// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition"

// DATE "11/15/2022 19:43:48"

// 
// Device: Altera 10CL006YU256C8G Package UFBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module vga_disp (
	clk,
	reset_n,
	VGA_HSYNC,
	VGA_VSYNC,
	VGA_D);
input 	clk;
input 	reset_n;
output 	VGA_HSYNC;
output 	VGA_VSYNC;
output 	[11:0] VGA_D;

// Design Ports Information
// VGA_HSYNC	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VSYNC	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_D[0]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_D[1]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_D[2]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_D[3]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_D[4]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_D[5]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_D[6]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_D[7]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_D[8]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_D[9]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_D[10]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_D[11]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_n	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \VGA_HSYNC~output_o ;
wire \VGA_VSYNC~output_o ;
wire \VGA_D[0]~output_o ;
wire \VGA_D[1]~output_o ;
wire \VGA_D[2]~output_o ;
wire \VGA_D[3]~output_o ;
wire \VGA_D[4]~output_o ;
wire \VGA_D[5]~output_o ;
wire \VGA_D[6]~output_o ;
wire \VGA_D[7]~output_o ;
wire \VGA_D[8]~output_o ;
wire \VGA_D[9]~output_o ;
wire \VGA_D[10]~output_o ;
wire \VGA_D[11]~output_o ;
wire \clk~input_o ;
wire \clk25M~0_combout ;
wire \clk25M~feeder_combout ;
wire \reset_n~input_o ;
wire \clk25M~q ;
wire \clk25M~clkctrl_outclk ;
wire \hcnt[0]~10_combout ;
wire \hcnt[4]~19 ;
wire \hcnt[5]~20_combout ;
wire \hcnt[5]~21 ;
wire \hcnt[6]~22_combout ;
wire \hcnt[6]~23 ;
wire \hcnt[7]~24_combout ;
wire \hcnt[7]~25 ;
wire \hcnt[8]~26_combout ;
wire \hcnt[8]~27 ;
wire \hcnt[9]~28_combout ;
wire \LessThan0~0_combout ;
wire \hcnt[0]~11 ;
wire \hcnt[1]~12_combout ;
wire \hcnt[1]~13 ;
wire \hcnt[2]~14_combout ;
wire \hcnt[2]~15 ;
wire \hcnt[3]~16_combout ;
wire \hcnt[3]~17 ;
wire \hcnt[4]~18_combout ;
wire \always3~0_combout ;
wire \always3~1_combout ;
wire \hs~q ;
wire \vcnt[0]~10_combout ;
wire \LessThan1~1_combout ;
wire \LessThan1~0_combout ;
wire \LessThan1~2_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \vcnt[0]~11 ;
wire \vcnt[1]~12_combout ;
wire \vcnt[1]~13 ;
wire \vcnt[2]~14_combout ;
wire \vcnt[2]~15 ;
wire \vcnt[3]~16_combout ;
wire \vcnt[3]~17 ;
wire \vcnt[4]~18_combout ;
wire \vcnt[4]~19 ;
wire \vcnt[5]~20_combout ;
wire \vcnt[5]~21 ;
wire \vcnt[6]~22_combout ;
wire \vcnt[6]~23 ;
wire \vcnt[7]~24_combout ;
wire \vcnt[7]~25 ;
wire \vcnt[8]~26_combout ;
wire \vcnt[8]~27 ;
wire \vcnt[9]~28_combout ;
wire \vs~1_combout ;
wire \vs~2_combout ;
wire \vs~0_combout ;
wire \vs~0clkctrl_outclk ;
wire \y[0]~10_combout ;
wire \y[0]~11 ;
wire \y[1]~12_combout ;
wire \y[1]~13 ;
wire \y[2]~14_combout ;
wire \Add12~0_combout ;
wire \y[2]~15 ;
wire \y[3]~16_combout ;
wire \Add12~1 ;
wire \Add12~2_combout ;
wire \Equal2~1_combout ;
wire \y[3]~17 ;
wire \y[4]~18_combout ;
wire \Add12~3 ;
wire \Add12~4_combout ;
wire \y[4]~19 ;
wire \y[5]~20_combout ;
wire \y[5]~21 ;
wire \y[6]~22_combout ;
wire \Add12~5 ;
wire \Add12~7 ;
wire \Add12~8_combout ;
wire \Add12~6_combout ;
wire \y[6]~23 ;
wire \y[7]~24_combout ;
wire \Add12~9 ;
wire \Add12~10_combout ;
wire \Equal2~0_combout ;
wire \y[7]~25 ;
wire \y[8]~26_combout ;
wire \Add12~11 ;
wire \Add12~12_combout ;
wire \Add12~13 ;
wire \Add12~14_combout ;
wire \Equal2~4_combout ;
wire \x[2]~14 ;
wire \x[3]~15_combout ;
wire \x[3]~16 ;
wire \x[4]~17_combout ;
wire \x[4]~18 ;
wire \x[5]~19_combout ;
wire \x[5]~20 ;
wire \x[6]~21_combout ;
wire \x[6]~22 ;
wire \x[7]~23_combout ;
wire \x[7]~24 ;
wire \x[8]~25_combout ;
wire \Equal3~2_combout ;
wire \Equal3~1_combout ;
wire \Equal3~3_combout ;
wire \ij~20_combout ;
wire \Equal4~1_combout ;
wire \Equal4~0_combout ;
wire \Equal4~2_combout ;
wire \ij~19_combout ;
wire \ij.11~0_combout ;
wire \ij.11~q ;
wire \ij.10~0_combout ;
wire \ij~15_combout ;
wire \ij~14_combout ;
wire \ij~21_combout ;
wire \ij.10~1_combout ;
wire \ij.10~q ;
wire \Add11~0_combout ;
wire \y[8]~27 ;
wire \y[9]~28_combout ;
wire \Add12~15 ;
wire \Add12~16_combout ;
wire \Equal2~2_combout ;
wire \Equal2~3_combout ;
wire \ij~17_combout ;
wire \ij~18_combout ;
wire \ij.01~q ;
wire \Add13~1_combout ;
wire \Add13~2_combout ;
wire \x[1]~10_cout ;
wire \x[1]~11_combout ;
wire \x[1]~12 ;
wire \x[2]~13_combout ;
wire \Add10~0_combout ;
wire \Equal1~0_combout ;
wire \Add10~1 ;
wire \Add10~3 ;
wire \Add10~5 ;
wire \Add10~7 ;
wire \Add10~8_combout ;
wire \Add10~4_combout ;
wire \Add10~6_combout ;
wire \Add10~2_combout ;
wire \Equal1~1_combout ;
wire \Add10~9 ;
wire \Add10~10_combout ;
wire \Add10~11 ;
wire \Add10~12_combout ;
wire \Add10~13 ;
wire \Add10~14_combout ;
wire \Equal1~2_combout ;
wire \Equal1~3_combout ;
wire \ij~16_combout ;
wire \ij.00~0_combout ;
wire \ij.00~1_combout ;
wire \ij.00~q ;
wire \Add13~0_combout ;
wire \x[8]~26 ;
wire \x[9]~27_combout ;
wire \Add3~0_combout ;
wire \Add5~1 ;
wire \Add5~3 ;
wire \Add5~5 ;
wire \Add5~7 ;
wire \Add5~9 ;
wire \Add5~11 ;
wire \Add5~13 ;
wire \Add5~15 ;
wire \Add5~17 ;
wire \Add5~18_combout ;
wire \Add5~16_combout ;
wire \Add5~14_combout ;
wire \Add5~12_combout ;
wire \Add5~10_combout ;
wire \Add5~8_combout ;
wire \Add5~6_combout ;
wire \Add5~4_combout ;
wire \Add5~2_combout ;
wire \Add5~0_combout ;
wire \Add6~1 ;
wire \Add6~3 ;
wire \Add6~5 ;
wire \Add6~7 ;
wire \Add6~9 ;
wire \Add6~11 ;
wire \Add6~13 ;
wire \Add6~15 ;
wire \Add6~17 ;
wire \Add6~19 ;
wire \Add6~20_combout ;
wire \Add6~18_combout ;
wire \Add6~16_combout ;
wire \Add6~14_combout ;
wire \Add6~12_combout ;
wire \Add6~10_combout ;
wire \Add6~8_combout ;
wire \Add6~6_combout ;
wire \Add7~1 ;
wire \Add7~3 ;
wire \Add7~5 ;
wire \Add7~7 ;
wire \Add7~9 ;
wire \Add7~11 ;
wire \Add7~13 ;
wire \Add7~14_combout ;
wire \Add7~12_combout ;
wire \Add7~10_combout ;
wire \Add7~8_combout ;
wire \Add7~6_combout ;
wire \Add7~4_combout ;
wire \Add7~2_combout ;
wire \Add7~0_combout ;
wire \Add6~4_combout ;
wire \Add6~2_combout ;
wire \Add6~0_combout ;
wire \LessThan9~1_cout ;
wire \LessThan9~3_cout ;
wire \LessThan9~5_cout ;
wire \LessThan9~7_cout ;
wire \LessThan9~9_cout ;
wire \LessThan9~11_cout ;
wire \LessThan9~13_cout ;
wire \LessThan9~15_cout ;
wire \LessThan9~17_cout ;
wire \LessThan9~18_combout ;
wire \Add3~2_combout ;
wire \Add3~3_combout ;
wire \Add3~4_combout ;
wire \Add3~5_combout ;
wire \LessThan7~1_cout ;
wire \LessThan7~3_cout ;
wire \LessThan7~5_cout ;
wire \LessThan7~7_cout ;
wire \LessThan7~9_cout ;
wire \LessThan7~11_cout ;
wire \LessThan7~13_cout ;
wire \LessThan7~15_cout ;
wire \LessThan7~17_cout ;
wire \LessThan7~18_combout ;
wire \always5~1_combout ;
wire \Add4~1 ;
wire \Add4~3 ;
wire \Add4~5 ;
wire \Add4~7 ;
wire \Add4~9 ;
wire \Add4~11 ;
wire \Add4~13 ;
wire \Add4~15 ;
wire \Add4~17 ;
wire \Add4~18_combout ;
wire \Add3~1_combout ;
wire \Equal3~0_combout ;
wire \Add2~1 ;
wire \Add2~3 ;
wire \Add2~5 ;
wire \Add2~7 ;
wire \Add2~9 ;
wire \Add2~11 ;
wire \Add2~13 ;
wire \Add2~14_combout ;
wire \Add2~12_combout ;
wire \Add2~10_combout ;
wire \Add2~8_combout ;
wire \Add2~6_combout ;
wire \Add2~4_combout ;
wire \Add2~2_combout ;
wire \Add2~0_combout ;
wire \LessThan6~1_cout ;
wire \LessThan6~3_cout ;
wire \LessThan6~5_cout ;
wire \LessThan6~7_cout ;
wire \LessThan6~9_cout ;
wire \LessThan6~11_cout ;
wire \LessThan6~13_cout ;
wire \LessThan6~15_cout ;
wire \LessThan6~17_cout ;
wire \LessThan6~18_combout ;
wire \Add4~16_combout ;
wire \Add4~14_combout ;
wire \Add4~12_combout ;
wire \Add4~10_combout ;
wire \Add4~8_combout ;
wire \Add4~6_combout ;
wire \Add4~4_combout ;
wire \Add4~2_combout ;
wire \Add4~0_combout ;
wire \LessThan8~1_cout ;
wire \LessThan8~3_cout ;
wire \LessThan8~5_cout ;
wire \LessThan8~7_cout ;
wire \LessThan8~9_cout ;
wire \LessThan8~11_cout ;
wire \LessThan8~13_cout ;
wire \LessThan8~15_cout ;
wire \LessThan8~17_cout ;
wire \LessThan8~18_combout ;
wire \always5~0_combout ;
wire \always5~2_combout ;
wire \address[0]~40_combout ;
wire \address[1]~13_combout ;
wire \Add3~6_combout ;
wire \address[13]~39_combout ;
wire \address[1]~14 ;
wire \address[2]~15_combout ;
wire \address[2]~16 ;
wire \address[3]~17_combout ;
wire \address[3]~18 ;
wire \address[4]~19_combout ;
wire \address[4]~20 ;
wire \address[5]~21_combout ;
wire \address[5]~22 ;
wire \address[6]~23_combout ;
wire \address[6]~24 ;
wire \address[7]~25_combout ;
wire \address[7]~26 ;
wire \address[8]~27_combout ;
wire \address[8]~28 ;
wire \address[9]~29_combout ;
wire \address[9]~30 ;
wire \address[10]~31_combout ;
wire \address[10]~32 ;
wire \address[11]~33_combout ;
wire \address[11]~34 ;
wire \address[12]~35_combout ;
wire \address[12]~36 ;
wire \address[13]~37_combout ;
wire \u_aimi|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \u_aimi|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \u_aimi|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \u_aimi|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \VGA_D~0_combout ;
wire \VGA_D[0]~reg0_q ;
wire \u_aimi|altsyncram_component|auto_generated|ram_block1a13 ;
wire \u_aimi|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \VGA_D~1_combout ;
wire \VGA_D[1]~reg0_q ;
wire \u_aimi|altsyncram_component|auto_generated|ram_block1a14 ;
wire \u_aimi|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \VGA_D~2_combout ;
wire \VGA_D[2]~reg0_q ;
wire \u_aimi|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \u_aimi|altsyncram_component|auto_generated|ram_block1a15 ;
wire \VGA_D~3_combout ;
wire \VGA_D[3]~reg0_q ;
wire \u_aimi|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \u_aimi|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \VGA_D~4_combout ;
wire \VGA_D[4]~reg0_q ;
wire \u_aimi|altsyncram_component|auto_generated|ram_block1a17 ;
wire \u_aimi|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \VGA_D~5_combout ;
wire \VGA_D[5]~reg0_q ;
wire \u_aimi|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \u_aimi|altsyncram_component|auto_generated|ram_block1a18 ;
wire \VGA_D~6_combout ;
wire \VGA_D[6]~reg0_q ;
wire \u_aimi|altsyncram_component|auto_generated|ram_block1a19 ;
wire \u_aimi|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \VGA_D~7_combout ;
wire \VGA_D[7]~reg0_q ;
wire \u_aimi|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \u_aimi|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \VGA_D~8_combout ;
wire \VGA_D[8]~reg0_q ;
wire \u_aimi|altsyncram_component|auto_generated|ram_block1a21 ;
wire \u_aimi|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \VGA_D~9_combout ;
wire \VGA_D[9]~reg0_q ;
wire \u_aimi|altsyncram_component|auto_generated|ram_block1a22 ;
wire \u_aimi|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \VGA_D~10_combout ;
wire \VGA_D[10]~reg0_q ;
wire \u_aimi|altsyncram_component|auto_generated|ram_block1a23 ;
wire \u_aimi|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \VGA_D~11_combout ;
wire \VGA_D[11]~reg0_q ;
wire [9:0] hcnt;
wire [9:0] vcnt;
wire [0:0] \u_aimi|altsyncram_component|auto_generated|out_address_reg_a ;
wire [9:0] y;
wire [0:0] \u_aimi|altsyncram_component|auto_generated|address_reg_a ;
wire [9:0] x;
wire [13:0] address;

wire [3:0] \u_aimi|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \u_aimi|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \u_aimi|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \u_aimi|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \u_aimi|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [3:0] \u_aimi|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \u_aimi|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \u_aimi|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \u_aimi|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \u_aimi|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [3:0] \u_aimi|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \u_aimi|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \u_aimi|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \u_aimi|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \u_aimi|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;

assign \u_aimi|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \u_aimi|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \u_aimi|altsyncram_component|auto_generated|ram_block1a13  = \u_aimi|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];
assign \u_aimi|altsyncram_component|auto_generated|ram_block1a14  = \u_aimi|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [2];
assign \u_aimi|altsyncram_component|auto_generated|ram_block1a15  = \u_aimi|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [3];

assign \u_aimi|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \u_aimi|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \u_aimi|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \u_aimi|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \u_aimi|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \u_aimi|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \u_aimi|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \u_aimi|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \u_aimi|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \u_aimi|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \u_aimi|altsyncram_component|auto_generated|ram_block1a17  = \u_aimi|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];
assign \u_aimi|altsyncram_component|auto_generated|ram_block1a18  = \u_aimi|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [2];
assign \u_aimi|altsyncram_component|auto_generated|ram_block1a19  = \u_aimi|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [3];

assign \u_aimi|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \u_aimi|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \u_aimi|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \u_aimi|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \u_aimi|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \u_aimi|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \u_aimi|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \u_aimi|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \u_aimi|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \u_aimi|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \u_aimi|altsyncram_component|auto_generated|ram_block1a21  = \u_aimi|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];
assign \u_aimi|altsyncram_component|auto_generated|ram_block1a22  = \u_aimi|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [2];
assign \u_aimi|altsyncram_component|auto_generated|ram_block1a23  = \u_aimi|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [3];

assign \u_aimi|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \u_aimi|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \u_aimi|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \u_aimi|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \u_aimi|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \u_aimi|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \u_aimi|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \u_aimi|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X34_Y5_N23
cyclone10lp_io_obuf \VGA_HSYNC~output (
	.i(!\hs~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_HSYNC~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_HSYNC~output .bus_hold = "false";
defparam \VGA_HSYNC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N16
cyclone10lp_io_obuf \VGA_VSYNC~output (
	.i(\vs~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_VSYNC~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_VSYNC~output .bus_hold = "false";
defparam \VGA_VSYNC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N23
cyclone10lp_io_obuf \VGA_D[0]~output (
	.i(\VGA_D[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_D[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_D[0]~output .bus_hold = "false";
defparam \VGA_D[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N9
cyclone10lp_io_obuf \VGA_D[1]~output (
	.i(\VGA_D[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_D[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_D[1]~output .bus_hold = "false";
defparam \VGA_D[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N16
cyclone10lp_io_obuf \VGA_D[2]~output (
	.i(\VGA_D[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_D[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_D[2]~output .bus_hold = "false";
defparam \VGA_D[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cyclone10lp_io_obuf \VGA_D[3]~output (
	.i(\VGA_D[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_D[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_D[3]~output .bus_hold = "false";
defparam \VGA_D[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cyclone10lp_io_obuf \VGA_D[4]~output (
	.i(\VGA_D[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_D[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_D[4]~output .bus_hold = "false";
defparam \VGA_D[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cyclone10lp_io_obuf \VGA_D[5]~output (
	.i(\VGA_D[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_D[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_D[5]~output .bus_hold = "false";
defparam \VGA_D[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cyclone10lp_io_obuf \VGA_D[6]~output (
	.i(\VGA_D[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_D[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_D[6]~output .bus_hold = "false";
defparam \VGA_D[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cyclone10lp_io_obuf \VGA_D[7]~output (
	.i(\VGA_D[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_D[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_D[7]~output .bus_hold = "false";
defparam \VGA_D[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N23
cyclone10lp_io_obuf \VGA_D[8]~output (
	.i(\VGA_D[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_D[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_D[8]~output .bus_hold = "false";
defparam \VGA_D[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N16
cyclone10lp_io_obuf \VGA_D[9]~output (
	.i(\VGA_D[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_D[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_D[9]~output .bus_hold = "false";
defparam \VGA_D[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N23
cyclone10lp_io_obuf \VGA_D[10]~output (
	.i(\VGA_D[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_D[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_D[10]~output .bus_hold = "false";
defparam \VGA_D[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cyclone10lp_io_obuf \VGA_D[11]~output (
	.i(\VGA_D[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_D[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_D[11]~output .bus_hold = "false";
defparam \VGA_D[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cyclone10lp_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cyclone10lp_lcell_comb \clk25M~0 (
// Equation(s):
// \clk25M~0_combout  = !\clk25M~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\clk25M~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clk25M~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk25M~0 .lut_mask = 16'h0F0F;
defparam \clk25M~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cyclone10lp_lcell_comb \clk25M~feeder (
// Equation(s):
// \clk25M~feeder_combout  = \clk25M~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\clk25M~0_combout ),
	.cin(gnd),
	.combout(\clk25M~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clk25M~feeder .lut_mask = 16'hFF00;
defparam \clk25M~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cyclone10lp_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y11_N31
dffeas clk25M(
	.clk(\clk~input_o ),
	.d(\clk25M~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk25M~q ),
	.prn(vcc));
// synopsys translate_off
defparam clk25M.is_wysiwyg = "true";
defparam clk25M.power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G0
cyclone10lp_clkctrl \clk25M~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk25M~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk25M~clkctrl_outclk ));
// synopsys translate_off
defparam \clk25M~clkctrl .clock_type = "global clock";
defparam \clk25M~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cyclone10lp_lcell_comb \hcnt[0]~10 (
// Equation(s):
// \hcnt[0]~10_combout  = hcnt[0] $ (VCC)
// \hcnt[0]~11  = CARRY(hcnt[0])

	.dataa(gnd),
	.datab(hcnt[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\hcnt[0]~10_combout ),
	.cout(\hcnt[0]~11 ));
// synopsys translate_off
defparam \hcnt[0]~10 .lut_mask = 16'h33CC;
defparam \hcnt[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cyclone10lp_lcell_comb \hcnt[4]~18 (
// Equation(s):
// \hcnt[4]~18_combout  = (hcnt[4] & (\hcnt[3]~17  $ (GND))) # (!hcnt[4] & (!\hcnt[3]~17  & VCC))
// \hcnt[4]~19  = CARRY((hcnt[4] & !\hcnt[3]~17 ))

	.dataa(hcnt[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hcnt[3]~17 ),
	.combout(\hcnt[4]~18_combout ),
	.cout(\hcnt[4]~19 ));
// synopsys translate_off
defparam \hcnt[4]~18 .lut_mask = 16'hA50A;
defparam \hcnt[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cyclone10lp_lcell_comb \hcnt[5]~20 (
// Equation(s):
// \hcnt[5]~20_combout  = (hcnt[5] & (!\hcnt[4]~19 )) # (!hcnt[5] & ((\hcnt[4]~19 ) # (GND)))
// \hcnt[5]~21  = CARRY((!\hcnt[4]~19 ) # (!hcnt[5]))

	.dataa(gnd),
	.datab(hcnt[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hcnt[4]~19 ),
	.combout(\hcnt[5]~20_combout ),
	.cout(\hcnt[5]~21 ));
// synopsys translate_off
defparam \hcnt[5]~20 .lut_mask = 16'h3C3F;
defparam \hcnt[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N15
dffeas \hcnt[5] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\hcnt[5]~20_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hcnt[5]),
	.prn(vcc));
// synopsys translate_off
defparam \hcnt[5] .is_wysiwyg = "true";
defparam \hcnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cyclone10lp_lcell_comb \hcnt[6]~22 (
// Equation(s):
// \hcnt[6]~22_combout  = (hcnt[6] & (\hcnt[5]~21  $ (GND))) # (!hcnt[6] & (!\hcnt[5]~21  & VCC))
// \hcnt[6]~23  = CARRY((hcnt[6] & !\hcnt[5]~21 ))

	.dataa(gnd),
	.datab(hcnt[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hcnt[5]~21 ),
	.combout(\hcnt[6]~22_combout ),
	.cout(\hcnt[6]~23 ));
// synopsys translate_off
defparam \hcnt[6]~22 .lut_mask = 16'hC30C;
defparam \hcnt[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N17
dffeas \hcnt[6] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\hcnt[6]~22_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hcnt[6]),
	.prn(vcc));
// synopsys translate_off
defparam \hcnt[6] .is_wysiwyg = "true";
defparam \hcnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cyclone10lp_lcell_comb \hcnt[7]~24 (
// Equation(s):
// \hcnt[7]~24_combout  = (hcnt[7] & (!\hcnt[6]~23 )) # (!hcnt[7] & ((\hcnt[6]~23 ) # (GND)))
// \hcnt[7]~25  = CARRY((!\hcnt[6]~23 ) # (!hcnt[7]))

	.dataa(gnd),
	.datab(hcnt[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hcnt[6]~23 ),
	.combout(\hcnt[7]~24_combout ),
	.cout(\hcnt[7]~25 ));
// synopsys translate_off
defparam \hcnt[7]~24 .lut_mask = 16'h3C3F;
defparam \hcnt[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N19
dffeas \hcnt[7] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\hcnt[7]~24_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hcnt[7]),
	.prn(vcc));
// synopsys translate_off
defparam \hcnt[7] .is_wysiwyg = "true";
defparam \hcnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cyclone10lp_lcell_comb \hcnt[8]~26 (
// Equation(s):
// \hcnt[8]~26_combout  = (hcnt[8] & (\hcnt[7]~25  $ (GND))) # (!hcnt[8] & (!\hcnt[7]~25  & VCC))
// \hcnt[8]~27  = CARRY((hcnt[8] & !\hcnt[7]~25 ))

	.dataa(gnd),
	.datab(hcnt[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hcnt[7]~25 ),
	.combout(\hcnt[8]~26_combout ),
	.cout(\hcnt[8]~27 ));
// synopsys translate_off
defparam \hcnt[8]~26 .lut_mask = 16'hC30C;
defparam \hcnt[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N21
dffeas \hcnt[8] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\hcnt[8]~26_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hcnt[8]),
	.prn(vcc));
// synopsys translate_off
defparam \hcnt[8] .is_wysiwyg = "true";
defparam \hcnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cyclone10lp_lcell_comb \hcnt[9]~28 (
// Equation(s):
// \hcnt[9]~28_combout  = hcnt[9] $ (\hcnt[8]~27 )

	.dataa(hcnt[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\hcnt[8]~27 ),
	.combout(\hcnt[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \hcnt[9]~28 .lut_mask = 16'h5A5A;
defparam \hcnt[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N23
dffeas \hcnt[9] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\hcnt[9]~28_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hcnt[9]),
	.prn(vcc));
// synopsys translate_off
defparam \hcnt[9] .is_wysiwyg = "true";
defparam \hcnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cyclone10lp_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (hcnt[6] & (hcnt[8] & (hcnt[9] & hcnt[7])))

	.dataa(hcnt[6]),
	.datab(hcnt[8]),
	.datac(hcnt[9]),
	.datad(hcnt[7]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h8000;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N5
dffeas \hcnt[0] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\hcnt[0]~10_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hcnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \hcnt[0] .is_wysiwyg = "true";
defparam \hcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cyclone10lp_lcell_comb \hcnt[1]~12 (
// Equation(s):
// \hcnt[1]~12_combout  = (hcnt[1] & (!\hcnt[0]~11 )) # (!hcnt[1] & ((\hcnt[0]~11 ) # (GND)))
// \hcnt[1]~13  = CARRY((!\hcnt[0]~11 ) # (!hcnt[1]))

	.dataa(hcnt[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hcnt[0]~11 ),
	.combout(\hcnt[1]~12_combout ),
	.cout(\hcnt[1]~13 ));
// synopsys translate_off
defparam \hcnt[1]~12 .lut_mask = 16'h5A5F;
defparam \hcnt[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N7
dffeas \hcnt[1] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\hcnt[1]~12_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hcnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \hcnt[1] .is_wysiwyg = "true";
defparam \hcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cyclone10lp_lcell_comb \hcnt[2]~14 (
// Equation(s):
// \hcnt[2]~14_combout  = (hcnt[2] & (\hcnt[1]~13  $ (GND))) # (!hcnt[2] & (!\hcnt[1]~13  & VCC))
// \hcnt[2]~15  = CARRY((hcnt[2] & !\hcnt[1]~13 ))

	.dataa(gnd),
	.datab(hcnt[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hcnt[1]~13 ),
	.combout(\hcnt[2]~14_combout ),
	.cout(\hcnt[2]~15 ));
// synopsys translate_off
defparam \hcnt[2]~14 .lut_mask = 16'hC30C;
defparam \hcnt[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N9
dffeas \hcnt[2] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\hcnt[2]~14_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hcnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \hcnt[2] .is_wysiwyg = "true";
defparam \hcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cyclone10lp_lcell_comb \hcnt[3]~16 (
// Equation(s):
// \hcnt[3]~16_combout  = (hcnt[3] & (!\hcnt[2]~15 )) # (!hcnt[3] & ((\hcnt[2]~15 ) # (GND)))
// \hcnt[3]~17  = CARRY((!\hcnt[2]~15 ) # (!hcnt[3]))

	.dataa(hcnt[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hcnt[2]~15 ),
	.combout(\hcnt[3]~16_combout ),
	.cout(\hcnt[3]~17 ));
// synopsys translate_off
defparam \hcnt[3]~16 .lut_mask = 16'h5A5F;
defparam \hcnt[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N11
dffeas \hcnt[3] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\hcnt[3]~16_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hcnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \hcnt[3] .is_wysiwyg = "true";
defparam \hcnt[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N13
dffeas \hcnt[4] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\hcnt[4]~18_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hcnt[4]),
	.prn(vcc));
// synopsys translate_off
defparam \hcnt[4] .is_wysiwyg = "true";
defparam \hcnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cyclone10lp_lcell_comb \always3~0 (
// Equation(s):
// \always3~0_combout  = (hcnt[6] & (((!hcnt[7])))) # (!hcnt[6] & ((hcnt[4] & (hcnt[5] & !hcnt[7])) # (!hcnt[4] & (!hcnt[5] & hcnt[7]))))

	.dataa(hcnt[4]),
	.datab(hcnt[6]),
	.datac(hcnt[5]),
	.datad(hcnt[7]),
	.cin(gnd),
	.combout(\always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \always3~0 .lut_mask = 16'h01EC;
defparam \always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cyclone10lp_lcell_comb \always3~1 (
// Equation(s):
// \always3~1_combout  = (\always3~0_combout  & (hcnt[8] & hcnt[9]))

	.dataa(\always3~0_combout ),
	.datab(hcnt[8]),
	.datac(hcnt[9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \always3~1 .lut_mask = 16'h8080;
defparam \always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N29
dffeas hs(
	.clk(\clk25M~clkctrl_outclk ),
	.d(\always3~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hs~q ),
	.prn(vcc));
// synopsys translate_off
defparam hs.is_wysiwyg = "true";
defparam hs.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cyclone10lp_lcell_comb \vcnt[0]~10 (
// Equation(s):
// \vcnt[0]~10_combout  = vcnt[0] $ (VCC)
// \vcnt[0]~11  = CARRY(vcnt[0])

	.dataa(vcnt[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vcnt[0]~10_combout ),
	.cout(\vcnt[0]~11 ));
// synopsys translate_off
defparam \vcnt[0]~10 .lut_mask = 16'h55AA;
defparam \vcnt[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cyclone10lp_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = (!vcnt[5] & (!vcnt[6] & (!vcnt[7] & !vcnt[4])))

	.dataa(vcnt[5]),
	.datab(vcnt[6]),
	.datac(vcnt[7]),
	.datad(vcnt[4]),
	.cin(gnd),
	.combout(\LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = 16'h0001;
defparam \LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cyclone10lp_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = (((!vcnt[0] & !vcnt[1])) # (!vcnt[3])) # (!vcnt[2])

	.dataa(vcnt[2]),
	.datab(vcnt[0]),
	.datac(vcnt[3]),
	.datad(vcnt[1]),
	.cin(gnd),
	.combout(\LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = 16'h5F7F;
defparam \LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cyclone10lp_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = (vcnt[9] & (((vcnt[8]) # (!\LessThan1~0_combout )) # (!\LessThan1~1_combout )))

	.dataa(\LessThan1~1_combout ),
	.datab(vcnt[8]),
	.datac(vcnt[9]),
	.datad(\LessThan1~0_combout ),
	.cin(gnd),
	.combout(\LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~2 .lut_mask = 16'hD0F0;
defparam \LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cyclone10lp_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!hcnt[4] & (!hcnt[6] & (hcnt[9] & hcnt[8])))

	.dataa(hcnt[4]),
	.datab(hcnt[6]),
	.datac(hcnt[9]),
	.datad(hcnt[8]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h1000;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cyclone10lp_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (hcnt[3] & (!hcnt[0] & (hcnt[5] & !hcnt[7])))

	.dataa(hcnt[3]),
	.datab(hcnt[0]),
	.datac(hcnt[5]),
	.datad(hcnt[7]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0020;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cyclone10lp_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!hcnt[1] & (!hcnt[2] & (\Equal0~0_combout  & \Equal0~1_combout )))

	.dataa(hcnt[1]),
	.datab(hcnt[2]),
	.datac(\Equal0~0_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h1000;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N7
dffeas \vcnt[0] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vcnt[0]~10_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\LessThan1~2_combout ),
	.sload(vcc),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vcnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \vcnt[0] .is_wysiwyg = "true";
defparam \vcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cyclone10lp_lcell_comb \vcnt[1]~12 (
// Equation(s):
// \vcnt[1]~12_combout  = (vcnt[1] & (!\vcnt[0]~11 )) # (!vcnt[1] & ((\vcnt[0]~11 ) # (GND)))
// \vcnt[1]~13  = CARRY((!\vcnt[0]~11 ) # (!vcnt[1]))

	.dataa(vcnt[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vcnt[0]~11 ),
	.combout(\vcnt[1]~12_combout ),
	.cout(\vcnt[1]~13 ));
// synopsys translate_off
defparam \vcnt[1]~12 .lut_mask = 16'h5A5F;
defparam \vcnt[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N11
dffeas \vcnt[1] (
	.clk(\clk25M~q ),
	.d(\vcnt[1]~12_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\LessThan1~2_combout ),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vcnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \vcnt[1] .is_wysiwyg = "true";
defparam \vcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cyclone10lp_lcell_comb \vcnt[2]~14 (
// Equation(s):
// \vcnt[2]~14_combout  = (vcnt[2] & (\vcnt[1]~13  $ (GND))) # (!vcnt[2] & (!\vcnt[1]~13  & VCC))
// \vcnt[2]~15  = CARRY((vcnt[2] & !\vcnt[1]~13 ))

	.dataa(vcnt[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vcnt[1]~13 ),
	.combout(\vcnt[2]~14_combout ),
	.cout(\vcnt[2]~15 ));
// synopsys translate_off
defparam \vcnt[2]~14 .lut_mask = 16'hA50A;
defparam \vcnt[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N13
dffeas \vcnt[2] (
	.clk(\clk25M~q ),
	.d(\vcnt[2]~14_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\LessThan1~2_combout ),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vcnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \vcnt[2] .is_wysiwyg = "true";
defparam \vcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N14
cyclone10lp_lcell_comb \vcnt[3]~16 (
// Equation(s):
// \vcnt[3]~16_combout  = (vcnt[3] & (!\vcnt[2]~15 )) # (!vcnt[3] & ((\vcnt[2]~15 ) # (GND)))
// \vcnt[3]~17  = CARRY((!\vcnt[2]~15 ) # (!vcnt[3]))

	.dataa(gnd),
	.datab(vcnt[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vcnt[2]~15 ),
	.combout(\vcnt[3]~16_combout ),
	.cout(\vcnt[3]~17 ));
// synopsys translate_off
defparam \vcnt[3]~16 .lut_mask = 16'h3C3F;
defparam \vcnt[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N15
dffeas \vcnt[3] (
	.clk(\clk25M~q ),
	.d(\vcnt[3]~16_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\LessThan1~2_combout ),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vcnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \vcnt[3] .is_wysiwyg = "true";
defparam \vcnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cyclone10lp_lcell_comb \vcnt[4]~18 (
// Equation(s):
// \vcnt[4]~18_combout  = (vcnt[4] & (\vcnt[3]~17  $ (GND))) # (!vcnt[4] & (!\vcnt[3]~17  & VCC))
// \vcnt[4]~19  = CARRY((vcnt[4] & !\vcnt[3]~17 ))

	.dataa(gnd),
	.datab(vcnt[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vcnt[3]~17 ),
	.combout(\vcnt[4]~18_combout ),
	.cout(\vcnt[4]~19 ));
// synopsys translate_off
defparam \vcnt[4]~18 .lut_mask = 16'hC30C;
defparam \vcnt[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N17
dffeas \vcnt[4] (
	.clk(\clk25M~q ),
	.d(\vcnt[4]~18_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\LessThan1~2_combout ),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vcnt[4]),
	.prn(vcc));
// synopsys translate_off
defparam \vcnt[4] .is_wysiwyg = "true";
defparam \vcnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cyclone10lp_lcell_comb \vcnt[5]~20 (
// Equation(s):
// \vcnt[5]~20_combout  = (vcnt[5] & (!\vcnt[4]~19 )) # (!vcnt[5] & ((\vcnt[4]~19 ) # (GND)))
// \vcnt[5]~21  = CARRY((!\vcnt[4]~19 ) # (!vcnt[5]))

	.dataa(gnd),
	.datab(vcnt[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vcnt[4]~19 ),
	.combout(\vcnt[5]~20_combout ),
	.cout(\vcnt[5]~21 ));
// synopsys translate_off
defparam \vcnt[5]~20 .lut_mask = 16'h3C3F;
defparam \vcnt[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N19
dffeas \vcnt[5] (
	.clk(\clk25M~q ),
	.d(\vcnt[5]~20_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\LessThan1~2_combout ),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vcnt[5]),
	.prn(vcc));
// synopsys translate_off
defparam \vcnt[5] .is_wysiwyg = "true";
defparam \vcnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cyclone10lp_lcell_comb \vcnt[6]~22 (
// Equation(s):
// \vcnt[6]~22_combout  = (vcnt[6] & (\vcnt[5]~21  $ (GND))) # (!vcnt[6] & (!\vcnt[5]~21  & VCC))
// \vcnt[6]~23  = CARRY((vcnt[6] & !\vcnt[5]~21 ))

	.dataa(gnd),
	.datab(vcnt[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vcnt[5]~21 ),
	.combout(\vcnt[6]~22_combout ),
	.cout(\vcnt[6]~23 ));
// synopsys translate_off
defparam \vcnt[6]~22 .lut_mask = 16'hC30C;
defparam \vcnt[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N21
dffeas \vcnt[6] (
	.clk(\clk25M~q ),
	.d(\vcnt[6]~22_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\LessThan1~2_combout ),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vcnt[6]),
	.prn(vcc));
// synopsys translate_off
defparam \vcnt[6] .is_wysiwyg = "true";
defparam \vcnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cyclone10lp_lcell_comb \vcnt[7]~24 (
// Equation(s):
// \vcnt[7]~24_combout  = (vcnt[7] & (!\vcnt[6]~23 )) # (!vcnt[7] & ((\vcnt[6]~23 ) # (GND)))
// \vcnt[7]~25  = CARRY((!\vcnt[6]~23 ) # (!vcnt[7]))

	.dataa(vcnt[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vcnt[6]~23 ),
	.combout(\vcnt[7]~24_combout ),
	.cout(\vcnt[7]~25 ));
// synopsys translate_off
defparam \vcnt[7]~24 .lut_mask = 16'h5A5F;
defparam \vcnt[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N23
dffeas \vcnt[7] (
	.clk(\clk25M~q ),
	.d(\vcnt[7]~24_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\LessThan1~2_combout ),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vcnt[7]),
	.prn(vcc));
// synopsys translate_off
defparam \vcnt[7] .is_wysiwyg = "true";
defparam \vcnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cyclone10lp_lcell_comb \vcnt[8]~26 (
// Equation(s):
// \vcnt[8]~26_combout  = (vcnt[8] & (\vcnt[7]~25  $ (GND))) # (!vcnt[8] & (!\vcnt[7]~25  & VCC))
// \vcnt[8]~27  = CARRY((vcnt[8] & !\vcnt[7]~25 ))

	.dataa(gnd),
	.datab(vcnt[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vcnt[7]~25 ),
	.combout(\vcnt[8]~26_combout ),
	.cout(\vcnt[8]~27 ));
// synopsys translate_off
defparam \vcnt[8]~26 .lut_mask = 16'hC30C;
defparam \vcnt[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N25
dffeas \vcnt[8] (
	.clk(\clk25M~q ),
	.d(\vcnt[8]~26_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\LessThan1~2_combout ),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vcnt[8]),
	.prn(vcc));
// synopsys translate_off
defparam \vcnt[8] .is_wysiwyg = "true";
defparam \vcnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cyclone10lp_lcell_comb \vcnt[9]~28 (
// Equation(s):
// \vcnt[9]~28_combout  = vcnt[9] $ (\vcnt[8]~27 )

	.dataa(vcnt[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vcnt[8]~27 ),
	.combout(\vcnt[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \vcnt[9]~28 .lut_mask = 16'h5A5A;
defparam \vcnt[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N27
dffeas \vcnt[9] (
	.clk(\clk25M~q ),
	.d(\vcnt[9]~28_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\LessThan1~2_combout ),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vcnt[9]),
	.prn(vcc));
// synopsys translate_off
defparam \vcnt[9] .is_wysiwyg = "true";
defparam \vcnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cyclone10lp_lcell_comb \vs~1 (
// Equation(s):
// \vs~1_combout  = (((vcnt[2]) # (!\reset_n~input_o )) # (!vcnt[3])) # (!vcnt[1])

	.dataa(vcnt[1]),
	.datab(vcnt[3]),
	.datac(\reset_n~input_o ),
	.datad(vcnt[2]),
	.cin(gnd),
	.combout(\vs~1_combout ),
	.cout());
// synopsys translate_off
defparam \vs~1 .lut_mask = 16'hFF7F;
defparam \vs~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
cyclone10lp_lcell_comb \vs~2 (
// Equation(s):
// \vs~2_combout  = (((vcnt[4]) # (!vcnt[6])) # (!vcnt[5])) # (!vcnt[7])

	.dataa(vcnt[7]),
	.datab(vcnt[5]),
	.datac(vcnt[6]),
	.datad(vcnt[4]),
	.cin(gnd),
	.combout(\vs~2_combout ),
	.cout());
// synopsys translate_off
defparam \vs~2 .lut_mask = 16'hFF7F;
defparam \vs~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cyclone10lp_lcell_comb \vs~0 (
// Equation(s):
// \vs~0_combout  = LCELL((vcnt[9]) # ((\vs~1_combout ) # ((\vs~2_combout ) # (!vcnt[8]))))

	.dataa(vcnt[9]),
	.datab(\vs~1_combout ),
	.datac(\vs~2_combout ),
	.datad(vcnt[8]),
	.cin(gnd),
	.combout(\vs~0_combout ),
	.cout());
// synopsys translate_off
defparam \vs~0 .lut_mask = 16'hFEFF;
defparam \vs~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclone10lp_clkctrl \vs~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\vs~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\vs~0clkctrl_outclk ));
// synopsys translate_off
defparam \vs~0clkctrl .clock_type = "global clock";
defparam \vs~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N10
cyclone10lp_lcell_comb \y[0]~10 (
// Equation(s):
// \y[0]~10_combout  = y[0] $ (VCC)
// \y[0]~11  = CARRY(y[0])

	.dataa(y[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\y[0]~10_combout ),
	.cout(\y[0]~11 ));
// synopsys translate_off
defparam \y[0]~10 .lut_mask = 16'h55AA;
defparam \y[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N11
dffeas \y[0] (
	.clk(!\vs~0clkctrl_outclk ),
	.d(\y[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[0]),
	.prn(vcc));
// synopsys translate_off
defparam \y[0] .is_wysiwyg = "true";
defparam \y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N12
cyclone10lp_lcell_comb \y[1]~12 (
// Equation(s):
// \y[1]~12_combout  = (y[1] & ((\Add11~0_combout  & (\y[0]~11  & VCC)) # (!\Add11~0_combout  & (!\y[0]~11 )))) # (!y[1] & ((\Add11~0_combout  & (!\y[0]~11 )) # (!\Add11~0_combout  & ((\y[0]~11 ) # (GND)))))
// \y[1]~13  = CARRY((y[1] & (!\Add11~0_combout  & !\y[0]~11 )) # (!y[1] & ((!\y[0]~11 ) # (!\Add11~0_combout ))))

	.dataa(y[1]),
	.datab(\Add11~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\y[0]~11 ),
	.combout(\y[1]~12_combout ),
	.cout(\y[1]~13 ));
// synopsys translate_off
defparam \y[1]~12 .lut_mask = 16'h9617;
defparam \y[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y9_N13
dffeas \y[1] (
	.clk(!\vs~0clkctrl_outclk ),
	.d(\y[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[1]),
	.prn(vcc));
// synopsys translate_off
defparam \y[1] .is_wysiwyg = "true";
defparam \y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N14
cyclone10lp_lcell_comb \y[2]~14 (
// Equation(s):
// \y[2]~14_combout  = ((\Add11~0_combout  $ (y[2] $ (!\y[1]~13 )))) # (GND)
// \y[2]~15  = CARRY((\Add11~0_combout  & ((y[2]) # (!\y[1]~13 ))) # (!\Add11~0_combout  & (y[2] & !\y[1]~13 )))

	.dataa(\Add11~0_combout ),
	.datab(y[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\y[1]~13 ),
	.combout(\y[2]~14_combout ),
	.cout(\y[2]~15 ));
// synopsys translate_off
defparam \y[2]~14 .lut_mask = 16'h698E;
defparam \y[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y9_N15
dffeas \y[2] (
	.clk(!\vs~0clkctrl_outclk ),
	.d(\y[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[2]),
	.prn(vcc));
// synopsys translate_off
defparam \y[2] .is_wysiwyg = "true";
defparam \y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N10
cyclone10lp_lcell_comb \Add12~0 (
// Equation(s):
// \Add12~0_combout  = (y[1] & (y[2] $ (VCC))) # (!y[1] & (y[2] & VCC))
// \Add12~1  = CARRY((y[1] & y[2]))

	.dataa(y[1]),
	.datab(y[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add12~0_combout ),
	.cout(\Add12~1 ));
// synopsys translate_off
defparam \Add12~0 .lut_mask = 16'h6688;
defparam \Add12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N16
cyclone10lp_lcell_comb \y[3]~16 (
// Equation(s):
// \y[3]~16_combout  = (\Add11~0_combout  & ((y[3] & (\y[2]~15  & VCC)) # (!y[3] & (!\y[2]~15 )))) # (!\Add11~0_combout  & ((y[3] & (!\y[2]~15 )) # (!y[3] & ((\y[2]~15 ) # (GND)))))
// \y[3]~17  = CARRY((\Add11~0_combout  & (!y[3] & !\y[2]~15 )) # (!\Add11~0_combout  & ((!\y[2]~15 ) # (!y[3]))))

	.dataa(\Add11~0_combout ),
	.datab(y[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\y[2]~15 ),
	.combout(\y[3]~16_combout ),
	.cout(\y[3]~17 ));
// synopsys translate_off
defparam \y[3]~16 .lut_mask = 16'h9617;
defparam \y[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y9_N17
dffeas \y[3] (
	.clk(!\vs~0clkctrl_outclk ),
	.d(\y[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[3]),
	.prn(vcc));
// synopsys translate_off
defparam \y[3] .is_wysiwyg = "true";
defparam \y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N12
cyclone10lp_lcell_comb \Add12~2 (
// Equation(s):
// \Add12~2_combout  = (y[3] & (\Add12~1  & VCC)) # (!y[3] & (!\Add12~1 ))
// \Add12~3  = CARRY((!y[3] & !\Add12~1 ))

	.dataa(gnd),
	.datab(y[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~1 ),
	.combout(\Add12~2_combout ),
	.cout(\Add12~3 ));
// synopsys translate_off
defparam \Add12~2 .lut_mask = 16'hC303;
defparam \Add12~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N6
cyclone10lp_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = (!\Add12~0_combout  & (y[1] & (!y[0] & !\Add12~2_combout )))

	.dataa(\Add12~0_combout ),
	.datab(y[1]),
	.datac(y[0]),
	.datad(\Add12~2_combout ),
	.cin(gnd),
	.combout(\Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~1 .lut_mask = 16'h0004;
defparam \Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N18
cyclone10lp_lcell_comb \y[4]~18 (
// Equation(s):
// \y[4]~18_combout  = ((\Add11~0_combout  $ (y[4] $ (!\y[3]~17 )))) # (GND)
// \y[4]~19  = CARRY((\Add11~0_combout  & ((y[4]) # (!\y[3]~17 ))) # (!\Add11~0_combout  & (y[4] & !\y[3]~17 )))

	.dataa(\Add11~0_combout ),
	.datab(y[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\y[3]~17 ),
	.combout(\y[4]~18_combout ),
	.cout(\y[4]~19 ));
// synopsys translate_off
defparam \y[4]~18 .lut_mask = 16'h698E;
defparam \y[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y9_N19
dffeas \y[4] (
	.clk(!\vs~0clkctrl_outclk ),
	.d(\y[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[4]),
	.prn(vcc));
// synopsys translate_off
defparam \y[4] .is_wysiwyg = "true";
defparam \y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N14
cyclone10lp_lcell_comb \Add12~4 (
// Equation(s):
// \Add12~4_combout  = (y[4] & ((GND) # (!\Add12~3 ))) # (!y[4] & (\Add12~3  $ (GND)))
// \Add12~5  = CARRY((y[4]) # (!\Add12~3 ))

	.dataa(gnd),
	.datab(y[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~3 ),
	.combout(\Add12~4_combout ),
	.cout(\Add12~5 ));
// synopsys translate_off
defparam \Add12~4 .lut_mask = 16'h3CCF;
defparam \Add12~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N20
cyclone10lp_lcell_comb \y[5]~20 (
// Equation(s):
// \y[5]~20_combout  = (\Add11~0_combout  & ((y[5] & (\y[4]~19  & VCC)) # (!y[5] & (!\y[4]~19 )))) # (!\Add11~0_combout  & ((y[5] & (!\y[4]~19 )) # (!y[5] & ((\y[4]~19 ) # (GND)))))
// \y[5]~21  = CARRY((\Add11~0_combout  & (!y[5] & !\y[4]~19 )) # (!\Add11~0_combout  & ((!\y[4]~19 ) # (!y[5]))))

	.dataa(\Add11~0_combout ),
	.datab(y[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\y[4]~19 ),
	.combout(\y[5]~20_combout ),
	.cout(\y[5]~21 ));
// synopsys translate_off
defparam \y[5]~20 .lut_mask = 16'h9617;
defparam \y[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y9_N21
dffeas \y[5] (
	.clk(!\vs~0clkctrl_outclk ),
	.d(\y[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[5]),
	.prn(vcc));
// synopsys translate_off
defparam \y[5] .is_wysiwyg = "true";
defparam \y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N22
cyclone10lp_lcell_comb \y[6]~22 (
// Equation(s):
// \y[6]~22_combout  = ((y[6] $ (\Add11~0_combout  $ (!\y[5]~21 )))) # (GND)
// \y[6]~23  = CARRY((y[6] & ((\Add11~0_combout ) # (!\y[5]~21 ))) # (!y[6] & (\Add11~0_combout  & !\y[5]~21 )))

	.dataa(y[6]),
	.datab(\Add11~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\y[5]~21 ),
	.combout(\y[6]~22_combout ),
	.cout(\y[6]~23 ));
// synopsys translate_off
defparam \y[6]~22 .lut_mask = 16'h698E;
defparam \y[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y9_N23
dffeas \y[6] (
	.clk(!\vs~0clkctrl_outclk ),
	.d(\y[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[6]),
	.prn(vcc));
// synopsys translate_off
defparam \y[6] .is_wysiwyg = "true";
defparam \y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N16
cyclone10lp_lcell_comb \Add12~6 (
// Equation(s):
// \Add12~6_combout  = (y[5] & (!\Add12~5 )) # (!y[5] & ((\Add12~5 ) # (GND)))
// \Add12~7  = CARRY((!\Add12~5 ) # (!y[5]))

	.dataa(y[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~5 ),
	.combout(\Add12~6_combout ),
	.cout(\Add12~7 ));
// synopsys translate_off
defparam \Add12~6 .lut_mask = 16'h5A5F;
defparam \Add12~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N18
cyclone10lp_lcell_comb \Add12~8 (
// Equation(s):
// \Add12~8_combout  = (y[6] & ((GND) # (!\Add12~7 ))) # (!y[6] & (\Add12~7  $ (GND)))
// \Add12~9  = CARRY((y[6]) # (!\Add12~7 ))

	.dataa(gnd),
	.datab(y[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~7 ),
	.combout(\Add12~8_combout ),
	.cout(\Add12~9 ));
// synopsys translate_off
defparam \Add12~8 .lut_mask = 16'h3CCF;
defparam \Add12~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N24
cyclone10lp_lcell_comb \y[7]~24 (
// Equation(s):
// \y[7]~24_combout  = (\Add11~0_combout  & ((y[7] & (\y[6]~23  & VCC)) # (!y[7] & (!\y[6]~23 )))) # (!\Add11~0_combout  & ((y[7] & (!\y[6]~23 )) # (!y[7] & ((\y[6]~23 ) # (GND)))))
// \y[7]~25  = CARRY((\Add11~0_combout  & (!y[7] & !\y[6]~23 )) # (!\Add11~0_combout  & ((!\y[6]~23 ) # (!y[7]))))

	.dataa(\Add11~0_combout ),
	.datab(y[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\y[6]~23 ),
	.combout(\y[7]~24_combout ),
	.cout(\y[7]~25 ));
// synopsys translate_off
defparam \y[7]~24 .lut_mask = 16'h9617;
defparam \y[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y9_N25
dffeas \y[7] (
	.clk(!\vs~0clkctrl_outclk ),
	.d(\y[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[7]),
	.prn(vcc));
// synopsys translate_off
defparam \y[7] .is_wysiwyg = "true";
defparam \y[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N20
cyclone10lp_lcell_comb \Add12~10 (
// Equation(s):
// \Add12~10_combout  = (y[7] & (!\Add12~9 )) # (!y[7] & ((\Add12~9 ) # (GND)))
// \Add12~11  = CARRY((!\Add12~9 ) # (!y[7]))

	.dataa(gnd),
	.datab(y[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~9 ),
	.combout(\Add12~10_combout ),
	.cout(\Add12~11 ));
// synopsys translate_off
defparam \Add12~10 .lut_mask = 16'h3C3F;
defparam \Add12~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N8
cyclone10lp_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (!\Add12~4_combout  & (\Add12~8_combout  & (\Add12~6_combout  & \Add12~10_combout )))

	.dataa(\Add12~4_combout ),
	.datab(\Add12~8_combout ),
	.datac(\Add12~6_combout ),
	.datad(\Add12~10_combout ),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h4000;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N26
cyclone10lp_lcell_comb \y[8]~26 (
// Equation(s):
// \y[8]~26_combout  = ((\Add11~0_combout  $ (y[8] $ (!\y[7]~25 )))) # (GND)
// \y[8]~27  = CARRY((\Add11~0_combout  & ((y[8]) # (!\y[7]~25 ))) # (!\Add11~0_combout  & (y[8] & !\y[7]~25 )))

	.dataa(\Add11~0_combout ),
	.datab(y[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\y[7]~25 ),
	.combout(\y[8]~26_combout ),
	.cout(\y[8]~27 ));
// synopsys translate_off
defparam \y[8]~26 .lut_mask = 16'h698E;
defparam \y[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y9_N27
dffeas \y[8] (
	.clk(!\vs~0clkctrl_outclk ),
	.d(\y[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[8]),
	.prn(vcc));
// synopsys translate_off
defparam \y[8] .is_wysiwyg = "true";
defparam \y[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N22
cyclone10lp_lcell_comb \Add12~12 (
// Equation(s):
// \Add12~12_combout  = (y[8] & (\Add12~11  $ (GND))) # (!y[8] & (!\Add12~11  & VCC))
// \Add12~13  = CARRY((y[8] & !\Add12~11 ))

	.dataa(y[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~11 ),
	.combout(\Add12~12_combout ),
	.cout(\Add12~13 ));
// synopsys translate_off
defparam \Add12~12 .lut_mask = 16'hA50A;
defparam \Add12~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N24
cyclone10lp_lcell_comb \Add12~14 (
// Equation(s):
// \Add12~14_combout  = (y[9] & (!\Add12~13 )) # (!y[9] & ((\Add12~13 ) # (GND)))
// \Add12~15  = CARRY((!\Add12~13 ) # (!y[9]))

	.dataa(gnd),
	.datab(y[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~13 ),
	.combout(\Add12~14_combout ),
	.cout(\Add12~15 ));
// synopsys translate_off
defparam \Add12~14 .lut_mask = 16'h3C3F;
defparam \Add12~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N4
cyclone10lp_lcell_comb \Equal2~4 (
// Equation(s):
// \Equal2~4_combout  = (\Add12~12_combout  & (!\Add12~16_combout  & !\Add12~14_combout ))

	.dataa(\Add12~12_combout ),
	.datab(gnd),
	.datac(\Add12~16_combout ),
	.datad(\Add12~14_combout ),
	.cin(gnd),
	.combout(\Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~4 .lut_mask = 16'h000A;
defparam \Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N12
cyclone10lp_lcell_comb \x[2]~13 (
// Equation(s):
// \x[2]~13_combout  = ((x[2] $ (\Add13~0_combout  $ (\x[1]~12 )))) # (GND)
// \x[2]~14  = CARRY((x[2] & ((!\x[1]~12 ) # (!\Add13~0_combout ))) # (!x[2] & (!\Add13~0_combout  & !\x[1]~12 )))

	.dataa(x[2]),
	.datab(\Add13~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\x[1]~12 ),
	.combout(\x[2]~13_combout ),
	.cout(\x[2]~14 ));
// synopsys translate_off
defparam \x[2]~13 .lut_mask = 16'h962B;
defparam \x[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N14
cyclone10lp_lcell_comb \x[3]~15 (
// Equation(s):
// \x[3]~15_combout  = (x[3] & ((\Add13~0_combout  & (!\x[2]~14 )) # (!\Add13~0_combout  & (\x[2]~14  & VCC)))) # (!x[3] & ((\Add13~0_combout  & ((\x[2]~14 ) # (GND))) # (!\Add13~0_combout  & (!\x[2]~14 ))))
// \x[3]~16  = CARRY((x[3] & (\Add13~0_combout  & !\x[2]~14 )) # (!x[3] & ((\Add13~0_combout ) # (!\x[2]~14 ))))

	.dataa(x[3]),
	.datab(\Add13~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\x[2]~14 ),
	.combout(\x[3]~15_combout ),
	.cout(\x[3]~16 ));
// synopsys translate_off
defparam \x[3]~15 .lut_mask = 16'h694D;
defparam \x[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N15
dffeas \x[3] (
	.clk(!\vs~0clkctrl_outclk ),
	.d(\x[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[3]),
	.prn(vcc));
// synopsys translate_off
defparam \x[3] .is_wysiwyg = "true";
defparam \x[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N16
cyclone10lp_lcell_comb \x[4]~17 (
// Equation(s):
// \x[4]~17_combout  = ((x[4] $ (\Add13~0_combout  $ (\x[3]~16 )))) # (GND)
// \x[4]~18  = CARRY((x[4] & ((!\x[3]~16 ) # (!\Add13~0_combout ))) # (!x[4] & (!\Add13~0_combout  & !\x[3]~16 )))

	.dataa(x[4]),
	.datab(\Add13~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\x[3]~16 ),
	.combout(\x[4]~17_combout ),
	.cout(\x[4]~18 ));
// synopsys translate_off
defparam \x[4]~17 .lut_mask = 16'h962B;
defparam \x[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N17
dffeas \x[4] (
	.clk(!\vs~0clkctrl_outclk ),
	.d(\x[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[4]),
	.prn(vcc));
// synopsys translate_off
defparam \x[4] .is_wysiwyg = "true";
defparam \x[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N18
cyclone10lp_lcell_comb \x[5]~19 (
// Equation(s):
// \x[5]~19_combout  = (x[5] & ((\Add13~0_combout  & (!\x[4]~18 )) # (!\Add13~0_combout  & (\x[4]~18  & VCC)))) # (!x[5] & ((\Add13~0_combout  & ((\x[4]~18 ) # (GND))) # (!\Add13~0_combout  & (!\x[4]~18 ))))
// \x[5]~20  = CARRY((x[5] & (\Add13~0_combout  & !\x[4]~18 )) # (!x[5] & ((\Add13~0_combout ) # (!\x[4]~18 ))))

	.dataa(x[5]),
	.datab(\Add13~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\x[4]~18 ),
	.combout(\x[5]~19_combout ),
	.cout(\x[5]~20 ));
// synopsys translate_off
defparam \x[5]~19 .lut_mask = 16'h694D;
defparam \x[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N19
dffeas \x[5] (
	.clk(!\vs~0clkctrl_outclk ),
	.d(\x[5]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[5]),
	.prn(vcc));
// synopsys translate_off
defparam \x[5] .is_wysiwyg = "true";
defparam \x[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N20
cyclone10lp_lcell_comb \x[6]~21 (
// Equation(s):
// \x[6]~21_combout  = ((x[6] $ (\Add13~0_combout  $ (\x[5]~20 )))) # (GND)
// \x[6]~22  = CARRY((x[6] & ((!\x[5]~20 ) # (!\Add13~0_combout ))) # (!x[6] & (!\Add13~0_combout  & !\x[5]~20 )))

	.dataa(x[6]),
	.datab(\Add13~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\x[5]~20 ),
	.combout(\x[6]~21_combout ),
	.cout(\x[6]~22 ));
// synopsys translate_off
defparam \x[6]~21 .lut_mask = 16'h962B;
defparam \x[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N21
dffeas \x[6] (
	.clk(!\vs~0clkctrl_outclk ),
	.d(\x[6]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[6]),
	.prn(vcc));
// synopsys translate_off
defparam \x[6] .is_wysiwyg = "true";
defparam \x[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N22
cyclone10lp_lcell_comb \x[7]~23 (
// Equation(s):
// \x[7]~23_combout  = (x[7] & ((\Add13~0_combout  & (!\x[6]~22 )) # (!\Add13~0_combout  & (\x[6]~22  & VCC)))) # (!x[7] & ((\Add13~0_combout  & ((\x[6]~22 ) # (GND))) # (!\Add13~0_combout  & (!\x[6]~22 ))))
// \x[7]~24  = CARRY((x[7] & (\Add13~0_combout  & !\x[6]~22 )) # (!x[7] & ((\Add13~0_combout ) # (!\x[6]~22 ))))

	.dataa(x[7]),
	.datab(\Add13~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\x[6]~22 ),
	.combout(\x[7]~23_combout ),
	.cout(\x[7]~24 ));
// synopsys translate_off
defparam \x[7]~23 .lut_mask = 16'h694D;
defparam \x[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N23
dffeas \x[7] (
	.clk(!\vs~0clkctrl_outclk ),
	.d(\x[7]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[7]),
	.prn(vcc));
// synopsys translate_off
defparam \x[7] .is_wysiwyg = "true";
defparam \x[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N24
cyclone10lp_lcell_comb \x[8]~25 (
// Equation(s):
// \x[8]~25_combout  = ((x[8] $ (\Add13~0_combout  $ (\x[7]~24 )))) # (GND)
// \x[8]~26  = CARRY((x[8] & ((!\x[7]~24 ) # (!\Add13~0_combout ))) # (!x[8] & (!\Add13~0_combout  & !\x[7]~24 )))

	.dataa(x[8]),
	.datab(\Add13~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\x[7]~24 ),
	.combout(\x[8]~25_combout ),
	.cout(\x[8]~26 ));
// synopsys translate_off
defparam \x[8]~25 .lut_mask = 16'h962B;
defparam \x[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N25
dffeas \x[8] (
	.clk(!\vs~0clkctrl_outclk ),
	.d(\x[8]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[8]),
	.prn(vcc));
// synopsys translate_off
defparam \x[8] .is_wysiwyg = "true";
defparam \x[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N30
cyclone10lp_lcell_comb \Equal3~2 (
// Equation(s):
// \Equal3~2_combout  = (!x[7] & (!x[4] & (!x[9] & !x[8])))

	.dataa(x[7]),
	.datab(x[4]),
	.datac(x[9]),
	.datad(x[8]),
	.cin(gnd),
	.combout(\Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~2 .lut_mask = 16'h0001;
defparam \Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N28
cyclone10lp_lcell_comb \Equal3~1 (
// Equation(s):
// \Equal3~1_combout  = (!x[5] & (!x[6] & (!y[0] & !x[1])))

	.dataa(x[5]),
	.datab(x[6]),
	.datac(y[0]),
	.datad(x[1]),
	.cin(gnd),
	.combout(\Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~1 .lut_mask = 16'h0001;
defparam \Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N0
cyclone10lp_lcell_comb \Equal3~3 (
// Equation(s):
// \Equal3~3_combout  = (!x[2] & (!x[3] & (\Equal3~2_combout  & \Equal3~1_combout )))

	.dataa(x[2]),
	.datab(x[3]),
	.datac(\Equal3~2_combout ),
	.datad(\Equal3~1_combout ),
	.cin(gnd),
	.combout(\Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~3 .lut_mask = 16'h1000;
defparam \Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N28
cyclone10lp_lcell_comb \ij~20 (
// Equation(s):
// \ij~20_combout  = (\Equal2~1_combout  & (\Equal2~0_combout  & (\Equal2~4_combout  & !\Equal3~3_combout )))

	.dataa(\Equal2~1_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\Equal2~4_combout ),
	.datad(\Equal3~3_combout ),
	.cin(gnd),
	.combout(\ij~20_combout ),
	.cout());
// synopsys translate_off
defparam \ij~20 .lut_mask = 16'h0080;
defparam \ij~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N6
cyclone10lp_lcell_comb \Equal4~1 (
// Equation(s):
// \Equal4~1_combout  = (!y[4] & (!y[5] & (!y[6] & !y[7])))

	.dataa(y[4]),
	.datab(y[5]),
	.datac(y[6]),
	.datad(y[7]),
	.cin(gnd),
	.combout(\Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~1 .lut_mask = 16'h0001;
defparam \Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N0
cyclone10lp_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = (!y[1] & (!y[3] & (!y[2] & !y[0])))

	.dataa(y[1]),
	.datab(y[3]),
	.datac(y[2]),
	.datad(y[0]),
	.cin(gnd),
	.combout(\Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~0 .lut_mask = 16'h0001;
defparam \Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N8
cyclone10lp_lcell_comb \Equal4~2 (
// Equation(s):
// \Equal4~2_combout  = (\Equal4~1_combout  & (!y[9] & (!y[8] & \Equal4~0_combout )))

	.dataa(\Equal4~1_combout ),
	.datab(y[9]),
	.datac(y[8]),
	.datad(\Equal4~0_combout ),
	.cin(gnd),
	.combout(\Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~2 .lut_mask = 16'h0200;
defparam \Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N12
cyclone10lp_lcell_comb \ij~19 (
// Equation(s):
// \ij~19_combout  = (\ij.11~q  & (!\Equal3~3_combout  & !\Equal4~2_combout ))

	.dataa(gnd),
	.datab(\ij.11~q ),
	.datac(\Equal3~3_combout ),
	.datad(\Equal4~2_combout ),
	.cin(gnd),
	.combout(\ij~19_combout ),
	.cout());
// synopsys translate_off
defparam \ij~19 .lut_mask = 16'h000C;
defparam \ij~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N8
cyclone10lp_lcell_comb \ij.11~0 (
// Equation(s):
// \ij.11~0_combout  = (\ij.10~q  & (\ij~20_combout )) # (!\ij.10~q  & ((\ij~19_combout )))

	.dataa(\ij~20_combout ),
	.datab(\ij.10~q ),
	.datac(gnd),
	.datad(\ij~19_combout ),
	.cin(gnd),
	.combout(\ij.11~0_combout ),
	.cout());
// synopsys translate_off
defparam \ij.11~0 .lut_mask = 16'hBB88;
defparam \ij.11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N9
dffeas \ij.11 (
	.clk(!\vs~0clkctrl_outclk ),
	.d(\ij.11~0_combout ),
	.asdata(\Equal1~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ij.01~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ij.11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ij.11 .is_wysiwyg = "true";
defparam \ij.11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N12
cyclone10lp_lcell_comb \ij.10~0 (
// Equation(s):
// \ij.10~0_combout  = (\ij.00~q  & (\ij.11~q  & (!\Equal3~3_combout ))) # (!\ij.00~q  & (((!\Equal2~3_combout ))))

	.dataa(\ij.11~q ),
	.datab(\ij.00~q ),
	.datac(\Equal3~3_combout ),
	.datad(\Equal2~3_combout ),
	.cin(gnd),
	.combout(\ij.10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ij.10~0 .lut_mask = 16'h083B;
defparam \ij.10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N30
cyclone10lp_lcell_comb \ij~15 (
// Equation(s):
// \ij~15_combout  = (\ij.01~q  & (!\Equal4~2_combout  & !\Equal1~3_combout ))

	.dataa(gnd),
	.datab(\ij.01~q ),
	.datac(\Equal4~2_combout ),
	.datad(\Equal1~3_combout ),
	.cin(gnd),
	.combout(\ij~15_combout ),
	.cout());
// synopsys translate_off
defparam \ij~15 .lut_mask = 16'h000C;
defparam \ij~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N28
cyclone10lp_lcell_comb \ij~14 (
// Equation(s):
// \ij~14_combout  = (!\ij.01~q  & (((!\Equal3~3_combout  & !\Equal2~3_combout )) # (!\ij.10~q )))

	.dataa(\ij.01~q ),
	.datab(\ij.10~q ),
	.datac(\Equal3~3_combout ),
	.datad(\Equal2~3_combout ),
	.cin(gnd),
	.combout(\ij~14_combout ),
	.cout());
// synopsys translate_off
defparam \ij~14 .lut_mask = 16'h1115;
defparam \ij~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N2
cyclone10lp_lcell_comb \ij~21 (
// Equation(s):
// \ij~21_combout  = (!\ij.11~q  & (\ij.00~q  & ((\ij~15_combout ) # (\ij~14_combout ))))

	.dataa(\ij.11~q ),
	.datab(\ij.00~q ),
	.datac(\ij~15_combout ),
	.datad(\ij~14_combout ),
	.cin(gnd),
	.combout(\ij~21_combout ),
	.cout());
// synopsys translate_off
defparam \ij~21 .lut_mask = 16'h4440;
defparam \ij~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N16
cyclone10lp_lcell_comb \ij.10~1 (
// Equation(s):
// \ij.10~1_combout  = (\ij~16_combout  & (((\ij.10~q )))) # (!\ij~16_combout  & ((\ij~21_combout  & ((\ij.10~q ))) # (!\ij~21_combout  & (\ij.10~0_combout ))))

	.dataa(\ij~16_combout ),
	.datab(\ij.10~0_combout ),
	.datac(\ij.10~q ),
	.datad(\ij~21_combout ),
	.cin(gnd),
	.combout(\ij.10~1_combout ),
	.cout());
// synopsys translate_off
defparam \ij.10~1 .lut_mask = 16'hF0E4;
defparam \ij.10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N17
dffeas \ij.10 (
	.clk(!\vs~0clkctrl_outclk ),
	.d(\ij.10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ij.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ij.10 .is_wysiwyg = "true";
defparam \ij.10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N26
cyclone10lp_lcell_comb \Add11~0 (
// Equation(s):
// \Add11~0_combout  = (\ij.00~q  & ((\ij.01~q ) # (!\ij.10~q )))

	.dataa(gnd),
	.datab(\ij.00~q ),
	.datac(\ij.10~q ),
	.datad(\ij.01~q ),
	.cin(gnd),
	.combout(\Add11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add11~0 .lut_mask = 16'hCC0C;
defparam \Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N28
cyclone10lp_lcell_comb \y[9]~28 (
// Equation(s):
// \y[9]~28_combout  = y[9] $ (\y[8]~27  $ (\Add11~0_combout ))

	.dataa(gnd),
	.datab(y[9]),
	.datac(gnd),
	.datad(\Add11~0_combout ),
	.cin(\y[8]~27 ),
	.combout(\y[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \y[9]~28 .lut_mask = 16'hC33C;
defparam \y[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y9_N29
dffeas \y[9] (
	.clk(!\vs~0clkctrl_outclk ),
	.d(\y[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[9]),
	.prn(vcc));
// synopsys translate_off
defparam \y[9] .is_wysiwyg = "true";
defparam \y[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N26
cyclone10lp_lcell_comb \Add12~16 (
// Equation(s):
// \Add12~16_combout  = !\Add12~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add12~15 ),
	.combout(\Add12~16_combout ),
	.cout());
// synopsys translate_off
defparam \Add12~16 .lut_mask = 16'h0F0F;
defparam \Add12~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N0
cyclone10lp_lcell_comb \Equal2~2 (
// Equation(s):
// \Equal2~2_combout  = (\Add12~12_combout  & \Equal2~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add12~12_combout ),
	.datad(\Equal2~1_combout ),
	.cin(gnd),
	.combout(\Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~2 .lut_mask = 16'hF000;
defparam \Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N30
cyclone10lp_lcell_comb \Equal2~3 (
// Equation(s):
// \Equal2~3_combout  = (!\Add12~16_combout  & (!\Add12~14_combout  & (\Equal2~0_combout  & \Equal2~2_combout )))

	.dataa(\Add12~16_combout ),
	.datab(\Add12~14_combout ),
	.datac(\Equal2~0_combout ),
	.datad(\Equal2~2_combout ),
	.cin(gnd),
	.combout(\Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~3 .lut_mask = 16'h1000;
defparam \Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N0
cyclone10lp_lcell_comb \ij~17 (
// Equation(s):
// \ij~17_combout  = (\ij~15_combout ) # ((\ij.11~q  & (!\ij.01~q  & \Equal3~3_combout )))

	.dataa(\ij.11~q ),
	.datab(\ij.01~q ),
	.datac(\ij~15_combout ),
	.datad(\Equal3~3_combout ),
	.cin(gnd),
	.combout(\ij~17_combout ),
	.cout());
// synopsys translate_off
defparam \ij~17 .lut_mask = 16'hF2F0;
defparam \ij~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N22
cyclone10lp_lcell_comb \ij~18 (
// Equation(s):
// \ij~18_combout  = (\ij.00~q  & ((\ij~17_combout ))) # (!\ij.00~q  & (\Equal2~3_combout ))

	.dataa(\Equal2~3_combout ),
	.datab(\ij.00~q ),
	.datac(gnd),
	.datad(\ij~17_combout ),
	.cin(gnd),
	.combout(\ij~18_combout ),
	.cout());
// synopsys translate_off
defparam \ij~18 .lut_mask = 16'hEE22;
defparam \ij~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N23
dffeas \ij.01 (
	.clk(!\vs~0clkctrl_outclk ),
	.d(\ij~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ij.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ij.01 .is_wysiwyg = "true";
defparam \ij.01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N2
cyclone10lp_lcell_comb \Add13~1 (
// Equation(s):
// \Add13~1_combout  = (y[0]) # ((\ij.00~q  & !\ij.01~q ))

	.dataa(y[0]),
	.datab(gnd),
	.datac(\ij.00~q ),
	.datad(\ij.01~q ),
	.cin(gnd),
	.combout(\Add13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Add13~1 .lut_mask = 16'hAAFA;
defparam \Add13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N10
cyclone10lp_lcell_comb \Add13~2 (
// Equation(s):
// \Add13~2_combout  = (!\ij.01~q  & (y[0] & \ij.00~q ))

	.dataa(\ij.01~q ),
	.datab(gnd),
	.datac(y[0]),
	.datad(\ij.00~q ),
	.cin(gnd),
	.combout(\Add13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add13~2 .lut_mask = 16'h5000;
defparam \Add13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N8
cyclone10lp_lcell_comb \x[1]~10 (
// Equation(s):
// \x[1]~10_cout  = CARRY((!\Add13~0_combout  & \Add13~2_combout ))

	.dataa(\Add13~0_combout ),
	.datab(\Add13~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\x[1]~10_cout ));
// synopsys translate_off
defparam \x[1]~10 .lut_mask = 16'h0044;
defparam \x[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N10
cyclone10lp_lcell_comb \x[1]~11 (
// Equation(s):
// \x[1]~11_combout  = (x[1] & ((\Add13~1_combout  & (\x[1]~10_cout  & VCC)) # (!\Add13~1_combout  & (!\x[1]~10_cout )))) # (!x[1] & ((\Add13~1_combout  & (!\x[1]~10_cout )) # (!\Add13~1_combout  & ((\x[1]~10_cout ) # (GND)))))
// \x[1]~12  = CARRY((x[1] & (!\Add13~1_combout  & !\x[1]~10_cout )) # (!x[1] & ((!\x[1]~10_cout ) # (!\Add13~1_combout ))))

	.dataa(x[1]),
	.datab(\Add13~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\x[1]~10_cout ),
	.combout(\x[1]~11_combout ),
	.cout(\x[1]~12 ));
// synopsys translate_off
defparam \x[1]~11 .lut_mask = 16'h9617;
defparam \x[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N11
dffeas \x[1] (
	.clk(!\vs~0clkctrl_outclk ),
	.d(\x[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[1]),
	.prn(vcc));
// synopsys translate_off
defparam \x[1] .is_wysiwyg = "true";
defparam \x[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N13
dffeas \x[2] (
	.clk(!\vs~0clkctrl_outclk ),
	.d(\x[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[2]),
	.prn(vcc));
// synopsys translate_off
defparam \x[2] .is_wysiwyg = "true";
defparam \x[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N14
cyclone10lp_lcell_comb \Add10~0 (
// Equation(s):
// \Add10~0_combout  = (x[3] & (x[2] $ (VCC))) # (!x[3] & (x[2] & VCC))
// \Add10~1  = CARRY((x[3] & x[2]))

	.dataa(x[3]),
	.datab(x[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add10~0_combout ),
	.cout(\Add10~1 ));
// synopsys translate_off
defparam \Add10~0 .lut_mask = 16'h6688;
defparam \Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N4
cyclone10lp_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (x[2] & (!\Add10~0_combout  & (!y[0] & !x[1])))

	.dataa(x[2]),
	.datab(\Add10~0_combout ),
	.datac(y[0]),
	.datad(x[1]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0002;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N16
cyclone10lp_lcell_comb \Add10~2 (
// Equation(s):
// \Add10~2_combout  = (x[4] & (!\Add10~1 )) # (!x[4] & ((\Add10~1 ) # (GND)))
// \Add10~3  = CARRY((!\Add10~1 ) # (!x[4]))

	.dataa(x[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~1 ),
	.combout(\Add10~2_combout ),
	.cout(\Add10~3 ));
// synopsys translate_off
defparam \Add10~2 .lut_mask = 16'h5A5F;
defparam \Add10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N18
cyclone10lp_lcell_comb \Add10~4 (
// Equation(s):
// \Add10~4_combout  = (x[5] & ((GND) # (!\Add10~3 ))) # (!x[5] & (\Add10~3  $ (GND)))
// \Add10~5  = CARRY((x[5]) # (!\Add10~3 ))

	.dataa(gnd),
	.datab(x[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~3 ),
	.combout(\Add10~4_combout ),
	.cout(\Add10~5 ));
// synopsys translate_off
defparam \Add10~4 .lut_mask = 16'h3CCF;
defparam \Add10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N20
cyclone10lp_lcell_comb \Add10~6 (
// Equation(s):
// \Add10~6_combout  = (x[6] & (\Add10~5  & VCC)) # (!x[6] & (!\Add10~5 ))
// \Add10~7  = CARRY((!x[6] & !\Add10~5 ))

	.dataa(gnd),
	.datab(x[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~5 ),
	.combout(\Add10~6_combout ),
	.cout(\Add10~7 ));
// synopsys translate_off
defparam \Add10~6 .lut_mask = 16'hC303;
defparam \Add10~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N22
cyclone10lp_lcell_comb \Add10~8 (
// Equation(s):
// \Add10~8_combout  = (x[7] & (\Add10~7  $ (GND))) # (!x[7] & (!\Add10~7  & VCC))
// \Add10~9  = CARRY((x[7] & !\Add10~7 ))

	.dataa(gnd),
	.datab(x[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~7 ),
	.combout(\Add10~8_combout ),
	.cout(\Add10~9 ));
// synopsys translate_off
defparam \Add10~8 .lut_mask = 16'hC30C;
defparam \Add10~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N30
cyclone10lp_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (\Add10~8_combout  & (!\Add10~4_combout  & (!\Add10~6_combout  & !\Add10~2_combout )))

	.dataa(\Add10~8_combout ),
	.datab(\Add10~4_combout ),
	.datac(\Add10~6_combout ),
	.datad(\Add10~2_combout ),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h0002;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N24
cyclone10lp_lcell_comb \Add10~10 (
// Equation(s):
// \Add10~10_combout  = (x[8] & (!\Add10~9 )) # (!x[8] & ((\Add10~9 ) # (GND)))
// \Add10~11  = CARRY((!\Add10~9 ) # (!x[8]))

	.dataa(gnd),
	.datab(x[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~9 ),
	.combout(\Add10~10_combout ),
	.cout(\Add10~11 ));
// synopsys translate_off
defparam \Add10~10 .lut_mask = 16'h3C3F;
defparam \Add10~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N26
cyclone10lp_lcell_comb \Add10~12 (
// Equation(s):
// \Add10~12_combout  = (x[9] & (\Add10~11  $ (GND))) # (!x[9] & (!\Add10~11  & VCC))
// \Add10~13  = CARRY((x[9] & !\Add10~11 ))

	.dataa(x[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~11 ),
	.combout(\Add10~12_combout ),
	.cout(\Add10~13 ));
// synopsys translate_off
defparam \Add10~12 .lut_mask = 16'hA50A;
defparam \Add10~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N28
cyclone10lp_lcell_comb \Add10~14 (
// Equation(s):
// \Add10~14_combout  = \Add10~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add10~13 ),
	.combout(\Add10~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add10~14 .lut_mask = 16'hF0F0;
defparam \Add10~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N0
cyclone10lp_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = (!\Add10~10_combout  & (\Add10~12_combout  & !\Add10~14_combout ))

	.dataa(gnd),
	.datab(\Add10~10_combout ),
	.datac(\Add10~12_combout ),
	.datad(\Add10~14_combout ),
	.cin(gnd),
	.combout(\Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~2 .lut_mask = 16'h0030;
defparam \Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N2
cyclone10lp_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = (\Equal1~0_combout  & (\Equal1~1_combout  & \Equal1~2_combout ))

	.dataa(gnd),
	.datab(\Equal1~0_combout ),
	.datac(\Equal1~1_combout ),
	.datad(\Equal1~2_combout ),
	.cin(gnd),
	.combout(\Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~3 .lut_mask = 16'hC000;
defparam \Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N6
cyclone10lp_lcell_comb \ij~16 (
// Equation(s):
// \ij~16_combout  = (\ij.10~0_combout  & ((\ij.00~q  & ((!\Equal4~2_combout ))) # (!\ij.00~q  & (!\Equal1~3_combout ))))

	.dataa(\Equal1~3_combout ),
	.datab(\ij.00~q ),
	.datac(\Equal4~2_combout ),
	.datad(\ij.10~0_combout ),
	.cin(gnd),
	.combout(\ij~16_combout ),
	.cout());
// synopsys translate_off
defparam \ij~16 .lut_mask = 16'h1D00;
defparam \ij~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N20
cyclone10lp_lcell_comb \ij.00~0 (
// Equation(s):
// \ij.00~0_combout  = (\ij.11~q ) # ((\ij.01~q  & ((\Equal1~3_combout ))) # (!\ij.01~q  & (!\Equal3~3_combout )))

	.dataa(\ij.11~q ),
	.datab(\ij.01~q ),
	.datac(\Equal3~3_combout ),
	.datad(\Equal1~3_combout ),
	.cin(gnd),
	.combout(\ij.00~0_combout ),
	.cout());
// synopsys translate_off
defparam \ij.00~0 .lut_mask = 16'hEFAB;
defparam \ij.00~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N24
cyclone10lp_lcell_comb \ij.00~1 (
// Equation(s):
// \ij.00~1_combout  = (\ij~16_combout  & (((\ij.00~q )))) # (!\ij~16_combout  & ((\ij.00~q  & ((\ij.00~0_combout ) # (\ij~21_combout ))) # (!\ij.00~q  & ((!\ij~21_combout )))))

	.dataa(\ij~16_combout ),
	.datab(\ij.00~0_combout ),
	.datac(\ij.00~q ),
	.datad(\ij~21_combout ),
	.cin(gnd),
	.combout(\ij.00~1_combout ),
	.cout());
// synopsys translate_off
defparam \ij.00~1 .lut_mask = 16'hF0E5;
defparam \ij.00~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N25
dffeas \ij.00 (
	.clk(!\vs~0clkctrl_outclk ),
	.d(\ij.00~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ij.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ij.00 .is_wysiwyg = "true";
defparam \ij.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N4
cyclone10lp_lcell_comb \Add13~0 (
// Equation(s):
// \Add13~0_combout  = (\ij.01~q ) # (!\ij.00~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ij.00~q ),
	.datad(\ij.01~q ),
	.cin(gnd),
	.combout(\Add13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add13~0 .lut_mask = 16'hFF0F;
defparam \Add13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N26
cyclone10lp_lcell_comb \x[9]~27 (
// Equation(s):
// \x[9]~27_combout  = x[9] $ (\Add13~0_combout  $ (!\x[8]~26 ))

	.dataa(x[9]),
	.datab(\Add13~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\x[8]~26 ),
	.combout(\x[9]~27_combout ),
	.cout());
// synopsys translate_off
defparam \x[9]~27 .lut_mask = 16'h6969;
defparam \x[9]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N27
dffeas \x[9] (
	.clk(!\vs~0clkctrl_outclk ),
	.d(\x[9]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[9]),
	.prn(vcc));
// synopsys translate_off
defparam \x[9] .is_wysiwyg = "true";
defparam \x[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N0
cyclone10lp_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = (x[8] & (x[7] & ((x[5]) # (x[6]))))

	.dataa(x[5]),
	.datab(x[6]),
	.datac(x[8]),
	.datad(x[7]),
	.cin(gnd),
	.combout(\Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~0 .lut_mask = 16'hE000;
defparam \Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N0
cyclone10lp_lcell_comb \Add5~0 (
// Equation(s):
// \Add5~0_combout  = y[1] $ (VCC)
// \Add5~1  = CARRY(y[1])

	.dataa(y[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add5~0_combout ),
	.cout(\Add5~1 ));
// synopsys translate_off
defparam \Add5~0 .lut_mask = 16'h55AA;
defparam \Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N2
cyclone10lp_lcell_comb \Add5~2 (
// Equation(s):
// \Add5~2_combout  = (y[2] & (!\Add5~1 )) # (!y[2] & ((\Add5~1 ) # (GND)))
// \Add5~3  = CARRY((!\Add5~1 ) # (!y[2]))

	.dataa(y[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~1 ),
	.combout(\Add5~2_combout ),
	.cout(\Add5~3 ));
// synopsys translate_off
defparam \Add5~2 .lut_mask = 16'h5A5F;
defparam \Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N4
cyclone10lp_lcell_comb \Add5~4 (
// Equation(s):
// \Add5~4_combout  = (y[3] & (\Add5~3  $ (GND))) # (!y[3] & (!\Add5~3  & VCC))
// \Add5~5  = CARRY((y[3] & !\Add5~3 ))

	.dataa(y[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~3 ),
	.combout(\Add5~4_combout ),
	.cout(\Add5~5 ));
// synopsys translate_off
defparam \Add5~4 .lut_mask = 16'hA50A;
defparam \Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N6
cyclone10lp_lcell_comb \Add5~6 (
// Equation(s):
// \Add5~6_combout  = (y[4] & (!\Add5~5 )) # (!y[4] & ((\Add5~5 ) # (GND)))
// \Add5~7  = CARRY((!\Add5~5 ) # (!y[4]))

	.dataa(gnd),
	.datab(y[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~5 ),
	.combout(\Add5~6_combout ),
	.cout(\Add5~7 ));
// synopsys translate_off
defparam \Add5~6 .lut_mask = 16'h3C3F;
defparam \Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N8
cyclone10lp_lcell_comb \Add5~8 (
// Equation(s):
// \Add5~8_combout  = (y[5] & (\Add5~7  $ (GND))) # (!y[5] & (!\Add5~7  & VCC))
// \Add5~9  = CARRY((y[5] & !\Add5~7 ))

	.dataa(gnd),
	.datab(y[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~7 ),
	.combout(\Add5~8_combout ),
	.cout(\Add5~9 ));
// synopsys translate_off
defparam \Add5~8 .lut_mask = 16'hC30C;
defparam \Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N10
cyclone10lp_lcell_comb \Add5~10 (
// Equation(s):
// \Add5~10_combout  = (y[6] & (!\Add5~9 )) # (!y[6] & ((\Add5~9 ) # (GND)))
// \Add5~11  = CARRY((!\Add5~9 ) # (!y[6]))

	.dataa(gnd),
	.datab(y[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~9 ),
	.combout(\Add5~10_combout ),
	.cout(\Add5~11 ));
// synopsys translate_off
defparam \Add5~10 .lut_mask = 16'h3C3F;
defparam \Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N12
cyclone10lp_lcell_comb \Add5~12 (
// Equation(s):
// \Add5~12_combout  = (y[7] & (\Add5~11  $ (GND))) # (!y[7] & (!\Add5~11  & VCC))
// \Add5~13  = CARRY((y[7] & !\Add5~11 ))

	.dataa(gnd),
	.datab(y[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~11 ),
	.combout(\Add5~12_combout ),
	.cout(\Add5~13 ));
// synopsys translate_off
defparam \Add5~12 .lut_mask = 16'hC30C;
defparam \Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N14
cyclone10lp_lcell_comb \Add5~14 (
// Equation(s):
// \Add5~14_combout  = (y[8] & (!\Add5~13 )) # (!y[8] & ((\Add5~13 ) # (GND)))
// \Add5~15  = CARRY((!\Add5~13 ) # (!y[8]))

	.dataa(y[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~13 ),
	.combout(\Add5~14_combout ),
	.cout(\Add5~15 ));
// synopsys translate_off
defparam \Add5~14 .lut_mask = 16'h5A5F;
defparam \Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N16
cyclone10lp_lcell_comb \Add5~16 (
// Equation(s):
// \Add5~16_combout  = (y[9] & (\Add5~15  $ (GND))) # (!y[9] & (!\Add5~15  & VCC))
// \Add5~17  = CARRY((y[9] & !\Add5~15 ))

	.dataa(gnd),
	.datab(y[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~15 ),
	.combout(\Add5~16_combout ),
	.cout(\Add5~17 ));
// synopsys translate_off
defparam \Add5~16 .lut_mask = 16'hC30C;
defparam \Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N18
cyclone10lp_lcell_comb \Add5~18 (
// Equation(s):
// \Add5~18_combout  = \Add5~17 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add5~17 ),
	.combout(\Add5~18_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~18 .lut_mask = 16'hF0F0;
defparam \Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N2
cyclone10lp_lcell_comb \Add6~0 (
// Equation(s):
// \Add6~0_combout  = y[0] $ (VCC)
// \Add6~1  = CARRY(y[0])

	.dataa(y[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add6~0_combout ),
	.cout(\Add6~1 ));
// synopsys translate_off
defparam \Add6~0 .lut_mask = 16'h55AA;
defparam \Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N4
cyclone10lp_lcell_comb \Add6~2 (
// Equation(s):
// \Add6~2_combout  = (\Add5~0_combout  & (!\Add6~1 )) # (!\Add5~0_combout  & ((\Add6~1 ) # (GND)))
// \Add6~3  = CARRY((!\Add6~1 ) # (!\Add5~0_combout ))

	.dataa(\Add5~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~1 ),
	.combout(\Add6~2_combout ),
	.cout(\Add6~3 ));
// synopsys translate_off
defparam \Add6~2 .lut_mask = 16'h5A5F;
defparam \Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N6
cyclone10lp_lcell_comb \Add6~4 (
// Equation(s):
// \Add6~4_combout  = (\Add5~2_combout  & (\Add6~3  $ (GND))) # (!\Add5~2_combout  & (!\Add6~3  & VCC))
// \Add6~5  = CARRY((\Add5~2_combout  & !\Add6~3 ))

	.dataa(gnd),
	.datab(\Add5~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~3 ),
	.combout(\Add6~4_combout ),
	.cout(\Add6~5 ));
// synopsys translate_off
defparam \Add6~4 .lut_mask = 16'hC30C;
defparam \Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N8
cyclone10lp_lcell_comb \Add6~6 (
// Equation(s):
// \Add6~6_combout  = (\Add5~4_combout  & (\Add6~5  & VCC)) # (!\Add5~4_combout  & (!\Add6~5 ))
// \Add6~7  = CARRY((!\Add5~4_combout  & !\Add6~5 ))

	.dataa(gnd),
	.datab(\Add5~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~5 ),
	.combout(\Add6~6_combout ),
	.cout(\Add6~7 ));
// synopsys translate_off
defparam \Add6~6 .lut_mask = 16'hC303;
defparam \Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N10
cyclone10lp_lcell_comb \Add6~8 (
// Equation(s):
// \Add6~8_combout  = (\Add5~6_combout  & ((GND) # (!\Add6~7 ))) # (!\Add5~6_combout  & (\Add6~7  $ (GND)))
// \Add6~9  = CARRY((\Add5~6_combout ) # (!\Add6~7 ))

	.dataa(\Add5~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~7 ),
	.combout(\Add6~8_combout ),
	.cout(\Add6~9 ));
// synopsys translate_off
defparam \Add6~8 .lut_mask = 16'h5AAF;
defparam \Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N12
cyclone10lp_lcell_comb \Add6~10 (
// Equation(s):
// \Add6~10_combout  = (\Add5~8_combout  & (!\Add6~9 )) # (!\Add5~8_combout  & ((\Add6~9 ) # (GND)))
// \Add6~11  = CARRY((!\Add6~9 ) # (!\Add5~8_combout ))

	.dataa(\Add5~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~9 ),
	.combout(\Add6~10_combout ),
	.cout(\Add6~11 ));
// synopsys translate_off
defparam \Add6~10 .lut_mask = 16'h5A5F;
defparam \Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N14
cyclone10lp_lcell_comb \Add6~12 (
// Equation(s):
// \Add6~12_combout  = (\Add5~10_combout  & (\Add6~11  $ (GND))) # (!\Add5~10_combout  & (!\Add6~11  & VCC))
// \Add6~13  = CARRY((\Add5~10_combout  & !\Add6~11 ))

	.dataa(\Add5~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~11 ),
	.combout(\Add6~12_combout ),
	.cout(\Add6~13 ));
// synopsys translate_off
defparam \Add6~12 .lut_mask = 16'hA50A;
defparam \Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N16
cyclone10lp_lcell_comb \Add6~14 (
// Equation(s):
// \Add6~14_combout  = (\Add5~12_combout  & (!\Add6~13 )) # (!\Add5~12_combout  & ((\Add6~13 ) # (GND)))
// \Add6~15  = CARRY((!\Add6~13 ) # (!\Add5~12_combout ))

	.dataa(\Add5~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~13 ),
	.combout(\Add6~14_combout ),
	.cout(\Add6~15 ));
// synopsys translate_off
defparam \Add6~14 .lut_mask = 16'h5A5F;
defparam \Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N18
cyclone10lp_lcell_comb \Add6~16 (
// Equation(s):
// \Add6~16_combout  = (\Add5~14_combout  & (\Add6~15  $ (GND))) # (!\Add5~14_combout  & (!\Add6~15  & VCC))
// \Add6~17  = CARRY((\Add5~14_combout  & !\Add6~15 ))

	.dataa(gnd),
	.datab(\Add5~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~15 ),
	.combout(\Add6~16_combout ),
	.cout(\Add6~17 ));
// synopsys translate_off
defparam \Add6~16 .lut_mask = 16'hC30C;
defparam \Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N20
cyclone10lp_lcell_comb \Add6~18 (
// Equation(s):
// \Add6~18_combout  = (\Add5~16_combout  & (!\Add6~17 )) # (!\Add5~16_combout  & ((\Add6~17 ) # (GND)))
// \Add6~19  = CARRY((!\Add6~17 ) # (!\Add5~16_combout ))

	.dataa(\Add5~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~17 ),
	.combout(\Add6~18_combout ),
	.cout(\Add6~19 ));
// synopsys translate_off
defparam \Add6~18 .lut_mask = 16'h5A5F;
defparam \Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N22
cyclone10lp_lcell_comb \Add6~20 (
// Equation(s):
// \Add6~20_combout  = \Add6~19  $ (!\Add5~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add5~18_combout ),
	.cin(\Add6~19 ),
	.combout(\Add6~20_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~20 .lut_mask = 16'hF00F;
defparam \Add6~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N4
cyclone10lp_lcell_comb \Add7~0 (
// Equation(s):
// \Add7~0_combout  = \Add6~6_combout  $ (VCC)
// \Add7~1  = CARRY(\Add6~6_combout )

	.dataa(\Add6~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add7~0_combout ),
	.cout(\Add7~1 ));
// synopsys translate_off
defparam \Add7~0 .lut_mask = 16'h55AA;
defparam \Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N6
cyclone10lp_lcell_comb \Add7~2 (
// Equation(s):
// \Add7~2_combout  = (\Add6~8_combout  & (!\Add7~1 )) # (!\Add6~8_combout  & ((\Add7~1 ) # (GND)))
// \Add7~3  = CARRY((!\Add7~1 ) # (!\Add6~8_combout ))

	.dataa(\Add6~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~1 ),
	.combout(\Add7~2_combout ),
	.cout(\Add7~3 ));
// synopsys translate_off
defparam \Add7~2 .lut_mask = 16'h5A5F;
defparam \Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
cyclone10lp_lcell_comb \Add7~4 (
// Equation(s):
// \Add7~4_combout  = (\Add6~10_combout  & (\Add7~3  $ (GND))) # (!\Add6~10_combout  & (!\Add7~3  & VCC))
// \Add7~5  = CARRY((\Add6~10_combout  & !\Add7~3 ))

	.dataa(\Add6~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~3 ),
	.combout(\Add7~4_combout ),
	.cout(\Add7~5 ));
// synopsys translate_off
defparam \Add7~4 .lut_mask = 16'hA50A;
defparam \Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
cyclone10lp_lcell_comb \Add7~6 (
// Equation(s):
// \Add7~6_combout  = (\Add6~12_combout  & (!\Add7~5 )) # (!\Add6~12_combout  & ((\Add7~5 ) # (GND)))
// \Add7~7  = CARRY((!\Add7~5 ) # (!\Add6~12_combout ))

	.dataa(\Add6~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~5 ),
	.combout(\Add7~6_combout ),
	.cout(\Add7~7 ));
// synopsys translate_off
defparam \Add7~6 .lut_mask = 16'h5A5F;
defparam \Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
cyclone10lp_lcell_comb \Add7~8 (
// Equation(s):
// \Add7~8_combout  = (\Add6~14_combout  & (\Add7~7  $ (GND))) # (!\Add6~14_combout  & (!\Add7~7  & VCC))
// \Add7~9  = CARRY((\Add6~14_combout  & !\Add7~7 ))

	.dataa(\Add6~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~7 ),
	.combout(\Add7~8_combout ),
	.cout(\Add7~9 ));
// synopsys translate_off
defparam \Add7~8 .lut_mask = 16'hA50A;
defparam \Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N14
cyclone10lp_lcell_comb \Add7~10 (
// Equation(s):
// \Add7~10_combout  = (\Add6~16_combout  & (!\Add7~9 )) # (!\Add6~16_combout  & ((\Add7~9 ) # (GND)))
// \Add7~11  = CARRY((!\Add7~9 ) # (!\Add6~16_combout ))

	.dataa(gnd),
	.datab(\Add6~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~9 ),
	.combout(\Add7~10_combout ),
	.cout(\Add7~11 ));
// synopsys translate_off
defparam \Add7~10 .lut_mask = 16'h3C3F;
defparam \Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
cyclone10lp_lcell_comb \Add7~12 (
// Equation(s):
// \Add7~12_combout  = (\Add6~18_combout  & (\Add7~11  $ (GND))) # (!\Add6~18_combout  & (!\Add7~11  & VCC))
// \Add7~13  = CARRY((\Add6~18_combout  & !\Add7~11 ))

	.dataa(gnd),
	.datab(\Add6~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~11 ),
	.combout(\Add7~12_combout ),
	.cout(\Add7~13 ));
// synopsys translate_off
defparam \Add7~12 .lut_mask = 16'hC30C;
defparam \Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
cyclone10lp_lcell_comb \Add7~14 (
// Equation(s):
// \Add7~14_combout  = \Add7~13  $ (\Add6~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add6~20_combout ),
	.cin(\Add7~13 ),
	.combout(\Add7~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add7~14 .lut_mask = 16'h0FF0;
defparam \Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cyclone10lp_lcell_comb \LessThan9~1 (
// Equation(s):
// \LessThan9~1_cout  = CARRY((!vcnt[0] & \Add6~0_combout ))

	.dataa(vcnt[0]),
	.datab(\Add6~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan9~1_cout ));
// synopsys translate_off
defparam \LessThan9~1 .lut_mask = 16'h0044;
defparam \LessThan9~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cyclone10lp_lcell_comb \LessThan9~3 (
// Equation(s):
// \LessThan9~3_cout  = CARRY((vcnt[1] & ((!\LessThan9~1_cout ) # (!\Add6~2_combout ))) # (!vcnt[1] & (!\Add6~2_combout  & !\LessThan9~1_cout )))

	.dataa(vcnt[1]),
	.datab(\Add6~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan9~1_cout ),
	.combout(),
	.cout(\LessThan9~3_cout ));
// synopsys translate_off
defparam \LessThan9~3 .lut_mask = 16'h002B;
defparam \LessThan9~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cyclone10lp_lcell_comb \LessThan9~5 (
// Equation(s):
// \LessThan9~5_cout  = CARRY((vcnt[2] & (\Add6~4_combout  & !\LessThan9~3_cout )) # (!vcnt[2] & ((\Add6~4_combout ) # (!\LessThan9~3_cout ))))

	.dataa(vcnt[2]),
	.datab(\Add6~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan9~3_cout ),
	.combout(),
	.cout(\LessThan9~5_cout ));
// synopsys translate_off
defparam \LessThan9~5 .lut_mask = 16'h004D;
defparam \LessThan9~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cyclone10lp_lcell_comb \LessThan9~7 (
// Equation(s):
// \LessThan9~7_cout  = CARRY((\Add7~0_combout  & (vcnt[3] & !\LessThan9~5_cout )) # (!\Add7~0_combout  & ((vcnt[3]) # (!\LessThan9~5_cout ))))

	.dataa(\Add7~0_combout ),
	.datab(vcnt[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan9~5_cout ),
	.combout(),
	.cout(\LessThan9~7_cout ));
// synopsys translate_off
defparam \LessThan9~7 .lut_mask = 16'h004D;
defparam \LessThan9~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cyclone10lp_lcell_comb \LessThan9~9 (
// Equation(s):
// \LessThan9~9_cout  = CARRY((vcnt[4] & (\Add7~2_combout  & !\LessThan9~7_cout )) # (!vcnt[4] & ((\Add7~2_combout ) # (!\LessThan9~7_cout ))))

	.dataa(vcnt[4]),
	.datab(\Add7~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan9~7_cout ),
	.combout(),
	.cout(\LessThan9~9_cout ));
// synopsys translate_off
defparam \LessThan9~9 .lut_mask = 16'h004D;
defparam \LessThan9~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cyclone10lp_lcell_comb \LessThan9~11 (
// Equation(s):
// \LessThan9~11_cout  = CARRY((\Add7~4_combout  & (vcnt[5] & !\LessThan9~9_cout )) # (!\Add7~4_combout  & ((vcnt[5]) # (!\LessThan9~9_cout ))))

	.dataa(\Add7~4_combout ),
	.datab(vcnt[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan9~9_cout ),
	.combout(),
	.cout(\LessThan9~11_cout ));
// synopsys translate_off
defparam \LessThan9~11 .lut_mask = 16'h004D;
defparam \LessThan9~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cyclone10lp_lcell_comb \LessThan9~13 (
// Equation(s):
// \LessThan9~13_cout  = CARRY((\Add7~6_combout  & ((!\LessThan9~11_cout ) # (!vcnt[6]))) # (!\Add7~6_combout  & (!vcnt[6] & !\LessThan9~11_cout )))

	.dataa(\Add7~6_combout ),
	.datab(vcnt[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan9~11_cout ),
	.combout(),
	.cout(\LessThan9~13_cout ));
// synopsys translate_off
defparam \LessThan9~13 .lut_mask = 16'h002B;
defparam \LessThan9~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cyclone10lp_lcell_comb \LessThan9~15 (
// Equation(s):
// \LessThan9~15_cout  = CARRY((vcnt[7] & ((!\LessThan9~13_cout ) # (!\Add7~8_combout ))) # (!vcnt[7] & (!\Add7~8_combout  & !\LessThan9~13_cout )))

	.dataa(vcnt[7]),
	.datab(\Add7~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan9~13_cout ),
	.combout(),
	.cout(\LessThan9~15_cout ));
// synopsys translate_off
defparam \LessThan9~15 .lut_mask = 16'h002B;
defparam \LessThan9~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cyclone10lp_lcell_comb \LessThan9~17 (
// Equation(s):
// \LessThan9~17_cout  = CARRY((vcnt[8] & (\Add7~10_combout  & !\LessThan9~15_cout )) # (!vcnt[8] & ((\Add7~10_combout ) # (!\LessThan9~15_cout ))))

	.dataa(vcnt[8]),
	.datab(\Add7~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan9~15_cout ),
	.combout(),
	.cout(\LessThan9~17_cout ));
// synopsys translate_off
defparam \LessThan9~17 .lut_mask = 16'h004D;
defparam \LessThan9~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cyclone10lp_lcell_comb \LessThan9~18 (
// Equation(s):
// \LessThan9~18_combout  = (vcnt[9] & (\LessThan9~17_cout  & \Add7~12_combout )) # (!vcnt[9] & ((\LessThan9~17_cout ) # (\Add7~12_combout )))

	.dataa(vcnt[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add7~12_combout ),
	.cin(\LessThan9~17_cout ),
	.combout(\LessThan9~18_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan9~18 .lut_mask = 16'hF550;
defparam \LessThan9~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N4
cyclone10lp_lcell_comb \Add3~2 (
// Equation(s):
// \Add3~2_combout  = \Add3~0_combout  $ (x[9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add3~0_combout ),
	.datad(x[9]),
	.cin(gnd),
	.combout(\Add3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~2 .lut_mask = 16'h0FF0;
defparam \Add3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N26
cyclone10lp_lcell_comb \Add3~3 (
// Equation(s):
// \Add3~3_combout  = x[8] $ (((x[7] & ((x[5]) # (x[6])))))

	.dataa(x[5]),
	.datab(x[6]),
	.datac(x[8]),
	.datad(x[7]),
	.cin(gnd),
	.combout(\Add3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~3 .lut_mask = 16'h1EF0;
defparam \Add3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
cyclone10lp_lcell_comb \Add3~4 (
// Equation(s):
// \Add3~4_combout  = x[7] $ (((x[5]) # (x[6])))

	.dataa(gnd),
	.datab(x[5]),
	.datac(x[6]),
	.datad(x[7]),
	.cin(gnd),
	.combout(\Add3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~4 .lut_mask = 16'h03FC;
defparam \Add3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N28
cyclone10lp_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_combout  = x[6] $ (x[5])

	.dataa(gnd),
	.datab(gnd),
	.datac(x[6]),
	.datad(x[5]),
	.cin(gnd),
	.combout(\Add3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~5 .lut_mask = 16'h0FF0;
defparam \Add3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cyclone10lp_lcell_comb \LessThan7~1 (
// Equation(s):
// \LessThan7~1_cout  = CARRY((!hcnt[0] & y[0]))

	.dataa(hcnt[0]),
	.datab(y[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan7~1_cout ));
// synopsys translate_off
defparam \LessThan7~1 .lut_mask = 16'h0044;
defparam \LessThan7~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cyclone10lp_lcell_comb \LessThan7~3 (
// Equation(s):
// \LessThan7~3_cout  = CARRY((hcnt[1] & ((!\LessThan7~1_cout ) # (!x[1]))) # (!hcnt[1] & (!x[1] & !\LessThan7~1_cout )))

	.dataa(hcnt[1]),
	.datab(x[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan7~1_cout ),
	.combout(),
	.cout(\LessThan7~3_cout ));
// synopsys translate_off
defparam \LessThan7~3 .lut_mask = 16'h002B;
defparam \LessThan7~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cyclone10lp_lcell_comb \LessThan7~5 (
// Equation(s):
// \LessThan7~5_cout  = CARRY((x[2] & ((!\LessThan7~3_cout ) # (!hcnt[2]))) # (!x[2] & (!hcnt[2] & !\LessThan7~3_cout )))

	.dataa(x[2]),
	.datab(hcnt[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan7~3_cout ),
	.combout(),
	.cout(\LessThan7~5_cout ));
// synopsys translate_off
defparam \LessThan7~5 .lut_mask = 16'h002B;
defparam \LessThan7~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
cyclone10lp_lcell_comb \LessThan7~7 (
// Equation(s):
// \LessThan7~7_cout  = CARRY((x[3] & (hcnt[3] & !\LessThan7~5_cout )) # (!x[3] & ((hcnt[3]) # (!\LessThan7~5_cout ))))

	.dataa(x[3]),
	.datab(hcnt[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan7~5_cout ),
	.combout(),
	.cout(\LessThan7~7_cout ));
// synopsys translate_off
defparam \LessThan7~7 .lut_mask = 16'h004D;
defparam \LessThan7~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cyclone10lp_lcell_comb \LessThan7~9 (
// Equation(s):
// \LessThan7~9_cout  = CARRY((x[4] & ((!\LessThan7~7_cout ) # (!hcnt[4]))) # (!x[4] & (!hcnt[4] & !\LessThan7~7_cout )))

	.dataa(x[4]),
	.datab(hcnt[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan7~7_cout ),
	.combout(),
	.cout(\LessThan7~9_cout ));
// synopsys translate_off
defparam \LessThan7~9 .lut_mask = 16'h002B;
defparam \LessThan7~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
cyclone10lp_lcell_comb \LessThan7~11 (
// Equation(s):
// \LessThan7~11_cout  = CARRY((x[5] & ((hcnt[5]) # (!\LessThan7~9_cout ))) # (!x[5] & (hcnt[5] & !\LessThan7~9_cout )))

	.dataa(x[5]),
	.datab(hcnt[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan7~9_cout ),
	.combout(),
	.cout(\LessThan7~11_cout ));
// synopsys translate_off
defparam \LessThan7~11 .lut_mask = 16'h008E;
defparam \LessThan7~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cyclone10lp_lcell_comb \LessThan7~13 (
// Equation(s):
// \LessThan7~13_cout  = CARRY((\Add3~5_combout  & (!hcnt[6] & !\LessThan7~11_cout )) # (!\Add3~5_combout  & ((!\LessThan7~11_cout ) # (!hcnt[6]))))

	.dataa(\Add3~5_combout ),
	.datab(hcnt[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan7~11_cout ),
	.combout(),
	.cout(\LessThan7~13_cout ));
// synopsys translate_off
defparam \LessThan7~13 .lut_mask = 16'h0017;
defparam \LessThan7~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cyclone10lp_lcell_comb \LessThan7~15 (
// Equation(s):
// \LessThan7~15_cout  = CARRY((\Add3~4_combout  & (hcnt[7] & !\LessThan7~13_cout )) # (!\Add3~4_combout  & ((hcnt[7]) # (!\LessThan7~13_cout ))))

	.dataa(\Add3~4_combout ),
	.datab(hcnt[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan7~13_cout ),
	.combout(),
	.cout(\LessThan7~15_cout ));
// synopsys translate_off
defparam \LessThan7~15 .lut_mask = 16'h004D;
defparam \LessThan7~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cyclone10lp_lcell_comb \LessThan7~17 (
// Equation(s):
// \LessThan7~17_cout  = CARRY((hcnt[8] & (\Add3~3_combout  & !\LessThan7~15_cout )) # (!hcnt[8] & ((\Add3~3_combout ) # (!\LessThan7~15_cout ))))

	.dataa(hcnt[8]),
	.datab(\Add3~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan7~15_cout ),
	.combout(),
	.cout(\LessThan7~17_cout ));
// synopsys translate_off
defparam \LessThan7~17 .lut_mask = 16'h004D;
defparam \LessThan7~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cyclone10lp_lcell_comb \LessThan7~18 (
// Equation(s):
// \LessThan7~18_combout  = (\Add3~2_combout  & ((\LessThan7~17_cout ) # (!hcnt[9]))) # (!\Add3~2_combout  & (\LessThan7~17_cout  & !hcnt[9]))

	.dataa(\Add3~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(hcnt[9]),
	.cin(\LessThan7~17_cout ),
	.combout(\LessThan7~18_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan7~18 .lut_mask = 16'hA0FA;
defparam \LessThan7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cyclone10lp_lcell_comb \always5~1 (
// Equation(s):
// \always5~1_combout  = (!\Add7~14_combout  & (!\LessThan9~18_combout  & !\LessThan7~18_combout ))

	.dataa(\Add7~14_combout ),
	.datab(gnd),
	.datac(\LessThan9~18_combout ),
	.datad(\LessThan7~18_combout ),
	.cin(gnd),
	.combout(\always5~1_combout ),
	.cout());
// synopsys translate_off
defparam \always5~1 .lut_mask = 16'h0005;
defparam \always5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N8
cyclone10lp_lcell_comb \Add4~0 (
// Equation(s):
// \Add4~0_combout  = \Add6~2_combout  $ (VCC)
// \Add4~1  = CARRY(\Add6~2_combout )

	.dataa(\Add6~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add4~0_combout ),
	.cout(\Add4~1 ));
// synopsys translate_off
defparam \Add4~0 .lut_mask = 16'h55AA;
defparam \Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N10
cyclone10lp_lcell_comb \Add4~2 (
// Equation(s):
// \Add4~2_combout  = (\Add6~4_combout  & (!\Add4~1 )) # (!\Add6~4_combout  & ((\Add4~1 ) # (GND)))
// \Add4~3  = CARRY((!\Add4~1 ) # (!\Add6~4_combout ))

	.dataa(\Add6~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~1 ),
	.combout(\Add4~2_combout ),
	.cout(\Add4~3 ));
// synopsys translate_off
defparam \Add4~2 .lut_mask = 16'h5A5F;
defparam \Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N12
cyclone10lp_lcell_comb \Add4~4 (
// Equation(s):
// \Add4~4_combout  = (\Add7~0_combout  & ((GND) # (!\Add4~3 ))) # (!\Add7~0_combout  & (\Add4~3  $ (GND)))
// \Add4~5  = CARRY((\Add7~0_combout ) # (!\Add4~3 ))

	.dataa(gnd),
	.datab(\Add7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~3 ),
	.combout(\Add4~4_combout ),
	.cout(\Add4~5 ));
// synopsys translate_off
defparam \Add4~4 .lut_mask = 16'h3CCF;
defparam \Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N14
cyclone10lp_lcell_comb \Add4~6 (
// Equation(s):
// \Add4~6_combout  = (\Add7~2_combout  & (\Add4~5  & VCC)) # (!\Add7~2_combout  & (!\Add4~5 ))
// \Add4~7  = CARRY((!\Add7~2_combout  & !\Add4~5 ))

	.dataa(gnd),
	.datab(\Add7~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~5 ),
	.combout(\Add4~6_combout ),
	.cout(\Add4~7 ));
// synopsys translate_off
defparam \Add4~6 .lut_mask = 16'hC303;
defparam \Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N16
cyclone10lp_lcell_comb \Add4~8 (
// Equation(s):
// \Add4~8_combout  = (\Add7~4_combout  & (\Add4~7  $ (GND))) # (!\Add7~4_combout  & (!\Add4~7  & VCC))
// \Add4~9  = CARRY((\Add7~4_combout  & !\Add4~7 ))

	.dataa(gnd),
	.datab(\Add7~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~7 ),
	.combout(\Add4~8_combout ),
	.cout(\Add4~9 ));
// synopsys translate_off
defparam \Add4~8 .lut_mask = 16'hC30C;
defparam \Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N18
cyclone10lp_lcell_comb \Add4~10 (
// Equation(s):
// \Add4~10_combout  = (\Add7~6_combout  & (\Add4~9  & VCC)) # (!\Add7~6_combout  & (!\Add4~9 ))
// \Add4~11  = CARRY((!\Add7~6_combout  & !\Add4~9 ))

	.dataa(gnd),
	.datab(\Add7~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~9 ),
	.combout(\Add4~10_combout ),
	.cout(\Add4~11 ));
// synopsys translate_off
defparam \Add4~10 .lut_mask = 16'hC303;
defparam \Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N20
cyclone10lp_lcell_comb \Add4~12 (
// Equation(s):
// \Add4~12_combout  = (\Add7~8_combout  & (\Add4~11  $ (GND))) # (!\Add7~8_combout  & (!\Add4~11  & VCC))
// \Add4~13  = CARRY((\Add7~8_combout  & !\Add4~11 ))

	.dataa(\Add7~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~11 ),
	.combout(\Add4~12_combout ),
	.cout(\Add4~13 ));
// synopsys translate_off
defparam \Add4~12 .lut_mask = 16'hA50A;
defparam \Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N22
cyclone10lp_lcell_comb \Add4~14 (
// Equation(s):
// \Add4~14_combout  = (\Add7~10_combout  & (!\Add4~13 )) # (!\Add7~10_combout  & ((\Add4~13 ) # (GND)))
// \Add4~15  = CARRY((!\Add4~13 ) # (!\Add7~10_combout ))

	.dataa(gnd),
	.datab(\Add7~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~13 ),
	.combout(\Add4~14_combout ),
	.cout(\Add4~15 ));
// synopsys translate_off
defparam \Add4~14 .lut_mask = 16'h3C3F;
defparam \Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N24
cyclone10lp_lcell_comb \Add4~16 (
// Equation(s):
// \Add4~16_combout  = (\Add7~12_combout  & (\Add4~15  $ (GND))) # (!\Add7~12_combout  & (!\Add4~15  & VCC))
// \Add4~17  = CARRY((\Add7~12_combout  & !\Add4~15 ))

	.dataa(gnd),
	.datab(\Add7~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~15 ),
	.combout(\Add4~16_combout ),
	.cout(\Add4~17 ));
// synopsys translate_off
defparam \Add4~16 .lut_mask = 16'hC30C;
defparam \Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N26
cyclone10lp_lcell_comb \Add4~18 (
// Equation(s):
// \Add4~18_combout  = \Add4~17  $ (\Add7~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add7~14_combout ),
	.cin(\Add4~17 ),
	.combout(\Add4~18_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~18 .lut_mask = 16'h0FF0;
defparam \Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N2
cyclone10lp_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_combout  = (x[7] & ((x[5]) # (x[6])))

	.dataa(x[5]),
	.datab(gnd),
	.datac(x[6]),
	.datad(x[7]),
	.cin(gnd),
	.combout(\Add3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~1 .lut_mask = 16'hFA00;
defparam \Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N28
cyclone10lp_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = (!x[5] & !x[6])

	.dataa(gnd),
	.datab(gnd),
	.datac(x[5]),
	.datad(x[6]),
	.cin(gnd),
	.combout(\Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~0 .lut_mask = 16'h000F;
defparam \Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N4
cyclone10lp_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = (x[2] & (x[3] $ (VCC))) # (!x[2] & (x[3] & VCC))
// \Add2~1  = CARRY((x[2] & x[3]))

	.dataa(x[2]),
	.datab(x[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h6688;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N6
cyclone10lp_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (x[4] & (!\Add2~1 )) # (!x[4] & ((\Add2~1 ) # (GND)))
// \Add2~3  = CARRY((!\Add2~1 ) # (!x[4]))

	.dataa(x[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~2_combout ),
	.cout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'h5A5F;
defparam \Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N8
cyclone10lp_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_combout  = (x[5] & (\Add2~3  $ (GND))) # (!x[5] & ((GND) # (!\Add2~3 )))
// \Add2~5  = CARRY((!\Add2~3 ) # (!x[5]))

	.dataa(x[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~3 ),
	.combout(\Add2~4_combout ),
	.cout(\Add2~5 ));
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'hA55F;
defparam \Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N10
cyclone10lp_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (\Add2~5  & ((x[5] $ (!x[6])))) # (!\Add2~5  & (x[5] $ ((x[6]))))
// \Add2~7  = CARRY((!\Add2~5  & (x[5] $ (x[6]))))

	.dataa(x[5]),
	.datab(x[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~5 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'h9606;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N12
cyclone10lp_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = (\Add2~7  & ((x[7] $ (!\Equal3~0_combout )))) # (!\Add2~7  & (x[7] $ (\Equal3~0_combout  $ (GND))))
// \Add2~9  = CARRY((!\Add2~7  & (x[7] $ (!\Equal3~0_combout ))))

	.dataa(x[7]),
	.datab(\Equal3~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~7 ),
	.combout(\Add2~8_combout ),
	.cout(\Add2~9 ));
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'h9609;
defparam \Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N14
cyclone10lp_lcell_comb \Add2~10 (
// Equation(s):
// \Add2~10_combout  = (\Add2~9  & (x[8] $ ((!\Add3~1_combout )))) # (!\Add2~9  & ((x[8] $ (\Add3~1_combout )) # (GND)))
// \Add2~11  = CARRY((x[8] $ (!\Add3~1_combout )) # (!\Add2~9 ))

	.dataa(x[8]),
	.datab(\Add3~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~9 ),
	.combout(\Add2~10_combout ),
	.cout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~10 .lut_mask = 16'h969F;
defparam \Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N16
cyclone10lp_lcell_comb \Add2~12 (
// Equation(s):
// \Add2~12_combout  = (\Add2~11  & ((x[9] $ (\Add3~0_combout )))) # (!\Add2~11  & (x[9] $ (\Add3~0_combout  $ (VCC))))
// \Add2~13  = CARRY((!\Add2~11  & (x[9] $ (\Add3~0_combout ))))

	.dataa(x[9]),
	.datab(\Add3~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~11 ),
	.combout(\Add2~12_combout ),
	.cout(\Add2~13 ));
// synopsys translate_off
defparam \Add2~12 .lut_mask = 16'h6906;
defparam \Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N18
cyclone10lp_lcell_comb \Add2~14 (
// Equation(s):
// \Add2~14_combout  = \Add2~13  $ (((x[9] & \Add3~0_combout )))

	.dataa(x[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add3~0_combout ),
	.cin(\Add2~13 ),
	.combout(\Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~14 .lut_mask = 16'h5AF0;
defparam \Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cyclone10lp_lcell_comb \LessThan6~1 (
// Equation(s):
// \LessThan6~1_cout  = CARRY((y[0] & !hcnt[0]))

	.dataa(y[0]),
	.datab(hcnt[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan6~1_cout ));
// synopsys translate_off
defparam \LessThan6~1 .lut_mask = 16'h0022;
defparam \LessThan6~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cyclone10lp_lcell_comb \LessThan6~3 (
// Equation(s):
// \LessThan6~3_cout  = CARRY((x[1] & (hcnt[1] & !\LessThan6~1_cout )) # (!x[1] & ((hcnt[1]) # (!\LessThan6~1_cout ))))

	.dataa(x[1]),
	.datab(hcnt[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan6~1_cout ),
	.combout(),
	.cout(\LessThan6~3_cout ));
// synopsys translate_off
defparam \LessThan6~3 .lut_mask = 16'h004D;
defparam \LessThan6~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cyclone10lp_lcell_comb \LessThan6~5 (
// Equation(s):
// \LessThan6~5_cout  = CARRY((hcnt[2] & (!x[2] & !\LessThan6~3_cout )) # (!hcnt[2] & ((!\LessThan6~3_cout ) # (!x[2]))))

	.dataa(hcnt[2]),
	.datab(x[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan6~3_cout ),
	.combout(),
	.cout(\LessThan6~5_cout ));
// synopsys translate_off
defparam \LessThan6~5 .lut_mask = 16'h0017;
defparam \LessThan6~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N6
cyclone10lp_lcell_comb \LessThan6~7 (
// Equation(s):
// \LessThan6~7_cout  = CARRY((hcnt[3] & ((!\LessThan6~5_cout ) # (!\Add2~0_combout ))) # (!hcnt[3] & (!\Add2~0_combout  & !\LessThan6~5_cout )))

	.dataa(hcnt[3]),
	.datab(\Add2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan6~5_cout ),
	.combout(),
	.cout(\LessThan6~7_cout ));
// synopsys translate_off
defparam \LessThan6~7 .lut_mask = 16'h002B;
defparam \LessThan6~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cyclone10lp_lcell_comb \LessThan6~9 (
// Equation(s):
// \LessThan6~9_cout  = CARRY((hcnt[4] & (\Add2~2_combout  & !\LessThan6~7_cout )) # (!hcnt[4] & ((\Add2~2_combout ) # (!\LessThan6~7_cout ))))

	.dataa(hcnt[4]),
	.datab(\Add2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan6~7_cout ),
	.combout(),
	.cout(\LessThan6~9_cout ));
// synopsys translate_off
defparam \LessThan6~9 .lut_mask = 16'h004D;
defparam \LessThan6~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
cyclone10lp_lcell_comb \LessThan6~11 (
// Equation(s):
// \LessThan6~11_cout  = CARRY((hcnt[5] & ((!\LessThan6~9_cout ) # (!\Add2~4_combout ))) # (!hcnt[5] & (!\Add2~4_combout  & !\LessThan6~9_cout )))

	.dataa(hcnt[5]),
	.datab(\Add2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan6~9_cout ),
	.combout(),
	.cout(\LessThan6~11_cout ));
// synopsys translate_off
defparam \LessThan6~11 .lut_mask = 16'h002B;
defparam \LessThan6~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cyclone10lp_lcell_comb \LessThan6~13 (
// Equation(s):
// \LessThan6~13_cout  = CARRY((hcnt[6] & (\Add2~6_combout  & !\LessThan6~11_cout )) # (!hcnt[6] & ((\Add2~6_combout ) # (!\LessThan6~11_cout ))))

	.dataa(hcnt[6]),
	.datab(\Add2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan6~11_cout ),
	.combout(),
	.cout(\LessThan6~13_cout ));
// synopsys translate_off
defparam \LessThan6~13 .lut_mask = 16'h004D;
defparam \LessThan6~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cyclone10lp_lcell_comb \LessThan6~15 (
// Equation(s):
// \LessThan6~15_cout  = CARRY((\Add2~8_combout  & (hcnt[7] & !\LessThan6~13_cout )) # (!\Add2~8_combout  & ((hcnt[7]) # (!\LessThan6~13_cout ))))

	.dataa(\Add2~8_combout ),
	.datab(hcnt[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan6~13_cout ),
	.combout(),
	.cout(\LessThan6~15_cout ));
// synopsys translate_off
defparam \LessThan6~15 .lut_mask = 16'h004D;
defparam \LessThan6~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cyclone10lp_lcell_comb \LessThan6~17 (
// Equation(s):
// \LessThan6~17_cout  = CARRY((\Add2~10_combout  & ((!\LessThan6~15_cout ) # (!hcnt[8]))) # (!\Add2~10_combout  & (!hcnt[8] & !\LessThan6~15_cout )))

	.dataa(\Add2~10_combout ),
	.datab(hcnt[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan6~15_cout ),
	.combout(),
	.cout(\LessThan6~17_cout ));
// synopsys translate_off
defparam \LessThan6~17 .lut_mask = 16'h002B;
defparam \LessThan6~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cyclone10lp_lcell_comb \LessThan6~18 (
// Equation(s):
// \LessThan6~18_combout  = (\Add2~12_combout  & ((\LessThan6~17_cout ) # (!hcnt[9]))) # (!\Add2~12_combout  & (\LessThan6~17_cout  & !hcnt[9]))

	.dataa(\Add2~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(hcnt[9]),
	.cin(\LessThan6~17_cout ),
	.combout(\LessThan6~18_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~18 .lut_mask = 16'hA0FA;
defparam \LessThan6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
cyclone10lp_lcell_comb \LessThan8~1 (
// Equation(s):
// \LessThan8~1_cout  = CARRY((\Add6~0_combout  & !vcnt[0]))

	.dataa(\Add6~0_combout ),
	.datab(vcnt[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan8~1_cout ));
// synopsys translate_off
defparam \LessThan8~1 .lut_mask = 16'h0022;
defparam \LessThan8~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N4
cyclone10lp_lcell_comb \LessThan8~3 (
// Equation(s):
// \LessThan8~3_cout  = CARRY((\Add4~0_combout  & (vcnt[1] & !\LessThan8~1_cout )) # (!\Add4~0_combout  & ((vcnt[1]) # (!\LessThan8~1_cout ))))

	.dataa(\Add4~0_combout ),
	.datab(vcnt[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan8~1_cout ),
	.combout(),
	.cout(\LessThan8~3_cout ));
// synopsys translate_off
defparam \LessThan8~3 .lut_mask = 16'h004D;
defparam \LessThan8~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
cyclone10lp_lcell_comb \LessThan8~5 (
// Equation(s):
// \LessThan8~5_cout  = CARRY((\Add4~2_combout  & ((!\LessThan8~3_cout ) # (!vcnt[2]))) # (!\Add4~2_combout  & (!vcnt[2] & !\LessThan8~3_cout )))

	.dataa(\Add4~2_combout ),
	.datab(vcnt[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan8~3_cout ),
	.combout(),
	.cout(\LessThan8~5_cout ));
// synopsys translate_off
defparam \LessThan8~5 .lut_mask = 16'h002B;
defparam \LessThan8~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N8
cyclone10lp_lcell_comb \LessThan8~7 (
// Equation(s):
// \LessThan8~7_cout  = CARRY((\Add4~4_combout  & (vcnt[3] & !\LessThan8~5_cout )) # (!\Add4~4_combout  & ((vcnt[3]) # (!\LessThan8~5_cout ))))

	.dataa(\Add4~4_combout ),
	.datab(vcnt[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan8~5_cout ),
	.combout(),
	.cout(\LessThan8~7_cout ));
// synopsys translate_off
defparam \LessThan8~7 .lut_mask = 16'h004D;
defparam \LessThan8~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
cyclone10lp_lcell_comb \LessThan8~9 (
// Equation(s):
// \LessThan8~9_cout  = CARRY((\Add4~6_combout  & ((!\LessThan8~7_cout ) # (!vcnt[4]))) # (!\Add4~6_combout  & (!vcnt[4] & !\LessThan8~7_cout )))

	.dataa(\Add4~6_combout ),
	.datab(vcnt[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan8~7_cout ),
	.combout(),
	.cout(\LessThan8~9_cout ));
// synopsys translate_off
defparam \LessThan8~9 .lut_mask = 16'h002B;
defparam \LessThan8~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
cyclone10lp_lcell_comb \LessThan8~11 (
// Equation(s):
// \LessThan8~11_cout  = CARRY((\Add4~8_combout  & (vcnt[5] & !\LessThan8~9_cout )) # (!\Add4~8_combout  & ((vcnt[5]) # (!\LessThan8~9_cout ))))

	.dataa(\Add4~8_combout ),
	.datab(vcnt[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan8~9_cout ),
	.combout(),
	.cout(\LessThan8~11_cout ));
// synopsys translate_off
defparam \LessThan8~11 .lut_mask = 16'h004D;
defparam \LessThan8~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
cyclone10lp_lcell_comb \LessThan8~13 (
// Equation(s):
// \LessThan8~13_cout  = CARRY((vcnt[6] & (\Add4~10_combout  & !\LessThan8~11_cout )) # (!vcnt[6] & ((\Add4~10_combout ) # (!\LessThan8~11_cout ))))

	.dataa(vcnt[6]),
	.datab(\Add4~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan8~11_cout ),
	.combout(),
	.cout(\LessThan8~13_cout ));
// synopsys translate_off
defparam \LessThan8~13 .lut_mask = 16'h004D;
defparam \LessThan8~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
cyclone10lp_lcell_comb \LessThan8~15 (
// Equation(s):
// \LessThan8~15_cout  = CARRY((vcnt[7] & ((!\LessThan8~13_cout ) # (!\Add4~12_combout ))) # (!vcnt[7] & (!\Add4~12_combout  & !\LessThan8~13_cout )))

	.dataa(vcnt[7]),
	.datab(\Add4~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan8~13_cout ),
	.combout(),
	.cout(\LessThan8~15_cout ));
// synopsys translate_off
defparam \LessThan8~15 .lut_mask = 16'h002B;
defparam \LessThan8~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N18
cyclone10lp_lcell_comb \LessThan8~17 (
// Equation(s):
// \LessThan8~17_cout  = CARRY((vcnt[8] & (\Add4~14_combout  & !\LessThan8~15_cout )) # (!vcnt[8] & ((\Add4~14_combout ) # (!\LessThan8~15_cout ))))

	.dataa(vcnt[8]),
	.datab(\Add4~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan8~15_cout ),
	.combout(),
	.cout(\LessThan8~17_cout ));
// synopsys translate_off
defparam \LessThan8~17 .lut_mask = 16'h004D;
defparam \LessThan8~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N20
cyclone10lp_lcell_comb \LessThan8~18 (
// Equation(s):
// \LessThan8~18_combout  = (vcnt[9] & (\LessThan8~17_cout  & \Add4~16_combout )) # (!vcnt[9] & ((\LessThan8~17_cout ) # (\Add4~16_combout )))

	.dataa(vcnt[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add4~16_combout ),
	.cin(\LessThan8~17_cout ),
	.combout(\LessThan8~18_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan8~18 .lut_mask = 16'hF550;
defparam \LessThan8~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N0
cyclone10lp_lcell_comb \always5~0 (
// Equation(s):
// \always5~0_combout  = (\Add4~18_combout  & ((\Add2~14_combout ) # ((\LessThan6~18_combout )))) # (!\Add4~18_combout  & (\LessThan8~18_combout  & ((\Add2~14_combout ) # (\LessThan6~18_combout ))))

	.dataa(\Add4~18_combout ),
	.datab(\Add2~14_combout ),
	.datac(\LessThan6~18_combout ),
	.datad(\LessThan8~18_combout ),
	.cin(gnd),
	.combout(\always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \always5~0 .lut_mask = 16'hFCA8;
defparam \always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N30
cyclone10lp_lcell_comb \always5~2 (
// Equation(s):
// \always5~2_combout  = (\always5~1_combout  & (\always5~0_combout  & ((!\Add3~0_combout ) # (!x[9]))))

	.dataa(x[9]),
	.datab(\Add3~0_combout ),
	.datac(\always5~1_combout ),
	.datad(\always5~0_combout ),
	.cin(gnd),
	.combout(\always5~2_combout ),
	.cout());
// synopsys translate_off
defparam \always5~2 .lut_mask = 16'h7000;
defparam \always5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N6
cyclone10lp_lcell_comb \address[0]~40 (
// Equation(s):
// \address[0]~40_combout  = address[0] $ (((\reset_n~input_o  & \always5~2_combout )))

	.dataa(gnd),
	.datab(\reset_n~input_o ),
	.datac(address[0]),
	.datad(\always5~2_combout ),
	.cin(gnd),
	.combout(\address[0]~40_combout ),
	.cout());
// synopsys translate_off
defparam \address[0]~40 .lut_mask = 16'h3CF0;
defparam \address[0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N7
dffeas \address[0] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\address[0]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[0]),
	.prn(vcc));
// synopsys translate_off
defparam \address[0] .is_wysiwyg = "true";
defparam \address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N4
cyclone10lp_lcell_comb \address[1]~13 (
// Equation(s):
// \address[1]~13_combout  = (address[0] & (address[1] $ (VCC))) # (!address[0] & (address[1] & VCC))
// \address[1]~14  = CARRY((address[0] & address[1]))

	.dataa(address[0]),
	.datab(address[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\address[1]~13_combout ),
	.cout(\address[1]~14 ));
// synopsys translate_off
defparam \address[1]~13 .lut_mask = 16'h6688;
defparam \address[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N22
cyclone10lp_lcell_comb \Add3~6 (
// Equation(s):
// \Add3~6_combout  = (\Add3~0_combout  & x[9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add3~0_combout ),
	.datad(x[9]),
	.cin(gnd),
	.combout(\Add3~6_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~6 .lut_mask = 16'hF000;
defparam \Add3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N2
cyclone10lp_lcell_comb \address[13]~39 (
// Equation(s):
// \address[13]~39_combout  = (\reset_n~input_o  & (!\Add3~6_combout  & (\always5~1_combout  & \always5~0_combout )))

	.dataa(\reset_n~input_o ),
	.datab(\Add3~6_combout ),
	.datac(\always5~1_combout ),
	.datad(\always5~0_combout ),
	.cin(gnd),
	.combout(\address[13]~39_combout ),
	.cout());
// synopsys translate_off
defparam \address[13]~39 .lut_mask = 16'h2000;
defparam \address[13]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N5
dffeas \address[1] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\address[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address[13]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[1]),
	.prn(vcc));
// synopsys translate_off
defparam \address[1] .is_wysiwyg = "true";
defparam \address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N6
cyclone10lp_lcell_comb \address[2]~15 (
// Equation(s):
// \address[2]~15_combout  = (address[2] & (!\address[1]~14 )) # (!address[2] & ((\address[1]~14 ) # (GND)))
// \address[2]~16  = CARRY((!\address[1]~14 ) # (!address[2]))

	.dataa(address[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[1]~14 ),
	.combout(\address[2]~15_combout ),
	.cout(\address[2]~16 ));
// synopsys translate_off
defparam \address[2]~15 .lut_mask = 16'h5A5F;
defparam \address[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y10_N7
dffeas \address[2] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\address[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address[13]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[2]),
	.prn(vcc));
// synopsys translate_off
defparam \address[2] .is_wysiwyg = "true";
defparam \address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N8
cyclone10lp_lcell_comb \address[3]~17 (
// Equation(s):
// \address[3]~17_combout  = (address[3] & (\address[2]~16  $ (GND))) # (!address[3] & (!\address[2]~16  & VCC))
// \address[3]~18  = CARRY((address[3] & !\address[2]~16 ))

	.dataa(gnd),
	.datab(address[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[2]~16 ),
	.combout(\address[3]~17_combout ),
	.cout(\address[3]~18 ));
// synopsys translate_off
defparam \address[3]~17 .lut_mask = 16'hC30C;
defparam \address[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y10_N9
dffeas \address[3] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\address[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address[13]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[3]),
	.prn(vcc));
// synopsys translate_off
defparam \address[3] .is_wysiwyg = "true";
defparam \address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N10
cyclone10lp_lcell_comb \address[4]~19 (
// Equation(s):
// \address[4]~19_combout  = (address[4] & (!\address[3]~18 )) # (!address[4] & ((\address[3]~18 ) # (GND)))
// \address[4]~20  = CARRY((!\address[3]~18 ) # (!address[4]))

	.dataa(address[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[3]~18 ),
	.combout(\address[4]~19_combout ),
	.cout(\address[4]~20 ));
// synopsys translate_off
defparam \address[4]~19 .lut_mask = 16'h5A5F;
defparam \address[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y10_N11
dffeas \address[4] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\address[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address[13]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[4]),
	.prn(vcc));
// synopsys translate_off
defparam \address[4] .is_wysiwyg = "true";
defparam \address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N12
cyclone10lp_lcell_comb \address[5]~21 (
// Equation(s):
// \address[5]~21_combout  = (address[5] & (\address[4]~20  $ (GND))) # (!address[5] & (!\address[4]~20  & VCC))
// \address[5]~22  = CARRY((address[5] & !\address[4]~20 ))

	.dataa(address[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[4]~20 ),
	.combout(\address[5]~21_combout ),
	.cout(\address[5]~22 ));
// synopsys translate_off
defparam \address[5]~21 .lut_mask = 16'hA50A;
defparam \address[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y10_N13
dffeas \address[5] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\address[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address[13]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[5]),
	.prn(vcc));
// synopsys translate_off
defparam \address[5] .is_wysiwyg = "true";
defparam \address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N14
cyclone10lp_lcell_comb \address[6]~23 (
// Equation(s):
// \address[6]~23_combout  = (address[6] & (!\address[5]~22 )) # (!address[6] & ((\address[5]~22 ) # (GND)))
// \address[6]~24  = CARRY((!\address[5]~22 ) # (!address[6]))

	.dataa(gnd),
	.datab(address[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[5]~22 ),
	.combout(\address[6]~23_combout ),
	.cout(\address[6]~24 ));
// synopsys translate_off
defparam \address[6]~23 .lut_mask = 16'h3C3F;
defparam \address[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y10_N15
dffeas \address[6] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\address[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address[13]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[6]),
	.prn(vcc));
// synopsys translate_off
defparam \address[6] .is_wysiwyg = "true";
defparam \address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N16
cyclone10lp_lcell_comb \address[7]~25 (
// Equation(s):
// \address[7]~25_combout  = (address[7] & (\address[6]~24  $ (GND))) # (!address[7] & (!\address[6]~24  & VCC))
// \address[7]~26  = CARRY((address[7] & !\address[6]~24 ))

	.dataa(gnd),
	.datab(address[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[6]~24 ),
	.combout(\address[7]~25_combout ),
	.cout(\address[7]~26 ));
// synopsys translate_off
defparam \address[7]~25 .lut_mask = 16'hC30C;
defparam \address[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y10_N17
dffeas \address[7] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\address[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address[13]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[7]),
	.prn(vcc));
// synopsys translate_off
defparam \address[7] .is_wysiwyg = "true";
defparam \address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N18
cyclone10lp_lcell_comb \address[8]~27 (
// Equation(s):
// \address[8]~27_combout  = (address[8] & (!\address[7]~26 )) # (!address[8] & ((\address[7]~26 ) # (GND)))
// \address[8]~28  = CARRY((!\address[7]~26 ) # (!address[8]))

	.dataa(gnd),
	.datab(address[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[7]~26 ),
	.combout(\address[8]~27_combout ),
	.cout(\address[8]~28 ));
// synopsys translate_off
defparam \address[8]~27 .lut_mask = 16'h3C3F;
defparam \address[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y10_N19
dffeas \address[8] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\address[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address[13]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[8]),
	.prn(vcc));
// synopsys translate_off
defparam \address[8] .is_wysiwyg = "true";
defparam \address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N20
cyclone10lp_lcell_comb \address[9]~29 (
// Equation(s):
// \address[9]~29_combout  = (address[9] & (\address[8]~28  $ (GND))) # (!address[9] & (!\address[8]~28  & VCC))
// \address[9]~30  = CARRY((address[9] & !\address[8]~28 ))

	.dataa(gnd),
	.datab(address[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[8]~28 ),
	.combout(\address[9]~29_combout ),
	.cout(\address[9]~30 ));
// synopsys translate_off
defparam \address[9]~29 .lut_mask = 16'hC30C;
defparam \address[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y10_N21
dffeas \address[9] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\address[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address[13]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[9]),
	.prn(vcc));
// synopsys translate_off
defparam \address[9] .is_wysiwyg = "true";
defparam \address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N22
cyclone10lp_lcell_comb \address[10]~31 (
// Equation(s):
// \address[10]~31_combout  = (address[10] & (!\address[9]~30 )) # (!address[10] & ((\address[9]~30 ) # (GND)))
// \address[10]~32  = CARRY((!\address[9]~30 ) # (!address[10]))

	.dataa(address[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[9]~30 ),
	.combout(\address[10]~31_combout ),
	.cout(\address[10]~32 ));
// synopsys translate_off
defparam \address[10]~31 .lut_mask = 16'h5A5F;
defparam \address[10]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y10_N23
dffeas \address[10] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\address[10]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address[13]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[10]),
	.prn(vcc));
// synopsys translate_off
defparam \address[10] .is_wysiwyg = "true";
defparam \address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N24
cyclone10lp_lcell_comb \address[11]~33 (
// Equation(s):
// \address[11]~33_combout  = (address[11] & (\address[10]~32  $ (GND))) # (!address[11] & (!\address[10]~32  & VCC))
// \address[11]~34  = CARRY((address[11] & !\address[10]~32 ))

	.dataa(gnd),
	.datab(address[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[10]~32 ),
	.combout(\address[11]~33_combout ),
	.cout(\address[11]~34 ));
// synopsys translate_off
defparam \address[11]~33 .lut_mask = 16'hC30C;
defparam \address[11]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y10_N25
dffeas \address[11] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\address[11]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address[13]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[11]),
	.prn(vcc));
// synopsys translate_off
defparam \address[11] .is_wysiwyg = "true";
defparam \address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N26
cyclone10lp_lcell_comb \address[12]~35 (
// Equation(s):
// \address[12]~35_combout  = (address[12] & (!\address[11]~34 )) # (!address[12] & ((\address[11]~34 ) # (GND)))
// \address[12]~36  = CARRY((!\address[11]~34 ) # (!address[12]))

	.dataa(address[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[11]~34 ),
	.combout(\address[12]~35_combout ),
	.cout(\address[12]~36 ));
// synopsys translate_off
defparam \address[12]~35 .lut_mask = 16'h5A5F;
defparam \address[12]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y10_N27
dffeas \address[12] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\address[12]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address[13]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[12]),
	.prn(vcc));
// synopsys translate_off
defparam \address[12] .is_wysiwyg = "true";
defparam \address[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N28
cyclone10lp_lcell_comb \address[13]~37 (
// Equation(s):
// \address[13]~37_combout  = \address[12]~36  $ (!address[13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(address[13]),
	.cin(\address[12]~36 ),
	.combout(\address[13]~37_combout ),
	.cout());
// synopsys translate_off
defparam \address[13]~37 .lut_mask = 16'hF00F;
defparam \address[13]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y10_N29
dffeas \address[13] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\address[13]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address[13]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[13]),
	.prn(vcc));
// synopsys translate_off
defparam \address[13] .is_wysiwyg = "true";
defparam \address[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cyclone10lp_ram_block \u_aimi|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!address[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_aimi|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a0 .init_file = "aimi1.mif";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "aimi:u_aimi|altsyncram:altsyncram_component|altsyncram_m791:auto_generated|ALTSYNCRAM";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 10000;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hF8BC7E07E0406C5E77A26E3FFCFE03761009F8C89EADAFBFFF87C05FE000A475E89DF67BFFF87E07FE0041DF063FFE87BFBF07E18765FC000637E7F57BFFF47E187651C3B04C81DFF7BFFFFFFF8F65FC93C54CEFFE6FFE1F8FE0F2CD4FFC783F7B36F2E1F87ECF3FC4FCC688FBF96F0E1FC7FCF28D4EDC4A30FD66F0E3FC7C012E04E3C24420CA6F3FFFFFE012000C30033FCEA6BFFFCFE2017001C000383BD67BFBF8FC20168108004283EE9F5FBF0FE2019F988007783CBFE9FFFCFE2098FE1DFC1283F27B1FFFFFFC00F906FFC48FFE6005FE1F87C00381FB7C487C186062E1FC7C49F7DF5BE987C1F03F0E1FC7C400FF99FED8FC1FA7F0E3FD7C400FFCFF;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hB98FC1F87F2FFFFFE4007FFE3FC03D7FFFFFFF0FE24007FFFFFC023FFFFFFFF07C60007FFFFFC003FFFFFFFF07C241E0FFFFFC003FE7FFFFF07C241E0FFFFFC003C03FFFFF07DE41E0FFFFFC01F803FFFE1F81C41F9FFE0E301C4043FFE0F01C41F9FFE0E301CE061FFF0F01C41FFFFFFE301C6061FFF0621C41FF3FE0E303CE8E0FFFE001E01783FE06303C77C07FFF3002003CDFFF6F0301F803FFF7822003BC7FF6F0301F803FFF7C020027C7FF6F0381FC01FFF7C21C03E3FFFFF0A61FC01FFE3CE1C03E1FFFFF0E21FE00FF00F86403F1FFFFD8E061F806E0838640381FFFFFFE400F002E0808240301FFFFFFE200F002F08406C0381FE0FFFC600E000F;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hB8006C0381FFFFFFC080000FFF01C1C0381FFFFFF8078381FFF03C1C038C41FFC787BFF83FFF03C1C039385FFC7841FF83FFF07C1C0393A7FFDF041FFC1FFF87C3C1C1181FFF7041FFDFFFFF8FEC1C13FFFFFF041FFFFFE1F87EC1C13FFFFFF041FFFE2E1F87EC1C13FFFFFB00FFFFE0E1F87E40C13FEFFFF009FFFE2FFF87FC0011FE3FFF209FFFFFFFC7CBC238000000000E03CBFBF87C1C238000000018E038BFFF07C1C03800000003FE0083FFF07C1C000380000027E0187FFF87C1C000380000007E0007FFFF83EC600000000083F003FFE1F83EC800000010023F043F2F1F83E4800000000003F843F0F3F83EC000000000000FC47F1F3F83FC000000;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000004FE07F7FF47C1C000000000004F03CFFFF8FE3E000000000020E07C7FFF87C1F00000000000010FC7FFF07C1F00000000000010FC7FFFC7E7F00000008000010FCFFFFF83EF0180000800001FFFFFEFF83E3BC00000802001FFFF7FFF97F0E180000800001FFFFFFBF87F0E140000800001FFFF7FFF8FF8F830410040849FFFF7FFC7C3F84100008000071FFFFFF07C1F04000000000060FC7FFF87C1F07FFFFF7F7FFE1FC7FFF07C1F07E000061803E0FCFFFF4FC9F87E0000E1003EBFCFFFFFD3E3FC3FFFFDF7FFFFBFFFF4907B0FA3F0FC1F07FFF97FFDA7DBD2A83F07C1F07FFF87FFD05D3D5403F07C3F87FFF87FFE0F8BE0FC3F07C3F07FFF87FF;
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N24
cyclone10lp_lcell_comb \u_aimi|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \u_aimi|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = address[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(address[13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_aimi|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_aimi|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hF0F0;
defparam \u_aimi|altsyncram_component|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N25
dffeas \u_aimi|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_aimi|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_aimi|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_aimi|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \u_aimi|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
cyclone10lp_lcell_comb \u_aimi|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \u_aimi|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout  = \u_aimi|altsyncram_component|auto_generated|address_reg_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_aimi|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u_aimi|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_aimi|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \u_aimi|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N9
dffeas \u_aimi|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_aimi|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_aimi|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_aimi|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \u_aimi|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cyclone10lp_ram_block \u_aimi|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(address[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_aimi|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a12 .init_file = "aimi1.mif";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "aimi:u_aimi|altsyncram:altsyncram_component|altsyncram_m791:auto_generated|ALTSYNCRAM";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 11;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 4;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 2047;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 10000;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 12;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 11;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 4;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBCBBBBBBBBCCCBBBBBBBCCCBBBBBBCCCCBBBBBBCCCCBBBBBBCCCCBBBBBBBBCCCBBBBBCCCCCBBBBBBBBBBBBBBBBCCCCBBBBBBBCBBBBBBCCCCCBBBBBCCCCCBBBBBCCDDDDDDCCCCCCCBBBBBBCCCBBBBBBBCCCCCBBBBBBBC;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'hCCBBBBBBBBBBBBBBBBBCCBBBBBBBBBBBBBCCDDDDDCCCCCDDDDDCBBBBCDEEEEEEEEDDDDDDCCCCCDCCCCBBBCCDDDDDCCCCCCCCCCCCCCBBBBBBBBBBBBBCCBBBBBBBBBBBCCDEEEEEEEEEEEEEEEEDDDDDDDE222222FFEEEEEEEEEEEDDCBCCDEEEEEEEEEEEEDCCCDEEEEDBBBBBBBBBBBBBBBBBBBBBBBBCCCE22212F2922212223FEDDDEFF9693E2F323EE224F923EEDCCDEE2226E62FE36EEDDE38FBECBBBBBCCCBBBBBBBBBBBBBBBCCDE23FE2F1FFFF2EFFFFD3DC48F6222E2E75264268D63CD6EEEEEE2D4422DF2DFFCFFF3B3EECBBBBBCCCBBBBBBBBBBBBBBBCCDE12772B4FFFF1EFFFFC2E27FF5382E2E332222346BFF5CFEFFFF252632CF4FF477FFEF4FECBBBB;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'hBCCCBBBBBBBBBBBBBBBCCDE55256FFFF22122FF222F22233242525C222222CE6F57F2EDD2F6659222F4C4EB2CDF8EFECBBBBBBCBBBBBBBBBBBBBBBBBBDEA9289D28FFF2FF33E22F32D32222324D927428FFFF4F4AFD3E33322292FFFFBBB9EE337ECCCCCBBBBBBBBBBBBBBBBBBBBBCE22222ADC3222222C3222223E6382E2EC272462FFF3FF3FFC4AE2B2C224FFEFEDFEEE9FEDCCCCCBBBBBBCCBCBBBBBBBBBBBCEFF294FAFA982732F23A2B43F6381E4EC222232FF85235EF2D7E382F322FFA1EFEEF2CEDCCCCCCBBBBBBCCCCBBBBBBBBBBBCE9223382EFFF2D39F2232322FDDDEFEDC212222FFFFFFF786A9EE72FF2EFEFEEEDDEECDCBCCCCCBBBBBBCCCCCB;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hBBBBBBBBBBDEEFFFFEEDEEFFFFF2222223ECBCEEECDEFFEDDFFEFEFFF3EE8EEFFFFFFEEEFEDDDEEEDCBCCCCCBBBBBBCCCBBBBBBBBBBBBCCDDDDDDEDDCDDDDEEDEFFFFFFEEECCCCDEFEFFEDCCEFFFFACEFFFEDDFFFFFFFEEEEEEECCCBBBBBBBBBBBBBBBBBBBBBBBBCCCCCCBBBBCCCCCCCCCD8B97EEF897EDDD6DEE9A7EAD97FE6CEEC8F8DD6CFFB97FEEA8E9EDCCCCBBBBBBBBBBBBBBCCBBCBBBCCCBBBBBBBCCCCCBBBCCABDEFEEEEDEDEE8DEFFFFFBEDEFFEBCDCDFFBBBDEFF8AFFFFEFAFEDDDDCCBBBBCDDDCCBBBCCCCBBBCCCBBBBBBBCCCCCBBBBB67ACCBBBCDEEEEFFFFFFFFEEEFEDDDC99DFF767DDEDEEFFFFFFFFFFFEEEDCCBCDEEEECBBCCCCCBBBCCCCB;
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N28
cyclone10lp_lcell_comb \VGA_D~0 (
// Equation(s):
// \VGA_D~0_combout  = (\always5~2_combout  & ((\u_aimi|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\u_aimi|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) # (!\u_aimi|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & (\u_aimi|altsyncram_component|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\u_aimi|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datab(\u_aimi|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\u_aimi|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(\always5~2_combout ),
	.cin(gnd),
	.combout(\VGA_D~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_D~0 .lut_mask = 16'hE200;
defparam \VGA_D~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N29
dffeas \VGA_D[0]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_D~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_D[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_D[0]~reg0 .is_wysiwyg = "true";
defparam \VGA_D[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y6_N0
cyclone10lp_ram_block \u_aimi|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!address[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_aimi|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a1 .init_file = "aimi1.mif";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "aimi:u_aimi|altsyncram:altsyncram_component|altsyncram_m791:auto_generated|ALTSYNCRAM";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 10000;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 12;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'hF8BFC17FFF846CBCB7B1763FFCFE240DEFF24EEFBEAD1F3FFF87C20FDFFF3B07DB7FF973FFF87E20FDFFBFFF95C176F73FBF07E1CF983BFFF5FC1DBF73FFF47E1CF9AFBE9BFC5FFFF73FFFFFFFCF993B0FFFB015FD77FE1F8FE4FD1FBFFFE7BF7F7772E1F87E8FC1EBF3FCB4EF7F770E1FC7F8FD7CBE3FC606FD9770E3FC7E01D73BFFFA9BFFD1773FFFFFE01DFFFFDFF8003D173FFFCFE2018FFEBFFFB839D973FBF8FC20197EFFFFC583DFFF9FBF0FE20106BFBFF8683DBFEDFFFCFE20178D8FFFA483EF805FFFFFFE0038DAF7FF0FFE1FF9FE1F87E003E02EFFF07C180062E1FC7E000FE1A3D607C1F03F0E1FC7E01C7C7FFE60FC1FA7F0E3FD7E01C7C3FF;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'hFE0FC1F87F2FFFFFE01C7C7FCFC01D7FFFFFFF0FE201C7C7E0FC003FFFFFFFF07C601C7C7E0FC023FFFFFFFF07C201F83FFFFC023FE7FFFFF07C201F83FFFFC023C03FFFFF07DE01F83FFFFC03F803FFFE1F81E01F8FFE0E083C0003FFE0F01E01F8FFE0E083C0001FFF0F01E01F8FFFF6083C0001FFF0601E01FE3FE06083C0000FFFE001E01FE3FE0E083C00007FFF0002003F20FF9083000003FFF0002003C00FF9083000003FFF0002003800FF9083800001FFF000180003FFFFCF0600001FFE000180003FFFFCF0600000FF0000600013FFFFE700000006E0800600003FE07FF04000002E0800200083FE07FF06000002F0800680003FE07FF06000000F;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hB800680383FFFFFF0080000FFF01C180383FFFFFF00F8381FFF03C180393BFFFFF041FF83FFF03C181F9385FFC7001FF83FFF07C181F93A7FFDF001FFC1FFF87C381F9381FFF7001FFDFFFFF8FE81F91FFFFFF001FFFFFE1F87E81F91FFFFFF001FFFE2E1F87E81F927E003800FFFFE0E1F87E01F927E0038009FFFE2FFF87F81F907E0038009FFFFFFFC7CB8FF8000000004E03CBFBF87C18FF800000001CE038BFFF07C18FF800000003CE0083FFF07C18FF8380000707E0187FFF87C18FF8380000707E0007FFFF83E81F8000000707F003FFE1F83E87F838000C727F003F2F1F83E07F838001C727F803F0F3F83E81F838E31C000FC07F1F3F83F81F838E;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h31C004FE07F7FF47C181F838E31C004F03CFFFF8FE3F03E00000003F007C7FFF87C1F03E00000003F10FC7FFF07C1F03E00000003F10FC7FFFC7E7F000F800FC01F10FCFFFFF83EF000F800FC01F1FFFFFEFF83E31C0F800FC01F1FFFF7FFF97F0E00FFFF7C0FF1FFFFFFBF87F0E00FFFF7C0FF1FFFF7FFF8FF8E7DFFFF040F81FFFF7FFC7C3F84107FF800FCF1FFFFFF07C1F04107FF800FCE0FC7FFF87C1F040000080004E1FC7FFF07C1F07E000061803E0FCFFFF4FC9F87E000061807EBFCFFFFFD3E3FC3FFFFDF7FFFFBFFFF13DBB1E43F0FC1F07FFF97FFFADC3F3EE3F07C1F07FFF87FFF5F93F1E83F07C3F87FFF87FFE0F8BE0FC3F07C3F07FFF87FF;
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
cyclone10lp_lcell_comb \VGA_D~1 (
// Equation(s):
// \VGA_D~1_combout  = (\always5~2_combout  & ((\u_aimi|altsyncram_component|auto_generated|out_address_reg_a [0] & (\u_aimi|altsyncram_component|auto_generated|ram_block1a13 )) # (!\u_aimi|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\u_aimi|altsyncram_component|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\u_aimi|altsyncram_component|auto_generated|ram_block1a13 ),
	.datab(\u_aimi|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\u_aimi|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(\always5~2_combout ),
	.cin(gnd),
	.combout(\VGA_D~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_D~1 .lut_mask = 16'hB800;
defparam \VGA_D~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N19
dffeas \VGA_D[1]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_D~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_D[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_D[1]~reg0 .is_wysiwyg = "true";
defparam \VGA_D[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cyclone10lp_ram_block \u_aimi|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!address[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_aimi|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a2 .init_file = "aimi1.mif";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "aimi:u_aimi|altsyncram:altsyncram_component|altsyncram_m791:auto_generated|ALTSYNCRAM";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 10000;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 12;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h074040C000FBF3CC35BF79C00301C4FC000DB6E0FEAFFFC000783C4FC000DCF88FFFFF7C000781C4FC000FFFECFF5EF7C040F81E0F47F8C00E0DFDB77C000B81E0F4438E7C633FDFB7C00000000F4538FFC6F807FD7801E07018F45C8FBC74FF7F778D1E07810F45D8F1C44CFFEF78F1E03800F44F8F1C7DE4FDF78F1C03803147F8E3C56FFFFF78C000000314000C7805FFFFF7C000301C314000800067C7DF7C040703C314000800327C37FFE040F01C317F7FC147C7C3F7FE000301C30FEFFFFC787C1FFFE00000003E3939FFC38001FFFE01E07803E3F3927C3883E7FF9D1E03803E07FF17C7883E0FC0F1E03803E07FF9FF7803E0580F1C02803E07FFFF;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFF803E0780D0000003E07FFFFFC70280000000F01C3E07FFFFFC71C00000000F8383E07FFFFFC71C00000000F83C3FF9FFFFFC71C01800000F83C3FF9FFFFFC71C3FC00000F8203FF9FFFFFC7007FC0001E07E03FF9FFFF63F03FFFC001F0FE03FF9FFFF63F03FFFE000F0FE03FFF3FFFE3F03FFFE000F9FE03FFF3FE0E3F03FFFF0001FFE03FFF3FE0E3F03FFFF8000FFFC3FFFC7FFFFF0FFFFFC000FFFC3FFFC7FFFFF0FFFFFC000FFFC3FFFC7FFFFF07FFFFE000FFFE0FFFFFFFFF8C1FFFFE001FFFE0FFFFFFFFF8C1FFFFF00FFFF98FFEFFFFFF8C3FFFFF91F7FF98FFFFFE0FFFC7FFFFFD1F7FFD8FFFFFE0FFFC5FFFFFD0F7FF90FFFFFE0FFFC5FFFFFF0;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h47FF90FFFFFFFFFFC07FFFF000FE3E0FFFFFFFFFFC007C7E000FC3E0FFEF81FFC7C3E007C000FC3E0E3E385FFC7C40007C000F83E0E3E3A7FFDFC40003E000783C0FC63FFFFCFC40002000007010FC6381FFC7C40000001E07810FC6381FFC7C400001D1E07810FC6201FFC0C000001F1E07818FC6201FFC0C060001D0007800FC6001FFC0C06000000038340FFFC01FFC0E01FC34040783E0FFFC01FFC0F81FC74000F83E0FFFC01FFC0D81FF7C000F83E0FFFFFFFFF8C41FE78000783E0FFFFFFFFF8C41FFF800007C10FFFFFFFFF8C40FFC001E07C101C7C7FFFF8E40FFC0D0E07C181C7C7FFFF8E407FC0F0C07C1003FC7FFFFF3C03F80E0C07C0003FC7F;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFFF3801F80800B83E003FC7FFFFF380FC30000701C01F9FFFFFFF1F1F838000783E01F9FFFFFFF1F0F038000F83E01F9FFFFFFF1F0F038000381801FF07FF038E70F03000007C101FF07FF038E70000001007C1C03F07FF038E7000008000680F03FF800FC707000000040780F03FF800FC7070000080007007000F800F870700000800383C0781FFFF007F80E000000F83E0F81FFFF007F81F038000783E0F810000800041E038000F83E0F8100001E0001F030000B036078100001E0001403000002C1C03C0000208000040001FFFF7F5FC0F03E0F800068003FB7F3F57C0F83E0F800078003FBEF3FFFC0F83C07800078001F0741F03C0F83C0F80007800;
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N4
cyclone10lp_lcell_comb \VGA_D~2 (
// Equation(s):
// \VGA_D~2_combout  = (\always5~2_combout  & ((\u_aimi|altsyncram_component|auto_generated|out_address_reg_a [0] & (\u_aimi|altsyncram_component|auto_generated|ram_block1a14 )) # (!\u_aimi|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\u_aimi|altsyncram_component|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\u_aimi|altsyncram_component|auto_generated|ram_block1a14 ),
	.datab(\u_aimi|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datac(\u_aimi|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\always5~2_combout ),
	.cin(gnd),
	.combout(\VGA_D~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_D~2 .lut_mask = 16'hAC00;
defparam \VGA_D~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N5
dffeas \VGA_D[2]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_D~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_D[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_D[2]~reg0 .is_wysiwyg = "true";
defparam \VGA_D[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y7_N0
cyclone10lp_ram_block \u_aimi|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!address[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_aimi|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a3 .init_file = "aimi1.mif";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "aimi:u_aimi|altsyncram:altsyncram_component|altsyncram_m791:auto_generated|ALTSYNCRAM";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 10000;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 12;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'hFFFE3FC7F8FCE3CFCE7F9FFFFFFFE3FC000FCF1CFF73F1FFFFFFFE3FC000FFFC7FF31F9FFFFFFFE3FC000C00C3FFB9F9FFFFFFFF8EC7F8C00473FBCF9FFFFFFFF8EC7F8DF847FFBC79FFFFFFFF8EC6F8FFC47FFBE39FFFFFFFF8EC6F8FBC4CCFBCF9FFFFFFFF8EC6F8F1C7CFF79F9FFFFFFFF8EC7F8E1C7FFFF3F9FFFFFFFE70C7F8E3C67FFF3F9FFFFFFFE70C000C2006FFF3F9FFFFFFFE70C000C0004FFF3F9FFFFFFFE70C0008000CFFF9F1FFFFFFFE70FFFFC0C78FFFCF1FFFFFFFE7E3F3FFFC78FFFFFFFFFFFFFE7E3E3FFFC78FFFFFFFFFFFFFE7E383FA7C78FFFFFFFFFFFFFE7FC7FF03C78FFFFFFFFFFFFFE7FC7FF9FFF8FFFFFFFFFFFFFE7FC7FFFF;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hFF8FFFFFFFFFFFFFE7FC7FFFFFC71FFFFFFFFFFFFE7FC7FFFFFC71FFFFFFFFFFFFE7FC7FFFFFC71FFFFFFFFFFFFE7E00FFFFFC71FFFFFFFFFFFFE7E00FFFFFC71FFFFFFFFFFFFE7E00FFFFFC71FFFFFFFFFFFFE7E00FFE0E071FFFFFFFFFFFFE7E00FFE0E071FFFFFFFFFFFFE7E003FE0E071FFFFFFFFFFFFE7E003FFFE071FFFFFFFFFFFFE7E003FFFE071FFFFFFFFFFFFE7FC007FFE071FFFFFFFFFFFFE7FC007FFE071FFFFFFFFFFFFE7FC007FFE071FFFFFFFFFFFFF8FC1FFFFFC7E7FFFFFFFFFFFF8FC1FFFFFC7E7FFFFFFFFFFFF8FC1FFFFFC7E7FFFFFFFFFFFF8FC7FFFFFFFE3FFFFFFFFFFFF8FC7FFFFFFFE3FFFFFFFFFFFF8FC7FFFFFFFE3FFFFFFF;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hFFFFF8FFFFFFFFFFE0FFFFFFFFFFFF8FFFFFFFFFFE0FFFFFFFFFFFF8FFF3FFFFFFE01FFFFFFFFFFF8FFE3FBFFFFE31FFFFFFFFFFF8FFE3D9FFE7E31FFFFFFFFFFF8E3E381FFC7E31FFFFFFFFFFF8E3E381FFC7E31FFFFFFFFFFF8E3E381FFC7E31FFFFFFFFFFF8E3E181FFC7E0FFFFFFFFFFFF8E3E181FFC7E0FFFFFFFFFFFF8E3E381FFC7E0FFFFFFFFFFFF81C7C01FFC0F8FFFFFFFFFFFF81C7C01FFC0E0FFFFFFFFFFFF81C7C01FFC0E0FFFFFFFFFFFF8FFFFFFFFFFE3FFFFFFFFFFFF8FFFFFFFFFFE3FFFFFFFFFFFF8FFFFFFFFFFE3FFFFFFFFFFFF8FFFFFFFFFFC3FFFFFFFFFFFF8FFFFFFFFFFC3FFFFFFFFFFFF81FFFFFFFFF18FFFFFFFFFFFF81FFFFF;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hFFFF18FFFFFFFFFFFF81FFFFFFFFF18FFFFFFFFFFFFF1FFFFFFFFF1F1FFFFFFFFFFFF1FFFFFFFFF1F1FFFFFFFFFFFF1FFFFFFFFF1F1FFFFFFFFFFFF1FFFFFFFF8FF1FFFFFFFFFFFF1FFFFFFFF8FF1FFFFFFFFFFFF1FFFFFFFF8FF1FFFFFFFFFFFFE3FFFFFFC7FF1FFFFFFFFFFFFE3FFFFFFC7FF1FFFFFFFFFFFFE3FFFFFFC7FF1FFFFFFFFFFFFFC0FFFF007F8FFFFFFFFFFFFFFC0FFFF007F8FFFFFFFFFFFFFFFE00007F803FFFFFFFFFFFFFFFE0000FF807FFFFFFFFFFFFFFFE0000FF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N30
cyclone10lp_lcell_comb \VGA_D~3 (
// Equation(s):
// \VGA_D~3_combout  = (\always5~2_combout  & ((\u_aimi|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\u_aimi|altsyncram_component|auto_generated|ram_block1a15 ))) # (!\u_aimi|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\u_aimi|altsyncram_component|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\u_aimi|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(\u_aimi|altsyncram_component|auto_generated|ram_block1a15 ),
	.datac(\u_aimi|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\always5~2_combout ),
	.cin(gnd),
	.combout(\VGA_D~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_D~3 .lut_mask = 16'hCA00;
defparam \VGA_D~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N31
dffeas \VGA_D[3]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_D~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_D[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_D[3]~reg0 .is_wysiwyg = "true";
defparam \VGA_D[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cyclone10lp_ram_block \u_aimi|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!address[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_aimi|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a4 .init_file = "aimi1.mif";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "aimi:u_aimi|altsyncram:altsyncram_component|altsyncram_m791:auto_generated|ALTSYNCRAM";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 10000;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 12;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h07C20CFFE740E64C3DD4CFFE0F83E487FFF8361B9F6089E2E0F83E0FFFFFA489C899968E0E0F83E0FFA071C0862218A8E0E0F83E477CBF3FF727E1CD8E0E0F83E4779DF2A38D81BE78E0DF07F18F7C9F93FD3F7BF287F1F07C18F7CCFFBFFF1FFEB87F1F07C1CF7FF7FEFEBBF39987F1F07C1CF38E7FFFCEB9F3687F1F07C2017E27FFF864000A87FE4FDBC417FFFDFBFB1E2288EEE0F83C01FFFFFFFFA73F1A9A0E0F83C01FFFFFFFA27C481960E0F83C001F1E7E3F77C4B7800E0F83C0E0BE2DFFB27C22E000DCFFFC007F1AFFFD8FFF701BF1F07C200391EBFFD883E703FF1F07C2003FFBFFF9883E0FC3F1F07C201CFFDDFC5883E0FC1F1F07C201C7FEFF;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hF1883E0FC1FFF3FF801C7FFEFFC01FE0F80FE0F83C01C7FFFFFC03C000000E0FC3C01C7FFFFFC03C3FC000E0F83C0001C7FFFC03C7FE000E0F83C0000CFFFFC03DFFF000E7FFFC0000CFFFFC03FFFFE001FCCE200001F0FE38220306001FF8720000FF0FE38220307001FF83200071FE0638020007001FF83200003FE0638020007801FF83C00003FE0638020007C0E0818C4001FFFF6F81FCE3CE0E1818C4007C7FF6F81FCE3860E181844007C7FF6F81FCE3C70E18102403F00201FEE3CC3870E78007403F2000638A3C000FF1FC01FC03F2020639870003FF1FE03FC0383F1F840C30403FF1FF03FC0383F1F880C3CE03FF1FF03FC0383F1F040C3FF07FF3;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFD9FF80003F000C080FF17FFE0DFFF00103F09BC0800FFFF0E0FFFE0051C1F26CB830387F0E0FF7E01C1381FFC7040107F0E0FC7E01E0181FFC7040007E0E0FE7E0038181FFFF040007E01F07C18039183FFD70400003F1F07C180393A3FFD70400003F1F07C180391A3FFD700E0001F1F07C1C039181FFD700E0001F3F07C1C0391803FD700E1C01FE0FC3E40000000000241CFFE0E0F83E40000000000241CFFE0E0FC3E400000000002018FFE0E0F83E40000000007001CFFE0E0FC3E40001000007001AFFE01F0FE1C6083000006041F0E3F1F07C1CC381800107241F061F1F0FC1CC381800007041F063F1F07C1C1001800000040F0C1F1F07C181C0180;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h0000040F9C3FE0F83E01401800000241FFFE0E0F83E00050000000201FC7E0E0F83E00070000000001F87E0E0F83E00070000000201F87E0E0F83E0001F800FC0181F07E01F07C1F001F8007C01800003F1F07C1FBC100008001800001F1F07C1F00007FF800F800003F1F07C1F00007FF800F800003F1F07C1F1E700008400400003FE0F83E0F800000000001F03E0E0F83E0F800000000001F87E0E0F83E0F81FFFF177FF1F87E0E0F83E0FC300009F0001F03E0E0F83E0F8300001F0041F07E01F07C5F07E0F83E0F80007C0014F07147BE0F83E0F8000FC001E77B3F11E0F83E0F8000FC00125DF7BD9C0F83E0F8000FC001F07C1F07E0F83E0F8000FC00;
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cyclone10lp_ram_block \u_aimi|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(address[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_aimi|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a16 .init_file = "aimi1.mif";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "aimi:u_aimi|altsyncram:altsyncram_component|altsyncram_m791:auto_generated|ALTSYNCRAM";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 11;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 4;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 4;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 2047;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 10000;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 12;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 11;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 4;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBBAAAAABBBBBAAAAABBBBBAAAAABBBBBBBBBABBBBBBAAAAABBBBBAAAAABBBBBAAAAABBBBBAAAAAAAAAAAAAAABBBBBBAAAAABBBAAAABBBBBBBBBBBBBBBBBAAAABCCDDDCCCCCBBBBBBBBBBBBBBBAAAABBBBBBBBBBBBBB;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'hBBBAAAAAAAAAAAAAABBBBBBAAAAABBBAABBCCCDDCCCCCCCDDCCBBBBBCDEEEEEEEEDDDCCCCCCCCCCCBBAABCCDDDDCCCCCCCBBBCCCCBBAAAAAAAAAABBBBBBAAAAAAAABBCDEEEEEEEEEEEEEEEEDDDDDDDE111111FFEEEEEEEEEEEDCBBBCDEEEEEEEEEEEEDCBCDEEEEDBAAAAABBBBBAAAAAAAAAAAAABBCE11111F1811111112FEDDDEFF9592E1F312EE214F813EEDCCCDE1116E62FE26EEDDE28FBDBAAAABBBBBBAAAAAAAAAAAAABBCE13FE1F1FFFF1EFFFFD3DC38F6112E2E65164168D63CD6EEEEEE1D3311DF2DFFCEFF2A3EEBAAAABBBBBBAAAAAAAAAAAAABBCE12761B3FFFF1EFFFFC1E26FF5381E1E231211246BFF5CFEFFFF142532CF4FF477FFEF4FEBAAAA;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'hBBBBBAAAAAAAAAAAAAABBDE44145FFFF21111FF111F11132231515C111111CE6F57F2EDD2F5558211F3C3EB2CDF7FFEBAAAABBBBBAAAAAAAAAAABBBABCE99189D18FFF1FF33E21F22D32121213D817328FFFF4F3AFD2E33311292FFFFBBB9EE327ECBBBBAAAAABBBBBAAAAAABBBABCE111119DB3111111C2211112E5381E1EC171451FFF3FF2FFC4AE1B1C123FFEFEDFEEE9FEDCBBBBAAAAABBBBBBAAAAABBBABCEFF184F9FA881732F2391B32F5371E3EC121221FF85234EF1D6E281F312FF91EFEEF2CEDCBBBBBAAAAABBBBBBAAAAABBBAACE9122271EFFF1D29F2221322FDDDEFEDC111111FFFFFFF78598EE71FF1FFEEFEEDDEECDCBBBBBBAAAAABBBBBBA;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'hAAAABBBAABDEEFFEFEEDDEFFFFF2111112ECBCEEECDEFFEEDFEEFFFFF3EE8EEFFFFFFEEEFEDDDEEECBABBBBBAAAAABBBBBBAAAAABAABBBCDDDCCDDDCCDDDDDEDEFFFFFFEDECCCCDEFFFFEDDCEFFFF9CEFFFEDDFFFFFEFEEEEEEDCBBBAAAAAAAAAAAAAABBBBBBAAABBBBBBBBBBCCBBCBBBCD8C97EEF896EDDD6DEE896E9D97FE6CEEC7F7DD5CFEB96FEEA7E8ECCCBBBBAAAABBBBAAAABBBBBAAABBBBBAAAAABBBBBAAABCABDEFEEEDCEDEE8DEFFFFFBEDEFFEBCDCDFFCBBDEFF8AFFFFEFAEDDDDDCCBAABCCCCCBABBBBBBAAABBBBBAAAAABBBBBAAABA66AAAAAABCEEEEFFFFFFFFEEEFEDDDC99DFF767CDEDEEFFFFFFFFFFEEEEDCBBCDEEEECBBBBBBBAAABBBBB;
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N20
cyclone10lp_lcell_comb \VGA_D~4 (
// Equation(s):
// \VGA_D~4_combout  = (\always5~2_combout  & ((\u_aimi|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\u_aimi|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # (!\u_aimi|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & (\u_aimi|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\u_aimi|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(\u_aimi|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datac(\u_aimi|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\always5~2_combout ),
	.cin(gnd),
	.combout(\VGA_D~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_D~4 .lut_mask = 16'hCA00;
defparam \VGA_D~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N21
dffeas \VGA_D[4]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_D~4_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_D[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_D[4]~reg0 .is_wysiwyg = "true";
defparam \VGA_D[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y8_N0
cyclone10lp_ram_block \u_aimi|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!address[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_aimi|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a5 .init_file = "aimi1.mif";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "aimi:u_aimi|altsyncram:altsyncram_component|altsyncram_m791:auto_generated|ALTSYNCRAM";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 10000;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 12;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'hFFFDCC87F884EEBCBFE5F7FFFFFFC38C000248FCBFED1F7FFFFFFC3FC0003B8FDB7FF9F7FFFFFFC3FC5F8FFF15C176DF7FFFFFFF8F8038C0049C1DB7F7FFFFFFF8F8638E987B5FDFFF7FFFFFFFCF81F80FC78305FDF7FFFFFFFCF81D0FFC60BFFFFF7FFFFFFF8F81D8F1C487EF7FF7FFFFFFF8FC7E8F1C460FFF9F7FFFFFFC018718E3C2BBFFD1F7FFFFFFE418000E1400001D1F7FFFFFFE01000080003F3DD1F3FFFFFFE01000080065FFDFFFBFFFFFFE010639C1C06FFDBFEDFFFFFFE0778DEFFC04FFEF005FFFFFFE003EC0F7C60FFF0FE3FFFFFFC003F04E7C60FFFF03FFFFFFFC0007C107C60FFFFFFFFFFFFFC0007C3BFE60FFFFFFFFFFFFFC0007C1FF;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hFE0FFFFFFFFFFFFFE0007C7F0FC01FFFFFFFFFFFFE0007C7E0FC01FFFFFFFFFFFFE0007C7E0FC01FFFFFFFFFFFFE01F93FFFFC01FFFFFFFFFFFFE01F83FFFFC01FFFFFFFFFFFFE01F83FFFFC01FFFFFFFFFFCFC01F8FFF06001E0307FFFFF87C01F8FFF06001E0307FFFFF83C01F8FFFF6003E0007FFFFF83C01FE3FE06003E0007FFFFF83E01FE3FE06003E0007FFFF818E403E00FF9003FC03CFFFF818E403800FF9003FC0387FFF8186403800FF9003FC03C7FFF810380013FFFFC107C0387FFF800780011FFFFC707C000FFFFC01F80011FFFFC6070003FFFFE03F800000E07FF070403FFFFF03F800000E07FF07CE03FFFFF03F800000E0FFF07FF07FFF;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hFD9FF803800FFFFF00FF17FFFFDFFF803800FFFFF00FFFFFFFFFFFF80783FFFFFC071FFFFFFFFFFF8039381FFC7041FFFFFFFFFFF8039381FFC7041FFFFFFFFFFF81C13FFFFC7041FFFFFFFFFFF81C13FDFFEF041FFFFFFFFFFF81C11DDFFEF041FFFFFFFFFFF81C11DC002F00FFFFFFFFFFFF81C11FE002F00FFFFFFFFFFFF81C13FE002F00FFFFFFFFFFFF8FF8000000020FCFFFFFFFFFF8FF8000000020FCFFFFFFFFFF8FF8000000024F8FFFFFFFFFF8FF8380000007FCFFFFFFFFFF8FF8380000007FAFFFFFFFFFF81F0300000103FF0FFFFFFFFF83C020000C023FF07FFFFFFFF83C020001C023FF07FFFFFFFF80F820E31C004FF0FFFFFFFFF803820E;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h31C004FF9FFFFFFFFF80B820E31C024FFFFFFFFFFFFF03B00000003F1FFFFFFFFFFFF03900000003F1FFFFFFFFFFFF03900000001F1FFFFFFFFFFFF0010000800071FFFFFFFFFFFF0010000800071FFFFFFFFFFFF1C1F800FC0071FFFFFFFFFFFFE00F8007C0071FFFFFFFFFFFFE00F8007C0071FFFFFFFFFFFFE19FFFF840F81FFFFFFFFFFFFFC107FF800FCFFFFFFFFFFFFFFC107FF800FCFFFFFFFFFFFFFFC0000080004FFFFFFFFFFFFFFFF0000FF803FFFFFFFFFFFFFFFF00007F803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF15DBB5E5FFFFFFFFFFFFFFFFFEDE3DEFFFFFFFFFFFFFFFFFFF7F9FDB71FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
cyclone10lp_lcell_comb \VGA_D~5 (
// Equation(s):
// \VGA_D~5_combout  = (\always5~2_combout  & ((\u_aimi|altsyncram_component|auto_generated|out_address_reg_a [0] & (\u_aimi|altsyncram_component|auto_generated|ram_block1a17 )) # (!\u_aimi|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\u_aimi|altsyncram_component|auto_generated|ram_block1a5~portadataout )))))

	.dataa(\u_aimi|altsyncram_component|auto_generated|ram_block1a17 ),
	.datab(\u_aimi|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\u_aimi|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(\always5~2_combout ),
	.cin(gnd),
	.combout(\VGA_D~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_D~5 .lut_mask = 16'hB800;
defparam \VGA_D~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N11
dffeas \VGA_D[5]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_D~5_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_D[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_D[5]~reg0 .is_wysiwyg = "true";
defparam \VGA_D[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y9_N0
cyclone10lp_ram_block \u_aimi|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!address[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_aimi|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a6 .init_file = "aimi1.mif";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "aimi:u_aimi|altsyncram:altsyncram_component|altsyncram_m791:auto_generated|ALTSYNCRAM";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 10000;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 12;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00004C4000FB71CC3DFBF8000000077C000DB6F0FFEFFF800000007FC000DC708FFFFFF800000007FC000FFFECFF5EFF800000000F47F8C00E0DFDB7F800000000F4438E7C603FDFBF800000000F45F8FFC6FB07FDF800000000F45C8FBC74FFFFFF800000000F45C8F1C44FFFEFF800000000F44D8E1C7DEDFFFF800000003147F8E3C54FFFFFF80000000714000C7805FFFFFF80000000314000800060C3DFFC0000000314000800120037FFC0000000317FFF8147C003F7FE000000036FEF9FFC78001FFFE00000003E3F39FFC38000FFFC00000003E3E3D27C380000FC000000003E07FF13C78000000000000003E07FF9FF78000000000000003E07FFFF;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFF8000000000000003E07FFFFFC7000000000000003E07FFFFFC7000000000000003E07FFFFFC7000000000000003FF8FFFFFC7000000000000003FF9FFFFFC7000000000000003FF9FFFFFC7000000000003003FF9FFE0E3F01FCF8000007803FF9FFE0E3F01FCF8000007C03FFF3FFFE3F01FFF8000007C03FFF3FFFE3F01FFF8000007C03FFF3FFFE3F01FFF800007E707FFFC7FFFFF003FC300007E707FFFC7FFFFF003FC780007E787FFFC7FFFFF003FC380007EFC0FFEFFFFFF8C03FC780007FF80FFEFFFFFF8C03FFF00003FE00FFEFFFFFF8C4FFFC00001FC00FFFFFE07FFC4FBFC00000FC00FFFFFE07FFC431FC00000FC00FFFFFE07FFC400F8000;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h026000FFFFFFFFFFC000E8000020000FFFFFFFFFFC00000000000000FBEFFFFFFFC0E000000000000E3E3FFFFFFC30000000000000E3E3FFFFFFC30000000000000FC6381FFC7C30000000000000FC6381FFC7C30000000000000FC6381FFC7C30000000000000FC6001FFC0C00000000000000FC6001FFC0C00000000000000FC6001FFC0C00000000000000FFFC01FFC0D80300000000000FFFC01FFC0D80300000000000FFFC01FFC0D80700000000000FFFFFFFFF8C40300000000000FFFFFFFFF8C40500000000000FFFCFFFFF8C400F00000000001C7C7FFFF8E400F80000000001C7C7FFFF8E400F800000000003FC7FFFFF3800F000000000003FC7F;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFF38006000000000003FC7FFFFF1800000000000001F8FFFFFFF1F00000000000001F8FFFFFFF1F00000000000001F8FFFFFFF1F00000000000001FE07FF038E700000000000001FE07FF038E7000000000000003E07FF038E7000000000000003FF800FC707000000000000003FF800FC7070000000000000000F800787070000000000000001FFFF007F80000000000000001FFFF007F800000000000000010000800040000000000000000000080000000000000000000000000000000000000000000000000000000000001FBFF7B5E00000000000000003BB5F334600000000000000003DBE335EE00000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N16
cyclone10lp_lcell_comb \VGA_D~6 (
// Equation(s):
// \VGA_D~6_combout  = (\always5~2_combout  & ((\u_aimi|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\u_aimi|altsyncram_component|auto_generated|ram_block1a18 ))) # (!\u_aimi|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\u_aimi|altsyncram_component|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\u_aimi|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(\u_aimi|altsyncram_component|auto_generated|ram_block1a18 ),
	.datac(\u_aimi|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\always5~2_combout ),
	.cin(gnd),
	.combout(\VGA_D~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_D~6 .lut_mask = 16'hCA00;
defparam \VGA_D~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N17
dffeas \VGA_D[6]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_D~6_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_D[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_D[6]~reg0 .is_wysiwyg = "true";
defparam \VGA_D[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y7_N0
cyclone10lp_ram_block \u_aimi|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!address[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_aimi|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a7 .init_file = "aimi1.mif";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "aimi:u_aimi|altsyncram:altsyncram_component|altsyncram_m791:auto_generated|ALTSYNCRAM";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 10000;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 12;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'hFFFE33C7F8FCE3CFC63F1FFFFFFFE0FC000FCF0CFE33F1FFFFFFFE0FC000FFFC7FF31F1FFFFFFFE0FC000C00C3FFB9F1FFFFFFFF8EC7F8C00473FBCF1FFFFFFFF8EC7F8DF847FFBC71FFFFFFFF8EC638FFC47CFBE31FFFFFFFF8EC6F8FBC4CCF3C71FFFFFFFF8EC6F8F1C7CCF79F1FFFFFFFF8EC7F8E1C7FF6F1F1FFFFFFFE70C7F8E3C67FFF3F1FFFFFFFE30C000C2006FFF3F1FFFFFFFE70C000C0004FFF3F1FFFFFFFE70C0008000CFFF9F1FFFFFFFE70FFFFC0C78FFFCF1FFFFFFFE783F3FFFC78FFFFFFFFFFFFFE7E383FFFC78FFFFFFFFFFFFFE7E383BA7C78FFFFFFFFFFFFFE7FC7FF03C78FFFFFFFFFFFFFE7FC7FF9FFF8FFFFFFFFFFFFFE7FC7FFFF;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'hFF8FFFFFFFFFFFFFE7FC7FFFFFC71FFFFFFFFFFFFE7FC7FFFFFC71FFFFFFFFFFFFE7FC7FFFFFC71FFFFFFFFFFFFE7E00FFFFFC71FFFFFFFFFFFFE7E00FFFFFC71FFFFFFFFFFFFE7E00FFFFFC71FFFFFFFFFFFFE7E00FFFFE071FFFFFFFFFFFFE7E00FFFFE071FFFFFFFFFFFFE7E003FE0E071FFFFFFFFFFFFE7E003FE0E071FFFFFFFFFFFFE7E003FE0E071FFFFFFFFFFFFE3FC007FFE071FFFFFFFFFFFFE3FC007FFE071FFFFFFFFFFFFE3FC007FFE071FFFFFFFFFFFFF8FC1FFFFFC7E7FFFFFFFFFFFF8FC1FFFFFC7E7FFFFFFFFFFFF8FC1FFFFFC7E3FFFFFFFFFFFF8FC7FFE0FFFE3FFFFFFFFFFFF8FC7FFE0FFFE3FFFFFFFFFFFF8FC7FFE0FFFE3FFFFFFF;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hFFFFF8FFFFFFFFFFE0FFFFFFFFFFFF8FFFFFFFFFFE0FFFFFFFFFFFF8FFF381FFC7E01FFFFFFFFFFF8FFE381FFC7E01FFFFFFFFFFF8FFE381FFC7E01FFFFFFFFFFF8E3E381FFC7E01FFFFFFFFFFF8E3E381FFC7E01FFFFFFFFFFF8E3E381FFC7E01FFFFFFFFFFF8E3E381FFC7E0FFFFFFFFFFFF8E3E381FFC7E0FFFFFFFFFFFF8E3E381FFC7E0FFFFFFFFFFFF81C7C01FFC0E0FFFFFFFFFFFF81C7C01FFC0E0FFFFFFFFFFFF81C7C01FFC0E0FFFFFFFFFFFF8FFFFFFFFFFE3FFFFFFFFFFFF8FFFFFFFFFFE3FFFFFFFFFFFF8FFFFFFFFFFE3FFFFFFFFFFFF8FFFFFFFFFFC3FFFFFFFFFFFF8FFFFFFFFFFC3FFFFFFFFFFFF81FFFFFFFFF18FFFFFFFFFFFF81FFFFF;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'hFFFF18FFFFFFFFFFFF81FFFFFFFFF18FFFFFFFFFFFFF1FFFFFFFFF1F1FFFFFFFFFFFF1FFFFFFFFF1F1FFFFFFFFFFFF1FFFFFFFFF1F1FFFFFFFFFFFF1FFFFFFFF8FF1FFFFFFFFFFFF1FFFFFFFF8FF1FFFFFFFFFFFF1FFFFFFFF8FF1FFFFFFFFFFFFE3FFFFFFC7FF1FFFFFFFFFFFFE3FFFFFFC7FF1FFFFFFFFFFFFE3FFFFFFC7FF1FFFFFFFFFFFFFC0FFFF007F8FFFFFFFFFFFFFFC0FFFF007F8FFFFFFFFFFFFFFFE00007F803FFFFFFFFFFFFFFFE00007F807FFFFFFFFFFFFFFFE0000FF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N26
cyclone10lp_lcell_comb \VGA_D~7 (
// Equation(s):
// \VGA_D~7_combout  = (\always5~2_combout  & ((\u_aimi|altsyncram_component|auto_generated|out_address_reg_a [0] & (\u_aimi|altsyncram_component|auto_generated|ram_block1a19 )) # (!\u_aimi|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\u_aimi|altsyncram_component|auto_generated|ram_block1a7~portadataout )))))

	.dataa(\u_aimi|altsyncram_component|auto_generated|ram_block1a19 ),
	.datab(\u_aimi|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\u_aimi|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(\always5~2_combout ),
	.cin(gnd),
	.combout(\VGA_D~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_D~7 .lut_mask = 16'hB800;
defparam \VGA_D~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N27
dffeas \VGA_D[7]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_D~7_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_D[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_D[7]~reg0 .is_wysiwyg = "true";
defparam \VGA_D[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y10_N0
cyclone10lp_ram_block \u_aimi|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(address[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_aimi|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a20 .init_file = "aimi1.mif";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "aimi:u_aimi|altsyncram:altsyncram_component|altsyncram_m791:auto_generated|ALTSYNCRAM";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 11;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 4;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 8;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 2047;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 10000;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 12;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 11;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 4;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDCCCCCCDCDDDCCCCCCCDDDCCCCCCDDDDCCCCCCCDDDCCCCCCCDDDDCCCCCCCDDDCCCCCCDDDDCCCCCCCCCCCCCCCCCDDDCCCCCCDDCCCCCCDDDDDCCCCDDDDDDCCCCCDDDEEEDDEDDDDDDDCCCCCDDDDDCCCCCDDDDDDCCDCDDD;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'hDDDCCCCCCCCCCCCCCCDDDDCCCCCCDDDCCCDDDDEEEDDDDDEEEEEDDCDDDEEEFFEEEEEEEEEEDDDDDEDDDDCCDDDEEEEEDDDDDDDDDDDDDDDCCCCCCCCCCCDDDCCCCCCCCCCDDDEEEEFFFFFFFFFEEEEEEEEEEEF111111FFFFEEFFFFFFEEEDDDDEEFEFEEEFFFFFEDDDEFFFEEDCCCCCDDDDCCCCCCCCCCCCCCDDDE11111F1811111113FFDDDEFF8582E1F312EE214F812FFEDDDEE1116E61FE26FEEEF28FBEDCCCCDDDDDDCCCCCCCCCCCCCDDEE13FE1F1FFFF1EFFFFD3DC38F6111E1E64153158D62DD6FEEEFE1D3311DF2DFFCFFF2A2EEDCCCCDDDDDCCCCCCCCCCCCCCDDDF12761B3FFFF1EFFFFC1E26FF5381E1E231211246BFF5CFEFFFF141521CF3FF477FFEF4FEDCCCC;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'hDDDDDCCCCCCCCCCCCCCDDEF44145FFFF11111FF111F11132131515B111111CE6F47F1EDD2F5558211F3C3EB1CCF7EFEDCCCCDCDDDCCCCCCCCCCCDCDCDEFA9188D18FFF1FF22E11F21D32111213D817318FFFF4F39FD2E32311191FFFFBBB9EE327EDDDDDCCCCCCDDCCCCCCCCDDDCDDF111119DB2111111C2111112E5281E1EC161451FFF2FF2FFB4AE1B1C113FFEFEEFEEE8FEEDDDDDCCCCCDDDDDCCCCCCDDDCDDFFF184FAFA881621F1391A32F5371E3EC111121FF85134EF1D6E281F212FF91EFEEF2CFEDDDDDDCCCCCCDDDDDCCCCCDDDCCDE9112271EFFF1D29F1121212FDDDFFFDC111111FFFFFFF78598EE61FF1EFFFFEEEEEFCEDDDDDDDCCCCCDDDDDDC;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'hCCCCDDDCCDEEFFFFFEFEEEFFFFF1111112FCBCEEECDEFFEDDFFFFFFFF3EE8EEFFFFFFFEFFFEEEEEEDDCDDDDDCCCCCCDDDDDDCCCCCCCDDDDEEEEEEEEDDEEEEEEDEEEFFEEEEECCCCDEFFFFFDCCEFFFF9BEFFFEDDFFFFFFFEEEEEFEDDDCCCCCCCCCCCCCCCDDDDCCCCCDDDDDDDDDDDDDDDDDDDD8B86DCE796EDDD6CEE896F9D97FE6CEEC7F7DD5CFFB96FFFB7E8EDDDDDDDCCCCDDDDDCCCDDDDCCCCDDDDDCCCCCDDDDDCCCDDABDDEDDDEDEDDE8DEFFFFFBEDEFFEBCDBDFFBBBDFFF8AFFFFEEAFEEEEEDDDCCDDDEDDDCCDDDDDCCCDDDDDCCCCCDDDDDCCCCB56BCCCCCCDEEEEFFFFFFFFEEEFEEEEC99DFF767DEEDEEFFFFFFFFFFFFFFEDDCDEEFFEDCCDDDDCCCCDDDDD;
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cyclone10lp_ram_block \u_aimi|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!address[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_aimi|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a8 .init_file = "aimi1.mif";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "aimi:u_aimi|altsyncram:altsyncram_component|altsyncram_m791:auto_generated|ALTSYNCRAM";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 10000;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 12;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h07C213BC0F3CE54F7EACF5E80B83E4E7FFF9796BFF735340A0F83E0FFFFFAC79CE1119340A0F83E0FFE0F5C0461DB1D94080F83E07BD3F3FFB661387140807C3E06B8BF067889F9E7B601C07C18FBC3F93F94FC1F19D21E07C18FBCE7F3FFB4FFEF19E1F07C1CFBFE7FEFEBBE71F91E1F07C1CFB8DFFFFCEBDFF191E1F07C231BE0FFFF961F1B519E04703A31BFFFFEBF9E0C54344E0F83E71BFFFFFFFD7EDB1940A0F83E71BFFFFFFA27C799320A0F83E71E798FE7D77C2F79A0A0F83E78DEFBDFF9A7C3700209838067EF807FFFC0BFF800301F07C27E3F22BFFC083EFFFFE1D07C27E77C5FFFC083E0F81F1F07C27FCFC1DFC4083E0F81F1F07C27FCFC1FF;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'hFC883E0781E0D06427FC7C7E0FC723E07800E0F83C7FC7C7E0FC73C000000A0F83E7FC7C7E0FC71D7FE000E0F83E7E0007FFFC71FFFF000E1FC3E7E0007FFFC71FFFF80080FFFE7E0007FFFC71FFFFE001FFFF27E00071F83F0307BE001FFFF27E00071F83F030717001FFF727E011F0CE3F030B07001FFF727E013FFD63F220D07803FFBFE7E013FE8E3F26000FE0A3C7FC3FC1D8FF1FF3FE07FF0A183EE3FC7C0FF0FF1FC03CF08183CC3FC7C0FF0FF07C03CF0A383CFC7FFDF0001BE7C07C70AF815F47FEFF00032E7C021FA1FF07FC7FEFF0C814678E03FF1FE03FC7FFFFC0827638E03FE1FF0BFCFFFEFC080767CE07FF1FF0FFCFFFEFE000760FE17FE1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'hFFFFF8FC7EFC000740FFFFFE80FFFE0FC7E7C0007601FFFF080FFFF0FC6C400007C3E7CFE0A0FFFE0FC73C20038C40187F0A0FFFE0FC71800000C40007E0A0FE7E0E3F1DE000FC40007E01F07C18E3F3800007C40000381F0FC18E3F3800007E400003F1E07C1CE3F1800007C000001F1F07C1CE3F1814007C060001F0F0FC0CE3F381F844E063F006A0FE3E43C7C01FFC0E01FFFE0A0FE3E41C7C01FFC0C01FFFE0A0FE3E41C7C01FFC0C41FFFE080FE3E4FFFC3FFFFFE01DFFE0A0FC3E47FFC7FFFFFC01FFFE01D1FC1C9C7C7FFFFFC41FBF341F0FE1CDFFFFFFEFFE03F9F1E1F0FC1C7FFFFFFEFFE03FBE1E1F0FC1C13FFFFFEFF181FFE1E1F0FC181FFFFF;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hFEFF180FFE1E80F83E01FFFFFFEFF1C1FFFE080F83E01FBFFFFFFF3C9FEFC080F83E01FFFFFFFFF1F1F87C0A0F83E01FFFFFFFFF1F1F87E080F83E01FEFFFFFF8FF1F07E01C0781F1FFFFFF7F8FF10003E1F07C1F9BF87FF030FF00001E1E07C1F83FFFFF7C7FF00003E1E07C1F03FFFFF7C7FF00003E1F07C1F9800A0C7077E80003E80B83E0F81FFFF807F81F03E0E0F83E0F81FFFF007F81F03C0A0F83E0F99FFFF80F781F07C0E0F83E0FC200009F0041F03E0E0F83E0FC200009F0001F07C01F07C1F0FE0000E0C000078001A5A37E61C0F83E0F8000FC001F9671E13C0F83E0F8000F8001F7FF5F77C0F83E0F800078001F07C1F07E0F83E0F8000F800;
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
cyclone10lp_lcell_comb \VGA_D~8 (
// Equation(s):
// \VGA_D~8_combout  = (\always5~2_combout  & ((\u_aimi|altsyncram_component|auto_generated|out_address_reg_a [0] & (\u_aimi|altsyncram_component|auto_generated|ram_block1a20~portadataout )) # (!\u_aimi|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & ((\u_aimi|altsyncram_component|auto_generated|ram_block1a8~portadataout )))))

	.dataa(\u_aimi|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datab(\u_aimi|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\u_aimi|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(\always5~2_combout ),
	.cin(gnd),
	.combout(\VGA_D~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_D~8 .lut_mask = 16'hB800;
defparam \VGA_D~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N13
dffeas \VGA_D[8]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_D~8_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_D[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_D[8]~reg0 .is_wysiwyg = "true";
defparam \VGA_D[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y8_N0
cyclone10lp_ram_block \u_aimi|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!address[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_aimi|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a9 .init_file = "aimi1.mif";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "aimi:u_aimi|altsyncram:altsyncram_component|altsyncram_m791:auto_generated|ALTSYNCRAM";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 10000;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 12;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h0003BF47F0C4ECBF7DF3F8000000271C0002CE6CBFFDBF800000027FC0003B03DBFFFFF800000027FC1F0BFF95E3DFFF800000004EC0F8C00CEDFFB7F800000004FC7B8EDC785FDFBF800000004EC0F80FC7B7C7FDF000000004EC1E8FFC64BFFFFF000000000EC1E8F1C487FFEFF800000000EC7C8F1C461DFFFF8000000200C738E3C3BFFFDBF0000000200C000C14001F3FBF8000000200C00080007003FFF8000000200C000800650017FFC0000002009EBFC1826001B7EC00000020079D8FFC24000FFFC0000002003FDEF7C780007FFC000000200381FE7C7800000000000002018FFB07C780000000000000201C7FFBFE780000000000000201C7FFFF;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'hFF00000000000000201C7FFFFFC00000000000000001C7FFFFFC00000000000000201C7FFFFFC0200000000000020000FFFFFC0200000000000020000FFFFFC0200000000000020000FFFFFC0200000000000020000FFE0E3820F840000000020000FFE0E3820F8E8000000820006FFEC63820F4F80000008200003FE0E3821F2F80000040200003FE0E3821FFF0000038000001E7FFFF8201F8000007C120007C7FFEF8203FC300007C300007C7FFEF8203FC300007C30003E20FFFDB043F8380007EA0003E00FFFF2043FDE00000F80003E00F37D48071FC00001FC00038003F7D88071FC00000F400038003F7F88431F800000F000038001FFF88001E8000;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h000000038003FFF8800000000000000038003FFF88000000000000000393BFFFF80000000000000001F9381FFC70000000000000001F9381FFC7000000000000000039381FFC7000000000000000039181FFC7000000000000000039181FFC7000000000000000039201FFC0000000000000000039200BFC000000000000000003920007800000000000000001C000000000400000000000001C000000000400000000000001C00000000040000000000000FF83C00007000200000000000FF838000070000000000000007F80000007040040000000000DF838001C7240060000000000FF838001C724004000000000013838E31C00000000000000001F838E;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h31C00000000000000001F838E31C004000000000000003A00000003F000000000000003E00000003F000000000000003E00000003F0000000000000000F8007C01F0000000000000000F8007C01F000000000000018080000001F0000000000000000FFFFFC0FF0000000000000000FFFFFC0FF000000000000007EFA0C00078000000000000000107FF800FC000000000000000107FF800FC00000000000000260000FF08300000000000000000000000000000000000000000000000004000000000000000000000000000000015BDF315E00000000000000003AB5B3346000000000000000035B8331E800000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N2
cyclone10lp_lcell_comb \VGA_D~9 (
// Equation(s):
// \VGA_D~9_combout  = (\always5~2_combout  & ((\u_aimi|altsyncram_component|auto_generated|out_address_reg_a [0] & (\u_aimi|altsyncram_component|auto_generated|ram_block1a21 )) # (!\u_aimi|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\u_aimi|altsyncram_component|auto_generated|ram_block1a9~portadataout )))))

	.dataa(\u_aimi|altsyncram_component|auto_generated|ram_block1a21 ),
	.datab(\u_aimi|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\u_aimi|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(\always5~2_combout ),
	.cin(gnd),
	.combout(\VGA_D~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_D~9 .lut_mask = 16'hB800;
defparam \VGA_D~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N3
dffeas \VGA_D[9]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_D~9_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_D[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_D[9]~reg0 .is_wysiwyg = "true";
defparam \VGA_D[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cyclone10lp_ram_block \u_aimi|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!address[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_aimi|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a10 .init_file = "aimi1.mif";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "aimi:u_aimi|altsyncram:altsyncram_component|altsyncram_m791:auto_generated|ALTSYNCRAM";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 10000;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 12;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'hFFFC00C000FB73CC863F1FFFFFFFC4FC000DB660FE23F1FFFFFFFC4FC000DCFC8FF31F1FFFFFFFC4FC000FFFECFF38F1FFFFFFFF8E47F8C0061DF9CF1FFFFFFFF8E4478E38673FBC71FFFFFFFF8E4438FFC6F83BE31FFFFFFFF8E45D8FBC74CF3C71FFFFFFFF8E45D8F1C44CF79F1FFFFFFFF8E44F8E1C7DE6F1F1FFFFFFFC3047F8E3C44FFF3F1FFFFFFFC304000C7805FFF3F1FFFFFFFC30400080002FFF1F1FFFFFFFC30400080012FFF9F1FFFFFFFC307F7F8147CFFFCF1FFFFFFFC31FEFFFFC78FFFFFFFFFFFFFC3E3939FFC38FFFFFFFFFFFFFC3E393927C38FFFFFFFFFFFFFC3E07FF13C78FFFFFFFFFFFFFC3E07FF9FF78FFFFFFFFFFFFFC3E07FFFF;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'hFF8FFFFFFFFFFFFFC3E07FFFFFC71FFFFFFFFFFFFE3E07FFFFFC71FFFFFFFFFFFFC3E07FFFFFC71FFFFFFFFFFFFC3E01FFFFFC71FFFFFFFFFFFFC3E01FFFFFC71FFFFFFFFFFFFC3E01FFFFFC71FFFFFFFFFFFFC3E01FFFF63F1FFFFFFFFFFFFC3E01FFFF63F1FFFFFFFFFFFFC3E073FECE3F1FFFFFFFFFFFFC3E013FE0E3F1FFFFFFFFFFFFC3E013FE0E3F1FFFFFFFFFFFFE3FC1C7FFFFF1FFFFFFFFFFFFC3FC7C7FFEFF1FFFFFFFFFFFFE3FC7C7FFEFF1FFFFFFFFFFFFF8FFFFFFFFDCC3FFFFFFFFFFFF8FFFFFFFFF5C3FFFFFFFFFFFF8FFFFFFFFD3C3FFFFFFFFFFFF8FFFFFE07FFC3FFFFFFFFFFFF8FFFFFE07FFC7FFFFFFFFFFFF8FFFFFE07FFC3FFFFFFF;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'hFFFFF8FFFFFFFFFFC0FFFFFFFFFFFF8FFFFFFFFFFC0FFFFFFFFFFFF8FFEF81FFC7C7FFFFFFFFFFFF8E3E381FFC7C41FFFFFFFFFFF8E3E381FFC7C41FFFFFFFFFFF8E063FFFFFFC41FFFFFFFFFFF8E063FFFFFFC41FFFFFFFFFFF8E063FFFFFFC41FFFFFFFFFFF8E061FFFFFFC0FFFFFFFFFFFF8E061FFFFFFC0FFFFFFFFFFFF8E061FFFFFFC0FFFFFFFFFFFF81C7C01FFC0E0FFFFFFFFFFFF81C7C01FFC0E0FFFFFFFFFFFF81C7C01FFC0E0FFFFFFFFFFFF8FFFFFFFFF8C3FFFFFFFFFFFF8FFFFFFFFF8C3FFFFFFFFFFFF8FFFFFFFFF8C7FFFFFFFFFFFF83C7C7FFFF8E7FFFFFFFFFFFF81C7C7FFFF8E7FFFFFFFFFFFF80FFC7FFFFF3CFFFFFFFFFFFF803FC7F;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFF3CFFFFFFFFFFFF803FC7FFFFF38FFFFFFFFFFFFF1FDFFFFFFF1F1FFFFFFFFFFFF1F9FFFFFFF1F1FFFFFFFFFFFF1F9FFFFFFF1F1FFFFFFFFFFFF1FF07FF838E71FFFFFFFFFFFF1FF07FF838E71FFFFFFFFFFFF07F7FFFFF8E71FFFFFFFFFFFFE3FF800FC7071FFFFFFFFFFFFE3FF800FC7071FFFFFFFFFFFFE01FDF3FC7871FFFFFFFFFFFFFC1FFFF007F8FFFFFFFFFFFFFFC1FFFF007F8FFFFFFFFFFFFFFC1000080000FFFFFFFFFFFFFFFF00007F803FFFFFFFFFFFFFFFF00007F803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
cyclone10lp_lcell_comb \VGA_D~10 (
// Equation(s):
// \VGA_D~10_combout  = (\always5~2_combout  & ((\u_aimi|altsyncram_component|auto_generated|out_address_reg_a [0] & (\u_aimi|altsyncram_component|auto_generated|ram_block1a22 )) # (!\u_aimi|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\u_aimi|altsyncram_component|auto_generated|ram_block1a10~portadataout )))))

	.dataa(\u_aimi|altsyncram_component|auto_generated|ram_block1a22 ),
	.datab(\u_aimi|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\u_aimi|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(\always5~2_combout ),
	.cin(gnd),
	.combout(\VGA_D~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_D~10 .lut_mask = 16'hB800;
defparam \VGA_D~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N1
dffeas \VGA_D[10]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_D~10_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_D[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_D[10]~reg0 .is_wysiwyg = "true";
defparam \VGA_D[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y6_N0
cyclone10lp_ram_block \u_aimi|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!address[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_aimi|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a11 .init_file = "aimi1.mif";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "aimi:u_aimi|altsyncram:altsyncram_component|altsyncram_m791:auto_generated|ALTSYNCRAM";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 10000;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 12;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'hFFFE7FC7F8FCE3CFFFFFFFFFFFFFE3FC000FCF9CFFFFFFFFFFFFFE3FC000FFFC7FFFFFFFFFFFFFE3FC000C00C3FFFFFFFFFFFFFF8FC7F8C00473FFFFFFFFFFFFF8FC7F8DF847FFFFFFFFFFFFFF8FC7F8FFC47FFFFFFFFFFFFFF8FC6F8FBC4CFFFFFFFFFFFFFF8FC6F8F1C7CFFFFFFFFFFFFFF8FC7F8E1C7FFFFFFFFFFFFFFE71C7F8E3C67FFFFFFFFFFFFFE71C000C2006FFFFFFFFFFFFFE71C000C0004FFFFFFFFFFFFFE71C0008000CFFFFFFFFFFFFFE71FFFFC0C78FFFFFFFFFFFFFE7E3F3FFFC78FFFFFFFFFFFFFE7E3E3FFFC78FFFFFFFFFFFFFE7E3E3FA7C78FFFFFFFFFFFFFE7FC7FF03C78FFFFFFFFFFFFFE7FC7FF9FFF8FFFFFFFFFFFFFE7FC7FFFF;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'hFF8FFFFFFFFFFFFFE7FC7FFFFFC71FFFFFFFFFFFFE7FC7FFFFFC71FFFFFFFFFFFFE7FC7FFFFFC71FFFFFFFFFFFFE7FF8FFFFFC71FFFFFFFFFFFFE7FF8FFFFFC71FFFFFFFFFFFFE7FF8FFFFFC71FFFFFFFFFFFFE7FF8FFE0E071FFFFFFFFFFFFE7FF8FFE0E071FFFFFFFFFFFFE7FF83FF3E071FFFFFFFFFFFFE7FFE3FFFE071FFFFFFFFFFFFE7FFE3FFFE071FFFFFFFFFFFFE7FFE07FFE071FFFFFFFFFFFFE7FF807FFF071FFFFFFFFFFFFE7FF807FFF071FFFFFFFFFFFFF8FC1FFFFFE7E7FFFFFFFFFFFF8FC1FFFFFCFE7FFFFFFFFFFFF8FC1FFFFFEFE7FFFFFFFFFFFF8FC7FFE0FFFE7FFFFFFFFFFFF8FC7FFE0FFFE3FFFFFFFFFFFF8FC7FFE0FFFE7FFFFFFF;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'hFFFFF8FFFFFFFFFFE0FFFFFFFFFFFF8FFFFFFFFFFE0FFFFFFFFFFFF8FFF3FFFFFFE01FFFFFFFFFFF8FFE3FFFFFFE31FFFFFFFFFFF8FFE3FFFFFFE31FFFFFFFFFFF8FFE381FFC7E31FFFFFFFFFFF8FFE381FFC7E31FFFFFFFFFFF8FFE381FFC7E31FFFFFFFFFFF8FFE381FFC7E0FFFFFFFFFFFF8FFE381FFC7E0FFFFFFFFFFFF8FFE381FFC7E0FFFFFFFFFFFF8FFFC01FFC0F8FFFFFFFFFFFF8FFFC01FFC0F8FFFFFFFFFFFF8FFFC01FFC0F8FFFFFFFFFFFF8FFFFFFFFFFE7FFFFFFFFFFFF8FFFFFFFFFFE7FFFFFFFFFFFF8FFFFFFFFFFE3FFFFFFFFFFFF8FFFFFFFFFFC3FFFFFFFFFFFF8FFFFFFFFFFC3FFFFFFFFFFFF81FFFFFFFFF18FFFFFFFFFFFF81FFFFF;
defparam \u_aimi|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'hFFFF18FFFFFFFFFFFF81FFFFFFFFF18FFFFFFFFFFFFF1FFFFFFFFF1F1FFFFFFFFFFFF1FFFFFFFFF1F1FFFFFFFFFFFF1FFFFFFFFF1F1FFFFFFFFFFFF1FFFFFFFF8FF1FFFFFFFFFFFF1FFFFFFFF8FF1FFFFFFFFFFFF1FFFFFFFF8FF1FFFFFFFFFFFFE3FFFFFFC7FF1FFFFFFFFFFFFE3FFFFFFC7FF1FFFFFFFFFFFFE3FFFFFFC7FF1FFFFFFFFFFFFFC0FFFF007F8FFFFFFFFFFFFFFC0FFFF007F8FFFFFFFFFFFFFFFE00007F807FFFFFFFFFFFFFFFE0000FF807FFFFFFFFFFFFFFFE0000FF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N14
cyclone10lp_lcell_comb \VGA_D~11 (
// Equation(s):
// \VGA_D~11_combout  = (\always5~2_combout  & ((\u_aimi|altsyncram_component|auto_generated|out_address_reg_a [0] & (\u_aimi|altsyncram_component|auto_generated|ram_block1a23 )) # (!\u_aimi|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\u_aimi|altsyncram_component|auto_generated|ram_block1a11~portadataout )))))

	.dataa(\u_aimi|altsyncram_component|auto_generated|ram_block1a23 ),
	.datab(\u_aimi|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\u_aimi|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(\always5~2_combout ),
	.cin(gnd),
	.combout(\VGA_D~11_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_D~11 .lut_mask = 16'hB800;
defparam \VGA_D~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N15
dffeas \VGA_D[11]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_D~11_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_D[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_D[11]~reg0 .is_wysiwyg = "true";
defparam \VGA_D[11]~reg0 .power_up = "low";
// synopsys translate_on

assign VGA_HSYNC = \VGA_HSYNC~output_o ;

assign VGA_VSYNC = \VGA_VSYNC~output_o ;

assign VGA_D[0] = \VGA_D[0]~output_o ;

assign VGA_D[1] = \VGA_D[1]~output_o ;

assign VGA_D[2] = \VGA_D[2]~output_o ;

assign VGA_D[3] = \VGA_D[3]~output_o ;

assign VGA_D[4] = \VGA_D[4]~output_o ;

assign VGA_D[5] = \VGA_D[5]~output_o ;

assign VGA_D[6] = \VGA_D[6]~output_o ;

assign VGA_D[7] = \VGA_D[7]~output_o ;

assign VGA_D[8] = \VGA_D[8]~output_o ;

assign VGA_D[9] = \VGA_D[9]~output_o ;

assign VGA_D[10] = \VGA_D[10]~output_o ;

assign VGA_D[11] = \VGA_D[11]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
