`timescale 1ns/1ns
module register(input [15:0] regin, input clk, rst, init0, ld,output reg [15:0] regout);
	always@(posedge clk, posedge rst) begin 
		if(rst)
			regout <= 16'b0;
		else
			if(ld)
				regout <= init0 ? 16'b0 : regin;
			else
				regout <= regout;
	end
endmodule
