{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571092784349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571092784349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 09:39:44 2019 " "Processing started: Tue Oct 15 09:39:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571092784349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571092784349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off updowncounter -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off updowncounter -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571092784349 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571092784631 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571092784631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-behav " "Found design unit 1: top-behav" {  } { { "top.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571092792939 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571092792939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571092792939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDiv-behav " "Found design unit 1: clockDiv-behav" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571092792939 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDiv " "Found entity 1: clockDiv" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571092792939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571092792939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binaryctr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binaryctr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binaryCtr-behav " "Found design unit 1: binaryCtr-behav" {  } { { "binaryCtr.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binaryCtr.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571092792955 ""} { "Info" "ISGN_ENTITY_NAME" "1 binaryCtr " "Found entity 1: binaryCtr" {  } { { "binaryCtr.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binaryCtr.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571092792955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571092792955 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "jkff " "Entity \"jkff\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "jkff.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/jkff.vhd" 4 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1571092792955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jkff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jkff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jkff-behav " "Found design unit 1: jkff-behav" {  } { { "jkff.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/jkff.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571092792955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571092792955 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "tff " "Entity \"tff\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "tffvhd.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/tffvhd.vhd" 4 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1571092792955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tffvhd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tffvhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tff-behav " "Found design unit 1: tff-behav" {  } { { "tffvhd.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/tffvhd.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571092792955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571092792955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintogray.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintogray.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binToGray-behav " "Found design unit 1: binToGray-behav" {  } { { "binToGray.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binToGray.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571092792955 ""} { "Info" "ISGN_ENTITY_NAME" "1 binToGray " "Found entity 1: binToGray" {  } { { "binToGray.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binToGray.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571092792955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571092792955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graytodigits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file graytodigits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 grayToDigits-behav " "Found design unit 1: grayToDigits-behav" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571092792971 ""} { "Info" "ISGN_ENTITY_NAME" "1 grayToDigits " "Found entity 1: grayToDigits" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571092792971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571092792971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digittodisp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digittodisp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digitToDisp-behav " "Found design unit 1: digitToDisp-behav" {  } { { "digitToDisp.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/digitToDisp.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571092792971 ""} { "Info" "ISGN_ENTITY_NAME" "1 digitToDisp " "Found entity 1: digitToDisp" {  } { { "digitToDisp.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/digitToDisp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571092792971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571092792971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selector-behav " "Found design unit 1: selector-behav" {  } { { "selector.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/selector.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571092792971 ""} { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "selector.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/selector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571092792971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571092792971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behav " "Found design unit 1: controller-behav" {  } { { "controller.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/controller.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571092792971 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571092792971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571092792971 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571092793002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:ct " "Elaborating entity \"controller\" for hierarchy \"controller:ct\"" {  } { { "top.vhd" "ct" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571092793002 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode controller.vhd(23) " "VHDL Process Statement warning at controller.vhd(23): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/controller.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793017 "|top|controller:ct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDiv clockDiv:f " "Elaborating entity \"clockDiv\" for hierarchy \"clockDiv:f\"" {  } { { "top.vhd" "f" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571092793017 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en clockDiv.vhd(19) " "VHDL Process Statement warning at clockDiv.vhd(19): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793017 "|top|clockDiv:f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryCtr binaryCtr:c " "Elaborating entity \"binaryCtr\" for hierarchy \"binaryCtr:c\"" {  } { { "top.vhd" "c" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode binaryCtr.vhd(25) " "VHDL Process Statement warning at binaryCtr.vhd(25): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binaryCtr.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binaryCtr.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|binaryCtr:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binToGray binToGray:g " "Elaborating entity \"binToGray\" for hierarchy \"binToGray:g\"" {  } { { "top.vhd" "g" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grayToDigits grayToDigits:gd " "Elaborating entity \"grayToDigits\" for hierarchy \"grayToDigits:gd\"" {  } { { "top.vhd" "gd" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D grayToDigits.vhd(16) " "Verilog HDL or VHDL warning at grayToDigits.vhd(16): object \"D\" assigned a value but never read" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g54 grayToDigits.vhd(31) " "VHDL Process Statement warning at grayToDigits.vhd(31): signal \"g54\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(34) " "VHDL Process Statement warning at grayToDigits.vhd(34): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(34) " "VHDL Process Statement warning at grayToDigits.vhd(34): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(34) " "VHDL Process Statement warning at grayToDigits.vhd(34): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(35) " "VHDL Process Statement warning at grayToDigits.vhd(35): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(35) " "VHDL Process Statement warning at grayToDigits.vhd(35): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(35) " "VHDL Process Statement warning at grayToDigits.vhd(35): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(36) " "VHDL Process Statement warning at grayToDigits.vhd(36): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(36) " "VHDL Process Statement warning at grayToDigits.vhd(36): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(36) " "VHDL Process Statement warning at grayToDigits.vhd(36): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(37) " "VHDL Process Statement warning at grayToDigits.vhd(37): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(37) " "VHDL Process Statement warning at grayToDigits.vhd(37): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(37) " "VHDL Process Statement warning at grayToDigits.vhd(37): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g54 grayToDigits.vhd(39) " "VHDL Process Statement warning at grayToDigits.vhd(39): signal \"g54\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(41) " "VHDL Process Statement warning at grayToDigits.vhd(41): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(41) " "VHDL Process Statement warning at grayToDigits.vhd(41): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(42) " "VHDL Process Statement warning at grayToDigits.vhd(42): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(42) " "VHDL Process Statement warning at grayToDigits.vhd(42): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(42) " "VHDL Process Statement warning at grayToDigits.vhd(42): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(43) " "VHDL Process Statement warning at grayToDigits.vhd(43): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(43) " "VHDL Process Statement warning at grayToDigits.vhd(43): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(43) " "VHDL Process Statement warning at grayToDigits.vhd(43): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(44) " "VHDL Process Statement warning at grayToDigits.vhd(44): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(44) " "VHDL Process Statement warning at grayToDigits.vhd(44): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(44) " "VHDL Process Statement warning at grayToDigits.vhd(44): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(45) " "VHDL Process Statement warning at grayToDigits.vhd(45): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(45) " "VHDL Process Statement warning at grayToDigits.vhd(45): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(45) " "VHDL Process Statement warning at grayToDigits.vhd(45): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g54 grayToDigits.vhd(47) " "VHDL Process Statement warning at grayToDigits.vhd(47): signal \"g54\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(48) " "VHDL Process Statement warning at grayToDigits.vhd(48): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(49) " "VHDL Process Statement warning at grayToDigits.vhd(49): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(50) " "VHDL Process Statement warning at grayToDigits.vhd(50): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(51) " "VHDL Process Statement warning at grayToDigits.vhd(51): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(51) " "VHDL Process Statement warning at grayToDigits.vhd(51): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(51) " "VHDL Process Statement warning at grayToDigits.vhd(51): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(52) " "VHDL Process Statement warning at grayToDigits.vhd(52): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(52) " "VHDL Process Statement warning at grayToDigits.vhd(52): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(52) " "VHDL Process Statement warning at grayToDigits.vhd(52): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(53) " "VHDL Process Statement warning at grayToDigits.vhd(53): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(53) " "VHDL Process Statement warning at grayToDigits.vhd(53): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g54 grayToDigits.vhd(55) " "VHDL Process Statement warning at grayToDigits.vhd(55): signal \"g54\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(57) " "VHDL Process Statement warning at grayToDigits.vhd(57): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(57) " "VHDL Process Statement warning at grayToDigits.vhd(57): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(58) " "VHDL Process Statement warning at grayToDigits.vhd(58): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(58) " "VHDL Process Statement warning at grayToDigits.vhd(58): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(58) " "VHDL Process Statement warning at grayToDigits.vhd(58): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(59) " "VHDL Process Statement warning at grayToDigits.vhd(59): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(59) " "VHDL Process Statement warning at grayToDigits.vhd(59): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(59) " "VHDL Process Statement warning at grayToDigits.vhd(59): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(60) " "VHDL Process Statement warning at grayToDigits.vhd(60): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(60) " "VHDL Process Statement warning at grayToDigits.vhd(60): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(60) " "VHDL Process Statement warning at grayToDigits.vhd(60): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(61) " "VHDL Process Statement warning at grayToDigits.vhd(61): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(61) " "VHDL Process Statement warning at grayToDigits.vhd(61): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(61) " "VHDL Process Statement warning at grayToDigits.vhd(61): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "disp1 grayToDigits.vhd(20) " "VHDL Process Statement warning at grayToDigits.vhd(20): inferring latch(es) for signal or variable \"disp1\", which holds its previous value in one or more paths through the process" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "disp2 grayToDigits.vhd(20) " "VHDL Process Statement warning at grayToDigits.vhd(20): inferring latch(es) for signal or variable \"disp2\", which holds its previous value in one or more paths through the process" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[1\] grayToDigits.vhd(20) " "Inferred latch for \"disp2\[1\]\" at grayToDigits.vhd(20)" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[2\] grayToDigits.vhd(20) " "Inferred latch for \"disp2\[2\]\" at grayToDigits.vhd(20)" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[3\] grayToDigits.vhd(20) " "Inferred latch for \"disp2\[3\]\" at grayToDigits.vhd(20)" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[0\] grayToDigits.vhd(20) " "Inferred latch for \"disp1\[0\]\" at grayToDigits.vhd(20)" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[1\] grayToDigits.vhd(20) " "Inferred latch for \"disp1\[1\]\" at grayToDigits.vhd(20)" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[2\] grayToDigits.vhd(20) " "Inferred latch for \"disp1\[2\]\" at grayToDigits.vhd(20)" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 "|top|grayToDigits:gd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitToDisp digitToDisp:dd " "Elaborating entity \"digitToDisp\" for hierarchy \"digitToDisp:dd\"" {  } { { "top.vhd" "dd" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector selector:s " "Elaborating entity \"selector\" for hierarchy \"selector:s\"" {  } { { "top.vhd" "s" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571092793033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "grayToDigits:gd\|disp2\[1\] " "LATCH primitive \"grayToDigits:gd\|disp2\[1\]\" is permanently enabled" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1571092793189 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "grayToDigits:gd\|disp2\[2\] " "LATCH primitive \"grayToDigits:gd\|disp2\[2\]\" is permanently enabled" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1571092793189 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "grayToDigits:gd\|disp2\[3\] " "LATCH primitive \"grayToDigits:gd\|disp2\[3\]\" is permanently enabled" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1571092793189 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "grayToDigits:gd\|disp1\[0\] " "LATCH primitive \"grayToDigits:gd\|disp1\[0\]\" is permanently enabled" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1571092793189 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "controller.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/controller.vhd" 21 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1571092793392 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1571092793392 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "binaryCtr:c\|ctr\[5\] binaryCtr:c\|ctr\[5\]~_emulated binaryCtr:c\|ctr\[5\]~1 " "Register \"binaryCtr:c\|ctr\[5\]\" is converted into an equivalent circuit using register \"binaryCtr:c\|ctr\[5\]~_emulated\" and latch \"binaryCtr:c\|ctr\[5\]~1\"" {  } { { "binaryCtr.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binaryCtr.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571092793392 "|top|binaryCtr:c|ctr[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "binaryCtr:c\|ctr\[4\] binaryCtr:c\|ctr\[4\]~_emulated binaryCtr:c\|ctr\[5\]~1 " "Register \"binaryCtr:c\|ctr\[4\]\" is converted into an equivalent circuit using register \"binaryCtr:c\|ctr\[4\]~_emulated\" and latch \"binaryCtr:c\|ctr\[5\]~1\"" {  } { { "binaryCtr.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binaryCtr.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571092793392 "|top|binaryCtr:c|ctr[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "binaryCtr:c\|ctr\[2\] binaryCtr:c\|ctr\[2\]~_emulated binaryCtr:c\|ctr\[2\]~7 " "Register \"binaryCtr:c\|ctr\[2\]\" is converted into an equivalent circuit using register \"binaryCtr:c\|ctr\[2\]~_emulated\" and latch \"binaryCtr:c\|ctr\[2\]~7\"" {  } { { "binaryCtr.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binaryCtr.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571092793392 "|top|binaryCtr:c|ctr[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controller:ct\|ctlBus\[0\] controller:ct\|ctlBus\[0\]~_emulated controller:ct\|ctlBus\[0\]~1 " "Register \"controller:ct\|ctlBus\[0\]\" is converted into an equivalent circuit using register \"controller:ct\|ctlBus\[0\]~_emulated\" and latch \"controller:ct\|ctlBus\[0\]~1\"" {  } { { "controller.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/controller.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571092793392 "|top|controller:ct|ctlBus[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1571092793392 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[2\] VCC " "Pin \"seg\[2\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571092793424 "|top|seg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[3\] VCC " "Pin \"seg\[3\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571092793424 "|top|seg[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1571092793424 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571092793486 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "binaryCtr:c\|ctr\[3\] High " "Register binaryCtr:c\|ctr\[3\] will power up to High" {  } { { "binaryCtr.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binaryCtr.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1571092793564 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "binaryCtr:c\|ctr\[1\] High " "Register binaryCtr:c\|ctr\[1\] will power up to High" {  } { { "binaryCtr.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binaryCtr.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1571092793564 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1571092793564 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571092793924 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571092794049 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571092794049 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control\[3\] " "No output dependent on input pin \"control\[3\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571092794127 "|top|control[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1571092794127 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "147 " "Implemented 147 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571092794127 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571092794127 ""} { "Info" "ICUT_CUT_TM_LCELLS" "130 " "Implemented 130 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571092794127 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571092794127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571092794158 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 09:39:54 2019 " "Processing ended: Tue Oct 15 09:39:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571092794158 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571092794158 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571092794158 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571092794158 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1571092795205 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571092795205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 09:39:54 2019 " "Processing started: Tue Oct 15 09:39:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571092795205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1571092795205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off updowncounter -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off updowncounter -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1571092795205 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1571092795267 ""}
{ "Info" "0" "" "Project  = updowncounter" {  } {  } 0 0 "Project  = updowncounter" 0 0 "Fitter" 0 0 1571092795267 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1571092795267 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1571092795330 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1571092795346 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1571092795346 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1571092795377 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1571092795377 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1571092795471 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1571092795471 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1571092795580 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1571092795580 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1571092795580 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1571092795580 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "s:/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusprimelite/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1571092795580 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "s:/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusprimelite/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1571092795580 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "s:/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusprimelite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1571092795580 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "s:/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusprimelite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1571092795580 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "s:/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusprimelite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1571092795580 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1571092795580 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1571092795580 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 17 " "No exact pin location assignment(s) for 1 pins of 17 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1571092795736 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1571092795861 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1571092795861 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1571092795861 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1571092795861 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1571092795861 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1571092795861 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1571092795877 ""}  } { { "top.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571092795877 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockDiv:f\|sclk  " "Automatically promoted node clockDiv:f\|sclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1571092795877 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clockDiv:f\|sclk~0 " "Destination node clockDiv:f\|sclk~0" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571092795877 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1571092795877 ""}  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571092795877 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "selector:s\|sclk  " "Automatically promoted node selector:s\|sclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1571092795877 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "selector:s\|sclk~0 " "Destination node selector:s\|sclk~0" {  } { { "selector.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/selector.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571092795877 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1571092795877 ""}  } { { "selector.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/selector.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571092795877 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:ct\|ctlBus\[2\]  " "Automatically promoted node controller:ct\|ctlBus\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1571092795877 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "binaryCtr:c\|oled~3 " "Destination node binaryCtr:c\|oled~3" {  } { { "binaryCtr.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binaryCtr.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571092795877 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "binaryCtr:c\|ctr\[5\]~2 " "Destination node binaryCtr:c\|ctr\[5\]~2" {  } { { "binaryCtr.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binaryCtr.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571092795877 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "binaryCtr:c\|ctr\[4\]~4 " "Destination node binaryCtr:c\|ctr\[4\]~4" {  } { { "binaryCtr.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binaryCtr.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571092795877 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "binaryCtr:c\|ctr\[2\]~8 " "Destination node binaryCtr:c\|ctr\[2\]~8" {  } { { "binaryCtr.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binaryCtr.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571092795877 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1571092795877 ""}  } { { "controller.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/controller.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571092795877 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1571092796017 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1571092796017 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1571092796033 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1571092796033 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1571092796033 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1571092796033 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1571092796033 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1571092796033 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1571092796049 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1571092796049 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1571092796049 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1571092796049 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1571092796049 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1571092796049 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571092796049 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571092796049 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571092796049 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571092796049 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 11 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571092796049 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 7 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571092796049 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 4 9 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571092796049 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 7 5 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571092796049 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1571092796049 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1571092796049 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571092796049 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1571092796064 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1571092796392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571092796455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1571092796455 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1571092797017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571092797017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1571092797189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1571092797642 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1571092797642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1571092797939 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1571092797939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571092797939 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1571092798033 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1571092798049 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1571092798158 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1571092798158 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1571092798283 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571092798533 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/output_files/top.fit.smsg " "Generated suppressed messages file C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1571092798705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5494 " "Peak virtual memory: 5494 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571092799033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 09:39:59 2019 " "Processing ended: Tue Oct 15 09:39:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571092799033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571092799033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571092799033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1571092799033 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1571092799955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571092799971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 09:39:59 2019 " "Processing started: Tue Oct 15 09:39:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571092799971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1571092799971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off updowncounter -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off updowncounter -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1571092799971 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1571092800142 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1571092800392 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1571092800408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571092800533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 09:40:00 2019 " "Processing ended: Tue Oct 15 09:40:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571092800533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571092800533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571092800533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1571092800533 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1571092801142 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1571092801564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571092801564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 09:40:01 2019 " "Processing started: Tue Oct 15 09:40:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571092801564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1571092801564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta updowncounter -c top " "Command: quartus_sta updowncounter -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1571092801564 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1571092801642 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1571092801783 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1571092801783 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571092801830 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571092801830 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1571092801924 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1571092801955 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1571092801955 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockDiv:f\|sclk clockDiv:f\|sclk " "create_clock -period 1.000 -name clockDiv:f\|sclk clockDiv:f\|sclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571092801955 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control\[0\] control\[0\] " "create_clock -period 1.000 -name control\[0\] control\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571092801955 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571092801955 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control\[1\] control\[1\] " "create_clock -period 1.000 -name control\[1\] control\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571092801955 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller:ct\|ctlBus\[2\] controller:ct\|ctlBus\[2\] " "create_clock -period 1.000 -name controller:ct\|ctlBus\[2\] controller:ct\|ctlBus\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571092801955 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control\[2\] control\[2\] " "create_clock -period 1.000 -name control\[2\] control\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571092801955 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name selector:s\|sclk selector:s\|sclk " "create_clock -period 1.000 -name selector:s\|sclk selector:s\|sclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571092801955 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571092801955 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1571092801955 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571092801955 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1571092801955 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1571092801971 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571092802002 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571092802002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.049 " "Worst-case setup slack is -5.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.049             -97.687 clock  " "   -5.049             -97.687 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.912             -25.694 clockDiv:f\|sclk  " "   -3.912             -25.694 clockDiv:f\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.824             -15.593 selector:s\|sclk  " "   -3.824             -15.593 selector:s\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.258              -6.370 controller:ct\|ctlBus\[2\]  " "   -3.258              -6.370 controller:ct\|ctlBus\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.746              -1.746 control\[2\]  " "   -1.746              -1.746 control\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.430              -0.430 control\[1\]  " "   -0.430              -0.430 control\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 control\[0\]  " "    0.114               0.000 control\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571092802002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.413 " "Worst-case hold slack is 0.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 clockDiv:f\|sclk  " "    0.413               0.000 clockDiv:f\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 clock  " "    0.466               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 selector:s\|sclk  " "    0.466               0.000 selector:s\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 control\[0\]  " "    0.497               0.000 control\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.909               0.000 control\[1\]  " "    0.909               0.000 control\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.480               0.000 control\[2\]  " "    1.480               0.000 control\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.592               0.000 controller:ct\|ctlBus\[2\]  " "    1.592               0.000 controller:ct\|ctlBus\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571092802017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.505 " "Worst-case recovery slack is -1.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.505              -4.393 clock  " "   -1.505              -4.393 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 clockDiv:f\|sclk  " "    0.470               0.000 clockDiv:f\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571092802017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.476 " "Worst-case removal slack is -0.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.476              -2.856 clockDiv:f\|sclk  " "   -0.476              -2.856 clockDiv:f\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.665               0.000 clock  " "    1.665               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571092802017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -74.376 clock  " "   -3.000             -74.376 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.487 control\[0\]  " "   -3.000              -4.487 control\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.487 control\[1\]  " "   -3.000              -4.487 control\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 control\[2\]  " "   -3.000              -3.000 control\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -10.409 clockDiv:f\|sclk  " "   -1.487             -10.409 clockDiv:f\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -10.409 selector:s\|sclk  " "   -1.487             -10.409 selector:s\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458               0.000 controller:ct\|ctlBus\[2\]  " "    0.458               0.000 controller:ct\|ctlBus\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571092802033 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1571092802189 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1571092802205 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1571092802346 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571092802408 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571092802408 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571092802408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.717 " "Worst-case setup slack is -4.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.717             -85.200 clock  " "   -4.717             -85.200 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.721             -14.929 selector:s\|sclk  " "   -3.721             -14.929 selector:s\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.709             -24.397 clockDiv:f\|sclk  " "   -3.709             -24.397 clockDiv:f\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.086              -6.009 controller:ct\|ctlBus\[2\]  " "   -3.086              -6.009 controller:ct\|ctlBus\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.605              -1.605 control\[2\]  " "   -1.605              -1.605 control\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.315              -0.315 control\[1\]  " "   -0.315              -0.315 control\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 control\[0\]  " "    0.210               0.000 control\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571092802424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clockDiv:f\|sclk  " "    0.403               0.000 clockDiv:f\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 selector:s\|sclk  " "    0.419               0.000 selector:s\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 clock  " "    0.420               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 control\[0\]  " "    0.447               0.000 control\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.830               0.000 control\[1\]  " "    0.830               0.000 control\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.436               0.000 controller:ct\|ctlBus\[2\]  " "    1.436               0.000 controller:ct\|ctlBus\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.453               0.000 control\[2\]  " "    1.453               0.000 control\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571092802424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.335 " "Worst-case recovery slack is -1.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.335              -3.899 clock  " "   -1.335              -3.899 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clockDiv:f\|sclk  " "    0.452               0.000 clockDiv:f\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571092802439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.441 " "Worst-case removal slack is -0.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.441              -2.646 clockDiv:f\|sclk  " "   -0.441              -2.646 clockDiv:f\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.679               0.000 clock  " "    1.679               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571092802439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -74.376 clock  " "   -3.000             -74.376 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.487 control\[0\]  " "   -3.000              -4.487 control\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.487 control\[1\]  " "   -3.000              -4.487 control\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 control\[2\]  " "   -3.000              -3.000 control\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -10.409 clockDiv:f\|sclk  " "   -1.487             -10.409 clockDiv:f\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -10.409 selector:s\|sclk  " "   -1.487             -10.409 selector:s\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.488               0.000 controller:ct\|ctlBus\[2\]  " "    0.488               0.000 controller:ct\|ctlBus\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571092802455 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1571092802642 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571092802752 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571092802752 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571092802752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.630 " "Worst-case setup slack is -1.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.630             -18.121 clock  " "   -1.630             -18.121 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.533              -3.026 controller:ct\|ctlBus\[2\]  " "   -1.533              -3.026 controller:ct\|ctlBus\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.388              -5.398 selector:s\|sclk  " "   -1.388              -5.398 selector:s\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.332              -8.894 clockDiv:f\|sclk  " "   -1.332              -8.894 clockDiv:f\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.782              -0.782 control\[2\]  " "   -0.782              -0.782 control\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 control\[1\]  " "    0.413               0.000 control\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.624               0.000 control\[0\]  " "    0.624               0.000 control\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571092802767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 clockDiv:f\|sclk  " "    0.185               0.000 clockDiv:f\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 clock  " "    0.192               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 selector:s\|sclk  " "    0.192               0.000 selector:s\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 control\[0\]  " "    0.206               0.000 control\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 control\[1\]  " "    0.387               0.000 control\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.657               0.000 controller:ct\|ctlBus\[2\]  " "    0.657               0.000 controller:ct\|ctlBus\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.193               0.000 control\[2\]  " "    1.193               0.000 control\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571092802767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.177 " "Worst-case recovery slack is -0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.177              -0.469 clock  " "   -0.177              -0.469 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.544               0.000 clockDiv:f\|sclk  " "    0.544               0.000 clockDiv:f\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571092802783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.246 " "Worst-case removal slack is -0.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.246              -1.476 clockDiv:f\|sclk  " "   -0.246              -1.476 clockDiv:f\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.601               0.000 clock  " "    0.601               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571092802799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -56.125 clock  " "   -3.000             -56.125 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.067 control\[0\]  " "   -3.000              -4.067 control\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.056 control\[1\]  " "   -3.000              -4.056 control\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 control\[2\]  " "   -3.000              -3.000 control\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 clockDiv:f\|sclk  " "   -1.000              -7.000 clockDiv:f\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 selector:s\|sclk  " "   -1.000              -7.000 selector:s\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 controller:ct\|ctlBus\[2\]  " "    0.422               0.000 controller:ct\|ctlBus\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571092802799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571092802799 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1571092803314 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1571092803314 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571092803408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 09:40:03 2019 " "Processing ended: Tue Oct 15 09:40:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571092803408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571092803408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571092803408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1571092803408 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1571092804361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571092804361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 09:40:04 2019 " "Processing started: Tue Oct 15 09:40:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571092804361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1571092804361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off updowncounter -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off updowncounter -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1571092804361 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1571092804674 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_85c_slow.vho C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/simulation/modelsim/ simulation " "Generated file top_8_1200mv_85c_slow.vho in folder \"C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1571092804783 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_0c_slow.vho C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/simulation/modelsim/ simulation " "Generated file top_8_1200mv_0c_slow.vho in folder \"C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1571092804830 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1200mv_0c_fast.vho C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/simulation/modelsim/ simulation " "Generated file top_min_1200mv_0c_fast.vho in folder \"C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1571092804861 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.vho C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/simulation/modelsim/ simulation " "Generated file top.vho in folder \"C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1571092804908 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_85c_vhd_slow.sdo C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/simulation/modelsim/ simulation " "Generated file top_8_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1571092804955 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_0c_vhd_slow.sdo C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/simulation/modelsim/ simulation " "Generated file top_8_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1571092805002 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1200mv_0c_vhd_fast.sdo C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/simulation/modelsim/ simulation " "Generated file top_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1571092805049 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_vhd.sdo C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/simulation/modelsim/ simulation " "Generated file top_vhd.sdo in folder \"C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1571092805096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571092805142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 09:40:05 2019 " "Processing ended: Tue Oct 15 09:40:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571092805142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571092805142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571092805142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1571092805142 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 95 s " "Quartus Prime Full Compilation was successful. 0 errors, 95 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1571092805767 ""}
