/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [10:0] _06_;
  wire [9:0] _07_;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire celloutsig_0_25z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(in_data[189] & _00_);
  assign celloutsig_1_4z = ~(_01_ & celloutsig_1_3z);
  assign celloutsig_0_3z = ~(celloutsig_0_1z & in_data[49]);
  assign celloutsig_1_6z = ~(celloutsig_1_0z & celloutsig_1_4z);
  assign celloutsig_1_16z = ~(celloutsig_1_2z & _01_);
  assign celloutsig_1_9z = ~(celloutsig_1_7z | celloutsig_1_7z);
  assign celloutsig_0_8z = ~(celloutsig_0_3z | celloutsig_0_3z);
  assign celloutsig_0_12z = ~(celloutsig_0_5z[0] | _02_);
  assign celloutsig_0_1z = ~(_03_ | _04_);
  assign celloutsig_0_25z = ~(celloutsig_0_13z | celloutsig_0_3z);
  assign celloutsig_0_30z = ~(celloutsig_0_12z | celloutsig_0_5z[4]);
  assign celloutsig_1_7z = ~(_05_ ^ celloutsig_1_6z);
  assign celloutsig_1_12z = ~(celloutsig_1_0z ^ in_data[111]);
  assign celloutsig_1_13z = ~(in_data[174] ^ celloutsig_1_11z);
  assign celloutsig_1_18z = ~(celloutsig_1_11z ^ celloutsig_1_14z);
  reg [9:0] _23_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _23_ <= 10'h000;
    else _23_ <= in_data[29:20];
  assign { _07_[9:8], _03_, _02_, _07_[5], _04_, _07_[3:0] } = _23_;
  reg [10:0] _24_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _24_ <= 11'h000;
    else _24_ <= { in_data[113:105], celloutsig_1_0z, celloutsig_1_0z };
  assign { _06_[10:8], _05_, _06_[6], _01_, _06_[4:1], _00_ } = _24_;
  assign celloutsig_0_4z = in_data[87:77] / { 1'h1, _07_[8], _03_, _02_, _07_[5], _04_, _07_[3:0], celloutsig_0_3z };
  assign celloutsig_0_5z = celloutsig_0_4z[5:1] / { 1'h1, in_data[66:65], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_5z = { _06_[8], _05_, _06_[6], _01_, _06_[4:2] } === { _06_[1], _00_, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_14z = { _06_[10:9], celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_3z } === { celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_7z };
  assign celloutsig_1_0z = ~^ in_data[183:171];
  assign celloutsig_1_11z = ~^ { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_19z = ~^ { celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_18z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_16z, celloutsig_1_12z, celloutsig_1_18z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_2z };
  assign celloutsig_1_3z = ~((celloutsig_1_0z & in_data[184]) | in_data[160]);
  assign celloutsig_1_8z = ~((celloutsig_1_7z & celloutsig_1_0z) | celloutsig_1_2z);
  assign celloutsig_1_10z = ~((celloutsig_1_2z & celloutsig_1_4z) | celloutsig_1_2z);
  assign celloutsig_0_13z = ~((celloutsig_0_8z & in_data[37]) | celloutsig_0_3z);
  assign celloutsig_0_29z = ~((celloutsig_0_25z & celloutsig_0_13z) | celloutsig_0_8z);
  assign { _06_[7], _06_[5], _06_[0] } = { _05_, _01_, _00_ };
  assign { _07_[7:6], _07_[4] } = { _03_, _02_, _04_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
