#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jun  3 02:29:24 2021
# Process ID: 20060
# Current directory: D:/fadd_archive/eval_fadd/eval_fadd
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6796 D:\fadd_archive\eval_fadd\eval_fadd\eval_fadd.xpr
# Log file: D:/fadd_archive/eval_fadd/eval_fadd/vivado.log
# Journal file: D:/fadd_archive/eval_fadd/eval_fadd\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/fadd_archive/eval_fadd/eval_fadd/eval_fadd.xpr
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'D:/Xilinx/digilent-boards-master/new/board_files'.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:arty:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_clk_wiz_0_0

open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 1017.188 ; gain = 0.000
update_compile_order -fileset sources_1
update_module_reference design_1_fadd_wrap_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Reading block design file <D:/fadd_archive/eval_fadd/eval_fadd/eval_fadd.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - util_reduced_logic_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_1
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_2
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_3
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:fadd_wrap:1.0 - fadd_wrap_0
Successfully read diagram <design_1> from block design file <D:/fadd_archive/eval_fadd/eval_fadd/eval_fadd.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'D:/fadd_archive/eval_fadd/eval_fadd/eval_fadd.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_fadd_wrap_0_0 to use current project options
Wrote  : <D:\fadd_archive\eval_fadd\eval_fadd\eval_fadd.srcs\sources_1\bd\design_1\design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.188 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1017.188 ; gain = 0.000
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  design_1_clk_wiz_0_0] -log ip_upgrade.log
Upgrading 'D:/fadd_archive/eval_fadd/eval_fadd/eval_fadd.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [IP_Flow 19-4050] The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.
WARNING: [IP_Flow 19-3438] Customization errors found on 'design_1_clk_wiz_0_0'. Restoring to previous valid configuration.
WARNING: [IP_Flow 19-1721] During upgrade of 'design_1_clk_wiz_0_0':
The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.

CRITICAL WARNING: [IP_Flow 19-3419] Update of 'design_1_clk_wiz_0_0' to current project options has resulted in an incomplete parameterization. Please review the message log, and recustomize this instance before continuing with your design.
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'resetn'
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'reset' (xilinx.com:signal:reset:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_clk_wiz_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'resetn'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'reset'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_clk_wiz_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'resetn' is not found on the upgraded version of the cell '/clk_wiz_0'. Its connection to the net 'reset_1' has been removed.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_clk_wiz_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/fadd_archive/eval_fadd/eval_fadd/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:\fadd_archive\eval_fadd\eval_fadd\eval_fadd.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/fadd_archive/eval_fadd/eval_fadd/eval_fadd.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/fadd_archive/eval_fadd/eval_fadd/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_clk_wiz_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/fadd_archive/eval_fadd/eval_fadd/eval_fadd.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_3 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_2 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <D:\fadd_archive\eval_fadd\eval_fadd\eval_fadd.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : D:/fadd_archive/eval_fadd/eval_fadd/eval_fadd.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/fadd_archive/eval_fadd/eval_fadd/eval_fadd.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/fadd_archive/eval_fadd/eval_fadd/eval_fadd.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block fadd_wrap_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file D:/fadd_archive/eval_fadd/eval_fadd/eval_fadd.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/fadd_archive/eval_fadd/eval_fadd/eval_fadd.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/fadd_archive/eval_fadd/eval_fadd/eval_fadd.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_0] }
export_ip_user_files -of_objects [get_files D:/fadd_archive/eval_fadd/eval_fadd/eval_fadd.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/fadd_archive/eval_fadd/eval_fadd/eval_fadd.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_fadd_wrap_0_0_synth_1 design_1_clk_wiz_0_0_synth_1 -jobs 12
[Thu Jun  3 02:31:14 2021] Launched design_1_fadd_wrap_0_0_synth_1, design_1_clk_wiz_0_0_synth_1...
Run output will be captured here:
design_1_fadd_wrap_0_0_synth_1: D:/fadd_archive/eval_fadd/eval_fadd/eval_fadd.runs/design_1_fadd_wrap_0_0_synth_1/runme.log
design_1_clk_wiz_0_0_synth_1: D:/fadd_archive/eval_fadd/eval_fadd/eval_fadd.runs/design_1_clk_wiz_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/fadd_archive/eval_fadd/eval_fadd/eval_fadd.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/fadd_archive/eval_fadd/eval_fadd/eval_fadd.ip_user_files/sim_scripts -ip_user_files_dir D:/fadd_archive/eval_fadd/eval_fadd/eval_fadd.ip_user_files -ipstatic_source_dir D:/fadd_archive/eval_fadd/eval_fadd/eval_fadd.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/fadd_archive/eval_fadd/eval_fadd/eval_fadd.cache/compile_simlib/modelsim} {questa=D:/fadd_archive/eval_fadd/eval_fadd/eval_fadd.cache/compile_simlib/questa} {riviera=D:/fadd_archive/eval_fadd/eval_fadd/eval_fadd.cache/compile_simlib/riviera} {activehdl=D:/fadd_archive/eval_fadd/eval_fadd/eval_fadd.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
xhub::uninstall [xhub::get_xitems digilentinc.com:xilinx_board_store:arty:1.1]
INFO: [xhubtcl 76-35] Un-installing object 'digilentinc.com:xilinx_board_store:arty:1.1' ...
INFO: [Common 17-1574] Object digilentinc.com:xilinx_board_store:arty:1.1 has been un-installed successfully.
set_param board.repoPaths {C:/Users/tansei/AppData/Roaming/Xilinx/Vivado/2020.2/xhub/board_store/xilinx_board_store}
xhub::install [xhub::get_xitems digilentinc.com:xilinx_board_store:arty:1.1]
INFO: [xhubtcl 76-32] Installing object 'digilentinc.com:xilinx_board_store:arty:1.1' ...
INFO: [Common 17-1570] Installing object digilentinc.com:xilinx_board_store:arty:1.1 from remote host https://github.com/Xilinx/XilinxBoardStore.git
INFO: [Common 17-1573] Object digilentinc.com:xilinx_board_store:arty:1.1 has been installed successfully.
xhub::install: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1423.762 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun  3 02:35:24 2021...
