{
  "Top": "flashattn",
  "RtlTop": "flashattn",
  "RtlPrefix": "",
  "RtlSubPrefix": "flashattn_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "Q_tile_in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<float, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "Q_tile_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "K_tile_in": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<hls::axis<float, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "K_tile_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "V_tile_in": {
      "index": "2",
      "direction": "in",
      "srcType": "stream<hls::axis<float, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "V_tile_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "O_tile_out": {
      "index": "3",
      "direction": "out",
      "srcType": "stream<hls::axis<float, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "O_tile_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=impl",
      "config_interface -s_axilite_data64=1"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "flashattn"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "8213",
    "Latency": "8212"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "flashattn",
    "Version": "1.0",
    "DisplayName": "Flashattn",
    "Revision": "2114032525",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_flashattn_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/flashattn.h.cpp",
      "..\/..\/flashattn.cpp"
    ],
    "TestBench": [
      "..\/..\/flashattn.h",
      "..\/..\/flashattn_tb.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/flashattn_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3.vhd",
      "impl\/vhdl\/flashattn_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2.vhd",
      "impl\/vhdl\/flashattn_flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1.vhd",
      "impl\/vhdl\/flashattn_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/flashattn_Q_tile_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/flashattn.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/flashattn_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3.v",
      "impl\/verilog\/flashattn_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2.v",
      "impl\/verilog\/flashattn_flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1.v",
      "impl\/verilog\/flashattn_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/flashattn_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/flashattn_hls_deadlock_idx2_monitor.v",
      "impl\/verilog\/flashattn_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/flashattn_Q_tile_RAM_AUTO_1R1W.v",
      "impl\/verilog\/flashattn.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": ["impl\/misc\/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/flashattn.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [{
        "Name": "flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "Q_tile_in:K_tile_in:V_tile_in:O_tile_out",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "Q_tile_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "Q_tile_in_",
      "ports": [
        "Q_tile_in_TDATA",
        "Q_tile_in_TKEEP",
        "Q_tile_in_TLAST",
        "Q_tile_in_TREADY",
        "Q_tile_in_TSTRB",
        "Q_tile_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "off",
          "argName": "Q_tile_in"
        }]
    },
    "K_tile_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "K_tile_in_",
      "ports": [
        "K_tile_in_TDATA",
        "K_tile_in_TKEEP",
        "K_tile_in_TLAST",
        "K_tile_in_TREADY",
        "K_tile_in_TSTRB",
        "K_tile_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "off",
          "argName": "K_tile_in"
        }]
    },
    "V_tile_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "V_tile_in_",
      "ports": [
        "V_tile_in_TDATA",
        "V_tile_in_TKEEP",
        "V_tile_in_TLAST",
        "V_tile_in_TREADY",
        "V_tile_in_TSTRB",
        "V_tile_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "off",
          "argName": "V_tile_in"
        }]
    },
    "O_tile_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "O_tile_out_",
      "ports": [
        "O_tile_out_TDATA",
        "O_tile_out_TKEEP",
        "O_tile_out_TLAST",
        "O_tile_out_TREADY",
        "O_tile_out_TSTRB",
        "O_tile_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "off",
          "argName": "O_tile_out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "Q_tile_in_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "Q_tile_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "Q_tile_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "Q_tile_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "Q_tile_in_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "Q_tile_in_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "K_tile_in_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "K_tile_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "K_tile_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "K_tile_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "K_tile_in_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "K_tile_in_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "V_tile_in_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "V_tile_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "V_tile_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "V_tile_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "V_tile_in_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "V_tile_in_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "O_tile_out_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "O_tile_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "O_tile_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "O_tile_out_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "O_tile_out_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "O_tile_out_TSTRB": {
      "dir": "out",
      "width": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "flashattn",
      "BindInstances": "Q_tile_U K_tile_U V_tile_U",
      "Instances": [
        {
          "ModuleName": "flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1",
          "InstanceName": "grp_flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1_fu_82",
          "BindInstances": "icmp_ln23_fu_113_p2 add_ln23_1_fu_119_p2 add_ln23_fu_136_p2 icmp_ln25_fu_142_p2 select_ln23_fu_148_p3 select_ln23_1_fu_156_p3 add_ln28_fu_180_p2 add_ln25_fu_186_p2"
        },
        {
          "ModuleName": "flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2",
          "InstanceName": "grp_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2_fu_96",
          "BindInstances": "icmp_ln33_fu_150_p2 add_ln33_1_fu_156_p2 add_ln33_fu_173_p2 icmp_ln35_fu_179_p2 select_ln33_fu_185_p3 select_ln33_1_fu_193_p3 add_ln40_fu_217_p2 add_ln35_fu_223_p2"
        },
        {
          "ModuleName": "flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3",
          "InstanceName": "grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120",
          "BindInstances": "icmp_ln46_fu_163_p2 add_ln46_1_fu_169_p2 add_ln46_fu_186_p2 icmp_ln48_fu_192_p2 select_ln46_fu_198_p3 select_ln46_1_fu_206_p3 cmp73_fu_226_p2 add_ln50_fu_236_p2 fadd_32ns_32ns_32_5_full_dsp_1_U16 fadd_32ns_32ns_32_5_full_dsp_1_U17 icmp_ln52_fu_242_p2 O_out_last_fu_248_p2 add_ln48_fu_254_p2"
        }
      ]
    },
    "Info": {
      "flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "flashattn": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1": {
        "Latency": {
          "LatencyBest": "4099",
          "LatencyAvg": "4099",
          "LatencyWorst": "4099",
          "PipelineII": "4097",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.321"
        },
        "Loops": [{
            "Name": "Read_Q_VITIS_LOOP_25_1",
            "TripCount": "4096",
            "Latency": "4097",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "44",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "167",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2": {
        "Latency": {
          "LatencyBest": "4099",
          "LatencyAvg": "4099",
          "LatencyWorst": "4099",
          "PipelineII": "4097",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.321"
        },
        "Loops": [{
            "Name": "Read_K_and_V_VITIS_LOOP_35_2",
            "TripCount": "4096",
            "Latency": "4097",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "44",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "178",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3": {
        "Latency": {
          "LatencyBest": "4110",
          "LatencyAvg": "4110",
          "LatencyWorst": "4110",
          "PipelineII": "4097",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "Attention_Loop_VITIS_LOOP_48_3",
            "TripCount": "4096",
            "Latency": "4108",
            "PipelineII": "1",
            "PipelineDepth": "14"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "745",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1041",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "flashattn": {
        "Latency": {
          "LatencyBest": "8212",
          "LatencyAvg": "8212",
          "LatencyWorst": "8212",
          "PipelineII": "8213",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Area": {
          "BRAM_18K": "24",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "8",
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "881",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1589",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-04-09 14:25:07 -0400",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
