<html><body>
<pre>
 
cpldfit:  version O.87xd                            Xilinx Inc.
                                  Fitter Report
Design Name: BMS                                 Date:  1-19-2021,  9:45PM
Device Used: XC9572XL-5-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
35 /72  ( 49%) 88  /360  ( 24%) 45 /216 ( 21%)   35 /72  ( 49%) 11 /34  ( 32%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          16/18       16/54       22/90       1/ 9
FB2          12/18       16/54       48/90       6/ 9
FB3           7/18       13/54       18/90       3/ 9
FB4           0/18        0/54        0/90       1/ 7
             -----       -----       -----      -----    
             35/72       45/216      88/360     11/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'CLK' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    4           4    |  I/O              :     7      28
Output        :    6           6    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     2       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     11          11

** Power Data **

There are 35 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'BMS.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'CLK' based upon the LOC
   constraint 'P43'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
*************************  Summary of Mapped Logic  ************************

** 6 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
K1                  5     8     FB2_5   30   I/O     O       STD  FAST RESET
K2                  4     8     FB2_6   31   I/O     O       STD  FAST RESET
K3                  4     8     FB2_8   32   I/O     O       STD  FAST RESET
K4                  5     8     FB2_9   33   GSR/I/O O       STD  FAST RESET
K5                  4     8     FB2_11  34   GTS/I/O O       STD  FAST RESET
ACK                 8     10    FB2_14  36   GTS/I/O O       STD  FAST RESET

** 29 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
Qdiv<7>             1     7     FB1_3   STD  RESET
Qdiv<5>             1     5     FB1_4   STD  RESET
Qdiv<3>             1     3     FB1_5   STD  RESET
Qdiv<2>             1     2     FB1_6   STD  RESET
Qdiv<13>            1     13    FB1_7   STD  RESET
Qdiv<12>            1     12    FB1_8   STD  RESET
Qdiv<11>            1     11    FB1_9   STD  RESET
Qdiv<10>            1     10    FB1_10  STD  RESET
Qdiv<0>             1     16    FB1_11  STD  RESET
CLK_bis             1     16    FB1_12  STD  RESET
Qdiv<9>             2     16    FB1_13  STD  RESET
Qdiv<8>             2     16    FB1_14  STD  RESET
Qdiv<6>             2     16    FB1_15  STD  RESET
Qdiv<4>             2     16    FB1_16  STD  RESET
Qdiv<15>            2     16    FB1_17  STD  RESET
Qdiv<14>            2     16    FB1_18  STD  RESET
Qdiv<1>             1     1     FB2_12  STD  RESET
compteur_FSM_FFd5   2     2     FB2_13  STD  SET
compteur_FSM_FFd4   2     3     FB2_15  STD  RESET
compteur_FSM_FFd2   4     7     FB2_16  STD  RESET
busy                4     7     FB2_17  STD  RESET
compteur_FSM_FFd3   5     7     FB2_18  STD  RESET
Qdiv2<0>            1     1     FB3_12  STD  RESET
Qdiv2<1>            2     3     FB3_13  STD  RESET
CLK_ter             2     3     FB3_14  STD  RESET
command_FSM_FFd3    3     8     FB3_15  STD  RESET
command_FSM_FFd2    3     8     FB3_16  STD  RESET
command_FSM_FFd1    3     9     FB3_17  STD  RESET
newcommand          4     9     FB3_18  STD  RESET

** 5 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
CLK                 FB1_9   43   GCK/I/O GCK
RESET               FB3_15  14   I/O     I
MODE_1              FB3_16  18   I/O     I
MODE_0              FB3_17  16   I/O     I
LOAD                FB4_2   19   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               16/38
Number of signals used by logic mapping into function block:  16
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
(unused)              0       0     0   5     FB1_2   39    I/O     
Qdiv<7>               1       0     0   4     FB1_3         (b)     (b)
Qdiv<5>               1       0     0   4     FB1_4         (b)     (b)
Qdiv<3>               1       0     0   4     FB1_5   40    I/O     (b)
Qdiv<2>               1       0     0   4     FB1_6   41    I/O     (b)
Qdiv<13>              1       0     0   4     FB1_7         (b)     (b)
Qdiv<12>              1       0     0   4     FB1_8   42    I/O     (b)
Qdiv<11>              1       0     0   4     FB1_9   43    GCK/I/O GCK
Qdiv<10>              1       0     0   4     FB1_10        (b)     (b)
Qdiv<0>               1       0     0   4     FB1_11  44    GCK/I/O (b)
CLK_bis               1       0     0   4     FB1_12        (b)     (b)
Qdiv<9>               2       0     0   3     FB1_13        (b)     (b)
Qdiv<8>               2       0     0   3     FB1_14  1     GCK/I/O (b)
Qdiv<6>               2       0     0   3     FB1_15  2     I/O     (b)
Qdiv<4>               2       0     0   3     FB1_16        (b)     (b)
Qdiv<15>              2       0     0   3     FB1_17  3     I/O     (b)
Qdiv<14>              2       0     0   3     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: Qdiv<0>            7: Qdiv<15>          12: Qdiv<5> 
  2: Qdiv<10>           8: Qdiv<1>           13: Qdiv<6> 
  3: Qdiv<11>           9: Qdiv<2>           14: Qdiv<7> 
  4: Qdiv<12>          10: Qdiv<3>           15: Qdiv<8> 
  5: Qdiv<13>          11: Qdiv<4>           16: Qdiv<9> 
  6: Qdiv<14>         

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Qdiv<7>              X......XXXXXX........................... 7
Qdiv<5>              X......XXXX............................. 5
Qdiv<3>              X......XX............................... 3
Qdiv<2>              X......X................................ 2
Qdiv<13>             XXXX...XXXXXXXXX........................ 13
Qdiv<12>             XXX....XXXXXXXXX........................ 12
Qdiv<11>             XX.....XXXXXXXXX........................ 11
Qdiv<10>             X......XXXXXXXXX........................ 10
Qdiv<0>              XXXXXXXXXXXXXXXX........................ 16
CLK_bis              XXXXXXXXXXXXXXXX........................ 16
Qdiv<9>              XXXXXXXXXXXXXXXX........................ 16
Qdiv<8>              XXXXXXXXXXXXXXXX........................ 16
Qdiv<6>              XXXXXXXXXXXXXXXX........................ 16
Qdiv<4>              XXXXXXXXXXXXXXXX........................ 16
Qdiv<15>             XXXXXXXXXXXXXXXX........................ 16
Qdiv<14>             XXXXXXXXXXXXXXXX........................ 16
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               16/38
Number of signals used by logic mapping into function block:  16
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
(unused)              0       0     0   5     FB2_2   29    I/O     
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
K1                    5       0     0   0     FB2_5   30    I/O     O
K2                    4       0     0   1     FB2_6   31    I/O     O
(unused)              0       0     0   5     FB2_7         (b)     
K3                    4       0     0   1     FB2_8   32    I/O     O
K4                    5       0     0   0     FB2_9   33    GSR/I/O O
(unused)              0       0     0   5     FB2_10        (b)     
K5                    4       0     0   1     FB2_11  34    GTS/I/O O
Qdiv<1>               1       0     0   4     FB2_12        (b)     (b)
compteur_FSM_FFd5     2       0   \/2   1     FB2_13        (b)     (b)
ACK                   8       3<-   0   0     FB2_14  36    GTS/I/O O
compteur_FSM_FFd4     2       0   /\1   2     FB2_15  37    I/O     (b)
compteur_FSM_FFd2     4       0     0   1     FB2_16        (b)     (b)
busy                  4       0     0   1     FB2_17  38    I/O     (b)
compteur_FSM_FFd3     5       0     0   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ACK                7: K5                12: compteur_FSM_FFd2 
  2: CLK_ter            8: Qdiv<0>           13: compteur_FSM_FFd3 
  3: K1                 9: command_FSM_FFd1  14: compteur_FSM_FFd4 
  4: K2                10: command_FSM_FFd2  15: compteur_FSM_FFd5 
  5: K3                11: command_FSM_FFd3  16: newcommand 
  6: K4               

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
K1                   .XX.....XXX..XXX........................ 8
K2                   .X.X....XXXX..XX........................ 8
K3                   .X..X...XXX.X.XX........................ 8
K4                   .X...X..XXXX..XX........................ 8
K5                   .X....X.XXX.XX.X........................ 8
Qdiv<1>              .......X................................ 1
compteur_FSM_FFd5    .X.............X........................ 2
ACK                  XX......XXXXXXXX........................ 10
compteur_FSM_FFd4    .X............XX........................ 3
compteur_FSM_FFd2    .X......XXXXX..X........................ 7
busy                 ........XXXXXXX......................... 7
compteur_FSM_FFd3    .X......XXX.XX.X........................ 7
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               13/41
Number of signals used by logic mapping into function block:  13
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   5     I/O     
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5   6     I/O     
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   7     I/O     
(unused)              0       0     0   5     FB3_9   8     I/O     
(unused)              0       0     0   5     FB3_10        (b)     
(unused)              0       0     0   5     FB3_11  12    I/O     
Qdiv2<0>              1       0     0   4     FB3_12        (b)     (b)
Qdiv2<1>              2       0     0   3     FB3_13        (b)     (b)
CLK_ter               2       0     0   3     FB3_14  13    I/O     (b)
command_FSM_FFd3      3       0     0   2     FB3_15  14    I/O     I
command_FSM_FFd2      3       0     0   2     FB3_16  18    I/O     I
command_FSM_FFd1      3       0     0   2     FB3_17  16    I/O     I
newcommand            4       0     0   1     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: CLK_bis            6: Qdiv2<1>          10: command_FSM_FFd2 
  2: LOAD               7: RESET             11: command_FSM_FFd3 
  3: MODE_0             8: busy              12: compteur_FSM_FFd5 
  4: MODE_1             9: command_FSM_FFd1  13: newcommand 
  5: Qdiv2<0>         

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Qdiv2<0>             X....................................... 1
Qdiv2<1>             X...XX.................................. 3
CLK_ter              X...XX.................................. 3
command_FSM_FFd3     XX.X..XXXXX............................. 8
command_FSM_FFd2     XXX...XXXXX............................. 8
command_FSM_FFd1     XXXX..XXXXX............................. 9
newcommand           XX....XXXXXXX........................... 9
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   19    I/O     I
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   20    I/O     
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   21    I/O     
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  22    I/O     
(unused)              0       0     0   5     FB4_12        (b)     
(unused)              0       0     0   5     FB4_13        (b)     
(unused)              0       0     0   5     FB4_14  23    I/O     
(unused)              0       0     0   5     FB4_15  27    I/O     
(unused)              0       0     0   5     FB4_16        (b)     
(unused)              0       0     0   5     FB4_17  28    I/O     
(unused)              0       0     0   5     FB4_18        (b)     
*******************************  Equations  ********************************

********** Mapped Logic **********

FDCPE_ACK: FDCPE port map (ACK,ACK_D,CLK_ter,'0','0');
ACK_D <= ((NOT newcommand AND NOT command_FSM_FFd3 AND command_FSM_FFd2 AND 
	compteur_FSM_FFd3)
	OR (NOT newcommand AND NOT command_FSM_FFd3 AND NOT command_FSM_FFd1 AND 
	NOT command_FSM_FFd2 AND compteur_FSM_FFd2)
	OR (NOT newcommand AND ACK AND NOT command_FSM_FFd3 AND 
	NOT command_FSM_FFd1 AND compteur_FSM_FFd3)
	OR (NOT newcommand AND ACK AND compteur_FSM_FFd5)
	OR (NOT newcommand AND ACK AND compteur_FSM_FFd4)
	OR (NOT newcommand AND command_FSM_FFd3 AND 
	NOT compteur_FSM_FFd5 AND compteur_FSM_FFd4)
	OR (NOT newcommand AND command_FSM_FFd1 AND 
	NOT compteur_FSM_FFd5 AND compteur_FSM_FFd4));

FDCPE_CLK_bis: FDCPE port map (CLK_bis,CLK_bis_D,CLK,'0','0');
CLK_bis_D <= (NOT Qdiv(0) AND NOT Qdiv(10) AND NOT Qdiv(11) AND NOT Qdiv(12) AND 
	NOT Qdiv(13) AND Qdiv(14) AND NOT Qdiv(1) AND NOT Qdiv(2) AND NOT Qdiv(3) AND 
	Qdiv(4) AND NOT Qdiv(5) AND Qdiv(6) AND NOT Qdiv(7) AND Qdiv(8) AND 
	Qdiv(9) AND Qdiv(15));

FDCPE_CLK_ter: FDCPE port map (CLK_ter,CLK_ter_D,CLK_bis,'0','0');
CLK_ter_D <= (Qdiv2(0) AND NOT Qdiv2(1));

FDCPE_K1: FDCPE port map (K1,K1_D,CLK_ter,'0','0',NOT newcommand);
K1_D <= ((NOT K1 AND NOT compteur_FSM_FFd4)
	OR (NOT K1 AND NOT command_FSM_FFd3 AND NOT command_FSM_FFd1 AND 
	NOT command_FSM_FFd2)
	OR (NOT command_FSM_FFd3 AND NOT command_FSM_FFd1 AND 
	NOT command_FSM_FFd2 AND compteur_FSM_FFd5));

FTCPE_K2: FTCPE port map (K2,K2_T,CLK_ter,'0','0',NOT newcommand);
K2_T <= ((NOT K2 AND command_FSM_FFd3 AND compteur_FSM_FFd5)
	OR (K2 AND NOT command_FSM_FFd3 AND NOT command_FSM_FFd1 AND 
	NOT command_FSM_FFd2 AND compteur_FSM_FFd2));

FTCPE_K3: FTCPE port map (K3,K3_T,CLK_ter,'0','0',NOT newcommand);
K3_T <= ((NOT K3 AND NOT command_FSM_FFd3 AND command_FSM_FFd2 AND 
	compteur_FSM_FFd5)
	OR (K3 AND NOT command_FSM_FFd3 AND NOT command_FSM_FFd1 AND 
	NOT command_FSM_FFd2 AND compteur_FSM_FFd3));

FTCPE_K4: FTCPE port map (K4,K4_T,CLK_ter,'0','0',NOT newcommand);
K4_T <= ((NOT K4 AND command_FSM_FFd1 AND compteur_FSM_FFd5)
	OR (NOT K4 AND command_FSM_FFd3 AND NOT command_FSM_FFd2 AND 
	compteur_FSM_FFd5)
	OR (K4 AND NOT command_FSM_FFd3 AND NOT command_FSM_FFd1 AND 
	NOT command_FSM_FFd2 AND compteur_FSM_FFd2));

FTCPE_K5: FTCPE port map (K5,K5_T,CLK_ter,'0','0',NOT newcommand);
K5_T <= ((NOT K5 AND NOT command_FSM_FFd3 AND command_FSM_FFd2 AND 
	compteur_FSM_FFd3)
	OR (K5 AND NOT command_FSM_FFd3 AND NOT command_FSM_FFd1 AND 
	NOT command_FSM_FFd2 AND compteur_FSM_FFd4));

FTCPE_Qdiv20: FTCPE port map (Qdiv2(0),'1',CLK_bis,'0','0');

FDCPE_Qdiv21: FDCPE port map (Qdiv2(1),Qdiv2_D(1),CLK_bis,'0','0');
Qdiv2_D(1) <= (NOT Qdiv2(0) AND Qdiv2(1));

FTCPE_Qdiv0: FTCPE port map (Qdiv(0),Qdiv_T(0),CLK,'0','0');
Qdiv_T(0) <= (NOT Qdiv(0) AND NOT Qdiv(10) AND NOT Qdiv(11) AND NOT Qdiv(12) AND 
	NOT Qdiv(13) AND Qdiv(14) AND NOT Qdiv(1) AND NOT Qdiv(2) AND NOT Qdiv(3) AND 
	Qdiv(4) AND NOT Qdiv(5) AND Qdiv(6) AND NOT Qdiv(7) AND Qdiv(8) AND 
	Qdiv(9) AND Qdiv(15));

FTCPE_Qdiv1: FTCPE port map (Qdiv(1),Qdiv(0),CLK,'0','0');

FTCPE_Qdiv2: FTCPE port map (Qdiv(2),Qdiv_T(2),CLK,'0','0');
Qdiv_T(2) <= (Qdiv(0) AND Qdiv(1));

FTCPE_Qdiv3: FTCPE port map (Qdiv(3),Qdiv_T(3),CLK,'0','0');
Qdiv_T(3) <= (Qdiv(0) AND Qdiv(1) AND Qdiv(2));

FTCPE_Qdiv4: FTCPE port map (Qdiv(4),Qdiv_T(4),CLK,'0','0');
Qdiv_T(4) <= ((Qdiv(0) AND Qdiv(1) AND Qdiv(2) AND Qdiv(3))
	OR (NOT Qdiv(0) AND NOT Qdiv(10) AND NOT Qdiv(11) AND NOT Qdiv(12) AND 
	NOT Qdiv(13) AND Qdiv(14) AND NOT Qdiv(1) AND NOT Qdiv(2) AND NOT Qdiv(3) AND 
	Qdiv(4) AND NOT Qdiv(5) AND Qdiv(6) AND NOT Qdiv(7) AND Qdiv(8) AND 
	Qdiv(9) AND Qdiv(15)));

FTCPE_Qdiv5: FTCPE port map (Qdiv(5),Qdiv_T(5),CLK,'0','0');
Qdiv_T(5) <= (Qdiv(0) AND Qdiv(1) AND Qdiv(2) AND Qdiv(3) AND 
	Qdiv(4));

FTCPE_Qdiv6: FTCPE port map (Qdiv(6),Qdiv_T(6),CLK,'0','0');
Qdiv_T(6) <= ((Qdiv(0) AND Qdiv(1) AND Qdiv(2) AND Qdiv(3) AND 
	Qdiv(4) AND Qdiv(5))
	OR (NOT Qdiv(0) AND NOT Qdiv(10) AND NOT Qdiv(11) AND NOT Qdiv(12) AND 
	NOT Qdiv(13) AND Qdiv(14) AND NOT Qdiv(1) AND NOT Qdiv(2) AND NOT Qdiv(3) AND 
	Qdiv(4) AND NOT Qdiv(5) AND Qdiv(6) AND NOT Qdiv(7) AND Qdiv(8) AND 
	Qdiv(9) AND Qdiv(15)));

FTCPE_Qdiv7: FTCPE port map (Qdiv(7),Qdiv_T(7),CLK,'0','0');
Qdiv_T(7) <= (Qdiv(0) AND Qdiv(1) AND Qdiv(2) AND Qdiv(3) AND 
	Qdiv(4) AND Qdiv(5) AND Qdiv(6));

FTCPE_Qdiv8: FTCPE port map (Qdiv(8),Qdiv_T(8),CLK,'0','0');
Qdiv_T(8) <= ((Qdiv(0) AND Qdiv(1) AND Qdiv(2) AND Qdiv(3) AND 
	Qdiv(4) AND Qdiv(5) AND Qdiv(6) AND Qdiv(7))
	OR (NOT Qdiv(0) AND NOT Qdiv(10) AND NOT Qdiv(11) AND NOT Qdiv(12) AND 
	NOT Qdiv(13) AND Qdiv(14) AND NOT Qdiv(1) AND NOT Qdiv(2) AND NOT Qdiv(3) AND 
	Qdiv(4) AND NOT Qdiv(5) AND Qdiv(6) AND NOT Qdiv(7) AND Qdiv(8) AND 
	Qdiv(9) AND Qdiv(15)));

FTCPE_Qdiv9: FTCPE port map (Qdiv(9),Qdiv_T(9),CLK,'0','0');
Qdiv_T(9) <= ((Qdiv(0) AND Qdiv(1) AND Qdiv(2) AND Qdiv(3) AND 
	Qdiv(4) AND Qdiv(5) AND Qdiv(6) AND Qdiv(7) AND Qdiv(8))
	OR (NOT Qdiv(0) AND NOT Qdiv(10) AND NOT Qdiv(11) AND NOT Qdiv(12) AND 
	NOT Qdiv(13) AND Qdiv(14) AND NOT Qdiv(1) AND NOT Qdiv(2) AND NOT Qdiv(3) AND 
	Qdiv(4) AND NOT Qdiv(5) AND Qdiv(6) AND NOT Qdiv(7) AND Qdiv(8) AND 
	Qdiv(9) AND Qdiv(15)));

FTCPE_Qdiv10: FTCPE port map (Qdiv(10),Qdiv_T(10),CLK,'0','0');
Qdiv_T(10) <= (Qdiv(0) AND Qdiv(1) AND Qdiv(2) AND Qdiv(3) AND 
	Qdiv(4) AND Qdiv(5) AND Qdiv(6) AND Qdiv(7) AND Qdiv(8) AND 
	Qdiv(9));

FTCPE_Qdiv11: FTCPE port map (Qdiv(11),Qdiv_T(11),CLK,'0','0');
Qdiv_T(11) <= (Qdiv(0) AND Qdiv(10) AND Qdiv(1) AND Qdiv(2) AND 
	Qdiv(3) AND Qdiv(4) AND Qdiv(5) AND Qdiv(6) AND Qdiv(7) AND 
	Qdiv(8) AND Qdiv(9));

FTCPE_Qdiv12: FTCPE port map (Qdiv(12),Qdiv_T(12),CLK,'0','0');
Qdiv_T(12) <= (Qdiv(0) AND Qdiv(10) AND Qdiv(11) AND Qdiv(1) AND 
	Qdiv(2) AND Qdiv(3) AND Qdiv(4) AND Qdiv(5) AND Qdiv(6) AND 
	Qdiv(7) AND Qdiv(8) AND Qdiv(9));

FTCPE_Qdiv13: FTCPE port map (Qdiv(13),Qdiv_T(13),CLK,'0','0');
Qdiv_T(13) <= (Qdiv(0) AND Qdiv(10) AND Qdiv(11) AND Qdiv(12) AND 
	Qdiv(1) AND Qdiv(2) AND Qdiv(3) AND Qdiv(4) AND Qdiv(5) AND 
	Qdiv(6) AND Qdiv(7) AND Qdiv(8) AND Qdiv(9));

FTCPE_Qdiv14: FTCPE port map (Qdiv(14),Qdiv_T(14),CLK,'0','0');
Qdiv_T(14) <= ((Qdiv(0) AND Qdiv(10) AND Qdiv(11) AND Qdiv(12) AND 
	Qdiv(13) AND Qdiv(1) AND Qdiv(2) AND Qdiv(3) AND Qdiv(4) AND 
	Qdiv(5) AND Qdiv(6) AND Qdiv(7) AND Qdiv(8) AND Qdiv(9))
	OR (NOT Qdiv(0) AND NOT Qdiv(10) AND NOT Qdiv(11) AND NOT Qdiv(12) AND 
	NOT Qdiv(13) AND Qdiv(14) AND NOT Qdiv(1) AND NOT Qdiv(2) AND NOT Qdiv(3) AND 
	Qdiv(4) AND NOT Qdiv(5) AND Qdiv(6) AND NOT Qdiv(7) AND Qdiv(8) AND 
	Qdiv(9) AND Qdiv(15)));

FTCPE_Qdiv15: FTCPE port map (Qdiv(15),Qdiv_T(15),CLK,'0','0');
Qdiv_T(15) <= ((Qdiv(0) AND Qdiv(10) AND Qdiv(11) AND Qdiv(12) AND 
	Qdiv(13) AND Qdiv(14) AND Qdiv(1) AND Qdiv(2) AND Qdiv(3) AND 
	Qdiv(4) AND Qdiv(5) AND Qdiv(6) AND Qdiv(7) AND Qdiv(8) AND 
	Qdiv(9))
	OR (NOT Qdiv(0) AND NOT Qdiv(10) AND NOT Qdiv(11) AND NOT Qdiv(12) AND 
	NOT Qdiv(13) AND Qdiv(14) AND NOT Qdiv(1) AND NOT Qdiv(2) AND NOT Qdiv(3) AND 
	Qdiv(4) AND NOT Qdiv(5) AND Qdiv(6) AND NOT Qdiv(7) AND Qdiv(8) AND 
	Qdiv(9) AND Qdiv(15)));

FDCPE_busy: FDCPE port map (busy,busy_D,CLK,'0','0');
busy_D <= ((NOT command_FSM_FFd3 AND NOT command_FSM_FFd1 AND 
	NOT command_FSM_FFd2 AND compteur_FSM_FFd5)
	OR (NOT command_FSM_FFd3 AND NOT command_FSM_FFd1 AND 
	NOT command_FSM_FFd2 AND compteur_FSM_FFd3)
	OR (NOT command_FSM_FFd3 AND NOT command_FSM_FFd1 AND 
	NOT command_FSM_FFd2 AND compteur_FSM_FFd4)
	OR (NOT command_FSM_FFd3 AND NOT command_FSM_FFd1 AND 
	NOT command_FSM_FFd2 AND compteur_FSM_FFd2));

FDCPE_command_FSM_FFd1: FDCPE port map (command_FSM_FFd1,command_FSM_FFd1_D,CLK_bis,'0','0');
command_FSM_FFd1_D <= ((NOT RESET AND command_FSM_FFd1)
	OR (LOAD AND MODE_1 AND NOT RESET AND NOT command_FSM_FFd3 AND 
	NOT command_FSM_FFd2 AND NOT busy AND NOT MODE_0));

FDCPE_command_FSM_FFd2: FDCPE port map (command_FSM_FFd2,command_FSM_FFd2_D,CLK_bis,'0','0');
command_FSM_FFd2_D <= ((NOT RESET AND command_FSM_FFd2)
	OR (LOAD AND NOT RESET AND NOT command_FSM_FFd3 AND 
	NOT command_FSM_FFd1 AND NOT busy AND MODE_0));

FDCPE_command_FSM_FFd3: FDCPE port map (command_FSM_FFd3,command_FSM_FFd3_D,CLK_bis,'0','0');
command_FSM_FFd3_D <= ((NOT RESET AND command_FSM_FFd3)
	OR (LOAD AND NOT MODE_1 AND NOT RESET AND NOT command_FSM_FFd1 AND 
	NOT command_FSM_FFd2 AND NOT busy));

FTCPE_compteur_FSM_FFd2: FTCPE port map (compteur_FSM_FFd2,compteur_FSM_FFd2_T,CLK_ter,'0','0');
compteur_FSM_FFd2_T <= ((newcommand AND compteur_FSM_FFd2)
	OR (NOT command_FSM_FFd3 AND NOT command_FSM_FFd1 AND 
	NOT command_FSM_FFd2 AND NOT compteur_FSM_FFd3 AND compteur_FSM_FFd2)
	OR (NOT newcommand AND NOT command_FSM_FFd3 AND NOT command_FSM_FFd1 AND 
	NOT command_FSM_FFd2 AND compteur_FSM_FFd3 AND NOT compteur_FSM_FFd2));

FDCPE_compteur_FSM_FFd3: FDCPE port map (compteur_FSM_FFd3,compteur_FSM_FFd3_D,CLK_ter,'0','0');
compteur_FSM_FFd3_D <= ((NOT newcommand AND command_FSM_FFd3 AND 
	compteur_FSM_FFd3)
	OR (NOT newcommand AND command_FSM_FFd1 AND 
	compteur_FSM_FFd3)
	OR (NOT newcommand AND NOT command_FSM_FFd3 AND NOT command_FSM_FFd1 AND 
	compteur_FSM_FFd4)
	OR (NOT newcommand AND NOT command_FSM_FFd3 AND command_FSM_FFd2 AND 
	compteur_FSM_FFd4));

FDCPE_compteur_FSM_FFd4: FDCPE port map (compteur_FSM_FFd4,compteur_FSM_FFd4_D,CLK_ter,'0','0');
compteur_FSM_FFd4_D <= (NOT newcommand AND compteur_FSM_FFd5);

FDCPE_compteur_FSM_FFd5: FDCPE port map (compteur_FSM_FFd5,newcommand,CLK_ter,'0','0');

FDCPE_newcommand: FDCPE port map (newcommand,newcommand_D,CLK_bis,'0','0');
newcommand_D <= ((RESET)
	OR (newcommand AND NOT compteur_FSM_FFd5)
	OR (LOAD AND NOT command_FSM_FFd3 AND NOT command_FSM_FFd1 AND 
	NOT command_FSM_FFd2 AND NOT busy));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-5-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5         XC9572XL-5-VQ44     29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 KPR                           
  2 KPR                              24 TDO                           
  3 KPR                              25 GND                           
  4 GND                              26 VCC                           
  5 KPR                              27 KPR                           
  6 KPR                              28 KPR                           
  7 KPR                              29 KPR                           
  8 KPR                              30 K1                            
  9 TDI                              31 K2                            
 10 TMS                              32 K3                            
 11 TCK                              33 K4                            
 12 KPR                              34 K5                            
 13 KPR                              35 VCC                           
 14 RESET                            36 ACK                           
 15 VCC                              37 KPR                           
 16 MODE_0                           38 KPR                           
 17 GND                              39 KPR                           
 18 MODE_1                           40 KPR                           
 19 LOAD                             41 KPR                           
 20 KPR                              42 KPR                           
 21 KPR                              43 CLK                           
 22 KPR                              44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-5-VQ44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
