$date
   Sun Apr 13 16:51:06 2025
$end

$version
  2024.2.0
  $dumpfile ("fsm.vcd") 
$end

$timescale
  1ps
$end

$scope module testbench $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 1 # key_valid $end
$var reg 4 $ key_in [3:0] $end
$var wire 1 % unlocked $end
$var wire 2 & state [1:0] $end
$scope module uut $end
$var wire 1 ' clk $end
$var wire 1 ( reset $end
$var wire 4 ) key_in [3:0] $end
$var wire 1 * key_valid $end
$var reg 1 + unlocked $end
$var wire 2 & state [1:0] $end
$var reg 2 , current_state [1:0] $end
$var reg 2 - next_state [1:0] $end
$var reg 2 . count [1:0] $end
$var reg 1 / match $end
$upscope $end
$scope task send_key $end
$var reg 4 0 key [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
0!
1"
0#
b0 $
0%
b0 &
0'
1(
b0 )
0*
0+
b0 ,
b0 -
b0 .
0/
bx 0
$end

#5000
1!
1'

#10000
0!
0"
1#
b1 $
0'
0(
b1 )
1*
b1 -
b1 0

#15000
1!
b1 &
1'
b1 ,

#20000
0!
0#
0'
0*

#25000
1!
1'

#30000
0!
1#
b10 $
0'
b10 )
1*
b10 0

#35000
1!
1'
b1 .

#40000
0!
0#
0'
0*

#45000
1!
1'

#50000
0!
1#
b11 $
0'
b11 )
1*
b11 0

#55000
1!
1'
b10 .

#60000
0!
0#
0'
0*

#65000
1!
1'

#70000
0!
1#
b100 $
0'
b100 )
1*
b100 0

#75000
1!
1'
b11 .

#80000
0!
0#
0'
0*

#85000
1!
1'

#90000
0!
0'

#95000
1!
1'

#100000
0!
0'

#105000
1!
1'

#110000
0!
0'

#115000
1!
1'

#120000
0!
0'

#125000
1!
1'
