Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat May  1 01:58:04 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -file ./report/fn1_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (170)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (170)
--------------------------------
 There are 170 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.665        0.000                      0                 1917        0.100        0.000                      0                 1917        4.020        0.000                       0                  1152  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.665        0.000                      0                 1917        0.100        0.000                      0                 1917        4.020        0.000                       0                  1152  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_ln13_reg_352_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.313ns  (logic 5.291ns (56.813%)  route 4.022ns (43.187%))
  Logic Levels:           20  (CARRY4=15 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1151, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y54         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_ln13_reg_352_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_ln13_reg_352_reg[0]/Q
                         net (fo=28, routed)          0.571     2.000    bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/Q[0]
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.656 r  bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.656    bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p_reg[3]_i_1_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.770 r  bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.770    bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p_reg[5]_i_2_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p_reg[18]_i_26/CO[3]
                         net (fo=1, routed)           0.000     2.884    bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p_reg[18]_i_26_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.998    bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p_reg[18]_i_25_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p_reg[26]_i_38/CO[3]
                         net (fo=1, routed)           0.000     3.112    bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p_reg[26]_i_38_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.446 r  bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p_reg[30]_i_38/O[1]
                         net (fo=2, routed)           0.588     4.034    bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p_reg[30]_i_38_n_6
    SLICE_X39Y58         LUT3 (Prop_lut3_I1_O)        0.332     4.366 r  bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p[26]_i_26/O
                         net (fo=2, routed)           0.690     5.056    bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p[26]_i_26_n_0
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.327     5.383 r  bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p[26]_i_30/O
                         net (fo=1, routed)           0.000     5.383    bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p[26]_i_30_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.784 r  bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p_reg[26]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.784    bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p_reg[26]_i_14_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.118 r  bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p_reg[30]_i_14/O[1]
                         net (fo=3, routed)           0.754     6.871    bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p_reg[30]_i_14_n_6
    SLICE_X36Y62         LUT3 (Prop_lut3_I1_O)        0.303     7.174 r  bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p[26]_i_11/O
                         net (fo=2, routed)           0.862     8.037    bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p[26]_i_11_n_0
    SLICE_X36Y62         LUT5 (Prop_lut5_I1_O)        0.150     8.187 r  bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p[26]_i_2/O
                         net (fo=2, routed)           0.557     8.744    bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p[26]_i_2_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I0_O)        0.348     9.092 r  bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p[26]_i_6/O
                         net (fo=1, routed)           0.000     9.092    bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p[26]_i_6_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.493 r  bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.493    bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p_reg[26]_i_1_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.607    bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p_reg[30]_i_1_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.721    bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p_reg[34]_i_1_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.835    bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p_reg[38]_i_1_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.949    bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p_reg[42]_i_1_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.063    bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p_reg[46]_i_1_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.286 r  bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p_reg[47]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.286    bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/tmp_product[47]
    SLICE_X37Y65         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1151, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/ap_clk
    SLICE_X37Y65         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p_reg[47]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X37Y65         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/mul_32ns_17ns_48_2_1_U4/fn1_mul_32ns_17ns_48_2_1_Multiplier_1_U/p_reg[47]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                         -10.286    
  -------------------------------------------------------------------
                         slack                                  0.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_16ns_64s_64_5_1_U1/fn1_mul_16ns_64s_64_5_1_Multiplier_0_U/buff1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_16ns_64s_64_5_1_U1/fn1_mul_16ns_64s_64_5_1_Multiplier_0_U/buff2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1151, unset)         0.410     0.410    bd_0_i/hls_inst/inst/mul_16ns_64s_64_5_1_U1/fn1_mul_16ns_64s_64_5_1_Multiplier_0_U/ap_clk
    SLICE_X35Y78         FDRE                                         r  bd_0_i/hls_inst/inst/mul_16ns_64s_64_5_1_U1/fn1_mul_16ns_64s_64_5_1_Multiplier_0_U/buff1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_16ns_64s_64_5_1_U1/fn1_mul_16ns_64s_64_5_1_Multiplier_0_U/buff1_reg[16]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/mul_16ns_64s_64_5_1_U1/fn1_mul_16ns_64s_64_5_1_Multiplier_0_U/buff1_reg_n_0_[16]
    SLICE_X35Y78         FDRE                                         r  bd_0_i/hls_inst/inst/mul_16ns_64s_64_5_1_U1/fn1_mul_16ns_64s_64_5_1_Multiplier_0_U/buff2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1151, unset)         0.432     0.432    bd_0_i/hls_inst/inst/mul_16ns_64s_64_5_1_U1/fn1_mul_16ns_64s_64_5_1_Multiplier_0_U/ap_clk
    SLICE_X35Y78         FDRE                                         r  bd_0_i/hls_inst/inst/mul_16ns_64s_64_5_1_U1/fn1_mul_16ns_64s_64_5_1_Multiplier_0_U/buff2_reg[16]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y78         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/mul_16ns_64s_64_5_1_U1/fn1_mul_16ns_64s_64_5_1_Multiplier_0_U/buff2_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y22   bd_0_i/hls_inst/inst/mul_48ns_50ns_85_5_1_U5/fn1_mul_48ns_50ns_85_5_1_Multiplier_2_U/buff0_reg__0/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y68  bd_0_i/hls_inst/inst/udiv_32ns_64ns_32_36_seq_1_U2/fn1_udiv_32ns_64ns_32_36_seq_1_div_U/fn1_udiv_32ns_64ns_32_36_seq_1_div_u_0/r_stage_reg[30]_srl30___udiv_64ns_9ns_8_68_seq_1_U3_fn1_udiv_64ns_9ns_8_68_seq_1_div_U_fn1_udiv_64ns_9ns_8_68_seq_1_div_u_0_r_stage_reg_r_28/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y68  bd_0_i/hls_inst/inst/udiv_32ns_64ns_32_36_seq_1_U2/fn1_udiv_32ns_64ns_32_36_seq_1_div_U/fn1_udiv_32ns_64ns_32_36_seq_1_div_u_0/r_stage_reg[30]_srl30___udiv_64ns_9ns_8_68_seq_1_U3_fn1_udiv_64ns_9ns_8_68_seq_1_div_U_fn1_udiv_64ns_9ns_8_68_seq_1_div_u_0_r_stage_reg_r_28/CLK



