Release 10.1 - xst K.31 (nt64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to Z:/trigger/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Parameter xsthdpdir set to Z:/trigger/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Reading design: TrgMonData.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TrgMonData.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TrgMonData"
Output Format                      : NGC
Target Device                      : xc2v3000-6-fg676

---- Source Options
Top Module Name                    : TrgMonData
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : TrgMonData.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "/../TrgMonData/TrgMonData.v" in library work
Module <TrgMonData> compiled
No errors in compilation
Analysis of file <"TrgMonData.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <TrgMonData> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <TrgMonData>.
WARNING:Xst:883 - "/../TrgMonData/TrgMonData.v" line 98: Ignored duplicate item in case statement. 
WARNING:Xst:883 - "/../TrgMonData/TrgMonData.v" line 99: Ignored duplicate item in case statement. 
Module <TrgMonData> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <TrgMonData>.
    Related source file is "/../TrgMonData/TrgMonData.v".
WARNING:Xst:647 - Input <ctrl_reg_in<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hit_monit_fix_sel_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cmd_reg_in<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hit_ab_sel_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hit_mask_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <mon_data_reg>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <TrgMonData> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 16-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '2v3000.nph' in environment C:\Xilinx\10.1\ISE.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TrgMonData> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TrgMonData, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TrgMonData.ngr
Top Level Output File Name         : TrgMonData
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 619

Cell Usage :
# BELS                             : 427
#      INV                         : 1
#      LUT2                        : 17
#      LUT3                        : 40
#      LUT4                        : 369
# FlipFlops/Latches                : 16
#      FDCE                        : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 554
#      IBUF                        : 538
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v3000fg676-6 

 Number of Slices:                      245  out of  14336     1%  
 Number of Slice Flip Flops:             16  out of  28672     0%  
 Number of 4 input LUTs:                427  out of  28672     1%  
 Number of IOs:                         619
 Number of bonded IOBs:                 555  out of    484   114% (*) 
 Number of GCLKs:                         1  out of     16     6%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_in                             | BUFGP                  | 16    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst_in_N_inv(rst_in_N_inv1_INV_0:O)| NONE(mon_data_reg_14)  | 16    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 1.635ns (Maximum Frequency: 611.808MHz)
   Minimum input arrival time before clock: 8.901ns
   Maximum output required time after clock: 4.711ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in'
  Clock period: 1.635ns (frequency: 611.808MHz)
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               1.635ns (Levels of Logic = 1)
  Source:            mon_data_reg_0 (FF)
  Destination:       mon_data_reg_0 (FF)
  Source Clock:      clk_in rising
  Destination Clock: clk_in rising

  Data Path: mon_data_reg_0 to mon_data_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.449   0.546  mon_data_reg_0 (mon_data_reg_0)
     LUT3:I2->O            1   0.347   0.000  mon_data_reg_mux0000<0>2341 (mon_data_reg_mux0000<0>)
     FDCE:D                    0.293          mon_data_reg_0
    ----------------------------------------
    Total                      1.635ns (1.089ns logic, 0.546ns route)
                                       (66.6% logic, 33.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_in'
  Total number of paths / destination ports: 3888 / 32
-------------------------------------------------------------------------
Offset:              8.901ns (Levels of Logic = 9)
  Source:            rd_addr_in<3> (PAD)
  Destination:       mon_data_reg_0 (FF)
  Destination Clock: clk_in rising

  Data Path: rd_addr_in<3> to mon_data_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.653   0.811  rd_addr_in_3_IBUF (rd_addr_in_3_IBUF)
     LUT3:I0->O            6   0.347   0.812  mon_data_reg_or000011 (N20)
     LUT4:I0->O           16   0.347   0.964  mon_data_reg_cmp_eq00031 (mon_data_reg_cmp_eq0003)
     LUT4:I0->O            1   0.347   0.608  mon_data_reg_mux0000<9>164 (mon_data_reg_mux0000<9>164)
     LUT4:I0->O            1   0.347   0.548  mon_data_reg_mux0000<9>190_SW0 (N41)
     LUT4:I1->O            1   0.347   0.414  mon_data_reg_mux0000<9>190 (mon_data_reg_mux0000<9>190)
     LUT4:I3->O            1   0.347   0.414  mon_data_reg_mux0000<9>202 (mon_data_reg_mux0000<9>202)
     LUT4:I3->O            1   0.347   0.607  mon_data_reg_mux0000<9>224 (mon_data_reg_mux0000<9>224)
     LUT3:I0->O            1   0.347   0.000  mon_data_reg_mux0000<9>234 (mon_data_reg_mux0000<9>)
     FDCE:D                    0.293          mon_data_reg_9
    ----------------------------------------
    Total                      8.901ns (3.722ns logic, 5.179ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_in'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.711ns (Levels of Logic = 1)
  Source:            mon_data_reg_15 (FF)
  Destination:       mon_data_out<15> (PAD)
  Source Clock:      clk_in rising

  Data Path: mon_data_reg_15 to mon_data_out<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.449   0.518  mon_data_reg_15 (mon_data_reg_15)
     OBUF:I->O                 3.743          mon_data_out_15_OBUF (mon_data_out<15>)
    ----------------------------------------
    Total                      4.711ns (4.192ns logic, 0.518ns route)
                                       (89.0% logic, 11.0% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.27 secs
 
--> 

Total memory usage is 283616 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    0 (   0 filtered)

