{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 05 17:05:48 2014 " "Info: Processing started: Mon May 05 17:05:48 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DDS_sin -c DDS_sin " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DDS_sin -c DDS_sin" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DDS_sin EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"DDS_sin\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 19 " "Warning: No exact pin location assignment(s) for 10 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[0\] " "Info: Pin sin_data\[0\] not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { sin_data[0] } } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 32 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[1\] " "Info: Pin sin_data\[1\] not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { sin_data[1] } } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 32 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[2\] " "Info: Pin sin_data\[2\] not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { sin_data[2] } } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 32 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[3\] " "Info: Pin sin_data\[3\] not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { sin_data[3] } } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 32 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[4\] " "Info: Pin sin_data\[4\] not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { sin_data[4] } } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 32 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[5\] " "Info: Pin sin_data\[5\] not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { sin_data[5] } } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 32 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[6\] " "Info: Pin sin_data\[6\] not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { sin_data[6] } } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 32 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[7\] " "Info: Pin sin_data\[7\] not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { sin_data[7] } } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 32 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[8\] " "Info: Pin sin_data\[8\] not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { sin_data[8] } } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 32 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[9\] " "Info: Pin sin_data\[9\] not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { sin_data[9] } } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 32 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TLC5615:U5\|sclk " "Info: Destination node TLC5615:U5\|sclk" {  } { { "TLC615.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/TLC615.v" 27 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { TLC5615:U5|sclk } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:u8\|key_out " "Info: Destination node key:u8\|key_out" {  } { { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 16 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u8|key_out } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:u6\|key_out " "Info: Destination node key:u6\|key_out" {  } { { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 16 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u6|key_out } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:u9\|key_out " "Info: Destination node key:u9\|key_out" {  } { { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 16 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u9|key_out } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:u7\|key_out " "Info: Destination node key:u7\|key_out" {  } { { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 16 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u7|key_out } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { clk } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key:u7\|key_out  " "Info: Automatically promoted node key:u7\|key_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:u7\|Selector0~1 " "Info: Destination node key:u7\|Selector0~1" {  } { { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 33 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u7|Selector0~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 16 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u7|key_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TLC5615:U5\|sclk  " "Info: Automatically promoted node TLC5615:U5\|sclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TLC5615:U5\|sclk~0 " "Info: Destination node TLC5615:U5\|sclk~0" {  } { { "TLC615.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/TLC615.v" 27 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { TLC5615:U5|sclk~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sclk " "Info: Destination node sclk" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { sclk } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "sclk" } } } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 31 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "TLC615.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/TLC615.v" 27 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { TLC5615:U5|sclk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key:u9\|key_out  " "Info: Automatically promoted node key:u9\|key_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:u9\|Selector0~1 " "Info: Destination node key:u9\|Selector0~1" {  } { { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 33 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u9|Selector0~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 16 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u9|key_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key:u8\|key_out  " "Info: Automatically promoted node key:u8\|key_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:u8\|Selector0~1 " "Info: Destination node key:u8\|Selector0~1" {  } { { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 33 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u8|Selector0~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 16 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u8|key_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key:u6\|key_out  " "Info: Automatically promoted node key:u6\|key_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:u6\|Selector0~1 " "Info: Destination node key:u6\|Selector0~1" {  } { { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 33 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u6|Selector0~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "key.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v" 16 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u6|key_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|clr_reg  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|clr_reg~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|clr_reg~_wirecell" {  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|clr_reg~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|clr_reg" } } } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|clr_reg } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 3.3V 0 10 0 " "Info: Number of I/O pins in group: 10 (unused VREF, 3.3V VCCIO, 0 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 7 16 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 21 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  21 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 7 17 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "memory DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|altsyncram_t192:altsyncram1\|ram_block3a1~porta_address_reg8 register TLC5615:U5\|din_reg\[0\] -53.451 ns " "Info: Slack time is -53.451 ns between source memory \"DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|altsyncram_t192:altsyncram1\|ram_block3a1~porta_address_reg8\" and destination register \"TLC5615:U5\|din_reg\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.611 ns + Largest memory register " "Info: + Largest memory to register requirement is 0.611 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 348 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 348; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns TLC5615:U5\|din_reg\[0\] 3 REG Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'TLC5615:U5\|din_reg\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl TLC5615:U5|din_reg[0] } "NODE_NAME" } } { "TLC615.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/TLC615.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 348 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 348; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns TLC5615:U5\|din_reg\[0\] 3 REG Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'TLC5615:U5\|din_reg\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl TLC5615:U5|din_reg[0] } "NODE_NAME" } } { "TLC615.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/TLC615.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.663 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 348 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 348; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.835 ns) 2.663 ns DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|altsyncram_t192:altsyncram1\|ram_block3a1~porta_address_reg8 3 MEM Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.835 ns) = 2.663 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|altsyncram_t192:altsyncram1\|ram_block3a1~porta_address_reg8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { clk~clkctrl DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg8 } "NODE_NAME" } } { "db/altsyncram_t192.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/altsyncram_t192.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.689 ns ( 63.42 % ) " "Info: Total cell delay = 1.689 ns ( 63.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 36.58 % ) " "Info: Total interconnect delay = 0.974 ns ( 36.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.663 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 348 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 348; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.835 ns) 2.663 ns DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|altsyncram_t192:altsyncram1\|ram_block3a1~porta_address_reg8 3 MEM Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.835 ns) = 2.663 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|altsyncram_t192:altsyncram1\|ram_block3a1~porta_address_reg8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { clk~clkctrl DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg8 } "NODE_NAME" } } { "db/altsyncram_t192.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/altsyncram_t192.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.689 ns ( 63.42 % ) " "Info: Total cell delay = 1.689 ns ( 63.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 36.58 % ) " "Info: Total interconnect delay = 0.974 ns ( 36.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "DDS_top.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 25 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns   " "Info:   Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_t192.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/altsyncram_t192.tdf" 70 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "TLC615.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/TLC615.v" 57 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "54.062 ns - Longest memory register " "Info: - Longest memory to register delay is 54.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|altsyncram_t192:altsyncram1\|ram_block3a1~porta_address_reg8 1 MEM Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|altsyncram_t192:altsyncram1\|ram_block3a1~porta_address_reg8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg8 } "NODE_NAME" } } { "db/altsyncram_t192.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/altsyncram_t192.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|altsyncram_t192:altsyncram1\|q_a\[1\] 2 MEM Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|altsyncram_t192:altsyncram1\|q_a\[1\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg8 DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|q_a[1] } "NODE_NAME" } } { "db/altsyncram_t192.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/altsyncram_t192.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.581 ns) + CELL(0.651 ns) 5.993 ns DDS:u4\|Mux8~0 3 COMB Unassigned 1 " "Info: 3: + IC(1.581 ns) + CELL(0.651 ns) = 5.993 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|Mux8~0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.232 ns" { DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|q_a[1] DDS:u4|Mux8~0 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 6.804 ns DDS:u4\|Mux8~1 4 COMB Unassigned 5 " "Info: 4: + IC(0.605 ns) + CELL(0.206 ns) = 6.804 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'DDS:u4\|Mux8~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { DDS:u4|Mux8~0 DDS:u4|Mux8~1 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.206 ns) 8.331 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|le3a\[2\] 5 COMB Unassigned 2 " "Info: 5: + IC(1.321 ns) + CELL(0.206 ns) = 8.331 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|le3a\[2\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { DDS:u4|Mux8~1 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|le3a[2] } "NODE_NAME" } } { "db/mult_gt01.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/mult_gt01.tdf" 40 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.596 ns) 9.532 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~34 6 COMB Unassigned 2 " "Info: 6: + IC(0.605 ns) + CELL(0.596 ns) = 9.532 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~34'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.201 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|le3a[2] DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.618 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~36 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 9.618 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~36'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~34 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~36 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.704 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~38 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 9.704 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~38'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~36 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.790 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~40 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 9.790 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~40'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~38 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~40 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.876 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~42 10 COMB Unassigned 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 9.876 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~42'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~40 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.962 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~44 11 COMB Unassigned 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 9.962 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~44'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~42 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~44 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.048 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~46 12 COMB Unassigned 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 10.048 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~46'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~44 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.134 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~48 13 COMB Unassigned 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 10.134 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~48'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~46 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~48 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.220 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~50 14 COMB Unassigned 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 10.220 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~50'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~48 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 10.726 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~51 15 COMB Unassigned 2 " "Info: 15: + IC(0.000 ns) + CELL(0.506 ns) = 10.726 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~51'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~50 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~51 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.596 ns) 12.234 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~62 16 COMB Unassigned 2 " "Info: 16: + IC(0.912 ns) + CELL(0.596 ns) = 12.234 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~62'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~51 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 12.740 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~63 17 COMB Unassigned 4 " "Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 12.740 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~63'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~62 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~63 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.621 ns) 14.612 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[2\]~3 18 COMB Unassigned 2 " "Info: 18: + IC(1.251 ns) + CELL(0.621 ns) = 14.612 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~63 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 14.698 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[3\]~5 19 COMB Unassigned 1 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 14.698 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 14.784 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[4\]~7 20 COMB Unassigned 1 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 14.784 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 15.290 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[5\]~8 21 COMB Unassigned 10 " "Info: 21: + IC(0.000 ns) + CELL(0.506 ns) = 15.290 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.624 ns) 16.774 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[22\]~102 22 COMB Unassigned 2 " "Info: 22: + IC(0.860 ns) + CELL(0.624 ns) = 16.774 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[22\]~102'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[22]~102 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.621 ns) 18.646 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_5_result_int\[3\]~5 23 COMB Unassigned 1 " "Info: 23: + IC(1.251 ns) + CELL(0.621 ns) = 18.646 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[22]~102 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.732 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_5_result_int\[4\]~7 24 COMB Unassigned 1 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 18.732 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 19.238 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_5_result_int\[5\]~8 25 COMB Unassigned 12 " "Info: 25: + IC(0.000 ns) + CELL(0.506 ns) = 19.238 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.702 ns) + CELL(0.206 ns) 21.146 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[27\]~255 26 COMB Unassigned 3 " "Info: 26: + IC(1.702 ns) + CELL(0.206 ns) = 21.146 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[27\]~255'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[27]~255 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.621 ns) 23.070 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_6_result_int\[3\]~5 27 COMB Unassigned 1 " "Info: 27: + IC(1.303 ns) + CELL(0.621 ns) = 23.070 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[27]~255 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 23.156 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_6_result_int\[4\]~7 28 COMB Unassigned 1 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 23.156 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 23.662 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_6_result_int\[5\]~8 29 COMB Unassigned 12 " "Info: 29: + IC(0.000 ns) + CELL(0.506 ns) = 23.662 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_6_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.624 ns) 25.198 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[31\]~83 30 COMB Unassigned 2 " "Info: 30: + IC(0.912 ns) + CELL(0.624 ns) = 25.198 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[31\]~83'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[31]~83 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 26.704 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[2\]~3 31 COMB Unassigned 2 " "Info: 31: + IC(0.885 ns) + CELL(0.621 ns) = 26.704 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[31]~83 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 26.790 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[3\]~5 32 COMB Unassigned 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 26.790 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 26.876 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[4\]~7 33 COMB Unassigned 1 " "Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 26.876 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 27.382 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[5\]~8 34 COMB Unassigned 12 " "Info: 34: + IC(0.000 ns) + CELL(0.506 ns) = 27.382 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.206 ns) 28.499 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[37\]~257 35 COMB Unassigned 3 " "Info: 35: + IC(0.911 ns) + CELL(0.206 ns) = 28.499 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[37\]~257'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[37]~257 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 30.005 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[3\]~5 36 COMB Unassigned 1 " "Info: 36: + IC(0.885 ns) + CELL(0.621 ns) = 30.005 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[37]~257 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 30.091 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[4\]~7 37 COMB Unassigned 1 " "Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 30.091 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 30.597 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[5\]~8 38 COMB Unassigned 12 " "Info: 38: + IC(0.000 ns) + CELL(0.506 ns) = 30.597 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.624 ns) 31.714 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[41\]~63 39 COMB Unassigned 2 " "Info: 39: + IC(0.493 ns) + CELL(0.624 ns) = 31.714 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[41\]~63'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[41]~63 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.621 ns) 33.585 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[2\]~3 40 COMB Unassigned 2 " "Info: 40: + IC(1.250 ns) + CELL(0.621 ns) = 33.585 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.871 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[41]~63 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.671 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[3\]~5 41 COMB Unassigned 1 " "Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 33.671 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.757 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[4\]~7 42 COMB Unassigned 1 " "Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 33.757 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 34.263 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[5\]~8 43 COMB Unassigned 12 " "Info: 43: + IC(0.000 ns) + CELL(0.506 ns) = 34.263 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.277 ns) + CELL(0.206 ns) 35.746 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[47\]~259 44 COMB Unassigned 3 " "Info: 44: + IC(1.277 ns) + CELL(0.206 ns) = 35.746 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[47\]~259'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[47]~259 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 37.252 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[3\]~5 45 COMB Unassigned 1 " "Info: 45: + IC(0.885 ns) + CELL(0.621 ns) = 37.252 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[47]~259 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.338 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[4\]~7 46 COMB Unassigned 1 " "Info: 46: + IC(0.000 ns) + CELL(0.086 ns) = 37.338 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 37.844 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[5\]~8 47 COMB Unassigned 12 " "Info: 47: + IC(0.000 ns) + CELL(0.506 ns) = 37.844 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.206 ns) 39.389 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[52\]~260 48 COMB Unassigned 3 " "Info: 48: + IC(1.339 ns) + CELL(0.206 ns) = 39.389 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[52\]~260'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[52]~260 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.621 ns) 41.322 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_11_result_int\[3\]~5 49 COMB Unassigned 1 " "Info: 49: + IC(1.312 ns) + CELL(0.621 ns) = 41.322 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_11_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.933 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[52]~260 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 41.408 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_11_result_int\[4\]~7 50 COMB Unassigned 1 " "Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 41.408 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_11_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 41.914 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_11_result_int\[5\]~8 51 COMB Unassigned 12 " "Info: 51: + IC(0.000 ns) + CELL(0.506 ns) = 41.914 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_11_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.624 ns) 43.459 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[56\]~33 52 COMB Unassigned 2 " "Info: 52: + IC(0.921 ns) + CELL(0.624 ns) = 43.459 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[56\]~33'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[56]~33 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 44.965 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_12_result_int\[2\]~3 53 COMB Unassigned 2 " "Info: 53: + IC(0.885 ns) + CELL(0.621 ns) = 44.965 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_12_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[56]~33 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 45.051 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_12_result_int\[3\]~5 54 COMB Unassigned 1 " "Info: 54: + IC(0.000 ns) + CELL(0.086 ns) = 45.051 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_12_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 45.137 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_12_result_int\[4\]~7 55 COMB Unassigned 1 " "Info: 55: + IC(0.000 ns) + CELL(0.086 ns) = 45.137 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_12_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 45.643 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_12_result_int\[5\]~8 56 COMB Unassigned 12 " "Info: 56: + IC(0.000 ns) + CELL(0.506 ns) = 45.643 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_12_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 46.761 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[62\]~262 57 COMB Unassigned 3 " "Info: 57: + IC(0.912 ns) + CELL(0.206 ns) = 46.761 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[62\]~262'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[62]~262 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.621 ns) 48.632 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_13_result_int\[3\]~5 58 COMB Unassigned 1 " "Info: 58: + IC(1.250 ns) + CELL(0.621 ns) = 48.632 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_13_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.871 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[62]~262 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 48.718 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_13_result_int\[4\]~7 59 COMB Unassigned 1 " "Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 48.718 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_13_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 49.224 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_13_result_int\[5\]~8 60 COMB Unassigned 10 " "Info: 60: + IC(0.000 ns) + CELL(0.506 ns) = 49.224 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_13_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.624 ns) 50.707 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[66\]~13 61 COMB Unassigned 1 " "Info: 61: + IC(0.859 ns) + CELL(0.624 ns) = 50.707 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[66\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[66]~13 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.621 ns) 52.579 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_14_result_int\[2\]~3 62 COMB Unassigned 1 " "Info: 62: + IC(1.251 ns) + CELL(0.621 ns) = 52.579 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_14_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[66]~13 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 52.665 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_14_result_int\[3\]~5 63 COMB Unassigned 1 " "Info: 63: + IC(0.000 ns) + CELL(0.086 ns) = 52.665 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_14_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 52.751 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_14_result_int\[4\]~7 64 COMB Unassigned 1 " "Info: 64: + IC(0.000 ns) + CELL(0.086 ns) = 52.751 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_14_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 53.257 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_14_result_int\[5\]~8 65 COMB Unassigned 2 " "Info: 65: + IC(0.000 ns) + CELL(0.506 ns) = 53.257 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_14_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.537 ns) 53.954 ns TLC5615:U5\|din_reg\[0\]~4 66 COMB Unassigned 1 " "Info: 66: + IC(0.160 ns) + CELL(0.537 ns) = 53.954 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'TLC5615:U5\|din_reg\[0\]~4'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[5]~8 TLC5615:U5|din_reg[0]~4 } "NODE_NAME" } } { "TLC615.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/TLC615.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 54.062 ns TLC5615:U5\|din_reg\[0\] 67 REG Unassigned 1 " "Info: 67: + IC(0.000 ns) + CELL(0.108 ns) = 54.062 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'TLC5615:U5\|din_reg\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { TLC5615:U5|din_reg[0]~4 TLC5615:U5|din_reg[0] } "NODE_NAME" } } { "TLC615.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/TLC615.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "26.284 ns ( 48.62 % ) " "Info: Total cell delay = 26.284 ns ( 48.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "27.778 ns ( 51.38 % ) " "Info: Total interconnect delay = 27.778 ns ( 51.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "54.062 ns" { DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg8 DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|q_a[1] DDS:u4|Mux8~0 DDS:u4|Mux8~1 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|le3a[2] DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~34 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~36 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~38 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~40 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~42 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~44 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~46 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~48 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~50 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~51 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~62 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~63 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[22]~102 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[27]~255 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[31]~83 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[37]~257 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[41]~63 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[47]~259 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[52]~260 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[56]~33 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[62]~262 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[66]~13 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[5]~8 TLC5615:U5|din_reg[0]~4 TLC5615:U5|din_reg[0] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "54.062 ns" { DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg8 DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|q_a[1] DDS:u4|Mux8~0 DDS:u4|Mux8~1 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|le3a[2] DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~34 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~36 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~38 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~40 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~42 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~44 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~46 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~48 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~50 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~51 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~62 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~63 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[22]~102 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[27]~255 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[31]~83 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[37]~257 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[41]~63 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[47]~259 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[52]~260 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[56]~33 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[62]~262 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[66]~13 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[5]~8 TLC5615:U5|din_reg[0]~4 TLC5615:U5|din_reg[0] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "54.062 ns memory register " "Info: Estimated most critical path is memory to register delay of 54.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|altsyncram_t192:altsyncram1\|ram_block3a1~porta_address_reg8 1 MEM M4K_X11_Y8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y8; Fanout = 1; MEM Node = 'DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|altsyncram_t192:altsyncram1\|ram_block3a1~porta_address_reg8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg8 } "NODE_NAME" } } { "db/altsyncram_t192.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/altsyncram_t192.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|altsyncram_t192:altsyncram1\|q_a\[1\] 2 MEM M4K_X11_Y8 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X11_Y8; Fanout = 1; MEM Node = 'DDS:u4\|sin_rom:u3\|altsyncram:altsyncram_component\|altsyncram_mo91:auto_generated\|altsyncram_t192:altsyncram1\|q_a\[1\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg8 DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|q_a[1] } "NODE_NAME" } } { "db/altsyncram_t192.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/altsyncram_t192.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.581 ns) + CELL(0.651 ns) 5.993 ns DDS:u4\|Mux8~0 3 COMB LAB_X17_Y9 1 " "Info: 3: + IC(1.581 ns) + CELL(0.651 ns) = 5.993 ns; Loc. = LAB_X17_Y9; Fanout = 1; COMB Node = 'DDS:u4\|Mux8~0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.232 ns" { DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|q_a[1] DDS:u4|Mux8~0 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 6.804 ns DDS:u4\|Mux8~1 4 COMB LAB_X17_Y9 5 " "Info: 4: + IC(0.605 ns) + CELL(0.206 ns) = 6.804 ns; Loc. = LAB_X17_Y9; Fanout = 5; COMB Node = 'DDS:u4\|Mux8~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { DDS:u4|Mux8~0 DDS:u4|Mux8~1 } "NODE_NAME" } } { "DDS.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.206 ns) 8.331 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|le3a\[2\] 5 COMB LAB_X18_Y10 2 " "Info: 5: + IC(1.321 ns) + CELL(0.206 ns) = 8.331 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|le3a\[2\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { DDS:u4|Mux8~1 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|le3a[2] } "NODE_NAME" } } { "db/mult_gt01.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/mult_gt01.tdf" 40 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.596 ns) 9.532 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~34 6 COMB LAB_X18_Y10 2 " "Info: 6: + IC(0.605 ns) + CELL(0.596 ns) = 9.532 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~34'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.201 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|le3a[2] DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.618 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~36 7 COMB LAB_X18_Y10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 9.618 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~36'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~34 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~36 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.704 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~38 8 COMB LAB_X18_Y10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 9.704 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~38'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~36 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.790 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~40 9 COMB LAB_X18_Y10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 9.790 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~40'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~38 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~40 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.876 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~42 10 COMB LAB_X18_Y10 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 9.876 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~42'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~40 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.962 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~44 11 COMB LAB_X18_Y10 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 9.962 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~44'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~42 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~44 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.048 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~46 12 COMB LAB_X18_Y10 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 10.048 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~46'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~44 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.134 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~48 13 COMB LAB_X18_Y10 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 10.134 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~48'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~46 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~48 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.220 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~50 14 COMB LAB_X18_Y10 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 10.220 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~50'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~48 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 10.726 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~51 15 COMB LAB_X18_Y10 2 " "Info: 15: + IC(0.000 ns) + CELL(0.506 ns) = 10.726 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~51'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~50 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~51 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.596 ns) 12.234 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~62 16 COMB LAB_X19_Y10 2 " "Info: 16: + IC(0.912 ns) + CELL(0.596 ns) = 12.234 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~62'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~51 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 12.740 ns DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~63 17 COMB LAB_X19_Y10 4 " "Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 12.740 ns; Loc. = LAB_X19_Y10; Fanout = 4; COMB Node = 'DDS:u4\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~63'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~62 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~63 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.621 ns) 14.612 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[2\]~3 18 COMB LAB_X22_Y10 2 " "Info: 18: + IC(1.251 ns) + CELL(0.621 ns) = 14.612 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~63 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 14.698 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[3\]~5 19 COMB LAB_X22_Y10 1 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 14.698 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 14.784 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[4\]~7 20 COMB LAB_X22_Y10 1 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 14.784 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 15.290 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[5\]~8 21 COMB LAB_X22_Y10 10 " "Info: 21: + IC(0.000 ns) + CELL(0.506 ns) = 15.290 ns; Loc. = LAB_X22_Y10; Fanout = 10; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.624 ns) 16.774 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[22\]~102 22 COMB LAB_X19_Y10 2 " "Info: 22: + IC(0.860 ns) + CELL(0.624 ns) = 16.774 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[22\]~102'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[22]~102 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.621 ns) 18.646 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_5_result_int\[3\]~5 23 COMB LAB_X22_Y10 1 " "Info: 23: + IC(1.251 ns) + CELL(0.621 ns) = 18.646 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[22]~102 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.732 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_5_result_int\[4\]~7 24 COMB LAB_X22_Y10 1 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 18.732 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 19.238 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_5_result_int\[5\]~8 25 COMB LAB_X22_Y10 12 " "Info: 25: + IC(0.000 ns) + CELL(0.506 ns) = 19.238 ns; Loc. = LAB_X22_Y10; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.702 ns) + CELL(0.206 ns) 21.146 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[27\]~255 26 COMB LAB_X26_Y12 3 " "Info: 26: + IC(1.702 ns) + CELL(0.206 ns) = 21.146 ns; Loc. = LAB_X26_Y12; Fanout = 3; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[27\]~255'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[27]~255 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.621 ns) 23.070 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_6_result_int\[3\]~5 27 COMB LAB_X26_Y10 1 " "Info: 27: + IC(1.303 ns) + CELL(0.621 ns) = 23.070 ns; Loc. = LAB_X26_Y10; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[27]~255 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 23.156 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_6_result_int\[4\]~7 28 COMB LAB_X26_Y10 1 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 23.156 ns; Loc. = LAB_X26_Y10; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 23.662 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_6_result_int\[5\]~8 29 COMB LAB_X26_Y10 12 " "Info: 29: + IC(0.000 ns) + CELL(0.506 ns) = 23.662 ns; Loc. = LAB_X26_Y10; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_6_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.624 ns) 25.198 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[31\]~83 30 COMB LAB_X26_Y12 2 " "Info: 30: + IC(0.912 ns) + CELL(0.624 ns) = 25.198 ns; Loc. = LAB_X26_Y12; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[31\]~83'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[31]~83 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 26.704 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[2\]~3 31 COMB LAB_X27_Y12 2 " "Info: 31: + IC(0.885 ns) + CELL(0.621 ns) = 26.704 ns; Loc. = LAB_X27_Y12; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[31]~83 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 26.790 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[3\]~5 32 COMB LAB_X27_Y12 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 26.790 ns; Loc. = LAB_X27_Y12; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 26.876 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[4\]~7 33 COMB LAB_X27_Y12 1 " "Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 26.876 ns; Loc. = LAB_X27_Y12; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 27.382 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[5\]~8 34 COMB LAB_X27_Y12 12 " "Info: 34: + IC(0.000 ns) + CELL(0.506 ns) = 27.382 ns; Loc. = LAB_X27_Y12; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.206 ns) 28.499 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[37\]~257 35 COMB LAB_X26_Y12 3 " "Info: 35: + IC(0.911 ns) + CELL(0.206 ns) = 28.499 ns; Loc. = LAB_X26_Y12; Fanout = 3; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[37\]~257'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[37]~257 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 30.005 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[3\]~5 36 COMB LAB_X27_Y12 1 " "Info: 36: + IC(0.885 ns) + CELL(0.621 ns) = 30.005 ns; Loc. = LAB_X27_Y12; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[37]~257 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 30.091 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[4\]~7 37 COMB LAB_X27_Y12 1 " "Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 30.091 ns; Loc. = LAB_X27_Y12; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 30.597 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[5\]~8 38 COMB LAB_X27_Y12 12 " "Info: 38: + IC(0.000 ns) + CELL(0.506 ns) = 30.597 ns; Loc. = LAB_X27_Y12; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.624 ns) 31.714 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[41\]~63 39 COMB LAB_X26_Y12 2 " "Info: 39: + IC(0.493 ns) + CELL(0.624 ns) = 31.714 ns; Loc. = LAB_X26_Y12; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[41\]~63'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[41]~63 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.621 ns) 33.585 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[2\]~3 40 COMB LAB_X24_Y12 2 " "Info: 40: + IC(1.250 ns) + CELL(0.621 ns) = 33.585 ns; Loc. = LAB_X24_Y12; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.871 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[41]~63 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.671 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[3\]~5 41 COMB LAB_X24_Y12 1 " "Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 33.671 ns; Loc. = LAB_X24_Y12; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.757 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[4\]~7 42 COMB LAB_X24_Y12 1 " "Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 33.757 ns; Loc. = LAB_X24_Y12; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 34.263 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[5\]~8 43 COMB LAB_X24_Y12 12 " "Info: 43: + IC(0.000 ns) + CELL(0.506 ns) = 34.263 ns; Loc. = LAB_X24_Y12; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.277 ns) + CELL(0.206 ns) 35.746 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[47\]~259 44 COMB LAB_X26_Y12 3 " "Info: 44: + IC(1.277 ns) + CELL(0.206 ns) = 35.746 ns; Loc. = LAB_X26_Y12; Fanout = 3; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[47\]~259'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[47]~259 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 37.252 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[3\]~5 45 COMB LAB_X25_Y12 1 " "Info: 45: + IC(0.885 ns) + CELL(0.621 ns) = 37.252 ns; Loc. = LAB_X25_Y12; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[47]~259 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.338 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[4\]~7 46 COMB LAB_X25_Y12 1 " "Info: 46: + IC(0.000 ns) + CELL(0.086 ns) = 37.338 ns; Loc. = LAB_X25_Y12; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 37.844 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[5\]~8 47 COMB LAB_X25_Y12 12 " "Info: 47: + IC(0.000 ns) + CELL(0.506 ns) = 37.844 ns; Loc. = LAB_X25_Y12; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.206 ns) 39.389 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[52\]~260 48 COMB LAB_X25_Y9 3 " "Info: 48: + IC(1.339 ns) + CELL(0.206 ns) = 39.389 ns; Loc. = LAB_X25_Y9; Fanout = 3; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[52\]~260'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[52]~260 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.621 ns) 41.322 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_11_result_int\[3\]~5 49 COMB LAB_X25_Y12 1 " "Info: 49: + IC(1.312 ns) + CELL(0.621 ns) = 41.322 ns; Loc. = LAB_X25_Y12; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_11_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.933 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[52]~260 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 41.408 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_11_result_int\[4\]~7 50 COMB LAB_X25_Y12 1 " "Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 41.408 ns; Loc. = LAB_X25_Y12; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_11_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 41.914 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_11_result_int\[5\]~8 51 COMB LAB_X25_Y12 12 " "Info: 51: + IC(0.000 ns) + CELL(0.506 ns) = 41.914 ns; Loc. = LAB_X25_Y12; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_11_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.624 ns) 43.459 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[56\]~33 52 COMB LAB_X25_Y9 2 " "Info: 52: + IC(0.921 ns) + CELL(0.624 ns) = 43.459 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[56\]~33'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[56]~33 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 44.965 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_12_result_int\[2\]~3 53 COMB LAB_X26_Y9 2 " "Info: 53: + IC(0.885 ns) + CELL(0.621 ns) = 44.965 ns; Loc. = LAB_X26_Y9; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_12_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[56]~33 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 45.051 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_12_result_int\[3\]~5 54 COMB LAB_X26_Y9 1 " "Info: 54: + IC(0.000 ns) + CELL(0.086 ns) = 45.051 ns; Loc. = LAB_X26_Y9; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_12_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 45.137 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_12_result_int\[4\]~7 55 COMB LAB_X26_Y9 1 " "Info: 55: + IC(0.000 ns) + CELL(0.086 ns) = 45.137 ns; Loc. = LAB_X26_Y9; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_12_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 45.643 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_12_result_int\[5\]~8 56 COMB LAB_X26_Y9 12 " "Info: 56: + IC(0.000 ns) + CELL(0.506 ns) = 45.643 ns; Loc. = LAB_X26_Y9; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_12_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 46.761 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[62\]~262 57 COMB LAB_X25_Y9 3 " "Info: 57: + IC(0.912 ns) + CELL(0.206 ns) = 46.761 ns; Loc. = LAB_X25_Y9; Fanout = 3; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[62\]~262'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[62]~262 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.621 ns) 48.632 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_13_result_int\[3\]~5 58 COMB LAB_X27_Y9 1 " "Info: 58: + IC(1.250 ns) + CELL(0.621 ns) = 48.632 ns; Loc. = LAB_X27_Y9; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_13_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.871 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[62]~262 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 48.718 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_13_result_int\[4\]~7 59 COMB LAB_X27_Y9 1 " "Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 48.718 ns; Loc. = LAB_X27_Y9; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_13_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 49.224 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_13_result_int\[5\]~8 60 COMB LAB_X27_Y9 10 " "Info: 60: + IC(0.000 ns) + CELL(0.506 ns) = 49.224 ns; Loc. = LAB_X27_Y9; Fanout = 10; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_13_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.624 ns) 50.707 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[66\]~13 61 COMB LAB_X24_Y9 1 " "Info: 61: + IC(0.859 ns) + CELL(0.624 ns) = 50.707 ns; Loc. = LAB_X24_Y9; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[66\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[66]~13 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.621 ns) 52.579 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_14_result_int\[2\]~3 62 COMB LAB_X27_Y9 1 " "Info: 62: + IC(1.251 ns) + CELL(0.621 ns) = 52.579 ns; Loc. = LAB_X27_Y9; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_14_result_int\[2\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[66]~13 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 52.665 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_14_result_int\[3\]~5 63 COMB LAB_X27_Y9 1 " "Info: 63: + IC(0.000 ns) + CELL(0.086 ns) = 52.665 ns; Loc. = LAB_X27_Y9; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_14_result_int\[3\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 52.751 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_14_result_int\[4\]~7 64 COMB LAB_X27_Y9 1 " "Info: 64: + IC(0.000 ns) + CELL(0.086 ns) = 52.751 ns; Loc. = LAB_X27_Y9; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_14_result_int\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 53.257 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_14_result_int\[5\]~8 65 COMB LAB_X27_Y9 2 " "Info: 65: + IC(0.000 ns) + CELL(0.506 ns) = 53.257 ns; Loc. = LAB_X27_Y9; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_14_result_int\[5\]~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.537 ns) 53.954 ns TLC5615:U5\|din_reg\[0\]~4 66 COMB LAB_X27_Y9 1 " "Info: 66: + IC(0.160 ns) + CELL(0.537 ns) = 53.954 ns; Loc. = LAB_X27_Y9; Fanout = 1; COMB Node = 'TLC5615:U5\|din_reg\[0\]~4'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[5]~8 TLC5615:U5|din_reg[0]~4 } "NODE_NAME" } } { "TLC615.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/TLC615.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 54.062 ns TLC5615:U5\|din_reg\[0\] 67 REG LAB_X27_Y9 1 " "Info: 67: + IC(0.000 ns) + CELL(0.108 ns) = 54.062 ns; Loc. = LAB_X27_Y9; Fanout = 1; REG Node = 'TLC5615:U5\|din_reg\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { TLC5615:U5|din_reg[0]~4 TLC5615:U5|din_reg[0] } "NODE_NAME" } } { "TLC615.v" "" { Text "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/TLC615.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "26.284 ns ( 48.62 % ) " "Info: Total cell delay = 26.284 ns ( 48.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "27.778 ns ( 51.38 % ) " "Info: Total interconnect delay = 27.778 ns ( 51.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "54.062 ns" { DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg8 DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|q_a[1] DDS:u4|Mux8~0 DDS:u4|Mux8~1 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|le3a[2] DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~34 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~36 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~38 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~40 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~42 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~44 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~46 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~48 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~50 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~51 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~62 DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~63 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_4_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[22]~102 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_5_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[27]~255 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_6_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[31]~83 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[37]~257 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[41]~63 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[47]~259 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[52]~260 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[56]~33 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_12_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[62]~262 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_13_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[66]~13 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_14_result_int[5]~8 TLC5615:U5|din_reg[0]~4 TLC5615:U5|din_reg[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_MAIN_TITLE" "3 " "Info: Fitter merged 3 physical RAM blocks that contain multiple logical RAM slices into a single location" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_TITLE" "" "Info: Following physical RAM blocks contain multiple logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X23_Y9 " "Info: Physical RAM block M4K_X23_Y9 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a6 " "Info: RAM slice: DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a7 " "Info: RAM slice: DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a8 " "Info: RAM slice: DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a9 " "Info: RAM slice: DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a5 " "Info: RAM slice: DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a6 " "Info: RAM slice: DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a7 " "Info: RAM slice: DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a8 " "Info: RAM slice: DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a9 " "Info: RAM slice: DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X11_Y9 " "Info: Physical RAM block M4K_X11_Y9 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a1 " "Info: RAM slice: DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a2 " "Info: RAM slice: DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a3 " "Info: RAM slice: DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a4 " "Info: RAM slice: DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a5 " "Info: RAM slice: DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a1 " "Info: RAM slice: DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a2 " "Info: RAM slice: DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a3 " "Info: RAM slice: DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a4 " "Info: RAM slice: DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X23_Y7 " "Info: Physical RAM block M4K_X23_Y7 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a0 " "Info: RAM slice: DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a0 " "Info: RAM slice: DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1}  } {  } 2 0 "Following physical RAM blocks contain multiple logical RAM slices" 0 0 "" 0 -1}  } {  } 2 0 "Fitter merged %1!llu! physical RAM blocks that contain multiple logical RAM slices into a single location" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "13 " "Warning: Found 13 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sclk 0 " "Info: Pin \"sclk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "din 0 " "Info: Pin \"din\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cs 0 " "Info: Pin \"cs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[0\] 0 " "Info: Pin \"sin_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[1\] 0 " "Info: Pin \"sin_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[2\] 0 " "Info: Pin \"sin_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[3\] 0 " "Info: Pin \"sin_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[4\] 0 " "Info: Pin \"sin_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[5\] 0 " "Info: Pin \"sin_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[6\] 0 " "Info: Pin \"sin_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[7\] 0 " "Info: Pin \"sin_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[8\] 0 " "Info: Pin \"sin_data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[9\] 0 " "Info: Pin \"sin_data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_sin.fit.smsg " "Info: Generated suppressed messages file G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_sin.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 05 17:06:00 2014 " "Info: Processing ended: Mon May 05 17:06:00 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
