// Copyright (c) 2024-2025 Beijing Institute of Open Source Chip (BOSC)
// Copyright (c) 2020-2025 Institute of Computing Technology, Chinese Academy of Sciences
// Copyright (c) 2020-2021 Peng Cheng Laboratory
//
// XiangShan is licensed under Mulan PSL v2.
// You can use this software according to the terms and conditions of the Mulan PSL v2.
// You may obtain a copy of Mulan PSL v2 at:
//          https://license.coscl.org.cn/MulanPSL2
//
// THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
// EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
// MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
//
// See the Mulan PSL v2 for more details.

package xiangshan.frontend.bpu.sc

import chisel3._
import chisel3.util._
import org.chipsalliance.cde.config.Parameters
import xiangshan.frontend.PrunedAddr
import xiangshan.frontend.bpu.SaturateCounter
import xiangshan.frontend.bpu.SignedSaturateCounter
import xiangshan.frontend.bpu.WriteReqBundle

class ScEntry(implicit p: Parameters) extends ScBundle {
  val ctr: SignedSaturateCounter = new SignedSaturateCounter(CtrWidth)
}

class ScThreshold(implicit p: Parameters) extends ScBundle {
  val thres: SaturateCounter = new SaturateCounter(ThresholdWidth)

  def initVal: UInt = 520.U

  def update(cause: Bool): ScThreshold = {
    val res = Wire(new ScThreshold())
    res.thres.value := this.thres.getUpdate(cause)
    res
  }
}

object ScThreshold {
  def apply(implicit p: Parameters): ScThreshold = {
    val t = Wire(new ScThreshold())
    t.thres.value := t.initVal
    t
  }
}

class ScTableSramWriteReq(val numSets: Int, val numWays: Int)(implicit p: Parameters) extends WriteReqBundle
    with HasScParameters {
  val setIdx:       UInt         = UInt(log2Ceil(numSets).W)
  val wayMask:      Vec[Bool]    = Vec(numWays, Bool())
  val entryVec:     Vec[ScEntry] = Vec(numWays, new ScEntry())
  override def tag: Option[UInt] = Some(this.wayMask.asUInt) // use wayMask as tag
}

class ScTableReq(val numSets: Int, val numWays: Int)(implicit p: Parameters) extends ScBundle {
  val setIdx:   UInt = UInt(log2Ceil(numSets / numWays / NumBanks).W)
  val bankMask: UInt = UInt(NumBanks.W)
}

class ScTableTrain(val numSets: Int, val numWays: Int)(implicit p: Parameters) extends ScBundle {
  val valid:    Bool         = Bool()
  val setIdx:   UInt         = UInt(log2Ceil(numSets / numWays / NumBanks).W)
  val bankMask: UInt         = UInt(NumBanks.W)
  val wayMask:  Vec[Bool]    = Vec(numWays, Bool())
  val entryVec: Vec[ScEntry] = Vec(numWays, new ScEntry())
}

class ScMeta(implicit p: Parameters) extends ScBundle with HasScParameters {
  // NOTE: Seems ChiselDB has problem dealing with SInt, so we do not use ScEntry for scResp here
  // FIXME: is there a better way to do this?
  private def ScEntryWidth = (new ScEntry).getWidth
  val scPathResp:      Vec[Vec[UInt]] = Vec(NumPathTables, Vec(NumWays, UInt(ScEntryWidth.W)))
  val scGlobalResp:    Vec[Vec[UInt]] = Vec(NumGlobalTables, Vec(NumWays, UInt(ScEntryWidth.W)))
  val scBiasLowerBits: Vec[UInt]      = Vec(NumWays, UInt(BiasUseTageBitWidth.W))
  val scBiasResp:      Vec[UInt]      = Vec(BiasTableNumWays, UInt(ScEntryWidth.W))
  val scGhr:           UInt           = UInt(GhrHistoryLength.W)
  val scPred:          Vec[Bool]      = Vec(NumWays, Bool())
  val tagePred:        Vec[Bool]      = Vec(NumBtbResultEntries, Bool())
  val tagePredValid:   Vec[Bool]      = Vec(NumBtbResultEntries, Bool())
  val tagePredCtr:     Vec[UInt]      = Vec(NumBtbResultEntries, UInt(TageTakenCtrWidth.W))
  val useScPred:       Vec[Bool]      = Vec(NumWays, Bool())
  val sumAboveThres:   Vec[Bool]      = Vec(NumWays, Bool())
  val predPathIdx: Vec[UInt] =
    Vec(NumPathTables, UInt(log2Ceil(scParameters.PathTableInfos(0).Size / NumWays / NumBanks).W))
  val predGlobalIdx: Vec[UInt] =
    Vec(NumGlobalTables, UInt(log2Ceil(scParameters.GlobalTableInfos(0).Size / NumWays / NumBanks).W))
  val predBiasIdx: UInt = UInt(log2Ceil(BiasTableSize / BiasTableNumWays / NumBanks).W)
}
