`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 03/05/2024 02:40:36 PM
// Design Name: 
// Module Name: InstMem
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module InstMem(input [5:0] addr, output [31:0] data_out); 
    reg [31:0] mem [0:63];
    assign data_out = mem[addr]; 
    initial begin 
        mem[0] = 32'b000000000000_00000_010_00001_0000011;
        mem[1] = 32'b000000000100_00000_010_00010_0000011;
        mem[2] = 32'b000000001000_00000_010_00011_0000011;
        mem[3] = 32'b0000000_00010_00001_110_00100_0110011;
        mem[4] = 32'b0_000000_00011_00100_000_0100_0_1100011;
        mem[5] = 32'b0000000_00010_00001_000_00011_0110011;
        mem[6] = 32'b0000000_00010_00011_000_00101_0110011;
        mem[7] = 32'b0000000_00101_00000_010_01100_0100011;
        mem[8] = 32'b000000001100_00000_010_00110_0000011;
        mem[9] = 32'b0000000_00001_00110_111_00111_0110011;
        mem[10] = 32'b0100000_00010_00001_000_01000_0110011;
        mem[11] = 32'b0000000_00010_00001_000_00000_0110011;
        mem[12] = 32'b0000000_00001_00000_000_01001_0110011;
    end
endmodule