Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/xesscorp/PRODUCTS/BITSTREAMS/XSB/300e/test_bus/test_bus.vhd in Library work.
ERROR:HDLParsers:3312 - C:/xesscorp/PRODUCTS/BITSTREAMS/XSB/300e/test_bus/test_bus.vhd Line 23. Undefined symbol 'unsigned'.
ERROR:HDLParsers:1209 - C:/xesscorp/PRODUCTS/BITSTREAMS/XSB/300e/test_bus/test_bus.vhd Line 23. unsigned: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/xesscorp/PRODUCTS/BITSTREAMS/XSB/300e/test_bus/test_bus.vhd Line 44. Undefined symbol 'divCnt'.
ERROR:HDLParsers:1209 - C:/xesscorp/PRODUCTS/BITSTREAMS/XSB/300e/test_bus/test_bus.vhd Line 44. divCnt: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/xesscorp/PRODUCTS/BITSTREAMS/XSB/300e/test_bus/test_bus.vhd Line 54. Undefined symbol 'divCnt'.
ERROR:HDLParsers:1209 - C:/xesscorp/PRODUCTS/BITSTREAMS/XSB/300e/test_bus/test_bus.vhd Line 54. divCnt: Undefined symbol (last report in this block)
ERROR:HDLParsers:3285 - C:/xesscorp/PRODUCTS/BITSTREAMS/XSB/300e/test_bus/test_bus.vhd Line 60. No array or record type can be found that has elements of types matching the aggregate.
--> 

Total memory usage is 45384 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/xesscorp/PRODUCTS/BITSTREAMS/XSB/300e/test_bus/test_bus.vhd in Library work.
ERROR:HDLParsers:3312 - C:/xesscorp/PRODUCTS/BITSTREAMS/XSB/300e/test_bus/test_bus.vhd Line 24. Undefined symbol 'unsigned'.
ERROR:HDLParsers:1209 - C:/xesscorp/PRODUCTS/BITSTREAMS/XSB/300e/test_bus/test_bus.vhd Line 24. unsigned: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/xesscorp/PRODUCTS/BITSTREAMS/XSB/300e/test_bus/test_bus.vhd Line 45. Undefined symbol 'divCnt'.
ERROR:HDLParsers:1209 - C:/xesscorp/PRODUCTS/BITSTREAMS/XSB/300e/test_bus/test_bus.vhd Line 45. divCnt: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/xesscorp/PRODUCTS/BITSTREAMS/XSB/300e/test_bus/test_bus.vhd Line 55. Undefined symbol 'divCnt'.
ERROR:HDLParsers:1209 - C:/xesscorp/PRODUCTS/BITSTREAMS/XSB/300e/test_bus/test_bus.vhd Line 55. divCnt: Undefined symbol (last report in this block)
ERROR:HDLParsers:3285 - C:/xesscorp/PRODUCTS/BITSTREAMS/XSB/300e/test_bus/test_bus.vhd Line 61. No array or record type can be found that has elements of types matching the aggregate.
--> 

Total memory usage is 45384 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/xesscorp/PRODUCTS/BITSTREAMS/XSB/300e/test_bus/test_bus.vhd in Library work.
ERROR:HDLParsers:3312 - C:/xesscorp/PRODUCTS/BITSTREAMS/XSB/300e/test_bus/test_bus.vhd Line 24. Undefined symbol 'unsigned'.
ERROR:HDLParsers:1209 - C:/xesscorp/PRODUCTS/BITSTREAMS/XSB/300e/test_bus/test_bus.vhd Line 24. unsigned: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/xesscorp/PRODUCTS/BITSTREAMS/XSB/300e/test_bus/test_bus.vhd Line 45. Undefined symbol 'divCnt'.
ERROR:HDLParsers:1209 - C:/xesscorp/PRODUCTS/BITSTREAMS/XSB/300e/test_bus/test_bus.vhd Line 45. divCnt: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/xesscorp/PRODUCTS/BITSTREAMS/XSB/300e/test_bus/test_bus.vhd Line 55. Undefined symbol 'divCnt'.
ERROR:HDLParsers:1209 - C:/xesscorp/PRODUCTS/BITSTREAMS/XSB/300e/test_bus/test_bus.vhd Line 55. divCnt: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/xesscorp/PRODUCTS/BITSTREAMS/XSB/300e/test_bus/test_bus.vhd Line 68. Undefined symbol 'sdram_pb_ub_n'.
ERROR:HDLParsers:3312 - C:/xesscorp/PRODUCTS/BITSTREAMS/XSB/300e/test_bus/test_bus.vhd Line 69. Undefined symbol 'sdram_pb_lb_n'.
--> 

Total memory usage is 45384 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/xesscorp/PRODUCTS/BITSTREAMS/XSB/300e/test_bus/test_bus.vhd in Library work.
Entity <test_bus> (Architecture <arch>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_bus> (Architecture <arch>).
Entity <test_bus> analyzed. Unit <test_bus> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <test_bus>.
    Related source file is C:/xesscorp/PRODUCTS/BITSTREAMS/XSB/300e/test_bus/test_bus.vhd.
WARNING:Xst:1306 - Output <pb_a<19:15>> is never assigned.
WARNING:Xst:1778 - Inout <pb_d> is assigned but never used.
    Found 21-bit up counter for signal <divCnt>.
    Found 1-bit register for signal <rst_i>.
    Found 9-bit up counter for signal <rstCnt>.
    Found 38-bit register for signal <shiftReg_r>.
    Summary:
	inferred   2 Counter(s).
	inferred  39 D-type flip-flop(s).
Unit <test_bus> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 21-bit up counter                 : 1
 9-bit up counter                  : 1
# Registers                        : 2
 38-bit register                   : 1
 1-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <divCnt_20> is unconnected in block <test_bus>.
WARNING:Xst:1291 - FF/Latch <divCnt_6> is unconnected in block <test_bus>.
WARNING:Xst:1291 - FF/Latch <divCnt_7> is unconnected in block <test_bus>.
WARNING:Xst:1291 - FF/Latch <divCnt_8> is unconnected in block <test_bus>.
WARNING:Xst:1291 - FF/Latch <divCnt_9> is unconnected in block <test_bus>.
WARNING:Xst:1291 - FF/Latch <divCnt_10> is unconnected in block <test_bus>.
WARNING:Xst:1291 - FF/Latch <divCnt_11> is unconnected in block <test_bus>.
WARNING:Xst:1291 - FF/Latch <divCnt_12> is unconnected in block <test_bus>.
WARNING:Xst:1291 - FF/Latch <divCnt_13> is unconnected in block <test_bus>.
WARNING:Xst:1291 - FF/Latch <divCnt_14> is unconnected in block <test_bus>.
WARNING:Xst:1291 - FF/Latch <divCnt_15> is unconnected in block <test_bus>.
WARNING:Xst:1291 - FF/Latch <divCnt_16> is unconnected in block <test_bus>.
WARNING:Xst:1291 - FF/Latch <divCnt_17> is unconnected in block <test_bus>.
WARNING:Xst:1291 - FF/Latch <divCnt_18> is unconnected in block <test_bus>.
WARNING:Xst:1291 - FF/Latch <divCnt_19> is unconnected in block <test_bus>.

Optimizing unit <test_bus> ...
Loading device for application Xst from file '2s300e.nph' in environment C:/ISE.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_bus, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s300epq208-6 

 Number of Slices:                      40  out of   3072     1%  
 Number of Slice Flip Flops:            54  out of   6144     0%  
 Number of 4 input LUTs:                62  out of   6144     1%  
 Number of bonded IOBs:                 39  out of    146    26%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
sdram_clk                          | BUFGP                  | 54    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.635ns (Maximum Frequency: 130.976MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.744ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/xesscorp/PRODUCTS/BITSTREAMS/XSB/300e/test_bus/test_bus.vhd in Library work.
ERROR:HDLParsers:808 - C:/xesscorp/PRODUCTS/BITSTREAMS/XSB/300e/test_bus/test_bus.vhd Line 45. + can not have such operands in this context.
--> 

Total memory usage is 45384 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/xesscorp/PRODUCTS/BITSTREAMS/XSB/300e/test_bus/test_bus.vhd in Library work.
Entity <test_bus> (Architecture <arch>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_bus> (Architecture <arch>).
Entity <test_bus> analyzed. Unit <test_bus> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <test_bus>.
    Related source file is C:/xesscorp/PRODUCTS/BITSTREAMS/XSB/300e/test_bus/test_bus.vhd.
WARNING:Xst:1306 - Output <pb_a<19:15>> is never assigned.
WARNING:Xst:1778 - Inout <pb_d> is assigned but never used.
    Found 21-bit up counter for signal <divCnt>.
    Found 1-bit register for signal <rst_i>.
    Found 9-bit up counter for signal <rstCnt>.
    Found 38-bit register for signal <shiftReg_r>.
    Summary:
	inferred   2 Counter(s).
	inferred  39 D-type flip-flop(s).
Unit <test_bus> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 21-bit up counter                 : 1
 9-bit up counter                  : 1
# Registers                        : 2
 38-bit register                   : 1
 1-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <divCnt_20> is unconnected in block <test_bus>.
WARNING:Xst:1291 - FF/Latch <divCnt_6> is unconnected in block <test_bus>.
WARNING:Xst:1291 - FF/Latch <divCnt_7> is unconnected in block <test_bus>.
WARNING:Xst:1291 - FF/Latch <divCnt_8> is unconnected in block <test_bus>.
WARNING:Xst:1291 - FF/Latch <divCnt_9> is unconnected in block <test_bus>.
WARNING:Xst:1291 - FF/Latch <divCnt_10> is unconnected in block <test_bus>.
WARNING:Xst:1291 - FF/Latch <divCnt_11> is unconnected in block <test_bus>.
WARNING:Xst:1291 - FF/Latch <divCnt_12> is unconnected in block <test_bus>.
WARNING:Xst:1291 - FF/Latch <divCnt_13> is unconnected in block <test_bus>.
WARNING:Xst:1291 - FF/Latch <divCnt_14> is unconnected in block <test_bus>.
WARNING:Xst:1291 - FF/Latch <divCnt_15> is unconnected in block <test_bus>.
WARNING:Xst:1291 - FF/Latch <divCnt_16> is unconnected in block <test_bus>.
WARNING:Xst:1291 - FF/Latch <divCnt_17> is unconnected in block <test_bus>.
WARNING:Xst:1291 - FF/Latch <divCnt_18> is unconnected in block <test_bus>.
WARNING:Xst:1291 - FF/Latch <divCnt_19> is unconnected in block <test_bus>.

Optimizing unit <test_bus> ...
Loading device for application Xst from file '2s300e.nph' in environment C:/ISE.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_bus, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s300epq208-6 

 Number of Slices:                      40  out of   3072     1%  
 Number of Slice Flip Flops:            54  out of   6144     0%  
 Number of 4 input LUTs:                62  out of   6144     1%  
 Number of bonded IOBs:                 39  out of    146    26%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
sdram_clk                          | BUFGP                  | 54    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.635ns (Maximum Frequency: 130.976MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.744ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\xesscorp\products\bitstreams\xsb\300e\test_bus/_ngo -uc test_bus.ucf -p
xc2s300e-pq208-6 test_bus.ngc test_bus.ngd 

Reading NGO file
"C:/xesscorp/PRODUCTS/BITSTREAMS/XSB/300e/test_bus/test_bus.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_bus.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 38156 kilobytes

Writing NGD file "test_bus.ngd" ...

Writing NGDBUILD log file "test_bus.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s300epq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        54 out of  6,144    1%
  Number of 4 input LUTs:            49 out of  6,144    1%
Logic Distribution:
    Number of occupied Slices:                          34 out of  3,072    1%
    Number of Slices containing only related logic:     34 out of     34  100%
    Number of Slices containing unrelated logic:         0 out of     34    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           62 out of  6,144    1%
      Number used as logic:                        49
      Number used as a route-thru:                 13
   Number of bonded IOBs:            39 out of    142   27%
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  804
Additional JTAG gate count for IOBs:  1,920
Peak Memory Usage:  65 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "test_bus_map.mrp" for details.
Completed process "Map".

Mapping Module test_bus . . .
MAP command line:
map -intstyle ise -p xc2s300e-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o test_bus_map.ncd test_bus.ngd test_bus.pcf
Mapping Module test_bus: DONE



Started process "Place & Route".





Constraints file: test_bus.pcf

Loading device database for application Par from file "test_bus_map.ncd".
   "test_bus" is an NCD, version 2.38, device xc2s300e, package pq208, speed -6
Loading device for application Par from file '2s300e.nph' in environment C:/ISE.
Device speed data version:  PRODUCTION 1.17 2004-06-25.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            39 out of 142    27%
      Number of LOCed External IOBs   39 out of 39    100%

   Number of SLICEs                   34 out of 3072    1%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98981d) REAL time: 2 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 2 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 2 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 2 secs 

Phase 5.8
.
Phase 5.8 (Checksum:99a245) REAL time: 2 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 2 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 2 secs 

Writing design to file test_bus.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 228 unrouted;       REAL time: 2 secs 

Phase 2: 199 unrouted;       REAL time: 2 secs 

Phase 3: 23 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|   sdram_clk_BUFGP          |  Global  |   29   |  0.072     |  0.500      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 3 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test_bus.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".

WARNING:SpeedCalc:42 - Cannot find referenced model "bel_d_min_period".  This
   generally indicates that there is an inconsistency between versions of the
   speed and device data files.  Please check to ensure that the XILINX
   environment variable is set correctly, if the MYXILINX variable is set, make
   sure that it is pointing to patch files that are compatable with the version
   of software that the XILINX variable points to.
WARNING:SpeedCalc:42 - Cannot find referenced model "bel_d_min_period".  This
   generally indicates that there is an inconsistency between versions of the
   speed and device data files.  Please check to ensure that the XILINX
   environment variable is set correctly, if the MYXILINX variable is set, make
   sure that it is pointing to patch files that are compatable with the version
   of software that the XILINX variable points to.

Analysis completed Mon Jun 20 16:52:32 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module test_bus . . .
PAR command line: par -w -intstyle ise -ol std -t 1 test_bus_map.ncd test_bus.ncd test_bus.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".


