# Description

A 5-stage pipeline RISC-V CPU Core Design with RV32I Instruction Set

Coursework of UCAS Computer Organization and Design Lab