// Seed: 3016483327
module module_0;
  wire id_1;
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input tri id_5,
    input tri id_6,
    input tri1 id_7,
    input tri id_8,
    output wire id_9,
    input wor id_10,
    input wire id_11,
    output supply0 id_12,
    output tri1 id_13,
    input wire id_14,
    inout supply0 id_15,
    output supply0 id_16
);
  id_18 :
  assert property (@(posedge 1 or negedge 1 != 1) ~1)
  else;
  module_0 modCall_1 ();
endmodule
