<dec f='llvm/llvm/lib/Target/X86/X86InstrInfo.h' l='250' type='bool llvm::X86InstrInfo::classifyLEAReg(llvm::MachineInstr &amp; MI, const llvm::MachineOperand &amp; Src, unsigned int LEAOpcode, bool AllowSP, llvm::Register &amp; NewSrc, bool &amp; isKill, llvm::MachineOperand &amp; ImplicitOp, llvm::LiveVariables * LV) const'/>
<doc f='llvm/llvm/lib/Target/X86/X86InstrInfo.h' l='242'>/// Given an operand within a MachineInstr, insert preceding code to put it
  /// into the right format for a particular kind of LEA instruction. This may
  /// involve using an appropriate super-register instead (with an implicit use
  /// of the original) or creating a new virtual register and inserting COPY
  /// instructions to get the data into the right class.
  ///
  /// Reference parameters are set to indicate how caller should add this
  /// operand to the LEA instruction.</doc>
<def f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='1188' ll='1242' type='bool llvm::X86InstrInfo::classifyLEAReg(llvm::MachineInstr &amp; MI, const llvm::MachineOperand &amp; Src, unsigned int Opc, bool AllowSP, llvm::Register &amp; NewSrc, bool &amp; isKill, llvm::MachineOperand &amp; ImplicitOp, llvm::LiveVariables * LV) const'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='1436' u='c' c='_ZNK4llvm12X86InstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERNS_1210476418'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='1472' u='c' c='_ZNK4llvm12X86InstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERNS_1210476418'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='1495' u='c' c='_ZNK4llvm12X86InstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERNS_1210476418'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='1530' u='c' c='_ZNK4llvm12X86InstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERNS_1210476418'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='1538' u='c' c='_ZNK4llvm12X86InstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERNS_1210476418'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='1579' u='c' c='_ZNK4llvm12X86InstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERNS_1210476418'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='1620' u='c' c='_ZNK4llvm12X86InstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERNS_1210476418'/>
