

================================================================
== Vivado HLS Report for 'DCT'
================================================================
* Date:           Thu Oct 29 23:53:06 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  221|  221|  132|  132| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------+--------------------------+-----+-----+-----+-----+---------+
        |                                    |                          |  Latency  |  Interval | Pipeline|
        |              Instance              |          Module          | min | max | min | max |   Type  |
        +------------------------------------+--------------------------+-----+-----+-----+-----+---------+
        |grp_DCT_Loop_1_proc_fu_68           |DCT_Loop_1_proc           |   81|   81|   81|   81|   none  |
        |grp_DCT_Block_DCT_exit2_proc_fu_55  |DCT_Block_DCT_exit2_proc  |   81|   81|   81|   81|   none  |
        |grp_DCT_Loop_3_proc_fu_61           |DCT_Loop_3_proc           |  131|  131|  131|  131|   none  |
        +------------------------------------+--------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        2|      -|      54|     56|
|Instance         |        -|      -|      53|    110|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       3|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      0|     110|    166|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+-------+----+----+
    |           Instance          |          Module          | BRAM_18K| DSP48E| FF | LUT|
    +-----------------------------+--------------------------+---------+-------+----+----+
    |DCT_Block_DCT_exit2_proc_U0  |DCT_Block_DCT_exit2_proc  |        0|      0|  19|  68|
    |DCT_Loop_1_proc_U0           |DCT_Loop_1_proc           |        0|      0|  16|  23|
    |DCT_Loop_3_proc_U0           |DCT_Loop_3_proc           |        0|      0|  18|  19|
    +-----------------------------+--------------------------+---------+-------+----+----+
    |Total                        |                          |        0|      0|  53| 110|
    +-----------------------------+--------------------------+---------+-------+----+----+

    * Memory: 
    +---------+-----------+---------+---+----+------+-----+------+-------------+
    |  Memory |   Module  | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+-----------+---------+---+----+------+-----+------+-------------+
    |Ybuff_U  |DCT_Ybuff  |        2|  0|   0|    65|   32|     2|         4160|
    +---------+-----------+---------+---+----+------+-----+------+-------------+
    |Total    |           |        2|  0|   0|    65|   32|     2|         4160|
    +---------+-----------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    +-----------------+---------+----+----+------+-----+---------+
    |       Name      | BRAM_18K| FF | LUT| Depth| Bits| Size:D*B|
    +-----------------+---------+----+----+------+-----+---------+
    |Xbuff_channel_U  |        2|  54|  56|    64|   32|     2048|
    +-----------------+---------+----+----+------+-----+---------+
    |Total            |        2|  54|  56|    64|   32|     2048|
    +-----------------+---------+----+----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------------------+---+----+-----+-----------+
    |                 Name                 | FF| LUT| Bits| Const Bits|
    +--------------------------------------+---+----+-----+-----------+
    |DCT_Block_DCT_exit2_proc_U0_ap_start  |  1|   0|    1|          0|
    |DCT_Loop_1_proc_U0_ap_start           |  1|   0|    1|          0|
    |ap_CS                                 |  1|   0|    1|          0|
    +--------------------------------------+---+----+-----+-----------+
    |Total                                 |  3|   0|    3|          0|
    +--------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+--------------+--------------+--------------+
|  RTL Ports | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------+-----+-----+--------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_none |      DCT     | return value |
|ap_rst      |  in |    1| ap_ctrl_none |      DCT     | return value |
|X_dout      |  in |   32|    ap_fifo   |       X      |    pointer   |
|X_empty_n   |  in |    1|    ap_fifo   |       X      |    pointer   |
|X_read      | out |    1|    ap_fifo   |       X      |    pointer   |
|function_r  |  in |    8|    ap_none   |  function_r  |    scalar    |
|Y_din       | out |   32|    ap_fifo   |       Y      |    pointer   |
|Y_full_n    |  in |    1|    ap_fifo   |       Y      |    pointer   |
|Y_write     | out |    1|    ap_fifo   |       Y      |    pointer   |
+------------+-----+-----+--------------+--------------+--------------+

