{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586652392141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586652392149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 11 22:16:32 2020 " "Processing started: Sat Apr 11 22:16:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586652392149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652392149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MultiFKlok -c MultiFKlok " "Command: quartus_map --read_settings_files=on --write_settings_files=off MultiFKlok -c MultiFKlok" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652392149 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586652392550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586652392550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x28_31counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file x28_31counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 X28_31Counter-Behavioral " "Found design unit 1: X28_31Counter-Behavioral" {  } { { "X28_31Counter.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/X28_31Counter.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403100 ""} { "Info" "ISGN_ENTITY_NAME" "1 X28_31Counter " "Found entity 1: X28_31Counter" {  } { { "X28_31Counter.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/X28_31Counter.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wekkerfunctie_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wekkerfunctie_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarm_clock_func-Structural " "Found design unit 1: alarm_clock_func-Structural" {  } { { "Wekkerfunctie_top.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Wekkerfunctie_top.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403102 ""} { "Info" "ISGN_ENTITY_NAME" "1 alarm_clock_func " "Found entity 1: alarm_clock_func" {  } { { "Wekkerfunctie_top.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Wekkerfunctie_top.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weergavemodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file weergavemodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_module-Structural " "Found design unit 1: display_module-Structural" {  } { { "WeergaveModule.VHD" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/WeergaveModule.VHD" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403103 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_module " "Found entity 1: display_module" {  } { { "WeergaveModule.VHD" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/WeergaveModule.VHD" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_synccounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_synccounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_640x480-vga_640x480 " "Found design unit 1: vga_640x480-vga_640x480" {  } { { "vga_synccounter.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_synccounter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403105 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_640x480 " "Found entity 1: vga_640x480" {  } { { "vga_synccounter.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_synccounter.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_prom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_prom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prom_DMH-prom_DMH " "Found design unit 1: prom_DMH-prom_DMH" {  } { { "vga_prom.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_prom.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403106 ""} { "Info" "ISGN_ENTITY_NAME" "1 prom_DMH " "Found entity 1: prom_DMH" {  } { { "vga_prom.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_prom.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_initials_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_initials_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-structural " "Found design unit 1: VGA-structural" {  } { { "vga_initials_top.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_initials_top.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403107 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "vga_initials_top.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_initials_top.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_contentplacement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_contentplacement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_initials-vga_initials " "Found design unit 1: vga_initials-vga_initials" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403109 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_initials " "Found entity 1: vga_initials" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uren.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uren.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UREN-Behavioral " "Found design unit 1: UREN-Behavioral" {  } { { "UREN.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/UREN.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403110 ""} { "Info" "ISGN_ENTITY_NAME" "1 UREN " "Found entity 1: UREN" {  } { { "UREN.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/UREN.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timerfunctie_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timerfunctie_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_func-Structural " "Found design unit 1: timer_func-Structural" {  } { { "Timerfunctie_top.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Timerfunctie_top.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403112 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_func " "Found entity 1: timer_func" {  } { { "Timerfunctie_top.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Timerfunctie_top.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tijdsfunctie_besturing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tijdsfunctie_besturing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 besturing-Behavioral " "Found design unit 1: besturing-Behavioral" {  } { { "tijdsfunctie_besturing.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/tijdsfunctie_besturing.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403113 ""} { "Info" "ISGN_ENTITY_NAME" "1 besturing " "Found entity 1: besturing" {  } { { "tijdsfunctie_besturing.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/tijdsfunctie_besturing.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tijdsfunctie.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tijdsfunctie.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 time_func-Structural " "Found design unit 1: time_func-Structural" {  } { { "tijdsfunctie.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/tijdsfunctie.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403114 ""} { "Info" "ISGN_ENTITY_NAME" "1 time_func " "Found entity 1: time_func" {  } { { "tijdsfunctie.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/tijdsfunctie.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_bediening.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_bediening.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_control-behavioral " "Found design unit 1: state_control-behavioral" {  } { { "State_Bediening.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/State_Bediening.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403116 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_control " "Found entity 1: state_control" {  } { { "State_Bediening.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/State_Bediening.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selctr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selctr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selCtr-Behavioral " "Found design unit 1: selCtr-Behavioral" {  } { { "selCtr.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/selCtr.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403117 ""} { "Info" "ISGN_ENTITY_NAME" "1 selCtr " "Found entity 1: selCtr" {  } { { "selCtr.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/selCtr.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_uit_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sel_uit_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sel_Uit_VGA-Behavioral " "Found design unit 1: Sel_Uit_VGA-Behavioral" {  } { { "Sel_Uit_VGA.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Sel_Uit_VGA.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403118 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sel_Uit_VGA " "Found entity 1: Sel_Uit_VGA" {  } { { "Sel_Uit_VGA.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Sel_Uit_VGA.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_intern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sel_intern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel_intern-Behavioral " "Found design unit 1: sel_intern-Behavioral" {  } { { "sel_intern.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/sel_intern.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403119 ""} { "Info" "ISGN_ENTITY_NAME" "1 sel_intern " "Found entity 1: sel_intern" {  } { { "sel_intern.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/sel_intern.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEC-Structural " "Found design unit 1: SEC-Structural" {  } { { "SEC.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/SEC.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403121 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEC " "Found entity 1: SEC" {  } { { "SEC.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/SEC.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nncounterv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nncounterv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nnCounterV2-Behavioral " "Found design unit 1: nnCounterV2-Behavioral" {  } { { "nnCounterV2.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/nnCounterV2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403122 ""} { "Info" "ISGN_ENTITY_NAME" "1 nnCounterV2 " "Found entity 1: nnCounterV2" {  } { { "nnCounterV2.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/nnCounterV2.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nncounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nncounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nnCounter-Behavioral " "Found design unit 1: nnCounter-Behavioral" {  } { { "nnCounter.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/nnCounter.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403123 ""} { "Info" "ISGN_ENTITY_NAME" "1 nnCounter " "Found entity 1: nnCounter" {  } { { "nnCounter.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/nnCounter.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multifklok.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multifklok.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultiFKlok-Behavioral " "Found design unit 1: MultiFKlok-Behavioral" {  } { { "MultiFKlok.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403125 ""} { "Info" "ISGN_ENTITY_NAME" "1 MultiFKlok " "Found entity 1: MultiFKlok" {  } { { "MultiFKlok.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "min.vhd 2 1 " "Found 2 design units, including 1 entities, in source file min.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIN-Structural " "Found design unit 1: MIN-Structural" {  } { { "MIN.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/MIN.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403126 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIN " "Found entity 1: MIN" {  } { { "MIN.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/MIN.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maanden.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maanden.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Maanden-Behavioral " "Found design unit 1: Maanden-Behavioral" {  } { { "Maanden.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Maanden.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403127 ""} { "Info" "ISGN_ENTITY_NAME" "1 Maanden " "Found entity 1: Maanden" {  } { { "Maanden.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Maanden.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "klokdeler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file klokdeler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-Structural " "Found design unit 1: clock_divider-Structural" {  } { { "klokdeler.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/klokdeler.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403128 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "klokdeler.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/klokdeler.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keuze_uitgang_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keuze_uitgang_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keuze_Uitgang_VGA-Behavioral " "Found design unit 1: Keuze_Uitgang_VGA-Behavioral" {  } { { "Keuze_Uitgang_VGA.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Keuze_Uitgang_VGA.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403130 ""} { "Info" "ISGN_ENTITY_NAME" "1 Keuze_Uitgang_VGA " "Found entity 1: Keuze_Uitgang_VGA" {  } { { "Keuze_Uitgang_VGA.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Keuze_Uitgang_VGA.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jaren.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jaren.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Jaren-Structure " "Found design unit 1: Jaren-Structure" {  } { { "Jaren.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Jaren.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403131 ""} { "Info" "ISGN_ENTITY_NAME" "1 Jaren " "Found entity 1: Jaren" {  } { { "Jaren.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Jaren.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "honderdsten.vhd 2 1 " "Found 2 design units, including 1 entities, in source file honderdsten.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HONDERDSTEN-Structural " "Found design unit 1: HONDERDSTEN-Structural" {  } { { "honderdsten.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/honderdsten.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403132 ""} { "Info" "ISGN_ENTITY_NAME" "1 HONDERDSTEN " "Found entity 1: HONDERDSTEN" {  } { { "honderdsten.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/honderdsten.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-Behavioral " "Found design unit 1: debouncer-Behavioral" {  } { { "debouncing.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/debouncing.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403133 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncing.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/debouncing.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datumfunctie_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datumfunctie_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 date_func-Structural " "Found design unit 1: date_func-Structural" {  } { { "Datumfunctie_top.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Datumfunctie_top.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403135 ""} { "Info" "ISGN_ENTITY_NAME" "1 date_func " "Found entity 1: date_func" {  } { { "Datumfunctie_top.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Datumfunctie_top.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dagen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dagen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dagen-Structure " "Found design unit 1: Dagen-Structure" {  } { { "Dagen.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Dagen.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403136 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dagen " "Found entity 1: Dagen" {  } { { "Dagen.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Dagen.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countdown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Countdown-Behavioral " "Found design unit 1: Countdown-Behavioral" {  } { { "Countdown.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Countdown.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403137 ""} { "Info" "ISGN_ENTITY_NAME" "1 Countdown " "Found entity 1: Countdown" {  } { { "Countdown.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Countdown.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_alarm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file convert_alarm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Convert_Alarm-Behavioral " "Found design unit 1: Convert_Alarm-Behavioral" {  } { { "Convert_Alarm.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Convert_Alarm.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403138 ""} { "Info" "ISGN_ENTITY_NAME" "1 Convert_Alarm " "Found entity 1: Convert_Alarm" {  } { { "Convert_Alarm.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Convert_Alarm.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comporator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comporator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comporator-Behavioral " "Found design unit 1: Comporator-Behavioral" {  } { { "Comporator.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Comporator.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403139 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comporator " "Found entity 1: Comporator" {  } { { "Comporator.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Comporator.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk25mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk25mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk25MHz-Behavioral " "Found design unit 1: clk25MHz-Behavioral" {  } { { "clk25MHz.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/clk25MHz.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403140 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk25MHz " "Found entity 1: clk25MHz" {  } { { "clk25MHz.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/clk25MHz.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chronometer_freeze.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chronometer_freeze.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c_freeze-Behavioral " "Found design unit 1: c_freeze-Behavioral" {  } { { "chronometer_freeze.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/chronometer_freeze.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403142 ""} { "Info" "ISGN_ENTITY_NAME" "1 c_freeze " "Found entity 1: c_freeze" {  } { { "chronometer_freeze.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/chronometer_freeze.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chronometer_besturing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chronometer_besturing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c_besturing-Behavioral " "Found design unit 1: c_besturing-Behavioral" {  } { { "chronometer_besturing.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/chronometer_besturing.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403143 ""} { "Info" "ISGN_ENTITY_NAME" "1 c_besturing " "Found entity 1: c_besturing" {  } { { "chronometer_besturing.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/chronometer_besturing.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chronometer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chronometer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chronometer-Structural " "Found design unit 1: chronometer-Structural" {  } { { "chronometer.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/chronometer.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403144 ""} { "Info" "ISGN_ENTITY_NAME" "1 chronometer " "Found entity 1: chronometer" {  } { { "chronometer.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/chronometer.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "besturingwekf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file besturingwekf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BesturingWekF-Behavioral " "Found design unit 1: BesturingWekF-Behavioral" {  } { { "BesturingWekF.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/BesturingWekF.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403145 ""} { "Info" "ISGN_ENTITY_NAME" "1 BesturingWekF " "Found entity 1: BesturingWekF" {  } { { "BesturingWekF.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/BesturingWekF.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "besturingtif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file besturingtif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BesturingTiF-Behavioral " "Found design unit 1: BesturingTiF-Behavioral" {  } { { "BesturingTiF.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/BesturingTiF.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403147 ""} { "Info" "ISGN_ENTITY_NAME" "1 BesturingTiF " "Found entity 1: BesturingTiF" {  } { { "BesturingTiF.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/BesturingTiF.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "besturingdatf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file besturingdatf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BesturingDatF-Behavioral " "Found design unit 1: BesturingDatF-Behavioral" {  } { { "BesturingDatF.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/BesturingDatF.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403148 ""} { "Info" "ISGN_ENTITY_NAME" "1 BesturingDatF " "Found entity 1: BesturingDatF" {  } { { "BesturingDatF.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/BesturingDatF.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auto_alarm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file auto_alarm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Auto_Alarm-Behavioral " "Found design unit 1: Auto_Alarm-Behavioral" {  } { { "Auto_Alarm.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Auto_Alarm.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403149 ""} { "Info" "ISGN_ENTITY_NAME" "1 Auto_Alarm " "Found entity 1: Auto_Alarm" {  } { { "Auto_Alarm.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Auto_Alarm.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alarm-Behavioral " "Found design unit 1: Alarm-Behavioral" {  } { { "Alarm.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Alarm.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403150 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alarm " "Found entity 1: Alarm" {  } { { "Alarm.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Alarm.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "99counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 99counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 X99Counter-Behavioral " "Found design unit 1: X99Counter-Behavioral" {  } { { "99Counter.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/99Counter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403151 ""} { "Info" "ISGN_ENTITY_NAME" "1 X99Counter " "Found entity 1: X99Counter" {  } { { "99Counter.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/99Counter.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "12counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 12counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 X12Counter-Behavioral " "Found design unit 1: X12Counter-Behavioral" {  } { { "12Counter.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/12Counter.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403153 ""} { "Info" "ISGN_ENTITY_NAME" "1 X12Counter " "Found entity 1: X12Counter" {  } { { "12Counter.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/12Counter.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 4counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 X4Counter-Behavioral " "Found design unit 1: X4Counter-Behavioral" {  } { { "4Counter.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/4Counter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403154 ""} { "Info" "ISGN_ENTITY_NAME" "1 X4Counter " "Found entity 1: X4Counter" {  } { { "4Counter.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/4Counter.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652403154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652403154 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(380) " "VHDL type inferencing warning at vga_contentplacement.vhd(380): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 380 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403159 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(382) " "VHDL type inferencing warning at vga_contentplacement.vhd(382): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 382 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403159 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(384) " "VHDL type inferencing warning at vga_contentplacement.vhd(384): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 384 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403159 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(386) " "VHDL type inferencing warning at vga_contentplacement.vhd(386): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 386 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403159 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(388) " "VHDL type inferencing warning at vga_contentplacement.vhd(388): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 388 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403159 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(390) " "VHDL type inferencing warning at vga_contentplacement.vhd(390): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 390 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403159 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(392) " "VHDL type inferencing warning at vga_contentplacement.vhd(392): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 392 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403160 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(394) " "VHDL type inferencing warning at vga_contentplacement.vhd(394): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 394 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403160 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(396) " "VHDL type inferencing warning at vga_contentplacement.vhd(396): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 396 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403160 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(398) " "VHDL type inferencing warning at vga_contentplacement.vhd(398): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 398 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403160 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(400) " "VHDL type inferencing warning at vga_contentplacement.vhd(400): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 400 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403160 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(402) " "VHDL type inferencing warning at vga_contentplacement.vhd(402): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 402 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403160 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(404) " "VHDL type inferencing warning at vga_contentplacement.vhd(404): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 404 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403160 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(406) " "VHDL type inferencing warning at vga_contentplacement.vhd(406): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 406 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403161 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(408) " "VHDL type inferencing warning at vga_contentplacement.vhd(408): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 408 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403161 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(410) " "VHDL type inferencing warning at vga_contentplacement.vhd(410): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 410 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403161 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(412) " "VHDL type inferencing warning at vga_contentplacement.vhd(412): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 412 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403161 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(414) " "VHDL type inferencing warning at vga_contentplacement.vhd(414): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 414 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403161 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(416) " "VHDL type inferencing warning at vga_contentplacement.vhd(416): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 416 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403161 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(418) " "VHDL type inferencing warning at vga_contentplacement.vhd(418): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 418 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403161 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(420) " "VHDL type inferencing warning at vga_contentplacement.vhd(420): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 420 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403161 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(422) " "VHDL type inferencing warning at vga_contentplacement.vhd(422): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 422 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403162 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(424) " "VHDL type inferencing warning at vga_contentplacement.vhd(424): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 424 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403162 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(426) " "VHDL type inferencing warning at vga_contentplacement.vhd(426): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 426 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403162 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(428) " "VHDL type inferencing warning at vga_contentplacement.vhd(428): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 428 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403162 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(430) " "VHDL type inferencing warning at vga_contentplacement.vhd(430): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 430 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403162 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(432) " "VHDL type inferencing warning at vga_contentplacement.vhd(432): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 432 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403162 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(434) " "VHDL type inferencing warning at vga_contentplacement.vhd(434): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 434 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403162 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(436) " "VHDL type inferencing warning at vga_contentplacement.vhd(436): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 436 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403162 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(438) " "VHDL type inferencing warning at vga_contentplacement.vhd(438): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 438 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403163 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MultiFKlok " "Elaborating entity \"MultiFKlok\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586652403226 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "btn1_int MultiFKlok.vhd(231) " "VHDL Signal Declaration warning at MultiFKlok.vhd(231): used implicit default value for signal \"btn1_int\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MultiFKlok.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd" 231 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1586652403377 "|MultiFKlok"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "btn2_int MultiFKlok.vhd(231) " "VHDL Signal Declaration warning at MultiFKlok.vhd(231): used implicit default value for signal \"btn2_int\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MultiFKlok.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd" 231 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1586652403377 "|MultiFKlok"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "btn3_int MultiFKlok.vhd(231) " "VHDL Signal Declaration warning at MultiFKlok.vhd(231): used implicit default value for signal \"btn3_int\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MultiFKlok.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd" 231 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1586652403377 "|MultiFKlok"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "btn4_int MultiFKlok.vhd(231) " "VHDL Signal Declaration warning at MultiFKlok.vhd(231): used implicit default value for signal \"btn4_int\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MultiFKlok.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd" 231 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1586652403377 "|MultiFKlok"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:Inst_klokdeler " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:Inst_klokdeler\"" {  } { { "MultiFKlok.vhd" "Inst_klokdeler" { Text "D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk25MHz clock_divider:Inst_klokdeler\|clk25MHz:Inst_clk25MHz " "Elaborating entity \"clk25MHz\" for hierarchy \"clock_divider:Inst_klokdeler\|clk25MHz:Inst_clk25MHz\"" {  } { { "klokdeler.vhd" "Inst_clk25MHz" { Text "D:/intelFPGA_lite/program/Multi_func_clock/klokdeler.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nnCounterV2 clock_divider:Inst_klokdeler\|nnCounterV2:Inst_clk100Hz " "Elaborating entity \"nnCounterV2\" for hierarchy \"clock_divider:Inst_klokdeler\|nnCounterV2:Inst_clk100Hz\"" {  } { { "klokdeler.vhd" "Inst_clk100Hz" { Text "D:/intelFPGA_lite/program/Multi_func_clock/klokdeler.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nnCounterV2 clock_divider:Inst_klokdeler\|nnCounterV2:Inst_clk4Hz " "Elaborating entity \"nnCounterV2\" for hierarchy \"clock_divider:Inst_klokdeler\|nnCounterV2:Inst_clk4Hz\"" {  } { { "klokdeler.vhd" "Inst_clk4Hz" { Text "D:/intelFPGA_lite/program/Multi_func_clock/klokdeler.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nnCounterV2 clock_divider:Inst_klokdeler\|nnCounterV2:Inst_clk1Hz " "Elaborating entity \"nnCounterV2\" for hierarchy \"clock_divider:Inst_klokdeler\|nnCounterV2:Inst_clk1Hz\"" {  } { { "klokdeler.vhd" "Inst_clk1Hz" { Text "D:/intelFPGA_lite/program/Multi_func_clock/klokdeler.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_control state_control:Inst_State_Bediening " "Elaborating entity \"state_control\" for hierarchy \"state_control:Inst_State_Bediening\"" {  } { { "MultiFKlok.vhd" "Inst_State_Bediening" { Text "D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_func time_func:Inst_tijdsfunctie " "Elaborating entity \"time_func\" for hierarchy \"time_func:Inst_tijdsfunctie\"" {  } { { "MultiFKlok.vhd" "Inst_tijdsfunctie" { Text "D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403743 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_mclr_int tijdsfunctie.vhd(93) " "VHDL Signal Declaration warning at tijdsfunctie.vhd(93): used explicit default value for signal \"t_mclr_int\" because signal was never assigned a value" {  } { { "tijdsfunctie.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/tijdsfunctie.vhd" 93 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1586652403743 "|MultiFKlok|time_func:Inst_tijdsfunctie"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_uclr_int tijdsfunctie.vhd(93) " "VHDL Signal Declaration warning at tijdsfunctie.vhd(93): used explicit default value for signal \"t_uclr_int\" because signal was never assigned a value" {  } { { "tijdsfunctie.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/tijdsfunctie.vhd" 93 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1586652403743 "|MultiFKlok|time_func:Inst_tijdsfunctie"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "besturing time_func:Inst_tijdsfunctie\|besturing:Inst_besturing " "Elaborating entity \"besturing\" for hierarchy \"time_func:Inst_tijdsfunctie\|besturing:Inst_besturing\"" {  } { { "tijdsfunctie.vhd" "Inst_besturing" { Text "D:/intelFPGA_lite/program/Multi_func_clock/tijdsfunctie.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEC time_func:Inst_tijdsfunctie\|SEC:Inst_SEC " "Elaborating entity \"SEC\" for hierarchy \"time_func:Inst_tijdsfunctie\|SEC:Inst_SEC\"" {  } { { "tijdsfunctie.vhd" "Inst_SEC" { Text "D:/intelFPGA_lite/program/Multi_func_clock/tijdsfunctie.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nnCounter time_func:Inst_tijdsfunctie\|SEC:Inst_SEC\|nnCounter:Inst_nnCounter " "Elaborating entity \"nnCounter\" for hierarchy \"time_func:Inst_tijdsfunctie\|SEC:Inst_SEC\|nnCounter:Inst_nnCounter\"" {  } { { "SEC.vhd" "Inst_nnCounter" { Text "D:/intelFPGA_lite/program/Multi_func_clock/SEC.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIN time_func:Inst_tijdsfunctie\|MIN:Inst_MIN " "Elaborating entity \"MIN\" for hierarchy \"time_func:Inst_tijdsfunctie\|MIN:Inst_MIN\"" {  } { { "tijdsfunctie.vhd" "Inst_MIN" { Text "D:/intelFPGA_lite/program/Multi_func_clock/tijdsfunctie.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UREN time_func:Inst_tijdsfunctie\|UREN:Inst_UREN " "Elaborating entity \"UREN\" for hierarchy \"time_func:Inst_tijdsfunctie\|UREN:Inst_UREN\"" {  } { { "tijdsfunctie.vhd" "Inst_UREN" { Text "D:/intelFPGA_lite/program/Multi_func_clock/tijdsfunctie.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nnCounter time_func:Inst_tijdsfunctie\|UREN:Inst_UREN\|nnCounter:Inst_nnCounter " "Elaborating entity \"nnCounter\" for hierarchy \"time_func:Inst_tijdsfunctie\|UREN:Inst_UREN\|nnCounter:Inst_nnCounter\"" {  } { { "UREN.vhd" "Inst_nnCounter" { Text "D:/intelFPGA_lite/program/Multi_func_clock/UREN.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "date_func date_func:Inst_Datumfunctie_top " "Elaborating entity \"date_func\" for hierarchy \"date_func:Inst_Datumfunctie_top\"" {  } { { "MultiFKlok.vhd" "Inst_Datumfunctie_top" { Text "D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selCtr date_func:Inst_Datumfunctie_top\|selCtr:Inst_selCtr " "Elaborating entity \"selCtr\" for hierarchy \"date_func:Inst_Datumfunctie_top\|selCtr:Inst_selCtr\"" {  } { { "Datumfunctie_top.vhd" "Inst_selCtr" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Datumfunctie_top.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BesturingDatF date_func:Inst_Datumfunctie_top\|BesturingDatF:Inst_BesturingDatF " "Elaborating entity \"BesturingDatF\" for hierarchy \"date_func:Inst_Datumfunctie_top\|BesturingDatF:Inst_BesturingDatF\"" {  } { { "Datumfunctie_top.vhd" "Inst_BesturingDatF" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Datumfunctie_top.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403799 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d_DEn_int BesturingDatF.vhd(71) " "VHDL Process Statement warning at BesturingDatF.vhd(71): signal \"d_DEn_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BesturingDatF.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/BesturingDatF.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1586652403800 "|MultiFKlok|date_func:Inst_Datumfunctie_top|BesturingDatF:Inst_BesturingDatF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d_MEn_int BesturingDatF.vhd(72) " "VHDL Process Statement warning at BesturingDatF.vhd(72): signal \"d_MEn_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BesturingDatF.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/BesturingDatF.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1586652403800 "|MultiFKlok|date_func:Inst_Datumfunctie_top|BesturingDatF:Inst_BesturingDatF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d_JEn_int BesturingDatF.vhd(73) " "VHDL Process Statement warning at BesturingDatF.vhd(73): signal \"d_JEn_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BesturingDatF.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/BesturingDatF.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1586652403800 "|MultiFKlok|date_func:Inst_Datumfunctie_top|BesturingDatF:Inst_BesturingDatF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d_down_int BesturingDatF.vhd(74) " "VHDL Process Statement warning at BesturingDatF.vhd(74): signal \"d_down_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BesturingDatF.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/BesturingDatF.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1586652403800 "|MultiFKlok|date_func:Inst_Datumfunctie_top|BesturingDatF:Inst_BesturingDatF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dagen date_func:Inst_Datumfunctie_top\|Dagen:Inst_Dagen " "Elaborating entity \"Dagen\" for hierarchy \"date_func:Inst_Datumfunctie_top\|Dagen:Inst_Dagen\"" {  } { { "Datumfunctie_top.vhd" "Inst_Dagen" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Datumfunctie_top.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "X28_31Counter date_func:Inst_Datumfunctie_top\|Dagen:Inst_Dagen\|X28_31Counter:Inst_X28_31Counter " "Elaborating entity \"X28_31Counter\" for hierarchy \"date_func:Inst_Datumfunctie_top\|Dagen:Inst_Dagen\|X28_31Counter:Inst_X28_31Counter\"" {  } { { "Dagen.vhd" "Inst_X28_31Counter" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Dagen.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Maanden date_func:Inst_Datumfunctie_top\|Maanden:Inst_Maanden " "Elaborating entity \"Maanden\" for hierarchy \"date_func:Inst_Datumfunctie_top\|Maanden:Inst_Maanden\"" {  } { { "Datumfunctie_top.vhd" "Inst_Maanden" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Datumfunctie_top.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "X12Counter date_func:Inst_Datumfunctie_top\|Maanden:Inst_Maanden\|X12Counter:Inst_X12Counter " "Elaborating entity \"X12Counter\" for hierarchy \"date_func:Inst_Datumfunctie_top\|Maanden:Inst_Maanden\|X12Counter:Inst_X12Counter\"" {  } { { "Maanden.vhd" "Inst_X12Counter" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Maanden.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403833 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FEB 12Counter.vhd(139) " "VHDL Process Statement warning at 12Counter.vhd(139): signal \"FEB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "12Counter.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/12Counter.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1586652403834 "|MultiFKlok|date_func:Inst_Datumfunctie_top|Maanden:Inst_Maanden|X12Counter:Inst_X12Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GMaand 12Counter.vhd(140) " "VHDL Process Statement warning at 12Counter.vhd(140): signal \"GMaand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "12Counter.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/12Counter.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1586652403834 "|MultiFKlok|date_func:Inst_Datumfunctie_top|Maanden:Inst_Maanden|X12Counter:Inst_X12Counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Jaren date_func:Inst_Datumfunctie_top\|Jaren:Inst_Jaren " "Elaborating entity \"Jaren\" for hierarchy \"date_func:Inst_Datumfunctie_top\|Jaren:Inst_Jaren\"" {  } { { "Datumfunctie_top.vhd" "Inst_Jaren" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Datumfunctie_top.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "X99Counter date_func:Inst_Datumfunctie_top\|Jaren:Inst_Jaren\|X99Counter:Inst_X99Counter " "Elaborating entity \"X99Counter\" for hierarchy \"date_func:Inst_Datumfunctie_top\|Jaren:Inst_Jaren\|X99Counter:Inst_X99Counter\"" {  } { { "Jaren.vhd" "Inst_X99Counter" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Jaren.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "X4Counter date_func:Inst_Datumfunctie_top\|Jaren:Inst_Jaren\|X4Counter:Inst_X4Counter " "Elaborating entity \"X4Counter\" for hierarchy \"date_func:Inst_Datumfunctie_top\|Jaren:Inst_Jaren\|X4Counter:Inst_X4Counter\"" {  } { { "Jaren.vhd" "Inst_X4Counter" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Jaren.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403883 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SJ 4Counter.vhd(66) " "VHDL Process Statement warning at 4Counter.vhd(66): signal \"SJ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "4Counter.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/4Counter.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1586652403883 "|MultiFKlok|date_func:Inst_Datumfunctie_top|Jaren:Inst_Jaren|X4Counter:Inst_X4Counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clock_func alarm_clock_func:Inst_Wekkerfunctie_top " "Elaborating entity \"alarm_clock_func\" for hierarchy \"alarm_clock_func:Inst_Wekkerfunctie_top\"" {  } { { "MultiFKlok.vhd" "Inst_Wekkerfunctie_top" { Text "D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BesturingWekF alarm_clock_func:Inst_Wekkerfunctie_top\|BesturingWekF:Inst_BesturingWekF " "Elaborating entity \"BesturingWekF\" for hierarchy \"alarm_clock_func:Inst_Wekkerfunctie_top\|BesturingWekF:Inst_BesturingWekF\"" {  } { { "Wekkerfunctie_top.vhd" "Inst_BesturingWekF" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Wekkerfunctie_top.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403916 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_act_int BesturingWekF.vhd(83) " "VHDL Process Statement warning at BesturingWekF.vhd(83): signal \"w_act_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BesturingWekF.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/BesturingWekF.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1586652403917 "|MultiFKlok|alarm_clock_func:Inst_Wekkerfunctie_top|BesturingWekF:Inst_BesturingWekF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_MinEn_int BesturingWekF.vhd(84) " "VHDL Process Statement warning at BesturingWekF.vhd(84): signal \"w_MinEn_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BesturingWekF.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/BesturingWekF.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1586652403917 "|MultiFKlok|alarm_clock_func:Inst_Wekkerfunctie_top|BesturingWekF:Inst_BesturingWekF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_UurEn_int BesturingWekF.vhd(85) " "VHDL Process Statement warning at BesturingWekF.vhd(85): signal \"w_UurEn_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BesturingWekF.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/BesturingWekF.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1586652403917 "|MultiFKlok|alarm_clock_func:Inst_Wekkerfunctie_top|BesturingWekF:Inst_BesturingWekF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_down_int BesturingWekF.vhd(87) " "VHDL Process Statement warning at BesturingWekF.vhd(87): signal \"w_down_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BesturingWekF.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/BesturingWekF.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1586652403917 "|MultiFKlok|alarm_clock_func:Inst_Wekkerfunctie_top|BesturingWekF:Inst_BesturingWekF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_clr_int BesturingWekF.vhd(88) " "VHDL Process Statement warning at BesturingWekF.vhd(88): signal \"w_clr_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BesturingWekF.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/BesturingWekF.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1586652403917 "|MultiFKlok|alarm_clock_func:Inst_Wekkerfunctie_top|BesturingWekF:Inst_BesturingWekF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comporator alarm_clock_func:Inst_Wekkerfunctie_top\|Comporator:Inst_Comporator " "Elaborating entity \"Comporator\" for hierarchy \"alarm_clock_func:Inst_Wekkerfunctie_top\|Comporator:Inst_Comporator\"" {  } { { "Wekkerfunctie_top.vhd" "Inst_Comporator" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Wekkerfunctie_top.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alarm alarm_clock_func:Inst_Wekkerfunctie_top\|Alarm:Inst_Alarm " "Elaborating entity \"Alarm\" for hierarchy \"alarm_clock_func:Inst_Wekkerfunctie_top\|Alarm:Inst_Alarm\"" {  } { { "Wekkerfunctie_top.vhd" "Inst_Alarm" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Wekkerfunctie_top.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_func timer_func:Inst_Timerfunctie_top " "Elaborating entity \"timer_func\" for hierarchy \"timer_func:Inst_Timerfunctie_top\"" {  } { { "MultiFKlok.vhd" "Inst_Timerfunctie_top" { Text "D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BesturingTiF timer_func:Inst_Timerfunctie_top\|BesturingTiF:Inst_BesturingTiF " "Elaborating entity \"BesturingTiF\" for hierarchy \"timer_func:Inst_Timerfunctie_top\|BesturingTiF:Inst_BesturingTiF\"" {  } { { "Timerfunctie_top.vhd" "Inst_BesturingTiF" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Timerfunctie_top.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403953 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SEn_int BesturingTiF.vhd(94) " "VHDL Process Statement warning at BesturingTiF.vhd(94): signal \"SEn_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BesturingTiF.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/BesturingTiF.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1586652403954 "|MultiFKlok|timer_func:Inst_Timerfunctie_top|BesturingTiF:Inst_BesturingTiF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ti_sEn_int BesturingTiF.vhd(95) " "VHDL Process Statement warning at BesturingTiF.vhd(95): signal \"Ti_sEn_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BesturingTiF.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/BesturingTiF.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1586652403954 "|MultiFKlok|timer_func:Inst_Timerfunctie_top|BesturingTiF:Inst_BesturingTiF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ti_mEn_int BesturingTiF.vhd(96) " "VHDL Process Statement warning at BesturingTiF.vhd(96): signal \"Ti_mEn_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BesturingTiF.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/BesturingTiF.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1586652403954 "|MultiFKlok|timer_func:Inst_Timerfunctie_top|BesturingTiF:Inst_BesturingTiF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ti_uEn_int BesturingTiF.vhd(97) " "VHDL Process Statement warning at BesturingTiF.vhd(97): signal \"Ti_uEn_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BesturingTiF.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/BesturingTiF.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1586652403954 "|MultiFKlok|timer_func:Inst_Timerfunctie_top|BesturingTiF:Inst_BesturingTiF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ti_down_int BesturingTiF.vhd(98) " "VHDL Process Statement warning at BesturingTiF.vhd(98): signal \"Ti_down_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BesturingTiF.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/BesturingTiF.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1586652403954 "|MultiFKlok|timer_func:Inst_Timerfunctie_top|BesturingTiF:Inst_BesturingTiF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ti_clr_int BesturingTiF.vhd(99) " "VHDL Process Statement warning at BesturingTiF.vhd(99): signal \"Ti_clr_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BesturingTiF.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/BesturingTiF.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1586652403954 "|MultiFKlok|timer_func:Inst_Timerfunctie_top|BesturingTiF:Inst_BesturingTiF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Countdown timer_func:Inst_Timerfunctie_top\|Countdown:Inst_Countdown " "Elaborating entity \"Countdown\" for hierarchy \"timer_func:Inst_Timerfunctie_top\|Countdown:Inst_Countdown\"" {  } { { "Timerfunctie_top.vhd" "Inst_Countdown" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Timerfunctie_top.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Convert_Alarm timer_func:Inst_Timerfunctie_top\|Convert_Alarm:Inst_Convert_Alarm " "Elaborating entity \"Convert_Alarm\" for hierarchy \"timer_func:Inst_Timerfunctie_top\|Convert_Alarm:Inst_Convert_Alarm\"" {  } { { "Timerfunctie_top.vhd" "Inst_Convert_Alarm" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Timerfunctie_top.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Auto_Alarm timer_func:Inst_Timerfunctie_top\|Auto_Alarm:Inst_Auto_Alarm " "Elaborating entity \"Auto_Alarm\" for hierarchy \"timer_func:Inst_Timerfunctie_top\|Auto_Alarm:Inst_Auto_Alarm\"" {  } { { "Timerfunctie_top.vhd" "Inst_Auto_Alarm" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Timerfunctie_top.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chronometer chronometer:Inst_chronometer " "Elaborating entity \"chronometer\" for hierarchy \"chronometer:Inst_chronometer\"" {  } { { "MultiFKlok.vhd" "Inst_chronometer" { Text "D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403994 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uEn_int chronometer.vhd(108) " "Verilog HDL or VHDL warning at chronometer.vhd(108): object \"uEn_int\" assigned a value but never read" {  } { { "chronometer.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/chronometer.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586652403995 "|MultiFKlok|chronometer:Inst_chronometer"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "down_int chronometer.vhd(110) " "VHDL Signal Declaration warning at chronometer.vhd(110): used explicit default value for signal \"down_int\" because signal was never assigned a value" {  } { { "chronometer.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/chronometer.vhd" 110 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1586652403995 "|MultiFKlok|chronometer:Inst_chronometer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c_besturing chronometer:Inst_chronometer\|c_besturing:Inst_besturing " "Elaborating entity \"c_besturing\" for hierarchy \"chronometer:Inst_chronometer\|c_besturing:Inst_besturing\"" {  } { { "chronometer.vhd" "Inst_besturing" { Text "D:/intelFPGA_lite/program/Multi_func_clock/chronometer.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c_freeze chronometer:Inst_chronometer\|c_freeze:Inst_freeze " "Elaborating entity \"c_freeze\" for hierarchy \"chronometer:Inst_chronometer\|c_freeze:Inst_freeze\"" {  } { { "chronometer.vhd" "Inst_freeze" { Text "D:/intelFPGA_lite/program/Multi_func_clock/chronometer.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HONDERDSTEN chronometer:Inst_chronometer\|HONDERDSTEN:Inst_HONDERDSTEN " "Elaborating entity \"HONDERDSTEN\" for hierarchy \"chronometer:Inst_chronometer\|HONDERDSTEN:Inst_HONDERDSTEN\"" {  } { { "chronometer.vhd" "Inst_HONDERDSTEN" { Text "D:/intelFPGA_lite/program/Multi_func_clock/chronometer.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652403999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nnCounter chronometer:Inst_chronometer\|HONDERDSTEN:Inst_HONDERDSTEN\|nnCounter:Inst_eenheden " "Elaborating entity \"nnCounter\" for hierarchy \"chronometer:Inst_chronometer\|HONDERDSTEN:Inst_HONDERDSTEN\|nnCounter:Inst_eenheden\"" {  } { { "honderdsten.vhd" "Inst_eenheden" { Text "D:/intelFPGA_lite/program/Multi_func_clock/honderdsten.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652404000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_module display_module:Inst_WeergaveModule " "Elaborating entity \"display_module\" for hierarchy \"display_module:Inst_WeergaveModule\"" {  } { { "MultiFKlok.vhd" "Inst_WeergaveModule" { Text "D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652404004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sel_Uit_VGA display_module:Inst_WeergaveModule\|Sel_Uit_VGA:Inst_Sel_Uit_VGA " "Elaborating entity \"Sel_Uit_VGA\" for hierarchy \"display_module:Inst_WeergaveModule\|Sel_Uit_VGA:Inst_Sel_Uit_VGA\"" {  } { { "WeergaveModule.VHD" "Inst_Sel_Uit_VGA" { Text "D:/intelFPGA_lite/program/Multi_func_clock/WeergaveModule.VHD" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652404016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keuze_Uitgang_VGA display_module:Inst_WeergaveModule\|Keuze_Uitgang_VGA:Inst_Keuze_Uitgang_VGA " "Elaborating entity \"Keuze_Uitgang_VGA\" for hierarchy \"display_module:Inst_WeergaveModule\|Keuze_Uitgang_VGA:Inst_Keuze_Uitgang_VGA\"" {  } { { "WeergaveModule.VHD" "Inst_Keuze_Uitgang_VGA" { Text "D:/intelFPGA_lite/program/Multi_func_clock/WeergaveModule.VHD" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652404024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_intern display_module:Inst_WeergaveModule\|sel_intern:Inst_sel_intern " "Elaborating entity \"sel_intern\" for hierarchy \"display_module:Inst_WeergaveModule\|sel_intern:Inst_sel_intern\"" {  } { { "WeergaveModule.VHD" "Inst_sel_intern" { Text "D:/intelFPGA_lite/program/Multi_func_clock/WeergaveModule.VHD" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652404035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:Inst_vga_initials_top " "Elaborating entity \"VGA\" for hierarchy \"VGA:Inst_vga_initials_top\"" {  } { { "MultiFKlok.vhd" "Inst_vga_initials_top" { Text "D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652404050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_640x480 VGA:Inst_vga_initials_top\|vga_640x480:Inst_vga_640x480 " "Elaborating entity \"vga_640x480\" for hierarchy \"VGA:Inst_vga_initials_top\|vga_640x480:Inst_vga_640x480\"" {  } { { "vga_initials_top.vhd" "Inst_vga_640x480" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_initials_top.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652404059 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vsenable vga_synccounter.vhd(58) " "VHDL Process Statement warning at vga_synccounter.vhd(58): signal \"vsenable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_synccounter.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_synccounter.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1586652404060 "|MultiFKlok|VGA:Inst_vga_initials_top|vga_640x480:Inst_vga_640x480"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_initials VGA:Inst_vga_initials_top\|vga_initials:Inst_vga_initials " "Elaborating entity \"vga_initials\" for hierarchy \"VGA:Inst_vga_initials_top\|vga_initials:Inst_vga_initials\"" {  } { { "vga_initials_top.vhd" "Inst_vga_initials" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_initials_top.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652404061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prom_DMH VGA:Inst_vga_initials_top\|prom_DMH:Inst_prom_DMH " "Elaborating entity \"prom_DMH\" for hierarchy \"VGA:Inst_vga_initials_top\|prom_DMH:Inst_prom_DMH\"" {  } { { "vga_initials_top.vhd" "Inst_prom_DMH" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_initials_top.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652404168 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1586652407283 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1586652408201 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "90 " "90 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1586652409316 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1586652410096 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652410096 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn1 " "No output dependent on input pin \"btn1\"" {  } { { "MultiFKlok.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586652412081 "|MultiFKlok|btn1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn2 " "No output dependent on input pin \"btn2\"" {  } { { "MultiFKlok.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586652412081 "|MultiFKlok|btn2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn3 " "No output dependent on input pin \"btn3\"" {  } { { "MultiFKlok.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586652412081 "|MultiFKlok|btn3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn4 " "No output dependent on input pin \"btn4\"" {  } { { "MultiFKlok.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586652412081 "|MultiFKlok|btn4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk4Hz " "No output dependent on input pin \"clk4Hz\"" {  } { { "MultiFKlok.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586652412081 "|MultiFKlok|clk4Hz"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1586652412081 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "465 " "Implemented 465 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1586652412084 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1586652412084 ""} { "Info" "ICUT_CUT_TM_LCELLS" "449 " "Implemented 449 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1586652412084 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1586652412084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "723 " "Peak virtual memory: 723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586652412109 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 11 22:16:52 2020 " "Processing ended: Sat Apr 11 22:16:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586652412109 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586652412109 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586652412109 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652412109 ""}
