{
  "sha": "3de8c82a4af7c9a0b5901d154cd74b59490aa16e",
  "node_id": "C_kwDOANOeidoAKDNkZThjODJhNGFmN2M5YTBiNTkwMWQxNTRjZDc0YjU5NDkwYWExNmU",
  "commit": {
    "author": {
      "name": "Richard Sandiford",
      "email": "richard.sandiford@arm.com",
      "date": "2021-11-30T17:50:25Z"
    },
    "committer": {
      "name": "Richard Sandiford",
      "email": "richard.sandiford@arm.com",
      "date": "2021-11-30T17:50:25Z"
    },
    "message": "aarch64: Make LOR registers conditional on +lor\n\nWe have a +lor feature flag for the Limited Ordering Regions\nextension, but the associated registers didn't use it.\n\nopcodes/\n\t* aarch64-opc.c (SR_LOR): New macro.\n\t(aarch64_sys_regs): Use it for lorc_el1, lorea_el1, lorn_el1 and\n\tlorsa_el1.\n\ngas/\n\t* testsuite/gas/aarch64/sysreg-7.s: Enable +lor.\n\t* testsuite/gas/aarch64/illegal-sysreg-7.s: Test for LOR registers\n\twithout +lor.\n\t* testsuite/gas/aarch64/illegal-sysreg-7.d: Update accordingly.\n\t* testsuite/gas/aarch64/illegal-sysreg-7.l: Likewise.",
    "tree": {
      "sha": "672c25035d4945a84eac519ce6a20b4975d7a263",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/672c25035d4945a84eac519ce6a20b4975d7a263"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/3de8c82a4af7c9a0b5901d154cd74b59490aa16e",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/3de8c82a4af7c9a0b5901d154cd74b59490aa16e",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/3de8c82a4af7c9a0b5901d154cd74b59490aa16e",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/3de8c82a4af7c9a0b5901d154cd74b59490aa16e/comments",
  "author": {
    "login": "rsandifo-arm",
    "id": 28043039,
    "node_id": "MDQ6VXNlcjI4MDQzMDM5",
    "avatar_url": "https://avatars.githubusercontent.com/u/28043039?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/rsandifo-arm",
    "html_url": "https://github.com/rsandifo-arm",
    "followers_url": "https://api.github.com/users/rsandifo-arm/followers",
    "following_url": "https://api.github.com/users/rsandifo-arm/following{/other_user}",
    "gists_url": "https://api.github.com/users/rsandifo-arm/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/rsandifo-arm/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/rsandifo-arm/subscriptions",
    "organizations_url": "https://api.github.com/users/rsandifo-arm/orgs",
    "repos_url": "https://api.github.com/users/rsandifo-arm/repos",
    "events_url": "https://api.github.com/users/rsandifo-arm/events{/privacy}",
    "received_events_url": "https://api.github.com/users/rsandifo-arm/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "rsandifo-arm",
    "id": 28043039,
    "node_id": "MDQ6VXNlcjI4MDQzMDM5",
    "avatar_url": "https://avatars.githubusercontent.com/u/28043039?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/rsandifo-arm",
    "html_url": "https://github.com/rsandifo-arm",
    "followers_url": "https://api.github.com/users/rsandifo-arm/followers",
    "following_url": "https://api.github.com/users/rsandifo-arm/following{/other_user}",
    "gists_url": "https://api.github.com/users/rsandifo-arm/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/rsandifo-arm/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/rsandifo-arm/subscriptions",
    "organizations_url": "https://api.github.com/users/rsandifo-arm/orgs",
    "repos_url": "https://api.github.com/users/rsandifo-arm/repos",
    "events_url": "https://api.github.com/users/rsandifo-arm/events{/privacy}",
    "received_events_url": "https://api.github.com/users/rsandifo-arm/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "ed96bdcba59ec5bba01de1b1db398f338f9200b1",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/ed96bdcba59ec5bba01de1b1db398f338f9200b1",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/ed96bdcba59ec5bba01de1b1db398f338f9200b1"
    }
  ],
  "stats": {
    "total": 24,
    "additions": 19,
    "deletions": 5
  },
  "files": [
    {
      "sha": "98bc9a04835fc3fb1dff1dc7fbfab1cc19a2a4bf",
      "filename": "gas/testsuite/gas/aarch64/illegal-sysreg-7.d",
      "status": "modified",
      "additions": 1,
      "deletions": 1,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/3de8c82a4af7c9a0b5901d154cd74b59490aa16e/gas/testsuite/gas/aarch64/illegal-sysreg-7.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/3de8c82a4af7c9a0b5901d154cd74b59490aa16e/gas/testsuite/gas/aarch64/illegal-sysreg-7.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/illegal-sysreg-7.d?ref=3de8c82a4af7c9a0b5901d154cd74b59490aa16e",
      "patch": "@@ -1,2 +1,2 @@\n #source: illegal-sysreg-7.s\n-#warning_output: illegal-sysreg-7.l\n+#error_output: illegal-sysreg-7.l"
    },
    {
      "sha": "697b7064112f3bb039dca8b7aec59e8bec68fd6a",
      "filename": "gas/testsuite/gas/aarch64/illegal-sysreg-7.l",
      "status": "modified",
      "additions": 4,
      "deletions": 0,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/3de8c82a4af7c9a0b5901d154cd74b59490aa16e/gas/testsuite/gas/aarch64/illegal-sysreg-7.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/3de8c82a4af7c9a0b5901d154cd74b59490aa16e/gas/testsuite/gas/aarch64/illegal-sysreg-7.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/illegal-sysreg-7.l?ref=3de8c82a4af7c9a0b5901d154cd74b59490aa16e",
      "patch": "@@ -1,2 +1,6 @@\n .*: Assembler messages:\n+.*: Error: selected processor does not support system register name 'lorc_el1'\n+.*: Error: selected processor does not support system register name 'lorea_el1'\n+.*: Error: selected processor does not support system register name 'lorn_el1'\n+.*: Error: selected processor does not support system register name 'lorsa_el1'\n .*: Warning: specified register cannot be written to at operand 1 -- `msr ich_vtr_el2,x0'"
    },
    {
      "sha": "31094538b8707dbdc659dccf54db0712a1704962",
      "filename": "gas/testsuite/gas/aarch64/illegal-sysreg-7.s",
      "status": "modified",
      "additions": 6,
      "deletions": 0,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/3de8c82a4af7c9a0b5901d154cd74b59490aa16e/gas/testsuite/gas/aarch64/illegal-sysreg-7.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/3de8c82a4af7c9a0b5901d154cd74b59490aa16e/gas/testsuite/gas/aarch64/illegal-sysreg-7.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/illegal-sysreg-7.s?ref=3de8c82a4af7c9a0b5901d154cd74b59490aa16e",
      "patch": "@@ -1,2 +1,8 @@\n+/* Missing +lor.  */\n+mrs x0, lorc_el1\n+mrs x0, lorea_el1\n+mrs x0, lorn_el1\n+mrs x0, lorsa_el1\n+\n /* Write to R/O system registers.  */\n msr ich_vtr_el2, x0"
    },
    {
      "sha": "94dd85b1a030d40b8fa3cfe174ff83bd7a2b8a07",
      "filename": "gas/testsuite/gas/aarch64/sysreg-7.s",
      "status": "modified",
      "additions": 2,
      "deletions": 0,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/3de8c82a4af7c9a0b5901d154cd74b59490aa16e/gas/testsuite/gas/aarch64/sysreg-7.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/3de8c82a4af7c9a0b5901d154cd74b59490aa16e/gas/testsuite/gas/aarch64/sysreg-7.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/sysreg-7.s?ref=3de8c82a4af7c9a0b5901d154cd74b59490aa16e",
      "patch": "@@ -1,3 +1,5 @@\n+.arch armv8-a+lor\n+\n /* Read from system registers.  */\n mrs x0, lorc_el1\n mrs x0, lorea_el1"
    },
    {
      "sha": "a09591557870170f44fb39b8dc09731b63765eb6",
      "filename": "opcodes/aarch64-opc.c",
      "status": "modified",
      "additions": 6,
      "deletions": 4,
      "changes": 10,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/3de8c82a4af7c9a0b5901d154cd74b59490aa16e/opcodes/aarch64-opc.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/3de8c82a4af7c9a0b5901d154cd74b59490aa16e/opcodes/aarch64-opc.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-opc.c?ref=3de8c82a4af7c9a0b5901d154cd74b59490aa16e",
      "patch": "@@ -3990,6 +3990,7 @@ aarch64_print_operand (char *buf, size_t size, bfd_vma pc,\n #define SR_V8_3(n,e,f)\t  SR_FEAT (n,e,f,V8_3)\n #define SR_V8_4(n,e,f)\t  SR_FEAT (n,e,f,V8_4)\n #define SR_V8_4(n,e,f)\t  SR_FEAT (n,e,f,V8_4)\n+#define SR_LOR(n,e,f)\t  SR_FEAT (n,e,f,LOR)\n #define SR_PAN(n,e,f)\t  SR_FEAT (n,e,f,PAN)\n #define SR_RAS(n,e,f)\t  SR_FEAT (n,e,f,RAS)\n #define SR_SME(n,e,f)\t  SR_FEAT (n,e,f,SME)\n@@ -4714,10 +4715,11 @@ const aarch64_sys_reg aarch64_sys_regs [] =\n   SR_CORE (\"csrptr_el2\",    CPENC (2,4,C8,C0,1),  0),\n   SR_CORE (\"csrptridx_el2\", CPENC (2,4,C8,C0,3),  F_REG_READ),\n \n-  SR_CORE (\"lorc_el1\",      CPENC (3,0,C10,C4,3),  0),\n-  SR_CORE (\"lorea_el1\",     CPENC (3,0,C10,C4,1),  0),\n-  SR_CORE (\"lorn_el1\",      CPENC (3,0,C10,C4,2),  0),\n-  SR_CORE (\"lorsa_el1\",     CPENC (3,0,C10,C4,0),  0),\n+  SR_LOR (\"lorc_el1\",       CPENC (3,0,C10,C4,3),  0),\n+  SR_LOR (\"lorea_el1\",      CPENC (3,0,C10,C4,1),  0),\n+  SR_LOR (\"lorn_el1\",       CPENC (3,0,C10,C4,2),  0),\n+  SR_LOR (\"lorsa_el1\",      CPENC (3,0,C10,C4,0),  0),\n+\n   SR_CORE (\"icc_ctlr_el3\",  CPENC (3,6,C12,C12,4), 0),\n   SR_CORE (\"icc_sre_el1\",   CPENC (3,0,C12,C12,5), 0),\n   SR_CORE (\"icc_sre_el2\",   CPENC (3,4,C12,C9,5),  0),"
    }
  ]
}