module counter(input clk, input nrst, output reg[3:0]out);
  always@(posedge clk) begin
    if(!nrst)
      out<=0;
    else
      out<=out+1;
  end
endmodule
