ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Mar 07, 2021 at 00:02:38 CST
ncverilog
	testfixture.v
	IOTDF.v
	+define+F2
	+access+r
file: testfixture.v
	module worklib.test:v
		errors: 0, warnings: 0
file: IOTDF.v
	module worklib.IOTDF:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.IOTDF:v <0x40c72c30>
			streams:  22, words: 20483
		worklib.test:v <0x5ae3c908>
			streams:  11, words: 15466
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Registers:               43      43
		Scalar wires:             5       -
		Vectored wires:           3       -
		Always blocks:           11      11
		Initial blocks:           7       7
		Pseudo assignments:       1       1
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.test:v
Loading snapshot worklib.test:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_R-2020.12, Linux, 11/19/2020
(C) 1996 - 2020 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'IOTDF_F2.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
-----------------------------------------------------

Start to Send IOT Data & Compare ...


P00:  ** Correct!! ** 
P01:  ** Correct!! ** 
P02:  ** Correct!! ** 
P03:  ** Correct!! ** 
P04:  ** Correct!! ** 
P05:  ** Correct!! ** 
P06:  ** Correct!! ** 
P07:  ** Correct!! ** 
P08:  ** Correct!! ** 
P09:  ** Correct!! ** 
P10:  ** Correct!! ** 
P11:  ** Correct!! ** 

-----------------------------------------------------

Congratulations! All data have been generated successfully!

-------------------------PASS------------------------

Simulation complete via $finish(1) at time 15400 NS + 0
./testfixture.v:232       #(`CYCLE/2); $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Mar 07, 2021 at 00:02:45 CST  (total: 00:00:07)
