
SignalSnagger.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000032  00804000  000037d8  0000388c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000037d8  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000102  00804032  00804032  000038be  2**0
                  ALLOC
  3 .eeprom       00000112  00810000  00810000  000038be  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .comment      0000005c  00000000  00000000  000039d0  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00003a2c  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 00000630  00000000  00000000  00003a70  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000eb4f  00000000  00000000  000040a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000054c8  00000000  00000000  00012bef  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00004b77  00000000  00000000  000180b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00001180  00000000  00000000  0001cc30  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00005bbf  00000000  00000000  0001ddb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00005a93  00000000  00000000  0002396f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000638  00000000  00000000  00029402  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 78 00 	jmp	0xf0	; 0xf0 <__dtors_end>
       4:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
       8:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
       c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      10:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      14:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      18:	0c 94 ca 03 	jmp	0x794	; 0x794 <__vector_6>
      1c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      20:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      24:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      28:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      2c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      30:	0c 94 c6 00 	jmp	0x18c	; 0x18c <__vector_12>
      34:	0c 94 22 16 	jmp	0x2c44	; 0x2c44 <__vector_13>
      38:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      3c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      40:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      44:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      48:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      4c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      50:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      54:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      58:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      5c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      60:	0c 94 22 07 	jmp	0xe44	; 0xe44 <__vector_24>
      64:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      68:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      6c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      70:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      74:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      78:	0c 94 ef 15 	jmp	0x2bde	; 0x2bde <__vector_30>
      7c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      80:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      84:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      88:	0c 94 d9 03 	jmp	0x7b2	; 0x7b2 <__vector_34>
      8c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      90:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      94:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      98:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      9c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      a0:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      a4:	0c 94 3a 0a 	jmp	0x1474	; 0x1474 <__vector_41>
      a8:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      ac:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      b0:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      b4:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      b8:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      bc:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      c0:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      c4:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      c8:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      cc:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      d0:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      d4:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      d8:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      dc:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      e0:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      e4:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>

000000e8 <__ctors_start>:
      e8:	27 06       	cpc	r2, r23
      ea:	53 07       	cpc	r21, r19

000000ec <__ctors_end>:
      ec:	36 06       	cpc	r3, r22
      ee:	64 07       	cpc	r22, r20

000000f0 <__dtors_end>:
      f0:	11 24       	eor	r1, r1
      f2:	1f be       	out	0x3f, r1	; 63
      f4:	cf ef       	ldi	r28, 0xFF	; 255
      f6:	cd bf       	out	0x3d, r28	; 61
      f8:	df e7       	ldi	r29, 0x7F	; 127
      fa:	de bf       	out	0x3e, r29	; 62

000000fc <__do_copy_data>:
      fc:	10 e4       	ldi	r17, 0x40	; 64
      fe:	a0 e0       	ldi	r26, 0x00	; 0
     100:	b0 e4       	ldi	r27, 0x40	; 64
     102:	e8 ed       	ldi	r30, 0xD8	; 216
     104:	f7 e3       	ldi	r31, 0x37	; 55
     106:	00 e0       	ldi	r16, 0x00	; 0
     108:	0b bf       	out	0x3b, r16	; 59
     10a:	02 c0       	rjmp	.+4      	; 0x110 <__do_copy_data+0x14>
     10c:	07 90       	elpm	r0, Z+
     10e:	0d 92       	st	X+, r0
     110:	a2 33       	cpi	r26, 0x32	; 50
     112:	b1 07       	cpc	r27, r17
     114:	d9 f7       	brne	.-10     	; 0x10c <__do_copy_data+0x10>

00000116 <__do_clear_bss>:
     116:	21 e4       	ldi	r18, 0x41	; 65
     118:	a2 e3       	ldi	r26, 0x32	; 50
     11a:	b0 e4       	ldi	r27, 0x40	; 64
     11c:	01 c0       	rjmp	.+2      	; 0x120 <.do_clear_bss_start>

0000011e <.do_clear_bss_loop>:
     11e:	1d 92       	st	X+, r1

00000120 <.do_clear_bss_start>:
     120:	a4 33       	cpi	r26, 0x34	; 52
     122:	b2 07       	cpc	r27, r18
     124:	e1 f7       	brne	.-8      	; 0x11e <.do_clear_bss_loop>

00000126 <__do_global_ctors>:
     126:	10 e0       	ldi	r17, 0x00	; 0
     128:	c6 e7       	ldi	r28, 0x76	; 118
     12a:	d0 e0       	ldi	r29, 0x00	; 0
     12c:	04 c0       	rjmp	.+8      	; 0x136 <__do_global_ctors+0x10>
     12e:	21 97       	sbiw	r28, 0x01	; 1
     130:	fe 01       	movw	r30, r28
     132:	0e 94 cc 17 	call	0x2f98	; 0x2f98 <__tablejump2__>
     136:	c4 37       	cpi	r28, 0x74	; 116
     138:	d1 07       	cpc	r29, r17
     13a:	c9 f7       	brne	.-14     	; 0x12e <__do_global_ctors+0x8>
     13c:	0e 94 3c 04 	call	0x878	; 0x878 <main>
     140:	0c 94 df 1b 	jmp	0x37be	; 0x37be <__do_global_dtors>

00000144 <__bad_interrupt>:
     144:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000148 <set_system_time>:
     148:	0f b6       	in	r0, 0x3f	; 63
     14a:	f8 94       	cli
     14c:	60 93 30 41 	sts	0x4130, r22	; 0x804130 <__system_time>
     150:	70 93 31 41 	sts	0x4131, r23	; 0x804131 <__system_time+0x1>
     154:	80 93 32 41 	sts	0x4132, r24	; 0x804132 <__system_time+0x2>
     158:	90 93 33 41 	sts	0x4133, r25	; 0x804133 <__system_time+0x3>
     15c:	0f be       	out	0x3f, r0	; 63
     15e:	08 95       	ret

00000160 <time>:
     160:	fc 01       	movw	r30, r24
     162:	0f b6       	in	r0, 0x3f	; 63
     164:	f8 94       	cli
     166:	60 91 30 41 	lds	r22, 0x4130	; 0x804130 <__system_time>
     16a:	70 91 31 41 	lds	r23, 0x4131	; 0x804131 <__system_time+0x1>
     16e:	80 91 32 41 	lds	r24, 0x4132	; 0x804132 <__system_time+0x2>
     172:	90 91 33 41 	lds	r25, 0x4133	; 0x804133 <__system_time+0x3>
     176:	0f be       	out	0x3f, r0	; 63
     178:	30 97       	sbiw	r30, 0x00	; 0
     17a:	21 f0       	breq	.+8      	; 0x184 <time+0x24>
     17c:	60 83       	st	Z, r22
     17e:	71 83       	std	Z+1, r23	; 0x01
     180:	82 83       	std	Z+2, r24	; 0x02
     182:	93 83       	std	Z+3, r25	; 0x03
     184:	08 95       	ret

00000186 <atmel_start_init>:
/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
	system_init();
     186:	0e 94 bb 08 	call	0x1176	; 0x1176 <system_init>
}
     18a:	08 95       	ret

0000018c <__vector_12>:
			str[5] = '\0';
			return str;
		}
	}
				
	return str;
     18c:	1f 92       	push	r1
     18e:	0f 92       	push	r0
     190:	0f b6       	in	r0, 0x3f	; 63
     192:	0f 92       	push	r0
     194:	11 24       	eor	r1, r1
     196:	0b b6       	in	r0, 0x3b	; 59
     198:	0f 92       	push	r0
     19a:	0f 93       	push	r16
     19c:	1f 93       	push	r17
     19e:	2f 93       	push	r18
     1a0:	3f 93       	push	r19
     1a2:	4f 93       	push	r20
     1a4:	5f 93       	push	r21
     1a6:	6f 93       	push	r22
     1a8:	7f 93       	push	r23
     1aa:	8f 93       	push	r24
     1ac:	9f 93       	push	r25
     1ae:	af 93       	push	r26
     1b0:	bf 93       	push	r27
     1b2:	cf 93       	push	r28
     1b4:	df 93       	push	r29
     1b6:	ef 93       	push	r30
     1b8:	ff 93       	push	r31
     1ba:	80 91 06 0b 	lds	r24, 0x0B06	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
     1be:	80 ff       	sbrs	r24, 0
     1c0:	8a c2       	rjmp	.+1300   	; 0x6d6 <__LOCK_REGION_LENGTH__+0x2d6>
     1c2:	20 91 09 40 	lds	r18, 0x4009	; 0x804009 <_ZZ11__vector_12E7fiftyMS>
     1c6:	2f 5f       	subi	r18, 0xFF	; 255
     1c8:	20 93 09 40 	sts	0x4009, r18	; 0x804009 <_ZZ11__vector_12E7fiftyMS>
     1cc:	8b ea       	ldi	r24, 0xAB	; 171
     1ce:	28 9f       	mul	r18, r24
     1d0:	81 2d       	mov	r24, r1
     1d2:	11 24       	eor	r1, r1
     1d4:	86 95       	lsr	r24
     1d6:	86 95       	lsr	r24
     1d8:	98 2f       	mov	r25, r24
     1da:	99 0f       	add	r25, r25
     1dc:	89 0f       	add	r24, r25
     1de:	88 0f       	add	r24, r24
     1e0:	28 17       	cp	r18, r24
     1e2:	09 f4       	brne	.+2      	; 0x1e6 <__vector_12+0x5a>
     1e4:	52 c0       	rjmp	.+164    	; 0x28a <__EEPROM_REGION_LENGTH__+0x8a>
     1e6:	80 91 72 40 	lds	r24, 0x4072	; 0x804072 <_ZL14g_rotary_edges>
     1ea:	90 91 73 40 	lds	r25, 0x4073	; 0x804073 <_ZL14g_rotary_edges+0x1>
     1ee:	89 2b       	or	r24, r25
     1f0:	09 f4       	brne	.+2      	; 0x1f4 <__vector_12+0x68>
     1f2:	40 c0       	rjmp	.+128    	; 0x274 <__EEPROM_REGION_LENGTH__+0x74>
     1f4:	40 91 72 40 	lds	r20, 0x4072	; 0x804072 <_ZL14g_rotary_edges>
     1f8:	50 91 73 40 	lds	r21, 0x4073	; 0x804073 <_ZL14g_rotary_edges+0x1>
     1fc:	80 91 72 40 	lds	r24, 0x4072	; 0x804072 <_ZL14g_rotary_edges>
     200:	90 91 73 40 	lds	r25, 0x4073	; 0x804073 <_ZL14g_rotary_edges+0x1>
     204:	99 23       	and	r25, r25
     206:	0c f4       	brge	.+2      	; 0x20a <__EEPROM_REGION_LENGTH__+0xa>
     208:	19 c2       	rjmp	.+1074   	; 0x63c <__LOCK_REGION_LENGTH__+0x23c>
     20a:	9c 01       	movw	r18, r24
     20c:	60 91 72 40 	lds	r22, 0x4072	; 0x804072 <_ZL14g_rotary_edges>
     210:	70 91 73 40 	lds	r23, 0x4073	; 0x804073 <_ZL14g_rotary_edges+0x1>
     214:	e0 91 39 40 	lds	r30, 0x4039	; 0x804039 <_ZZ11__vector_12E15holdRotaryEdges>
     218:	f0 91 3a 40 	lds	r31, 0x403A	; 0x80403a <_ZZ11__vector_12E15holdRotaryEdges+0x1>
     21c:	e6 17       	cp	r30, r22
     21e:	f7 07       	cpc	r31, r23
     220:	09 f4       	brne	.+2      	; 0x224 <__EEPROM_REGION_LENGTH__+0x24>
     222:	10 c2       	rjmp	.+1056   	; 0x644 <__LOCK_REGION_LENGTH__+0x244>
     224:	95 95       	asr	r25
     226:	87 95       	ror	r24
     228:	95 95       	asr	r25
     22a:	87 95       	ror	r24
     22c:	55 23       	and	r21, r21
     22e:	0c f4       	brge	.+2      	; 0x232 <__EEPROM_REGION_LENGTH__+0x32>
     230:	1b c2       	rjmp	.+1078   	; 0x668 <__LOCK_REGION_LENGTH__+0x268>
     232:	60 91 74 40 	lds	r22, 0x4074	; 0x804074 <_ZL14g_rotary_count>
     236:	70 91 75 40 	lds	r23, 0x4075	; 0x804075 <_ZL14g_rotary_count+0x1>
     23a:	86 0f       	add	r24, r22
     23c:	97 1f       	adc	r25, r23
     23e:	80 93 74 40 	sts	0x4074, r24	; 0x804074 <_ZL14g_rotary_count>
     242:	90 93 75 40 	sts	0x4075, r25	; 0x804075 <_ZL14g_rotary_count+0x1>
     246:	23 70       	andi	r18, 0x03	; 3
     248:	33 27       	eor	r19, r19
     24a:	86 e9       	ldi	r24, 0x96	; 150
     24c:	90 e0       	ldi	r25, 0x00	; 0
     24e:	80 93 37 40 	sts	0x4037, r24	; 0x804037 <_ZZ11__vector_12E23rotaryNoMotionCountdown>
     252:	90 93 38 40 	sts	0x4038, r25	; 0x804038 <_ZZ11__vector_12E23rotaryNoMotionCountdown+0x1>
     256:	80 91 72 40 	lds	r24, 0x4072	; 0x804072 <_ZL14g_rotary_edges>
     25a:	90 91 73 40 	lds	r25, 0x4073	; 0x804073 <_ZL14g_rotary_edges+0x1>
     25e:	80 93 39 40 	sts	0x4039, r24	; 0x804039 <_ZZ11__vector_12E15holdRotaryEdges>
     262:	90 93 3a 40 	sts	0x403A, r25	; 0x80403a <_ZZ11__vector_12E15holdRotaryEdges+0x1>
     266:	55 23       	and	r21, r21
     268:	0c f4       	brge	.+2      	; 0x26c <__EEPROM_REGION_LENGTH__+0x6c>
     26a:	09 c2       	rjmp	.+1042   	; 0x67e <__LOCK_REGION_LENGTH__+0x27e>
     26c:	20 93 72 40 	sts	0x4072, r18	; 0x804072 <_ZL14g_rotary_edges>
     270:	30 93 73 40 	sts	0x4073, r19	; 0x804073 <_ZL14g_rotary_edges+0x1>
     274:	80 91 45 40 	lds	r24, 0x4045	; 0x804045 <_ZZ11__vector_12E19conversionInProcess>
     278:	81 11       	cpse	r24, r1
     27a:	61 c2       	rjmp	.+1218   	; 0x73e <__LOCK_REGION_LENGTH__+0x33e>
     27c:	8f ef       	ldi	r24, 0xFF	; 255
     27e:	80 93 44 40 	sts	0x4044, r24	; 0x804044 <_ZZ11__vector_12E24indexConversionInProcess>
     282:	90 e0       	ldi	r25, 0x00	; 0
     284:	80 e0       	ldi	r24, 0x00	; 0
     286:	2f ef       	ldi	r18, 0xFF	; 255
     288:	02 c2       	rjmp	.+1028   	; 0x68e <__LOCK_REGION_LENGTH__+0x28e>
     28a:	0e 94 94 07 	call	0xf28	; 0xf28 <_Z18portAdebouncedValsv>
     28e:	c8 2f       	mov	r28, r24
     290:	d8 2f       	mov	r29, r24
     292:	d7 70       	andi	r29, 0x07	; 7
     294:	0e 94 69 07 	call	0xed2	; 0xed2 <_Z8debouncev>
     298:	0e 94 94 07 	call	0xf28	; 0xf28 <_Z18portAdebouncedValsv>
     29c:	2c 2f       	mov	r18, r28
     29e:	22 70       	andi	r18, 0x02	; 2
     2a0:	0c 2f       	mov	r16, r28
     2a2:	01 70       	andi	r16, 0x01	; 1
     2a4:	1c 2f       	mov	r17, r28
     2a6:	14 70       	andi	r17, 0x04	; 4
     2a8:	98 2f       	mov	r25, r24
     2aa:	97 70       	andi	r25, 0x07	; 7
     2ac:	d9 17       	cp	r29, r25
     2ae:	09 f4       	brne	.+2      	; 0x2b2 <__EEPROM_REGION_LENGTH__+0xb2>
     2b0:	02 c1       	rjmp	.+516    	; 0x4b6 <__LOCK_REGION_LENGTH__+0xb6>
     2b2:	c8 27       	eor	r28, r24
     2b4:	dc 2f       	mov	r29, r28
     2b6:	d7 70       	andi	r29, 0x07	; 7
     2b8:	c1 ff       	sbrs	r28, 1
     2ba:	27 c0       	rjmp	.+78     	; 0x30a <__EEPROM_REGION_LENGTH__+0x10a>
     2bc:	22 23       	and	r18, r18
     2be:	a9 f0       	breq	.+42     	; 0x2ea <__EEPROM_REGION_LENGTH__+0xea>
     2c0:	81 e5       	ldi	r24, 0x51	; 81
     2c2:	90 e4       	ldi	r25, 0x40	; 64
     2c4:	0e 94 4f 0b 	call	0x169e	; 0x169e <_ZN4leds6activeEv>
     2c8:	88 23       	and	r24, r24
     2ca:	61 f0       	breq	.+24     	; 0x2e4 <__EEPROM_REGION_LENGTH__+0xe4>
     2cc:	80 91 59 40 	lds	r24, 0x4059	; 0x804059 <g_leftsense_presses_count>
     2d0:	90 91 5a 40 	lds	r25, 0x405A	; 0x80405a <g_leftsense_presses_count+0x1>
     2d4:	01 96       	adiw	r24, 0x01	; 1
     2d6:	80 93 59 40 	sts	0x4059, r24	; 0x804059 <g_leftsense_presses_count>
     2da:	90 93 5a 40 	sts	0x405A, r25	; 0x80405a <g_leftsense_presses_count+0x1>
     2de:	10 92 3d 40 	sts	0x403D, r1	; 0x80403d <_ZZ11__vector_12E17leftsenseReleased>
     2e2:	13 c0       	rjmp	.+38     	; 0x30a <__EEPROM_REGION_LENGTH__+0x10a>
     2e4:	10 92 08 40 	sts	0x4008, r1	; 0x804008 <_ZZ11__vector_12E25leftsenseLongPressEnabled>
     2e8:	10 c0       	rjmp	.+32     	; 0x30a <__EEPROM_REGION_LENGTH__+0x10a>
     2ea:	81 e5       	ldi	r24, 0x51	; 81
     2ec:	90 e4       	ldi	r25, 0x40	; 64
     2ee:	0e 94 4f 0b 	call	0x169e	; 0x169e <_ZN4leds6activeEv>
     2f2:	88 23       	and	r24, r24
     2f4:	01 f1       	breq	.+64     	; 0x336 <__EEPROM_REGION_LENGTH__+0x136>
     2f6:	10 92 65 40 	sts	0x4065, r1	; 0x804065 <g_leftsense_closed_time>
     2fa:	10 92 66 40 	sts	0x4066, r1	; 0x804066 <g_leftsense_closed_time+0x1>
     2fe:	81 e0       	ldi	r24, 0x01	; 1
     300:	80 93 3d 40 	sts	0x403D, r24	; 0x80403d <_ZZ11__vector_12E17leftsenseReleased>
     304:	81 e0       	ldi	r24, 0x01	; 1
     306:	80 93 08 40 	sts	0x4008, r24	; 0x804008 <_ZZ11__vector_12E25leftsenseLongPressEnabled>
     30a:	d0 ff       	sbrs	r29, 0
     30c:	2c c0       	rjmp	.+88     	; 0x366 <__EEPROM_REGION_LENGTH__+0x166>
     30e:	00 23       	and	r16, r16
     310:	d1 f0       	breq	.+52     	; 0x346 <__EEPROM_REGION_LENGTH__+0x146>
     312:	81 e5       	ldi	r24, 0x51	; 81
     314:	90 e4       	ldi	r25, 0x40	; 64
     316:	0e 94 4f 0b 	call	0x169e	; 0x169e <_ZN4leds6activeEv>
     31a:	88 23       	and	r24, r24
     31c:	89 f0       	breq	.+34     	; 0x340 <__EEPROM_REGION_LENGTH__+0x140>
     31e:	80 91 57 40 	lds	r24, 0x4057	; 0x804057 <g_rightsense_presses_count>
     322:	90 91 58 40 	lds	r25, 0x4058	; 0x804058 <g_rightsense_presses_count+0x1>
     326:	01 96       	adiw	r24, 0x01	; 1
     328:	80 93 57 40 	sts	0x4057, r24	; 0x804057 <g_rightsense_presses_count>
     32c:	90 93 58 40 	sts	0x4058, r25	; 0x804058 <g_rightsense_presses_count+0x1>
     330:	10 92 3c 40 	sts	0x403C, r1	; 0x80403c <_ZZ11__vector_12E18rightsenseReleased>
     334:	18 c0       	rjmp	.+48     	; 0x366 <__EEPROM_REGION_LENGTH__+0x166>
     336:	81 e5       	ldi	r24, 0x51	; 81
     338:	90 e4       	ldi	r25, 0x40	; 64
     33a:	0e 94 eb 0d 	call	0x1bd6	; 0x1bd6 <_ZN4leds4initEv>
     33e:	e2 cf       	rjmp	.-60     	; 0x304 <__EEPROM_REGION_LENGTH__+0x104>
     340:	10 92 07 40 	sts	0x4007, r1	; 0x804007 <_ZZ11__vector_12E26rightsenseLongPressEnabled>
     344:	10 c0       	rjmp	.+32     	; 0x366 <__EEPROM_REGION_LENGTH__+0x166>
     346:	81 e5       	ldi	r24, 0x51	; 81
     348:	90 e4       	ldi	r25, 0x40	; 64
     34a:	0e 94 4f 0b 	call	0x169e	; 0x169e <_ZN4leds6activeEv>
     34e:	88 23       	and	r24, r24
     350:	01 f1       	breq	.+64     	; 0x392 <__EEPROM_REGION_LENGTH__+0x192>
     352:	10 92 63 40 	sts	0x4063, r1	; 0x804063 <g_rightsense_closed_time>
     356:	10 92 64 40 	sts	0x4064, r1	; 0x804064 <g_rightsense_closed_time+0x1>
     35a:	81 e0       	ldi	r24, 0x01	; 1
     35c:	80 93 3c 40 	sts	0x403C, r24	; 0x80403c <_ZZ11__vector_12E18rightsenseReleased>
     360:	81 e0       	ldi	r24, 0x01	; 1
     362:	80 93 07 40 	sts	0x4007, r24	; 0x804007 <_ZZ11__vector_12E26rightsenseLongPressEnabled>
     366:	d4 70       	andi	r29, 0x04	; 4
     368:	69 f1       	breq	.+90     	; 0x3c4 <__EEPROM_REGION_LENGTH__+0x1c4>
     36a:	11 23       	and	r17, r17
     36c:	d1 f0       	breq	.+52     	; 0x3a2 <__EEPROM_REGION_LENGTH__+0x1a2>
     36e:	81 e5       	ldi	r24, 0x51	; 81
     370:	90 e4       	ldi	r25, 0x40	; 64
     372:	0e 94 4f 0b 	call	0x169e	; 0x169e <_ZN4leds6activeEv>
     376:	88 23       	and	r24, r24
     378:	89 f0       	breq	.+34     	; 0x39c <__EEPROM_REGION_LENGTH__+0x19c>
     37a:	80 91 55 40 	lds	r24, 0x4055	; 0x804055 <g_encoder_presses_count>
     37e:	90 91 56 40 	lds	r25, 0x4056	; 0x804056 <g_encoder_presses_count+0x1>
     382:	01 96       	adiw	r24, 0x01	; 1
     384:	80 93 55 40 	sts	0x4055, r24	; 0x804055 <g_encoder_presses_count>
     388:	90 93 56 40 	sts	0x4056, r25	; 0x804056 <g_encoder_presses_count+0x1>
     38c:	10 92 3b 40 	sts	0x403B, r1	; 0x80403b <_ZZ11__vector_12E15encoderReleased>
     390:	19 c0       	rjmp	.+50     	; 0x3c4 <__EEPROM_REGION_LENGTH__+0x1c4>
     392:	81 e5       	ldi	r24, 0x51	; 81
     394:	90 e4       	ldi	r25, 0x40	; 64
     396:	0e 94 eb 0d 	call	0x1bd6	; 0x1bd6 <_ZN4leds4initEv>
     39a:	e2 cf       	rjmp	.-60     	; 0x360 <__EEPROM_REGION_LENGTH__+0x160>
     39c:	10 92 06 40 	sts	0x4006, r1	; 0x804006 <_ZZ11__vector_12E23encoderLongPressEnabled>
     3a0:	11 c0       	rjmp	.+34     	; 0x3c4 <__EEPROM_REGION_LENGTH__+0x1c4>
     3a2:	81 e5       	ldi	r24, 0x51	; 81
     3a4:	90 e4       	ldi	r25, 0x40	; 64
     3a6:	0e 94 4f 0b 	call	0x169e	; 0x169e <_ZN4leds6activeEv>
     3aa:	88 23       	and	r24, r24
     3ac:	09 f4       	brne	.+2      	; 0x3b0 <__EEPROM_REGION_LENGTH__+0x1b0>
     3ae:	7e c0       	rjmp	.+252    	; 0x4ac <__LOCK_REGION_LENGTH__+0xac>
     3b0:	10 92 61 40 	sts	0x4061, r1	; 0x804061 <g_encoder_closed_time>
     3b4:	10 92 62 40 	sts	0x4062, r1	; 0x804062 <g_encoder_closed_time+0x1>
     3b8:	81 e0       	ldi	r24, 0x01	; 1
     3ba:	80 93 3b 40 	sts	0x403B, r24	; 0x80403b <_ZZ11__vector_12E15encoderReleased>
     3be:	81 e0       	ldi	r24, 0x01	; 1
     3c0:	80 93 06 40 	sts	0x4006, r24	; 0x804006 <_ZZ11__vector_12E23encoderLongPressEnabled>
     3c4:	80 91 42 40 	lds	r24, 0x4042	; 0x804042 <_ZZ11__vector_12E31leftsense_closures_count_period>
     3c8:	90 91 43 40 	lds	r25, 0x4043	; 0x804043 <_ZZ11__vector_12E31leftsense_closures_count_period+0x1>
     3cc:	00 97       	sbiw	r24, 0x00	; 0
     3ce:	09 f4       	brne	.+2      	; 0x3d2 <__EEPROM_REGION_LENGTH__+0x1d2>
     3d0:	de c0       	rjmp	.+444    	; 0x58e <__LOCK_REGION_LENGTH__+0x18e>
     3d2:	01 97       	sbiw	r24, 0x01	; 1
     3d4:	80 93 42 40 	sts	0x4042, r24	; 0x804042 <_ZZ11__vector_12E31leftsense_closures_count_period>
     3d8:	90 93 43 40 	sts	0x4043, r25	; 0x804043 <_ZZ11__vector_12E31leftsense_closures_count_period+0x1>
     3dc:	89 2b       	or	r24, r25
     3de:	c1 f4       	brne	.+48     	; 0x410 <__LOCK_REGION_LENGTH__+0x10>
     3e0:	80 91 59 40 	lds	r24, 0x4059	; 0x804059 <g_leftsense_presses_count>
     3e4:	90 91 5a 40 	lds	r25, 0x405A	; 0x80405a <g_leftsense_presses_count+0x1>
     3e8:	89 2b       	or	r24, r25
     3ea:	71 f0       	breq	.+28     	; 0x408 <__LOCK_REGION_LENGTH__+0x8>
     3ec:	80 91 59 40 	lds	r24, 0x4059	; 0x804059 <g_leftsense_presses_count>
     3f0:	90 91 5a 40 	lds	r25, 0x405A	; 0x80405a <g_leftsense_presses_count+0x1>
     3f4:	03 97       	sbiw	r24, 0x03	; 3
     3f6:	40 f4       	brcc	.+16     	; 0x408 <__LOCK_REGION_LENGTH__+0x8>
     3f8:	80 91 59 40 	lds	r24, 0x4059	; 0x804059 <g_leftsense_presses_count>
     3fc:	90 91 5a 40 	lds	r25, 0x405A	; 0x80405a <g_leftsense_presses_count+0x1>
     400:	80 93 5f 40 	sts	0x405F, r24	; 0x80405f <g_handle_counted_leftsense_presses>
     404:	90 93 60 40 	sts	0x4060, r25	; 0x804060 <g_handle_counted_leftsense_presses+0x1>
     408:	10 92 59 40 	sts	0x4059, r1	; 0x804059 <g_leftsense_presses_count>
     40c:	10 92 5a 40 	sts	0x405A, r1	; 0x80405a <g_leftsense_presses_count+0x1>
     410:	80 91 40 40 	lds	r24, 0x4040	; 0x804040 <_ZZ11__vector_12E32rightsense_closures_count_period>
     414:	90 91 41 40 	lds	r25, 0x4041	; 0x804041 <_ZZ11__vector_12E32rightsense_closures_count_period+0x1>
     418:	00 97       	sbiw	r24, 0x00	; 0
     41a:	09 f4       	brne	.+2      	; 0x41e <__LOCK_REGION_LENGTH__+0x1e>
     41c:	d5 c0       	rjmp	.+426    	; 0x5c8 <__LOCK_REGION_LENGTH__+0x1c8>
     41e:	01 97       	sbiw	r24, 0x01	; 1
     420:	80 93 40 40 	sts	0x4040, r24	; 0x804040 <_ZZ11__vector_12E32rightsense_closures_count_period>
     424:	90 93 41 40 	sts	0x4041, r25	; 0x804041 <_ZZ11__vector_12E32rightsense_closures_count_period+0x1>
     428:	89 2b       	or	r24, r25
     42a:	c1 f4       	brne	.+48     	; 0x45c <__LOCK_REGION_LENGTH__+0x5c>
     42c:	80 91 57 40 	lds	r24, 0x4057	; 0x804057 <g_rightsense_presses_count>
     430:	90 91 58 40 	lds	r25, 0x4058	; 0x804058 <g_rightsense_presses_count+0x1>
     434:	89 2b       	or	r24, r25
     436:	71 f0       	breq	.+28     	; 0x454 <__LOCK_REGION_LENGTH__+0x54>
     438:	80 91 57 40 	lds	r24, 0x4057	; 0x804057 <g_rightsense_presses_count>
     43c:	90 91 58 40 	lds	r25, 0x4058	; 0x804058 <g_rightsense_presses_count+0x1>
     440:	03 97       	sbiw	r24, 0x03	; 3
     442:	40 f4       	brcc	.+16     	; 0x454 <__LOCK_REGION_LENGTH__+0x54>
     444:	80 91 57 40 	lds	r24, 0x4057	; 0x804057 <g_rightsense_presses_count>
     448:	90 91 58 40 	lds	r25, 0x4058	; 0x804058 <g_rightsense_presses_count+0x1>
     44c:	80 93 5d 40 	sts	0x405D, r24	; 0x80405d <g_handle_counted_rightsense_presses>
     450:	90 93 5e 40 	sts	0x405E, r25	; 0x80405e <g_handle_counted_rightsense_presses+0x1>
     454:	10 92 57 40 	sts	0x4057, r1	; 0x804057 <g_rightsense_presses_count>
     458:	10 92 58 40 	sts	0x4058, r1	; 0x804058 <g_rightsense_presses_count+0x1>
     45c:	80 91 3e 40 	lds	r24, 0x403E	; 0x80403e <_ZZ11__vector_12E29encoder_closures_count_period>
     460:	90 91 3f 40 	lds	r25, 0x403F	; 0x80403f <_ZZ11__vector_12E29encoder_closures_count_period+0x1>
     464:	00 97       	sbiw	r24, 0x00	; 0
     466:	09 f4       	brne	.+2      	; 0x46a <__LOCK_REGION_LENGTH__+0x6a>
     468:	cc c0       	rjmp	.+408    	; 0x602 <__LOCK_REGION_LENGTH__+0x202>
     46a:	01 97       	sbiw	r24, 0x01	; 1
     46c:	80 93 3e 40 	sts	0x403E, r24	; 0x80403e <_ZZ11__vector_12E29encoder_closures_count_period>
     470:	90 93 3f 40 	sts	0x403F, r25	; 0x80403f <_ZZ11__vector_12E29encoder_closures_count_period+0x1>
     474:	89 2b       	or	r24, r25
     476:	09 f0       	breq	.+2      	; 0x47a <__LOCK_REGION_LENGTH__+0x7a>
     478:	b6 ce       	rjmp	.-660    	; 0x1e6 <__vector_12+0x5a>
     47a:	80 91 55 40 	lds	r24, 0x4055	; 0x804055 <g_encoder_presses_count>
     47e:	90 91 56 40 	lds	r25, 0x4056	; 0x804056 <g_encoder_presses_count+0x1>
     482:	89 2b       	or	r24, r25
     484:	71 f0       	breq	.+28     	; 0x4a2 <__LOCK_REGION_LENGTH__+0xa2>
     486:	80 91 55 40 	lds	r24, 0x4055	; 0x804055 <g_encoder_presses_count>
     48a:	90 91 56 40 	lds	r25, 0x4056	; 0x804056 <g_encoder_presses_count+0x1>
     48e:	03 97       	sbiw	r24, 0x03	; 3
     490:	40 f4       	brcc	.+16     	; 0x4a2 <__LOCK_REGION_LENGTH__+0xa2>
     492:	80 91 55 40 	lds	r24, 0x4055	; 0x804055 <g_encoder_presses_count>
     496:	90 91 56 40 	lds	r25, 0x4056	; 0x804056 <g_encoder_presses_count+0x1>
     49a:	80 93 5b 40 	sts	0x405B, r24	; 0x80405b <g_handle_counted_encoder_presses>
     49e:	90 93 5c 40 	sts	0x405C, r25	; 0x80405c <g_handle_counted_encoder_presses+0x1>
     4a2:	10 92 55 40 	sts	0x4055, r1	; 0x804055 <g_encoder_presses_count>
     4a6:	10 92 56 40 	sts	0x4056, r1	; 0x804056 <g_encoder_presses_count+0x1>
     4aa:	9d ce       	rjmp	.-710    	; 0x1e6 <__vector_12+0x5a>
     4ac:	81 e5       	ldi	r24, 0x51	; 81
     4ae:	90 e4       	ldi	r25, 0x40	; 64
     4b0:	0e 94 eb 0d 	call	0x1bd6	; 0x1bd6 <_ZN4leds4initEv>
     4b4:	84 cf       	rjmp	.-248    	; 0x3be <__EEPROM_REGION_LENGTH__+0x1be>
     4b6:	21 11       	cpse	r18, r1
     4b8:	21 c0       	rjmp	.+66     	; 0x4fc <__LOCK_REGION_LENGTH__+0xfc>
     4ba:	80 91 54 40 	lds	r24, 0x4054	; 0x804054 <g_long_leftsense_press>
     4be:	81 11       	cpse	r24, r1
     4c0:	1d c0       	rjmp	.+58     	; 0x4fc <__LOCK_REGION_LENGTH__+0xfc>
     4c2:	80 91 08 40 	lds	r24, 0x4008	; 0x804008 <_ZZ11__vector_12E25leftsenseLongPressEnabled>
     4c6:	88 23       	and	r24, r24
     4c8:	c9 f0       	breq	.+50     	; 0x4fc <__LOCK_REGION_LENGTH__+0xfc>
     4ca:	80 91 65 40 	lds	r24, 0x4065	; 0x804065 <g_leftsense_closed_time>
     4ce:	90 91 66 40 	lds	r25, 0x4066	; 0x804066 <g_leftsense_closed_time+0x1>
     4d2:	01 96       	adiw	r24, 0x01	; 1
     4d4:	80 93 65 40 	sts	0x4065, r24	; 0x804065 <g_leftsense_closed_time>
     4d8:	90 93 66 40 	sts	0x4066, r25	; 0x804066 <g_leftsense_closed_time+0x1>
     4dc:	88 3c       	cpi	r24, 0xC8	; 200
     4de:	91 05       	cpc	r25, r1
     4e0:	68 f0       	brcs	.+26     	; 0x4fc <__LOCK_REGION_LENGTH__+0xfc>
     4e2:	81 e0       	ldi	r24, 0x01	; 1
     4e4:	80 93 54 40 	sts	0x4054, r24	; 0x804054 <g_long_leftsense_press>
     4e8:	10 92 65 40 	sts	0x4065, r1	; 0x804065 <g_leftsense_closed_time>
     4ec:	10 92 66 40 	sts	0x4066, r1	; 0x804066 <g_leftsense_closed_time+0x1>
     4f0:	10 92 59 40 	sts	0x4059, r1	; 0x804059 <g_leftsense_presses_count>
     4f4:	10 92 5a 40 	sts	0x405A, r1	; 0x80405a <g_leftsense_presses_count+0x1>
     4f8:	10 92 08 40 	sts	0x4008, r1	; 0x804008 <_ZZ11__vector_12E25leftsenseLongPressEnabled>
     4fc:	01 11       	cpse	r16, r1
     4fe:	21 c0       	rjmp	.+66     	; 0x542 <__LOCK_REGION_LENGTH__+0x142>
     500:	80 91 53 40 	lds	r24, 0x4053	; 0x804053 <g_long_rightsense_press>
     504:	81 11       	cpse	r24, r1
     506:	1d c0       	rjmp	.+58     	; 0x542 <__LOCK_REGION_LENGTH__+0x142>
     508:	80 91 07 40 	lds	r24, 0x4007	; 0x804007 <_ZZ11__vector_12E26rightsenseLongPressEnabled>
     50c:	88 23       	and	r24, r24
     50e:	c9 f0       	breq	.+50     	; 0x542 <__LOCK_REGION_LENGTH__+0x142>
     510:	80 91 63 40 	lds	r24, 0x4063	; 0x804063 <g_rightsense_closed_time>
     514:	90 91 64 40 	lds	r25, 0x4064	; 0x804064 <g_rightsense_closed_time+0x1>
     518:	01 96       	adiw	r24, 0x01	; 1
     51a:	80 93 63 40 	sts	0x4063, r24	; 0x804063 <g_rightsense_closed_time>
     51e:	90 93 64 40 	sts	0x4064, r25	; 0x804064 <g_rightsense_closed_time+0x1>
     522:	88 3c       	cpi	r24, 0xC8	; 200
     524:	91 05       	cpc	r25, r1
     526:	68 f0       	brcs	.+26     	; 0x542 <__LOCK_REGION_LENGTH__+0x142>
     528:	81 e0       	ldi	r24, 0x01	; 1
     52a:	80 93 53 40 	sts	0x4053, r24	; 0x804053 <g_long_rightsense_press>
     52e:	10 92 63 40 	sts	0x4063, r1	; 0x804063 <g_rightsense_closed_time>
     532:	10 92 64 40 	sts	0x4064, r1	; 0x804064 <g_rightsense_closed_time+0x1>
     536:	10 92 57 40 	sts	0x4057, r1	; 0x804057 <g_rightsense_presses_count>
     53a:	10 92 58 40 	sts	0x4058, r1	; 0x804058 <g_rightsense_presses_count+0x1>
     53e:	10 92 07 40 	sts	0x4007, r1	; 0x804007 <_ZZ11__vector_12E26rightsenseLongPressEnabled>
     542:	11 11       	cpse	r17, r1
     544:	3f cf       	rjmp	.-386    	; 0x3c4 <__EEPROM_REGION_LENGTH__+0x1c4>
     546:	80 91 52 40 	lds	r24, 0x4052	; 0x804052 <g_long_encoder_press>
     54a:	81 11       	cpse	r24, r1
     54c:	3b cf       	rjmp	.-394    	; 0x3c4 <__EEPROM_REGION_LENGTH__+0x1c4>
     54e:	80 91 06 40 	lds	r24, 0x4006	; 0x804006 <_ZZ11__vector_12E23encoderLongPressEnabled>
     552:	88 23       	and	r24, r24
     554:	09 f4       	brne	.+2      	; 0x558 <__LOCK_REGION_LENGTH__+0x158>
     556:	36 cf       	rjmp	.-404    	; 0x3c4 <__EEPROM_REGION_LENGTH__+0x1c4>
     558:	80 91 61 40 	lds	r24, 0x4061	; 0x804061 <g_encoder_closed_time>
     55c:	90 91 62 40 	lds	r25, 0x4062	; 0x804062 <g_encoder_closed_time+0x1>
     560:	01 96       	adiw	r24, 0x01	; 1
     562:	80 93 61 40 	sts	0x4061, r24	; 0x804061 <g_encoder_closed_time>
     566:	90 93 62 40 	sts	0x4062, r25	; 0x804062 <g_encoder_closed_time+0x1>
     56a:	88 3c       	cpi	r24, 0xC8	; 200
     56c:	91 05       	cpc	r25, r1
     56e:	08 f4       	brcc	.+2      	; 0x572 <__LOCK_REGION_LENGTH__+0x172>
     570:	29 cf       	rjmp	.-430    	; 0x3c4 <__EEPROM_REGION_LENGTH__+0x1c4>
     572:	81 e0       	ldi	r24, 0x01	; 1
     574:	80 93 52 40 	sts	0x4052, r24	; 0x804052 <g_long_encoder_press>
     578:	10 92 61 40 	sts	0x4061, r1	; 0x804061 <g_encoder_closed_time>
     57c:	10 92 62 40 	sts	0x4062, r1	; 0x804062 <g_encoder_closed_time+0x1>
     580:	10 92 55 40 	sts	0x4055, r1	; 0x804055 <g_encoder_presses_count>
     584:	10 92 56 40 	sts	0x4056, r1	; 0x804056 <g_encoder_presses_count+0x1>
     588:	10 92 06 40 	sts	0x4006, r1	; 0x804006 <_ZZ11__vector_12E23encoderLongPressEnabled>
     58c:	1b cf       	rjmp	.-458    	; 0x3c4 <__EEPROM_REGION_LENGTH__+0x1c4>
     58e:	80 91 59 40 	lds	r24, 0x4059	; 0x804059 <g_leftsense_presses_count>
     592:	90 91 5a 40 	lds	r25, 0x405A	; 0x80405a <g_leftsense_presses_count+0x1>
     596:	01 97       	sbiw	r24, 0x01	; 1
     598:	61 f0       	breq	.+24     	; 0x5b2 <__LOCK_REGION_LENGTH__+0x1b2>
     59a:	80 91 59 40 	lds	r24, 0x4059	; 0x804059 <g_leftsense_presses_count>
     59e:	90 91 5a 40 	lds	r25, 0x405A	; 0x80405a <g_leftsense_presses_count+0x1>
     5a2:	03 97       	sbiw	r24, 0x03	; 3
     5a4:	08 f4       	brcc	.+2      	; 0x5a8 <__LOCK_REGION_LENGTH__+0x1a8>
     5a6:	34 cf       	rjmp	.-408    	; 0x410 <__LOCK_REGION_LENGTH__+0x10>
     5a8:	10 92 59 40 	sts	0x4059, r1	; 0x804059 <g_leftsense_presses_count>
     5ac:	10 92 5a 40 	sts	0x405A, r1	; 0x80405a <g_leftsense_presses_count+0x1>
     5b0:	2f cf       	rjmp	.-418    	; 0x410 <__LOCK_REGION_LENGTH__+0x10>
     5b2:	80 91 3d 40 	lds	r24, 0x403D	; 0x80403d <_ZZ11__vector_12E17leftsenseReleased>
     5b6:	88 23       	and	r24, r24
     5b8:	81 f3       	breq	.-32     	; 0x59a <__LOCK_REGION_LENGTH__+0x19a>
     5ba:	82 e3       	ldi	r24, 0x32	; 50
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	80 93 42 40 	sts	0x4042, r24	; 0x804042 <_ZZ11__vector_12E31leftsense_closures_count_period>
     5c2:	90 93 43 40 	sts	0x4043, r25	; 0x804043 <_ZZ11__vector_12E31leftsense_closures_count_period+0x1>
     5c6:	24 cf       	rjmp	.-440    	; 0x410 <__LOCK_REGION_LENGTH__+0x10>
     5c8:	80 91 57 40 	lds	r24, 0x4057	; 0x804057 <g_rightsense_presses_count>
     5cc:	90 91 58 40 	lds	r25, 0x4058	; 0x804058 <g_rightsense_presses_count+0x1>
     5d0:	01 97       	sbiw	r24, 0x01	; 1
     5d2:	61 f0       	breq	.+24     	; 0x5ec <__LOCK_REGION_LENGTH__+0x1ec>
     5d4:	80 91 57 40 	lds	r24, 0x4057	; 0x804057 <g_rightsense_presses_count>
     5d8:	90 91 58 40 	lds	r25, 0x4058	; 0x804058 <g_rightsense_presses_count+0x1>
     5dc:	03 97       	sbiw	r24, 0x03	; 3
     5de:	08 f4       	brcc	.+2      	; 0x5e2 <__LOCK_REGION_LENGTH__+0x1e2>
     5e0:	3d cf       	rjmp	.-390    	; 0x45c <__LOCK_REGION_LENGTH__+0x5c>
     5e2:	10 92 57 40 	sts	0x4057, r1	; 0x804057 <g_rightsense_presses_count>
     5e6:	10 92 58 40 	sts	0x4058, r1	; 0x804058 <g_rightsense_presses_count+0x1>
     5ea:	38 cf       	rjmp	.-400    	; 0x45c <__LOCK_REGION_LENGTH__+0x5c>
     5ec:	80 91 3c 40 	lds	r24, 0x403C	; 0x80403c <_ZZ11__vector_12E18rightsenseReleased>
     5f0:	88 23       	and	r24, r24
     5f2:	81 f3       	breq	.-32     	; 0x5d4 <__LOCK_REGION_LENGTH__+0x1d4>
     5f4:	82 e3       	ldi	r24, 0x32	; 50
     5f6:	90 e0       	ldi	r25, 0x00	; 0
     5f8:	80 93 40 40 	sts	0x4040, r24	; 0x804040 <_ZZ11__vector_12E32rightsense_closures_count_period>
     5fc:	90 93 41 40 	sts	0x4041, r25	; 0x804041 <_ZZ11__vector_12E32rightsense_closures_count_period+0x1>
     600:	2d cf       	rjmp	.-422    	; 0x45c <__LOCK_REGION_LENGTH__+0x5c>
     602:	80 91 55 40 	lds	r24, 0x4055	; 0x804055 <g_encoder_presses_count>
     606:	90 91 56 40 	lds	r25, 0x4056	; 0x804056 <g_encoder_presses_count+0x1>
     60a:	01 97       	sbiw	r24, 0x01	; 1
     60c:	61 f0       	breq	.+24     	; 0x626 <__LOCK_REGION_LENGTH__+0x226>
     60e:	80 91 55 40 	lds	r24, 0x4055	; 0x804055 <g_encoder_presses_count>
     612:	90 91 56 40 	lds	r25, 0x4056	; 0x804056 <g_encoder_presses_count+0x1>
     616:	03 97       	sbiw	r24, 0x03	; 3
     618:	08 f4       	brcc	.+2      	; 0x61c <__LOCK_REGION_LENGTH__+0x21c>
     61a:	e5 cd       	rjmp	.-1078   	; 0x1e6 <__vector_12+0x5a>
     61c:	10 92 55 40 	sts	0x4055, r1	; 0x804055 <g_encoder_presses_count>
     620:	10 92 56 40 	sts	0x4056, r1	; 0x804056 <g_encoder_presses_count+0x1>
     624:	e0 cd       	rjmp	.-1088   	; 0x1e6 <__vector_12+0x5a>
     626:	80 91 3b 40 	lds	r24, 0x403B	; 0x80403b <_ZZ11__vector_12E15encoderReleased>
     62a:	88 23       	and	r24, r24
     62c:	81 f3       	breq	.-32     	; 0x60e <__LOCK_REGION_LENGTH__+0x20e>
     62e:	82 e3       	ldi	r24, 0x32	; 50
     630:	90 e0       	ldi	r25, 0x00	; 0
     632:	80 93 3e 40 	sts	0x403E, r24	; 0x80403e <_ZZ11__vector_12E29encoder_closures_count_period>
     636:	90 93 3f 40 	sts	0x403F, r25	; 0x80403f <_ZZ11__vector_12E29encoder_closures_count_period+0x1>
     63a:	d5 cd       	rjmp	.-1110   	; 0x1e6 <__vector_12+0x5a>
     63c:	91 95       	neg	r25
     63e:	81 95       	neg	r24
     640:	91 09       	sbc	r25, r1
     642:	e3 cd       	rjmp	.-1082   	; 0x20a <__EEPROM_REGION_LENGTH__+0xa>
     644:	80 91 37 40 	lds	r24, 0x4037	; 0x804037 <_ZZ11__vector_12E23rotaryNoMotionCountdown>
     648:	90 91 38 40 	lds	r25, 0x4038	; 0x804038 <_ZZ11__vector_12E23rotaryNoMotionCountdown+0x1>
     64c:	00 97       	sbiw	r24, 0x00	; 0
     64e:	41 f0       	breq	.+16     	; 0x660 <__LOCK_REGION_LENGTH__+0x260>
     650:	01 97       	sbiw	r24, 0x01	; 1
     652:	80 93 37 40 	sts	0x4037, r24	; 0x804037 <_ZZ11__vector_12E23rotaryNoMotionCountdown>
     656:	90 93 38 40 	sts	0x4038, r25	; 0x804038 <_ZZ11__vector_12E23rotaryNoMotionCountdown+0x1>
     65a:	89 2b       	or	r24, r25
     65c:	09 f0       	breq	.+2      	; 0x660 <__LOCK_REGION_LENGTH__+0x260>
     65e:	03 ce       	rjmp	.-1018   	; 0x266 <__EEPROM_REGION_LENGTH__+0x66>
     660:	2d 5f       	subi	r18, 0xFD	; 253
     662:	3f 4f       	sbci	r19, 0xFF	; 255
     664:	2c 7f       	andi	r18, 0xFC	; 252
     666:	ff cd       	rjmp	.-1026   	; 0x266 <__EEPROM_REGION_LENGTH__+0x66>
     668:	60 91 74 40 	lds	r22, 0x4074	; 0x804074 <_ZL14g_rotary_count>
     66c:	70 91 75 40 	lds	r23, 0x4075	; 0x804075 <_ZL14g_rotary_count+0x1>
     670:	68 1b       	sub	r22, r24
     672:	79 0b       	sbc	r23, r25
     674:	60 93 74 40 	sts	0x4074, r22	; 0x804074 <_ZL14g_rotary_count>
     678:	70 93 75 40 	sts	0x4075, r23	; 0x804075 <_ZL14g_rotary_count+0x1>
     67c:	e4 cd       	rjmp	.-1080   	; 0x246 <__EEPROM_REGION_LENGTH__+0x46>
     67e:	31 95       	neg	r19
     680:	21 95       	neg	r18
     682:	31 09       	sbc	r19, r1
     684:	f3 cd       	rjmp	.-1050   	; 0x26c <__EEPROM_REGION_LENGTH__+0x6c>
     686:	01 96       	adiw	r24, 0x01	; 1
     688:	83 30       	cpi	r24, 0x03	; 3
     68a:	91 05       	cpc	r25, r1
     68c:	01 f1       	breq	.+64     	; 0x6ce <__LOCK_REGION_LENGTH__+0x2ce>
     68e:	fc 01       	movw	r30, r24
     690:	dc 01       	movw	r26, r24
     692:	aa 0f       	add	r26, r26
     694:	bb 1f       	adc	r27, r27
     696:	a6 5f       	subi	r26, 0xF6	; 246
     698:	bf 4b       	sbci	r27, 0xBF	; 191
     69a:	4d 91       	ld	r20, X+
     69c:	5c 91       	ld	r21, X
     69e:	45 2b       	or	r20, r21
     6a0:	61 f0       	breq	.+24     	; 0x6ba <__LOCK_REGION_LENGTH__+0x2ba>
     6a2:	dc 01       	movw	r26, r24
     6a4:	aa 0f       	add	r26, r26
     6a6:	bb 1f       	adc	r27, r27
     6a8:	a6 5f       	subi	r26, 0xF6	; 246
     6aa:	bf 4b       	sbci	r27, 0xBF	; 191
     6ac:	4d 91       	ld	r20, X+
     6ae:	5c 91       	ld	r21, X
     6b0:	11 97       	sbiw	r26, 0x01	; 1
     6b2:	41 50       	subi	r20, 0x01	; 1
     6b4:	51 09       	sbc	r21, r1
     6b6:	4d 93       	st	X+, r20
     6b8:	5c 93       	st	X, r21
     6ba:	ee 0f       	add	r30, r30
     6bc:	ff 1f       	adc	r31, r31
     6be:	e6 5f       	subi	r30, 0xF6	; 246
     6c0:	ff 4b       	sbci	r31, 0xBF	; 191
     6c2:	40 81       	ld	r20, Z
     6c4:	51 81       	ldd	r21, Z+1	; 0x01
     6c6:	45 2b       	or	r20, r21
     6c8:	f1 f6       	brne	.-68     	; 0x686 <__LOCK_REGION_LENGTH__+0x286>
     6ca:	28 2f       	mov	r18, r24
     6cc:	dc cf       	rjmp	.-72     	; 0x686 <__LOCK_REGION_LENGTH__+0x286>
     6ce:	20 93 44 40 	sts	0x4044, r18	; 0x804044 <_ZZ11__vector_12E24indexConversionInProcess>
     6d2:	22 23       	and	r18, r18
     6d4:	d4 f4       	brge	.+52     	; 0x70a <__LOCK_REGION_LENGTH__+0x30a>
     6d6:	83 e0       	ldi	r24, 0x03	; 3
     6d8:	80 93 06 0b 	sts	0x0B06, r24	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
     6dc:	ff 91       	pop	r31
     6de:	ef 91       	pop	r30
     6e0:	df 91       	pop	r29
     6e2:	cf 91       	pop	r28
     6e4:	bf 91       	pop	r27
     6e6:	af 91       	pop	r26
     6e8:	9f 91       	pop	r25
     6ea:	8f 91       	pop	r24
     6ec:	7f 91       	pop	r23
     6ee:	6f 91       	pop	r22
     6f0:	5f 91       	pop	r21
     6f2:	4f 91       	pop	r20
     6f4:	3f 91       	pop	r19
     6f6:	2f 91       	pop	r18
     6f8:	1f 91       	pop	r17
     6fa:	0f 91       	pop	r16
     6fc:	0f 90       	pop	r0
     6fe:	0b be       	out	0x3b, r0	; 59
     700:	0f 90       	pop	r0
     702:	0f be       	out	0x3f, r0	; 63
     704:	0f 90       	pop	r0
     706:	1f 90       	pop	r1
     708:	18 95       	reti
     70a:	82 2f       	mov	r24, r18
     70c:	88 0f       	add	r24, r24
     70e:	99 0b       	sbc	r25, r25
     710:	fc 01       	movw	r30, r24
     712:	eb 5d       	subi	r30, 0xDB	; 219
     714:	ff 4b       	sbci	r31, 0xBF	; 191
     716:	20 81       	ld	r18, Z
     718:	31 81       	ldd	r19, Z+1	; 0x01
     71a:	fc 01       	movw	r30, r24
     71c:	e6 5f       	subi	r30, 0xF6	; 246
     71e:	ff 4b       	sbci	r31, 0xBF	; 191
     720:	20 83       	st	Z, r18
     722:	31 83       	std	Z+1, r19	; 0x01
     724:	85 5d       	subi	r24, 0xD5	; 213
     726:	9f 4b       	sbci	r25, 0xBF	; 191
     728:	dc 01       	movw	r26, r24
     72a:	8d 91       	ld	r24, X+
     72c:	9c 91       	ld	r25, X
     72e:	0e 94 8b 06 	call	0xd16	; 0xd16 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t>
     732:	0e 94 0d 07 	call	0xe1a	; 0xe1a <_Z20ADC0_startConversionv>
     736:	81 e0       	ldi	r24, 0x01	; 1
     738:	80 93 45 40 	sts	0x4045, r24	; 0x804045 <_ZZ11__vector_12E19conversionInProcess>
     73c:	cc cf       	rjmp	.-104    	; 0x6d6 <__LOCK_REGION_LENGTH__+0x2d6>
     73e:	0e 94 19 07 	call	0xe32	; 0xe32 <_Z19ADC0_conversionDonev>
     742:	88 23       	and	r24, r24
     744:	41 f2       	breq	.-112    	; 0x6d6 <__LOCK_REGION_LENGTH__+0x2d6>
     746:	0e 94 1d 07 	call	0xe3a	; 0xe3a <_Z9ADC0_readv>
     74a:	9c 01       	movw	r18, r24
     74c:	2b 50       	subi	r18, 0x0B	; 11
     74e:	31 09       	sbc	r19, r1
     750:	2f 3e       	cpi	r18, 0xEF	; 239
     752:	3f 40       	sbci	r19, 0x0F	; 15
     754:	b0 f4       	brcc	.+44     	; 0x782 <__LOCK_REGION_LENGTH__+0x382>
     756:	20 91 44 40 	lds	r18, 0x4044	; 0x804044 <_ZZ11__vector_12E24indexConversionInProcess>
     75a:	02 2e       	mov	r0, r18
     75c:	00 0c       	add	r0, r0
     75e:	33 0b       	sbc	r19, r19
     760:	f9 01       	movw	r30, r18
     762:	ee 0f       	add	r30, r30
     764:	ff 1f       	adc	r31, r31
     766:	e9 59       	subi	r30, 0x99	; 153
     768:	ff 4b       	sbci	r31, 0xBF	; 191
     76a:	40 81       	ld	r20, Z
     76c:	51 81       	ldd	r21, Z+1	; 0x01
     76e:	23 59       	subi	r18, 0x93	; 147
     770:	3f 4b       	sbci	r19, 0xBF	; 191
     772:	41 e0       	ldi	r20, 0x01	; 1
     774:	d9 01       	movw	r26, r18
     776:	4c 93       	st	X, r20
     778:	80 83       	st	Z, r24
     77a:	91 83       	std	Z+1, r25	; 0x01
     77c:	10 92 45 40 	sts	0x4045, r1	; 0x804045 <_ZZ11__vector_12E19conversionInProcess>
     780:	aa cf       	rjmp	.-172    	; 0x6d6 <__LOCK_REGION_LENGTH__+0x2d6>
     782:	e0 91 44 40 	lds	r30, 0x4044	; 0x804044 <_ZZ11__vector_12E24indexConversionInProcess>
     786:	ee 0f       	add	r30, r30
     788:	ff 0b       	sbc	r31, r31
     78a:	e9 59       	subi	r30, 0x99	; 153
     78c:	ff 4b       	sbci	r31, 0xBF	; 191
     78e:	80 81       	ld	r24, Z
     790:	91 81       	ldd	r25, Z+1	; 0x01
     792:	f4 cf       	rjmp	.-24     	; 0x77c <__LOCK_REGION_LENGTH__+0x37c>

00000794 <__vector_6>:
     794:	1f 92       	push	r1
     796:	0f 92       	push	r0
     798:	0f b6       	in	r0, 0x3f	; 63
     79a:	0f 92       	push	r0
     79c:	11 24       	eor	r1, r1
     79e:	8f 93       	push	r24
     7a0:	83 b1       	in	r24, 0x03	; 3
     7a2:	8f ef       	ldi	r24, 0xFF	; 255
     7a4:	83 b9       	out	0x03, r24	; 3
     7a6:	8f 91       	pop	r24
     7a8:	0f 90       	pop	r0
     7aa:	0f be       	out	0x3f, r0	; 63
     7ac:	0f 90       	pop	r0
     7ae:	1f 90       	pop	r1
     7b0:	18 95       	reti

000007b2 <__vector_34>:
     7b2:	1f 92       	push	r1
     7b4:	0f 92       	push	r0
     7b6:	0f b6       	in	r0, 0x3f	; 63
     7b8:	0f 92       	push	r0
     7ba:	11 24       	eor	r1, r1
     7bc:	0b b6       	in	r0, 0x3b	; 59
     7be:	0f 92       	push	r0
     7c0:	2f 93       	push	r18
     7c2:	3f 93       	push	r19
     7c4:	8f 93       	push	r24
     7c6:	9f 93       	push	r25
     7c8:	ef 93       	push	r30
     7ca:	ff 93       	push	r31
     7cc:	87 b3       	in	r24, 0x17	; 23
     7ce:	88 71       	andi	r24, 0x18	; 24
     7d0:	09 f4       	brne	.+2      	; 0x7d4 <__vector_34+0x22>
     7d2:	33 c0       	rjmp	.+102    	; 0x83a <__vector_34+0x88>
     7d4:	80 91 a8 04 	lds	r24, 0x04A8	; 0x8004a8 <__TEXT_REGION_LENGTH__+0x7e04a8>
     7d8:	90 e0       	ldi	r25, 0x00	; 0
     7da:	95 95       	asr	r25
     7dc:	87 95       	ror	r24
     7de:	95 95       	asr	r25
     7e0:	87 95       	ror	r24
     7e2:	95 95       	asr	r25
     7e4:	87 95       	ror	r24
     7e6:	83 70       	andi	r24, 0x03	; 3
     7e8:	e0 91 36 40 	lds	r30, 0x4036	; 0x804036 <prev_state>
     7ec:	ee 0f       	add	r30, r30
     7ee:	ee 0f       	add	r30, r30
     7f0:	e8 2b       	or	r30, r24
     7f2:	e1 50       	subi	r30, 0x01	; 1
     7f4:	ee 30       	cpi	r30, 0x0E	; 14
     7f6:	f8 f4       	brcc	.+62     	; 0x836 <__vector_34+0x84>
     7f8:	0e 2e       	mov	r0, r30
     7fa:	00 0c       	add	r0, r0
     7fc:	ff 0b       	sbc	r31, r31
     7fe:	ed 5f       	subi	r30, 0xFD	; 253
     800:	fb 4f       	sbci	r31, 0xFB	; 251
     802:	0c 94 cc 17 	jmp	0x2f98	; 0x2f98 <__tablejump2__>
     806:	11 04       	cpc	r1, r1
     808:	2d 04       	cpc	r2, r13
     80a:	1b 04       	cpc	r1, r11
     80c:	2d 04       	cpc	r2, r13
     80e:	1b 04       	cpc	r1, r11
     810:	1b 04       	cpc	r1, r11
     812:	11 04       	cpc	r1, r1
     814:	11 04       	cpc	r1, r1
     816:	1b 04       	cpc	r1, r11
     818:	1b 04       	cpc	r1, r11
     81a:	2d 04       	cpc	r2, r13
     81c:	1b 04       	cpc	r1, r11
     81e:	2d 04       	cpc	r2, r13
     820:	11 04       	cpc	r1, r1
     822:	20 91 72 40 	lds	r18, 0x4072	; 0x804072 <_ZL14g_rotary_edges>
     826:	30 91 73 40 	lds	r19, 0x4073	; 0x804073 <_ZL14g_rotary_edges+0x1>
     82a:	2f 5f       	subi	r18, 0xFF	; 255
     82c:	3f 4f       	sbci	r19, 0xFF	; 255
     82e:	20 93 72 40 	sts	0x4072, r18	; 0x804072 <_ZL14g_rotary_edges>
     832:	30 93 73 40 	sts	0x4073, r19	; 0x804073 <_ZL14g_rotary_edges+0x1>
     836:	80 93 36 40 	sts	0x4036, r24	; 0x804036 <prev_state>
     83a:	88 e1       	ldi	r24, 0x18	; 24
     83c:	80 93 a9 04 	sts	0x04A9, r24	; 0x8004a9 <__TEXT_REGION_LENGTH__+0x7e04a9>
     840:	ff 91       	pop	r31
     842:	ef 91       	pop	r30
     844:	9f 91       	pop	r25
     846:	8f 91       	pop	r24
     848:	3f 91       	pop	r19
     84a:	2f 91       	pop	r18
     84c:	0f 90       	pop	r0
     84e:	0b be       	out	0x3b, r0	; 59
     850:	0f 90       	pop	r0
     852:	0f be       	out	0x3f, r0	; 63
     854:	0f 90       	pop	r0
     856:	1f 90       	pop	r1
     858:	18 95       	reti
     85a:	20 91 72 40 	lds	r18, 0x4072	; 0x804072 <_ZL14g_rotary_edges>
     85e:	30 91 73 40 	lds	r19, 0x4073	; 0x804073 <_ZL14g_rotary_edges+0x1>
     862:	21 50       	subi	r18, 0x01	; 1
     864:	31 09       	sbc	r19, r1
     866:	20 93 72 40 	sts	0x4072, r18	; 0x804072 <_ZL14g_rotary_edges>
     86a:	30 93 73 40 	sts	0x4073, r19	; 0x804073 <_ZL14g_rotary_edges+0x1>
     86e:	e3 cf       	rjmp	.-58     	; 0x836 <__vector_34+0x84>

00000870 <_Z11powerDown5Vv>:
     870:	0b 98       	cbi	0x01, 3	; 1
     872:	08 95       	ret

00000874 <_Z9powerUp5Vv>:
     874:	0b 9a       	sbi	0x01, 3	; 1
     876:	08 95       	ret

00000878 <main>:
     878:	0e 94 c3 00 	call	0x186	; 0x186 <atmel_start_init>
     87c:	64 e4       	ldi	r22, 0x44	; 68
     87e:	7b e7       	ldi	r23, 0x7B	; 123
     880:	86 e3       	ldi	r24, 0x36	; 54
     882:	90 e0       	ldi	r25, 0x00	; 0
     884:	0e 94 c2 16 	call	0x2d84	; 0x2d84 <_Z13init_receiverm>
     888:	60 e8       	ldi	r22, 0x80	; 128
     88a:	73 e4       	ldi	r23, 0x43	; 67
     88c:	8d e6       	ldi	r24, 0x6D	; 109
     88e:	98 e3       	ldi	r25, 0x38	; 56
     890:	0e 94 a4 00 	call	0x148	; 0x148 <set_system_time>
     894:	90 e0       	ldi	r25, 0x00	; 0
     896:	80 e0       	ldi	r24, 0x00	; 0
     898:	0e 94 b0 00 	call	0x160	; 0x160 <time>
     89c:	6b 01       	movw	r12, r22
     89e:	7c 01       	movw	r14, r24
     8a0:	60 ed       	ldi	r22, 0xD0	; 208
     8a2:	77 e0       	ldi	r23, 0x07	; 7
     8a4:	80 e0       	ldi	r24, 0x00	; 0
     8a6:	90 e0       	ldi	r25, 0x00	; 0
     8a8:	0e 94 65 15 	call	0x2aca	; 0x2aca <util_delay_ms>
     8ac:	88 23       	and	r24, r24
     8ae:	49 f0       	breq	.+18     	; 0x8c2 <main+0x4a>
     8b0:	90 e0       	ldi	r25, 0x00	; 0
     8b2:	80 e0       	ldi	r24, 0x00	; 0
     8b4:	0e 94 b0 00 	call	0x160	; 0x160 <time>
     8b8:	6c 15       	cp	r22, r12
     8ba:	7d 05       	cpc	r23, r13
     8bc:	8e 05       	cpc	r24, r14
     8be:	9f 05       	cpc	r25, r15
     8c0:	79 f3       	breq	.-34     	; 0x8a0 <main+0x28>
     8c2:	90 e0       	ldi	r25, 0x00	; 0
     8c4:	80 e0       	ldi	r24, 0x00	; 0
     8c6:	0e 94 b0 00 	call	0x160	; 0x160 <time>
     8ca:	6c 15       	cp	r22, r12
     8cc:	7d 05       	cpc	r23, r13
     8ce:	8e 05       	cpc	r24, r14
     8d0:	9f 05       	cpc	r25, r15
     8d2:	49 f4       	brne	.+18     	; 0x8e6 <main+0x6e>
     8d4:	80 91 76 40 	lds	r24, 0x4076	; 0x804076 <_ZL16g_hardware_error>
     8d8:	90 91 77 40 	lds	r25, 0x4077	; 0x804077 <_ZL16g_hardware_error+0x1>
     8dc:	81 60       	ori	r24, 0x01	; 1
     8de:	80 93 76 40 	sts	0x4076, r24	; 0x804076 <_ZL16g_hardware_error>
     8e2:	90 93 77 40 	sts	0x4077, r25	; 0x804077 <_ZL16g_hardware_error+0x1>
     8e6:	0f 2e       	mov	r0, r31
     8e8:	f2 e2       	ldi	r31, 0x22	; 34
     8ea:	ef 2e       	mov	r14, r31
     8ec:	f0 e4       	ldi	r31, 0x40	; 64
     8ee:	ff 2e       	mov	r15, r31
     8f0:	f0 2d       	mov	r31, r0
     8f2:	0c e7       	ldi	r16, 0x7C	; 124
     8f4:	10 e4       	ldi	r17, 0x40	; 64
     8f6:	c0 e5       	ldi	r28, 0x50	; 80
     8f8:	d0 e0       	ldi	r29, 0x00	; 0
     8fa:	0f 2e       	mov	r0, r31
     8fc:	fd ee       	ldi	r31, 0xED	; 237
     8fe:	cf 2e       	mov	r12, r31
     900:	d1 2c       	mov	r13, r1
     902:	f0 2d       	mov	r31, r0
     904:	9e c0       	rjmp	.+316    	; 0xa42 <main+0x1ca>
     906:	41 e0       	ldi	r20, 0x01	; 1
     908:	64 e0       	ldi	r22, 0x04	; 4
     90a:	70 e0       	ldi	r23, 0x00	; 0
     90c:	81 e5       	ldi	r24, 0x51	; 81
     90e:	90 e4       	ldi	r25, 0x40	; 64
     910:	0e 94 7a 0b 	call	0x16f4	; 0x16f4 <_ZN4leds5blinkE7Blink_tb>
     914:	aa c0       	rjmp	.+340    	; 0xa6a <main+0x1f2>
     916:	61 e0       	ldi	r22, 0x01	; 1
     918:	70 e0       	ldi	r23, 0x00	; 0
     91a:	81 e5       	ldi	r24, 0x51	; 81
     91c:	90 e4       	ldi	r25, 0x40	; 64
     91e:	0e 94 ab 0d 	call	0x1b56	; 0x1b56 <_ZN4leds5blinkE7Blink_t>
     922:	a3 c0       	rjmp	.+326    	; 0xa6a <main+0x1f2>
     924:	68 e0       	ldi	r22, 0x08	; 8
     926:	70 e0       	ldi	r23, 0x00	; 0
     928:	81 e5       	ldi	r24, 0x51	; 81
     92a:	90 e4       	ldi	r25, 0x40	; 64
     92c:	0e 94 ab 0d 	call	0x1b56	; 0x1b56 <_ZN4leds5blinkE7Blink_t>
     930:	67 e0       	ldi	r22, 0x07	; 7
     932:	70 e0       	ldi	r23, 0x00	; 0
     934:	81 e5       	ldi	r24, 0x51	; 81
     936:	90 e4       	ldi	r25, 0x40	; 64
     938:	0e 94 ab 0d 	call	0x1b56	; 0x1b56 <_ZN4leds5blinkE7Blink_t>
     93c:	a2 c0       	rjmp	.+324    	; 0xa82 <main+0x20a>
     93e:	10 92 54 40 	sts	0x4054, r1	; 0x804054 <g_long_leftsense_press>
     942:	6c e0       	ldi	r22, 0x0C	; 12
     944:	70 e0       	ldi	r23, 0x00	; 0
     946:	81 e5       	ldi	r24, 0x51	; 81
     948:	90 e4       	ldi	r25, 0x40	; 64
     94a:	0e 94 c8 0d 	call	0x1b90	; 0x1b90 <_ZN4leds4initE7Blink_t>
     94e:	9d c0       	rjmp	.+314    	; 0xa8a <main+0x212>
     950:	41 e0       	ldi	r20, 0x01	; 1
     952:	66 e0       	ldi	r22, 0x06	; 6
     954:	70 e0       	ldi	r23, 0x00	; 0
     956:	81 e5       	ldi	r24, 0x51	; 81
     958:	90 e4       	ldi	r25, 0x40	; 64
     95a:	0e 94 7a 0b 	call	0x16f4	; 0x16f4 <_ZN4leds5blinkE7Blink_tb>
     95e:	a9 c0       	rjmp	.+338    	; 0xab2 <main+0x23a>
     960:	62 e0       	ldi	r22, 0x02	; 2
     962:	70 e0       	ldi	r23, 0x00	; 0
     964:	81 e5       	ldi	r24, 0x51	; 81
     966:	90 e4       	ldi	r25, 0x40	; 64
     968:	0e 94 ab 0d 	call	0x1b56	; 0x1b56 <_ZN4leds5blinkE7Blink_t>
     96c:	a2 c0       	rjmp	.+324    	; 0xab2 <main+0x23a>
     96e:	68 e0       	ldi	r22, 0x08	; 8
     970:	70 e0       	ldi	r23, 0x00	; 0
     972:	81 e5       	ldi	r24, 0x51	; 81
     974:	90 e4       	ldi	r25, 0x40	; 64
     976:	0e 94 ab 0d 	call	0x1b56	; 0x1b56 <_ZN4leds5blinkE7Blink_t>
     97a:	67 e0       	ldi	r22, 0x07	; 7
     97c:	70 e0       	ldi	r23, 0x00	; 0
     97e:	81 e5       	ldi	r24, 0x51	; 81
     980:	90 e4       	ldi	r25, 0x40	; 64
     982:	0e 94 ab 0d 	call	0x1b56	; 0x1b56 <_ZN4leds5blinkE7Blink_t>
     986:	a1 c0       	rjmp	.+322    	; 0xaca <main+0x252>
     988:	10 92 53 40 	sts	0x4053, r1	; 0x804053 <g_long_rightsense_press>
     98c:	6b e0       	ldi	r22, 0x0B	; 11
     98e:	70 e0       	ldi	r23, 0x00	; 0
     990:	81 e5       	ldi	r24, 0x51	; 81
     992:	90 e4       	ldi	r25, 0x40	; 64
     994:	0e 94 c8 0d 	call	0x1b90	; 0x1b90 <_ZN4leds4initE7Blink_t>
     998:	9c c0       	rjmp	.+312    	; 0xad2 <main+0x25a>
     99a:	69 e0       	ldi	r22, 0x09	; 9
     99c:	70 e0       	ldi	r23, 0x00	; 0
     99e:	81 e5       	ldi	r24, 0x51	; 81
     9a0:	90 e4       	ldi	r25, 0x40	; 64
     9a2:	0e 94 ab 0d 	call	0x1b56	; 0x1b56 <_ZN4leds5blinkE7Blink_t>
     9a6:	10 92 5b 40 	sts	0x405B, r1	; 0x80405b <g_handle_counted_encoder_presses>
     9aa:	10 92 5c 40 	sts	0x405C, r1	; 0x80405c <g_handle_counted_encoder_presses+0x1>
     9ae:	80 91 61 40 	lds	r24, 0x4061	; 0x804061 <g_encoder_closed_time>
     9b2:	90 91 62 40 	lds	r25, 0x4062	; 0x804062 <g_encoder_closed_time+0x1>
     9b6:	88 3e       	cpi	r24, 0xE8	; 232
     9b8:	93 40       	sbci	r25, 0x03	; 3
     9ba:	08 f0       	brcs	.+2      	; 0x9be <main+0x146>
     9bc:	a6 c0       	rjmp	.+332    	; 0xb0a <main+0x292>
     9be:	80 91 52 40 	lds	r24, 0x4052	; 0x804052 <g_long_encoder_press>
     9c2:	81 11       	cpse	r24, r1
     9c4:	af c0       	rjmp	.+350    	; 0xb24 <main+0x2ac>
     9c6:	80 91 7a 40 	lds	r24, 0x407A	; 0x80407a <_ZL17g_last_error_code>
     9ca:	90 91 7b 40 	lds	r25, 0x407B	; 0x80407b <_ZL17g_last_error_code+0x1>
     9ce:	89 2b       	or	r24, r25
     9d0:	09 f0       	breq	.+2      	; 0x9d4 <main+0x15c>
     9d2:	b7 c0       	rjmp	.+366    	; 0xb42 <main+0x2ca>
     9d4:	80 91 78 40 	lds	r24, 0x4078	; 0x804078 <_ZL18g_last_status_code>
     9d8:	90 91 79 40 	lds	r25, 0x4079	; 0x804079 <_ZL18g_last_status_code+0x1>
     9dc:	89 2b       	or	r24, r25
     9de:	09 f0       	breq	.+2      	; 0x9e2 <main+0x16a>
     9e0:	c7 c0       	rjmp	.+398    	; 0xb70 <main+0x2f8>
     9e2:	80 91 74 40 	lds	r24, 0x4074	; 0x804074 <_ZL14g_rotary_count>
     9e6:	90 91 75 40 	lds	r25, 0x4075	; 0x804075 <_ZL14g_rotary_count+0x1>
     9ea:	89 2b       	or	r24, r25
     9ec:	31 f1       	breq	.+76     	; 0xa3a <main+0x1c2>
     9ee:	80 91 74 40 	lds	r24, 0x4074	; 0x804074 <_ZL14g_rotary_count>
     9f2:	90 91 75 40 	lds	r25, 0x4075	; 0x804075 <_ZL14g_rotary_count+0x1>
     9f6:	18 16       	cp	r1, r24
     9f8:	19 06       	cpc	r1, r25
     9fa:	0c f0       	brlt	.+2      	; 0x9fe <main+0x186>
     9fc:	d0 c0       	rjmp	.+416    	; 0xb9e <main+0x326>
     9fe:	63 e0       	ldi	r22, 0x03	; 3
     a00:	70 e0       	ldi	r23, 0x00	; 0
     a02:	81 e5       	ldi	r24, 0x51	; 81
     a04:	90 e4       	ldi	r25, 0x40	; 64
     a06:	0e 94 ab 0d 	call	0x1b56	; 0x1b56 <_ZN4leds5blinkE7Blink_t>
     a0a:	68 e0       	ldi	r22, 0x08	; 8
     a0c:	70 e0       	ldi	r23, 0x00	; 0
     a0e:	81 e5       	ldi	r24, 0x51	; 81
     a10:	90 e4       	ldi	r25, 0x40	; 64
     a12:	0e 94 ab 0d 	call	0x1b56	; 0x1b56 <_ZN4leds5blinkE7Blink_t>
     a16:	80 91 34 40 	lds	r24, 0x4034	; 0x804034 <_ZL4plus>
     a1a:	90 91 35 40 	lds	r25, 0x4035	; 0x804035 <_ZL4plus+0x1>
     a1e:	01 96       	adiw	r24, 0x01	; 1
     a20:	80 93 34 40 	sts	0x4034, r24	; 0x804034 <_ZL4plus>
     a24:	90 93 35 40 	sts	0x4035, r25	; 0x804035 <_ZL4plus+0x1>
     a28:	80 91 74 40 	lds	r24, 0x4074	; 0x804074 <_ZL14g_rotary_count>
     a2c:	90 91 75 40 	lds	r25, 0x4075	; 0x804075 <_ZL14g_rotary_count+0x1>
     a30:	01 97       	sbiw	r24, 0x01	; 1
     a32:	80 93 74 40 	sts	0x4074, r24	; 0x804074 <_ZL14g_rotary_count>
     a36:	90 93 75 40 	sts	0x4075, r25	; 0x804075 <_ZL14g_rotary_count+0x1>
     a3a:	80 91 71 40 	lds	r24, 0x4071	; 0x804071 <_ZL17g_go_to_sleep_now>
     a3e:	81 11       	cpse	r24, r1
     a40:	cd c0       	rjmp	.+410    	; 0xbdc <main+0x364>
     a42:	80 91 5f 40 	lds	r24, 0x405F	; 0x80405f <g_handle_counted_leftsense_presses>
     a46:	90 91 60 40 	lds	r25, 0x4060	; 0x804060 <g_handle_counted_leftsense_presses+0x1>
     a4a:	89 2b       	or	r24, r25
     a4c:	91 f0       	breq	.+36     	; 0xa72 <main+0x1fa>
     a4e:	80 91 5f 40 	lds	r24, 0x405F	; 0x80405f <g_handle_counted_leftsense_presses>
     a52:	90 91 60 40 	lds	r25, 0x4060	; 0x804060 <g_handle_counted_leftsense_presses+0x1>
     a56:	01 97       	sbiw	r24, 0x01	; 1
     a58:	09 f4       	brne	.+2      	; 0xa5c <main+0x1e4>
     a5a:	55 cf       	rjmp	.-342    	; 0x906 <main+0x8e>
     a5c:	80 91 5f 40 	lds	r24, 0x405F	; 0x80405f <g_handle_counted_leftsense_presses>
     a60:	90 91 60 40 	lds	r25, 0x4060	; 0x804060 <g_handle_counted_leftsense_presses+0x1>
     a64:	02 97       	sbiw	r24, 0x02	; 2
     a66:	09 f4       	brne	.+2      	; 0xa6a <main+0x1f2>
     a68:	56 cf       	rjmp	.-340    	; 0x916 <main+0x9e>
     a6a:	10 92 5f 40 	sts	0x405F, r1	; 0x80405f <g_handle_counted_leftsense_presses>
     a6e:	10 92 60 40 	sts	0x4060, r1	; 0x804060 <g_handle_counted_leftsense_presses+0x1>
     a72:	80 91 65 40 	lds	r24, 0x4065	; 0x804065 <g_leftsense_closed_time>
     a76:	90 91 66 40 	lds	r25, 0x4066	; 0x804066 <g_leftsense_closed_time+0x1>
     a7a:	88 3e       	cpi	r24, 0xE8	; 232
     a7c:	93 40       	sbci	r25, 0x03	; 3
     a7e:	08 f0       	brcs	.+2      	; 0xa82 <main+0x20a>
     a80:	51 cf       	rjmp	.-350    	; 0x924 <main+0xac>
     a82:	80 91 54 40 	lds	r24, 0x4054	; 0x804054 <g_long_leftsense_press>
     a86:	81 11       	cpse	r24, r1
     a88:	5a cf       	rjmp	.-332    	; 0x93e <main+0xc6>
     a8a:	80 91 5d 40 	lds	r24, 0x405D	; 0x80405d <g_handle_counted_rightsense_presses>
     a8e:	90 91 5e 40 	lds	r25, 0x405E	; 0x80405e <g_handle_counted_rightsense_presses+0x1>
     a92:	89 2b       	or	r24, r25
     a94:	91 f0       	breq	.+36     	; 0xaba <main+0x242>
     a96:	80 91 5d 40 	lds	r24, 0x405D	; 0x80405d <g_handle_counted_rightsense_presses>
     a9a:	90 91 5e 40 	lds	r25, 0x405E	; 0x80405e <g_handle_counted_rightsense_presses+0x1>
     a9e:	01 97       	sbiw	r24, 0x01	; 1
     aa0:	09 f4       	brne	.+2      	; 0xaa4 <main+0x22c>
     aa2:	56 cf       	rjmp	.-340    	; 0x950 <main+0xd8>
     aa4:	80 91 5d 40 	lds	r24, 0x405D	; 0x80405d <g_handle_counted_rightsense_presses>
     aa8:	90 91 5e 40 	lds	r25, 0x405E	; 0x80405e <g_handle_counted_rightsense_presses+0x1>
     aac:	02 97       	sbiw	r24, 0x02	; 2
     aae:	09 f4       	brne	.+2      	; 0xab2 <main+0x23a>
     ab0:	57 cf       	rjmp	.-338    	; 0x960 <main+0xe8>
     ab2:	10 92 5d 40 	sts	0x405D, r1	; 0x80405d <g_handle_counted_rightsense_presses>
     ab6:	10 92 5e 40 	sts	0x405E, r1	; 0x80405e <g_handle_counted_rightsense_presses+0x1>
     aba:	80 91 63 40 	lds	r24, 0x4063	; 0x804063 <g_rightsense_closed_time>
     abe:	90 91 64 40 	lds	r25, 0x4064	; 0x804064 <g_rightsense_closed_time+0x1>
     ac2:	88 3e       	cpi	r24, 0xE8	; 232
     ac4:	93 40       	sbci	r25, 0x03	; 3
     ac6:	08 f0       	brcs	.+2      	; 0xaca <main+0x252>
     ac8:	52 cf       	rjmp	.-348    	; 0x96e <main+0xf6>
     aca:	80 91 53 40 	lds	r24, 0x4053	; 0x804053 <g_long_rightsense_press>
     ace:	81 11       	cpse	r24, r1
     ad0:	5b cf       	rjmp	.-330    	; 0x988 <main+0x110>
     ad2:	80 91 5b 40 	lds	r24, 0x405B	; 0x80405b <g_handle_counted_encoder_presses>
     ad6:	90 91 5c 40 	lds	r25, 0x405C	; 0x80405c <g_handle_counted_encoder_presses+0x1>
     ada:	89 2b       	or	r24, r25
     adc:	09 f4       	brne	.+2      	; 0xae0 <main+0x268>
     ade:	67 cf       	rjmp	.-306    	; 0x9ae <main+0x136>
     ae0:	80 91 5b 40 	lds	r24, 0x405B	; 0x80405b <g_handle_counted_encoder_presses>
     ae4:	90 91 5c 40 	lds	r25, 0x405C	; 0x80405c <g_handle_counted_encoder_presses+0x1>
     ae8:	01 97       	sbiw	r24, 0x01	; 1
     aea:	09 f4       	brne	.+2      	; 0xaee <main+0x276>
     aec:	56 cf       	rjmp	.-340    	; 0x99a <main+0x122>
     aee:	80 91 5b 40 	lds	r24, 0x405B	; 0x80405b <g_handle_counted_encoder_presses>
     af2:	90 91 5c 40 	lds	r25, 0x405C	; 0x80405c <g_handle_counted_encoder_presses+0x1>
     af6:	02 97       	sbiw	r24, 0x02	; 2
     af8:	09 f0       	breq	.+2      	; 0xafc <main+0x284>
     afa:	55 cf       	rjmp	.-342    	; 0x9a6 <main+0x12e>
     afc:	6a e0       	ldi	r22, 0x0A	; 10
     afe:	70 e0       	ldi	r23, 0x00	; 0
     b00:	81 e5       	ldi	r24, 0x51	; 81
     b02:	90 e4       	ldi	r25, 0x40	; 64
     b04:	0e 94 ab 0d 	call	0x1b56	; 0x1b56 <_ZN4leds5blinkE7Blink_t>
     b08:	4e cf       	rjmp	.-356    	; 0x9a6 <main+0x12e>
     b0a:	68 e0       	ldi	r22, 0x08	; 8
     b0c:	70 e0       	ldi	r23, 0x00	; 0
     b0e:	81 e5       	ldi	r24, 0x51	; 81
     b10:	90 e4       	ldi	r25, 0x40	; 64
     b12:	0e 94 ab 0d 	call	0x1b56	; 0x1b56 <_ZN4leds5blinkE7Blink_t>
     b16:	67 e0       	ldi	r22, 0x07	; 7
     b18:	70 e0       	ldi	r23, 0x00	; 0
     b1a:	81 e5       	ldi	r24, 0x51	; 81
     b1c:	90 e4       	ldi	r25, 0x40	; 64
     b1e:	0e 94 ab 0d 	call	0x1b56	; 0x1b56 <_ZN4leds5blinkE7Blink_t>
     b22:	4d cf       	rjmp	.-358    	; 0x9be <main+0x146>
     b24:	10 92 52 40 	sts	0x4052, r1	; 0x804052 <g_long_encoder_press>
     b28:	68 e0       	ldi	r22, 0x08	; 8
     b2a:	70 e0       	ldi	r23, 0x00	; 0
     b2c:	81 e5       	ldi	r24, 0x51	; 81
     b2e:	90 e4       	ldi	r25, 0x40	; 64
     b30:	0e 94 c8 0d 	call	0x1b90	; 0x1b90 <_ZN4leds4initE7Blink_t>
     b34:	67 e0       	ldi	r22, 0x07	; 7
     b36:	70 e0       	ldi	r23, 0x00	; 0
     b38:	81 e5       	ldi	r24, 0x51	; 81
     b3a:	90 e4       	ldi	r25, 0x40	; 64
     b3c:	0e 94 ab 0d 	call	0x1b56	; 0x1b56 <_ZN4leds5blinkE7Blink_t>
     b40:	42 cf       	rjmp	.-380    	; 0x9c6 <main+0x14e>
     b42:	80 91 7a 40 	lds	r24, 0x407A	; 0x80407a <_ZL17g_last_error_code>
     b46:	90 91 7b 40 	lds	r25, 0x407B	; 0x80407b <_ZL17g_last_error_code+0x1>
     b4a:	9f 93       	push	r25
     b4c:	8f 93       	push	r24
     b4e:	ff 92       	push	r15
     b50:	ef 92       	push	r14
     b52:	1f 93       	push	r17
     b54:	0f 93       	push	r16
     b56:	0e 94 14 19 	call	0x3228	; 0x3228 <sprintf>
     b5a:	10 92 7a 40 	sts	0x407A, r1	; 0x80407a <_ZL17g_last_error_code>
     b5e:	10 92 7b 40 	sts	0x407B, r1	; 0x80407b <_ZL17g_last_error_code+0x1>
     b62:	0f 90       	pop	r0
     b64:	0f 90       	pop	r0
     b66:	0f 90       	pop	r0
     b68:	0f 90       	pop	r0
     b6a:	0f 90       	pop	r0
     b6c:	0f 90       	pop	r0
     b6e:	32 cf       	rjmp	.-412    	; 0x9d4 <main+0x15c>
     b70:	80 91 78 40 	lds	r24, 0x4078	; 0x804078 <_ZL18g_last_status_code>
     b74:	90 91 79 40 	lds	r25, 0x4079	; 0x804079 <_ZL18g_last_status_code+0x1>
     b78:	9f 93       	push	r25
     b7a:	8f 93       	push	r24
     b7c:	ff 92       	push	r15
     b7e:	ef 92       	push	r14
     b80:	1f 93       	push	r17
     b82:	0f 93       	push	r16
     b84:	0e 94 14 19 	call	0x3228	; 0x3228 <sprintf>
     b88:	10 92 78 40 	sts	0x4078, r1	; 0x804078 <_ZL18g_last_status_code>
     b8c:	10 92 79 40 	sts	0x4079, r1	; 0x804079 <_ZL18g_last_status_code+0x1>
     b90:	0f 90       	pop	r0
     b92:	0f 90       	pop	r0
     b94:	0f 90       	pop	r0
     b96:	0f 90       	pop	r0
     b98:	0f 90       	pop	r0
     b9a:	0f 90       	pop	r0
     b9c:	22 cf       	rjmp	.-444    	; 0x9e2 <main+0x16a>
     b9e:	65 e0       	ldi	r22, 0x05	; 5
     ba0:	70 e0       	ldi	r23, 0x00	; 0
     ba2:	81 e5       	ldi	r24, 0x51	; 81
     ba4:	90 e4       	ldi	r25, 0x40	; 64
     ba6:	0e 94 ab 0d 	call	0x1b56	; 0x1b56 <_ZN4leds5blinkE7Blink_t>
     baa:	67 e0       	ldi	r22, 0x07	; 7
     bac:	70 e0       	ldi	r23, 0x00	; 0
     bae:	81 e5       	ldi	r24, 0x51	; 81
     bb0:	90 e4       	ldi	r25, 0x40	; 64
     bb2:	0e 94 ab 0d 	call	0x1b56	; 0x1b56 <_ZN4leds5blinkE7Blink_t>
     bb6:	80 91 32 40 	lds	r24, 0x4032	; 0x804032 <__data_end>
     bba:	90 91 33 40 	lds	r25, 0x4033	; 0x804033 <__data_end+0x1>
     bbe:	01 96       	adiw	r24, 0x01	; 1
     bc0:	80 93 32 40 	sts	0x4032, r24	; 0x804032 <__data_end>
     bc4:	90 93 33 40 	sts	0x4033, r25	; 0x804033 <__data_end+0x1>
     bc8:	80 91 74 40 	lds	r24, 0x4074	; 0x804074 <_ZL14g_rotary_count>
     bcc:	90 91 75 40 	lds	r25, 0x4075	; 0x804075 <_ZL14g_rotary_count+0x1>
     bd0:	01 96       	adiw	r24, 0x01	; 1
     bd2:	80 93 74 40 	sts	0x4074, r24	; 0x804074 <_ZL14g_rotary_count>
     bd6:	90 93 75 40 	sts	0x4075, r25	; 0x804075 <_ZL14g_rotary_count+0x1>
     bda:	2f cf       	rjmp	.-418    	; 0xa3a <main+0x1c2>
     bdc:	81 e5       	ldi	r24, 0x51	; 81
     bde:	90 e4       	ldi	r25, 0x40	; 64
     be0:	0e 94 61 0b 	call	0x16c2	; 0x16c2 <_ZN4leds10deactivateEv>
     be4:	0e 94 38 04 	call	0x870	; 0x870 <_Z11powerDown5Vv>
     be8:	0e 94 ce 08 	call	0x119c	; 0x119c <system_sleep_settings>
     bec:	82 e0       	ldi	r24, 0x02	; 2
     bee:	90 e0       	ldi	r25, 0x00	; 0
     bf0:	0e 94 17 15 	call	0x2a2e	; 0x2a2e <SLPCTRL_set_sleep_mode>
     bf4:	81 e0       	ldi	r24, 0x01	; 1
     bf6:	80 93 70 40 	sts	0x4070, r24	; 0x804070 <_ZL10g_sleeping>
     bfa:	10 92 10 40 	sts	0x4010, r1	; 0x804010 <_ZL12g_awakenedBy>
     bfe:	10 92 11 40 	sts	0x4011, r1	; 0x804011 <_ZL12g_awakenedBy+0x1>
     c02:	80 91 71 40 	lds	r24, 0x4071	; 0x804071 <_ZL17g_go_to_sleep_now>
     c06:	88 23       	and	r24, r24
     c08:	89 f0       	breq	.+34     	; 0xc2c <main+0x3b4>
     c0a:	88 81       	ld	r24, Y
     c0c:	89 7f       	andi	r24, 0xF9	; 249
     c0e:	82 60       	ori	r24, 0x02	; 2
     c10:	88 83       	st	Y, r24
     c12:	f8 94       	cli
     c14:	88 81       	ld	r24, Y
     c16:	81 60       	ori	r24, 0x01	; 1
     c18:	88 83       	st	Y, r24
     c1a:	78 94       	sei
     c1c:	88 95       	sleep
     c1e:	88 81       	ld	r24, Y
     c20:	8e 7f       	andi	r24, 0xFE	; 254
     c22:	88 83       	st	Y, r24
     c24:	80 91 71 40 	lds	r24, 0x4071	; 0x804071 <_ZL17g_go_to_sleep_now>
     c28:	81 11       	cpse	r24, r1
     c2a:	ef cf       	rjmp	.-34     	; 0xc0a <main+0x392>
     c2c:	10 92 70 40 	sts	0x4070, r1	; 0x804070 <_ZL10g_sleeping>
     c30:	0e 94 c3 00 	call	0x186	; 0x186 <atmel_start_init>
     c34:	0e 94 3a 04 	call	0x874	; 0x874 <_Z9powerUp5Vv>
     c38:	0e 94 cd 16 	call	0x2d9a	; 0x2d9a <_Z13init_receiverv>
     c3c:	80 91 10 40 	lds	r24, 0x4010	; 0x804010 <_ZL12g_awakenedBy>
     c40:	90 91 11 40 	lds	r25, 0x4011	; 0x804011 <_ZL12g_awakenedBy+0x1>
     c44:	c0 92 78 40 	sts	0x4078, r12	; 0x804078 <_ZL18g_last_status_code>
     c48:	d0 92 79 40 	sts	0x4079, r13	; 0x804079 <_ZL18g_last_status_code+0x1>
     c4c:	fa ce       	rjmp	.-524    	; 0xa42 <main+0x1ca>

00000c4e <_GLOBAL__sub_I_g_antenna_connect_state>:

volatile uint16_t g_check_temperature = 0;

Enunciation_t g_enunciator = LED_ONLY;

leds LEDS = leds();
     c4e:	81 e5       	ldi	r24, 0x51	; 81
     c50:	90 e4       	ldi	r25, 0x40	; 64
     c52:	0e 94 38 0a 	call	0x1470	; 0x1470 <_ZN4ledsC1Ev>
CircularStringBuff g_text_buff = CircularStringBuff(TEXT_BUFF_SIZE);
     c56:	64 e6       	ldi	r22, 0x64	; 100
     c58:	70 e0       	ldi	r23, 0x00	; 0
     c5a:	87 e4       	ldi	r24, 0x47	; 71
     c5c:	90 e4       	ldi	r25, 0x40	; 64
     c5e:	0e 94 5f 08 	call	0x10be	; 0x10be <_ZN18CircularStringBuffC1Ej>

EepromManager g_ee_mgr;
     c62:	86 e4       	ldi	r24, 0x46	; 70
     c64:	90 e4       	ldi	r25, 0x40	; 64
     c66:	0e 94 d9 08 	call	0x11b2	; 0x11b2 <_ZN13EepromManagerC1Ev>

  // Write new null terminator character
  end[1] = '\0';

  return str;
     c6a:	08 95       	ret

00000c6c <_GLOBAL__sub_D_g_antenna_connect_state>:
Enunciation_t g_enunciator = LED_ONLY;

leds LEDS = leds();
CircularStringBuff g_text_buff = CircularStringBuff(TEXT_BUFF_SIZE);

EepromManager g_ee_mgr;
     c6c:	86 e4       	ldi	r24, 0x46	; 70
     c6e:	90 e4       	ldi	r25, 0x40	; 64
     c70:	0e 94 da 08 	call	0x11b4	; 0x11b4 <_ZN13EepromManagerD1Ev>
volatile uint16_t g_check_temperature = 0;

Enunciation_t g_enunciator = LED_ONLY;

leds LEDS = leds();
CircularStringBuff g_text_buff = CircularStringBuff(TEXT_BUFF_SIZE);
     c74:	87 e4       	ldi	r24, 0x47	; 71
     c76:	90 e4       	ldi	r25, 0x40	; 64
     c78:	0e 94 77 08 	call	0x10ee	; 0x10ee <_ZN18CircularStringBuffD1Ev>

volatile uint16_t g_check_temperature = 0;

Enunciation_t g_enunciator = LED_ONLY;

leds LEDS = leds();
     c7c:	81 e5       	ldi	r24, 0x51	; 81
     c7e:	90 e4       	ldi	r25, 0x40	; 64
     c80:	0e 94 39 0a 	call	0x1472	; 0x1472 <_ZN4ledsD1Ev>

  // Write new null terminator character
  end[1] = '\0';

  return str;
     c84:	08 95       	ret

00000c86 <_ZL16ADC0_SYSTEM_initb>:
{
	uint16_t sigrow_offset = SIGROW.TEMPSENSE1; // Read unsigned value from signature row
	uint16_t sigrow_slope = SIGROW.TEMPSENSE0; // Read unsigned value from signature row
	static uint32_t wait = 10000;
	uint16_t adc_reading;
	int16_t temperature_in_C = -273.15;
     c86:	e0 e6       	ldi	r30, 0x60	; 96
     c88:	f4 e0       	ldi	r31, 0x04	; 4
     c8a:	92 89       	ldd	r25, Z+18	; 0x12
     c8c:	98 7f       	andi	r25, 0xF8	; 248
     c8e:	92 8b       	std	Z+18, r25	; 0x12
     c90:	92 89       	ldd	r25, Z+18	; 0x12
     c92:	94 60       	ori	r25, 0x04	; 4
     c94:	92 8b       	std	Z+18, r25	; 0x12
     c96:	93 89       	ldd	r25, Z+19	; 0x13
     c98:	98 7f       	andi	r25, 0xF8	; 248
     c9a:	93 8b       	std	Z+19, r25	; 0x13
     c9c:	93 89       	ldd	r25, Z+19	; 0x13
     c9e:	94 60       	ori	r25, 0x04	; 4
     ca0:	93 8b       	std	Z+19, r25	; 0x13
     ca2:	94 89       	ldd	r25, Z+20	; 0x14
     ca4:	98 7f       	andi	r25, 0xF8	; 248
     ca6:	94 8b       	std	Z+20, r25	; 0x14
     ca8:	94 89       	ldd	r25, Z+20	; 0x14
     caa:	94 60       	ori	r25, 0x04	; 4
     cac:	94 8b       	std	Z+20, r25	; 0x14
     cae:	95 89       	ldd	r25, Z+21	; 0x15
     cb0:	98 7f       	andi	r25, 0xF8	; 248
     cb2:	95 8b       	std	Z+21, r25	; 0x15
     cb4:	95 89       	ldd	r25, Z+21	; 0x15
     cb6:	94 60       	ori	r25, 0x04	; 4
     cb8:	95 8b       	std	Z+21, r25	; 0x15
     cba:	92 89       	ldd	r25, Z+18	; 0x12
     cbc:	97 7f       	andi	r25, 0xF7	; 247
     cbe:	92 8b       	std	Z+18, r25	; 0x12
     cc0:	93 89       	ldd	r25, Z+19	; 0x13
     cc2:	97 7f       	andi	r25, 0xF7	; 247
     cc4:	93 8b       	std	Z+19, r25	; 0x13
     cc6:	94 89       	ldd	r25, Z+20	; 0x14
     cc8:	97 7f       	andi	r25, 0xF7	; 247
     cca:	94 8b       	std	Z+20, r25	; 0x14
     ccc:	95 89       	ldd	r25, Z+21	; 0x15
     cce:	97 7f       	andi	r25, 0xF7	; 247
     cd0:	95 8b       	std	Z+21, r25	; 0x15
     cd2:	91 e0       	ldi	r25, 0x01	; 1
     cd4:	90 93 a0 00 	sts	0x00A0, r25	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7e00a0>
     cd8:	9a e0       	ldi	r25, 0x0A	; 10
     cda:	90 93 02 06 	sts	0x0602, r25	; 0x800602 <__TEXT_REGION_LENGTH__+0x7e0602>
     cde:	81 11       	cpse	r24, r1
     ce0:	0c c0       	rjmp	.+24     	; 0xcfa <_ZL16ADC0_SYSTEM_initb+0x74>
     ce2:	e0 e0       	ldi	r30, 0x00	; 0
     ce4:	f6 e0       	ldi	r31, 0x06	; 6
     ce6:	81 e0       	ldi	r24, 0x01	; 1
     ce8:	80 83       	st	Z, r24
     cea:	14 86       	std	Z+12, r1	; 0x0c
     cec:	82 e0       	ldi	r24, 0x02	; 2
     cee:	90 e0       	ldi	r25, 0x00	; 0
     cf0:	80 93 e0 40 	sts	0x40E0, r24	; 0x8040e0 <_ZL20g_adc_initialization>
     cf4:	90 93 e1 40 	sts	0x40E1, r25	; 0x8040e1 <_ZL20g_adc_initialization+0x1>
     cf8:	08 95       	ret
     cfa:	e0 e0       	ldi	r30, 0x00	; 0
     cfc:	f6 e0       	ldi	r31, 0x06	; 6
     cfe:	83 e0       	ldi	r24, 0x03	; 3
     d00:	80 83       	st	Z, r24
     d02:	81 e0       	ldi	r24, 0x01	; 1
     d04:	84 87       	std	Z+12, r24	; 0x0c
     d06:	82 87       	std	Z+10, r24	; 0x0a
     d08:	81 e0       	ldi	r24, 0x01	; 1
     d0a:	90 e0       	ldi	r25, 0x00	; 0
     d0c:	80 93 e0 40 	sts	0x40E0, r24	; 0x8040e0 <_ZL20g_adc_initialization>
     d10:	90 93 e1 40 	sts	0x40E1, r25	; 0x8040e1 <_ZL20g_adc_initialization+0x1>
     d14:	08 95       	ret

00000d16 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t>:
     d16:	89 30       	cpi	r24, 0x09	; 9
     d18:	91 05       	cpc	r25, r1
     d1a:	08 f0       	brcs	.+2      	; 0xd1e <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x8>
     d1c:	75 c0       	rjmp	.+234    	; 0xe08 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0xf2>
     d1e:	fc 01       	movw	r30, r24
     d20:	ec 56       	subi	r30, 0x6C	; 108
     d22:	f9 4f       	sbci	r31, 0xF9	; 249
     d24:	0c 94 cc 17 	jmp	0x2f98	; 0x2f98 <__tablejump2__>
     d28:	9d 06       	cpc	r9, r29
     d2a:	a9 06       	cpc	r10, r25
     d2c:	b6 06       	cpc	r11, r22
     d2e:	c3 06       	cpc	r12, r19
     d30:	d0 06       	cpc	r13, r16
     d32:	dd 06       	cpc	r13, r29
     d34:	04 07       	cpc	r16, r20
     d36:	ea 06       	cpc	r14, r26
     d38:	f7 06       	cpc	r15, r23
     d3a:	80 91 e0 40 	lds	r24, 0x40E0	; 0x8040e0 <_ZL20g_adc_initialization>
     d3e:	90 91 e1 40 	lds	r25, 0x40E1	; 0x8040e1 <_ZL20g_adc_initialization+0x1>
     d42:	01 97       	sbiw	r24, 0x01	; 1
     d44:	19 f0       	breq	.+6      	; 0xd4c <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x36>
     d46:	81 e0       	ldi	r24, 0x01	; 1
     d48:	0e 94 43 06 	call	0xc86	; 0xc86 <_ZL16ADC0_SYSTEM_initb>
     d4c:	10 92 08 06 	sts	0x0608, r1	; 0x800608 <__TEXT_REGION_LENGTH__+0x7e0608>
     d50:	08 95       	ret
     d52:	80 91 e0 40 	lds	r24, 0x40E0	; 0x8040e0 <_ZL20g_adc_initialization>
     d56:	90 91 e1 40 	lds	r25, 0x40E1	; 0x8040e1 <_ZL20g_adc_initialization+0x1>
     d5a:	01 97       	sbiw	r24, 0x01	; 1
     d5c:	19 f0       	breq	.+6      	; 0xd64 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x4e>
     d5e:	81 e0       	ldi	r24, 0x01	; 1
     d60:	0e 94 43 06 	call	0xc86	; 0xc86 <_ZL16ADC0_SYSTEM_initb>
     d64:	81 e0       	ldi	r24, 0x01	; 1
     d66:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <__TEXT_REGION_LENGTH__+0x7e0608>
     d6a:	08 95       	ret
     d6c:	80 91 e0 40 	lds	r24, 0x40E0	; 0x8040e0 <_ZL20g_adc_initialization>
     d70:	90 91 e1 40 	lds	r25, 0x40E1	; 0x8040e1 <_ZL20g_adc_initialization+0x1>
     d74:	01 97       	sbiw	r24, 0x01	; 1
     d76:	19 f0       	breq	.+6      	; 0xd7e <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x68>
     d78:	81 e0       	ldi	r24, 0x01	; 1
     d7a:	0e 94 43 06 	call	0xc86	; 0xc86 <_ZL16ADC0_SYSTEM_initb>
     d7e:	82 e0       	ldi	r24, 0x02	; 2
     d80:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <__TEXT_REGION_LENGTH__+0x7e0608>
     d84:	08 95       	ret
     d86:	80 91 e0 40 	lds	r24, 0x40E0	; 0x8040e0 <_ZL20g_adc_initialization>
     d8a:	90 91 e1 40 	lds	r25, 0x40E1	; 0x8040e1 <_ZL20g_adc_initialization+0x1>
     d8e:	01 97       	sbiw	r24, 0x01	; 1
     d90:	19 f0       	breq	.+6      	; 0xd98 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x82>
     d92:	81 e0       	ldi	r24, 0x01	; 1
     d94:	0e 94 43 06 	call	0xc86	; 0xc86 <_ZL16ADC0_SYSTEM_initb>
     d98:	83 e0       	ldi	r24, 0x03	; 3
     d9a:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <__TEXT_REGION_LENGTH__+0x7e0608>
     d9e:	08 95       	ret
     da0:	80 91 e0 40 	lds	r24, 0x40E0	; 0x8040e0 <_ZL20g_adc_initialization>
     da4:	90 91 e1 40 	lds	r25, 0x40E1	; 0x8040e1 <_ZL20g_adc_initialization+0x1>
     da8:	02 97       	sbiw	r24, 0x02	; 2
     daa:	19 f0       	breq	.+6      	; 0xdb2 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x9c>
     dac:	80 e0       	ldi	r24, 0x00	; 0
     dae:	0e 94 43 06 	call	0xc86	; 0xc86 <_ZL16ADC0_SYSTEM_initb>
     db2:	84 e0       	ldi	r24, 0x04	; 4
     db4:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <__TEXT_REGION_LENGTH__+0x7e0608>
     db8:	08 95       	ret
     dba:	80 91 e0 40 	lds	r24, 0x40E0	; 0x8040e0 <_ZL20g_adc_initialization>
     dbe:	90 91 e1 40 	lds	r25, 0x40E1	; 0x8040e1 <_ZL20g_adc_initialization+0x1>
     dc2:	02 97       	sbiw	r24, 0x02	; 2
     dc4:	19 f0       	breq	.+6      	; 0xdcc <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0xb6>
     dc6:	80 e0       	ldi	r24, 0x00	; 0
     dc8:	0e 94 43 06 	call	0xc86	; 0xc86 <_ZL16ADC0_SYSTEM_initb>
     dcc:	85 e0       	ldi	r24, 0x05	; 5
     dce:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <__TEXT_REGION_LENGTH__+0x7e0608>
     dd2:	08 95       	ret
     dd4:	80 91 e0 40 	lds	r24, 0x40E0	; 0x8040e0 <_ZL20g_adc_initialization>
     dd8:	90 91 e1 40 	lds	r25, 0x40E1	; 0x8040e1 <_ZL20g_adc_initialization+0x1>
     ddc:	02 97       	sbiw	r24, 0x02	; 2
     dde:	19 f0       	breq	.+6      	; 0xde6 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0xd0>
     de0:	80 e0       	ldi	r24, 0x00	; 0
     de2:	0e 94 43 06 	call	0xc86	; 0xc86 <_ZL16ADC0_SYSTEM_initb>
     de6:	87 e0       	ldi	r24, 0x07	; 7
     de8:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <__TEXT_REGION_LENGTH__+0x7e0608>
     dec:	08 95       	ret
     dee:	80 91 e0 40 	lds	r24, 0x40E0	; 0x8040e0 <_ZL20g_adc_initialization>
     df2:	90 91 e1 40 	lds	r25, 0x40E1	; 0x8040e1 <_ZL20g_adc_initialization+0x1>
     df6:	02 97       	sbiw	r24, 0x02	; 2
     df8:	19 f0       	breq	.+6      	; 0xe00 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0xea>
     dfa:	80 e0       	ldi	r24, 0x00	; 0
     dfc:	0e 94 43 06 	call	0xc86	; 0xc86 <_ZL16ADC0_SYSTEM_initb>
     e00:	82 e4       	ldi	r24, 0x42	; 66
     e02:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <__TEXT_REGION_LENGTH__+0x7e0608>
     e06:	08 95       	ret
     e08:	e0 e0       	ldi	r30, 0x00	; 0
     e0a:	f6 e0       	ldi	r31, 0x06	; 6
     e0c:	14 86       	std	Z+12, r1	; 0x0c
     e0e:	10 82       	st	Z, r1
     e10:	10 92 e0 40 	sts	0x40E0, r1	; 0x8040e0 <_ZL20g_adc_initialization>
     e14:	10 92 e1 40 	sts	0x40E1, r1	; 0x8040e1 <_ZL20g_adc_initialization+0x1>
     e18:	08 95       	ret

00000e1a <_Z20ADC0_startConversionv>:
     e1a:	80 91 e0 40 	lds	r24, 0x40E0	; 0x8040e0 <_ZL20g_adc_initialization>
     e1e:	90 91 e1 40 	lds	r25, 0x40E1	; 0x8040e1 <_ZL20g_adc_initialization+0x1>
     e22:	89 2b       	or	r24, r25
     e24:	29 f0       	breq	.+10     	; 0xe30 <_Z20ADC0_startConversionv+0x16>
     e26:	e0 e0       	ldi	r30, 0x00	; 0
     e28:	f6 e0       	ldi	r31, 0x06	; 6
     e2a:	14 86       	std	Z+12, r1	; 0x0c
     e2c:	81 e0       	ldi	r24, 0x01	; 1
     e2e:	82 87       	std	Z+10, r24	; 0x0a
     e30:	08 95       	ret

00000e32 <_Z19ADC0_conversionDonev>:
     e32:	80 91 0d 06 	lds	r24, 0x060D	; 0x80060d <__TEXT_REGION_LENGTH__+0x7e060d>
     e36:	81 70       	andi	r24, 0x01	; 1
     e38:	08 95       	ret

00000e3a <_Z9ADC0_readv>:
     e3a:	80 91 10 06 	lds	r24, 0x0610	; 0x800610 <__TEXT_REGION_LENGTH__+0x7e0610>
     e3e:	90 91 11 06 	lds	r25, 0x0611	; 0x800611 <__TEXT_REGION_LENGTH__+0x7e0611>
     e42:	08 95       	ret

00000e44 <__vector_24>:
	ADC0.CTRLA = ADC_RESSEL_12BIT_gc; /* Turn off ADC leaving 12-bit resolution set */
	g_adc_initialization = ADC_NOT_INITIALIZED;
}

ISR(ADC0_RESRDY_vect)
{
     e44:	1f 92       	push	r1
     e46:	0f 92       	push	r0
     e48:	0f b6       	in	r0, 0x3f	; 63
     e4a:	0f 92       	push	r0
     e4c:	11 24       	eor	r1, r1
     e4e:	0b b6       	in	r0, 0x3b	; 59
     e50:	0f 92       	push	r0
     e52:	2f 93       	push	r18
     e54:	3f 93       	push	r19
     e56:	4f 93       	push	r20
     e58:	5f 93       	push	r21
     e5a:	6f 93       	push	r22
     e5c:	7f 93       	push	r23
     e5e:	8f 93       	push	r24
     e60:	9f 93       	push	r25
     e62:	af 93       	push	r26
     e64:	bf 93       	push	r27
     e66:	ef 93       	push	r30
     e68:	ff 93       	push	r31
	return (ADC0.INTFLAGS & ADC_RESRDY_bm);
}

int ADC0_read(void)
{
	return ADC0.RES; 	/* Reading the result also clears the interrupt flag */
     e6a:	60 91 10 06 	lds	r22, 0x0610	; 0x800610 <__TEXT_REGION_LENGTH__+0x7e0610>
     e6e:	70 91 11 06 	lds	r23, 0x0611	; 0x800611 <__TEXT_REGION_LENGTH__+0x7e0611>
ISR(ADC0_RESRDY_vect)
{
	/* Clear the interrupt flag by reading the result */
	int val = ADC0_read();
//	LED_toggle_level();
	if(g_goertzel.DataPoint(val))
     e72:	82 ee       	ldi	r24, 0xE2	; 226
     e74:	90 e4       	ldi	r25, 0x40	; 64
     e76:	0e 94 32 09 	call	0x1264	; 0x1264 <_ZN8Goertzel9DataPointEi>
     e7a:	81 11       	cpse	r24, r1
	{
		ADC0.INTCTRL = 0x00; /* disable ADC interrupt */
     e7c:	10 92 0c 06 	sts	0x060C, r1	; 0x80060c <__TEXT_REGION_LENGTH__+0x7e060c>
	}
     e80:	ff 91       	pop	r31
     e82:	ef 91       	pop	r30
     e84:	bf 91       	pop	r27
     e86:	af 91       	pop	r26
     e88:	9f 91       	pop	r25
     e8a:	8f 91       	pop	r24
     e8c:	7f 91       	pop	r23
     e8e:	6f 91       	pop	r22
     e90:	5f 91       	pop	r21
     e92:	4f 91       	pop	r20
     e94:	3f 91       	pop	r19
     e96:	2f 91       	pop	r18
     e98:	0f 90       	pop	r0
     e9a:	0b be       	out	0x3b, r0	; 59
     e9c:	0f 90       	pop	r0
     e9e:	0f be       	out	0x3f, r0	; 63
     ea0:	0f 90       	pop	r0
     ea2:	1f 90       	pop	r1
     ea4:	18 95       	reti

00000ea6 <_GLOBAL__sub_I_g_adcVal>:
     ea6:	0f 93       	push	r16
     ea8:	1f 93       	push	r17
	
#define FREE_RUNNING true
#define SINGLE_CONVERSION false
	
volatile int16_t g_adcVal;
Goertzel g_goertzel(N, sampling_freq);
     eaa:	00 e0       	ldi	r16, 0x00	; 0
     eac:	10 e4       	ldi	r17, 0x40	; 64
     eae:	2c eb       	ldi	r18, 0xBC	; 188
     eb0:	36 e4       	ldi	r19, 0x46	; 70
     eb2:	40 e0       	ldi	r20, 0x00	; 0
     eb4:	50 e0       	ldi	r21, 0x00	; 0
     eb6:	69 e4       	ldi	r22, 0x49	; 73
     eb8:	73 e4       	ldi	r23, 0x43	; 67
     eba:	82 ee       	ldi	r24, 0xE2	; 226
     ebc:	90 e4       	ldi	r25, 0x40	; 64
     ebe:	0e 94 db 08 	call	0x11b6	; 0x11b6 <_ZN8GoertzelC1Eff>
//	LED_toggle_level();
	if(g_goertzel.DataPoint(val))
	{
		ADC0.INTCTRL = 0x00; /* disable ADC interrupt */
	}
     ec2:	1f 91       	pop	r17
     ec4:	0f 91       	pop	r16
     ec6:	08 95       	ret

00000ec8 <_GLOBAL__sub_D_g_adcVal>:
	
#define FREE_RUNNING true
#define SINGLE_CONVERSION false
	
volatile int16_t g_adcVal;
Goertzel g_goertzel(N, sampling_freq);
     ec8:	82 ee       	ldi	r24, 0xE2	; 226
     eca:	90 e4       	ldi	r25, 0x40	; 64
     ecc:	0e 94 2b 09 	call	0x1256	; 0x1256 <_ZN8GoertzelD1Ev>
//	LED_toggle_level();
	if(g_goertzel.DataPoint(val))
	{
		ADC0.INTCTRL = 0x00; /* disable ADC interrupt */
	}
     ed0:	08 95       	ret

00000ed2 <_Z8debouncev>:
}

uint8_t portFdebouncedVals(void)
{
	return portFdebounced;
}
     ed2:	e5 ee       	ldi	r30, 0xE5	; 229
     ed4:	f0 e4       	ldi	r31, 0x40	; 64
     ed6:	21 81       	ldd	r18, Z+1	; 0x01
     ed8:	22 83       	std	Z+2, r18	; 0x02
     eda:	30 81       	ld	r19, Z
     edc:	31 83       	std	Z+1, r19	; 0x01
     ede:	a8 ee       	ldi	r26, 0xE8	; 232
     ee0:	b0 e4       	ldi	r27, 0x40	; 64
     ee2:	11 96       	adiw	r26, 0x01	; 1
     ee4:	5c 91       	ld	r21, X
     ee6:	11 97       	sbiw	r26, 0x01	; 1
     ee8:	12 96       	adiw	r26, 0x02	; 2
     eea:	5c 93       	st	X, r21
     eec:	12 97       	sbiw	r26, 0x02	; 2
     eee:	6c 91       	ld	r22, X
     ef0:	11 96       	adiw	r26, 0x01	; 1
     ef2:	6c 93       	st	X, r22
     ef4:	11 97       	sbiw	r26, 0x01	; 1
     ef6:	92 b1       	in	r25, 0x02	; 2
     ef8:	9c 93       	st	X, r25
     efa:	86 b3       	in	r24, 0x16	; 22
     efc:	80 83       	st	Z, r24
     efe:	40 91 e4 40 	lds	r20, 0x40E4	; 0x8040e4 <portAdebounced>
     f02:	94 27       	eor	r25, r20
     f04:	64 27       	eor	r22, r20
     f06:	96 23       	and	r25, r22
     f08:	54 27       	eor	r21, r20
     f0a:	95 23       	and	r25, r21
     f0c:	94 27       	eor	r25, r20
     f0e:	90 93 e4 40 	sts	0x40E4, r25	; 0x8040e4 <portAdebounced>
     f12:	90 91 e3 40 	lds	r25, 0x40E3	; 0x8040e3 <portFdebounced>
     f16:	89 27       	eor	r24, r25
     f18:	39 27       	eor	r19, r25
     f1a:	83 23       	and	r24, r19
     f1c:	29 27       	eor	r18, r25
     f1e:	82 23       	and	r24, r18
     f20:	89 27       	eor	r24, r25
     f22:	80 93 e3 40 	sts	0x40E3, r24	; 0x8040e3 <portFdebounced>
     f26:	08 95       	ret

00000f28 <_Z18portAdebouncedValsv>:
     f28:	80 91 e4 40 	lds	r24, 0x40E4	; 0x8040e4 <portAdebounced>
     f2c:	08 95       	ret

00000f2e <_Z10BINIO_initv>:
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
     f2e:	00 98       	cbi	0x00, 0	; 0
static inline void PORTA_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
     f30:	e0 e1       	ldi	r30, 0x10	; 16
     f32:	f4 e0       	ldi	r31, 0x04	; 4
     f34:	80 81       	ld	r24, Z
     f36:	88 60       	ori	r24, 0x08	; 8
     f38:	80 83       	st	Z, r24
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
     f3a:	01 98       	cbi	0x00, 1	; 0
static inline void PORTA_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
     f3c:	e1 e1       	ldi	r30, 0x11	; 17
     f3e:	f4 e0       	ldi	r31, 0x04	; 4
     f40:	80 81       	ld	r24, Z
     f42:	88 60       	ori	r24, 0x08	; 8
     f44:	80 83       	st	Z, r24
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
     f46:	02 98       	cbi	0x00, 2	; 0
static inline void PORTA_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
     f48:	e2 e1       	ldi	r30, 0x12	; 18
     f4a:	f4 e0       	ldi	r31, 0x04	; 4
     f4c:	80 81       	ld	r24, Z
     f4e:	88 60       	ori	r24, 0x08	; 8
     f50:	80 83       	st	Z, r24
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
     f52:	03 9a       	sbi	0x00, 3	; 0
 *                  false = Pin level set to "low" state
 */
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
     f54:	0b 9a       	sbi	0x01, 3	; 1
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
     f56:	04 98       	cbi	0x00, 4	; 0
static inline void PORTA_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
     f58:	e4 e1       	ldi	r30, 0x14	; 20
     f5a:	f4 e0       	ldi	r31, 0x04	; 4
     f5c:	80 81       	ld	r24, Z
     f5e:	88 60       	ori	r24, 0x08	; 8
     f60:	80 83       	st	Z, r24
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
     f62:	05 9a       	sbi	0x00, 5	; 0
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
	} else {
		VPORTA.OUT &= ~(1 << pin);
     f64:	0d 98       	cbi	0x01, 5	; 1
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
     f66:	06 9a       	sbi	0x00, 6	; 0
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
	} else {
		VPORTA.OUT &= ~(1 << pin);
     f68:	0e 98       	cbi	0x01, 6	; 1
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
     f6a:	07 9a       	sbi	0x00, 7	; 0
 *                  false = Pin level set to "low" state
 */
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
     f6c:	0f 9a       	sbi	0x01, 7	; 1
	switch (dir) {
	case PORT_DIR_IN:
		VPORTB.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTB.DIR |= (1 << pin);
     f6e:	24 9a       	sbi	0x04, 4	; 4
 *                  false = Pin level set to "low" state
 */
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTB.OUT |= (1 << pin);
     f70:	2c 9a       	sbi	0x05, 4	; 5
 */
static inline void PORTC_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
     f72:	42 98       	cbi	0x08, 2	; 8
static inline void PORTC_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTC + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
     f74:	e2 e5       	ldi	r30, 0x52	; 82
     f76:	f4 e0       	ldi	r31, 0x04	; 4
     f78:	80 81       	ld	r24, Z
     f7a:	88 60       	ori	r24, 0x08	; 8
     f7c:	80 83       	st	Z, r24
 */
static inline void PORTC_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
     f7e:	43 98       	cbi	0x08, 3	; 8
static inline void PORTC_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTC + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
     f80:	e3 e5       	ldi	r30, 0x53	; 83
     f82:	f4 e0       	ldi	r31, 0x04	; 4
     f84:	80 81       	ld	r24, Z
     f86:	88 60       	ori	r24, 0x08	; 8
     f88:	80 83       	st	Z, r24
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTC.DIR |= (1 << pin);
     f8a:	44 9a       	sbi	0x08, 4	; 8
 *                  false = Pin level set to "low" state
 */
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTC.OUT |= (1 << pin);
     f8c:	4c 9a       	sbi	0x09, 4	; 9
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTC.DIR |= (1 << pin);
     f8e:	45 9a       	sbi	0x08, 5	; 8
 *                  false = Pin level set to "low" state
 */
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTC.OUT |= (1 << pin);
     f90:	4d 9a       	sbi	0x09, 5	; 9
		break;
	case PORT_DIR_OUT:
		VPORTE.DIR |= (1 << pin);
		break;
	case PORT_DIR_OFF:
		*((uint8_t *)&PORTE + 0x10 + pin) |= 1 << PORT_PULLUPEN_bp;
     f92:	e0 e9       	ldi	r30, 0x90	; 144
     f94:	f4 e0       	ldi	r31, 0x04	; 4
     f96:	80 81       	ld	r24, Z
     f98:	88 60       	ori	r24, 0x08	; 8
     f9a:	80 83       	st	Z, r24
     f9c:	e1 e9       	ldi	r30, 0x91	; 145
     f9e:	f4 e0       	ldi	r31, 0x04	; 4
     fa0:	80 81       	ld	r24, Z
     fa2:	88 60       	ori	r24, 0x08	; 8
     fa4:	80 83       	st	Z, r24
     fa6:	e2 e9       	ldi	r30, 0x92	; 146
     fa8:	f4 e0       	ldi	r31, 0x04	; 4
     faa:	80 81       	ld	r24, Z
     fac:	88 60       	ori	r24, 0x08	; 8
     fae:	80 83       	st	Z, r24
	switch (dir) {
	case PORT_DIR_IN:
		VPORTE.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTE.DIR |= (1 << pin);
     fb0:	83 9a       	sbi	0x10, 3	; 16
static inline void PORTE_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTE.OUT |= (1 << pin);
	} else {
		VPORTE.OUT &= ~(1 << pin);
     fb2:	8b 98       	cbi	0x11, 3	; 17
		break;
	case PORT_DIR_OUT:
		VPORTF.DIR |= (1 << pin);
		break;
	case PORT_DIR_OFF:
		*((uint8_t *)&PORTF + 0x10 + pin) |= 1 << PORT_PULLUPEN_bp;
     fb4:	e0 eb       	ldi	r30, 0xB0	; 176
     fb6:	f4 e0       	ldi	r31, 0x04	; 4
     fb8:	80 81       	ld	r24, Z
     fba:	88 60       	ori	r24, 0x08	; 8
     fbc:	80 83       	st	Z, r24
     fbe:	e1 eb       	ldi	r30, 0xB1	; 177
     fc0:	f4 e0       	ldi	r31, 0x04	; 4
     fc2:	80 81       	ld	r24, Z
     fc4:	88 60       	ori	r24, 0x08	; 8
     fc6:	80 83       	st	Z, r24
 */
static inline void PORTF_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTF.DIR &= ~(1 << pin);
     fc8:	a2 98       	cbi	0x14, 2	; 20
static inline void PORTF_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTF + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
     fca:	e2 eb       	ldi	r30, 0xB2	; 178
     fcc:	f4 e0       	ldi	r31, 0x04	; 4
     fce:	80 81       	ld	r24, Z
     fd0:	88 60       	ori	r24, 0x08	; 8
     fd2:	80 83       	st	Z, r24
 */
static inline void PORTF_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTF.DIR &= ~(1 << pin);
     fd4:	a3 98       	cbi	0x14, 3	; 20
     fd6:	a4 98       	cbi	0x14, 4	; 20
     fd8:	a5 98       	cbi	0x14, 5	; 20
static inline void PORTF_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTF + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
     fda:	e5 eb       	ldi	r30, 0xB5	; 181
     fdc:	f4 e0       	ldi	r31, 0x04	; 4
     fde:	80 81       	ld	r24, Z
     fe0:	88 60       	ori	r24, 0x08	; 8
     fe2:	80 83       	st	Z, r24
		break;
	case PORT_DIR_OUT:
		VPORTF.DIR |= (1 << pin);
		break;
	case PORT_DIR_OFF:
		*((uint8_t *)&PORTF + 0x10 + pin) |= 1 << PORT_PULLUPEN_bp;
     fe4:	e6 eb       	ldi	r30, 0xB6	; 182
     fe6:	f4 e0       	ldi	r31, 0x04	; 4
     fe8:	80 81       	ld	r24, Z
     fea:	88 60       	ori	r24, 0x08	; 8
     fec:	80 83       	st	Z, r24
	PORTF_set_pin_pull_mode(ROTARY_A, PORT_PULL_UP);
	
	PORTF_set_pin_dir(6, PORT_DIR_OFF); /* Unused */
	
	/* PORT Pin Interrupts */
	PORTF.PIN3CTRL |= PORT_ISC_BOTHEDGES_gc; 
     fee:	e0 ea       	ldi	r30, 0xA0	; 160
     ff0:	f4 e0       	ldi	r31, 0x04	; 4
     ff2:	83 89       	ldd	r24, Z+19	; 0x13
     ff4:	81 60       	ori	r24, 0x01	; 1
     ff6:	83 8b       	std	Z+19, r24	; 0x13
	PORTF.PIN4CTRL |= PORT_ISC_BOTHEDGES_gc;
     ff8:	84 89       	ldd	r24, Z+20	; 0x14
     ffa:	81 60       	ori	r24, 0x01	; 1
     ffc:	84 8b       	std	Z+20, r24	; 0x14
	PORTF.INTFLAGS = PIN3_bm | PIN4_bm;
     ffe:	88 e1       	ldi	r24, 0x18	; 24
    1000:	81 87       	std	Z+9, r24	; 0x09
}
    1002:	08 95       	ret

00001004 <_Z11BINIO_sleepv>:
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
    1004:	00 98       	cbi	0x00, 0	; 0
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
	} else if (pull_mode == PORT_PULL_OFF) {
		*port_pin_ctrl &= ~PORT_PULLUPEN_bm;
    1006:	e0 e1       	ldi	r30, 0x10	; 16
    1008:	f4 e0       	ldi	r31, 0x04	; 4
    100a:	80 81       	ld	r24, Z
    100c:	87 7f       	andi	r24, 0xF7	; 247
    100e:	80 83       	st	Z, r24
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
    1010:	01 98       	cbi	0x00, 1	; 0
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
	} else if (pull_mode == PORT_PULL_OFF) {
		*port_pin_ctrl &= ~PORT_PULLUPEN_bm;
    1012:	e1 e1       	ldi	r30, 0x11	; 17
    1014:	f4 e0       	ldi	r31, 0x04	; 4
    1016:	80 81       	ld	r24, Z
    1018:	87 7f       	andi	r24, 0xF7	; 247
    101a:	80 83       	st	Z, r24
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
    101c:	02 98       	cbi	0x00, 2	; 0
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
	} else if (pull_mode == PORT_PULL_OFF) {
		*port_pin_ctrl &= ~PORT_PULLUPEN_bm;
    101e:	e2 e1       	ldi	r30, 0x12	; 18
    1020:	f4 e0       	ldi	r31, 0x04	; 4
    1022:	80 81       	ld	r24, Z
    1024:	87 7f       	andi	r24, 0xF7	; 247
    1026:	80 83       	st	Z, r24
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
    1028:	03 9a       	sbi	0x00, 3	; 0
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
	} else {
		VPORTA.OUT &= ~(1 << pin);
    102a:	0b 98       	cbi	0x01, 3	; 1
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
    102c:	04 98       	cbi	0x00, 4	; 0
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
	} else if (pull_mode == PORT_PULL_OFF) {
		*port_pin_ctrl &= ~PORT_PULLUPEN_bm;
    102e:	e4 e1       	ldi	r30, 0x14	; 20
    1030:	f4 e0       	ldi	r31, 0x04	; 4
    1032:	80 81       	ld	r24, Z
    1034:	87 7f       	andi	r24, 0xF7	; 247
    1036:	80 83       	st	Z, r24
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
    1038:	05 9a       	sbi	0x00, 5	; 0
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
	} else {
		VPORTA.OUT &= ~(1 << pin);
    103a:	0d 98       	cbi	0x01, 5	; 1
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
    103c:	06 9a       	sbi	0x00, 6	; 0
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
	} else {
		VPORTA.OUT &= ~(1 << pin);
    103e:	0e 98       	cbi	0x01, 6	; 1
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
    1040:	07 9a       	sbi	0x00, 7	; 0
 *                  false = Pin level set to "low" state
 */
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
    1042:	0f 9a       	sbi	0x01, 7	; 1
	switch (dir) {
	case PORT_DIR_IN:
		VPORTB.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTB.DIR |= (1 << pin);
    1044:	24 9a       	sbi	0x04, 4	; 4
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTB.OUT |= (1 << pin);
	} else {
		VPORTB.OUT &= ~(1 << pin);
    1046:	2c 98       	cbi	0x05, 4	; 5
 */
static inline void PORTC_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
    1048:	42 98       	cbi	0x08, 2	; 8
static inline void PORTC_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTC + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
    104a:	e2 e5       	ldi	r30, 0x52	; 82
    104c:	f4 e0       	ldi	r31, 0x04	; 4
    104e:	80 81       	ld	r24, Z
    1050:	88 60       	ori	r24, 0x08	; 8
    1052:	80 83       	st	Z, r24
 */
static inline void PORTC_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
    1054:	43 98       	cbi	0x08, 3	; 8
static inline void PORTC_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTC + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
    1056:	e3 e5       	ldi	r30, 0x53	; 83
    1058:	f4 e0       	ldi	r31, 0x04	; 4
    105a:	80 81       	ld	r24, Z
    105c:	88 60       	ori	r24, 0x08	; 8
    105e:	80 83       	st	Z, r24
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTC.DIR |= (1 << pin);
    1060:	44 9a       	sbi	0x08, 4	; 8
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTC.OUT |= (1 << pin);
	} else {
		VPORTC.OUT &= ~(1 << pin);
    1062:	4c 98       	cbi	0x09, 4	; 9
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTC.DIR |= (1 << pin);
    1064:	45 9a       	sbi	0x08, 5	; 8
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTC.OUT |= (1 << pin);
	} else {
		VPORTC.OUT &= ~(1 << pin);
    1066:	4d 98       	cbi	0x09, 5	; 9
		break;
	case PORT_DIR_OUT:
		VPORTE.DIR |= (1 << pin);
		break;
	case PORT_DIR_OFF:
		*((uint8_t *)&PORTE + 0x10 + pin) |= 1 << PORT_PULLUPEN_bp;
    1068:	e0 e9       	ldi	r30, 0x90	; 144
    106a:	f4 e0       	ldi	r31, 0x04	; 4
    106c:	80 81       	ld	r24, Z
    106e:	88 60       	ori	r24, 0x08	; 8
    1070:	80 83       	st	Z, r24
    1072:	e1 e9       	ldi	r30, 0x91	; 145
    1074:	f4 e0       	ldi	r31, 0x04	; 4
    1076:	80 81       	ld	r24, Z
    1078:	88 60       	ori	r24, 0x08	; 8
    107a:	80 83       	st	Z, r24
    107c:	e2 e9       	ldi	r30, 0x92	; 146
    107e:	f4 e0       	ldi	r31, 0x04	; 4
    1080:	80 81       	ld	r24, Z
    1082:	88 60       	ori	r24, 0x08	; 8
    1084:	80 83       	st	Z, r24
	switch (dir) {
	case PORT_DIR_IN:
		VPORTE.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTE.DIR |= (1 << pin);
    1086:	83 9a       	sbi	0x10, 3	; 16
static inline void PORTE_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTE.OUT |= (1 << pin);
	} else {
		VPORTE.OUT &= ~(1 << pin);
    1088:	8b 98       	cbi	0x11, 3	; 17
		break;
	case PORT_DIR_OUT:
		VPORTF.DIR |= (1 << pin);
		break;
	case PORT_DIR_OFF:
		*((uint8_t *)&PORTF + 0x10 + pin) |= 1 << PORT_PULLUPEN_bp;
    108a:	e0 eb       	ldi	r30, 0xB0	; 176
    108c:	f4 e0       	ldi	r31, 0x04	; 4
    108e:	80 81       	ld	r24, Z
    1090:	88 60       	ori	r24, 0x08	; 8
    1092:	80 83       	st	Z, r24
    1094:	e1 eb       	ldi	r30, 0xB1	; 177
    1096:	f4 e0       	ldi	r31, 0x04	; 4
    1098:	80 81       	ld	r24, Z
    109a:	88 60       	ori	r24, 0x08	; 8
    109c:	80 83       	st	Z, r24
	switch (dir) {
	case PORT_DIR_IN:
		VPORTF.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTF.DIR |= (1 << pin);
    109e:	a2 9a       	sbi	0x14, 2	; 20
static inline void PORTF_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTF.OUT |= (1 << pin);
	} else {
		VPORTF.OUT &= ~(1 << pin);
    10a0:	aa 98       	cbi	0x15, 2	; 21
 */
static inline void PORTF_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTF.DIR &= ~(1 << pin);
    10a2:	a3 98       	cbi	0x14, 3	; 20
    10a4:	a4 98       	cbi	0x14, 4	; 20
		break;
	case PORT_DIR_OUT:
		VPORTF.DIR |= (1 << pin);
    10a6:	a5 9a       	sbi	0x14, 5	; 20
static inline void PORTF_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTF.OUT |= (1 << pin);
	} else {
		VPORTF.OUT &= ~(1 << pin);
    10a8:	ad 98       	cbi	0x15, 5	; 21
		break;
	case PORT_DIR_OUT:
		VPORTF.DIR |= (1 << pin);
		break;
	case PORT_DIR_OFF:
		*((uint8_t *)&PORTF + 0x10 + pin) |= 1 << PORT_PULLUPEN_bp;
    10aa:	e6 eb       	ldi	r30, 0xB6	; 182
    10ac:	f4 e0       	ldi	r31, 0x04	; 4
    10ae:	80 81       	ld	r24, Z
    10b0:	88 60       	ori	r24, 0x08	; 8
    10b2:	80 83       	st	Z, r24
	PORTF_set_pin_dir(6, PORT_DIR_OFF); /* Unused */
	
	/* PORT Pin Interrupts */
	// 	PORTA.PIN2CTRL = 0x0A; /* Enable RTC SQW 1-sec interrupts */
	// 	PORTD.PIN1CTRL = 0x09; /* Enable antenna change interrupts */
}
    10b4:	08 95       	ret

000010b6 <BOD_init>:
int8_t BOD_init()
{

	// ccp_write_io((void*)&(BOD.CTRLA),BOD_SLEEP_DIS_gc /* Disabled */);

	BOD.INTCTRL = 0 << BOD_VLMIE_bp        /* voltage level monitor interrrupt enable: disabled */
    10b6:	10 92 89 00 	sts	0x0089, r1	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
	              | BOD_VLMCFG_FALLING_gc; /* Interrupt when supply goes below VLM level */

	// BOD.VLMCTRLA = BOD_VLMLVL_5ABOVE_gc; /* VLM threshold 5% above BOD level */

	return 0;
}
    10ba:	80 e0       	ldi	r24, 0x00	; 0
    10bc:	08 95       	ret

000010be <_ZN18CircularStringBuffC1Ej>:
**********************************************************************************************/
#include "CircularStringBuff.h"
#include <stdlib.h>
#include <ctype.h>

CircularStringBuff::CircularStringBuff(size_t size)
    10be:	0f 93       	push	r16
    10c0:	1f 93       	push	r17
    10c2:	cf 93       	push	r28
    10c4:	df 93       	push	r29
    10c6:	ec 01       	movw	r28, r24
    10c8:	8b 01       	movw	r16, r22
{
  buf_ = (char*)malloc(size);
    10ca:	cb 01       	movw	r24, r22
    10cc:	0e 94 ef 17 	call	0x2fde	; 0x2fde <malloc>
    10d0:	8d 83       	std	Y+5, r24	; 0x05
    10d2:	9e 83       	std	Y+6, r25	; 0x06
  max_size_ = size;
    10d4:	0f 83       	std	Y+7, r16	; 0x07
    10d6:	18 87       	std	Y+8, r17	; 0x08
  head_ = 0;
    10d8:	18 82       	st	Y, r1
    10da:	19 82       	std	Y+1, r1	; 0x01
  tail_ = 0;
    10dc:	1a 82       	std	Y+2, r1	; 0x02
    10de:	1b 82       	std	Y+3, r1	; 0x03
  full_ = false;
    10e0:	1c 82       	std	Y+4, r1	; 0x04
  busy_ = false;
    10e2:	19 86       	std	Y+9, r1	; 0x09
}
    10e4:	df 91       	pop	r29
    10e6:	cf 91       	pop	r28
    10e8:	1f 91       	pop	r17
    10ea:	0f 91       	pop	r16
    10ec:	08 95       	ret

000010ee <_ZN18CircularStringBuffD1Ev>:

CircularStringBuff::~CircularStringBuff() {
	free(buf_);
    10ee:	fc 01       	movw	r30, r24
    10f0:	85 81       	ldd	r24, Z+5	; 0x05
    10f2:	96 81       	ldd	r25, Z+6	; 0x06
    10f4:	0e 94 8b 18 	call	0x3116	; 0x3116 <free>
}
    10f8:	08 95       	ret

000010fa <_ZN18CircularStringBuff5resetEv>:


void CircularStringBuff::reset()
{
    10fa:	fc 01       	movw	r30, r24
  head_ = tail_;
    10fc:	82 81       	ldd	r24, Z+2	; 0x02
    10fe:	93 81       	ldd	r25, Z+3	; 0x03
    1100:	80 83       	st	Z, r24
    1102:	91 83       	std	Z+1, r25	; 0x01
  full_ = false;
    1104:	14 82       	std	Z+4, r1	; 0x04
  busy_ = false;
    1106:	11 86       	std	Z+9, r1	; 0x09
}
    1108:	08 95       	ret

0000110a <CLKCTRL_init>:
 *       on calling convention. The memory model is not visible to the
 *       preprocessor, so it must be defined in the Assembler preprocessor directives.
 */
static inline void ccp_write_io(void *addr, uint8_t value)
{
	protected_write_io(addr, CCP_IOREG_gc, value);
    110a:	45 e8       	ldi	r20, 0x85	; 133
    110c:	68 ed       	ldi	r22, 0xD8	; 216
    110e:	8c e7       	ldi	r24, 0x7C	; 124
    1110:	90 e0       	ldi	r25, 0x00	; 0
    1112:	0e 94 f0 0d 	call	0x1be0	; 0x1be0 <protected_write_io>
    1116:	45 e2       	ldi	r20, 0x25	; 37
    1118:	68 ed       	ldi	r22, 0xD8	; 216
    111a:	88 e6       	ldi	r24, 0x68	; 104
    111c:	90 e0       	ldi	r25, 0x00	; 0
    111e:	0e 94 f0 0d 	call	0x1be0	; 0x1be0 <protected_write_io>
	//		 | 0 << CLKCTRL_CLKOUT_bp /* System clock out: disabled */);

	// ccp_write_io((void*)&(CLKCTRL.MCLKLOCK),0 << CLKCTRL_LOCKEN_bp /* lock enable: disabled */);

	return 0;
}
    1122:	80 e0       	ldi	r24, 0x00	; 0
    1124:	08 95       	ret

00001126 <CPUINT_init>:

	// CPUINT.LVL0PRI = 0x0 << CPUINT_LVL0PRI_gp; /* Interrupt Level Priority: 0x0 */

	// CPUINT.LVL1VEC = 0x0 << CPUINT_LVL1VEC_gp; /* Interrupt Vector with High Priority: 0x0 */

	ENABLE_INTERRUPTS();
    1126:	78 94       	sei

	return 0;
}
    1128:	80 e0       	ldi	r24, 0x00	; 0
    112a:	08 95       	ret

0000112c <_Z9DAC0_initv>:

static void VREF_init(void)
{
//	VREF.DAC0REF = VREF_REFSEL_VDD_gc; /* Select the 2.048V Internal Voltage Reference for DAC */
//	VREF.DAC0REF = VREF_REFSEL_2V048_gc; /* Select the 2.048V Internal Voltage Reference for DAC */
	VREF.DAC0REF = VREF_REFSEL_2V500_gc; /* Select the 2.500V Internal Voltage Reference for DAC */
    112c:	83 e0       	ldi	r24, 0x03	; 3
    112e:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7e00a2>
void DAC0_init(void)
{
	VREF_init();
	
    /* Disable digital input buffer */
    PORTD.PIN6CTRL &= ~PORT_ISC_gm;
    1132:	e0 e6       	ldi	r30, 0x60	; 96
    1134:	f4 e0       	ldi	r31, 0x04	; 4
    1136:	86 89       	ldd	r24, Z+22	; 0x16
    1138:	88 7f       	andi	r24, 0xF8	; 248
    113a:	86 8b       	std	Z+22, r24	; 0x16
    PORTD.PIN6CTRL |= PORT_ISC_INPUT_DISABLE_gc;
    113c:	86 89       	ldd	r24, Z+22	; 0x16
    113e:	84 60       	ori	r24, 0x04	; 4
    1140:	86 8b       	std	Z+22, r24	; 0x16
    /* Disable pull-up resistor */
    PORTD.PIN6CTRL &= ~PORT_PULLUPEN_bm;   
    1142:	86 89       	ldd	r24, Z+22	; 0x16
    1144:	87 7f       	andi	r24, 0xF7	; 247
    1146:	86 8b       	std	Z+22, r24	; 0x16
    DAC0.CTRLA = DAC_ENABLE_bm          /* Enable DAC */
    1148:	81 ec       	ldi	r24, 0xC1	; 193
    114a:	80 93 a0 06 	sts	0x06A0, r24	; 0x8006a0 <__TEXT_REGION_LENGTH__+0x7e06a0>
// 	PORTD.PIN6CTRL &= ~PORT_PULLUPEN_bm;
// 	DAC0.CTRLA = DAC_ENABLE_bm          /* Enable DAC */
// 	| DAC_OUTEN_bm;           /* Enable output buffer */
// 	
// 	DAC0_setVal(DAC_DEFAULT_VALUE);
}
    114e:	08 95       	ret

00001150 <mcu_init>:
#ifdef __cplusplus
extern "C" {
#endif

void mcu_init(void)
{
    1150:	e0 e1       	ldi	r30, 0x10	; 16
    1152:	f4 e0       	ldi	r31, 0x04	; 4
	*/

	/* Set all pins to low power mode */

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTA + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
    1154:	80 81       	ld	r24, Z
    1156:	88 60       	ori	r24, 0x08	; 8
    1158:	81 93       	st	Z+, r24
	 Configure the individual pin configurations and interrupt control for pin Pxn in PORTx.PINnCTRL
	*/

	/* Set all pins to low power mode */

	for (uint8_t i = 0; i < 8; i++) {
    115a:	e8 31       	cpi	r30, 0x18	; 24
    115c:	84 e0       	ldi	r24, 0x04	; 4
    115e:	f8 07       	cpc	r31, r24
    1160:	c9 f7       	brne	.-14     	; 0x1154 <mcu_init+0x4>
    1162:	e0 e3       	ldi	r30, 0x30	; 48
    1164:	f4 e0       	ldi	r31, 0x04	; 4
		*((uint8_t *)&PORTA + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTB + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
    1166:	80 81       	ld	r24, Z
    1168:	88 60       	ori	r24, 0x08	; 8
    116a:	81 93       	st	Z+, r24

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTA + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
    116c:	e8 33       	cpi	r30, 0x38	; 56
    116e:	84 e0       	ldi	r24, 0x04	; 4
    1170:	f8 07       	cpc	r31, r24
    1172:	c9 f7       	brne	.-14     	; 0x1166 <mcu_init+0x16>
// 	}

// 	for (uint8_t i = 0; i < 8; i++) {
// 		*((uint8_t *)&PORTF + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
// 	}
}
    1174:	08 95       	ret

00001176 <system_init>:
/**
 * \brief System initialization
 */
void system_init()
{
	mcu_init();
    1176:	0e 94 a8 08 	call	0x1150	; 0x1150 <mcu_init>

	CLKCTRL_init(); /* Set CPU clock speed appropriately */
    117a:	0e 94 85 08 	call	0x110a	; 0x110a <CLKCTRL_init>
	TIMERA_init();  /* Set PWM timer */
    117e:	0e 94 1f 15 	call	0x2a3e	; 0x2a3e <TIMERA_init>
	TIMERB_init(); /* Timers must be initialized before utility_delay functions will work */
    1182:	0e 94 37 15 	call	0x2a6e	; 0x2a6e <TIMERB_init>
	BINIO_init();
    1186:	0e 94 97 07 	call	0xf2e	; 0xf2e <_Z10BINIO_initv>
	CPUINT_init(); /* Interrupts must also be enabled before timer interrupts will function */
    118a:	0e 94 93 08 	call	0x1126	; 0x1126 <CPUINT_init>

	SLPCTRL_init();
    118e:	0e 94 13 15 	call	0x2a26	; 0x2a26 <SLPCTRL_init>
	
	DAC0_init();
    1192:	0e 94 96 08 	call	0x112c	; 0x112c <_Z9DAC0_initv>

	BOD_init();
    1196:	0e 94 5b 08 	call	0x10b6	; 0x10b6 <BOD_init>
}
    119a:	08 95       	ret

0000119c <system_sleep_settings>:

void system_sleep_settings()
{
	mcu_init();
    119c:	0e 94 a8 08 	call	0x1150	; 0x1150 <mcu_init>

//	CLKCTRL_init(); /* Set CPU clock speed appropriately */
	TIMERB_sleep(); /* Timers must be initialized before utility_delay functions will work */
    11a0:	0e 94 55 16 	call	0x2caa	; 0x2caa <TIMERB_sleep>
//	CPUINT_init(); /* Interrupts must also be enabled before timer interrupts will function */
	BINIO_sleep();
    11a4:	0e 94 02 08 	call	0x1004	; 0x1004 <_Z11BINIO_sleepv>
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTC.DIR |= (1 << pin);
    11a8:	45 9a       	sbi	0x08, 5	; 8
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTC.OUT |= (1 << pin);
	} else {
		VPORTC.OUT &= ~(1 << pin);
    11aa:	4d 98       	cbi	0x09, 5	; 9
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTC.DIR |= (1 << pin);
    11ac:	44 9a       	sbi	0x08, 4	; 8
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTC.OUT |= (1 << pin);
	} else {
		VPORTC.OUT &= ~(1 << pin);
    11ae:	4c 98       	cbi	0x09, 4	; 9
	LED_set_RED_dir(PORT_DIR_OUT);
	LED_set_RED_level(OFF);
	LED_set_GREEN_dir(PORT_DIR_OUT);
	LED_set_GREEN_level(OFF);

}
    11b0:	08 95       	ret

000011b2 <_ZN13EepromManagerC1Ev>:
extern char g_tempStr[];

/* default constructor */
EepromManager::EepromManager()
{
}   /*EepromManager */
    11b2:	08 95       	ret

000011b4 <_ZN13EepromManagerD1Ev>:

/* default destructor */
EepromManager::~EepromManager()
{
}   /*~EepromManager */
    11b4:	08 95       	ret

000011b6 <_ZN8GoertzelC1Eff>:
		highValueCount++;
	}

	Q2 = Q1;
	Q1 = Q0;
}
    11b6:	cf 92       	push	r12
    11b8:	df 92       	push	r13
    11ba:	ef 92       	push	r14
    11bc:	ff 92       	push	r15
    11be:	0f 93       	push	r16
    11c0:	1f 93       	push	r17
    11c2:	6a 01       	movw	r12, r20
    11c4:	7b 01       	movw	r14, r22
    11c6:	00 93 f2 40 	sts	0x40F2, r16	; 0x8040f2 <_SAMPLING_FREQUENCY>
    11ca:	10 93 f3 40 	sts	0x40F3, r17	; 0x8040f3 <_SAMPLING_FREQUENCY+0x1>
    11ce:	20 93 f4 40 	sts	0x40F4, r18	; 0x8040f4 <_SAMPLING_FREQUENCY+0x2>
    11d2:	30 93 f5 40 	sts	0x40F5, r19	; 0x8040f5 <_SAMPLING_FREQUENCY+0x3>
    11d6:	20 e0       	ldi	r18, 0x00	; 0
    11d8:	30 e0       	ldi	r19, 0x00	; 0
    11da:	41 e5       	ldi	r20, 0x51	; 81
    11dc:	53 e4       	ldi	r21, 0x43	; 67
    11de:	cb 01       	movw	r24, r22
    11e0:	b6 01       	movw	r22, r12
    11e2:	0e 94 95 17 	call	0x2f2a	; 0x2f2a <__gesf2>
    11e6:	18 16       	cp	r1, r24
    11e8:	9c f0       	brlt	.+38     	; 0x1210 <_ZN8GoertzelC1Eff+0x5a>
    11ea:	20 e0       	ldi	r18, 0x00	; 0
    11ec:	30 e0       	ldi	r19, 0x00	; 0
    11ee:	48 ec       	ldi	r20, 0xC8	; 200
    11f0:	52 e4       	ldi	r21, 0x42	; 66
    11f2:	c7 01       	movw	r24, r14
    11f4:	b6 01       	movw	r22, r12
    11f6:	0e 94 0d 17 	call	0x2e1a	; 0x2e1a <__cmpsf2>
    11fa:	88 23       	and	r24, r24
    11fc:	8c f4       	brge	.+34     	; 0x1220 <_ZN8GoertzelC1Eff+0x6a>
    11fe:	0f 2e       	mov	r0, r31
    1200:	c1 2c       	mov	r12, r1
    1202:	d1 2c       	mov	r13, r1
    1204:	f8 ec       	ldi	r31, 0xC8	; 200
    1206:	ef 2e       	mov	r14, r31
    1208:	f2 e4       	ldi	r31, 0x42	; 66
    120a:	ff 2e       	mov	r15, r31
    120c:	f0 2d       	mov	r31, r0
    120e:	08 c0       	rjmp	.+16     	; 0x1220 <_ZN8GoertzelC1Eff+0x6a>
    1210:	0f 2e       	mov	r0, r31
    1212:	c1 2c       	mov	r12, r1
    1214:	d1 2c       	mov	r13, r1
    1216:	f1 e5       	ldi	r31, 0x51	; 81
    1218:	ef 2e       	mov	r14, r31
    121a:	f3 e4       	ldi	r31, 0x43	; 67
    121c:	ff 2e       	mov	r15, r31
    121e:	f0 2d       	mov	r31, r0
    1220:	c7 01       	movw	r24, r14
    1222:	b6 01       	movw	r22, r12
    1224:	0e 94 12 17 	call	0x2e24	; 0x2e24 <__fixsfsi>
    1228:	60 93 f0 40 	sts	0x40F0, r22	; 0x8040f0 <_N>
    122c:	70 93 f1 40 	sts	0x40F1, r23	; 0x8040f1 <_N+0x1>
    1230:	80 91 f0 40 	lds	r24, 0x40F0	; 0x8040f0 <_N>
    1234:	90 91 f1 40 	lds	r25, 0x40F1	; 0x8040f1 <_N+0x1>
    1238:	88 0f       	add	r24, r24
    123a:	99 1f       	adc	r25, r25
    123c:	0e 94 ef 17 	call	0x2fde	; 0x2fde <malloc>
    1240:	80 93 eb 40 	sts	0x40EB, r24	; 0x8040eb <testData>
    1244:	90 93 ec 40 	sts	0x40EC, r25	; 0x8040ec <testData+0x1>
    1248:	1f 91       	pop	r17
    124a:	0f 91       	pop	r16
    124c:	ff 90       	pop	r15
    124e:	ef 90       	pop	r14
    1250:	df 90       	pop	r13
    1252:	cf 90       	pop	r12
    1254:	08 95       	ret

00001256 <_ZN8GoertzelD1Ev>:
    1256:	80 91 eb 40 	lds	r24, 0x40EB	; 0x8040eb <testData>
    125a:	90 91 ec 40 	lds	r25, 0x40EC	; 0x8040ec <testData+0x1>
    125e:	0e 94 8b 18 	call	0x3116	; 0x3116 <free>
    1262:	08 95       	ret

00001264 <_ZN8Goertzel9DataPointEi>:

bool Goertzel::DataPoint(int data)
{
	if(_samplesReady)
    1264:	80 91 ed 40 	lds	r24, 0x40ED	; 0x8040ed <_samplesReady>
    1268:	81 11       	cpse	r24, r1
    126a:	2c c0       	rjmp	.+88     	; 0x12c4 <_ZN8Goertzel9DataPointEi+0x60>
	{
		return(_samplesReady);
	}

	testData[_index] = data;
    126c:	80 91 ee 40 	lds	r24, 0x40EE	; 0x8040ee <_index>
    1270:	90 91 ef 40 	lds	r25, 0x40EF	; 0x8040ef <_index+0x1>
    1274:	88 0f       	add	r24, r24
    1276:	99 1f       	adc	r25, r25
    1278:	e0 91 eb 40 	lds	r30, 0x40EB	; 0x8040eb <testData>
    127c:	f0 91 ec 40 	lds	r31, 0x40EC	; 0x8040ec <testData+0x1>
    1280:	e8 0f       	add	r30, r24
    1282:	f9 1f       	adc	r31, r25
    1284:	60 83       	st	Z, r22
    1286:	71 83       	std	Z+1, r23	; 0x01
	_index++;
    1288:	80 91 ee 40 	lds	r24, 0x40EE	; 0x8040ee <_index>
    128c:	90 91 ef 40 	lds	r25, 0x40EF	; 0x8040ef <_index+0x1>
    1290:	01 96       	adiw	r24, 0x01	; 1
    1292:	80 93 ee 40 	sts	0x40EE, r24	; 0x8040ee <_index>
    1296:	90 93 ef 40 	sts	0x40EF, r25	; 0x8040ef <_index+0x1>
	if(_index >= _N)
    129a:	20 91 ee 40 	lds	r18, 0x40EE	; 0x8040ee <_index>
    129e:	30 91 ef 40 	lds	r19, 0x40EF	; 0x8040ef <_index+0x1>
    12a2:	80 91 f0 40 	lds	r24, 0x40F0	; 0x8040f0 <_N>
    12a6:	90 91 f1 40 	lds	r25, 0x40F1	; 0x8040f1 <_N+0x1>
    12aa:	28 17       	cp	r18, r24
    12ac:	39 07       	cpc	r19, r25
    12ae:	3c f0       	brlt	.+14     	; 0x12be <_ZN8Goertzel9DataPointEi+0x5a>
	{
		_index = 0;
    12b0:	10 92 ee 40 	sts	0x40EE, r1	; 0x8040ee <_index>
    12b4:	10 92 ef 40 	sts	0x40EF, r1	; 0x8040ef <_index+0x1>
		_samplesReady = true;
    12b8:	81 e0       	ldi	r24, 0x01	; 1
    12ba:	80 93 ed 40 	sts	0x40ED, r24	; 0x8040ed <_samplesReady>
	}

	return(_samplesReady);
    12be:	80 91 ed 40 	lds	r24, 0x40ED	; 0x8040ed <_samplesReady>
}
    12c2:	08 95       	ret

bool Goertzel::DataPoint(int data)
{
	if(_samplesReady)
	{
		return(_samplesReady);
    12c4:	80 91 ed 40 	lds	r24, 0x40ED	; 0x8040ed <_samplesReady>
    12c8:	08 95       	ret

000012ca <_ZL11i2c_0_WaitWv>:
void I2C_0_Shutdown(void)
{
	/* Set bus state idle */
	TWI0.MSTATUS = TWI_BUSSTATE_IDLE_gc;
	TWI0.MCTRLA = 0;
}
    12ca:	82 e3       	ldi	r24, 0x32	; 50
    12cc:	90 e0       	ldi	r25, 0x00	; 0
    12ce:	80 93 14 40 	sts	0x4014, r24	; 0x804014 <g_i2c0_timeout_ticks>
    12d2:	90 93 15 40 	sts	0x4015, r25	; 0x804015 <g_i2c0_timeout_ticks+0x1>
    12d6:	e0 e0       	ldi	r30, 0x00	; 0
    12d8:	f9 e0       	ldi	r31, 0x09	; 9
    12da:	85 81       	ldd	r24, Z+5	; 0x05
    12dc:	80 7c       	andi	r24, 0xC0	; 192
    12de:	59 f4       	brne	.+22     	; 0x12f6 <_ZL11i2c_0_WaitWv+0x2c>
    12e0:	85 81       	ldd	r24, Z+5	; 0x05
    12e2:	8c 70       	andi	r24, 0x0C	; 12
    12e4:	81 f4       	brne	.+32     	; 0x1306 <_ZL11i2c_0_WaitWv+0x3c>
    12e6:	80 91 14 40 	lds	r24, 0x4014	; 0x804014 <g_i2c0_timeout_ticks>
    12ea:	90 91 15 40 	lds	r25, 0x4015	; 0x804015 <g_i2c0_timeout_ticks+0x1>
    12ee:	89 2b       	or	r24, r25
    12f0:	a1 f7       	brne	.-24     	; 0x12da <_ZL11i2c_0_WaitWv+0x10>
    12f2:	80 e0       	ldi	r24, 0x00	; 0
    12f4:	09 c0       	rjmp	.+18     	; 0x1308 <_ZL11i2c_0_WaitWv+0x3e>
    12f6:	80 91 05 09 	lds	r24, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7e0905>
    12fa:	84 ff       	sbrs	r24, 4
    12fc:	02 c0       	rjmp	.+4      	; 0x1302 <_ZL11i2c_0_WaitWv+0x38>
    12fe:	82 e0       	ldi	r24, 0x02	; 2
    1300:	03 c0       	rjmp	.+6      	; 0x1308 <_ZL11i2c_0_WaitWv+0x3e>
    1302:	81 e0       	ldi	r24, 0x01	; 1
    1304:	01 c0       	rjmp	.+2      	; 0x1308 <_ZL11i2c_0_WaitWv+0x3e>
    1306:	84 e0       	ldi	r24, 0x04	; 4
    1308:	20 91 14 40 	lds	r18, 0x4014	; 0x804014 <g_i2c0_timeout_ticks>
    130c:	30 91 15 40 	lds	r19, 0x4015	; 0x804015 <g_i2c0_timeout_ticks+0x1>
    1310:	23 2b       	or	r18, r19
    1312:	09 f0       	breq	.+2      	; 0x1316 <_ZL11i2c_0_WaitWv+0x4c>
    1314:	08 95       	ret
    1316:	84 e0       	ldi	r24, 0x04	; 4
    1318:	fd cf       	rjmp	.-6      	; 0x1314 <_ZL11i2c_0_WaitWv+0x4a>

0000131a <I2C_0_Init>:

void I2C_0_Init(void)
{
	PORTMUX.TWIROUTEA &= 0x0A;
    131a:	e0 ee       	ldi	r30, 0xE0	; 224
    131c:	f5 e0       	ldi	r31, 0x05	; 5
    131e:	85 81       	ldd	r24, Z+5	; 0x05
    1320:	8a 70       	andi	r24, 0x0A	; 10
    1322:	85 83       	std	Z+5, r24	; 0x05
	PORTMUX.TWIROUTEA |= 0x02;
    1324:	85 81       	ldd	r24, Z+5	; 0x05
    1326:	82 60       	ori	r24, 0x02	; 2
    1328:	85 83       	std	Z+5, r24	; 0x05
	
	/* Host Baud Rate Control */
//	TWI0.MBAUD = TWI0_BAUD((I2C_SCL_FREQ), 0.3);
	TWI0.MBAUD = (uint8_t)TWI0_BAUD(I2C_SCL_FREQ, 0);
    132a:	e0 e0       	ldi	r30, 0x00	; 0
    132c:	f9 e0       	ldi	r31, 0x09	; 9
    132e:	83 e7       	ldi	r24, 0x73	; 115
    1330:	86 83       	std	Z+6, r24	; 0x06
	
	/* Enable TWI */
	TWI0.MCTRLA = TWI_ENABLE_bm;
    1332:	81 e0       	ldi	r24, 0x01	; 1
    1334:	83 83       	std	Z+3, r24	; 0x03
	
	/* Initialize the address register */
	TWI0.MADDR = 0x00;
    1336:	17 82       	std	Z+7, r1	; 0x07
	
	/* Initialize the data register */
	TWI0.MDATA = 0x00;
    1338:	10 86       	std	Z+8, r1	; 0x08
	
	/* Set bus state idle */
	TWI0.MSTATUS = TWI_BUSSTATE_IDLE_gc;
    133a:	85 83       	std	Z+5, r24	; 0x05
	/* Select I2C pins PC2/PC3 */
}
    133c:	08 95       	ret

0000133e <I2C_0_SendData>:
	return state;
}

/* Returns how many bytes have been sent, -1 means NACK at address, 0 means client ACKed to client address */
uint8_t I2C_0_SendData(uint8_t slaveAddr, uint8_t regAddr, uint8_t *pData, uint8_t len)
{
    133e:	cf 92       	push	r12
    1340:	df 92       	push	r13
    1342:	ff 92       	push	r15
    1344:	0f 93       	push	r16
    1346:	1f 93       	push	r17
    1348:	cf 93       	push	r28
    134a:	df 93       	push	r29
    134c:	16 2f       	mov	r17, r22
    134e:	ea 01       	movw	r28, r20
    1350:	f2 2e       	mov	r15, r18
	uint8_t retVal = (uint8_t) - 1;
	
	/* Send slave address */
	TWI0.MADDR = slaveAddr;
    1352:	80 93 07 09 	sts	0x0907, r24	; 0x800907 <__TEXT_REGION_LENGTH__+0x7e0907>
	if(i2c_0_WaitW() != I2C_ACKED)
    1356:	0e 94 65 09 	call	0x12ca	; 0x12ca <_ZL11i2c_0_WaitWv>
    135a:	81 30       	cpi	r24, 0x01	; 1
    135c:	51 f0       	breq	.+20     	; 0x1372 <I2C_0_SendData+0x34>
	{
		return retVal;
    135e:	cf ef       	ldi	r28, 0xFF	; 255
			}
		}
	}
	
	return retVal;
}
    1360:	8c 2f       	mov	r24, r28
    1362:	df 91       	pop	r29
    1364:	cf 91       	pop	r28
    1366:	1f 91       	pop	r17
    1368:	0f 91       	pop	r16
    136a:	ff 90       	pop	r15
    136c:	df 90       	pop	r13
    136e:	cf 90       	pop	r12
    1370:	08 95       	ret
	{
		return retVal;
	}
	
	/* Send the register address */
	TWI0.MDATA = regAddr;
    1372:	10 93 08 09 	sts	0x0908, r17	; 0x800908 <__TEXT_REGION_LENGTH__+0x7e0908>
	if(i2c_0_WaitW() != I2C_ACKED)
    1376:	0e 94 65 09 	call	0x12ca	; 0x12ca <_ZL11i2c_0_WaitWv>
    137a:	81 30       	cpi	r24, 0x01	; 1
    137c:	01 f5       	brne	.+64     	; 0x13be <I2C_0_SendData+0x80>
	{
		return retVal;
	}

	retVal = 0;
	if((len != 0) && (pData != null))
    137e:	ff 20       	and	r15, r15
    1380:	01 f1       	breq	.+64     	; 0x13c2 <I2C_0_SendData+0x84>
    1382:	20 97       	sbiw	r28, 0x00	; 0
    1384:	b9 f0       	breq	.+46     	; 0x13b4 <I2C_0_SendData+0x76>
    1386:	8e 01       	movw	r16, r28
	if(i2c_0_WaitW() != I2C_ACKED)
	{
		return retVal;
	}

	retVal = 0;
    1388:	c0 e0       	ldi	r28, 0x00	; 0
	if((len != 0) && (pData != null))
	{
		while(len--)
		{
			TWI0.MDATA = *pData;
    138a:	0f 2e       	mov	r0, r31
    138c:	c1 2c       	mov	r12, r1
    138e:	f9 e0       	ldi	r31, 0x09	; 9
    1390:	df 2e       	mov	r13, r31
    1392:	f0 2d       	mov	r31, r0
	return retVal;
}

void I2C_0_EndSession(void)
{
	TWI0.MCTRLB = TWI_MCMD_STOP_gc;
    1394:	d3 e0       	ldi	r29, 0x03	; 3
	retVal = 0;
	if((len != 0) && (pData != null))
	{
		while(len--)
		{
			TWI0.MDATA = *pData;
    1396:	f8 01       	movw	r30, r16
    1398:	81 91       	ld	r24, Z+
    139a:	8f 01       	movw	r16, r30
    139c:	f6 01       	movw	r30, r12
    139e:	80 87       	std	Z+8, r24	; 0x08
			if(i2c_0_WaitW() == I2C_ACKED)
    13a0:	0e 94 65 09 	call	0x12ca	; 0x12ca <_ZL11i2c_0_WaitWv>
    13a4:	81 30       	cpi	r24, 0x01	; 1
    13a6:	e1 f6       	brne	.-72     	; 0x1360 <I2C_0_SendData+0x22>
			{
				retVal++;
    13a8:	cf 5f       	subi	r28, 0xFF	; 255
				pData++;
				if(!len) I2C_0_EndSession();
    13aa:	fc 16       	cp	r15, r28
    13ac:	29 f0       	breq	.+10     	; 0x13b8 <I2C_0_SendData+0x7a>
	}

	retVal = 0;
	if((len != 0) && (pData != null))
	{
		while(len--)
    13ae:	fc 12       	cpse	r15, r28
    13b0:	f2 cf       	rjmp	.-28     	; 0x1396 <I2C_0_SendData+0x58>
    13b2:	d6 cf       	rjmp	.-84     	; 0x1360 <I2C_0_SendData+0x22>
	if(i2c_0_WaitW() != I2C_ACKED)
	{
		return retVal;
	}

	retVal = 0;
    13b4:	c0 e0       	ldi	r28, 0x00	; 0
    13b6:	d4 cf       	rjmp	.-88     	; 0x1360 <I2C_0_SendData+0x22>
	return retVal;
}

void I2C_0_EndSession(void)
{
	TWI0.MCTRLB = TWI_MCMD_STOP_gc;
    13b8:	f6 01       	movw	r30, r12
    13ba:	d4 83       	std	Z+4, r29	; 0x04
    13bc:	f8 cf       	rjmp	.-16     	; 0x13ae <I2C_0_SendData+0x70>
	
	/* Send the register address */
	TWI0.MDATA = regAddr;
	if(i2c_0_WaitW() != I2C_ACKED)
	{
		return retVal;
    13be:	cf ef       	ldi	r28, 0xFF	; 255
    13c0:	cf cf       	rjmp	.-98     	; 0x1360 <I2C_0_SendData+0x22>
	}

	retVal = 0;
    13c2:	cf 2d       	mov	r28, r15
    13c4:	cd cf       	rjmp	.-102    	; 0x1360 <I2C_0_SendData+0x22>

000013c6 <I2C_0_GetData>:
	return retVal;
}

/* Returns how many bytes have been received, -1 means NACK at address */
uint8_t I2C_0_GetData(uint8_t slaveAddr, uint8_t regAddr, uint8_t *pData, uint8_t len)
{
    13c6:	ef 92       	push	r14
    13c8:	ff 92       	push	r15
    13ca:	1f 93       	push	r17
    13cc:	cf 93       	push	r28
    13ce:	df 93       	push	r29
    13d0:	c8 2f       	mov	r28, r24
    13d2:	d6 2f       	mov	r29, r22
    13d4:	7a 01       	movw	r14, r20
    13d6:	12 2f       	mov	r17, r18
	uint8_t retVal = (uint8_t) -1;
	
	/* Send the client address for write */
	TWI0.MADDR = slaveAddr;
    13d8:	80 93 07 09 	sts	0x0907, r24	; 0x800907 <__TEXT_REGION_LENGTH__+0x7e0907>
	if(i2c_0_WaitW() != I2C_ACKED)
    13dc:	0e 94 65 09 	call	0x12ca	; 0x12ca <_ZL11i2c_0_WaitWv>
    13e0:	81 30       	cpi	r24, 0x01	; 1
    13e2:	39 f0       	breq	.+14     	; 0x13f2 <I2C_0_GetData+0x2c>
	{
		return retVal;
    13e4:	8f ef       	ldi	r24, 0xFF	; 255
			break;
		}
	}
	
	return retVal;
}
    13e6:	df 91       	pop	r29
    13e8:	cf 91       	pop	r28
    13ea:	1f 91       	pop	r17
    13ec:	ff 90       	pop	r15
    13ee:	ef 90       	pop	r14
    13f0:	08 95       	ret
	{
		return retVal;
	}
	
	/* Send the register address */
	TWI0.MDATA = regAddr;
    13f2:	d0 93 08 09 	sts	0x0908, r29	; 0x800908 <__TEXT_REGION_LENGTH__+0x7e0908>
	if(i2c_0_WaitW() != I2C_ACKED)
    13f6:	0e 94 65 09 	call	0x12ca	; 0x12ca <_ZL11i2c_0_WaitWv>
    13fa:	81 30       	cpi	r24, 0x01	; 1
    13fc:	11 f0       	breq	.+4      	; 0x1402 <I2C_0_GetData+0x3c>
	{
		return retVal;
    13fe:	8f ef       	ldi	r24, 0xFF	; 255
    1400:	f2 cf       	rjmp	.-28     	; 0x13e6 <I2C_0_GetData+0x20>
	}
	
	/* Send the client address for read */
	TWI0.MADDR = slaveAddr | 0x01;
    1402:	c1 60       	ori	r28, 0x01	; 1
    1404:	c0 93 07 09 	sts	0x0907, r28	; 0x800907 <__TEXT_REGION_LENGTH__+0x7e0907>
	if(i2c_0_WaitW() != I2C_ACKED)
    1408:	0e 94 65 09 	call	0x12ca	; 0x12ca <_ZL11i2c_0_WaitWv>
    140c:	81 30       	cpi	r24, 0x01	; 1
    140e:	01 f5       	brne	.+64     	; 0x1450 <I2C_0_GetData+0x8a>
	{
		return retVal;
	}
	
	retVal = 0;
    1410:	81 2f       	mov	r24, r17
	if((len != 0) && (pData !=null ))
    1412:	11 23       	and	r17, r17
    1414:	41 f3       	breq	.-48     	; 0x13e6 <I2C_0_GetData+0x20>
	if(i2c_0_WaitW() != I2C_ACKED)
	{
		return retVal;
	}
	
	retVal = 0;
    1416:	80 e0       	ldi	r24, 0x00	; 0
	if((len != 0) && (pData !=null ))
    1418:	e1 14       	cp	r14, r1
    141a:	f1 04       	cpc	r15, r1
    141c:	21 f3       	breq	.-56     	; 0x13e6 <I2C_0_GetData+0x20>
	{
		while(len--)
    141e:	6f ef       	ldi	r22, 0xFF	; 255
    1420:	61 0f       	add	r22, r17
	if(i2c_0_WaitW() != I2C_ACKED)
	{
		return retVal;
	}
	
	retVal = 0;
    1422:	80 e0       	ldi	r24, 0x00	; 0

static uint8_t i2c_0_WaitR(void)
{
	uint8_t state = I2C_INIT;
	
	g_i2c0_timeout_ticks = 50;
    1424:	42 e3       	ldi	r20, 0x32	; 50
    1426:	50 e0       	ldi	r21, 0x00	; 0
	
	do
	{
		if(TWI0.MSTATUS & (TWI_WIF_bm | TWI_RIF_bm))
    1428:	e0 e0       	ldi	r30, 0x00	; 0
    142a:	f9 e0       	ldi	r31, 0x09	; 9
		while(len--)
		{
			if(i2c_0_WaitR() == I2C_READY)
			{
				*pData = TWI0.MDATA;
				TWI0.MCTRLB = (len == 0)? TWI_ACKACT_bm | TWI_MCMD_STOP_gc : TWI_MCMD_RECVTRANS_gc;
    142c:	72 e0       	ldi	r23, 0x02	; 2

static uint8_t i2c_0_WaitR(void)
{
	uint8_t state = I2C_INIT;
	
	g_i2c0_timeout_ticks = 50;
    142e:	40 93 14 40 	sts	0x4014, r20	; 0x804014 <g_i2c0_timeout_ticks>
    1432:	50 93 15 40 	sts	0x4015, r21	; 0x804015 <g_i2c0_timeout_ticks+0x1>
	
	do
	{
		if(TWI0.MSTATUS & (TWI_WIF_bm | TWI_RIF_bm))
    1436:	95 81       	ldd	r25, Z+5	; 0x05
    1438:	90 7c       	andi	r25, 0xC0	; 192
    143a:	61 f4       	brne	.+24     	; 0x1454 <I2C_0_GetData+0x8e>
		{
			state = I2C_READY;
		}
		else if(TWI0.MSTATUS & (TWI_BUSERR_bm | TWI_ARBLOST_bm))
    143c:	95 81       	ldd	r25, Z+5	; 0x05
    143e:	9c 70       	andi	r25, 0x0C	; 12
    1440:	91 f6       	brne	.-92     	; 0x13e6 <I2C_0_GetData+0x20>
		{
			/* get here only in case of bus error or arbitration lost - M4 state */
			state = I2C_ERROR;
		}
	} while(!state && g_i2c0_timeout_ticks);
    1442:	20 91 14 40 	lds	r18, 0x4014	; 0x804014 <g_i2c0_timeout_ticks>
    1446:	30 91 15 40 	lds	r19, 0x4015	; 0x804015 <g_i2c0_timeout_ticks+0x1>
    144a:	23 2b       	or	r18, r19
    144c:	a1 f7       	brne	.-24     	; 0x1436 <I2C_0_GetData+0x70>
    144e:	cb cf       	rjmp	.-106    	; 0x13e6 <I2C_0_GetData+0x20>
	
	/* Send the client address for read */
	TWI0.MADDR = slaveAddr | 0x01;
	if(i2c_0_WaitW() != I2C_ACKED)
	{
		return retVal;
    1450:	8f ef       	ldi	r24, 0xFF	; 255
    1452:	c9 cf       	rjmp	.-110    	; 0x13e6 <I2C_0_GetData+0x20>
	{
		while(len--)
		{
			if(i2c_0_WaitR() == I2C_READY)
			{
				*pData = TWI0.MDATA;
    1454:	90 85       	ldd	r25, Z+8	; 0x08
    1456:	d7 01       	movw	r26, r14
    1458:	9d 93       	st	X+, r25
    145a:	7d 01       	movw	r14, r26
				TWI0.MCTRLB = (len == 0)? TWI_ACKACT_bm | TWI_MCMD_STOP_gc : TWI_MCMD_RECVTRANS_gc;
    145c:	68 13       	cpse	r22, r24
    145e:	05 c0       	rjmp	.+10     	; 0x146a <I2C_0_GetData+0xa4>
    1460:	87 e0       	ldi	r24, 0x07	; 7
    1462:	80 93 04 09 	sts	0x0904, r24	; 0x800904 <__TEXT_REGION_LENGTH__+0x7e0904>
				retVal++;
    1466:	81 2f       	mov	r24, r17
    1468:	be cf       	rjmp	.-132    	; 0x13e6 <I2C_0_GetData+0x20>
		while(len--)
		{
			if(i2c_0_WaitR() == I2C_READY)
			{
				*pData = TWI0.MDATA;
				TWI0.MCTRLB = (len == 0)? TWI_ACKACT_bm | TWI_MCMD_STOP_gc : TWI_MCMD_RECVTRANS_gc;
    146a:	74 83       	std	Z+4, r23	; 0x04
				retVal++;
    146c:	8f 5f       	subi	r24, 0xFF	; 255
    146e:	df cf       	rjmp	.-66     	; 0x142e <I2C_0_GetData+0x68>

00001470 <_ZN4ledsC1Ev>:
	while(!g_text_buff.full() && i<lenstr && i<TEXT_BUFF_SIZE)
	{
		g_text_buff.put(str[i++]);
	}
	
	timer_red_blink_inhibit = true; /* Prevent timer from controlling LED */
    1470:	08 95       	ret

00001472 <_ZN4ledsD1Ev>:
    1472:	08 95       	ret

00001474 <__vector_41>:
    1474:	1f 92       	push	r1
    1476:	0f 92       	push	r0
    1478:	0f b6       	in	r0, 0x3f	; 63
    147a:	0f 92       	push	r0
    147c:	11 24       	eor	r1, r1
    147e:	2f 93       	push	r18
    1480:	8f 93       	push	r24
    1482:	9f 93       	push	r25
    1484:	af 93       	push	r26
    1486:	bf 93       	push	r27
    1488:	80 91 36 0b 	lds	r24, 0x0B36	; 0x800b36 <__TEXT_REGION_LENGTH__+0x7e0b36>
    148c:	80 ff       	sbrs	r24, 0
    148e:	8c c0       	rjmp	.+280    	; 0x15a8 <__vector_41+0x134>
    1490:	80 91 16 40 	lds	r24, 0x4016	; 0x804016 <_ZL17led_timeout_count>
    1494:	90 91 17 40 	lds	r25, 0x4017	; 0x804017 <_ZL17led_timeout_count+0x1>
    1498:	a0 91 18 40 	lds	r26, 0x4018	; 0x804018 <_ZL17led_timeout_count+0x2>
    149c:	b0 91 19 40 	lds	r27, 0x4019	; 0x804019 <_ZL17led_timeout_count+0x3>
    14a0:	89 2b       	or	r24, r25
    14a2:	8a 2b       	or	r24, r26
    14a4:	8b 2b       	or	r24, r27
    14a6:	09 f1       	breq	.+66     	; 0x14ea <__vector_41+0x76>
    14a8:	80 91 16 40 	lds	r24, 0x4016	; 0x804016 <_ZL17led_timeout_count>
    14ac:	90 91 17 40 	lds	r25, 0x4017	; 0x804017 <_ZL17led_timeout_count+0x1>
    14b0:	a0 91 18 40 	lds	r26, 0x4018	; 0x804018 <_ZL17led_timeout_count+0x2>
    14b4:	b0 91 19 40 	lds	r27, 0x4019	; 0x804019 <_ZL17led_timeout_count+0x3>
    14b8:	01 97       	sbiw	r24, 0x01	; 1
    14ba:	a1 09       	sbc	r26, r1
    14bc:	b1 09       	sbc	r27, r1
    14be:	80 93 16 40 	sts	0x4016, r24	; 0x804016 <_ZL17led_timeout_count>
    14c2:	90 93 17 40 	sts	0x4017, r25	; 0x804017 <_ZL17led_timeout_count+0x1>
    14c6:	a0 93 18 40 	sts	0x4018, r26	; 0x804018 <_ZL17led_timeout_count+0x2>
    14ca:	b0 93 19 40 	sts	0x4019, r27	; 0x804019 <_ZL17led_timeout_count+0x3>
    14ce:	80 91 16 40 	lds	r24, 0x4016	; 0x804016 <_ZL17led_timeout_count>
    14d2:	90 91 17 40 	lds	r25, 0x4017	; 0x804017 <_ZL17led_timeout_count+0x1>
    14d6:	a0 91 18 40 	lds	r26, 0x4018	; 0x804018 <_ZL17led_timeout_count+0x2>
    14da:	b0 91 19 40 	lds	r27, 0x4019	; 0x804019 <_ZL17led_timeout_count+0x3>
    14de:	89 2b       	or	r24, r25
    14e0:	8a 2b       	or	r24, r26
    14e2:	8b 2b       	or	r24, r27
    14e4:	11 f4       	brne	.+4      	; 0x14ea <__vector_41+0x76>
    14e6:	4d 98       	cbi	0x09, 5	; 9
    14e8:	4c 98       	cbi	0x09, 4	; 9
    14ea:	80 91 16 40 	lds	r24, 0x4016	; 0x804016 <_ZL17led_timeout_count>
    14ee:	90 91 17 40 	lds	r25, 0x4017	; 0x804017 <_ZL17led_timeout_count+0x1>
    14f2:	a0 91 18 40 	lds	r26, 0x4018	; 0x804018 <_ZL17led_timeout_count+0x2>
    14f6:	b0 91 19 40 	lds	r27, 0x4019	; 0x804019 <_ZL17led_timeout_count+0x3>
    14fa:	89 2b       	or	r24, r25
    14fc:	8a 2b       	or	r24, r26
    14fe:	8b 2b       	or	r24, r27
    1500:	09 f4       	brne	.+2      	; 0x1504 <__vector_41+0x90>
    1502:	52 c0       	rjmp	.+164    	; 0x15a8 <__vector_41+0x134>
    1504:	80 91 fd 40 	lds	r24, 0x40FD	; 0x8040fd <_ZL15red_blink_count>
    1508:	90 91 fe 40 	lds	r25, 0x40FE	; 0x8040fe <_ZL15red_blink_count+0x1>
    150c:	89 2b       	or	r24, r25
    150e:	19 f1       	breq	.+70     	; 0x1556 <__vector_41+0xe2>
    1510:	80 91 0e 41 	lds	r24, 0x410E	; 0x80410e <_ZL23timer_red_blink_inhibit>
    1514:	81 11       	cpse	r24, r1
    1516:	1f c0       	rjmp	.+62     	; 0x1556 <__vector_41+0xe2>
    1518:	80 91 fd 40 	lds	r24, 0x40FD	; 0x8040fd <_ZL15red_blink_count>
    151c:	90 91 fe 40 	lds	r25, 0x40FE	; 0x8040fe <_ZL15red_blink_count+0x1>
    1520:	02 97       	sbiw	r24, 0x02	; 2
    1522:	0c f4       	brge	.+2      	; 0x1526 <__vector_41+0xb2>
    1524:	4e c0       	rjmp	.+156    	; 0x15c2 <__vector_41+0x14e>
    1526:	4d 9a       	sbi	0x09, 5	; 9
    1528:	80 91 fd 40 	lds	r24, 0x40FD	; 0x8040fd <_ZL15red_blink_count>
    152c:	90 91 fe 40 	lds	r25, 0x40FE	; 0x8040fe <_ZL15red_blink_count+0x1>
    1530:	01 97       	sbiw	r24, 0x01	; 1
    1532:	80 93 fd 40 	sts	0x40FD, r24	; 0x8040fd <_ZL15red_blink_count>
    1536:	90 93 fe 40 	sts	0x40FE, r25	; 0x8040fe <_ZL15red_blink_count+0x1>
    153a:	80 91 fd 40 	lds	r24, 0x40FD	; 0x8040fd <_ZL15red_blink_count>
    153e:	90 91 fe 40 	lds	r25, 0x40FE	; 0x8040fe <_ZL15red_blink_count+0x1>
    1542:	01 97       	sbiw	r24, 0x01	; 1
    1544:	09 f4       	brne	.+2      	; 0x1548 <__vector_41+0xd4>
    1546:	50 c0       	rjmp	.+160    	; 0x15e8 <__vector_41+0x174>
    1548:	80 91 fd 40 	lds	r24, 0x40FD	; 0x8040fd <_ZL15red_blink_count>
    154c:	90 91 fe 40 	lds	r25, 0x40FE	; 0x8040fe <_ZL15red_blink_count+0x1>
    1550:	01 96       	adiw	r24, 0x01	; 1
    1552:	09 f4       	brne	.+2      	; 0x1556 <__vector_41+0xe2>
    1554:	64 c0       	rjmp	.+200    	; 0x161e <__vector_41+0x1aa>
    1556:	80 91 fb 40 	lds	r24, 0x40FB	; 0x8040fb <_ZL17green_blink_count>
    155a:	90 91 fc 40 	lds	r25, 0x40FC	; 0x8040fc <_ZL17green_blink_count+0x1>
    155e:	89 2b       	or	r24, r25
    1560:	19 f1       	breq	.+70     	; 0x15a8 <__vector_41+0x134>
    1562:	80 91 0d 41 	lds	r24, 0x410D	; 0x80410d <_ZL25timer_green_blink_inhibit>
    1566:	81 11       	cpse	r24, r1
    1568:	1f c0       	rjmp	.+62     	; 0x15a8 <__vector_41+0x134>
    156a:	80 91 fb 40 	lds	r24, 0x40FB	; 0x8040fb <_ZL17green_blink_count>
    156e:	90 91 fc 40 	lds	r25, 0x40FC	; 0x8040fc <_ZL17green_blink_count+0x1>
    1572:	02 97       	sbiw	r24, 0x02	; 2
    1574:	0c f4       	brge	.+2      	; 0x1578 <__vector_41+0x104>
    1576:	5c c0       	rjmp	.+184    	; 0x1630 <__vector_41+0x1bc>
    1578:	4c 9a       	sbi	0x09, 4	; 9
    157a:	80 91 fb 40 	lds	r24, 0x40FB	; 0x8040fb <_ZL17green_blink_count>
    157e:	90 91 fc 40 	lds	r25, 0x40FC	; 0x8040fc <_ZL17green_blink_count+0x1>
    1582:	01 97       	sbiw	r24, 0x01	; 1
    1584:	80 93 fb 40 	sts	0x40FB, r24	; 0x8040fb <_ZL17green_blink_count>
    1588:	90 93 fc 40 	sts	0x40FC, r25	; 0x8040fc <_ZL17green_blink_count+0x1>
    158c:	80 91 fb 40 	lds	r24, 0x40FB	; 0x8040fb <_ZL17green_blink_count>
    1590:	90 91 fc 40 	lds	r25, 0x40FC	; 0x8040fc <_ZL17green_blink_count+0x1>
    1594:	01 97       	sbiw	r24, 0x01	; 1
    1596:	09 f4       	brne	.+2      	; 0x159a <__vector_41+0x126>
    1598:	5e c0       	rjmp	.+188    	; 0x1656 <__vector_41+0x1e2>
    159a:	80 91 fb 40 	lds	r24, 0x40FB	; 0x8040fb <_ZL17green_blink_count>
    159e:	90 91 fc 40 	lds	r25, 0x40FC	; 0x8040fc <_ZL17green_blink_count+0x1>
    15a2:	01 96       	adiw	r24, 0x01	; 1
    15a4:	09 f4       	brne	.+2      	; 0x15a8 <__vector_41+0x134>
    15a6:	72 c0       	rjmp	.+228    	; 0x168c <__vector_41+0x218>
    15a8:	83 e0       	ldi	r24, 0x03	; 3
    15aa:	80 93 36 0b 	sts	0x0B36, r24	; 0x800b36 <__TEXT_REGION_LENGTH__+0x7e0b36>
    15ae:	bf 91       	pop	r27
    15b0:	af 91       	pop	r26
    15b2:	9f 91       	pop	r25
    15b4:	8f 91       	pop	r24
    15b6:	2f 91       	pop	r18
    15b8:	0f 90       	pop	r0
    15ba:	0f be       	out	0x3f, r0	; 63
    15bc:	0f 90       	pop	r0
    15be:	1f 90       	pop	r1
    15c0:	18 95       	reti
    15c2:	80 91 fd 40 	lds	r24, 0x40FD	; 0x8040fd <_ZL15red_blink_count>
    15c6:	90 91 fe 40 	lds	r25, 0x40FE	; 0x8040fe <_ZL15red_blink_count+0x1>
    15ca:	8f 3f       	cpi	r24, 0xFF	; 255
    15cc:	9f 4f       	sbci	r25, 0xFF	; 255
    15ce:	0c f0       	brlt	.+2      	; 0x15d2 <__vector_41+0x15e>
    15d0:	b4 cf       	rjmp	.-152    	; 0x153a <__vector_41+0xc6>
    15d2:	4d 98       	cbi	0x09, 5	; 9
    15d4:	80 91 fd 40 	lds	r24, 0x40FD	; 0x8040fd <_ZL15red_blink_count>
    15d8:	90 91 fe 40 	lds	r25, 0x40FE	; 0x8040fe <_ZL15red_blink_count+0x1>
    15dc:	01 96       	adiw	r24, 0x01	; 1
    15de:	80 93 fd 40 	sts	0x40FD, r24	; 0x8040fd <_ZL15red_blink_count>
    15e2:	90 93 fe 40 	sts	0x40FE, r25	; 0x8040fe <_ZL15red_blink_count+0x1>
    15e6:	a9 cf       	rjmp	.-174    	; 0x153a <__vector_41+0xc6>
    15e8:	80 91 03 41 	lds	r24, 0x4103	; 0x804103 <_ZL20red_blink_off_period>
    15ec:	90 91 04 41 	lds	r25, 0x4104	; 0x804104 <_ZL20red_blink_off_period+0x1>
    15f0:	89 2b       	or	r24, r25
    15f2:	61 f0       	breq	.+24     	; 0x160c <__vector_41+0x198>
    15f4:	80 91 03 41 	lds	r24, 0x4103	; 0x804103 <_ZL20red_blink_off_period>
    15f8:	90 91 04 41 	lds	r25, 0x4104	; 0x804104 <_ZL20red_blink_off_period+0x1>
    15fc:	91 95       	neg	r25
    15fe:	81 95       	neg	r24
    1600:	91 09       	sbc	r25, r1
    1602:	80 93 fd 40 	sts	0x40FD, r24	; 0x8040fd <_ZL15red_blink_count>
    1606:	90 93 fe 40 	sts	0x40FE, r25	; 0x8040fe <_ZL15red_blink_count+0x1>
    160a:	a5 cf       	rjmp	.-182    	; 0x1556 <__vector_41+0xe2>
    160c:	80 91 05 41 	lds	r24, 0x4105	; 0x804105 <_ZL19red_blink_on_period>
    1610:	90 91 06 41 	lds	r25, 0x4106	; 0x804106 <_ZL19red_blink_on_period+0x1>
    1614:	80 93 fd 40 	sts	0x40FD, r24	; 0x8040fd <_ZL15red_blink_count>
    1618:	90 93 fe 40 	sts	0x40FE, r25	; 0x8040fe <_ZL15red_blink_count+0x1>
    161c:	9c cf       	rjmp	.-200    	; 0x1556 <__vector_41+0xe2>
    161e:	80 91 05 41 	lds	r24, 0x4105	; 0x804105 <_ZL19red_blink_on_period>
    1622:	90 91 06 41 	lds	r25, 0x4106	; 0x804106 <_ZL19red_blink_on_period+0x1>
    1626:	80 93 fd 40 	sts	0x40FD, r24	; 0x8040fd <_ZL15red_blink_count>
    162a:	90 93 fe 40 	sts	0x40FE, r25	; 0x8040fe <_ZL15red_blink_count+0x1>
    162e:	93 cf       	rjmp	.-218    	; 0x1556 <__vector_41+0xe2>
    1630:	80 91 fb 40 	lds	r24, 0x40FB	; 0x8040fb <_ZL17green_blink_count>
    1634:	90 91 fc 40 	lds	r25, 0x40FC	; 0x8040fc <_ZL17green_blink_count+0x1>
    1638:	8f 3f       	cpi	r24, 0xFF	; 255
    163a:	9f 4f       	sbci	r25, 0xFF	; 255
    163c:	0c f0       	brlt	.+2      	; 0x1640 <__vector_41+0x1cc>
    163e:	a6 cf       	rjmp	.-180    	; 0x158c <__vector_41+0x118>
    1640:	4c 98       	cbi	0x09, 4	; 9
    1642:	80 91 fb 40 	lds	r24, 0x40FB	; 0x8040fb <_ZL17green_blink_count>
    1646:	90 91 fc 40 	lds	r25, 0x40FC	; 0x8040fc <_ZL17green_blink_count+0x1>
    164a:	01 96       	adiw	r24, 0x01	; 1
    164c:	80 93 fb 40 	sts	0x40FB, r24	; 0x8040fb <_ZL17green_blink_count>
    1650:	90 93 fc 40 	sts	0x40FC, r25	; 0x8040fc <_ZL17green_blink_count+0x1>
    1654:	9b cf       	rjmp	.-202    	; 0x158c <__vector_41+0x118>
    1656:	80 91 ff 40 	lds	r24, 0x40FF	; 0x8040ff <_ZL22green_blink_off_period>
    165a:	90 91 00 41 	lds	r25, 0x4100	; 0x804100 <_ZL22green_blink_off_period+0x1>
    165e:	89 2b       	or	r24, r25
    1660:	61 f0       	breq	.+24     	; 0x167a <__vector_41+0x206>
    1662:	80 91 ff 40 	lds	r24, 0x40FF	; 0x8040ff <_ZL22green_blink_off_period>
    1666:	90 91 00 41 	lds	r25, 0x4100	; 0x804100 <_ZL22green_blink_off_period+0x1>
    166a:	91 95       	neg	r25
    166c:	81 95       	neg	r24
    166e:	91 09       	sbc	r25, r1
    1670:	80 93 fb 40 	sts	0x40FB, r24	; 0x8040fb <_ZL17green_blink_count>
    1674:	90 93 fc 40 	sts	0x40FC, r25	; 0x8040fc <_ZL17green_blink_count+0x1>
    1678:	97 cf       	rjmp	.-210    	; 0x15a8 <__vector_41+0x134>
    167a:	80 91 01 41 	lds	r24, 0x4101	; 0x804101 <_ZL21green_blink_on_period>
    167e:	90 91 02 41 	lds	r25, 0x4102	; 0x804102 <_ZL21green_blink_on_period+0x1>
    1682:	80 93 fb 40 	sts	0x40FB, r24	; 0x8040fb <_ZL17green_blink_count>
    1686:	90 93 fc 40 	sts	0x40FC, r25	; 0x8040fc <_ZL17green_blink_count+0x1>
    168a:	8e cf       	rjmp	.-228    	; 0x15a8 <__vector_41+0x134>
    168c:	80 91 01 41 	lds	r24, 0x4101	; 0x804101 <_ZL21green_blink_on_period>
    1690:	90 91 02 41 	lds	r25, 0x4102	; 0x804102 <_ZL21green_blink_on_period+0x1>
    1694:	80 93 fb 40 	sts	0x40FB, r24	; 0x8040fb <_ZL17green_blink_count>
    1698:	90 93 fc 40 	sts	0x40FC, r25	; 0x8040fc <_ZL17green_blink_count+0x1>
    169c:	85 cf       	rjmp	.-246    	; 0x15a8 <__vector_41+0x134>

0000169e <_ZN4leds6activeEv>:
    169e:	80 91 16 40 	lds	r24, 0x4016	; 0x804016 <_ZL17led_timeout_count>
    16a2:	90 91 17 40 	lds	r25, 0x4017	; 0x804017 <_ZL17led_timeout_count+0x1>
    16a6:	a0 91 18 40 	lds	r26, 0x4018	; 0x804018 <_ZL17led_timeout_count+0x2>
    16aa:	b0 91 19 40 	lds	r27, 0x4019	; 0x804019 <_ZL17led_timeout_count+0x3>
    16ae:	89 2b       	or	r24, r25
    16b0:	8a 2b       	or	r24, r26
    16b2:	8b 2b       	or	r24, r27
    16b4:	21 f0       	breq	.+8      	; 0x16be <_ZN4leds6activeEv+0x20>
    16b6:	80 91 35 0b 	lds	r24, 0x0B35	; 0x800b35 <__TEXT_REGION_LENGTH__+0x7e0b35>
    16ba:	81 70       	andi	r24, 0x01	; 1
    16bc:	08 95       	ret
    16be:	80 e0       	ldi	r24, 0x00	; 0
    16c0:	08 95       	ret

000016c2 <_ZN4leds10deactivateEv>:
    16c2:	e0 e3       	ldi	r30, 0x30	; 48
    16c4:	fb e0       	ldi	r31, 0x0B	; 11
    16c6:	85 81       	ldd	r24, Z+5	; 0x05
    16c8:	8e 7f       	andi	r24, 0xFE	; 254
    16ca:	85 83       	std	Z+5, r24	; 0x05
    16cc:	4d 98       	cbi	0x09, 5	; 9
    16ce:	4c 98       	cbi	0x09, 4	; 9
    16d0:	87 e4       	ldi	r24, 0x47	; 71
    16d2:	90 e4       	ldi	r25, 0x40	; 64
    16d4:	0e 94 7d 08 	call	0x10fa	; 0x10fa <_ZN18CircularStringBuff5resetEv>
    16d8:	81 e0       	ldi	r24, 0x01	; 1
    16da:	80 93 0d 41 	sts	0x410D, r24	; 0x80410d <_ZL25timer_green_blink_inhibit>
    16de:	80 93 0e 41 	sts	0x410E, r24	; 0x80410e <_ZL23timer_red_blink_inhibit>
    16e2:	10 92 16 40 	sts	0x4016, r1	; 0x804016 <_ZL17led_timeout_count>
    16e6:	10 92 17 40 	sts	0x4017, r1	; 0x804017 <_ZL17led_timeout_count+0x1>
    16ea:	10 92 18 40 	sts	0x4018, r1	; 0x804018 <_ZL17led_timeout_count+0x2>
    16ee:	10 92 19 40 	sts	0x4019, r1	; 0x804019 <_ZL17led_timeout_count+0x3>
    16f2:	08 95       	ret

000016f4 <_ZN4leds5blinkE7Blink_tb>:
	bool isGreen;
	bool isBoth;	

void leds::blink(Blink_t blinkMode, bool resetTimeout)
{
	if(resetTimeout)
    16f4:	44 23       	and	r20, r20
    16f6:	61 f0       	breq	.+24     	; 0x1710 <_ZN4leds5blinkE7Blink_tb+0x1c>
	{
		led_timeout_count = LED_TIMEOUT_DELAY;
    16f8:	80 e6       	ldi	r24, 0x60	; 96
    16fa:	9a ee       	ldi	r25, 0xEA	; 234
    16fc:	a0 e0       	ldi	r26, 0x00	; 0
    16fe:	b0 e0       	ldi	r27, 0x00	; 0
    1700:	80 93 16 40 	sts	0x4016, r24	; 0x804016 <_ZL17led_timeout_count>
    1704:	90 93 17 40 	sts	0x4017, r25	; 0x804017 <_ZL17led_timeout_count+0x1>
    1708:	a0 93 18 40 	sts	0x4018, r26	; 0x804018 <_ZL17led_timeout_count+0x2>
    170c:	b0 93 19 40 	sts	0x4019, r27	; 0x804019 <_ZL17led_timeout_count+0x3>
	}
	
	if(!led_timeout_count && (blinkMode != LEDS_OFF)) return;
    1710:	80 91 16 40 	lds	r24, 0x4016	; 0x804016 <_ZL17led_timeout_count>
    1714:	90 91 17 40 	lds	r25, 0x4017	; 0x804017 <_ZL17led_timeout_count+0x1>
    1718:	a0 91 18 40 	lds	r26, 0x4018	; 0x804018 <_ZL17led_timeout_count+0x2>
    171c:	b0 91 19 40 	lds	r27, 0x4019	; 0x804019 <_ZL17led_timeout_count+0x3>
    1720:	89 2b       	or	r24, r25
    1722:	8a 2b       	or	r24, r26
    1724:	8b 2b       	or	r24, r27
    1726:	79 f5       	brne	.+94     	; 0x1786 <_ZN4leds5blinkE7Blink_tb+0x92>
    1728:	61 15       	cp	r22, r1
    172a:	71 05       	cpc	r23, r1
    172c:	59 f5       	brne	.+86     	; 0x1784 <_ZN4leds5blinkE7Blink_tb+0x90>
	
	isRed = ((blinkMode == LEDS_RED_OFF) || (blinkMode == LEDS_RED_BLINK_FAST) || (blinkMode == LEDS_RED_BLINK_SLOW) || (blinkMode == LEDS_RED_ON_CONSTANT));
    172e:	81 e0       	ldi	r24, 0x01	; 1
    1730:	67 30       	cpi	r22, 0x07	; 7
    1732:	71 05       	cpc	r23, r1
    1734:	09 f0       	breq	.+2      	; 0x1738 <_ZN4leds5blinkE7Blink_tb+0x44>
    1736:	80 e0       	ldi	r24, 0x00	; 0
    1738:	80 93 f8 40 	sts	0x40F8, r24	; 0x8040f8 <isRed>
	isGreen = ((blinkMode == LEDS_GREEN_OFF) || (blinkMode == LEDS_GREEN_BLINK_FAST) || (blinkMode == LEDS_GREEN_BLINK_SLOW) || (blinkMode == LEDS_GREEN_ON_CONSTANT));
    173c:	9b 01       	movw	r18, r22
    173e:	25 50       	subi	r18, 0x05	; 5
    1740:	31 09       	sbc	r19, r1
    1742:	22 30       	cpi	r18, 0x02	; 2
    1744:	31 05       	cpc	r19, r1
    1746:	08 f4       	brcc	.+2      	; 0x174a <_ZN4leds5blinkE7Blink_tb+0x56>
    1748:	60 c0       	rjmp	.+192    	; 0x180a <_ZN4leds5blinkE7Blink_tb+0x116>
    174a:	91 e0       	ldi	r25, 0x01	; 1
    174c:	68 30       	cpi	r22, 0x08	; 8
    174e:	71 05       	cpc	r23, r1
    1750:	09 f0       	breq	.+2      	; 0x1754 <_ZN4leds5blinkE7Blink_tb+0x60>
    1752:	90 e0       	ldi	r25, 0x00	; 0
    1754:	90 93 f7 40 	sts	0x40F7, r25	; 0x8040f7 <isGreen>
	isBoth = !isRed && !isGreen;	
    1758:	81 11       	cpse	r24, r1
    175a:	f7 c1       	rjmp	.+1006   	; 0x1b4a <_ZN4leds5blinkE7Blink_tb+0x456>
    175c:	68 30       	cpi	r22, 0x08	; 8
    175e:	71 05       	cpc	r23, r1
    1760:	09 f4       	brne	.+2      	; 0x1764 <_ZN4leds5blinkE7Blink_tb+0x70>
    1762:	f0 c1       	rjmp	.+992    	; 0x1b44 <_ZN4leds5blinkE7Blink_tb+0x450>
    1764:	91 e0       	ldi	r25, 0x01	; 1
    1766:	90 93 f6 40 	sts	0x40F6, r25	; 0x8040f6 <isBoth>
		
	if((isRed && (blinkMode != lastRedBlinkSetting)) || (isGreen && (blinkMode != lastGreenBlinkSetting)) || (isBoth && (blinkMode != lastBothBlinkSetting)))
    176a:	20 91 07 41 	lds	r18, 0x4107	; 0x804107 <_ZL20lastBothBlinkSetting>
    176e:	30 91 08 41 	lds	r19, 0x4108	; 0x804108 <_ZL20lastBothBlinkSetting+0x1>
    1772:	98 2f       	mov	r25, r24
    1774:	26 17       	cp	r18, r22
    1776:	37 07       	cpc	r19, r23
    1778:	11 f5       	brne	.+68     	; 0x17be <_ZN4leds5blinkE7Blink_tb+0xca>
	{
		lastGreenBlinkSetting = blinkMode;
	}
	else
	{
		lastBothBlinkSetting = blinkMode;
    177a:	60 93 07 41 	sts	0x4107, r22	; 0x804107 <_ZL20lastBothBlinkSetting>
    177e:	70 93 08 41 	sts	0x4108, r23	; 0x804108 <_ZL20lastBothBlinkSetting+0x1>
	}
}
    1782:	08 95       	ret
    1784:	08 95       	ret
		led_timeout_count = LED_TIMEOUT_DELAY;
	}
	
	if(!led_timeout_count && (blinkMode != LEDS_OFF)) return;
	
	isRed = ((blinkMode == LEDS_RED_OFF) || (blinkMode == LEDS_RED_BLINK_FAST) || (blinkMode == LEDS_RED_BLINK_SLOW) || (blinkMode == LEDS_RED_ON_CONSTANT));
    1786:	61 30       	cpi	r22, 0x01	; 1
    1788:	71 05       	cpc	r23, r1
    178a:	21 f0       	breq	.+8      	; 0x1794 <_ZN4leds5blinkE7Blink_tb+0xa0>
    178c:	cb 01       	movw	r24, r22
    178e:	03 97       	sbiw	r24, 0x03	; 3
    1790:	02 97       	sbiw	r24, 0x02	; 2
    1792:	80 f5       	brcc	.+96     	; 0x17f4 <_ZN4leds5blinkE7Blink_tb+0x100>
    1794:	81 e0       	ldi	r24, 0x01	; 1
    1796:	80 93 f8 40 	sts	0x40F8, r24	; 0x8040f8 <isRed>
	isGreen = ((blinkMode == LEDS_GREEN_OFF) || (blinkMode == LEDS_GREEN_BLINK_FAST) || (blinkMode == LEDS_GREEN_BLINK_SLOW) || (blinkMode == LEDS_GREEN_ON_CONSTANT));
    179a:	91 e0       	ldi	r25, 0x01	; 1
    179c:	68 30       	cpi	r22, 0x08	; 8
    179e:	71 05       	cpc	r23, r1
    17a0:	09 f0       	breq	.+2      	; 0x17a4 <_ZN4leds5blinkE7Blink_tb+0xb0>
    17a2:	90 e0       	ldi	r25, 0x00	; 0
    17a4:	90 93 f7 40 	sts	0x40F7, r25	; 0x8040f7 <isGreen>
	isBoth = !isRed && !isGreen;	
    17a8:	10 92 f6 40 	sts	0x40F6, r1	; 0x8040f6 <isBoth>
    17ac:	81 e0       	ldi	r24, 0x01	; 1
		
	if((isRed && (blinkMode != lastRedBlinkSetting)) || (isGreen && (blinkMode != lastGreenBlinkSetting)) || (isBoth && (blinkMode != lastBothBlinkSetting)))
    17ae:	20 91 0b 41 	lds	r18, 0x410B	; 0x80410b <_ZL19lastRedBlinkSetting>
    17b2:	30 91 0c 41 	lds	r19, 0x410C	; 0x80410c <_ZL19lastRedBlinkSetting+0x1>
    17b6:	26 17       	cp	r18, r22
    17b8:	37 07       	cpc	r19, r23
    17ba:	81 f1       	breq	.+96     	; 0x181c <_ZN4leds5blinkE7Blink_tb+0x128>
    17bc:	81 e0       	ldi	r24, 0x01	; 1
	{
		TCB3.INTCTRL &= ~TCB_CAPT_bm;   /* Capture or Timeout: disabled */
    17be:	e0 e3       	ldi	r30, 0x30	; 48
    17c0:	fb e0       	ldi	r31, 0x0B	; 11
    17c2:	25 81       	ldd	r18, Z+5	; 0x05
    17c4:	2e 7f       	andi	r18, 0xFE	; 254
    17c6:	25 83       	std	Z+5, r18	; 0x05

		switch(blinkMode)
    17c8:	6d 30       	cpi	r22, 0x0D	; 13
    17ca:	71 05       	cpc	r23, r1
    17cc:	08 f0       	brcs	.+2      	; 0x17d0 <_ZN4leds5blinkE7Blink_tb+0xdc>
    17ce:	43 c0       	rjmp	.+134    	; 0x1856 <_ZN4leds5blinkE7Blink_tb+0x162>
    17d0:	fb 01       	movw	r30, r22
    17d2:	e3 51       	subi	r30, 0x13	; 19
    17d4:	f4 4f       	sbci	r31, 0xF4	; 244
    17d6:	0c 94 cc 17 	jmp	0x2f98	; 0x2f98 <__tablejump2__>
    17da:	1d 0c       	add	r1, r13
    17dc:	38 0c       	add	r3, r8
    17de:	40 0c       	add	r4, r0
    17e0:	48 0c       	add	r4, r8
    17e2:	7c 0c       	add	r7, r12
    17e4:	62 0c       	add	r6, r2
    17e6:	96 0c       	add	r9, r6
    17e8:	6a 0d       	add	r22, r10
    17ea:	82 0d       	add	r24, r2
    17ec:	3e 0d       	add	r19, r14
    17ee:	10 0d       	add	r17, r0
    17f0:	e1 0c       	add	r14, r1
    17f2:	b0 0c       	add	r11, r0
		led_timeout_count = LED_TIMEOUT_DELAY;
	}
	
	if(!led_timeout_count && (blinkMode != LEDS_OFF)) return;
	
	isRed = ((blinkMode == LEDS_RED_OFF) || (blinkMode == LEDS_RED_BLINK_FAST) || (blinkMode == LEDS_RED_BLINK_SLOW) || (blinkMode == LEDS_RED_ON_CONSTANT));
    17f4:	81 e0       	ldi	r24, 0x01	; 1
    17f6:	67 30       	cpi	r22, 0x07	; 7
    17f8:	71 05       	cpc	r23, r1
    17fa:	09 f0       	breq	.+2      	; 0x17fe <_ZN4leds5blinkE7Blink_tb+0x10a>
    17fc:	80 e0       	ldi	r24, 0x00	; 0
    17fe:	80 93 f8 40 	sts	0x40F8, r24	; 0x8040f8 <isRed>
	isGreen = ((blinkMode == LEDS_GREEN_OFF) || (blinkMode == LEDS_GREEN_BLINK_FAST) || (blinkMode == LEDS_GREEN_BLINK_SLOW) || (blinkMode == LEDS_GREEN_ON_CONSTANT));
    1802:	62 30       	cpi	r22, 0x02	; 2
    1804:	71 05       	cpc	r23, r1
    1806:	09 f0       	breq	.+2      	; 0x180a <_ZN4leds5blinkE7Blink_tb+0x116>
    1808:	99 cf       	rjmp	.-206    	; 0x173c <_ZN4leds5blinkE7Blink_tb+0x48>
    180a:	91 e0       	ldi	r25, 0x01	; 1
    180c:	90 93 f7 40 	sts	0x40F7, r25	; 0x8040f7 <isGreen>
	isBoth = !isRed && !isGreen;	
    1810:	10 92 f6 40 	sts	0x40F6, r1	; 0x8040f6 <isBoth>
		
	if((isRed && (blinkMode != lastRedBlinkSetting)) || (isGreen && (blinkMode != lastGreenBlinkSetting)) || (isBoth && (blinkMode != lastBothBlinkSetting)))
    1814:	98 2f       	mov	r25, r24
    1816:	81 11       	cpse	r24, r1
    1818:	ca cf       	rjmp	.-108    	; 0x17ae <_ZN4leds5blinkE7Blink_tb+0xba>
    181a:	03 c0       	rjmp	.+6      	; 0x1822 <_ZN4leds5blinkE7Blink_tb+0x12e>
    181c:	99 23       	and	r25, r25
    181e:	09 f4       	brne	.+2      	; 0x1822 <_ZN4leds5blinkE7Blink_tb+0x12e>
    1820:	97 c1       	rjmp	.+814    	; 0x1b50 <_ZN4leds5blinkE7Blink_tb+0x45c>
    1822:	20 91 09 41 	lds	r18, 0x4109	; 0x804109 <_ZL21lastGreenBlinkSetting>
    1826:	30 91 0a 41 	lds	r19, 0x410A	; 0x80410a <_ZL21lastGreenBlinkSetting+0x1>
    182a:	91 e0       	ldi	r25, 0x01	; 1
    182c:	26 17       	cp	r18, r22
    182e:	37 07       	cpc	r19, r23
    1830:	09 f0       	breq	.+2      	; 0x1834 <_ZN4leds5blinkE7Blink_tb+0x140>
    1832:	c5 cf       	rjmp	.-118    	; 0x17be <_ZN4leds5blinkE7Blink_tb+0xca>
		}
		
		TCB3.INTCTRL |= TCB_CAPT_bm;   /* Capture or Timeout: enabled */
	}
	
	if(isRed)
    1834:	81 11       	cpse	r24, r1
    1836:	17 c0       	rjmp	.+46     	; 0x1866 <_ZN4leds5blinkE7Blink_tb+0x172>
    1838:	80 c1       	rjmp	.+768    	; 0x1b3a <_ZN4leds5blinkE7Blink_tb+0x446>

		switch(blinkMode)
		{
			case LEDS_OFF:
			{
				red_blink_count = 0;
    183a:	10 92 fd 40 	sts	0x40FD, r1	; 0x8040fd <_ZL15red_blink_count>
    183e:	10 92 fe 40 	sts	0x40FE, r1	; 0x8040fe <_ZL15red_blink_count+0x1>
				green_blink_count = 0;
    1842:	10 92 fb 40 	sts	0x40FB, r1	; 0x8040fb <_ZL17green_blink_count>
    1846:	10 92 fc 40 	sts	0x40FC, r1	; 0x8040fc <_ZL17green_blink_count+0x1>
    184a:	4d 98       	cbi	0x09, 5	; 9
    184c:	4c 98       	cbi	0x09, 4	; 9
				LED_set_RED_level(OFF);
				LED_set_GREEN_level(OFF);
				red_led_configured = false;
    184e:	10 92 fa 40 	sts	0x40FA, r1	; 0x8040fa <_ZL18red_led_configured>
				green_led_configured = false;
    1852:	10 92 f9 40 	sts	0x40F9, r1	; 0x8040f9 <_ZL20green_led_configured>
				
			}
			break;
		}
		
		TCB3.INTCTRL |= TCB_CAPT_bm;   /* Capture or Timeout: enabled */
    1856:	e0 e3       	ldi	r30, 0x30	; 48
    1858:	fb e0       	ldi	r31, 0x0B	; 11
    185a:	25 81       	ldd	r18, Z+5	; 0x05
    185c:	21 60       	ori	r18, 0x01	; 1
    185e:	25 83       	std	Z+5, r18	; 0x05
	}
	
	if(isRed)
    1860:	88 23       	and	r24, r24
    1862:	09 f4       	brne	.+2      	; 0x1866 <_ZN4leds5blinkE7Blink_tb+0x172>
    1864:	67 c1       	rjmp	.+718    	; 0x1b34 <_ZN4leds5blinkE7Blink_tb+0x440>
	{
		lastRedBlinkSetting = blinkMode;
    1866:	60 93 0b 41 	sts	0x410B, r22	; 0x80410b <_ZL19lastRedBlinkSetting>
    186a:	70 93 0c 41 	sts	0x410C, r23	; 0x80410c <_ZL19lastRedBlinkSetting+0x1>
    186e:	08 95       	ret
    1870:	4d 98       	cbi	0x09, 5	; 9
			break;
			
			case LEDS_RED_OFF:
			{
				LED_set_RED_level(OFF);
				red_blink_count = 0;
    1872:	10 92 fd 40 	sts	0x40FD, r1	; 0x8040fd <_ZL15red_blink_count>
    1876:	10 92 fe 40 	sts	0x40FE, r1	; 0x8040fe <_ZL15red_blink_count+0x1>
				red_led_configured = false;
    187a:	10 92 fa 40 	sts	0x40FA, r1	; 0x8040fa <_ZL18red_led_configured>
			}
			break;
    187e:	eb cf       	rjmp	.-42     	; 0x1856 <_ZN4leds5blinkE7Blink_tb+0x162>
    1880:	4c 98       	cbi	0x09, 4	; 9
			
			case LEDS_GREEN_OFF:
			{
				LED_set_GREEN_level(OFF);
				green_blink_count = 0;
    1882:	10 92 fb 40 	sts	0x40FB, r1	; 0x8040fb <_ZL17green_blink_count>
    1886:	10 92 fc 40 	sts	0x40FC, r1	; 0x8040fc <_ZL17green_blink_count+0x1>
				green_led_configured = false;
    188a:	10 92 f9 40 	sts	0x40F9, r1	; 0x8040f9 <_ZL20green_led_configured>
			}
			break;
    188e:	e3 cf       	rjmp	.-58     	; 0x1856 <_ZN4leds5blinkE7Blink_tb+0x162>
			
			case LEDS_RED_BLINK_FAST:
			{
				red_blink_on_period = BRIEF_ON;
    1890:	2f e0       	ldi	r18, 0x0F	; 15
    1892:	30 e0       	ldi	r19, 0x00	; 0
    1894:	20 93 05 41 	sts	0x4105, r18	; 0x804105 <_ZL19red_blink_on_period>
    1898:	30 93 06 41 	sts	0x4106, r19	; 0x804106 <_ZL19red_blink_on_period+0x1>
				red_blink_off_period = BRIEF_OFF;
    189c:	22 e3       	ldi	r18, 0x32	; 50
    189e:	30 e0       	ldi	r19, 0x00	; 0
    18a0:	20 93 03 41 	sts	0x4103, r18	; 0x804103 <_ZL20red_blink_off_period>
    18a4:	30 93 04 41 	sts	0x4104, r19	; 0x804104 <_ZL20red_blink_off_period+0x1>
				red_blink_count = red_blink_on_period;	
    18a8:	20 91 05 41 	lds	r18, 0x4105	; 0x804105 <_ZL19red_blink_on_period>
    18ac:	30 91 06 41 	lds	r19, 0x4106	; 0x804106 <_ZL19red_blink_on_period+0x1>
    18b0:	20 93 fd 40 	sts	0x40FD, r18	; 0x8040fd <_ZL15red_blink_count>
    18b4:	30 93 fe 40 	sts	0x40FE, r19	; 0x8040fe <_ZL15red_blink_count+0x1>
				red_led_configured = true;			
    18b8:	21 e0       	ldi	r18, 0x01	; 1
    18ba:	20 93 fa 40 	sts	0x40FA, r18	; 0x8040fa <_ZL18red_led_configured>
				timer_red_blink_inhibit = false; /* Enable timer LED control */
    18be:	10 92 0e 41 	sts	0x410E, r1	; 0x80410e <_ZL23timer_red_blink_inhibit>
			}
			break;
    18c2:	c9 cf       	rjmp	.-110    	; 0x1856 <_ZN4leds5blinkE7Blink_tb+0x162>
			
			case LEDS_GREEN_BLINK_FAST:
			{
				green_blink_on_period = BRIEF_ON;
    18c4:	2f e0       	ldi	r18, 0x0F	; 15
    18c6:	30 e0       	ldi	r19, 0x00	; 0
    18c8:	20 93 01 41 	sts	0x4101, r18	; 0x804101 <_ZL21green_blink_on_period>
    18cc:	30 93 02 41 	sts	0x4102, r19	; 0x804102 <_ZL21green_blink_on_period+0x1>
				green_blink_off_period = BRIEF_OFF;	
    18d0:	22 e3       	ldi	r18, 0x32	; 50
    18d2:	30 e0       	ldi	r19, 0x00	; 0
    18d4:	20 93 ff 40 	sts	0x40FF, r18	; 0x8040ff <_ZL22green_blink_off_period>
    18d8:	30 93 00 41 	sts	0x4100, r19	; 0x804100 <_ZL22green_blink_off_period+0x1>
				green_blink_count = green_blink_on_period;			
    18dc:	20 91 01 41 	lds	r18, 0x4101	; 0x804101 <_ZL21green_blink_on_period>
    18e0:	30 91 02 41 	lds	r19, 0x4102	; 0x804102 <_ZL21green_blink_on_period+0x1>
    18e4:	20 93 fb 40 	sts	0x40FB, r18	; 0x8040fb <_ZL17green_blink_count>
    18e8:	30 93 fc 40 	sts	0x40FC, r19	; 0x8040fc <_ZL17green_blink_count+0x1>
				green_led_configured = true;			
    18ec:	21 e0       	ldi	r18, 0x01	; 1
    18ee:	20 93 f9 40 	sts	0x40F9, r18	; 0x8040f9 <_ZL20green_led_configured>
				timer_green_blink_inhibit = false; /* Enable timer LED control */
    18f2:	10 92 0d 41 	sts	0x410D, r1	; 0x80410d <_ZL25timer_green_blink_inhibit>
			}
			break;
    18f6:	af cf       	rjmp	.-162    	; 0x1856 <_ZN4leds5blinkE7Blink_tb+0x162>
			
			case LEDS_RED_BLINK_SLOW:
			{
				red_blink_on_period = SLOW_ON;
    18f8:	29 e1       	ldi	r18, 0x19	; 25
    18fa:	30 e0       	ldi	r19, 0x00	; 0
    18fc:	20 93 05 41 	sts	0x4105, r18	; 0x804105 <_ZL19red_blink_on_period>
    1900:	30 93 06 41 	sts	0x4106, r19	; 0x804106 <_ZL19red_blink_on_period+0x1>
				red_blink_off_period = SLOW_OFF;
    1904:	24 ef       	ldi	r18, 0xF4	; 244
    1906:	31 e0       	ldi	r19, 0x01	; 1
    1908:	20 93 03 41 	sts	0x4103, r18	; 0x804103 <_ZL20red_blink_off_period>
    190c:	30 93 04 41 	sts	0x4104, r19	; 0x804104 <_ZL20red_blink_off_period+0x1>
				red_blink_count = red_blink_on_period;				
    1910:	20 91 05 41 	lds	r18, 0x4105	; 0x804105 <_ZL19red_blink_on_period>
    1914:	30 91 06 41 	lds	r19, 0x4106	; 0x804106 <_ZL19red_blink_on_period+0x1>
    1918:	20 93 fd 40 	sts	0x40FD, r18	; 0x8040fd <_ZL15red_blink_count>
    191c:	30 93 fe 40 	sts	0x40FE, r19	; 0x8040fe <_ZL15red_blink_count+0x1>
				red_led_configured = true;			
    1920:	21 e0       	ldi	r18, 0x01	; 1
    1922:	20 93 fa 40 	sts	0x40FA, r18	; 0x8040fa <_ZL18red_led_configured>
				timer_red_blink_inhibit = false; /* Enable timer LED control */
    1926:	10 92 0e 41 	sts	0x410E, r1	; 0x80410e <_ZL23timer_red_blink_inhibit>
			}
			break;
    192a:	95 cf       	rjmp	.-214    	; 0x1856 <_ZN4leds5blinkE7Blink_tb+0x162>
			
			case LEDS_GREEN_BLINK_SLOW:
			{
				green_blink_on_period = SLOW_ON;
    192c:	29 e1       	ldi	r18, 0x19	; 25
    192e:	30 e0       	ldi	r19, 0x00	; 0
    1930:	20 93 01 41 	sts	0x4101, r18	; 0x804101 <_ZL21green_blink_on_period>
    1934:	30 93 02 41 	sts	0x4102, r19	; 0x804102 <_ZL21green_blink_on_period+0x1>
				green_blink_off_period = SLOW_OFF;	
    1938:	24 ef       	ldi	r18, 0xF4	; 244
    193a:	31 e0       	ldi	r19, 0x01	; 1
    193c:	20 93 ff 40 	sts	0x40FF, r18	; 0x8040ff <_ZL22green_blink_off_period>
    1940:	30 93 00 41 	sts	0x4100, r19	; 0x804100 <_ZL22green_blink_off_period+0x1>
				green_blink_count = green_blink_on_period;			
    1944:	20 91 01 41 	lds	r18, 0x4101	; 0x804101 <_ZL21green_blink_on_period>
    1948:	30 91 02 41 	lds	r19, 0x4102	; 0x804102 <_ZL21green_blink_on_period+0x1>
    194c:	20 93 fb 40 	sts	0x40FB, r18	; 0x8040fb <_ZL17green_blink_count>
    1950:	30 93 fc 40 	sts	0x40FC, r19	; 0x8040fc <_ZL17green_blink_count+0x1>
				green_led_configured = true;			
    1954:	21 e0       	ldi	r18, 0x01	; 1
    1956:	20 93 f9 40 	sts	0x40F9, r18	; 0x8040f9 <_ZL20green_led_configured>
				timer_green_blink_inhibit = false; /* Enable timer LED control */
    195a:	10 92 0d 41 	sts	0x410D, r1	; 0x80410d <_ZL25timer_green_blink_inhibit>
			}
			break;
    195e:	7b cf       	rjmp	.-266    	; 0x1856 <_ZN4leds5blinkE7Blink_tb+0x162>
			
			case LEDS_RED_THEN_GREEN_BLINK_SLOW:
			{
				green_blink_on_period = SLOW_ON;
    1960:	e9 e1       	ldi	r30, 0x19	; 25
    1962:	f0 e0       	ldi	r31, 0x00	; 0
    1964:	e0 93 01 41 	sts	0x4101, r30	; 0x804101 <_ZL21green_blink_on_period>
    1968:	f0 93 02 41 	sts	0x4102, r31	; 0x804102 <_ZL21green_blink_on_period+0x1>
				green_blink_off_period = SLOW_OFF;	
    196c:	44 ef       	ldi	r20, 0xF4	; 244
    196e:	51 e0       	ldi	r21, 0x01	; 1
    1970:	40 93 ff 40 	sts	0x40FF, r20	; 0x8040ff <_ZL22green_blink_off_period>
    1974:	50 93 00 41 	sts	0x4100, r21	; 0x804100 <_ZL22green_blink_off_period+0x1>
				green_blink_count = -green_blink_on_period;			
    1978:	20 91 01 41 	lds	r18, 0x4101	; 0x804101 <_ZL21green_blink_on_period>
    197c:	30 91 02 41 	lds	r19, 0x4102	; 0x804102 <_ZL21green_blink_on_period+0x1>
    1980:	31 95       	neg	r19
    1982:	21 95       	neg	r18
    1984:	31 09       	sbc	r19, r1
    1986:	20 93 fb 40 	sts	0x40FB, r18	; 0x8040fb <_ZL17green_blink_count>
    198a:	30 93 fc 40 	sts	0x40FC, r19	; 0x8040fc <_ZL17green_blink_count+0x1>
				red_blink_on_period = SLOW_ON;
    198e:	e0 93 05 41 	sts	0x4105, r30	; 0x804105 <_ZL19red_blink_on_period>
    1992:	f0 93 06 41 	sts	0x4106, r31	; 0x804106 <_ZL19red_blink_on_period+0x1>
				red_blink_off_period = SLOW_OFF;
    1996:	40 93 03 41 	sts	0x4103, r20	; 0x804103 <_ZL20red_blink_off_period>
    199a:	50 93 04 41 	sts	0x4104, r21	; 0x804104 <_ZL20red_blink_off_period+0x1>
				red_blink_count = red_blink_on_period;				
    199e:	20 91 05 41 	lds	r18, 0x4105	; 0x804105 <_ZL19red_blink_on_period>
    19a2:	30 91 06 41 	lds	r19, 0x4106	; 0x804106 <_ZL19red_blink_on_period+0x1>
    19a6:	20 93 fd 40 	sts	0x40FD, r18	; 0x8040fd <_ZL15red_blink_count>
    19aa:	30 93 fe 40 	sts	0x40FE, r19	; 0x8040fe <_ZL15red_blink_count+0x1>
				red_led_configured = true;			
    19ae:	21 e0       	ldi	r18, 0x01	; 1
    19b0:	20 93 fa 40 	sts	0x40FA, r18	; 0x8040fa <_ZL18red_led_configured>
				green_led_configured = true;			
    19b4:	20 93 f9 40 	sts	0x40F9, r18	; 0x8040f9 <_ZL20green_led_configured>
				timer_red_blink_inhibit = timer_green_blink_inhibit = false; /* Enable timer LED control */
    19b8:	10 92 0d 41 	sts	0x410D, r1	; 0x80410d <_ZL25timer_green_blink_inhibit>
    19bc:	10 92 0e 41 	sts	0x410E, r1	; 0x80410e <_ZL23timer_red_blink_inhibit>
			}
			break;
    19c0:	4a cf       	rjmp	.-364    	; 0x1856 <_ZN4leds5blinkE7Blink_tb+0x162>
			
			case LEDS_RED_THEN_GREEN_BLINK_FAST:
			{
				green_blink_on_period = FAST_ON;
    19c2:	29 e1       	ldi	r18, 0x19	; 25
    19c4:	30 e0       	ldi	r19, 0x00	; 0
    19c6:	20 93 01 41 	sts	0x4101, r18	; 0x804101 <_ZL21green_blink_on_period>
    19ca:	30 93 02 41 	sts	0x4102, r19	; 0x804102 <_ZL21green_blink_on_period+0x1>
				green_blink_off_period = FAST_OFF;	
    19ce:	20 93 ff 40 	sts	0x40FF, r18	; 0x8040ff <_ZL22green_blink_off_period>
    19d2:	30 93 00 41 	sts	0x4100, r19	; 0x804100 <_ZL22green_blink_off_period+0x1>
				green_blink_count = -green_blink_on_period;			
    19d6:	40 91 01 41 	lds	r20, 0x4101	; 0x804101 <_ZL21green_blink_on_period>
    19da:	50 91 02 41 	lds	r21, 0x4102	; 0x804102 <_ZL21green_blink_on_period+0x1>
    19de:	51 95       	neg	r21
    19e0:	41 95       	neg	r20
    19e2:	51 09       	sbc	r21, r1
    19e4:	40 93 fb 40 	sts	0x40FB, r20	; 0x8040fb <_ZL17green_blink_count>
    19e8:	50 93 fc 40 	sts	0x40FC, r21	; 0x8040fc <_ZL17green_blink_count+0x1>
				red_blink_on_period = FAST_ON;
    19ec:	20 93 05 41 	sts	0x4105, r18	; 0x804105 <_ZL19red_blink_on_period>
    19f0:	30 93 06 41 	sts	0x4106, r19	; 0x804106 <_ZL19red_blink_on_period+0x1>
				red_blink_off_period = FAST_OFF;
    19f4:	20 93 03 41 	sts	0x4103, r18	; 0x804103 <_ZL20red_blink_off_period>
    19f8:	30 93 04 41 	sts	0x4104, r19	; 0x804104 <_ZL20red_blink_off_period+0x1>
				red_blink_count = red_blink_on_period;				
    19fc:	20 91 05 41 	lds	r18, 0x4105	; 0x804105 <_ZL19red_blink_on_period>
    1a00:	30 91 06 41 	lds	r19, 0x4106	; 0x804106 <_ZL19red_blink_on_period+0x1>
    1a04:	20 93 fd 40 	sts	0x40FD, r18	; 0x8040fd <_ZL15red_blink_count>
    1a08:	30 93 fe 40 	sts	0x40FE, r19	; 0x8040fe <_ZL15red_blink_count+0x1>
				red_led_configured = true;			
    1a0c:	21 e0       	ldi	r18, 0x01	; 1
    1a0e:	20 93 fa 40 	sts	0x40FA, r18	; 0x8040fa <_ZL18red_led_configured>
				green_led_configured = true;			
    1a12:	20 93 f9 40 	sts	0x40F9, r18	; 0x8040f9 <_ZL20green_led_configured>
				timer_red_blink_inhibit = timer_green_blink_inhibit = false; /* Enable timer LED control */
    1a16:	10 92 0d 41 	sts	0x410D, r1	; 0x80410d <_ZL25timer_green_blink_inhibit>
    1a1a:	10 92 0e 41 	sts	0x410E, r1	; 0x80410e <_ZL23timer_red_blink_inhibit>
			}
			break;
    1a1e:	1b cf       	rjmp	.-458    	; 0x1856 <_ZN4leds5blinkE7Blink_tb+0x162>
			
			case LEDS_RED_AND_GREEN_BLINK_SLOW:
			{
				green_blink_on_period = SLOW_ON;
    1a20:	49 e1       	ldi	r20, 0x19	; 25
    1a22:	50 e0       	ldi	r21, 0x00	; 0
    1a24:	40 93 01 41 	sts	0x4101, r20	; 0x804101 <_ZL21green_blink_on_period>
    1a28:	50 93 02 41 	sts	0x4102, r21	; 0x804102 <_ZL21green_blink_on_period+0x1>
				green_blink_off_period = SLOW_OFF;	
    1a2c:	24 ef       	ldi	r18, 0xF4	; 244
    1a2e:	31 e0       	ldi	r19, 0x01	; 1
    1a30:	20 93 ff 40 	sts	0x40FF, r18	; 0x8040ff <_ZL22green_blink_off_period>
    1a34:	30 93 00 41 	sts	0x4100, r19	; 0x804100 <_ZL22green_blink_off_period+0x1>
				green_blink_count = green_blink_on_period;			
    1a38:	e0 91 01 41 	lds	r30, 0x4101	; 0x804101 <_ZL21green_blink_on_period>
    1a3c:	f0 91 02 41 	lds	r31, 0x4102	; 0x804102 <_ZL21green_blink_on_period+0x1>
    1a40:	e0 93 fb 40 	sts	0x40FB, r30	; 0x8040fb <_ZL17green_blink_count>
    1a44:	f0 93 fc 40 	sts	0x40FC, r31	; 0x8040fc <_ZL17green_blink_count+0x1>
				red_blink_on_period = SLOW_ON;
    1a48:	40 93 05 41 	sts	0x4105, r20	; 0x804105 <_ZL19red_blink_on_period>
    1a4c:	50 93 06 41 	sts	0x4106, r21	; 0x804106 <_ZL19red_blink_on_period+0x1>
				red_blink_off_period = SLOW_OFF;
    1a50:	20 93 03 41 	sts	0x4103, r18	; 0x804103 <_ZL20red_blink_off_period>
    1a54:	30 93 04 41 	sts	0x4104, r19	; 0x804104 <_ZL20red_blink_off_period+0x1>
				red_blink_count = red_blink_on_period;				
    1a58:	20 91 05 41 	lds	r18, 0x4105	; 0x804105 <_ZL19red_blink_on_period>
    1a5c:	30 91 06 41 	lds	r19, 0x4106	; 0x804106 <_ZL19red_blink_on_period+0x1>
    1a60:	20 93 fd 40 	sts	0x40FD, r18	; 0x8040fd <_ZL15red_blink_count>
    1a64:	30 93 fe 40 	sts	0x40FE, r19	; 0x8040fe <_ZL15red_blink_count+0x1>
				red_led_configured = true;			
    1a68:	21 e0       	ldi	r18, 0x01	; 1
    1a6a:	20 93 fa 40 	sts	0x40FA, r18	; 0x8040fa <_ZL18red_led_configured>
				green_led_configured = true;			
    1a6e:	20 93 f9 40 	sts	0x40F9, r18	; 0x8040f9 <_ZL20green_led_configured>
				timer_red_blink_inhibit = timer_green_blink_inhibit = false; /* Enable timer LED control */
    1a72:	10 92 0d 41 	sts	0x410D, r1	; 0x80410d <_ZL25timer_green_blink_inhibit>
    1a76:	10 92 0e 41 	sts	0x410E, r1	; 0x80410e <_ZL23timer_red_blink_inhibit>
			}
			break;
    1a7a:	ed ce       	rjmp	.-550    	; 0x1856 <_ZN4leds5blinkE7Blink_tb+0x162>
			
			case LEDS_RED_AND_GREEN_BLINK_FAST:
			{
				green_blink_on_period = FAST_ON;
    1a7c:	29 e1       	ldi	r18, 0x19	; 25
    1a7e:	30 e0       	ldi	r19, 0x00	; 0
    1a80:	20 93 01 41 	sts	0x4101, r18	; 0x804101 <_ZL21green_blink_on_period>
    1a84:	30 93 02 41 	sts	0x4102, r19	; 0x804102 <_ZL21green_blink_on_period+0x1>
				green_blink_off_period = FAST_OFF;	
    1a88:	20 93 ff 40 	sts	0x40FF, r18	; 0x8040ff <_ZL22green_blink_off_period>
    1a8c:	30 93 00 41 	sts	0x4100, r19	; 0x804100 <_ZL22green_blink_off_period+0x1>
				green_blink_count = green_blink_on_period;			
    1a90:	40 91 01 41 	lds	r20, 0x4101	; 0x804101 <_ZL21green_blink_on_period>
    1a94:	50 91 02 41 	lds	r21, 0x4102	; 0x804102 <_ZL21green_blink_on_period+0x1>
    1a98:	40 93 fb 40 	sts	0x40FB, r20	; 0x8040fb <_ZL17green_blink_count>
    1a9c:	50 93 fc 40 	sts	0x40FC, r21	; 0x8040fc <_ZL17green_blink_count+0x1>
				red_blink_on_period = FAST_ON;
    1aa0:	20 93 05 41 	sts	0x4105, r18	; 0x804105 <_ZL19red_blink_on_period>
    1aa4:	30 93 06 41 	sts	0x4106, r19	; 0x804106 <_ZL19red_blink_on_period+0x1>
				red_blink_off_period = FAST_OFF;
    1aa8:	20 93 03 41 	sts	0x4103, r18	; 0x804103 <_ZL20red_blink_off_period>
    1aac:	30 93 04 41 	sts	0x4104, r19	; 0x804104 <_ZL20red_blink_off_period+0x1>
				red_blink_count = red_blink_on_period;				
    1ab0:	20 91 05 41 	lds	r18, 0x4105	; 0x804105 <_ZL19red_blink_on_period>
    1ab4:	30 91 06 41 	lds	r19, 0x4106	; 0x804106 <_ZL19red_blink_on_period+0x1>
    1ab8:	20 93 fd 40 	sts	0x40FD, r18	; 0x8040fd <_ZL15red_blink_count>
    1abc:	30 93 fe 40 	sts	0x40FE, r19	; 0x8040fe <_ZL15red_blink_count+0x1>
				red_led_configured = true;			
    1ac0:	21 e0       	ldi	r18, 0x01	; 1
    1ac2:	20 93 fa 40 	sts	0x40FA, r18	; 0x8040fa <_ZL18red_led_configured>
				green_led_configured = true;			
    1ac6:	20 93 f9 40 	sts	0x40F9, r18	; 0x8040f9 <_ZL20green_led_configured>
				timer_red_blink_inhibit = timer_green_blink_inhibit = false; /* Enable timer LED control */
    1aca:	10 92 0d 41 	sts	0x410D, r1	; 0x80410d <_ZL25timer_green_blink_inhibit>
    1ace:	10 92 0e 41 	sts	0x410E, r1	; 0x80410e <_ZL23timer_red_blink_inhibit>
			}
			break;
    1ad2:	c1 ce       	rjmp	.-638    	; 0x1856 <_ZN4leds5blinkE7Blink_tb+0x162>
			
			case LEDS_RED_ON_CONSTANT:
			{
				red_blink_on_period = SLOW_ON;
    1ad4:	29 e1       	ldi	r18, 0x19	; 25
    1ad6:	30 e0       	ldi	r19, 0x00	; 0
    1ad8:	20 93 05 41 	sts	0x4105, r18	; 0x804105 <_ZL19red_blink_on_period>
    1adc:	30 93 06 41 	sts	0x4106, r19	; 0x804106 <_ZL19red_blink_on_period+0x1>
				red_blink_off_period = 0;
    1ae0:	10 92 03 41 	sts	0x4103, r1	; 0x804103 <_ZL20red_blink_off_period>
    1ae4:	10 92 04 41 	sts	0x4104, r1	; 0x804104 <_ZL20red_blink_off_period+0x1>
				red_blink_count = red_blink_on_period;
    1ae8:	20 91 05 41 	lds	r18, 0x4105	; 0x804105 <_ZL19red_blink_on_period>
    1aec:	30 91 06 41 	lds	r19, 0x4106	; 0x804106 <_ZL19red_blink_on_period+0x1>
    1af0:	20 93 fd 40 	sts	0x40FD, r18	; 0x8040fd <_ZL15red_blink_count>
    1af4:	30 93 fe 40 	sts	0x40FE, r19	; 0x8040fe <_ZL15red_blink_count+0x1>
				red_led_configured = true;			
    1af8:	21 e0       	ldi	r18, 0x01	; 1
    1afa:	20 93 fa 40 	sts	0x40FA, r18	; 0x8040fa <_ZL18red_led_configured>
				timer_red_blink_inhibit = false; /* Enable timer LED control */
    1afe:	10 92 0e 41 	sts	0x410E, r1	; 0x80410e <_ZL23timer_red_blink_inhibit>
			}
			break;
    1b02:	a9 ce       	rjmp	.-686    	; 0x1856 <_ZN4leds5blinkE7Blink_tb+0x162>
			
			case LEDS_GREEN_ON_CONSTANT:
			{
				green_blink_on_period = SLOW_ON;
    1b04:	29 e1       	ldi	r18, 0x19	; 25
    1b06:	30 e0       	ldi	r19, 0x00	; 0
    1b08:	20 93 01 41 	sts	0x4101, r18	; 0x804101 <_ZL21green_blink_on_period>
    1b0c:	30 93 02 41 	sts	0x4102, r19	; 0x804102 <_ZL21green_blink_on_period+0x1>
				green_blink_off_period = 0;
    1b10:	10 92 ff 40 	sts	0x40FF, r1	; 0x8040ff <_ZL22green_blink_off_period>
    1b14:	10 92 00 41 	sts	0x4100, r1	; 0x804100 <_ZL22green_blink_off_period+0x1>
				green_blink_count = green_blink_on_period;
    1b18:	20 91 01 41 	lds	r18, 0x4101	; 0x804101 <_ZL21green_blink_on_period>
    1b1c:	30 91 02 41 	lds	r19, 0x4102	; 0x804102 <_ZL21green_blink_on_period+0x1>
    1b20:	20 93 fb 40 	sts	0x40FB, r18	; 0x8040fb <_ZL17green_blink_count>
    1b24:	30 93 fc 40 	sts	0x40FC, r19	; 0x8040fc <_ZL17green_blink_count+0x1>
				green_led_configured = true;			
    1b28:	21 e0       	ldi	r18, 0x01	; 1
    1b2a:	20 93 f9 40 	sts	0x40F9, r18	; 0x8040f9 <_ZL20green_led_configured>
				timer_green_blink_inhibit = false; /* Enable timer LED control */
    1b2e:	10 92 0d 41 	sts	0x410D, r1	; 0x80410d <_ZL25timer_green_blink_inhibit>
			}
			break;
    1b32:	91 ce       	rjmp	.-734    	; 0x1856 <_ZN4leds5blinkE7Blink_tb+0x162>
	
	if(isRed)
	{
		lastRedBlinkSetting = blinkMode;
	}
	else if(isGreen)
    1b34:	99 23       	and	r25, r25
    1b36:	09 f4       	brne	.+2      	; 0x1b3a <_ZN4leds5blinkE7Blink_tb+0x446>
    1b38:	20 ce       	rjmp	.-960    	; 0x177a <_ZN4leds5blinkE7Blink_tb+0x86>
	{
		lastGreenBlinkSetting = blinkMode;
    1b3a:	60 93 09 41 	sts	0x4109, r22	; 0x804109 <_ZL21lastGreenBlinkSetting>
    1b3e:	70 93 0a 41 	sts	0x410A, r23	; 0x80410a <_ZL21lastGreenBlinkSetting+0x1>
    1b42:	08 95       	ret
	
	if(!led_timeout_count && (blinkMode != LEDS_OFF)) return;
	
	isRed = ((blinkMode == LEDS_RED_OFF) || (blinkMode == LEDS_RED_BLINK_FAST) || (blinkMode == LEDS_RED_BLINK_SLOW) || (blinkMode == LEDS_RED_ON_CONSTANT));
	isGreen = ((blinkMode == LEDS_GREEN_OFF) || (blinkMode == LEDS_GREEN_BLINK_FAST) || (blinkMode == LEDS_GREEN_BLINK_SLOW) || (blinkMode == LEDS_GREEN_ON_CONSTANT));
	isBoth = !isRed && !isGreen;	
    1b44:	10 92 f6 40 	sts	0x40F6, r1	; 0x8040f6 <isBoth>
    1b48:	6c ce       	rjmp	.-808    	; 0x1822 <_ZN4leds5blinkE7Blink_tb+0x12e>
    1b4a:	10 92 f6 40 	sts	0x40F6, r1	; 0x8040f6 <isBoth>
    1b4e:	2f ce       	rjmp	.-930    	; 0x17ae <_ZN4leds5blinkE7Blink_tb+0xba>
		}
		
		TCB3.INTCTRL |= TCB_CAPT_bm;   /* Capture or Timeout: enabled */
	}
	
	if(isRed)
    1b50:	81 11       	cpse	r24, r1
    1b52:	89 ce       	rjmp	.-750    	; 0x1866 <_ZN4leds5blinkE7Blink_tb+0x172>
    1b54:	12 ce       	rjmp	.-988    	; 0x177a <_ZN4leds5blinkE7Blink_tb+0x86>

00001b56 <_ZN4leds5blinkE7Blink_t>:
	timer_red_blink_inhibit = true; /* Prevent timer from controlling LED */
}

void leds::blink(Blink_t blinkMode)
{
	blink(blinkMode, false);
    1b56:	40 e0       	ldi	r20, 0x00	; 0
    1b58:	0e 94 7a 0b 	call	0x16f4	; 0x16f4 <_ZN4leds5blinkE7Blink_tb>
}
    1b5c:	08 95       	ret

00001b5e <_ZN4leds5resetEv>:
}

/* Turns off LEDs, resets the text buffer, and disables LED character transmissions. Re-enables LED timer blink functionality. */
void leds::reset(void)
{
	blink(LEDS_OFF);
    1b5e:	70 e0       	ldi	r23, 0x00	; 0
    1b60:	60 e0       	ldi	r22, 0x00	; 0
    1b62:	0e 94 ab 0d 	call	0x1b56	; 0x1b56 <_ZN4leds5blinkE7Blink_t>
	g_text_buff.reset();
    1b66:	87 e4       	ldi	r24, 0x47	; 71
    1b68:	90 e4       	ldi	r25, 0x40	; 64
    1b6a:	0e 94 7d 08 	call	0x10fa	; 0x10fa <_ZN18CircularStringBuff5resetEv>
	timer_red_blink_inhibit = timer_green_blink_inhibit = false; /* Enable timer LED control */
    1b6e:	10 92 0d 41 	sts	0x410D, r1	; 0x80410d <_ZL25timer_green_blink_inhibit>
    1b72:	10 92 0e 41 	sts	0x410E, r1	; 0x80410e <_ZL23timer_red_blink_inhibit>
	led_timeout_count = LED_TIMEOUT_DELAY;
    1b76:	80 e6       	ldi	r24, 0x60	; 96
    1b78:	9a ee       	ldi	r25, 0xEA	; 234
    1b7a:	a0 e0       	ldi	r26, 0x00	; 0
    1b7c:	b0 e0       	ldi	r27, 0x00	; 0
    1b7e:	80 93 16 40 	sts	0x4016, r24	; 0x804016 <_ZL17led_timeout_count>
    1b82:	90 93 17 40 	sts	0x4017, r25	; 0x804017 <_ZL17led_timeout_count+0x1>
    1b86:	a0 93 18 40 	sts	0x4018, r26	; 0x804018 <_ZL17led_timeout_count+0x2>
    1b8a:	b0 93 19 40 	sts	0x4019, r27	; 0x804019 <_ZL17led_timeout_count+0x3>
}
    1b8e:	08 95       	ret

00001b90 <_ZN4leds4initE7Blink_t>:
{
	init(LEDS_OFF);
}

void leds::init(Blink_t setBlink)
{
    1b90:	ef 92       	push	r14
    1b92:	ff 92       	push	r15
    1b94:	0f 93       	push	r16
    1b96:	1f 93       	push	r17
    1b98:	cf 93       	push	r28
    1b9a:	df 93       	push	r29
    1b9c:	8c 01       	movw	r16, r24
    1b9e:	7b 01       	movw	r14, r22
	TCB3.INTCTRL &= ~TCB_CAPT_bm; /* Disable timer interrupt */
    1ba0:	c0 e3       	ldi	r28, 0x30	; 48
    1ba2:	db e0       	ldi	r29, 0x0B	; 11
    1ba4:	8d 81       	ldd	r24, Y+5	; 0x05
    1ba6:	8e 7f       	andi	r24, 0xFE	; 254
    1ba8:	8d 83       	std	Y+5, r24	; 0x05
	reset();
    1baa:	c8 01       	movw	r24, r16
    1bac:	0e 94 af 0d 	call	0x1b5e	; 0x1b5e <_ZN4leds5resetEv>
	TCB3.INTCTRL |= TCB_CAPT_bm;   /* Capture or Timeout: enabled */
    1bb0:	8d 81       	ldd	r24, Y+5	; 0x05
    1bb2:	81 60       	ori	r24, 0x01	; 1
    1bb4:	8d 83       	std	Y+5, r24	; 0x05
	if(setBlink != LEDS_OFF) blink(setBlink, true);
    1bb6:	e1 14       	cp	r14, r1
    1bb8:	f1 04       	cpc	r15, r1
    1bba:	39 f4       	brne	.+14     	; 0x1bca <_ZN4leds4initE7Blink_t+0x3a>
}
    1bbc:	df 91       	pop	r29
    1bbe:	cf 91       	pop	r28
    1bc0:	1f 91       	pop	r17
    1bc2:	0f 91       	pop	r16
    1bc4:	ff 90       	pop	r15
    1bc6:	ef 90       	pop	r14
    1bc8:	08 95       	ret
void leds::init(Blink_t setBlink)
{
	TCB3.INTCTRL &= ~TCB_CAPT_bm; /* Disable timer interrupt */
	reset();
	TCB3.INTCTRL |= TCB_CAPT_bm;   /* Capture or Timeout: enabled */
	if(setBlink != LEDS_OFF) blink(setBlink, true);
    1bca:	41 e0       	ldi	r20, 0x01	; 1
    1bcc:	b7 01       	movw	r22, r14
    1bce:	c8 01       	movw	r24, r16
    1bd0:	0e 94 7a 0b 	call	0x16f4	; 0x16f4 <_ZN4leds5blinkE7Blink_tb>
}
    1bd4:	f3 cf       	rjmp	.-26     	; 0x1bbc <_ZN4leds4initE7Blink_t+0x2c>

00001bd6 <_ZN4leds4initEv>:
}

/* Disables LED timer while resetting settings for interrupt safety. */
void leds::init(void)
{
	init(LEDS_OFF);
    1bd6:	70 e0       	ldi	r23, 0x00	; 0
    1bd8:	60 e0       	ldi	r22, 0x00	; 0
    1bda:	0e 94 c8 0d 	call	0x1b90	; 0x1b90 <_ZN4leds4initE7Blink_t>
}
    1bde:	08 95       	ret

00001be0 <protected_write_io>:
	PUBLIC_FUNCTION(protected_write_io)

#if defined(__GNUC__)
  
#ifdef RAMPZ
	out     _SFR_IO_ADDR(RAMPZ), r1         // Clear bits 23:16 of Z
    1be0:	1b be       	out	0x3b, r1	; 59
#endif
	movw    r30, r24                // Load addr into Z
    1be2:	fc 01       	movw	r30, r24
	out     CCP, r22                // Start CCP handshake
    1be4:	64 bf       	out	0x34, r22	; 52
	st      Z, r20                  // Write value to I/O register
    1be6:	40 83       	st	Z, r20
	ret                             // Return to caller
    1be8:	08 95       	ret

00001bea <_Z13reduce_by_gcdPmS_>:
			return ERROR_CODE_CLKGEN_NONRESPONSIVE;
		}
		
		if(phase) *phase = data[0];
		
		return ERROR_CODE_NO_ERROR;
    1bea:	4f 92       	push	r4
    1bec:	5f 92       	push	r5
    1bee:	6f 92       	push	r6
    1bf0:	7f 92       	push	r7
    1bf2:	8f 92       	push	r8
    1bf4:	9f 92       	push	r9
    1bf6:	af 92       	push	r10
    1bf8:	bf 92       	push	r11
    1bfa:	cf 92       	push	r12
    1bfc:	df 92       	push	r13
    1bfe:	ef 92       	push	r14
    1c00:	ff 92       	push	r15
    1c02:	0f 93       	push	r16
    1c04:	1f 93       	push	r17
    1c06:	cf 93       	push	r28
    1c08:	df 93       	push	r29
    1c0a:	ec 01       	movw	r28, r24
    1c0c:	8b 01       	movw	r16, r22
    1c0e:	48 80       	ld	r4, Y
    1c10:	59 80       	ldd	r5, Y+1	; 0x01
    1c12:	6a 80       	ldd	r6, Y+2	; 0x02
    1c14:	7b 80       	ldd	r7, Y+3	; 0x03
    1c16:	41 14       	cp	r4, r1
    1c18:	51 04       	cpc	r5, r1
    1c1a:	61 04       	cpc	r6, r1
    1c1c:	71 04       	cpc	r7, r1
    1c1e:	09 f4       	brne	.+2      	; 0x1c22 <_Z13reduce_by_gcdPmS_+0x38>
    1c20:	47 c0       	rjmp	.+142    	; 0x1cb0 <_Z13reduce_by_gcdPmS_+0xc6>
    1c22:	fb 01       	movw	r30, r22
    1c24:	80 80       	ld	r8, Z
    1c26:	91 80       	ldd	r9, Z+1	; 0x01
    1c28:	a2 80       	ldd	r10, Z+2	; 0x02
    1c2a:	b3 80       	ldd	r11, Z+3	; 0x03
    1c2c:	81 14       	cp	r8, r1
    1c2e:	91 04       	cpc	r9, r1
    1c30:	a1 04       	cpc	r10, r1
    1c32:	b1 04       	cpc	r11, r1
    1c34:	e9 f1       	breq	.+122    	; 0x1cb0 <_Z13reduce_by_gcdPmS_+0xc6>
    1c36:	c3 01       	movw	r24, r6
    1c38:	b2 01       	movw	r22, r4
    1c3a:	a5 01       	movw	r20, r10
    1c3c:	94 01       	movw	r18, r8
    1c3e:	0e 94 aa 17 	call	0x2f54	; 0x2f54 <__udivmodsi4>
    1c42:	6b 01       	movw	r12, r22
    1c44:	7c 01       	movw	r14, r24
    1c46:	c1 14       	cp	r12, r1
    1c48:	d1 04       	cpc	r13, r1
    1c4a:	e1 04       	cpc	r14, r1
    1c4c:	f1 04       	cpc	r15, r1
    1c4e:	29 f4       	brne	.+10     	; 0x1c5a <_Z13reduce_by_gcdPmS_+0x70>
    1c50:	75 01       	movw	r14, r10
    1c52:	64 01       	movw	r12, r8
    1c54:	0f c0       	rjmp	.+30     	; 0x1c74 <_Z13reduce_by_gcdPmS_+0x8a>
    1c56:	6b 01       	movw	r12, r22
    1c58:	7c 01       	movw	r14, r24
    1c5a:	c5 01       	movw	r24, r10
    1c5c:	b4 01       	movw	r22, r8
    1c5e:	a7 01       	movw	r20, r14
    1c60:	96 01       	movw	r18, r12
    1c62:	0e 94 aa 17 	call	0x2f54	; 0x2f54 <__udivmodsi4>
    1c66:	46 01       	movw	r8, r12
    1c68:	57 01       	movw	r10, r14
    1c6a:	61 15       	cp	r22, r1
    1c6c:	71 05       	cpc	r23, r1
    1c6e:	81 05       	cpc	r24, r1
    1c70:	91 05       	cpc	r25, r1
    1c72:	89 f7       	brne	.-30     	; 0x1c56 <_Z13reduce_by_gcdPmS_+0x6c>
    1c74:	f2 e0       	ldi	r31, 0x02	; 2
    1c76:	cf 16       	cp	r12, r31
    1c78:	d1 04       	cpc	r13, r1
    1c7a:	e1 04       	cpc	r14, r1
    1c7c:	f1 04       	cpc	r15, r1
    1c7e:	c0 f0       	brcs	.+48     	; 0x1cb0 <_Z13reduce_by_gcdPmS_+0xc6>
    1c80:	c3 01       	movw	r24, r6
    1c82:	b2 01       	movw	r22, r4
    1c84:	a7 01       	movw	r20, r14
    1c86:	96 01       	movw	r18, r12
    1c88:	0e 94 aa 17 	call	0x2f54	; 0x2f54 <__udivmodsi4>
    1c8c:	28 83       	st	Y, r18
    1c8e:	39 83       	std	Y+1, r19	; 0x01
    1c90:	4a 83       	std	Y+2, r20	; 0x02
    1c92:	5b 83       	std	Y+3, r21	; 0x03
    1c94:	f8 01       	movw	r30, r16
    1c96:	60 81       	ld	r22, Z
    1c98:	71 81       	ldd	r23, Z+1	; 0x01
    1c9a:	82 81       	ldd	r24, Z+2	; 0x02
    1c9c:	93 81       	ldd	r25, Z+3	; 0x03
    1c9e:	a7 01       	movw	r20, r14
    1ca0:	96 01       	movw	r18, r12
    1ca2:	0e 94 aa 17 	call	0x2f54	; 0x2f54 <__udivmodsi4>
    1ca6:	f8 01       	movw	r30, r16
    1ca8:	20 83       	st	Z, r18
    1caa:	31 83       	std	Z+1, r19	; 0x01
    1cac:	42 83       	std	Z+2, r20	; 0x02
    1cae:	53 83       	std	Z+3, r21	; 0x03
    1cb0:	df 91       	pop	r29
    1cb2:	cf 91       	pop	r28
    1cb4:	1f 91       	pop	r17
    1cb6:	0f 91       	pop	r16
    1cb8:	ff 90       	pop	r15
    1cba:	ef 90       	pop	r14
    1cbc:	df 90       	pop	r13
    1cbe:	cf 90       	pop	r12
    1cc0:	bf 90       	pop	r11
    1cc2:	af 90       	pop	r10
    1cc4:	9f 90       	pop	r9
    1cc6:	8f 90       	pop	r8
    1cc8:	7f 90       	pop	r7
    1cca:	6f 90       	pop	r6
    1ccc:	5f 90       	pop	r5
    1cce:	4f 90       	pop	r4
    1cd0:	08 95       	ret

00001cd2 <_Z8pll_calcmP13u_si5351_regs>:
    1cd2:	8f 92       	push	r8
    1cd4:	9f 92       	push	r9
    1cd6:	af 92       	push	r10
    1cd8:	bf 92       	push	r11
    1cda:	cf 92       	push	r12
    1cdc:	df 92       	push	r13
    1cde:	ef 92       	push	r14
    1ce0:	ff 92       	push	r15
    1ce2:	0f 93       	push	r16
    1ce4:	1f 93       	push	r17
    1ce6:	cf 93       	push	r28
    1ce8:	df 93       	push	r29
    1cea:	cd b7       	in	r28, 0x3d	; 61
    1cec:	de b7       	in	r29, 0x3e	; 62
    1cee:	28 97       	sbiw	r28, 0x08	; 8
    1cf0:	cd bf       	out	0x3d, r28	; 61
    1cf2:	de bf       	out	0x3e, r29	; 62
    1cf4:	8a 01       	movw	r16, r20
    1cf6:	80 90 1a 40 	lds	r8, 0x401A	; 0x80401a <_ZL9xtal_freq>
    1cfa:	90 90 1b 40 	lds	r9, 0x401B	; 0x80401b <_ZL9xtal_freq+0x1>
    1cfe:	a0 90 1c 40 	lds	r10, 0x401C	; 0x80401c <_ZL9xtal_freq+0x2>
    1d02:	b0 90 1d 40 	lds	r11, 0x401D	; 0x80401d <_ZL9xtal_freq+0x3>
    1d06:	a5 01       	movw	r20, r10
    1d08:	94 01       	movw	r18, r8
    1d0a:	0e 94 aa 17 	call	0x2f54	; 0x2f54 <__udivmodsi4>
    1d0e:	69 01       	movw	r12, r18
    1d10:	7a 01       	movw	r14, r20
    1d12:	69 83       	std	Y+1, r22	; 0x01
    1d14:	7a 83       	std	Y+2, r23	; 0x02
    1d16:	8b 83       	std	Y+3, r24	; 0x03
    1d18:	9c 83       	std	Y+4, r25	; 0x04
    1d1a:	8d 82       	std	Y+5, r8	; 0x05
    1d1c:	9e 82       	std	Y+6, r9	; 0x06
    1d1e:	af 82       	std	Y+7, r10	; 0x07
    1d20:	b8 86       	std	Y+8, r11	; 0x08
    1d22:	be 01       	movw	r22, r28
    1d24:	6b 5f       	subi	r22, 0xFB	; 251
    1d26:	7f 4f       	sbci	r23, 0xFF	; 255
    1d28:	ce 01       	movw	r24, r28
    1d2a:	01 96       	adiw	r24, 0x01	; 1
    1d2c:	0e 94 f5 0d 	call	0x1bea	; 0x1bea <_Z13reduce_by_gcdPmS_>
    1d30:	69 81       	ldd	r22, Y+1	; 0x01
    1d32:	7a 81       	ldd	r23, Y+2	; 0x02
    1d34:	8b 81       	ldd	r24, Y+3	; 0x03
    1d36:	9c 81       	ldd	r25, Y+4	; 0x04
    1d38:	66 0f       	add	r22, r22
    1d3a:	77 1f       	adc	r23, r23
    1d3c:	88 1f       	adc	r24, r24
    1d3e:	99 1f       	adc	r25, r25
    1d40:	66 0f       	add	r22, r22
    1d42:	77 1f       	adc	r23, r23
    1d44:	88 1f       	adc	r24, r24
    1d46:	99 1f       	adc	r25, r25
    1d48:	66 0f       	add	r22, r22
    1d4a:	77 1f       	adc	r23, r23
    1d4c:	88 1f       	adc	r24, r24
    1d4e:	99 1f       	adc	r25, r25
    1d50:	66 0f       	add	r22, r22
    1d52:	77 1f       	adc	r23, r23
    1d54:	88 1f       	adc	r24, r24
    1d56:	99 1f       	adc	r25, r25
    1d58:	66 0f       	add	r22, r22
    1d5a:	77 1f       	adc	r23, r23
    1d5c:	88 1f       	adc	r24, r24
    1d5e:	99 1f       	adc	r25, r25
    1d60:	66 0f       	add	r22, r22
    1d62:	77 1f       	adc	r23, r23
    1d64:	88 1f       	adc	r24, r24
    1d66:	99 1f       	adc	r25, r25
    1d68:	66 0f       	add	r22, r22
    1d6a:	77 1f       	adc	r23, r23
    1d6c:	88 1f       	adc	r24, r24
    1d6e:	99 1f       	adc	r25, r25
    1d70:	8d 80       	ldd	r8, Y+5	; 0x05
    1d72:	9e 80       	ldd	r9, Y+6	; 0x06
    1d74:	af 80       	ldd	r10, Y+7	; 0x07
    1d76:	b8 84       	ldd	r11, Y+8	; 0x08
    1d78:	a5 01       	movw	r20, r10
    1d7a:	94 01       	movw	r18, r8
    1d7c:	0e 94 aa 17 	call	0x2f54	; 0x2f54 <__udivmodsi4>
    1d80:	32 50       	subi	r19, 0x02	; 2
    1d82:	41 09       	sbc	r20, r1
    1d84:	51 09       	sbc	r21, r1
    1d86:	cc 0c       	add	r12, r12
    1d88:	dd 1c       	adc	r13, r13
    1d8a:	ee 1c       	adc	r14, r14
    1d8c:	ff 1c       	adc	r15, r15
    1d8e:	cc 0c       	add	r12, r12
    1d90:	dd 1c       	adc	r13, r13
    1d92:	ee 1c       	adc	r14, r14
    1d94:	ff 1c       	adc	r15, r15
    1d96:	cc 0c       	add	r12, r12
    1d98:	dd 1c       	adc	r13, r13
    1d9a:	ee 1c       	adc	r14, r14
    1d9c:	ff 1c       	adc	r15, r15
    1d9e:	cc 0c       	add	r12, r12
    1da0:	dd 1c       	adc	r13, r13
    1da2:	ee 1c       	adc	r14, r14
    1da4:	ff 1c       	adc	r15, r15
    1da6:	cc 0c       	add	r12, r12
    1da8:	dd 1c       	adc	r13, r13
    1daa:	ee 1c       	adc	r14, r14
    1dac:	ff 1c       	adc	r15, r15
    1dae:	cc 0c       	add	r12, r12
    1db0:	dd 1c       	adc	r13, r13
    1db2:	ee 1c       	adc	r14, r14
    1db4:	ff 1c       	adc	r15, r15
    1db6:	cc 0c       	add	r12, r12
    1db8:	dd 1c       	adc	r13, r13
    1dba:	ee 1c       	adc	r14, r14
    1dbc:	ff 1c       	adc	r15, r15
    1dbe:	c2 0e       	add	r12, r18
    1dc0:	d3 1e       	adc	r13, r19
    1dc2:	e4 1e       	adc	r14, r20
    1dc4:	f5 1e       	adc	r15, r21
    1dc6:	f8 01       	movw	r30, r16
    1dc8:	c0 82       	st	Z, r12
    1dca:	d1 82       	std	Z+1, r13	; 0x01
    1dcc:	e2 82       	std	Z+2, r14	; 0x02
    1dce:	f3 82       	std	Z+3, r15	; 0x03
    1dd0:	64 83       	std	Z+4, r22	; 0x04
    1dd2:	75 83       	std	Z+5, r23	; 0x05
    1dd4:	86 83       	std	Z+6, r24	; 0x06
    1dd6:	97 83       	std	Z+7, r25	; 0x07
    1dd8:	80 86       	std	Z+8, r8	; 0x08
    1dda:	91 86       	std	Z+9, r9	; 0x09
    1ddc:	a2 86       	std	Z+10, r10	; 0x0a
    1dde:	b3 86       	std	Z+11, r11	; 0x0b
    1de0:	80 e0       	ldi	r24, 0x00	; 0
    1de2:	28 96       	adiw	r28, 0x08	; 8
    1de4:	cd bf       	out	0x3d, r28	; 61
    1de6:	de bf       	out	0x3e, r29	; 62
    1de8:	df 91       	pop	r29
    1dea:	cf 91       	pop	r28
    1dec:	1f 91       	pop	r17
    1dee:	0f 91       	pop	r16
    1df0:	ff 90       	pop	r15
    1df2:	ef 90       	pop	r14
    1df4:	df 90       	pop	r13
    1df6:	cf 90       	pop	r12
    1df8:	bf 90       	pop	r11
    1dfa:	af 90       	pop	r10
    1dfc:	9f 90       	pop	r9
    1dfe:	8f 90       	pop	r8
    1e00:	08 95       	ret

00001e02 <_Z15multisynth_calcmP13u_si5351_regsPbS1_>:
    1e02:	3f 92       	push	r3
    1e04:	4f 92       	push	r4
    1e06:	5f 92       	push	r5
    1e08:	6f 92       	push	r6
    1e0a:	7f 92       	push	r7
    1e0c:	8f 92       	push	r8
    1e0e:	9f 92       	push	r9
    1e10:	af 92       	push	r10
    1e12:	bf 92       	push	r11
    1e14:	cf 92       	push	r12
    1e16:	df 92       	push	r13
    1e18:	ef 92       	push	r14
    1e1a:	ff 92       	push	r15
    1e1c:	0f 93       	push	r16
    1e1e:	1f 93       	push	r17
    1e20:	cf 93       	push	r28
    1e22:	df 93       	push	r29
    1e24:	4b 01       	movw	r8, r22
    1e26:	5c 01       	movw	r10, r24
    1e28:	ea 01       	movw	r28, r20
    1e2a:	81 e0       	ldi	r24, 0x01	; 1
    1e2c:	f9 01       	movw	r30, r18
    1e2e:	80 83       	st	Z, r24
    1e30:	f0 e8       	ldi	r31, 0x80	; 128
    1e32:	8f 16       	cp	r8, r31
    1e34:	f1 ed       	ldi	r31, 0xD1	; 209
    1e36:	9f 06       	cpc	r9, r31
    1e38:	f0 ef       	ldi	r31, 0xF0	; 240
    1e3a:	af 06       	cpc	r10, r31
    1e3c:	f8 e0       	ldi	r31, 0x08	; 8
    1e3e:	bf 06       	cpc	r11, r31
    1e40:	08 f0       	brcs	.+2      	; 0x1e44 <_Z15multisynth_calcmP13u_si5351_regsPbS1_+0x42>
    1e42:	87 c0       	rjmp	.+270    	; 0x1f52 <_Z15multisynth_calcmP13u_si5351_regsPbS1_+0x150>
    1e44:	68 94       	set
    1e46:	33 24       	eor	r3, r3
    1e48:	31 f8       	bld	r3, 1
    1e4a:	60 e0       	ldi	r22, 0x00	; 0
    1e4c:	79 ee       	ldi	r23, 0xE9	; 233
    1e4e:	84 ea       	ldi	r24, 0xA4	; 164
    1e50:	95 e3       	ldi	r25, 0x35	; 53
    1e52:	0f 2e       	mov	r0, r31
    1e54:	41 2c       	mov	r4, r1
    1e56:	f9 ee       	ldi	r31, 0xE9	; 233
    1e58:	5f 2e       	mov	r5, r31
    1e5a:	f4 ea       	ldi	r31, 0xA4	; 164
    1e5c:	6f 2e       	mov	r6, r31
    1e5e:	f5 e3       	ldi	r31, 0x35	; 53
    1e60:	7f 2e       	mov	r7, r31
    1e62:	f0 2d       	mov	r31, r0
    1e64:	a5 01       	movw	r20, r10
    1e66:	94 01       	movw	r18, r8
    1e68:	0e 94 aa 17 	call	0x2f54	; 0x2f54 <__udivmodsi4>
    1e6c:	69 01       	movw	r12, r18
    1e6e:	7a 01       	movw	r14, r20
    1e70:	44 e0       	ldi	r20, 0x04	; 4
    1e72:	c4 16       	cp	r12, r20
    1e74:	d1 04       	cpc	r13, r1
    1e76:	e1 04       	cpc	r14, r1
    1e78:	f1 04       	cpc	r15, r1
    1e7a:	08 f0       	brcs	.+2      	; 0x1e7e <_Z15multisynth_calcmP13u_si5351_regsPbS1_+0x7c>
    1e7c:	79 c0       	rjmp	.+242    	; 0x1f70 <_Z15multisynth_calcmP13u_si5351_regsPbS1_+0x16e>
    1e7e:	a3 2d       	mov	r26, r3
    1e80:	b0 e0       	ldi	r27, 0x00	; 0
    1e82:	a5 01       	movw	r20, r10
    1e84:	94 01       	movw	r18, r8
    1e86:	0e 94 e4 17 	call	0x2fc8	; 0x2fc8 <__muluhisi3>
    1e8a:	a3 01       	movw	r20, r6
    1e8c:	92 01       	movw	r18, r4
    1e8e:	26 1b       	sub	r18, r22
    1e90:	37 0b       	sbc	r19, r23
    1e92:	48 0b       	sbc	r20, r24
    1e94:	59 0b       	sbc	r21, r25
    1e96:	ca 01       	movw	r24, r20
    1e98:	b9 01       	movw	r22, r18
    1e9a:	33 94       	inc	r3
    1e9c:	33 94       	inc	r3
    1e9e:	61 15       	cp	r22, r1
    1ea0:	36 e4       	ldi	r19, 0x46	; 70
    1ea2:	73 07       	cpc	r23, r19
    1ea4:	33 ec       	ldi	r19, 0xC3	; 195
    1ea6:	83 07       	cpc	r24, r19
    1ea8:	33 e2       	ldi	r19, 0x23	; 35
    1eaa:	93 07       	cpc	r25, r19
    1eac:	d8 f6       	brcc	.-74     	; 0x1e64 <_Z15multisynth_calcmP13u_si5351_regsPbS1_+0x62>
    1eae:	60 e0       	ldi	r22, 0x00	; 0
    1eb0:	70 e0       	ldi	r23, 0x00	; 0
    1eb2:	cb 01       	movw	r24, r22
    1eb4:	c1 2c       	mov	r12, r1
    1eb6:	d1 2c       	mov	r13, r1
    1eb8:	76 01       	movw	r14, r12
    1eba:	21 e0       	ldi	r18, 0x01	; 1
    1ebc:	54 e0       	ldi	r21, 0x04	; 4
    1ebe:	c5 16       	cp	r12, r21
    1ec0:	d1 04       	cpc	r13, r1
    1ec2:	e1 04       	cpc	r14, r1
    1ec4:	f1 04       	cpc	r15, r1
    1ec6:	09 f0       	breq	.+2      	; 0x1eca <_Z15multisynth_calcmP13u_si5351_regsPbS1_+0xc8>
    1ec8:	20 e0       	ldi	r18, 0x00	; 0
    1eca:	f8 01       	movw	r30, r16
    1ecc:	20 83       	st	Z, r18
    1ece:	cc 0c       	add	r12, r12
    1ed0:	dd 1c       	adc	r13, r13
    1ed2:	ee 1c       	adc	r14, r14
    1ed4:	ff 1c       	adc	r15, r15
    1ed6:	cc 0c       	add	r12, r12
    1ed8:	dd 1c       	adc	r13, r13
    1eda:	ee 1c       	adc	r14, r14
    1edc:	ff 1c       	adc	r15, r15
    1ede:	cc 0c       	add	r12, r12
    1ee0:	dd 1c       	adc	r13, r13
    1ee2:	ee 1c       	adc	r14, r14
    1ee4:	ff 1c       	adc	r15, r15
    1ee6:	cc 0c       	add	r12, r12
    1ee8:	dd 1c       	adc	r13, r13
    1eea:	ee 1c       	adc	r14, r14
    1eec:	ff 1c       	adc	r15, r15
    1eee:	cc 0c       	add	r12, r12
    1ef0:	dd 1c       	adc	r13, r13
    1ef2:	ee 1c       	adc	r14, r14
    1ef4:	ff 1c       	adc	r15, r15
    1ef6:	cc 0c       	add	r12, r12
    1ef8:	dd 1c       	adc	r13, r13
    1efa:	ee 1c       	adc	r14, r14
    1efc:	ff 1c       	adc	r15, r15
    1efe:	cc 0c       	add	r12, r12
    1f00:	dd 1c       	adc	r13, r13
    1f02:	ee 1c       	adc	r14, r14
    1f04:	ff 1c       	adc	r15, r15
    1f06:	f2 e0       	ldi	r31, 0x02	; 2
    1f08:	df 1a       	sub	r13, r31
    1f0a:	e1 08       	sbc	r14, r1
    1f0c:	f1 08       	sbc	r15, r1
    1f0e:	c8 82       	st	Y, r12
    1f10:	d9 82       	std	Y+1, r13	; 0x01
    1f12:	ea 82       	std	Y+2, r14	; 0x02
    1f14:	fb 82       	std	Y+3, r15	; 0x03
    1f16:	1c 82       	std	Y+4, r1	; 0x04
    1f18:	1d 82       	std	Y+5, r1	; 0x05
    1f1a:	1e 82       	std	Y+6, r1	; 0x06
    1f1c:	1f 82       	std	Y+7, r1	; 0x07
    1f1e:	01 e0       	ldi	r16, 0x01	; 1
    1f20:	10 e0       	ldi	r17, 0x00	; 0
    1f22:	20 e0       	ldi	r18, 0x00	; 0
    1f24:	30 e0       	ldi	r19, 0x00	; 0
    1f26:	08 87       	std	Y+8, r16	; 0x08
    1f28:	19 87       	std	Y+9, r17	; 0x09
    1f2a:	2a 87       	std	Y+10, r18	; 0x0a
    1f2c:	3b 87       	std	Y+11, r19	; 0x0b
    1f2e:	df 91       	pop	r29
    1f30:	cf 91       	pop	r28
    1f32:	1f 91       	pop	r17
    1f34:	0f 91       	pop	r16
    1f36:	ff 90       	pop	r15
    1f38:	ef 90       	pop	r14
    1f3a:	df 90       	pop	r13
    1f3c:	cf 90       	pop	r12
    1f3e:	bf 90       	pop	r11
    1f40:	af 90       	pop	r10
    1f42:	9f 90       	pop	r9
    1f44:	8f 90       	pop	r8
    1f46:	7f 90       	pop	r7
    1f48:	6f 90       	pop	r6
    1f4a:	5f 90       	pop	r5
    1f4c:	4f 90       	pop	r4
    1f4e:	3f 90       	pop	r3
    1f50:	08 95       	ret
    1f52:	c5 01       	movw	r24, r10
    1f54:	66 0f       	add	r22, r22
    1f56:	77 1f       	adc	r23, r23
    1f58:	88 1f       	adc	r24, r24
    1f5a:	99 1f       	adc	r25, r25
    1f5c:	66 0f       	add	r22, r22
    1f5e:	77 1f       	adc	r23, r23
    1f60:	88 1f       	adc	r24, r24
    1f62:	99 1f       	adc	r25, r25
    1f64:	c1 2c       	mov	r12, r1
    1f66:	d1 2c       	mov	r13, r1
    1f68:	76 01       	movw	r14, r12
    1f6a:	68 94       	set
    1f6c:	c2 f8       	bld	r12, 2
    1f6e:	a5 cf       	rjmp	.-182    	; 0x1eba <_Z15multisynth_calcmP13u_si5351_regsPbS1_+0xb8>
    1f70:	a5 01       	movw	r20, r10
    1f72:	94 01       	movw	r18, r8
    1f74:	c7 01       	movw	r24, r14
    1f76:	b6 01       	movw	r22, r12
    1f78:	0e 94 9a 17 	call	0x2f34	; 0x2f34 <__mulsi3>
    1f7c:	9e cf       	rjmp	.-196    	; 0x1eba <_Z15multisynth_calcmP13u_si5351_regsPbS1_+0xb8>

00001f7e <_Z19multisynth_estimatemP13u_si5351_regsPbS1_>:
    1f7e:	2f 92       	push	r2
    1f80:	3f 92       	push	r3
    1f82:	4f 92       	push	r4
    1f84:	5f 92       	push	r5
    1f86:	6f 92       	push	r6
    1f88:	7f 92       	push	r7
    1f8a:	8f 92       	push	r8
    1f8c:	9f 92       	push	r9
    1f8e:	af 92       	push	r10
    1f90:	bf 92       	push	r11
    1f92:	cf 92       	push	r12
    1f94:	df 92       	push	r13
    1f96:	ef 92       	push	r14
    1f98:	ff 92       	push	r15
    1f9a:	0f 93       	push	r16
    1f9c:	1f 93       	push	r17
    1f9e:	cf 93       	push	r28
    1fa0:	df 93       	push	r29
    1fa2:	cd b7       	in	r28, 0x3d	; 61
    1fa4:	de b7       	in	r29, 0x3e	; 62
    1fa6:	62 97       	sbiw	r28, 0x12	; 18
    1fa8:	cd bf       	out	0x3d, r28	; 61
    1faa:	de bf       	out	0x3e, r29	; 62
    1fac:	4b 01       	movw	r8, r22
    1fae:	5c 01       	movw	r10, r24
    1fb0:	1a 01       	movw	r2, r20
    1fb2:	2d 87       	std	Y+13, r18	; 0x0d
    1fb4:	3e 87       	std	Y+14, r19	; 0x0e
    1fb6:	80 91 1e 41 	lds	r24, 0x411E	; 0x80411e <_ZL8freqVCOB>
    1fba:	90 91 1f 41 	lds	r25, 0x411F	; 0x80411f <_ZL8freqVCOB+0x1>
    1fbe:	a0 91 20 41 	lds	r26, 0x4120	; 0x804120 <_ZL8freqVCOB+0x2>
    1fc2:	b0 91 21 41 	lds	r27, 0x4121	; 0x804121 <_ZL8freqVCOB+0x3>
    1fc6:	89 87       	std	Y+9, r24	; 0x09
    1fc8:	9a 87       	std	Y+10, r25	; 0x0a
    1fca:	ab 87       	std	Y+11, r26	; 0x0b
    1fcc:	bc 87       	std	Y+12, r27	; 0x0c
    1fce:	bc 01       	movw	r22, r24
    1fd0:	cd 01       	movw	r24, r26
    1fd2:	a5 01       	movw	r20, r10
    1fd4:	94 01       	movw	r18, r8
    1fd6:	0e 94 aa 17 	call	0x2f54	; 0x2f54 <__udivmodsi4>
    1fda:	69 01       	movw	r12, r18
    1fdc:	7a 01       	movw	r14, r20
    1fde:	cf 86       	std	Y+15, r12	; 0x0f
    1fe0:	d8 8a       	std	Y+16, r13	; 0x10
    1fe2:	e9 8a       	std	Y+17, r14	; 0x11
    1fe4:	fa 8a       	std	Y+18, r15	; 0x12
    1fe6:	69 83       	std	Y+1, r22	; 0x01
    1fe8:	7a 83       	std	Y+2, r23	; 0x02
    1fea:	8b 83       	std	Y+3, r24	; 0x03
    1fec:	9c 83       	std	Y+4, r25	; 0x04
    1fee:	8d 82       	std	Y+5, r8	; 0x05
    1ff0:	9e 82       	std	Y+6, r9	; 0x06
    1ff2:	af 82       	std	Y+7, r10	; 0x07
    1ff4:	b8 86       	std	Y+8, r11	; 0x08
    1ff6:	be 01       	movw	r22, r28
    1ff8:	6b 5f       	subi	r22, 0xFB	; 251
    1ffa:	7f 4f       	sbci	r23, 0xFF	; 255
    1ffc:	ce 01       	movw	r24, r28
    1ffe:	01 96       	adiw	r24, 0x01	; 1
    2000:	0e 94 f5 0d 	call	0x1bea	; 0x1bea <_Z13reduce_by_gcdPmS_>
    2004:	4d 80       	ldd	r4, Y+5	; 0x05
    2006:	5e 80       	ldd	r5, Y+6	; 0x06
    2008:	6f 80       	ldd	r6, Y+7	; 0x07
    200a:	78 84       	ldd	r7, Y+8	; 0x08
    200c:	89 80       	ldd	r8, Y+1	; 0x01
    200e:	9a 80       	ldd	r9, Y+2	; 0x02
    2010:	ab 80       	ldd	r10, Y+3	; 0x03
    2012:	bc 80       	ldd	r11, Y+4	; 0x04
    2014:	a3 01       	movw	r20, r6
    2016:	92 01       	movw	r18, r4
    2018:	c7 01       	movw	r24, r14
    201a:	b6 01       	movw	r22, r12
    201c:	0e 94 9a 17 	call	0x2f34	; 0x2f34 <__mulsi3>
    2020:	9b 01       	movw	r18, r22
    2022:	ac 01       	movw	r20, r24
    2024:	28 0d       	add	r18, r8
    2026:	39 1d       	adc	r19, r9
    2028:	4a 1d       	adc	r20, r10
    202a:	5b 1d       	adc	r21, r11
    202c:	69 85       	ldd	r22, Y+9	; 0x09
    202e:	7a 85       	ldd	r23, Y+10	; 0x0a
    2030:	8b 85       	ldd	r24, Y+11	; 0x0b
    2032:	9c 85       	ldd	r25, Y+12	; 0x0c
    2034:	0e 94 aa 17 	call	0x2f54	; 0x2f54 <__udivmodsi4>
    2038:	c3 01       	movw	r24, r6
    203a:	b2 01       	movw	r22, r4
    203c:	0e 94 9a 17 	call	0x2f34	; 0x2f34 <__mulsi3>
    2040:	69 87       	std	Y+9, r22	; 0x09
    2042:	7a 87       	std	Y+10, r23	; 0x0a
    2044:	8b 87       	std	Y+11, r24	; 0x0b
    2046:	9c 87       	std	Y+12, r25	; 0x0c
    2048:	81 14       	cp	r8, r1
    204a:	91 04       	cpc	r9, r1
    204c:	a1 04       	cpc	r10, r1
    204e:	b1 04       	cpc	r11, r1
    2050:	11 f4       	brne	.+4      	; 0x2056 <_Z19multisynth_estimatemP13u_si5351_regsPbS1_+0xd8>
    2052:	c0 fe       	sbrs	r12, 0
    2054:	71 c0       	rjmp	.+226    	; 0x2138 <_Z19multisynth_estimatemP13u_si5351_regsPbS1_+0x1ba>
    2056:	ad 85       	ldd	r26, Y+13	; 0x0d
    2058:	be 85       	ldd	r27, Y+14	; 0x0e
    205a:	1c 92       	st	X, r1
    205c:	d8 01       	movw	r26, r16
    205e:	1c 92       	st	X, r1
    2060:	88 0c       	add	r8, r8
    2062:	99 1c       	adc	r9, r9
    2064:	aa 1c       	adc	r10, r10
    2066:	bb 1c       	adc	r11, r11
    2068:	88 0c       	add	r8, r8
    206a:	99 1c       	adc	r9, r9
    206c:	aa 1c       	adc	r10, r10
    206e:	bb 1c       	adc	r11, r11
    2070:	c5 01       	movw	r24, r10
    2072:	b4 01       	movw	r22, r8
    2074:	66 0f       	add	r22, r22
    2076:	77 1f       	adc	r23, r23
    2078:	88 1f       	adc	r24, r24
    207a:	99 1f       	adc	r25, r25
    207c:	66 0f       	add	r22, r22
    207e:	77 1f       	adc	r23, r23
    2080:	88 1f       	adc	r24, r24
    2082:	99 1f       	adc	r25, r25
    2084:	66 0f       	add	r22, r22
    2086:	77 1f       	adc	r23, r23
    2088:	88 1f       	adc	r24, r24
    208a:	99 1f       	adc	r25, r25
    208c:	66 0f       	add	r22, r22
    208e:	77 1f       	adc	r23, r23
    2090:	88 1f       	adc	r24, r24
    2092:	99 1f       	adc	r25, r25
    2094:	66 0f       	add	r22, r22
    2096:	77 1f       	adc	r23, r23
    2098:	88 1f       	adc	r24, r24
    209a:	99 1f       	adc	r25, r25
    209c:	a3 01       	movw	r20, r6
    209e:	92 01       	movw	r18, r4
    20a0:	0e 94 aa 17 	call	0x2f54	; 0x2f54 <__udivmodsi4>
    20a4:	32 50       	subi	r19, 0x02	; 2
    20a6:	41 09       	sbc	r20, r1
    20a8:	51 09       	sbc	r21, r1
    20aa:	cc 0c       	add	r12, r12
    20ac:	dd 1c       	adc	r13, r13
    20ae:	ee 1c       	adc	r14, r14
    20b0:	ff 1c       	adc	r15, r15
    20b2:	cc 0c       	add	r12, r12
    20b4:	dd 1c       	adc	r13, r13
    20b6:	ee 1c       	adc	r14, r14
    20b8:	ff 1c       	adc	r15, r15
    20ba:	cc 0c       	add	r12, r12
    20bc:	dd 1c       	adc	r13, r13
    20be:	ee 1c       	adc	r14, r14
    20c0:	ff 1c       	adc	r15, r15
    20c2:	cc 0c       	add	r12, r12
    20c4:	dd 1c       	adc	r13, r13
    20c6:	ee 1c       	adc	r14, r14
    20c8:	ff 1c       	adc	r15, r15
    20ca:	cc 0c       	add	r12, r12
    20cc:	dd 1c       	adc	r13, r13
    20ce:	ee 1c       	adc	r14, r14
    20d0:	ff 1c       	adc	r15, r15
    20d2:	cc 0c       	add	r12, r12
    20d4:	dd 1c       	adc	r13, r13
    20d6:	ee 1c       	adc	r14, r14
    20d8:	ff 1c       	adc	r15, r15
    20da:	cc 0c       	add	r12, r12
    20dc:	dd 1c       	adc	r13, r13
    20de:	ee 1c       	adc	r14, r14
    20e0:	ff 1c       	adc	r15, r15
    20e2:	c2 0e       	add	r12, r18
    20e4:	d3 1e       	adc	r13, r19
    20e6:	e4 1e       	adc	r14, r20
    20e8:	f5 1e       	adc	r15, r21
    20ea:	f1 01       	movw	r30, r2
    20ec:	c0 82       	st	Z, r12
    20ee:	d1 82       	std	Z+1, r13	; 0x01
    20f0:	e2 82       	std	Z+2, r14	; 0x02
    20f2:	f3 82       	std	Z+3, r15	; 0x03
    20f4:	64 83       	std	Z+4, r22	; 0x04
    20f6:	75 83       	std	Z+5, r23	; 0x05
    20f8:	86 83       	std	Z+6, r24	; 0x06
    20fa:	97 83       	std	Z+7, r25	; 0x07
    20fc:	40 86       	std	Z+8, r4	; 0x08
    20fe:	51 86       	std	Z+9, r5	; 0x09
    2100:	62 86       	std	Z+10, r6	; 0x0a
    2102:	73 86       	std	Z+11, r7	; 0x0b
    2104:	69 85       	ldd	r22, Y+9	; 0x09
    2106:	7a 85       	ldd	r23, Y+10	; 0x0a
    2108:	8b 85       	ldd	r24, Y+11	; 0x0b
    210a:	9c 85       	ldd	r25, Y+12	; 0x0c
    210c:	62 96       	adiw	r28, 0x12	; 18
    210e:	cd bf       	out	0x3d, r28	; 61
    2110:	de bf       	out	0x3e, r29	; 62
    2112:	df 91       	pop	r29
    2114:	cf 91       	pop	r28
    2116:	1f 91       	pop	r17
    2118:	0f 91       	pop	r16
    211a:	ff 90       	pop	r15
    211c:	ef 90       	pop	r14
    211e:	df 90       	pop	r13
    2120:	cf 90       	pop	r12
    2122:	bf 90       	pop	r11
    2124:	af 90       	pop	r10
    2126:	9f 90       	pop	r9
    2128:	8f 90       	pop	r8
    212a:	7f 90       	pop	r7
    212c:	6f 90       	pop	r6
    212e:	5f 90       	pop	r5
    2130:	4f 90       	pop	r4
    2132:	3f 90       	pop	r3
    2134:	2f 90       	pop	r2
    2136:	08 95       	ret
    2138:	81 e0       	ldi	r24, 0x01	; 1
    213a:	ad 85       	ldd	r26, Y+13	; 0x0d
    213c:	be 85       	ldd	r27, Y+14	; 0x0e
    213e:	8c 93       	st	X, r24
    2140:	8f 85       	ldd	r24, Y+15	; 0x0f
    2142:	98 89       	ldd	r25, Y+16	; 0x10
    2144:	a9 89       	ldd	r26, Y+17	; 0x11
    2146:	ba 89       	ldd	r27, Y+18	; 0x12
    2148:	04 97       	sbiw	r24, 0x04	; 4
    214a:	a1 05       	cpc	r26, r1
    214c:	b1 05       	cpc	r27, r1
    214e:	09 f0       	breq	.+2      	; 0x2152 <_Z19multisynth_estimatemP13u_si5351_regsPbS1_+0x1d4>
    2150:	85 cf       	rjmp	.-246    	; 0x205c <_Z19multisynth_estimatemP13u_si5351_regsPbS1_+0xde>
    2152:	81 e0       	ldi	r24, 0x01	; 1
    2154:	d8 01       	movw	r26, r16
    2156:	8c 93       	st	X, r24
    2158:	f1 01       	movw	r30, r2
    215a:	10 82       	st	Z, r1
    215c:	11 82       	std	Z+1, r1	; 0x01
    215e:	12 82       	std	Z+2, r1	; 0x02
    2160:	13 82       	std	Z+3, r1	; 0x03
    2162:	14 82       	std	Z+4, r1	; 0x04
    2164:	15 82       	std	Z+5, r1	; 0x05
    2166:	16 82       	std	Z+6, r1	; 0x06
    2168:	17 82       	std	Z+7, r1	; 0x07
    216a:	81 e0       	ldi	r24, 0x01	; 1
    216c:	90 e0       	ldi	r25, 0x00	; 0
    216e:	a0 e0       	ldi	r26, 0x00	; 0
    2170:	b0 e0       	ldi	r27, 0x00	; 0
    2172:	80 87       	std	Z+8, r24	; 0x08
    2174:	91 87       	std	Z+9, r25	; 0x09
    2176:	a2 87       	std	Z+10, r26	; 0x0a
    2178:	b3 87       	std	Z+11, r27	; 0x0b
    217a:	c4 cf       	rjmp	.-120    	; 0x2104 <_Z19multisynth_estimatemP13u_si5351_regsPbS1_+0x186>

0000217c <_Z17si5351_write_bulkhPhh>:
    217c:	ff 92       	push	r15
    217e:	0f 93       	push	r16
    2180:	1f 93       	push	r17
    2182:	cf 93       	push	r28
    2184:	df 93       	push	r29
    2186:	f8 2e       	mov	r15, r24
    2188:	8b 01       	movw	r16, r22
    218a:	d4 2f       	mov	r29, r20
    218c:	c5 e0       	ldi	r28, 0x05	; 5
    218e:	2d 2f       	mov	r18, r29
    2190:	a8 01       	movw	r20, r16
    2192:	6f 2d       	mov	r22, r15
    2194:	80 ec       	ldi	r24, 0xC0	; 192
    2196:	0e 94 9f 09 	call	0x133e	; 0x133e <I2C_0_SendData>
    219a:	8d 17       	cp	r24, r29
    219c:	49 f0       	breq	.+18     	; 0x21b0 <_Z17si5351_write_bulkhPhh+0x34>
    219e:	c1 50       	subi	r28, 0x01	; 1
    21a0:	b1 f7       	brne	.-20     	; 0x218e <_Z17si5351_write_bulkhPhh+0x12>
    21a2:	81 e0       	ldi	r24, 0x01	; 1
    21a4:	df 91       	pop	r29
    21a6:	cf 91       	pop	r28
    21a8:	1f 91       	pop	r17
    21aa:	0f 91       	pop	r16
    21ac:	ff 90       	pop	r15
    21ae:	08 95       	ret
    21b0:	80 e0       	ldi	r24, 0x00	; 0
    21b2:	f8 cf       	rjmp	.-16     	; 0x21a4 <_Z17si5351_write_bulkhPhh+0x28>

000021b4 <_Z16si5351_set_phase12si5351_clockh>:
    21b4:	cf 93       	push	r28
    21b6:	df 93       	push	r29
    21b8:	00 d0       	rcall	.+0      	; 0x21ba <_Z16si5351_set_phase12si5351_clockh+0x6>
    21ba:	cd b7       	in	r28, 0x3d	; 61
    21bc:	de b7       	in	r29, 0x3e	; 62
    21be:	6f 77       	andi	r22, 0x7F	; 127
    21c0:	69 83       	std	Y+1, r22	; 0x01
    21c2:	41 e0       	ldi	r20, 0x01	; 1
    21c4:	be 01       	movw	r22, r28
    21c6:	6f 5f       	subi	r22, 0xFF	; 255
    21c8:	7f 4f       	sbci	r23, 0xFF	; 255
    21ca:	80 5f       	subi	r24, 0xF0	; 240
    21cc:	0e 94 be 10 	call	0x217c	; 0x217c <_Z17si5351_write_bulkhPhh>
    21d0:	81 11       	cpse	r24, r1
    21d2:	07 c0       	rjmp	.+14     	; 0x21e2 <_Z16si5351_set_phase12si5351_clockh+0x2e>
    21d4:	90 e0       	ldi	r25, 0x00	; 0
    21d6:	80 e0       	ldi	r24, 0x00	; 0
    21d8:	0f 90       	pop	r0
    21da:	0f 90       	pop	r0
    21dc:	df 91       	pop	r29
    21de:	cf 91       	pop	r28
    21e0:	08 95       	ret
    21e2:	8b ef       	ldi	r24, 0xFB	; 251
    21e4:	90 e0       	ldi	r25, 0x00	; 0
    21e6:	f8 cf       	rjmp	.-16     	; 0x21d8 <_Z16si5351_set_phase12si5351_clockh+0x24>

000021e8 <_Z7set_pllm10si5351_pll>:
    21e8:	0f 93       	push	r16
    21ea:	1f 93       	push	r17
    21ec:	cf 93       	push	r28
    21ee:	df 93       	push	r29
    21f0:	cd b7       	in	r28, 0x3d	; 61
    21f2:	de b7       	in	r29, 0x3e	; 62
    21f4:	66 97       	sbiw	r28, 0x16	; 22
    21f6:	cd bf       	out	0x3d, r28	; 61
    21f8:	de bf       	out	0x3e, r29	; 62
    21fa:	8a 01       	movw	r16, r20
    21fc:	ae 01       	movw	r20, r28
    21fe:	4f 5f       	subi	r20, 0xFF	; 255
    2200:	5f 4f       	sbci	r21, 0xFF	; 255
    2202:	0e 94 69 0e 	call	0x1cd2	; 0x1cd2 <_Z8pll_calcmP13u_si5351_regs>
    2206:	81 11       	cpse	r24, r1
    2208:	20 c0       	rjmp	.+64     	; 0x224a <_Z7set_pllm10si5351_pll+0x62>
    220a:	8a 85       	ldd	r24, Y+10	; 0x0a
    220c:	8d 87       	std	Y+13, r24	; 0x0d
    220e:	89 85       	ldd	r24, Y+9	; 0x09
    2210:	8e 87       	std	Y+14, r24	; 0x0e
    2212:	8b 81       	ldd	r24, Y+3	; 0x03
    2214:	83 70       	andi	r24, 0x03	; 3
    2216:	8f 87       	std	Y+15, r24	; 0x0f
    2218:	8a 81       	ldd	r24, Y+2	; 0x02
    221a:	88 8b       	std	Y+16, r24	; 0x10
    221c:	89 81       	ldd	r24, Y+1	; 0x01
    221e:	89 8b       	std	Y+17, r24	; 0x11
    2220:	8b 85       	ldd	r24, Y+11	; 0x0b
    2222:	82 95       	swap	r24
    2224:	80 7f       	andi	r24, 0xF0	; 240
    2226:	9f 81       	ldd	r25, Y+7	; 0x07
    2228:	9f 70       	andi	r25, 0x0F	; 15
    222a:	89 0f       	add	r24, r25
    222c:	8a 8b       	std	Y+18, r24	; 0x12
    222e:	8e 81       	ldd	r24, Y+6	; 0x06
    2230:	8b 8b       	std	Y+19, r24	; 0x13
    2232:	8d 81       	ldd	r24, Y+5	; 0x05
    2234:	8c 8b       	std	Y+20, r24	; 0x14
    2236:	01 30       	cpi	r16, 0x01	; 1
    2238:	11 05       	cpc	r17, r1
    223a:	79 f0       	breq	.+30     	; 0x225a <_Z7set_pllm10si5351_pll+0x72>
    223c:	48 e0       	ldi	r20, 0x08	; 8
    223e:	be 01       	movw	r22, r28
    2240:	63 5f       	subi	r22, 0xF3	; 243
    2242:	7f 4f       	sbci	r23, 0xFF	; 255
    2244:	82 e2       	ldi	r24, 0x22	; 34
    2246:	0e 94 be 10 	call	0x217c	; 0x217c <_Z17si5351_write_bulkhPhh>
    224a:	66 96       	adiw	r28, 0x16	; 22
    224c:	cd bf       	out	0x3d, r28	; 61
    224e:	de bf       	out	0x3e, r29	; 62
    2250:	df 91       	pop	r29
    2252:	cf 91       	pop	r28
    2254:	1f 91       	pop	r17
    2256:	0f 91       	pop	r16
    2258:	08 95       	ret
    225a:	48 e0       	ldi	r20, 0x08	; 8
    225c:	be 01       	movw	r22, r28
    225e:	63 5f       	subi	r22, 0xF3	; 243
    2260:	7f 4f       	sbci	r23, 0xFF	; 255
    2262:	8a e1       	ldi	r24, 0x1A	; 26
    2264:	0e 94 be 10 	call	0x217c	; 0x217c <_Z17si5351_write_bulkhPhh>
    2268:	f0 cf       	rjmp	.-32     	; 0x224a <_Z7set_pllm10si5351_pll+0x62>

0000226a <_Z16si5351_read_bulkhPhh>:
    226a:	ff 92       	push	r15
    226c:	0f 93       	push	r16
    226e:	1f 93       	push	r17
    2270:	cf 93       	push	r28
    2272:	df 93       	push	r29
    2274:	f8 2e       	mov	r15, r24
    2276:	8b 01       	movw	r16, r22
    2278:	d4 2f       	mov	r29, r20
    227a:	c5 e0       	ldi	r28, 0x05	; 5
    227c:	2d 2f       	mov	r18, r29
    227e:	a8 01       	movw	r20, r16
    2280:	6f 2d       	mov	r22, r15
    2282:	80 ec       	ldi	r24, 0xC0	; 192
    2284:	0e 94 e3 09 	call	0x13c6	; 0x13c6 <I2C_0_GetData>
    2288:	8d 17       	cp	r24, r29
    228a:	49 f0       	breq	.+18     	; 0x229e <_Z16si5351_read_bulkhPhh+0x34>
    228c:	c1 50       	subi	r28, 0x01	; 1
    228e:	b1 f7       	brne	.-20     	; 0x227c <_Z16si5351_read_bulkhPhh+0x12>
    2290:	81 e0       	ldi	r24, 0x01	; 1
    2292:	df 91       	pop	r29
    2294:	cf 91       	pop	r28
    2296:	1f 91       	pop	r17
    2298:	0f 91       	pop	r16
    229a:	ff 90       	pop	r15
    229c:	08 95       	ret
    229e:	80 e0       	ldi	r24, 0x00	; 0
    22a0:	f8 cf       	rjmp	.-16     	; 0x2292 <_Z16si5351_read_bulkhPhh+0x28>

000022a2 <si5351_init>:
    22a2:	cf 92       	push	r12
    22a4:	df 92       	push	r13
    22a6:	ef 92       	push	r14
    22a8:	ff 92       	push	r15
    22aa:	1f 93       	push	r17
    22ac:	cf 93       	push	r28
    22ae:	df 93       	push	r29
    22b0:	00 d0       	rcall	.+0      	; 0x22b2 <si5351_init+0x10>
    22b2:	cd b7       	in	r28, 0x3d	; 61
    22b4:	de b7       	in	r29, 0x3e	; 62
    22b6:	18 2f       	mov	r17, r24
    22b8:	6a 01       	movw	r12, r20
    22ba:	7b 01       	movw	r14, r22
    22bc:	0e 94 8d 09 	call	0x131a	; 0x131a <I2C_0_Init>
    22c0:	10 92 1e 41 	sts	0x411E, r1	; 0x80411e <_ZL8freqVCOB>
    22c4:	10 92 1f 41 	sts	0x411F, r1	; 0x80411f <_ZL8freqVCOB+0x1>
    22c8:	10 92 20 41 	sts	0x4120, r1	; 0x804120 <_ZL8freqVCOB+0x2>
    22cc:	10 92 21 41 	sts	0x4121, r1	; 0x804121 <_ZL8freqVCOB+0x3>
    22d0:	80 e4       	ldi	r24, 0x40	; 64
    22d2:	98 e7       	ldi	r25, 0x78	; 120
    22d4:	ad e7       	ldi	r26, 0x7D	; 125
    22d6:	b1 e0       	ldi	r27, 0x01	; 1
    22d8:	80 93 1a 40 	sts	0x401A, r24	; 0x80401a <_ZL9xtal_freq>
    22dc:	90 93 1b 40 	sts	0x401B, r25	; 0x80401b <_ZL9xtal_freq+0x1>
    22e0:	a0 93 1c 40 	sts	0x401C, r26	; 0x80401c <_ZL9xtal_freq+0x2>
    22e4:	b0 93 1d 40 	sts	0x401D, r27	; 0x80401d <_ZL9xtal_freq+0x3>
    22e8:	10 92 1d 41 	sts	0x411D, r1	; 0x80411d <_ZL17enabledClocksMask>
    22ec:	8f ef       	ldi	r24, 0xFF	; 255
    22ee:	89 83       	std	Y+1, r24	; 0x01
    22f0:	41 e0       	ldi	r20, 0x01	; 1
    22f2:	be 01       	movw	r22, r28
    22f4:	6f 5f       	subi	r22, 0xFF	; 255
    22f6:	7f 4f       	sbci	r23, 0xFF	; 255
    22f8:	83 e0       	ldi	r24, 0x03	; 3
    22fa:	0e 94 be 10 	call	0x217c	; 0x217c <_Z17si5351_write_bulkhPhh>
    22fe:	80 93 0f 41 	sts	0x410F, r24	; 0x80410f <_ZZ11si5351_initE3err>
    2302:	88 23       	and	r24, r24
    2304:	51 f0       	breq	.+20     	; 0x231a <si5351_init+0x78>
    2306:	0f 90       	pop	r0
    2308:	0f 90       	pop	r0
    230a:	df 91       	pop	r29
    230c:	cf 91       	pop	r28
    230e:	1f 91       	pop	r17
    2310:	ff 90       	pop	r15
    2312:	ef 90       	pop	r14
    2314:	df 90       	pop	r13
    2316:	cf 90       	pop	r12
    2318:	08 95       	ret
    231a:	8c ec       	ldi	r24, 0xCC	; 204
    231c:	89 83       	std	Y+1, r24	; 0x01
    231e:	41 e0       	ldi	r20, 0x01	; 1
    2320:	be 01       	movw	r22, r28
    2322:	6f 5f       	subi	r22, 0xFF	; 255
    2324:	7f 4f       	sbci	r23, 0xFF	; 255
    2326:	80 e1       	ldi	r24, 0x10	; 16
    2328:	0e 94 be 10 	call	0x217c	; 0x217c <_Z17si5351_write_bulkhPhh>
    232c:	90 91 0f 41 	lds	r25, 0x410F	; 0x80410f <_ZZ11si5351_initE3err>
    2330:	89 2b       	or	r24, r25
    2332:	80 93 0f 41 	sts	0x410F, r24	; 0x80410f <_ZZ11si5351_initE3err>
    2336:	41 e0       	ldi	r20, 0x01	; 1
    2338:	be 01       	movw	r22, r28
    233a:	6f 5f       	subi	r22, 0xFF	; 255
    233c:	7f 4f       	sbci	r23, 0xFF	; 255
    233e:	81 e1       	ldi	r24, 0x11	; 17
    2340:	0e 94 be 10 	call	0x217c	; 0x217c <_Z17si5351_write_bulkhPhh>
    2344:	90 91 0f 41 	lds	r25, 0x410F	; 0x80410f <_ZZ11si5351_initE3err>
    2348:	89 2b       	or	r24, r25
    234a:	80 93 0f 41 	sts	0x410F, r24	; 0x80410f <_ZZ11si5351_initE3err>
    234e:	41 e0       	ldi	r20, 0x01	; 1
    2350:	be 01       	movw	r22, r28
    2352:	6f 5f       	subi	r22, 0xFF	; 255
    2354:	7f 4f       	sbci	r23, 0xFF	; 255
    2356:	82 e1       	ldi	r24, 0x12	; 18
    2358:	0e 94 be 10 	call	0x217c	; 0x217c <_Z17si5351_write_bulkhPhh>
    235c:	90 91 0f 41 	lds	r25, 0x410F	; 0x80410f <_ZZ11si5351_initE3err>
    2360:	89 2b       	or	r24, r25
    2362:	80 93 0f 41 	sts	0x410F, r24	; 0x80410f <_ZZ11si5351_initE3err>
    2366:	12 61       	ori	r17, 0x12	; 18
    2368:	19 83       	std	Y+1, r17	; 0x01
    236a:	41 e0       	ldi	r20, 0x01	; 1
    236c:	be 01       	movw	r22, r28
    236e:	6f 5f       	subi	r22, 0xFF	; 255
    2370:	7f 4f       	sbci	r23, 0xFF	; 255
    2372:	87 eb       	ldi	r24, 0xB7	; 183
    2374:	0e 94 be 10 	call	0x217c	; 0x217c <_Z17si5351_write_bulkhPhh>
    2378:	90 91 0f 41 	lds	r25, 0x410F	; 0x80410f <_ZZ11si5351_initE3err>
    237c:	89 2b       	or	r24, r25
    237e:	80 93 0f 41 	sts	0x410F, r24	; 0x80410f <_ZZ11si5351_initE3err>
    2382:	c1 14       	cp	r12, r1
    2384:	d1 04       	cpc	r13, r1
    2386:	e1 04       	cpc	r14, r1
    2388:	f1 04       	cpc	r15, r1
    238a:	51 f4       	brne	.+20     	; 0x23a0 <si5351_init+0xfe>
    238c:	0f 2e       	mov	r0, r31
    238e:	f0 e4       	ldi	r31, 0x40	; 64
    2390:	cf 2e       	mov	r12, r31
    2392:	f8 e7       	ldi	r31, 0x78	; 120
    2394:	df 2e       	mov	r13, r31
    2396:	fd e7       	ldi	r31, 0x7D	; 125
    2398:	ef 2e       	mov	r14, r31
    239a:	ff 24       	eor	r15, r15
    239c:	f3 94       	inc	r15
    239e:	f0 2d       	mov	r31, r0
    23a0:	80 91 1a 40 	lds	r24, 0x401A	; 0x80401a <_ZL9xtal_freq>
    23a4:	90 91 1b 40 	lds	r25, 0x401B	; 0x80401b <_ZL9xtal_freq+0x1>
    23a8:	a0 91 1c 40 	lds	r26, 0x401C	; 0x80401c <_ZL9xtal_freq+0x2>
    23ac:	b0 91 1d 40 	lds	r27, 0x401D	; 0x80401d <_ZL9xtal_freq+0x3>
    23b0:	8c 15       	cp	r24, r12
    23b2:	9d 05       	cpc	r25, r13
    23b4:	ae 05       	cpc	r26, r14
    23b6:	bf 05       	cpc	r27, r15
    23b8:	39 f4       	brne	.+14     	; 0x23c8 <si5351_init+0x126>
    23ba:	80 91 0f 41 	lds	r24, 0x410F	; 0x80410f <_ZZ11si5351_initE3err>
    23be:	91 e0       	ldi	r25, 0x01	; 1
    23c0:	98 27       	eor	r25, r24
    23c2:	90 93 10 41 	sts	0x4110, r25	; 0x804110 <g_si5351_initialized>
    23c6:	9f cf       	rjmp	.-194    	; 0x2306 <si5351_init+0x64>
    23c8:	41 e0       	ldi	r20, 0x01	; 1
    23ca:	be 01       	movw	r22, r28
    23cc:	6f 5f       	subi	r22, 0xFF	; 255
    23ce:	7f 4f       	sbci	r23, 0xFF	; 255
    23d0:	8f e0       	ldi	r24, 0x0F	; 15
    23d2:	0e 94 35 11 	call	0x226a	; 0x226a <_Z16si5351_read_bulkhPhh>
    23d6:	81 11       	cpse	r24, r1
    23d8:	96 cf       	rjmp	.-212    	; 0x2306 <si5351_init+0x64>
    23da:	89 81       	ldd	r24, Y+1	; 0x01
    23dc:	c0 92 1a 40 	sts	0x401A, r12	; 0x80401a <_ZL9xtal_freq>
    23e0:	d0 92 1b 40 	sts	0x401B, r13	; 0x80401b <_ZL9xtal_freq+0x1>
    23e4:	e0 92 1c 40 	sts	0x401C, r14	; 0x80401c <_ZL9xtal_freq+0x2>
    23e8:	f0 92 1d 40 	sts	0x401D, r15	; 0x80401d <_ZL9xtal_freq+0x3>
    23ec:	8f 73       	andi	r24, 0x3F	; 63
    23ee:	89 83       	std	Y+1, r24	; 0x01
    23f0:	41 e0       	ldi	r20, 0x01	; 1
    23f2:	be 01       	movw	r22, r28
    23f4:	6f 5f       	subi	r22, 0xFF	; 255
    23f6:	7f 4f       	sbci	r23, 0xFF	; 255
    23f8:	8f e0       	ldi	r24, 0x0F	; 15
    23fa:	0e 94 be 10 	call	0x217c	; 0x217c <_Z17si5351_write_bulkhPhh>
    23fe:	90 91 0f 41 	lds	r25, 0x410F	; 0x80410f <_ZZ11si5351_initE3err>
    2402:	89 2b       	or	r24, r25
    2404:	80 93 0f 41 	sts	0x410F, r24	; 0x80410f <_ZZ11si5351_initE3err>
    2408:	d8 cf       	rjmp	.-80     	; 0x23ba <si5351_init+0x118>

0000240a <si5351_clock_enable>:
    240a:	0f 93       	push	r16
    240c:	1f 93       	push	r17
    240e:	cf 93       	push	r28
    2410:	df 93       	push	r29
    2412:	00 d0       	rcall	.+0      	; 0x2414 <si5351_clock_enable+0xa>
    2414:	cd b7       	in	r28, 0x3d	; 61
    2416:	de b7       	in	r29, 0x3e	; 62
    2418:	18 2f       	mov	r17, r24
    241a:	06 2f       	mov	r16, r22
    241c:	41 e0       	ldi	r20, 0x01	; 1
    241e:	be 01       	movw	r22, r28
    2420:	6f 5f       	subi	r22, 0xFF	; 255
    2422:	7f 4f       	sbci	r23, 0xFF	; 255
    2424:	83 e0       	ldi	r24, 0x03	; 3
    2426:	0e 94 35 11 	call	0x226a	; 0x226a <_Z16si5351_read_bulkhPhh>
    242a:	81 11       	cpse	r24, r1
    242c:	28 c0       	rjmp	.+80     	; 0x247e <si5351_clock_enable+0x74>
    242e:	89 81       	ldd	r24, Y+1	; 0x01
    2430:	00 23       	and	r16, r16
    2432:	e1 f0       	breq	.+56     	; 0x246c <si5351_clock_enable+0x62>
    2434:	21 e0       	ldi	r18, 0x01	; 1
    2436:	30 e0       	ldi	r19, 0x00	; 0
    2438:	02 c0       	rjmp	.+4      	; 0x243e <si5351_clock_enable+0x34>
    243a:	22 0f       	add	r18, r18
    243c:	33 1f       	adc	r19, r19
    243e:	1a 95       	dec	r17
    2440:	e2 f7       	brpl	.-8      	; 0x243a <si5351_clock_enable+0x30>
    2442:	20 95       	com	r18
    2444:	82 23       	and	r24, r18
    2446:	89 83       	std	Y+1, r24	; 0x01
    2448:	41 e0       	ldi	r20, 0x01	; 1
    244a:	be 01       	movw	r22, r28
    244c:	6f 5f       	subi	r22, 0xFF	; 255
    244e:	7f 4f       	sbci	r23, 0xFF	; 255
    2450:	83 e0       	ldi	r24, 0x03	; 3
    2452:	0e 94 be 10 	call	0x217c	; 0x217c <_Z17si5351_write_bulkhPhh>
    2456:	81 11       	cpse	r24, r1
    2458:	15 c0       	rjmp	.+42     	; 0x2484 <si5351_clock_enable+0x7a>
    245a:	90 e0       	ldi	r25, 0x00	; 0
    245c:	80 e0       	ldi	r24, 0x00	; 0
    245e:	0f 90       	pop	r0
    2460:	0f 90       	pop	r0
    2462:	df 91       	pop	r29
    2464:	cf 91       	pop	r28
    2466:	1f 91       	pop	r17
    2468:	0f 91       	pop	r16
    246a:	08 95       	ret
    246c:	21 e0       	ldi	r18, 0x01	; 1
    246e:	30 e0       	ldi	r19, 0x00	; 0
    2470:	02 c0       	rjmp	.+4      	; 0x2476 <si5351_clock_enable+0x6c>
    2472:	22 0f       	add	r18, r18
    2474:	33 1f       	adc	r19, r19
    2476:	1a 95       	dec	r17
    2478:	e2 f7       	brpl	.-8      	; 0x2472 <si5351_clock_enable+0x68>
    247a:	82 2b       	or	r24, r18
    247c:	e4 cf       	rjmp	.-56     	; 0x2446 <si5351_clock_enable+0x3c>
    247e:	8c ef       	ldi	r24, 0xFC	; 252
    2480:	90 e0       	ldi	r25, 0x00	; 0
    2482:	ed cf       	rjmp	.-38     	; 0x245e <si5351_clock_enable+0x54>
    2484:	8c ef       	ldi	r24, 0xFC	; 252
    2486:	90 e0       	ldi	r25, 0x00	; 0
    2488:	ea cf       	rjmp	.-44     	; 0x245e <si5351_clock_enable+0x54>

0000248a <si5351_drive_strength>:
    248a:	ff 92       	push	r15
    248c:	0f 93       	push	r16
    248e:	1f 93       	push	r17
    2490:	cf 93       	push	r28
    2492:	df 93       	push	r29
    2494:	00 d0       	rcall	.+0      	; 0x2496 <si5351_drive_strength+0xc>
    2496:	cd b7       	in	r28, 0x3d	; 61
    2498:	de b7       	in	r29, 0x3e	; 62
    249a:	8b 01       	movw	r16, r22
    249c:	68 94       	set
    249e:	ff 24       	eor	r15, r15
    24a0:	f4 f8       	bld	r15, 4
    24a2:	f8 0e       	add	r15, r24
    24a4:	41 e0       	ldi	r20, 0x01	; 1
    24a6:	be 01       	movw	r22, r28
    24a8:	6f 5f       	subi	r22, 0xFF	; 255
    24aa:	7f 4f       	sbci	r23, 0xFF	; 255
    24ac:	8f 2d       	mov	r24, r15
    24ae:	0e 94 35 11 	call	0x226a	; 0x226a <_Z16si5351_read_bulkhPhh>
    24b2:	81 11       	cpse	r24, r1
    24b4:	29 c0       	rjmp	.+82     	; 0x2508 <si5351_drive_strength+0x7e>
    24b6:	89 81       	ldd	r24, Y+1	; 0x01
    24b8:	01 30       	cpi	r16, 0x01	; 1
    24ba:	11 05       	cpc	r17, r1
    24bc:	e9 f0       	breq	.+58     	; 0x24f8 <si5351_drive_strength+0x6e>
    24be:	d0 f0       	brcs	.+52     	; 0x24f4 <si5351_drive_strength+0x6a>
    24c0:	02 30       	cpi	r16, 0x02	; 2
    24c2:	11 05       	cpc	r17, r1
    24c4:	e1 f0       	breq	.+56     	; 0x24fe <si5351_drive_strength+0x74>
    24c6:	03 30       	cpi	r16, 0x03	; 3
    24c8:	11 05       	cpc	r17, r1
    24ca:	e1 f0       	breq	.+56     	; 0x2504 <si5351_drive_strength+0x7a>
    24cc:	89 83       	std	Y+1, r24	; 0x01
    24ce:	41 e0       	ldi	r20, 0x01	; 1
    24d0:	be 01       	movw	r22, r28
    24d2:	6f 5f       	subi	r22, 0xFF	; 255
    24d4:	7f 4f       	sbci	r23, 0xFF	; 255
    24d6:	8f 2d       	mov	r24, r15
    24d8:	0e 94 be 10 	call	0x217c	; 0x217c <_Z17si5351_write_bulkhPhh>
    24dc:	81 11       	cpse	r24, r1
    24de:	17 c0       	rjmp	.+46     	; 0x250e <si5351_drive_strength+0x84>
    24e0:	90 e0       	ldi	r25, 0x00	; 0
    24e2:	80 e0       	ldi	r24, 0x00	; 0
    24e4:	0f 90       	pop	r0
    24e6:	0f 90       	pop	r0
    24e8:	df 91       	pop	r29
    24ea:	cf 91       	pop	r28
    24ec:	1f 91       	pop	r17
    24ee:	0f 91       	pop	r16
    24f0:	ff 90       	pop	r15
    24f2:	08 95       	ret
    24f4:	8c 7f       	andi	r24, 0xFC	; 252
    24f6:	ea cf       	rjmp	.-44     	; 0x24cc <si5351_drive_strength+0x42>
    24f8:	8c 7f       	andi	r24, 0xFC	; 252
    24fa:	81 60       	ori	r24, 0x01	; 1
    24fc:	e7 cf       	rjmp	.-50     	; 0x24cc <si5351_drive_strength+0x42>
    24fe:	8c 7f       	andi	r24, 0xFC	; 252
    2500:	82 60       	ori	r24, 0x02	; 2
    2502:	e4 cf       	rjmp	.-56     	; 0x24cc <si5351_drive_strength+0x42>
    2504:	83 60       	ori	r24, 0x03	; 3
    2506:	e2 cf       	rjmp	.-60     	; 0x24cc <si5351_drive_strength+0x42>
    2508:	8b ef       	ldi	r24, 0xFB	; 251
    250a:	90 e0       	ldi	r25, 0x00	; 0
    250c:	eb cf       	rjmp	.-42     	; 0x24e4 <si5351_drive_strength+0x5a>
    250e:	8b ef       	ldi	r24, 0xFB	; 251
    2510:	90 e0       	ldi	r25, 0x00	; 0
    2512:	e8 cf       	rjmp	.-48     	; 0x24e4 <si5351_drive_strength+0x5a>

00002514 <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll>:
 *
 * Set the desired PLL source for a multisynth.
 *
 */
	bool set_multisynth_registers_source(Si5351_clock clk, Si5351_pll pll)
	{
    2514:	ef 92       	push	r14
    2516:	ff 92       	push	r15
    2518:	1f 93       	push	r17
    251a:	cf 93       	push	r28
    251c:	df 93       	push	r29
    251e:	00 d0       	rcall	.+0      	; 0x2520 <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll+0xc>
    2520:	cd b7       	in	r28, 0x3d	; 61
    2522:	de b7       	in	r29, 0x3e	; 62
    2524:	7b 01       	movw	r14, r22
		uint8_t reg_val;
		uint8_t data[2];
		
		if(si5351_read_bulk(SI5351_CLK0_CTRL + (uint8_t)clk, data, 1))
    2526:	10 e1       	ldi	r17, 0x10	; 16
    2528:	18 0f       	add	r17, r24
    252a:	41 e0       	ldi	r20, 0x01	; 1
    252c:	be 01       	movw	r22, r28
    252e:	6f 5f       	subi	r22, 0xFF	; 255
    2530:	7f 4f       	sbci	r23, 0xFF	; 255
    2532:	81 2f       	mov	r24, r17
    2534:	0e 94 35 11 	call	0x226a	; 0x226a <_Z16si5351_read_bulkhPhh>
    2538:	81 11       	cpse	r24, r1
    253a:	11 c0       	rjmp	.+34     	; 0x255e <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll+0x4a>
		{
			return(true);
		}
		
		reg_val = data[0];
    253c:	89 81       	ldd	r24, Y+1	; 0x01

		if(pll == SI5351_PLLA)
    253e:	91 e0       	ldi	r25, 0x01	; 1
    2540:	e9 16       	cp	r14, r25
    2542:	f1 04       	cpc	r15, r1
    2544:	a1 f0       	breq	.+40     	; 0x256e <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll+0x5a>
		{
			reg_val &= ~(SI5351_CLK_PLL_SELECT);
		}
		else if(pll == SI5351_PLLB)
    2546:	92 e0       	ldi	r25, 0x02	; 2
    2548:	e9 16       	cp	r14, r25
    254a:	f1 04       	cpc	r15, r1
    254c:	91 f0       	breq	.+36     	; 0x2572 <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll+0x5e>
		{
			reg_val |= SI5351_CLK_PLL_SELECT;
		}

		data[0] = reg_val;
    254e:	89 83       	std	Y+1, r24	; 0x01
		if(si5351_write_bulk(SI5351_CLK0_CTRL + (uint8_t)clk, data, 1))
    2550:	41 e0       	ldi	r20, 0x01	; 1
    2552:	be 01       	movw	r22, r28
    2554:	6f 5f       	subi	r22, 0xFF	; 255
    2556:	7f 4f       	sbci	r23, 0xFF	; 255
    2558:	81 2f       	mov	r24, r17
    255a:	0e 94 be 10 	call	0x217c	; 0x217c <_Z17si5351_write_bulkhPhh>
		{
			return(true);
		}
		
		return(false);
	}
    255e:	0f 90       	pop	r0
    2560:	0f 90       	pop	r0
    2562:	df 91       	pop	r29
    2564:	cf 91       	pop	r28
    2566:	1f 91       	pop	r17
    2568:	ff 90       	pop	r15
    256a:	ef 90       	pop	r14
    256c:	08 95       	ret
		
		reg_val = data[0];

		if(pll == SI5351_PLLA)
		{
			reg_val &= ~(SI5351_CLK_PLL_SELECT);
    256e:	8f 7d       	andi	r24, 0xDF	; 223
    2570:	ee cf       	rjmp	.-36     	; 0x254e <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll+0x3a>
		}
		else if(pll == SI5351_PLLB)
		{
			reg_val |= SI5351_CLK_PLL_SELECT;
    2572:	80 62       	ori	r24, 0x20	; 32
    2574:	ec cf       	rjmp	.-40     	; 0x254e <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll+0x3a>

00002576 <_Z16set_integer_mode12si5351_clockb>:
 * enable - 1 to enable, 0 to disable
 *
 * Set the indicated multisynth into integer mode.
 */
	bool set_integer_mode(Si5351_clock clk, bool enable)
	{
    2576:	0f 93       	push	r16
    2578:	1f 93       	push	r17
    257a:	cf 93       	push	r28
    257c:	df 93       	push	r29
    257e:	00 d0       	rcall	.+0      	; 0x2580 <_Z16set_integer_mode12si5351_clockb+0xa>
    2580:	cd b7       	in	r28, 0x3d	; 61
    2582:	de b7       	in	r29, 0x3e	; 62
    2584:	06 2f       	mov	r16, r22
		uint8_t reg_val;
		uint8_t data[2];

		if(si5351_read_bulk(SI5351_CLK0_CTRL + (uint8_t)clk, data, 1))
    2586:	10 e1       	ldi	r17, 0x10	; 16
    2588:	18 0f       	add	r17, r24
    258a:	41 e0       	ldi	r20, 0x01	; 1
    258c:	be 01       	movw	r22, r28
    258e:	6f 5f       	subi	r22, 0xFF	; 255
    2590:	7f 4f       	sbci	r23, 0xFF	; 255
    2592:	81 2f       	mov	r24, r17
    2594:	0e 94 35 11 	call	0x226a	; 0x226a <_Z16si5351_read_bulkhPhh>
    2598:	81 11       	cpse	r24, r1
    259a:	0c c0       	rjmp	.+24     	; 0x25b4 <_Z16set_integer_mode12si5351_clockb+0x3e>
		{
			return(true);
		}
		
		reg_val = data[0];
    259c:	89 81       	ldd	r24, Y+1	; 0x01

		if(enable)
    259e:	00 23       	and	r16, r16
    25a0:	81 f0       	breq	.+32     	; 0x25c2 <_Z16set_integer_mode12si5351_clockb+0x4c>
		{
			reg_val |= (SI5351_CLK_INTEGER_MODE);
    25a2:	80 64       	ori	r24, 0x40	; 64
		else
		{
			reg_val &= ~(SI5351_CLK_INTEGER_MODE);
		}

		data[0] = reg_val;
    25a4:	89 83       	std	Y+1, r24	; 0x01
		return(si5351_write_bulk(SI5351_CLK0_CTRL + (uint8_t)clk, data, 1));
    25a6:	41 e0       	ldi	r20, 0x01	; 1
    25a8:	be 01       	movw	r22, r28
    25aa:	6f 5f       	subi	r22, 0xFF	; 255
    25ac:	7f 4f       	sbci	r23, 0xFF	; 255
    25ae:	81 2f       	mov	r24, r17
    25b0:	0e 94 be 10 	call	0x217c	; 0x217c <_Z17si5351_write_bulkhPhh>
	}
    25b4:	0f 90       	pop	r0
    25b6:	0f 90       	pop	r0
    25b8:	df 91       	pop	r29
    25ba:	cf 91       	pop	r28
    25bc:	1f 91       	pop	r17
    25be:	0f 91       	pop	r16
    25c0:	08 95       	ret
		{
			reg_val |= (SI5351_CLK_INTEGER_MODE);
		}
		else
		{
			reg_val &= ~(SI5351_CLK_INTEGER_MODE);
    25c2:	8f 7b       	andi	r24, 0xBF	; 191
    25c4:	ef cf       	rjmp	.-34     	; 0x25a4 <_Z16set_integer_mode12si5351_clockb+0x2e>

000025c6 <_Z6ms_div12si5351_clockhb>:
		return(si5351_write_bulk(SI5351_CLK0_CTRL + (uint8_t)clk, data, 1));
	}


	bool ms_div(Si5351_clock clk, uint8_t r_div, bool div_by_4)
	{
    25c6:	ff 92       	push	r15
    25c8:	0f 93       	push	r16
    25ca:	1f 93       	push	r17
    25cc:	cf 93       	push	r28
    25ce:	df 93       	push	r29
    25d0:	00 d0       	rcall	.+0      	; 0x25d2 <_Z6ms_div12si5351_clockhb+0xc>
    25d2:	cd b7       	in	r28, 0x3d	; 61
    25d4:	de b7       	in	r29, 0x3e	; 62
		uint8_t reg_val, reg_addr;
		uint8_t data[2];

		switch(clk)
    25d6:	81 30       	cpi	r24, 0x01	; 1
    25d8:	91 05       	cpc	r25, r1
    25da:	29 f0       	breq	.+10     	; 0x25e6 <_Z6ms_div12si5351_clockhb+0x20>
    25dc:	88 f1       	brcs	.+98     	; 0x2640 <_Z6ms_div12si5351_clockhb+0x7a>
    25de:	02 97       	sbiw	r24, 0x02	; 2
    25e0:	51 f1       	breq	.+84     	; 0x2636 <_Z6ms_div12si5351_clockhb+0x70>
				reg_addr = SI5351_CLK2_PARAMETERS + 2;
			}
			break;

			default:
				return(true);
    25e2:	81 e0       	ldi	r24, 0x01	; 1
    25e4:	20 c0       	rjmp	.+64     	; 0x2626 <_Z6ms_div12si5351_clockhb+0x60>
			}
			break;

			case SI5351_CLK1:
			{
				reg_addr = SI5351_CLK1_PARAMETERS + 2;
    25e6:	0f 2e       	mov	r0, r31
    25e8:	f4 e3       	ldi	r31, 0x34	; 52
    25ea:	ff 2e       	mov	r15, r31
    25ec:	f0 2d       	mov	r31, r0
    25ee:	04 2f       	mov	r16, r20
    25f0:	16 2f       	mov	r17, r22

			default:
				return(true);
		}

		if(si5351_read_bulk(reg_addr, data, 1))
    25f2:	41 e0       	ldi	r20, 0x01	; 1
    25f4:	be 01       	movw	r22, r28
    25f6:	6f 5f       	subi	r22, 0xFF	; 255
    25f8:	7f 4f       	sbci	r23, 0xFF	; 255
    25fa:	8f 2d       	mov	r24, r15
    25fc:	0e 94 35 11 	call	0x226a	; 0x226a <_Z16si5351_read_bulkhPhh>
    2600:	81 11       	cpse	r24, r1
    2602:	11 c0       	rjmp	.+34     	; 0x2626 <_Z6ms_div12si5351_clockhb+0x60>
		{
			return(true);
		}
		
		reg_val = data[0];
    2604:	89 81       	ldd	r24, Y+1	; 0x01

		/* Clear the appropriate bits */
		reg_val &= ~(0x7c);
    2606:	83 78       	andi	r24, 0x83	; 131

		if(div_by_4)
    2608:	01 11       	cpse	r16, r1
		{
			reg_val |= (SI5351_OUTPUT_CLK_DIVBY4);
    260a:	8c 60       	ori	r24, 0x0C	; 12
		else
		{
			reg_val &= ~(SI5351_OUTPUT_CLK_DIVBY4);
		}

		reg_val |= (r_div << SI5351_OUTPUT_CLK_DIV_SHIFT);
    260c:	90 e1       	ldi	r25, 0x10	; 16
    260e:	19 9f       	mul	r17, r25
    2610:	b0 01       	movw	r22, r0
    2612:	11 24       	eor	r1, r1
    2614:	68 2b       	or	r22, r24

		data[0] = reg_val;
    2616:	69 83       	std	Y+1, r22	; 0x01
		return(si5351_write_bulk(reg_addr, data, 1));
    2618:	41 e0       	ldi	r20, 0x01	; 1
    261a:	be 01       	movw	r22, r28
    261c:	6f 5f       	subi	r22, 0xFF	; 255
    261e:	7f 4f       	sbci	r23, 0xFF	; 255
    2620:	8f 2d       	mov	r24, r15
    2622:	0e 94 be 10 	call	0x217c	; 0x217c <_Z17si5351_write_bulkhPhh>
	}
    2626:	0f 90       	pop	r0
    2628:	0f 90       	pop	r0
    262a:	df 91       	pop	r29
    262c:	cf 91       	pop	r28
    262e:	1f 91       	pop	r17
    2630:	0f 91       	pop	r16
    2632:	ff 90       	pop	r15
    2634:	08 95       	ret
			}
			break;

			case SI5351_CLK2:
			{
				reg_addr = SI5351_CLK2_PARAMETERS + 2;
    2636:	0f 2e       	mov	r0, r31
    2638:	fc e3       	ldi	r31, 0x3C	; 60
    263a:	ff 2e       	mov	r15, r31
    263c:	f0 2d       	mov	r31, r0
			}
			break;
    263e:	d7 cf       	rjmp	.-82     	; 0x25ee <_Z6ms_div12si5351_clockhb+0x28>

		switch(clk)
		{
			case SI5351_CLK0:
			{
				reg_addr = SI5351_CLK0_PARAMETERS + 2;
    2640:	0f 2e       	mov	r0, r31
    2642:	fc e2       	ldi	r31, 0x2C	; 44
    2644:	ff 2e       	mov	r15, r31
    2646:	f0 2d       	mov	r31, r0
    2648:	d2 cf       	rjmp	.-92     	; 0x25ee <_Z6ms_div12si5351_clockhb+0x28>

0000264a <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb>:
 * r_div - Desired r_div ratio
 * div_by_4 - 1 Divide By 4 mode: 0 to disable
 *
 */
	bool set_multisynth_registers(Si5351_clock clk, Union_si5351_regs ms_reg, bool int_mode, uint8_t r_div, bool div_by_4)
	{
    264a:	6f 92       	push	r6
    264c:	7f 92       	push	r7
    264e:	8f 92       	push	r8
    2650:	af 92       	push	r10
    2652:	cf 92       	push	r12
    2654:	df 92       	push	r13
    2656:	ef 92       	push	r14
    2658:	ff 92       	push	r15
    265a:	0f 93       	push	r16
    265c:	1f 93       	push	r17
    265e:	cf 93       	push	r28
    2660:	df 93       	push	r29
    2662:	cd b7       	in	r28, 0x3d	; 61
    2664:	de b7       	in	r29, 0x3e	; 62
    2666:	69 97       	sbiw	r28, 0x19	; 25
    2668:	cd bf       	out	0x3d, r28	; 61
    266a:	de bf       	out	0x3e, r29	; 62
    266c:	3c 01       	movw	r6, r24
    266e:	ce 86       	std	Y+14, r12	; 0x0e
    2670:	df 86       	std	Y+15, r13	; 0x0f
    2672:	e8 8a       	std	Y+16, r14	; 0x10
    2674:	0a 8b       	std	Y+18, r16	; 0x12
    2676:	1b 8b       	std	Y+19, r17	; 0x13
    2678:	2c 8b       	std	Y+20, r18	; 0x14
    267a:	68 8f       	std	Y+24, r22	; 0x18
		uint8_t i = 0;
		uint8_t reg_val;
		uint8_t data[2];

		/* Registers 42-43 for CLK0; 50-51 for CLK1 */
		params[i++] = ms_reg.reg.p3_1;
    267c:	59 83       	std	Y+1, r21	; 0x01
		params[i++] = ms_reg.reg.p3_0;
    267e:	4a 83       	std	Y+2, r20	; 0x02

		/* Register 44 for CLK0; 52 for CLK1 */
		if(si5351_read_bulk((SI5351_CLK0_PARAMETERS + 2) + (clk * 8), data, 1))
    2680:	88 0f       	add	r24, r24
    2682:	88 0f       	add	r24, r24
    2684:	88 0f       	add	r24, r24
    2686:	41 e0       	ldi	r20, 0x01	; 1
    2688:	be 01       	movw	r22, r28
    268a:	64 5f       	subi	r22, 0xF4	; 244
    268c:	7f 4f       	sbci	r23, 0xFF	; 255
    268e:	84 5d       	subi	r24, 0xD4	; 212
    2690:	0e 94 35 11 	call	0x226a	; 0x226a <_Z16si5351_read_bulkhPhh>
    2694:	81 11       	cpse	r24, r1
    2696:	24 c0       	rjmp	.+72     	; 0x26e0 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x96>
		{
			return(true);
		}
		
		reg_val = data[0];
    2698:	9c 85       	ldd	r25, Y+12	; 0x0c

		reg_val &= 0xFC;    /*~(0x03); */
		params[i++] = reg_val | (ms_reg.reg.p1_2 & 0x03);
    269a:	88 89       	ldd	r24, Y+16	; 0x10
    269c:	83 70       	andi	r24, 0x03	; 3
			return(true);
		}
		
		reg_val = data[0];

		reg_val &= 0xFC;    /*~(0x03); */
    269e:	9c 7f       	andi	r25, 0xFC	; 252
		params[i++] = reg_val | (ms_reg.reg.p1_2 & 0x03);
    26a0:	89 2b       	or	r24, r25
    26a2:	8b 83       	std	Y+3, r24	; 0x03

		/* Registers 45-46 for CLK0 */
		params[i++] = ms_reg.reg.p1_1;
    26a4:	8f 85       	ldd	r24, Y+15	; 0x0f
    26a6:	8c 83       	std	Y+4, r24	; 0x04
		params[i++] = ms_reg.reg.p1_0;
    26a8:	8e 85       	ldd	r24, Y+14	; 0x0e
    26aa:	8d 83       	std	Y+5, r24	; 0x05

		/* Register 47 for CLK0 */
		params[i] = (ms_reg.reg.p3_2 << 4);
    26ac:	88 8d       	ldd	r24, Y+24	; 0x18
    26ae:	82 95       	swap	r24
    26b0:	80 7f       	andi	r24, 0xF0	; 240
		params[i++] += (ms_reg.reg.p2_2 & 0x0F);
    26b2:	9c 89       	ldd	r25, Y+20	; 0x14
    26b4:	9f 70       	andi	r25, 0x0F	; 15
    26b6:	89 0f       	add	r24, r25
    26b8:	8e 83       	std	Y+6, r24	; 0x06

		/* Registers 48-49 for CLK0 */
		params[i++] = ms_reg.reg.p2_1;
    26ba:	8b 89       	ldd	r24, Y+19	; 0x13
    26bc:	8f 83       	std	Y+7, r24	; 0x07
		params[i++] = ms_reg.reg.p2_0;
    26be:	8a 89       	ldd	r24, Y+18	; 0x12
    26c0:	88 87       	std	Y+8, r24	; 0x08

		/* Write the parameters */
		switch(clk)
    26c2:	81 e0       	ldi	r24, 0x01	; 1
    26c4:	68 16       	cp	r6, r24
    26c6:	71 04       	cpc	r7, r1
    26c8:	29 f1       	breq	.+74     	; 0x2714 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0xca>
    26ca:	d0 f0       	brcs	.+52     	; 0x2700 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0xb6>
    26cc:	82 e0       	ldi	r24, 0x02	; 2
    26ce:	68 16       	cp	r6, r24
    26d0:	71 04       	cpc	r7, r1
    26d2:	51 f1       	breq	.+84     	; 0x2728 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0xde>
			{
			}
			break;
		}

		if(set_integer_mode(clk, int_mode))
    26d4:	6a 2d       	mov	r22, r10
    26d6:	c3 01       	movw	r24, r6
    26d8:	0e 94 bb 12 	call	0x2576	; 0x2576 <_Z16set_integer_mode12si5351_clockb>
    26dc:	88 23       	and	r24, r24
    26de:	71 f1       	breq	.+92     	; 0x273c <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0xf2>
		{
			return(true);
		}
		
		return(false);
	}
    26e0:	69 96       	adiw	r28, 0x19	; 25
    26e2:	cd bf       	out	0x3d, r28	; 61
    26e4:	de bf       	out	0x3e, r29	; 62
    26e6:	df 91       	pop	r29
    26e8:	cf 91       	pop	r28
    26ea:	1f 91       	pop	r17
    26ec:	0f 91       	pop	r16
    26ee:	ff 90       	pop	r15
    26f0:	ef 90       	pop	r14
    26f2:	df 90       	pop	r13
    26f4:	cf 90       	pop	r12
    26f6:	af 90       	pop	r10
    26f8:	8f 90       	pop	r8
    26fa:	7f 90       	pop	r7
    26fc:	6f 90       	pop	r6
    26fe:	08 95       	ret
		/* Write the parameters */
		switch(clk)
		{
			case SI5351_CLK0:
			{
				if(si5351_write_bulk(SI5351_CLK0_PARAMETERS, params, i))
    2700:	48 e0       	ldi	r20, 0x08	; 8
    2702:	be 01       	movw	r22, r28
    2704:	6f 5f       	subi	r22, 0xFF	; 255
    2706:	7f 4f       	sbci	r23, 0xFF	; 255
    2708:	8a e2       	ldi	r24, 0x2A	; 42
    270a:	0e 94 be 10 	call	0x217c	; 0x217c <_Z17si5351_write_bulkhPhh>
    270e:	88 23       	and	r24, r24
    2710:	09 f3       	breq	.-62     	; 0x26d4 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x8a>
    2712:	e6 cf       	rjmp	.-52     	; 0x26e0 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x96>
			}
			break;

			case SI5351_CLK1:
			{
				if(si5351_write_bulk(SI5351_CLK1_PARAMETERS, params, i))
    2714:	48 e0       	ldi	r20, 0x08	; 8
    2716:	be 01       	movw	r22, r28
    2718:	6f 5f       	subi	r22, 0xFF	; 255
    271a:	7f 4f       	sbci	r23, 0xFF	; 255
    271c:	82 e3       	ldi	r24, 0x32	; 50
    271e:	0e 94 be 10 	call	0x217c	; 0x217c <_Z17si5351_write_bulkhPhh>
    2722:	88 23       	and	r24, r24
    2724:	b9 f2       	breq	.-82     	; 0x26d4 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x8a>
    2726:	dc cf       	rjmp	.-72     	; 0x26e0 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x96>
			}
			break;

			case SI5351_CLK2:
			{
				if(si5351_write_bulk(SI5351_CLK2_PARAMETERS, params, i))
    2728:	48 e0       	ldi	r20, 0x08	; 8
    272a:	be 01       	movw	r22, r28
    272c:	6f 5f       	subi	r22, 0xFF	; 255
    272e:	7f 4f       	sbci	r23, 0xFF	; 255
    2730:	8a e3       	ldi	r24, 0x3A	; 58
    2732:	0e 94 be 10 	call	0x217c	; 0x217c <_Z17si5351_write_bulkhPhh>
    2736:	88 23       	and	r24, r24
    2738:	69 f2       	breq	.-102    	; 0x26d4 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x8a>
    273a:	d2 cf       	rjmp	.-92     	; 0x26e0 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x96>
		if(set_integer_mode(clk, int_mode))
		{
			return(true);
		}
		
		if(ms_div(clk, r_div, div_by_4))
    273c:	48 a5       	ldd	r20, Y+40	; 0x28
    273e:	68 2d       	mov	r22, r8
    2740:	c3 01       	movw	r24, r6
    2742:	0e 94 e3 12 	call	0x25c6	; 0x25c6 <_Z6ms_div12si5351_clockhb>
    2746:	cc cf       	rjmp	.-104    	; 0x26e0 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x96>

00002748 <si5351_set_freq>:
 *
 * Returns true on failure
 *
 */
	bool si5351_set_freq(Frequency_Hz freq_Fout, Si5351_clock clk, bool clocksOff, uint8_t phase)
	{
    2748:	4f 92       	push	r4
    274a:	5f 92       	push	r5
    274c:	6f 92       	push	r6
    274e:	7f 92       	push	r7
    2750:	8f 92       	push	r8
    2752:	9f 92       	push	r9
    2754:	af 92       	push	r10
    2756:	bf 92       	push	r11
    2758:	cf 92       	push	r12
    275a:	df 92       	push	r13
    275c:	ef 92       	push	r14
    275e:	ff 92       	push	r15
    2760:	0f 93       	push	r16
    2762:	1f 93       	push	r17
    2764:	cf 93       	push	r28
    2766:	df 93       	push	r29
    2768:	cd b7       	in	r28, 0x3d	; 61
    276a:	de b7       	in	r29, 0x3e	; 62
    276c:	65 97       	sbiw	r28, 0x15	; 21
    276e:	cd bf       	out	0x3d, r28	; 61
    2770:	de bf       	out	0x3e, r29	; 62
    2772:	6b 01       	movw	r12, r22
    2774:	7c 01       	movw	r14, r24
    2776:	3a 01       	movw	r6, r20
    2778:	92 2e       	mov	r9, r18
    277a:	b0 2e       	mov	r11, r16
		Union_si5351_regs ms_reg;
		Frequency_Hz freq_VCO = 0;
		Si5351_pll target_pll;
		uint8_t clock_ctrl_addr;
		uint8_t r_div = SI5351_OUTPUT_CLK_DIV_1;
		bool int_mode = false;
    277c:	1d 86       	std	Y+13, r1	; 0x0d
		bool div_by_4 = false;
    277e:	1e 86       	std	Y+14, r1	; 0x0e
		uint8_t data[2];

#ifdef DEBUGGING_ONLY
			uint32_t div = 0;
#endif
		if(!g_si5351_initialized) return(true);
    2780:	10 91 10 41 	lds	r17, 0x4110	; 0x804110 <g_si5351_initialized>
    2784:	11 23       	and	r17, r17
    2786:	09 f4       	brne	.+2      	; 0x278a <si5351_set_freq+0x42>
    2788:	34 c1       	rjmp	.+616    	; 0x29f2 <si5351_set_freq+0x2aa>
#endif

#ifdef PREVENT_UNACHIEVABLE_FREQUENCIES
			/* Prevent unachievable frequencies from being entered. The Si5351 will accept these, but some may result */
			/* in no clock output. */
			if(freq_Fout > 999999)
    278a:	80 e4       	ldi	r24, 0x40	; 64
    278c:	c8 16       	cp	r12, r24
    278e:	82 e4       	ldi	r24, 0x42	; 66
    2790:	d8 06       	cpc	r13, r24
    2792:	8f e0       	ldi	r24, 0x0F	; 15
    2794:	e8 06       	cpc	r14, r24
    2796:	f1 04       	cpc	r15, r1
    2798:	68 f0       	brcs	.+26     	; 0x27b4 <si5351_set_freq+0x6c>
			{
				freq_Fout /= 100;
    279a:	c7 01       	movw	r24, r14
    279c:	24 e6       	ldi	r18, 0x64	; 100
    279e:	30 e0       	ldi	r19, 0x00	; 0
    27a0:	40 e0       	ldi	r20, 0x00	; 0
    27a2:	50 e0       	ldi	r21, 0x00	; 0
    27a4:	0e 94 aa 17 	call	0x2f54	; 0x2f54 <__udivmodsi4>
				freq_Fout *= 100;
    27a8:	a4 e6       	ldi	r26, 0x64	; 100
    27aa:	b0 e0       	ldi	r27, 0x00	; 0
    27ac:	0e 94 e4 17 	call	0x2fc8	; 0x2fc8 <__muluhisi3>
    27b0:	6b 01       	movw	r12, r22
    27b2:	7c 01       	movw	r14, r24
		/* Determine which PLL to use: CLK0 gets PLLA, CLK1 and CLK2 get PLLB */
		/* The first of CLK1 or CLK2 to be configured, determines the VCO frequency used for PLLB. */
		/* The second of CLK1 or CLK2 to be configured will attempt to achieve Fout by adjusting the */
		/* Multisynth Divider values only. */
		/* Only good for Si5351A3 variant */
		switch(clk)
    27b4:	91 e0       	ldi	r25, 0x01	; 1
    27b6:	69 16       	cp	r6, r25
    27b8:	71 04       	cpc	r7, r1
    27ba:	09 f4       	brne	.+2      	; 0x27be <si5351_set_freq+0x76>
    27bc:	a3 c0       	rjmp	.+326    	; 0x2904 <si5351_set_freq+0x1bc>
    27be:	10 f1       	brcs	.+68     	; 0x2804 <si5351_set_freq+0xbc>
    27c0:	b2 e0       	ldi	r27, 0x02	; 2
    27c2:	6b 16       	cp	r6, r27
    27c4:	71 04       	cpc	r7, r1
    27c6:	09 f0       	breq	.+2      	; 0x27ca <si5351_set_freq+0x82>
    27c8:	15 c1       	rjmp	.+554    	; 0x29f4 <si5351_set_freq+0x2ac>
			case SI5351_CLK2:
			{
				/* No checking is performed to ensure that PLLB is not unavailable due to other output being < 1.024 MHz or >= 112.5 MHz */
				/* User must ensure the clock design is valid before setting clocks */

				enabledClocksMask |= 0x04;
    27ca:	80 91 1d 41 	lds	r24, 0x411D	; 0x80411d <_ZL17enabledClocksMask>
    27ce:	84 60       	ori	r24, 0x04	; 4
    27d0:	80 93 1d 41 	sts	0x411D, r24	; 0x80411d <_ZL17enabledClocksMask>
				clock_ctrl_addr = 18;

				/* Block 1: Disable Outputs */
				/* Set CLKx_DIS high; Reg. 3 = 0xFF */
 				data[0] = ~enabledClocksMask | 0xFC; /* only disable CLK2 */
    27d4:	80 95       	com	r24
    27d6:	8c 6f       	ori	r24, 0xFC	; 252
    27d8:	8f 87       	std	Y+15, r24	; 0x0f
 				if(si5351_write_bulk(0x03, data, 1)) /* only disable CLK1 */
    27da:	41 e0       	ldi	r20, 0x01	; 1
    27dc:	be 01       	movw	r22, r28
    27de:	61 5f       	subi	r22, 0xF1	; 241
    27e0:	7f 4f       	sbci	r23, 0xFF	; 255
    27e2:	83 e0       	ldi	r24, 0x03	; 3
    27e4:	0e 94 be 10 	call	0x217c	; 0x217c <_Z17si5351_write_bulkhPhh>
    27e8:	18 2f       	mov	r17, r24
    27ea:	81 11       	cpse	r24, r1
    27ec:	03 c1       	rjmp	.+518    	; 0x29f4 <si5351_set_freq+0x2ac>
				{
					return true;
				} 

				target_pll = SI5351_PLLB;
				clock_out[SI5351_CLK2] = freq_Fout;         /* store the value for reference */
    27ee:	c0 92 19 41 	sts	0x4119, r12	; 0x804119 <_ZL9clock_out+0x8>
    27f2:	d0 92 1a 41 	sts	0x411A, r13	; 0x80411a <_ZL9clock_out+0x9>
    27f6:	e0 92 1b 41 	sts	0x411B, r14	; 0x80411b <_ZL9clock_out+0xa>
    27fa:	f0 92 1c 41 	sts	0x411C, r15	; 0x80411c <_ZL9clock_out+0xb>
			{
				/* No checking is performed to ensure that PLLB is not unavailable due to other output being < 1.024 MHz or >= 112.5 MHz */
				/* User must ensure the clock design is valid before setting clocks */

				enabledClocksMask |= 0x04;
				clock_ctrl_addr = 18;
    27fe:	a2 e1       	ldi	r26, 0x12	; 18
    2800:	ad 8b       	std	Y+21, r26	; 0x15
    2802:	9c c0       	rjmp	.+312    	; 0x293c <si5351_set_freq+0x1f4>
		/* Only good for Si5351A3 variant */
		switch(clk)
		{
			case SI5351_CLK0:
			{
				enabledClocksMask |= 0x01;
    2804:	80 91 1d 41 	lds	r24, 0x411D	; 0x80411d <_ZL17enabledClocksMask>
    2808:	81 60       	ori	r24, 0x01	; 1
    280a:	80 93 1d 41 	sts	0x411D, r24	; 0x80411d <_ZL17enabledClocksMask>
				/* Set CLKx_DIS high; Reg. 3 = 0xFF */
// 				data[0] = ~enabledClocksMask | 0xF9;
/*			si5351_write_bulk(0x03, data, 1); // only disable CLK0 */

				target_pll = SI5351_PLLA;
				clock_out[SI5351_CLK0] = freq_Fout; /* store the value for reference */
    280e:	c0 92 11 41 	sts	0x4111, r12	; 0x804111 <_ZL9clock_out>
    2812:	d0 92 12 41 	sts	0x4112, r13	; 0x804112 <_ZL9clock_out+0x1>
    2816:	e0 92 13 41 	sts	0x4113, r14	; 0x804113 <_ZL9clock_out+0x2>
    281a:	f0 92 14 41 	sts	0x4114, r15	; 0x804114 <_ZL9clock_out+0x3>
		switch(clk)
		{
			case SI5351_CLK0:
			{
				enabledClocksMask |= 0x01;
				clock_ctrl_addr = 16;
    281e:	80 e1       	ldi	r24, 0x10	; 16
    2820:	8d 8b       	std	Y+21, r24	; 0x15
				/* Block 1: Disable Outputs */
				/* Set CLKx_DIS high; Reg. 3 = 0xFF */
// 				data[0] = ~enabledClocksMask | 0xF9;
/*			si5351_write_bulk(0x03, data, 1); // only disable CLK0 */

				target_pll = SI5351_PLLA;
    2822:	44 24       	eor	r4, r4
    2824:	43 94       	inc	r4
    2826:	51 2c       	mov	r5, r1
		if((target_pll == SI5351_PLLA) || !freqVCOB)
		{
#ifdef DEBUGGING_ONLY
				freq_VCO = multisynth_calc(freq_Fout, &ms_reg, &int_mode, &div_by_4, &div);
#else
				freq_VCO = multisynth_calc(freq_Fout, &ms_reg, &int_mode, &div_by_4);
    2828:	8e 01       	movw	r16, r28
    282a:	02 5f       	subi	r16, 0xF2	; 242
    282c:	1f 4f       	sbci	r17, 0xFF	; 255
    282e:	9e 01       	movw	r18, r28
    2830:	23 5f       	subi	r18, 0xF3	; 243
    2832:	3f 4f       	sbci	r19, 0xFF	; 255
    2834:	ae 01       	movw	r20, r28
    2836:	4f 5f       	subi	r20, 0xFF	; 255
    2838:	5f 4f       	sbci	r21, 0xFF	; 255
    283a:	c7 01       	movw	r24, r14
    283c:	b6 01       	movw	r22, r12
    283e:	0e 94 01 0f 	call	0x1e02	; 0x1e02 <_Z15multisynth_calcmP13u_si5351_regsPbS1_>
    2842:	69 8b       	std	Y+17, r22	; 0x11
    2844:	7a 8b       	std	Y+18, r23	; 0x12
    2846:	8b 8b       	std	Y+19, r24	; 0x13
    2848:	9c 8b       	std	Y+20, r25	; 0x14
#endif
			freq_Fout = multisynth_estimate(freq_Fout, &ms_reg, &int_mode, &div_by_4);
		}

		/* Set multisynth registers (MS must be set before PLL) */
		if(set_multisynth_registers_source(clk, target_pll))
    284a:	b2 01       	movw	r22, r4
    284c:	c3 01       	movw	r24, r6
    284e:	0e 94 8a 12 	call	0x2514	; 0x2514 <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll>
    2852:	18 2f       	mov	r17, r24
    2854:	81 11       	cpse	r24, r1
    2856:	ce c0       	rjmp	.+412    	; 0x29f4 <si5351_set_freq+0x2ac>
		{
			return(true);
		}
		
		if(set_multisynth_registers(clk, ms_reg, int_mode, r_div, div_by_4))
    2858:	8e 85       	ldd	r24, Y+14	; 0x0e
    285a:	8f 93       	push	r24
    285c:	81 2c       	mov	r8, r1
    285e:	ad 84       	ldd	r10, Y+13	; 0x0d
    2860:	c9 80       	ldd	r12, Y+1	; 0x01
    2862:	da 80       	ldd	r13, Y+2	; 0x02
    2864:	eb 80       	ldd	r14, Y+3	; 0x03
    2866:	fc 80       	ldd	r15, Y+4	; 0x04
    2868:	0d 81       	ldd	r16, Y+5	; 0x05
    286a:	1e 81       	ldd	r17, Y+6	; 0x06
    286c:	2f 81       	ldd	r18, Y+7	; 0x07
    286e:	38 85       	ldd	r19, Y+8	; 0x08
    2870:	49 85       	ldd	r20, Y+9	; 0x09
    2872:	5a 85       	ldd	r21, Y+10	; 0x0a
    2874:	6b 85       	ldd	r22, Y+11	; 0x0b
    2876:	7c 85       	ldd	r23, Y+12	; 0x0c
    2878:	c3 01       	movw	r24, r6
    287a:	0e 94 25 13 	call	0x264a	; 0x264a <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb>
    287e:	18 2f       	mov	r17, r24
    2880:	0f 90       	pop	r0
    2882:	81 11       	cpse	r24, r1
    2884:	b7 c0       	rjmp	.+366    	; 0x29f4 <si5351_set_freq+0x2ac>
				fout_calc = freq_VCO_calc / div;
			}

			f_err = freq_Fout - fout_calc;
#else
			if(freq_VCO)
    2886:	89 89       	ldd	r24, Y+17	; 0x11
    2888:	9a 89       	ldd	r25, Y+18	; 0x12
    288a:	ab 89       	ldd	r26, Y+19	; 0x13
    288c:	bc 89       	ldd	r27, Y+20	; 0x14
    288e:	00 97       	sbiw	r24, 0x00	; 0
    2890:	a1 05       	cpc	r26, r1
    2892:	b1 05       	cpc	r27, r1
    2894:	09 f0       	breq	.+2      	; 0x2898 <si5351_set_freq+0x150>
    2896:	79 c0       	rjmp	.+242    	; 0x298a <si5351_set_freq+0x242>
		/* Block 5: */
		/* Apply PLLA or PLLB soft reset */
		/* Reg. 177 = 0xAC */
/*	pll_reset(target_pll); */

		if(phase)
    2898:	b1 10       	cpse	r11, r1
    289a:	7d c0       	rjmp	.+250    	; 0x2996 <si5351_set_freq+0x24e>
		}

		/* Block 6: */
		/* Enable desired outputs */
		/* (see Register 3) */
		if(clocksOff)
    289c:	99 20       	and	r9, r9
    289e:	09 f4       	brne	.+2      	; 0x28a2 <si5351_set_freq+0x15a>
    28a0:	7f c0       	rjmp	.+254    	; 0x29a0 <si5351_set_freq+0x258>
		{
 			data[0] = enabledClocksMask;
    28a2:	80 91 1d 41 	lds	r24, 0x411D	; 0x80411d <_ZL17enabledClocksMask>
    28a6:	8f 87       	std	Y+15, r24	; 0x0f
			if(si5351_write_bulk(0x03, data, 1))    /* disable clock(s) in use */
    28a8:	41 e0       	ldi	r20, 0x01	; 1
    28aa:	be 01       	movw	r22, r28
    28ac:	61 5f       	subi	r22, 0xF1	; 241
    28ae:	7f 4f       	sbci	r23, 0xFF	; 255
    28b0:	83 e0       	ldi	r24, 0x03	; 3
    28b2:	0e 94 be 10 	call	0x217c	; 0x217c <_Z17si5351_write_bulkhPhh>
    28b6:	81 11       	cpse	r24, r1
    28b8:	b2 c0       	rjmp	.+356    	; 0x2a1e <si5351_set_freq+0x2d6>
				return true;
			} 
		}

		/* power up the clock */
		if(target_pll == SI5351_PLLA)
    28ba:	4a 94       	dec	r4
    28bc:	45 28       	or	r4, r5
    28be:	09 f4       	brne	.+2      	; 0x28c2 <si5351_set_freq+0x17a>
    28c0:	7f c0       	rjmp	.+254    	; 0x29c0 <si5351_set_freq+0x278>
			/*   o Integer mode set */
			/*   o Clock powered up */
		}
		else
		{
			if(int_mode)
    28c2:	8d 85       	ldd	r24, Y+13	; 0x0d
    28c4:	88 23       	and	r24, r24
    28c6:	09 f4       	brne	.+2      	; 0x28ca <si5351_set_freq+0x182>
    28c8:	86 c0       	rjmp	.+268    	; 0x29d6 <si5351_set_freq+0x28e>
			{
 				data[0] = 0x6C;
    28ca:	8c e6       	ldi	r24, 0x6C	; 108
    28cc:	8f 87       	std	Y+15, r24	; 0x0f
 				if(si5351_write_bulk(clock_ctrl_addr, data, 1))  /* power up only clock being set, leaving that clock configured as follows: */
    28ce:	41 e0       	ldi	r20, 0x01	; 1
    28d0:	be 01       	movw	r22, r28
    28d2:	61 5f       	subi	r22, 0xF1	; 241
    28d4:	7f 4f       	sbci	r23, 0xFF	; 255
    28d6:	8d 89       	ldd	r24, Y+21	; 0x15
    28d8:	0e 94 be 10 	call	0x217c	; 0x217c <_Z17si5351_write_bulkhPhh>
    28dc:	81 11       	cpse	r24, r1
    28de:	a1 c0       	rjmp	.+322    	; 0x2a22 <si5351_set_freq+0x2da>
				/*   o PLLB is multisynth source */
				/*   o Integer mode cleared */
				/*   o Clock powered up */
			}

			if(freq_VCO)
    28e0:	89 89       	ldd	r24, Y+17	; 0x11
    28e2:	9a 89       	ldd	r25, Y+18	; 0x12
    28e4:	ab 89       	ldd	r26, Y+19	; 0x13
    28e6:	bc 89       	ldd	r27, Y+20	; 0x14
    28e8:	00 97       	sbiw	r24, 0x00	; 0
    28ea:	a1 05       	cpc	r26, r1
    28ec:	b1 05       	cpc	r27, r1
    28ee:	09 f4       	brne	.+2      	; 0x28f2 <si5351_set_freq+0x1aa>
    28f0:	81 c0       	rjmp	.+258    	; 0x29f4 <si5351_set_freq+0x2ac>
			{
				freqVCOB = freq_VCO;
    28f2:	80 93 1e 41 	sts	0x411E, r24	; 0x80411e <_ZL8freqVCOB>
    28f6:	90 93 1f 41 	sts	0x411F, r25	; 0x80411f <_ZL8freqVCOB+0x1>
    28fa:	a0 93 20 41 	sts	0x4120, r26	; 0x804120 <_ZL8freqVCOB+0x2>
    28fe:	b0 93 21 41 	sts	0x4121, r27	; 0x804121 <_ZL8freqVCOB+0x3>
    2902:	78 c0       	rjmp	.+240    	; 0x29f4 <si5351_set_freq+0x2ac>
			case SI5351_CLK1:
			{
				/* No checking is performed to ensure that PLLB is not unavailable due to other output being < 1.024 MHz or >= 112.5 MHz */
				/* User must ensure the clock design is valid before setting clocks */

				enabledClocksMask |= 0x02;
    2904:	80 91 1d 41 	lds	r24, 0x411D	; 0x80411d <_ZL17enabledClocksMask>
    2908:	82 60       	ori	r24, 0x02	; 2
    290a:	80 93 1d 41 	sts	0x411D, r24	; 0x80411d <_ZL17enabledClocksMask>
				clock_ctrl_addr = 17;

				/* Block 1: Disable Outputs */
				/* Set CLKx_DIS high; Reg. 3 = 0xFF */
 				data[0] = ~enabledClocksMask | 0xFA;
    290e:	80 95       	com	r24
    2910:	8a 6f       	ori	r24, 0xFA	; 250
    2912:	8f 87       	std	Y+15, r24	; 0x0f
				if(si5351_write_bulk(0x03, data, 1)) /* only disable CLK1 */
    2914:	41 e0       	ldi	r20, 0x01	; 1
    2916:	be 01       	movw	r22, r28
    2918:	61 5f       	subi	r22, 0xF1	; 241
    291a:	7f 4f       	sbci	r23, 0xFF	; 255
    291c:	83 e0       	ldi	r24, 0x03	; 3
    291e:	0e 94 be 10 	call	0x217c	; 0x217c <_Z17si5351_write_bulkhPhh>
    2922:	18 2f       	mov	r17, r24
    2924:	81 11       	cpse	r24, r1
    2926:	66 c0       	rjmp	.+204    	; 0x29f4 <si5351_set_freq+0x2ac>
				{
					return true;
				} 

				target_pll = SI5351_PLLB;
				clock_out[SI5351_CLK1] = freq_Fout;         /* store the value for reference */
    2928:	c0 92 15 41 	sts	0x4115, r12	; 0x804115 <_ZL9clock_out+0x4>
    292c:	d0 92 16 41 	sts	0x4116, r13	; 0x804116 <_ZL9clock_out+0x5>
    2930:	e0 92 17 41 	sts	0x4117, r14	; 0x804117 <_ZL9clock_out+0x6>
    2934:	f0 92 18 41 	sts	0x4118, r15	; 0x804118 <_ZL9clock_out+0x7>
			{
				/* No checking is performed to ensure that PLLB is not unavailable due to other output being < 1.024 MHz or >= 112.5 MHz */
				/* User must ensure the clock design is valid before setting clocks */

				enabledClocksMask |= 0x02;
				clock_ctrl_addr = 17;
    2938:	91 e1       	ldi	r25, 0x11	; 17
    293a:	9d 8b       	std	Y+21, r25	; 0x15
			Frequency_Hz freq_VCO_calc;
			Frequency_Hz fout_calc;
			int32_t f_err;
#endif

		if((target_pll == SI5351_PLLA) || !freqVCOB)
    293c:	80 91 1e 41 	lds	r24, 0x411E	; 0x80411e <_ZL8freqVCOB>
    2940:	90 91 1f 41 	lds	r25, 0x411F	; 0x80411f <_ZL8freqVCOB+0x1>
    2944:	a0 91 20 41 	lds	r26, 0x4120	; 0x804120 <_ZL8freqVCOB+0x2>
    2948:	b0 91 21 41 	lds	r27, 0x4121	; 0x804121 <_ZL8freqVCOB+0x3>
    294c:	89 2b       	or	r24, r25
    294e:	8a 2b       	or	r24, r26
    2950:	8b 2b       	or	r24, r27
    2952:	29 f4       	brne	.+10     	; 0x295e <si5351_set_freq+0x216>
    2954:	68 94       	set
    2956:	44 24       	eor	r4, r4
    2958:	41 f8       	bld	r4, 1
    295a:	51 2c       	mov	r5, r1
    295c:	65 cf       	rjmp	.-310    	; 0x2828 <si5351_set_freq+0xe0>
		else
		{
#ifdef DEBUGGING_ONLY
				fout_calc = freq_Fout;  /* save the intended output frequency */
#endif
			freq_Fout = multisynth_estimate(freq_Fout, &ms_reg, &int_mode, &div_by_4);
    295e:	8e 01       	movw	r16, r28
    2960:	02 5f       	subi	r16, 0xF2	; 242
    2962:	1f 4f       	sbci	r17, 0xFF	; 255
    2964:	9e 01       	movw	r18, r28
    2966:	23 5f       	subi	r18, 0xF3	; 243
    2968:	3f 4f       	sbci	r19, 0xFF	; 255
    296a:	ae 01       	movw	r20, r28
    296c:	4f 5f       	subi	r20, 0xFF	; 255
    296e:	5f 4f       	sbci	r21, 0xFF	; 255
    2970:	c7 01       	movw	r24, r14
    2972:	b6 01       	movw	r22, r12
    2974:	0e 94 bf 0f 	call	0x1f7e	; 0x1f7e <_Z19multisynth_estimatemP13u_si5351_regsPbS1_>
    2978:	68 94       	set
    297a:	44 24       	eor	r4, r4
    297c:	41 f8       	bld	r4, 1
    297e:	51 2c       	mov	r5, r1
 *
 */
	bool si5351_set_freq(Frequency_Hz freq_Fout, Si5351_clock clk, bool clocksOff, uint8_t phase)
	{
		Union_si5351_regs ms_reg;
		Frequency_Hz freq_VCO = 0;
    2980:	19 8a       	std	Y+17, r1	; 0x11
    2982:	1a 8a       	std	Y+18, r1	; 0x12
    2984:	1b 8a       	std	Y+19, r1	; 0x13
    2986:	1c 8a       	std	Y+20, r1	; 0x14
    2988:	60 cf       	rjmp	.-320    	; 0x284a <si5351_set_freq+0x102>

			f_err = freq_Fout - fout_calc;
#else
			if(freq_VCO)
			{
				set_pll(freq_VCO, target_pll);
    298a:	a2 01       	movw	r20, r4
    298c:	bc 01       	movw	r22, r24
    298e:	cd 01       	movw	r24, r26
    2990:	0e 94 f4 10 	call	0x21e8	; 0x21e8 <_Z7set_pllm10si5351_pll>
    2994:	81 cf       	rjmp	.-254    	; 0x2898 <si5351_set_freq+0x150>
		/* Reg. 177 = 0xAC */
/*	pll_reset(target_pll); */

		if(phase)
		{
			si5351_set_phase(clk, phase);
    2996:	6b 2d       	mov	r22, r11
    2998:	c3 01       	movw	r24, r6
    299a:	0e 94 da 10 	call	0x21b4	; 0x21b4 <_Z16si5351_set_phase12si5351_clockh>
    299e:	7e cf       	rjmp	.-260    	; 0x289c <si5351_set_freq+0x154>
				return true;
			} 
		}
		else
		{
 			data[0] = ~enabledClocksMask;
    29a0:	80 91 1d 41 	lds	r24, 0x411D	; 0x80411d <_ZL17enabledClocksMask>
    29a4:	80 95       	com	r24
    29a6:	8f 87       	std	Y+15, r24	; 0x0f
 			if(si5351_write_bulk(0x03, data, 1))  /* only enable clock(s) in use */
    29a8:	41 e0       	ldi	r20, 0x01	; 1
    29aa:	be 01       	movw	r22, r28
    29ac:	61 5f       	subi	r22, 0xF1	; 241
    29ae:	7f 4f       	sbci	r23, 0xFF	; 255
    29b0:	83 e0       	ldi	r24, 0x03	; 3
    29b2:	0e 94 be 10 	call	0x217c	; 0x217c <_Z17si5351_write_bulkhPhh>
    29b6:	88 23       	and	r24, r24
    29b8:	09 f4       	brne	.+2      	; 0x29bc <si5351_set_freq+0x274>
    29ba:	7f cf       	rjmp	.-258    	; 0x28ba <si5351_set_freq+0x172>
			{
				return true;
    29bc:	18 2f       	mov	r17, r24
    29be:	1a c0       	rjmp	.+52     	; 0x29f4 <si5351_set_freq+0x2ac>
		}

		/* power up the clock */
		if(target_pll == SI5351_PLLA)
		{
 			data[0] = 0x4C;
    29c0:	8c e4       	ldi	r24, 0x4C	; 76
    29c2:	8f 87       	std	Y+15, r24	; 0x0f
 			if(si5351_write_bulk(clock_ctrl_addr, data, 1))  /* power up only clock being set, leaving that clock configured as follows: */
    29c4:	41 e0       	ldi	r20, 0x01	; 1
    29c6:	be 01       	movw	r22, r28
    29c8:	61 5f       	subi	r22, 0xF1	; 241
    29ca:	7f 4f       	sbci	r23, 0xFF	; 255
    29cc:	8d 89       	ldd	r24, Y+21	; 0x15
    29ce:	0e 94 be 10 	call	0x217c	; 0x217c <_Z17si5351_write_bulkhPhh>
    29d2:	18 2f       	mov	r17, r24
    29d4:	0f c0       	rjmp	.+30     	; 0x29f4 <si5351_set_freq+0x2ac>
				/*   o Integer mode set */
				/*   o Clock powered up */
			}
			else
			{
 				data[0] = 0x2C;
    29d6:	8c e2       	ldi	r24, 0x2C	; 44
    29d8:	8f 87       	std	Y+15, r24	; 0x0f
 				if(si5351_write_bulk(clock_ctrl_addr, data, 1))  /* power up only clock being set, leaving that clock configured as follows: */
    29da:	41 e0       	ldi	r20, 0x01	; 1
    29dc:	be 01       	movw	r22, r28
    29de:	61 5f       	subi	r22, 0xF1	; 241
    29e0:	7f 4f       	sbci	r23, 0xFF	; 255
    29e2:	8d 89       	ldd	r24, Y+21	; 0x15
    29e4:	0e 94 be 10 	call	0x217c	; 0x217c <_Z17si5351_write_bulkhPhh>
    29e8:	88 23       	and	r24, r24
    29ea:	09 f4       	brne	.+2      	; 0x29ee <si5351_set_freq+0x2a6>
    29ec:	79 cf       	rjmp	.-270    	; 0x28e0 <si5351_set_freq+0x198>
				{
					return true;
    29ee:	18 2f       	mov	r17, r24
    29f0:	01 c0       	rjmp	.+2      	; 0x29f4 <si5351_set_freq+0x2ac>
		uint8_t data[2];

#ifdef DEBUGGING_ONLY
			uint32_t div = 0;
#endif
		if(!g_si5351_initialized) return(true);
    29f2:	11 e0       	ldi	r17, 0x01	; 1
				freqVCOB = freq_VCO;
			}
		}

		return(false);
	}
    29f4:	81 2f       	mov	r24, r17
    29f6:	65 96       	adiw	r28, 0x15	; 21
    29f8:	cd bf       	out	0x3d, r28	; 61
    29fa:	de bf       	out	0x3e, r29	; 62
    29fc:	df 91       	pop	r29
    29fe:	cf 91       	pop	r28
    2a00:	1f 91       	pop	r17
    2a02:	0f 91       	pop	r16
    2a04:	ff 90       	pop	r15
    2a06:	ef 90       	pop	r14
    2a08:	df 90       	pop	r13
    2a0a:	cf 90       	pop	r12
    2a0c:	bf 90       	pop	r11
    2a0e:	af 90       	pop	r10
    2a10:	9f 90       	pop	r9
    2a12:	8f 90       	pop	r8
    2a14:	7f 90       	pop	r7
    2a16:	6f 90       	pop	r6
    2a18:	5f 90       	pop	r5
    2a1a:	4f 90       	pop	r4
    2a1c:	08 95       	ret
		if(clocksOff)
		{
 			data[0] = enabledClocksMask;
			if(si5351_write_bulk(0x03, data, 1))    /* disable clock(s) in use */
			{
				return true;
    2a1e:	18 2f       	mov	r17, r24
    2a20:	e9 cf       	rjmp	.-46     	; 0x29f4 <si5351_set_freq+0x2ac>
			if(int_mode)
			{
 				data[0] = 0x6C;
 				if(si5351_write_bulk(clock_ctrl_addr, data, 1))  /* power up only clock being set, leaving that clock configured as follows: */
				{
					return true;
    2a22:	18 2f       	mov	r17, r24
    2a24:	e7 cf       	rjmp	.-50     	; 0x29f4 <si5351_set_freq+0x2ac>

00002a26 <SLPCTRL_init>:
 * \return Initialization status.
 */
int8_t SLPCTRL_init()
{

	SLPCTRL.CTRLA = 0 << SLPCTRL_SEN_bp; /* Sleep enable: disabled */
    2a26:	10 92 50 00 	sts	0x0050, r1	; 0x800050 <__TEXT_REGION_LENGTH__+0x7e0050>
//			 | SLPCTRL_SMODE_IDLE_gc;  /* Idle mode */
//			 | SLPCTRL_SMODE_STDBY_gc; /* Standby Mode */
//			 | SLPCTRL_SMODE_PDOWN_gc; /* Power-down Mode */

	return 0;
}
    2a2a:	80 e0       	ldi	r24, 0x00	; 0
    2a2c:	08 95       	ret

00002a2e <SLPCTRL_set_sleep_mode>:

void SLPCTRL_set_sleep_mode(SLPCTRL_SMODE_t setmode)
{
	SLPCTRL.CTRLA = (SLPCTRL.CTRLA & ~SLPCTRL_SMODE_gm) | (setmode & SLPCTRL_SMODE_gm);
    2a2e:	e0 e5       	ldi	r30, 0x50	; 80
    2a30:	f0 e0       	ldi	r31, 0x00	; 0
    2a32:	90 81       	ld	r25, Z
    2a34:	99 7f       	andi	r25, 0xF9	; 249
    2a36:	86 70       	andi	r24, 0x06	; 6
    2a38:	98 2b       	or	r25, r24
    2a3a:	90 83       	st	Z, r25
}
    2a3c:	08 95       	ret

00002a3e <TIMERA_init>:
	output is set at BOTTOM and cleared on the compare match between the TCAn.CNT and TCAn.CMPn registers.
	CMPn = BOTTOM will produce a static low signal on WOn while CMPn > TOP will produce a static high signal on
	WOn.
	*/

	TCA0.SINGLE.PER = 0x095F; /* Set timer period to 10 kHz */
    2a3e:	e0 e0       	ldi	r30, 0x00	; 0
    2a40:	fa e0       	ldi	r31, 0x0A	; 10
    2a42:	8f e5       	ldi	r24, 0x5F	; 95
    2a44:	99 e0       	ldi	r25, 0x09	; 9
    2a46:	86 a3       	std	Z+38, r24	; 0x26
    2a48:	97 a3       	std	Z+39, r25	; 0x27
	PORTMUX.TCAROUTEA = PORTMUX_TCA0_PORTE_gc; /* PWM WO3 out on PE3 */ 
    2a4a:	84 e0       	ldi	r24, 0x04	; 4
    2a4c:	80 93 e6 05 	sts	0x05E6, r24	; 0x8005e6 <__TEXT_REGION_LENGTH__+0x7e05e6>
	TCA0.SINGLE.CTRLB = TCA_SINGLE_WGMODE_SINGLESLOPE_gc; /* Set waveform generation mode single-slope, and enable compare channel */
    2a50:	83 e0       	ldi	r24, 0x03	; 3
    2a52:	81 83       	std	Z+1, r24	; 0x01
	TCA0.SINGLE.CMP0 = TCA0.SINGLE.PER >> 1; /* Start at 50% duty cycle */
    2a54:	86 a1       	ldd	r24, Z+38	; 0x26
    2a56:	97 a1       	ldd	r25, Z+39	; 0x27
    2a58:	96 95       	lsr	r25
    2a5a:	87 95       	ror	r24
    2a5c:	80 a7       	std	Z+40, r24	; 0x28
    2a5e:	91 a7       	std	Z+41, r25	; 0x29
	TCA0.SINGLE.CTRLB |= TCA_SINGLE_CMP0EN_bm; /* enable compare channel 0 */
    2a60:	81 81       	ldd	r24, Z+1	; 0x01
    2a62:	80 61       	ori	r24, 0x10	; 16
    2a64:	81 83       	std	Z+1, r24	; 0x01
	TCA0.SINGLE.CTRLA |= TCA_SINGLE_ENABLE_bm; /* enable TimerA0 */
    2a66:	80 81       	ld	r24, Z
    2a68:	81 60       	ori	r24, 0x01	; 1
    2a6a:	80 83       	st	Z, r24
}
    2a6c:	08 95       	ret

00002a6e <TIMERB_init>:
/********************************************************************************/
/**
Main program periodic interrupt timer
*/

TCB0.INTCTRL = 1 << TCB_CAPT_bp   /* Capture or Timeout: enabled */
    2a6e:	e0 e0       	ldi	r30, 0x00	; 0
    2a70:	fb e0       	ldi	r31, 0x0B	; 11
    2a72:	81 e0       	ldi	r24, 0x01	; 1
    2a74:	85 83       	std	Z+5, r24	; 0x05
| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */

// Set TOP
TCB0.CCMP = 0x9C40;
    2a76:	20 e4       	ldi	r18, 0x40	; 64
    2a78:	3c e9       	ldi	r19, 0x9C	; 156
    2a7a:	24 87       	std	Z+12, r18	; 0x0c
    2a7c:	35 87       	std	Z+13, r19	; 0x0d

TCB0.CTRLA = TCB_CLKSEL_DIV2_gc     /* CLK_PER */
    2a7e:	93 e0       	ldi	r25, 0x03	; 3
    2a80:	90 83       	st	Z, r25
| 1 << TCB_ENABLE_bp   /* Enable: enabled */
| 0 << TCB_RUNSTDBY_bp /* Run Standby: disabled */
| 0 << TCB_SYNCUPD_bp  /* Synchronize Update: disabled */
| 0 << TCB_CASCADE_bp; /* Cascade Two Timer/Counters: disabled */

TCB0.INTFLAGS = (TCB_CAPT_bm | TCB_OVF_bm); /* Clear flag */
    2a82:	96 83       	std	Z+6, r25	; 0x06
/********************************************************************************/
/** 
Utility ms timer
*/

TCB1.INTCTRL = 1 << TCB_CAPT_bp   /* Capture or Timeout: enabled */
    2a84:	e0 e1       	ldi	r30, 0x10	; 16
    2a86:	fb e0       	ldi	r31, 0x0B	; 11
    2a88:	85 83       	std	Z+5, r24	; 0x05
| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */

// Set TOP
TCB1.CCMP = 0x5DC0;
    2a8a:	40 ec       	ldi	r20, 0xC0	; 192
    2a8c:	5d e5       	ldi	r21, 0x5D	; 93
    2a8e:	44 87       	std	Z+12, r20	; 0x0c
    2a90:	55 87       	std	Z+13, r21	; 0x0d

TCB1.CTRLA = TCB_CLKSEL_DIV1_gc     /* CLK_PER */
    2a92:	80 83       	st	Z, r24
| 1 << TCB_ENABLE_bp   /* Enable: enabled */
| 0 << TCB_RUNSTDBY_bp /* Run Standby: disabled */
| 0 << TCB_SYNCUPD_bp  /* Synchronize Update: disabled */
| 0 << TCB_CASCADE_bp; /* Cascade Two Timer/Counters: disabled */

TCB1.INTFLAGS = TCB_CAPT_bm; /* Clear flag */
    2a94:	86 83       	std	Z+6, r24	; 0x06
/********************************************************************************/
/** 
I2C Timeout Flag Timer
*/

CPUINT.LVL1VEC = 30; /* Set to level 1 - highest priority interrupt */
    2a96:	a0 e1       	ldi	r26, 0x10	; 16
    2a98:	b1 e0       	ldi	r27, 0x01	; 1
    2a9a:	4e e1       	ldi	r20, 0x1E	; 30
    2a9c:	13 96       	adiw	r26, 0x03	; 3
    2a9e:	4c 93       	st	X, r20
    2aa0:	13 97       	sbiw	r26, 0x03	; 3
TCB2.INTCTRL = 1 << TCB_CAPT_bp   /* Capture or Timeout: enabled */
    2aa2:	e0 e2       	ldi	r30, 0x20	; 32
    2aa4:	fb e0       	ldi	r31, 0x0B	; 11
    2aa6:	85 83       	std	Z+5, r24	; 0x05
| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */

// Set TOP
TCB2.CCMP = 0xFFFF;
    2aa8:	6f ef       	ldi	r22, 0xFF	; 255
    2aaa:	7f ef       	ldi	r23, 0xFF	; 255
    2aac:	64 87       	std	Z+12, r22	; 0x0c
    2aae:	75 87       	std	Z+13, r23	; 0x0d

TCB2.CTRLA = TCB_CLKSEL_DIV2_gc     /* CLK_PER */
    2ab0:	90 83       	st	Z, r25
| 1 << TCB_ENABLE_bp   /* Enable: enabled */
| 0 << TCB_RUNSTDBY_bp /* Run Standby: disabled */
| 0 << TCB_SYNCUPD_bp  /* Synchronize Update: disabled */
| 0 << TCB_CASCADE_bp; /* Cascade Two Timer/Counters: disabled */

TCB2.INTFLAGS = TCB_CAPT_bm; /* Clear flag */
    2ab2:	86 83       	std	Z+6, r24	; 0x06
CPUINT.LVL1VEC = 30; /* Set to level 1 - highest priority interrupt */
    2ab4:	13 96       	adiw	r26, 0x03	; 3
    2ab6:	4c 93       	st	X, r20
/********************************************************************************/
/**
LED Timer
*/

TCB3.INTCTRL = 1 << TCB_CAPT_bp   /* Capture or Timeout: enabled */
    2ab8:	e0 e3       	ldi	r30, 0x30	; 48
    2aba:	fb e0       	ldi	r31, 0x0B	; 11
    2abc:	85 83       	std	Z+5, r24	; 0x05
| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */

// Set TOP
TCB3.CCMP = 0x9C40;
    2abe:	24 87       	std	Z+12, r18	; 0x0c
    2ac0:	35 87       	std	Z+13, r19	; 0x0d

TCB3.CTRLA = TCB_CLKSEL_DIV2_gc     /* CLK_PER */
    2ac2:	90 83       	st	Z, r25
| 1 << TCB_ENABLE_bp   /* Enable: enabled */
| 0 << TCB_RUNSTDBY_bp /* Run Standby: disabled */
| 0 << TCB_SYNCUPD_bp  /* Synchronize Update: disabled */
| 0 << TCB_CASCADE_bp; /* Cascade Two Timer/Counters: disabled */

TCB3.INTFLAGS = TCB_CAPT_bm; /* Clear flag */
    2ac4:	86 83       	std	Z+6, r24	; 0x06

	return 0;
}
    2ac6:	80 e0       	ldi	r24, 0x00	; 0
    2ac8:	08 95       	ret

00002aca <util_delay_ms>:


bool util_delay_ms(uint32_t delayValue)
{
    2aca:	0f 93       	push	r16
    2acc:	1f 93       	push	r17
	static uint32_t countdownValue=0;
	static bool counting = false;
	
	if(delayValue)
    2ace:	61 15       	cp	r22, r1
    2ad0:	71 05       	cpc	r23, r1
    2ad2:	81 05       	cpc	r24, r1
    2ad4:	91 05       	cpc	r25, r1
    2ad6:	09 f4       	brne	.+2      	; 0x2ada <util_delay_ms+0x10>
    2ad8:	6a c0       	rjmp	.+212    	; 0x2bae <util_delay_ms+0xe4>
	{
		if(counting)
    2ada:	20 91 22 41 	lds	r18, 0x4122	; 0x804122 <_ZZ13util_delay_msE8counting>
    2ade:	22 23       	and	r18, r18
    2ae0:	f1 f1       	breq	.+124    	; 0x2b5e <util_delay_ms+0x94>
		{
			if(!g_ms_counter)
    2ae2:	00 91 27 41 	lds	r16, 0x4127	; 0x804127 <_ZL12g_ms_counter>
    2ae6:	10 91 28 41 	lds	r17, 0x4128	; 0x804128 <_ZL12g_ms_counter+0x1>
    2aea:	20 91 29 41 	lds	r18, 0x4129	; 0x804129 <_ZL12g_ms_counter+0x2>
    2aee:	30 91 2a 41 	lds	r19, 0x412A	; 0x80412a <_ZL12g_ms_counter+0x3>
    2af2:	01 2b       	or	r16, r17
    2af4:	02 2b       	or	r16, r18
    2af6:	03 2b       	or	r16, r19
    2af8:	21 f1       	breq	.+72     	; 0x2b42 <util_delay_ms+0x78>

				counting = false;
				countdownValue = 0;
				return(false); /* time expired */
			}
			else if(delayValue != countdownValue) /* countdown delay changed */
    2afa:	00 91 23 41 	lds	r16, 0x4123	; 0x804123 <_ZZ13util_delay_msE14countdownValue>
    2afe:	10 91 24 41 	lds	r17, 0x4124	; 0x804124 <_ZZ13util_delay_msE14countdownValue+0x1>
    2b02:	20 91 25 41 	lds	r18, 0x4125	; 0x804125 <_ZZ13util_delay_msE14countdownValue+0x2>
    2b06:	30 91 26 41 	lds	r19, 0x4126	; 0x804126 <_ZZ13util_delay_msE14countdownValue+0x3>
    2b0a:	06 17       	cp	r16, r22
    2b0c:	17 07       	cpc	r17, r23
    2b0e:	28 07       	cpc	r18, r24
    2b10:	39 07       	cpc	r19, r25
    2b12:	09 f4       	brne	.+2      	; 0x2b16 <util_delay_ms+0x4c>
    2b14:	48 c0       	rjmp	.+144    	; 0x2ba6 <util_delay_ms+0xdc>
			{
				TCB1.CNT = 0x0000;
    2b16:	10 92 1a 0b 	sts	0x0B1A, r1	; 0x800b1a <__TEXT_REGION_LENGTH__+0x7e0b1a>
    2b1a:	10 92 1b 0b 	sts	0x0B1B, r1	; 0x800b1b <__TEXT_REGION_LENGTH__+0x7e0b1b>
				countdownValue = delayValue;
    2b1e:	60 93 23 41 	sts	0x4123, r22	; 0x804123 <_ZZ13util_delay_msE14countdownValue>
    2b22:	70 93 24 41 	sts	0x4124, r23	; 0x804124 <_ZZ13util_delay_msE14countdownValue+0x1>
    2b26:	80 93 25 41 	sts	0x4125, r24	; 0x804125 <_ZZ13util_delay_msE14countdownValue+0x2>
    2b2a:	90 93 26 41 	sts	0x4126, r25	; 0x804126 <_ZZ13util_delay_msE14countdownValue+0x3>
				g_ms_counter = delayValue;
    2b2e:	60 93 27 41 	sts	0x4127, r22	; 0x804127 <_ZL12g_ms_counter>
    2b32:	70 93 28 41 	sts	0x4128, r23	; 0x804128 <_ZL12g_ms_counter+0x1>
    2b36:	80 93 29 41 	sts	0x4129, r24	; 0x804129 <_ZL12g_ms_counter+0x2>
    2b3a:	90 93 2a 41 	sts	0x412A, r25	; 0x80412a <_ZL12g_ms_counter+0x3>
				return(false);
    2b3e:	80 e0       	ldi	r24, 0x00	; 0
    2b40:	4b c0       	rjmp	.+150    	; 0x2bd8 <util_delay_ms+0x10e>
	{
		if(counting)
		{
			if(!g_ms_counter)
			{
				TCB1.INTCTRL = 0 << TCB_CAPT_bp   /* Capture or Timeout: disabled */
    2b42:	10 92 15 0b 	sts	0x0B15, r1	; 0x800b15 <__TEXT_REGION_LENGTH__+0x7e0b15>
				| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */

				counting = false;
    2b46:	10 92 22 41 	sts	0x4122, r1	; 0x804122 <_ZZ13util_delay_msE8counting>
				countdownValue = 0;
    2b4a:	10 92 23 41 	sts	0x4123, r1	; 0x804123 <_ZZ13util_delay_msE14countdownValue>
    2b4e:	10 92 24 41 	sts	0x4124, r1	; 0x804124 <_ZZ13util_delay_msE14countdownValue+0x1>
    2b52:	10 92 25 41 	sts	0x4125, r1	; 0x804125 <_ZZ13util_delay_msE14countdownValue+0x2>
    2b56:	10 92 26 41 	sts	0x4126, r1	; 0x804126 <_ZZ13util_delay_msE14countdownValue+0x3>
				return(false); /* time expired */
    2b5a:	80 e0       	ldi	r24, 0x00	; 0
    2b5c:	3d c0       	rjmp	.+122    	; 0x2bd8 <util_delay_ms+0x10e>
				countdownValue = delayValue;
				g_ms_counter = delayValue;
				return(false);
			}
		}
		else if(delayValue != countdownValue)
    2b5e:	00 91 23 41 	lds	r16, 0x4123	; 0x804123 <_ZZ13util_delay_msE14countdownValue>
    2b62:	10 91 24 41 	lds	r17, 0x4124	; 0x804124 <_ZZ13util_delay_msE14countdownValue+0x1>
    2b66:	20 91 25 41 	lds	r18, 0x4125	; 0x804125 <_ZZ13util_delay_msE14countdownValue+0x2>
    2b6a:	30 91 26 41 	lds	r19, 0x4126	; 0x804126 <_ZZ13util_delay_msE14countdownValue+0x3>
    2b6e:	06 17       	cp	r16, r22
    2b70:	17 07       	cpc	r17, r23
    2b72:	28 07       	cpc	r18, r24
    2b74:	39 07       	cpc	r19, r25
    2b76:	b9 f0       	breq	.+46     	; 0x2ba6 <util_delay_ms+0xdc>
		{
			TCB1.CNT = 0x0000;
    2b78:	10 92 1a 0b 	sts	0x0B1A, r1	; 0x800b1a <__TEXT_REGION_LENGTH__+0x7e0b1a>
    2b7c:	10 92 1b 0b 	sts	0x0B1B, r1	; 0x800b1b <__TEXT_REGION_LENGTH__+0x7e0b1b>
			countdownValue = delayValue;
    2b80:	60 93 23 41 	sts	0x4123, r22	; 0x804123 <_ZZ13util_delay_msE14countdownValue>
    2b84:	70 93 24 41 	sts	0x4124, r23	; 0x804124 <_ZZ13util_delay_msE14countdownValue+0x1>
    2b88:	80 93 25 41 	sts	0x4125, r24	; 0x804125 <_ZZ13util_delay_msE14countdownValue+0x2>
    2b8c:	90 93 26 41 	sts	0x4126, r25	; 0x804126 <_ZZ13util_delay_msE14countdownValue+0x3>
			g_ms_counter = delayValue;
    2b90:	60 93 27 41 	sts	0x4127, r22	; 0x804127 <_ZL12g_ms_counter>
    2b94:	70 93 28 41 	sts	0x4128, r23	; 0x804128 <_ZL12g_ms_counter+0x1>
    2b98:	80 93 29 41 	sts	0x4129, r24	; 0x804129 <_ZL12g_ms_counter+0x2>
    2b9c:	90 93 2a 41 	sts	0x412A, r25	; 0x80412a <_ZL12g_ms_counter+0x3>
			counting = true;
    2ba0:	81 e0       	ldi	r24, 0x01	; 1
    2ba2:	80 93 22 41 	sts	0x4122, r24	; 0x804122 <_ZZ13util_delay_msE8counting>
		countdownValue = 0;
		g_ms_counter = 0;
		return(false); /* timer reset */
	}
	
	TCB1.INTCTRL = 1 << TCB_CAPT_bp   /* Capture or Timeout: enabled */
    2ba6:	81 e0       	ldi	r24, 0x01	; 1
    2ba8:	80 93 15 0b 	sts	0x0B15, r24	; 0x800b15 <__TEXT_REGION_LENGTH__+0x7e0b15>
	| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */
	
	return(true);
    2bac:	15 c0       	rjmp	.+42     	; 0x2bd8 <util_delay_ms+0x10e>
			counting = true;
		}
	}
	else
	{
		TCB1.INTCTRL = 0 << TCB_CAPT_bp   /* Capture or Timeout: disabled */
    2bae:	10 92 15 0b 	sts	0x0B15, r1	; 0x800b15 <__TEXT_REGION_LENGTH__+0x7e0b15>
		| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */

		counting = false;
    2bb2:	10 92 22 41 	sts	0x4122, r1	; 0x804122 <_ZZ13util_delay_msE8counting>
		countdownValue = 0;
    2bb6:	10 92 23 41 	sts	0x4123, r1	; 0x804123 <_ZZ13util_delay_msE14countdownValue>
    2bba:	10 92 24 41 	sts	0x4124, r1	; 0x804124 <_ZZ13util_delay_msE14countdownValue+0x1>
    2bbe:	10 92 25 41 	sts	0x4125, r1	; 0x804125 <_ZZ13util_delay_msE14countdownValue+0x2>
    2bc2:	10 92 26 41 	sts	0x4126, r1	; 0x804126 <_ZZ13util_delay_msE14countdownValue+0x3>
		g_ms_counter = 0;
    2bc6:	10 92 27 41 	sts	0x4127, r1	; 0x804127 <_ZL12g_ms_counter>
    2bca:	10 92 28 41 	sts	0x4128, r1	; 0x804128 <_ZL12g_ms_counter+0x1>
    2bce:	10 92 29 41 	sts	0x4129, r1	; 0x804129 <_ZL12g_ms_counter+0x2>
    2bd2:	10 92 2a 41 	sts	0x412A, r1	; 0x80412a <_ZL12g_ms_counter+0x3>
		return(false); /* timer reset */
    2bd6:	80 e0       	ldi	r24, 0x00	; 0
	
	TCB1.INTCTRL = 1 << TCB_CAPT_bp   /* Capture or Timeout: enabled */
	| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */
	
	return(true);
}
    2bd8:	1f 91       	pop	r17
    2bda:	0f 91       	pop	r16
    2bdc:	08 95       	ret

00002bde <__vector_30>:

ISR(TCB2_INT_vect)
{
    2bde:	1f 92       	push	r1
    2be0:	0f 92       	push	r0
    2be2:	0f b6       	in	r0, 0x3f	; 63
    2be4:	0f 92       	push	r0
    2be6:	11 24       	eor	r1, r1
    2be8:	8f 93       	push	r24
    2bea:	9f 93       	push	r25
	if(TCB2.INTFLAGS & TCB_CAPT_bm)
    2bec:	80 91 26 0b 	lds	r24, 0x0B26	; 0x800b26 <__TEXT_REGION_LENGTH__+0x7e0b26>
    2bf0:	80 ff       	sbrs	r24, 0
    2bf2:	1e c0       	rjmp	.+60     	; 0x2c30 <__vector_30+0x52>
	{
		if(g_i2c1_timeout_ticks) g_i2c1_timeout_ticks--;
    2bf4:	80 91 12 40 	lds	r24, 0x4012	; 0x804012 <g_i2c1_timeout_ticks>
    2bf8:	90 91 13 40 	lds	r25, 0x4013	; 0x804013 <g_i2c1_timeout_ticks+0x1>
    2bfc:	89 2b       	or	r24, r25
    2bfe:	49 f0       	breq	.+18     	; 0x2c12 <__vector_30+0x34>
    2c00:	80 91 12 40 	lds	r24, 0x4012	; 0x804012 <g_i2c1_timeout_ticks>
    2c04:	90 91 13 40 	lds	r25, 0x4013	; 0x804013 <g_i2c1_timeout_ticks+0x1>
    2c08:	01 97       	sbiw	r24, 0x01	; 1
    2c0a:	80 93 12 40 	sts	0x4012, r24	; 0x804012 <g_i2c1_timeout_ticks>
    2c0e:	90 93 13 40 	sts	0x4013, r25	; 0x804013 <g_i2c1_timeout_ticks+0x1>
		if(g_i2c0_timeout_ticks) g_i2c0_timeout_ticks--;
    2c12:	80 91 14 40 	lds	r24, 0x4014	; 0x804014 <g_i2c0_timeout_ticks>
    2c16:	90 91 15 40 	lds	r25, 0x4015	; 0x804015 <g_i2c0_timeout_ticks+0x1>
    2c1a:	89 2b       	or	r24, r25
    2c1c:	49 f0       	breq	.+18     	; 0x2c30 <__vector_30+0x52>
    2c1e:	80 91 14 40 	lds	r24, 0x4014	; 0x804014 <g_i2c0_timeout_ticks>
    2c22:	90 91 15 40 	lds	r25, 0x4015	; 0x804015 <g_i2c0_timeout_ticks+0x1>
    2c26:	01 97       	sbiw	r24, 0x01	; 1
    2c28:	80 93 14 40 	sts	0x4014, r24	; 0x804014 <g_i2c0_timeout_ticks>
    2c2c:	90 93 15 40 	sts	0x4015, r25	; 0x804015 <g_i2c0_timeout_ticks+0x1>
	}
	TCB2.INTFLAGS = TCB_CAPT_bm | TCB_OVF_bm; /* Clear flags */
    2c30:	83 e0       	ldi	r24, 0x03	; 3
    2c32:	80 93 26 0b 	sts	0x0B26, r24	; 0x800b26 <__TEXT_REGION_LENGTH__+0x7e0b26>
	
	return;
}
    2c36:	9f 91       	pop	r25
    2c38:	8f 91       	pop	r24
    2c3a:	0f 90       	pop	r0
    2c3c:	0f be       	out	0x3f, r0	; 63
    2c3e:	0f 90       	pop	r0
    2c40:	1f 90       	pop	r1
    2c42:	18 95       	reti

00002c44 <__vector_13>:

/**
One millisecond utility counter based on CPU clock.
*/
ISR(TCB1_INT_vect)
{
    2c44:	1f 92       	push	r1
    2c46:	0f 92       	push	r0
    2c48:	0f b6       	in	r0, 0x3f	; 63
    2c4a:	0f 92       	push	r0
    2c4c:	11 24       	eor	r1, r1
    2c4e:	8f 93       	push	r24
    2c50:	9f 93       	push	r25
    2c52:	af 93       	push	r26
    2c54:	bf 93       	push	r27
    if(TCB1.INTFLAGS & TCB_CAPT_bm)
    2c56:	80 91 16 0b 	lds	r24, 0x0B16	; 0x800b16 <__TEXT_REGION_LENGTH__+0x7e0b16>
    2c5a:	80 ff       	sbrs	r24, 0
    2c5c:	0e c0       	rjmp	.+28     	; 0x2c7a <__vector_13+0x36>
    {
		if(g_ms_counter) /* check for 1-second interval */
    2c5e:	80 91 27 41 	lds	r24, 0x4127	; 0x804127 <_ZL12g_ms_counter>
    2c62:	90 91 28 41 	lds	r25, 0x4128	; 0x804128 <_ZL12g_ms_counter+0x1>
    2c66:	a0 91 29 41 	lds	r26, 0x4129	; 0x804129 <_ZL12g_ms_counter+0x2>
    2c6a:	b0 91 2a 41 	lds	r27, 0x412A	; 0x80412a <_ZL12g_ms_counter+0x3>
    2c6e:	00 97       	sbiw	r24, 0x00	; 0
    2c70:	a1 05       	cpc	r26, r1
    2c72:	b1 05       	cpc	r27, r1
    2c74:	71 f4       	brne	.+28     	; 0x2c92 <__vector_13+0x4e>
		{
			g_ms_counter--;	
		}
		else
		{
			TCB1.INTCTRL = 0 << TCB_CAPT_bp   /* Capture or Timeout: disabled */
    2c76:	10 92 15 0b 	sts	0x0B15, r1	; 0x800b15 <__TEXT_REGION_LENGTH__+0x7e0b15>
			| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */
		}
    }

    TCB1.INTFLAGS = TCB_CAPT_bm | TCB_OVF_bm; /* clear interrupt flags */
    2c7a:	83 e0       	ldi	r24, 0x03	; 3
    2c7c:	80 93 16 0b 	sts	0x0B16, r24	; 0x800b16 <__TEXT_REGION_LENGTH__+0x7e0b16>

	return;
}
    2c80:	bf 91       	pop	r27
    2c82:	af 91       	pop	r26
    2c84:	9f 91       	pop	r25
    2c86:	8f 91       	pop	r24
    2c88:	0f 90       	pop	r0
    2c8a:	0f be       	out	0x3f, r0	; 63
    2c8c:	0f 90       	pop	r0
    2c8e:	1f 90       	pop	r1
    2c90:	18 95       	reti
{
    if(TCB1.INTFLAGS & TCB_CAPT_bm)
    {
		if(g_ms_counter) /* check for 1-second interval */
		{
			g_ms_counter--;	
    2c92:	01 97       	sbiw	r24, 0x01	; 1
    2c94:	a1 09       	sbc	r26, r1
    2c96:	b1 09       	sbc	r27, r1
    2c98:	80 93 27 41 	sts	0x4127, r24	; 0x804127 <_ZL12g_ms_counter>
    2c9c:	90 93 28 41 	sts	0x4128, r25	; 0x804128 <_ZL12g_ms_counter+0x1>
    2ca0:	a0 93 29 41 	sts	0x4129, r26	; 0x804129 <_ZL12g_ms_counter+0x2>
    2ca4:	b0 93 2a 41 	sts	0x412A, r27	; 0x80412a <_ZL12g_ms_counter+0x3>
    2ca8:	e8 cf       	rjmp	.-48     	; 0x2c7a <__vector_13+0x36>

00002caa <TIMERB_sleep>:
	return;
}

int8_t TIMERB_sleep()
{
	TCB0.INTCTRL = 0;   /* Capture or Timeout: disable interrupts */
    2caa:	e0 e0       	ldi	r30, 0x00	; 0
    2cac:	fb e0       	ldi	r31, 0x0B	; 11
    2cae:	15 82       	std	Z+5, r1	; 0x05
	TCB0.CTRLA = 0; /* Disable timer */
    2cb0:	10 82       	st	Z, r1

	/********************************************************************************/

	TCB1.INTCTRL = 0; /* OverFlow Interrupt: disabled */
    2cb2:	e0 e1       	ldi	r30, 0x10	; 16
    2cb4:	fb e0       	ldi	r31, 0x0B	; 11
    2cb6:	15 82       	std	Z+5, r1	; 0x05
	TCB1.CTRLA = 0; /* Disable timer */
    2cb8:	10 82       	st	Z, r1

	/********************************************************************************/

	TCB2.INTCTRL = 0; /* OverFlow Interrupt: disabled */
    2cba:	e0 e2       	ldi	r30, 0x20	; 32
    2cbc:	fb e0       	ldi	r31, 0x0B	; 11
    2cbe:	15 82       	std	Z+5, r1	; 0x05
	TCB2.CTRLA = 0; /* Disable timer */
    2cc0:	10 82       	st	Z, r1

	/********************************************************************************/

	TCB3.INTCTRL = 0; /* OverFlow Interrupt: disabled */
    2cc2:	e0 e3       	ldi	r30, 0x30	; 48
    2cc4:	fb e0       	ldi	r31, 0x0B	; 11
    2cc6:	15 82       	std	Z+5, r1	; 0x05
	TCB3.CTRLA = 0; /* Disable timer */
    2cc8:	10 82       	st	Z, r1


	return 0;
}
    2cca:	80 e0       	ldi	r24, 0x00	; 0
    2ccc:	08 95       	ret

00002cce <_Z14rxSetFrequencyPmb>:
	}
	
	void restart_receiver(void)
	{
		si5351_start_comms();
	}
    2cce:	bf 92       	push	r11
    2cd0:	cf 92       	push	r12
    2cd2:	df 92       	push	r13
    2cd4:	ef 92       	push	r14
    2cd6:	ff 92       	push	r15
    2cd8:	0f 93       	push	r16
    2cda:	1f 93       	push	r17
    2cdc:	cf 93       	push	r28
    2cde:	df 93       	push	r29
    2ce0:	b6 2e       	mov	r11, r22
    2ce2:	11 e0       	ldi	r17, 0x01	; 1
    2ce4:	00 97       	sbiw	r24, 0x00	; 0
    2ce6:	89 f0       	breq	.+34     	; 0x2d0a <_Z14rxSetFrequencyPmb+0x3c>
    2ce8:	fc 01       	movw	r30, r24
    2cea:	c0 80       	ld	r12, Z
    2cec:	d1 80       	ldd	r13, Z+1	; 0x01
    2cee:	e2 80       	ldd	r14, Z+2	; 0x02
    2cf0:	f3 80       	ldd	r15, Z+3	; 0x03
    2cf2:	b7 01       	movw	r22, r14
    2cf4:	a6 01       	movw	r20, r12
    2cf6:	41 5e       	subi	r20, 0xE1	; 225
    2cf8:	57 46       	sbci	r21, 0x67	; 103
    2cfa:	65 43       	sbci	r22, 0x35	; 53
    2cfc:	71 09       	sbc	r23, r1
    2cfe:	11 e0       	ldi	r17, 0x01	; 1
    2d00:	4f 31       	cpi	r20, 0x1F	; 31
    2d02:	51 4a       	sbci	r21, 0xA1	; 161
    2d04:	67 40       	sbci	r22, 0x07	; 7
    2d06:	71 05       	cpc	r23, r1
    2d08:	58 f0       	brcs	.+22     	; 0x2d20 <_Z14rxSetFrequencyPmb+0x52>
    2d0a:	81 2f       	mov	r24, r17
    2d0c:	df 91       	pop	r29
    2d0e:	cf 91       	pop	r28
    2d10:	1f 91       	pop	r17
    2d12:	0f 91       	pop	r16
    2d14:	ff 90       	pop	r15
    2d16:	ef 90       	pop	r14
    2d18:	df 90       	pop	r13
    2d1a:	cf 90       	pop	r12
    2d1c:	bf 90       	pop	r11
    2d1e:	08 95       	ret
    2d20:	ec 01       	movw	r28, r24
    2d22:	00 e0       	ldi	r16, 0x00	; 0
    2d24:	2b 2d       	mov	r18, r11
    2d26:	50 e0       	ldi	r21, 0x00	; 0
    2d28:	40 e0       	ldi	r20, 0x00	; 0
    2d2a:	c7 01       	movw	r24, r14
    2d2c:	b6 01       	movw	r22, r12
    2d2e:	0e 94 a4 13 	call	0x2748	; 0x2748 <si5351_set_freq>
    2d32:	18 2f       	mov	r17, r24
    2d34:	81 11       	cpse	r24, r1
    2d36:	0c c0       	rjmp	.+24     	; 0x2d50 <_Z14rxSetFrequencyPmb+0x82>
    2d38:	88 81       	ld	r24, Y
    2d3a:	99 81       	ldd	r25, Y+1	; 0x01
    2d3c:	aa 81       	ldd	r26, Y+2	; 0x02
    2d3e:	bb 81       	ldd	r27, Y+3	; 0x03
    2d40:	80 93 1e 40 	sts	0x401E, r24	; 0x80401e <g_rx_frequency>
    2d44:	90 93 1f 40 	sts	0x401F, r25	; 0x80401f <g_rx_frequency+0x1>
    2d48:	a0 93 20 40 	sts	0x4020, r26	; 0x804020 <g_rx_frequency+0x2>
    2d4c:	b0 93 21 40 	sts	0x4021, r27	; 0x804021 <g_rx_frequency+0x3>
    2d50:	68 81       	ld	r22, Y
    2d52:	79 81       	ldd	r23, Y+1	; 0x01
    2d54:	8a 81       	ldd	r24, Y+2	; 0x02
    2d56:	9b 81       	ldd	r25, Y+3	; 0x03
    2d58:	02 e3       	ldi	r16, 0x32	; 50
    2d5a:	2b 2d       	mov	r18, r11
    2d5c:	41 e0       	ldi	r20, 0x01	; 1
    2d5e:	50 e0       	ldi	r21, 0x00	; 0
    2d60:	0e 94 a4 13 	call	0x2748	; 0x2748 <si5351_set_freq>
    2d64:	81 11       	cpse	r24, r1
    2d66:	d1 cf       	rjmp	.-94     	; 0x2d0a <_Z14rxSetFrequencyPmb+0x3c>
    2d68:	48 81       	ld	r20, Y
    2d6a:	59 81       	ldd	r21, Y+1	; 0x01
    2d6c:	6a 81       	ldd	r22, Y+2	; 0x02
    2d6e:	7b 81       	ldd	r23, Y+3	; 0x03
    2d70:	40 93 1e 40 	sts	0x401E, r20	; 0x80401e <g_rx_frequency>
    2d74:	50 93 1f 40 	sts	0x401F, r21	; 0x80401f <g_rx_frequency+0x1>
    2d78:	60 93 20 40 	sts	0x4020, r22	; 0x804020 <g_rx_frequency+0x2>
    2d7c:	70 93 21 40 	sts	0x4021, r23	; 0x804021 <g_rx_frequency+0x3>
    2d80:	18 2f       	mov	r17, r24
    2d82:	c3 cf       	rjmp	.-122    	; 0x2d0a <_Z14rxSetFrequencyPmb+0x3c>

00002d84 <_Z13init_receiverm>:

	EC init_receiver(Frequency_Hz freq)
	{
		g_rx_frequency = freq;
    2d84:	60 93 1e 40 	sts	0x401E, r22	; 0x80401e <g_rx_frequency>
    2d88:	70 93 1f 40 	sts	0x401F, r23	; 0x80401f <g_rx_frequency+0x1>
    2d8c:	80 93 20 40 	sts	0x4020, r24	; 0x804020 <g_rx_frequency+0x2>
    2d90:	90 93 21 40 	sts	0x4021, r25	; 0x804021 <g_rx_frequency+0x3>
		return init_receiver();
    2d94:	0e 94 cd 16 	call	0x2d9a	; 0x2d9a <_Z13init_receiverv>
	}
    2d98:	08 95       	ret

00002d9a <_Z13init_receiverv>:
	
	EC init_receiver(void)
	{
    2d9a:	cf 93       	push	r28
    2d9c:	df 93       	push	r29
		EC code;
		bool err;
		
		DAC0_init();
    2d9e:	0e 94 96 08 	call	0x112c	; 0x112c <_Z9DAC0_initv>

		if((err = si5351_init(SI5351_CRYSTAL_LOAD_6PF, 0)))
    2da2:	40 e0       	ldi	r20, 0x00	; 0
    2da4:	50 e0       	ldi	r21, 0x00	; 0
    2da6:	ba 01       	movw	r22, r20
    2da8:	80 e4       	ldi	r24, 0x40	; 64
    2daa:	90 e0       	ldi	r25, 0x00	; 0
    2dac:	0e 94 51 11 	call	0x22a2	; 0x22a2 <si5351_init>
		{
			return(ERROR_CODE_RF_OSCILLATOR_ERROR);
    2db0:	c2 ed       	ldi	r28, 0xD2	; 210
    2db2:	d0 e0       	ldi	r29, 0x00	; 0
		EC code;
		bool err;
		
		DAC0_init();

		if((err = si5351_init(SI5351_CRYSTAL_LOAD_6PF, 0)))
    2db4:	81 11       	cpse	r24, r1
    2db6:	09 c0       	rjmp	.+18     	; 0x2dca <_Z13init_receiverv+0x30>
		{
			return(ERROR_CODE_RF_OSCILLATOR_ERROR);
		}

		if((code = si5351_drive_strength(SI5351_CLK0, SI5351_DRIVE_8MA)))
    2db8:	63 e0       	ldi	r22, 0x03	; 3
    2dba:	70 e0       	ldi	r23, 0x00	; 0
    2dbc:	90 e0       	ldi	r25, 0x00	; 0
    2dbe:	80 e0       	ldi	r24, 0x00	; 0
    2dc0:	0e 94 45 12 	call	0x248a	; 0x248a <si5351_drive_strength>
    2dc4:	ec 01       	movw	r28, r24
    2dc6:	89 2b       	or	r24, r25
    2dc8:	21 f0       	breq	.+8      	; 0x2dd2 <_Z13init_receiverv+0x38>
		{
			g_rx_initialized = true;
		}

		return( code);
    2dca:	ce 01       	movw	r24, r28
    2dcc:	df 91       	pop	r29
    2dce:	cf 91       	pop	r28
    2dd0:	08 95       	ret
		if((code = si5351_drive_strength(SI5351_CLK0, SI5351_DRIVE_8MA)))
		{
			return( code);
		}

		if((code = si5351_clock_enable(SI5351_CLK0, SI5351_CLK_DISABLED)))
    2dd2:	60 e0       	ldi	r22, 0x00	; 0
    2dd4:	90 e0       	ldi	r25, 0x00	; 0
    2dd6:	80 e0       	ldi	r24, 0x00	; 0
    2dd8:	0e 94 05 12 	call	0x240a	; 0x240a <si5351_clock_enable>
    2ddc:	ec 01       	movw	r28, r24
    2dde:	89 2b       	or	r24, r25
    2de0:	a1 f7       	brne	.-24     	; 0x2dca <_Z13init_receiverv+0x30>
		{
			return( code);
		}

		if((code = si5351_drive_strength(SI5351_CLK1, SI5351_DRIVE_8MA)))
    2de2:	63 e0       	ldi	r22, 0x03	; 3
    2de4:	70 e0       	ldi	r23, 0x00	; 0
    2de6:	81 e0       	ldi	r24, 0x01	; 1
    2de8:	90 e0       	ldi	r25, 0x00	; 0
    2dea:	0e 94 45 12 	call	0x248a	; 0x248a <si5351_drive_strength>
    2dee:	ec 01       	movw	r28, r24
    2df0:	89 2b       	or	r24, r25
    2df2:	59 f7       	brne	.-42     	; 0x2dca <_Z13init_receiverv+0x30>
		{
			return( code);
		}

		if((code = si5351_clock_enable(SI5351_CLK1, SI5351_CLK_DISABLED)))
    2df4:	60 e0       	ldi	r22, 0x00	; 0
    2df6:	81 e0       	ldi	r24, 0x01	; 1
    2df8:	90 e0       	ldi	r25, 0x00	; 0
    2dfa:	0e 94 05 12 	call	0x240a	; 0x240a <si5351_clock_enable>
    2dfe:	ec 01       	movw	r28, r24
    2e00:	89 2b       	or	r24, r25
    2e02:	19 f7       	brne	.-58     	; 0x2dca <_Z13init_receiverv+0x30>
		{
			return( code);
		}

		err = rxSetFrequency((Frequency_Hz*)&g_rx_frequency, false);
    2e04:	60 e0       	ldi	r22, 0x00	; 0
    2e06:	8e e1       	ldi	r24, 0x1E	; 30
    2e08:	90 e4       	ldi	r25, 0x40	; 64
    2e0a:	0e 94 67 16 	call	0x2cce	; 0x2cce <_Z14rxSetFrequencyPmb>
		if(!err)
    2e0e:	81 11       	cpse	r24, r1
    2e10:	dc cf       	rjmp	.-72     	; 0x2dca <_Z13init_receiverv+0x30>
		{
			g_rx_initialized = true;
    2e12:	81 e0       	ldi	r24, 0x01	; 1
    2e14:	80 93 2b 41 	sts	0x412B, r24	; 0x80412b <_ZL16g_rx_initialized>
    2e18:	d8 cf       	rjmp	.-80     	; 0x2dca <_Z13init_receiverv+0x30>

00002e1a <__cmpsf2>:
    2e1a:	0e 94 48 17 	call	0x2e90	; 0x2e90 <__fp_cmp>
    2e1e:	08 f4       	brcc	.+2      	; 0x2e22 <__cmpsf2+0x8>
    2e20:	81 e0       	ldi	r24, 0x01	; 1
    2e22:	08 95       	ret

00002e24 <__fixsfsi>:
    2e24:	0e 94 19 17 	call	0x2e32	; 0x2e32 <__fixunssfsi>
    2e28:	68 94       	set
    2e2a:	b1 11       	cpse	r27, r1
    2e2c:	0c 94 8f 17 	jmp	0x2f1e	; 0x2f1e <__fp_szero>
    2e30:	08 95       	ret

00002e32 <__fixunssfsi>:
    2e32:	0e 94 74 17 	call	0x2ee8	; 0x2ee8 <__fp_splitA>
    2e36:	88 f0       	brcs	.+34     	; 0x2e5a <__fixunssfsi+0x28>
    2e38:	9f 57       	subi	r25, 0x7F	; 127
    2e3a:	98 f0       	brcs	.+38     	; 0x2e62 <__fixunssfsi+0x30>
    2e3c:	b9 2f       	mov	r27, r25
    2e3e:	99 27       	eor	r25, r25
    2e40:	b7 51       	subi	r27, 0x17	; 23
    2e42:	b0 f0       	brcs	.+44     	; 0x2e70 <__fixunssfsi+0x3e>
    2e44:	e1 f0       	breq	.+56     	; 0x2e7e <__fixunssfsi+0x4c>
    2e46:	66 0f       	add	r22, r22
    2e48:	77 1f       	adc	r23, r23
    2e4a:	88 1f       	adc	r24, r24
    2e4c:	99 1f       	adc	r25, r25
    2e4e:	1a f0       	brmi	.+6      	; 0x2e56 <__fixunssfsi+0x24>
    2e50:	ba 95       	dec	r27
    2e52:	c9 f7       	brne	.-14     	; 0x2e46 <__fixunssfsi+0x14>
    2e54:	14 c0       	rjmp	.+40     	; 0x2e7e <__fixunssfsi+0x4c>
    2e56:	b1 30       	cpi	r27, 0x01	; 1
    2e58:	91 f0       	breq	.+36     	; 0x2e7e <__fixunssfsi+0x4c>
    2e5a:	0e 94 8e 17 	call	0x2f1c	; 0x2f1c <__fp_zero>
    2e5e:	b1 e0       	ldi	r27, 0x01	; 1
    2e60:	08 95       	ret
    2e62:	0c 94 8e 17 	jmp	0x2f1c	; 0x2f1c <__fp_zero>
    2e66:	67 2f       	mov	r22, r23
    2e68:	78 2f       	mov	r23, r24
    2e6a:	88 27       	eor	r24, r24
    2e6c:	b8 5f       	subi	r27, 0xF8	; 248
    2e6e:	39 f0       	breq	.+14     	; 0x2e7e <__fixunssfsi+0x4c>
    2e70:	b9 3f       	cpi	r27, 0xF9	; 249
    2e72:	cc f3       	brlt	.-14     	; 0x2e66 <__fixunssfsi+0x34>
    2e74:	86 95       	lsr	r24
    2e76:	77 95       	ror	r23
    2e78:	67 95       	ror	r22
    2e7a:	b3 95       	inc	r27
    2e7c:	d9 f7       	brne	.-10     	; 0x2e74 <__fixunssfsi+0x42>
    2e7e:	3e f4       	brtc	.+14     	; 0x2e8e <__fixunssfsi+0x5c>
    2e80:	90 95       	com	r25
    2e82:	80 95       	com	r24
    2e84:	70 95       	com	r23
    2e86:	61 95       	neg	r22
    2e88:	7f 4f       	sbci	r23, 0xFF	; 255
    2e8a:	8f 4f       	sbci	r24, 0xFF	; 255
    2e8c:	9f 4f       	sbci	r25, 0xFF	; 255
    2e8e:	08 95       	ret

00002e90 <__fp_cmp>:
    2e90:	99 0f       	add	r25, r25
    2e92:	00 08       	sbc	r0, r0
    2e94:	55 0f       	add	r21, r21
    2e96:	aa 0b       	sbc	r26, r26
    2e98:	e0 e8       	ldi	r30, 0x80	; 128
    2e9a:	fe ef       	ldi	r31, 0xFE	; 254
    2e9c:	16 16       	cp	r1, r22
    2e9e:	17 06       	cpc	r1, r23
    2ea0:	e8 07       	cpc	r30, r24
    2ea2:	f9 07       	cpc	r31, r25
    2ea4:	c0 f0       	brcs	.+48     	; 0x2ed6 <__fp_cmp+0x46>
    2ea6:	12 16       	cp	r1, r18
    2ea8:	13 06       	cpc	r1, r19
    2eaa:	e4 07       	cpc	r30, r20
    2eac:	f5 07       	cpc	r31, r21
    2eae:	98 f0       	brcs	.+38     	; 0x2ed6 <__fp_cmp+0x46>
    2eb0:	62 1b       	sub	r22, r18
    2eb2:	73 0b       	sbc	r23, r19
    2eb4:	84 0b       	sbc	r24, r20
    2eb6:	95 0b       	sbc	r25, r21
    2eb8:	39 f4       	brne	.+14     	; 0x2ec8 <__fp_cmp+0x38>
    2eba:	0a 26       	eor	r0, r26
    2ebc:	61 f0       	breq	.+24     	; 0x2ed6 <__fp_cmp+0x46>
    2ebe:	23 2b       	or	r18, r19
    2ec0:	24 2b       	or	r18, r20
    2ec2:	25 2b       	or	r18, r21
    2ec4:	21 f4       	brne	.+8      	; 0x2ece <__fp_cmp+0x3e>
    2ec6:	08 95       	ret
    2ec8:	0a 26       	eor	r0, r26
    2eca:	09 f4       	brne	.+2      	; 0x2ece <__fp_cmp+0x3e>
    2ecc:	a1 40       	sbci	r26, 0x01	; 1
    2ece:	a6 95       	lsr	r26
    2ed0:	8f ef       	ldi	r24, 0xFF	; 255
    2ed2:	81 1d       	adc	r24, r1
    2ed4:	81 1d       	adc	r24, r1
    2ed6:	08 95       	ret

00002ed8 <__fp_split3>:
    2ed8:	57 fd       	sbrc	r21, 7
    2eda:	90 58       	subi	r25, 0x80	; 128
    2edc:	44 0f       	add	r20, r20
    2ede:	55 1f       	adc	r21, r21
    2ee0:	59 f0       	breq	.+22     	; 0x2ef8 <__fp_splitA+0x10>
    2ee2:	5f 3f       	cpi	r21, 0xFF	; 255
    2ee4:	71 f0       	breq	.+28     	; 0x2f02 <__fp_splitA+0x1a>
    2ee6:	47 95       	ror	r20

00002ee8 <__fp_splitA>:
    2ee8:	88 0f       	add	r24, r24
    2eea:	97 fb       	bst	r25, 7
    2eec:	99 1f       	adc	r25, r25
    2eee:	61 f0       	breq	.+24     	; 0x2f08 <__fp_splitA+0x20>
    2ef0:	9f 3f       	cpi	r25, 0xFF	; 255
    2ef2:	79 f0       	breq	.+30     	; 0x2f12 <__fp_splitA+0x2a>
    2ef4:	87 95       	ror	r24
    2ef6:	08 95       	ret
    2ef8:	12 16       	cp	r1, r18
    2efa:	13 06       	cpc	r1, r19
    2efc:	14 06       	cpc	r1, r20
    2efe:	55 1f       	adc	r21, r21
    2f00:	f2 cf       	rjmp	.-28     	; 0x2ee6 <__fp_split3+0xe>
    2f02:	46 95       	lsr	r20
    2f04:	f1 df       	rcall	.-30     	; 0x2ee8 <__fp_splitA>
    2f06:	08 c0       	rjmp	.+16     	; 0x2f18 <__fp_splitA+0x30>
    2f08:	16 16       	cp	r1, r22
    2f0a:	17 06       	cpc	r1, r23
    2f0c:	18 06       	cpc	r1, r24
    2f0e:	99 1f       	adc	r25, r25
    2f10:	f1 cf       	rjmp	.-30     	; 0x2ef4 <__fp_splitA+0xc>
    2f12:	86 95       	lsr	r24
    2f14:	71 05       	cpc	r23, r1
    2f16:	61 05       	cpc	r22, r1
    2f18:	08 94       	sec
    2f1a:	08 95       	ret

00002f1c <__fp_zero>:
    2f1c:	e8 94       	clt

00002f1e <__fp_szero>:
    2f1e:	bb 27       	eor	r27, r27
    2f20:	66 27       	eor	r22, r22
    2f22:	77 27       	eor	r23, r23
    2f24:	cb 01       	movw	r24, r22
    2f26:	97 f9       	bld	r25, 7
    2f28:	08 95       	ret

00002f2a <__gesf2>:
    2f2a:	0e 94 48 17 	call	0x2e90	; 0x2e90 <__fp_cmp>
    2f2e:	08 f4       	brcc	.+2      	; 0x2f32 <__gesf2+0x8>
    2f30:	8f ef       	ldi	r24, 0xFF	; 255
    2f32:	08 95       	ret

00002f34 <__mulsi3>:
    2f34:	db 01       	movw	r26, r22
    2f36:	8f 93       	push	r24
    2f38:	9f 93       	push	r25
    2f3a:	0e 94 e4 17 	call	0x2fc8	; 0x2fc8 <__muluhisi3>
    2f3e:	bf 91       	pop	r27
    2f40:	af 91       	pop	r26
    2f42:	a2 9f       	mul	r26, r18
    2f44:	80 0d       	add	r24, r0
    2f46:	91 1d       	adc	r25, r1
    2f48:	a3 9f       	mul	r26, r19
    2f4a:	90 0d       	add	r25, r0
    2f4c:	b2 9f       	mul	r27, r18
    2f4e:	90 0d       	add	r25, r0
    2f50:	11 24       	eor	r1, r1
    2f52:	08 95       	ret

00002f54 <__udivmodsi4>:
    2f54:	a1 e2       	ldi	r26, 0x21	; 33
    2f56:	1a 2e       	mov	r1, r26
    2f58:	aa 1b       	sub	r26, r26
    2f5a:	bb 1b       	sub	r27, r27
    2f5c:	fd 01       	movw	r30, r26
    2f5e:	0d c0       	rjmp	.+26     	; 0x2f7a <__udivmodsi4_ep>

00002f60 <__udivmodsi4_loop>:
    2f60:	aa 1f       	adc	r26, r26
    2f62:	bb 1f       	adc	r27, r27
    2f64:	ee 1f       	adc	r30, r30
    2f66:	ff 1f       	adc	r31, r31
    2f68:	a2 17       	cp	r26, r18
    2f6a:	b3 07       	cpc	r27, r19
    2f6c:	e4 07       	cpc	r30, r20
    2f6e:	f5 07       	cpc	r31, r21
    2f70:	20 f0       	brcs	.+8      	; 0x2f7a <__udivmodsi4_ep>
    2f72:	a2 1b       	sub	r26, r18
    2f74:	b3 0b       	sbc	r27, r19
    2f76:	e4 0b       	sbc	r30, r20
    2f78:	f5 0b       	sbc	r31, r21

00002f7a <__udivmodsi4_ep>:
    2f7a:	66 1f       	adc	r22, r22
    2f7c:	77 1f       	adc	r23, r23
    2f7e:	88 1f       	adc	r24, r24
    2f80:	99 1f       	adc	r25, r25
    2f82:	1a 94       	dec	r1
    2f84:	69 f7       	brne	.-38     	; 0x2f60 <__udivmodsi4_loop>
    2f86:	60 95       	com	r22
    2f88:	70 95       	com	r23
    2f8a:	80 95       	com	r24
    2f8c:	90 95       	com	r25
    2f8e:	9b 01       	movw	r18, r22
    2f90:	ac 01       	movw	r20, r24
    2f92:	bd 01       	movw	r22, r26
    2f94:	cf 01       	movw	r24, r30
    2f96:	08 95       	ret

00002f98 <__tablejump2__>:
    2f98:	ee 0f       	add	r30, r30
    2f9a:	ff 1f       	adc	r31, r31
    2f9c:	00 24       	eor	r0, r0
    2f9e:	00 1c       	adc	r0, r0
    2fa0:	0b be       	out	0x3b, r0	; 59
    2fa2:	07 90       	elpm	r0, Z+
    2fa4:	f6 91       	elpm	r31, Z
    2fa6:	e0 2d       	mov	r30, r0
    2fa8:	09 94       	ijmp

00002faa <__umulhisi3>:
    2faa:	a2 9f       	mul	r26, r18
    2fac:	b0 01       	movw	r22, r0
    2fae:	b3 9f       	mul	r27, r19
    2fb0:	c0 01       	movw	r24, r0
    2fb2:	a3 9f       	mul	r26, r19
    2fb4:	70 0d       	add	r23, r0
    2fb6:	81 1d       	adc	r24, r1
    2fb8:	11 24       	eor	r1, r1
    2fba:	91 1d       	adc	r25, r1
    2fbc:	b2 9f       	mul	r27, r18
    2fbe:	70 0d       	add	r23, r0
    2fc0:	81 1d       	adc	r24, r1
    2fc2:	11 24       	eor	r1, r1
    2fc4:	91 1d       	adc	r25, r1
    2fc6:	08 95       	ret

00002fc8 <__muluhisi3>:
    2fc8:	0e 94 d5 17 	call	0x2faa	; 0x2faa <__umulhisi3>
    2fcc:	a5 9f       	mul	r26, r21
    2fce:	90 0d       	add	r25, r0
    2fd0:	b4 9f       	mul	r27, r20
    2fd2:	90 0d       	add	r25, r0
    2fd4:	a4 9f       	mul	r26, r20
    2fd6:	80 0d       	add	r24, r0
    2fd8:	91 1d       	adc	r25, r1
    2fda:	11 24       	eor	r1, r1
    2fdc:	08 95       	ret

00002fde <malloc>:
    2fde:	0f 93       	push	r16
    2fe0:	1f 93       	push	r17
    2fe2:	cf 93       	push	r28
    2fe4:	df 93       	push	r29
    2fe6:	82 30       	cpi	r24, 0x02	; 2
    2fe8:	91 05       	cpc	r25, r1
    2fea:	10 f4       	brcc	.+4      	; 0x2ff0 <malloc+0x12>
    2fec:	82 e0       	ldi	r24, 0x02	; 2
    2fee:	90 e0       	ldi	r25, 0x00	; 0
    2ff0:	e0 91 2e 41 	lds	r30, 0x412E	; 0x80412e <__flp>
    2ff4:	f0 91 2f 41 	lds	r31, 0x412F	; 0x80412f <__flp+0x1>
    2ff8:	30 e0       	ldi	r19, 0x00	; 0
    2ffa:	20 e0       	ldi	r18, 0x00	; 0
    2ffc:	b0 e0       	ldi	r27, 0x00	; 0
    2ffe:	a0 e0       	ldi	r26, 0x00	; 0
    3000:	30 97       	sbiw	r30, 0x00	; 0
    3002:	99 f4       	brne	.+38     	; 0x302a <malloc+0x4c>
    3004:	21 15       	cp	r18, r1
    3006:	31 05       	cpc	r19, r1
    3008:	09 f4       	brne	.+2      	; 0x300c <malloc+0x2e>
    300a:	4a c0       	rjmp	.+148    	; 0x30a0 <malloc+0xc2>
    300c:	28 1b       	sub	r18, r24
    300e:	39 0b       	sbc	r19, r25
    3010:	24 30       	cpi	r18, 0x04	; 4
    3012:	31 05       	cpc	r19, r1
    3014:	d8 f5       	brcc	.+118    	; 0x308c <malloc+0xae>
    3016:	8a 81       	ldd	r24, Y+2	; 0x02
    3018:	9b 81       	ldd	r25, Y+3	; 0x03
    301a:	61 15       	cp	r22, r1
    301c:	71 05       	cpc	r23, r1
    301e:	89 f1       	breq	.+98     	; 0x3082 <malloc+0xa4>
    3020:	fb 01       	movw	r30, r22
    3022:	82 83       	std	Z+2, r24	; 0x02
    3024:	93 83       	std	Z+3, r25	; 0x03
    3026:	fe 01       	movw	r30, r28
    3028:	11 c0       	rjmp	.+34     	; 0x304c <malloc+0x6e>
    302a:	40 81       	ld	r20, Z
    302c:	51 81       	ldd	r21, Z+1	; 0x01
    302e:	02 81       	ldd	r16, Z+2	; 0x02
    3030:	13 81       	ldd	r17, Z+3	; 0x03
    3032:	48 17       	cp	r20, r24
    3034:	59 07       	cpc	r21, r25
    3036:	e0 f0       	brcs	.+56     	; 0x3070 <malloc+0x92>
    3038:	48 17       	cp	r20, r24
    303a:	59 07       	cpc	r21, r25
    303c:	99 f4       	brne	.+38     	; 0x3064 <malloc+0x86>
    303e:	10 97       	sbiw	r26, 0x00	; 0
    3040:	61 f0       	breq	.+24     	; 0x305a <malloc+0x7c>
    3042:	12 96       	adiw	r26, 0x02	; 2
    3044:	0c 93       	st	X, r16
    3046:	12 97       	sbiw	r26, 0x02	; 2
    3048:	13 96       	adiw	r26, 0x03	; 3
    304a:	1c 93       	st	X, r17
    304c:	32 96       	adiw	r30, 0x02	; 2
    304e:	cf 01       	movw	r24, r30
    3050:	df 91       	pop	r29
    3052:	cf 91       	pop	r28
    3054:	1f 91       	pop	r17
    3056:	0f 91       	pop	r16
    3058:	08 95       	ret
    305a:	00 93 2e 41 	sts	0x412E, r16	; 0x80412e <__flp>
    305e:	10 93 2f 41 	sts	0x412F, r17	; 0x80412f <__flp+0x1>
    3062:	f4 cf       	rjmp	.-24     	; 0x304c <malloc+0x6e>
    3064:	21 15       	cp	r18, r1
    3066:	31 05       	cpc	r19, r1
    3068:	51 f0       	breq	.+20     	; 0x307e <malloc+0xa0>
    306a:	42 17       	cp	r20, r18
    306c:	53 07       	cpc	r21, r19
    306e:	38 f0       	brcs	.+14     	; 0x307e <malloc+0xa0>
    3070:	a9 01       	movw	r20, r18
    3072:	db 01       	movw	r26, r22
    3074:	9a 01       	movw	r18, r20
    3076:	bd 01       	movw	r22, r26
    3078:	df 01       	movw	r26, r30
    307a:	f8 01       	movw	r30, r16
    307c:	c1 cf       	rjmp	.-126    	; 0x3000 <malloc+0x22>
    307e:	ef 01       	movw	r28, r30
    3080:	f9 cf       	rjmp	.-14     	; 0x3074 <malloc+0x96>
    3082:	80 93 2e 41 	sts	0x412E, r24	; 0x80412e <__flp>
    3086:	90 93 2f 41 	sts	0x412F, r25	; 0x80412f <__flp+0x1>
    308a:	cd cf       	rjmp	.-102    	; 0x3026 <malloc+0x48>
    308c:	fe 01       	movw	r30, r28
    308e:	e2 0f       	add	r30, r18
    3090:	f3 1f       	adc	r31, r19
    3092:	81 93       	st	Z+, r24
    3094:	91 93       	st	Z+, r25
    3096:	22 50       	subi	r18, 0x02	; 2
    3098:	31 09       	sbc	r19, r1
    309a:	28 83       	st	Y, r18
    309c:	39 83       	std	Y+1, r19	; 0x01
    309e:	d7 cf       	rjmp	.-82     	; 0x304e <malloc+0x70>
    30a0:	20 91 2c 41 	lds	r18, 0x412C	; 0x80412c <__brkval>
    30a4:	30 91 2d 41 	lds	r19, 0x412D	; 0x80412d <__brkval+0x1>
    30a8:	23 2b       	or	r18, r19
    30aa:	41 f4       	brne	.+16     	; 0x30bc <malloc+0xde>
    30ac:	20 91 02 40 	lds	r18, 0x4002	; 0x804002 <__malloc_heap_start>
    30b0:	30 91 03 40 	lds	r19, 0x4003	; 0x804003 <__malloc_heap_start+0x1>
    30b4:	20 93 2c 41 	sts	0x412C, r18	; 0x80412c <__brkval>
    30b8:	30 93 2d 41 	sts	0x412D, r19	; 0x80412d <__brkval+0x1>
    30bc:	20 91 00 40 	lds	r18, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    30c0:	30 91 01 40 	lds	r19, 0x4001	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    30c4:	21 15       	cp	r18, r1
    30c6:	31 05       	cpc	r19, r1
    30c8:	41 f4       	brne	.+16     	; 0x30da <malloc+0xfc>
    30ca:	2d b7       	in	r18, 0x3d	; 61
    30cc:	3e b7       	in	r19, 0x3e	; 62
    30ce:	40 91 04 40 	lds	r20, 0x4004	; 0x804004 <__malloc_margin>
    30d2:	50 91 05 40 	lds	r21, 0x4005	; 0x804005 <__malloc_margin+0x1>
    30d6:	24 1b       	sub	r18, r20
    30d8:	35 0b       	sbc	r19, r21
    30da:	e0 91 2c 41 	lds	r30, 0x412C	; 0x80412c <__brkval>
    30de:	f0 91 2d 41 	lds	r31, 0x412D	; 0x80412d <__brkval+0x1>
    30e2:	e2 17       	cp	r30, r18
    30e4:	f3 07       	cpc	r31, r19
    30e6:	a0 f4       	brcc	.+40     	; 0x3110 <malloc+0x132>
    30e8:	2e 1b       	sub	r18, r30
    30ea:	3f 0b       	sbc	r19, r31
    30ec:	28 17       	cp	r18, r24
    30ee:	39 07       	cpc	r19, r25
    30f0:	78 f0       	brcs	.+30     	; 0x3110 <malloc+0x132>
    30f2:	ac 01       	movw	r20, r24
    30f4:	4e 5f       	subi	r20, 0xFE	; 254
    30f6:	5f 4f       	sbci	r21, 0xFF	; 255
    30f8:	24 17       	cp	r18, r20
    30fa:	35 07       	cpc	r19, r21
    30fc:	48 f0       	brcs	.+18     	; 0x3110 <malloc+0x132>
    30fe:	4e 0f       	add	r20, r30
    3100:	5f 1f       	adc	r21, r31
    3102:	40 93 2c 41 	sts	0x412C, r20	; 0x80412c <__brkval>
    3106:	50 93 2d 41 	sts	0x412D, r21	; 0x80412d <__brkval+0x1>
    310a:	81 93       	st	Z+, r24
    310c:	91 93       	st	Z+, r25
    310e:	9f cf       	rjmp	.-194    	; 0x304e <malloc+0x70>
    3110:	f0 e0       	ldi	r31, 0x00	; 0
    3112:	e0 e0       	ldi	r30, 0x00	; 0
    3114:	9c cf       	rjmp	.-200    	; 0x304e <malloc+0x70>

00003116 <free>:
    3116:	cf 93       	push	r28
    3118:	df 93       	push	r29
    311a:	00 97       	sbiw	r24, 0x00	; 0
    311c:	e9 f0       	breq	.+58     	; 0x3158 <free+0x42>
    311e:	fc 01       	movw	r30, r24
    3120:	32 97       	sbiw	r30, 0x02	; 2
    3122:	12 82       	std	Z+2, r1	; 0x02
    3124:	13 82       	std	Z+3, r1	; 0x03
    3126:	a0 91 2e 41 	lds	r26, 0x412E	; 0x80412e <__flp>
    312a:	b0 91 2f 41 	lds	r27, 0x412F	; 0x80412f <__flp+0x1>
    312e:	ed 01       	movw	r28, r26
    3130:	30 e0       	ldi	r19, 0x00	; 0
    3132:	20 e0       	ldi	r18, 0x00	; 0
    3134:	10 97       	sbiw	r26, 0x00	; 0
    3136:	a1 f4       	brne	.+40     	; 0x3160 <free+0x4a>
    3138:	20 81       	ld	r18, Z
    313a:	31 81       	ldd	r19, Z+1	; 0x01
    313c:	82 0f       	add	r24, r18
    313e:	93 1f       	adc	r25, r19
    3140:	20 91 2c 41 	lds	r18, 0x412C	; 0x80412c <__brkval>
    3144:	30 91 2d 41 	lds	r19, 0x412D	; 0x80412d <__brkval+0x1>
    3148:	28 17       	cp	r18, r24
    314a:	39 07       	cpc	r19, r25
    314c:	09 f0       	breq	.+2      	; 0x3150 <free+0x3a>
    314e:	61 c0       	rjmp	.+194    	; 0x3212 <free+0xfc>
    3150:	e0 93 2c 41 	sts	0x412C, r30	; 0x80412c <__brkval>
    3154:	f0 93 2d 41 	sts	0x412D, r31	; 0x80412d <__brkval+0x1>
    3158:	df 91       	pop	r29
    315a:	cf 91       	pop	r28
    315c:	08 95       	ret
    315e:	ea 01       	movw	r28, r20
    3160:	ce 17       	cp	r28, r30
    3162:	df 07       	cpc	r29, r31
    3164:	e8 f5       	brcc	.+122    	; 0x31e0 <free+0xca>
    3166:	4a 81       	ldd	r20, Y+2	; 0x02
    3168:	5b 81       	ldd	r21, Y+3	; 0x03
    316a:	9e 01       	movw	r18, r28
    316c:	41 15       	cp	r20, r1
    316e:	51 05       	cpc	r21, r1
    3170:	b1 f7       	brne	.-20     	; 0x315e <free+0x48>
    3172:	e9 01       	movw	r28, r18
    3174:	ea 83       	std	Y+2, r30	; 0x02
    3176:	fb 83       	std	Y+3, r31	; 0x03
    3178:	49 91       	ld	r20, Y+
    317a:	59 91       	ld	r21, Y+
    317c:	c4 0f       	add	r28, r20
    317e:	d5 1f       	adc	r29, r21
    3180:	ec 17       	cp	r30, r28
    3182:	fd 07       	cpc	r31, r29
    3184:	61 f4       	brne	.+24     	; 0x319e <free+0x88>
    3186:	80 81       	ld	r24, Z
    3188:	91 81       	ldd	r25, Z+1	; 0x01
    318a:	02 96       	adiw	r24, 0x02	; 2
    318c:	84 0f       	add	r24, r20
    318e:	95 1f       	adc	r25, r21
    3190:	e9 01       	movw	r28, r18
    3192:	88 83       	st	Y, r24
    3194:	99 83       	std	Y+1, r25	; 0x01
    3196:	82 81       	ldd	r24, Z+2	; 0x02
    3198:	93 81       	ldd	r25, Z+3	; 0x03
    319a:	8a 83       	std	Y+2, r24	; 0x02
    319c:	9b 83       	std	Y+3, r25	; 0x03
    319e:	f0 e0       	ldi	r31, 0x00	; 0
    31a0:	e0 e0       	ldi	r30, 0x00	; 0
    31a2:	12 96       	adiw	r26, 0x02	; 2
    31a4:	8d 91       	ld	r24, X+
    31a6:	9c 91       	ld	r25, X
    31a8:	13 97       	sbiw	r26, 0x03	; 3
    31aa:	00 97       	sbiw	r24, 0x00	; 0
    31ac:	b9 f5       	brne	.+110    	; 0x321c <free+0x106>
    31ae:	2d 91       	ld	r18, X+
    31b0:	3c 91       	ld	r19, X
    31b2:	11 97       	sbiw	r26, 0x01	; 1
    31b4:	cd 01       	movw	r24, r26
    31b6:	02 96       	adiw	r24, 0x02	; 2
    31b8:	82 0f       	add	r24, r18
    31ba:	93 1f       	adc	r25, r19
    31bc:	20 91 2c 41 	lds	r18, 0x412C	; 0x80412c <__brkval>
    31c0:	30 91 2d 41 	lds	r19, 0x412D	; 0x80412d <__brkval+0x1>
    31c4:	28 17       	cp	r18, r24
    31c6:	39 07       	cpc	r19, r25
    31c8:	39 f6       	brne	.-114    	; 0x3158 <free+0x42>
    31ca:	30 97       	sbiw	r30, 0x00	; 0
    31cc:	51 f5       	brne	.+84     	; 0x3222 <free+0x10c>
    31ce:	10 92 2e 41 	sts	0x412E, r1	; 0x80412e <__flp>
    31d2:	10 92 2f 41 	sts	0x412F, r1	; 0x80412f <__flp+0x1>
    31d6:	a0 93 2c 41 	sts	0x412C, r26	; 0x80412c <__brkval>
    31da:	b0 93 2d 41 	sts	0x412D, r27	; 0x80412d <__brkval+0x1>
    31de:	bc cf       	rjmp	.-136    	; 0x3158 <free+0x42>
    31e0:	c2 83       	std	Z+2, r28	; 0x02
    31e2:	d3 83       	std	Z+3, r29	; 0x03
    31e4:	40 81       	ld	r20, Z
    31e6:	51 81       	ldd	r21, Z+1	; 0x01
    31e8:	84 0f       	add	r24, r20
    31ea:	95 1f       	adc	r25, r21
    31ec:	c8 17       	cp	r28, r24
    31ee:	d9 07       	cpc	r29, r25
    31f0:	61 f4       	brne	.+24     	; 0x320a <free+0xf4>
    31f2:	4e 5f       	subi	r20, 0xFE	; 254
    31f4:	5f 4f       	sbci	r21, 0xFF	; 255
    31f6:	88 81       	ld	r24, Y
    31f8:	99 81       	ldd	r25, Y+1	; 0x01
    31fa:	48 0f       	add	r20, r24
    31fc:	59 1f       	adc	r21, r25
    31fe:	40 83       	st	Z, r20
    3200:	51 83       	std	Z+1, r21	; 0x01
    3202:	8a 81       	ldd	r24, Y+2	; 0x02
    3204:	9b 81       	ldd	r25, Y+3	; 0x03
    3206:	82 83       	std	Z+2, r24	; 0x02
    3208:	93 83       	std	Z+3, r25	; 0x03
    320a:	21 15       	cp	r18, r1
    320c:	31 05       	cpc	r19, r1
    320e:	09 f0       	breq	.+2      	; 0x3212 <free+0xfc>
    3210:	b0 cf       	rjmp	.-160    	; 0x3172 <free+0x5c>
    3212:	e0 93 2e 41 	sts	0x412E, r30	; 0x80412e <__flp>
    3216:	f0 93 2f 41 	sts	0x412F, r31	; 0x80412f <__flp+0x1>
    321a:	9e cf       	rjmp	.-196    	; 0x3158 <free+0x42>
    321c:	fd 01       	movw	r30, r26
    321e:	dc 01       	movw	r26, r24
    3220:	c0 cf       	rjmp	.-128    	; 0x31a2 <free+0x8c>
    3222:	12 82       	std	Z+2, r1	; 0x02
    3224:	13 82       	std	Z+3, r1	; 0x03
    3226:	d7 cf       	rjmp	.-82     	; 0x31d6 <free+0xc0>

00003228 <sprintf>:
    3228:	0f 93       	push	r16
    322a:	1f 93       	push	r17
    322c:	cf 93       	push	r28
    322e:	df 93       	push	r29
    3230:	cd b7       	in	r28, 0x3d	; 61
    3232:	de b7       	in	r29, 0x3e	; 62
    3234:	2e 97       	sbiw	r28, 0x0e	; 14
    3236:	cd bf       	out	0x3d, r28	; 61
    3238:	de bf       	out	0x3e, r29	; 62
    323a:	0d 89       	ldd	r16, Y+21	; 0x15
    323c:	1e 89       	ldd	r17, Y+22	; 0x16
    323e:	86 e0       	ldi	r24, 0x06	; 6
    3240:	8c 83       	std	Y+4, r24	; 0x04
    3242:	09 83       	std	Y+1, r16	; 0x01
    3244:	1a 83       	std	Y+2, r17	; 0x02
    3246:	8f ef       	ldi	r24, 0xFF	; 255
    3248:	9f e7       	ldi	r25, 0x7F	; 127
    324a:	8d 83       	std	Y+5, r24	; 0x05
    324c:	9e 83       	std	Y+6, r25	; 0x06
    324e:	ae 01       	movw	r20, r28
    3250:	47 5e       	subi	r20, 0xE7	; 231
    3252:	5f 4f       	sbci	r21, 0xFF	; 255
    3254:	6f 89       	ldd	r22, Y+23	; 0x17
    3256:	78 8d       	ldd	r23, Y+24	; 0x18
    3258:	ce 01       	movw	r24, r28
    325a:	01 96       	adiw	r24, 0x01	; 1
    325c:	0e 94 3e 19 	call	0x327c	; 0x327c <vfprintf>
    3260:	2f 81       	ldd	r18, Y+7	; 0x07
    3262:	38 85       	ldd	r19, Y+8	; 0x08
    3264:	02 0f       	add	r16, r18
    3266:	13 1f       	adc	r17, r19
    3268:	f8 01       	movw	r30, r16
    326a:	10 82       	st	Z, r1
    326c:	2e 96       	adiw	r28, 0x0e	; 14
    326e:	cd bf       	out	0x3d, r28	; 61
    3270:	de bf       	out	0x3e, r29	; 62
    3272:	df 91       	pop	r29
    3274:	cf 91       	pop	r28
    3276:	1f 91       	pop	r17
    3278:	0f 91       	pop	r16
    327a:	08 95       	ret

0000327c <vfprintf>:
    327c:	2f 92       	push	r2
    327e:	3f 92       	push	r3
    3280:	4f 92       	push	r4
    3282:	5f 92       	push	r5
    3284:	6f 92       	push	r6
    3286:	7f 92       	push	r7
    3288:	8f 92       	push	r8
    328a:	9f 92       	push	r9
    328c:	af 92       	push	r10
    328e:	bf 92       	push	r11
    3290:	cf 92       	push	r12
    3292:	df 92       	push	r13
    3294:	ef 92       	push	r14
    3296:	ff 92       	push	r15
    3298:	0f 93       	push	r16
    329a:	1f 93       	push	r17
    329c:	cf 93       	push	r28
    329e:	df 93       	push	r29
    32a0:	cd b7       	in	r28, 0x3d	; 61
    32a2:	de b7       	in	r29, 0x3e	; 62
    32a4:	2b 97       	sbiw	r28, 0x0b	; 11
    32a6:	cd bf       	out	0x3d, r28	; 61
    32a8:	de bf       	out	0x3e, r29	; 62
    32aa:	7c 01       	movw	r14, r24
    32ac:	3b 01       	movw	r6, r22
    32ae:	8a 01       	movw	r16, r20
    32b0:	fc 01       	movw	r30, r24
    32b2:	16 82       	std	Z+6, r1	; 0x06
    32b4:	17 82       	std	Z+7, r1	; 0x07
    32b6:	83 81       	ldd	r24, Z+3	; 0x03
    32b8:	81 ff       	sbrs	r24, 1
    32ba:	da c1       	rjmp	.+948    	; 0x3670 <vfprintf+0x3f4>
    32bc:	ce 01       	movw	r24, r28
    32be:	01 96       	adiw	r24, 0x01	; 1
    32c0:	5c 01       	movw	r10, r24
    32c2:	f7 01       	movw	r30, r14
    32c4:	93 81       	ldd	r25, Z+3	; 0x03
    32c6:	f3 01       	movw	r30, r6
    32c8:	93 fd       	sbrc	r25, 3
    32ca:	85 91       	lpm	r24, Z+
    32cc:	93 ff       	sbrs	r25, 3
    32ce:	81 91       	ld	r24, Z+
    32d0:	3f 01       	movw	r6, r30
    32d2:	88 23       	and	r24, r24
    32d4:	09 f4       	brne	.+2      	; 0x32d8 <vfprintf+0x5c>
    32d6:	53 c1       	rjmp	.+678    	; 0x357e <vfprintf+0x302>
    32d8:	85 32       	cpi	r24, 0x25	; 37
    32da:	39 f4       	brne	.+14     	; 0x32ea <vfprintf+0x6e>
    32dc:	93 fd       	sbrc	r25, 3
    32de:	85 91       	lpm	r24, Z+
    32e0:	93 ff       	sbrs	r25, 3
    32e2:	81 91       	ld	r24, Z+
    32e4:	3f 01       	movw	r6, r30
    32e6:	85 32       	cpi	r24, 0x25	; 37
    32e8:	29 f4       	brne	.+10     	; 0x32f4 <vfprintf+0x78>
    32ea:	b7 01       	movw	r22, r14
    32ec:	90 e0       	ldi	r25, 0x00	; 0
    32ee:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <fputc>
    32f2:	e7 cf       	rjmp	.-50     	; 0x32c2 <vfprintf+0x46>
    32f4:	91 2c       	mov	r9, r1
    32f6:	21 2c       	mov	r2, r1
    32f8:	31 2c       	mov	r3, r1
    32fa:	ff e1       	ldi	r31, 0x1F	; 31
    32fc:	f3 15       	cp	r31, r3
    32fe:	38 f0       	brcs	.+14     	; 0x330e <vfprintf+0x92>
    3300:	8b 32       	cpi	r24, 0x2B	; 43
    3302:	11 f1       	breq	.+68     	; 0x3348 <vfprintf+0xcc>
    3304:	90 f4       	brcc	.+36     	; 0x332a <vfprintf+0xae>
    3306:	80 32       	cpi	r24, 0x20	; 32
    3308:	09 f1       	breq	.+66     	; 0x334c <vfprintf+0xd0>
    330a:	83 32       	cpi	r24, 0x23	; 35
    330c:	29 f1       	breq	.+74     	; 0x3358 <vfprintf+0xdc>
    330e:	37 fc       	sbrc	r3, 7
    3310:	3c c0       	rjmp	.+120    	; 0x338a <vfprintf+0x10e>
    3312:	20 ed       	ldi	r18, 0xD0	; 208
    3314:	28 0f       	add	r18, r24
    3316:	2a 30       	cpi	r18, 0x0A	; 10
    3318:	50 f5       	brcc	.+84     	; 0x336e <vfprintf+0xf2>
    331a:	36 fe       	sbrs	r3, 6
    331c:	20 c0       	rjmp	.+64     	; 0x335e <vfprintf+0xe2>
    331e:	8a e0       	ldi	r24, 0x0A	; 10
    3320:	98 9e       	mul	r9, r24
    3322:	20 0d       	add	r18, r0
    3324:	11 24       	eor	r1, r1
    3326:	92 2e       	mov	r9, r18
    3328:	06 c0       	rjmp	.+12     	; 0x3336 <vfprintf+0xba>
    332a:	8d 32       	cpi	r24, 0x2D	; 45
    332c:	91 f0       	breq	.+36     	; 0x3352 <vfprintf+0xd6>
    332e:	80 33       	cpi	r24, 0x30	; 48
    3330:	71 f7       	brne	.-36     	; 0x330e <vfprintf+0x92>
    3332:	68 94       	set
    3334:	30 f8       	bld	r3, 0
    3336:	f3 01       	movw	r30, r6
    3338:	93 fd       	sbrc	r25, 3
    333a:	85 91       	lpm	r24, Z+
    333c:	93 ff       	sbrs	r25, 3
    333e:	81 91       	ld	r24, Z+
    3340:	3f 01       	movw	r6, r30
    3342:	81 11       	cpse	r24, r1
    3344:	da cf       	rjmp	.-76     	; 0x32fa <vfprintf+0x7e>
    3346:	21 c0       	rjmp	.+66     	; 0x338a <vfprintf+0x10e>
    3348:	68 94       	set
    334a:	31 f8       	bld	r3, 1
    334c:	68 94       	set
    334e:	32 f8       	bld	r3, 2
    3350:	f2 cf       	rjmp	.-28     	; 0x3336 <vfprintf+0xba>
    3352:	68 94       	set
    3354:	33 f8       	bld	r3, 3
    3356:	ef cf       	rjmp	.-34     	; 0x3336 <vfprintf+0xba>
    3358:	68 94       	set
    335a:	34 f8       	bld	r3, 4
    335c:	ec cf       	rjmp	.-40     	; 0x3336 <vfprintf+0xba>
    335e:	ea e0       	ldi	r30, 0x0A	; 10
    3360:	2e 9e       	mul	r2, r30
    3362:	20 0d       	add	r18, r0
    3364:	11 24       	eor	r1, r1
    3366:	22 2e       	mov	r2, r18
    3368:	68 94       	set
    336a:	35 f8       	bld	r3, 5
    336c:	e4 cf       	rjmp	.-56     	; 0x3336 <vfprintf+0xba>
    336e:	8e 32       	cpi	r24, 0x2E	; 46
    3370:	29 f4       	brne	.+10     	; 0x337c <vfprintf+0x100>
    3372:	36 fc       	sbrc	r3, 6
    3374:	04 c1       	rjmp	.+520    	; 0x357e <vfprintf+0x302>
    3376:	68 94       	set
    3378:	36 f8       	bld	r3, 6
    337a:	dd cf       	rjmp	.-70     	; 0x3336 <vfprintf+0xba>
    337c:	8c 36       	cpi	r24, 0x6C	; 108
    337e:	19 f4       	brne	.+6      	; 0x3386 <vfprintf+0x10a>
    3380:	68 94       	set
    3382:	37 f8       	bld	r3, 7
    3384:	d8 cf       	rjmp	.-80     	; 0x3336 <vfprintf+0xba>
    3386:	88 36       	cpi	r24, 0x68	; 104
    3388:	b1 f2       	breq	.-84     	; 0x3336 <vfprintf+0xba>
    338a:	98 2f       	mov	r25, r24
    338c:	9f 7d       	andi	r25, 0xDF	; 223
    338e:	95 54       	subi	r25, 0x45	; 69
    3390:	93 30       	cpi	r25, 0x03	; 3
    3392:	e0 f0       	brcs	.+56     	; 0x33cc <vfprintf+0x150>
    3394:	83 36       	cpi	r24, 0x63	; 99
    3396:	a1 f1       	breq	.+104    	; 0x3400 <vfprintf+0x184>
    3398:	83 37       	cpi	r24, 0x73	; 115
    339a:	c1 f1       	breq	.+112    	; 0x340c <vfprintf+0x190>
    339c:	83 35       	cpi	r24, 0x53	; 83
    339e:	09 f0       	breq	.+2      	; 0x33a2 <vfprintf+0x126>
    33a0:	63 c0       	rjmp	.+198    	; 0x3468 <vfprintf+0x1ec>
    33a2:	28 01       	movw	r4, r16
    33a4:	f2 e0       	ldi	r31, 0x02	; 2
    33a6:	4f 0e       	add	r4, r31
    33a8:	51 1c       	adc	r5, r1
    33aa:	f8 01       	movw	r30, r16
    33ac:	c0 80       	ld	r12, Z
    33ae:	d1 80       	ldd	r13, Z+1	; 0x01
    33b0:	69 2d       	mov	r22, r9
    33b2:	70 e0       	ldi	r23, 0x00	; 0
    33b4:	36 fc       	sbrc	r3, 6
    33b6:	02 c0       	rjmp	.+4      	; 0x33bc <vfprintf+0x140>
    33b8:	6f ef       	ldi	r22, 0xFF	; 255
    33ba:	7f ef       	ldi	r23, 0xFF	; 255
    33bc:	c6 01       	movw	r24, r12
    33be:	0e 94 3b 1b 	call	0x3676	; 0x3676 <strnlen_P>
    33c2:	4c 01       	movw	r8, r24
    33c4:	68 94       	set
    33c6:	37 f8       	bld	r3, 7
    33c8:	82 01       	movw	r16, r4
    33ca:	0a c0       	rjmp	.+20     	; 0x33e0 <vfprintf+0x164>
    33cc:	0c 5f       	subi	r16, 0xFC	; 252
    33ce:	1f 4f       	sbci	r17, 0xFF	; 255
    33d0:	ff e3       	ldi	r31, 0x3F	; 63
    33d2:	f9 83       	std	Y+1, r31	; 0x01
    33d4:	88 24       	eor	r8, r8
    33d6:	83 94       	inc	r8
    33d8:	91 2c       	mov	r9, r1
    33da:	65 01       	movw	r12, r10
    33dc:	e8 94       	clt
    33de:	37 f8       	bld	r3, 7
    33e0:	33 fe       	sbrs	r3, 3
    33e2:	2d c0       	rjmp	.+90     	; 0x343e <vfprintf+0x1c2>
    33e4:	52 2c       	mov	r5, r2
    33e6:	81 14       	cp	r8, r1
    33e8:	91 04       	cpc	r9, r1
    33ea:	71 f5       	brne	.+92     	; 0x3448 <vfprintf+0x1cc>
    33ec:	55 20       	and	r5, r5
    33ee:	09 f4       	brne	.+2      	; 0x33f2 <vfprintf+0x176>
    33f0:	68 cf       	rjmp	.-304    	; 0x32c2 <vfprintf+0x46>
    33f2:	b7 01       	movw	r22, r14
    33f4:	80 e2       	ldi	r24, 0x20	; 32
    33f6:	90 e0       	ldi	r25, 0x00	; 0
    33f8:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <fputc>
    33fc:	5a 94       	dec	r5
    33fe:	f6 cf       	rjmp	.-20     	; 0x33ec <vfprintf+0x170>
    3400:	f8 01       	movw	r30, r16
    3402:	80 81       	ld	r24, Z
    3404:	89 83       	std	Y+1, r24	; 0x01
    3406:	0e 5f       	subi	r16, 0xFE	; 254
    3408:	1f 4f       	sbci	r17, 0xFF	; 255
    340a:	e4 cf       	rjmp	.-56     	; 0x33d4 <vfprintf+0x158>
    340c:	28 01       	movw	r4, r16
    340e:	f2 e0       	ldi	r31, 0x02	; 2
    3410:	4f 0e       	add	r4, r31
    3412:	51 1c       	adc	r5, r1
    3414:	f8 01       	movw	r30, r16
    3416:	c0 80       	ld	r12, Z
    3418:	d1 80       	ldd	r13, Z+1	; 0x01
    341a:	69 2d       	mov	r22, r9
    341c:	70 e0       	ldi	r23, 0x00	; 0
    341e:	36 fc       	sbrc	r3, 6
    3420:	02 c0       	rjmp	.+4      	; 0x3426 <vfprintf+0x1aa>
    3422:	6f ef       	ldi	r22, 0xFF	; 255
    3424:	7f ef       	ldi	r23, 0xFF	; 255
    3426:	c6 01       	movw	r24, r12
    3428:	0e 94 46 1b 	call	0x368c	; 0x368c <strnlen>
    342c:	4c 01       	movw	r8, r24
    342e:	82 01       	movw	r16, r4
    3430:	d5 cf       	rjmp	.-86     	; 0x33dc <vfprintf+0x160>
    3432:	b7 01       	movw	r22, r14
    3434:	80 e2       	ldi	r24, 0x20	; 32
    3436:	90 e0       	ldi	r25, 0x00	; 0
    3438:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <fputc>
    343c:	2a 94       	dec	r2
    343e:	28 14       	cp	r2, r8
    3440:	19 04       	cpc	r1, r9
    3442:	09 f0       	breq	.+2      	; 0x3446 <vfprintf+0x1ca>
    3444:	b0 f7       	brcc	.-20     	; 0x3432 <vfprintf+0x1b6>
    3446:	ce cf       	rjmp	.-100    	; 0x33e4 <vfprintf+0x168>
    3448:	f6 01       	movw	r30, r12
    344a:	37 fc       	sbrc	r3, 7
    344c:	85 91       	lpm	r24, Z+
    344e:	37 fe       	sbrs	r3, 7
    3450:	81 91       	ld	r24, Z+
    3452:	6f 01       	movw	r12, r30
    3454:	b7 01       	movw	r22, r14
    3456:	90 e0       	ldi	r25, 0x00	; 0
    3458:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <fputc>
    345c:	51 10       	cpse	r5, r1
    345e:	5a 94       	dec	r5
    3460:	f1 e0       	ldi	r31, 0x01	; 1
    3462:	8f 1a       	sub	r8, r31
    3464:	91 08       	sbc	r9, r1
    3466:	bf cf       	rjmp	.-130    	; 0x33e6 <vfprintf+0x16a>
    3468:	84 36       	cpi	r24, 0x64	; 100
    346a:	19 f0       	breq	.+6      	; 0x3472 <vfprintf+0x1f6>
    346c:	89 36       	cpi	r24, 0x69	; 105
    346e:	09 f0       	breq	.+2      	; 0x3472 <vfprintf+0x1f6>
    3470:	77 c0       	rjmp	.+238    	; 0x3560 <vfprintf+0x2e4>
    3472:	f8 01       	movw	r30, r16
    3474:	37 fe       	sbrs	r3, 7
    3476:	6b c0       	rjmp	.+214    	; 0x354e <vfprintf+0x2d2>
    3478:	60 81       	ld	r22, Z
    347a:	71 81       	ldd	r23, Z+1	; 0x01
    347c:	82 81       	ldd	r24, Z+2	; 0x02
    347e:	93 81       	ldd	r25, Z+3	; 0x03
    3480:	0c 5f       	subi	r16, 0xFC	; 252
    3482:	1f 4f       	sbci	r17, 0xFF	; 255
    3484:	f3 2d       	mov	r31, r3
    3486:	ff 76       	andi	r31, 0x6F	; 111
    3488:	3f 2e       	mov	r3, r31
    348a:	97 ff       	sbrs	r25, 7
    348c:	09 c0       	rjmp	.+18     	; 0x34a0 <vfprintf+0x224>
    348e:	90 95       	com	r25
    3490:	80 95       	com	r24
    3492:	70 95       	com	r23
    3494:	61 95       	neg	r22
    3496:	7f 4f       	sbci	r23, 0xFF	; 255
    3498:	8f 4f       	sbci	r24, 0xFF	; 255
    349a:	9f 4f       	sbci	r25, 0xFF	; 255
    349c:	68 94       	set
    349e:	37 f8       	bld	r3, 7
    34a0:	2a e0       	ldi	r18, 0x0A	; 10
    34a2:	30 e0       	ldi	r19, 0x00	; 0
    34a4:	a5 01       	movw	r20, r10
    34a6:	0e 94 81 1b 	call	0x3702	; 0x3702 <__ultoa_invert>
    34aa:	c8 2e       	mov	r12, r24
    34ac:	ca 18       	sub	r12, r10
    34ae:	8c 2c       	mov	r8, r12
    34b0:	43 2c       	mov	r4, r3
    34b2:	36 fe       	sbrs	r3, 6
    34b4:	0c c0       	rjmp	.+24     	; 0x34ce <vfprintf+0x252>
    34b6:	e8 94       	clt
    34b8:	40 f8       	bld	r4, 0
    34ba:	c9 14       	cp	r12, r9
    34bc:	40 f4       	brcc	.+16     	; 0x34ce <vfprintf+0x252>
    34be:	34 fe       	sbrs	r3, 4
    34c0:	05 c0       	rjmp	.+10     	; 0x34cc <vfprintf+0x250>
    34c2:	32 fc       	sbrc	r3, 2
    34c4:	03 c0       	rjmp	.+6      	; 0x34cc <vfprintf+0x250>
    34c6:	f3 2d       	mov	r31, r3
    34c8:	fe 7e       	andi	r31, 0xEE	; 238
    34ca:	4f 2e       	mov	r4, r31
    34cc:	89 2c       	mov	r8, r9
    34ce:	44 fe       	sbrs	r4, 4
    34d0:	a7 c0       	rjmp	.+334    	; 0x3620 <vfprintf+0x3a4>
    34d2:	fe 01       	movw	r30, r28
    34d4:	ec 0d       	add	r30, r12
    34d6:	f1 1d       	adc	r31, r1
    34d8:	80 81       	ld	r24, Z
    34da:	80 33       	cpi	r24, 0x30	; 48
    34dc:	09 f0       	breq	.+2      	; 0x34e0 <vfprintf+0x264>
    34de:	99 c0       	rjmp	.+306    	; 0x3612 <vfprintf+0x396>
    34e0:	24 2d       	mov	r18, r4
    34e2:	29 7e       	andi	r18, 0xE9	; 233
    34e4:	42 2e       	mov	r4, r18
    34e6:	84 2d       	mov	r24, r4
    34e8:	88 70       	andi	r24, 0x08	; 8
    34ea:	58 2e       	mov	r5, r24
    34ec:	43 fc       	sbrc	r4, 3
    34ee:	a7 c0       	rjmp	.+334    	; 0x363e <vfprintf+0x3c2>
    34f0:	40 fe       	sbrs	r4, 0
    34f2:	a1 c0       	rjmp	.+322    	; 0x3636 <vfprintf+0x3ba>
    34f4:	9c 2c       	mov	r9, r12
    34f6:	82 14       	cp	r8, r2
    34f8:	18 f4       	brcc	.+6      	; 0x3500 <vfprintf+0x284>
    34fa:	2c 0c       	add	r2, r12
    34fc:	92 2c       	mov	r9, r2
    34fe:	98 18       	sub	r9, r8
    3500:	44 fe       	sbrs	r4, 4
    3502:	a3 c0       	rjmp	.+326    	; 0x364a <vfprintf+0x3ce>
    3504:	b7 01       	movw	r22, r14
    3506:	80 e3       	ldi	r24, 0x30	; 48
    3508:	90 e0       	ldi	r25, 0x00	; 0
    350a:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <fputc>
    350e:	42 fe       	sbrs	r4, 2
    3510:	09 c0       	rjmp	.+18     	; 0x3524 <vfprintf+0x2a8>
    3512:	88 e7       	ldi	r24, 0x78	; 120
    3514:	90 e0       	ldi	r25, 0x00	; 0
    3516:	41 fe       	sbrs	r4, 1
    3518:	02 c0       	rjmp	.+4      	; 0x351e <vfprintf+0x2a2>
    351a:	88 e5       	ldi	r24, 0x58	; 88
    351c:	90 e0       	ldi	r25, 0x00	; 0
    351e:	b7 01       	movw	r22, r14
    3520:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <fputc>
    3524:	c9 14       	cp	r12, r9
    3526:	08 f4       	brcc	.+2      	; 0x352a <vfprintf+0x2ae>
    3528:	9c c0       	rjmp	.+312    	; 0x3662 <vfprintf+0x3e6>
    352a:	ca 94       	dec	r12
    352c:	d1 2c       	mov	r13, r1
    352e:	9f ef       	ldi	r25, 0xFF	; 255
    3530:	c9 1a       	sub	r12, r25
    3532:	d9 0a       	sbc	r13, r25
    3534:	ca 0c       	add	r12, r10
    3536:	db 1c       	adc	r13, r11
    3538:	f6 01       	movw	r30, r12
    353a:	82 91       	ld	r24, -Z
    353c:	6f 01       	movw	r12, r30
    353e:	b7 01       	movw	r22, r14
    3540:	90 e0       	ldi	r25, 0x00	; 0
    3542:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <fputc>
    3546:	ac 14       	cp	r10, r12
    3548:	bd 04       	cpc	r11, r13
    354a:	b1 f7       	brne	.-20     	; 0x3538 <vfprintf+0x2bc>
    354c:	4f cf       	rjmp	.-354    	; 0x33ec <vfprintf+0x170>
    354e:	60 81       	ld	r22, Z
    3550:	71 81       	ldd	r23, Z+1	; 0x01
    3552:	07 2e       	mov	r0, r23
    3554:	00 0c       	add	r0, r0
    3556:	88 0b       	sbc	r24, r24
    3558:	99 0b       	sbc	r25, r25
    355a:	0e 5f       	subi	r16, 0xFE	; 254
    355c:	1f 4f       	sbci	r17, 0xFF	; 255
    355e:	92 cf       	rjmp	.-220    	; 0x3484 <vfprintf+0x208>
    3560:	d3 2c       	mov	r13, r3
    3562:	e8 94       	clt
    3564:	d4 f8       	bld	r13, 4
    3566:	2a e0       	ldi	r18, 0x0A	; 10
    3568:	30 e0       	ldi	r19, 0x00	; 0
    356a:	85 37       	cpi	r24, 0x75	; 117
    356c:	c9 f1       	breq	.+114    	; 0x35e0 <vfprintf+0x364>
    356e:	23 2d       	mov	r18, r3
    3570:	29 7f       	andi	r18, 0xF9	; 249
    3572:	d2 2e       	mov	r13, r18
    3574:	8f 36       	cpi	r24, 0x6F	; 111
    3576:	91 f1       	breq	.+100    	; 0x35dc <vfprintf+0x360>
    3578:	d8 f4       	brcc	.+54     	; 0x35b0 <vfprintf+0x334>
    357a:	88 35       	cpi	r24, 0x58	; 88
    357c:	39 f1       	breq	.+78     	; 0x35cc <vfprintf+0x350>
    357e:	f7 01       	movw	r30, r14
    3580:	86 81       	ldd	r24, Z+6	; 0x06
    3582:	97 81       	ldd	r25, Z+7	; 0x07
    3584:	2b 96       	adiw	r28, 0x0b	; 11
    3586:	cd bf       	out	0x3d, r28	; 61
    3588:	de bf       	out	0x3e, r29	; 62
    358a:	df 91       	pop	r29
    358c:	cf 91       	pop	r28
    358e:	1f 91       	pop	r17
    3590:	0f 91       	pop	r16
    3592:	ff 90       	pop	r15
    3594:	ef 90       	pop	r14
    3596:	df 90       	pop	r13
    3598:	cf 90       	pop	r12
    359a:	bf 90       	pop	r11
    359c:	af 90       	pop	r10
    359e:	9f 90       	pop	r9
    35a0:	8f 90       	pop	r8
    35a2:	7f 90       	pop	r7
    35a4:	6f 90       	pop	r6
    35a6:	5f 90       	pop	r5
    35a8:	4f 90       	pop	r4
    35aa:	3f 90       	pop	r3
    35ac:	2f 90       	pop	r2
    35ae:	08 95       	ret
    35b0:	80 37       	cpi	r24, 0x70	; 112
    35b2:	49 f0       	breq	.+18     	; 0x35c6 <vfprintf+0x34a>
    35b4:	88 37       	cpi	r24, 0x78	; 120
    35b6:	19 f7       	brne	.-58     	; 0x357e <vfprintf+0x302>
    35b8:	d4 fe       	sbrs	r13, 4
    35ba:	02 c0       	rjmp	.+4      	; 0x35c0 <vfprintf+0x344>
    35bc:	68 94       	set
    35be:	d2 f8       	bld	r13, 2
    35c0:	20 e1       	ldi	r18, 0x10	; 16
    35c2:	30 e0       	ldi	r19, 0x00	; 0
    35c4:	0d c0       	rjmp	.+26     	; 0x35e0 <vfprintf+0x364>
    35c6:	68 94       	set
    35c8:	d4 f8       	bld	r13, 4
    35ca:	f6 cf       	rjmp	.-20     	; 0x35b8 <vfprintf+0x33c>
    35cc:	34 fe       	sbrs	r3, 4
    35ce:	03 c0       	rjmp	.+6      	; 0x35d6 <vfprintf+0x35a>
    35d0:	82 2f       	mov	r24, r18
    35d2:	86 60       	ori	r24, 0x06	; 6
    35d4:	d8 2e       	mov	r13, r24
    35d6:	20 e1       	ldi	r18, 0x10	; 16
    35d8:	32 e0       	ldi	r19, 0x02	; 2
    35da:	02 c0       	rjmp	.+4      	; 0x35e0 <vfprintf+0x364>
    35dc:	28 e0       	ldi	r18, 0x08	; 8
    35de:	30 e0       	ldi	r19, 0x00	; 0
    35e0:	f8 01       	movw	r30, r16
    35e2:	d7 fe       	sbrs	r13, 7
    35e4:	0f c0       	rjmp	.+30     	; 0x3604 <vfprintf+0x388>
    35e6:	60 81       	ld	r22, Z
    35e8:	71 81       	ldd	r23, Z+1	; 0x01
    35ea:	82 81       	ldd	r24, Z+2	; 0x02
    35ec:	93 81       	ldd	r25, Z+3	; 0x03
    35ee:	0c 5f       	subi	r16, 0xFC	; 252
    35f0:	1f 4f       	sbci	r17, 0xFF	; 255
    35f2:	a5 01       	movw	r20, r10
    35f4:	0e 94 81 1b 	call	0x3702	; 0x3702 <__ultoa_invert>
    35f8:	c8 2e       	mov	r12, r24
    35fa:	ca 18       	sub	r12, r10
    35fc:	3d 2c       	mov	r3, r13
    35fe:	e8 94       	clt
    3600:	37 f8       	bld	r3, 7
    3602:	55 cf       	rjmp	.-342    	; 0x34ae <vfprintf+0x232>
    3604:	60 81       	ld	r22, Z
    3606:	71 81       	ldd	r23, Z+1	; 0x01
    3608:	90 e0       	ldi	r25, 0x00	; 0
    360a:	80 e0       	ldi	r24, 0x00	; 0
    360c:	0e 5f       	subi	r16, 0xFE	; 254
    360e:	1f 4f       	sbci	r17, 0xFF	; 255
    3610:	f0 cf       	rjmp	.-32     	; 0x35f2 <vfprintf+0x376>
    3612:	42 fc       	sbrc	r4, 2
    3614:	02 c0       	rjmp	.+4      	; 0x361a <vfprintf+0x39e>
    3616:	83 94       	inc	r8
    3618:	66 cf       	rjmp	.-308    	; 0x34e6 <vfprintf+0x26a>
    361a:	83 94       	inc	r8
    361c:	83 94       	inc	r8
    361e:	63 cf       	rjmp	.-314    	; 0x34e6 <vfprintf+0x26a>
    3620:	84 2d       	mov	r24, r4
    3622:	86 78       	andi	r24, 0x86	; 134
    3624:	09 f4       	brne	.+2      	; 0x3628 <vfprintf+0x3ac>
    3626:	5f cf       	rjmp	.-322    	; 0x34e6 <vfprintf+0x26a>
    3628:	f6 cf       	rjmp	.-20     	; 0x3616 <vfprintf+0x39a>
    362a:	b7 01       	movw	r22, r14
    362c:	80 e2       	ldi	r24, 0x20	; 32
    362e:	90 e0       	ldi	r25, 0x00	; 0
    3630:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <fputc>
    3634:	83 94       	inc	r8
    3636:	82 14       	cp	r8, r2
    3638:	c0 f3       	brcs	.-16     	; 0x362a <vfprintf+0x3ae>
    363a:	51 2c       	mov	r5, r1
    363c:	61 cf       	rjmp	.-318    	; 0x3500 <vfprintf+0x284>
    363e:	52 2c       	mov	r5, r2
    3640:	58 18       	sub	r5, r8
    3642:	82 14       	cp	r8, r2
    3644:	08 f4       	brcc	.+2      	; 0x3648 <vfprintf+0x3cc>
    3646:	5c cf       	rjmp	.-328    	; 0x3500 <vfprintf+0x284>
    3648:	f8 cf       	rjmp	.-16     	; 0x363a <vfprintf+0x3be>
    364a:	84 2d       	mov	r24, r4
    364c:	86 78       	andi	r24, 0x86	; 134
    364e:	09 f4       	brne	.+2      	; 0x3652 <vfprintf+0x3d6>
    3650:	69 cf       	rjmp	.-302    	; 0x3524 <vfprintf+0x2a8>
    3652:	8b e2       	ldi	r24, 0x2B	; 43
    3654:	41 fe       	sbrs	r4, 1
    3656:	80 e2       	ldi	r24, 0x20	; 32
    3658:	47 fc       	sbrc	r4, 7
    365a:	8d e2       	ldi	r24, 0x2D	; 45
    365c:	b7 01       	movw	r22, r14
    365e:	90 e0       	ldi	r25, 0x00	; 0
    3660:	5f cf       	rjmp	.-322    	; 0x3520 <vfprintf+0x2a4>
    3662:	b7 01       	movw	r22, r14
    3664:	80 e3       	ldi	r24, 0x30	; 48
    3666:	90 e0       	ldi	r25, 0x00	; 0
    3668:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <fputc>
    366c:	9a 94       	dec	r9
    366e:	5a cf       	rjmp	.-332    	; 0x3524 <vfprintf+0x2a8>
    3670:	8f ef       	ldi	r24, 0xFF	; 255
    3672:	9f ef       	ldi	r25, 0xFF	; 255
    3674:	87 cf       	rjmp	.-242    	; 0x3584 <vfprintf+0x308>

00003676 <strnlen_P>:
    3676:	fc 01       	movw	r30, r24
    3678:	05 90       	lpm	r0, Z+
    367a:	61 50       	subi	r22, 0x01	; 1
    367c:	70 40       	sbci	r23, 0x00	; 0
    367e:	01 10       	cpse	r0, r1
    3680:	d8 f7       	brcc	.-10     	; 0x3678 <strnlen_P+0x2>
    3682:	80 95       	com	r24
    3684:	90 95       	com	r25
    3686:	8e 0f       	add	r24, r30
    3688:	9f 1f       	adc	r25, r31
    368a:	08 95       	ret

0000368c <strnlen>:
    368c:	fc 01       	movw	r30, r24
    368e:	61 50       	subi	r22, 0x01	; 1
    3690:	70 40       	sbci	r23, 0x00	; 0
    3692:	01 90       	ld	r0, Z+
    3694:	01 10       	cpse	r0, r1
    3696:	d8 f7       	brcc	.-10     	; 0x368e <strnlen+0x2>
    3698:	80 95       	com	r24
    369a:	90 95       	com	r25
    369c:	8e 0f       	add	r24, r30
    369e:	9f 1f       	adc	r25, r31
    36a0:	08 95       	ret

000036a2 <fputc>:
    36a2:	0f 93       	push	r16
    36a4:	1f 93       	push	r17
    36a6:	cf 93       	push	r28
    36a8:	df 93       	push	r29
    36aa:	18 2f       	mov	r17, r24
    36ac:	09 2f       	mov	r16, r25
    36ae:	eb 01       	movw	r28, r22
    36b0:	8b 81       	ldd	r24, Y+3	; 0x03
    36b2:	81 fd       	sbrc	r24, 1
    36b4:	09 c0       	rjmp	.+18     	; 0x36c8 <fputc+0x26>
    36b6:	1f ef       	ldi	r17, 0xFF	; 255
    36b8:	0f ef       	ldi	r16, 0xFF	; 255
    36ba:	81 2f       	mov	r24, r17
    36bc:	90 2f       	mov	r25, r16
    36be:	df 91       	pop	r29
    36c0:	cf 91       	pop	r28
    36c2:	1f 91       	pop	r17
    36c4:	0f 91       	pop	r16
    36c6:	08 95       	ret
    36c8:	82 ff       	sbrs	r24, 2
    36ca:	14 c0       	rjmp	.+40     	; 0x36f4 <fputc+0x52>
    36cc:	2e 81       	ldd	r18, Y+6	; 0x06
    36ce:	3f 81       	ldd	r19, Y+7	; 0x07
    36d0:	8c 81       	ldd	r24, Y+4	; 0x04
    36d2:	9d 81       	ldd	r25, Y+5	; 0x05
    36d4:	28 17       	cp	r18, r24
    36d6:	39 07       	cpc	r19, r25
    36d8:	3c f4       	brge	.+14     	; 0x36e8 <fputc+0x46>
    36da:	e8 81       	ld	r30, Y
    36dc:	f9 81       	ldd	r31, Y+1	; 0x01
    36de:	cf 01       	movw	r24, r30
    36e0:	01 96       	adiw	r24, 0x01	; 1
    36e2:	88 83       	st	Y, r24
    36e4:	99 83       	std	Y+1, r25	; 0x01
    36e6:	10 83       	st	Z, r17
    36e8:	8e 81       	ldd	r24, Y+6	; 0x06
    36ea:	9f 81       	ldd	r25, Y+7	; 0x07
    36ec:	01 96       	adiw	r24, 0x01	; 1
    36ee:	8e 83       	std	Y+6, r24	; 0x06
    36f0:	9f 83       	std	Y+7, r25	; 0x07
    36f2:	e3 cf       	rjmp	.-58     	; 0x36ba <fputc+0x18>
    36f4:	e8 85       	ldd	r30, Y+8	; 0x08
    36f6:	f9 85       	ldd	r31, Y+9	; 0x09
    36f8:	81 2f       	mov	r24, r17
    36fa:	09 95       	icall
    36fc:	89 2b       	or	r24, r25
    36fe:	a1 f3       	breq	.-24     	; 0x36e8 <fputc+0x46>
    3700:	da cf       	rjmp	.-76     	; 0x36b6 <fputc+0x14>

00003702 <__ultoa_invert>:
    3702:	fa 01       	movw	r30, r20
    3704:	aa 27       	eor	r26, r26
    3706:	28 30       	cpi	r18, 0x08	; 8
    3708:	51 f1       	breq	.+84     	; 0x375e <__ultoa_invert+0x5c>
    370a:	20 31       	cpi	r18, 0x10	; 16
    370c:	81 f1       	breq	.+96     	; 0x376e <__ultoa_invert+0x6c>
    370e:	e8 94       	clt
    3710:	6f 93       	push	r22
    3712:	6e 7f       	andi	r22, 0xFE	; 254
    3714:	6e 5f       	subi	r22, 0xFE	; 254
    3716:	7f 4f       	sbci	r23, 0xFF	; 255
    3718:	8f 4f       	sbci	r24, 0xFF	; 255
    371a:	9f 4f       	sbci	r25, 0xFF	; 255
    371c:	af 4f       	sbci	r26, 0xFF	; 255
    371e:	b1 e0       	ldi	r27, 0x01	; 1
    3720:	3e d0       	rcall	.+124    	; 0x379e <__ultoa_invert+0x9c>
    3722:	b4 e0       	ldi	r27, 0x04	; 4
    3724:	3c d0       	rcall	.+120    	; 0x379e <__ultoa_invert+0x9c>
    3726:	67 0f       	add	r22, r23
    3728:	78 1f       	adc	r23, r24
    372a:	89 1f       	adc	r24, r25
    372c:	9a 1f       	adc	r25, r26
    372e:	a1 1d       	adc	r26, r1
    3730:	68 0f       	add	r22, r24
    3732:	79 1f       	adc	r23, r25
    3734:	8a 1f       	adc	r24, r26
    3736:	91 1d       	adc	r25, r1
    3738:	a1 1d       	adc	r26, r1
    373a:	6a 0f       	add	r22, r26
    373c:	71 1d       	adc	r23, r1
    373e:	81 1d       	adc	r24, r1
    3740:	91 1d       	adc	r25, r1
    3742:	a1 1d       	adc	r26, r1
    3744:	20 d0       	rcall	.+64     	; 0x3786 <__ultoa_invert+0x84>
    3746:	09 f4       	brne	.+2      	; 0x374a <__ultoa_invert+0x48>
    3748:	68 94       	set
    374a:	3f 91       	pop	r19
    374c:	2a e0       	ldi	r18, 0x0A	; 10
    374e:	26 9f       	mul	r18, r22
    3750:	11 24       	eor	r1, r1
    3752:	30 19       	sub	r19, r0
    3754:	30 5d       	subi	r19, 0xD0	; 208
    3756:	31 93       	st	Z+, r19
    3758:	de f6       	brtc	.-74     	; 0x3710 <__ultoa_invert+0xe>
    375a:	cf 01       	movw	r24, r30
    375c:	08 95       	ret
    375e:	46 2f       	mov	r20, r22
    3760:	47 70       	andi	r20, 0x07	; 7
    3762:	40 5d       	subi	r20, 0xD0	; 208
    3764:	41 93       	st	Z+, r20
    3766:	b3 e0       	ldi	r27, 0x03	; 3
    3768:	0f d0       	rcall	.+30     	; 0x3788 <__ultoa_invert+0x86>
    376a:	c9 f7       	brne	.-14     	; 0x375e <__ultoa_invert+0x5c>
    376c:	f6 cf       	rjmp	.-20     	; 0x375a <__ultoa_invert+0x58>
    376e:	46 2f       	mov	r20, r22
    3770:	4f 70       	andi	r20, 0x0F	; 15
    3772:	40 5d       	subi	r20, 0xD0	; 208
    3774:	4a 33       	cpi	r20, 0x3A	; 58
    3776:	18 f0       	brcs	.+6      	; 0x377e <__ultoa_invert+0x7c>
    3778:	49 5d       	subi	r20, 0xD9	; 217
    377a:	31 fd       	sbrc	r19, 1
    377c:	40 52       	subi	r20, 0x20	; 32
    377e:	41 93       	st	Z+, r20
    3780:	02 d0       	rcall	.+4      	; 0x3786 <__ultoa_invert+0x84>
    3782:	a9 f7       	brne	.-22     	; 0x376e <__ultoa_invert+0x6c>
    3784:	ea cf       	rjmp	.-44     	; 0x375a <__ultoa_invert+0x58>
    3786:	b4 e0       	ldi	r27, 0x04	; 4
    3788:	a6 95       	lsr	r26
    378a:	97 95       	ror	r25
    378c:	87 95       	ror	r24
    378e:	77 95       	ror	r23
    3790:	67 95       	ror	r22
    3792:	ba 95       	dec	r27
    3794:	c9 f7       	brne	.-14     	; 0x3788 <__ultoa_invert+0x86>
    3796:	00 97       	sbiw	r24, 0x00	; 0
    3798:	61 05       	cpc	r22, r1
    379a:	71 05       	cpc	r23, r1
    379c:	08 95       	ret
    379e:	9b 01       	movw	r18, r22
    37a0:	ac 01       	movw	r20, r24
    37a2:	0a 2e       	mov	r0, r26
    37a4:	06 94       	lsr	r0
    37a6:	57 95       	ror	r21
    37a8:	47 95       	ror	r20
    37aa:	37 95       	ror	r19
    37ac:	27 95       	ror	r18
    37ae:	ba 95       	dec	r27
    37b0:	c9 f7       	brne	.-14     	; 0x37a4 <__ultoa_invert+0xa2>
    37b2:	62 0f       	add	r22, r18
    37b4:	73 1f       	adc	r23, r19
    37b6:	84 1f       	adc	r24, r20
    37b8:	95 1f       	adc	r25, r21
    37ba:	a0 1d       	adc	r26, r0
    37bc:	08 95       	ret

000037be <__do_global_dtors>:
    37be:	10 e0       	ldi	r17, 0x00	; 0
    37c0:	c6 e7       	ldi	r28, 0x76	; 118
    37c2:	d0 e0       	ldi	r29, 0x00	; 0
    37c4:	04 c0       	rjmp	.+8      	; 0x37ce <__do_global_dtors+0x10>
    37c6:	fe 01       	movw	r30, r28
    37c8:	0e 94 cc 17 	call	0x2f98	; 0x2f98 <__tablejump2__>
    37cc:	21 96       	adiw	r28, 0x01	; 1
    37ce:	c8 37       	cpi	r28, 0x78	; 120
    37d0:	d1 07       	cpc	r29, r17
    37d2:	c9 f7       	brne	.-14     	; 0x37c6 <__do_global_dtors+0x8>
    37d4:	f8 94       	cli

000037d6 <__stop_program>:
    37d6:	ff cf       	rjmp	.-2      	; 0x37d6 <__stop_program>
