{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1638088228233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1638088228233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 28 03:30:28 2021 " "Processing started: Sun Nov 28 03:30:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1638088228233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1638088228233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off system -c system " "Command: quartus_map --read_settings_files=on --write_settings_files=off system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1638088228234 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1638088228760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/pipeline-riscv/gen_rtl/SinglePortRam.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/user/pipeline-riscv/gen_rtl/SinglePortRam.v" { { "Info" "ISGN_ENTITY_NAME" "1 SinglePortRam " "Found entity 1: SinglePortRam" {  } { { "../gen_rtl/SinglePortRam.v" "" { Text "/home/user/pipeline-riscv/gen_rtl/SinglePortRam.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638088228802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638088228802 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "system.sv(43) " "Verilog HDL warning at system.sv(43): extended using \"x\" or \"z\"" {  } { { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1638088228802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/pipeline-riscv/rtl/system.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/user/pipeline-riscv/rtl/system.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638088228802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638088228802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/pipeline-riscv/rtl/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/user/pipeline-riscv/rtl/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../rtl/top.sv" "" { Text "/home/user/pipeline-riscv/rtl/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638088228803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638088228803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/pipeline-riscv/rtl/rr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/user/pipeline-riscv/rtl/rr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rr " "Found entity 1: rr" {  } { { "../rtl/rr.sv" "" { Text "/home/user/pipeline-riscv/rtl/rr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638088228803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638088228803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/pipeline-riscv/rtl/memdev.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/user/pipeline-riscv/rtl/memdev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memdev " "Found entity 1: memdev" {  } { { "../rtl/memdev.sv" "" { Text "/home/user/pipeline-riscv/rtl/memdev.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638088228804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638088228804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/pipeline-riscv/rtl/mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/user/pipeline-riscv/rtl/mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../rtl/mem.sv" "" { Text "/home/user/pipeline-riscv/rtl/mem.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638088228804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638088228804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/pipeline-riscv/rtl/id.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/user/pipeline-riscv/rtl/id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 id " "Found entity 1: id" {  } { { "../rtl/id.sv" "" { Text "/home/user/pipeline-riscv/rtl/id.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638088228805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638088228805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/pipeline-riscv/rtl/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/user/pipeline-riscv/rtl/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "../rtl/fetch.sv" "" { Text "/home/user/pipeline-riscv/rtl/fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638088228805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638088228805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/pipeline-riscv/rtl/ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/user/pipeline-riscv/rtl/ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ex " "Found entity 1: ex" {  } { { "../rtl/ex.sv" "" { Text "/home/user/pipeline-riscv/rtl/ex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638088228806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638088228806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/pipeline-riscv/rtl/dual_port_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/user/pipeline-riscv/rtl/dual_port_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_reg_file " "Found entity 1: dual_port_reg_file" {  } { { "../rtl/dual_port_reg_file.sv" "" { Text "/home/user/pipeline-riscv/rtl/dual_port_reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638088228806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638088228806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/pipeline-riscv/gen_rtl/YJTop.v 7 7 " "Found 7 design units, including 7 entities, in source file /home/user/pipeline-riscv/gen_rtl/YJTop.v" { { "Info" "ISGN_ENTITY_NAME" "1 YJTopWrapper " "Found entity 1: YJTopWrapper" {  } { { "../gen_rtl/YJTop.v" "" { Text "/home/user/pipeline-riscv/gen_rtl/YJTop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638088228808 ""} { "Info" "ISGN_ENTITY_NAME" "2 WBLeds " "Found entity 2: WBLeds" {  } { { "../gen_rtl/YJTop.v" "" { Text "/home/user/pipeline-riscv/gen_rtl/YJTop.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638088228808 ""} { "Info" "ISGN_ENTITY_NAME" "3 WBUartIhexWrapper " "Found entity 3: WBUartIhexWrapper" {  } { { "../gen_rtl/YJTop.v" "" { Text "/home/user/pipeline-riscv/gen_rtl/YJTop.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638088228808 ""} { "Info" "ISGN_ENTITY_NAME" "4 BlockRam " "Found entity 4: BlockRam" {  } { { "../gen_rtl/YJTop.v" "" { Text "/home/user/pipeline-riscv/gen_rtl/YJTop.v" 276 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638088228808 ""} { "Info" "ISGN_ENTITY_NAME" "5 WBArbiter " "Found entity 5: WBArbiter" {  } { { "../gen_rtl/YJTop.v" "" { Text "/home/user/pipeline-riscv/gen_rtl/YJTop.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638088228808 ""} { "Info" "ISGN_ENTITY_NAME" "6 WBInterconnect " "Found entity 6: WBInterconnect" {  } { { "../gen_rtl/YJTop.v" "" { Text "/home/user/pipeline-riscv/gen_rtl/YJTop.v" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638088228808 ""} { "Info" "ISGN_ENTITY_NAME" "7 YJTop " "Found entity 7: YJTop" {  } { { "../gen_rtl/YJTop.v" "" { Text "/home/user/pipeline-riscv/gen_rtl/YJTop.v" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638088228808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638088228808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/pipeline-riscv/gen_rtl/wishbone.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/user/pipeline-riscv/gen_rtl/wishbone.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone " "Found entity 1: wishbone" {  } { { "../gen_rtl/wishbone.sv" "" { Text "/home/user/pipeline-riscv/gen_rtl/wishbone.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638088228809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638088228809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/pipeline-riscv/gen_rtl/wbuart_with_ihex.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/user/pipeline-riscv/gen_rtl/wbuart_with_ihex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WBUartWithIhex " "Found entity 1: WBUartWithIhex" {  } { { "../gen_rtl/wbuart_with_ihex.sv" "" { Text "/home/user/pipeline-riscv/gen_rtl/wbuart_with_ihex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638088228809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638088228809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/pipeline-riscv/gen_rtl/wbuart_with_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/user/pipeline-riscv/gen_rtl/wbuart_with_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wbuart_with_buffer " "Found entity 1: wbuart_with_buffer" {  } { { "../gen_rtl/wbuart_with_buffer.sv" "" { Text "/home/user/pipeline-riscv/gen_rtl/wbuart_with_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638088228810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638088228810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/pipeline-riscv/gen_rtl/wb_master_breakout.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/user/pipeline-riscv/gen_rtl/wb_master_breakout.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wb_master_breakout " "Found entity 1: wb_master_breakout" {  } { { "../gen_rtl/wb_master_breakout.sv" "" { Text "/home/user/pipeline-riscv/gen_rtl/wb_master_breakout.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638088228810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638088228810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/pipeline-riscv/gen_rtl/uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/user/pipeline-riscv/gen_rtl/uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../gen_rtl/uart_tx.sv" "" { Text "/home/user/pipeline-riscv/gen_rtl/uart_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638088228810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638088228810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/pipeline-riscv/gen_rtl/uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/user/pipeline-riscv/gen_rtl/uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../gen_rtl/uart_rx.sv" "" { Text "/home/user/pipeline-riscv/gen_rtl/uart_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638088228811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638088228811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/pipeline-riscv/gen_rtl/ihex.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/user/pipeline-riscv/gen_rtl/ihex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ihex " "Found entity 1: ihex" {  } { { "../gen_rtl/ihex.sv" "" { Text "/home/user/pipeline-riscv/gen_rtl/ihex.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638088228812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638088228812 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system " "Elaborating entity \"system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1638088228878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YJTop YJTop:top " "Elaborating entity \"YJTop\" for hierarchy \"YJTop:top\"" {  } { { "../rtl/system.sv" "top" { Text "/home/user/pipeline-riscv/rtl/system.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088228886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YJTopWrapper YJTop:top\|YJTopWrapper:proc " "Elaborating entity \"YJTopWrapper\" for hierarchy \"YJTop:top\|YJTopWrapper:proc\"" {  } { { "../gen_rtl/YJTop.v" "proc" { Text "/home/user/pipeline-riscv/gen_rtl/YJTop.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088228901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top YJTop:top\|YJTopWrapper:proc\|top:top " "Elaborating entity \"top\" for hierarchy \"YJTop:top\|YJTopWrapper:proc\|top:top\"" {  } { { "../gen_rtl/YJTop.v" "top" { Text "/home/user/pipeline-riscv/gen_rtl/YJTop.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088228905 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_rd 0 top.sv(94) " "Net \"mem_rd\" at top.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/top.sv" "" { Text "/home/user/pipeline-riscv/rtl/top.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1638088228907 "|system|YJTop:top|YJTopWrapper:proc|top:top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch YJTop:top\|YJTopWrapper:proc\|top:top\|fetch:fetch " "Elaborating entity \"fetch\" for hierarchy \"YJTop:top\|YJTopWrapper:proc\|top:top\|fetch:fetch\"" {  } { { "../rtl/top.sv" "fetch" { Text "/home/user/pipeline-riscv/rtl/top.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088228907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_reg_file YJTop:top\|YJTopWrapper:proc\|top:top\|dual_port_reg_file:reg_file " "Elaborating entity \"dual_port_reg_file\" for hierarchy \"YJTop:top\|YJTopWrapper:proc\|top:top\|dual_port_reg_file:reg_file\"" {  } { { "../rtl/top.sv" "reg_file" { Text "/home/user/pipeline-riscv/rtl/top.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088228910 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x0 dual_port_reg_file.sv(44) " "Verilog HDL or VHDL warning at dual_port_reg_file.sv(44): object \"x0\" assigned a value but never read" {  } { { "../rtl/dual_port_reg_file.sv" "" { Text "/home/user/pipeline-riscv/rtl/dual_port_reg_file.sv" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1638088228913 "|system|YJTop:top|YJTopWrapper:proc|top:top|dual_port_reg_file:reg_file"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x1 dual_port_reg_file.sv(45) " "Verilog HDL or VHDL warning at dual_port_reg_file.sv(45): object \"x1\" assigned a value but never read" {  } { { "../rtl/dual_port_reg_file.sv" "" { Text "/home/user/pipeline-riscv/rtl/dual_port_reg_file.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1638088228913 "|system|YJTop:top|YJTopWrapper:proc|top:top|dual_port_reg_file:reg_file"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x2 dual_port_reg_file.sv(46) " "Verilog HDL or VHDL warning at dual_port_reg_file.sv(46): object \"x2\" assigned a value but never read" {  } { { "../rtl/dual_port_reg_file.sv" "" { Text "/home/user/pipeline-riscv/rtl/dual_port_reg_file.sv" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1638088228913 "|system|YJTop:top|YJTopWrapper:proc|top:top|dual_port_reg_file:reg_file"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x3 dual_port_reg_file.sv(47) " "Verilog HDL or VHDL warning at dual_port_reg_file.sv(47): object \"x3\" assigned a value but never read" {  } { { "../rtl/dual_port_reg_file.sv" "" { Text "/home/user/pipeline-riscv/rtl/dual_port_reg_file.sv" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1638088228913 "|system|YJTop:top|YJTopWrapper:proc|top:top|dual_port_reg_file:reg_file"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x4 dual_port_reg_file.sv(48) " "Verilog HDL or VHDL warning at dual_port_reg_file.sv(48): object \"x4\" assigned a value but never read" {  } { { "../rtl/dual_port_reg_file.sv" "" { Text "/home/user/pipeline-riscv/rtl/dual_port_reg_file.sv" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1638088228913 "|system|YJTop:top|YJTopWrapper:proc|top:top|dual_port_reg_file:reg_file"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x10 dual_port_reg_file.sv(49) " "Verilog HDL or VHDL warning at dual_port_reg_file.sv(49): object \"x10\" assigned a value but never read" {  } { { "../rtl/dual_port_reg_file.sv" "" { Text "/home/user/pipeline-riscv/rtl/dual_port_reg_file.sv" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1638088228913 "|system|YJTop:top|YJTopWrapper:proc|top:top|dual_port_reg_file:reg_file"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x11 dual_port_reg_file.sv(50) " "Verilog HDL or VHDL warning at dual_port_reg_file.sv(50): object \"x11\" assigned a value but never read" {  } { { "../rtl/dual_port_reg_file.sv" "" { Text "/home/user/pipeline-riscv/rtl/dual_port_reg_file.sv" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1638088228913 "|system|YJTop:top|YJTopWrapper:proc|top:top|dual_port_reg_file:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id YJTop:top\|YJTopWrapper:proc\|top:top\|id:id " "Elaborating entity \"id\" for hierarchy \"YJTop:top\|YJTopWrapper:proc\|top:top\|id:id\"" {  } { { "../rtl/top.sv" "id" { Text "/home/user/pipeline-riscv/rtl/top.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088228914 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 id.sv(88) " "Verilog HDL assignment warning at id.sv(88): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/id.sv" "" { Text "/home/user/pipeline-riscv/rtl/id.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638088228915 "|system|YJTop:top|YJTopWrapper:proc|top:top|id:id"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rr YJTop:top\|YJTopWrapper:proc\|top:top\|rr:rr " "Elaborating entity \"rr\" for hierarchy \"YJTop:top\|YJTopWrapper:proc\|top:top\|rr:rr\"" {  } { { "../rtl/top.sv" "rr" { Text "/home/user/pipeline-riscv/rtl/top.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088228915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex YJTop:top\|YJTopWrapper:proc\|top:top\|ex:ex " "Elaborating entity \"ex\" for hierarchy \"YJTop:top\|YJTopWrapper:proc\|top:top\|ex:ex\"" {  } { { "../rtl/top.sv" "ex" { Text "/home/user/pipeline-riscv/rtl/top.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088228918 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_load ex.sv(71) " "Verilog HDL or VHDL warning at ex.sv(71): object \"is_load\" assigned a value but never read" {  } { { "../rtl/ex.sv" "" { Text "/home/user/pipeline-riscv/rtl/ex.sv" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1638088228920 "|system|YJTop:top|YJTopWrapper:proc|top:top|ex:ex"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_store ex.sv(72) " "Verilog HDL or VHDL warning at ex.sv(72): object \"is_store\" assigned a value but never read" {  } { { "../rtl/ex.sv" "" { Text "/home/user/pipeline-riscv/rtl/ex.sv" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1638088228920 "|system|YJTop:top|YJTopWrapper:proc|top:top|ex:ex"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem YJTop:top\|YJTopWrapper:proc\|top:top\|mem:mem " "Elaborating entity \"mem\" for hierarchy \"YJTop:top\|YJTopWrapper:proc\|top:top\|mem:mem\"" {  } { { "../rtl/top.sv" "mem" { Text "/home/user/pipeline-riscv/rtl/top.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088228921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WBLeds YJTop:top\|WBLeds:leds " "Elaborating entity \"WBLeds\" for hierarchy \"YJTop:top\|WBLeds:leds\"" {  } { { "../gen_rtl/YJTop.v" "leds" { Text "/home/user/pipeline-riscv/gen_rtl/YJTop.v" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088228923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WBUartIhexWrapper YJTop:top\|WBUartIhexWrapper:ihexUart " "Elaborating entity \"WBUartIhexWrapper\" for hierarchy \"YJTop:top\|WBUartIhexWrapper:ihexUart\"" {  } { { "../gen_rtl/YJTop.v" "ihexUart" { Text "/home/user/pipeline-riscv/gen_rtl/YJTop.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088228926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WBUartWithIhex YJTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m " "Elaborating entity \"WBUartWithIhex\" for hierarchy \"YJTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\"" {  } { { "../gen_rtl/YJTop.v" "m" { Text "/home/user/pipeline-riscv/gen_rtl/YJTop.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088228931 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 wbuart_with_ihex.sv(71) " "Verilog HDL assignment warning at wbuart_with_ihex.sv(71): truncated value with size 32 to match size of target (1)" {  } { { "../gen_rtl/wbuart_with_ihex.sv" "" { Text "/home/user/pipeline-riscv/gen_rtl/wbuart_with_ihex.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638088228932 "|system|YJTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx YJTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|uart_rx:rx_part " "Elaborating entity \"uart_rx\" for hierarchy \"YJTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|uart_rx:rx_part\"" {  } { { "../gen_rtl/wbuart_with_ihex.sv" "rx_part" { Text "/home/user/pipeline-riscv/gen_rtl/wbuart_with_ihex.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088228933 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(41) " "Verilog HDL assignment warning at uart_rx.sv(41): truncated value with size 32 to match size of target (4)" {  } { { "../gen_rtl/uart_rx.sv" "" { Text "/home/user/pipeline-riscv/gen_rtl/uart_rx.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638088228933 "|system|YJTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|uart_rx:rx_part"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(57) " "Verilog HDL assignment warning at uart_rx.sv(57): truncated value with size 32 to match size of target (4)" {  } { { "../gen_rtl/uart_rx.sv" "" { Text "/home/user/pipeline-riscv/gen_rtl/uart_rx.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638088228933 "|system|YJTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|uart_rx:rx_part"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(65) " "Verilog HDL assignment warning at uart_rx.sv(65): truncated value with size 32 to match size of target (4)" {  } { { "../gen_rtl/uart_rx.sv" "" { Text "/home/user/pipeline-riscv/gen_rtl/uart_rx.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638088228933 "|system|YJTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|uart_rx:rx_part"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(74) " "Verilog HDL assignment warning at uart_rx.sv(74): truncated value with size 32 to match size of target (4)" {  } { { "../gen_rtl/uart_rx.sv" "" { Text "/home/user/pipeline-riscv/gen_rtl/uart_rx.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638088228933 "|system|YJTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|uart_rx:rx_part"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(76) " "Verilog HDL assignment warning at uart_rx.sv(76): truncated value with size 32 to match size of target (4)" {  } { { "../gen_rtl/uart_rx.sv" "" { Text "/home/user/pipeline-riscv/gen_rtl/uart_rx.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638088228933 "|system|YJTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|uart_rx:rx_part"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx YJTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|uart_tx:tx_part " "Elaborating entity \"uart_tx\" for hierarchy \"YJTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|uart_tx:tx_part\"" {  } { { "../gen_rtl/wbuart_with_ihex.sv" "tx_part" { Text "/home/user/pipeline-riscv/gen_rtl/wbuart_with_ihex.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088228934 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.sv(53) " "Verilog HDL assignment warning at uart_tx.sv(53): truncated value with size 32 to match size of target (4)" {  } { { "../gen_rtl/uart_tx.sv" "" { Text "/home/user/pipeline-riscv/gen_rtl/uart_tx.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638088228934 "|system|YJTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|uart_tx:tx_part"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.sv(61) " "Verilog HDL assignment warning at uart_tx.sv(61): truncated value with size 32 to match size of target (4)" {  } { { "../gen_rtl/uart_tx.sv" "" { Text "/home/user/pipeline-riscv/gen_rtl/uart_tx.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638088228934 "|system|YJTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|uart_tx:tx_part"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.sv(63) " "Verilog HDL assignment warning at uart_tx.sv(63): truncated value with size 32 to match size of target (4)" {  } { { "../gen_rtl/uart_tx.sv" "" { Text "/home/user/pipeline-riscv/gen_rtl/uart_tx.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638088228934 "|system|YJTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|uart_tx:tx_part"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone YJTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|wishbone:ihex_wb " "Elaborating entity \"wishbone\" for hierarchy \"YJTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|wishbone:ihex_wb\"" {  } { { "../gen_rtl/wbuart_with_ihex.sv" "ihex_wb" { Text "/home/user/pipeline-riscv/gen_rtl/wbuart_with_ihex.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088228935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_master_breakout YJTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|wb_master_breakout:dbg_bus_breakout " "Elaborating entity \"wb_master_breakout\" for hierarchy \"YJTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|wb_master_breakout:dbg_bus_breakout\"" {  } { { "../gen_rtl/wbuart_with_ihex.sv" "dbg_bus_breakout" { Text "/home/user/pipeline-riscv/gen_rtl/wbuart_with_ihex.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088228936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ihex YJTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|ihex:intel_hex_controller " "Elaborating entity \"ihex\" for hierarchy \"YJTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|ihex:intel_hex_controller\"" {  } { { "../gen_rtl/wbuart_with_ihex.sv" "intel_hex_controller" { Text "/home/user/pipeline-riscv/gen_rtl/wbuart_with_ihex.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088228937 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ihex.sv(76) " "Verilog HDL assignment warning at ihex.sv(76): truncated value with size 32 to match size of target (8)" {  } { { "../gen_rtl/ihex.sv" "" { Text "/home/user/pipeline-riscv/gen_rtl/ihex.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638088228966 "|system|YJTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|ihex:intel_hex_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ihex.sv(137) " "Verilog HDL assignment warning at ihex.sv(137): truncated value with size 32 to match size of target (8)" {  } { { "../gen_rtl/ihex.sv" "" { Text "/home/user/pipeline-riscv/gen_rtl/ihex.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638088228966 "|system|YJTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|ihex:intel_hex_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ihex.sv(212) " "Verilog HDL assignment warning at ihex.sv(212): truncated value with size 32 to match size of target (8)" {  } { { "../gen_rtl/ihex.sv" "" { Text "/home/user/pipeline-riscv/gen_rtl/ihex.sv" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638088228966 "|system|YJTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|ihex:intel_hex_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ihex.sv(243) " "Verilog HDL assignment warning at ihex.sv(243): truncated value with size 32 to match size of target (8)" {  } { { "../gen_rtl/ihex.sv" "" { Text "/home/user/pipeline-riscv/gen_rtl/ihex.sv" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638088228966 "|system|YJTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|ihex:intel_hex_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wbuart_with_buffer YJTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|wbuart_with_buffer:uart_ctrlr " "Elaborating entity \"wbuart_with_buffer\" for hierarchy \"YJTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|wbuart_with_buffer:uart_ctrlr\"" {  } { { "../gen_rtl/wbuart_with_ihex.sv" "uart_ctrlr" { Text "/home/user/pipeline-riscv/gen_rtl/wbuart_with_ihex.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088228968 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 wbuart_with_buffer.sv(43) " "Verilog HDL assignment warning at wbuart_with_buffer.sv(43): truncated value with size 32 to match size of target (9)" {  } { { "../gen_rtl/wbuart_with_buffer.sv" "" { Text "/home/user/pipeline-riscv/gen_rtl/wbuart_with_buffer.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638088228969 "|system|YJTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|wbuart_with_buffer:uart_ctrlr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 wbuart_with_buffer.sv(77) " "Verilog HDL assignment warning at wbuart_with_buffer.sv(77): truncated value with size 32 to match size of target (9)" {  } { { "../gen_rtl/wbuart_with_buffer.sv" "" { Text "/home/user/pipeline-riscv/gen_rtl/wbuart_with_buffer.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638088228969 "|system|YJTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|wbuart_with_buffer:uart_ctrlr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 wbuart_with_buffer.sv(103) " "Verilog HDL assignment warning at wbuart_with_buffer.sv(103): truncated value with size 32 to match size of target (9)" {  } { { "../gen_rtl/wbuart_with_buffer.sv" "" { Text "/home/user/pipeline-riscv/gen_rtl/wbuart_with_buffer.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638088228969 "|system|YJTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|wbuart_with_buffer:uart_ctrlr"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_wb_err wbuart_with_buffer.sv(29) " "Output port \"o_wb_err\" at wbuart_with_buffer.sv(29) has no driver" {  } { { "../gen_rtl/wbuart_with_buffer.sv" "" { Text "/home/user/pipeline-riscv/gen_rtl/wbuart_with_buffer.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1638088228969 "|system|YJTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|wbuart_with_buffer:uart_ctrlr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlockRam YJTop:top\|BlockRam:blockram " "Elaborating entity \"BlockRam\" for hierarchy \"YJTop:top\|BlockRam:blockram\"" {  } { { "../gen_rtl/YJTop.v" "blockram" { Text "/home/user/pipeline-riscv/gen_rtl/YJTop.v" 930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088228970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SinglePortRam YJTop:top\|BlockRam:blockram\|SinglePortRam:rams_0 " "Elaborating entity \"SinglePortRam\" for hierarchy \"YJTop:top\|BlockRam:blockram\|SinglePortRam:rams_0\"" {  } { { "../gen_rtl/YJTop.v" "rams_0" { Text "/home/user/pipeline-riscv/gen_rtl/YJTop.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088228974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WBArbiter YJTop:top\|WBArbiter:arbiter " "Elaborating entity \"WBArbiter\" for hierarchy \"YJTop:top\|WBArbiter:arbiter\"" {  } { { "../gen_rtl/YJTop.v" "arbiter" { Text "/home/user/pipeline-riscv/gen_rtl/YJTop.v" 972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088228976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WBInterconnect YJTop:top\|WBInterconnect:interconnect_ " "Elaborating entity \"WBInterconnect\" for hierarchy \"YJTop:top\|WBInterconnect:interconnect_\"" {  } { { "../gen_rtl/YJTop.v" "interconnect_" { Text "/home/user/pipeline-riscv/gen_rtl/YJTop.v" 1011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088228981 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "YJTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|wbuart_with_buffer:uart_ctrlr\|rx_buffer_rtl_0 " "Inferred RAM node \"YJTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|wbuart_with_buffer:uart_ctrlr\|rx_buffer_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1638088230847 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "YJTop:top\|BlockRam:blockram\|SinglePortRam:rams_3\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"YJTop:top\|BlockRam:blockram\|SinglePortRam:rams_3\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "YJTop:top\|BlockRam:blockram\|SinglePortRam:rams_2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"YJTop:top\|BlockRam:blockram\|SinglePortRam:rams_2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "YJTop:top\|BlockRam:blockram\|SinglePortRam:rams_1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"YJTop:top\|BlockRam:blockram\|SinglePortRam:rams_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "YJTop:top\|BlockRam:blockram\|SinglePortRam:rams_0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"YJTop:top\|BlockRam:blockram\|SinglePortRam:rams_0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "YJTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|wbuart_with_buffer:uart_ctrlr\|rx_buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"YJTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|wbuart_with_buffer:uart_ctrlr\|rx_buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1638088234034 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1638088234034 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1638088234034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "YJTop:top\|BlockRam:blockram\|SinglePortRam:rams_3\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"YJTop:top\|BlockRam:blockram\|SinglePortRam:rams_3\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638088234082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "YJTop:top\|BlockRam:blockram\|SinglePortRam:rams_3\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"YJTop:top\|BlockRam:blockram\|SinglePortRam:rams_3\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088234083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088234083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088234083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088234083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088234083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088234083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088234083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088234083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088234083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088234083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088234083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088234083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088234083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088234083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088234083 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638088234083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uug1 " "Found entity 1: altsyncram_uug1" {  } { { "db/altsyncram_uug1.tdf" "" { Text "/home/user/pipeline-riscv/fpga_project/db/altsyncram_uug1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638088234108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638088234108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "/home/user/pipeline-riscv/fpga_project/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638088234130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638088234130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "/home/user/pipeline-riscv/fpga_project/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638088234152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638088234152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "YJTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|wbuart_with_buffer:uart_ctrlr\|altsyncram:rx_buffer_rtl_0 " "Elaborated megafunction instantiation \"YJTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|wbuart_with_buffer:uart_ctrlr\|altsyncram:rx_buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638088234165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "YJTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|wbuart_with_buffer:uart_ctrlr\|altsyncram:rx_buffer_rtl_0 " "Instantiated megafunction \"YJTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|wbuart_with_buffer:uart_ctrlr\|altsyncram:rx_buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088234165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088234165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088234165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088234165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088234165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088234165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088234165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088234165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088234165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088234165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088234165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088234165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088234165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088234165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638088234165 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638088234165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gog1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gog1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gog1 " "Found entity 1: altsyncram_gog1" {  } { { "db/altsyncram_gog1.tdf" "" { Text "/home/user/pipeline-riscv/fpga_project/db/altsyncram_gog1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638088234189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638088234189 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "io_sdram_addr\[0\] GND " "Pin \"io_sdram_addr\[0\]\" is stuck at GND" {  } { { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638088236328 "|system|io_sdram_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_sdram_addr\[1\] GND " "Pin \"io_sdram_addr\[1\]\" is stuck at GND" {  } { { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638088236328 "|system|io_sdram_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_sdram_addr\[2\] GND " "Pin \"io_sdram_addr\[2\]\" is stuck at GND" {  } { { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638088236328 "|system|io_sdram_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_sdram_addr\[3\] GND " "Pin \"io_sdram_addr\[3\]\" is stuck at GND" {  } { { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638088236328 "|system|io_sdram_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_sdram_addr\[4\] GND " "Pin \"io_sdram_addr\[4\]\" is stuck at GND" {  } { { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638088236328 "|system|io_sdram_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_sdram_addr\[5\] GND " "Pin \"io_sdram_addr\[5\]\" is stuck at GND" {  } { { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638088236328 "|system|io_sdram_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_sdram_addr\[6\] GND " "Pin \"io_sdram_addr\[6\]\" is stuck at GND" {  } { { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638088236328 "|system|io_sdram_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_sdram_addr\[7\] GND " "Pin \"io_sdram_addr\[7\]\" is stuck at GND" {  } { { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638088236328 "|system|io_sdram_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_sdram_addr\[8\] GND " "Pin \"io_sdram_addr\[8\]\" is stuck at GND" {  } { { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638088236328 "|system|io_sdram_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_sdram_addr\[9\] GND " "Pin \"io_sdram_addr\[9\]\" is stuck at GND" {  } { { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638088236328 "|system|io_sdram_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_sdram_addr\[10\] GND " "Pin \"io_sdram_addr\[10\]\" is stuck at GND" {  } { { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638088236328 "|system|io_sdram_addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_sdram_addr\[11\] GND " "Pin \"io_sdram_addr\[11\]\" is stuck at GND" {  } { { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638088236328 "|system|io_sdram_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_sdram_bank\[0\] GND " "Pin \"io_sdram_bank\[0\]\" is stuck at GND" {  } { { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638088236328 "|system|io_sdram_bank[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_sdram_bank\[1\] GND " "Pin \"io_sdram_bank\[1\]\" is stuck at GND" {  } { { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638088236328 "|system|io_sdram_bank[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_sdram_dqm\[0\] GND " "Pin \"io_sdram_dqm\[0\]\" is stuck at GND" {  } { { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638088236328 "|system|io_sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_sdram_dqm\[1\] GND " "Pin \"io_sdram_dqm\[1\]\" is stuck at GND" {  } { { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638088236328 "|system|io_sdram_dqm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_sdram_clk GND " "Pin \"io_sdram_clk\" is stuck at GND" {  } { { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638088236328 "|system|io_sdram_clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_sdram_cke GND " "Pin \"io_sdram_cke\" is stuck at GND" {  } { { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638088236328 "|system|io_sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_sdram_cs_n GND " "Pin \"io_sdram_cs_n\" is stuck at GND" {  } { { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638088236328 "|system|io_sdram_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_sdram_ras_n GND " "Pin \"io_sdram_ras_n\" is stuck at GND" {  } { { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638088236328 "|system|io_sdram_ras_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_sdram_cas_n GND " "Pin \"io_sdram_cas_n\" is stuck at GND" {  } { { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638088236328 "|system|io_sdram_cas_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_sdram_we_n GND " "Pin \"io_sdram_we_n\" is stuck at GND" {  } { { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638088236328 "|system|io_sdram_we_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1638088236328 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1638088239782 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/user/pipeline-riscv/fpga_project/output_files/system.map.smsg " "Generated suppressed messages file /home/user/pipeline-riscv/fpga_project/output_files/system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1638088239897 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1638088240174 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638088240174 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9666 " "Implemented 9666 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1638088240537 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1638088240537 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1638088240537 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9535 " "Implemented 9535 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1638088240537 ""} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Implemented 72 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1638088240537 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1638088240537 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "747 " "Peak virtual memory: 747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1638088240554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 28 03:30:40 2021 " "Processing ended: Sun Nov 28 03:30:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1638088240554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1638088240554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1638088240554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1638088240554 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1638088241400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1638088241401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 28 03:30:41 2021 " "Processing started: Sun Nov 28 03:30:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1638088241401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1638088241401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off system -c system " "Command: quartus_fit --read_settings_files=off --write_settings_files=off system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1638088241401 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1638088241415 ""}
{ "Info" "0" "" "Project  = system" {  } {  } 0 0 "Project  = system" 0 0 "Fitter" 0 0 1638088241416 ""}
{ "Info" "0" "" "Revision = system" {  } {  } 0 0 "Revision = system" 0 0 "Fitter" 0 0 1638088241416 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1638088241707 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "system EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"system\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1638088241729 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638088241752 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638088241752 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1638088241906 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1638088241916 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1638088242232 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1638088242232 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1638088242232 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/pipeline-riscv/fpga_project/" { { 0 { 0 ""} 0 13856 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1638088242244 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/pipeline-riscv/fpga_project/" { { 0 { 0 ""} 0 13857 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1638088242244 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/pipeline-riscv/fpga_project/" { { 0 { 0 ""} 0 13858 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1638088242244 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1638088242244 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1638088242255 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "system.sdc " "Synopsys Design Constraints File file not found: 'system.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1638088242762 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1638088242762 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1638088242823 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1638088243127 ""}  } { { "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clock } } } { "/home/user/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 20 0 0 } } { "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/pipeline-riscv/fpga_project/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638088243127 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1638088243568 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638088243575 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638088243575 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638088243583 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638088243592 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1638088243599 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1638088243599 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1638088243605 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1638088243775 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1638088243783 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1638088243783 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638088243847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1638088244930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638088247402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1638088247434 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1638088258597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638088258598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1638088259182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "45 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "/home/user/pipeline-riscv/fpga_project/" { { 1 { 0 "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1638088263204 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1638088263204 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638088269148 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1638088269151 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1638088269151 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.04 " "Total time spent on timing analysis during the Fitter is 3.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1638088269293 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638088269304 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "55 " "Found 55 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_data\[0\] 0 " "Pin \"io_sdram_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_data\[1\] 0 " "Pin \"io_sdram_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_data\[2\] 0 " "Pin \"io_sdram_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_data\[3\] 0 " "Pin \"io_sdram_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_data\[4\] 0 " "Pin \"io_sdram_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_data\[5\] 0 " "Pin \"io_sdram_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_data\[6\] 0 " "Pin \"io_sdram_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_data\[7\] 0 " "Pin \"io_sdram_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_data\[8\] 0 " "Pin \"io_sdram_data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_data\[9\] 0 " "Pin \"io_sdram_data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_data\[10\] 0 " "Pin \"io_sdram_data\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_data\[11\] 0 " "Pin \"io_sdram_data\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_data\[12\] 0 " "Pin \"io_sdram_data\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_data\[13\] 0 " "Pin \"io_sdram_data\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_data\[14\] 0 " "Pin \"io_sdram_data\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_data\[15\] 0 " "Pin \"io_sdram_data\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_leds\[0\] 0 " "Pin \"io_leds\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_leds\[1\] 0 " "Pin \"io_leds\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_leds\[2\] 0 " "Pin \"io_leds\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_leds\[3\] 0 " "Pin \"io_leds\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_leds\[4\] 0 " "Pin \"io_leds\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_leds\[5\] 0 " "Pin \"io_leds\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_leds\[6\] 0 " "Pin \"io_leds\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_leds\[7\] 0 " "Pin \"io_leds\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_leds\[8\] 0 " "Pin \"io_leds\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_leds\[9\] 0 " "Pin \"io_leds\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_leds\[10\] 0 " "Pin \"io_leds\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_leds\[11\] 0 " "Pin \"io_leds\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_leds\[12\] 0 " "Pin \"io_leds\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_leds\[13\] 0 " "Pin \"io_leds\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_leds\[14\] 0 " "Pin \"io_leds\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_leds\[15\] 0 " "Pin \"io_leds\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_tx 0 " "Pin \"io_tx\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_addr\[0\] 0 " "Pin \"io_sdram_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_addr\[1\] 0 " "Pin \"io_sdram_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_addr\[2\] 0 " "Pin \"io_sdram_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_addr\[3\] 0 " "Pin \"io_sdram_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_addr\[4\] 0 " "Pin \"io_sdram_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_addr\[5\] 0 " "Pin \"io_sdram_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_addr\[6\] 0 " "Pin \"io_sdram_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_addr\[7\] 0 " "Pin \"io_sdram_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_addr\[8\] 0 " "Pin \"io_sdram_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_addr\[9\] 0 " "Pin \"io_sdram_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_addr\[10\] 0 " "Pin \"io_sdram_addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_addr\[11\] 0 " "Pin \"io_sdram_addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_bank\[0\] 0 " "Pin \"io_sdram_bank\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_bank\[1\] 0 " "Pin \"io_sdram_bank\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_dqm\[0\] 0 " "Pin \"io_sdram_dqm\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_dqm\[1\] 0 " "Pin \"io_sdram_dqm\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_clk 0 " "Pin \"io_sdram_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_cke 0 " "Pin \"io_sdram_cke\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_cs_n 0 " "Pin \"io_sdram_cs_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_ras_n 0 " "Pin \"io_sdram_ras_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_cas_n 0 " "Pin \"io_sdram_cas_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_sdram_we_n 0 " "Pin \"io_sdram_we_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1638088269408 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1638088269408 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638088270959 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638088271226 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638088272901 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638088273281 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1638088273363 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_sdram_data\[0\] a permanently disabled " "Pin io_sdram_data\[0\] has a permanently disabled output enable" {  } { { "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { io_sdram_data[0] } } } { "/home/user/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_sdram_data\[0\]" } } } } { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 27 0 0 } } { "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_sdram_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/pipeline-riscv/fpga_project/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1638088273426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_sdram_data\[1\] a permanently disabled " "Pin io_sdram_data\[1\] has a permanently disabled output enable" {  } { { "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { io_sdram_data[1] } } } { "/home/user/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_sdram_data\[1\]" } } } } { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 27 0 0 } } { "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_sdram_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/pipeline-riscv/fpga_project/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1638088273426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_sdram_data\[2\] a permanently disabled " "Pin io_sdram_data\[2\] has a permanently disabled output enable" {  } { { "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { io_sdram_data[2] } } } { "/home/user/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_sdram_data\[2\]" } } } } { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 27 0 0 } } { "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_sdram_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/pipeline-riscv/fpga_project/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1638088273426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_sdram_data\[3\] a permanently disabled " "Pin io_sdram_data\[3\] has a permanently disabled output enable" {  } { { "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { io_sdram_data[3] } } } { "/home/user/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_sdram_data\[3\]" } } } } { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 27 0 0 } } { "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_sdram_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/pipeline-riscv/fpga_project/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1638088273426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_sdram_data\[4\] a permanently disabled " "Pin io_sdram_data\[4\] has a permanently disabled output enable" {  } { { "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { io_sdram_data[4] } } } { "/home/user/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_sdram_data\[4\]" } } } } { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 27 0 0 } } { "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_sdram_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/pipeline-riscv/fpga_project/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1638088273426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_sdram_data\[5\] a permanently disabled " "Pin io_sdram_data\[5\] has a permanently disabled output enable" {  } { { "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { io_sdram_data[5] } } } { "/home/user/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_sdram_data\[5\]" } } } } { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 27 0 0 } } { "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_sdram_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/pipeline-riscv/fpga_project/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1638088273426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_sdram_data\[6\] a permanently disabled " "Pin io_sdram_data\[6\] has a permanently disabled output enable" {  } { { "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { io_sdram_data[6] } } } { "/home/user/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_sdram_data\[6\]" } } } } { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 27 0 0 } } { "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_sdram_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/pipeline-riscv/fpga_project/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1638088273426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_sdram_data\[7\] a permanently disabled " "Pin io_sdram_data\[7\] has a permanently disabled output enable" {  } { { "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { io_sdram_data[7] } } } { "/home/user/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_sdram_data\[7\]" } } } } { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 27 0 0 } } { "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_sdram_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/pipeline-riscv/fpga_project/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1638088273426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_sdram_data\[8\] a permanently disabled " "Pin io_sdram_data\[8\] has a permanently disabled output enable" {  } { { "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { io_sdram_data[8] } } } { "/home/user/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_sdram_data\[8\]" } } } } { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 27 0 0 } } { "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_sdram_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/pipeline-riscv/fpga_project/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1638088273426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_sdram_data\[9\] a permanently disabled " "Pin io_sdram_data\[9\] has a permanently disabled output enable" {  } { { "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { io_sdram_data[9] } } } { "/home/user/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_sdram_data\[9\]" } } } } { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 27 0 0 } } { "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_sdram_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/pipeline-riscv/fpga_project/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1638088273426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_sdram_data\[10\] a permanently disabled " "Pin io_sdram_data\[10\] has a permanently disabled output enable" {  } { { "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { io_sdram_data[10] } } } { "/home/user/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_sdram_data\[10\]" } } } } { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 27 0 0 } } { "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_sdram_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/pipeline-riscv/fpga_project/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1638088273426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_sdram_data\[11\] a permanently disabled " "Pin io_sdram_data\[11\] has a permanently disabled output enable" {  } { { "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { io_sdram_data[11] } } } { "/home/user/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_sdram_data\[11\]" } } } } { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 27 0 0 } } { "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_sdram_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/pipeline-riscv/fpga_project/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1638088273426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_sdram_data\[12\] a permanently disabled " "Pin io_sdram_data\[12\] has a permanently disabled output enable" {  } { { "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { io_sdram_data[12] } } } { "/home/user/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_sdram_data\[12\]" } } } } { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 27 0 0 } } { "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_sdram_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/pipeline-riscv/fpga_project/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1638088273426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_sdram_data\[13\] a permanently disabled " "Pin io_sdram_data\[13\] has a permanently disabled output enable" {  } { { "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { io_sdram_data[13] } } } { "/home/user/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_sdram_data\[13\]" } } } } { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 27 0 0 } } { "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_sdram_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/pipeline-riscv/fpga_project/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1638088273426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_sdram_data\[14\] a permanently disabled " "Pin io_sdram_data\[14\] has a permanently disabled output enable" {  } { { "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { io_sdram_data[14] } } } { "/home/user/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_sdram_data\[14\]" } } } } { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 27 0 0 } } { "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_sdram_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/pipeline-riscv/fpga_project/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1638088273426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_sdram_data\[15\] a permanently disabled " "Pin io_sdram_data\[15\] has a permanently disabled output enable" {  } { { "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { io_sdram_data[15] } } } { "/home/user/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_sdram_data\[15\]" } } } } { "../rtl/system.sv" "" { Text "/home/user/pipeline-riscv/rtl/system.sv" 27 0 0 } } { "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_sdram_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/pipeline-riscv/fpga_project/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1638088273426 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1638088273426 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/user/pipeline-riscv/fpga_project/output_files/system.fit.smsg " "Generated suppressed messages file /home/user/pipeline-riscv/fpga_project/output_files/system.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1638088273825 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "802 " "Peak virtual memory: 802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1638088274719 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 28 03:31:14 2021 " "Processing ended: Sun Nov 28 03:31:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1638088274719 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1638088274719 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1638088274719 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1638088274719 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1638088275563 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1638088275563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 28 03:31:15 2021 " "Processing started: Sun Nov 28 03:31:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1638088275563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1638088275563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off system -c system " "Command: quartus_asm --read_settings_files=off --write_settings_files=off system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1638088275564 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1638088276580 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1638088276616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "572 " "Peak virtual memory: 572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1638088276829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 28 03:31:16 2021 " "Processing ended: Sun Nov 28 03:31:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1638088276829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1638088276829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1638088276829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1638088276829 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1638088276927 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1638088277555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1638088277555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 28 03:31:17 2021 " "Processing started: Sun Nov 28 03:31:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1638088277555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1638088277555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta system -c system " "Command: quartus_sta system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1638088277555 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1638088277570 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1638088277717 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1638088277742 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1638088277742 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "system.sdc " "Synopsys Design Constraints File file not found: 'system.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1638088278086 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1638088278086 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1638088278109 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1638088278109 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1638088278140 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1638088278144 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1638088278200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.919 " "Worst-case setup slack is -8.919" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638088278201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638088278201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.919    -31023.125 clock  " "   -8.919    -31023.125 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638088278201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1638088278201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638088278215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638088278215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clock  " "    0.391         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638088278215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1638088278215 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1638088278215 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1638088278216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638088278218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638088278218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -9754.182 clock  " "   -1.627     -9754.182 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638088278218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1638088278218 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1638088278388 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1638088278388 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1638088278550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.643 " "Worst-case setup slack is -3.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638088278551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638088278551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.643    -11340.352 clock  " "   -3.643    -11340.352 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638088278551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1638088278551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638088278565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638088278565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock  " "    0.215         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638088278565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1638088278565 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1638088278566 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1638088278567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638088278570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638088278570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -9754.182 clock  " "   -1.627     -9754.182 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1638088278570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1638088278570 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1638088278703 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1638088278715 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1638088278715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "598 " "Peak virtual memory: 598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1638088278807 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 28 03:31:18 2021 " "Processing ended: Sun Nov 28 03:31:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1638088278807 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1638088278807 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1638088278807 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1638088278807 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 62 s " "Quartus II Full Compilation was successful. 0 errors, 62 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1638088278921 ""}
