
*** Running vivado
    with args -log Bidirectional_Transmitter_positioning_clk_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Bidirectional_Transmitter_positioning_clk_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Bidirectional_Transmitter_positioning_clk_0_0.tcl -notrace
Command: synth_design -top Bidirectional_Transmitter_positioning_clk_0_0 -part xc7z007sclg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3776 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 466.762 ; gain = 103.367
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Bidirectional_Transmitter_positioning_clk_0_0' [c:/Xilinx/projects/Bidirectional_Transmitter/Bidirectional_Transmitter.srcs/sources_1/bd/Bidirectional_Transmitter/ip/Bidirectional_Transmitter_positioning_clk_0_0/synth/Bidirectional_Transmitter_positioning_clk_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'positioning_clk' [C:/Xilinx/projects/Bidirectional_Transmitter/Bidirectional_Transmitter.srcs/sources_1/new/positioning_clk.v:1]
INFO: [Synth 8-6155] done synthesizing module 'positioning_clk' (1#1) [C:/Xilinx/projects/Bidirectional_Transmitter/Bidirectional_Transmitter.srcs/sources_1/new/positioning_clk.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Bidirectional_Transmitter_positioning_clk_0_0' (2#1) [c:/Xilinx/projects/Bidirectional_Transmitter/Bidirectional_Transmitter.srcs/sources_1/bd/Bidirectional_Transmitter/ip/Bidirectional_Transmitter_positioning_clk_0_0/synth/Bidirectional_Transmitter_positioning_clk_0_0.v:58]
WARNING: [Synth 8-3331] design positioning_clk has unconnected port analog_reading[15]
WARNING: [Synth 8-3331] design positioning_clk has unconnected port analog_reading[14]
WARNING: [Synth 8-3331] design positioning_clk has unconnected port analog_reading[13]
WARNING: [Synth 8-3331] design positioning_clk has unconnected port analog_reading[12]
WARNING: [Synth 8-3331] design positioning_clk has unconnected port analog_reading[11]
WARNING: [Synth 8-3331] design positioning_clk has unconnected port analog_reading[10]
WARNING: [Synth 8-3331] design positioning_clk has unconnected port analog_reading[9]
WARNING: [Synth 8-3331] design positioning_clk has unconnected port analog_reading[8]
WARNING: [Synth 8-3331] design positioning_clk has unconnected port analog_reading[7]
WARNING: [Synth 8-3331] design positioning_clk has unconnected port analog_reading[6]
WARNING: [Synth 8-3331] design positioning_clk has unconnected port analog_reading[5]
WARNING: [Synth 8-3331] design positioning_clk has unconnected port analog_reading[4]
WARNING: [Synth 8-3331] design positioning_clk has unconnected port analog_reading[3]
WARNING: [Synth 8-3331] design positioning_clk has unconnected port analog_reading[2]
WARNING: [Synth 8-3331] design positioning_clk has unconnected port analog_reading[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 521.070 ; gain = 157.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 521.070 ; gain = 157.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 521.070 ; gain = 157.676
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 763.141 ; gain = 1.496
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 763.141 ; gain = 399.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 763.141 ; gain = 399.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 763.141 ; gain = 399.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 763.141 ; gain = 399.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module positioning_clk 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Bidirectional_Transmitter_positioning_clk_0_0 has unconnected port analog_reading[15]
WARNING: [Synth 8-3331] design Bidirectional_Transmitter_positioning_clk_0_0 has unconnected port analog_reading[14]
WARNING: [Synth 8-3331] design Bidirectional_Transmitter_positioning_clk_0_0 has unconnected port analog_reading[13]
WARNING: [Synth 8-3331] design Bidirectional_Transmitter_positioning_clk_0_0 has unconnected port analog_reading[12]
WARNING: [Synth 8-3331] design Bidirectional_Transmitter_positioning_clk_0_0 has unconnected port analog_reading[11]
WARNING: [Synth 8-3331] design Bidirectional_Transmitter_positioning_clk_0_0 has unconnected port analog_reading[10]
WARNING: [Synth 8-3331] design Bidirectional_Transmitter_positioning_clk_0_0 has unconnected port analog_reading[9]
WARNING: [Synth 8-3331] design Bidirectional_Transmitter_positioning_clk_0_0 has unconnected port analog_reading[8]
WARNING: [Synth 8-3331] design Bidirectional_Transmitter_positioning_clk_0_0 has unconnected port analog_reading[7]
WARNING: [Synth 8-3331] design Bidirectional_Transmitter_positioning_clk_0_0 has unconnected port analog_reading[6]
WARNING: [Synth 8-3331] design Bidirectional_Transmitter_positioning_clk_0_0 has unconnected port analog_reading[5]
WARNING: [Synth 8-3331] design Bidirectional_Transmitter_positioning_clk_0_0 has unconnected port analog_reading[4]
WARNING: [Synth 8-3331] design Bidirectional_Transmitter_positioning_clk_0_0 has unconnected port analog_reading[3]
WARNING: [Synth 8-3331] design Bidirectional_Transmitter_positioning_clk_0_0 has unconnected port analog_reading[2]
WARNING: [Synth 8-3331] design Bidirectional_Transmitter_positioning_clk_0_0 has unconnected port analog_reading[1]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 763.141 ; gain = 399.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 834.891 ; gain = 471.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 834.891 ; gain = 471.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 844.965 ; gain = 481.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 844.965 ; gain = 481.570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 844.965 ; gain = 481.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 844.965 ; gain = 481.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 844.965 ; gain = 481.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 844.965 ; gain = 481.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 844.965 ; gain = 481.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |FDRE |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |     2|
|2     |  inst   |positioning_clk |     2|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 844.965 ; gain = 481.570
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 844.965 ; gain = 239.500
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 844.965 ; gain = 481.570
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 859.703 ; gain = 509.105
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/projects/Bidirectional_Transmitter/Bidirectional_Transmitter.runs/Bidirectional_Transmitter_positioning_clk_0_0_synth_1/Bidirectional_Transmitter_positioning_clk_0_0.dcp' has been generated.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/projects/Bidirectional_Transmitter/Bidirectional_Transmitter.runs/Bidirectional_Transmitter_positioning_clk_0_0_synth_1/Bidirectional_Transmitter_positioning_clk_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Bidirectional_Transmitter_positioning_clk_0_0_utilization_synth.rpt -pb Bidirectional_Transmitter_positioning_clk_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 859.703 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb  9 11:23:36 2023...
