/******************************************************************************
 * COPYRIGHT CRAY INC. ar_nl_cclk_defs.h
 * FILE: ar_nl_cclk_defs.h
 * Created by v2h.c on Wed Oct  8 14:38:59 2014
 ******************************************************************************/

#ifndef _AR_NL_CCLK_DEFS_H_
#define _AR_NL_CCLK_DEFS_H_

#define AR_NL_CCLK_N_MMRS                                         	37
#define AR_NL_CCLK_N_DESCS                                        	0

/*
 *  AR NL_CCLK MMR TABLE ADDRESS DEFINES
 */

/*
 *  AR NL_CCLK MMR ADDRESS DEFINES
 */
#define AR_NL_CCLK_DBG_LM_CTL                                       	(AR_NL_CCLK_BASE+0x0000000000ull)
#define AR_NL_CCLK_DBG_LM_CTL_SIZE                                  	0x0000000008ull
#define AR_NL_CCLK_DBG_LM_CTL_LIMIT                                 	AR_NL_CCLK_DBG_LM_CTL+AR_NL_CCLK_DBG_LM_CTL_SIZE-1
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK              	(AR_NL_CCLK_BASE+0x0000000000ull)
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_SIZE         	0x0000000018ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LIMIT        	AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK+AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_SIZE-1
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK             	(AR_NL_CCLK_BASE+0x0000000000ull)
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_SIZE        	0x0000000010ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_LIMIT       	AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK+AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_SIZE-1
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK              	(AR_NL_CCLK_BASE+0x0000000000ull)
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_SIZE         	0x0000000008ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_LIMIT        	AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK+AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_SIZE-1
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK                 	(AR_NL_CCLK_BASE+0x0000000000ull)
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_SIZE            	0x0000000018ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LIMIT           	AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK+AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_SIZE-1
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK                	(AR_NL_CCLK_BASE+0x0000000000ull)
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_SIZE           	0x0000000010ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_LIMIT          	AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK+AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_SIZE-1
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK                 	(AR_NL_CCLK_BASE+0x0000000000ull)
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_SIZE            	0x0000000008ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_LIMIT           	AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK+AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_SIZE-1
#define AR_NL_CCLK_DBG_LM_PTRS                                      	(AR_NL_CCLK_BASE+0x0000000008ull)
#define AR_NL_CCLK_DBG_LM_PTRS_SIZE                                 	0x0000000008ull
#define AR_NL_CCLK_DBG_LM_PTRS_LIMIT                                	AR_NL_CCLK_DBG_LM_PTRS+AR_NL_CCLK_DBG_LM_PTRS_SIZE-1
#define AR_NL_CCLK_DBG_LM_READ_LO                                   	(AR_NL_CCLK_BASE+0x0000000010ull)
#define AR_NL_CCLK_DBG_LM_READ_LO_SIZE                              	0x0000000008ull
#define AR_NL_CCLK_DBG_LM_READ_LO_LIMIT                             	AR_NL_CCLK_DBG_LM_READ_LO+AR_NL_CCLK_DBG_LM_READ_LO_SIZE-1
#define AR_NL_CCLK_DBG_LM_READ_MID                                  	(AR_NL_CCLK_BASE+0x0000000018ull)
#define AR_NL_CCLK_DBG_LM_READ_MID_SIZE                             	0x0000000008ull
#define AR_NL_CCLK_DBG_LM_READ_MID_LIMIT                            	AR_NL_CCLK_DBG_LM_READ_MID+AR_NL_CCLK_DBG_LM_READ_MID_SIZE-1
#define AR_NL_CCLK_DBG_LM_READ_HI                                   	(AR_NL_CCLK_BASE+0x0000000020ull)
#define AR_NL_CCLK_DBG_LM_READ_HI_SIZE                              	0x0000000008ull
#define AR_NL_CCLK_DBG_LM_READ_HI_LIMIT                             	AR_NL_CCLK_DBG_LM_READ_HI+AR_NL_CCLK_DBG_LM_READ_HI_SIZE-1
#define AR_NL_CCLK_DBG_LM_SNAP_SEL                                  	(AR_NL_CCLK_BASE+0x0000000030ull)
#define AR_NL_CCLK_DBG_LM_SNAP_SEL_SIZE                             	0x0000000008ull
#define AR_NL_CCLK_DBG_LM_SNAP_SEL_LIMIT                            	AR_NL_CCLK_DBG_LM_SNAP_SEL+AR_NL_CCLK_DBG_LM_SNAP_SEL_SIZE-1
#define AR_NL_CCLK_DBG_LM_SNAP_DLO                                  	(AR_NL_CCLK_BASE+0x0000000038ull)
#define AR_NL_CCLK_DBG_LM_SNAP_DLO_SIZE                             	0x0000000008ull
#define AR_NL_CCLK_DBG_LM_SNAP_DLO_LIMIT                            	AR_NL_CCLK_DBG_LM_SNAP_DLO+AR_NL_CCLK_DBG_LM_SNAP_DLO_SIZE-1
#define AR_NL_CCLK_DBG_LM_SNAP_DMID                                 	(AR_NL_CCLK_BASE+0x0000000040ull)
#define AR_NL_CCLK_DBG_LM_SNAP_DMID_SIZE                            	0x0000000008ull
#define AR_NL_CCLK_DBG_LM_SNAP_DMID_LIMIT                           	AR_NL_CCLK_DBG_LM_SNAP_DMID+AR_NL_CCLK_DBG_LM_SNAP_DMID_SIZE-1
#define AR_NL_CCLK_DBG_LM_SNAP_DHI                                  	(AR_NL_CCLK_BASE+0x0000000048ull)
#define AR_NL_CCLK_DBG_LM_SNAP_DHI_SIZE                             	0x0000000008ull
#define AR_NL_CCLK_DBG_LM_SNAP_DHI_LIMIT                            	AR_NL_CCLK_DBG_LM_SNAP_DHI+AR_NL_CCLK_DBG_LM_SNAP_DHI_SIZE-1
#define AR_NL_CCLK_DBG_LM_REM_TRIG                                  	(AR_NL_CCLK_BASE+0x0000000050ull)
#define AR_NL_CCLK_DBG_LM_REM_TRIG_SIZE                             	0x0000000008ull
#define AR_NL_CCLK_DBG_LM_REM_TRIG_LIMIT                            	AR_NL_CCLK_DBG_LM_REM_TRIG+AR_NL_CCLK_DBG_LM_REM_TRIG_SIZE-1
#define AR_NL_CCLK_DBG_LM_TRIG_STS                                  	(AR_NL_CCLK_BASE+0x0000000058ull)
#define AR_NL_CCLK_DBG_LM_TRIG_STS_SIZE                             	0x0000000008ull
#define AR_NL_CCLK_DBG_LM_TRIG_STS_LIMIT                            	AR_NL_CCLK_DBG_LM_TRIG_STS+AR_NL_CCLK_DBG_LM_TRIG_STS_SIZE-1
#define AR_NL_CCLK_DBG_ERRINJ_LM                                    	(AR_NL_CCLK_BASE+0x0000000060ull)
#define AR_NL_CCLK_DBG_ERRINJ_LM_SIZE                               	0x0000000008ull
#define AR_NL_CCLK_DBG_ERRINJ_LM_LIMIT                              	AR_NL_CCLK_DBG_ERRINJ_LM+AR_NL_CCLK_DBG_ERRINJ_LM_SIZE-1
#define AR_NL_CCLK_ERR_INFO_LM_PERR                                 	(AR_NL_CCLK_BASE+0x0000000068ull)
#define AR_NL_CCLK_ERR_INFO_LM_PERR_SIZE                            	0x0000000008ull
#define AR_NL_CCLK_ERR_INFO_LM_PERR_LIMIT                           	AR_NL_CCLK_ERR_INFO_LM_PERR+AR_NL_CCLK_ERR_INFO_LM_PERR_SIZE-1
#define AR_NL_CCLK_ERR_INFO_LM_PERR_CNT                             	(AR_NL_CCLK_BASE+0x0000000070ull)
#define AR_NL_CCLK_ERR_INFO_LM_PERR_CNT_SIZE                        	0x0000000008ull
#define AR_NL_CCLK_ERR_INFO_LM_PERR_CNT_LIMIT                       	AR_NL_CCLK_ERR_INFO_LM_PERR_CNT+AR_NL_CCLK_ERR_INFO_LM_PERR_CNT_SIZE-1
#define AR_NL_CCLK_DBG_LM_CAP_SEL                                   	(AR_NL_CCLK_BASE+0x0000000078ull)
#define AR_NL_CCLK_DBG_LM_CAP_SEL_SIZE                              	0x0000000008ull
#define AR_NL_CCLK_DBG_LM_CAP_SEL_LIMIT                             	AR_NL_CCLK_DBG_LM_CAP_SEL+AR_NL_CCLK_DBG_LM_CAP_SEL_SIZE-1
#define AR_NL_CCLK_DBG_LM_T0_CMP_LO                                 	(AR_NL_CCLK_BASE+0x0000000080ull)
#define AR_NL_CCLK_DBG_LM_T0_CMP_LO_SIZE                            	0x0000000008ull
#define AR_NL_CCLK_DBG_LM_T0_CMP_LO_LIMIT                           	AR_NL_CCLK_DBG_LM_T0_CMP_LO+AR_NL_CCLK_DBG_LM_T0_CMP_LO_SIZE-1
#define AR_NL_CCLK_DBG_LM_T0_CMP_MID                                	(AR_NL_CCLK_BASE+0x0000000088ull)
#define AR_NL_CCLK_DBG_LM_T0_CMP_MID_SIZE                           	0x0000000008ull
#define AR_NL_CCLK_DBG_LM_T0_CMP_MID_LIMIT                          	AR_NL_CCLK_DBG_LM_T0_CMP_MID+AR_NL_CCLK_DBG_LM_T0_CMP_MID_SIZE-1
#define AR_NL_CCLK_DBG_LM_T0_CMP_HI                                 	(AR_NL_CCLK_BASE+0x0000000090ull)
#define AR_NL_CCLK_DBG_LM_T0_CMP_HI_SIZE                            	0x0000000008ull
#define AR_NL_CCLK_DBG_LM_T0_CMP_HI_LIMIT                           	AR_NL_CCLK_DBG_LM_T0_CMP_HI+AR_NL_CCLK_DBG_LM_T0_CMP_HI_SIZE-1
#define AR_NL_CCLK_DBG_LM_T0_MODE                                   	(AR_NL_CCLK_BASE+0x0000000098ull)
#define AR_NL_CCLK_DBG_LM_T0_MODE_SIZE                              	0x0000000008ull
#define AR_NL_CCLK_DBG_LM_T0_MODE_LIMIT                             	AR_NL_CCLK_DBG_LM_T0_MODE+AR_NL_CCLK_DBG_LM_T0_MODE_SIZE-1
#define AR_NL_CCLK_DBG_LM_T0_MASK_LO                                	(AR_NL_CCLK_BASE+0x00000000a0ull)
#define AR_NL_CCLK_DBG_LM_T0_MASK_LO_SIZE                           	0x0000000008ull
#define AR_NL_CCLK_DBG_LM_T0_MASK_LO_LIMIT                          	AR_NL_CCLK_DBG_LM_T0_MASK_LO+AR_NL_CCLK_DBG_LM_T0_MASK_LO_SIZE-1
#define AR_NL_CCLK_DBG_LM_T0_MASK_MID                               	(AR_NL_CCLK_BASE+0x00000000a8ull)
#define AR_NL_CCLK_DBG_LM_T0_MASK_MID_SIZE                          	0x0000000008ull
#define AR_NL_CCLK_DBG_LM_T0_MASK_MID_LIMIT                         	AR_NL_CCLK_DBG_LM_T0_MASK_MID+AR_NL_CCLK_DBG_LM_T0_MASK_MID_SIZE-1
#define AR_NL_CCLK_DBG_LM_T0_MASK_HI                                	(AR_NL_CCLK_BASE+0x00000000b0ull)
#define AR_NL_CCLK_DBG_LM_T0_MASK_HI_SIZE                           	0x0000000008ull
#define AR_NL_CCLK_DBG_LM_T0_MASK_HI_LIMIT                          	AR_NL_CCLK_DBG_LM_T0_MASK_HI+AR_NL_CCLK_DBG_LM_T0_MASK_HI_SIZE-1
#define AR_NL_CCLK_DBG_LM_TRIG_SEL                                  	(AR_NL_CCLK_BASE+0x00000000b8ull)
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_SIZE                             	0x0000000008ull
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_LIMIT                            	AR_NL_CCLK_DBG_LM_TRIG_SEL+AR_NL_CCLK_DBG_LM_TRIG_SEL_SIZE-1
#define AR_NL_CCLK_DBG_LM_T1_CMP_LO                                 	(AR_NL_CCLK_BASE+0x00000000c0ull)
#define AR_NL_CCLK_DBG_LM_T1_CMP_LO_SIZE                            	0x0000000008ull
#define AR_NL_CCLK_DBG_LM_T1_CMP_LO_LIMIT                           	AR_NL_CCLK_DBG_LM_T1_CMP_LO+AR_NL_CCLK_DBG_LM_T1_CMP_LO_SIZE-1
#define AR_NL_CCLK_DBG_LM_T1_CMP_MID                                	(AR_NL_CCLK_BASE+0x00000000c8ull)
#define AR_NL_CCLK_DBG_LM_T1_CMP_MID_SIZE                           	0x0000000008ull
#define AR_NL_CCLK_DBG_LM_T1_CMP_MID_LIMIT                          	AR_NL_CCLK_DBG_LM_T1_CMP_MID+AR_NL_CCLK_DBG_LM_T1_CMP_MID_SIZE-1
#define AR_NL_CCLK_DBG_LM_T1_CMP_HI                                 	(AR_NL_CCLK_BASE+0x00000000d0ull)
#define AR_NL_CCLK_DBG_LM_T1_CMP_HI_SIZE                            	0x0000000008ull
#define AR_NL_CCLK_DBG_LM_T1_CMP_HI_LIMIT                           	AR_NL_CCLK_DBG_LM_T1_CMP_HI+AR_NL_CCLK_DBG_LM_T1_CMP_HI_SIZE-1
#define AR_NL_CCLK_DBG_LM_T1_MODE                                   	(AR_NL_CCLK_BASE+0x00000000d8ull)
#define AR_NL_CCLK_DBG_LM_T1_MODE_SIZE                              	0x0000000008ull
#define AR_NL_CCLK_DBG_LM_T1_MODE_LIMIT                             	AR_NL_CCLK_DBG_LM_T1_MODE+AR_NL_CCLK_DBG_LM_T1_MODE_SIZE-1
#define AR_NL_CCLK_DBG_LM_T1_MASK_LO                                	(AR_NL_CCLK_BASE+0x00000000e0ull)
#define AR_NL_CCLK_DBG_LM_T1_MASK_LO_SIZE                           	0x0000000008ull
#define AR_NL_CCLK_DBG_LM_T1_MASK_LO_LIMIT                          	AR_NL_CCLK_DBG_LM_T1_MASK_LO+AR_NL_CCLK_DBG_LM_T1_MASK_LO_SIZE-1
#define AR_NL_CCLK_DBG_LM_T1_MASK_MID                               	(AR_NL_CCLK_BASE+0x00000000e8ull)
#define AR_NL_CCLK_DBG_LM_T1_MASK_MID_SIZE                          	0x0000000008ull
#define AR_NL_CCLK_DBG_LM_T1_MASK_MID_LIMIT                         	AR_NL_CCLK_DBG_LM_T1_MASK_MID+AR_NL_CCLK_DBG_LM_T1_MASK_MID_SIZE-1
#define AR_NL_CCLK_DBG_LM_T1_MASK_HI                                	(AR_NL_CCLK_BASE+0x00000000f0ull)
#define AR_NL_CCLK_DBG_LM_T1_MASK_HI_SIZE                           	0x0000000008ull
#define AR_NL_CCLK_DBG_LM_T1_MASK_HI_LIMIT                          	AR_NL_CCLK_DBG_LM_T1_MASK_HI+AR_NL_CCLK_DBG_LM_T1_MASK_HI_SIZE-1
#define AR_NL_CCLK_DBG_LM_MUX_SEL                                   	(AR_NL_CCLK_BASE+0x00000000f8ull)
#define AR_NL_CCLK_DBG_LM_MUX_SEL_SIZE                              	0x0000000008ull
#define AR_NL_CCLK_DBG_LM_MUX_SEL_LIMIT                             	AR_NL_CCLK_DBG_LM_MUX_SEL+AR_NL_CCLK_DBG_LM_MUX_SEL_SIZE-1

/*
 *  AR_NL_CCLK_DBG_LM_CTL DEFINES
 */
#define AR_NL_CCLK_DBG_LM_CTL_LM_RST_MASK                                    	0x8000000000000000ull
#define AR_NL_CCLK_DBG_LM_CTL_LM_TRIG_STATE_MASK                             	0x003f000000000000ull
#define AR_NL_CCLK_DBG_LM_CTL_LM_CTL_T0_CNT_MASK                             	0x000003ff00000000ull
#define AR_NL_CCLK_DBG_LM_CTL_LM_CTL_T1_CNT_MASK                             	0x0000000003ff0000ull
#define AR_NL_CCLK_DBG_LM_CTL_LM_TRIG_EN_MASK                                	0x0000000000000ff0ull
#define AR_NL_CCLK_DBG_LM_CTL_LM_CTL_MODE_MASK                               	0x000000000000000full
#define AR_NL_CCLK_DBG_LM_CTL_LM_RST_BP                                      	63
#define AR_NL_CCLK_DBG_LM_CTL_LM_TRIG_STATE_BP                               	48
#define AR_NL_CCLK_DBG_LM_CTL_LM_CTL_T0_CNT_BP                               	32
#define AR_NL_CCLK_DBG_LM_CTL_LM_CTL_T1_CNT_BP                               	16
#define AR_NL_CCLK_DBG_LM_CTL_LM_TRIG_EN_BP                                  	4
#define AR_NL_CCLK_DBG_LM_CTL_LM_CTL_MODE_BP                                 	0
#define AR_NL_CCLK_DBG_LM_CTL_LM_RST_QW                                      	0
#define AR_NL_CCLK_DBG_LM_CTL_LM_TRIG_STATE_QW                               	0
#define AR_NL_CCLK_DBG_LM_CTL_LM_CTL_T0_CNT_QW                               	0
#define AR_NL_CCLK_DBG_LM_CTL_LM_CTL_T1_CNT_QW                               	0
#define AR_NL_CCLK_DBG_LM_CTL_LM_TRIG_EN_QW                                  	0
#define AR_NL_CCLK_DBG_LM_CTL_LM_CTL_MODE_QW                                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK DEFINES
 */
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_NIC_FULL_MASK         	0x8000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_HALT_REQ_MASK         	0x4000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_NIC_CREDITS_11_0_MASK 	0x3ffc000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_EN_LB_SB_3_0_MASK   	0x0003c00000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_EN_NIC_SB_3_0_MASK  	0x00003c0000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_ENABLE_3_0_MASK     	0x000003c000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_KILL_PKT_1_MASK       	0x0000002000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_KILL_PKT_0_MASK       	0x0000001000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_3_0_MASK        	0x0000000f00000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_NIC_SB_3_0_MASK       	0x00000000f0000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_DATA_MASK           	0x0000000008000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_HEAD_MASK           	0x0000000004000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_FLIT_CNTR_6_0_MASK  	0x0000000003f00000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_MASK	0x0000000000080000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_MASK	0x0000000000040000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_MASK	0x0000000000020000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_MASK	0x0000000000010000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_PARITY_3_MASK         	0x0000000000008000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_RC_1_MASK             	0x0000000000004000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LSTATUS_5_0_MASK      	0x0000000000003f00ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_MASK               	0x0000000000000080ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_PORTID_2_0_MASK       	0x0000000000000070ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_TGTID_1_0_MASK        	0x000000000000000cull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_UNUSED_129_125_MASK   	0x0000000000000003ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_NIC_FULL_BP           	63
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_HALT_REQ_BP           	62
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_NIC_CREDITS_11_0_BP   	50
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_EN_LB_SB_3_0_BP     	46
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_EN_NIC_SB_3_0_BP    	42
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_ENABLE_3_0_BP       	38
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_KILL_PKT_1_BP         	37
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_KILL_PKT_0_BP         	36
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_3_0_BP          	32
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_NIC_SB_3_0_BP         	28
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_DATA_BP             	27
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_HEAD_BP             	26
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_FLIT_CNTR_6_0_BP    	20
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_BP	19
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_BP	18
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_BP	17
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_BP	16
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_PARITY_3_BP           	15
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_RC_1_BP               	14
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LSTATUS_5_0_BP        	8
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_BP                 	7
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_PORTID_2_0_BP         	4
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_TGTID_1_0_BP          	2
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_UNUSED_129_125_BP     	0
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_NIC_FULL_QW           	2
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_HALT_REQ_QW           	2
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_NIC_CREDITS_11_0_QW   	2
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_EN_LB_SB_3_0_QW     	2
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_EN_NIC_SB_3_0_QW    	2
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_ENABLE_3_0_QW       	2
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_KILL_PKT_1_QW         	2
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_KILL_PKT_0_QW         	2
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_3_0_QW          	2
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_NIC_SB_3_0_QW         	2
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_DATA_QW             	2
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_HEAD_QW             	2
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_FLIT_CNTR_6_0_QW    	2
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_QW	2
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_QW	2
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_QW	2
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_QW	2
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_PARITY_3_QW           	2
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_RC_1_QW               	2
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LSTATUS_5_0_QW        	2
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_QW                 	2
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_PORTID_2_0_QW         	2
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_TGTID_1_0_QW          	2
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_UNUSED_129_125_QW     	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK DEFINES
 */
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_UNUSED_129_125_MASK  	0xe000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_SSID_8_0_MASK        	0x1ff0000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_ADDR_5_2_MASK        	0x000f000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_CNT_BM_3_0_MASK      	0x0000f00000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_PARITY_2_MASK        	0x0000080000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_RC_0_MASK            	0x0000040000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_PKTID_11_0_MASK      	0x000003ffc0000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_MDH_11_0_MASK        	0x000000003ffc0000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_RC_2_MASK            	0x0000000000020000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_REQCMD_8_0_MASK      	0x000000000001ff00ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_PARITY_1_MASK        	0x0000000000000080ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_UV_MASK              	0x0000000000000040ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_ADDR_39_6_MASK       	0x000000000000003full
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_UNUSED_129_125_BP    	61
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_SSID_8_0_BP          	52
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_ADDR_5_2_BP          	48
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_CNT_BM_3_0_BP        	44
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_PARITY_2_BP          	43
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_RC_0_BP              	42
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_PKTID_11_0_BP        	30
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_MDH_11_0_BP          	18
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_RC_2_BP              	17
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_REQCMD_8_0_BP        	8
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_PARITY_1_BP          	7
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_UV_BP                	6
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_ADDR_39_6_BP         	0
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_UNUSED_129_125_QW    	1
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_SSID_8_0_QW          	1
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_ADDR_5_2_QW          	1
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_CNT_BM_3_0_QW        	1
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_PARITY_2_QW          	1
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_RC_0_QW              	1
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_PKTID_11_0_QW        	1
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_MDH_11_0_QW          	1
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_RC_2_QW              	1
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_REQCMD_8_0_QW        	1
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_PARITY_1_QW          	1
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_UV_QW                	1
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_ADDR_39_6_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK DEFINES
 */
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_ADDR_39_6_MASK        	0xfffffff000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_PARITY_0_MASK         	0x0000000800000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_UNUSUED_MASK          	0x0000000400000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_PKEY_15_0_MASK        	0x00000003fffc0000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_DSTID_1_0_MASK        	0x0000000000030000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_DST_15_0_MASK         	0x000000000000ffffull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_ADDR_39_6_BP          	36
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_PARITY_0_BP           	35
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_UNUSUED_BP            	34
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_PKEY_15_0_BP          	18
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_DSTID_1_0_BP          	16
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_DST_15_0_BP           	0
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_ADDR_39_6_QW          	0
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_PARITY_0_QW           	0
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_UNUSUED_QW            	0
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_PKEY_15_0_QW          	0
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_DSTID_1_0_QW          	0
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_DST_15_0_QW           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK DEFINES
 */
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_NIC_FULL_MASK            	0x8000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_HALT_REQ_MASK            	0x4000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_NIC_CREDITS_11_0_MASK    	0x3ffc000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_EN_LB_SB_3_0_MASK      	0x0003c00000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_EN_NIC_SB_3_0_MASK     	0x00003c0000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_ENABLE_3_0_MASK        	0x000003c000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_KILL_PKT_1_MASK          	0x0000002000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_KILL_PKT_0_MASK          	0x0000001000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_3_0_MASK           	0x0000000f00000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_NIC_SB_3_0_MASK          	0x00000000f0000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_DATA_MASK              	0x0000000008000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_HEAD_MASK              	0x0000000004000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_FLIT_CNTR_6_0_MASK     	0x0000000003f00000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_MASK 	0x0000000000080000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_MASK 	0x0000000000040000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_MASK 	0x0000000000020000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_MASK 	0x0000000000010000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_PARITY_3_MASK            	0x0000000000008000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_RC_1_MASK                	0x0000000000004000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LSTATUS_5_0_MASK         	0x0000000000003f00ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_MASK                  	0x0000000000000080ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_PORTID_2_0_MASK          	0x0000000000000070ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_TGTID_1_0_MASK           	0x000000000000000cull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_UNUSED_129_125_MASK      	0x0000000000000003ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_NIC_FULL_BP              	63
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_HALT_REQ_BP              	62
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_NIC_CREDITS_11_0_BP      	50
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_EN_LB_SB_3_0_BP        	46
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_EN_NIC_SB_3_0_BP       	42
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_ENABLE_3_0_BP          	38
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_KILL_PKT_1_BP            	37
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_KILL_PKT_0_BP            	36
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_3_0_BP             	32
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_NIC_SB_3_0_BP            	28
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_DATA_BP                	27
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_HEAD_BP                	26
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_FLIT_CNTR_6_0_BP       	20
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_BP   	19
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_BP   	18
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_BP   	17
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_BP   	16
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_PARITY_3_BP              	15
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_RC_1_BP                  	14
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LSTATUS_5_0_BP           	8
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_BP                    	7
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_PORTID_2_0_BP            	4
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_TGTID_1_0_BP             	2
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_UNUSED_129_125_BP        	0
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_NIC_FULL_QW              	2
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_HALT_REQ_QW              	2
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_NIC_CREDITS_11_0_QW      	2
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_EN_LB_SB_3_0_QW        	2
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_EN_NIC_SB_3_0_QW       	2
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_ENABLE_3_0_QW          	2
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_KILL_PKT_1_QW            	2
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_KILL_PKT_0_QW            	2
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_3_0_QW             	2
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_NIC_SB_3_0_QW            	2
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_DATA_QW                	2
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_HEAD_QW                	2
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_FLIT_CNTR_6_0_QW       	2
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_QW   	2
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_QW   	2
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_QW   	2
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_QW   	2
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_PARITY_3_QW              	2
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_RC_1_QW                  	2
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LSTATUS_5_0_QW           	2
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_QW                    	2
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_PORTID_2_0_QW            	2
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_TGTID_1_0_QW             	2
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_UNUSED_129_125_QW        	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK DEFINES
 */
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_UNUSED_129_125_MASK     	0xe000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_SSID_8_0_MASK           	0x1ff0000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_ADDR_5_2_MASK           	0x000f000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_CNT_BM_3_0_MASK         	0x0000f00000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_PARITY_2_MASK           	0x0000080000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_RC_0_MASK               	0x0000040000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_PKTID_11_0_MASK         	0x000003ffc0000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_MDH_11_0_MASK           	0x000000003ffc0000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_RC_2_MASK               	0x0000000000020000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_REQCMD_8_0_MASK         	0x000000000001ff00ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_PARITY_1_MASK           	0x0000000000000080ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_UV_MASK                 	0x0000000000000040ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_ADDR_39_6_MASK          	0x000000000000003full
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_UNUSED_129_125_BP       	61
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_SSID_8_0_BP             	52
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_ADDR_5_2_BP             	48
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_CNT_BM_3_0_BP           	44
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_PARITY_2_BP             	43
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_RC_0_BP                 	42
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_PKTID_11_0_BP           	30
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_MDH_11_0_BP             	18
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_RC_2_BP                 	17
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_REQCMD_8_0_BP           	8
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_PARITY_1_BP             	7
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_UV_BP                   	6
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_ADDR_39_6_BP            	0
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_UNUSED_129_125_QW       	1
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_SSID_8_0_QW             	1
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_ADDR_5_2_QW             	1
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_CNT_BM_3_0_QW           	1
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_PARITY_2_QW             	1
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_RC_0_QW                 	1
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_PKTID_11_0_QW           	1
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_MDH_11_0_QW             	1
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_RC_2_QW                 	1
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_REQCMD_8_0_QW           	1
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_PARITY_1_QW             	1
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_UV_QW                   	1
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_ADDR_39_6_QW            	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK DEFINES
 */
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_ADDR_39_6_MASK           	0xfffffff000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_PARITY_0_MASK            	0x0000000800000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_UNUSUED_MASK             	0x0000000400000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_PKEY_15_0_MASK           	0x00000003fffc0000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_DSTID_1_0_MASK           	0x0000000000030000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_ADDR_39_6_BP             	36
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_PARITY_0_BP              	35
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_UNUSUED_BP               	34
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_PKEY_15_0_BP             	18
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_DSTID_1_0_BP             	16
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_ADDR_39_6_QW             	0
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_PARITY_0_QW              	0
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_UNUSUED_QW               	0
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_PKEY_15_0_QW             	0
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_DSTID_1_0_QW             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_DBG_LM_PTRS DEFINES
 */
#define AR_NL_CCLK_DBG_LM_PTRS_LM_TRIG_DELAY_MASK                            	0x00003ff000000000ull
#define AR_NL_CCLK_DBG_LM_PTRS_LM_REC_ACT_MASK                               	0x0000000800000000ull
#define AR_NL_CCLK_DBG_LM_PTRS_LM_REC_DONE_MASK                              	0x0000000400000000ull
#define AR_NL_CCLK_DBG_LM_PTRS_LM_MULT_EVENT_MASK                            	0x0000000200000000ull
#define AR_NL_CCLK_DBG_LM_PTRS_LM_WR_AD_WRAP_MASK                            	0x0000000100000000ull
#define AR_NL_CCLK_DBG_LM_PTRS_LM_RD_PTR_MASK                                	0x00000000ffff0000ull
#define AR_NL_CCLK_DBG_LM_PTRS_LM_WR_PTR_MASK                                	0x000000000000ffffull
#define AR_NL_CCLK_DBG_LM_PTRS_LM_TRIG_DELAY_BP                              	36
#define AR_NL_CCLK_DBG_LM_PTRS_LM_REC_ACT_BP                                 	35
#define AR_NL_CCLK_DBG_LM_PTRS_LM_REC_DONE_BP                                	34
#define AR_NL_CCLK_DBG_LM_PTRS_LM_MULT_EVENT_BP                              	33
#define AR_NL_CCLK_DBG_LM_PTRS_LM_WR_AD_WRAP_BP                              	32
#define AR_NL_CCLK_DBG_LM_PTRS_LM_RD_PTR_BP                                  	16
#define AR_NL_CCLK_DBG_LM_PTRS_LM_WR_PTR_BP                                  	0
#define AR_NL_CCLK_DBG_LM_PTRS_LM_TRIG_DELAY_QW                              	0
#define AR_NL_CCLK_DBG_LM_PTRS_LM_REC_ACT_QW                                 	0
#define AR_NL_CCLK_DBG_LM_PTRS_LM_REC_DONE_QW                                	0
#define AR_NL_CCLK_DBG_LM_PTRS_LM_MULT_EVENT_QW                              	0
#define AR_NL_CCLK_DBG_LM_PTRS_LM_WR_AD_WRAP_QW                              	0
#define AR_NL_CCLK_DBG_LM_PTRS_LM_RD_PTR_QW                                  	0
#define AR_NL_CCLK_DBG_LM_PTRS_LM_WR_PTR_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_DBG_LM_READ_LO DEFINES
 */
#define AR_NL_CCLK_DBG_LM_READ_LO_DATA_MASK                                  	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_READ_LO_DATA_BP                                    	0
#define AR_NL_CCLK_DBG_LM_READ_LO_DATA_QW                                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_DBG_LM_READ_MID DEFINES
 */
#define AR_NL_CCLK_DBG_LM_READ_MID_DATA_MASK                                 	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_READ_MID_DATA_BP                                   	0
#define AR_NL_CCLK_DBG_LM_READ_MID_DATA_QW                                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_DBG_LM_READ_HI DEFINES
 */
#define AR_NL_CCLK_DBG_LM_READ_HI_DATA_MASK                                  	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_READ_HI_DATA_BP                                    	0
#define AR_NL_CCLK_DBG_LM_READ_HI_DATA_QW                                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_DBG_LM_SNAP_SEL DEFINES
 */
#define AR_NL_CCLK_DBG_LM_SNAP_SEL_SEL_MASK                                  	0x0000000000000007ull
#define AR_NL_CCLK_DBG_LM_SNAP_SEL_SEL_BP                                    	0
#define AR_NL_CCLK_DBG_LM_SNAP_SEL_SEL_QW                                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_DBG_LM_SNAP_DLO DEFINES
 */
#define AR_NL_CCLK_DBG_LM_SNAP_DLO_DATA_MASK                                 	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_SNAP_DLO_DATA_BP                                   	0
#define AR_NL_CCLK_DBG_LM_SNAP_DLO_DATA_QW                                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_DBG_LM_SNAP_DMID DEFINES
 */
#define AR_NL_CCLK_DBG_LM_SNAP_DMID_DATA_MASK                                	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_SNAP_DMID_DATA_BP                                  	0
#define AR_NL_CCLK_DBG_LM_SNAP_DMID_DATA_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_DBG_LM_SNAP_DHI DEFINES
 */
#define AR_NL_CCLK_DBG_LM_SNAP_DHI_DATA_MASK                                 	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_SNAP_DHI_DATA_BP                                   	0
#define AR_NL_CCLK_DBG_LM_SNAP_DHI_DATA_QW                                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_DBG_LM_REM_TRIG DEFINES
 */
#define AR_NL_CCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NL_MASK                        	0x0100000000000000ull
#define AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_MMR_MASK                   	0x00ff000000000000ull
#define AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NL_MASK                    	0x0000ff0000000000ull
#define AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC3_MASK                     	0x0000008000000000ull
#define AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC2_MASK                     	0x0000004000000000ull
#define AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC1_MASK                     	0x0000002000000000ull
#define AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC0_MASK                     	0x0000001000000000ull
#define AR_NL_CCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NIC_MASK                       	0x0000000f00000000ull
#define AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC3_MASK                  	0x00000000ff000000ull
#define AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC2_MASK                  	0x0000000000ff0000ull
#define AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC1_MASK                  	0x000000000000ff00ull
#define AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC0_MASK                  	0x00000000000000ffull
#define AR_NL_CCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NL_BP                          	56
#define AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_MMR_BP                     	48
#define AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NL_BP                      	40
#define AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC3_BP                       	39
#define AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC2_BP                       	38
#define AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC1_BP                       	37
#define AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC0_BP                       	36
#define AR_NL_CCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NIC_BP                         	32
#define AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC3_BP                    	24
#define AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC2_BP                    	16
#define AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC1_BP                    	8
#define AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC0_BP                    	0
#define AR_NL_CCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NL_QW                          	0
#define AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_MMR_QW                     	0
#define AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NL_QW                      	0
#define AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC3_QW                       	0
#define AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC2_QW                       	0
#define AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC1_QW                       	0
#define AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC0_QW                       	0
#define AR_NL_CCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NIC_QW                         	0
#define AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC3_QW                    	0
#define AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC2_QW                    	0
#define AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC1_QW                    	0
#define AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC0_QW                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_DBG_LM_TRIG_STS DEFINES
 */
#define AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_LAST_MASK                   	0x0000000000000080ull
#define AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_LAST_MASK                   	0x0000000000000040ull
#define AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_FIRST_MASK                  	0x0000000000000020ull
#define AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_FIRST_MASK                  	0x0000000000000010ull
#define AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_MASK                        	0x0000000000000008ull
#define AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_MASK                        	0x0000000000000004ull
#define AR_NL_CCLK_DBG_LM_TRIG_STS_LCL_TRIG1_RCV_MASK                        	0x0000000000000002ull
#define AR_NL_CCLK_DBG_LM_TRIG_STS_LCL_TRIG0_RCV_MASK                        	0x0000000000000001ull
#define AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_LAST_BP                     	7
#define AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_LAST_BP                     	6
#define AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_FIRST_BP                    	5
#define AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_FIRST_BP                    	4
#define AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_BP                          	3
#define AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_BP                          	2
#define AR_NL_CCLK_DBG_LM_TRIG_STS_LCL_TRIG1_RCV_BP                          	1
#define AR_NL_CCLK_DBG_LM_TRIG_STS_LCL_TRIG0_RCV_BP                          	0
#define AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_LAST_QW                     	0
#define AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_LAST_QW                     	0
#define AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_FIRST_QW                    	0
#define AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_FIRST_QW                    	0
#define AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_QW                          	0
#define AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_QW                          	0
#define AR_NL_CCLK_DBG_LM_TRIG_STS_LCL_TRIG1_RCV_QW                          	0
#define AR_NL_CCLK_DBG_LM_TRIG_STS_LCL_TRIG0_RCV_QW                          	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_DBG_ERRINJ_LM DEFINES
 */
#define AR_NL_CCLK_DBG_ERRINJ_LM_ADDRESS_MASK                                	0x000001ff00000000ull
#define AR_NL_CCLK_DBG_ERRINJ_LM_PARITY_MASK                                 	0x0000000000ff0000ull
#define AR_NL_CCLK_DBG_ERRINJ_LM_TRIGGERED_MASK                              	0x0000000000000008ull
#define AR_NL_CCLK_DBG_ERRINJ_LM_MODE_MASK                                   	0x0000000000000006ull
#define AR_NL_CCLK_DBG_ERRINJ_LM_ENABLE_MASK                                 	0x0000000000000001ull
#define AR_NL_CCLK_DBG_ERRINJ_LM_ADDRESS_BP                                  	32
#define AR_NL_CCLK_DBG_ERRINJ_LM_PARITY_BP                                   	16
#define AR_NL_CCLK_DBG_ERRINJ_LM_TRIGGERED_BP                                	3
#define AR_NL_CCLK_DBG_ERRINJ_LM_MODE_BP                                     	1
#define AR_NL_CCLK_DBG_ERRINJ_LM_ENABLE_BP                                   	0
#define AR_NL_CCLK_DBG_ERRINJ_LM_ADDRESS_QW                                  	0
#define AR_NL_CCLK_DBG_ERRINJ_LM_PARITY_QW                                   	0
#define AR_NL_CCLK_DBG_ERRINJ_LM_TRIGGERED_QW                                	0
#define AR_NL_CCLK_DBG_ERRINJ_LM_MODE_QW                                     	0
#define AR_NL_CCLK_DBG_ERRINJ_LM_ENABLE_QW                                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_ERR_INFO_LM_PERR DEFINES
 */
#define AR_NL_CCLK_ERR_INFO_LM_PERR_ADDRESS_MASK                             	0x00000000001ff000ull
#define AR_NL_CCLK_ERR_INFO_LM_PERR_MMR_DETECTED_PERR_MASK                   	0x0000000000000008ull
#define AR_NL_CCLK_ERR_INFO_LM_PERR_ADDRESS_BP                               	12
#define AR_NL_CCLK_ERR_INFO_LM_PERR_MMR_DETECTED_PERR_BP                     	3
#define AR_NL_CCLK_ERR_INFO_LM_PERR_ADDRESS_QW                               	0
#define AR_NL_CCLK_ERR_INFO_LM_PERR_MMR_DETECTED_PERR_QW                     	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_ERR_INFO_LM_PERR_CNT DEFINES
 */
#define AR_NL_CCLK_ERR_INFO_LM_PERR_CNT_CNT_MASK                             	0xffffffffffffffffull
#define AR_NL_CCLK_ERR_INFO_LM_PERR_CNT_CNT_BP                               	0
#define AR_NL_CCLK_ERR_INFO_LM_PERR_CNT_CNT_QW                               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_DBG_LM_CAP_SEL DEFINES
 */
#define AR_NL_CCLK_DBG_LM_CAP_SEL_DATA_SEL_MASK                              	0x00000000000000ffull
#define AR_NL_CCLK_DBG_LM_CAP_SEL_DATA_SEL_BP                                	0
#define AR_NL_CCLK_DBG_LM_CAP_SEL_DATA_SEL_QW                                	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_DBG_LM_T0_CMP_LO DEFINES
 */
#define AR_NL_CCLK_DBG_LM_T0_CMP_LO_DATA_MASK                                	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T0_CMP_LO_DATA_BP                                  	0
#define AR_NL_CCLK_DBG_LM_T0_CMP_LO_DATA_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_DBG_LM_T0_CMP_MID DEFINES
 */
#define AR_NL_CCLK_DBG_LM_T0_CMP_MID_DATA_MASK                               	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T0_CMP_MID_DATA_BP                                 	0
#define AR_NL_CCLK_DBG_LM_T0_CMP_MID_DATA_QW                                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_DBG_LM_T0_CMP_HI DEFINES
 */
#define AR_NL_CCLK_DBG_LM_T0_CMP_HI_DATA_MASK                                	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T0_CMP_HI_DATA_BP                                  	0
#define AR_NL_CCLK_DBG_LM_T0_CMP_HI_DATA_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_DBG_LM_T0_MODE DEFINES
 */
#define AR_NL_CCLK_DBG_LM_T0_MODE_DATA_MASK                                  	0x0000000000000003ull
#define AR_NL_CCLK_DBG_LM_T0_MODE_DATA_BP                                    	0
#define AR_NL_CCLK_DBG_LM_T0_MODE_DATA_QW                                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_DBG_LM_T0_MASK_LO DEFINES
 */
#define AR_NL_CCLK_DBG_LM_T0_MASK_LO_DATA_MASK                               	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T0_MASK_LO_DATA_BP                                 	0
#define AR_NL_CCLK_DBG_LM_T0_MASK_LO_DATA_QW                                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_DBG_LM_T0_MASK_MID DEFINES
 */
#define AR_NL_CCLK_DBG_LM_T0_MASK_MID_DATA_MASK                              	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T0_MASK_MID_DATA_BP                                	0
#define AR_NL_CCLK_DBG_LM_T0_MASK_MID_DATA_QW                                	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_DBG_LM_T0_MASK_HI DEFINES
 */
#define AR_NL_CCLK_DBG_LM_T0_MASK_HI_DATA_MASK                               	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T0_MASK_HI_DATA_BP                                 	0
#define AR_NL_CCLK_DBG_LM_T0_MASK_HI_DATA_QW                                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_DBG_LM_TRIG_SEL DEFINES
 */
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA7_SEL_MASK                            	0xff00000000000000ull
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA6_SEL_MASK                            	0x00ff000000000000ull
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA5_SEL_MASK                            	0x0000ff0000000000ull
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA4_SEL_MASK                            	0x000000ff00000000ull
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA3_SEL_MASK                            	0x00000000ff000000ull
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA2_SEL_MASK                            	0x0000000000ff0000ull
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA1_SEL_MASK                            	0x000000000000ff00ull
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA0_SEL_MASK                            	0x00000000000000ffull
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA7_SEL_BP                              	56
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA6_SEL_BP                              	48
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA5_SEL_BP                              	40
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA4_SEL_BP                              	32
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA3_SEL_BP                              	24
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA2_SEL_BP                              	16
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA1_SEL_BP                              	8
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA0_SEL_BP                              	0
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA7_SEL_QW                              	0
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA6_SEL_QW                              	0
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA5_SEL_QW                              	0
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA4_SEL_QW                              	0
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA3_SEL_QW                              	0
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA2_SEL_QW                              	0
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA1_SEL_QW                              	0
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA0_SEL_QW                              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_DBG_LM_T1_CMP_LO DEFINES
 */
#define AR_NL_CCLK_DBG_LM_T1_CMP_LO_DATA_MASK                                	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T1_CMP_LO_DATA_BP                                  	0
#define AR_NL_CCLK_DBG_LM_T1_CMP_LO_DATA_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_DBG_LM_T1_CMP_MID DEFINES
 */
#define AR_NL_CCLK_DBG_LM_T1_CMP_MID_DATA_MASK                               	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T1_CMP_MID_DATA_BP                                 	0
#define AR_NL_CCLK_DBG_LM_T1_CMP_MID_DATA_QW                                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_DBG_LM_T1_CMP_HI DEFINES
 */
#define AR_NL_CCLK_DBG_LM_T1_CMP_HI_DATA_MASK                                	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T1_CMP_HI_DATA_BP                                  	0
#define AR_NL_CCLK_DBG_LM_T1_CMP_HI_DATA_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_DBG_LM_T1_MODE DEFINES
 */
#define AR_NL_CCLK_DBG_LM_T1_MODE_DATA_MASK                                  	0x0000000000000003ull
#define AR_NL_CCLK_DBG_LM_T1_MODE_DATA_BP                                    	0
#define AR_NL_CCLK_DBG_LM_T1_MODE_DATA_QW                                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_DBG_LM_T1_MASK_LO DEFINES
 */
#define AR_NL_CCLK_DBG_LM_T1_MASK_LO_DATA_MASK                               	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T1_MASK_LO_DATA_BP                                 	0
#define AR_NL_CCLK_DBG_LM_T1_MASK_LO_DATA_QW                                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_DBG_LM_T1_MASK_MID DEFINES
 */
#define AR_NL_CCLK_DBG_LM_T1_MASK_MID_DATA_MASK                              	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T1_MASK_MID_DATA_BP                                	0
#define AR_NL_CCLK_DBG_LM_T1_MASK_MID_DATA_QW                                	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_DBG_LM_T1_MASK_HI DEFINES
 */
#define AR_NL_CCLK_DBG_LM_T1_MASK_HI_DATA_MASK                               	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T1_MASK_HI_DATA_BP                                 	0
#define AR_NL_CCLK_DBG_LM_T1_MASK_HI_DATA_QW                                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CCLK_DBG_LM_MUX_SEL DEFINES
 */
#define AR_NL_CCLK_DBG_LM_MUX_SEL_CAP_SEL_MASK                               	0x0000000000ff0000ull
#define AR_NL_CCLK_DBG_LM_MUX_SEL_TRIG1_SEL_MASK                             	0x000000000000ff00ull
#define AR_NL_CCLK_DBG_LM_MUX_SEL_TRIG0_SEL_MASK                             	0x00000000000000ffull
#define AR_NL_CCLK_DBG_LM_MUX_SEL_CAP_SEL_BP                                 	16
#define AR_NL_CCLK_DBG_LM_MUX_SEL_TRIG1_SEL_BP                               	8
#define AR_NL_CCLK_DBG_LM_MUX_SEL_TRIG0_SEL_BP                               	0
#define AR_NL_CCLK_DBG_LM_MUX_SEL_CAP_SEL_QW                                 	0
#define AR_NL_CCLK_DBG_LM_MUX_SEL_TRIG1_SEL_QW                               	0
#define AR_NL_CCLK_DBG_LM_MUX_SEL_TRIG0_SEL_QW                               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */



/*
 *  AR NL_CCLK MACROS
 */
#ifndef RD_FIELD
#define RD_FIELD(d, bp, m)	(((d)&(m))>>(bp))
#endif
#ifndef WR_FIELD
#define WR_FIELD(mmr, d, bp, m)	(mmr = (((mmr) & ~(m)) | ((((uint64_t)(d))<<(bp)) & (m))))
#endif
#define RF_AR_NL_CCLK_DBG_LM_CTL_LM_RST(mmr)                         	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_CTL_LM_RST_BP,\
									AR_NL_CCLK_DBG_LM_CTL_LM_RST_MASK)
#define WF_AR_NL_CCLK_DBG_LM_CTL_LM_RST(mmr,v)                       	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_CTL_LM_RST_BP,\
									AR_NL_CCLK_DBG_LM_CTL_LM_RST_MASK)
#define RF_AR_NL_CCLK_DBG_LM_CTL_LM_TRIG_STATE(mmr)                  	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_CTL_LM_TRIG_STATE_BP,\
									AR_NL_CCLK_DBG_LM_CTL_LM_TRIG_STATE_MASK)
#define WF_AR_NL_CCLK_DBG_LM_CTL_LM_TRIG_STATE(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_CTL_LM_TRIG_STATE_BP,\
									AR_NL_CCLK_DBG_LM_CTL_LM_TRIG_STATE_MASK)
#define RF_AR_NL_CCLK_DBG_LM_CTL_LM_CTL_T0_CNT(mmr)                  	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_CTL_LM_CTL_T0_CNT_BP,\
									AR_NL_CCLK_DBG_LM_CTL_LM_CTL_T0_CNT_MASK)
#define WF_AR_NL_CCLK_DBG_LM_CTL_LM_CTL_T0_CNT(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_CTL_LM_CTL_T0_CNT_BP,\
									AR_NL_CCLK_DBG_LM_CTL_LM_CTL_T0_CNT_MASK)
#define RF_AR_NL_CCLK_DBG_LM_CTL_LM_CTL_T1_CNT(mmr)                  	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_CTL_LM_CTL_T1_CNT_BP,\
									AR_NL_CCLK_DBG_LM_CTL_LM_CTL_T1_CNT_MASK)
#define WF_AR_NL_CCLK_DBG_LM_CTL_LM_CTL_T1_CNT(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_CTL_LM_CTL_T1_CNT_BP,\
									AR_NL_CCLK_DBG_LM_CTL_LM_CTL_T1_CNT_MASK)
#define RF_AR_NL_CCLK_DBG_LM_CTL_LM_TRIG_EN(mmr)                     	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_CTL_LM_TRIG_EN_BP,\
									AR_NL_CCLK_DBG_LM_CTL_LM_TRIG_EN_MASK)
#define WF_AR_NL_CCLK_DBG_LM_CTL_LM_TRIG_EN(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_CTL_LM_TRIG_EN_BP,\
									AR_NL_CCLK_DBG_LM_CTL_LM_TRIG_EN_MASK)
#define RF_AR_NL_CCLK_DBG_LM_CTL_LM_CTL_MODE(mmr)                    	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_CTL_LM_CTL_MODE_BP,\
									AR_NL_CCLK_DBG_LM_CTL_LM_CTL_MODE_MASK)
#define WF_AR_NL_CCLK_DBG_LM_CTL_LM_CTL_MODE(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_CTL_LM_CTL_MODE_BP,\
									AR_NL_CCLK_DBG_LM_CTL_LM_CTL_MODE_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_NIC_FULL(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_NIC_FULL_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_NIC_FULL_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_NIC_FULL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_NIC_FULL_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_NIC_FULL_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_HALT_REQ(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_HALT_REQ_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_HALT_REQ_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_HALT_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_HALT_REQ_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_HALT_REQ_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_NIC_CREDITS_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_NIC_CREDITS_11_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_NIC_CREDITS_11_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_NIC_CREDITS_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_NIC_CREDITS_11_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_NIC_CREDITS_11_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_EN_LB_SB_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_EN_LB_SB_3_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_EN_LB_SB_3_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_EN_LB_SB_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_EN_LB_SB_3_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_EN_LB_SB_3_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_EN_NIC_SB_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_EN_NIC_SB_3_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_EN_NIC_SB_3_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_EN_NIC_SB_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_EN_NIC_SB_3_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_EN_NIC_SB_3_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_ENABLE_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_ENABLE_3_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_ENABLE_3_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_ENABLE_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_ENABLE_3_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_ENABLE_3_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_KILL_PKT_1(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_KILL_PKT_1_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_KILL_PKT_1_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_KILL_PKT_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_KILL_PKT_1_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_KILL_PKT_1_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_KILL_PKT_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_KILL_PKT_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_KILL_PKT_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_KILL_PKT_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_KILL_PKT_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_KILL_PKT_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_3_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_3_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_3_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_3_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_NIC_SB_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_NIC_SB_3_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_NIC_SB_3_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_NIC_SB_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_NIC_SB_3_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_NIC_SB_3_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_DATA(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_DATA_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_DATA_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_DATA(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_DATA_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_DATA_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_HEAD(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_HEAD_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_HEAD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_HEAD_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_FLIT_CNTR_6_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_FLIT_CNTR_6_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_FLIT_CNTR_6_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_FLIT_CNTR_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_FLIT_CNTR_6_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_Q_FLIT_CNTR_6_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_3_OR_REQ_SB_3(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_3_OR_REQ_SB_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_2_OR_REQ_SB_2(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_2_OR_REQ_SB_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_1_OR_REQ_SB_1(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_1_OR_REQ_SB_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_0_OR_REQ_SB_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_0_OR_REQ_SB_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_PARITY_3(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_PARITY_3_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_PARITY_3_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_PARITY_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_PARITY_3_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_PARITY_3_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_RC_1(mmr)  	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_RC_1_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_RC_1_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_RC_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_RC_1_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_RC_1_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LSTATUS_5_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LSTATUS_5_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LSTATUS_5_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LSTATUS_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LSTATUS_5_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LSTATUS_5_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB(mmr)    	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_LB_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_PORTID_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_PORTID_2_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_PORTID_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_PORTID_2_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_TGTID_1_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_TGTID_1_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_UNUSED_129_125(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_UNUSED_129_125_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_UNUSED_129_125_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_UNUSED_129_125(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_UNUSED_129_125_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_UNUSED_129_125_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_UNUSED_129_125(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_UNUSED_129_125_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_UNUSED_129_125_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_UNUSED_129_125(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_UNUSED_129_125_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_UNUSED_129_125_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_SSID_8_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_SSID_8_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_SSID_8_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_SSID_8_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_SSID_8_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_SSID_8_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_ADDR_5_2(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_ADDR_5_2_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_ADDR_5_2_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_ADDR_5_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_ADDR_5_2_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_ADDR_5_2_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_CNT_BM_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_CNT_BM_3_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_CNT_BM_3_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_CNT_BM_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_CNT_BM_3_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_CNT_BM_3_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_PARITY_2(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_PARITY_2_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_PARITY_2_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_PARITY_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_PARITY_2_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_PARITY_2_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_RC_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_RC_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_RC_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_RC_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_RC_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_RC_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_MDH_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_MDH_11_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_MDH_11_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_MDH_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_MDH_11_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_MDH_11_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_RC_2(mmr) 	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_RC_2_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_RC_2_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_RC_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_RC_2_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_RC_2_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_REQCMD_8_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_REQCMD_8_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_REQCMD_8_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_REQCMD_8_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_REQCMD_8_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_REQCMD_8_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_PARITY_1(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_PARITY_1_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_PARITY_1_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_PARITY_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_PARITY_1_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_PARITY_1_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_UV(mmr)   	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_UV_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_UV_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_UV(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_UV_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_UV_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_ADDR_39_6_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_ADDR_39_6_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_ADDR_39_6_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_ADDR_39_6_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_ADDR_39_6_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_ADDR_39_6_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_ADDR_39_6_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_ADDR_39_6_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_PARITY_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_PARITY_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_PARITY_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_PARITY_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_PARITY_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_PARITY_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_UNUSUED(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_UNUSUED_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_UNUSUED_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_UNUSUED(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_UNUSUED_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_UNUSUED_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_PKEY_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_PKEY_15_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_PKEY_15_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_PKEY_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_PKEY_15_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_PKEY_15_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_DSTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_DSTID_1_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_DSTID_1_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_DSTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_DSTID_1_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_DSTID_1_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_DST_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_DST_15_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_DST_15_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_DST_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_DST_15_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_DST_15_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_NIC_FULL(mmr) 	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_NIC_FULL_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_NIC_FULL_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_NIC_FULL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_NIC_FULL_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_NIC_FULL_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_HALT_REQ(mmr) 	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_HALT_REQ_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_HALT_REQ_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_HALT_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_HALT_REQ_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_HALT_REQ_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_NIC_CREDITS_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_NIC_CREDITS_11_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_NIC_CREDITS_11_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_NIC_CREDITS_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_NIC_CREDITS_11_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_NIC_CREDITS_11_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_EN_LB_SB_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_EN_LB_SB_3_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_EN_LB_SB_3_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_EN_LB_SB_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_EN_LB_SB_3_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_EN_LB_SB_3_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_EN_NIC_SB_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_EN_NIC_SB_3_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_EN_NIC_SB_3_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_EN_NIC_SB_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_EN_NIC_SB_3_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_EN_NIC_SB_3_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_ENABLE_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_ENABLE_3_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_ENABLE_3_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_ENABLE_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_ENABLE_3_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_ENABLE_3_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_KILL_PKT_1(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_KILL_PKT_1_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_KILL_PKT_1_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_KILL_PKT_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_KILL_PKT_1_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_KILL_PKT_1_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_KILL_PKT_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_KILL_PKT_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_KILL_PKT_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_KILL_PKT_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_KILL_PKT_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_KILL_PKT_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_3_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_3_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_3_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_3_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_NIC_SB_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_NIC_SB_3_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_NIC_SB_3_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_NIC_SB_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_NIC_SB_3_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_NIC_SB_3_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_DATA(mmr)   	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_DATA_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_DATA_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_DATA(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_DATA_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_DATA_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_HEAD(mmr)   	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_HEAD_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_HEAD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_HEAD_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_FLIT_CNTR_6_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_FLIT_CNTR_6_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_FLIT_CNTR_6_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_FLIT_CNTR_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_FLIT_CNTR_6_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_Q_FLIT_CNTR_6_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_3_OR_REQ_SB_3(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_3_OR_REQ_SB_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_2_OR_REQ_SB_2(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_2_OR_REQ_SB_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_1_OR_REQ_SB_1(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_1_OR_REQ_SB_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_0_OR_REQ_SB_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_0_OR_REQ_SB_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_PARITY_3(mmr) 	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_PARITY_3_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_PARITY_3_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_PARITY_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_PARITY_3_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_PARITY_3_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_RC_1(mmr)     	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_RC_1_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_RC_1_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_RC_1(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_RC_1_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_RC_1_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LSTATUS_5_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LSTATUS_5_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LSTATUS_5_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LSTATUS_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LSTATUS_5_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LSTATUS_5_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB(mmr)       	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_LB_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_PORTID_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_PORTID_2_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_PORTID_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_PORTID_2_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_TGTID_1_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_TGTID_1_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_UNUSED_129_125(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_UNUSED_129_125_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_UNUSED_129_125_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_UNUSED_129_125(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_UNUSED_129_125_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_UNUSED_129_125_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_UNUSED_129_125(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_UNUSED_129_125_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_UNUSED_129_125_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_UNUSED_129_125(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_UNUSED_129_125_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_UNUSED_129_125_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_SSID_8_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_SSID_8_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_SSID_8_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_SSID_8_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_SSID_8_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_SSID_8_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_ADDR_5_2(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_ADDR_5_2_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_ADDR_5_2_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_ADDR_5_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_ADDR_5_2_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_ADDR_5_2_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_CNT_BM_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_CNT_BM_3_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_CNT_BM_3_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_CNT_BM_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_CNT_BM_3_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_CNT_BM_3_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_PARITY_2(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_PARITY_2_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_PARITY_2_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_PARITY_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_PARITY_2_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_PARITY_2_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_RC_0(mmr)    	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_RC_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_RC_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_RC_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_RC_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_RC_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_MDH_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_MDH_11_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_MDH_11_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_MDH_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_MDH_11_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_MDH_11_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_RC_2(mmr)    	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_RC_2_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_RC_2_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_RC_2(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_RC_2_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_RC_2_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_REQCMD_8_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_REQCMD_8_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_REQCMD_8_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_REQCMD_8_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_REQCMD_8_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_REQCMD_8_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_PARITY_1(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_PARITY_1_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_PARITY_1_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_PARITY_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_PARITY_1_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_PARITY_1_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_UV(mmr)      	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_UV_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_UV_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_UV(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_UV_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_UV_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_ADDR_39_6_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_ADDR_39_6_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_ADDR_39_6_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_ADDR_39_6_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_ADDR_39_6_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_ADDR_39_6_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_ADDR_39_6_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_ADDR_39_6_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_PARITY_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_PARITY_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_PARITY_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_PARITY_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_PARITY_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_PARITY_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_UNUSUED(mmr)  	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_UNUSUED_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_UNUSUED_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_UNUSUED(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_UNUSUED_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_UNUSUED_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_PKEY_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_PKEY_15_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_PKEY_15_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_PKEY_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_PKEY_15_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_PKEY_15_0_MASK)
#define RF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_DSTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_DSTID_1_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_DSTID_1_0_MASK)
#define WF_AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_DSTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_DSTID_1_0_BP,\
									AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_DSTID_1_0_MASK)
#define RF_AR_NL_CCLK_DBG_LM_PTRS_LM_TRIG_DELAY(mmr)                 	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_PTRS_LM_TRIG_DELAY_BP,\
									AR_NL_CCLK_DBG_LM_PTRS_LM_TRIG_DELAY_MASK)
#define WF_AR_NL_CCLK_DBG_LM_PTRS_LM_TRIG_DELAY(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_PTRS_LM_TRIG_DELAY_BP,\
									AR_NL_CCLK_DBG_LM_PTRS_LM_TRIG_DELAY_MASK)
#define RF_AR_NL_CCLK_DBG_LM_PTRS_LM_REC_ACT(mmr)                    	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_PTRS_LM_REC_ACT_BP,\
									AR_NL_CCLK_DBG_LM_PTRS_LM_REC_ACT_MASK)
#define WF_AR_NL_CCLK_DBG_LM_PTRS_LM_REC_ACT(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_PTRS_LM_REC_ACT_BP,\
									AR_NL_CCLK_DBG_LM_PTRS_LM_REC_ACT_MASK)
#define RF_AR_NL_CCLK_DBG_LM_PTRS_LM_REC_DONE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_PTRS_LM_REC_DONE_BP,\
									AR_NL_CCLK_DBG_LM_PTRS_LM_REC_DONE_MASK)
#define WF_AR_NL_CCLK_DBG_LM_PTRS_LM_REC_DONE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_PTRS_LM_REC_DONE_BP,\
									AR_NL_CCLK_DBG_LM_PTRS_LM_REC_DONE_MASK)
#define RF_AR_NL_CCLK_DBG_LM_PTRS_LM_MULT_EVENT(mmr)                 	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_PTRS_LM_MULT_EVENT_BP,\
									AR_NL_CCLK_DBG_LM_PTRS_LM_MULT_EVENT_MASK)
#define WF_AR_NL_CCLK_DBG_LM_PTRS_LM_MULT_EVENT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_PTRS_LM_MULT_EVENT_BP,\
									AR_NL_CCLK_DBG_LM_PTRS_LM_MULT_EVENT_MASK)
#define RF_AR_NL_CCLK_DBG_LM_PTRS_LM_WR_AD_WRAP(mmr)                 	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_PTRS_LM_WR_AD_WRAP_BP,\
									AR_NL_CCLK_DBG_LM_PTRS_LM_WR_AD_WRAP_MASK)
#define WF_AR_NL_CCLK_DBG_LM_PTRS_LM_WR_AD_WRAP(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_PTRS_LM_WR_AD_WRAP_BP,\
									AR_NL_CCLK_DBG_LM_PTRS_LM_WR_AD_WRAP_MASK)
#define RF_AR_NL_CCLK_DBG_LM_PTRS_LM_RD_PTR(mmr)                     	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_PTRS_LM_RD_PTR_BP,\
									AR_NL_CCLK_DBG_LM_PTRS_LM_RD_PTR_MASK)
#define WF_AR_NL_CCLK_DBG_LM_PTRS_LM_RD_PTR(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_PTRS_LM_RD_PTR_BP,\
									AR_NL_CCLK_DBG_LM_PTRS_LM_RD_PTR_MASK)
#define RF_AR_NL_CCLK_DBG_LM_PTRS_LM_WR_PTR(mmr)                     	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_PTRS_LM_WR_PTR_BP,\
									AR_NL_CCLK_DBG_LM_PTRS_LM_WR_PTR_MASK)
#define WF_AR_NL_CCLK_DBG_LM_PTRS_LM_WR_PTR(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_PTRS_LM_WR_PTR_BP,\
									AR_NL_CCLK_DBG_LM_PTRS_LM_WR_PTR_MASK)
#define RF_AR_NL_CCLK_DBG_LM_READ_LO_DATA(mmr)                       	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_READ_LO_DATA_BP,\
									AR_NL_CCLK_DBG_LM_READ_LO_DATA_MASK)
#define WF_AR_NL_CCLK_DBG_LM_READ_LO_DATA(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_READ_LO_DATA_BP,\
									AR_NL_CCLK_DBG_LM_READ_LO_DATA_MASK)
#define RF_AR_NL_CCLK_DBG_LM_READ_MID_DATA(mmr)                      	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_READ_MID_DATA_BP,\
									AR_NL_CCLK_DBG_LM_READ_MID_DATA_MASK)
#define WF_AR_NL_CCLK_DBG_LM_READ_MID_DATA(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_READ_MID_DATA_BP,\
									AR_NL_CCLK_DBG_LM_READ_MID_DATA_MASK)
#define RF_AR_NL_CCLK_DBG_LM_READ_HI_DATA(mmr)                       	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_READ_HI_DATA_BP,\
									AR_NL_CCLK_DBG_LM_READ_HI_DATA_MASK)
#define WF_AR_NL_CCLK_DBG_LM_READ_HI_DATA(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_READ_HI_DATA_BP,\
									AR_NL_CCLK_DBG_LM_READ_HI_DATA_MASK)
#define RF_AR_NL_CCLK_DBG_LM_SNAP_SEL_SEL(mmr)                       	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_SNAP_SEL_SEL_BP,\
									AR_NL_CCLK_DBG_LM_SNAP_SEL_SEL_MASK)
#define WF_AR_NL_CCLK_DBG_LM_SNAP_SEL_SEL(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_SNAP_SEL_SEL_BP,\
									AR_NL_CCLK_DBG_LM_SNAP_SEL_SEL_MASK)
#define RF_AR_NL_CCLK_DBG_LM_SNAP_DLO_DATA(mmr)                      	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_SNAP_DLO_DATA_BP,\
									AR_NL_CCLK_DBG_LM_SNAP_DLO_DATA_MASK)
#define WF_AR_NL_CCLK_DBG_LM_SNAP_DLO_DATA(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_SNAP_DLO_DATA_BP,\
									AR_NL_CCLK_DBG_LM_SNAP_DLO_DATA_MASK)
#define RF_AR_NL_CCLK_DBG_LM_SNAP_DMID_DATA(mmr)                     	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_SNAP_DMID_DATA_BP,\
									AR_NL_CCLK_DBG_LM_SNAP_DMID_DATA_MASK)
#define WF_AR_NL_CCLK_DBG_LM_SNAP_DMID_DATA(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_SNAP_DMID_DATA_BP,\
									AR_NL_CCLK_DBG_LM_SNAP_DMID_DATA_MASK)
#define RF_AR_NL_CCLK_DBG_LM_SNAP_DHI_DATA(mmr)                      	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_SNAP_DHI_DATA_BP,\
									AR_NL_CCLK_DBG_LM_SNAP_DHI_DATA_MASK)
#define WF_AR_NL_CCLK_DBG_LM_SNAP_DHI_DATA(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_SNAP_DHI_DATA_BP,\
									AR_NL_CCLK_DBG_LM_SNAP_DHI_DATA_MASK)
#define RF_AR_NL_CCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NL(mmr)             	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NL_BP,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NL_MASK)
#define WF_AR_NL_CCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NL(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NL_BP,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NL_MASK)
#define RF_AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_MMR(mmr)        	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_MMR_BP,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_MMR_MASK)
#define WF_AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_MMR(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_MMR_BP,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_MMR_MASK)
#define RF_AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NL(mmr)         	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NL_BP,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NL_MASK)
#define WF_AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NL(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NL_BP,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NL_MASK)
#define RF_AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC3(mmr)          	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC3_BP,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC3_MASK)
#define WF_AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC3(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC3_BP,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC3_MASK)
#define RF_AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC2(mmr)          	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC2_BP,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC2_MASK)
#define WF_AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC2(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC2_BP,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC2_MASK)
#define RF_AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC1(mmr)          	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC1_BP,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC1_MASK)
#define WF_AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC1(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC1_BP,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC1_MASK)
#define RF_AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC0(mmr)          	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC0_BP,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC0_MASK)
#define WF_AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC0(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC0_BP,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC0_MASK)
#define RF_AR_NL_CCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NIC(mmr)            	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NIC_BP,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NIC_MASK)
#define WF_AR_NL_CCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NIC(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NIC_BP,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NIC_MASK)
#define RF_AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC3(mmr)       	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC3_BP,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC3_MASK)
#define WF_AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC3(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC3_BP,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC3_MASK)
#define RF_AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC2(mmr)       	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC2_BP,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC2_MASK)
#define WF_AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC2(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC2_BP,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC2_MASK)
#define RF_AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC1(mmr)       	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC1_BP,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC1_MASK)
#define WF_AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC1(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC1_BP,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC1_MASK)
#define RF_AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC0(mmr)       	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC0_BP,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC0_MASK)
#define WF_AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC0_BP,\
									AR_NL_CCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC0_MASK)
#define RF_AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_LAST(mmr)        	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_LAST_BP,\
									AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_LAST_MASK)
#define WF_AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_LAST(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_LAST_BP,\
									AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_LAST_MASK)
#define RF_AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_LAST(mmr)        	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_LAST_BP,\
									AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_LAST_MASK)
#define WF_AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_LAST(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_LAST_BP,\
									AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_LAST_MASK)
#define RF_AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_FIRST(mmr)       	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_FIRST_BP,\
									AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_FIRST_MASK)
#define WF_AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_FIRST(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_FIRST_BP,\
									AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_FIRST_MASK)
#define RF_AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_FIRST(mmr)       	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_FIRST_BP,\
									AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_FIRST_MASK)
#define WF_AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_FIRST(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_FIRST_BP,\
									AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_FIRST_MASK)
#define RF_AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV(mmr)             	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_BP,\
									AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_MASK)
#define WF_AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_BP,\
									AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_MASK)
#define RF_AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV(mmr)             	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_BP,\
									AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_MASK)
#define WF_AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_BP,\
									AR_NL_CCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_MASK)
#define RF_AR_NL_CCLK_DBG_LM_TRIG_STS_LCL_TRIG1_RCV(mmr)             	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_TRIG_STS_LCL_TRIG1_RCV_BP,\
									AR_NL_CCLK_DBG_LM_TRIG_STS_LCL_TRIG1_RCV_MASK)
#define WF_AR_NL_CCLK_DBG_LM_TRIG_STS_LCL_TRIG1_RCV(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_TRIG_STS_LCL_TRIG1_RCV_BP,\
									AR_NL_CCLK_DBG_LM_TRIG_STS_LCL_TRIG1_RCV_MASK)
#define RF_AR_NL_CCLK_DBG_LM_TRIG_STS_LCL_TRIG0_RCV(mmr)             	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_TRIG_STS_LCL_TRIG0_RCV_BP,\
									AR_NL_CCLK_DBG_LM_TRIG_STS_LCL_TRIG0_RCV_MASK)
#define WF_AR_NL_CCLK_DBG_LM_TRIG_STS_LCL_TRIG0_RCV(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_TRIG_STS_LCL_TRIG0_RCV_BP,\
									AR_NL_CCLK_DBG_LM_TRIG_STS_LCL_TRIG0_RCV_MASK)
#define RF_AR_NL_CCLK_DBG_ERRINJ_LM_ADDRESS(mmr)                     	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_ERRINJ_LM_ADDRESS_BP,\
									AR_NL_CCLK_DBG_ERRINJ_LM_ADDRESS_MASK)
#define WF_AR_NL_CCLK_DBG_ERRINJ_LM_ADDRESS(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_ERRINJ_LM_ADDRESS_BP,\
									AR_NL_CCLK_DBG_ERRINJ_LM_ADDRESS_MASK)
#define RF_AR_NL_CCLK_DBG_ERRINJ_LM_PARITY(mmr)                      	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_ERRINJ_LM_PARITY_BP,\
									AR_NL_CCLK_DBG_ERRINJ_LM_PARITY_MASK)
#define WF_AR_NL_CCLK_DBG_ERRINJ_LM_PARITY(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_ERRINJ_LM_PARITY_BP,\
									AR_NL_CCLK_DBG_ERRINJ_LM_PARITY_MASK)
#define RF_AR_NL_CCLK_DBG_ERRINJ_LM_TRIGGERED(mmr)                   	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_ERRINJ_LM_TRIGGERED_BP,\
									AR_NL_CCLK_DBG_ERRINJ_LM_TRIGGERED_MASK)
#define WF_AR_NL_CCLK_DBG_ERRINJ_LM_TRIGGERED(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_ERRINJ_LM_TRIGGERED_BP,\
									AR_NL_CCLK_DBG_ERRINJ_LM_TRIGGERED_MASK)
#define RF_AR_NL_CCLK_DBG_ERRINJ_LM_MODE(mmr)                        	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_ERRINJ_LM_MODE_BP,\
									AR_NL_CCLK_DBG_ERRINJ_LM_MODE_MASK)
#define WF_AR_NL_CCLK_DBG_ERRINJ_LM_MODE(mmr,v)                      	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_ERRINJ_LM_MODE_BP,\
									AR_NL_CCLK_DBG_ERRINJ_LM_MODE_MASK)
#define RF_AR_NL_CCLK_DBG_ERRINJ_LM_ENABLE(mmr)                      	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_ERRINJ_LM_ENABLE_BP,\
									AR_NL_CCLK_DBG_ERRINJ_LM_ENABLE_MASK)
#define WF_AR_NL_CCLK_DBG_ERRINJ_LM_ENABLE(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_ERRINJ_LM_ENABLE_BP,\
									AR_NL_CCLK_DBG_ERRINJ_LM_ENABLE_MASK)
#define RF_AR_NL_CCLK_ERR_INFO_LM_PERR_ADDRESS(mmr)                  	RD_FIELD(mmr,\
									AR_NL_CCLK_ERR_INFO_LM_PERR_ADDRESS_BP,\
									AR_NL_CCLK_ERR_INFO_LM_PERR_ADDRESS_MASK)
#define WF_AR_NL_CCLK_ERR_INFO_LM_PERR_ADDRESS(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_CCLK_ERR_INFO_LM_PERR_ADDRESS_BP,\
									AR_NL_CCLK_ERR_INFO_LM_PERR_ADDRESS_MASK)
#define RF_AR_NL_CCLK_ERR_INFO_LM_PERR_MMR_DETECTED_PERR(mmr)        	RD_FIELD(mmr,\
									AR_NL_CCLK_ERR_INFO_LM_PERR_MMR_DETECTED_PERR_BP,\
									AR_NL_CCLK_ERR_INFO_LM_PERR_MMR_DETECTED_PERR_MASK)
#define WF_AR_NL_CCLK_ERR_INFO_LM_PERR_MMR_DETECTED_PERR(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_CCLK_ERR_INFO_LM_PERR_MMR_DETECTED_PERR_BP,\
									AR_NL_CCLK_ERR_INFO_LM_PERR_MMR_DETECTED_PERR_MASK)
#define RF_AR_NL_CCLK_ERR_INFO_LM_PERR_CNT_CNT(mmr)                  	RD_FIELD(mmr,\
									AR_NL_CCLK_ERR_INFO_LM_PERR_CNT_CNT_BP,\
									AR_NL_CCLK_ERR_INFO_LM_PERR_CNT_CNT_MASK)
#define WF_AR_NL_CCLK_ERR_INFO_LM_PERR_CNT_CNT(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_CCLK_ERR_INFO_LM_PERR_CNT_CNT_BP,\
									AR_NL_CCLK_ERR_INFO_LM_PERR_CNT_CNT_MASK)
#define RF_AR_NL_CCLK_DBG_LM_CAP_SEL_DATA_SEL(mmr)                   	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_CAP_SEL_DATA_SEL_BP,\
									AR_NL_CCLK_DBG_LM_CAP_SEL_DATA_SEL_MASK)
#define WF_AR_NL_CCLK_DBG_LM_CAP_SEL_DATA_SEL(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_CAP_SEL_DATA_SEL_BP,\
									AR_NL_CCLK_DBG_LM_CAP_SEL_DATA_SEL_MASK)
#define RF_AR_NL_CCLK_DBG_LM_T0_CMP_LO_DATA(mmr)                     	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_T0_CMP_LO_DATA_BP,\
									AR_NL_CCLK_DBG_LM_T0_CMP_LO_DATA_MASK)
#define WF_AR_NL_CCLK_DBG_LM_T0_CMP_LO_DATA(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_T0_CMP_LO_DATA_BP,\
									AR_NL_CCLK_DBG_LM_T0_CMP_LO_DATA_MASK)
#define RF_AR_NL_CCLK_DBG_LM_T0_CMP_MID_DATA(mmr)                    	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_T0_CMP_MID_DATA_BP,\
									AR_NL_CCLK_DBG_LM_T0_CMP_MID_DATA_MASK)
#define WF_AR_NL_CCLK_DBG_LM_T0_CMP_MID_DATA(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_T0_CMP_MID_DATA_BP,\
									AR_NL_CCLK_DBG_LM_T0_CMP_MID_DATA_MASK)
#define RF_AR_NL_CCLK_DBG_LM_T0_CMP_HI_DATA(mmr)                     	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_T0_CMP_HI_DATA_BP,\
									AR_NL_CCLK_DBG_LM_T0_CMP_HI_DATA_MASK)
#define WF_AR_NL_CCLK_DBG_LM_T0_CMP_HI_DATA(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_T0_CMP_HI_DATA_BP,\
									AR_NL_CCLK_DBG_LM_T0_CMP_HI_DATA_MASK)
#define RF_AR_NL_CCLK_DBG_LM_T0_MODE_DATA(mmr)                       	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_T0_MODE_DATA_BP,\
									AR_NL_CCLK_DBG_LM_T0_MODE_DATA_MASK)
#define WF_AR_NL_CCLK_DBG_LM_T0_MODE_DATA(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_T0_MODE_DATA_BP,\
									AR_NL_CCLK_DBG_LM_T0_MODE_DATA_MASK)
#define RF_AR_NL_CCLK_DBG_LM_T0_MASK_LO_DATA(mmr)                    	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_T0_MASK_LO_DATA_BP,\
									AR_NL_CCLK_DBG_LM_T0_MASK_LO_DATA_MASK)
#define WF_AR_NL_CCLK_DBG_LM_T0_MASK_LO_DATA(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_T0_MASK_LO_DATA_BP,\
									AR_NL_CCLK_DBG_LM_T0_MASK_LO_DATA_MASK)
#define RF_AR_NL_CCLK_DBG_LM_T0_MASK_MID_DATA(mmr)                   	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_T0_MASK_MID_DATA_BP,\
									AR_NL_CCLK_DBG_LM_T0_MASK_MID_DATA_MASK)
#define WF_AR_NL_CCLK_DBG_LM_T0_MASK_MID_DATA(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_T0_MASK_MID_DATA_BP,\
									AR_NL_CCLK_DBG_LM_T0_MASK_MID_DATA_MASK)
#define RF_AR_NL_CCLK_DBG_LM_T0_MASK_HI_DATA(mmr)                    	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_T0_MASK_HI_DATA_BP,\
									AR_NL_CCLK_DBG_LM_T0_MASK_HI_DATA_MASK)
#define WF_AR_NL_CCLK_DBG_LM_T0_MASK_HI_DATA(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_T0_MASK_HI_DATA_BP,\
									AR_NL_CCLK_DBG_LM_T0_MASK_HI_DATA_MASK)
#define RF_AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA7_SEL(mmr)                 	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA7_SEL_BP,\
									AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA7_SEL_MASK)
#define WF_AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA7_SEL(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA7_SEL_BP,\
									AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA7_SEL_MASK)
#define RF_AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA6_SEL(mmr)                 	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA6_SEL_BP,\
									AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA6_SEL_MASK)
#define WF_AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA6_SEL(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA6_SEL_BP,\
									AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA6_SEL_MASK)
#define RF_AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA5_SEL(mmr)                 	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA5_SEL_BP,\
									AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA5_SEL_MASK)
#define WF_AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA5_SEL(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA5_SEL_BP,\
									AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA5_SEL_MASK)
#define RF_AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA4_SEL(mmr)                 	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA4_SEL_BP,\
									AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA4_SEL_MASK)
#define WF_AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA4_SEL(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA4_SEL_BP,\
									AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA4_SEL_MASK)
#define RF_AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA3_SEL(mmr)                 	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA3_SEL_BP,\
									AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA3_SEL_MASK)
#define WF_AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA3_SEL(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA3_SEL_BP,\
									AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA3_SEL_MASK)
#define RF_AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA2_SEL(mmr)                 	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA2_SEL_BP,\
									AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA2_SEL_MASK)
#define WF_AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA2_SEL(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA2_SEL_BP,\
									AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA2_SEL_MASK)
#define RF_AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA1_SEL(mmr)                 	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA1_SEL_BP,\
									AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA1_SEL_MASK)
#define WF_AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA1_SEL(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA1_SEL_BP,\
									AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA1_SEL_MASK)
#define RF_AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA0_SEL(mmr)                 	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA0_SEL_BP,\
									AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA0_SEL_MASK)
#define WF_AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA0_SEL(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA0_SEL_BP,\
									AR_NL_CCLK_DBG_LM_TRIG_SEL_DATA0_SEL_MASK)
#define RF_AR_NL_CCLK_DBG_LM_T1_CMP_LO_DATA(mmr)                     	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_T1_CMP_LO_DATA_BP,\
									AR_NL_CCLK_DBG_LM_T1_CMP_LO_DATA_MASK)
#define WF_AR_NL_CCLK_DBG_LM_T1_CMP_LO_DATA(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_T1_CMP_LO_DATA_BP,\
									AR_NL_CCLK_DBG_LM_T1_CMP_LO_DATA_MASK)
#define RF_AR_NL_CCLK_DBG_LM_T1_CMP_MID_DATA(mmr)                    	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_T1_CMP_MID_DATA_BP,\
									AR_NL_CCLK_DBG_LM_T1_CMP_MID_DATA_MASK)
#define WF_AR_NL_CCLK_DBG_LM_T1_CMP_MID_DATA(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_T1_CMP_MID_DATA_BP,\
									AR_NL_CCLK_DBG_LM_T1_CMP_MID_DATA_MASK)
#define RF_AR_NL_CCLK_DBG_LM_T1_CMP_HI_DATA(mmr)                     	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_T1_CMP_HI_DATA_BP,\
									AR_NL_CCLK_DBG_LM_T1_CMP_HI_DATA_MASK)
#define WF_AR_NL_CCLK_DBG_LM_T1_CMP_HI_DATA(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_T1_CMP_HI_DATA_BP,\
									AR_NL_CCLK_DBG_LM_T1_CMP_HI_DATA_MASK)
#define RF_AR_NL_CCLK_DBG_LM_T1_MODE_DATA(mmr)                       	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_T1_MODE_DATA_BP,\
									AR_NL_CCLK_DBG_LM_T1_MODE_DATA_MASK)
#define WF_AR_NL_CCLK_DBG_LM_T1_MODE_DATA(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_T1_MODE_DATA_BP,\
									AR_NL_CCLK_DBG_LM_T1_MODE_DATA_MASK)
#define RF_AR_NL_CCLK_DBG_LM_T1_MASK_LO_DATA(mmr)                    	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_T1_MASK_LO_DATA_BP,\
									AR_NL_CCLK_DBG_LM_T1_MASK_LO_DATA_MASK)
#define WF_AR_NL_CCLK_DBG_LM_T1_MASK_LO_DATA(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_T1_MASK_LO_DATA_BP,\
									AR_NL_CCLK_DBG_LM_T1_MASK_LO_DATA_MASK)
#define RF_AR_NL_CCLK_DBG_LM_T1_MASK_MID_DATA(mmr)                   	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_T1_MASK_MID_DATA_BP,\
									AR_NL_CCLK_DBG_LM_T1_MASK_MID_DATA_MASK)
#define WF_AR_NL_CCLK_DBG_LM_T1_MASK_MID_DATA(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_T1_MASK_MID_DATA_BP,\
									AR_NL_CCLK_DBG_LM_T1_MASK_MID_DATA_MASK)
#define RF_AR_NL_CCLK_DBG_LM_T1_MASK_HI_DATA(mmr)                    	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_T1_MASK_HI_DATA_BP,\
									AR_NL_CCLK_DBG_LM_T1_MASK_HI_DATA_MASK)
#define WF_AR_NL_CCLK_DBG_LM_T1_MASK_HI_DATA(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_T1_MASK_HI_DATA_BP,\
									AR_NL_CCLK_DBG_LM_T1_MASK_HI_DATA_MASK)
#define RF_AR_NL_CCLK_DBG_LM_MUX_SEL_CAP_SEL(mmr)                    	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_MUX_SEL_CAP_SEL_BP,\
									AR_NL_CCLK_DBG_LM_MUX_SEL_CAP_SEL_MASK)
#define WF_AR_NL_CCLK_DBG_LM_MUX_SEL_CAP_SEL(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_MUX_SEL_CAP_SEL_BP,\
									AR_NL_CCLK_DBG_LM_MUX_SEL_CAP_SEL_MASK)
#define RF_AR_NL_CCLK_DBG_LM_MUX_SEL_TRIG1_SEL(mmr)                  	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_MUX_SEL_TRIG1_SEL_BP,\
									AR_NL_CCLK_DBG_LM_MUX_SEL_TRIG1_SEL_MASK)
#define WF_AR_NL_CCLK_DBG_LM_MUX_SEL_TRIG1_SEL(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_MUX_SEL_TRIG1_SEL_BP,\
									AR_NL_CCLK_DBG_LM_MUX_SEL_TRIG1_SEL_MASK)
#define RF_AR_NL_CCLK_DBG_LM_MUX_SEL_TRIG0_SEL(mmr)                  	RD_FIELD(mmr,\
									AR_NL_CCLK_DBG_LM_MUX_SEL_TRIG0_SEL_BP,\
									AR_NL_CCLK_DBG_LM_MUX_SEL_TRIG0_SEL_MASK)
#define WF_AR_NL_CCLK_DBG_LM_MUX_SEL_TRIG0_SEL(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_CCLK_DBG_LM_MUX_SEL_TRIG0_SEL_BP,\
									AR_NL_CCLK_DBG_LM_MUX_SEL_TRIG0_SEL_MASK)

#endif
