module sr_latch_tb;
  reg s,r;
  wire q,q_not;
  sr_latch dut(.s(s), .r(r), .q(q), .q_not(q_not));
  initial begin $monitor($time,"s=%b,r=%b,q=%b,q_bar=%b",s,r,q,q_not);
#1;s=0;r=0;
#1;s=0;r=1;
#1;s=1;r=0;
#1;s=1;r=1;
  end
  initial begin
    $dumpfile("dump.vcd");
    $dumpvars(0,sr_latch_tb);
  end
endmodule