Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date              : Wed Jan 22 19:36:36 2025
| Host              : pxdrom-VirtualBox running 64-bit Ubuntu 24.04.1 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file mlp_accel_design_wrapper_timing_summary_routed.rpt -pb mlp_accel_design_wrapper_timing_summary_routed.pb -rpx mlp_accel_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : mlp_accel_design_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.993        0.000                      0                63683        0.012        0.000                      0                63683        3.500        0.000                       0                 35625  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            2.993        0.000                      0                63683        0.012        0.000                      0                63683        3.500        0.000                       0                 35625  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.993ns  (required time - arrival time)
  Source:                 mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/din0_buf1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_126_fu_686_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.713ns  (logic 0.810ns (12.067%)  route 5.903ns (87.933%))
  Logic Levels:           7  (CARRY8=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 11.897 - 10.000 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.940ns (routing 0.638ns, distribution 1.302ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.576ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.940     2.147    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/ap_clk
    SLICE_X38Y158        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/din0_buf1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y158        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     2.244 f  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/din0_buf1_reg[19]/Q
                         net (fo=2, routed)           0.756     2.999    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/WIDE_NOR/s_axis_a_tdata[19]
    SLICE_X33Y154        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.116     3.115 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/WIDE_NOR/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.010     3.125    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/WIDE_NOR/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1_n_0
    SLICE_X33Y154        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.320 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/WIDE_NOR/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.028     3.348    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.371 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.028     3.399    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.422 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.028     3.450    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND2/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y157        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     3.559 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND2/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[4]
                         net (fo=1, routed)           0.303     3.862    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/Q[0]
    SLICE_X32Y159        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100     3.962 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/mant_op_inferred_i_1/O
                         net (fo=68, routed)          4.668     8.630    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/l_hidden2_outputs_d0[22]
    SLICE_X43Y14         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     8.777 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_126_fu_686[22]_i_1/O
                         net (fo=1, routed)           0.082     8.859    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_126_fu_686[22]_i_1_n_0
    SLICE_X43Y14         FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_126_fu_686_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.730    11.897    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_clk
    SLICE_X43Y14         FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_126_fu_686_reg[22]/C
                         clock pessimism              0.102    11.999    
                         clock uncertainty           -0.174    11.825    
    SLICE_X43Y14         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    11.852    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_126_fu_686_reg[22]
  -------------------------------------------------------------------
                         required time                         11.852    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                  2.993    

Slack (MET) :             3.078ns  (required time - arrival time)
  Source:                 mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/din0_buf1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_127_fu_690_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.614ns  (logic 0.681ns (10.296%)  route 5.933ns (89.704%))
  Logic Levels:           5  (CARRY8=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.884ns = ( 11.884 - 10.000 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.940ns (routing 0.638ns, distribution 1.302ns)
  Clock Net Delay (Destination): 1.717ns (routing 0.576ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.940     2.147    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/ap_clk
    SLICE_X38Y158        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/din0_buf1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y158        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     2.244 f  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/din0_buf1_reg[19]/Q
                         net (fo=2, routed)           0.756     2.999    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/WIDE_NOR/s_axis_a_tdata[19]
    SLICE_X33Y154        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.116     3.115 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/WIDE_NOR/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.010     3.125    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/WIDE_NOR/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1_n_0
    SLICE_X33Y154        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.320 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/WIDE_NOR/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.028     3.348    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     3.457 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[4]
                         net (fo=1, routed)           0.146     3.603    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND1/mant_op[6]
    SLICE_X34Y155        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.064     3.667 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND1/mant_op_inferred_i_17/O
                         net (fo=68, routed)          4.931     8.598    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/l_hidden2_outputs_d0[6]
    SLICE_X39Y11         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     8.698 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_127_fu_690[6]_i_1/O
                         net (fo=1, routed)           0.063     8.761    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_127_fu_690[6]_i_1_n_0
    SLICE_X39Y11         FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_127_fu_690_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.717    11.884    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_clk
    SLICE_X39Y11         FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_127_fu_690_reg[6]/C
                         clock pessimism              0.102    11.986    
                         clock uncertainty           -0.174    11.812    
    SLICE_X39Y11         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027    11.839    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_127_fu_690_reg[6]
  -------------------------------------------------------------------
                         required time                         11.839    
                         arrival time                          -8.761    
  -------------------------------------------------------------------
                         slack                                  3.078    

Slack (MET) :             3.168ns  (required time - arrival time)
  Source:                 mlp_accel_design_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/ap_enable_reg_pp0_iter195_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.480ns  (logic 0.096ns (1.481%)  route 6.384ns (98.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 11.713 - 10.000 ) 
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.720ns (routing 0.638ns, distribution 1.082ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.576ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.720     1.927    mlp_accel_design_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X0Y92          FDRE                                         r  mlp_accel_design_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.023 f  mlp_accel_design_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=401, routed)         6.384     8.407    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/ap_rst_n
    SLICE_X3Y57          FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/ap_enable_reg_pp0_iter195_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.546    11.713    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/ap_clk
    SLICE_X3Y57          FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/ap_enable_reg_pp0_iter195_reg/C
                         clock pessimism              0.107    11.820    
                         clock uncertainty           -0.174    11.646    
    SLICE_X3Y57          FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.072    11.574    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/ap_enable_reg_pp0_iter195_reg
  -------------------------------------------------------------------
                         required time                         11.574    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                  3.168    

Slack (MET) :             3.168ns  (required time - arrival time)
  Source:                 mlp_accel_design_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/ap_enable_reg_pp0_iter200_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.480ns  (logic 0.096ns (1.481%)  route 6.384ns (98.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 11.713 - 10.000 ) 
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.720ns (routing 0.638ns, distribution 1.082ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.576ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.720     1.927    mlp_accel_design_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X0Y92          FDRE                                         r  mlp_accel_design_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.023 f  mlp_accel_design_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=401, routed)         6.384     8.407    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/ap_rst_n
    SLICE_X3Y57          FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/ap_enable_reg_pp0_iter200_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.546    11.713    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/ap_clk
    SLICE_X3Y57          FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/ap_enable_reg_pp0_iter200_reg/C
                         clock pessimism              0.107    11.820    
                         clock uncertainty           -0.174    11.646    
    SLICE_X3Y57          FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.072    11.574    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/ap_enable_reg_pp0_iter200_reg
  -------------------------------------------------------------------
                         required time                         11.574    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                  3.168    

Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/din0_buf1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_124_fu_678_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 0.841ns (12.942%)  route 5.657ns (87.058%))
  Logic Levels:           7  (CARRY8=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.876ns = ( 11.876 - 10.000 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.940ns (routing 0.638ns, distribution 1.302ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.576ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.940     2.147    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/ap_clk
    SLICE_X38Y158        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/din0_buf1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y158        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     2.244 f  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/din0_buf1_reg[19]/Q
                         net (fo=2, routed)           0.756     2.999    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/WIDE_NOR/s_axis_a_tdata[19]
    SLICE_X33Y154        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.116     3.115 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/WIDE_NOR/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.010     3.125    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/WIDE_NOR/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1_n_0
    SLICE_X33Y154        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.320 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/WIDE_NOR/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.028     3.348    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.371 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.028     3.399    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.422 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.028     3.450    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND2/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y157        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     3.559 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND2/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[4]
                         net (fo=1, routed)           0.303     3.862    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/Q[0]
    SLICE_X32Y159        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100     3.962 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/mant_op_inferred_i_1/O
                         net (fo=68, routed)          4.434     8.397    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/l_hidden2_outputs_d0[22]
    SLICE_X43Y31         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     8.575 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_124_fu_678[22]_i_1/O
                         net (fo=1, routed)           0.070     8.645    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_124_fu_678[22]_i_1_n_0
    SLICE_X43Y31         FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_124_fu_678_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.709    11.876    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_clk
    SLICE_X43Y31         FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_124_fu_678_reg[22]/C
                         clock pessimism              0.102    11.978    
                         clock uncertainty           -0.174    11.804    
    SLICE_X43Y31         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027    11.831    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_124_fu_678_reg[22]
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.244ns  (required time - arrival time)
  Source:                 mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/din0_buf1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_135_fu_722_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.320ns  (logic 0.819ns (12.959%)  route 5.501ns (87.041%))
  Logic Levels:           7  (CARRY8=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.755ns = ( 11.755 - 10.000 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.940ns (routing 0.638ns, distribution 1.302ns)
  Clock Net Delay (Destination): 1.588ns (routing 0.576ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.940     2.147    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/ap_clk
    SLICE_X38Y158        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/din0_buf1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y158        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     2.244 f  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/din0_buf1_reg[19]/Q
                         net (fo=2, routed)           0.756     2.999    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/WIDE_NOR/s_axis_a_tdata[19]
    SLICE_X33Y154        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.116     3.115 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/WIDE_NOR/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.010     3.125    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/WIDE_NOR/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1_n_0
    SLICE_X33Y154        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.320 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/WIDE_NOR/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.028     3.348    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.371 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.028     3.399    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.422 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.028     3.450    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND2/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y157        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.547 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND2/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=1, routed)           0.231     3.778    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND2/mant_op[19]
    SLICE_X34Y155        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.205     3.983 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND2/mant_op_inferred_i_4/O
                         net (fo=68, routed)          4.350     8.334    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/l_hidden2_outputs_d0[19]
    SLICE_X20Y1          LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     8.397 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_135_fu_722[19]_i_1/O
                         net (fo=1, routed)           0.070     8.467    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_135_fu_722[19]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_135_fu_722_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.588    11.755    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_clk
    SLICE_X20Y1          FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_135_fu_722_reg[19]/C
                         clock pessimism              0.102    11.857    
                         clock uncertainty           -0.174    11.683    
    SLICE_X20Y1          FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027    11.710    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_135_fu_722_reg[19]
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                  3.244    

Slack (MET) :             3.286ns  (required time - arrival time)
  Source:                 mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/din0_buf1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_139_fu_738_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.221ns  (logic 0.832ns (13.374%)  route 5.389ns (86.625%))
  Logic Levels:           8  (CARRY8=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 11.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.940ns (routing 0.638ns, distribution 1.302ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.576ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.940     2.147    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/ap_clk
    SLICE_X38Y158        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/din0_buf1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y158        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     2.244 f  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/din0_buf1_reg[19]/Q
                         net (fo=2, routed)           0.756     2.999    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/WIDE_NOR/s_axis_a_tdata[19]
    SLICE_X33Y154        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.116     3.115 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/WIDE_NOR/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.010     3.125    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/WIDE_NOR/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1_n_0
    SLICE_X33Y154        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.320 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/WIDE_NOR/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.028     3.348    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.371 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.028     3.399    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.422 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.028     3.450    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND2/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y157        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.473 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND2/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.028     3.501    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_ADD.ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y158        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     3.646 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_ADD.ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=1, routed)           0.329     3.975    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_ADD.ADD/exp_op[7]
    SLICE_X32Y160        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147     4.122 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_ADD.ADD/m_axis_result_tdata[30]_INST_0/O
                         net (fo=68, routed)          4.124     8.247    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/l_hidden2_outputs_d0[30]
    SLICE_X3Y36          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     8.310 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_139_fu_738[30]_i_1/O
                         net (fo=1, routed)           0.058     8.368    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_139_fu_738[30]_i_1_n_0
    SLICE_X3Y36          FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_139_fu_738_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.531    11.698    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_clk
    SLICE_X3Y36          FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_139_fu_738_reg[30]/C
                         clock pessimism              0.102    11.800    
                         clock uncertainty           -0.174    11.626    
    SLICE_X3Y36          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    11.653    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_139_fu_738_reg[30]
  -------------------------------------------------------------------
                         required time                         11.653    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                  3.286    

Slack (MET) :             3.296ns  (required time - arrival time)
  Source:                 mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/din0_buf1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_138_fu_734_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 0.732ns (11.758%)  route 5.494ns (88.242%))
  Logic Levels:           5  (CARRY8=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 11.713 - 10.000 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.940ns (routing 0.638ns, distribution 1.302ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.576ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.940     2.147    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/ap_clk
    SLICE_X38Y158        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/din0_buf1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y158        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     2.244 f  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/din0_buf1_reg[19]/Q
                         net (fo=2, routed)           0.756     2.999    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/WIDE_NOR/s_axis_a_tdata[19]
    SLICE_X33Y154        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.116     3.115 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/WIDE_NOR/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.010     3.125    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/WIDE_NOR/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1_n_0
    SLICE_X33Y154        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.320 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/WIDE_NOR/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.028     3.348    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.445 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=1, routed)           0.266     3.711    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND1/mant_op[3]
    SLICE_X35Y155        LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.164     3.875 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND1/mant_op_inferred_i_20/O
                         net (fo=68, routed)          4.376     8.251    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/l_hidden2_outputs_d0[3]
    SLICE_X7Y21          LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     8.314 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_138_fu_734[3]_i_1/O
                         net (fo=1, routed)           0.058     8.372    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_138_fu_734[3]_i_1_n_0
    SLICE_X7Y21          FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_138_fu_734_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.546    11.713    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_clk
    SLICE_X7Y21          FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_138_fu_734_reg[3]/C
                         clock pessimism              0.102    11.815    
                         clock uncertainty           -0.174    11.641    
    SLICE_X7Y21          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    11.668    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_138_fu_734_reg[3]
  -------------------------------------------------------------------
                         required time                         11.668    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                  3.296    

Slack (MET) :             3.336ns  (required time - arrival time)
  Source:                 mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/din0_buf1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_127_fu_690_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 0.904ns (14.258%)  route 5.436ns (85.742%))
  Logic Levels:           7  (CARRY8=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 11.868 - 10.000 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.940ns (routing 0.638ns, distribution 1.302ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.576ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.940     2.147    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/ap_clk
    SLICE_X38Y158        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/din0_buf1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y158        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     2.244 f  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/din0_buf1_reg[19]/Q
                         net (fo=2, routed)           0.756     2.999    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/WIDE_NOR/s_axis_a_tdata[19]
    SLICE_X33Y154        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.116     3.115 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/WIDE_NOR/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.010     3.125    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/WIDE_NOR/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1_n_0
    SLICE_X33Y154        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.320 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/WIDE_NOR/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.028     3.348    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.371 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.028     3.399    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.422 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.028     3.450    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND2/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y157        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.547 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND2/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=1, routed)           0.231     3.778    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND2/mant_op[19]
    SLICE_X34Y155        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.205     3.983 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND2/mant_op_inferred_i_4/O
                         net (fo=68, routed)          4.297     8.280    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/l_hidden2_outputs_d0[19]
    SLICE_X38Y15         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148     8.428 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_127_fu_690[19]_i_1/O
                         net (fo=1, routed)           0.059     8.487    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_127_fu_690[19]_i_1_n_0
    SLICE_X38Y15         FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_127_fu_690_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.701    11.868    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_clk
    SLICE_X38Y15         FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_127_fu_690_reg[19]/C
                         clock pessimism              0.102    11.970    
                         clock uncertainty           -0.174    11.796    
    SLICE_X38Y15         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    11.823    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_127_fu_690_reg[19]
  -------------------------------------------------------------------
                         required time                         11.823    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                  3.336    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/din0_buf1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_128_fu_694_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.337ns  (logic 0.820ns (12.940%)  route 5.517ns (87.060%))
  Logic Levels:           7  (CARRY8=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.877ns = ( 11.877 - 10.000 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.940ns (routing 0.638ns, distribution 1.302ns)
  Clock Net Delay (Destination): 1.710ns (routing 0.576ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.940     2.147    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/ap_clk
    SLICE_X38Y158        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/din0_buf1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y158        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     2.244 f  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/din0_buf1_reg[19]/Q
                         net (fo=2, routed)           0.756     2.999    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/WIDE_NOR/s_axis_a_tdata[19]
    SLICE_X33Y154        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.116     3.115 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/WIDE_NOR/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.010     3.125    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/WIDE_NOR/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1_n_0
    SLICE_X33Y154        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.320 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/WIDE_NOR/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.028     3.348    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.371 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.028     3.399    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.422 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.028     3.450    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND2/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y157        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.547 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND2/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=1, routed)           0.231     3.778    mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND2/mant_op[19]
    SLICE_X34Y155        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.205     3.983 r  mlp_accel_design_i/MLP_0/inst/fptrunc_64ns_32_2_no_dsp_1_U374/MLP_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/LOGIC.RND2/mant_op_inferred_i_4/O
                         net (fo=68, routed)          4.376     8.360    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/l_hidden2_outputs_d0[19]
    SLICE_X38Y2          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     8.424 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_128_fu_694[19]_i_1/O
                         net (fo=1, routed)           0.060     8.484    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_128_fu_694[19]_i_1_n_0
    SLICE_X38Y2          FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_128_fu_694_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.710    11.877    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_clk
    SLICE_X38Y2          FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_128_fu_694_reg[19]/C
                         clock pessimism              0.102    11.979    
                         clock uncertainty           -0.174    11.805    
    SLICE_X38Y2          FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027    11.832    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/empty_128_fu_694_reg[19]
  -------------------------------------------------------------------
                         required time                         11.832    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  3.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U112/din1_buf1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U112/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.069ns (35.842%)  route 0.124ns (64.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.720ns (routing 0.576ns, distribution 1.144ns)
  Clock Net Delay (Destination): 1.975ns (routing 0.638ns, distribution 1.337ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.720     1.887    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U112/ap_clk
    SLICE_X39Y6          FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U112/din1_buf1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.069     1.956 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U112/din1_buf1_reg[23]/Q
                         net (fo=7, routed)           0.124     2.080    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U112/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/s_axis_b_tdata[0]
    SLICE_X40Y6          FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U112/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.975     2.182    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U112/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/aclk
    SLICE_X40Y6          FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U112/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism             -0.168     2.014    
    SLICE_X40Y6          FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.053     2.067    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U112/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U119/din1_buf1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U119/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.070ns (42.022%)  route 0.097ns (57.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.587ns (routing 0.576ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.638ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.587     1.754    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U119/ap_clk
    SLICE_X22Y3          FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U119/din1_buf1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.824 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U119/din1_buf1_reg[22]/Q
                         net (fo=4, routed)           0.097     1.921    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U119/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[22]
    SLICE_X24Y3          FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U119/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.806     2.013    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U119/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X24Y3          FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U119/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism             -0.160     1.853    
    SLICE_X24Y3          FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.055     1.908    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U119/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U105/din1_buf1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U105/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.073ns (34.020%)  route 0.142ns (65.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      1.584ns (routing 0.576ns, distribution 1.008ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.638ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.584     1.751    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U105/ap_clk
    SLICE_X20Y57         FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U105/din1_buf1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y57         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.073     1.824 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U105/din1_buf1_reg[29]/Q
                         net (fo=7, routed)           0.142     1.966    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U105/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/s_axis_b_tdata[6]
    SLICE_X22Y61         FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U105/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.797     2.004    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U105/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/aclk
    SLICE_X22Y61         FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U105/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.107     1.897    
    SLICE_X22Y61         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     1.952    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U105/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U86/din1_buf1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U86/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.072ns (41.109%)  route 0.103ns (58.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.568ns (routing 0.576ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.638ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.568     1.735    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U86/ap_clk
    SLICE_X7Y145         FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U86/din1_buf1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y145         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.807 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U86/din1_buf1_reg[22]/Q
                         net (fo=4, routed)           0.103     1.910    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U86/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[22]
    SLICE_X9Y145         FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U86/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.795     2.002    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U86/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X9Y145         FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U86/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism             -0.160     1.842    
    SLICE_X9Y145         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.053     1.895    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U86/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U105/din1_buf1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U105/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.071ns (32.127%)  route 0.150ns (67.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      1.584ns (routing 0.576ns, distribution 1.008ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.638ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.584     1.751    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U105/ap_clk
    SLICE_X20Y57         FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U105/din1_buf1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y57         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.071     1.822 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U105/din1_buf1_reg[27]/Q
                         net (fo=7, routed)           0.150     1.972    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U105/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/s_axis_b_tdata[4]
    SLICE_X22Y60         FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U105/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.797     2.004    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U105/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/aclk
    SLICE_X22Y60         FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U105/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism             -0.107     1.897    
    SLICE_X22Y60         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     1.952    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U105/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.040ns (39.013%)  route 0.063ns (60.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Net Delay (Source):      0.906ns (routing 0.324ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.365ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       0.906     1.017    mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X10Y162        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y162        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.057 r  mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[1]/Q
                         net (fo=3, routed)           0.063     1.119    mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[1]
    SLICE_X11Y162        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.016     1.154    mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X11Y162        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/C
                         clock pessimism             -0.102     1.052    
    SLICE_X11Y162        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.099    mlp_accel_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U110/din1_buf1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U110/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.072ns (36.805%)  route 0.124ns (63.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.725ns (routing 0.576ns, distribution 1.149ns)
  Clock Net Delay (Destination): 1.973ns (routing 0.638ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.725     1.892    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U110/ap_clk
    SLICE_X44Y19         FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U110/din1_buf1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.072     1.964 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U110/din1_buf1_reg[29]/Q
                         net (fo=7, routed)           0.124     2.088    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U110/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/s_axis_b_tdata[6]
    SLICE_X45Y21         FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U110/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.973     2.180    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U110/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/aclk
    SLICE_X45Y21         FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U110/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.168     2.012    
    SLICE_X45Y21         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.055     2.067    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U110/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U96/din0_buf1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U96/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.071ns (35.898%)  route 0.127ns (64.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.720ns (routing 0.576ns, distribution 1.144ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.638ns, distribution 1.334ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.720     1.887    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U96/ap_clk
    SLICE_X45Y49         FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U96/din0_buf1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.071     1.958 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U96/din0_buf1_reg[14]/Q
                         net (fo=4, routed)           0.127     2.085    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U96/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/s_axis_a_tdata[14]
    SLICE_X44Y48         FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U96/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.972     2.179    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U96/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X44Y48         FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U96/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]/C
                         clock pessimism             -0.168     2.011    
    SLICE_X44Y48         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.053     2.064    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U96/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U95/din1_buf1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U95/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.072ns (26.464%)  route 0.200ns (73.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      1.713ns (routing 0.576ns, distribution 1.137ns)
  Clock Net Delay (Destination): 1.976ns (routing 0.638ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.713     1.880    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U95/ap_clk
    SLICE_X43Y66         FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U95/din1_buf1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.072     1.952 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U95/din1_buf1_reg[30]/Q
                         net (fo=7, routed)           0.200     2.152    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U95/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/s_axis_b_tdata[7]
    SLICE_X44Y59         FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U95/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.976     2.183    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U95/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/aclk
    SLICE_X44Y59         FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U95/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism             -0.107     2.076    
    SLICE_X44Y59         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     2.131    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U95/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 mlp_accel_design_i/MLP_0/inst/l_out_outputs_U/q1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808/fcmp_32ns_32ns_1_2_no_dsp_1_U368/din0_buf1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.637%)  route 0.035ns (47.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      0.911ns (routing 0.324ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.365ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       0.911     1.022    mlp_accel_design_i/MLP_0/inst/l_out_outputs_U/ap_clk
    SLICE_X18Y143        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/l_out_outputs_U/q1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y143        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.061 r  mlp_accel_design_i/MLP_0/inst/l_out_outputs_U/q1_reg[23]/Q
                         net (fo=2, routed)           0.035     1.096    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808/fcmp_32ns_32ns_1_2_no_dsp_1_U368/din0_buf1_reg[31]_0[23]
    SLICE_X18Y143        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808/fcmp_32ns_32ns_1_2_no_dsp_1_U368/din0_buf1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.034     1.172    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808/fcmp_32ns_32ns_1_2_no_dsp_1_U368/ap_clk
    SLICE_X18Y143        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808/fcmp_32ns_32ns_1_2_no_dsp_1_U368/din0_buf1_reg[23]/C
                         clock pessimism             -0.145     1.028    
    SLICE_X18Y143        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.075    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808/fcmp_32ns_32ns_1_2_no_dsp_1_U368/din0_buf1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.021    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0       mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X3Y26   mlp_accel_design_i/MLP_0/inst/image_pixels_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X3Y27   mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L21_fu_779/WeightOut_U/q0_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X3Y28   mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L21_fu_779/WeightOut_U/q0_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB18_X2Y52   mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/BiasesHidden1_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB18_X2Y52   mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/BiasesHidden1_U/q0_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X1Y15   mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/WeightHidden1_U/q0_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X1Y18   mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/WeightHidden1_U/q0_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X1Y19   mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/WeightHidden1_U/q0_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X1Y16   mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/WeightHidden1_U/q0_reg_0_11/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X34Y160  mlp_accel_design_i/MLP_0/inst/ddiv_64ns_64ns_64_22_no_dsp_1_U378/MLP_ddiv_64ns_64ns_64_22_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_srl18/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X34Y160  mlp_accel_design_i/MLP_0/inst/ddiv_64ns_64ns_64_22_no_dsp_1_U378/MLP_ddiv_64ns_64ns_64_22_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_srl18/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X34Y160  mlp_accel_design_i/MLP_0/inst/ddiv_64ns_64ns_64_22_no_dsp_1_U378/MLP_ddiv_64ns_64ns_64_22_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][10]_srl18/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X34Y160  mlp_accel_design_i/MLP_0/inst/ddiv_64ns_64ns_64_22_no_dsp_1_U378/MLP_ddiv_64ns_64ns_64_22_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][10]_srl18/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X34Y160  mlp_accel_design_i/MLP_0/inst/ddiv_64ns_64ns_64_22_no_dsp_1_U378/MLP_ddiv_64ns_64ns_64_22_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][1]_srl18/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X34Y160  mlp_accel_design_i/MLP_0/inst/ddiv_64ns_64ns_64_22_no_dsp_1_U378/MLP_ddiv_64ns_64ns_64_22_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][1]_srl18/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X34Y160  mlp_accel_design_i/MLP_0/inst/ddiv_64ns_64ns_64_22_no_dsp_1_U378/MLP_ddiv_64ns_64ns_64_22_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][2]_srl18/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X34Y160  mlp_accel_design_i/MLP_0/inst/ddiv_64ns_64ns_64_22_no_dsp_1_U378/MLP_ddiv_64ns_64ns_64_22_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][2]_srl18/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X34Y160  mlp_accel_design_i/MLP_0/inst/ddiv_64ns_64ns_64_22_no_dsp_1_U378/MLP_ddiv_64ns_64ns_64_22_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_srl18/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X34Y160  mlp_accel_design_i/MLP_0/inst/ddiv_64ns_64ns_64_22_no_dsp_1_U378/MLP_ddiv_64ns_64ns_64_22_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_srl18/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X34Y160  mlp_accel_design_i/MLP_0/inst/ddiv_64ns_64ns_64_22_no_dsp_1_U378/MLP_ddiv_64ns_64ns_64_22_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][10]_srl18/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X34Y160  mlp_accel_design_i/MLP_0/inst/ddiv_64ns_64ns_64_22_no_dsp_1_U378/MLP_ddiv_64ns_64ns_64_22_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][10]_srl18/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X34Y160  mlp_accel_design_i/MLP_0/inst/ddiv_64ns_64ns_64_22_no_dsp_1_U378/MLP_ddiv_64ns_64ns_64_22_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][1]_srl18/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X34Y160  mlp_accel_design_i/MLP_0/inst/ddiv_64ns_64ns_64_22_no_dsp_1_U378/MLP_ddiv_64ns_64ns_64_22_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][1]_srl18/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X34Y160  mlp_accel_design_i/MLP_0/inst/ddiv_64ns_64ns_64_22_no_dsp_1_U378/MLP_ddiv_64ns_64ns_64_22_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][2]_srl18/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X34Y160  mlp_accel_design_i/MLP_0/inst/ddiv_64ns_64ns_64_22_no_dsp_1_U378/MLP_ddiv_64ns_64ns_64_22_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][2]_srl18/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            mlp_accel_design_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.350ns  (logic 0.179ns (13.259%)  route 1.171ns (86.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.521ns (routing 0.576ns, distribution 0.945ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.113     1.113    mlp_accel_design_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X3Y100         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     1.292 r  mlp_accel_design_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.058     1.350    mlp_accel_design_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X3Y100         FDRE                                         r  mlp_accel_design_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.521     1.688    mlp_accel_design_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y100         FDRE                                         r  mlp_accel_design_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            mlp_accel_design_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.060ns (10.239%)  route 0.526ns (89.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.994ns (routing 0.365ns, distribution 0.629ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.511     0.511    mlp_accel_design_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X3Y100         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     0.571 r  mlp_accel_design_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.015     0.586    mlp_accel_design_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X3Y100         FDRE                                         r  mlp_accel_design_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       0.994     1.132    mlp_accel_design_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y100         FDRE                                         r  mlp_accel_design_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.810ns  (logic 0.736ns (40.663%)  route 1.074ns (59.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.638ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.583ns (routing 0.576ns, distribution 1.007ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.741     1.948    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[13])
                                                      0.736     2.684 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[13]
                         net (fo=3, routed)           1.074     3.758    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[11]
    SLICE_X10Y126        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.583     1.750    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X10Y126        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.752ns  (logic 0.703ns (40.115%)  route 1.049ns (59.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.638ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.576ns, distribution 1.002ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.741     1.948    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[26])
                                                      0.703     2.651 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[26]
                         net (fo=3, routed)           1.049     3.700    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[24]
    SLICE_X10Y134        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.578     1.745    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X10Y134        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mlp_accel_design_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.726ns  (logic 0.096ns (5.562%)  route 1.630ns (94.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.720ns (routing 0.638ns, distribution 1.082ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.576ns, distribution 0.994ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.720     1.927    mlp_accel_design_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X0Y92          FDRE                                         r  mlp_accel_design_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.023 r  mlp_accel_design_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=401, routed)         1.630     3.653    mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X13Y127        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.570     1.737    mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/m_axi_sg_aclk
    SLICE_X13Y127        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.645ns  (logic 0.724ns (44.011%)  route 0.921ns (55.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.638ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.576ns, distribution 1.005ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.741     1.948    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[28])
                                                      0.724     2.672 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[28]
                         net (fo=3, routed)           0.921     3.593    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[26]
    SLICE_X9Y132         FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.581     1.748    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X9Y132         FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.569ns  (logic 0.710ns (45.265%)  route 0.859ns (54.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.638ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.583ns (routing 0.576ns, distribution 1.007ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.741     1.948    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[21])
                                                      0.710     2.658 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[21]
                         net (fo=3, routed)           0.859     3.517    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[19]
    SLICE_X10Y126        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.583     1.750    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X10Y126        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.560ns  (logic 0.712ns (45.637%)  route 0.848ns (54.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.638ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.583ns (routing 0.576ns, distribution 1.007ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.741     1.948    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[20])
                                                      0.712     2.660 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[20]
                         net (fo=3, routed)           0.848     3.508    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[18]
    SLICE_X10Y126        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.583     1.750    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X10Y126        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.544ns  (logic 0.734ns (47.534%)  route 0.810ns (52.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.638ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.576ns, distribution 1.002ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.741     1.948    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[17])
                                                      0.734     2.682 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[17]
                         net (fo=3, routed)           0.810     3.492    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[15]
    SLICE_X10Y127        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.578     1.745    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X10Y127        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.533ns  (logic 0.748ns (48.786%)  route 0.785ns (51.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.638ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.583ns (routing 0.576ns, distribution 1.007ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.741     1.948    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[16])
                                                      0.748     2.696 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[16]
                         net (fo=3, routed)           0.785     3.481    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[14]
    SLICE_X10Y126        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.583     1.750    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X10Y126        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.487ns  (logic 0.704ns (47.341%)  route 0.783ns (52.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.638ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.576ns, distribution 1.006ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.741     1.948    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[10])
                                                      0.704     2.652 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[10]
                         net (fo=7, routed)           0.783     3.435    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[8]
    SLICE_X9Y130         FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.582     1.749    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X9Y130         FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.482ns  (logic 0.752ns (50.756%)  route 0.730ns (49.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.638ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.576ns, distribution 0.998ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.741     1.948    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[22])
                                                      0.752     2.700 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[22]
                         net (fo=3, routed)           0.730     3.430    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[20]
    SLICE_X7Y127         FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.574     1.741    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X7Y127         FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.halt_cmplt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.901ns (routing 0.324ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.365ns, distribution 0.659ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       0.901     1.012    mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_s2mm_aclk
    SLICE_X13Y141        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.halt_cmplt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y141        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.051 r  mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.halt_cmplt_reg_reg/Q
                         net (fo=1, routed)           0.057     1.108    mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/prmry_in
    SLICE_X13Y141        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.024     1.162    mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/m_axi_sg_aclk
    SLICE_X13Y141        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.116ns  (logic 0.039ns (33.621%)  route 0.077ns (66.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.152ns
    Source Clock Delay      (SCD):    1.001ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.890ns (routing 0.324ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.014ns (routing 0.365ns, distribution 0.649ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       0.890     1.001    mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_aclk
    SLICE_X13Y149        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y149        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.040 r  mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/Q
                         net (fo=1, routed)           0.077     1.117    mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/prmry_in
    SLICE_X13Y149        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.014     1.152    mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/m_axi_s2mm_aclk
    SLICE_X13Y149        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.wvalid_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.615%)  route 0.065ns (62.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.905ns (routing 0.324ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.365ns, distribution 0.666ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       0.905     1.016    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X8Y139         FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.wvalid_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.055 r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.wvalid_cdc_from_reg/Q
                         net (fo=2, routed)           0.065     1.119    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/prmry_in
    SLICE_X8Y140         FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.031     1.169    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/m_axi_sg_aclk
    SLICE_X8Y140         FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.040ns (33.898%)  route 0.078ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.901ns (routing 0.324ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.365ns, distribution 0.667ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       0.901     1.012    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X12Y123        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.052 r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]/Q
                         net (fo=1, routed)           0.078     1.130    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[18]
    SLICE_X12Y124        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.032     1.170    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X12Y124        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.116ns  (logic 0.040ns (34.483%)  route 0.076ns (65.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.906ns (routing 0.324ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.365ns, distribution 0.664ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       0.906     1.017    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X11Y132        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y132        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.057 r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]/Q
                         net (fo=1, routed)           0.076     1.133    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[27]
    SLICE_X11Y133        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.029     1.167    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X11Y133        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.117ns  (logic 0.040ns (34.188%)  route 0.077ns (65.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.905ns (routing 0.324ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.365ns, distribution 0.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       0.905     1.016    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X11Y136        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y136        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.056 r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]/Q
                         net (fo=1, routed)           0.077     1.133    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[3]
    SLICE_X11Y137        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.028     1.166    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X11Y137        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.116ns  (logic 0.040ns (34.483%)  route 0.076ns (65.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.906ns (routing 0.324ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.365ns, distribution 0.664ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       0.906     1.017    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X10Y136        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y136        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.057 r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]/Q
                         net (fo=1, routed)           0.076     1.133    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[5]
    SLICE_X10Y137        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.029     1.167    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X10Y137        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.040ns (33.898%)  route 0.078ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    1.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.904ns (routing 0.324ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.365ns, distribution 0.657ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       0.904     1.015    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X13Y126        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.055 r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]/Q
                         net (fo=1, routed)           0.078     1.133    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[17]
    SLICE_X13Y127        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.022     1.160    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X13Y127        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.halt_cmplt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.038ns (30.400%)  route 0.087ns (69.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.159ns
    Source Clock Delay      (SCD):    1.009ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.898ns (routing 0.324ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.365ns, distribution 0.656ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       0.898     1.009    mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X14Y145        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.halt_cmplt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y145        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.047 r  mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.halt_cmplt_reg_reg/Q
                         net (fo=1, routed)           0.087     1.134    mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/prmry_in
    SLICE_X14Y145        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.021     1.159    mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/m_axi_sg_aclk
    SLICE_X14Y145        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.116ns  (logic 0.040ns (34.483%)  route 0.076ns (65.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.907ns (routing 0.324ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.365ns, distribution 0.666ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       0.907     1.018    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X11Y128        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y128        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.058 r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]/Q
                         net (fo=1, routed)           0.076     1.134    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[11]
    SLICE_X11Y129        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.031     1.169    mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X11Y129        FDRE                                         r  mlp_accel_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay          4465 Endpoints
Min Delay          4465 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                            (internal pin)
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/add_i_i1_reg_3925_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.255ns  (logic 1.303ns (40.034%)  route 1.952ns (59.966%))
  Logic Levels:           5  (DSP_ALU=1 DSP_OUTPUT=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.651ns (routing 0.576ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y66        DSP_C_DATA                   0.000     0.000 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                         net (fo=2, routed)           0.000     0.000    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<47>
    DSP48E2_X1Y66        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[47]_ALU_OUT[47])
                                                      0.744     0.744 f  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.744    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.141     0.885 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=9, routed)           0.875     1.760    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/P[0]
    SLICE_X32Y157        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.202     1.962 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/m_axis_result_tdata[55]_INST_0_i_1/O
                         net (fo=4, routed)           0.149     2.111    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/add_i_i1_reg_3925_reg[53]
    SLICE_X32Y158        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     2.227 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[58]_INST_0_i_1/O
                         net (fo=3, routed)           0.399     2.626    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[58]_INST_0_i_1_n_0
    SLICE_X36Y155        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     2.726 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0/O
                         net (fo=3, routed)           0.528     3.255    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/add_i_i1_reg_3925_reg[63]_1[57]
    SLICE_X32Y154        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/add_i_i1_reg_3925_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.651     1.818    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/ap_clk
    SLICE_X32Y154        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/add_i_i1_reg_3925_reg[57]/C

Slack:                    inf
  Source:                 mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                            (internal pin)
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/add_i_i_reg_28492_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.177ns  (logic 1.303ns (41.016%)  route 1.874ns (58.984%))
  Logic Levels:           5  (DSP_ALU=1 DSP_OUTPUT=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.651ns (routing 0.576ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y66        DSP_C_DATA                   0.000     0.000 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                         net (fo=2, routed)           0.000     0.000    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<47>
    DSP48E2_X1Y66        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[47]_ALU_OUT[47])
                                                      0.744     0.744 f  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.744    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.141     0.885 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=9, routed)           0.875     1.760    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/P[0]
    SLICE_X32Y157        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.202     1.962 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/m_axis_result_tdata[55]_INST_0_i_1/O
                         net (fo=4, routed)           0.149     2.111    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/add_i_i1_reg_3925_reg[53]
    SLICE_X32Y158        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     2.227 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[58]_INST_0_i_1/O
                         net (fo=3, routed)           0.399     2.626    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[58]_INST_0_i_1_n_0
    SLICE_X36Y155        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     2.726 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0/O
                         net (fo=3, routed)           0.450     3.177    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/grp_fu_1673_p_dout0[57]
    SLICE_X32Y154        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/add_i_i_reg_28492_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.651     1.818    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_clk
    SLICE_X32Y154        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/add_i_i_reg_28492_reg[57]/C

Slack:                    inf
  Source:                 mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                            (internal pin)
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/add_i_i_reg_28492_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.150ns  (logic 1.295ns (41.113%)  route 1.855ns (58.887%))
  Logic Levels:           6  (DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.654ns (routing 0.576ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y66        DSP_C_DATA                   0.000     0.000 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                         net (fo=2, routed)           0.000     0.000    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<47>
    DSP48E2_X1Y66        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[47]_ALU_OUT[47])
                                                      0.744     0.744 f  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.744    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.141     0.885 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=9, routed)           0.501     1.386    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X24Y156        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     1.486 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[62]_INST_0_i_11/O
                         net (fo=1, routed)           0.491     1.977    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[60]_INST_0_i_1_0
    SLICE_X32Y158        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     2.155 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[62]_INST_0_i_7/O
                         net (fo=3, routed)           0.228     2.383    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/add_i_i1_reg_3925_reg[61]
    SLICE_X34Y158        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     2.449 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_1/O
                         net (fo=1, routed)           0.269     2.718    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/add_i_i1_reg_3925_reg[62]
    SLICE_X31Y159        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     2.784 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0/O
                         net (fo=3, routed)           0.366     3.150    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/grp_fu_1673_p_dout0[62]
    SLICE_X30Y163        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/add_i_i_reg_28492_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.654     1.821    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_clk
    SLICE_X30Y163        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/add_i_i_reg_28492_reg[62]/C

Slack:                    inf
  Source:                 mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                            (internal pin)
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/add_i_i1_reg_3925_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.147ns  (logic 1.295ns (41.148%)  route 1.852ns (58.852%))
  Logic Levels:           6  (DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.658ns (routing 0.576ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y66        DSP_C_DATA                   0.000     0.000 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                         net (fo=2, routed)           0.000     0.000    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<47>
    DSP48E2_X1Y66        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[47]_ALU_OUT[47])
                                                      0.744     0.744 f  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.744    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.141     0.885 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=9, routed)           0.501     1.386    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X24Y156        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     1.486 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[62]_INST_0_i_11/O
                         net (fo=1, routed)           0.491     1.977    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[60]_INST_0_i_1_0
    SLICE_X32Y158        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     2.155 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[62]_INST_0_i_7/O
                         net (fo=3, routed)           0.228     2.383    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/add_i_i1_reg_3925_reg[61]
    SLICE_X34Y158        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     2.449 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_1/O
                         net (fo=1, routed)           0.269     2.718    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/add_i_i1_reg_3925_reg[62]
    SLICE_X31Y159        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     2.784 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0/O
                         net (fo=3, routed)           0.363     3.147    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/add_i_i1_reg_3925_reg[63]_1[62]
    SLICE_X30Y163        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/add_i_i1_reg_3925_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.658     1.825    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/ap_clk
    SLICE_X30Y163        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/add_i_i1_reg_3925_reg[62]/C

Slack:                    inf
  Source:                 mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                            (internal pin)
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L21_fu_779/add_i_i2_reg_456_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.138ns  (logic 1.295ns (41.270%)  route 1.843ns (58.730%))
  Logic Levels:           6  (DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.658ns (routing 0.576ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y66        DSP_C_DATA                   0.000     0.000 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                         net (fo=2, routed)           0.000     0.000    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<47>
    DSP48E2_X1Y66        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[47]_ALU_OUT[47])
                                                      0.744     0.744 f  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.744    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.141     0.885 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=9, routed)           0.501     1.386    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X24Y156        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     1.486 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[62]_INST_0_i_11/O
                         net (fo=1, routed)           0.491     1.977    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[60]_INST_0_i_1_0
    SLICE_X32Y158        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     2.155 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[62]_INST_0_i_7/O
                         net (fo=3, routed)           0.228     2.383    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/add_i_i1_reg_3925_reg[61]
    SLICE_X34Y158        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     2.449 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_1/O
                         net (fo=1, routed)           0.269     2.718    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/add_i_i1_reg_3925_reg[62]
    SLICE_X31Y159        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     2.784 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0/O
                         net (fo=3, routed)           0.354     3.138    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L21_fu_779/add_i_i2_reg_456_reg[63]_1[62]
    SLICE_X30Y163        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L21_fu_779/add_i_i2_reg_456_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.658     1.825    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L21_fu_779/ap_clk
    SLICE_X30Y163        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L21_fu_779/add_i_i2_reg_456_reg[62]/C

Slack:                    inf
  Source:                 mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                            (internal pin)
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L21_fu_779/add_i_i2_reg_456_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.134ns  (logic 1.303ns (41.577%)  route 1.831ns (58.423%))
  Logic Levels:           5  (DSP_ALU=1 DSP_OUTPUT=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.652ns (routing 0.576ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y66        DSP_C_DATA                   0.000     0.000 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                         net (fo=2, routed)           0.000     0.000    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<47>
    DSP48E2_X1Y66        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[47]_ALU_OUT[47])
                                                      0.744     0.744 f  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.744    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.141     0.885 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=9, routed)           0.875     1.760    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/P[0]
    SLICE_X32Y157        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.202     1.962 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/m_axis_result_tdata[55]_INST_0_i_1/O
                         net (fo=4, routed)           0.149     2.111    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/add_i_i1_reg_3925_reg[53]
    SLICE_X32Y158        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     2.227 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[58]_INST_0_i_1/O
                         net (fo=3, routed)           0.399     2.626    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[58]_INST_0_i_1_n_0
    SLICE_X36Y155        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     2.726 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0/O
                         net (fo=3, routed)           0.408     3.134    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L21_fu_779/add_i_i2_reg_456_reg[63]_1[57]
    SLICE_X32Y155        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L21_fu_779/add_i_i2_reg_456_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.652     1.819    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L21_fu_779/ap_clk
    SLICE_X32Y155        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L21_fu_779/add_i_i2_reg_456_reg[57]/C

Slack:                    inf
  Source:                 mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                            (internal pin)
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/add_i_i1_reg_3925_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.079ns  (logic 1.291ns (41.932%)  route 1.788ns (58.068%))
  Logic Levels:           6  (DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.649ns (routing 0.576ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y66        DSP_C_DATA                   0.000     0.000 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                         net (fo=2, routed)           0.000     0.000    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<47>
    DSP48E2_X1Y66        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[47]_ALU_OUT[47])
                                                      0.744     0.744 f  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.744    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.141     0.885 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=9, routed)           0.501     1.386    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X24Y156        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     1.486 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[62]_INST_0_i_11/O
                         net (fo=1, routed)           0.491     1.977    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[60]_INST_0_i_1_0
    SLICE_X32Y158        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     2.155 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[62]_INST_0_i_7/O
                         net (fo=3, routed)           0.225     2.380    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/add_i_i1_reg_3925_reg[61]
    SLICE_X34Y158        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     2.444 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[61]_INST_0_i_1/O
                         net (fo=1, routed)           0.251     2.695    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/add_i_i1_reg_3925_reg[61]
    SLICE_X31Y160        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     2.759 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/m_axis_result_tdata[61]_INST_0/O
                         net (fo=3, routed)           0.319     3.079    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/add_i_i1_reg_3925_reg[63]_1[61]
    SLICE_X30Y164        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/add_i_i1_reg_3925_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.649     1.816    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/ap_clk
    SLICE_X30Y164        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/add_i_i1_reg_3925_reg[61]/C

Slack:                    inf
  Source:                 mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                            (internal pin)
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/add_i_i_reg_28492_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.062ns  (logic 1.291ns (42.161%)  route 1.771ns (57.839%))
  Logic Levels:           6  (DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.654ns (routing 0.576ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y66        DSP_C_DATA                   0.000     0.000 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                         net (fo=2, routed)           0.000     0.000    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<47>
    DSP48E2_X1Y66        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[47]_ALU_OUT[47])
                                                      0.744     0.744 f  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.744    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.141     0.885 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=9, routed)           0.501     1.386    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X24Y156        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     1.486 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[62]_INST_0_i_11/O
                         net (fo=1, routed)           0.491     1.977    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[60]_INST_0_i_1_0
    SLICE_X32Y158        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     2.155 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[62]_INST_0_i_7/O
                         net (fo=3, routed)           0.225     2.380    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/add_i_i1_reg_3925_reg[61]
    SLICE_X34Y158        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     2.444 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[61]_INST_0_i_1/O
                         net (fo=1, routed)           0.251     2.695    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/add_i_i1_reg_3925_reg[61]
    SLICE_X31Y160        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     2.759 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/m_axis_result_tdata[61]_INST_0/O
                         net (fo=3, routed)           0.303     3.062    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/grp_fu_1673_p_dout0[61]
    SLICE_X30Y163        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/add_i_i_reg_28492_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.654     1.821    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/ap_clk
    SLICE_X30Y163        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L2_fu_507/add_i_i_reg_28492_reg[61]/C

Slack:                    inf
  Source:                 mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                            (internal pin)
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L21_fu_779/add_i_i2_reg_456_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.051ns  (logic 1.291ns (42.317%)  route 1.760ns (57.683%))
  Logic Levels:           6  (DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.658ns (routing 0.576ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y66        DSP_C_DATA                   0.000     0.000 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                         net (fo=2, routed)           0.000     0.000    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<47>
    DSP48E2_X1Y66        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[47]_ALU_OUT[47])
                                                      0.744     0.744 f  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.744    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.141     0.885 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=9, routed)           0.501     1.386    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X24Y156        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     1.486 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[62]_INST_0_i_11/O
                         net (fo=1, routed)           0.491     1.977    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[60]_INST_0_i_1_0
    SLICE_X32Y158        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     2.155 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[62]_INST_0_i_7/O
                         net (fo=3, routed)           0.225     2.380    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/add_i_i1_reg_3925_reg[61]
    SLICE_X34Y158        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     2.444 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[61]_INST_0_i_1/O
                         net (fo=1, routed)           0.251     2.695    mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/add_i_i1_reg_3925_reg[61]
    SLICE_X31Y160        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     2.759 r  mlp_accel_design_i/MLP_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U377/MLP_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/m_axis_result_tdata[61]_INST_0/O
                         net (fo=3, routed)           0.291     3.051    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L21_fu_779/add_i_i2_reg_456_reg[63]_1[61]
    SLICE_X30Y163        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L21_fu_779/add_i_i2_reg_456_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.658     1.825    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L21_fu_779/ap_clk
    SLICE_X30Y163        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_L21_fu_779/add_i_i2_reg_456_reg[61]/C

Slack:                    inf
  Source:                 mlp_accel_design_i/MLP_0/inst/fexp_32ns_32ns_32_8_full_dsp_1_U376/MLP_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[25]
                            (internal pin)
  Destination:            mlp_accel_design_i/MLP_0/inst/fexp_32ns_32ns_32_8_full_dsp_1_U376/MLP_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.003ns  (logic 1.499ns (49.912%)  route 1.504ns (50.088%))
  Logic Levels:           6  (CARRY8=1 DSP_ALU=1 DSP_OUTPUT=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.647ns (routing 0.576ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y63        DSP_C_DATA                   0.000     0.000 r  mlp_accel_design_i/MLP_0/inst/fexp_32ns_32ns_32_8_full_dsp_1_U376/MLP_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[25]
                         net (fo=2, routed)           0.000     0.000    mlp_accel_design_i/MLP_0/inst/fexp_32ns_32ns_32_8_full_dsp_1_U376/MLP_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<25>
    DSP48E2_X2Y63        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[25]_ALU_OUT[25])
                                                      0.744     0.744 f  mlp_accel_design_i/MLP_0/inst/fexp_32ns_32ns_32_8_full_dsp_1_U376/MLP_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     0.744    mlp_accel_design_i/MLP_0/inst/fexp_32ns_32ns_32_8_full_dsp_1_U376/MLP_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<25>
    DSP48E2_X2Y63        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[25]_P[25])
                                                      0.141     0.885 r  mlp_accel_design_i/MLP_0/inst/fexp_32ns_32ns_32_8_full_dsp_1_U376/MLP_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[25]
                         net (fo=8, routed)           0.395     1.280    mlp_accel_design_i/MLP_0/inst/fexp_32ns_32ns_32_8_full_dsp_1_U376/MLP_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX[0]
    SLICE_X30Y142        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     1.429 r  mlp_accel_design_i/MLP_0/inst/fexp_32ns_32ns_32_8_full_dsp_1_U376/MLP_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.011     1.440    mlp_accel_design_i/MLP_0/inst/fexp_32ns_32ns_32_8_full_dsp_1_U376/MLP_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/A[0]
    SLICE_X30Y142        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[4])
                                                      0.266     1.706 r  mlp_accel_design_i/MLP_0/inst/fexp_32ns_32ns_32_8_full_dsp_1_U376/MLP_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[4]
                         net (fo=9, routed)           0.217     1.923    mlp_accel_design_i/MLP_0/inst/fexp_32ns_32ns_32_8_full_dsp_1_U376/MLP_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CARRYS_OUT[0]
    SLICE_X31Y143        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101     2.024 f  mlp_accel_design_i/MLP_0/inst/fexp_32ns_32ns_32_8_full_dsp_1_U376/MLP_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q[22]_i_2/O
                         net (fo=2, routed)           0.183     2.207    mlp_accel_design_i/MLP_0/inst/fexp_32ns_32ns_32_8_full_dsp_1_U376/MLP_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[21]_0
    SLICE_X31Y144        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     2.305 r  mlp_accel_design_i/MLP_0/inst/fexp_32ns_32ns_32_8_full_dsp_1_U376/MLP_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[21]_i_1__0/O
                         net (fo=22, routed)          0.698     3.003    mlp_accel_design_i/MLP_0/inst/fexp_32ns_32ns_32_8_full_dsp_1_U376/MLP_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[21]_0
    SLICE_X29Y153        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/fexp_32ns_32ns_32_8_full_dsp_1_U376/MLP_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.647     1.814    mlp_accel_design_i/MLP_0/inst/fexp_32ns_32ns_32_8_full_dsp_1_U376/MLP_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X29Y153        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/fexp_32ns_32ns_32_8_full_dsp_1_U376/MLP_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U87/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[4]
                            (internal pin)
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/aux_2_reg_2680_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.153ns (69.545%)  route 0.067ns (30.455%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.028ns (routing 0.365ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y54        DSP_C_DATA                   0.000     0.000 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U87/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[4]
                         net (fo=2, routed)           0.000     0.000    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U87/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<4>
    DSP48E2_X0Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[4]_ALU_OUT[4])
                                                      0.102     0.102 f  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U87/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     0.102    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U87/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<4>
    DSP48E2_X0Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.030     0.132 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U87/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.060     0.192    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U87/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/P[2]
    SLICE_X4Y135         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.021     0.213 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U87/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/mant_op_inferred_i_21/O
                         net (fo=1, routed)           0.007     0.220    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/r_tdata_22[2]
    SLICE_X4Y135         FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/aux_2_reg_2680_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.028     1.166    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/ap_clk
    SLICE_X4Y135         FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/aux_2_reg_2680_reg[2]/C

Slack:                    inf
  Source:                 mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U146/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[6]
                            (internal pin)
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/aux_61_reg_3860_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.152ns (68.468%)  route 0.070ns (31.532%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.025ns (routing 0.365ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y68        DSP_C_DATA                   0.000     0.000 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U146/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[6]
                         net (fo=2, routed)           0.000     0.000    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U146/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<6>
    DSP48E2_X0Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[6]_ALU_OUT[6])
                                                      0.102     0.102 f  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U146/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     0.102    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U146/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<6>
    DSP48E2_X0Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.030     0.132 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U146/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.064     0.196    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U146/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/P[4]
    SLICE_X6Y170         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.020     0.216 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U146/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/mant_op_inferred_i_19/O
                         net (fo=1, routed)           0.006     0.222    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/grp_fu_1793_p2[4]
    SLICE_X6Y170         FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/aux_61_reg_3860_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.025     1.163    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/ap_clk
    SLICE_X6Y170         FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/aux_61_reg_3860_reg[4]/C

Slack:                    inf
  Source:                 mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U128/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[22]
                            (internal pin)
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/aux_43_reg_3500_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.155ns (69.507%)  route 0.068ns (30.493%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.010ns (routing 0.365ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y45        DSP_C_DATA                   0.000     0.000 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U128/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     0.000    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U128/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<22>
    DSP48E2_X1Y45        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[22])
                                                      0.102     0.102 f  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U128/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     0.102    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U128/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<22>
    DSP48E2_X1Y45        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.030     0.132 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U128/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[22]
                         net (fo=1, routed)           0.060     0.192    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U128/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/P[20]
    SLICE_X19Y112        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.023     0.215 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U128/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/mant_op_inferred_i_3/O
                         net (fo=1, routed)           0.008     0.223    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/r_tdata_3[20]
    SLICE_X19Y112        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/aux_43_reg_3500_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.010     1.148    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/ap_clk
    SLICE_X19Y112        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/aux_43_reg_3500_reg[20]/C

Slack:                    inf
  Source:                 mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U128/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[11]
                            (internal pin)
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/aux_43_reg_3500_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.154ns (69.058%)  route 0.069ns (30.942%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.008ns (routing 0.365ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y45        DSP_C_DATA                   0.000     0.000 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U128/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[11]
                         net (fo=2, routed)           0.000     0.000    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U128/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<11>
    DSP48E2_X1Y45        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[11]_ALU_OUT[11])
                                                      0.102     0.102 f  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U128/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     0.102    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U128/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<11>
    DSP48E2_X1Y45        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.030     0.132 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U128/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.061     0.193    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U128/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/P[9]
    SLICE_X19Y111        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.022     0.215 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U128/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/mant_op_inferred_i_14/O
                         net (fo=1, routed)           0.008     0.223    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/r_tdata_3[9]
    SLICE_X19Y111        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/aux_43_reg_3500_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.008     1.146    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/ap_clk
    SLICE_X19Y111        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/aux_43_reg_3500_reg[9]/C

Slack:                    inf
  Source:                 mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U142/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[18]
                            (internal pin)
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/aux_57_reg_3780_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.152ns (68.161%)  route 0.071ns (31.839%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.119ns (routing 0.365ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y68        DSP_C_DATA                   0.000     0.000 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U142/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[18]
                         net (fo=2, routed)           0.000     0.000    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U142/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<18>
    DSP48E2_X3Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[18]_ALU_OUT[18])
                                                      0.102     0.102 f  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U142/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     0.102    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U142/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<18>
    DSP48E2_X3Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.030     0.132 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U142/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[18]
                         net (fo=1, routed)           0.065     0.197    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U142/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/P[16]
    SLICE_X38Y172        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.020     0.217 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U142/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/mant_op_inferred_i_7/O
                         net (fo=1, routed)           0.006     0.223    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/r_tdata_14[16]
    SLICE_X38Y172        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/aux_57_reg_3780_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.119     1.257    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/ap_clk
    SLICE_X38Y172        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/aux_57_reg_3780_reg[16]/C

Slack:                    inf
  Source:                 mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U87/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[8]
                            (internal pin)
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/aux_2_reg_2680_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.156ns (69.643%)  route 0.068ns (30.357%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.026ns (routing 0.365ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y54        DSP_C_DATA                   0.000     0.000 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U87/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[8]
                         net (fo=2, routed)           0.000     0.000    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U87/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<8>
    DSP48E2_X0Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[8]_ALU_OUT[8])
                                                      0.102     0.102 f  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U87/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     0.102    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U87/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<8>
    DSP48E2_X0Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.030     0.132 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U87/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[8]
                         net (fo=1, routed)           0.059     0.191    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U87/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/P[6]
    SLICE_X4Y135         LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.024     0.215 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U87/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/mant_op_inferred_i_17/O
                         net (fo=1, routed)           0.009     0.224    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/r_tdata_22[6]
    SLICE_X4Y135         FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/aux_2_reg_2680_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.026     1.164    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/ap_clk
    SLICE_X4Y135         FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/aux_2_reg_2680_reg[6]/C

Slack:                    inf
  Source:                 mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U141/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[26]
                            (internal pin)
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/aux_56_reg_3760_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.152ns (67.857%)  route 0.072ns (32.143%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.141ns (routing 0.365ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y71        DSP_C_DATA                   0.000     0.000 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U141/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[26]
                         net (fo=2, routed)           0.000     0.000    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U141/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<26>
    DSP48E2_X4Y71        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[26]_ALU_OUT[28])
                                                      0.102     0.102 f  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U141/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[28]
                         net (fo=1, routed)           0.000     0.102    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U141/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<28>
    DSP48E2_X4Y71        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[28]_P[28])
                                                      0.030     0.132 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U141/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[28]
                         net (fo=1, routed)           0.066     0.198    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U141/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/P[24]
    SLICE_X44Y178        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     0.218 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U141/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[24]_INST_0/O
                         net (fo=1, routed)           0.006     0.224    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/r_tdata_13[24]
    SLICE_X44Y178        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/aux_56_reg_3760_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.141     1.279    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/ap_clk
    SLICE_X44Y178        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/aux_56_reg_3760_reg[24]/C

Slack:                    inf
  Source:                 mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U142/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[20]
                            (internal pin)
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/aux_57_reg_3780_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.152ns (67.857%)  route 0.072ns (32.143%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.136ns (routing 0.365ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y68        DSP_C_DATA                   0.000     0.000 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U142/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[20]
                         net (fo=2, routed)           0.000     0.000    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U142/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<20>
    DSP48E2_X3Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[20]_ALU_OUT[20])
                                                      0.102     0.102 f  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U142/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     0.102    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U142/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<20>
    DSP48E2_X3Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.030     0.132 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U142/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[20]
                         net (fo=1, routed)           0.066     0.198    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U142/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/P[18]
    SLICE_X41Y172        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     0.218 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U142/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/mant_op_inferred_i_5/O
                         net (fo=1, routed)           0.006     0.224    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/r_tdata_14[18]
    SLICE_X41Y172        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/aux_57_reg_3780_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.136     1.274    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/ap_clk
    SLICE_X41Y172        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/aux_57_reg_3780_reg[18]/C

Slack:                    inf
  Source:                 mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U209/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[40]
                            (internal pin)
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U209/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.146ns (64.889%)  route 0.079ns (35.111%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT5=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.046ns (routing 0.365ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y68        DSP_C_DATA                   0.000     0.000 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U209/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[40]
                         net (fo=2, routed)           0.000     0.000    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U209/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<40>
    DSP48E2_X2Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[40]_ALU_OUT[44])
                                                      0.102     0.102 f  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U209/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[44]
                         net (fo=1, routed)           0.000     0.102    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U209/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<44>
    DSP48E2_X2Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[44]_P[44])
                                                      0.030     0.132 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U209/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[44]
                         net (fo=1, routed)           0.058     0.190    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U209/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/P[11]
    SLICE_X28Y171        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.014     0.204 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U209/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_1/O
                         net (fo=1, routed)           0.021     0.225    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U209/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]_0
    SLICE_X28Y171        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U209/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.046     1.184    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U209/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X28Y171        FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fmul_32ns_32ns_32_4_max_dsp_1_U209/MLP_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/C

Slack:                    inf
  Source:                 mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U105/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[20]
                            (internal pin)
  Destination:            mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U105/dout_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.152ns (67.556%)  route 0.073ns (32.444%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.039ns (routing 0.365ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y23        DSP_C_DATA                   0.000     0.000 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U105/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[20]
                         net (fo=2, routed)           0.000     0.000    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U105/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<20>
    DSP48E2_X1Y23        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[20]_ALU_OUT[20])
                                                      0.102     0.102 f  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U105/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     0.102    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U105/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<20>
    DSP48E2_X1Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.030     0.132 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U105/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[20]
                         net (fo=1, routed)           0.067     0.199    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U105/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/P[18]
    SLICE_X21Y57         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.020     0.219 r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U105/MLP_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/mant_op_inferred_i_5/O
                         net (fo=1, routed)           0.006     0.225    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U105/r_tdata[18]
    SLICE_X21Y57         FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U105/dout_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    mlp_accel_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  mlp_accel_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=37489, routed)       1.039     1.177    mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U105/ap_clk
    SLICE_X21Y57         FDRE                                         r  mlp_accel_design_i/MLP_0/inst/grp_MLP_Pipeline_L1_fu_580/fadd_32ns_32ns_32_5_full_dsp_1_U105/dout_r_reg[18]/C





