#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb3fb704520 .scope module, "test_regfile" "test_regfile" 2 16;
 .timescale -9 -12;
v0x7fb3fb714ba0_0 .var "clk", 0 0;
v0x7fb3fb725a20_0 .var/i "errors", 31 0;
v0x7fb3fb725ad0_0 .var "expected_rs_A", 15 0;
v0x7fb3fb725b90_0 .var "expected_rs_B", 15 0;
v0x7fb3fb725c40_0 .var "expected_rt_A", 15 0;
v0x7fb3fb725d30_0 .var "expected_rt_B", 15 0;
v0x7fb3fb725de0_0 .var "gwe", 0 0;
v0x7fb3fb725e70_0 .var/i "input_file", 31 0;
v0x7fb3fb725f20_0 .var/i "output_file", 31 0;
v0x7fb3fb726030_0 .var "rd_A", 2 0;
v0x7fb3fb7260d0_0 .var "rd_B", 2 0;
v0x7fb3fb7261b0_0 .var "rs_A", 2 0;
v0x7fb3fb726280_0 .var "rs_B", 2 0;
v0x7fb3fb726350_0 .net "rs_data_A", 15 0, L_0x7fb3fb729850;  1 drivers
v0x7fb3fb726420_0 .net "rs_data_B", 15 0, L_0x7fb3fb72d390;  1 drivers
v0x7fb3fb7264f0_0 .var "rst", 0 0;
v0x7fb3fb726580_0 .var "rt_A", 2 0;
v0x7fb3fb726750_0 .var "rt_B", 2 0;
v0x7fb3fb7267e0_0 .net "rt_data_A", 15 0, L_0x7fb3fb72aac0;  1 drivers
v0x7fb3fb726870_0 .net "rt_data_B", 15 0, L_0x7fb3fb72e5c0;  1 drivers
v0x7fb3fb726940_0 .var/i "tests", 31 0;
v0x7fb3fb7269d0_0 .var "wdata_A", 15 0;
v0x7fb3fb726a60_0 .var "wdata_B", 15 0;
v0x7fb3fb726af0_0 .var "wen_A", 0 0;
v0x7fb3fb726bc0_0 .var "wen_B", 0 0;
S_0x7fb3fb704680 .scope task, "printPoints" "printPoints" 3 1, 3 1 0, S_0x7fb3fb704520;
 .timescale -9 -12;
v0x7fb3fb7047e0_0 .var "actual", 31 0;
v0x7fb3fb714830_0 .var "possible", 31 0;
TD_test_regfile.printPoints ;
    %vpi_call 3 4 "$display", "<scorePossible>%d</scorePossible>", v0x7fb3fb714830_0 {0 0 0};
    %vpi_call 3 5 "$display", "<scoreActual>%d</scoreActual>", v0x7fb3fb7047e0_0 {0 0 0};
    %end;
S_0x7fb3fb7148d0 .scope module, "regfile_ss" "lc4_regfile_ss" 2 54, 4 18 0, S_0x7fb3fb704520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "gwe"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 3 "i_rs_A"
    .port_info 4 /OUTPUT 16 "o_rs_data_A"
    .port_info 5 /INPUT 3 "i_rt_A"
    .port_info 6 /OUTPUT 16 "o_rt_data_A"
    .port_info 7 /INPUT 3 "i_rs_B"
    .port_info 8 /OUTPUT 16 "o_rs_data_B"
    .port_info 9 /INPUT 3 "i_rt_B"
    .port_info 10 /OUTPUT 16 "o_rt_data_B"
    .port_info 11 /INPUT 3 "i_rd_A"
    .port_info 12 /INPUT 16 "i_wdata_A"
    .port_info 13 /INPUT 1 "i_rd_we_A"
    .port_info 14 /INPUT 3 "i_rd_B"
    .port_info 15 /INPUT 16 "i_wdata_B"
    .port_info 16 /INPUT 1 "i_rd_we_B"
P_0x7fb3fb714a80 .param/l "n" 0 4 18, +C4<00000000000000000000000000010000>;
L_0x7fb3fb726d30 .functor NOT 1, L_0x7fb3fb726c90, C4<0>, C4<0>, C4<0>;
v0x7fb3fb724ad0_0 .net *"_s0", 0 0, L_0x7fb3fb726c90;  1 drivers
v0x7fb3fb724b80_0 .net "clk", 0 0, v0x7fb3fb714ba0_0;  1 drivers
v0x7fb3fb724c20_0 .net "gwe", 0 0, v0x7fb3fb725de0_0;  1 drivers
v0x7fb3fb724cb0_0 .net "i_rd_A", 2 0, v0x7fb3fb726030_0;  1 drivers
v0x7fb3fb724d40_0 .net "i_rd_B", 2 0, v0x7fb3fb7260d0_0;  1 drivers
v0x7fb3fb724e10_0 .net "i_rd_we_A", 0 0, v0x7fb3fb726af0_0;  1 drivers
v0x7fb3fb724ec0_0 .net "i_rd_we_B", 0 0, v0x7fb3fb726bc0_0;  1 drivers
v0x7fb3fb724f70_0 .net "i_rs_A", 2 0, v0x7fb3fb7261b0_0;  1 drivers
v0x7fb3fb725020_0 .net "i_rs_B", 2 0, v0x7fb3fb726280_0;  1 drivers
v0x7fb3fb725150_0 .net "i_rt_A", 2 0, v0x7fb3fb726580_0;  1 drivers
v0x7fb3fb7251e0_0 .net "i_rt_B", 2 0, v0x7fb3fb726750_0;  1 drivers
v0x7fb3fb725270_0 .net "i_wdata_A", 15 0, v0x7fb3fb7269d0_0;  1 drivers
v0x7fb3fb725300_0 .net "i_wdata_B", 15 0, v0x7fb3fb726a60_0;  1 drivers
v0x7fb3fb725390_0 .net "o_rs_data_A", 15 0, L_0x7fb3fb729850;  alias, 1 drivers
v0x7fb3fb725440_0 .net "o_rs_data_B", 15 0, L_0x7fb3fb72d390;  alias, 1 drivers
v0x7fb3fb7254f0_0 .net "o_rt_data_A", 15 0, L_0x7fb3fb72aac0;  alias, 1 drivers
v0x7fb3fb7255a0_0 .net "o_rt_data_B", 15 0, L_0x7fb3fb72e5c0;  alias, 1 drivers
v0x7fb3fb725750_0 .net "rst", 0 0, v0x7fb3fb7264f0_0;  1 drivers
v0x7fb3fb7257e0_0 .net "should_write_A", 0 0, L_0x7fb3fb726d30;  1 drivers
v0x7fb3fb725870_0 .net "should_write_B", 0 0, L_0x7fb3fb726de0;  1 drivers
L_0x7fb3fb726c90 .cmp/eq 3, v0x7fb3fb726030_0, v0x7fb3fb7260d0_0;
L_0x7fb3fb726de0 .cmp/eq 3, v0x7fb3fb726030_0, v0x7fb3fb7260d0_0;
S_0x7fb3fb714dd0 .scope module, "c1" "lc4_regfile" 4 45, 4 58 0, S_0x7fb3fb7148d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "gwe"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 3 "i_rs"
    .port_info 4 /OUTPUT 16 "o_rs_data"
    .port_info 5 /INPUT 3 "i_rt"
    .port_info 6 /OUTPUT 16 "o_rt_data"
    .port_info 7 /INPUT 3 "i_rd"
    .port_info 8 /INPUT 16 "i_wdata"
    .port_info 9 /INPUT 1 "i_rd_we"
P_0x7fb3fb714f80 .param/l "n" 0 4 58, +C4<00000000000000000000000000010000>;
L_0x7fb3fb727130 .functor AND 1, L_0x7fb3fb726ff0, v0x7fb3fb726af0_0, C4<1>, C4<1>;
L_0x7fb3fb727410 .functor AND 1, L_0x7fb3fb7272d0, v0x7fb3fb726af0_0, C4<1>, C4<1>;
L_0x7fb3fb727770 .functor AND 1, L_0x7fb3fb727610, v0x7fb3fb726af0_0, C4<1>, C4<1>;
L_0x7fb3fb726e80 .functor AND 1, L_0x7fb3fb727950, v0x7fb3fb726af0_0, C4<1>, C4<1>;
L_0x7fb3fb727e90 .functor AND 1, L_0x7fb3fb727d20, v0x7fb3fb726af0_0, C4<1>, C4<1>;
L_0x7fb3fb7281a0 .functor AND 1, L_0x7fb3fb728060, v0x7fb3fb726af0_0, C4<1>, C4<1>;
L_0x7fb3fb728540 .functor AND 1, L_0x7fb3fb728400, v0x7fb3fb726af0_0, C4<1>, C4<1>;
L_0x7fb3fb728860 .functor AND 1, L_0x7fb3fb728720, v0x7fb3fb726af0_0, C4<1>, C4<1>;
L_0x105269008 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb7198c0_0 .net/2u *"_s0", 2 0, L_0x105269008;  1 drivers
v0x7fb3fb719960_0 .net *"_s100", 0 0, L_0x7fb3fb729bd0;  1 drivers
L_0x105269518 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb719a00_0 .net/2u *"_s102", 2 0, L_0x105269518;  1 drivers
v0x7fb3fb719a90_0 .net *"_s104", 0 0, L_0x7fb3fb729a10;  1 drivers
L_0x105269560 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb719b30_0 .net/2u *"_s106", 2 0, L_0x105269560;  1 drivers
v0x7fb3fb719c20_0 .net *"_s108", 0 0, L_0x7fb3fb729dc0;  1 drivers
L_0x1052695a8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb719cc0_0 .net/2u *"_s110", 2 0, L_0x1052695a8;  1 drivers
v0x7fb3fb719d70_0 .net *"_s112", 0 0, L_0x7fb3fb729cb0;  1 drivers
L_0x1052695f0 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb719e10_0 .net/2u *"_s114", 2 0, L_0x1052695f0;  1 drivers
v0x7fb3fb719f20_0 .net *"_s116", 0 0, L_0x7fb3fb72a0c0;  1 drivers
v0x7fb3fb719fc0_0 .net *"_s118", 15 0, L_0x7fb3fb72a250;  1 drivers
L_0x105269098 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb71a070_0 .net/2u *"_s12", 2 0, L_0x105269098;  1 drivers
v0x7fb3fb71a120_0 .net *"_s120", 15 0, L_0x7fb3fb72a370;  1 drivers
v0x7fb3fb71a1d0_0 .net *"_s122", 15 0, L_0x7fb3fb72a510;  1 drivers
v0x7fb3fb71a280_0 .net *"_s124", 15 0, L_0x7fb3fb72a630;  1 drivers
v0x7fb3fb71a330_0 .net *"_s126", 15 0, L_0x7fb3fb72a7e0;  1 drivers
v0x7fb3fb71a3e0_0 .net *"_s128", 15 0, L_0x7fb3fb72a900;  1 drivers
v0x7fb3fb71a570_0 .net *"_s14", 0 0, L_0x7fb3fb727610;  1 drivers
L_0x1052690e0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb71a600_0 .net/2u *"_s18", 2 0, L_0x1052690e0;  1 drivers
v0x7fb3fb71a6a0_0 .net *"_s2", 0 0, L_0x7fb3fb726ff0;  1 drivers
v0x7fb3fb71a740_0 .net *"_s20", 0 0, L_0x7fb3fb727950;  1 drivers
L_0x105269128 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb71a7e0_0 .net/2u *"_s24", 2 0, L_0x105269128;  1 drivers
v0x7fb3fb71a890_0 .net *"_s26", 0 0, L_0x7fb3fb727d20;  1 drivers
L_0x105269170 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb71a930_0 .net/2u *"_s30", 2 0, L_0x105269170;  1 drivers
v0x7fb3fb71a9e0_0 .net *"_s32", 0 0, L_0x7fb3fb728060;  1 drivers
L_0x1052691b8 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb71aa80_0 .net/2u *"_s36", 2 0, L_0x1052691b8;  1 drivers
v0x7fb3fb71ab30_0 .net *"_s38", 0 0, L_0x7fb3fb728400;  1 drivers
L_0x105269200 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb71abd0_0 .net/2u *"_s42", 2 0, L_0x105269200;  1 drivers
v0x7fb3fb71ac80_0 .net *"_s44", 0 0, L_0x7fb3fb728720;  1 drivers
L_0x105269248 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb71ad20_0 .net/2u *"_s48", 2 0, L_0x105269248;  1 drivers
v0x7fb3fb71add0_0 .net *"_s50", 0 0, L_0x7fb3fb728990;  1 drivers
L_0x105269290 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb71ae70_0 .net/2u *"_s52", 2 0, L_0x105269290;  1 drivers
v0x7fb3fb71af20_0 .net *"_s54", 0 0, L_0x7fb3fb728a80;  1 drivers
L_0x1052692d8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb71a480_0 .net/2u *"_s56", 2 0, L_0x1052692d8;  1 drivers
v0x7fb3fb71b1b0_0 .net *"_s58", 0 0, L_0x7fb3fb728ba0;  1 drivers
L_0x105269050 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb71b240_0 .net/2u *"_s6", 2 0, L_0x105269050;  1 drivers
L_0x105269320 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb71b2d0_0 .net/2u *"_s60", 2 0, L_0x105269320;  1 drivers
v0x7fb3fb71b370_0 .net *"_s62", 0 0, L_0x7fb3fb728ce0;  1 drivers
L_0x105269368 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb71b410_0 .net/2u *"_s64", 2 0, L_0x105269368;  1 drivers
v0x7fb3fb71b4c0_0 .net *"_s66", 0 0, L_0x7fb3fb728d80;  1 drivers
L_0x1052693b0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb71b560_0 .net/2u *"_s68", 2 0, L_0x1052693b0;  1 drivers
v0x7fb3fb71b610_0 .net *"_s70", 0 0, L_0x7fb3fb728ef0;  1 drivers
L_0x1052693f8 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb71b6b0_0 .net/2u *"_s72", 2 0, L_0x1052693f8;  1 drivers
v0x7fb3fb71b760_0 .net *"_s74", 0 0, L_0x7fb3fb729090;  1 drivers
v0x7fb3fb71b800_0 .net *"_s76", 15 0, L_0x7fb3fb7291b0;  1 drivers
v0x7fb3fb71b8b0_0 .net *"_s78", 15 0, L_0x7fb3fb729250;  1 drivers
v0x7fb3fb71b960_0 .net *"_s8", 0 0, L_0x7fb3fb7272d0;  1 drivers
v0x7fb3fb71ba00_0 .net *"_s80", 15 0, L_0x7fb3fb729380;  1 drivers
v0x7fb3fb71bab0_0 .net *"_s82", 15 0, L_0x7fb3fb7294a0;  1 drivers
v0x7fb3fb71bb60_0 .net *"_s84", 15 0, L_0x7fb3fb7295e0;  1 drivers
v0x7fb3fb71bc10_0 .net *"_s86", 15 0, L_0x7fb3fb729700;  1 drivers
L_0x105269440 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb71bcc0_0 .net/2u *"_s90", 2 0, L_0x105269440;  1 drivers
v0x7fb3fb71bd70_0 .net *"_s92", 0 0, L_0x7fb3fb729930;  1 drivers
L_0x105269488 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb71be10_0 .net/2u *"_s94", 2 0, L_0x105269488;  1 drivers
v0x7fb3fb71bec0_0 .net *"_s96", 0 0, L_0x7fb3fb7297a0;  1 drivers
L_0x1052694d0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb71bf60_0 .net/2u *"_s98", 2 0, L_0x1052694d0;  1 drivers
v0x7fb3fb71c010_0 .net "clk", 0 0, v0x7fb3fb714ba0_0;  alias, 1 drivers
v0x7fb3fb71c1a0_0 .net "gwe", 0 0, v0x7fb3fb725de0_0;  alias, 1 drivers
v0x7fb3fb71c330_0 .net "i_rd", 2 0, v0x7fb3fb726030_0;  alias, 1 drivers
v0x7fb3fb71c3c0_0 .net "i_rd_we", 0 0, v0x7fb3fb726af0_0;  alias, 1 drivers
v0x7fb3fb71c450_0 .net "i_rs", 2 0, v0x7fb3fb7261b0_0;  alias, 1 drivers
v0x7fb3fb71c4e0_0 .net "i_rt", 2 0, v0x7fb3fb726580_0;  alias, 1 drivers
v0x7fb3fb71c570_0 .net "i_wdata", 15 0, v0x7fb3fb7269d0_0;  alias, 1 drivers
v0x7fb3fb71c700_0 .net "o_rs_data", 15 0, L_0x7fb3fb729850;  alias, 1 drivers
v0x7fb3fb71c790_0 .net "o_rt_data", 15 0, L_0x7fb3fb72aac0;  alias, 1 drivers
v0x7fb3fb71afb0_0 .net "r0", 15 0, L_0x7fb3fb726f80;  1 drivers
v0x7fb3fb71b040_0 .net "r1", 15 0, L_0x7fb3fb7271e0;  1 drivers
v0x7fb3fb71b0d0_0 .net "r2", 15 0, L_0x7fb3fb727540;  1 drivers
v0x7fb3fb71c820_0 .net "r3", 15 0, L_0x7fb3fb727840;  1 drivers
v0x7fb3fb71c8b0_0 .net "r4", 15 0, L_0x7fb3fb727bf0;  1 drivers
v0x7fb3fb71c940_0 .net "r5", 15 0, L_0x7fb3fb727f70;  1 drivers
v0x7fb3fb71c9d0_0 .net "r6", 15 0, L_0x7fb3fb728350;  1 drivers
v0x7fb3fb71ca60_0 .net "r7", 15 0, L_0x7fb3fb728630;  1 drivers
v0x7fb3fb71caf0_0 .net "rst", 0 0, v0x7fb3fb7264f0_0;  alias, 1 drivers
L_0x7fb3fb726ff0 .cmp/eq 3, v0x7fb3fb726030_0, L_0x105269008;
L_0x7fb3fb7272d0 .cmp/eq 3, v0x7fb3fb726030_0, L_0x105269050;
L_0x7fb3fb727610 .cmp/eq 3, v0x7fb3fb726030_0, L_0x105269098;
L_0x7fb3fb727950 .cmp/eq 3, v0x7fb3fb726030_0, L_0x1052690e0;
L_0x7fb3fb727d20 .cmp/eq 3, v0x7fb3fb726030_0, L_0x105269128;
L_0x7fb3fb728060 .cmp/eq 3, v0x7fb3fb726030_0, L_0x105269170;
L_0x7fb3fb728400 .cmp/eq 3, v0x7fb3fb726030_0, L_0x1052691b8;
L_0x7fb3fb728720 .cmp/eq 3, v0x7fb3fb726030_0, L_0x105269200;
L_0x7fb3fb728990 .cmp/eq 3, v0x7fb3fb7261b0_0, L_0x105269248;
L_0x7fb3fb728a80 .cmp/eq 3, v0x7fb3fb7261b0_0, L_0x105269290;
L_0x7fb3fb728ba0 .cmp/eq 3, v0x7fb3fb7261b0_0, L_0x1052692d8;
L_0x7fb3fb728ce0 .cmp/eq 3, v0x7fb3fb7261b0_0, L_0x105269320;
L_0x7fb3fb728d80 .cmp/eq 3, v0x7fb3fb7261b0_0, L_0x105269368;
L_0x7fb3fb728ef0 .cmp/eq 3, v0x7fb3fb7261b0_0, L_0x1052693b0;
L_0x7fb3fb729090 .cmp/eq 3, v0x7fb3fb7261b0_0, L_0x1052693f8;
L_0x7fb3fb7291b0 .functor MUXZ 16, L_0x7fb3fb728630, L_0x7fb3fb728350, L_0x7fb3fb729090, C4<>;
L_0x7fb3fb729250 .functor MUXZ 16, L_0x7fb3fb7291b0, L_0x7fb3fb727f70, L_0x7fb3fb728ef0, C4<>;
L_0x7fb3fb729380 .functor MUXZ 16, L_0x7fb3fb729250, L_0x7fb3fb727bf0, L_0x7fb3fb728d80, C4<>;
L_0x7fb3fb7294a0 .functor MUXZ 16, L_0x7fb3fb729380, L_0x7fb3fb727840, L_0x7fb3fb728ce0, C4<>;
L_0x7fb3fb7295e0 .functor MUXZ 16, L_0x7fb3fb7294a0, L_0x7fb3fb727540, L_0x7fb3fb728ba0, C4<>;
L_0x7fb3fb729700 .functor MUXZ 16, L_0x7fb3fb7295e0, L_0x7fb3fb7271e0, L_0x7fb3fb728a80, C4<>;
L_0x7fb3fb729850 .functor MUXZ 16, L_0x7fb3fb729700, L_0x7fb3fb726f80, L_0x7fb3fb728990, C4<>;
L_0x7fb3fb729930 .cmp/eq 3, v0x7fb3fb726580_0, L_0x105269440;
L_0x7fb3fb7297a0 .cmp/eq 3, v0x7fb3fb726580_0, L_0x105269488;
L_0x7fb3fb729bd0 .cmp/eq 3, v0x7fb3fb726580_0, L_0x1052694d0;
L_0x7fb3fb729a10 .cmp/eq 3, v0x7fb3fb726580_0, L_0x105269518;
L_0x7fb3fb729dc0 .cmp/eq 3, v0x7fb3fb726580_0, L_0x105269560;
L_0x7fb3fb729cb0 .cmp/eq 3, v0x7fb3fb726580_0, L_0x1052695a8;
L_0x7fb3fb72a0c0 .cmp/eq 3, v0x7fb3fb726580_0, L_0x1052695f0;
L_0x7fb3fb72a250 .functor MUXZ 16, L_0x7fb3fb728630, L_0x7fb3fb728350, L_0x7fb3fb72a0c0, C4<>;
L_0x7fb3fb72a370 .functor MUXZ 16, L_0x7fb3fb72a250, L_0x7fb3fb727f70, L_0x7fb3fb729cb0, C4<>;
L_0x7fb3fb72a510 .functor MUXZ 16, L_0x7fb3fb72a370, L_0x7fb3fb727bf0, L_0x7fb3fb729dc0, C4<>;
L_0x7fb3fb72a630 .functor MUXZ 16, L_0x7fb3fb72a510, L_0x7fb3fb727840, L_0x7fb3fb729a10, C4<>;
L_0x7fb3fb72a7e0 .functor MUXZ 16, L_0x7fb3fb72a630, L_0x7fb3fb727540, L_0x7fb3fb729bd0, C4<>;
L_0x7fb3fb72a900 .functor MUXZ 16, L_0x7fb3fb72a7e0, L_0x7fb3fb7271e0, L_0x7fb3fb7297a0, C4<>;
L_0x7fb3fb72aac0 .functor MUXZ 16, L_0x7fb3fb72a900, L_0x7fb3fb726f80, L_0x7fb3fb729930, C4<>;
S_0x7fb3fb715160 .scope module, "r_0" "Nbit_reg" 4 73, 5 14 0, S_0x7fb3fb714dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 16 "out"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "we"
    .port_info 4 /INPUT 1 "gwe"
    .port_info 5 /INPUT 1 "rst"
P_0x7fb3fb714b00 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x7fb3fb714b40 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x7fb3fb726f80/d .functor BUFZ 16, v0x7fb3fb7158b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb3fb726f80 .delay 16 (1000,1000,1000) L_0x7fb3fb726f80/d;
v0x7fb3fb715570_0 .net "clk", 0 0, v0x7fb3fb714ba0_0;  alias, 1 drivers
v0x7fb3fb715620_0 .net "gwe", 0 0, v0x7fb3fb725de0_0;  alias, 1 drivers
v0x7fb3fb7156c0_0 .net "in", 15 0, v0x7fb3fb7269d0_0;  alias, 1 drivers
v0x7fb3fb715750_0 .net "out", 15 0, L_0x7fb3fb726f80;  alias, 1 drivers
v0x7fb3fb7157e0_0 .net "rst", 0 0, v0x7fb3fb7264f0_0;  alias, 1 drivers
v0x7fb3fb7158b0_0 .var "state", 15 0;
v0x7fb3fb715940_0 .net "we", 0 0, L_0x7fb3fb727130;  1 drivers
E_0x7fb3fb715520 .event posedge, v0x7fb3fb715570_0;
S_0x7fb3fb715a70 .scope module, "r_1" "Nbit_reg" 4 74, 5 14 0, S_0x7fb3fb714dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 16 "out"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "we"
    .port_info 4 /INPUT 1 "gwe"
    .port_info 5 /INPUT 1 "rst"
P_0x7fb3fb715c20 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x7fb3fb715c60 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x7fb3fb7271e0/d .functor BUFZ 16, v0x7fb3fb7161b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb3fb7271e0 .delay 16 (1000,1000,1000) L_0x7fb3fb7271e0/d;
v0x7fb3fb715e80_0 .net "clk", 0 0, v0x7fb3fb714ba0_0;  alias, 1 drivers
v0x7fb3fb715f30_0 .net "gwe", 0 0, v0x7fb3fb725de0_0;  alias, 1 drivers
v0x7fb3fb715fc0_0 .net "in", 15 0, v0x7fb3fb7269d0_0;  alias, 1 drivers
v0x7fb3fb716050_0 .net "out", 15 0, L_0x7fb3fb7271e0;  alias, 1 drivers
v0x7fb3fb7160e0_0 .net "rst", 0 0, v0x7fb3fb7264f0_0;  alias, 1 drivers
v0x7fb3fb7161b0_0 .var "state", 15 0;
v0x7fb3fb716240_0 .net "we", 0 0, L_0x7fb3fb727410;  1 drivers
S_0x7fb3fb716330 .scope module, "r_2" "Nbit_reg" 4 75, 5 14 0, S_0x7fb3fb714dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 16 "out"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "we"
    .port_info 4 /INPUT 1 "gwe"
    .port_info 5 /INPUT 1 "rst"
P_0x7fb3fb716500 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x7fb3fb716540 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x7fb3fb727540/d .functor BUFZ 16, v0x7fb3fb716af0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb3fb727540 .delay 16 (1000,1000,1000) L_0x7fb3fb727540/d;
v0x7fb3fb716760_0 .net "clk", 0 0, v0x7fb3fb714ba0_0;  alias, 1 drivers
v0x7fb3fb716830_0 .net "gwe", 0 0, v0x7fb3fb725de0_0;  alias, 1 drivers
v0x7fb3fb7168c0_0 .net "in", 15 0, v0x7fb3fb7269d0_0;  alias, 1 drivers
v0x7fb3fb716950_0 .net "out", 15 0, L_0x7fb3fb727540;  alias, 1 drivers
v0x7fb3fb7169e0_0 .net "rst", 0 0, v0x7fb3fb7264f0_0;  alias, 1 drivers
v0x7fb3fb716af0_0 .var "state", 15 0;
v0x7fb3fb716b80_0 .net "we", 0 0, L_0x7fb3fb727770;  1 drivers
S_0x7fb3fb716c80 .scope module, "r_3" "Nbit_reg" 4 76, 5 14 0, S_0x7fb3fb714dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 16 "out"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "we"
    .port_info 4 /INPUT 1 "gwe"
    .port_info 5 /INPUT 1 "rst"
P_0x7fb3fb716e30 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x7fb3fb716e70 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x7fb3fb727840/d .functor BUFZ 16, v0x7fb3fb717350_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb3fb727840 .delay 16 (1000,1000,1000) L_0x7fb3fb727840/d;
v0x7fb3fb717070_0 .net "clk", 0 0, v0x7fb3fb714ba0_0;  alias, 1 drivers
v0x7fb3fb717100_0 .net "gwe", 0 0, v0x7fb3fb725de0_0;  alias, 1 drivers
v0x7fb3fb7171a0_0 .net "in", 15 0, v0x7fb3fb7269d0_0;  alias, 1 drivers
v0x7fb3fb717230_0 .net "out", 15 0, L_0x7fb3fb727840;  alias, 1 drivers
v0x7fb3fb7172c0_0 .net "rst", 0 0, v0x7fb3fb7264f0_0;  alias, 1 drivers
v0x7fb3fb717350_0 .var "state", 15 0;
v0x7fb3fb7173f0_0 .net "we", 0 0, L_0x7fb3fb726e80;  1 drivers
S_0x7fb3fb717520 .scope module, "r_4" "Nbit_reg" 4 77, 5 14 0, S_0x7fb3fb714dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 16 "out"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "we"
    .port_info 4 /INPUT 1 "gwe"
    .port_info 5 /INPUT 1 "rst"
P_0x7fb3fb717710 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x7fb3fb717750 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x7fb3fb727bf0/d .functor BUFZ 16, v0x7fb3fb717d90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb3fb727bf0 .delay 16 (1000,1000,1000) L_0x7fb3fb727bf0/d;
v0x7fb3fb717920_0 .net "clk", 0 0, v0x7fb3fb714ba0_0;  alias, 1 drivers
v0x7fb3fb7179c0_0 .net "gwe", 0 0, v0x7fb3fb725de0_0;  alias, 1 drivers
v0x7fb3fb717ae0_0 .net "in", 15 0, v0x7fb3fb7269d0_0;  alias, 1 drivers
v0x7fb3fb717bf0_0 .net "out", 15 0, L_0x7fb3fb727bf0;  alias, 1 drivers
v0x7fb3fb717c80_0 .net "rst", 0 0, v0x7fb3fb7264f0_0;  alias, 1 drivers
v0x7fb3fb717d90_0 .var "state", 15 0;
v0x7fb3fb717e20_0 .net "we", 0 0, L_0x7fb3fb727e90;  1 drivers
S_0x7fb3fb717f00 .scope module, "r_5" "Nbit_reg" 4 78, 5 14 0, S_0x7fb3fb714dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 16 "out"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "we"
    .port_info 4 /INPUT 1 "gwe"
    .port_info 5 /INPUT 1 "rst"
P_0x7fb3fb7180b0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x7fb3fb7180f0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x7fb3fb727f70/d .functor BUFZ 16, v0x7fb3fb7185b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb3fb727f70 .delay 16 (1000,1000,1000) L_0x7fb3fb727f70/d;
v0x7fb3fb7182d0_0 .net "clk", 0 0, v0x7fb3fb714ba0_0;  alias, 1 drivers
v0x7fb3fb718360_0 .net "gwe", 0 0, v0x7fb3fb725de0_0;  alias, 1 drivers
v0x7fb3fb718400_0 .net "in", 15 0, v0x7fb3fb7269d0_0;  alias, 1 drivers
v0x7fb3fb718490_0 .net "out", 15 0, L_0x7fb3fb727f70;  alias, 1 drivers
v0x7fb3fb718520_0 .net "rst", 0 0, v0x7fb3fb7264f0_0;  alias, 1 drivers
v0x7fb3fb7185b0_0 .var "state", 15 0;
v0x7fb3fb718650_0 .net "we", 0 0, L_0x7fb3fb7281a0;  1 drivers
S_0x7fb3fb718780 .scope module, "r_6" "Nbit_reg" 4 79, 5 14 0, S_0x7fb3fb714dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 16 "out"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "we"
    .port_info 4 /INPUT 1 "gwe"
    .port_info 5 /INPUT 1 "rst"
P_0x7fb3fb718930 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x7fb3fb718970 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x7fb3fb728350/d .functor BUFZ 16, v0x7fb3fb718e50_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb3fb728350 .delay 16 (1000,1000,1000) L_0x7fb3fb728350/d;
v0x7fb3fb718b70_0 .net "clk", 0 0, v0x7fb3fb714ba0_0;  alias, 1 drivers
v0x7fb3fb718c00_0 .net "gwe", 0 0, v0x7fb3fb725de0_0;  alias, 1 drivers
v0x7fb3fb718ca0_0 .net "in", 15 0, v0x7fb3fb7269d0_0;  alias, 1 drivers
v0x7fb3fb718d30_0 .net "out", 15 0, L_0x7fb3fb728350;  alias, 1 drivers
v0x7fb3fb718dc0_0 .net "rst", 0 0, v0x7fb3fb7264f0_0;  alias, 1 drivers
v0x7fb3fb718e50_0 .var "state", 15 0;
v0x7fb3fb718ef0_0 .net "we", 0 0, L_0x7fb3fb728540;  1 drivers
S_0x7fb3fb719020 .scope module, "r_7" "Nbit_reg" 4 80, 5 14 0, S_0x7fb3fb714dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 16 "out"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "we"
    .port_info 4 /INPUT 1 "gwe"
    .port_info 5 /INPUT 1 "rst"
P_0x7fb3fb7191d0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x7fb3fb719210 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x7fb3fb728630/d .functor BUFZ 16, v0x7fb3fb7196f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb3fb728630 .delay 16 (1000,1000,1000) L_0x7fb3fb728630/d;
v0x7fb3fb719410_0 .net "clk", 0 0, v0x7fb3fb714ba0_0;  alias, 1 drivers
v0x7fb3fb7194a0_0 .net "gwe", 0 0, v0x7fb3fb725de0_0;  alias, 1 drivers
v0x7fb3fb719540_0 .net "in", 15 0, v0x7fb3fb7269d0_0;  alias, 1 drivers
v0x7fb3fb7195d0_0 .net "out", 15 0, L_0x7fb3fb728630;  alias, 1 drivers
v0x7fb3fb719660_0 .net "rst", 0 0, v0x7fb3fb7264f0_0;  alias, 1 drivers
v0x7fb3fb7196f0_0 .var "state", 15 0;
v0x7fb3fb719790_0 .net "we", 0 0, L_0x7fb3fb728860;  1 drivers
S_0x7fb3fb71cce0 .scope module, "c2" "lc4_regfile" 4 50, 4 58 0, S_0x7fb3fb7148d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "gwe"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 3 "i_rs"
    .port_info 4 /OUTPUT 16 "o_rs_data"
    .port_info 5 /INPUT 3 "i_rt"
    .port_info 6 /OUTPUT 16 "o_rt_data"
    .port_info 7 /INPUT 3 "i_rd"
    .port_info 8 /INPUT 16 "i_wdata"
    .port_info 9 /INPUT 1 "i_rd_we"
P_0x7fb3fb717d20 .param/l "n" 0 4 58, +C4<00000000000000000000000000010000>;
L_0x7fb3fb72ad90 .functor AND 1, L_0x7fb3fb72ac50, v0x7fb3fb726bc0_0, C4<1>, C4<1>;
L_0x7fb3fb72b070 .functor AND 1, L_0x7fb3fb72af30, v0x7fb3fb726bc0_0, C4<1>, C4<1>;
L_0x7fb3fb72b390 .functor AND 1, L_0x7fb3fb72b250, v0x7fb3fb726bc0_0, C4<1>, C4<1>;
L_0x7fb3fb726ef0 .functor AND 1, L_0x7fb3fb72b530, v0x7fb3fb726bc0_0, C4<1>, C4<1>;
L_0x7fb3fb72b9e0 .functor AND 1, L_0x7fb3fb72b8a0, v0x7fb3fb726bc0_0, C4<1>, C4<1>;
L_0x7fb3fb72bcc0 .functor AND 1, L_0x7fb3fb72bb80, v0x7fb3fb726bc0_0, C4<1>, C4<1>;
L_0x7fb3fb72c060 .functor AND 1, L_0x7fb3fb72bf20, v0x7fb3fb726bc0_0, C4<1>, C4<1>;
L_0x7fb3fb72c380 .functor AND 1, L_0x7fb3fb72c240, v0x7fb3fb726bc0_0, C4<1>, C4<1>;
L_0x105269638 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb721940_0 .net/2u *"_s0", 2 0, L_0x105269638;  1 drivers
v0x7fb3fb7219d0_0 .net *"_s100", 0 0, L_0x7fb3fb72d6d0;  1 drivers
L_0x105269b48 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb721a60_0 .net/2u *"_s102", 2 0, L_0x105269b48;  1 drivers
v0x7fb3fb721af0_0 .net *"_s104", 0 0, L_0x7fb3fb72d590;  1 drivers
L_0x105269b90 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb721b80_0 .net/2u *"_s106", 2 0, L_0x105269b90;  1 drivers
v0x7fb3fb721c10_0 .net *"_s108", 0 0, L_0x7fb3fb72d8c0;  1 drivers
L_0x105269bd8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb721cb0_0 .net/2u *"_s110", 2 0, L_0x105269bd8;  1 drivers
v0x7fb3fb721d60_0 .net *"_s112", 0 0, L_0x7fb3fb72d7b0;  1 drivers
L_0x105269c20 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb721e00_0 .net/2u *"_s114", 2 0, L_0x105269c20;  1 drivers
v0x7fb3fb721f10_0 .net *"_s116", 0 0, L_0x7fb3fb72dbc0;  1 drivers
v0x7fb3fb721fb0_0 .net *"_s118", 15 0, L_0x7fb3fb72dd50;  1 drivers
L_0x1052696c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb722060_0 .net/2u *"_s12", 2 0, L_0x1052696c8;  1 drivers
v0x7fb3fb722110_0 .net *"_s120", 15 0, L_0x7fb3fb72de70;  1 drivers
v0x7fb3fb7221c0_0 .net *"_s122", 15 0, L_0x7fb3fb72e010;  1 drivers
v0x7fb3fb722270_0 .net *"_s124", 15 0, L_0x7fb3fb72e130;  1 drivers
v0x7fb3fb722320_0 .net *"_s126", 15 0, L_0x7fb3fb72e2e0;  1 drivers
v0x7fb3fb7223d0_0 .net *"_s128", 15 0, L_0x7fb3fb72e400;  1 drivers
v0x7fb3fb722560_0 .net *"_s14", 0 0, L_0x7fb3fb72b250;  1 drivers
L_0x105269710 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb7225f0_0 .net/2u *"_s18", 2 0, L_0x105269710;  1 drivers
v0x7fb3fb722690_0 .net *"_s2", 0 0, L_0x7fb3fb72ac50;  1 drivers
v0x7fb3fb722730_0 .net *"_s20", 0 0, L_0x7fb3fb72b530;  1 drivers
L_0x105269758 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb7227d0_0 .net/2u *"_s24", 2 0, L_0x105269758;  1 drivers
v0x7fb3fb722880_0 .net *"_s26", 0 0, L_0x7fb3fb72b8a0;  1 drivers
L_0x1052697a0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb722920_0 .net/2u *"_s30", 2 0, L_0x1052697a0;  1 drivers
v0x7fb3fb7229d0_0 .net *"_s32", 0 0, L_0x7fb3fb72bb80;  1 drivers
L_0x1052697e8 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb722a70_0 .net/2u *"_s36", 2 0, L_0x1052697e8;  1 drivers
v0x7fb3fb722b20_0 .net *"_s38", 0 0, L_0x7fb3fb72bf20;  1 drivers
L_0x105269830 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb722bc0_0 .net/2u *"_s42", 2 0, L_0x105269830;  1 drivers
v0x7fb3fb722c70_0 .net *"_s44", 0 0, L_0x7fb3fb72c240;  1 drivers
L_0x105269878 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb722d10_0 .net/2u *"_s48", 2 0, L_0x105269878;  1 drivers
v0x7fb3fb722dc0_0 .net *"_s50", 0 0, L_0x7fb3fb72c430;  1 drivers
L_0x1052698c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb722e60_0 .net/2u *"_s52", 2 0, L_0x1052698c0;  1 drivers
v0x7fb3fb722f10_0 .net *"_s54", 0 0, L_0x7fb3fb72c560;  1 drivers
L_0x105269908 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb722470_0 .net/2u *"_s56", 2 0, L_0x105269908;  1 drivers
v0x7fb3fb7231a0_0 .net *"_s58", 0 0, L_0x7fb3fb729ad0;  1 drivers
L_0x105269680 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb723230_0 .net/2u *"_s6", 2 0, L_0x105269680;  1 drivers
L_0x105269950 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb7232c0_0 .net/2u *"_s60", 2 0, L_0x105269950;  1 drivers
v0x7fb3fb723360_0 .net *"_s62", 0 0, L_0x7fb3fb72c880;  1 drivers
L_0x105269998 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb723400_0 .net/2u *"_s64", 2 0, L_0x105269998;  1 drivers
v0x7fb3fb7234b0_0 .net *"_s66", 0 0, L_0x7fb3fb72c920;  1 drivers
L_0x1052699e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb723550_0 .net/2u *"_s68", 2 0, L_0x1052699e0;  1 drivers
v0x7fb3fb723600_0 .net *"_s70", 0 0, L_0x7fb3fb72ca70;  1 drivers
L_0x105269a28 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb7236a0_0 .net/2u *"_s72", 2 0, L_0x105269a28;  1 drivers
v0x7fb3fb723750_0 .net *"_s74", 0 0, L_0x7fb3fb72cc10;  1 drivers
v0x7fb3fb7237f0_0 .net *"_s76", 15 0, L_0x7fb3fb72cd30;  1 drivers
v0x7fb3fb7238a0_0 .net *"_s78", 15 0, L_0x7fb3fb72cdd0;  1 drivers
v0x7fb3fb723950_0 .net *"_s8", 0 0, L_0x7fb3fb72af30;  1 drivers
v0x7fb3fb7239f0_0 .net *"_s80", 15 0, L_0x7fb3fb72cf00;  1 drivers
v0x7fb3fb723aa0_0 .net *"_s82", 15 0, L_0x7fb3fb72cfe0;  1 drivers
v0x7fb3fb723b50_0 .net *"_s84", 15 0, L_0x7fb3fb72d120;  1 drivers
v0x7fb3fb723c00_0 .net *"_s86", 15 0, L_0x7fb3fb72d240;  1 drivers
L_0x105269a70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb723cb0_0 .net/2u *"_s90", 2 0, L_0x105269a70;  1 drivers
v0x7fb3fb723d60_0 .net *"_s92", 0 0, L_0x7fb3fb72d4b0;  1 drivers
L_0x105269ab8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb723e00_0 .net/2u *"_s94", 2 0, L_0x105269ab8;  1 drivers
v0x7fb3fb723eb0_0 .net *"_s96", 0 0, L_0x7fb3fb72d2e0;  1 drivers
L_0x105269b00 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fb3fb723f50_0 .net/2u *"_s98", 2 0, L_0x105269b00;  1 drivers
v0x7fb3fb724000_0 .net "clk", 0 0, v0x7fb3fb714ba0_0;  alias, 1 drivers
v0x7fb3fb724090_0 .net "gwe", 0 0, v0x7fb3fb725de0_0;  alias, 1 drivers
v0x7fb3fb724120_0 .net "i_rd", 2 0, v0x7fb3fb7260d0_0;  alias, 1 drivers
v0x7fb3fb7241d0_0 .net "i_rd_we", 0 0, v0x7fb3fb726bc0_0;  alias, 1 drivers
v0x7fb3fb724270_0 .net "i_rs", 2 0, v0x7fb3fb726280_0;  alias, 1 drivers
v0x7fb3fb724320_0 .net "i_rt", 2 0, v0x7fb3fb726750_0;  alias, 1 drivers
v0x7fb3fb7243d0_0 .net "i_wdata", 15 0, v0x7fb3fb726a60_0;  alias, 1 drivers
v0x7fb3fb724570_0 .net "o_rs_data", 15 0, L_0x7fb3fb72d390;  alias, 1 drivers
v0x7fb3fb724600_0 .net "o_rt_data", 15 0, L_0x7fb3fb72e5c0;  alias, 1 drivers
v0x7fb3fb722fa0_0 .net "r0", 15 0, L_0x7fb3fb72abe0;  1 drivers
v0x7fb3fb723030_0 .net "r1", 15 0, L_0x7fb3fb72ae40;  1 drivers
v0x7fb3fb7230c0_0 .net "r2", 15 0, L_0x7fb3fb72b1a0;  1 drivers
v0x7fb3fb724690_0 .net "r3", 15 0, L_0x7fb3fb72b440;  1 drivers
v0x7fb3fb724720_0 .net "r4", 15 0, L_0x7fb3fb72b7b0;  1 drivers
v0x7fb3fb7247b0_0 .net "r5", 15 0, L_0x7fb3fb72ba90;  1 drivers
v0x7fb3fb724840_0 .net "r6", 15 0, L_0x7fb3fb72be70;  1 drivers
v0x7fb3fb7248d0_0 .net "r7", 15 0, L_0x7fb3fb72c150;  1 drivers
v0x7fb3fb724980_0 .net "rst", 0 0, v0x7fb3fb7264f0_0;  alias, 1 drivers
L_0x7fb3fb72ac50 .cmp/eq 3, v0x7fb3fb7260d0_0, L_0x105269638;
L_0x7fb3fb72af30 .cmp/eq 3, v0x7fb3fb7260d0_0, L_0x105269680;
L_0x7fb3fb72b250 .cmp/eq 3, v0x7fb3fb7260d0_0, L_0x1052696c8;
L_0x7fb3fb72b530 .cmp/eq 3, v0x7fb3fb7260d0_0, L_0x105269710;
L_0x7fb3fb72b8a0 .cmp/eq 3, v0x7fb3fb7260d0_0, L_0x105269758;
L_0x7fb3fb72bb80 .cmp/eq 3, v0x7fb3fb7260d0_0, L_0x1052697a0;
L_0x7fb3fb72bf20 .cmp/eq 3, v0x7fb3fb7260d0_0, L_0x1052697e8;
L_0x7fb3fb72c240 .cmp/eq 3, v0x7fb3fb7260d0_0, L_0x105269830;
L_0x7fb3fb72c430 .cmp/eq 3, v0x7fb3fb726280_0, L_0x105269878;
L_0x7fb3fb72c560 .cmp/eq 3, v0x7fb3fb726280_0, L_0x1052698c0;
L_0x7fb3fb729ad0 .cmp/eq 3, v0x7fb3fb726280_0, L_0x105269908;
L_0x7fb3fb72c880 .cmp/eq 3, v0x7fb3fb726280_0, L_0x105269950;
L_0x7fb3fb72c920 .cmp/eq 3, v0x7fb3fb726280_0, L_0x105269998;
L_0x7fb3fb72ca70 .cmp/eq 3, v0x7fb3fb726280_0, L_0x1052699e0;
L_0x7fb3fb72cc10 .cmp/eq 3, v0x7fb3fb726280_0, L_0x105269a28;
L_0x7fb3fb72cd30 .functor MUXZ 16, L_0x7fb3fb72c150, L_0x7fb3fb72be70, L_0x7fb3fb72cc10, C4<>;
L_0x7fb3fb72cdd0 .functor MUXZ 16, L_0x7fb3fb72cd30, L_0x7fb3fb72ba90, L_0x7fb3fb72ca70, C4<>;
L_0x7fb3fb72cf00 .functor MUXZ 16, L_0x7fb3fb72cdd0, L_0x7fb3fb72b7b0, L_0x7fb3fb72c920, C4<>;
L_0x7fb3fb72cfe0 .functor MUXZ 16, L_0x7fb3fb72cf00, L_0x7fb3fb72b440, L_0x7fb3fb72c880, C4<>;
L_0x7fb3fb72d120 .functor MUXZ 16, L_0x7fb3fb72cfe0, L_0x7fb3fb72b1a0, L_0x7fb3fb729ad0, C4<>;
L_0x7fb3fb72d240 .functor MUXZ 16, L_0x7fb3fb72d120, L_0x7fb3fb72ae40, L_0x7fb3fb72c560, C4<>;
L_0x7fb3fb72d390 .functor MUXZ 16, L_0x7fb3fb72d240, L_0x7fb3fb72abe0, L_0x7fb3fb72c430, C4<>;
L_0x7fb3fb72d4b0 .cmp/eq 3, v0x7fb3fb726750_0, L_0x105269a70;
L_0x7fb3fb72d2e0 .cmp/eq 3, v0x7fb3fb726750_0, L_0x105269ab8;
L_0x7fb3fb72d6d0 .cmp/eq 3, v0x7fb3fb726750_0, L_0x105269b00;
L_0x7fb3fb72d590 .cmp/eq 3, v0x7fb3fb726750_0, L_0x105269b48;
L_0x7fb3fb72d8c0 .cmp/eq 3, v0x7fb3fb726750_0, L_0x105269b90;
L_0x7fb3fb72d7b0 .cmp/eq 3, v0x7fb3fb726750_0, L_0x105269bd8;
L_0x7fb3fb72dbc0 .cmp/eq 3, v0x7fb3fb726750_0, L_0x105269c20;
L_0x7fb3fb72dd50 .functor MUXZ 16, L_0x7fb3fb72c150, L_0x7fb3fb72be70, L_0x7fb3fb72dbc0, C4<>;
L_0x7fb3fb72de70 .functor MUXZ 16, L_0x7fb3fb72dd50, L_0x7fb3fb72ba90, L_0x7fb3fb72d7b0, C4<>;
L_0x7fb3fb72e010 .functor MUXZ 16, L_0x7fb3fb72de70, L_0x7fb3fb72b7b0, L_0x7fb3fb72d8c0, C4<>;
L_0x7fb3fb72e130 .functor MUXZ 16, L_0x7fb3fb72e010, L_0x7fb3fb72b440, L_0x7fb3fb72d590, C4<>;
L_0x7fb3fb72e2e0 .functor MUXZ 16, L_0x7fb3fb72e130, L_0x7fb3fb72b1a0, L_0x7fb3fb72d6d0, C4<>;
L_0x7fb3fb72e400 .functor MUXZ 16, L_0x7fb3fb72e2e0, L_0x7fb3fb72ae40, L_0x7fb3fb72d2e0, C4<>;
L_0x7fb3fb72e5c0 .functor MUXZ 16, L_0x7fb3fb72e400, L_0x7fb3fb72abe0, L_0x7fb3fb72d4b0, C4<>;
S_0x7fb3fb71d040 .scope module, "r_0" "Nbit_reg" 4 73, 5 14 0, S_0x7fb3fb71cce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 16 "out"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "we"
    .port_info 4 /INPUT 1 "gwe"
    .port_info 5 /INPUT 1 "rst"
P_0x7fb3fb71ce80 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x7fb3fb71cec0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x7fb3fb72abe0/d .functor BUFZ 16, v0x7fb3fb71d6d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb3fb72abe0 .delay 16 (1000,1000,1000) L_0x7fb3fb72abe0/d;
v0x7fb3fb71d3f0_0 .net "clk", 0 0, v0x7fb3fb714ba0_0;  alias, 1 drivers
v0x7fb3fb71d480_0 .net "gwe", 0 0, v0x7fb3fb725de0_0;  alias, 1 drivers
v0x7fb3fb71d520_0 .net "in", 15 0, v0x7fb3fb726a60_0;  alias, 1 drivers
v0x7fb3fb71d5b0_0 .net "out", 15 0, L_0x7fb3fb72abe0;  alias, 1 drivers
v0x7fb3fb71d640_0 .net "rst", 0 0, v0x7fb3fb7264f0_0;  alias, 1 drivers
v0x7fb3fb71d6d0_0 .var "state", 15 0;
v0x7fb3fb71d780_0 .net "we", 0 0, L_0x7fb3fb72ad90;  1 drivers
S_0x7fb3fb71d8b0 .scope module, "r_1" "Nbit_reg" 4 74, 5 14 0, S_0x7fb3fb71cce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 16 "out"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "we"
    .port_info 4 /INPUT 1 "gwe"
    .port_info 5 /INPUT 1 "rst"
P_0x7fb3fb71da60 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x7fb3fb71daa0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x7fb3fb72ae40/d .functor BUFZ 16, v0x7fb3fb71df90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb3fb72ae40 .delay 16 (1000,1000,1000) L_0x7fb3fb72ae40/d;
v0x7fb3fb71dcc0_0 .net "clk", 0 0, v0x7fb3fb714ba0_0;  alias, 1 drivers
v0x7fb3fb71dd50_0 .net "gwe", 0 0, v0x7fb3fb725de0_0;  alias, 1 drivers
v0x7fb3fb71dde0_0 .net "in", 15 0, v0x7fb3fb726a60_0;  alias, 1 drivers
v0x7fb3fb71de70_0 .net "out", 15 0, L_0x7fb3fb72ae40;  alias, 1 drivers
v0x7fb3fb71df00_0 .net "rst", 0 0, v0x7fb3fb7264f0_0;  alias, 1 drivers
v0x7fb3fb71df90_0 .var "state", 15 0;
v0x7fb3fb71e030_0 .net "we", 0 0, L_0x7fb3fb72b070;  1 drivers
S_0x7fb3fb71e160 .scope module, "r_2" "Nbit_reg" 4 75, 5 14 0, S_0x7fb3fb71cce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 16 "out"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "we"
    .port_info 4 /INPUT 1 "gwe"
    .port_info 5 /INPUT 1 "rst"
P_0x7fb3fb71e310 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x7fb3fb71e350 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x7fb3fb72b1a0/d .functor BUFZ 16, v0x7fb3fb71e880_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb3fb72b1a0 .delay 16 (1000,1000,1000) L_0x7fb3fb72b1a0/d;
v0x7fb3fb71e570_0 .net "clk", 0 0, v0x7fb3fb714ba0_0;  alias, 1 drivers
v0x7fb3fb71e600_0 .net "gwe", 0 0, v0x7fb3fb725de0_0;  alias, 1 drivers
v0x7fb3fb71e690_0 .net "in", 15 0, v0x7fb3fb726a60_0;  alias, 1 drivers
v0x7fb3fb71e720_0 .net "out", 15 0, L_0x7fb3fb72b1a0;  alias, 1 drivers
v0x7fb3fb71e7b0_0 .net "rst", 0 0, v0x7fb3fb7264f0_0;  alias, 1 drivers
v0x7fb3fb71e880_0 .var "state", 15 0;
v0x7fb3fb71e910_0 .net "we", 0 0, L_0x7fb3fb72b390;  1 drivers
S_0x7fb3fb71ea30 .scope module, "r_3" "Nbit_reg" 4 76, 5 14 0, S_0x7fb3fb71cce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 16 "out"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "we"
    .port_info 4 /INPUT 1 "gwe"
    .port_info 5 /INPUT 1 "rst"
P_0x7fb3fb71ebe0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x7fb3fb71ec20 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x7fb3fb72b440/d .functor BUFZ 16, v0x7fb3fb71f100_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb3fb72b440 .delay 16 (1000,1000,1000) L_0x7fb3fb72b440/d;
v0x7fb3fb71ee20_0 .net "clk", 0 0, v0x7fb3fb714ba0_0;  alias, 1 drivers
v0x7fb3fb71eeb0_0 .net "gwe", 0 0, v0x7fb3fb725de0_0;  alias, 1 drivers
v0x7fb3fb71ef50_0 .net "in", 15 0, v0x7fb3fb726a60_0;  alias, 1 drivers
v0x7fb3fb71efe0_0 .net "out", 15 0, L_0x7fb3fb72b440;  alias, 1 drivers
v0x7fb3fb71f070_0 .net "rst", 0 0, v0x7fb3fb7264f0_0;  alias, 1 drivers
v0x7fb3fb71f100_0 .var "state", 15 0;
v0x7fb3fb71f1a0_0 .net "we", 0 0, L_0x7fb3fb726ef0;  1 drivers
S_0x7fb3fb71f2d0 .scope module, "r_4" "Nbit_reg" 4 77, 5 14 0, S_0x7fb3fb71cce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 16 "out"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "we"
    .port_info 4 /INPUT 1 "gwe"
    .port_info 5 /INPUT 1 "rst"
P_0x7fb3fb71f4c0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x7fb3fb71f500 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x7fb3fb72b7b0/d .functor BUFZ 16, v0x7fb3fb71fa40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb3fb72b7b0 .delay 16 (1000,1000,1000) L_0x7fb3fb72b7b0/d;
v0x7fb3fb71f6d0_0 .net "clk", 0 0, v0x7fb3fb714ba0_0;  alias, 1 drivers
v0x7fb3fb71f770_0 .net "gwe", 0 0, v0x7fb3fb725de0_0;  alias, 1 drivers
v0x7fb3fb71f810_0 .net "in", 15 0, v0x7fb3fb726a60_0;  alias, 1 drivers
v0x7fb3fb71f920_0 .net "out", 15 0, L_0x7fb3fb72b7b0;  alias, 1 drivers
v0x7fb3fb71f9b0_0 .net "rst", 0 0, v0x7fb3fb7264f0_0;  alias, 1 drivers
v0x7fb3fb71fa40_0 .var "state", 15 0;
v0x7fb3fb71fad0_0 .net "we", 0 0, L_0x7fb3fb72b9e0;  1 drivers
S_0x7fb3fb71fbd0 .scope module, "r_5" "Nbit_reg" 4 78, 5 14 0, S_0x7fb3fb71cce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 16 "out"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "we"
    .port_info 4 /INPUT 1 "gwe"
    .port_info 5 /INPUT 1 "rst"
P_0x7fb3fb71fd80 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x7fb3fb71fdc0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x7fb3fb72ba90/d .functor BUFZ 16, v0x7fb3fb7202a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb3fb72ba90 .delay 16 (1000,1000,1000) L_0x7fb3fb72ba90/d;
v0x7fb3fb71ffc0_0 .net "clk", 0 0, v0x7fb3fb714ba0_0;  alias, 1 drivers
v0x7fb3fb720050_0 .net "gwe", 0 0, v0x7fb3fb725de0_0;  alias, 1 drivers
v0x7fb3fb7200f0_0 .net "in", 15 0, v0x7fb3fb726a60_0;  alias, 1 drivers
v0x7fb3fb720180_0 .net "out", 15 0, L_0x7fb3fb72ba90;  alias, 1 drivers
v0x7fb3fb720210_0 .net "rst", 0 0, v0x7fb3fb7264f0_0;  alias, 1 drivers
v0x7fb3fb7202a0_0 .var "state", 15 0;
v0x7fb3fb720340_0 .net "we", 0 0, L_0x7fb3fb72bcc0;  1 drivers
S_0x7fb3fb720470 .scope module, "r_6" "Nbit_reg" 4 79, 5 14 0, S_0x7fb3fb71cce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 16 "out"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "we"
    .port_info 4 /INPUT 1 "gwe"
    .port_info 5 /INPUT 1 "rst"
P_0x7fb3fb720620 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x7fb3fb720660 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x7fb3fb72be70/d .functor BUFZ 16, v0x7fb3fb720b40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb3fb72be70 .delay 16 (1000,1000,1000) L_0x7fb3fb72be70/d;
v0x7fb3fb720860_0 .net "clk", 0 0, v0x7fb3fb714ba0_0;  alias, 1 drivers
v0x7fb3fb7208f0_0 .net "gwe", 0 0, v0x7fb3fb725de0_0;  alias, 1 drivers
v0x7fb3fb720990_0 .net "in", 15 0, v0x7fb3fb726a60_0;  alias, 1 drivers
v0x7fb3fb720a20_0 .net "out", 15 0, L_0x7fb3fb72be70;  alias, 1 drivers
v0x7fb3fb720ab0_0 .net "rst", 0 0, v0x7fb3fb7264f0_0;  alias, 1 drivers
v0x7fb3fb720b40_0 .var "state", 15 0;
v0x7fb3fb720be0_0 .net "we", 0 0, L_0x7fb3fb72c060;  1 drivers
S_0x7fb3fb720d10 .scope module, "r_7" "Nbit_reg" 4 80, 5 14 0, S_0x7fb3fb71cce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 16 "out"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "we"
    .port_info 4 /INPUT 1 "gwe"
    .port_info 5 /INPUT 1 "rst"
P_0x7fb3fb720ec0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x7fb3fb720f00 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x7fb3fb72c150/d .functor BUFZ 16, v0x7fb3fb71cb80_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb3fb72c150 .delay 16 (1000,1000,1000) L_0x7fb3fb72c150/d;
v0x7fb3fb721100_0 .net "clk", 0 0, v0x7fb3fb714ba0_0;  alias, 1 drivers
v0x7fb3fb71c0a0_0 .net "gwe", 0 0, v0x7fb3fb725de0_0;  alias, 1 drivers
v0x7fb3fb71c230_0 .net "in", 15 0, v0x7fb3fb726a60_0;  alias, 1 drivers
v0x7fb3fb721590_0 .net "out", 15 0, L_0x7fb3fb72c150;  alias, 1 drivers
v0x7fb3fb721620_0 .net "rst", 0 0, v0x7fb3fb7264f0_0;  alias, 1 drivers
v0x7fb3fb71cb80_0 .var "state", 15 0;
v0x7fb3fb7218b0_0 .net "we", 0 0, L_0x7fb3fb72c380;  1 drivers
    .scope S_0x7fb3fb715160;
T_1 ;
    %wait E_0x7fb3fb715520;
    %load/vec4 v0x7fb3fb715620_0;
    %load/vec4 v0x7fb3fb7157e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb3fb7158b0_0, 0, 16;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fb3fb715620_0;
    %load/vec4 v0x7fb3fb715940_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fb3fb7156c0_0;
    %store/vec4 v0x7fb3fb7158b0_0, 0, 16;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fb3fb715a70;
T_2 ;
    %wait E_0x7fb3fb715520;
    %load/vec4 v0x7fb3fb715f30_0;
    %load/vec4 v0x7fb3fb7160e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb3fb7161b0_0, 0, 16;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fb3fb715f30_0;
    %load/vec4 v0x7fb3fb716240_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fb3fb715fc0_0;
    %store/vec4 v0x7fb3fb7161b0_0, 0, 16;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fb3fb716330;
T_3 ;
    %wait E_0x7fb3fb715520;
    %load/vec4 v0x7fb3fb716830_0;
    %load/vec4 v0x7fb3fb7169e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb3fb716af0_0, 0, 16;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fb3fb716830_0;
    %load/vec4 v0x7fb3fb716b80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7fb3fb7168c0_0;
    %store/vec4 v0x7fb3fb716af0_0, 0, 16;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fb3fb716c80;
T_4 ;
    %wait E_0x7fb3fb715520;
    %load/vec4 v0x7fb3fb717100_0;
    %load/vec4 v0x7fb3fb7172c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb3fb717350_0, 0, 16;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fb3fb717100_0;
    %load/vec4 v0x7fb3fb7173f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7fb3fb7171a0_0;
    %store/vec4 v0x7fb3fb717350_0, 0, 16;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fb3fb717520;
T_5 ;
    %wait E_0x7fb3fb715520;
    %load/vec4 v0x7fb3fb7179c0_0;
    %load/vec4 v0x7fb3fb717c80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb3fb717d90_0, 0, 16;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fb3fb7179c0_0;
    %load/vec4 v0x7fb3fb717e20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7fb3fb717ae0_0;
    %store/vec4 v0x7fb3fb717d90_0, 0, 16;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fb3fb717f00;
T_6 ;
    %wait E_0x7fb3fb715520;
    %load/vec4 v0x7fb3fb718360_0;
    %load/vec4 v0x7fb3fb718520_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb3fb7185b0_0, 0, 16;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fb3fb718360_0;
    %load/vec4 v0x7fb3fb718650_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x7fb3fb718400_0;
    %store/vec4 v0x7fb3fb7185b0_0, 0, 16;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fb3fb718780;
T_7 ;
    %wait E_0x7fb3fb715520;
    %load/vec4 v0x7fb3fb718c00_0;
    %load/vec4 v0x7fb3fb718dc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb3fb718e50_0, 0, 16;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fb3fb718c00_0;
    %load/vec4 v0x7fb3fb718ef0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x7fb3fb718ca0_0;
    %store/vec4 v0x7fb3fb718e50_0, 0, 16;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fb3fb719020;
T_8 ;
    %wait E_0x7fb3fb715520;
    %load/vec4 v0x7fb3fb7194a0_0;
    %load/vec4 v0x7fb3fb719660_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb3fb7196f0_0, 0, 16;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fb3fb7194a0_0;
    %load/vec4 v0x7fb3fb719790_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7fb3fb719540_0;
    %store/vec4 v0x7fb3fb7196f0_0, 0, 16;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fb3fb71d040;
T_9 ;
    %wait E_0x7fb3fb715520;
    %load/vec4 v0x7fb3fb71d480_0;
    %load/vec4 v0x7fb3fb71d640_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb3fb71d6d0_0, 0, 16;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fb3fb71d480_0;
    %load/vec4 v0x7fb3fb71d780_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7fb3fb71d520_0;
    %store/vec4 v0x7fb3fb71d6d0_0, 0, 16;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fb3fb71d8b0;
T_10 ;
    %wait E_0x7fb3fb715520;
    %load/vec4 v0x7fb3fb71dd50_0;
    %load/vec4 v0x7fb3fb71df00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb3fb71df90_0, 0, 16;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fb3fb71dd50_0;
    %load/vec4 v0x7fb3fb71e030_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x7fb3fb71dde0_0;
    %store/vec4 v0x7fb3fb71df90_0, 0, 16;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fb3fb71e160;
T_11 ;
    %wait E_0x7fb3fb715520;
    %load/vec4 v0x7fb3fb71e600_0;
    %load/vec4 v0x7fb3fb71e7b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb3fb71e880_0, 0, 16;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fb3fb71e600_0;
    %load/vec4 v0x7fb3fb71e910_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7fb3fb71e690_0;
    %store/vec4 v0x7fb3fb71e880_0, 0, 16;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fb3fb71ea30;
T_12 ;
    %wait E_0x7fb3fb715520;
    %load/vec4 v0x7fb3fb71eeb0_0;
    %load/vec4 v0x7fb3fb71f070_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb3fb71f100_0, 0, 16;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7fb3fb71eeb0_0;
    %load/vec4 v0x7fb3fb71f1a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x7fb3fb71ef50_0;
    %store/vec4 v0x7fb3fb71f100_0, 0, 16;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fb3fb71f2d0;
T_13 ;
    %wait E_0x7fb3fb715520;
    %load/vec4 v0x7fb3fb71f770_0;
    %load/vec4 v0x7fb3fb71f9b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb3fb71fa40_0, 0, 16;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fb3fb71f770_0;
    %load/vec4 v0x7fb3fb71fad0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x7fb3fb71f810_0;
    %store/vec4 v0x7fb3fb71fa40_0, 0, 16;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fb3fb71fbd0;
T_14 ;
    %wait E_0x7fb3fb715520;
    %load/vec4 v0x7fb3fb720050_0;
    %load/vec4 v0x7fb3fb720210_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb3fb7202a0_0, 0, 16;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7fb3fb720050_0;
    %load/vec4 v0x7fb3fb720340_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x7fb3fb7200f0_0;
    %store/vec4 v0x7fb3fb7202a0_0, 0, 16;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fb3fb720470;
T_15 ;
    %wait E_0x7fb3fb715520;
    %load/vec4 v0x7fb3fb7208f0_0;
    %load/vec4 v0x7fb3fb720ab0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb3fb720b40_0, 0, 16;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fb3fb7208f0_0;
    %load/vec4 v0x7fb3fb720be0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x7fb3fb720990_0;
    %store/vec4 v0x7fb3fb720b40_0, 0, 16;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fb3fb720d10;
T_16 ;
    %wait E_0x7fb3fb715520;
    %load/vec4 v0x7fb3fb71c0a0_0;
    %load/vec4 v0x7fb3fb721620_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb3fb71cb80_0, 0, 16;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fb3fb71c0a0_0;
    %load/vec4 v0x7fb3fb7218b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x7fb3fb71c230_0;
    %store/vec4 v0x7fb3fb71cb80_0, 0, 16;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fb3fb704520;
T_17 ;
    %delay 5000, 0;
    %load/vec4 v0x7fb3fb714ba0_0;
    %inv;
    %assign/vec4 v0x7fb3fb714ba0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fb3fb704520;
T_18 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb3fb7261b0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb3fb726580_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb3fb726030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb3fb726af0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb3fb7269d0_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb3fb726280_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb3fb726750_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb3fb7260d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb3fb726bc0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb3fb726a60_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb3fb7264f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb3fb714ba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb3fb725de0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb3fb725a20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb3fb726940_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb3fb725f20_0, 0, 32;
    %vpi_func 2 104 "$fopen" 32, "test_lc4_regfile_ss.input", "r" {0 0 0};
    %store/vec4 v0x7fb3fb725e70_0, 0, 32;
    %load/vec4 v0x7fb3fb725e70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %vpi_call 2 106 "$display", "Error opening file: ", "test_lc4_regfile_ss.input" {0 0 0};
    %vpi_call 2 107 "$finish" {0 0 0};
T_18.0 ;
    %delay 100000, 0;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb3fb7264f0_0, 0, 1;
    %delay 2000, 0;
T_18.2 ;
    %vpi_func 2 126 "$fscanf" 32, v0x7fb3fb725e70_0, "%d %d %d %b %h %h %h %d %d %d %b %h %h %h", v0x7fb3fb7261b0_0, v0x7fb3fb726580_0, v0x7fb3fb726030_0, v0x7fb3fb726af0_0, v0x7fb3fb7269d0_0, v0x7fb3fb725ad0_0, v0x7fb3fb725c40_0, v0x7fb3fb726280_0, v0x7fb3fb726750_0, v0x7fb3fb7260d0_0, v0x7fb3fb726bc0_0, v0x7fb3fb726a60_0, v0x7fb3fb725b90_0, v0x7fb3fb725d30_0 {0 0 0};
    %cmpi/e 14, 0, 32;
    %jmp/0xz T_18.3, 4;
    %delay 8000, 0;
    %load/vec4 v0x7fb3fb726940_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fb3fb726940_0, 0, 32;
    %load/vec4 v0x7fb3fb725f20_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.4, 4;
    %vpi_call 2 135 "$fdisplay", v0x7fb3fb725f20_0, "%d %d %d %b %h %h %h %d %d %d %b %h %h %h", v0x7fb3fb7261b0_0, v0x7fb3fb726580_0, v0x7fb3fb726030_0, v0x7fb3fb726af0_0, v0x7fb3fb7269d0_0, v0x7fb3fb726350_0, v0x7fb3fb7267e0_0, v0x7fb3fb726280_0, v0x7fb3fb726750_0, v0x7fb3fb7260d0_0, v0x7fb3fb726bc0_0, v0x7fb3fb726a60_0, v0x7fb3fb726420_0, v0x7fb3fb726870_0 {0 0 0};
T_18.4 ;
    %load/vec4 v0x7fb3fb726350_0;
    %load/vec4 v0x7fb3fb725ad0_0;
    %cmp/ne;
    %jmp/0xz  T_18.6, 6;
    %vpi_call 2 139 "$display", "Error at test %d: Value of register %d on output rs_A should have been %h, but was %h instead", v0x7fb3fb726940_0, v0x7fb3fb7261b0_0, v0x7fb3fb725ad0_0, v0x7fb3fb726350_0 {0 0 0};
    %load/vec4 v0x7fb3fb725a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb3fb725a20_0, 0, 32;
T_18.6 ;
    %load/vec4 v0x7fb3fb7267e0_0;
    %load/vec4 v0x7fb3fb725c40_0;
    %cmp/ne;
    %jmp/0xz  T_18.8, 6;
    %vpi_call 2 144 "$display", "Error at test %d: Value of register %d on output rt_A should have been %h, but was %h instead", v0x7fb3fb726940_0, v0x7fb3fb726580_0, v0x7fb3fb725c40_0, v0x7fb3fb7267e0_0 {0 0 0};
    %load/vec4 v0x7fb3fb725a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb3fb725a20_0, 0, 32;
T_18.8 ;
    %load/vec4 v0x7fb3fb726420_0;
    %load/vec4 v0x7fb3fb725b90_0;
    %cmp/ne;
    %jmp/0xz  T_18.10, 6;
    %vpi_call 2 149 "$display", "Error at test %d: Value of register %d on output rs_B should have been %h, but was %h instead", v0x7fb3fb726940_0, v0x7fb3fb726280_0, v0x7fb3fb725b90_0, v0x7fb3fb726420_0 {0 0 0};
    %load/vec4 v0x7fb3fb725a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb3fb725a20_0, 0, 32;
T_18.10 ;
    %load/vec4 v0x7fb3fb726870_0;
    %load/vec4 v0x7fb3fb725d30_0;
    %cmp/ne;
    %jmp/0xz  T_18.12, 6;
    %vpi_call 2 154 "$display", "Error at test %d: Value of register %d on output rt_B should have been %h, but was %h instead", v0x7fb3fb726940_0, v0x7fb3fb726750_0, v0x7fb3fb725d30_0, v0x7fb3fb726870_0 {0 0 0};
    %load/vec4 v0x7fb3fb725a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb3fb725a20_0, 0, 32;
T_18.12 ;
    %delay 2000, 0;
    %jmp T_18.2;
T_18.3 ;
    %load/vec4 v0x7fb3fb725e70_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.14, 4;
    %vpi_call 2 162 "$fclose", v0x7fb3fb725e70_0 {0 0 0};
T_18.14 ;
    %load/vec4 v0x7fb3fb725f20_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.16, 4;
    %vpi_call 2 163 "$fclose", v0x7fb3fb725f20_0 {0 0 0};
T_18.16 ;
    %vpi_call 2 164 "$display", "Simulation finished: %d test cases %d errors [%s]", v0x7fb3fb726940_0, v0x7fb3fb725a20_0, "test_lc4_regfile_ss.input" {0 0 0};
    %load/vec4 v0x7fb3fb726940_0;
    %store/vec4 v0x7fb3fb714830_0, 0, 32;
    %load/vec4 v0x7fb3fb726940_0;
    %load/vec4 v0x7fb3fb725a20_0;
    %sub;
    %store/vec4 v0x7fb3fb7047e0_0, 0, 32;
    %fork TD_test_regfile.printPoints, S_0x7fb3fb704680;
    %join;
    %vpi_call 2 166 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench_lc4_regfile_ss.v";
    "./print_points.v";
    "lc4_regfile_ss.v";
    "register.v";
