{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 20 22:51:41 2016 " "Info: Processing started: Sat Feb 20 22:51:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Info (12023): Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "W:/LAB5/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Info (12023): Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "W:/LAB5/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_translator.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Info (12023): Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "W:/LAB5/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Info (12023): Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "X0 x0 LDA_CIRCUIT.v(22) " "Info (10281): Verilog HDL Declaration information at LDA_CIRCUIT.v(22): object \"X0\" differs only in case from object \"x0\" in the same scope" {  } { { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y0 y0 LDA_CIRCUIT.v(23) " "Info (10281): Verilog HDL Declaration information at LDA_CIRCUIT.v(23): object \"Y0\" differs only in case from object \"y0\" in the same scope" {  } { { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "X1 x1 LDA_CIRCUIT.v(22) " "Info (10281): Verilog HDL Declaration information at LDA_CIRCUIT.v(22): object \"X1\" differs only in case from object \"x1\" in the same scope" {  } { { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y1 y1 LDA_CIRCUIT.v(23) " "Info (10281): Verilog HDL Declaration information at LDA_CIRCUIT.v(23): object \"Y1\" differs only in case from object \"y1\" in the same scope" {  } { { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LDA_CIRCUIT LDA_CIRCUIT.v(18) " "Warning (10238): Verilog Module Declaration warning at LDA_CIRCUIT.v(18): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LDA_CIRCUIT\"" {  } { { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 18 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lda_circuit.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file lda_circuit.v" { { "Info" "ISGN_ENTITY_NAME" "1 LDA_CIRCUIT " "Info (12023): Found entity 1: LDA_CIRCUIT" {  } { { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "lab5 lab5.v(19) " "Warning (10238): Verilog Module Declaration warning at lab5.v(19): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"lab5\"" {  } { { "lab5.v" "" { Text "W:/LAB5/lab5.v" 19 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Info (12023): Found entity 1: lab5" {  } { { "lab5.v" "" { Text "W:/LAB5/lab5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asc.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file asc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ASC " "Info (12023): Found entity 1: ASC" {  } { { "ASC.v" "" { Text "W:/LAB5/ASC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Colour LDA_CIRCUIT.v(45) " "Warning (10236): Verilog HDL Implicit Net warning at LDA_CIRCUIT.v(45): created implicit net for \"Colour\"" {  } { { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5 " "Info (12127): Elaborating entity \"lab5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASC ASC:drawline_controller " "Info (12128): Elaborating entity \"ASC\" for hierarchy \"ASC:drawline_controller\"" {  } { { "lab5.v" "drawline_controller" { Text "W:/LAB5/lab5.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nstate ASC.v(75) " "Warning (10240): Verilog HDL Always Construct warning at ASC.v(75): inferring latch(es) for variable \"nstate\", which holds its previous value in one or more paths through the always construct" {  } { { "ASC.v" "" { Text "W:/LAB5/ASC.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.stall_mode ASC.v(75) " "Info (10041): Inferred latch for \"nstate.stall_mode\" at ASC.v(75)" {  } { { "ASC.v" "" { Text "W:/LAB5/ASC.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.poll_mode ASC.v(75) " "Info (10041): Inferred latch for \"nstate.poll_mode\" at ASC.v(75)" {  } { { "ASC.v" "" { Text "W:/LAB5/ASC.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDA_CIRCUIT LDA_CIRCUIT:LDA_cir " "Info (12128): Elaborating entity \"LDA_CIRCUIT\" for hierarchy \"LDA_CIRCUIT:LDA_cir\"" {  } { { "lab5.v" "LDA_cir" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 LDA_CIRCUIT.v(270) " "Warning (10230): Verilog HDL assignment warning at LDA_CIRCUIT.v(270): truncated value with size 32 to match size of target (9)" {  } { { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA " "Info (12128): Elaborating entity \"vga_adapter\" for hierarchy \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\"" {  } { { "LDA_CIRCUIT.v" "VGA" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|vga_address_translator:user_input_translator " "Info (12128): Elaborating entity \"vga_address_translator\" for hierarchy \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "W:/LAB5/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12130): Elaborated megafunction instantiation \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12133): Instantiated megafunction \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Info (12134): Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Info (12134): Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Info (12134): Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info (12134): Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Info (12134): Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Info (12134): Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Info (12134): Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Info (12134): Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Info (12134): Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info (12134): Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Info (12134): Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE background.mif " "Info (12134): Parameter \"INIT_FILE\" = \"background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ddg1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ddg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ddg1 " "Info (12023): Found entity 1: altsyncram_ddg1" {  } { { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ddg1 LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_ddg1\" for hierarchy \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d7r1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d7r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d7r1 " "Info (12023): Found entity 1: altsyncram_d7r1" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d7r1 LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1 " "Info (12128): Elaborating entity \"altsyncram_d7r1\" for hierarchy \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\"" {  } { { "db/altsyncram_ddg1.tdf" "altsyncram1" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Warning (287013): Variable or input pin \"clocken1\" is defined but never used" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 37 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 79 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_tpa.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_tpa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tpa " "Info (12023): Found entity 1: decode_tpa" {  } { { "db/decode_tpa.tdf" "" { Text "W:/LAB5/db/decode_tpa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_tpa LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|decode_tpa:decode3 " "Info (12128): Elaborating entity \"decode_tpa\" for hierarchy \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|decode_tpa:decode3\"" {  } { { "db/altsyncram_d7r1.tdf" "decode3" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_tpa LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|decode_tpa:decode_a " "Info (12128): Elaborating entity \"decode_tpa\" for hierarchy \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|decode_tpa:decode_a\"" {  } { { "db/altsyncram_d7r1.tdf" "decode_a" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8kb.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8kb " "Info (12023): Found entity 1: mux_8kb" {  } { { "db/mux_8kb.tdf" "" { Text "W:/LAB5/db/mux_8kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8kb LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|mux_8kb:mux5 " "Info (12128): Elaborating entity \"mux_8kb\" for hierarchy \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|mux_8kb:mux5\"" {  } { { "db/altsyncram_d7r1.tdf" "mux5" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|vga_pll:mypll " "Info (12128): Elaborating entity \"vga_pll\" for hierarchy \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "W:/LAB5/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12128): Elaborating entity \"altpll\" for hierarchy \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "W:/LAB5/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12130): Elaborated megafunction instantiation \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "W:/LAB5/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12133): Instantiated megafunction \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info (12134): Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info (12134): Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Info (12134): Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info (12134): Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Info (12134): Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info (12134): Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info (12134): Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info (12134): Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info (12134): Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info (12134): Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_pll.v" "" { Text "W:/LAB5/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|vga_controller:controller " "Info (12128): Elaborating entity \"vga_controller\" for hierarchy \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "W:/LAB5/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning (14284): Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning (14285): Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a3 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a3\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 157 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a4 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a4\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 191 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a5 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a5\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 225 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a6 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a6\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 259 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a7 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a7\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 293 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a8 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a8\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 327 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a9 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a9\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 361 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a10 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a10\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 395 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a11 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a11\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 429 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a12 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a12\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 463 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a13 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a13\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 497 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a14 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a14\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 531 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a15 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a15\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 565 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a16 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a16\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 599 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a17 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a17\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 633 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a18 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a18\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 667 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a19 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a19\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 701 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a20 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a20\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 735 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a21 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a21\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 769 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a22 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a22\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 803 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a23 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a23\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 837 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a24 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a24\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 871 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a25 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a25\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 905 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a26 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a26\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 939 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a27 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a27\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 973 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a28 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a28\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 1007 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a29 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a29\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 1041 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a30 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a30\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 1075 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a31 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a31\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 1109 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a32 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a32\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 1143 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a33 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a33\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 1177 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a34 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a34\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 1211 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a35 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a35\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 1245 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a36 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a36\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 1279 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a37 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a37\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 1313 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a38 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a38\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 1347 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a39 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a39\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 1381 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a40 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a40\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 1415 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a41 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a41\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 1449 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a42 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a42\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 1483 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a43 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a43\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 1517 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a44 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a44\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 1551 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a45 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a45\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 1585 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a46 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a46\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 1619 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a47 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a47\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 1653 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a48 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a48\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 1687 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a49 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a49\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 1721 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a50 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a50\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 1755 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a51 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a51\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 1789 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a52 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a52\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 1823 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a53 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a53\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 1857 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a54 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a54\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 1891 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a55 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a55\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 1925 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a56 " "Warning (14320): Synthesized away node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|ram_block2a56\"" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "W:/LAB5/db/altsyncram_d7r1.tdf" 1959 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "W:/LAB5/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 213 0 0 } } { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 56 0 0 } } { "lab5.v" "" { Text "W:/LAB5/lab5.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {                                      } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ASC:drawline_controller\|nstate.poll_mode_5768 " "Warning (13012): Latch ASC:drawline_controller\|nstate.poll_mode_5768 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ASC:drawline_controller\|pstate.poll_mode " "Warning (13013): Ports D and ENA on the latch are fed by the same signal ASC:drawline_controller\|pstate.poll_mode" {  } { { "ASC.v" "" { Text "W:/LAB5/ASC.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ASC.v" "" { Text "W:/LAB5/ASC.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info (13000): Registers with preset signals will power-up high" {  } { { "ASC.v" "" { Text "W:/LAB5/ASC.v" 125 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS VCC " "Warning (13410): Pin \"VGA_HS\" is stuck at VCC" {  } { { "lab5.v" "" { Text "W:/LAB5/lab5.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS VCC " "Warning (13410): Pin \"VGA_VS\" is stuck at VCC" {  } { { "lab5.v" "" { Text "W:/LAB5/lab5.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK VCC " "Warning (13410): Pin \"VGA_BLANK\" is stuck at VCC" {  } { { "lab5.v" "" { Text "W:/LAB5/lab5.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Warning (13410): Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "lab5.v" "" { Text "W:/LAB5/lab5.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning (18061): Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ASC:drawline_controller\|waitrequest High " "Critical Warning (18010): Register ASC:drawline_controller\|waitrequest will power up to High" {  } { { "ASC.v" "" { Text "W:/LAB5/ASC.v" 125 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ASC:drawline_controller\|Status_Register\[0\] Low " "Critical Warning (18010): Register ASC:drawline_controller\|Status_Register\[0\] will power up to Low" {  } { { "ASC.v" "" { Text "W:/LAB5/ASC.v" 125 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ASC:drawline_controller\|Mode_Register\[0\] Low " "Critical Warning (18010): Register ASC:drawline_controller\|Mode_Register\[0\] will power up to Low" {  } { { "ASC.v" "" { Text "W:/LAB5/ASC.v" 125 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 5 " "Info (17049): 5 registers lost all their fanouts during netlist optimizations. The first 5 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LDA_CIRCUIT:LDA_cir\|ps~2 " "Info (17050): Register \"LDA_CIRCUIT:LDA_cir\|ps~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LDA_CIRCUIT:LDA_cir\|ps~3 " "Info (17050): Register \"LDA_CIRCUIT:LDA_cir\|ps~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LDA_CIRCUIT:LDA_cir\|ps~4 " "Info (17050): Register \"LDA_CIRCUIT:LDA_cir\|ps~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LDA_CIRCUIT:LDA_cir\|ps~5 " "Info (17050): Register \"LDA_CIRCUIT:LDA_cir\|ps~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ASC:drawline_controller\|pstate~5 " "Info (17050): Register \"ASC:drawline_controller\|pstate~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/LAB5/output_files/lab5.map.smsg " "Info (144001): Generated suppressed messages file W:/LAB5/output_files/lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll " "Info (16011): Adding node \"LDA_CIRCUIT:LDA_cir\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll\"" {  } {  } 0 16011 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "760 " "Info (21057): Implemented 760 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Info (21058): Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Info (21059): Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "648 " "Info (21061): Implemented 648 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "3 " "Info (21064): Implemented 3 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info (21065): Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "397 " "Info: Peak virtual memory: 397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 20 22:51:45 2016 " "Info: Processing ended: Sat Feb 20 22:51:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
