Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Apr 10 18:27:43 2019
| Host         : DESKTOP-DR3C0JT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fsm_global_timing_summary_routed.rpt -rpx fsm_global_timing_summary_routed.rpx -warn_on_violation
| Design       : fsm_global
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: CONT/SAMP/sc_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 400 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.881        0.000                      0                  743        0.032        0.000                      0                  743        3.000        0.000                       0                   408  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                         ------------       ----------      --------------
clk_fpga                      {0.000 5.000}      10.000          100.000         
  clk_100MHz_clk_generator    {0.000 5.000}      10.000          100.000         
  clk_50MHz_clk_generator     {0.000 5.000}      10.000          100.000         
  clkfbout_clk_generator      {0.000 5.000}      10.000          100.000         
sys_clk_pin                   {0.000 5.000}      10.000          100.000         
  clk_100MHz_clk_generator_1  {0.000 5.000}      10.000          100.000         
  clk_50MHz_clk_generator_1   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_generator_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_100MHz_clk_generator          2.881        0.000                      0                  725        0.106        0.000                      0                  725        4.500        0.000                       0                   385  
  clk_50MHz_clk_generator           7.213        0.000                      0                   16        0.204        0.000                      0                   16        4.500        0.000                       0                    19  
  clkfbout_clk_generator                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_100MHz_clk_generator_1        2.882        0.000                      0                  725        0.106        0.000                      0                  725        4.500        0.000                       0                   385  
  clk_50MHz_clk_generator_1         7.213        0.000                      0                   16        0.204        0.000                      0                   16        4.500        0.000                       0                    19  
  clkfbout_clk_generator_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50MHz_clk_generator     clk_100MHz_clk_generator          4.848        0.000                      0                    8        0.263        0.000                      0                    8  
clk_100MHz_clk_generator_1  clk_100MHz_clk_generator          2.881        0.000                      0                  725        0.032        0.000                      0                  725  
clk_50MHz_clk_generator_1   clk_100MHz_clk_generator          4.848        0.000                      0                    8        0.263        0.000                      0                    8  
clk_100MHz_clk_generator    clk_50MHz_clk_generator           7.362        0.000                      0                    1        0.270        0.000                      0                    1  
clk_100MHz_clk_generator_1  clk_50MHz_clk_generator           7.362        0.000                      0                    1        0.270        0.000                      0                    1  
clk_50MHz_clk_generator_1   clk_50MHz_clk_generator           7.213        0.000                      0                   16        0.130        0.000                      0                   16  
clk_100MHz_clk_generator    clk_100MHz_clk_generator_1        2.881        0.000                      0                  725        0.032        0.000                      0                  725  
clk_50MHz_clk_generator     clk_100MHz_clk_generator_1        4.848        0.000                      0                    8        0.263        0.000                      0                    8  
clk_50MHz_clk_generator_1   clk_100MHz_clk_generator_1        4.849        0.000                      0                    8        0.263        0.000                      0                    8  
clk_100MHz_clk_generator    clk_50MHz_clk_generator_1         7.362        0.000                      0                    1        0.270        0.000                      0                    1  
clk_50MHz_clk_generator     clk_50MHz_clk_generator_1         7.213        0.000                      0                   16        0.130        0.000                      0                   16  
clk_100MHz_clk_generator_1  clk_50MHz_clk_generator_1         7.363        0.000                      0                    1        0.271        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga
  To Clock:  clk_fpga

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        2.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.881ns  (required time - arrival time)
  Source:                 CONT/multiplicand2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN2/result_pre_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 4.421ns (63.378%)  route 2.555ns (36.622%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.618    -0.922    CONT/clk_100MHz
    SLICE_X53Y84         FDCE                                         r  CONT/multiplicand2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.466 r  CONT/multiplicand2_reg[0]/Q
                         net (fo=1, routed)           0.826     0.360    CONT/WIN2/Q[0]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[21])
                                                      3.841     4.201 r  CONT/WIN2/result_next0/P[21]
                         net (fo=1, routed)           1.729     5.930    CONT/WIN2/result_next0_n_84
    SLICE_X33Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.054 r  CONT/WIN2/result_pre[21]_i_1__0/O
                         net (fo=1, routed)           0.000     6.054    CONT/WIN2/result_pre[21]_i_1__0_n_0
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.513     8.493    CONT/WIN2/clk_100MHz
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[21]/C
                         clock pessimism              0.487     8.980    
                         clock uncertainty           -0.074     8.906    
    SLICE_X33Y83         FDCE (Setup_fdce_C_D)        0.029     8.935    CONT/WIN2/result_pre_reg[21]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  2.881    

Slack (MET) :             2.882ns  (required time - arrival time)
  Source:                 CONT/WIN1/result_pre_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/read_buffer0_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 2.807ns (41.555%)  route 3.948ns (58.445%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.645    -0.895    CONT/WIN1/clk_100MHz
    SLICE_X12Y91         FDCE                                         r  CONT/WIN1/result_pre_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.417 f  CONT/WIN1/result_pre_reg[25]/Q
                         net (fo=7, routed)           0.936     0.519    CONT/WIN1/result[10]
    SLICE_X8Y90          LUT2 (Prop_lut2_I0_O)        0.301     0.820 r  CONT/WIN1/read_buffer04_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.820    CONT/WIN1_n_46
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.353 r  CONT/read_buffer04_carry__0/CO[3]
                         net (fo=28, routed)          0.830     2.183    CONT/read_buffer04
    SLICE_X9Y87          LUT3 (Prop_lut3_I0_O)        0.124     2.307 r  CONT/read_buffer1[4]_i_3/O
                         net (fo=1, routed)           0.524     2.831    CONT/WIN1/result_pre_reg[17]_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.426 r  CONT/WIN1/read_buffer1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.426    CONT/WIN1/read_buffer1_reg[4]_i_2_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.543 r  CONT/WIN1/read_buffer1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.543    CONT/WIN1/read_buffer1_reg[8]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.660 r  CONT/WIN1/read_buffer1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.660    CONT/WIN1/read_buffer1_reg[12]_i_2_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.879 r  CONT/WIN1/read_buffer1_reg[15]_i_4/O[0]
                         net (fo=1, routed)           0.817     4.696    CONT/read_buffer01[13]
    SLICE_X9Y90          LUT4 (Prop_lut4_I0_O)        0.323     5.019 r  CONT/read_buffer1[13]_i_1/O
                         net (fo=2, routed)           0.841     5.860    CONT/read_buffer1[13]_i_1_n_0
    SLICE_X8Y96          FDCE                                         r  CONT/read_buffer0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.524     8.504    CONT/clk_100MHz
    SLICE_X8Y96          FDCE                                         r  CONT/read_buffer0_reg[13]/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.074     8.989    
    SLICE_X8Y96          FDCE (Setup_fdce_C_D)       -0.247     8.742    CONT/read_buffer0_reg[13]
  -------------------------------------------------------------------
                         required time                          8.742    
                         arrival time                          -5.860    
  -------------------------------------------------------------------
                         slack                                  2.882    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 CONT/multiplicand2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN2/result_pre_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        6.948ns  (logic 4.421ns (63.629%)  route 2.527ns (36.371%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.618    -0.922    CONT/clk_100MHz
    SLICE_X53Y84         FDCE                                         r  CONT/multiplicand2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.466 r  CONT/multiplicand2_reg[0]/Q
                         net (fo=1, routed)           0.826     0.360    CONT/WIN2/Q[0]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[25])
                                                      3.841     4.201 r  CONT/WIN2/result_next0/P[25]
                         net (fo=1, routed)           1.701     5.902    CONT/WIN2/result_next0_n_80
    SLICE_X33Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.026 r  CONT/WIN2/result_pre[25]_i_1__0/O
                         net (fo=1, routed)           0.000     6.026    CONT/WIN2/result_pre[25]_i_1__0_n_0
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.513     8.493    CONT/WIN2/clk_100MHz
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[25]/C
                         clock pessimism              0.487     8.980    
                         clock uncertainty           -0.074     8.906    
    SLICE_X33Y83         FDCE (Setup_fdce_C_D)        0.031     8.937    CONT/WIN2/result_pre_reg[25]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  2.911    

Slack (MET) :             2.918ns  (required time - arrival time)
  Source:                 CONT/multiplicand2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN2/result_pre_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        6.939ns  (logic 4.421ns (63.709%)  route 2.518ns (36.291%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.618    -0.922    CONT/clk_100MHz
    SLICE_X53Y84         FDCE                                         r  CONT/multiplicand2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.466 r  CONT/multiplicand2_reg[0]/Q
                         net (fo=1, routed)           0.826     0.360    CONT/WIN2/Q[0]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      3.841     4.201 r  CONT/WIN2/result_next0/P[15]
                         net (fo=1, routed)           1.692     5.894    CONT/WIN2/result_next0_n_90
    SLICE_X33Y84         LUT2 (Prop_lut2_I1_O)        0.124     6.018 r  CONT/WIN2/result_pre[15]_i_1__0/O
                         net (fo=1, routed)           0.000     6.018    CONT/WIN2/result_pre[15]_i_1__0_n_0
    SLICE_X33Y84         FDCE                                         r  CONT/WIN2/result_pre_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.514     8.494    CONT/WIN2/clk_100MHz
    SLICE_X33Y84         FDCE                                         r  CONT/WIN2/result_pre_reg[15]/C
                         clock pessimism              0.487     8.981    
                         clock uncertainty           -0.074     8.907    
    SLICE_X33Y84         FDCE (Setup_fdce_C_D)        0.029     8.936    CONT/WIN2/result_pre_reg[15]
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                  2.918    

Slack (MET) :             2.919ns  (required time - arrival time)
  Source:                 CONT/multiplicand2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN2/result_pre_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        6.940ns  (logic 4.421ns (63.700%)  route 2.519ns (36.300%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.618    -0.922    CONT/clk_100MHz
    SLICE_X53Y84         FDCE                                         r  CONT/multiplicand2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.466 r  CONT/multiplicand2_reg[0]/Q
                         net (fo=1, routed)           0.826     0.360    CONT/WIN2/Q[0]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[29])
                                                      3.841     4.201 r  CONT/WIN2/result_next0/P[29]
                         net (fo=1, routed)           1.693     5.895    CONT/WIN2/result_next0_n_76
    SLICE_X33Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.019 r  CONT/WIN2/result_pre[29]_i_1__0/O
                         net (fo=1, routed)           0.000     6.019    CONT/WIN2/result_pre[29]_i_1__0_n_0
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.513     8.493    CONT/WIN2/clk_100MHz
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[29]/C
                         clock pessimism              0.487     8.980    
                         clock uncertainty           -0.074     8.906    
    SLICE_X33Y83         FDCE (Setup_fdce_C_D)        0.032     8.938    CONT/WIN2/result_pre_reg[29]
  -------------------------------------------------------------------
                         required time                          8.938    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.927ns  (required time - arrival time)
  Source:                 CONT/multiplicand2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN2/result_pre_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 4.446ns (63.735%)  route 2.530ns (36.265%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.618    -0.922    CONT/clk_100MHz
    SLICE_X53Y84         FDCE                                         r  CONT/multiplicand2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.466 r  CONT/multiplicand2_reg[0]/Q
                         net (fo=1, routed)           0.826     0.360    CONT/WIN2/Q[0]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[30])
                                                      3.841     4.201 r  CONT/WIN2/result_next0/P[30]
                         net (fo=1, routed)           1.704     5.905    CONT/WIN2/result_next0_n_75
    SLICE_X33Y83         LUT2 (Prop_lut2_I1_O)        0.149     6.054 r  CONT/WIN2/result_pre[30]_i_1__0/O
                         net (fo=1, routed)           0.000     6.054    CONT/WIN2/result_pre[30]_i_1__0_n_0
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.513     8.493    CONT/WIN2/clk_100MHz
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[30]/C
                         clock pessimism              0.487     8.980    
                         clock uncertainty           -0.074     8.906    
    SLICE_X33Y83         FDCE (Setup_fdce_C_D)        0.075     8.981    CONT/WIN2/result_pre_reg[30]
  -------------------------------------------------------------------
                         required time                          8.981    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  2.927    

Slack (MET) :             2.937ns  (required time - arrival time)
  Source:                 CONT/multiplicand2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN2/result_pre_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        6.966ns  (logic 4.451ns (63.895%)  route 2.515ns (36.105%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.618    -0.922    CONT/clk_100MHz
    SLICE_X53Y84         FDCE                                         r  CONT/multiplicand2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.466 r  CONT/multiplicand2_reg[0]/Q
                         net (fo=1, routed)           0.826     0.360    CONT/WIN2/Q[0]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[26])
                                                      3.841     4.201 r  CONT/WIN2/result_next0/P[26]
                         net (fo=1, routed)           1.689     5.890    CONT/WIN2/result_next0_n_79
    SLICE_X33Y83         LUT2 (Prop_lut2_I1_O)        0.154     6.044 r  CONT/WIN2/result_pre[26]_i_1__0/O
                         net (fo=1, routed)           0.000     6.044    CONT/WIN2/result_pre[26]_i_1__0_n_0
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.513     8.493    CONT/WIN2/clk_100MHz
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[26]/C
                         clock pessimism              0.487     8.980    
                         clock uncertainty           -0.074     8.906    
    SLICE_X33Y83         FDCE (Setup_fdce_C_D)        0.075     8.981    CONT/WIN2/result_pre_reg[26]
  -------------------------------------------------------------------
                         required time                          8.981    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  2.937    

Slack (MET) :             2.972ns  (required time - arrival time)
  Source:                 CONT/WIN1/result_pre_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/read_buffer1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        6.628ns  (logic 2.807ns (42.349%)  route 3.821ns (57.651%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.645    -0.895    CONT/WIN1/clk_100MHz
    SLICE_X12Y91         FDCE                                         r  CONT/WIN1/result_pre_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.417 f  CONT/WIN1/result_pre_reg[25]/Q
                         net (fo=7, routed)           0.936     0.519    CONT/WIN1/result[10]
    SLICE_X8Y90          LUT2 (Prop_lut2_I0_O)        0.301     0.820 r  CONT/WIN1/read_buffer04_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.820    CONT/WIN1_n_46
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.353 r  CONT/read_buffer04_carry__0/CO[3]
                         net (fo=28, routed)          0.830     2.183    CONT/read_buffer04
    SLICE_X9Y87          LUT3 (Prop_lut3_I0_O)        0.124     2.307 r  CONT/read_buffer1[4]_i_3/O
                         net (fo=1, routed)           0.524     2.831    CONT/WIN1/result_pre_reg[17]_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.426 r  CONT/WIN1/read_buffer1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.426    CONT/WIN1/read_buffer1_reg[4]_i_2_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.543 r  CONT/WIN1/read_buffer1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.543    CONT/WIN1/read_buffer1_reg[8]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.660 r  CONT/WIN1/read_buffer1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.660    CONT/WIN1/read_buffer1_reg[12]_i_2_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.879 r  CONT/WIN1/read_buffer1_reg[15]_i_4/O[0]
                         net (fo=1, routed)           0.817     4.696    CONT/read_buffer01[13]
    SLICE_X9Y90          LUT4 (Prop_lut4_I0_O)        0.323     5.019 r  CONT/read_buffer1[13]_i_1/O
                         net (fo=2, routed)           0.714     5.734    CONT/read_buffer1[13]_i_1_n_0
    SLICE_X9Y96          FDCE                                         r  CONT/read_buffer1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.524     8.504    CONT/clk_100MHz
    SLICE_X9Y96          FDCE                                         r  CONT/read_buffer1_reg[13]/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.074     8.989    
    SLICE_X9Y96          FDCE (Setup_fdce_C_D)       -0.283     8.706    CONT/read_buffer1_reg[13]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                  2.972    

Slack (MET) :             3.001ns  (required time - arrival time)
  Source:                 CONT/multiplicand2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN2/result_pre_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        6.902ns  (logic 4.447ns (64.434%)  route 2.455ns (35.566%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.618    -0.922    CONT/clk_100MHz
    SLICE_X53Y84         FDCE                                         r  CONT/multiplicand2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.466 r  CONT/multiplicand2_reg[0]/Q
                         net (fo=1, routed)           0.826     0.360    CONT/WIN2/Q[0]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[22])
                                                      3.841     4.201 r  CONT/WIN2/result_next0/P[22]
                         net (fo=1, routed)           1.629     5.830    CONT/WIN2/result_next0_n_83
    SLICE_X33Y83         LUT2 (Prop_lut2_I1_O)        0.150     5.980 r  CONT/WIN2/result_pre[22]_i_1__0/O
                         net (fo=1, routed)           0.000     5.980    CONT/WIN2/result_pre[22]_i_1__0_n_0
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.513     8.493    CONT/WIN2/clk_100MHz
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[22]/C
                         clock pessimism              0.487     8.980    
                         clock uncertainty           -0.074     8.906    
    SLICE_X33Y83         FDCE (Setup_fdce_C_D)        0.075     8.981    CONT/WIN2/result_pre_reg[22]
  -------------------------------------------------------------------
                         required time                          8.981    
                         arrival time                          -5.980    
  -------------------------------------------------------------------
                         slack                                  3.001    

Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 CONT/multiplicand2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN2/result_pre_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        6.802ns  (logic 4.421ns (64.994%)  route 2.381ns (35.006%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.618    -0.922    CONT/clk_100MHz
    SLICE_X53Y84         FDCE                                         r  CONT/multiplicand2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.466 r  CONT/multiplicand2_reg[0]/Q
                         net (fo=1, routed)           0.826     0.360    CONT/WIN2/Q[0]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[27])
                                                      3.841     4.201 r  CONT/WIN2/result_next0/P[27]
                         net (fo=1, routed)           1.555     5.756    CONT/WIN2/result_next0_n_78
    SLICE_X33Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.880 r  CONT/WIN2/result_pre[27]_i_1__0/O
                         net (fo=1, routed)           0.000     5.880    CONT/WIN2/result_pre[27]_i_1__0_n_0
    SLICE_X33Y84         FDCE                                         r  CONT/WIN2/result_pre_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.514     8.494    CONT/WIN2/clk_100MHz
    SLICE_X33Y84         FDCE                                         r  CONT/WIN2/result_pre_reg[27]/C
                         clock pessimism              0.487     8.981    
                         clock uncertainty           -0.074     8.907    
    SLICE_X33Y84         FDCE (Setup_fdce_C_D)        0.031     8.938    CONT/WIN2/result_pre_reg[27]
  -------------------------------------------------------------------
                         required time                          8.938    
                         arrival time                          -5.880    
  -------------------------------------------------------------------
                         slack                                  3.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.332%)  route 0.209ns (59.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.571    -0.593    CONT/clk_100MHz
    SLICE_X9Y85          FDRE                                         r  CONT/memo2_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CONT/memo2_address_reg[1]/Q
                         net (fo=1, routed)           0.209    -0.244    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.886    -0.787    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.533    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.350    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.129%)  route 0.210ns (59.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.571    -0.593    CONT/clk_100MHz
    SLICE_X9Y84          FDRE                                         r  CONT/memo2_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CONT/memo2_address_reg[8]/Q
                         net (fo=1, routed)           0.210    -0.242    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.886    -0.787    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.533    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.350    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.993%)  route 0.209ns (56.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.571    -0.593    CONT/clk_100MHz
    SLICE_X8Y85          FDRE                                         r  CONT/memo2_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  CONT/memo2_address_reg[3]/Q
                         net (fo=1, routed)           0.209    -0.220    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.886    -0.787    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.533    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.350    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CONT/load_address3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/load_address3_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.568    -0.596    CONT/clk_100MHz
    SLICE_X9Y81          FDCE                                         r  CONT/load_address3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  CONT/load_address3_reg[1]/Q
                         net (fo=13, routed)          0.088    -0.367    CONT/load_address3_reg__0[1]
    SLICE_X8Y81          LUT6 (Prop_lut6_I4_O)        0.045    -0.322 r  CONT/load_address3[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    CONT/load_address3_next[6]
    SLICE_X8Y81          FDCE                                         r  CONT/load_address3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.837    -0.836    CONT/clk_100MHz
    SLICE_X8Y81          FDCE                                         r  CONT/load_address3_reg[6]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X8Y81          FDCE (Hold_fdce_C_D)         0.121    -0.462    CONT/load_address3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 CONT/load_address2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/load_address2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.568    -0.596    CONT/clk_100MHz
    SLICE_X11Y81         FDCE                                         r  CONT/load_address2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  CONT/load_address2_reg[5]/Q
                         net (fo=8, routed)           0.090    -0.365    CONT/load_address2_reg__0[5]
    SLICE_X10Y81         LUT6 (Prop_lut6_I1_O)        0.045    -0.320 r  CONT/load_address2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    CONT/load_address2_next[6]
    SLICE_X10Y81         FDCE                                         r  CONT/load_address2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.837    -0.836    CONT/clk_100MHz
    SLICE_X10Y81         FDCE                                         r  CONT/load_address2_reg[6]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X10Y81         FDCE (Hold_fdce_C_D)         0.120    -0.463    CONT/load_address2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.237%)  route 0.271ns (65.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.571    -0.593    CONT/clk_100MHz
    SLICE_X11Y86         FDRE                                         r  CONT/memo2_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CONT/memo2_address_reg[0]/Q
                         net (fo=1, routed)           0.271    -0.181    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.886    -0.787    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.512    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.329    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.017%)  route 0.262ns (64.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.571    -0.593    CONT/clk_100MHz
    SLICE_X9Y84          FDRE                                         r  CONT/memo2_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CONT/memo2_address_reg[6]/Q
                         net (fo=1, routed)           0.262    -0.191    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.886    -0.787    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.533    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.350    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.265%)  route 0.270ns (65.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.571    -0.593    CONT/clk_100MHz
    SLICE_X9Y84          FDRE                                         r  CONT/memo2_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CONT/memo2_address_reg[7]/Q
                         net (fo=1, routed)           0.270    -0.182    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.886    -0.787    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.533    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.350    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 CONT/start_proc_win1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_pre_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.766%)  route 0.133ns (41.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.574    -0.590    CONT/clk_100MHz
    SLICE_X11Y91         FDCE                                         r  CONT/start_proc_win1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  CONT/start_proc_win1_reg/Q
                         net (fo=17, routed)          0.133    -0.317    CONT/WIN1/start_proc_win
    SLICE_X10Y91         LUT2 (Prop_lut2_I0_O)        0.048    -0.269 r  CONT/WIN1/result_pre[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    CONT/WIN1/result_pre[29]_i_1_n_0
    SLICE_X10Y91         FDCE                                         r  CONT/WIN1/result_pre_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.845    -0.828    CONT/WIN1/clk_100MHz
    SLICE_X10Y91         FDCE                                         r  CONT/WIN1/result_pre_reg[29]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X10Y91         FDCE (Hold_fdce_C_D)         0.131    -0.446    CONT/WIN1/result_pre_reg[29]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.651%)  route 0.304ns (68.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.570    -0.594    CONT/clk_100MHz
    SLICE_X11Y83         FDRE                                         r  CONT/memo2_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  CONT/memo2_address_reg[2]/Q
                         net (fo=1, routed)           0.304    -0.149    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.886    -0.787    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.512    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.329    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y36     CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y36     CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y34     CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y34     CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y94      CONT/DATA_OUTr_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y94      CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y93      CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y93      CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y91     CONT/WIN1/result_pre_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y91     CONT/WIN1/result_pre_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y91     CONT/WIN1/result_pre_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y91     CONT/WIN1/result_pre_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y91     CONT/WIN1/result_pre_reg[26]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y91     CONT/WIN1/result_pre_reg[27]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y91     CONT/WIN1/result_pre_reg[28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y91     CONT/WIN1/result_pre_reg[29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y87      CONT/address_buf0r_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y87      CONT/address_buf0r_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y84     CONT/WIN2/result_pre_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y84     CONT/WIN2/result_pre_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y89      CONT/address_buf0_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y89      CONT/address_buf0_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y89      CONT/address_buf2_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y89      CONT/address_buf2_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y89      CONT/address_buf2_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y89      CONT/address_buf2_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y89      CONT/address_buf2_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y89      CONT/address_buf2_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.213ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 1.068ns (38.584%)  route 1.700ns (61.416%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/mc_reg/Q
                         net (fo=11, routed)          0.866     0.453    CONT/SAMP/count_reg[1]_0
    SLICE_X6Y107         LUT2 (Prop_lut2_I0_O)        0.321     0.774 r  CONT/SAMP/count[6]_i_2/O
                         net (fo=1, routed)           0.834     1.608    CONT/SAMP/count[6]_i_2_n_0
    SLICE_X6Y106         LUT6 (Prop_lut6_I3_O)        0.328     1.936 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.936    CONT/SAMP/plusOp[6]
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.580     9.146    
                         clock uncertainty           -0.074     9.071    
    SLICE_X6Y106         FDCE (Setup_fdce_C_D)        0.077     9.148    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -1.936    
  -------------------------------------------------------------------
                         slack                                  7.213    

Slack (MET) :             7.476ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.455ns  (logic 0.766ns (31.206%)  route 1.689ns (68.794%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=7, routed)           0.881     0.565    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X6Y106         LUT6 (Prop_lut6_I1_O)        0.124     0.689 r  CONT/SAMP/count[9]_i_3/O
                         net (fo=3, routed)           0.808     1.498    CONT/SAMP/count[9]_i_3_n_0
    SLICE_X5Y106         LUT4 (Prop_lut4_I2_O)        0.124     1.622 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.622    CONT/SAMP/plusOp[7]
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.577     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X5Y106         FDCE (Setup_fdce_C_D)        0.029     9.097    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                          -1.622    
  -------------------------------------------------------------------
                         slack                                  7.476    

Slack (MET) :             7.476ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.766ns (31.181%)  route 1.691ns (68.819%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=7, routed)           0.881     0.565    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X6Y106         LUT6 (Prop_lut6_I1_O)        0.124     0.689 r  CONT/SAMP/count[9]_i_3/O
                         net (fo=3, routed)           0.810     1.500    CONT/SAMP/count[9]_i_3_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I3_O)        0.124     1.624 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.624    CONT/SAMP/plusOp[9]
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.577     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X5Y106         FDCE (Setup_fdce_C_D)        0.031     9.099    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                          -1.624    
  -------------------------------------------------------------------
                         slack                                  7.476    

Slack (MET) :             7.494ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 0.794ns (31.982%)  route 1.689ns (68.018%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=7, routed)           0.881     0.565    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X6Y106         LUT6 (Prop_lut6_I1_O)        0.124     0.689 r  CONT/SAMP/count[9]_i_3/O
                         net (fo=3, routed)           0.808     1.498    CONT/SAMP/count[9]_i_3_n_0
    SLICE_X5Y106         LUT5 (Prop_lut5_I3_O)        0.152     1.650 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.650    CONT/SAMP/plusOp[8]
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.577     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X5Y106         FDCE (Setup_fdce_C_D)        0.075     9.143    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.143    
                         arrival time                          -1.650    
  -------------------------------------------------------------------
                         slack                                  7.494    

Slack (MET) :             7.676ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.580ns (26.873%)  route 1.578ns (73.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.866     0.490    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X5Y106         LUT1 (Prop_lut1_I0_O)        0.124     0.614 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.712     1.326    CONT/SAMP/p_0_in
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
                         clock pessimism              0.577     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X5Y102         FDCE (Setup_fdce_C_D)       -0.067     9.002    CONT/SAMP/lr_reg
  -------------------------------------------------------------------
                         required time                          9.002    
                         arrival time                          -1.326    
  -------------------------------------------------------------------
                         slack                                  7.676    

Slack (MET) :             7.960ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.580ns (30.901%)  route 1.297ns (69.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.866     0.490    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X5Y106         LUT1 (Prop_lut1_I0_O)        0.124     0.614 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.430     1.045    CONT/SAMP/p_0_in
    SLICE_X4Y106         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X4Y106         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica/C
                         clock pessimism              0.580     9.146    
                         clock uncertainty           -0.074     9.071    
    SLICE_X4Y106         FDCE (Setup_fdce_C_D)       -0.067     9.004    CONT/SAMP/lr_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.004    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                  7.960    

Slack (MET) :             8.038ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.580ns (31.766%)  route 1.246ns (68.234%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.866     0.490    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X5Y106         LUT1 (Prop_lut1_I0_O)        0.124     0.614 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.379     0.994    CONT/SAMP/p_0_in
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/C
                         clock pessimism              0.602     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X5Y106         FDCE (Setup_fdce_C_D)       -0.062     9.031    CONT/SAMP/lr_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          9.031    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                  8.038    

Slack (MET) :             8.273ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.718ns (42.635%)  route 0.966ns (57.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/mc_reg/Q
                         net (fo=11, routed)          0.966     0.553    CONT/SAMP/count_reg[1]_0
    SLICE_X7Y106         LUT4 (Prop_lut4_I2_O)        0.299     0.852 r  CONT/SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.852    CONT/SAMP/plusOp[3]
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/C
                         clock pessimism              0.602     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X7Y106         FDCE (Setup_fdce_C_D)        0.031     9.124    CONT/SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  8.273    

Slack (MET) :             8.289ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.746ns (43.573%)  route 0.966ns (56.427%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/mc_reg/Q
                         net (fo=11, routed)          0.966     0.553    CONT/SAMP/count_reg[1]_0
    SLICE_X7Y106         LUT5 (Prop_lut5_I2_O)        0.327     0.880 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.880    CONT/SAMP/plusOp[4]
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.602     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X7Y106         FDCE (Setup_fdce_C_D)        0.075     9.168    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                          -0.880    
  -------------------------------------------------------------------
                         slack                                  8.289    

Slack (MET) :             8.313ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.718ns (43.751%)  route 0.923ns (56.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/mc_reg/Q
                         net (fo=11, routed)          0.923     0.510    CONT/SAMP/count_reg[1]_0
    SLICE_X7Y106         LUT2 (Prop_lut2_I1_O)        0.299     0.809 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.809    CONT/SAMP/plusOp[1]
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.602     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X7Y106         FDCE (Setup_fdce_C_D)        0.029     9.122    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                  8.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.649%)  route 0.069ns (23.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.439 r  CONT/SAMP/count_reg[8]/Q
                         net (fo=2, routed)           0.069    -0.370    CONT/SAMP/count_reg_n_0_[8]
    SLICE_X5Y106         LUT6 (Prop_lut6_I5_O)        0.099    -0.271 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    CONT/SAMP/plusOp[9]
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.805    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X5Y106         FDCE (Hold_fdce_C_D)         0.092    -0.475    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.779%)  route 0.166ns (47.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=8, routed)           0.166    -0.260    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X6Y107         LUT3 (Prop_lut3_I1_O)        0.045    -0.215 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    CONT/SAMP/plusOp[2]
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.866    -0.806    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.254    -0.552    
    SLICE_X6Y107         FDCE (Hold_fdce_C_D)         0.120    -0.432    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.409%)  route 0.149ns (41.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  CONT/SAMP/count_reg[5]/Q
                         net (fo=4, routed)           0.149    -0.254    CONT/SAMP/count_reg_n_0_[5]
    SLICE_X6Y106         LUT6 (Prop_lut6_I0_O)        0.045    -0.209 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    CONT/SAMP/plusOp[5]
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.805    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X6Y106         FDCE (Hold_fdce_C_D)         0.121    -0.446    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.084%)  route 0.151ns (41.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  CONT/SAMP/count_reg[5]/Q
                         net (fo=4, routed)           0.151    -0.252    CONT/SAMP/count_reg_n_0_[5]
    SLICE_X6Y106         LUT6 (Prop_lut6_I5_O)        0.045    -0.207 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    CONT/SAMP/plusOp[6]
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.805    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X6Y106         FDCE (Hold_fdce_C_D)         0.120    -0.447    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.350%)  route 0.184ns (56.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=9, routed)           0.184    -0.242    CONT/SAMP/sc_next
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/sc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.805    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/sc_reg/C
                         clock pessimism              0.251    -0.554    
    SLICE_X6Y106         FDCE (Hold_fdce_C_D)         0.060    -0.494    CONT/SAMP/sc_reg
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.735%)  route 0.233ns (62.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=9, routed)           0.233    -0.194    CONT/SAMP/sc_next
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/C
                         clock pessimism              0.275    -0.528    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.070    -0.458    CONT/SAMP/sc_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=8, routed)           0.180    -0.246    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X7Y106         LUT2 (Prop_lut2_I0_O)        0.045    -0.201 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    CONT/SAMP/plusOp[1]
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.805    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X7Y106         FDCE (Hold_fdce_C_D)         0.091    -0.476    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.210ns (51.180%)  route 0.200ns (48.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.200    -0.203    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X5Y106         LUT5 (Prop_lut5_I2_O)        0.046    -0.157 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    CONT/SAMP/plusOp[8]
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.805    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X5Y106         FDCE (Hold_fdce_C_D)         0.107    -0.444    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.190ns (47.351%)  route 0.211ns (52.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=9, routed)           0.211    -0.215    CONT/SAMP/sc_next
    SLICE_X7Y106         LUT5 (Prop_lut5_I4_O)        0.049    -0.166 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    CONT/SAMP/plusOp[4]
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.805    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X7Y106         FDCE (Hold_fdce_C_D)         0.107    -0.460    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.061%)  route 0.200ns (48.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.200    -0.203    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X5Y106         LUT4 (Prop_lut4_I3_O)        0.045    -0.158 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    CONT/SAMP/plusOp[7]
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.805    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X5Y106         FDCE (Hold_fdce_C_D)         0.091    -0.460    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y106     CONT/SAMP/count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y107     CONT/SAMP/count_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y106     CONT/SAMP/count_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y106     CONT/SAMP/count_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y106     CONT/SAMP/count_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y106     CONT/SAMP/count_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y106     CONT/SAMP/count_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y106     CONT/SAMP/count_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y107     CONT/SAMP/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/sc_reg_lopt_replica_2/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/sc_reg_lopt_replica_2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y106     CONT/SAMP/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y106     CONT/SAMP/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y107     CONT/SAMP/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y106     CONT/SAMP/count_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y106     CONT/SAMP/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y106     CONT/SAMP/count_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y106     CONT/SAMP/count_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y106     CONT/SAMP/count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y106     CONT/SAMP/count_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y106     CONT/SAMP/count_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y106     CONT/SAMP/count_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y106     CONT/SAMP/count_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y106     CONT/SAMP/count_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y106     CONT/SAMP/count_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y106     CONT/SAMP/count_reg[9]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X8Y98      CONT/SAMP/init_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y102     CONT/SAMP/lr_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator
  To Clock:  clkfbout_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        2.882ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.882ns  (required time - arrival time)
  Source:                 CONT/multiplicand2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN2/result_pre_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 4.421ns (63.378%)  route 2.555ns (36.622%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.618    -0.922    CONT/clk_100MHz
    SLICE_X53Y84         FDCE                                         r  CONT/multiplicand2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.466 r  CONT/multiplicand2_reg[0]/Q
                         net (fo=1, routed)           0.826     0.360    CONT/WIN2/Q[0]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[21])
                                                      3.841     4.201 r  CONT/WIN2/result_next0/P[21]
                         net (fo=1, routed)           1.729     5.930    CONT/WIN2/result_next0_n_84
    SLICE_X33Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.054 r  CONT/WIN2/result_pre[21]_i_1__0/O
                         net (fo=1, routed)           0.000     6.054    CONT/WIN2/result_pre[21]_i_1__0_n_0
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.513     8.493    CONT/WIN2/clk_100MHz
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[21]/C
                         clock pessimism              0.487     8.980    
                         clock uncertainty           -0.074     8.907    
    SLICE_X33Y83         FDCE (Setup_fdce_C_D)        0.029     8.936    CONT/WIN2/result_pre_reg[21]
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  2.882    

Slack (MET) :             2.883ns  (required time - arrival time)
  Source:                 CONT/WIN1/result_pre_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/read_buffer0_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 2.807ns (41.555%)  route 3.948ns (58.445%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.645    -0.895    CONT/WIN1/clk_100MHz
    SLICE_X12Y91         FDCE                                         r  CONT/WIN1/result_pre_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.417 f  CONT/WIN1/result_pre_reg[25]/Q
                         net (fo=7, routed)           0.936     0.519    CONT/WIN1/result[10]
    SLICE_X8Y90          LUT2 (Prop_lut2_I0_O)        0.301     0.820 r  CONT/WIN1/read_buffer04_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.820    CONT/WIN1_n_46
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.353 r  CONT/read_buffer04_carry__0/CO[3]
                         net (fo=28, routed)          0.830     2.183    CONT/read_buffer04
    SLICE_X9Y87          LUT3 (Prop_lut3_I0_O)        0.124     2.307 r  CONT/read_buffer1[4]_i_3/O
                         net (fo=1, routed)           0.524     2.831    CONT/WIN1/result_pre_reg[17]_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.426 r  CONT/WIN1/read_buffer1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.426    CONT/WIN1/read_buffer1_reg[4]_i_2_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.543 r  CONT/WIN1/read_buffer1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.543    CONT/WIN1/read_buffer1_reg[8]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.660 r  CONT/WIN1/read_buffer1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.660    CONT/WIN1/read_buffer1_reg[12]_i_2_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.879 r  CONT/WIN1/read_buffer1_reg[15]_i_4/O[0]
                         net (fo=1, routed)           0.817     4.696    CONT/read_buffer01[13]
    SLICE_X9Y90          LUT4 (Prop_lut4_I0_O)        0.323     5.019 r  CONT/read_buffer1[13]_i_1/O
                         net (fo=2, routed)           0.841     5.860    CONT/read_buffer1[13]_i_1_n_0
    SLICE_X8Y96          FDCE                                         r  CONT/read_buffer0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.524     8.504    CONT/clk_100MHz
    SLICE_X8Y96          FDCE                                         r  CONT/read_buffer0_reg[13]/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.074     8.990    
    SLICE_X8Y96          FDCE (Setup_fdce_C_D)       -0.247     8.743    CONT/read_buffer0_reg[13]
  -------------------------------------------------------------------
                         required time                          8.743    
                         arrival time                          -5.860    
  -------------------------------------------------------------------
                         slack                                  2.883    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 CONT/multiplicand2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN2/result_pre_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        6.948ns  (logic 4.421ns (63.629%)  route 2.527ns (36.371%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.618    -0.922    CONT/clk_100MHz
    SLICE_X53Y84         FDCE                                         r  CONT/multiplicand2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.466 r  CONT/multiplicand2_reg[0]/Q
                         net (fo=1, routed)           0.826     0.360    CONT/WIN2/Q[0]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[25])
                                                      3.841     4.201 r  CONT/WIN2/result_next0/P[25]
                         net (fo=1, routed)           1.701     5.902    CONT/WIN2/result_next0_n_80
    SLICE_X33Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.026 r  CONT/WIN2/result_pre[25]_i_1__0/O
                         net (fo=1, routed)           0.000     6.026    CONT/WIN2/result_pre[25]_i_1__0_n_0
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.513     8.493    CONT/WIN2/clk_100MHz
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[25]/C
                         clock pessimism              0.487     8.980    
                         clock uncertainty           -0.074     8.907    
    SLICE_X33Y83         FDCE (Setup_fdce_C_D)        0.031     8.938    CONT/WIN2/result_pre_reg[25]
  -------------------------------------------------------------------
                         required time                          8.938    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  2.911    

Slack (MET) :             2.919ns  (required time - arrival time)
  Source:                 CONT/multiplicand2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN2/result_pre_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        6.939ns  (logic 4.421ns (63.709%)  route 2.518ns (36.291%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.618    -0.922    CONT/clk_100MHz
    SLICE_X53Y84         FDCE                                         r  CONT/multiplicand2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.466 r  CONT/multiplicand2_reg[0]/Q
                         net (fo=1, routed)           0.826     0.360    CONT/WIN2/Q[0]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      3.841     4.201 r  CONT/WIN2/result_next0/P[15]
                         net (fo=1, routed)           1.692     5.894    CONT/WIN2/result_next0_n_90
    SLICE_X33Y84         LUT2 (Prop_lut2_I1_O)        0.124     6.018 r  CONT/WIN2/result_pre[15]_i_1__0/O
                         net (fo=1, routed)           0.000     6.018    CONT/WIN2/result_pre[15]_i_1__0_n_0
    SLICE_X33Y84         FDCE                                         r  CONT/WIN2/result_pre_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.514     8.494    CONT/WIN2/clk_100MHz
    SLICE_X33Y84         FDCE                                         r  CONT/WIN2/result_pre_reg[15]/C
                         clock pessimism              0.487     8.981    
                         clock uncertainty           -0.074     8.908    
    SLICE_X33Y84         FDCE (Setup_fdce_C_D)        0.029     8.937    CONT/WIN2/result_pre_reg[15]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 CONT/multiplicand2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN2/result_pre_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        6.940ns  (logic 4.421ns (63.700%)  route 2.519ns (36.300%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.618    -0.922    CONT/clk_100MHz
    SLICE_X53Y84         FDCE                                         r  CONT/multiplicand2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.466 r  CONT/multiplicand2_reg[0]/Q
                         net (fo=1, routed)           0.826     0.360    CONT/WIN2/Q[0]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[29])
                                                      3.841     4.201 r  CONT/WIN2/result_next0/P[29]
                         net (fo=1, routed)           1.693     5.895    CONT/WIN2/result_next0_n_76
    SLICE_X33Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.019 r  CONT/WIN2/result_pre[29]_i_1__0/O
                         net (fo=1, routed)           0.000     6.019    CONT/WIN2/result_pre[29]_i_1__0_n_0
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.513     8.493    CONT/WIN2/clk_100MHz
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[29]/C
                         clock pessimism              0.487     8.980    
                         clock uncertainty           -0.074     8.907    
    SLICE_X33Y83         FDCE (Setup_fdce_C_D)        0.032     8.939    CONT/WIN2/result_pre_reg[29]
  -------------------------------------------------------------------
                         required time                          8.939    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 CONT/multiplicand2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN2/result_pre_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 4.446ns (63.735%)  route 2.530ns (36.265%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.618    -0.922    CONT/clk_100MHz
    SLICE_X53Y84         FDCE                                         r  CONT/multiplicand2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.466 r  CONT/multiplicand2_reg[0]/Q
                         net (fo=1, routed)           0.826     0.360    CONT/WIN2/Q[0]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[30])
                                                      3.841     4.201 r  CONT/WIN2/result_next0/P[30]
                         net (fo=1, routed)           1.704     5.905    CONT/WIN2/result_next0_n_75
    SLICE_X33Y83         LUT2 (Prop_lut2_I1_O)        0.149     6.054 r  CONT/WIN2/result_pre[30]_i_1__0/O
                         net (fo=1, routed)           0.000     6.054    CONT/WIN2/result_pre[30]_i_1__0_n_0
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.513     8.493    CONT/WIN2/clk_100MHz
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[30]/C
                         clock pessimism              0.487     8.980    
                         clock uncertainty           -0.074     8.907    
    SLICE_X33Y83         FDCE (Setup_fdce_C_D)        0.075     8.982    CONT/WIN2/result_pre_reg[30]
  -------------------------------------------------------------------
                         required time                          8.982    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.937ns  (required time - arrival time)
  Source:                 CONT/multiplicand2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN2/result_pre_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        6.966ns  (logic 4.451ns (63.895%)  route 2.515ns (36.105%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.618    -0.922    CONT/clk_100MHz
    SLICE_X53Y84         FDCE                                         r  CONT/multiplicand2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.466 r  CONT/multiplicand2_reg[0]/Q
                         net (fo=1, routed)           0.826     0.360    CONT/WIN2/Q[0]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[26])
                                                      3.841     4.201 r  CONT/WIN2/result_next0/P[26]
                         net (fo=1, routed)           1.689     5.890    CONT/WIN2/result_next0_n_79
    SLICE_X33Y83         LUT2 (Prop_lut2_I1_O)        0.154     6.044 r  CONT/WIN2/result_pre[26]_i_1__0/O
                         net (fo=1, routed)           0.000     6.044    CONT/WIN2/result_pre[26]_i_1__0_n_0
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.513     8.493    CONT/WIN2/clk_100MHz
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[26]/C
                         clock pessimism              0.487     8.980    
                         clock uncertainty           -0.074     8.907    
    SLICE_X33Y83         FDCE (Setup_fdce_C_D)        0.075     8.982    CONT/WIN2/result_pre_reg[26]
  -------------------------------------------------------------------
                         required time                          8.982    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  2.937    

Slack (MET) :             2.973ns  (required time - arrival time)
  Source:                 CONT/WIN1/result_pre_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/read_buffer1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        6.628ns  (logic 2.807ns (42.349%)  route 3.821ns (57.651%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.645    -0.895    CONT/WIN1/clk_100MHz
    SLICE_X12Y91         FDCE                                         r  CONT/WIN1/result_pre_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.417 f  CONT/WIN1/result_pre_reg[25]/Q
                         net (fo=7, routed)           0.936     0.519    CONT/WIN1/result[10]
    SLICE_X8Y90          LUT2 (Prop_lut2_I0_O)        0.301     0.820 r  CONT/WIN1/read_buffer04_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.820    CONT/WIN1_n_46
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.353 r  CONT/read_buffer04_carry__0/CO[3]
                         net (fo=28, routed)          0.830     2.183    CONT/read_buffer04
    SLICE_X9Y87          LUT3 (Prop_lut3_I0_O)        0.124     2.307 r  CONT/read_buffer1[4]_i_3/O
                         net (fo=1, routed)           0.524     2.831    CONT/WIN1/result_pre_reg[17]_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.426 r  CONT/WIN1/read_buffer1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.426    CONT/WIN1/read_buffer1_reg[4]_i_2_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.543 r  CONT/WIN1/read_buffer1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.543    CONT/WIN1/read_buffer1_reg[8]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.660 r  CONT/WIN1/read_buffer1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.660    CONT/WIN1/read_buffer1_reg[12]_i_2_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.879 r  CONT/WIN1/read_buffer1_reg[15]_i_4/O[0]
                         net (fo=1, routed)           0.817     4.696    CONT/read_buffer01[13]
    SLICE_X9Y90          LUT4 (Prop_lut4_I0_O)        0.323     5.019 r  CONT/read_buffer1[13]_i_1/O
                         net (fo=2, routed)           0.714     5.734    CONT/read_buffer1[13]_i_1_n_0
    SLICE_X9Y96          FDCE                                         r  CONT/read_buffer1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.524     8.504    CONT/clk_100MHz
    SLICE_X9Y96          FDCE                                         r  CONT/read_buffer1_reg[13]/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.074     8.990    
    SLICE_X9Y96          FDCE (Setup_fdce_C_D)       -0.283     8.707    CONT/read_buffer1_reg[13]
  -------------------------------------------------------------------
                         required time                          8.707    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                  2.973    

Slack (MET) :             3.002ns  (required time - arrival time)
  Source:                 CONT/multiplicand2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN2/result_pre_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        6.902ns  (logic 4.447ns (64.434%)  route 2.455ns (35.566%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.618    -0.922    CONT/clk_100MHz
    SLICE_X53Y84         FDCE                                         r  CONT/multiplicand2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.466 r  CONT/multiplicand2_reg[0]/Q
                         net (fo=1, routed)           0.826     0.360    CONT/WIN2/Q[0]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[22])
                                                      3.841     4.201 r  CONT/WIN2/result_next0/P[22]
                         net (fo=1, routed)           1.629     5.830    CONT/WIN2/result_next0_n_83
    SLICE_X33Y83         LUT2 (Prop_lut2_I1_O)        0.150     5.980 r  CONT/WIN2/result_pre[22]_i_1__0/O
                         net (fo=1, routed)           0.000     5.980    CONT/WIN2/result_pre[22]_i_1__0_n_0
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.513     8.493    CONT/WIN2/clk_100MHz
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[22]/C
                         clock pessimism              0.487     8.980    
                         clock uncertainty           -0.074     8.907    
    SLICE_X33Y83         FDCE (Setup_fdce_C_D)        0.075     8.982    CONT/WIN2/result_pre_reg[22]
  -------------------------------------------------------------------
                         required time                          8.982    
                         arrival time                          -5.980    
  -------------------------------------------------------------------
                         slack                                  3.002    

Slack (MET) :             3.058ns  (required time - arrival time)
  Source:                 CONT/multiplicand2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN2/result_pre_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        6.802ns  (logic 4.421ns (64.994%)  route 2.381ns (35.006%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.618    -0.922    CONT/clk_100MHz
    SLICE_X53Y84         FDCE                                         r  CONT/multiplicand2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.466 r  CONT/multiplicand2_reg[0]/Q
                         net (fo=1, routed)           0.826     0.360    CONT/WIN2/Q[0]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[27])
                                                      3.841     4.201 r  CONT/WIN2/result_next0/P[27]
                         net (fo=1, routed)           1.555     5.756    CONT/WIN2/result_next0_n_78
    SLICE_X33Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.880 r  CONT/WIN2/result_pre[27]_i_1__0/O
                         net (fo=1, routed)           0.000     5.880    CONT/WIN2/result_pre[27]_i_1__0_n_0
    SLICE_X33Y84         FDCE                                         r  CONT/WIN2/result_pre_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.514     8.494    CONT/WIN2/clk_100MHz
    SLICE_X33Y84         FDCE                                         r  CONT/WIN2/result_pre_reg[27]/C
                         clock pessimism              0.487     8.981    
                         clock uncertainty           -0.074     8.908    
    SLICE_X33Y84         FDCE (Setup_fdce_C_D)        0.031     8.939    CONT/WIN2/result_pre_reg[27]
  -------------------------------------------------------------------
                         required time                          8.939    
                         arrival time                          -5.880    
  -------------------------------------------------------------------
                         slack                                  3.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.332%)  route 0.209ns (59.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.571    -0.593    CONT/clk_100MHz
    SLICE_X9Y85          FDRE                                         r  CONT/memo2_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CONT/memo2_address_reg[1]/Q
                         net (fo=1, routed)           0.209    -0.244    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.886    -0.787    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.533    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.350    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.129%)  route 0.210ns (59.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.571    -0.593    CONT/clk_100MHz
    SLICE_X9Y84          FDRE                                         r  CONT/memo2_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CONT/memo2_address_reg[8]/Q
                         net (fo=1, routed)           0.210    -0.242    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.886    -0.787    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.533    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.350    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.993%)  route 0.209ns (56.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.571    -0.593    CONT/clk_100MHz
    SLICE_X8Y85          FDRE                                         r  CONT/memo2_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  CONT/memo2_address_reg[3]/Q
                         net (fo=1, routed)           0.209    -0.220    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.886    -0.787    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.533    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.350    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CONT/load_address3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/load_address3_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.568    -0.596    CONT/clk_100MHz
    SLICE_X9Y81          FDCE                                         r  CONT/load_address3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  CONT/load_address3_reg[1]/Q
                         net (fo=13, routed)          0.088    -0.367    CONT/load_address3_reg__0[1]
    SLICE_X8Y81          LUT6 (Prop_lut6_I4_O)        0.045    -0.322 r  CONT/load_address3[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    CONT/load_address3_next[6]
    SLICE_X8Y81          FDCE                                         r  CONT/load_address3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.837    -0.836    CONT/clk_100MHz
    SLICE_X8Y81          FDCE                                         r  CONT/load_address3_reg[6]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X8Y81          FDCE (Hold_fdce_C_D)         0.121    -0.462    CONT/load_address3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 CONT/load_address2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/load_address2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.568    -0.596    CONT/clk_100MHz
    SLICE_X11Y81         FDCE                                         r  CONT/load_address2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  CONT/load_address2_reg[5]/Q
                         net (fo=8, routed)           0.090    -0.365    CONT/load_address2_reg__0[5]
    SLICE_X10Y81         LUT6 (Prop_lut6_I1_O)        0.045    -0.320 r  CONT/load_address2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    CONT/load_address2_next[6]
    SLICE_X10Y81         FDCE                                         r  CONT/load_address2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.837    -0.836    CONT/clk_100MHz
    SLICE_X10Y81         FDCE                                         r  CONT/load_address2_reg[6]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X10Y81         FDCE (Hold_fdce_C_D)         0.120    -0.463    CONT/load_address2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.237%)  route 0.271ns (65.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.571    -0.593    CONT/clk_100MHz
    SLICE_X11Y86         FDRE                                         r  CONT/memo2_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CONT/memo2_address_reg[0]/Q
                         net (fo=1, routed)           0.271    -0.181    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.886    -0.787    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.512    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.329    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.017%)  route 0.262ns (64.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.571    -0.593    CONT/clk_100MHz
    SLICE_X9Y84          FDRE                                         r  CONT/memo2_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CONT/memo2_address_reg[6]/Q
                         net (fo=1, routed)           0.262    -0.191    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.886    -0.787    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.533    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.350    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.265%)  route 0.270ns (65.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.571    -0.593    CONT/clk_100MHz
    SLICE_X9Y84          FDRE                                         r  CONT/memo2_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CONT/memo2_address_reg[7]/Q
                         net (fo=1, routed)           0.270    -0.182    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.886    -0.787    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.533    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.350    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 CONT/start_proc_win1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_pre_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.766%)  route 0.133ns (41.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.574    -0.590    CONT/clk_100MHz
    SLICE_X11Y91         FDCE                                         r  CONT/start_proc_win1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  CONT/start_proc_win1_reg/Q
                         net (fo=17, routed)          0.133    -0.317    CONT/WIN1/start_proc_win
    SLICE_X10Y91         LUT2 (Prop_lut2_I0_O)        0.048    -0.269 r  CONT/WIN1/result_pre[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    CONT/WIN1/result_pre[29]_i_1_n_0
    SLICE_X10Y91         FDCE                                         r  CONT/WIN1/result_pre_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.845    -0.828    CONT/WIN1/clk_100MHz
    SLICE_X10Y91         FDCE                                         r  CONT/WIN1/result_pre_reg[29]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X10Y91         FDCE (Hold_fdce_C_D)         0.131    -0.446    CONT/WIN1/result_pre_reg[29]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.651%)  route 0.304ns (68.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.570    -0.594    CONT/clk_100MHz
    SLICE_X11Y83         FDRE                                         r  CONT/memo2_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  CONT/memo2_address_reg[2]/Q
                         net (fo=1, routed)           0.304    -0.149    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.886    -0.787    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.512    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.329    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_generator_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y36     CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y36     CONT/IN_MEMO/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y34     CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y34     CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y94      CONT/DATA_OUTr_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y94      CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y93      CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y93      CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y91     CONT/WIN1/result_pre_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y91     CONT/WIN1/result_pre_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y91     CONT/WIN1/result_pre_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y91     CONT/WIN1/result_pre_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y91     CONT/WIN1/result_pre_reg[26]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y91     CONT/WIN1/result_pre_reg[27]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y91     CONT/WIN1/result_pre_reg[28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y91     CONT/WIN1/result_pre_reg[29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y87      CONT/address_buf0r_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y87      CONT/address_buf0r_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y84     CONT/WIN2/result_pre_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y84     CONT/WIN2/result_pre_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y89      CONT/address_buf0_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y89      CONT/address_buf0_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y89      CONT/address_buf2_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y89      CONT/address_buf2_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y89      CONT/address_buf2_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y89      CONT/address_buf2_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y89      CONT/address_buf2_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y89      CONT/address_buf2_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.213ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 1.068ns (38.584%)  route 1.700ns (61.416%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/mc_reg/Q
                         net (fo=11, routed)          0.866     0.453    CONT/SAMP/count_reg[1]_0
    SLICE_X6Y107         LUT2 (Prop_lut2_I0_O)        0.321     0.774 r  CONT/SAMP/count[6]_i_2/O
                         net (fo=1, routed)           0.834     1.608    CONT/SAMP/count[6]_i_2_n_0
    SLICE_X6Y106         LUT6 (Prop_lut6_I3_O)        0.328     1.936 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.936    CONT/SAMP/plusOp[6]
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.580     9.146    
                         clock uncertainty           -0.074     9.072    
    SLICE_X6Y106         FDCE (Setup_fdce_C_D)        0.077     9.149    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                          -1.936    
  -------------------------------------------------------------------
                         slack                                  7.213    

Slack (MET) :             7.477ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.455ns  (logic 0.766ns (31.206%)  route 1.689ns (68.794%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=7, routed)           0.881     0.565    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X6Y106         LUT6 (Prop_lut6_I1_O)        0.124     0.689 r  CONT/SAMP/count[9]_i_3/O
                         net (fo=3, routed)           0.808     1.498    CONT/SAMP/count[9]_i_3_n_0
    SLICE_X5Y106         LUT4 (Prop_lut4_I2_O)        0.124     1.622 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.622    CONT/SAMP/plusOp[7]
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.577     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X5Y106         FDCE (Setup_fdce_C_D)        0.029     9.098    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                          -1.622    
  -------------------------------------------------------------------
                         slack                                  7.477    

Slack (MET) :             7.477ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.766ns (31.181%)  route 1.691ns (68.819%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=7, routed)           0.881     0.565    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X6Y106         LUT6 (Prop_lut6_I1_O)        0.124     0.689 r  CONT/SAMP/count[9]_i_3/O
                         net (fo=3, routed)           0.810     1.500    CONT/SAMP/count[9]_i_3_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I3_O)        0.124     1.624 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.624    CONT/SAMP/plusOp[9]
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.577     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X5Y106         FDCE (Setup_fdce_C_D)        0.031     9.100    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                          -1.624    
  -------------------------------------------------------------------
                         slack                                  7.477    

Slack (MET) :             7.495ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 0.794ns (31.982%)  route 1.689ns (68.018%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=7, routed)           0.881     0.565    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X6Y106         LUT6 (Prop_lut6_I1_O)        0.124     0.689 r  CONT/SAMP/count[9]_i_3/O
                         net (fo=3, routed)           0.808     1.498    CONT/SAMP/count[9]_i_3_n_0
    SLICE_X5Y106         LUT5 (Prop_lut5_I3_O)        0.152     1.650 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.650    CONT/SAMP/plusOp[8]
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.577     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X5Y106         FDCE (Setup_fdce_C_D)        0.075     9.144    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -1.650    
  -------------------------------------------------------------------
                         slack                                  7.495    

Slack (MET) :             7.677ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.580ns (26.873%)  route 1.578ns (73.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.866     0.490    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X5Y106         LUT1 (Prop_lut1_I0_O)        0.124     0.614 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.712     1.326    CONT/SAMP/p_0_in
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
                         clock pessimism              0.577     9.144    
                         clock uncertainty           -0.074     9.070    
    SLICE_X5Y102         FDCE (Setup_fdce_C_D)       -0.067     9.003    CONT/SAMP/lr_reg
  -------------------------------------------------------------------
                         required time                          9.003    
                         arrival time                          -1.326    
  -------------------------------------------------------------------
                         slack                                  7.677    

Slack (MET) :             7.960ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.580ns (30.901%)  route 1.297ns (69.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.866     0.490    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X5Y106         LUT1 (Prop_lut1_I0_O)        0.124     0.614 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.430     1.045    CONT/SAMP/p_0_in
    SLICE_X4Y106         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X4Y106         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica/C
                         clock pessimism              0.580     9.146    
                         clock uncertainty           -0.074     9.072    
    SLICE_X4Y106         FDCE (Setup_fdce_C_D)       -0.067     9.005    CONT/SAMP/lr_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                  7.960    

Slack (MET) :             8.039ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.580ns (31.766%)  route 1.246ns (68.234%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.866     0.490    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X5Y106         LUT1 (Prop_lut1_I0_O)        0.124     0.614 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.379     0.994    CONT/SAMP/p_0_in
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/C
                         clock pessimism              0.602     9.168    
                         clock uncertainty           -0.074     9.094    
    SLICE_X5Y106         FDCE (Setup_fdce_C_D)       -0.062     9.032    CONT/SAMP/lr_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          9.032    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                  8.039    

Slack (MET) :             8.273ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.718ns (42.635%)  route 0.966ns (57.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/mc_reg/Q
                         net (fo=11, routed)          0.966     0.553    CONT/SAMP/count_reg[1]_0
    SLICE_X7Y106         LUT4 (Prop_lut4_I2_O)        0.299     0.852 r  CONT/SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.852    CONT/SAMP/plusOp[3]
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/C
                         clock pessimism              0.602     9.168    
                         clock uncertainty           -0.074     9.094    
    SLICE_X7Y106         FDCE (Setup_fdce_C_D)        0.031     9.125    CONT/SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.125    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  8.273    

Slack (MET) :             8.289ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.746ns (43.573%)  route 0.966ns (56.427%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/mc_reg/Q
                         net (fo=11, routed)          0.966     0.553    CONT/SAMP/count_reg[1]_0
    SLICE_X7Y106         LUT5 (Prop_lut5_I2_O)        0.327     0.880 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.880    CONT/SAMP/plusOp[4]
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.602     9.168    
                         clock uncertainty           -0.074     9.094    
    SLICE_X7Y106         FDCE (Setup_fdce_C_D)        0.075     9.169    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.169    
                         arrival time                          -0.880    
  -------------------------------------------------------------------
                         slack                                  8.289    

Slack (MET) :             8.314ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.718ns (43.751%)  route 0.923ns (56.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/mc_reg/Q
                         net (fo=11, routed)          0.923     0.510    CONT/SAMP/count_reg[1]_0
    SLICE_X7Y106         LUT2 (Prop_lut2_I1_O)        0.299     0.809 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.809    CONT/SAMP/plusOp[1]
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.602     9.168    
                         clock uncertainty           -0.074     9.094    
    SLICE_X7Y106         FDCE (Setup_fdce_C_D)        0.029     9.123    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                  8.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.649%)  route 0.069ns (23.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.439 r  CONT/SAMP/count_reg[8]/Q
                         net (fo=2, routed)           0.069    -0.370    CONT/SAMP/count_reg_n_0_[8]
    SLICE_X5Y106         LUT6 (Prop_lut6_I5_O)        0.099    -0.271 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    CONT/SAMP/plusOp[9]
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.805    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X5Y106         FDCE (Hold_fdce_C_D)         0.092    -0.475    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.779%)  route 0.166ns (47.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=8, routed)           0.166    -0.260    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X6Y107         LUT3 (Prop_lut3_I1_O)        0.045    -0.215 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    CONT/SAMP/plusOp[2]
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.866    -0.806    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.254    -0.552    
    SLICE_X6Y107         FDCE (Hold_fdce_C_D)         0.120    -0.432    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.409%)  route 0.149ns (41.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  CONT/SAMP/count_reg[5]/Q
                         net (fo=4, routed)           0.149    -0.254    CONT/SAMP/count_reg_n_0_[5]
    SLICE_X6Y106         LUT6 (Prop_lut6_I0_O)        0.045    -0.209 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    CONT/SAMP/plusOp[5]
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.805    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X6Y106         FDCE (Hold_fdce_C_D)         0.121    -0.446    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.084%)  route 0.151ns (41.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  CONT/SAMP/count_reg[5]/Q
                         net (fo=4, routed)           0.151    -0.252    CONT/SAMP/count_reg_n_0_[5]
    SLICE_X6Y106         LUT6 (Prop_lut6_I5_O)        0.045    -0.207 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    CONT/SAMP/plusOp[6]
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.805    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X6Y106         FDCE (Hold_fdce_C_D)         0.120    -0.447    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.350%)  route 0.184ns (56.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=9, routed)           0.184    -0.242    CONT/SAMP/sc_next
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/sc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.805    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/sc_reg/C
                         clock pessimism              0.251    -0.554    
    SLICE_X6Y106         FDCE (Hold_fdce_C_D)         0.060    -0.494    CONT/SAMP/sc_reg
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.735%)  route 0.233ns (62.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=9, routed)           0.233    -0.194    CONT/SAMP/sc_next
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/C
                         clock pessimism              0.275    -0.528    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.070    -0.458    CONT/SAMP/sc_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=8, routed)           0.180    -0.246    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X7Y106         LUT2 (Prop_lut2_I0_O)        0.045    -0.201 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    CONT/SAMP/plusOp[1]
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.805    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X7Y106         FDCE (Hold_fdce_C_D)         0.091    -0.476    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.210ns (51.180%)  route 0.200ns (48.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.200    -0.203    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X5Y106         LUT5 (Prop_lut5_I2_O)        0.046    -0.157 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    CONT/SAMP/plusOp[8]
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.805    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X5Y106         FDCE (Hold_fdce_C_D)         0.107    -0.444    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.190ns (47.351%)  route 0.211ns (52.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=9, routed)           0.211    -0.215    CONT/SAMP/sc_next
    SLICE_X7Y106         LUT5 (Prop_lut5_I4_O)        0.049    -0.166 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    CONT/SAMP/plusOp[4]
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.805    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X7Y106         FDCE (Hold_fdce_C_D)         0.107    -0.460    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.061%)  route 0.200ns (48.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.200    -0.203    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X5Y106         LUT4 (Prop_lut4_I3_O)        0.045    -0.158 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    CONT/SAMP/plusOp[7]
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.805    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X5Y106         FDCE (Hold_fdce_C_D)         0.091    -0.460    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk_generator_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y106     CONT/SAMP/count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y107     CONT/SAMP/count_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y106     CONT/SAMP/count_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y106     CONT/SAMP/count_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y106     CONT/SAMP/count_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y106     CONT/SAMP/count_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y106     CONT/SAMP/count_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y106     CONT/SAMP/count_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y107     CONT/SAMP/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/sc_reg_lopt_replica_2/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     CONT/SAMP/sc_reg_lopt_replica_2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y106     CONT/SAMP/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y106     CONT/SAMP/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y107     CONT/SAMP/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y106     CONT/SAMP/count_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y106     CONT/SAMP/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y106     CONT/SAMP/count_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y106     CONT/SAMP/count_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y106     CONT/SAMP/count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y106     CONT/SAMP/count_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y106     CONT/SAMP/count_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y106     CONT/SAMP/count_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y106     CONT/SAMP/count_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y106     CONT/SAMP/count_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y106     CONT/SAMP/count_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y106     CONT/SAMP/count_reg[9]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X8Y98      CONT/SAMP/init_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y102     CONT/SAMP/lr_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator_1
  To Clock:  clkfbout_clk_generator_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        4.848ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 1.210ns (25.233%)  route 3.585ns (74.767%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.115     1.740    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.864 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     1.864    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I0_O)      0.209     2.073 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.594     2.666    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I5_O)        0.297     2.963 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.877     3.840    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X7Y93          LUT5 (Prop_lut5_I4_O)        0.124     3.964 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.964    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X7Y93          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.603     8.583    CONT/FSM/clk_100MHz
    SLICE_X7Y93          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X7Y93          FDCE (Setup_fdce_C_D)        0.029     8.813    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -3.964    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 1.210ns (27.068%)  route 3.260ns (72.932%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.115     1.740    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.864 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     1.864    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I0_O)      0.209     2.073 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.594     2.666    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I5_O)        0.297     2.963 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.552     3.515    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X8Y94          LUT5 (Prop_lut5_I4_O)        0.124     3.639 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.639    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X8Y94          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.524     8.504    CONT/FSM/clk_100MHz
    SLICE_X8Y94          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.395     8.899    
                         clock uncertainty           -0.194     8.705    
    SLICE_X8Y94          FDCE (Setup_fdce_C_D)        0.081     8.786    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.786    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                  5.147    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 1.210ns (29.470%)  route 2.896ns (70.530%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.115     1.740    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.864 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     1.864    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I0_O)      0.209     2.073 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.594     2.666    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I5_O)        0.297     2.963 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.188     3.151    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X6Y93          LUT5 (Prop_lut5_I4_O)        0.124     3.275 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.275    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X6Y93          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.603     8.583    CONT/FSM/clk_100MHz
    SLICE_X6Y93          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X6Y93          FDCE (Setup_fdce_C_D)        0.077     8.861    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.861    
                         arrival time                          -3.275    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             6.599ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.773ns (25.362%)  route 2.275ns (74.638%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.478    -0.354 f  CONT/SAMP/sc_reg/Q
                         net (fo=24, routed)          2.275     1.921    CONT/SAMP/CLK
    SLICE_X7Y94          LUT6 (Prop_lut6_I5_O)        0.295     2.216 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000     2.216    CONT/SAMP/control_next[2]
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.603     8.583    CONT/SAMP/clk_100MHz
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X7Y94          FDCE (Setup_fdce_C_D)        0.031     8.815    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                          -2.216    
  -------------------------------------------------------------------
                         slack                                  6.599    

Slack (MET) :             6.946ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.773ns (28.625%)  route 1.927ns (71.375%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.478    -0.354 f  CONT/SAMP/sc_reg/Q
                         net (fo=24, routed)          1.927     1.573    CONT/SAMP/CLK
    SLICE_X7Y94          LUT5 (Prop_lut5_I4_O)        0.295     1.868 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     1.868    CONT/SAMP/control_next[1]
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.603     8.583    CONT/SAMP/clk_100MHz
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X7Y94          FDCE (Setup_fdce_C_D)        0.031     8.815    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                          -1.868    
  -------------------------------------------------------------------
                         slack                                  6.946    

Slack (MET) :             6.949ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 0.773ns (28.678%)  route 1.922ns (71.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.478    -0.354 f  CONT/SAMP/sc_reg/Q
                         net (fo=24, routed)          1.922     1.568    CONT/SAMP/CLK
    SLICE_X7Y94          LUT5 (Prop_lut5_I4_O)        0.295     1.863 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     1.863    CONT/SAMP/control_next[0]
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.603     8.583    CONT/SAMP/clk_100MHz
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X7Y94          FDCE (Setup_fdce_C_D)        0.029     8.813    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                  6.949    

Slack (MET) :             7.360ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.580ns (25.364%)  route 1.707ns (74.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.707     1.332    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.456 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     1.456    CONT/enable_shift_next
    SLICE_X7Y94          FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X7Y94          FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X7Y94          FDCE (Setup_fdce_C_D)        0.032     8.816    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -1.456    
  -------------------------------------------------------------------
                         slack                                  7.360    

Slack (MET) :             7.415ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.580ns (26.014%)  route 1.650ns (73.986%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.650     1.274    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y98          LUT3 (Prop_lut3_I0_O)        0.124     1.398 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.398    CONT/SAMP/init_next_i_1_n_0
    SLICE_X7Y98          FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.604     8.584    CONT/SAMP/clk_100MHz
    SLICE_X7Y98          FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.395     8.979    
                         clock uncertainty           -0.194     8.785    
    SLICE_X7Y98          FDRE (Setup_fdre_C_D)        0.029     8.814    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.814    
                         arrival time                          -1.398    
  -------------------------------------------------------------------
                         slack                                  7.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.186ns (21.317%)  route 0.687ns (78.683%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.687     0.261    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y98          LUT3 (Prop_lut3_I0_O)        0.045     0.306 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.306    CONT/SAMP/init_next_i_1_n_0
    SLICE_X7Y98          FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.875    -0.798    CONT/SAMP/clk_100MHz
    SLICE_X7Y98          FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.194    -0.047    
    SLICE_X7Y98          FDRE (Hold_fdre_C_D)         0.091     0.044    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.186ns (19.963%)  route 0.746ns (80.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.746     0.321    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I5_O)        0.045     0.366 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     0.366    CONT/enable_shift_next
    SLICE_X7Y94          FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.874    -0.799    CONT/clk_100MHz
    SLICE_X7Y94          FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X7Y94          FDCE (Hold_fdce_C_D)         0.092     0.044    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.186ns (18.679%)  route 0.810ns (81.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.810     0.385    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y94          LUT5 (Prop_lut5_I2_O)        0.045     0.430 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     0.430    CONT/SAMP/control_next[0]
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.874    -0.799    CONT/SAMP/clk_100MHz
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X7Y94          FDCE (Hold_fdce_C_D)         0.091     0.043    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.186ns (18.660%)  route 0.811ns (81.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.811     0.386    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y94          LUT5 (Prop_lut5_I3_O)        0.045     0.431 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     0.431    CONT/SAMP/control_next[1]
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.874    -0.799    CONT/SAMP/clk_100MHz
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X7Y94          FDCE (Hold_fdce_C_D)         0.092     0.044    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.186ns (16.767%)  route 0.923ns (83.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.923     0.498    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I4_O)        0.045     0.543 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000     0.543    CONT/SAMP/control_next[2]
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.874    -0.799    CONT/SAMP/clk_100MHz
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X7Y94          FDCE (Hold_fdce_C_D)         0.092     0.044    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.401ns (25.658%)  route 1.162ns (74.342%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.888     0.463    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.045     0.508 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     0.508    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I0_O)      0.062     0.570 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.196     0.765    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I5_O)        0.108     0.873 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.079     0.952    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X6Y93          LUT5 (Prop_lut5_I4_O)        0.045     0.997 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.997    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X6Y93          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.874    -0.799    CONT/FSM/clk_100MHz
    SLICE_X6Y93          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X6Y93          FDCE (Hold_fdce_C_D)         0.120     0.072    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             1.148ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.401ns (22.795%)  route 1.358ns (77.205%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.888     0.463    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.045     0.508 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     0.508    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I0_O)      0.062     0.570 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.196     0.765    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I5_O)        0.108     0.873 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.275     1.148    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X8Y94          LUT5 (Prop_lut5_I4_O)        0.045     1.193 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.193    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X8Y94          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.846    -0.827    CONT/FSM/clk_100MHz
    SLICE_X8Y94          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.557    -0.271    
                         clock uncertainty            0.194    -0.076    
    SLICE_X8Y94          FDCE (Hold_fdce_C_D)         0.121     0.045    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.179ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.401ns (22.423%)  route 1.387ns (77.577%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.888     0.463    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.045     0.508 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     0.508    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I0_O)      0.062     0.570 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.196     0.765    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I5_O)        0.108     0.873 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.304     1.177    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X7Y93          LUT5 (Prop_lut5_I4_O)        0.045     1.222 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.222    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X7Y93          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.874    -0.799    CONT/FSM/clk_100MHz
    SLICE_X7Y93          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X7Y93          FDCE (Hold_fdce_C_D)         0.091     0.043    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  1.179    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        2.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.881ns  (required time - arrival time)
  Source:                 CONT/multiplicand2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN2/result_pre_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 4.421ns (63.378%)  route 2.555ns (36.622%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.618    -0.922    CONT/clk_100MHz
    SLICE_X53Y84         FDCE                                         r  CONT/multiplicand2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.466 r  CONT/multiplicand2_reg[0]/Q
                         net (fo=1, routed)           0.826     0.360    CONT/WIN2/Q[0]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[21])
                                                      3.841     4.201 r  CONT/WIN2/result_next0/P[21]
                         net (fo=1, routed)           1.729     5.930    CONT/WIN2/result_next0_n_84
    SLICE_X33Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.054 r  CONT/WIN2/result_pre[21]_i_1__0/O
                         net (fo=1, routed)           0.000     6.054    CONT/WIN2/result_pre[21]_i_1__0_n_0
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.513     8.493    CONT/WIN2/clk_100MHz
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[21]/C
                         clock pessimism              0.487     8.980    
                         clock uncertainty           -0.074     8.906    
    SLICE_X33Y83         FDCE (Setup_fdce_C_D)        0.029     8.935    CONT/WIN2/result_pre_reg[21]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  2.881    

Slack (MET) :             2.882ns  (required time - arrival time)
  Source:                 CONT/WIN1/result_pre_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/read_buffer0_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 2.807ns (41.555%)  route 3.948ns (58.445%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.645    -0.895    CONT/WIN1/clk_100MHz
    SLICE_X12Y91         FDCE                                         r  CONT/WIN1/result_pre_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.417 f  CONT/WIN1/result_pre_reg[25]/Q
                         net (fo=7, routed)           0.936     0.519    CONT/WIN1/result[10]
    SLICE_X8Y90          LUT2 (Prop_lut2_I0_O)        0.301     0.820 r  CONT/WIN1/read_buffer04_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.820    CONT/WIN1_n_46
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.353 r  CONT/read_buffer04_carry__0/CO[3]
                         net (fo=28, routed)          0.830     2.183    CONT/read_buffer04
    SLICE_X9Y87          LUT3 (Prop_lut3_I0_O)        0.124     2.307 r  CONT/read_buffer1[4]_i_3/O
                         net (fo=1, routed)           0.524     2.831    CONT/WIN1/result_pre_reg[17]_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.426 r  CONT/WIN1/read_buffer1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.426    CONT/WIN1/read_buffer1_reg[4]_i_2_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.543 r  CONT/WIN1/read_buffer1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.543    CONT/WIN1/read_buffer1_reg[8]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.660 r  CONT/WIN1/read_buffer1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.660    CONT/WIN1/read_buffer1_reg[12]_i_2_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.879 r  CONT/WIN1/read_buffer1_reg[15]_i_4/O[0]
                         net (fo=1, routed)           0.817     4.696    CONT/read_buffer01[13]
    SLICE_X9Y90          LUT4 (Prop_lut4_I0_O)        0.323     5.019 r  CONT/read_buffer1[13]_i_1/O
                         net (fo=2, routed)           0.841     5.860    CONT/read_buffer1[13]_i_1_n_0
    SLICE_X8Y96          FDCE                                         r  CONT/read_buffer0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.524     8.504    CONT/clk_100MHz
    SLICE_X8Y96          FDCE                                         r  CONT/read_buffer0_reg[13]/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.074     8.989    
    SLICE_X8Y96          FDCE (Setup_fdce_C_D)       -0.247     8.742    CONT/read_buffer0_reg[13]
  -------------------------------------------------------------------
                         required time                          8.742    
                         arrival time                          -5.860    
  -------------------------------------------------------------------
                         slack                                  2.882    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 CONT/multiplicand2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN2/result_pre_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        6.948ns  (logic 4.421ns (63.629%)  route 2.527ns (36.371%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.618    -0.922    CONT/clk_100MHz
    SLICE_X53Y84         FDCE                                         r  CONT/multiplicand2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.466 r  CONT/multiplicand2_reg[0]/Q
                         net (fo=1, routed)           0.826     0.360    CONT/WIN2/Q[0]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[25])
                                                      3.841     4.201 r  CONT/WIN2/result_next0/P[25]
                         net (fo=1, routed)           1.701     5.902    CONT/WIN2/result_next0_n_80
    SLICE_X33Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.026 r  CONT/WIN2/result_pre[25]_i_1__0/O
                         net (fo=1, routed)           0.000     6.026    CONT/WIN2/result_pre[25]_i_1__0_n_0
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.513     8.493    CONT/WIN2/clk_100MHz
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[25]/C
                         clock pessimism              0.487     8.980    
                         clock uncertainty           -0.074     8.906    
    SLICE_X33Y83         FDCE (Setup_fdce_C_D)        0.031     8.937    CONT/WIN2/result_pre_reg[25]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  2.911    

Slack (MET) :             2.918ns  (required time - arrival time)
  Source:                 CONT/multiplicand2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN2/result_pre_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        6.939ns  (logic 4.421ns (63.709%)  route 2.518ns (36.291%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.618    -0.922    CONT/clk_100MHz
    SLICE_X53Y84         FDCE                                         r  CONT/multiplicand2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.466 r  CONT/multiplicand2_reg[0]/Q
                         net (fo=1, routed)           0.826     0.360    CONT/WIN2/Q[0]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      3.841     4.201 r  CONT/WIN2/result_next0/P[15]
                         net (fo=1, routed)           1.692     5.894    CONT/WIN2/result_next0_n_90
    SLICE_X33Y84         LUT2 (Prop_lut2_I1_O)        0.124     6.018 r  CONT/WIN2/result_pre[15]_i_1__0/O
                         net (fo=1, routed)           0.000     6.018    CONT/WIN2/result_pre[15]_i_1__0_n_0
    SLICE_X33Y84         FDCE                                         r  CONT/WIN2/result_pre_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.514     8.494    CONT/WIN2/clk_100MHz
    SLICE_X33Y84         FDCE                                         r  CONT/WIN2/result_pre_reg[15]/C
                         clock pessimism              0.487     8.981    
                         clock uncertainty           -0.074     8.907    
    SLICE_X33Y84         FDCE (Setup_fdce_C_D)        0.029     8.936    CONT/WIN2/result_pre_reg[15]
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                  2.918    

Slack (MET) :             2.919ns  (required time - arrival time)
  Source:                 CONT/multiplicand2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN2/result_pre_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        6.940ns  (logic 4.421ns (63.700%)  route 2.519ns (36.300%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.618    -0.922    CONT/clk_100MHz
    SLICE_X53Y84         FDCE                                         r  CONT/multiplicand2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.466 r  CONT/multiplicand2_reg[0]/Q
                         net (fo=1, routed)           0.826     0.360    CONT/WIN2/Q[0]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[29])
                                                      3.841     4.201 r  CONT/WIN2/result_next0/P[29]
                         net (fo=1, routed)           1.693     5.895    CONT/WIN2/result_next0_n_76
    SLICE_X33Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.019 r  CONT/WIN2/result_pre[29]_i_1__0/O
                         net (fo=1, routed)           0.000     6.019    CONT/WIN2/result_pre[29]_i_1__0_n_0
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.513     8.493    CONT/WIN2/clk_100MHz
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[29]/C
                         clock pessimism              0.487     8.980    
                         clock uncertainty           -0.074     8.906    
    SLICE_X33Y83         FDCE (Setup_fdce_C_D)        0.032     8.938    CONT/WIN2/result_pre_reg[29]
  -------------------------------------------------------------------
                         required time                          8.938    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.927ns  (required time - arrival time)
  Source:                 CONT/multiplicand2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN2/result_pre_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 4.446ns (63.735%)  route 2.530ns (36.265%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.618    -0.922    CONT/clk_100MHz
    SLICE_X53Y84         FDCE                                         r  CONT/multiplicand2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.466 r  CONT/multiplicand2_reg[0]/Q
                         net (fo=1, routed)           0.826     0.360    CONT/WIN2/Q[0]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[30])
                                                      3.841     4.201 r  CONT/WIN2/result_next0/P[30]
                         net (fo=1, routed)           1.704     5.905    CONT/WIN2/result_next0_n_75
    SLICE_X33Y83         LUT2 (Prop_lut2_I1_O)        0.149     6.054 r  CONT/WIN2/result_pre[30]_i_1__0/O
                         net (fo=1, routed)           0.000     6.054    CONT/WIN2/result_pre[30]_i_1__0_n_0
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.513     8.493    CONT/WIN2/clk_100MHz
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[30]/C
                         clock pessimism              0.487     8.980    
                         clock uncertainty           -0.074     8.906    
    SLICE_X33Y83         FDCE (Setup_fdce_C_D)        0.075     8.981    CONT/WIN2/result_pre_reg[30]
  -------------------------------------------------------------------
                         required time                          8.981    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  2.927    

Slack (MET) :             2.937ns  (required time - arrival time)
  Source:                 CONT/multiplicand2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN2/result_pre_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        6.966ns  (logic 4.451ns (63.895%)  route 2.515ns (36.105%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.618    -0.922    CONT/clk_100MHz
    SLICE_X53Y84         FDCE                                         r  CONT/multiplicand2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.466 r  CONT/multiplicand2_reg[0]/Q
                         net (fo=1, routed)           0.826     0.360    CONT/WIN2/Q[0]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[26])
                                                      3.841     4.201 r  CONT/WIN2/result_next0/P[26]
                         net (fo=1, routed)           1.689     5.890    CONT/WIN2/result_next0_n_79
    SLICE_X33Y83         LUT2 (Prop_lut2_I1_O)        0.154     6.044 r  CONT/WIN2/result_pre[26]_i_1__0/O
                         net (fo=1, routed)           0.000     6.044    CONT/WIN2/result_pre[26]_i_1__0_n_0
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.513     8.493    CONT/WIN2/clk_100MHz
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[26]/C
                         clock pessimism              0.487     8.980    
                         clock uncertainty           -0.074     8.906    
    SLICE_X33Y83         FDCE (Setup_fdce_C_D)        0.075     8.981    CONT/WIN2/result_pre_reg[26]
  -------------------------------------------------------------------
                         required time                          8.981    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  2.937    

Slack (MET) :             2.972ns  (required time - arrival time)
  Source:                 CONT/WIN1/result_pre_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/read_buffer1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        6.628ns  (logic 2.807ns (42.349%)  route 3.821ns (57.651%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.645    -0.895    CONT/WIN1/clk_100MHz
    SLICE_X12Y91         FDCE                                         r  CONT/WIN1/result_pre_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.417 f  CONT/WIN1/result_pre_reg[25]/Q
                         net (fo=7, routed)           0.936     0.519    CONT/WIN1/result[10]
    SLICE_X8Y90          LUT2 (Prop_lut2_I0_O)        0.301     0.820 r  CONT/WIN1/read_buffer04_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.820    CONT/WIN1_n_46
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.353 r  CONT/read_buffer04_carry__0/CO[3]
                         net (fo=28, routed)          0.830     2.183    CONT/read_buffer04
    SLICE_X9Y87          LUT3 (Prop_lut3_I0_O)        0.124     2.307 r  CONT/read_buffer1[4]_i_3/O
                         net (fo=1, routed)           0.524     2.831    CONT/WIN1/result_pre_reg[17]_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.426 r  CONT/WIN1/read_buffer1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.426    CONT/WIN1/read_buffer1_reg[4]_i_2_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.543 r  CONT/WIN1/read_buffer1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.543    CONT/WIN1/read_buffer1_reg[8]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.660 r  CONT/WIN1/read_buffer1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.660    CONT/WIN1/read_buffer1_reg[12]_i_2_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.879 r  CONT/WIN1/read_buffer1_reg[15]_i_4/O[0]
                         net (fo=1, routed)           0.817     4.696    CONT/read_buffer01[13]
    SLICE_X9Y90          LUT4 (Prop_lut4_I0_O)        0.323     5.019 r  CONT/read_buffer1[13]_i_1/O
                         net (fo=2, routed)           0.714     5.734    CONT/read_buffer1[13]_i_1_n_0
    SLICE_X9Y96          FDCE                                         r  CONT/read_buffer1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.524     8.504    CONT/clk_100MHz
    SLICE_X9Y96          FDCE                                         r  CONT/read_buffer1_reg[13]/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.074     8.989    
    SLICE_X9Y96          FDCE (Setup_fdce_C_D)       -0.283     8.706    CONT/read_buffer1_reg[13]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                  2.972    

Slack (MET) :             3.001ns  (required time - arrival time)
  Source:                 CONT/multiplicand2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN2/result_pre_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        6.902ns  (logic 4.447ns (64.434%)  route 2.455ns (35.566%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.618    -0.922    CONT/clk_100MHz
    SLICE_X53Y84         FDCE                                         r  CONT/multiplicand2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.466 r  CONT/multiplicand2_reg[0]/Q
                         net (fo=1, routed)           0.826     0.360    CONT/WIN2/Q[0]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[22])
                                                      3.841     4.201 r  CONT/WIN2/result_next0/P[22]
                         net (fo=1, routed)           1.629     5.830    CONT/WIN2/result_next0_n_83
    SLICE_X33Y83         LUT2 (Prop_lut2_I1_O)        0.150     5.980 r  CONT/WIN2/result_pre[22]_i_1__0/O
                         net (fo=1, routed)           0.000     5.980    CONT/WIN2/result_pre[22]_i_1__0_n_0
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.513     8.493    CONT/WIN2/clk_100MHz
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[22]/C
                         clock pessimism              0.487     8.980    
                         clock uncertainty           -0.074     8.906    
    SLICE_X33Y83         FDCE (Setup_fdce_C_D)        0.075     8.981    CONT/WIN2/result_pre_reg[22]
  -------------------------------------------------------------------
                         required time                          8.981    
                         arrival time                          -5.980    
  -------------------------------------------------------------------
                         slack                                  3.001    

Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 CONT/multiplicand2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN2/result_pre_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        6.802ns  (logic 4.421ns (64.994%)  route 2.381ns (35.006%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.618    -0.922    CONT/clk_100MHz
    SLICE_X53Y84         FDCE                                         r  CONT/multiplicand2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.466 r  CONT/multiplicand2_reg[0]/Q
                         net (fo=1, routed)           0.826     0.360    CONT/WIN2/Q[0]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[27])
                                                      3.841     4.201 r  CONT/WIN2/result_next0/P[27]
                         net (fo=1, routed)           1.555     5.756    CONT/WIN2/result_next0_n_78
    SLICE_X33Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.880 r  CONT/WIN2/result_pre[27]_i_1__0/O
                         net (fo=1, routed)           0.000     5.880    CONT/WIN2/result_pre[27]_i_1__0_n_0
    SLICE_X33Y84         FDCE                                         r  CONT/WIN2/result_pre_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.514     8.494    CONT/WIN2/clk_100MHz
    SLICE_X33Y84         FDCE                                         r  CONT/WIN2/result_pre_reg[27]/C
                         clock pessimism              0.487     8.981    
                         clock uncertainty           -0.074     8.907    
    SLICE_X33Y84         FDCE (Setup_fdce_C_D)        0.031     8.938    CONT/WIN2/result_pre_reg[27]
  -------------------------------------------------------------------
                         required time                          8.938    
                         arrival time                          -5.880    
  -------------------------------------------------------------------
                         slack                                  3.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.332%)  route 0.209ns (59.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.571    -0.593    CONT/clk_100MHz
    SLICE_X9Y85          FDRE                                         r  CONT/memo2_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CONT/memo2_address_reg[1]/Q
                         net (fo=1, routed)           0.209    -0.244    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.886    -0.787    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.074    -0.458    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.275    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.129%)  route 0.210ns (59.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.571    -0.593    CONT/clk_100MHz
    SLICE_X9Y84          FDRE                                         r  CONT/memo2_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CONT/memo2_address_reg[8]/Q
                         net (fo=1, routed)           0.210    -0.242    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.886    -0.787    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.074    -0.458    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.275    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.993%)  route 0.209ns (56.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.571    -0.593    CONT/clk_100MHz
    SLICE_X8Y85          FDRE                                         r  CONT/memo2_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  CONT/memo2_address_reg[3]/Q
                         net (fo=1, routed)           0.209    -0.220    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.886    -0.787    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.074    -0.458    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.275    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 CONT/load_address3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/load_address3_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.568    -0.596    CONT/clk_100MHz
    SLICE_X9Y81          FDCE                                         r  CONT/load_address3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  CONT/load_address3_reg[1]/Q
                         net (fo=13, routed)          0.088    -0.367    CONT/load_address3_reg__0[1]
    SLICE_X8Y81          LUT6 (Prop_lut6_I4_O)        0.045    -0.322 r  CONT/load_address3[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    CONT/load_address3_next[6]
    SLICE_X8Y81          FDCE                                         r  CONT/load_address3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.837    -0.836    CONT/clk_100MHz
    SLICE_X8Y81          FDCE                                         r  CONT/load_address3_reg[6]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X8Y81          FDCE (Hold_fdce_C_D)         0.121    -0.388    CONT/load_address3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 CONT/load_address2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/load_address2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.568    -0.596    CONT/clk_100MHz
    SLICE_X11Y81         FDCE                                         r  CONT/load_address2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  CONT/load_address2_reg[5]/Q
                         net (fo=8, routed)           0.090    -0.365    CONT/load_address2_reg__0[5]
    SLICE_X10Y81         LUT6 (Prop_lut6_I1_O)        0.045    -0.320 r  CONT/load_address2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    CONT/load_address2_next[6]
    SLICE_X10Y81         FDCE                                         r  CONT/load_address2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.837    -0.836    CONT/clk_100MHz
    SLICE_X10Y81         FDCE                                         r  CONT/load_address2_reg[6]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X10Y81         FDCE (Hold_fdce_C_D)         0.120    -0.389    CONT/load_address2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.237%)  route 0.271ns (65.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.571    -0.593    CONT/clk_100MHz
    SLICE_X11Y86         FDRE                                         r  CONT/memo2_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CONT/memo2_address_reg[0]/Q
                         net (fo=1, routed)           0.271    -0.181    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.886    -0.787    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.512    
                         clock uncertainty            0.074    -0.437    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.254    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.017%)  route 0.262ns (64.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.571    -0.593    CONT/clk_100MHz
    SLICE_X9Y84          FDRE                                         r  CONT/memo2_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CONT/memo2_address_reg[6]/Q
                         net (fo=1, routed)           0.262    -0.191    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.886    -0.787    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.074    -0.458    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.275    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.265%)  route 0.270ns (65.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.571    -0.593    CONT/clk_100MHz
    SLICE_X9Y84          FDRE                                         r  CONT/memo2_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CONT/memo2_address_reg[7]/Q
                         net (fo=1, routed)           0.270    -0.182    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.886    -0.787    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.074    -0.458    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.275    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 CONT/start_proc_win1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_pre_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.766%)  route 0.133ns (41.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.574    -0.590    CONT/clk_100MHz
    SLICE_X11Y91         FDCE                                         r  CONT/start_proc_win1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  CONT/start_proc_win1_reg/Q
                         net (fo=17, routed)          0.133    -0.317    CONT/WIN1/start_proc_win
    SLICE_X10Y91         LUT2 (Prop_lut2_I0_O)        0.048    -0.269 r  CONT/WIN1/result_pre[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    CONT/WIN1/result_pre[29]_i_1_n_0
    SLICE_X10Y91         FDCE                                         r  CONT/WIN1/result_pre_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.845    -0.828    CONT/WIN1/clk_100MHz
    SLICE_X10Y91         FDCE                                         r  CONT/WIN1/result_pre_reg[29]/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.074    -0.503    
    SLICE_X10Y91         FDCE (Hold_fdce_C_D)         0.131    -0.372    CONT/WIN1/result_pre_reg[29]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.651%)  route 0.304ns (68.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.570    -0.594    CONT/clk_100MHz
    SLICE_X11Y83         FDRE                                         r  CONT/memo2_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  CONT/memo2_address_reg[2]/Q
                         net (fo=1, routed)           0.304    -0.149    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.886    -0.787    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.512    
                         clock uncertainty            0.074    -0.437    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.254    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.106    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        4.848ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 1.210ns (25.233%)  route 3.585ns (74.767%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.115     1.740    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.864 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     1.864    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I0_O)      0.209     2.073 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.594     2.666    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I5_O)        0.297     2.963 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.877     3.840    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X7Y93          LUT5 (Prop_lut5_I4_O)        0.124     3.964 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.964    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X7Y93          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.603     8.583    CONT/FSM/clk_100MHz
    SLICE_X7Y93          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X7Y93          FDCE (Setup_fdce_C_D)        0.029     8.813    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -3.964    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 1.210ns (27.068%)  route 3.260ns (72.932%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.115     1.740    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.864 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     1.864    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I0_O)      0.209     2.073 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.594     2.666    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I5_O)        0.297     2.963 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.552     3.515    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X8Y94          LUT5 (Prop_lut5_I4_O)        0.124     3.639 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.639    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X8Y94          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.524     8.504    CONT/FSM/clk_100MHz
    SLICE_X8Y94          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.395     8.899    
                         clock uncertainty           -0.194     8.705    
    SLICE_X8Y94          FDCE (Setup_fdce_C_D)        0.081     8.786    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.786    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                  5.147    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 1.210ns (29.470%)  route 2.896ns (70.530%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.115     1.740    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.864 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     1.864    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I0_O)      0.209     2.073 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.594     2.666    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I5_O)        0.297     2.963 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.188     3.151    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X6Y93          LUT5 (Prop_lut5_I4_O)        0.124     3.275 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.275    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X6Y93          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.603     8.583    CONT/FSM/clk_100MHz
    SLICE_X6Y93          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X6Y93          FDCE (Setup_fdce_C_D)        0.077     8.861    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.861    
                         arrival time                          -3.275    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             6.599ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.773ns (25.362%)  route 2.275ns (74.638%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.478    -0.354 f  CONT/SAMP/sc_reg/Q
                         net (fo=24, routed)          2.275     1.921    CONT/SAMP/CLK
    SLICE_X7Y94          LUT6 (Prop_lut6_I5_O)        0.295     2.216 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000     2.216    CONT/SAMP/control_next[2]
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.603     8.583    CONT/SAMP/clk_100MHz
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X7Y94          FDCE (Setup_fdce_C_D)        0.031     8.815    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                          -2.216    
  -------------------------------------------------------------------
                         slack                                  6.599    

Slack (MET) :             6.946ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.773ns (28.625%)  route 1.927ns (71.375%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.478    -0.354 f  CONT/SAMP/sc_reg/Q
                         net (fo=24, routed)          1.927     1.573    CONT/SAMP/CLK
    SLICE_X7Y94          LUT5 (Prop_lut5_I4_O)        0.295     1.868 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     1.868    CONT/SAMP/control_next[1]
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.603     8.583    CONT/SAMP/clk_100MHz
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X7Y94          FDCE (Setup_fdce_C_D)        0.031     8.815    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                          -1.868    
  -------------------------------------------------------------------
                         slack                                  6.946    

Slack (MET) :             6.949ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 0.773ns (28.678%)  route 1.922ns (71.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.478    -0.354 f  CONT/SAMP/sc_reg/Q
                         net (fo=24, routed)          1.922     1.568    CONT/SAMP/CLK
    SLICE_X7Y94          LUT5 (Prop_lut5_I4_O)        0.295     1.863 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     1.863    CONT/SAMP/control_next[0]
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.603     8.583    CONT/SAMP/clk_100MHz
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X7Y94          FDCE (Setup_fdce_C_D)        0.029     8.813    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                  6.949    

Slack (MET) :             7.360ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.580ns (25.364%)  route 1.707ns (74.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.707     1.332    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.456 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     1.456    CONT/enable_shift_next
    SLICE_X7Y94          FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X7Y94          FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X7Y94          FDCE (Setup_fdce_C_D)        0.032     8.816    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -1.456    
  -------------------------------------------------------------------
                         slack                                  7.360    

Slack (MET) :             7.415ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.580ns (26.014%)  route 1.650ns (73.986%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.650     1.274    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y98          LUT3 (Prop_lut3_I0_O)        0.124     1.398 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.398    CONT/SAMP/init_next_i_1_n_0
    SLICE_X7Y98          FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.604     8.584    CONT/SAMP/clk_100MHz
    SLICE_X7Y98          FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.395     8.979    
                         clock uncertainty           -0.194     8.785    
    SLICE_X7Y98          FDRE (Setup_fdre_C_D)        0.029     8.814    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.814    
                         arrival time                          -1.398    
  -------------------------------------------------------------------
                         slack                                  7.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.186ns (21.317%)  route 0.687ns (78.683%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.687     0.261    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y98          LUT3 (Prop_lut3_I0_O)        0.045     0.306 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.306    CONT/SAMP/init_next_i_1_n_0
    SLICE_X7Y98          FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.875    -0.798    CONT/SAMP/clk_100MHz
    SLICE_X7Y98          FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.194    -0.047    
    SLICE_X7Y98          FDRE (Hold_fdre_C_D)         0.091     0.044    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.186ns (19.963%)  route 0.746ns (80.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.746     0.321    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I5_O)        0.045     0.366 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     0.366    CONT/enable_shift_next
    SLICE_X7Y94          FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.874    -0.799    CONT/clk_100MHz
    SLICE_X7Y94          FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X7Y94          FDCE (Hold_fdce_C_D)         0.092     0.044    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.186ns (18.679%)  route 0.810ns (81.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.810     0.385    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y94          LUT5 (Prop_lut5_I2_O)        0.045     0.430 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     0.430    CONT/SAMP/control_next[0]
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.874    -0.799    CONT/SAMP/clk_100MHz
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X7Y94          FDCE (Hold_fdce_C_D)         0.091     0.043    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.186ns (18.660%)  route 0.811ns (81.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.811     0.386    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y94          LUT5 (Prop_lut5_I3_O)        0.045     0.431 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     0.431    CONT/SAMP/control_next[1]
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.874    -0.799    CONT/SAMP/clk_100MHz
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X7Y94          FDCE (Hold_fdce_C_D)         0.092     0.044    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.186ns (16.767%)  route 0.923ns (83.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.923     0.498    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I4_O)        0.045     0.543 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000     0.543    CONT/SAMP/control_next[2]
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.874    -0.799    CONT/SAMP/clk_100MHz
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X7Y94          FDCE (Hold_fdce_C_D)         0.092     0.044    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.401ns (25.658%)  route 1.162ns (74.342%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.888     0.463    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.045     0.508 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     0.508    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I0_O)      0.062     0.570 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.196     0.765    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I5_O)        0.108     0.873 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.079     0.952    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X6Y93          LUT5 (Prop_lut5_I4_O)        0.045     0.997 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.997    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X6Y93          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.874    -0.799    CONT/FSM/clk_100MHz
    SLICE_X6Y93          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X6Y93          FDCE (Hold_fdce_C_D)         0.120     0.072    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             1.148ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.401ns (22.795%)  route 1.358ns (77.205%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.888     0.463    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.045     0.508 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     0.508    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I0_O)      0.062     0.570 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.196     0.765    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I5_O)        0.108     0.873 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.275     1.148    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X8Y94          LUT5 (Prop_lut5_I4_O)        0.045     1.193 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.193    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X8Y94          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.846    -0.827    CONT/FSM/clk_100MHz
    SLICE_X8Y94          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.557    -0.271    
                         clock uncertainty            0.194    -0.076    
    SLICE_X8Y94          FDCE (Hold_fdce_C_D)         0.121     0.045    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.179ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.401ns (22.423%)  route 1.387ns (77.577%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.888     0.463    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.045     0.508 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     0.508    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I0_O)      0.062     0.570 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.196     0.765    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I5_O)        0.108     0.873 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.304     1.177    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X7Y93          LUT5 (Prop_lut5_I4_O)        0.045     1.222 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.222    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X7Y93          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.874    -0.799    CONT/FSM/clk_100MHz
    SLICE_X7Y93          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X7Y93          FDCE (Hold_fdce_C_D)         0.091     0.043    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  1.179    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.362ns  (required time - arrival time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.456ns (21.435%)  route 1.671ns (78.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.725    -0.815    CONT/SAMP/clk_100MHz
    SLICE_X7Y98          FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.671     1.313    CONT/SAMP/init_next
    SLICE_X8Y98          FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.525     8.505    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X8Y98          FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.395     8.900    
                         clock uncertainty           -0.194     8.706    
    SLICE_X8Y98          FDPE (Setup_fdpe_C_D)       -0.031     8.675    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.675    
                         arrival time                          -1.313    
  -------------------------------------------------------------------
                         slack                                  7.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.314%)  route 0.673ns (82.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.604    -0.560    CONT/SAMP/clk_100MHz
    SLICE_X7Y98          FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.673     0.254    CONT/SAMP/init_next
    SLICE_X8Y98          FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.847    -0.826    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X8Y98          FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.557    -0.270    
                         clock uncertainty            0.194    -0.075    
    SLICE_X8Y98          FDPE (Hold_fdpe_C_D)         0.059    -0.016    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.270    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.362ns  (required time - arrival time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.456ns (21.435%)  route 1.671ns (78.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.725    -0.815    CONT/SAMP/clk_100MHz
    SLICE_X7Y98          FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.671     1.313    CONT/SAMP/init_next
    SLICE_X8Y98          FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.525     8.505    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X8Y98          FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.395     8.900    
                         clock uncertainty           -0.194     8.706    
    SLICE_X8Y98          FDPE (Setup_fdpe_C_D)       -0.031     8.675    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.675    
                         arrival time                          -1.313    
  -------------------------------------------------------------------
                         slack                                  7.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.314%)  route 0.673ns (82.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.604    -0.560    CONT/SAMP/clk_100MHz
    SLICE_X7Y98          FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.673     0.254    CONT/SAMP/init_next
    SLICE_X8Y98          FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.847    -0.826    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X8Y98          FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.557    -0.270    
                         clock uncertainty            0.194    -0.075    
    SLICE_X8Y98          FDPE (Hold_fdpe_C_D)         0.059    -0.016    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.270    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.213ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 1.068ns (38.584%)  route 1.700ns (61.416%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/mc_reg/Q
                         net (fo=11, routed)          0.866     0.453    CONT/SAMP/count_reg[1]_0
    SLICE_X6Y107         LUT2 (Prop_lut2_I0_O)        0.321     0.774 r  CONT/SAMP/count[6]_i_2/O
                         net (fo=1, routed)           0.834     1.608    CONT/SAMP/count[6]_i_2_n_0
    SLICE_X6Y106         LUT6 (Prop_lut6_I3_O)        0.328     1.936 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.936    CONT/SAMP/plusOp[6]
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.580     9.146    
                         clock uncertainty           -0.074     9.071    
    SLICE_X6Y106         FDCE (Setup_fdce_C_D)        0.077     9.148    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -1.936    
  -------------------------------------------------------------------
                         slack                                  7.213    

Slack (MET) :             7.476ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.455ns  (logic 0.766ns (31.206%)  route 1.689ns (68.794%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=7, routed)           0.881     0.565    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X6Y106         LUT6 (Prop_lut6_I1_O)        0.124     0.689 r  CONT/SAMP/count[9]_i_3/O
                         net (fo=3, routed)           0.808     1.498    CONT/SAMP/count[9]_i_3_n_0
    SLICE_X5Y106         LUT4 (Prop_lut4_I2_O)        0.124     1.622 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.622    CONT/SAMP/plusOp[7]
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.577     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X5Y106         FDCE (Setup_fdce_C_D)        0.029     9.097    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                          -1.622    
  -------------------------------------------------------------------
                         slack                                  7.476    

Slack (MET) :             7.476ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.766ns (31.181%)  route 1.691ns (68.819%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=7, routed)           0.881     0.565    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X6Y106         LUT6 (Prop_lut6_I1_O)        0.124     0.689 r  CONT/SAMP/count[9]_i_3/O
                         net (fo=3, routed)           0.810     1.500    CONT/SAMP/count[9]_i_3_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I3_O)        0.124     1.624 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.624    CONT/SAMP/plusOp[9]
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.577     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X5Y106         FDCE (Setup_fdce_C_D)        0.031     9.099    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                          -1.624    
  -------------------------------------------------------------------
                         slack                                  7.476    

Slack (MET) :             7.494ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 0.794ns (31.982%)  route 1.689ns (68.018%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=7, routed)           0.881     0.565    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X6Y106         LUT6 (Prop_lut6_I1_O)        0.124     0.689 r  CONT/SAMP/count[9]_i_3/O
                         net (fo=3, routed)           0.808     1.498    CONT/SAMP/count[9]_i_3_n_0
    SLICE_X5Y106         LUT5 (Prop_lut5_I3_O)        0.152     1.650 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.650    CONT/SAMP/plusOp[8]
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.577     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X5Y106         FDCE (Setup_fdce_C_D)        0.075     9.143    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.143    
                         arrival time                          -1.650    
  -------------------------------------------------------------------
                         slack                                  7.494    

Slack (MET) :             7.676ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.580ns (26.873%)  route 1.578ns (73.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.866     0.490    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X5Y106         LUT1 (Prop_lut1_I0_O)        0.124     0.614 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.712     1.326    CONT/SAMP/p_0_in
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
                         clock pessimism              0.577     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X5Y102         FDCE (Setup_fdce_C_D)       -0.067     9.002    CONT/SAMP/lr_reg
  -------------------------------------------------------------------
                         required time                          9.002    
                         arrival time                          -1.326    
  -------------------------------------------------------------------
                         slack                                  7.676    

Slack (MET) :             7.960ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.580ns (30.901%)  route 1.297ns (69.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.866     0.490    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X5Y106         LUT1 (Prop_lut1_I0_O)        0.124     0.614 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.430     1.045    CONT/SAMP/p_0_in
    SLICE_X4Y106         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X4Y106         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica/C
                         clock pessimism              0.580     9.146    
                         clock uncertainty           -0.074     9.071    
    SLICE_X4Y106         FDCE (Setup_fdce_C_D)       -0.067     9.004    CONT/SAMP/lr_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.004    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                  7.960    

Slack (MET) :             8.038ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.580ns (31.766%)  route 1.246ns (68.234%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.866     0.490    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X5Y106         LUT1 (Prop_lut1_I0_O)        0.124     0.614 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.379     0.994    CONT/SAMP/p_0_in
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/C
                         clock pessimism              0.602     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X5Y106         FDCE (Setup_fdce_C_D)       -0.062     9.031    CONT/SAMP/lr_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          9.031    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                  8.038    

Slack (MET) :             8.273ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.718ns (42.635%)  route 0.966ns (57.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/mc_reg/Q
                         net (fo=11, routed)          0.966     0.553    CONT/SAMP/count_reg[1]_0
    SLICE_X7Y106         LUT4 (Prop_lut4_I2_O)        0.299     0.852 r  CONT/SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.852    CONT/SAMP/plusOp[3]
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/C
                         clock pessimism              0.602     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X7Y106         FDCE (Setup_fdce_C_D)        0.031     9.124    CONT/SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  8.273    

Slack (MET) :             8.289ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.746ns (43.573%)  route 0.966ns (56.427%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/mc_reg/Q
                         net (fo=11, routed)          0.966     0.553    CONT/SAMP/count_reg[1]_0
    SLICE_X7Y106         LUT5 (Prop_lut5_I2_O)        0.327     0.880 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.880    CONT/SAMP/plusOp[4]
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.602     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X7Y106         FDCE (Setup_fdce_C_D)        0.075     9.168    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                          -0.880    
  -------------------------------------------------------------------
                         slack                                  8.289    

Slack (MET) :             8.313ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.718ns (43.751%)  route 0.923ns (56.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/mc_reg/Q
                         net (fo=11, routed)          0.923     0.510    CONT/SAMP/count_reg[1]_0
    SLICE_X7Y106         LUT2 (Prop_lut2_I1_O)        0.299     0.809 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.809    CONT/SAMP/plusOp[1]
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.602     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X7Y106         FDCE (Setup_fdce_C_D)        0.029     9.122    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                  8.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.649%)  route 0.069ns (23.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.439 r  CONT/SAMP/count_reg[8]/Q
                         net (fo=2, routed)           0.069    -0.370    CONT/SAMP/count_reg_n_0_[8]
    SLICE_X5Y106         LUT6 (Prop_lut6_I5_O)        0.099    -0.271 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    CONT/SAMP/plusOp[9]
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.805    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.238    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X5Y106         FDCE (Hold_fdce_C_D)         0.092    -0.401    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.779%)  route 0.166ns (47.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=8, routed)           0.166    -0.260    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X6Y107         LUT3 (Prop_lut3_I1_O)        0.045    -0.215 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    CONT/SAMP/plusOp[2]
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.866    -0.806    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X6Y107         FDCE (Hold_fdce_C_D)         0.120    -0.358    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.409%)  route 0.149ns (41.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  CONT/SAMP/count_reg[5]/Q
                         net (fo=4, routed)           0.149    -0.254    CONT/SAMP/count_reg_n_0_[5]
    SLICE_X6Y106         LUT6 (Prop_lut6_I0_O)        0.045    -0.209 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    CONT/SAMP/plusOp[5]
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.805    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.238    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X6Y106         FDCE (Hold_fdce_C_D)         0.121    -0.372    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.084%)  route 0.151ns (41.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  CONT/SAMP/count_reg[5]/Q
                         net (fo=4, routed)           0.151    -0.252    CONT/SAMP/count_reg_n_0_[5]
    SLICE_X6Y106         LUT6 (Prop_lut6_I5_O)        0.045    -0.207 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    CONT/SAMP/plusOp[6]
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.805    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.238    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X6Y106         FDCE (Hold_fdce_C_D)         0.120    -0.373    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.350%)  route 0.184ns (56.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=9, routed)           0.184    -0.242    CONT/SAMP/sc_next
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/sc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.805    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/sc_reg/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.074    -0.480    
    SLICE_X6Y106         FDCE (Hold_fdce_C_D)         0.060    -0.420    CONT/SAMP/sc_reg
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.735%)  route 0.233ns (62.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=9, routed)           0.233    -0.194    CONT/SAMP/sc_next
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/C
                         clock pessimism              0.275    -0.528    
                         clock uncertainty            0.074    -0.454    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.070    -0.384    CONT/SAMP/sc_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=8, routed)           0.180    -0.246    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X7Y106         LUT2 (Prop_lut2_I0_O)        0.045    -0.201 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    CONT/SAMP/plusOp[1]
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.805    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.238    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X7Y106         FDCE (Hold_fdce_C_D)         0.091    -0.402    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.210ns (51.180%)  route 0.200ns (48.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.200    -0.203    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X5Y106         LUT5 (Prop_lut5_I2_O)        0.046    -0.157 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    CONT/SAMP/plusOp[8]
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.805    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X5Y106         FDCE (Hold_fdce_C_D)         0.107    -0.370    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.190ns (47.351%)  route 0.211ns (52.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=9, routed)           0.211    -0.215    CONT/SAMP/sc_next
    SLICE_X7Y106         LUT5 (Prop_lut5_I4_O)        0.049    -0.166 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    CONT/SAMP/plusOp[4]
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.805    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.238    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X7Y106         FDCE (Hold_fdce_C_D)         0.107    -0.386    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.061%)  route 0.200ns (48.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.200    -0.203    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X5Y106         LUT4 (Prop_lut4_I3_O)        0.045    -0.158 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    CONT/SAMP/plusOp[7]
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.805    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X5Y106         FDCE (Hold_fdce_C_D)         0.091    -0.386    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.228    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        2.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.881ns  (required time - arrival time)
  Source:                 CONT/multiplicand2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN2/result_pre_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 4.421ns (63.378%)  route 2.555ns (36.622%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.618    -0.922    CONT/clk_100MHz
    SLICE_X53Y84         FDCE                                         r  CONT/multiplicand2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.466 r  CONT/multiplicand2_reg[0]/Q
                         net (fo=1, routed)           0.826     0.360    CONT/WIN2/Q[0]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[21])
                                                      3.841     4.201 r  CONT/WIN2/result_next0/P[21]
                         net (fo=1, routed)           1.729     5.930    CONT/WIN2/result_next0_n_84
    SLICE_X33Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.054 r  CONT/WIN2/result_pre[21]_i_1__0/O
                         net (fo=1, routed)           0.000     6.054    CONT/WIN2/result_pre[21]_i_1__0_n_0
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.513     8.493    CONT/WIN2/clk_100MHz
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[21]/C
                         clock pessimism              0.487     8.980    
                         clock uncertainty           -0.074     8.906    
    SLICE_X33Y83         FDCE (Setup_fdce_C_D)        0.029     8.935    CONT/WIN2/result_pre_reg[21]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  2.881    

Slack (MET) :             2.882ns  (required time - arrival time)
  Source:                 CONT/WIN1/result_pre_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/read_buffer0_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 2.807ns (41.555%)  route 3.948ns (58.445%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.645    -0.895    CONT/WIN1/clk_100MHz
    SLICE_X12Y91         FDCE                                         r  CONT/WIN1/result_pre_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.417 f  CONT/WIN1/result_pre_reg[25]/Q
                         net (fo=7, routed)           0.936     0.519    CONT/WIN1/result[10]
    SLICE_X8Y90          LUT2 (Prop_lut2_I0_O)        0.301     0.820 r  CONT/WIN1/read_buffer04_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.820    CONT/WIN1_n_46
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.353 r  CONT/read_buffer04_carry__0/CO[3]
                         net (fo=28, routed)          0.830     2.183    CONT/read_buffer04
    SLICE_X9Y87          LUT3 (Prop_lut3_I0_O)        0.124     2.307 r  CONT/read_buffer1[4]_i_3/O
                         net (fo=1, routed)           0.524     2.831    CONT/WIN1/result_pre_reg[17]_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.426 r  CONT/WIN1/read_buffer1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.426    CONT/WIN1/read_buffer1_reg[4]_i_2_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.543 r  CONT/WIN1/read_buffer1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.543    CONT/WIN1/read_buffer1_reg[8]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.660 r  CONT/WIN1/read_buffer1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.660    CONT/WIN1/read_buffer1_reg[12]_i_2_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.879 r  CONT/WIN1/read_buffer1_reg[15]_i_4/O[0]
                         net (fo=1, routed)           0.817     4.696    CONT/read_buffer01[13]
    SLICE_X9Y90          LUT4 (Prop_lut4_I0_O)        0.323     5.019 r  CONT/read_buffer1[13]_i_1/O
                         net (fo=2, routed)           0.841     5.860    CONT/read_buffer1[13]_i_1_n_0
    SLICE_X8Y96          FDCE                                         r  CONT/read_buffer0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.524     8.504    CONT/clk_100MHz
    SLICE_X8Y96          FDCE                                         r  CONT/read_buffer0_reg[13]/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.074     8.989    
    SLICE_X8Y96          FDCE (Setup_fdce_C_D)       -0.247     8.742    CONT/read_buffer0_reg[13]
  -------------------------------------------------------------------
                         required time                          8.742    
                         arrival time                          -5.860    
  -------------------------------------------------------------------
                         slack                                  2.882    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 CONT/multiplicand2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN2/result_pre_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        6.948ns  (logic 4.421ns (63.629%)  route 2.527ns (36.371%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.618    -0.922    CONT/clk_100MHz
    SLICE_X53Y84         FDCE                                         r  CONT/multiplicand2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.466 r  CONT/multiplicand2_reg[0]/Q
                         net (fo=1, routed)           0.826     0.360    CONT/WIN2/Q[0]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[25])
                                                      3.841     4.201 r  CONT/WIN2/result_next0/P[25]
                         net (fo=1, routed)           1.701     5.902    CONT/WIN2/result_next0_n_80
    SLICE_X33Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.026 r  CONT/WIN2/result_pre[25]_i_1__0/O
                         net (fo=1, routed)           0.000     6.026    CONT/WIN2/result_pre[25]_i_1__0_n_0
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.513     8.493    CONT/WIN2/clk_100MHz
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[25]/C
                         clock pessimism              0.487     8.980    
                         clock uncertainty           -0.074     8.906    
    SLICE_X33Y83         FDCE (Setup_fdce_C_D)        0.031     8.937    CONT/WIN2/result_pre_reg[25]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  2.911    

Slack (MET) :             2.918ns  (required time - arrival time)
  Source:                 CONT/multiplicand2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN2/result_pre_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        6.939ns  (logic 4.421ns (63.709%)  route 2.518ns (36.291%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.618    -0.922    CONT/clk_100MHz
    SLICE_X53Y84         FDCE                                         r  CONT/multiplicand2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.466 r  CONT/multiplicand2_reg[0]/Q
                         net (fo=1, routed)           0.826     0.360    CONT/WIN2/Q[0]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      3.841     4.201 r  CONT/WIN2/result_next0/P[15]
                         net (fo=1, routed)           1.692     5.894    CONT/WIN2/result_next0_n_90
    SLICE_X33Y84         LUT2 (Prop_lut2_I1_O)        0.124     6.018 r  CONT/WIN2/result_pre[15]_i_1__0/O
                         net (fo=1, routed)           0.000     6.018    CONT/WIN2/result_pre[15]_i_1__0_n_0
    SLICE_X33Y84         FDCE                                         r  CONT/WIN2/result_pre_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.514     8.494    CONT/WIN2/clk_100MHz
    SLICE_X33Y84         FDCE                                         r  CONT/WIN2/result_pre_reg[15]/C
                         clock pessimism              0.487     8.981    
                         clock uncertainty           -0.074     8.907    
    SLICE_X33Y84         FDCE (Setup_fdce_C_D)        0.029     8.936    CONT/WIN2/result_pre_reg[15]
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                  2.918    

Slack (MET) :             2.919ns  (required time - arrival time)
  Source:                 CONT/multiplicand2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN2/result_pre_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        6.940ns  (logic 4.421ns (63.700%)  route 2.519ns (36.300%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.618    -0.922    CONT/clk_100MHz
    SLICE_X53Y84         FDCE                                         r  CONT/multiplicand2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.466 r  CONT/multiplicand2_reg[0]/Q
                         net (fo=1, routed)           0.826     0.360    CONT/WIN2/Q[0]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[29])
                                                      3.841     4.201 r  CONT/WIN2/result_next0/P[29]
                         net (fo=1, routed)           1.693     5.895    CONT/WIN2/result_next0_n_76
    SLICE_X33Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.019 r  CONT/WIN2/result_pre[29]_i_1__0/O
                         net (fo=1, routed)           0.000     6.019    CONT/WIN2/result_pre[29]_i_1__0_n_0
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.513     8.493    CONT/WIN2/clk_100MHz
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[29]/C
                         clock pessimism              0.487     8.980    
                         clock uncertainty           -0.074     8.906    
    SLICE_X33Y83         FDCE (Setup_fdce_C_D)        0.032     8.938    CONT/WIN2/result_pre_reg[29]
  -------------------------------------------------------------------
                         required time                          8.938    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.927ns  (required time - arrival time)
  Source:                 CONT/multiplicand2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN2/result_pre_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 4.446ns (63.735%)  route 2.530ns (36.265%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.618    -0.922    CONT/clk_100MHz
    SLICE_X53Y84         FDCE                                         r  CONT/multiplicand2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.466 r  CONT/multiplicand2_reg[0]/Q
                         net (fo=1, routed)           0.826     0.360    CONT/WIN2/Q[0]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[30])
                                                      3.841     4.201 r  CONT/WIN2/result_next0/P[30]
                         net (fo=1, routed)           1.704     5.905    CONT/WIN2/result_next0_n_75
    SLICE_X33Y83         LUT2 (Prop_lut2_I1_O)        0.149     6.054 r  CONT/WIN2/result_pre[30]_i_1__0/O
                         net (fo=1, routed)           0.000     6.054    CONT/WIN2/result_pre[30]_i_1__0_n_0
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.513     8.493    CONT/WIN2/clk_100MHz
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[30]/C
                         clock pessimism              0.487     8.980    
                         clock uncertainty           -0.074     8.906    
    SLICE_X33Y83         FDCE (Setup_fdce_C_D)        0.075     8.981    CONT/WIN2/result_pre_reg[30]
  -------------------------------------------------------------------
                         required time                          8.981    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  2.927    

Slack (MET) :             2.937ns  (required time - arrival time)
  Source:                 CONT/multiplicand2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN2/result_pre_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        6.966ns  (logic 4.451ns (63.895%)  route 2.515ns (36.105%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.618    -0.922    CONT/clk_100MHz
    SLICE_X53Y84         FDCE                                         r  CONT/multiplicand2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.466 r  CONT/multiplicand2_reg[0]/Q
                         net (fo=1, routed)           0.826     0.360    CONT/WIN2/Q[0]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[26])
                                                      3.841     4.201 r  CONT/WIN2/result_next0/P[26]
                         net (fo=1, routed)           1.689     5.890    CONT/WIN2/result_next0_n_79
    SLICE_X33Y83         LUT2 (Prop_lut2_I1_O)        0.154     6.044 r  CONT/WIN2/result_pre[26]_i_1__0/O
                         net (fo=1, routed)           0.000     6.044    CONT/WIN2/result_pre[26]_i_1__0_n_0
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.513     8.493    CONT/WIN2/clk_100MHz
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[26]/C
                         clock pessimism              0.487     8.980    
                         clock uncertainty           -0.074     8.906    
    SLICE_X33Y83         FDCE (Setup_fdce_C_D)        0.075     8.981    CONT/WIN2/result_pre_reg[26]
  -------------------------------------------------------------------
                         required time                          8.981    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  2.937    

Slack (MET) :             2.972ns  (required time - arrival time)
  Source:                 CONT/WIN1/result_pre_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/read_buffer1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        6.628ns  (logic 2.807ns (42.349%)  route 3.821ns (57.651%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.645    -0.895    CONT/WIN1/clk_100MHz
    SLICE_X12Y91         FDCE                                         r  CONT/WIN1/result_pre_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.417 f  CONT/WIN1/result_pre_reg[25]/Q
                         net (fo=7, routed)           0.936     0.519    CONT/WIN1/result[10]
    SLICE_X8Y90          LUT2 (Prop_lut2_I0_O)        0.301     0.820 r  CONT/WIN1/read_buffer04_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.820    CONT/WIN1_n_46
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.353 r  CONT/read_buffer04_carry__0/CO[3]
                         net (fo=28, routed)          0.830     2.183    CONT/read_buffer04
    SLICE_X9Y87          LUT3 (Prop_lut3_I0_O)        0.124     2.307 r  CONT/read_buffer1[4]_i_3/O
                         net (fo=1, routed)           0.524     2.831    CONT/WIN1/result_pre_reg[17]_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.426 r  CONT/WIN1/read_buffer1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.426    CONT/WIN1/read_buffer1_reg[4]_i_2_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.543 r  CONT/WIN1/read_buffer1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.543    CONT/WIN1/read_buffer1_reg[8]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.660 r  CONT/WIN1/read_buffer1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.660    CONT/WIN1/read_buffer1_reg[12]_i_2_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.879 r  CONT/WIN1/read_buffer1_reg[15]_i_4/O[0]
                         net (fo=1, routed)           0.817     4.696    CONT/read_buffer01[13]
    SLICE_X9Y90          LUT4 (Prop_lut4_I0_O)        0.323     5.019 r  CONT/read_buffer1[13]_i_1/O
                         net (fo=2, routed)           0.714     5.734    CONT/read_buffer1[13]_i_1_n_0
    SLICE_X9Y96          FDCE                                         r  CONT/read_buffer1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.524     8.504    CONT/clk_100MHz
    SLICE_X9Y96          FDCE                                         r  CONT/read_buffer1_reg[13]/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.074     8.989    
    SLICE_X9Y96          FDCE (Setup_fdce_C_D)       -0.283     8.706    CONT/read_buffer1_reg[13]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                  2.972    

Slack (MET) :             3.001ns  (required time - arrival time)
  Source:                 CONT/multiplicand2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN2/result_pre_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        6.902ns  (logic 4.447ns (64.434%)  route 2.455ns (35.566%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.618    -0.922    CONT/clk_100MHz
    SLICE_X53Y84         FDCE                                         r  CONT/multiplicand2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.466 r  CONT/multiplicand2_reg[0]/Q
                         net (fo=1, routed)           0.826     0.360    CONT/WIN2/Q[0]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[22])
                                                      3.841     4.201 r  CONT/WIN2/result_next0/P[22]
                         net (fo=1, routed)           1.629     5.830    CONT/WIN2/result_next0_n_83
    SLICE_X33Y83         LUT2 (Prop_lut2_I1_O)        0.150     5.980 r  CONT/WIN2/result_pre[22]_i_1__0/O
                         net (fo=1, routed)           0.000     5.980    CONT/WIN2/result_pre[22]_i_1__0_n_0
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.513     8.493    CONT/WIN2/clk_100MHz
    SLICE_X33Y83         FDCE                                         r  CONT/WIN2/result_pre_reg[22]/C
                         clock pessimism              0.487     8.980    
                         clock uncertainty           -0.074     8.906    
    SLICE_X33Y83         FDCE (Setup_fdce_C_D)        0.075     8.981    CONT/WIN2/result_pre_reg[22]
  -------------------------------------------------------------------
                         required time                          8.981    
                         arrival time                          -5.980    
  -------------------------------------------------------------------
                         slack                                  3.001    

Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 CONT/multiplicand2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN2/result_pre_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        6.802ns  (logic 4.421ns (64.994%)  route 2.381ns (35.006%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.618    -0.922    CONT/clk_100MHz
    SLICE_X53Y84         FDCE                                         r  CONT/multiplicand2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.466 r  CONT/multiplicand2_reg[0]/Q
                         net (fo=1, routed)           0.826     0.360    CONT/WIN2/Q[0]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[0]_P[27])
                                                      3.841     4.201 r  CONT/WIN2/result_next0/P[27]
                         net (fo=1, routed)           1.555     5.756    CONT/WIN2/result_next0_n_78
    SLICE_X33Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.880 r  CONT/WIN2/result_pre[27]_i_1__0/O
                         net (fo=1, routed)           0.000     5.880    CONT/WIN2/result_pre[27]_i_1__0_n_0
    SLICE_X33Y84         FDCE                                         r  CONT/WIN2/result_pre_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.514     8.494    CONT/WIN2/clk_100MHz
    SLICE_X33Y84         FDCE                                         r  CONT/WIN2/result_pre_reg[27]/C
                         clock pessimism              0.487     8.981    
                         clock uncertainty           -0.074     8.907    
    SLICE_X33Y84         FDCE (Setup_fdce_C_D)        0.031     8.938    CONT/WIN2/result_pre_reg[27]
  -------------------------------------------------------------------
                         required time                          8.938    
                         arrival time                          -5.880    
  -------------------------------------------------------------------
                         slack                                  3.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.332%)  route 0.209ns (59.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.571    -0.593    CONT/clk_100MHz
    SLICE_X9Y85          FDRE                                         r  CONT/memo2_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CONT/memo2_address_reg[1]/Q
                         net (fo=1, routed)           0.209    -0.244    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.886    -0.787    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.074    -0.458    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.275    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.129%)  route 0.210ns (59.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.571    -0.593    CONT/clk_100MHz
    SLICE_X9Y84          FDRE                                         r  CONT/memo2_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CONT/memo2_address_reg[8]/Q
                         net (fo=1, routed)           0.210    -0.242    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.886    -0.787    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.074    -0.458    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.275    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.993%)  route 0.209ns (56.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.571    -0.593    CONT/clk_100MHz
    SLICE_X8Y85          FDRE                                         r  CONT/memo2_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  CONT/memo2_address_reg[3]/Q
                         net (fo=1, routed)           0.209    -0.220    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.886    -0.787    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.074    -0.458    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.275    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 CONT/load_address3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/load_address3_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.568    -0.596    CONT/clk_100MHz
    SLICE_X9Y81          FDCE                                         r  CONT/load_address3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  CONT/load_address3_reg[1]/Q
                         net (fo=13, routed)          0.088    -0.367    CONT/load_address3_reg__0[1]
    SLICE_X8Y81          LUT6 (Prop_lut6_I4_O)        0.045    -0.322 r  CONT/load_address3[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    CONT/load_address3_next[6]
    SLICE_X8Y81          FDCE                                         r  CONT/load_address3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.837    -0.836    CONT/clk_100MHz
    SLICE_X8Y81          FDCE                                         r  CONT/load_address3_reg[6]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X8Y81          FDCE (Hold_fdce_C_D)         0.121    -0.388    CONT/load_address3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 CONT/load_address2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/load_address2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.568    -0.596    CONT/clk_100MHz
    SLICE_X11Y81         FDCE                                         r  CONT/load_address2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  CONT/load_address2_reg[5]/Q
                         net (fo=8, routed)           0.090    -0.365    CONT/load_address2_reg__0[5]
    SLICE_X10Y81         LUT6 (Prop_lut6_I1_O)        0.045    -0.320 r  CONT/load_address2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    CONT/load_address2_next[6]
    SLICE_X10Y81         FDCE                                         r  CONT/load_address2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.837    -0.836    CONT/clk_100MHz
    SLICE_X10Y81         FDCE                                         r  CONT/load_address2_reg[6]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X10Y81         FDCE (Hold_fdce_C_D)         0.120    -0.389    CONT/load_address2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.237%)  route 0.271ns (65.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.571    -0.593    CONT/clk_100MHz
    SLICE_X11Y86         FDRE                                         r  CONT/memo2_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CONT/memo2_address_reg[0]/Q
                         net (fo=1, routed)           0.271    -0.181    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.886    -0.787    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.512    
                         clock uncertainty            0.074    -0.437    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.254    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.017%)  route 0.262ns (64.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.571    -0.593    CONT/clk_100MHz
    SLICE_X9Y84          FDRE                                         r  CONT/memo2_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CONT/memo2_address_reg[6]/Q
                         net (fo=1, routed)           0.262    -0.191    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.886    -0.787    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.074    -0.458    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.275    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.265%)  route 0.270ns (65.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.571    -0.593    CONT/clk_100MHz
    SLICE_X9Y84          FDRE                                         r  CONT/memo2_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CONT/memo2_address_reg[7]/Q
                         net (fo=1, routed)           0.270    -0.182    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.886    -0.787    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.074    -0.458    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.275    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 CONT/start_proc_win1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/WIN1/result_pre_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.766%)  route 0.133ns (41.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.574    -0.590    CONT/clk_100MHz
    SLICE_X11Y91         FDCE                                         r  CONT/start_proc_win1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  CONT/start_proc_win1_reg/Q
                         net (fo=17, routed)          0.133    -0.317    CONT/WIN1/start_proc_win
    SLICE_X10Y91         LUT2 (Prop_lut2_I0_O)        0.048    -0.269 r  CONT/WIN1/result_pre[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    CONT/WIN1/result_pre[29]_i_1_n_0
    SLICE_X10Y91         FDCE                                         r  CONT/WIN1/result_pre_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.845    -0.828    CONT/WIN1/clk_100MHz
    SLICE_X10Y91         FDCE                                         r  CONT/WIN1/result_pre_reg[29]/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.074    -0.503    
    SLICE_X10Y91         FDCE (Hold_fdce_C_D)         0.131    -0.372    CONT/WIN1/result_pre_reg[29]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 CONT/memo2_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.651%)  route 0.304ns (68.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.570    -0.594    CONT/clk_100MHz
    SLICE_X11Y83         FDRE                                         r  CONT/memo2_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  CONT/memo2_address_reg[2]/Q
                         net (fo=1, routed)           0.304    -0.149    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.886    -0.787    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.512    
                         clock uncertainty            0.074    -0.437    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.254    CONT/IN_MEMO/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.106    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        4.848ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 1.210ns (25.233%)  route 3.585ns (74.767%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.115     1.740    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.864 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     1.864    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I0_O)      0.209     2.073 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.594     2.666    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I5_O)        0.297     2.963 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.877     3.840    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X7Y93          LUT5 (Prop_lut5_I4_O)        0.124     3.964 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.964    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X7Y93          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.603     8.583    CONT/FSM/clk_100MHz
    SLICE_X7Y93          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X7Y93          FDCE (Setup_fdce_C_D)        0.029     8.813    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -3.964    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 1.210ns (27.068%)  route 3.260ns (72.932%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.115     1.740    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.864 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     1.864    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I0_O)      0.209     2.073 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.594     2.666    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I5_O)        0.297     2.963 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.552     3.515    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X8Y94          LUT5 (Prop_lut5_I4_O)        0.124     3.639 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.639    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X8Y94          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.524     8.504    CONT/FSM/clk_100MHz
    SLICE_X8Y94          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.395     8.899    
                         clock uncertainty           -0.194     8.705    
    SLICE_X8Y94          FDCE (Setup_fdce_C_D)        0.081     8.786    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.786    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                  5.147    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 1.210ns (29.470%)  route 2.896ns (70.530%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.115     1.740    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.864 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     1.864    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I0_O)      0.209     2.073 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.594     2.666    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I5_O)        0.297     2.963 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.188     3.151    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X6Y93          LUT5 (Prop_lut5_I4_O)        0.124     3.275 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.275    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X6Y93          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.603     8.583    CONT/FSM/clk_100MHz
    SLICE_X6Y93          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X6Y93          FDCE (Setup_fdce_C_D)        0.077     8.861    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.861    
                         arrival time                          -3.275    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             6.599ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.773ns (25.362%)  route 2.275ns (74.638%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.478    -0.354 f  CONT/SAMP/sc_reg/Q
                         net (fo=24, routed)          2.275     1.921    CONT/SAMP/CLK
    SLICE_X7Y94          LUT6 (Prop_lut6_I5_O)        0.295     2.216 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000     2.216    CONT/SAMP/control_next[2]
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.603     8.583    CONT/SAMP/clk_100MHz
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X7Y94          FDCE (Setup_fdce_C_D)        0.031     8.815    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                          -2.216    
  -------------------------------------------------------------------
                         slack                                  6.599    

Slack (MET) :             6.946ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.773ns (28.625%)  route 1.927ns (71.375%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.478    -0.354 f  CONT/SAMP/sc_reg/Q
                         net (fo=24, routed)          1.927     1.573    CONT/SAMP/CLK
    SLICE_X7Y94          LUT5 (Prop_lut5_I4_O)        0.295     1.868 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     1.868    CONT/SAMP/control_next[1]
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.603     8.583    CONT/SAMP/clk_100MHz
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X7Y94          FDCE (Setup_fdce_C_D)        0.031     8.815    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                          -1.868    
  -------------------------------------------------------------------
                         slack                                  6.946    

Slack (MET) :             6.949ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 0.773ns (28.678%)  route 1.922ns (71.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.478    -0.354 f  CONT/SAMP/sc_reg/Q
                         net (fo=24, routed)          1.922     1.568    CONT/SAMP/CLK
    SLICE_X7Y94          LUT5 (Prop_lut5_I4_O)        0.295     1.863 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     1.863    CONT/SAMP/control_next[0]
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.603     8.583    CONT/SAMP/clk_100MHz
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X7Y94          FDCE (Setup_fdce_C_D)        0.029     8.813    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                  6.949    

Slack (MET) :             7.360ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.580ns (25.364%)  route 1.707ns (74.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.707     1.332    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.456 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     1.456    CONT/enable_shift_next
    SLICE_X7Y94          FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X7Y94          FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X7Y94          FDCE (Setup_fdce_C_D)        0.032     8.816    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -1.456    
  -------------------------------------------------------------------
                         slack                                  7.360    

Slack (MET) :             7.415ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.580ns (26.014%)  route 1.650ns (73.986%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.650     1.274    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y98          LUT3 (Prop_lut3_I0_O)        0.124     1.398 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.398    CONT/SAMP/init_next_i_1_n_0
    SLICE_X7Y98          FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.604     8.584    CONT/SAMP/clk_100MHz
    SLICE_X7Y98          FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.395     8.979    
                         clock uncertainty           -0.194     8.785    
    SLICE_X7Y98          FDRE (Setup_fdre_C_D)        0.029     8.814    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.814    
                         arrival time                          -1.398    
  -------------------------------------------------------------------
                         slack                                  7.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.186ns (21.317%)  route 0.687ns (78.683%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.687     0.261    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y98          LUT3 (Prop_lut3_I0_O)        0.045     0.306 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.306    CONT/SAMP/init_next_i_1_n_0
    SLICE_X7Y98          FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.875    -0.798    CONT/SAMP/clk_100MHz
    SLICE_X7Y98          FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.194    -0.047    
    SLICE_X7Y98          FDRE (Hold_fdre_C_D)         0.091     0.044    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.186ns (19.963%)  route 0.746ns (80.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.746     0.321    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I5_O)        0.045     0.366 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     0.366    CONT/enable_shift_next
    SLICE_X7Y94          FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.874    -0.799    CONT/clk_100MHz
    SLICE_X7Y94          FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X7Y94          FDCE (Hold_fdce_C_D)         0.092     0.044    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.186ns (18.679%)  route 0.810ns (81.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.810     0.385    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y94          LUT5 (Prop_lut5_I2_O)        0.045     0.430 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     0.430    CONT/SAMP/control_next[0]
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.874    -0.799    CONT/SAMP/clk_100MHz
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X7Y94          FDCE (Hold_fdce_C_D)         0.091     0.043    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.186ns (18.660%)  route 0.811ns (81.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.811     0.386    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y94          LUT5 (Prop_lut5_I3_O)        0.045     0.431 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     0.431    CONT/SAMP/control_next[1]
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.874    -0.799    CONT/SAMP/clk_100MHz
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X7Y94          FDCE (Hold_fdce_C_D)         0.092     0.044    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.186ns (16.767%)  route 0.923ns (83.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.923     0.498    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I4_O)        0.045     0.543 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000     0.543    CONT/SAMP/control_next[2]
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.874    -0.799    CONT/SAMP/clk_100MHz
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X7Y94          FDCE (Hold_fdce_C_D)         0.092     0.044    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.401ns (25.658%)  route 1.162ns (74.342%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.888     0.463    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.045     0.508 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     0.508    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I0_O)      0.062     0.570 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.196     0.765    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I5_O)        0.108     0.873 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.079     0.952    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X6Y93          LUT5 (Prop_lut5_I4_O)        0.045     0.997 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.997    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X6Y93          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.874    -0.799    CONT/FSM/clk_100MHz
    SLICE_X6Y93          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X6Y93          FDCE (Hold_fdce_C_D)         0.120     0.072    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             1.148ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.401ns (22.795%)  route 1.358ns (77.205%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.888     0.463    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.045     0.508 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     0.508    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I0_O)      0.062     0.570 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.196     0.765    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I5_O)        0.108     0.873 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.275     1.148    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X8Y94          LUT5 (Prop_lut5_I4_O)        0.045     1.193 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.193    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X8Y94          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.846    -0.827    CONT/FSM/clk_100MHz
    SLICE_X8Y94          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.557    -0.271    
                         clock uncertainty            0.194    -0.076    
    SLICE_X8Y94          FDCE (Hold_fdce_C_D)         0.121     0.045    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.179ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.401ns (22.423%)  route 1.387ns (77.577%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.888     0.463    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.045     0.508 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     0.508    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I0_O)      0.062     0.570 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.196     0.765    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I5_O)        0.108     0.873 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.304     1.177    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X7Y93          LUT5 (Prop_lut5_I4_O)        0.045     1.222 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.222    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X7Y93          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.874    -0.799    CONT/FSM/clk_100MHz
    SLICE_X7Y93          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.048    
    SLICE_X7Y93          FDCE (Hold_fdce_C_D)         0.091     0.043    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  1.179    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        4.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 1.210ns (25.233%)  route 3.585ns (74.767%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.115     1.740    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.864 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     1.864    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I0_O)      0.209     2.073 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.594     2.666    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I5_O)        0.297     2.963 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.877     3.840    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X7Y93          LUT5 (Prop_lut5_I4_O)        0.124     3.964 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.964    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X7Y93          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.603     8.583    CONT/FSM/clk_100MHz
    SLICE_X7Y93          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X7Y93          FDCE (Setup_fdce_C_D)        0.029     8.813    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -3.964    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 1.210ns (27.068%)  route 3.260ns (72.932%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.115     1.740    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.864 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     1.864    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I0_O)      0.209     2.073 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.594     2.666    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I5_O)        0.297     2.963 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.552     3.515    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X8Y94          LUT5 (Prop_lut5_I4_O)        0.124     3.639 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.639    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X8Y94          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.524     8.504    CONT/FSM/clk_100MHz
    SLICE_X8Y94          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.395     8.899    
                         clock uncertainty           -0.194     8.705    
    SLICE_X8Y94          FDCE (Setup_fdce_C_D)        0.081     8.786    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.786    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                  5.147    

Slack (MET) :             5.587ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 1.210ns (29.470%)  route 2.896ns (70.530%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           2.115     1.740    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.864 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     1.864    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I0_O)      0.209     2.073 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.594     2.666    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I5_O)        0.297     2.963 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.188     3.151    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X6Y93          LUT5 (Prop_lut5_I4_O)        0.124     3.275 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.275    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X6Y93          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.603     8.583    CONT/FSM/clk_100MHz
    SLICE_X6Y93          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X6Y93          FDCE (Setup_fdce_C_D)        0.077     8.861    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.861    
                         arrival time                          -3.275    
  -------------------------------------------------------------------
                         slack                                  5.587    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.773ns (25.362%)  route 2.275ns (74.638%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.478    -0.354 f  CONT/SAMP/sc_reg/Q
                         net (fo=24, routed)          2.275     1.921    CONT/SAMP/CLK
    SLICE_X7Y94          LUT6 (Prop_lut6_I5_O)        0.295     2.216 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000     2.216    CONT/SAMP/control_next[2]
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.603     8.583    CONT/SAMP/clk_100MHz
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X7Y94          FDCE (Setup_fdce_C_D)        0.031     8.815    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                          -2.216    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.947ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.773ns (28.625%)  route 1.927ns (71.375%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.478    -0.354 f  CONT/SAMP/sc_reg/Q
                         net (fo=24, routed)          1.927     1.573    CONT/SAMP/CLK
    SLICE_X7Y94          LUT5 (Prop_lut5_I4_O)        0.295     1.868 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     1.868    CONT/SAMP/control_next[1]
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.603     8.583    CONT/SAMP/clk_100MHz
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X7Y94          FDCE (Setup_fdce_C_D)        0.031     8.815    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                          -1.868    
  -------------------------------------------------------------------
                         slack                                  6.947    

Slack (MET) :             6.950ns  (required time - arrival time)
  Source:                 CONT/SAMP/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 0.773ns (28.678%)  route 1.922ns (71.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.478    -0.354 f  CONT/SAMP/sc_reg/Q
                         net (fo=24, routed)          1.922     1.568    CONT/SAMP/CLK
    SLICE_X7Y94          LUT5 (Prop_lut5_I4_O)        0.295     1.863 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     1.863    CONT/SAMP/control_next[0]
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.603     8.583    CONT/SAMP/clk_100MHz
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X7Y94          FDCE (Setup_fdce_C_D)        0.029     8.813    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                  6.950    

Slack (MET) :             7.361ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.580ns (25.364%)  route 1.707ns (74.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.707     1.332    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I5_O)        0.124     1.456 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     1.456    CONT/enable_shift_next
    SLICE_X7Y94          FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.603     8.583    CONT/clk_100MHz
    SLICE_X7Y94          FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.395     8.978    
                         clock uncertainty           -0.194     8.784    
    SLICE_X7Y94          FDCE (Setup_fdce_C_D)        0.032     8.816    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -1.456    
  -------------------------------------------------------------------
                         slack                                  7.361    

Slack (MET) :             7.416ns  (required time - arrival time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.580ns (26.014%)  route 1.650ns (73.986%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.709    -0.831    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           1.650     1.274    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y98          LUT3 (Prop_lut3_I0_O)        0.124     1.398 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.398    CONT/SAMP/init_next_i_1_n_0
    SLICE_X7Y98          FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.604     8.584    CONT/SAMP/clk_100MHz
    SLICE_X7Y98          FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.395     8.979    
                         clock uncertainty           -0.194     8.785    
    SLICE_X7Y98          FDRE (Setup_fdre_C_D)        0.029     8.814    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.814    
                         arrival time                          -1.398    
  -------------------------------------------------------------------
                         slack                                  7.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.186ns (21.317%)  route 0.687ns (78.683%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.687     0.261    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y98          LUT3 (Prop_lut3_I0_O)        0.045     0.306 r  CONT/SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.306    CONT/SAMP/init_next_i_1_n_0
    SLICE_X7Y98          FDRE                                         r  CONT/SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.875    -0.798    CONT/SAMP/clk_100MHz
    SLICE_X7Y98          FDRE                                         r  CONT/SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.194    -0.048    
    SLICE_X7Y98          FDRE (Hold_fdre_C_D)         0.091     0.043    CONT/SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/enable_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.186ns (19.963%)  route 0.746ns (80.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.746     0.321    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I5_O)        0.045     0.366 r  CONT/SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     0.366    CONT/enable_shift_next
    SLICE_X7Y94          FDCE                                         r  CONT/enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.874    -0.799    CONT/clk_100MHz
    SLICE_X7Y94          FDCE                                         r  CONT/enable_shift_reg/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.049    
    SLICE_X7Y94          FDCE (Hold_fdce_C_D)         0.092     0.043    CONT/enable_shift_reg
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.186ns (18.679%)  route 0.810ns (81.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.810     0.385    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y94          LUT5 (Prop_lut5_I2_O)        0.045     0.430 r  CONT/SAMP/control[0]_i_1/O
                         net (fo=1, routed)           0.000     0.430    CONT/SAMP/control_next[0]
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.874    -0.799    CONT/SAMP/clk_100MHz
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[0]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.049    
    SLICE_X7Y94          FDCE (Hold_fdce_C_D)         0.091     0.042    CONT/SAMP/control_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.186ns (18.660%)  route 0.811ns (81.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.811     0.386    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y94          LUT5 (Prop_lut5_I3_O)        0.045     0.431 r  CONT/SAMP/control[1]_i_1/O
                         net (fo=1, routed)           0.000     0.431    CONT/SAMP/control_next[1]
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.874    -0.799    CONT/SAMP/clk_100MHz
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[1]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.049    
    SLICE_X7Y94          FDCE (Hold_fdce_C_D)         0.092     0.043    CONT/SAMP/control_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.186ns (16.767%)  route 0.923ns (83.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.923     0.498    CONT/SAMP/control_reg[1]_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I4_O)        0.045     0.543 r  CONT/SAMP/control[2]_i_1/O
                         net (fo=1, routed)           0.000     0.543    CONT/SAMP/control_next[2]
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.874    -0.799    CONT/SAMP/clk_100MHz
    SLICE_X7Y94          FDCE                                         r  CONT/SAMP/control_reg[2]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.049    
    SLICE_X7Y94          FDCE (Hold_fdce_C_D)         0.092     0.043    CONT/SAMP/control_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.401ns (25.658%)  route 1.162ns (74.342%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.888     0.463    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.045     0.508 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     0.508    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I0_O)      0.062     0.570 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.196     0.765    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I5_O)        0.108     0.873 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.079     0.952    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X6Y93          LUT5 (Prop_lut5_I4_O)        0.045     0.997 r  CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.997    CONT/FSM/FSM_sequential_input_fsm_state[1]_i_1_n_0
    SLICE_X6Y93          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.874    -0.799    CONT/FSM/clk_100MHz
    SLICE_X6Y93          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[1]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.049    
    SLICE_X6Y93          FDCE (Hold_fdce_C_D)         0.120     0.071    CONT/FSM/FSM_sequential_input_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             1.149ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.401ns (22.795%)  route 1.358ns (77.205%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.888     0.463    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.045     0.508 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     0.508    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I0_O)      0.062     0.570 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.196     0.765    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I5_O)        0.108     0.873 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.275     1.148    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X8Y94          LUT5 (Prop_lut5_I4_O)        0.045     1.193 r  CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.193    CONT/FSM/FSM_sequential_input_fsm_state[0]_i_1_n_0
    SLICE_X8Y94          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.846    -0.827    CONT/FSM/clk_100MHz
    SLICE_X8Y94          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[0]/C
                         clock pessimism              0.557    -0.271    
                         clock uncertainty            0.194    -0.077    
    SLICE_X8Y94          FDCE (Hold_fdce_C_D)         0.121     0.044    CONT/FSM/FSM_sequential_input_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 CONT/SAMP/lr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.401ns (22.423%)  route 1.387ns (77.577%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.598    -0.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  CONT/SAMP/lr_reg/Q
                         net (fo=6, routed)           0.888     0.463    CONT/SAMP/control_reg[1]_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.045     0.508 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.000     0.508    CONT/SAMP/FSM/input_fsm_state_next
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I0_O)      0.062     0.570 r  CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.196     0.765    CONT/SAMP/FSM_sequential_input_fsm_state_reg[2]_i_7_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I5_O)        0.108     0.873 r  CONT/SAMP/FSM_sequential_input_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.304     1.177    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]_1
    SLICE_X7Y93          LUT5 (Prop_lut5_I4_O)        0.045     1.222 r  CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.222    CONT/FSM/FSM_sequential_input_fsm_state[2]_i_1_n_0
    SLICE_X7Y93          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.874    -0.799    CONT/FSM/clk_100MHz
    SLICE_X7Y93          FDCE                                         r  CONT/FSM/FSM_sequential_input_fsm_state_reg[2]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.194    -0.049    
    SLICE_X7Y93          FDCE (Hold_fdce_C_D)         0.091     0.042    CONT/FSM/FSM_sequential_input_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  1.180    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.362ns  (required time - arrival time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.456ns (21.435%)  route 1.671ns (78.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.725    -0.815    CONT/SAMP/clk_100MHz
    SLICE_X7Y98          FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.671     1.313    CONT/SAMP/init_next
    SLICE_X8Y98          FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.525     8.505    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X8Y98          FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.395     8.900    
                         clock uncertainty           -0.194     8.706    
    SLICE_X8Y98          FDPE (Setup_fdpe_C_D)       -0.031     8.675    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.675    
                         arrival time                          -1.313    
  -------------------------------------------------------------------
                         slack                                  7.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.314%)  route 0.673ns (82.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.604    -0.560    CONT/SAMP/clk_100MHz
    SLICE_X7Y98          FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.673     0.254    CONT/SAMP/init_next
    SLICE_X8Y98          FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.847    -0.826    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X8Y98          FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.557    -0.270    
                         clock uncertainty            0.194    -0.075    
    SLICE_X8Y98          FDPE (Hold_fdpe_C_D)         0.059    -0.016    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.270    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.213ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 1.068ns (38.584%)  route 1.700ns (61.416%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/mc_reg/Q
                         net (fo=11, routed)          0.866     0.453    CONT/SAMP/count_reg[1]_0
    SLICE_X6Y107         LUT2 (Prop_lut2_I0_O)        0.321     0.774 r  CONT/SAMP/count[6]_i_2/O
                         net (fo=1, routed)           0.834     1.608    CONT/SAMP/count[6]_i_2_n_0
    SLICE_X6Y106         LUT6 (Prop_lut6_I3_O)        0.328     1.936 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.936    CONT/SAMP/plusOp[6]
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.580     9.146    
                         clock uncertainty           -0.074     9.071    
    SLICE_X6Y106         FDCE (Setup_fdce_C_D)        0.077     9.148    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -1.936    
  -------------------------------------------------------------------
                         slack                                  7.213    

Slack (MET) :             7.476ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.455ns  (logic 0.766ns (31.206%)  route 1.689ns (68.794%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=7, routed)           0.881     0.565    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X6Y106         LUT6 (Prop_lut6_I1_O)        0.124     0.689 r  CONT/SAMP/count[9]_i_3/O
                         net (fo=3, routed)           0.808     1.498    CONT/SAMP/count[9]_i_3_n_0
    SLICE_X5Y106         LUT4 (Prop_lut4_I2_O)        0.124     1.622 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.622    CONT/SAMP/plusOp[7]
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.577     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X5Y106         FDCE (Setup_fdce_C_D)        0.029     9.097    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                          -1.622    
  -------------------------------------------------------------------
                         slack                                  7.476    

Slack (MET) :             7.476ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.766ns (31.181%)  route 1.691ns (68.819%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=7, routed)           0.881     0.565    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X6Y106         LUT6 (Prop_lut6_I1_O)        0.124     0.689 r  CONT/SAMP/count[9]_i_3/O
                         net (fo=3, routed)           0.810     1.500    CONT/SAMP/count[9]_i_3_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I3_O)        0.124     1.624 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.624    CONT/SAMP/plusOp[9]
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.577     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X5Y106         FDCE (Setup_fdce_C_D)        0.031     9.099    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                          -1.624    
  -------------------------------------------------------------------
                         slack                                  7.476    

Slack (MET) :             7.494ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 0.794ns (31.982%)  route 1.689ns (68.018%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.315 r  CONT/SAMP/count_reg[2]/Q
                         net (fo=7, routed)           0.881     0.565    CONT/SAMP/count_reg_n_0_[2]
    SLICE_X6Y106         LUT6 (Prop_lut6_I1_O)        0.124     0.689 r  CONT/SAMP/count[9]_i_3/O
                         net (fo=3, routed)           0.808     1.498    CONT/SAMP/count[9]_i_3_n_0
    SLICE_X5Y106         LUT5 (Prop_lut5_I3_O)        0.152     1.650 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.650    CONT/SAMP/plusOp[8]
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.577     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X5Y106         FDCE (Setup_fdce_C_D)        0.075     9.143    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.143    
                         arrival time                          -1.650    
  -------------------------------------------------------------------
                         slack                                  7.494    

Slack (MET) :             7.676ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.580ns (26.873%)  route 1.578ns (73.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.866     0.490    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X5Y106         LUT1 (Prop_lut1_I0_O)        0.124     0.614 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.712     1.326    CONT/SAMP/p_0_in
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y102         FDCE                                         r  CONT/SAMP/lr_reg/C
                         clock pessimism              0.577     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X5Y102         FDCE (Setup_fdce_C_D)       -0.067     9.002    CONT/SAMP/lr_reg
  -------------------------------------------------------------------
                         required time                          9.002    
                         arrival time                          -1.326    
  -------------------------------------------------------------------
                         slack                                  7.676    

Slack (MET) :             7.960ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.580ns (30.901%)  route 1.297ns (69.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.866     0.490    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X5Y106         LUT1 (Prop_lut1_I0_O)        0.124     0.614 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.430     1.045    CONT/SAMP/p_0_in
    SLICE_X4Y106         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X4Y106         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica/C
                         clock pessimism              0.580     9.146    
                         clock uncertainty           -0.074     9.071    
    SLICE_X4Y106         FDCE (Setup_fdce_C_D)       -0.067     9.004    CONT/SAMP/lr_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.004    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                  7.960    

Slack (MET) :             8.038ns  (required time - arrival time)
  Source:                 CONT/SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/lr_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.580ns (31.766%)  route 1.246ns (68.234%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  CONT/SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.866     0.490    CONT/SAMP/count_reg_n_0_[9]
    SLICE_X5Y106         LUT1 (Prop_lut1_I0_O)        0.124     0.614 r  CONT/SAMP/lr_i_1/O
                         net (fo=3, routed)           0.379     0.994    CONT/SAMP/p_0_in
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/lr_reg_lopt_replica_2/C
                         clock pessimism              0.602     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X5Y106         FDCE (Setup_fdce_C_D)       -0.062     9.031    CONT/SAMP/lr_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          9.031    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                  8.038    

Slack (MET) :             8.273ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.718ns (42.635%)  route 0.966ns (57.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/mc_reg/Q
                         net (fo=11, routed)          0.966     0.553    CONT/SAMP/count_reg[1]_0
    SLICE_X7Y106         LUT4 (Prop_lut4_I2_O)        0.299     0.852 r  CONT/SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.852    CONT/SAMP/plusOp[3]
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/C
                         clock pessimism              0.602     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X7Y106         FDCE (Setup_fdce_C_D)        0.031     9.124    CONT/SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  8.273    

Slack (MET) :             8.289ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.746ns (43.573%)  route 0.966ns (56.427%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/mc_reg/Q
                         net (fo=11, routed)          0.966     0.553    CONT/SAMP/count_reg[1]_0
    SLICE_X7Y106         LUT5 (Prop_lut5_I2_O)        0.327     0.880 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.880    CONT/SAMP/plusOp[4]
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.602     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X7Y106         FDCE (Setup_fdce_C_D)        0.075     9.168    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                          -0.880    
  -------------------------------------------------------------------
                         slack                                  8.289    

Slack (MET) :             8.313ns  (required time - arrival time)
  Source:                 CONT/SAMP/mc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.718ns (43.751%)  route 0.923ns (56.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.708    -0.832    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  CONT/SAMP/mc_reg/Q
                         net (fo=11, routed)          0.923     0.510    CONT/SAMP/count_reg[1]_0
    SLICE_X7Y106         LUT2 (Prop_lut2_I1_O)        0.299     0.809 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.809    CONT/SAMP/plusOp[1]
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.602     9.168    
                         clock uncertainty           -0.074     9.093    
    SLICE_X7Y106         FDCE (Setup_fdce_C_D)        0.029     9.122    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                  8.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.649%)  route 0.069ns (23.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.128    -0.439 r  CONT/SAMP/count_reg[8]/Q
                         net (fo=2, routed)           0.069    -0.370    CONT/SAMP/count_reg_n_0_[8]
    SLICE_X5Y106         LUT6 (Prop_lut6_I5_O)        0.099    -0.271 r  CONT/SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    CONT/SAMP/plusOp[9]
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.805    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[9]/C
                         clock pessimism              0.238    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X5Y106         FDCE (Hold_fdce_C_D)         0.092    -0.401    CONT/SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.779%)  route 0.166ns (47.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=8, routed)           0.166    -0.260    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X6Y107         LUT3 (Prop_lut3_I1_O)        0.045    -0.215 r  CONT/SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    CONT/SAMP/plusOp[2]
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.866    -0.806    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y107         FDCE                                         r  CONT/SAMP/count_reg[2]/C
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X6Y107         FDCE (Hold_fdce_C_D)         0.120    -0.358    CONT/SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.409%)  route 0.149ns (41.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  CONT/SAMP/count_reg[5]/Q
                         net (fo=4, routed)           0.149    -0.254    CONT/SAMP/count_reg_n_0_[5]
    SLICE_X6Y106         LUT6 (Prop_lut6_I0_O)        0.045    -0.209 r  CONT/SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    CONT/SAMP/plusOp[5]
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.805    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/C
                         clock pessimism              0.238    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X6Y106         FDCE (Hold_fdce_C_D)         0.121    -0.372    CONT/SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.084%)  route 0.151ns (41.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  CONT/SAMP/count_reg[5]/Q
                         net (fo=4, routed)           0.151    -0.252    CONT/SAMP/count_reg_n_0_[5]
    SLICE_X6Y106         LUT6 (Prop_lut6_I5_O)        0.045    -0.207 r  CONT/SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    CONT/SAMP/plusOp[6]
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.805    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
                         clock pessimism              0.238    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X6Y106         FDCE (Hold_fdce_C_D)         0.120    -0.373    CONT/SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.350%)  route 0.184ns (56.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=9, routed)           0.184    -0.242    CONT/SAMP/sc_next
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/sc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.805    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/sc_reg/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.074    -0.480    
    SLICE_X6Y106         FDCE (Hold_fdce_C_D)         0.060    -0.420    CONT/SAMP/sc_reg
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/sc_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.735%)  route 0.233ns (62.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=9, routed)           0.233    -0.194    CONT/SAMP/sc_next
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X0Y107         FDCE                                         r  CONT/SAMP/sc_reg_lopt_replica_2/C
                         clock pessimism              0.275    -0.528    
                         clock uncertainty            0.074    -0.454    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.070    -0.384    CONT/SAMP/sc_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[1]/Q
                         net (fo=8, routed)           0.180    -0.246    CONT/SAMP/count_reg_n_0_[1]
    SLICE_X7Y106         LUT2 (Prop_lut2_I0_O)        0.045    -0.201 r  CONT/SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    CONT/SAMP/plusOp[1]
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.805    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[1]/C
                         clock pessimism              0.238    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X7Y106         FDCE (Hold_fdce_C_D)         0.091    -0.402    CONT/SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.210ns (51.180%)  route 0.200ns (48.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.200    -0.203    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X5Y106         LUT5 (Prop_lut5_I2_O)        0.046    -0.157 r  CONT/SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    CONT/SAMP/plusOp[8]
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.805    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[8]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X5Y106         FDCE (Hold_fdce_C_D)         0.107    -0.370    CONT/SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.190ns (47.351%)  route 0.211ns (52.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  CONT/SAMP/count_reg[3]/Q
                         net (fo=9, routed)           0.211    -0.215    CONT/SAMP/sc_next
    SLICE_X7Y106         LUT5 (Prop_lut5_I4_O)        0.049    -0.166 r  CONT/SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    CONT/SAMP/plusOp[4]
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.805    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X7Y106         FDCE                                         r  CONT/SAMP/count_reg[4]/C
                         clock pessimism              0.238    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X7Y106         FDCE (Hold_fdce_C_D)         0.107    -0.386    CONT/SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 CONT/SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.061%)  route 0.200ns (48.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X6Y106         FDCE                                         r  CONT/SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  CONT/SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.200    -0.203    CONT/SAMP/count_reg_n_0_[6]
    SLICE_X5Y106         LUT4 (Prop_lut4_I3_O)        0.045    -0.158 r  CONT/SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    CONT/SAMP/plusOp[7]
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.805    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X5Y106         FDCE                                         r  CONT/SAMP/count_reg[7]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X5Y106         FDCE (Hold_fdce_C_D)         0.091    -0.386    CONT/SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.228    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.363ns  (required time - arrival time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.456ns (21.435%)  route 1.671ns (78.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         1.725    -0.815    CONT/SAMP/clk_100MHz
    SLICE_X7Y98          FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.671     1.313    CONT/SAMP/init_next
    SLICE_X8Y98          FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.525     8.505    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X8Y98          FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.395     8.900    
                         clock uncertainty           -0.194     8.706    
    SLICE_X8Y98          FDPE (Setup_fdpe_C_D)       -0.031     8.675    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.675    
                         arrival time                          -1.313    
  -------------------------------------------------------------------
                         slack                                  7.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 CONT/SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/SAMP/init_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.314%)  route 0.673ns (82.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=383, routed)         0.604    -0.560    CONT/SAMP/clk_100MHz
    SLICE_X7Y98          FDRE                                         r  CONT/SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  CONT/SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.673     0.254    CONT/SAMP/init_next
    SLICE_X8Y98          FDPE                                         r  CONT/SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.847    -0.826    CONT/SAMP/bbstub_clk_50MHz
    SLICE_X8Y98          FDPE                                         r  CONT/SAMP/init_reg/C
                         clock pessimism              0.557    -0.270    
                         clock uncertainty            0.194    -0.076    
    SLICE_X8Y98          FDPE (Hold_fdpe_C_D)         0.059    -0.017    CONT/SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.271    





