// Seed: 2005907883
module module_0;
  always @(posedge 1 or posedge 1) begin : LABEL_0
    id_1 <= 1;
  end
  for (id_2 = 1; id_2; id_2 = 1) begin : LABEL_0
    wire id_3;
  end
  assign module_1.id_1 = 0;
  initial
    #1
      case (id_1)
        default: if ({id_2{id_1}}) $display;
      endcase
  wire id_4;
  reg  id_5;
  assign id_5 = id_1;
  wire id_6;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri1  id_1,
    input  wand  id_2,
    inout  uwire id_3,
    input  wand  id_4,
    output uwire id_5,
    output wand  id_6
);
  assign id_3 = 1;
  module_0 modCall_1 ();
endmodule
