============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.11-s087_1
  Generated on:           Dec 13 2020  07:46:17 pm
  Module:                 riscv_top
  Operating conditions:   PVT_0P63V_100C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (3 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[31]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[5]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/stage1/pcreg/register_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=     786                  
      Launch Clock:-       0                  
         Data Path:-     783                  
             Slack:=       3                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[5]/CLK        -       -       R     (arrival)                   15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[5]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        10  5.7    57    64      64    (-,-) 
  cpu/stage2/data1sel/g727/Y                   -       B->Y    F     OR3x1_ASAP7_75t_SL           1  0.6    12    25      89    (-,-) 
  cpu/stage2/data1sel/g724/Y                   -       A->Y    R     NOR2xp33_ASAP7_75t_SL        1  0.6    30    12     101    (-,-) 
  cpu/stage2/data1sel/g721/Y                   -       B->Y    F     AOI31xp33_ASAP7_75t_SL       1  0.7    36    10     111    (-,-) 
  cpu/stage2/data1sel/g719/Y                   -       A->Y    F     OR4x1_ASAP7_75t_SL           1  0.7    14    27     138    (-,-) 
  cpu/stage2/data1sel/g717/Y                   -       C->Y    F     AND5x1_ASAP7_75t_SL          1  1.0    12    16     154    (-,-) 
  cpu/stage2/data1sel/g716/Y                   -       A->Y    F     AND3x4_ASAP7_75t_SL         33 17.2    36    31     186    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    R     INVx6_ASAP7_75t_SL          32 14.6    32    20     205    (-,-) 
  cpu/stage2/rs1DataSel/g556/Y                 -       A2->Y   R     AO22x1_ASAP7_75t_L           4  2.7    35    35     240    (-,-) 
  cpu/stage2/aselmux/g556/Y                    -       A1->Y   R     AO22x1_ASAP7_75t_SL         13  7.4    76    48     288    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1981/Y -       A->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.2    47    29     318    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1903/Y -       A1->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    22     340    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1898/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    18     358    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1893/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.7    44    19     377    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1892/Y -       B->Y    R     AND2x2_ASAP7_75t_SL          2  1.3    12    18     395    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   R     AO21x1_ASAP7_75t_SL          2  1.7    20    17     413    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1886/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.6    27    15     428    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1884/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        3  1.8    45    23     451    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1879/Y -       A1->Y   F     AOI31xp33_ASAP7_75t_SL       3  2.2    54    28     478    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1873/Y -       A1->Y   R     OAI321xp33_ASAP7_75t_SL      2  1.6    72    39     517    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1869/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.7    44    23     540    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          3  2.8    17    26     566    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1866/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    17    10     576    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  2.2    28    12     588    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1857/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    28    11     600    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1852/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  1.7    21    12     612    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.6    43    20     632    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1845/Y -       A2->Y   R     AO21x2_ASAP7_75t_SL          3  1.8    14    20     652    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1841/Y -       A2->Y   R     AO21x1_ASAP7_75t_L           2  1.9    25    22     674    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1838/Y -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  1.8    19    10     684    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1832/Y -       A1->Y   R     OAI21x1_ASAP7_75t_SL         2  1.7    37    15     699    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1828/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        1  1.1    27    15     714    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1827/Y -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  0.7    23    18     732    (-,-) 
  cpu/stage2/alu/g4278/Y                       -       A2->Y   F     AO21x1_ASAP7_75t_SL          2  1.1    14    18     750    (-,-) 
  cpu/stage1/pcselmux/g978/Y                   -       A->Y    R     INVx1_ASAP7_75t_SL           1  0.7    11     7     757    (-,-) 
  cpu/stage1/pcselmux/g959__1666/Y             -       A1->Y   F     OAI21xp5_ASAP7_75t_L         2  1.2    28    14     771    (-,-) 
  cpu/stage1/pcreg/g362__7482/Y                -       B->Y    R     NAND2xp5_ASAP7_75t_SL        1  0.7    39    12     783    (-,-) 
  cpu/stage1/pcreg/register_reg[31]/D          -       -       R     DFFHQNx1_ASAP7_75t_L         1    -     -     0     783    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 2: MET (5 ps) Setup Check with Pin cpu/s2_to_s3_alu/register_reg[31]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[5]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/s2_to_s3_alu/register_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=     786                  
      Launch Clock:-       0                  
         Data Path:-     781                  
             Slack:=       5                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[5]/CLK        -       -       R     (arrival)                   15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[5]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        10  5.7    57    64      64    (-,-) 
  cpu/stage2/data1sel/g727/Y                   -       B->Y    F     OR3x1_ASAP7_75t_SL           1  0.6    12    25      89    (-,-) 
  cpu/stage2/data1sel/g724/Y                   -       A->Y    R     NOR2xp33_ASAP7_75t_SL        1  0.6    30    12     101    (-,-) 
  cpu/stage2/data1sel/g721/Y                   -       B->Y    F     AOI31xp33_ASAP7_75t_SL       1  0.7    36    10     111    (-,-) 
  cpu/stage2/data1sel/g719/Y                   -       A->Y    F     OR4x1_ASAP7_75t_SL           1  0.7    14    27     138    (-,-) 
  cpu/stage2/data1sel/g717/Y                   -       C->Y    F     AND5x1_ASAP7_75t_SL          1  1.0    12    16     154    (-,-) 
  cpu/stage2/data1sel/g716/Y                   -       A->Y    F     AND3x4_ASAP7_75t_SL         33 17.2    36    31     186    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    R     INVx6_ASAP7_75t_SL          32 14.6    32    20     205    (-,-) 
  cpu/stage2/rs1DataSel/g556/Y                 -       A2->Y   R     AO22x1_ASAP7_75t_L           4  2.7    35    35     240    (-,-) 
  cpu/stage2/aselmux/g556/Y                    -       A1->Y   R     AO22x1_ASAP7_75t_SL         13  7.4    76    48     288    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1981/Y -       A->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.2    47    29     318    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1903/Y -       A1->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    22     340    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1898/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    18     358    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1893/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.7    44    19     377    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1892/Y -       B->Y    R     AND2x2_ASAP7_75t_SL          2  1.3    12    18     395    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   R     AO21x1_ASAP7_75t_SL          2  1.7    20    17     413    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1886/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.6    27    15     428    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1884/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        3  1.8    45    23     451    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1879/Y -       A1->Y   F     AOI31xp33_ASAP7_75t_SL       3  2.2    54    28     478    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1873/Y -       A1->Y   R     OAI321xp33_ASAP7_75t_SL      2  1.6    72    39     517    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1869/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.7    44    23     540    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          3  2.8    17    26     566    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1866/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    17    10     576    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  2.2    28    12     588    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1857/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    28    11     600    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1852/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  1.7    21    12     612    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.6    43    20     632    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1845/Y -       A2->Y   R     AO21x2_ASAP7_75t_SL          3  1.8    14    20     652    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1841/Y -       A2->Y   R     AO21x1_ASAP7_75t_L           2  1.9    25    22     674    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1838/Y -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  1.8    19    10     684    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1832/Y -       A1->Y   R     OAI21x1_ASAP7_75t_SL         2  1.7    37    15     699    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1828/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        1  1.1    27    15     714    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1827/Y -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  0.7    23    18     732    (-,-) 
  cpu/stage2/alu/g4278/Y                       -       A2->Y   F     AO21x1_ASAP7_75t_SL          2  1.1    14    18     750    (-,-) 
  cpu/g3/Y                                     -       A->Y    F     HB1xp67_ASAP7_75t_SL         3  1.6    20    20     770    (-,-) 
  cpu/s2_to_s3_alu/g420__5477/Y                -       B->Y    R     NAND2xp5_ASAP7_75t_SL        1  0.7    49    11     780    (-,-) 
  cpu/s2_to_s3_alu/register_reg[31]/D          -       -       R     DFFHQNx1_ASAP7_75t_L         1    -     -     0     781    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 3: MET (7 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[30]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[5]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       4                  
       Uncertainty:-     100                  
     Required Time:=     796                  
      Launch Clock:-       0                  
         Data Path:-     789                  
             Slack:=       7                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[5]/CLK        -       -       R     (arrival)                   15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[5]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        10  5.7    57    64      64    (-,-) 
  cpu/stage2/data1sel/g727/Y                   -       B->Y    F     OR3x1_ASAP7_75t_SL           1  0.6    12    25      89    (-,-) 
  cpu/stage2/data1sel/g724/Y                   -       A->Y    R     NOR2xp33_ASAP7_75t_SL        1  0.6    30    12     101    (-,-) 
  cpu/stage2/data1sel/g721/Y                   -       B->Y    F     AOI31xp33_ASAP7_75t_SL       1  0.7    36    10     111    (-,-) 
  cpu/stage2/data1sel/g719/Y                   -       A->Y    F     OR4x1_ASAP7_75t_SL           1  0.7    14    27     138    (-,-) 
  cpu/stage2/data1sel/g717/Y                   -       C->Y    F     AND5x1_ASAP7_75t_SL          1  1.0    12    16     154    (-,-) 
  cpu/stage2/data1sel/g716/Y                   -       A->Y    F     AND3x4_ASAP7_75t_SL         33 17.2    36    31     186    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    R     INVx6_ASAP7_75t_SL          32 14.6    32    20     205    (-,-) 
  cpu/stage2/rs1DataSel/g556/Y                 -       A2->Y   R     AO22x1_ASAP7_75t_L           4  2.7    35    35     240    (-,-) 
  cpu/stage2/aselmux/g556/Y                    -       A1->Y   R     AO22x1_ASAP7_75t_SL         13  7.4    76    48     288    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1981/Y -       A->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.2    47    29     318    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1903/Y -       A1->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    22     340    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1898/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    18     358    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1893/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.7    44    19     377    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1892/Y -       B->Y    R     AND2x2_ASAP7_75t_SL          2  1.3    12    18     395    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   R     AO21x1_ASAP7_75t_SL          2  1.7    20    17     413    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1886/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.6    27    15     428    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1884/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        3  1.8    45    23     451    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1879/Y -       A1->Y   F     AOI31xp33_ASAP7_75t_SL       3  2.2    54    28     478    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1873/Y -       A1->Y   R     OAI321xp33_ASAP7_75t_SL      2  1.6    72    39     517    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1869/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.7    44    23     540    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          3  2.8    17    26     566    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1866/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    17    10     576    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  2.2    28    12     588    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1857/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    28    11     600    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1852/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  1.7    21    12     612    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.6    43    20     632    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1845/Y -       A2->Y   R     AO21x2_ASAP7_75t_SL          3  1.8    14    20     652    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1841/Y -       A2->Y   R     AO21x1_ASAP7_75t_L           2  1.9    25    22     674    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1838/Y -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  1.8    19    10     684    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1832/Y -       A1->Y   R     OAI21x1_ASAP7_75t_SL         2  1.7    37    15     699    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1829/Y -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.7    26    19     718    (-,-) 
  cpu/stage2/alu/g4263/Y                       -       A2->Y   R     AO21x1_ASAP7_75t_SL          5  3.0    35    25     742    (-,-) 
  cpu/stage1/pcselmux/g965__6260/Y             -       A2->Y   R     AO22x1_ASAP7_75t_SL          1  0.7    14    20     763    (-,-) 
  cpu/stage1/pcselmux/g933__6417/Y             -       B->Y    R     AO21x1_ASAP7_75t_L           2  1.2    20    17     780    (-,-) 
  cpu/stage1/pcreg/g349__8428/Y                -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  0.7    43     9     788    (-,-) 
  cpu/stage1/pcreg/register_reg[30]/D          -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     789    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 4: MET (10 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[29]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[5]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/stage1/pcreg/register_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       5                  
       Uncertainty:-     100                  
     Required Time:=     795                  
      Launch Clock:-       0                  
         Data Path:-     785                  
             Slack:=      10                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[5]/CLK        -       -       R     (arrival)                   15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[5]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        10  5.7    57    64      64    (-,-) 
  cpu/stage2/data1sel/g727/Y                   -       B->Y    F     OR3x1_ASAP7_75t_SL           1  0.6    12    25      89    (-,-) 
  cpu/stage2/data1sel/g724/Y                   -       A->Y    R     NOR2xp33_ASAP7_75t_SL        1  0.6    30    12     101    (-,-) 
  cpu/stage2/data1sel/g721/Y                   -       B->Y    F     AOI31xp33_ASAP7_75t_SL       1  0.7    36    10     111    (-,-) 
  cpu/stage2/data1sel/g719/Y                   -       A->Y    F     OR4x1_ASAP7_75t_SL           1  0.7    14    27     138    (-,-) 
  cpu/stage2/data1sel/g717/Y                   -       C->Y    F     AND5x1_ASAP7_75t_SL          1  1.0    12    16     154    (-,-) 
  cpu/stage2/data1sel/g716/Y                   -       A->Y    F     AND3x4_ASAP7_75t_SL         33 17.2    36    31     186    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    R     INVx6_ASAP7_75t_SL          32 14.6    32    20     205    (-,-) 
  cpu/stage2/rs1DataSel/g556/Y                 -       A2->Y   R     AO22x1_ASAP7_75t_L           4  2.7    35    35     240    (-,-) 
  cpu/stage2/aselmux/g556/Y                    -       A1->Y   R     AO22x1_ASAP7_75t_SL         13  7.4    76    48     288    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1981/Y -       A->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.2    47    29     318    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1903/Y -       A1->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    22     340    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1898/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    18     358    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1893/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.7    44    19     377    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1892/Y -       B->Y    R     AND2x2_ASAP7_75t_SL          2  1.3    12    18     395    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   R     AO21x1_ASAP7_75t_SL          2  1.7    20    17     413    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1886/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.6    27    15     428    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1884/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        3  1.8    45    23     451    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1879/Y -       A1->Y   F     AOI31xp33_ASAP7_75t_SL       3  2.2    54    28     478    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1873/Y -       A1->Y   R     OAI321xp33_ASAP7_75t_SL      2  1.6    72    39     517    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1869/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.7    44    23     540    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          3  2.8    17    26     566    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1866/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    17    10     576    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  2.2    28    12     588    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1857/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    28    11     600    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1852/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  1.7    21    12     612    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.6    43    20     632    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1845/Y -       A2->Y   R     AO21x2_ASAP7_75t_SL          3  1.8    14    20     652    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1841/Y -       A2->Y   R     AO21x1_ASAP7_75t_L           2  1.9    25    22     674    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1838/Y -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  1.8    19    10     684    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1833/Y -       B->Y    R     NAND2xp5_ASAP7_75t_L         1  1.1    30    16     700    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1830/Y -       B->Y    F     XOR2xp5_ASAP7_75t_SL         1  0.7    24    12     712    (-,-) 
  cpu/stage2/alu/g4273/Y                       -       A2->Y   F     AO21x1_ASAP7_75t_SL          5  3.1    27    25     737    (-,-) 
  cpu/stage1/pcselmux/g967__8428/Y             -       A2->Y   F     AO21x1_ASAP7_75t_SL          1  0.7    11    16     753    (-,-) 
  cpu/stage1/pcselmux/g932__7410/Y             -       B->Y    F     AO21x1_ASAP7_75t_L           2  1.2    16    21     775    (-,-) 
  cpu/stage1/pcreg/g350__5526/Y                -       B->Y    R     NAND2xp5_ASAP7_75t_SL        1  0.7    39    10     785    (-,-) 
  cpu/stage1/pcreg/register_reg[29]/D          -       -       R     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     785    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 5: MET (10 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[25]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[5]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/stage1/pcreg/register_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      26                  
       Uncertainty:-     100                  
     Required Time:=     774                  
      Launch Clock:-       0                  
         Data Path:-     764                  
             Slack:=      10                  

#--------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[5]/CLK        -       -       R     (arrival)                    15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[5]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L         10  5.7    57    64      64    (-,-) 
  cpu/stage2/data1sel/g727/Y                   -       B->Y    F     OR3x1_ASAP7_75t_SL            1  0.6    12    25      89    (-,-) 
  cpu/stage2/data1sel/g724/Y                   -       A->Y    R     NOR2xp33_ASAP7_75t_SL         1  0.6    30    12     101    (-,-) 
  cpu/stage2/data1sel/g721/Y                   -       B->Y    F     AOI31xp33_ASAP7_75t_SL        1  0.7    36    10     111    (-,-) 
  cpu/stage2/data1sel/g719/Y                   -       A->Y    F     OR4x1_ASAP7_75t_SL            1  0.7    14    27     138    (-,-) 
  cpu/stage2/data1sel/g717/Y                   -       C->Y    F     AND5x1_ASAP7_75t_SL           1  1.0    12    16     154    (-,-) 
  cpu/stage2/data1sel/g716/Y                   -       A->Y    F     AND3x4_ASAP7_75t_SL          33 17.2    36    31     186    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    R     INVx6_ASAP7_75t_SL           32 14.6    32    20     205    (-,-) 
  cpu/stage2/rs1DataSel/g556/Y                 -       A2->Y   R     AO22x1_ASAP7_75t_L            4  2.7    35    35     240    (-,-) 
  cpu/stage2/aselmux/g556/Y                    -       A1->Y   R     AO22x1_ASAP7_75t_SL          13  7.4    76    48     288    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1981/Y -       A->Y    F     NOR2xp33_ASAP7_75t_SL         2  1.2    47    29     318    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1903/Y -       A1->Y   F     OA21x2_ASAP7_75t_SL           2  1.7    13    22     340    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1898/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL           2  1.7    13    18     358    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1893/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL         2  1.7    44    19     377    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1892/Y -       B->Y    R     AND2x2_ASAP7_75t_SL           2  1.3    12    18     395    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   R     AO21x1_ASAP7_75t_SL           2  1.7    20    17     413    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1886/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL         2  1.6    27    15     428    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1884/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL         3  1.8    45    23     451    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1879/Y -       A1->Y   F     AOI31xp33_ASAP7_75t_SL        3  2.2    54    28     478    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1873/Y -       A1->Y   R     OAI321xp33_ASAP7_75t_SL       2  1.6    72    39     517    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1869/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL         2  1.7    44    23     540    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL           3  2.8    17    26     566    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1866/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL         2  1.7    17    10     576    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL          2  2.2    28    12     588    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1857/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL         2  1.7    28    11     600    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1852/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL          2  1.7    21    12     612    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL         2  1.6    43    20     632    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1845/Y -       A2->Y   R     AO21x2_ASAP7_75t_SL           3  1.8    14    20     652    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1844/Y -       A->Y    F     INVx1_ASAP7_75t_SL            2  1.7    15    10     662    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1842/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL           1  1.0    12    17     679    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1837/Y -       B->Y    F     XOR2xp5_ASAP7_75t_SL          1  0.7    19    14     692    (-,-) 
  cpu/stage2/alu/g4269/Y                       -       A2->Y   F     AO21x1_ASAP7_75t_SL           5  3.0    26    24     716    (-,-) 
  cpu/stage1/pcselmux/g955__9315/Y             -       A2->Y   F     AO22x1_ASAP7_75t_SL           1  0.7    12    20     736    (-,-) 
  cpu/stage1/pcselmux/g939__8428/Y             -       B->Y    F     AO21x1_ASAP7_75t_SL           2  1.2    16    18     754    (-,-) 
  cpu/stage1/pcreg/g353__1617/Y                -       B->Y    R     NAND2xp5_ASAP7_75t_SL         1  0.7    39    10     764    (-,-) 
  cpu/stage1/pcreg/register_reg[25]/D          -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     764    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------



Path 6: MET (12 ps) Setup Check with Pin cpu/stage3/csr/csr_reg[31]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[5]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/stage3/csr/csr_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     793                  
      Launch Clock:-       0                  
         Data Path:-     781                  
             Slack:=      12                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[5]/CLK        -       -       R     (arrival)                   15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[5]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        10  5.7    57    64      64    (-,-) 
  cpu/stage2/data1sel/g727/Y                   -       B->Y    F     OR3x1_ASAP7_75t_SL           1  0.6    12    25      89    (-,-) 
  cpu/stage2/data1sel/g724/Y                   -       A->Y    R     NOR2xp33_ASAP7_75t_SL        1  0.6    30    12     101    (-,-) 
  cpu/stage2/data1sel/g721/Y                   -       B->Y    F     AOI31xp33_ASAP7_75t_SL       1  0.7    36    10     111    (-,-) 
  cpu/stage2/data1sel/g719/Y                   -       A->Y    F     OR4x1_ASAP7_75t_SL           1  0.7    14    27     138    (-,-) 
  cpu/stage2/data1sel/g717/Y                   -       C->Y    F     AND5x1_ASAP7_75t_SL          1  1.0    12    16     154    (-,-) 
  cpu/stage2/data1sel/g716/Y                   -       A->Y    F     AND3x4_ASAP7_75t_SL         33 17.2    36    31     186    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    R     INVx6_ASAP7_75t_SL          32 14.6    32    20     205    (-,-) 
  cpu/stage2/rs1DataSel/g556/Y                 -       A2->Y   R     AO22x1_ASAP7_75t_L           4  2.7    35    35     240    (-,-) 
  cpu/stage2/aselmux/g556/Y                    -       A1->Y   R     AO22x1_ASAP7_75t_SL         13  7.4    76    48     288    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1981/Y -       A->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.2    47    29     318    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1903/Y -       A1->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    22     340    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1898/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    18     358    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1893/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.7    44    19     377    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1892/Y -       B->Y    R     AND2x2_ASAP7_75t_SL          2  1.3    12    18     395    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   R     AO21x1_ASAP7_75t_SL          2  1.7    20    17     413    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1886/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.6    27    15     428    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1884/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        3  1.8    45    23     451    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1879/Y -       A1->Y   F     AOI31xp33_ASAP7_75t_SL       3  2.2    54    28     478    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1873/Y -       A1->Y   R     OAI321xp33_ASAP7_75t_SL      2  1.6    72    39     517    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1869/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.7    44    23     540    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          3  2.8    17    26     566    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1866/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    17    10     576    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  2.2    28    12     588    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1857/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    28    11     600    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1852/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  1.7    21    12     612    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.6    43    20     632    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1845/Y -       A2->Y   R     AO21x2_ASAP7_75t_SL          3  1.8    14    20     652    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1841/Y -       A2->Y   R     AO21x1_ASAP7_75t_L           2  1.9    25    22     674    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1838/Y -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  1.8    19    10     684    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1832/Y -       A1->Y   R     OAI21x1_ASAP7_75t_SL         2  1.7    37    15     699    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1828/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        1  1.1    27    15     714    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1827/Y -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  0.7    23    18     732    (-,-) 
  cpu/stage2/alu/g4278/Y                       -       A2->Y   F     AO21x1_ASAP7_75t_SL          2  1.1    14    18     750    (-,-) 
  cpu/g3/Y                                     -       A->Y    F     HB1xp67_ASAP7_75t_SL         3  1.6    20    20     770    (-,-) 
  cpu/stage3/csr/g178/Y                        -       B->Y    R     NAND2xp5_ASAP7_75t_SL        1  0.7    52    11     780    (-,-) 
  cpu/stage3/csr/csr_reg[31]/D                 -       -       R     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     781    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 7: MET (15 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[26]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[5]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/stage1/pcreg/register_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      26                  
       Uncertainty:-     100                  
     Required Time:=     774                  
      Launch Clock:-       0                  
         Data Path:-     759                  
             Slack:=      15                  

#--------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[5]/CLK        -       -       R     (arrival)                    15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[5]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L         10  5.7    57    64      64    (-,-) 
  cpu/stage2/data1sel/g727/Y                   -       B->Y    F     OR3x1_ASAP7_75t_SL            1  0.6    12    25      89    (-,-) 
  cpu/stage2/data1sel/g724/Y                   -       A->Y    R     NOR2xp33_ASAP7_75t_SL         1  0.6    30    12     101    (-,-) 
  cpu/stage2/data1sel/g721/Y                   -       B->Y    F     AOI31xp33_ASAP7_75t_SL        1  0.7    36    10     111    (-,-) 
  cpu/stage2/data1sel/g719/Y                   -       A->Y    F     OR4x1_ASAP7_75t_SL            1  0.7    14    27     138    (-,-) 
  cpu/stage2/data1sel/g717/Y                   -       C->Y    F     AND5x1_ASAP7_75t_SL           1  1.0    12    16     154    (-,-) 
  cpu/stage2/data1sel/g716/Y                   -       A->Y    F     AND3x4_ASAP7_75t_SL          33 17.2    36    31     186    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    R     INVx6_ASAP7_75t_SL           32 14.6    32    20     205    (-,-) 
  cpu/stage2/rs1DataSel/g556/Y                 -       A2->Y   R     AO22x1_ASAP7_75t_L            4  2.7    35    35     240    (-,-) 
  cpu/stage2/aselmux/g556/Y                    -       A1->Y   R     AO22x1_ASAP7_75t_SL          13  7.4    76    48     288    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1981/Y -       A->Y    F     NOR2xp33_ASAP7_75t_SL         2  1.2    47    29     318    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1903/Y -       A1->Y   F     OA21x2_ASAP7_75t_SL           2  1.7    13    22     340    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1898/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL           2  1.7    13    18     358    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1893/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL         2  1.7    44    19     377    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1892/Y -       B->Y    R     AND2x2_ASAP7_75t_SL           2  1.3    12    18     395    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   R     AO21x1_ASAP7_75t_SL           2  1.7    20    17     413    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1886/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL         2  1.6    27    15     428    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1884/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL         3  1.8    45    23     451    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1879/Y -       A1->Y   F     AOI31xp33_ASAP7_75t_SL        3  2.2    54    28     478    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1873/Y -       A1->Y   R     OAI321xp33_ASAP7_75t_SL       2  1.6    72    39     517    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1869/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL         2  1.7    44    23     540    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL           3  2.8    17    26     566    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1866/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL         2  1.7    17    10     576    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL          2  2.2    28    12     588    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1857/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL         2  1.7    28    11     600    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1852/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL          2  1.7    21    12     612    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL         2  1.6    43    20     632    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1845/Y -       A2->Y   R     AO21x2_ASAP7_75t_SL           3  1.8    14    20     652    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1839/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_L          2  1.6    34    17     669    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1836/Y -       B->Y    F     XOR2xp5_ASAP7_75t_SL          1  0.7    26    17     687    (-,-) 
  cpu/stage2/alu/g4264/Y                       -       A2->Y   F     AO21x1_ASAP7_75t_SL           5  3.0    26    25     712    (-,-) 
  cpu/stage1/pcselmux/g966__4319/Y             -       A2->Y   F     AO22x1_ASAP7_75t_SL           1  0.7    12    20     732    (-,-) 
  cpu/stage1/pcselmux/g936__5107/Y             -       B->Y    F     AO21x1_ASAP7_75t_SL           2  1.2    16    18     749    (-,-) 
  cpu/stage1/pcreg/g366__9945/Y                -       B->Y    R     NAND2xp5_ASAP7_75t_SL         1  0.7    39    10     759    (-,-) 
  cpu/stage1/pcreg/register_reg[26]/D          -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     759    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------



Path 8: MET (20 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[27]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[5]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/stage1/pcreg/register_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       5                  
       Uncertainty:-     100                  
     Required Time:=     795                  
      Launch Clock:-       0                  
         Data Path:-     775                  
             Slack:=      20                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[5]/CLK        -       -       R     (arrival)                   15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[5]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        10  5.7    57    64      64    (-,-) 
  cpu/stage2/data1sel/g727/Y                   -       B->Y    F     OR3x1_ASAP7_75t_SL           1  0.6    12    25      89    (-,-) 
  cpu/stage2/data1sel/g724/Y                   -       A->Y    R     NOR2xp33_ASAP7_75t_SL        1  0.6    30    12     101    (-,-) 
  cpu/stage2/data1sel/g721/Y                   -       B->Y    F     AOI31xp33_ASAP7_75t_SL       1  0.7    36    10     111    (-,-) 
  cpu/stage2/data1sel/g719/Y                   -       A->Y    F     OR4x1_ASAP7_75t_SL           1  0.7    14    27     138    (-,-) 
  cpu/stage2/data1sel/g717/Y                   -       C->Y    F     AND5x1_ASAP7_75t_SL          1  1.0    12    16     154    (-,-) 
  cpu/stage2/data1sel/g716/Y                   -       A->Y    F     AND3x4_ASAP7_75t_SL         33 17.2    36    31     186    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    R     INVx6_ASAP7_75t_SL          32 14.6    32    20     205    (-,-) 
  cpu/stage2/rs1DataSel/g556/Y                 -       A2->Y   R     AO22x1_ASAP7_75t_L           4  2.7    35    35     240    (-,-) 
  cpu/stage2/aselmux/g556/Y                    -       A1->Y   R     AO22x1_ASAP7_75t_SL         13  7.4    76    48     288    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1981/Y -       A->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.2    47    29     318    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1903/Y -       A1->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    22     340    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1898/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    18     358    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1893/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.7    44    19     377    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1892/Y -       B->Y    R     AND2x2_ASAP7_75t_SL          2  1.3    12    18     395    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   R     AO21x1_ASAP7_75t_SL          2  1.7    20    17     413    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1886/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.6    27    15     428    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1884/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        3  1.8    45    23     451    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1879/Y -       A1->Y   F     AOI31xp33_ASAP7_75t_SL       3  2.2    54    28     478    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1873/Y -       A1->Y   R     OAI321xp33_ASAP7_75t_SL      2  1.6    72    39     517    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1869/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.7    44    23     540    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          3  2.8    17    26     566    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1866/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    17    10     576    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  2.2    28    12     588    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1857/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    28    11     600    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1852/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  1.7    21    12     612    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.6    43    20     632    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1845/Y -       A2->Y   R     AO21x2_ASAP7_75t_SL          3  1.8    14    20     652    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1839/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_L         2  1.6    34    17     669    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1834/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          1  1.0    12    21     690    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1831/Y -       B->Y    F     XOR2xp5_ASAP7_75t_SL         1  0.7    19    14     704    (-,-) 
  cpu/stage2/alu/g4283/Y                       -       A2->Y   F     AO21x1_ASAP7_75t_SL          5  3.0    26    24     728    (-,-) 
  cpu/stage1/pcselmux/g964__5107/Y             -       A2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    20     747    (-,-) 
  cpu/stage1/pcselmux/g931__1666/Y             -       B->Y    F     AO21x1_ASAP7_75t_SL          2  1.2    16    18     765    (-,-) 
  cpu/stage1/pcreg/g352__3680/Y                -       B->Y    R     NAND2xp5_ASAP7_75t_SL        1  0.7    39    10     775    (-,-) 
  cpu/stage1/pcreg/register_reg[27]/D          -       -       R     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     775    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 9: MET (27 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[28]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[5]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      17                  
       Uncertainty:-     100                  
     Required Time:=     783                  
      Launch Clock:-       0                  
         Data Path:-     756                  
             Slack:=      27                  

#--------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[5]/CLK        -       -       R     (arrival)                    15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[5]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L         10  5.7    57    64      64    (-,-) 
  cpu/stage2/data1sel/g727/Y                   -       B->Y    F     OR3x1_ASAP7_75t_SL            1  0.6    12    25      89    (-,-) 
  cpu/stage2/data1sel/g724/Y                   -       A->Y    R     NOR2xp33_ASAP7_75t_SL         1  0.6    30    12     101    (-,-) 
  cpu/stage2/data1sel/g721/Y                   -       B->Y    F     AOI31xp33_ASAP7_75t_SL        1  0.7    36    10     111    (-,-) 
  cpu/stage2/data1sel/g719/Y                   -       A->Y    F     OR4x1_ASAP7_75t_SL            1  0.7    14    27     138    (-,-) 
  cpu/stage2/data1sel/g717/Y                   -       C->Y    F     AND5x1_ASAP7_75t_SL           1  1.0    12    16     154    (-,-) 
  cpu/stage2/data1sel/g716/Y                   -       A->Y    F     AND3x4_ASAP7_75t_SL          33 17.2    36    31     186    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    R     INVx6_ASAP7_75t_SL           32 14.6    32    20     205    (-,-) 
  cpu/stage2/rs1DataSel/g556/Y                 -       A2->Y   R     AO22x1_ASAP7_75t_L            4  2.7    35    35     240    (-,-) 
  cpu/stage2/aselmux/g556/Y                    -       A1->Y   R     AO22x1_ASAP7_75t_SL          13  7.4    76    48     288    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1981/Y -       A->Y    F     NOR2xp33_ASAP7_75t_SL         2  1.2    47    29     318    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1903/Y -       A1->Y   F     OA21x2_ASAP7_75t_SL           2  1.7    13    22     340    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1898/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL           2  1.7    13    18     358    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1893/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL         2  1.7    44    19     377    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1892/Y -       B->Y    R     AND2x2_ASAP7_75t_SL           2  1.3    12    18     395    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   R     AO21x1_ASAP7_75t_SL           2  1.7    20    17     413    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1886/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL         2  1.6    27    15     428    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1884/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL         3  1.8    45    23     451    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1879/Y -       A1->Y   F     AOI31xp33_ASAP7_75t_SL        3  2.2    54    28     478    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1873/Y -       A1->Y   R     OAI321xp33_ASAP7_75t_SL       2  1.6    72    39     517    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1869/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL         2  1.7    44    23     540    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL           3  2.8    17    26     566    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1866/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL         2  1.7    17    10     576    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL          2  2.2    28    12     588    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1857/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL         2  1.7    28    11     600    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1852/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL          2  1.7    21    12     612    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL         2  1.6    43    20     632    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1845/Y -       A2->Y   R     AO21x2_ASAP7_75t_SL           3  1.8    14    20     652    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1841/Y -       A2->Y   R     AO21x1_ASAP7_75t_L            2  1.9    25    22     674    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g2/Y    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL         1  0.7    24    14     688    (-,-) 
  cpu/stage2/alu/g4279/Y                       -       A2->Y   R     AO21x1_ASAP7_75t_SL           5  3.0    35    24     712    (-,-) 
  cpu/stage1/pcselmux/g963__2398/Y             -       A2->Y   R     AO22x1_ASAP7_75t_SL           1  0.7    14    20     733    (-,-) 
  cpu/stage1/pcselmux/g938__4319/Y             -       B->Y    R     AO21x1_ASAP7_75t_SL           2  1.2    20    14     747    (-,-) 
  cpu/stage1/pcreg/g367__2883/Y                -       B->Y    F     NAND2xp5_ASAP7_75t_SL         1  0.7    43     9     756    (-,-) 
  cpu/stage1/pcreg/register_reg[28]/D          -       -       F     ASYNC_DFFHx1_ASAP7_75t_L      1    -     -     0     756    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------



Path 10: MET (38 ps) Setup Check with Pin cpu/stage3/csr/csr_reg[29]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[5]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage3/csr/csr_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       9                  
       Uncertainty:-     100                  
     Required Time:=     791                  
      Launch Clock:-       0                  
         Data Path:-     754                  
             Slack:=      38                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[5]/CLK        -       -       R     (arrival)                   15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[5]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        10  5.7    57    64      64    (-,-) 
  cpu/stage2/data1sel/g727/Y                   -       B->Y    F     OR3x1_ASAP7_75t_SL           1  0.6    12    25      89    (-,-) 
  cpu/stage2/data1sel/g724/Y                   -       A->Y    R     NOR2xp33_ASAP7_75t_SL        1  0.6    30    12     101    (-,-) 
  cpu/stage2/data1sel/g721/Y                   -       B->Y    F     AOI31xp33_ASAP7_75t_SL       1  0.7    36    10     111    (-,-) 
  cpu/stage2/data1sel/g719/Y                   -       A->Y    F     OR4x1_ASAP7_75t_SL           1  0.7    14    27     138    (-,-) 
  cpu/stage2/data1sel/g717/Y                   -       C->Y    F     AND5x1_ASAP7_75t_SL          1  1.0    12    16     154    (-,-) 
  cpu/stage2/data1sel/g716/Y                   -       A->Y    F     AND3x4_ASAP7_75t_SL         33 17.2    36    31     186    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    R     INVx6_ASAP7_75t_SL          32 14.6    32    20     205    (-,-) 
  cpu/stage2/rs1DataSel/g556/Y                 -       A2->Y   R     AO22x1_ASAP7_75t_L           4  2.7    35    35     240    (-,-) 
  cpu/stage2/aselmux/g556/Y                    -       A1->Y   R     AO22x1_ASAP7_75t_SL         13  7.4    76    48     288    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1981/Y -       A->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.2    47    29     318    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1903/Y -       A1->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    22     340    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1898/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    18     358    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1893/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.7    44    19     377    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1892/Y -       B->Y    R     AND2x2_ASAP7_75t_SL          2  1.3    12    18     395    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   R     AO21x1_ASAP7_75t_SL          2  1.7    20    17     413    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1886/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.6    27    15     428    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1884/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        3  1.8    45    23     451    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1879/Y -       A1->Y   F     AOI31xp33_ASAP7_75t_SL       3  2.2    54    28     478    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1873/Y -       A1->Y   R     OAI321xp33_ASAP7_75t_SL      2  1.6    72    39     517    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1869/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.7    44    23     540    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          3  2.8    17    26     566    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1866/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    17    10     576    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  2.2    28    12     588    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1857/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    28    11     600    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1852/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  1.7    21    12     612    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.6    43    20     632    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1845/Y -       A2->Y   R     AO21x2_ASAP7_75t_SL          3  1.8    14    20     652    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1841/Y -       A2->Y   R     AO21x1_ASAP7_75t_L           2  1.9    25    22     674    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1838/Y -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  1.8    19    10     684    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1833/Y -       B->Y    R     NAND2xp5_ASAP7_75t_L         1  1.1    30    16     700    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1830/Y -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.7    29    18     718    (-,-) 
  cpu/stage2/alu/g4273/Y                       -       A2->Y   R     AO21x1_ASAP7_75t_SL          5  3.1    36    25     743    (-,-) 
  cpu/stage3/csr/g164/Y                        -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  0.7    60    10     753    (-,-) 
  cpu/stage3/csr/csr_reg[29]/D                 -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     754    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 11: MET (39 ps) Setup Check with Pin cpu/stage3/csr/csr_reg[30]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[5]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage3/csr/csr_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       9                  
       Uncertainty:-     100                  
     Required Time:=     791                  
      Launch Clock:-       0                  
         Data Path:-     752                  
             Slack:=      39                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[5]/CLK        -       -       R     (arrival)                   15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[5]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        10  5.7    57    64      64    (-,-) 
  cpu/stage2/data1sel/g727/Y                   -       B->Y    F     OR3x1_ASAP7_75t_SL           1  0.6    12    25      89    (-,-) 
  cpu/stage2/data1sel/g724/Y                   -       A->Y    R     NOR2xp33_ASAP7_75t_SL        1  0.6    30    12     101    (-,-) 
  cpu/stage2/data1sel/g721/Y                   -       B->Y    F     AOI31xp33_ASAP7_75t_SL       1  0.7    36    10     111    (-,-) 
  cpu/stage2/data1sel/g719/Y                   -       A->Y    F     OR4x1_ASAP7_75t_SL           1  0.7    14    27     138    (-,-) 
  cpu/stage2/data1sel/g717/Y                   -       C->Y    F     AND5x1_ASAP7_75t_SL          1  1.0    12    16     154    (-,-) 
  cpu/stage2/data1sel/g716/Y                   -       A->Y    F     AND3x4_ASAP7_75t_SL         33 17.2    36    31     186    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    R     INVx6_ASAP7_75t_SL          32 14.6    32    20     205    (-,-) 
  cpu/stage2/rs1DataSel/g556/Y                 -       A2->Y   R     AO22x1_ASAP7_75t_L           4  2.7    35    35     240    (-,-) 
  cpu/stage2/aselmux/g556/Y                    -       A1->Y   R     AO22x1_ASAP7_75t_SL         13  7.4    76    48     288    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1981/Y -       A->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.2    47    29     318    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1903/Y -       A1->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    22     340    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1898/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    18     358    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1893/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.7    44    19     377    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1892/Y -       B->Y    R     AND2x2_ASAP7_75t_SL          2  1.3    12    18     395    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   R     AO21x1_ASAP7_75t_SL          2  1.7    20    17     413    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1886/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.6    27    15     428    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1884/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        3  1.8    45    23     451    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1879/Y -       A1->Y   F     AOI31xp33_ASAP7_75t_SL       3  2.2    54    28     478    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1873/Y -       A1->Y   R     OAI321xp33_ASAP7_75t_SL      2  1.6    72    39     517    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1869/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.7    44    23     540    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          3  2.8    17    26     566    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1866/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    17    10     576    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  2.2    28    12     588    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1857/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    28    11     600    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1852/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  1.7    21    12     612    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.6    43    20     632    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1845/Y -       A2->Y   R     AO21x2_ASAP7_75t_SL          3  1.8    14    20     652    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1841/Y -       A2->Y   R     AO21x1_ASAP7_75t_L           2  1.9    25    22     674    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1838/Y -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  1.8    19    10     684    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1832/Y -       A1->Y   R     OAI21x1_ASAP7_75t_SL         2  1.7    37    15     699    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1829/Y -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.7    26    19     718    (-,-) 
  cpu/stage2/alu/g4263/Y                       -       A2->Y   R     AO21x1_ASAP7_75t_SL          5  3.0    35    25     742    (-,-) 
  cpu/stage3/csr/g191/Y                        -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  0.7    60    10     752    (-,-) 
  cpu/stage3/csr/csr_reg[30]/D                 -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     752    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 12: MET (39 ps) Setup Check with Pin cpu/s2_to_s3_alu/register_reg[29]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[5]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/s2_to_s3_alu/register_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     793                  
      Launch Clock:-       0                  
         Data Path:-     754                  
             Slack:=      39                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[5]/CLK        -       -       R     (arrival)                   15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[5]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        10  5.7    57    64      64    (-,-) 
  cpu/stage2/data1sel/g727/Y                   -       B->Y    F     OR3x1_ASAP7_75t_SL           1  0.6    12    25      89    (-,-) 
  cpu/stage2/data1sel/g724/Y                   -       A->Y    R     NOR2xp33_ASAP7_75t_SL        1  0.6    30    12     101    (-,-) 
  cpu/stage2/data1sel/g721/Y                   -       B->Y    F     AOI31xp33_ASAP7_75t_SL       1  0.7    36    10     111    (-,-) 
  cpu/stage2/data1sel/g719/Y                   -       A->Y    F     OR4x1_ASAP7_75t_SL           1  0.7    14    27     138    (-,-) 
  cpu/stage2/data1sel/g717/Y                   -       C->Y    F     AND5x1_ASAP7_75t_SL          1  1.0    12    16     154    (-,-) 
  cpu/stage2/data1sel/g716/Y                   -       A->Y    F     AND3x4_ASAP7_75t_SL         33 17.2    36    31     186    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    R     INVx6_ASAP7_75t_SL          32 14.6    32    20     205    (-,-) 
  cpu/stage2/rs1DataSel/g556/Y                 -       A2->Y   R     AO22x1_ASAP7_75t_L           4  2.7    35    35     240    (-,-) 
  cpu/stage2/aselmux/g556/Y                    -       A1->Y   R     AO22x1_ASAP7_75t_SL         13  7.4    76    48     288    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1981/Y -       A->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.2    47    29     318    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1903/Y -       A1->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    22     340    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1898/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    18     358    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1893/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.7    44    19     377    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1892/Y -       B->Y    R     AND2x2_ASAP7_75t_SL          2  1.3    12    18     395    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   R     AO21x1_ASAP7_75t_SL          2  1.7    20    17     413    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1886/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.6    27    15     428    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1884/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        3  1.8    45    23     451    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1879/Y -       A1->Y   F     AOI31xp33_ASAP7_75t_SL       3  2.2    54    28     478    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1873/Y -       A1->Y   R     OAI321xp33_ASAP7_75t_SL      2  1.6    72    39     517    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1869/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.7    44    23     540    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          3  2.8    17    26     566    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1866/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    17    10     576    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  2.2    28    12     588    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1857/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    28    11     600    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1852/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  1.7    21    12     612    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.6    43    20     632    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1845/Y -       A2->Y   R     AO21x2_ASAP7_75t_SL          3  1.8    14    20     652    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1841/Y -       A2->Y   R     AO21x1_ASAP7_75t_L           2  1.9    25    22     674    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1838/Y -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  1.8    19    10     684    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1833/Y -       B->Y    R     NAND2xp5_ASAP7_75t_L         1  1.1    30    16     700    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1830/Y -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.7    29    18     718    (-,-) 
  cpu/stage2/alu/g4273/Y                       -       A2->Y   R     AO21x1_ASAP7_75t_SL          5  3.1    36    25     743    (-,-) 
  cpu/s2_to_s3_alu/g421__2398/Y                -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  0.7    56    10     753    (-,-) 
  cpu/s2_to_s3_alu/register_reg[29]/D          -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     754    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 13: MET (40 ps) Setup Check with Pin cpu/s2_to_s3_alu/register_reg[30]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[5]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/s2_to_s3_alu/register_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     793                  
      Launch Clock:-       0                  
         Data Path:-     752                  
             Slack:=      40                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[5]/CLK        -       -       R     (arrival)                   15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[5]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        10  5.7    57    64      64    (-,-) 
  cpu/stage2/data1sel/g727/Y                   -       B->Y    F     OR3x1_ASAP7_75t_SL           1  0.6    12    25      89    (-,-) 
  cpu/stage2/data1sel/g724/Y                   -       A->Y    R     NOR2xp33_ASAP7_75t_SL        1  0.6    30    12     101    (-,-) 
  cpu/stage2/data1sel/g721/Y                   -       B->Y    F     AOI31xp33_ASAP7_75t_SL       1  0.7    36    10     111    (-,-) 
  cpu/stage2/data1sel/g719/Y                   -       A->Y    F     OR4x1_ASAP7_75t_SL           1  0.7    14    27     138    (-,-) 
  cpu/stage2/data1sel/g717/Y                   -       C->Y    F     AND5x1_ASAP7_75t_SL          1  1.0    12    16     154    (-,-) 
  cpu/stage2/data1sel/g716/Y                   -       A->Y    F     AND3x4_ASAP7_75t_SL         33 17.2    36    31     186    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    R     INVx6_ASAP7_75t_SL          32 14.6    32    20     205    (-,-) 
  cpu/stage2/rs1DataSel/g556/Y                 -       A2->Y   R     AO22x1_ASAP7_75t_L           4  2.7    35    35     240    (-,-) 
  cpu/stage2/aselmux/g556/Y                    -       A1->Y   R     AO22x1_ASAP7_75t_SL         13  7.4    76    48     288    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1981/Y -       A->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.2    47    29     318    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1903/Y -       A1->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    22     340    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1898/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    18     358    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1893/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.7    44    19     377    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1892/Y -       B->Y    R     AND2x2_ASAP7_75t_SL          2  1.3    12    18     395    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   R     AO21x1_ASAP7_75t_SL          2  1.7    20    17     413    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1886/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.6    27    15     428    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1884/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        3  1.8    45    23     451    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1879/Y -       A1->Y   F     AOI31xp33_ASAP7_75t_SL       3  2.2    54    28     478    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1873/Y -       A1->Y   R     OAI321xp33_ASAP7_75t_SL      2  1.6    72    39     517    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1869/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.7    44    23     540    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          3  2.8    17    26     566    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1866/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    17    10     576    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  2.2    28    12     588    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1857/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    28    11     600    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1852/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  1.7    21    12     612    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.6    43    20     632    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1845/Y -       A2->Y   R     AO21x2_ASAP7_75t_SL          3  1.8    14    20     652    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1841/Y -       A2->Y   R     AO21x1_ASAP7_75t_L           2  1.9    25    22     674    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1838/Y -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  1.8    19    10     684    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1832/Y -       A1->Y   R     OAI21x1_ASAP7_75t_SL         2  1.7    37    15     699    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1829/Y -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.7    26    19     718    (-,-) 
  cpu/stage2/alu/g4263/Y                       -       A2->Y   R     AO21x1_ASAP7_75t_SL          5  3.0    35    25     742    (-,-) 
  cpu/s2_to_s3_alu/g434__7098/Y                -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  0.7    56    10     752    (-,-) 
  cpu/s2_to_s3_alu/register_reg[30]/D          -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     752    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 14: MET (43 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[24]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[5]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/stage1/pcreg/register_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      22                  
       Uncertainty:-     100                  
     Required Time:=     778                  
      Launch Clock:-       0                  
         Data Path:-     735                  
             Slack:=      43                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[5]/CLK        -       -       R     (arrival)                   15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[5]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        10  5.7    57    64      64    (-,-) 
  cpu/stage2/data1sel/g727/Y                   -       B->Y    F     OR3x1_ASAP7_75t_SL           1  0.6    12    25      89    (-,-) 
  cpu/stage2/data1sel/g724/Y                   -       A->Y    R     NOR2xp33_ASAP7_75t_SL        1  0.6    30    12     101    (-,-) 
  cpu/stage2/data1sel/g721/Y                   -       B->Y    F     AOI31xp33_ASAP7_75t_SL       1  0.7    36    10     111    (-,-) 
  cpu/stage2/data1sel/g719/Y                   -       A->Y    F     OR4x1_ASAP7_75t_SL           1  0.7    14    27     138    (-,-) 
  cpu/stage2/data1sel/g717/Y                   -       C->Y    F     AND5x1_ASAP7_75t_SL          1  1.0    12    16     154    (-,-) 
  cpu/stage2/data1sel/g716/Y                   -       A->Y    F     AND3x4_ASAP7_75t_SL         33 17.2    36    31     186    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    R     INVx6_ASAP7_75t_SL          32 14.6    32    20     205    (-,-) 
  cpu/stage2/rs1DataSel/g556/Y                 -       A2->Y   R     AO22x1_ASAP7_75t_L           4  2.7    35    35     240    (-,-) 
  cpu/stage2/aselmux/g556/Y                    -       A1->Y   R     AO22x1_ASAP7_75t_SL         13  7.4    76    48     288    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1981/Y -       A->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.2    47    29     318    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1903/Y -       A1->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    22     340    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1898/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    18     358    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1893/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.7    44    19     377    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1892/Y -       B->Y    R     AND2x2_ASAP7_75t_SL          2  1.3    12    18     395    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   R     AO21x1_ASAP7_75t_SL          2  1.7    20    17     413    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1886/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.6    27    15     428    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1884/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        3  1.8    45    23     451    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1879/Y -       A1->Y   F     AOI31xp33_ASAP7_75t_SL       3  2.2    54    28     478    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1873/Y -       A1->Y   R     OAI321xp33_ASAP7_75t_SL      2  1.6    72    39     517    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1869/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.7    44    23     540    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          3  2.8    17    26     566    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1866/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    17    10     576    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  2.2    28    12     588    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1857/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    28    11     600    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1852/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  1.7    21    12     612    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.6    43    20     632    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1845/Y -       A2->Y   R     AO21x2_ASAP7_75t_SL          3  1.8    14    20     652    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1844/Y -       A->Y    F     INVx1_ASAP7_75t_SL           2  1.7    15    10     662    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1843/Y -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  0.7    23    16     678    (-,-) 
  cpu/stage2/alu/g4280/Y                       -       A2->Y   F     AO21x1_ASAP7_75t_SL          5  3.4    29    26     704    (-,-) 
  cpu/stage1/pcselmux/g941__6783/Y             -       A1->Y   F     AO222x2_ASAP7_75t_SL         2  1.2    15    21     725    (-,-) 
  cpu/stage1/pcreg/g365__9315/Y                -       B->Y    R     NAND2xp5_ASAP7_75t_SL        1  0.7    39    10     735    (-,-) 
  cpu/stage1/pcreg/register_reg[24]/D          -       -       R     DFFHQNx1_ASAP7_75t_R         1    -     -     0     735    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 15: MET (53 ps) Setup Check with Pin cpu/stage3/csr/csr_reg[27]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[5]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/stage3/csr/csr_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     793                  
      Launch Clock:-       0                  
         Data Path:-     740                  
             Slack:=      53                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[5]/CLK        -       -       R     (arrival)                   15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[5]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        10  5.7    57    64      64    (-,-) 
  cpu/stage2/data1sel/g727/Y                   -       B->Y    F     OR3x1_ASAP7_75t_SL           1  0.6    12    25      89    (-,-) 
  cpu/stage2/data1sel/g724/Y                   -       A->Y    R     NOR2xp33_ASAP7_75t_SL        1  0.6    30    12     101    (-,-) 
  cpu/stage2/data1sel/g721/Y                   -       B->Y    F     AOI31xp33_ASAP7_75t_SL       1  0.7    36    10     111    (-,-) 
  cpu/stage2/data1sel/g719/Y                   -       A->Y    F     OR4x1_ASAP7_75t_SL           1  0.7    14    27     138    (-,-) 
  cpu/stage2/data1sel/g717/Y                   -       C->Y    F     AND5x1_ASAP7_75t_SL          1  1.0    12    16     154    (-,-) 
  cpu/stage2/data1sel/g716/Y                   -       A->Y    F     AND3x4_ASAP7_75t_SL         33 17.2    36    31     186    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    R     INVx6_ASAP7_75t_SL          32 14.6    32    20     205    (-,-) 
  cpu/stage2/rs1DataSel/g556/Y                 -       A2->Y   R     AO22x1_ASAP7_75t_L           4  2.7    35    35     240    (-,-) 
  cpu/stage2/aselmux/g556/Y                    -       A1->Y   R     AO22x1_ASAP7_75t_SL         13  7.4    76    48     288    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1981/Y -       A->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.2    47    29     318    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1903/Y -       A1->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    22     340    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1898/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    18     358    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1893/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.7    44    19     377    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1892/Y -       B->Y    R     AND2x2_ASAP7_75t_SL          2  1.3    12    18     395    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   R     AO21x1_ASAP7_75t_SL          2  1.7    20    17     413    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1886/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.6    27    15     428    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1884/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        3  1.8    45    23     451    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1879/Y -       A1->Y   F     AOI31xp33_ASAP7_75t_SL       3  2.2    54    28     478    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1873/Y -       A1->Y   R     OAI321xp33_ASAP7_75t_SL      2  1.6    72    39     517    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1869/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.7    44    23     540    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          3  2.8    17    26     566    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1866/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    17    10     576    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  2.2    28    12     588    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1857/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    28    11     600    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1852/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  1.7    21    12     612    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.6    43    20     632    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1845/Y -       A2->Y   R     AO21x2_ASAP7_75t_SL          3  1.8    14    20     652    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1839/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_L         2  1.6    34    17     669    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1834/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          1  1.0    12    21     690    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1831/Y -       B->Y    F     XOR2xp5_ASAP7_75t_SL         1  0.7    19    14     704    (-,-) 
  cpu/stage2/alu/g4283/Y                       -       A2->Y   F     AO21x1_ASAP7_75t_SL          5  3.0    26    24     728    (-,-) 
  cpu/stage3/csr/g168/Y                        -       B->Y    R     NAND2xp5_ASAP7_75t_SL        1  0.7    52    12     740    (-,-) 
  cpu/stage3/csr/csr_reg[27]/D                 -       -       R     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     740    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 16: MET (54 ps) Setup Check with Pin cpu/s2_to_s3_alu/register_reg[27]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[5]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/s2_to_s3_alu/register_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     793                  
      Launch Clock:-       0                  
         Data Path:-     740                  
             Slack:=      54                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[5]/CLK        -       -       R     (arrival)                   15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[5]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        10  5.7    57    64      64    (-,-) 
  cpu/stage2/data1sel/g727/Y                   -       B->Y    F     OR3x1_ASAP7_75t_SL           1  0.6    12    25      89    (-,-) 
  cpu/stage2/data1sel/g724/Y                   -       A->Y    R     NOR2xp33_ASAP7_75t_SL        1  0.6    30    12     101    (-,-) 
  cpu/stage2/data1sel/g721/Y                   -       B->Y    F     AOI31xp33_ASAP7_75t_SL       1  0.7    36    10     111    (-,-) 
  cpu/stage2/data1sel/g719/Y                   -       A->Y    F     OR4x1_ASAP7_75t_SL           1  0.7    14    27     138    (-,-) 
  cpu/stage2/data1sel/g717/Y                   -       C->Y    F     AND5x1_ASAP7_75t_SL          1  1.0    12    16     154    (-,-) 
  cpu/stage2/data1sel/g716/Y                   -       A->Y    F     AND3x4_ASAP7_75t_SL         33 17.2    36    31     186    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    R     INVx6_ASAP7_75t_SL          32 14.6    32    20     205    (-,-) 
  cpu/stage2/rs1DataSel/g556/Y                 -       A2->Y   R     AO22x1_ASAP7_75t_L           4  2.7    35    35     240    (-,-) 
  cpu/stage2/aselmux/g556/Y                    -       A1->Y   R     AO22x1_ASAP7_75t_SL         13  7.4    76    48     288    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1981/Y -       A->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.2    47    29     318    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1903/Y -       A1->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    22     340    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1898/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    18     358    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1893/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.7    44    19     377    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1892/Y -       B->Y    R     AND2x2_ASAP7_75t_SL          2  1.3    12    18     395    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   R     AO21x1_ASAP7_75t_SL          2  1.7    20    17     413    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1886/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.6    27    15     428    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1884/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        3  1.8    45    23     451    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1879/Y -       A1->Y   F     AOI31xp33_ASAP7_75t_SL       3  2.2    54    28     478    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1873/Y -       A1->Y   R     OAI321xp33_ASAP7_75t_SL      2  1.6    72    39     517    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1869/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.7    44    23     540    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          3  2.8    17    26     566    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1866/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    17    10     576    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  2.2    28    12     588    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1857/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    28    11     600    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1852/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  1.7    21    12     612    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.6    43    20     632    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1845/Y -       A2->Y   R     AO21x2_ASAP7_75t_SL          3  1.8    14    20     652    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1839/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_L         2  1.6    34    17     669    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1834/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          1  1.0    12    21     690    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1831/Y -       B->Y    F     XOR2xp5_ASAP7_75t_SL         1  0.7    19    14     704    (-,-) 
  cpu/stage2/alu/g4283/Y                       -       A2->Y   F     AO21x1_ASAP7_75t_SL          5  3.0    26    24     728    (-,-) 
  cpu/s2_to_s3_alu/g425__8428/Y                -       B->Y    R     NAND2xp5_ASAP7_75t_SL        1  0.7    49    12     740    (-,-) 
  cpu/s2_to_s3_alu/register_reg[27]/D          -       -       R     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     740    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 17: MET (58 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[12]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[6]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       8                  
       Uncertainty:-     100                  
     Required Time:=     792                  
      Launch Clock:-       0                  
         Data Path:-     735                  
             Slack:=      58                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[6]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[6]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.2    34    47      47    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1350/Y     -       A->Y    R     AND4x1_ASAP7_75t_SL          1  1.3    19    25      72    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.0    15     8      80    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1338/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.5    28    15      95    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1333/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  1.6    18    10     105    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1328/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.3    80    41     145    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1323/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.7    34    13     158    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.5    26    15     173    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.2    21    12     185    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1308/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.0    12    20     204    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1300/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          2  1.7    21    11     215    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    F     NAND2xp5_ASAP7_75t_L         1  1.1    22    14     229    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1284/Y     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  0.7    18    18     248    (-,-) 
  cpu/stage3/wbselmux/g1077/Y            -       A2->Y   F     AO21x1_ASAP7_75t_SL          9  4.7    38    29     277    (-,-) 
  cpu/stage2/rs2DataSel/g559/Y           -       B1->Y   F     AO22x1_ASAP7_75t_SL          6  3.9    33    37     314    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2310/Y -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    21    13     327    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2272/Y -       B->Y    R     OR2x2_ASAP7_75t_SL           2  1.3    12    15     342    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2263/Y -       B->Y    R     OA21x2_ASAP7_75t_SL          2  1.3    12    16     358    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2251/Y -       B->Y    F     OAI211xp5_ASAP7_75t_SL       2  1.3    39    16     375    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2234/Y -       A2->Y   R     OAI321xp33_ASAP7_75t_SL      1  0.7    45    25     399    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2233/Y -       A1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    18     418    (-,-) 
  cpu/stage2/branchcomp/g944/Y           -       B2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    22     440    (-,-) 
  cpu/stage1/pcsel/g857__4733/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    43    16     456    (-,-) 
  cpu/stage1/pcsel/g852__7098/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     475    (-,-) 
  cpu/stage1/pcsel/g847__1617/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.3    38    21     495    (-,-) 
  cpu/stage1/pcselmux/g980/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           1  0.7    17    11     506    (-,-) 
  cpu/stage1/pcselmux/g977__5122/Y       -       B->Y    R     AND2x2_ASAP7_75t_SL         33 26.2   133    70     576    (-,-) 
  cpu/stage1/pcselmux/g976/Y             -       A->Y    F     INVx2_ASAP7_75t_L            2  2.0    35    18     594    (-,-) 
  cpu/stage1/pcselmux/g974__2802/Y       -       B->Y    F     AND2x4_ASAP7_75t_SL         33 25.3    49    39     633    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    23    16     649    (-,-) 
  cpu/stage1/pcselmux/g972__1617/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 24.7    64    40     690    (-,-) 
  cpu/stage1/pcselmux/g945__1705/Y       -       B1->Y   R     AO222x2_ASAP7_75t_SL         2  1.1    16    33     722    (-,-) 
  cpu/stage1/pcreg/g363__4733/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  0.7    19    13     735    (-,-) 
  cpu/stage1/pcreg/register_reg[12]/D    -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     735    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 18: MET (58 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[11]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[6]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     793                  
      Launch Clock:-       0                  
         Data Path:-     735                  
             Slack:=      58                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[6]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[6]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.2    34    47      47    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1350/Y     -       A->Y    R     AND4x1_ASAP7_75t_SL          1  1.3    19    25      72    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.0    15     8      80    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1338/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.5    28    15      95    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1333/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  1.6    18    10     105    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1328/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.3    80    41     145    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1323/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.7    34    13     158    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.5    26    15     173    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.2    21    12     185    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1308/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.0    12    20     204    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1300/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          2  1.7    21    11     215    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    F     NAND2xp5_ASAP7_75t_L         1  1.1    22    14     229    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1284/Y     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  0.7    18    18     248    (-,-) 
  cpu/stage3/wbselmux/g1077/Y            -       A2->Y   F     AO21x1_ASAP7_75t_SL          9  4.7    38    29     277    (-,-) 
  cpu/stage2/rs2DataSel/g559/Y           -       B1->Y   F     AO22x1_ASAP7_75t_SL          6  3.9    33    37     314    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2310/Y -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    21    13     327    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2272/Y -       B->Y    R     OR2x2_ASAP7_75t_SL           2  1.3    12    15     342    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2263/Y -       B->Y    R     OA21x2_ASAP7_75t_SL          2  1.3    12    16     358    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2251/Y -       B->Y    F     OAI211xp5_ASAP7_75t_SL       2  1.3    39    16     375    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2234/Y -       A2->Y   R     OAI321xp33_ASAP7_75t_SL      1  0.7    45    25     399    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2233/Y -       A1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    18     418    (-,-) 
  cpu/stage2/branchcomp/g944/Y           -       B2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    22     440    (-,-) 
  cpu/stage1/pcsel/g857__4733/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    43    16     456    (-,-) 
  cpu/stage1/pcsel/g852__7098/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     475    (-,-) 
  cpu/stage1/pcsel/g847__1617/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.3    38    21     495    (-,-) 
  cpu/stage1/pcselmux/g980/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           1  0.7    17    11     506    (-,-) 
  cpu/stage1/pcselmux/g977__5122/Y       -       B->Y    R     AND2x2_ASAP7_75t_SL         33 26.2   133    70     576    (-,-) 
  cpu/stage1/pcselmux/g976/Y             -       A->Y    F     INVx2_ASAP7_75t_L            2  2.0    35    18     594    (-,-) 
  cpu/stage1/pcselmux/g974__2802/Y       -       B->Y    F     AND2x4_ASAP7_75t_SL         33 25.3    49    39     633    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    23    16     649    (-,-) 
  cpu/stage1/pcselmux/g972__1617/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 24.7    64    40     690    (-,-) 
  cpu/stage1/pcselmux/g946__5122/Y       -       B1->Y   R     AO222x2_ASAP7_75t_SL         2  1.1    17    33     722    (-,-) 
  cpu/stage1/pcreg/g377__8428/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  0.7    19    13     735    (-,-) 
  cpu/stage1/pcreg/register_reg[11]/D    -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     735    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 19: MET (58 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[10]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[6]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       8                  
       Uncertainty:-     100                  
     Required Time:=     792                  
      Launch Clock:-       0                  
         Data Path:-     735                  
             Slack:=      58                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[6]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[6]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.2    34    47      47    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1350/Y     -       A->Y    R     AND4x1_ASAP7_75t_SL          1  1.3    19    25      72    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.0    15     8      80    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1338/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.5    28    15      95    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1333/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  1.6    18    10     105    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1328/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.3    80    41     145    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1323/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.7    34    13     158    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.5    26    15     173    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.2    21    12     185    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1308/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.0    12    20     204    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1300/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          2  1.7    21    11     215    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    F     NAND2xp5_ASAP7_75t_L         1  1.1    22    14     229    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1284/Y     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  0.7    18    18     248    (-,-) 
  cpu/stage3/wbselmux/g1077/Y            -       A2->Y   F     AO21x1_ASAP7_75t_SL          9  4.7    38    29     277    (-,-) 
  cpu/stage2/rs2DataSel/g559/Y           -       B1->Y   F     AO22x1_ASAP7_75t_SL          6  3.9    33    37     314    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2310/Y -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    21    13     327    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2272/Y -       B->Y    R     OR2x2_ASAP7_75t_SL           2  1.3    12    15     342    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2263/Y -       B->Y    R     OA21x2_ASAP7_75t_SL          2  1.3    12    16     358    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2251/Y -       B->Y    F     OAI211xp5_ASAP7_75t_SL       2  1.3    39    16     375    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2234/Y -       A2->Y   R     OAI321xp33_ASAP7_75t_SL      1  0.7    45    25     399    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2233/Y -       A1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    18     418    (-,-) 
  cpu/stage2/branchcomp/g944/Y           -       B2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    22     440    (-,-) 
  cpu/stage1/pcsel/g857__4733/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    43    16     456    (-,-) 
  cpu/stage1/pcsel/g852__7098/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     475    (-,-) 
  cpu/stage1/pcsel/g847__1617/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.3    38    21     495    (-,-) 
  cpu/stage1/pcselmux/g980/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           1  0.7    17    11     506    (-,-) 
  cpu/stage1/pcselmux/g977__5122/Y       -       B->Y    R     AND2x2_ASAP7_75t_SL         33 26.2   133    70     576    (-,-) 
  cpu/stage1/pcselmux/g976/Y             -       A->Y    F     INVx2_ASAP7_75t_L            2  2.0    35    18     594    (-,-) 
  cpu/stage1/pcselmux/g974__2802/Y       -       B->Y    F     AND2x4_ASAP7_75t_SL         33 25.3    49    39     633    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    23    16     649    (-,-) 
  cpu/stage1/pcselmux/g972__1617/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 24.7    64    40     690    (-,-) 
  cpu/stage1/pcselmux/g947__8246/Y       -       B1->Y   R     AO222x2_ASAP7_75t_SL         2  1.1    16    33     722    (-,-) 
  cpu/stage1/pcreg/g376__4319/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  0.7    19    13     735    (-,-) 
  cpu/stage1/pcreg/register_reg[10]/D    -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     735    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 20: MET (58 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[9]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[6]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       8                  
       Uncertainty:-     100                  
     Required Time:=     792                  
      Launch Clock:-       0                  
         Data Path:-     735                  
             Slack:=      58                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[6]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[6]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.2    34    47      47    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1350/Y     -       A->Y    R     AND4x1_ASAP7_75t_SL          1  1.3    19    25      72    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.0    15     8      80    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1338/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.5    28    15      95    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1333/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  1.6    18    10     105    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1328/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.3    80    41     145    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1323/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.7    34    13     158    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.5    26    15     173    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.2    21    12     185    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1308/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.0    12    20     204    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1300/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          2  1.7    21    11     215    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    F     NAND2xp5_ASAP7_75t_L         1  1.1    22    14     229    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1284/Y     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  0.7    18    18     248    (-,-) 
  cpu/stage3/wbselmux/g1077/Y            -       A2->Y   F     AO21x1_ASAP7_75t_SL          9  4.7    38    29     277    (-,-) 
  cpu/stage2/rs2DataSel/g559/Y           -       B1->Y   F     AO22x1_ASAP7_75t_SL          6  3.9    33    37     314    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2310/Y -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    21    13     327    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2272/Y -       B->Y    R     OR2x2_ASAP7_75t_SL           2  1.3    12    15     342    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2263/Y -       B->Y    R     OA21x2_ASAP7_75t_SL          2  1.3    12    16     358    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2251/Y -       B->Y    F     OAI211xp5_ASAP7_75t_SL       2  1.3    39    16     375    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2234/Y -       A2->Y   R     OAI321xp33_ASAP7_75t_SL      1  0.7    45    25     399    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2233/Y -       A1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    18     418    (-,-) 
  cpu/stage2/branchcomp/g944/Y           -       B2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    22     440    (-,-) 
  cpu/stage1/pcsel/g857__4733/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    43    16     456    (-,-) 
  cpu/stage1/pcsel/g852__7098/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     475    (-,-) 
  cpu/stage1/pcsel/g847__1617/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.3    38    21     495    (-,-) 
  cpu/stage1/pcselmux/g980/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           1  0.7    17    11     506    (-,-) 
  cpu/stage1/pcselmux/g977__5122/Y       -       B->Y    R     AND2x2_ASAP7_75t_SL         33 26.2   133    70     576    (-,-) 
  cpu/stage1/pcselmux/g976/Y             -       A->Y    F     INVx2_ASAP7_75t_L            2  2.0    35    18     594    (-,-) 
  cpu/stage1/pcselmux/g974__2802/Y       -       B->Y    F     AND2x4_ASAP7_75t_SL         33 25.3    49    39     633    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    23    16     649    (-,-) 
  cpu/stage1/pcselmux/g972__1617/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 24.7    64    40     690    (-,-) 
  cpu/stage1/pcselmux/g949__6131/Y       -       B1->Y   R     AO222x2_ASAP7_75t_SL         2  1.1    16    33     722    (-,-) 
  cpu/stage1/pcreg/g375__6260/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  0.7    19    13     735    (-,-) 
  cpu/stage1/pcreg/register_reg[9]/D     -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     735    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 21: MET (58 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[8]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[6]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       8                  
       Uncertainty:-     100                  
     Required Time:=     792                  
      Launch Clock:-       0                  
         Data Path:-     735                  
             Slack:=      58                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[6]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[6]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.2    34    47      47    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1350/Y     -       A->Y    R     AND4x1_ASAP7_75t_SL          1  1.3    19    25      72    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.0    15     8      80    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1338/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.5    28    15      95    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1333/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  1.6    18    10     105    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1328/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.3    80    41     145    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1323/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.7    34    13     158    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.5    26    15     173    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.2    21    12     185    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1308/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.0    12    20     204    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1300/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          2  1.7    21    11     215    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    F     NAND2xp5_ASAP7_75t_L         1  1.1    22    14     229    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1284/Y     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  0.7    18    18     248    (-,-) 
  cpu/stage3/wbselmux/g1077/Y            -       A2->Y   F     AO21x1_ASAP7_75t_SL          9  4.7    38    29     277    (-,-) 
  cpu/stage2/rs2DataSel/g559/Y           -       B1->Y   F     AO22x1_ASAP7_75t_SL          6  3.9    33    37     314    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2310/Y -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    21    13     327    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2272/Y -       B->Y    R     OR2x2_ASAP7_75t_SL           2  1.3    12    15     342    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2263/Y -       B->Y    R     OA21x2_ASAP7_75t_SL          2  1.3    12    16     358    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2251/Y -       B->Y    F     OAI211xp5_ASAP7_75t_SL       2  1.3    39    16     375    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2234/Y -       A2->Y   R     OAI321xp33_ASAP7_75t_SL      1  0.7    45    25     399    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2233/Y -       A1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    18     418    (-,-) 
  cpu/stage2/branchcomp/g944/Y           -       B2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    22     440    (-,-) 
  cpu/stage1/pcsel/g857__4733/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    43    16     456    (-,-) 
  cpu/stage1/pcsel/g852__7098/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     475    (-,-) 
  cpu/stage1/pcsel/g847__1617/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.3    38    21     495    (-,-) 
  cpu/stage1/pcselmux/g980/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           1  0.7    17    11     506    (-,-) 
  cpu/stage1/pcselmux/g977__5122/Y       -       B->Y    R     AND2x2_ASAP7_75t_SL         33 26.2   133    70     576    (-,-) 
  cpu/stage1/pcselmux/g976/Y             -       A->Y    F     INVx2_ASAP7_75t_L            2  2.0    35    18     594    (-,-) 
  cpu/stage1/pcselmux/g974__2802/Y       -       B->Y    F     AND2x4_ASAP7_75t_SL         33 25.3    49    39     633    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    23    16     649    (-,-) 
  cpu/stage1/pcselmux/g972__1617/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 24.7    64    40     690    (-,-) 
  cpu/stage1/pcselmux/g950__1881/Y       -       B1->Y   R     AO222x2_ASAP7_75t_SL         2  1.1    16    33     722    (-,-) 
  cpu/stage1/pcreg/g374__5107/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  0.7    19    13     735    (-,-) 
  cpu/stage1/pcreg/register_reg[8]/D     -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     735    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 22: MET (58 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[7]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[6]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       8                  
       Uncertainty:-     100                  
     Required Time:=     792                  
      Launch Clock:-       0                  
         Data Path:-     735                  
             Slack:=      58                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[6]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[6]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.2    34    47      47    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1350/Y     -       A->Y    R     AND4x1_ASAP7_75t_SL          1  1.3    19    25      72    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.0    15     8      80    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1338/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.5    28    15      95    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1333/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  1.6    18    10     105    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1328/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.3    80    41     145    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1323/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.7    34    13     158    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.5    26    15     173    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.2    21    12     185    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1308/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.0    12    20     204    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1300/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          2  1.7    21    11     215    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    F     NAND2xp5_ASAP7_75t_L         1  1.1    22    14     229    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1284/Y     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  0.7    18    18     248    (-,-) 
  cpu/stage3/wbselmux/g1077/Y            -       A2->Y   F     AO21x1_ASAP7_75t_SL          9  4.7    38    29     277    (-,-) 
  cpu/stage2/rs2DataSel/g559/Y           -       B1->Y   F     AO22x1_ASAP7_75t_SL          6  3.9    33    37     314    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2310/Y -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    21    13     327    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2272/Y -       B->Y    R     OR2x2_ASAP7_75t_SL           2  1.3    12    15     342    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2263/Y -       B->Y    R     OA21x2_ASAP7_75t_SL          2  1.3    12    16     358    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2251/Y -       B->Y    F     OAI211xp5_ASAP7_75t_SL       2  1.3    39    16     375    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2234/Y -       A2->Y   R     OAI321xp33_ASAP7_75t_SL      1  0.7    45    25     399    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2233/Y -       A1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    18     418    (-,-) 
  cpu/stage2/branchcomp/g944/Y           -       B2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    22     440    (-,-) 
  cpu/stage1/pcsel/g857__4733/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    43    16     456    (-,-) 
  cpu/stage1/pcsel/g852__7098/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     475    (-,-) 
  cpu/stage1/pcsel/g847__1617/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.3    38    21     495    (-,-) 
  cpu/stage1/pcselmux/g980/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           1  0.7    17    11     506    (-,-) 
  cpu/stage1/pcselmux/g977__5122/Y       -       B->Y    R     AND2x2_ASAP7_75t_SL         33 26.2   133    70     576    (-,-) 
  cpu/stage1/pcselmux/g976/Y             -       A->Y    F     INVx2_ASAP7_75t_L            2  2.0    35    18     594    (-,-) 
  cpu/stage1/pcselmux/g974__2802/Y       -       B->Y    F     AND2x4_ASAP7_75t_SL         33 25.3    49    39     633    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    23    16     649    (-,-) 
  cpu/stage1/pcselmux/g972__1617/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 24.7    64    40     690    (-,-) 
  cpu/stage1/pcselmux/g951__5115/Y       -       B1->Y   R     AO222x2_ASAP7_75t_SL         2  1.1    16    33     722    (-,-) 
  cpu/stage1/pcreg/g373__2398/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  0.7    19    13     735    (-,-) 
  cpu/stage1/pcreg/register_reg[7]/D     -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     735    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 23: MET (58 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[6]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[6]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       8                  
       Uncertainty:-     100                  
     Required Time:=     792                  
      Launch Clock:-       0                  
         Data Path:-     735                  
             Slack:=      58                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[6]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[6]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.2    34    47      47    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1350/Y     -       A->Y    R     AND4x1_ASAP7_75t_SL          1  1.3    19    25      72    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.0    15     8      80    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1338/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.5    28    15      95    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1333/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  1.6    18    10     105    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1328/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.3    80    41     145    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1323/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.7    34    13     158    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.5    26    15     173    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.2    21    12     185    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1308/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.0    12    20     204    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1300/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          2  1.7    21    11     215    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    F     NAND2xp5_ASAP7_75t_L         1  1.1    22    14     229    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1284/Y     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  0.7    18    18     248    (-,-) 
  cpu/stage3/wbselmux/g1077/Y            -       A2->Y   F     AO21x1_ASAP7_75t_SL          9  4.7    38    29     277    (-,-) 
  cpu/stage2/rs2DataSel/g559/Y           -       B1->Y   F     AO22x1_ASAP7_75t_SL          6  3.9    33    37     314    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2310/Y -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    21    13     327    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2272/Y -       B->Y    R     OR2x2_ASAP7_75t_SL           2  1.3    12    15     342    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2263/Y -       B->Y    R     OA21x2_ASAP7_75t_SL          2  1.3    12    16     358    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2251/Y -       B->Y    F     OAI211xp5_ASAP7_75t_SL       2  1.3    39    16     375    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2234/Y -       A2->Y   R     OAI321xp33_ASAP7_75t_SL      1  0.7    45    25     399    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2233/Y -       A1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    18     418    (-,-) 
  cpu/stage2/branchcomp/g944/Y           -       B2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    22     440    (-,-) 
  cpu/stage1/pcsel/g857__4733/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    43    16     456    (-,-) 
  cpu/stage1/pcsel/g852__7098/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     475    (-,-) 
  cpu/stage1/pcsel/g847__1617/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.3    38    21     495    (-,-) 
  cpu/stage1/pcselmux/g980/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           1  0.7    17    11     506    (-,-) 
  cpu/stage1/pcselmux/g977__5122/Y       -       B->Y    R     AND2x2_ASAP7_75t_SL         33 26.2   133    70     576    (-,-) 
  cpu/stage1/pcselmux/g976/Y             -       A->Y    F     INVx2_ASAP7_75t_L            2  2.0    35    18     594    (-,-) 
  cpu/stage1/pcselmux/g974__2802/Y       -       B->Y    F     AND2x4_ASAP7_75t_SL         33 25.3    49    39     633    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    23    16     649    (-,-) 
  cpu/stage1/pcselmux/g972__1617/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 24.7    64    40     690    (-,-) 
  cpu/stage1/pcselmux/g952__7482/Y       -       B1->Y   R     AO222x2_ASAP7_75t_SL         2  1.1    16    33     722    (-,-) 
  cpu/stage1/pcreg/g372__5477/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  0.7    19    13     735    (-,-) 
  cpu/stage1/pcreg/register_reg[6]/D     -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     735    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 24: MET (58 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[5]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[6]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       8                  
       Uncertainty:-     100                  
     Required Time:=     792                  
      Launch Clock:-       0                  
         Data Path:-     735                  
             Slack:=      58                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[6]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[6]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.2    34    47      47    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1350/Y     -       A->Y    R     AND4x1_ASAP7_75t_SL          1  1.3    19    25      72    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.0    15     8      80    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1338/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.5    28    15      95    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1333/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  1.6    18    10     105    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1328/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.3    80    41     145    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1323/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.7    34    13     158    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.5    26    15     173    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.2    21    12     185    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1308/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.0    12    20     204    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1300/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          2  1.7    21    11     215    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    F     NAND2xp5_ASAP7_75t_L         1  1.1    22    14     229    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1284/Y     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  0.7    18    18     248    (-,-) 
  cpu/stage3/wbselmux/g1077/Y            -       A2->Y   F     AO21x1_ASAP7_75t_SL          9  4.7    38    29     277    (-,-) 
  cpu/stage2/rs2DataSel/g559/Y           -       B1->Y   F     AO22x1_ASAP7_75t_SL          6  3.9    33    37     314    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2310/Y -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    21    13     327    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2272/Y -       B->Y    R     OR2x2_ASAP7_75t_SL           2  1.3    12    15     342    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2263/Y -       B->Y    R     OA21x2_ASAP7_75t_SL          2  1.3    12    16     358    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2251/Y -       B->Y    F     OAI211xp5_ASAP7_75t_SL       2  1.3    39    16     375    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2234/Y -       A2->Y   R     OAI321xp33_ASAP7_75t_SL      1  0.7    45    25     399    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2233/Y -       A1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    18     418    (-,-) 
  cpu/stage2/branchcomp/g944/Y           -       B2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    22     440    (-,-) 
  cpu/stage1/pcsel/g857__4733/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    43    16     456    (-,-) 
  cpu/stage1/pcsel/g852__7098/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     475    (-,-) 
  cpu/stage1/pcsel/g847__1617/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.3    38    21     495    (-,-) 
  cpu/stage1/pcselmux/g980/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           1  0.7    17    11     506    (-,-) 
  cpu/stage1/pcselmux/g977__5122/Y       -       B->Y    R     AND2x2_ASAP7_75t_SL         33 26.2   133    70     576    (-,-) 
  cpu/stage1/pcselmux/g976/Y             -       A->Y    F     INVx2_ASAP7_75t_L            2  2.0    35    18     594    (-,-) 
  cpu/stage1/pcselmux/g974__2802/Y       -       B->Y    F     AND2x4_ASAP7_75t_SL         33 25.3    49    39     633    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    23    16     649    (-,-) 
  cpu/stage1/pcselmux/g972__1617/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 24.7    64    40     690    (-,-) 
  cpu/stage1/pcselmux/g954__6161/Y       -       B1->Y   R     AO222x2_ASAP7_75t_SL         2  1.1    16    33     722    (-,-) 
  cpu/stage1/pcreg/g371__6417/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  0.7    19    13     735    (-,-) 
  cpu/stage1/pcreg/register_reg[5]/D     -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     735    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 25: MET (58 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[4]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[6]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       8                  
       Uncertainty:-     100                  
     Required Time:=     792                  
      Launch Clock:-       0                  
         Data Path:-     735                  
             Slack:=      58                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[6]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[6]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.2    34    47      47    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1350/Y     -       A->Y    R     AND4x1_ASAP7_75t_SL          1  1.3    19    25      72    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.0    15     8      80    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1338/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.5    28    15      95    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1333/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  1.6    18    10     105    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1328/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.3    80    41     145    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1323/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.7    34    13     158    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.5    26    15     173    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.2    21    12     185    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1308/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.0    12    20     204    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1300/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          2  1.7    21    11     215    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    F     NAND2xp5_ASAP7_75t_L         1  1.1    22    14     229    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1284/Y     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  0.7    18    18     248    (-,-) 
  cpu/stage3/wbselmux/g1077/Y            -       A2->Y   F     AO21x1_ASAP7_75t_SL          9  4.7    38    29     277    (-,-) 
  cpu/stage2/rs2DataSel/g559/Y           -       B1->Y   F     AO22x1_ASAP7_75t_SL          6  3.9    33    37     314    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2310/Y -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    21    13     327    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2272/Y -       B->Y    R     OR2x2_ASAP7_75t_SL           2  1.3    12    15     342    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2263/Y -       B->Y    R     OA21x2_ASAP7_75t_SL          2  1.3    12    16     358    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2251/Y -       B->Y    F     OAI211xp5_ASAP7_75t_SL       2  1.3    39    16     375    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2234/Y -       A2->Y   R     OAI321xp33_ASAP7_75t_SL      1  0.7    45    25     399    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2233/Y -       A1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    18     418    (-,-) 
  cpu/stage2/branchcomp/g944/Y           -       B2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    22     440    (-,-) 
  cpu/stage1/pcsel/g857__4733/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    43    16     456    (-,-) 
  cpu/stage1/pcsel/g852__7098/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     475    (-,-) 
  cpu/stage1/pcsel/g847__1617/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.3    38    21     495    (-,-) 
  cpu/stage1/pcselmux/g980/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           1  0.7    17    11     506    (-,-) 
  cpu/stage1/pcselmux/g977__5122/Y       -       B->Y    R     AND2x2_ASAP7_75t_SL         33 26.2   133    70     576    (-,-) 
  cpu/stage1/pcselmux/g976/Y             -       A->Y    F     INVx2_ASAP7_75t_L            2  2.0    35    18     594    (-,-) 
  cpu/stage1/pcselmux/g974__2802/Y       -       B->Y    F     AND2x4_ASAP7_75t_SL         33 25.3    49    39     633    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    23    16     649    (-,-) 
  cpu/stage1/pcselmux/g972__1617/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 24.7    64    40     690    (-,-) 
  cpu/stage1/pcselmux/g968__5526/Y       -       B1->Y   R     AO222x2_ASAP7_75t_SL         2  1.1    16    33     722    (-,-) 
  cpu/stage1/pcreg/g370__7410/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  0.7    19    13     735    (-,-) 
  cpu/stage1/pcreg/register_reg[4]/D     -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     735    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 26: MET (58 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[3]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[6]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       8                  
       Uncertainty:-     100                  
     Required Time:=     792                  
      Launch Clock:-       0                  
         Data Path:-     735                  
             Slack:=      58                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[6]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[6]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.2    34    47      47    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1350/Y     -       A->Y    R     AND4x1_ASAP7_75t_SL          1  1.3    19    25      72    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.0    15     8      80    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1338/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.5    28    15      95    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1333/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  1.6    18    10     105    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1328/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.3    80    41     145    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1323/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.7    34    13     158    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.5    26    15     173    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.2    21    12     185    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1308/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.0    12    20     204    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1300/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          2  1.7    21    11     215    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    F     NAND2xp5_ASAP7_75t_L         1  1.1    22    14     229    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1284/Y     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  0.7    18    18     248    (-,-) 
  cpu/stage3/wbselmux/g1077/Y            -       A2->Y   F     AO21x1_ASAP7_75t_SL          9  4.7    38    29     277    (-,-) 
  cpu/stage2/rs2DataSel/g559/Y           -       B1->Y   F     AO22x1_ASAP7_75t_SL          6  3.9    33    37     314    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2310/Y -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    21    13     327    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2272/Y -       B->Y    R     OR2x2_ASAP7_75t_SL           2  1.3    12    15     342    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2263/Y -       B->Y    R     OA21x2_ASAP7_75t_SL          2  1.3    12    16     358    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2251/Y -       B->Y    F     OAI211xp5_ASAP7_75t_SL       2  1.3    39    16     375    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2234/Y -       A2->Y   R     OAI321xp33_ASAP7_75t_SL      1  0.7    45    25     399    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2233/Y -       A1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    18     418    (-,-) 
  cpu/stage2/branchcomp/g944/Y           -       B2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    22     440    (-,-) 
  cpu/stage1/pcsel/g857__4733/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    43    16     456    (-,-) 
  cpu/stage1/pcsel/g852__7098/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     475    (-,-) 
  cpu/stage1/pcsel/g847__1617/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.3    38    21     495    (-,-) 
  cpu/stage1/pcselmux/g980/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           1  0.7    17    11     506    (-,-) 
  cpu/stage1/pcselmux/g977__5122/Y       -       B->Y    R     AND2x2_ASAP7_75t_SL         33 26.2   133    70     576    (-,-) 
  cpu/stage1/pcselmux/g976/Y             -       A->Y    F     INVx2_ASAP7_75t_L            2  2.0    35    18     594    (-,-) 
  cpu/stage1/pcselmux/g974__2802/Y       -       B->Y    F     AND2x4_ASAP7_75t_SL         33 25.3    49    39     633    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    23    16     649    (-,-) 
  cpu/stage1/pcselmux/g972__1617/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 24.7    64    40     690    (-,-) 
  cpu/stage1/pcselmux/g957__2883/Y       -       B1->Y   R     AO222x2_ASAP7_75t_SL         2  1.1    16    33     722    (-,-) 
  cpu/stage1/pcreg/g369__1666/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  0.7    19    13     735    (-,-) 
  cpu/stage1/pcreg/register_reg[3]/D     -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     735    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 27: MET (58 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[2]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[6]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       8                  
       Uncertainty:-     100                  
     Required Time:=     792                  
      Launch Clock:-       0                  
         Data Path:-     735                  
             Slack:=      58                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[6]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[6]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.2    34    47      47    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1350/Y     -       A->Y    R     AND4x1_ASAP7_75t_SL          1  1.3    19    25      72    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.0    15     8      80    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1338/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.5    28    15      95    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1333/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  1.6    18    10     105    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1328/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.3    80    41     145    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1323/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.7    34    13     158    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.5    26    15     173    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.2    21    12     185    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1308/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.0    12    20     204    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1300/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          2  1.7    21    11     215    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    F     NAND2xp5_ASAP7_75t_L         1  1.1    22    14     229    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1284/Y     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  0.7    18    18     248    (-,-) 
  cpu/stage3/wbselmux/g1077/Y            -       A2->Y   F     AO21x1_ASAP7_75t_SL          9  4.7    38    29     277    (-,-) 
  cpu/stage2/rs2DataSel/g559/Y           -       B1->Y   F     AO22x1_ASAP7_75t_SL          6  3.9    33    37     314    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2310/Y -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    21    13     327    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2272/Y -       B->Y    R     OR2x2_ASAP7_75t_SL           2  1.3    12    15     342    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2263/Y -       B->Y    R     OA21x2_ASAP7_75t_SL          2  1.3    12    16     358    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2251/Y -       B->Y    F     OAI211xp5_ASAP7_75t_SL       2  1.3    39    16     375    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2234/Y -       A2->Y   R     OAI321xp33_ASAP7_75t_SL      1  0.7    45    25     399    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2233/Y -       A1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    18     418    (-,-) 
  cpu/stage2/branchcomp/g944/Y           -       B2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    22     440    (-,-) 
  cpu/stage1/pcsel/g857__4733/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    43    16     456    (-,-) 
  cpu/stage1/pcsel/g852__7098/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     475    (-,-) 
  cpu/stage1/pcsel/g847__1617/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.3    38    21     495    (-,-) 
  cpu/stage1/pcselmux/g980/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           1  0.7    17    11     506    (-,-) 
  cpu/stage1/pcselmux/g977__5122/Y       -       B->Y    R     AND2x2_ASAP7_75t_SL         33 26.2   133    70     576    (-,-) 
  cpu/stage1/pcselmux/g976/Y             -       A->Y    F     INVx2_ASAP7_75t_L            2  2.0    35    18     594    (-,-) 
  cpu/stage1/pcselmux/g974__2802/Y       -       B->Y    F     AND2x4_ASAP7_75t_SL         33 25.3    49    39     633    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    23    16     649    (-,-) 
  cpu/stage1/pcselmux/g972__1617/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 24.7    64    40     690    (-,-) 
  cpu/stage1/pcselmux/g958__2346/Y       -       B1->Y   R     AO222x2_ASAP7_75t_SL         2  1.1    16    33     722    (-,-) 
  cpu/stage1/pcreg/g368__2346/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  0.7    19    13     735    (-,-) 
  cpu/stage1/pcreg/register_reg[2]/D     -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     735    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 28: MET (65 ps) Setup Check with Pin cpu/stage3/csr/csr_reg[25]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[5]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/stage3/csr/csr_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     793                  
      Launch Clock:-       0                  
         Data Path:-     728                  
             Slack:=      65                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[5]/CLK        -       -       R     (arrival)                   15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[5]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        10  5.7    57    64      64    (-,-) 
  cpu/stage2/data1sel/g727/Y                   -       B->Y    F     OR3x1_ASAP7_75t_SL           1  0.6    12    25      89    (-,-) 
  cpu/stage2/data1sel/g724/Y                   -       A->Y    R     NOR2xp33_ASAP7_75t_SL        1  0.6    30    12     101    (-,-) 
  cpu/stage2/data1sel/g721/Y                   -       B->Y    F     AOI31xp33_ASAP7_75t_SL       1  0.7    36    10     111    (-,-) 
  cpu/stage2/data1sel/g719/Y                   -       A->Y    F     OR4x1_ASAP7_75t_SL           1  0.7    14    27     138    (-,-) 
  cpu/stage2/data1sel/g717/Y                   -       C->Y    F     AND5x1_ASAP7_75t_SL          1  1.0    12    16     154    (-,-) 
  cpu/stage2/data1sel/g716/Y                   -       A->Y    F     AND3x4_ASAP7_75t_SL         33 17.2    36    31     186    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    R     INVx6_ASAP7_75t_SL          32 14.6    32    20     205    (-,-) 
  cpu/stage2/rs1DataSel/g556/Y                 -       A2->Y   R     AO22x1_ASAP7_75t_L           4  2.7    35    35     240    (-,-) 
  cpu/stage2/aselmux/g556/Y                    -       A1->Y   R     AO22x1_ASAP7_75t_SL         13  7.4    76    48     288    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1981/Y -       A->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.2    47    29     318    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1903/Y -       A1->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    22     340    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1898/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    18     358    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1893/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.7    44    19     377    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1892/Y -       B->Y    R     AND2x2_ASAP7_75t_SL          2  1.3    12    18     395    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   R     AO21x1_ASAP7_75t_SL          2  1.7    20    17     413    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1886/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.6    27    15     428    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1884/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        3  1.8    45    23     451    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1879/Y -       A1->Y   F     AOI31xp33_ASAP7_75t_SL       3  2.2    54    28     478    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1873/Y -       A1->Y   R     OAI321xp33_ASAP7_75t_SL      2  1.6    72    39     517    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1869/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.7    44    23     540    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          3  2.8    17    26     566    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1866/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    17    10     576    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  2.2    28    12     588    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1857/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    28    11     600    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1852/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  1.7    21    12     612    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.6    43    20     632    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1845/Y -       A2->Y   R     AO21x2_ASAP7_75t_SL          3  1.8    14    20     652    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1844/Y -       A->Y    F     INVx1_ASAP7_75t_SL           2  1.7    15    10     662    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1842/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          1  1.0    12    17     679    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1837/Y -       B->Y    F     XOR2xp5_ASAP7_75t_SL         1  0.7    19    14     692    (-,-) 
  cpu/stage2/alu/g4269/Y                       -       A2->Y   F     AO21x1_ASAP7_75t_SL          5  3.0    26    24     716    (-,-) 
  cpu/stage3/csr/g167/Y                        -       B->Y    R     NAND2xp5_ASAP7_75t_SL        1  0.7    52    12     728    (-,-) 
  cpu/stage3/csr/csr_reg[25]/D                 -       -       R     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     728    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 29: MET (65 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[14]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[6]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       4                  
       Uncertainty:-     100                  
     Required Time:=     796                  
      Launch Clock:-       0                  
         Data Path:-     731                  
             Slack:=      65                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[6]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[6]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.2    34    47      47    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1350/Y     -       A->Y    R     AND4x1_ASAP7_75t_SL          1  1.3    19    25      72    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.0    15     8      80    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1338/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.5    28    15      95    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1333/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  1.6    18    10     105    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1328/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.3    80    41     145    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1323/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.7    34    13     158    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.5    26    15     173    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.2    21    12     185    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1308/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.0    12    20     204    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1300/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          2  1.7    21    11     215    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    F     NAND2xp5_ASAP7_75t_L         1  1.1    22    14     229    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1284/Y     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  0.7    18    18     248    (-,-) 
  cpu/stage3/wbselmux/g1077/Y            -       A2->Y   F     AO21x1_ASAP7_75t_SL          9  4.7    38    29     277    (-,-) 
  cpu/stage2/rs2DataSel/g559/Y           -       B1->Y   F     AO22x1_ASAP7_75t_SL          6  3.9    33    37     314    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2310/Y -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    21    13     327    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2272/Y -       B->Y    R     OR2x2_ASAP7_75t_SL           2  1.3    12    15     342    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2263/Y -       B->Y    R     OA21x2_ASAP7_75t_SL          2  1.3    12    16     358    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2251/Y -       B->Y    F     OAI211xp5_ASAP7_75t_SL       2  1.3    39    16     375    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2234/Y -       A2->Y   R     OAI321xp33_ASAP7_75t_SL      1  0.7    45    25     399    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2233/Y -       A1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    18     418    (-,-) 
  cpu/stage2/branchcomp/g944/Y           -       B2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    22     440    (-,-) 
  cpu/stage1/pcsel/g857__4733/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    43    16     456    (-,-) 
  cpu/stage1/pcsel/g852__7098/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     475    (-,-) 
  cpu/stage1/pcsel/g847__1617/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.3    38    21     495    (-,-) 
  cpu/stage1/pcselmux/g980/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           1  0.7    17    11     506    (-,-) 
  cpu/stage1/pcselmux/g977__5122/Y       -       B->Y    R     AND2x2_ASAP7_75t_SL         33 26.2   133    70     576    (-,-) 
  cpu/stage1/pcselmux/g976/Y             -       A->Y    F     INVx2_ASAP7_75t_L            2  2.0    35    18     594    (-,-) 
  cpu/stage1/pcselmux/g974__2802/Y       -       B->Y    F     AND2x4_ASAP7_75t_SL         33 25.3    49    39     633    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    23    16     649    (-,-) 
  cpu/stage1/pcselmux/g972__1617/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 24.7    64    40     690    (-,-) 
  cpu/stage1/pcselmux/g943__1617/Y       -       B1->Y   R     AO222x2_ASAP7_75t_SL         2  1.2    17    33     722    (-,-) 
  cpu/stage1/pcreg/g357__8246/Y          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  0.7    43     9     731    (-,-) 
  cpu/stage1/pcreg/register_reg[14]/D    -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     731    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 30: MET (65 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[15]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[6]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       4                  
       Uncertainty:-     100                  
     Required Time:=     796                  
      Launch Clock:-       0                  
         Data Path:-     731                  
             Slack:=      65                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[6]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[6]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.2    34    47      47    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1350/Y     -       A->Y    R     AND4x1_ASAP7_75t_SL          1  1.3    19    25      72    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.0    15     8      80    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1338/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.5    28    15      95    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1333/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  1.6    18    10     105    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1328/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.3    80    41     145    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1323/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.7    34    13     158    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.5    26    15     173    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.2    21    12     185    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1308/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.0    12    20     204    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1300/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          2  1.7    21    11     215    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    F     NAND2xp5_ASAP7_75t_L         1  1.1    22    14     229    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1284/Y     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  0.7    18    18     248    (-,-) 
  cpu/stage3/wbselmux/g1077/Y            -       A2->Y   F     AO21x1_ASAP7_75t_SL          9  4.7    38    29     277    (-,-) 
  cpu/stage2/rs2DataSel/g559/Y           -       B1->Y   F     AO22x1_ASAP7_75t_SL          6  3.9    33    37     314    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2310/Y -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    21    13     327    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2272/Y -       B->Y    R     OR2x2_ASAP7_75t_SL           2  1.3    12    15     342    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2263/Y -       B->Y    R     OA21x2_ASAP7_75t_SL          2  1.3    12    16     358    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2251/Y -       B->Y    F     OAI211xp5_ASAP7_75t_SL       2  1.3    39    16     375    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2234/Y -       A2->Y   R     OAI321xp33_ASAP7_75t_SL      1  0.7    45    25     399    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2233/Y -       A1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    18     418    (-,-) 
  cpu/stage2/branchcomp/g944/Y           -       B2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    22     440    (-,-) 
  cpu/stage1/pcsel/g857__4733/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    43    16     456    (-,-) 
  cpu/stage1/pcsel/g852__7098/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     475    (-,-) 
  cpu/stage1/pcsel/g847__1617/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.3    38    21     495    (-,-) 
  cpu/stage1/pcselmux/g980/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           1  0.7    17    11     506    (-,-) 
  cpu/stage1/pcselmux/g977__5122/Y       -       B->Y    R     AND2x2_ASAP7_75t_SL         33 26.2   133    70     576    (-,-) 
  cpu/stage1/pcselmux/g976/Y             -       A->Y    F     INVx2_ASAP7_75t_L            2  2.0    35    18     594    (-,-) 
  cpu/stage1/pcselmux/g974__2802/Y       -       B->Y    F     AND2x4_ASAP7_75t_SL         33 25.3    49    39     633    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    23    16     649    (-,-) 
  cpu/stage1/pcselmux/g972__1617/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 24.7    64    40     690    (-,-) 
  cpu/stage1/pcselmux/g942__3680/Y       -       B1->Y   R     AO222x2_ASAP7_75t_SL         2  1.2    17    33     722    (-,-) 
  cpu/stage1/pcreg/g355__1705/Y          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  0.7    43     9     731    (-,-) 
  cpu/stage1/pcreg/register_reg[15]/D    -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     731    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 31: MET (65 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[13]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[6]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       4                  
       Uncertainty:-     100                  
     Required Time:=     796                  
      Launch Clock:-       0                  
         Data Path:-     731                  
             Slack:=      65                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[6]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[6]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.2    34    47      47    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1350/Y     -       A->Y    R     AND4x1_ASAP7_75t_SL          1  1.3    19    25      72    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.0    15     8      80    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1338/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.5    28    15      95    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1333/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  1.6    18    10     105    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1328/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.3    80    41     145    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1323/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.7    34    13     158    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.5    26    15     173    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.2    21    12     185    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1308/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.0    12    20     204    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1300/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          2  1.7    21    11     215    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    F     NAND2xp5_ASAP7_75t_L         1  1.1    22    14     229    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1284/Y     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  0.7    18    18     248    (-,-) 
  cpu/stage3/wbselmux/g1077/Y            -       A2->Y   F     AO21x1_ASAP7_75t_SL          9  4.7    38    29     277    (-,-) 
  cpu/stage2/rs2DataSel/g559/Y           -       B1->Y   F     AO22x1_ASAP7_75t_SL          6  3.9    33    37     314    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2310/Y -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    21    13     327    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2272/Y -       B->Y    R     OR2x2_ASAP7_75t_SL           2  1.3    12    15     342    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2263/Y -       B->Y    R     OA21x2_ASAP7_75t_SL          2  1.3    12    16     358    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2251/Y -       B->Y    F     OAI211xp5_ASAP7_75t_SL       2  1.3    39    16     375    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2234/Y -       A2->Y   R     OAI321xp33_ASAP7_75t_SL      1  0.7    45    25     399    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2233/Y -       A1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    18     418    (-,-) 
  cpu/stage2/branchcomp/g944/Y           -       B2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    22     440    (-,-) 
  cpu/stage1/pcsel/g857__4733/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    43    16     456    (-,-) 
  cpu/stage1/pcsel/g852__7098/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     475    (-,-) 
  cpu/stage1/pcsel/g847__1617/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.3    38    21     495    (-,-) 
  cpu/stage1/pcselmux/g980/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           1  0.7    17    11     506    (-,-) 
  cpu/stage1/pcselmux/g977__5122/Y       -       B->Y    R     AND2x2_ASAP7_75t_SL         33 26.2   133    70     576    (-,-) 
  cpu/stage1/pcselmux/g976/Y             -       A->Y    F     INVx2_ASAP7_75t_L            2  2.0    35    18     594    (-,-) 
  cpu/stage1/pcselmux/g974__2802/Y       -       B->Y    F     AND2x4_ASAP7_75t_SL         33 25.3    49    39     633    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    23    16     649    (-,-) 
  cpu/stage1/pcselmux/g972__1617/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 24.7    64    40     690    (-,-) 
  cpu/stage1/pcselmux/g944__2802/Y       -       B1->Y   R     AO222x2_ASAP7_75t_SL         2  1.2    17    33     722    (-,-) 
  cpu/stage1/pcreg/g354__2802/Y          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  0.7    43     9     731    (-,-) 
  cpu/stage1/pcreg/register_reg[13]/D    -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     731    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 32: MET (65 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[23]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[6]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       4                  
       Uncertainty:-     100                  
     Required Time:=     796                  
      Launch Clock:-       0                  
         Data Path:-     731                  
             Slack:=      65                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[6]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[6]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.2    34    47      47    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1350/Y     -       A->Y    R     AND4x1_ASAP7_75t_SL          1  1.3    19    25      72    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.0    15     8      80    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1338/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.5    28    15      95    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1333/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  1.6    18    10     105    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1328/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.3    80    41     145    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1323/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.7    34    13     158    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.5    26    15     173    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.2    21    12     185    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1308/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.0    12    20     204    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1300/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          2  1.7    21    11     215    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    F     NAND2xp5_ASAP7_75t_L         1  1.1    22    14     229    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1284/Y     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  0.7    18    18     248    (-,-) 
  cpu/stage3/wbselmux/g1077/Y            -       A2->Y   F     AO21x1_ASAP7_75t_SL          9  4.7    38    29     277    (-,-) 
  cpu/stage2/rs2DataSel/g559/Y           -       B1->Y   F     AO22x1_ASAP7_75t_SL          6  3.9    33    37     314    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2310/Y -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    21    13     327    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2272/Y -       B->Y    R     OR2x2_ASAP7_75t_SL           2  1.3    12    15     342    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2263/Y -       B->Y    R     OA21x2_ASAP7_75t_SL          2  1.3    12    16     358    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2251/Y -       B->Y    F     OAI211xp5_ASAP7_75t_SL       2  1.3    39    16     375    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2234/Y -       A2->Y   R     OAI321xp33_ASAP7_75t_SL      1  0.7    45    25     399    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2233/Y -       A1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    18     418    (-,-) 
  cpu/stage2/branchcomp/g944/Y           -       B2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    22     440    (-,-) 
  cpu/stage1/pcsel/g857__4733/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    43    16     456    (-,-) 
  cpu/stage1/pcsel/g852__7098/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     475    (-,-) 
  cpu/stage1/pcsel/g847__1617/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.3    38    21     495    (-,-) 
  cpu/stage1/pcselmux/g980/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           1  0.7    17    11     506    (-,-) 
  cpu/stage1/pcselmux/g977__5122/Y       -       B->Y    R     AND2x2_ASAP7_75t_SL         33 26.2   133    70     576    (-,-) 
  cpu/stage1/pcselmux/g976/Y             -       A->Y    F     INVx2_ASAP7_75t_L            2  2.0    35    18     594    (-,-) 
  cpu/stage1/pcselmux/g974__2802/Y       -       B->Y    F     AND2x4_ASAP7_75t_SL         33 25.3    49    39     633    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    23    16     649    (-,-) 
  cpu/stage1/pcselmux/g972__1617/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 24.7    64    40     690    (-,-) 
  cpu/stage1/pcselmux/g934__5477/Y       -       A2->Y   R     AO222x2_ASAP7_75t_SL         2  1.2    18    32     722    (-,-) 
  cpu/stage1/pcreg/g364__6161/Y          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  0.7    43     9     730    (-,-) 
  cpu/stage1/pcreg/register_reg[23]/D    -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     731    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 33: MET (65 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[22]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[6]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       4                  
       Uncertainty:-     100                  
     Required Time:=     796                  
      Launch Clock:-       0                  
         Data Path:-     731                  
             Slack:=      65                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[6]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[6]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.2    34    47      47    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1350/Y     -       A->Y    R     AND4x1_ASAP7_75t_SL          1  1.3    19    25      72    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.0    15     8      80    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1338/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.5    28    15      95    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1333/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  1.6    18    10     105    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1328/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.3    80    41     145    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1323/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.7    34    13     158    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.5    26    15     173    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.2    21    12     185    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1308/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.0    12    20     204    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1300/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          2  1.7    21    11     215    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    F     NAND2xp5_ASAP7_75t_L         1  1.1    22    14     229    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1284/Y     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  0.7    18    18     248    (-,-) 
  cpu/stage3/wbselmux/g1077/Y            -       A2->Y   F     AO21x1_ASAP7_75t_SL          9  4.7    38    29     277    (-,-) 
  cpu/stage2/rs2DataSel/g559/Y           -       B1->Y   F     AO22x1_ASAP7_75t_SL          6  3.9    33    37     314    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2310/Y -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    21    13     327    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2272/Y -       B->Y    R     OR2x2_ASAP7_75t_SL           2  1.3    12    15     342    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2263/Y -       B->Y    R     OA21x2_ASAP7_75t_SL          2  1.3    12    16     358    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2251/Y -       B->Y    F     OAI211xp5_ASAP7_75t_SL       2  1.3    39    16     375    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2234/Y -       A2->Y   R     OAI321xp33_ASAP7_75t_SL      1  0.7    45    25     399    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2233/Y -       A1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    18     418    (-,-) 
  cpu/stage2/branchcomp/g944/Y           -       B2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    22     440    (-,-) 
  cpu/stage1/pcsel/g857__4733/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    43    16     456    (-,-) 
  cpu/stage1/pcsel/g852__7098/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     475    (-,-) 
  cpu/stage1/pcsel/g847__1617/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.3    38    21     495    (-,-) 
  cpu/stage1/pcselmux/g980/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           1  0.7    17    11     506    (-,-) 
  cpu/stage1/pcselmux/g977__5122/Y       -       B->Y    R     AND2x2_ASAP7_75t_SL         33 26.2   133    70     576    (-,-) 
  cpu/stage1/pcselmux/g976/Y             -       A->Y    F     INVx2_ASAP7_75t_L            2  2.0    35    18     594    (-,-) 
  cpu/stage1/pcselmux/g974__2802/Y       -       B->Y    F     AND2x4_ASAP7_75t_SL         33 25.3    49    39     633    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    23    16     649    (-,-) 
  cpu/stage1/pcselmux/g972__1617/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 24.7    64    40     690    (-,-) 
  cpu/stage1/pcselmux/g935__2398/Y       -       A2->Y   R     AO222x2_ASAP7_75t_SL         2  1.2    18    32     722    (-,-) 
  cpu/stage1/pcreg/g378__5526/Y          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  0.7    43     9     730    (-,-) 
  cpu/stage1/pcreg/register_reg[22]/D    -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     731    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 34: MET (65 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[21]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[6]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       4                  
       Uncertainty:-     100                  
     Required Time:=     796                  
      Launch Clock:-       0                  
         Data Path:-     731                  
             Slack:=      65                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[6]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[6]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.2    34    47      47    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1350/Y     -       A->Y    R     AND4x1_ASAP7_75t_SL          1  1.3    19    25      72    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.0    15     8      80    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1338/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.5    28    15      95    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1333/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  1.6    18    10     105    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1328/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.3    80    41     145    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1323/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.7    34    13     158    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.5    26    15     173    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.2    21    12     185    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1308/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.0    12    20     204    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1300/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          2  1.7    21    11     215    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    F     NAND2xp5_ASAP7_75t_L         1  1.1    22    14     229    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1284/Y     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  0.7    18    18     248    (-,-) 
  cpu/stage3/wbselmux/g1077/Y            -       A2->Y   F     AO21x1_ASAP7_75t_SL          9  4.7    38    29     277    (-,-) 
  cpu/stage2/rs2DataSel/g559/Y           -       B1->Y   F     AO22x1_ASAP7_75t_SL          6  3.9    33    37     314    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2310/Y -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    21    13     327    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2272/Y -       B->Y    R     OR2x2_ASAP7_75t_SL           2  1.3    12    15     342    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2263/Y -       B->Y    R     OA21x2_ASAP7_75t_SL          2  1.3    12    16     358    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2251/Y -       B->Y    F     OAI211xp5_ASAP7_75t_SL       2  1.3    39    16     375    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2234/Y -       A2->Y   R     OAI321xp33_ASAP7_75t_SL      1  0.7    45    25     399    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2233/Y -       A1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    18     418    (-,-) 
  cpu/stage2/branchcomp/g944/Y           -       B2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    22     440    (-,-) 
  cpu/stage1/pcsel/g857__4733/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    43    16     456    (-,-) 
  cpu/stage1/pcsel/g852__7098/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     475    (-,-) 
  cpu/stage1/pcsel/g847__1617/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.3    38    21     495    (-,-) 
  cpu/stage1/pcselmux/g980/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           1  0.7    17    11     506    (-,-) 
  cpu/stage1/pcselmux/g977__5122/Y       -       B->Y    R     AND2x2_ASAP7_75t_SL         33 26.2   133    70     576    (-,-) 
  cpu/stage1/pcselmux/g976/Y             -       A->Y    F     INVx2_ASAP7_75t_L            2  2.0    35    18     594    (-,-) 
  cpu/stage1/pcselmux/g974__2802/Y       -       B->Y    F     AND2x4_ASAP7_75t_SL         33 25.3    49    39     633    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    23    16     649    (-,-) 
  cpu/stage1/pcselmux/g972__1617/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 24.7    64    40     690    (-,-) 
  cpu/stage1/pcselmux/g937__6260/Y       -       A2->Y   R     AO222x2_ASAP7_75t_SL         2  1.2    18    32     722    (-,-) 
  cpu/stage1/pcreg/g347__6260/Y          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  0.7    43     9     730    (-,-) 
  cpu/stage1/pcreg/register_reg[21]/D    -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     731    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 35: MET (65 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[19]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[6]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       4                  
       Uncertainty:-     100                  
     Required Time:=     796                  
      Launch Clock:-       0                  
         Data Path:-     731                  
             Slack:=      65                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[6]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[6]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.2    34    47      47    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1350/Y     -       A->Y    R     AND4x1_ASAP7_75t_SL          1  1.3    19    25      72    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.0    15     8      80    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1338/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.5    28    15      95    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1333/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  1.6    18    10     105    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1328/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.3    80    41     145    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1323/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.7    34    13     158    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.5    26    15     173    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.2    21    12     185    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1308/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.0    12    20     204    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1300/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          2  1.7    21    11     215    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    F     NAND2xp5_ASAP7_75t_L         1  1.1    22    14     229    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1284/Y     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  0.7    18    18     248    (-,-) 
  cpu/stage3/wbselmux/g1077/Y            -       A2->Y   F     AO21x1_ASAP7_75t_SL          9  4.7    38    29     277    (-,-) 
  cpu/stage2/rs2DataSel/g559/Y           -       B1->Y   F     AO22x1_ASAP7_75t_SL          6  3.9    33    37     314    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2310/Y -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    21    13     327    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2272/Y -       B->Y    R     OR2x2_ASAP7_75t_SL           2  1.3    12    15     342    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2263/Y -       B->Y    R     OA21x2_ASAP7_75t_SL          2  1.3    12    16     358    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2251/Y -       B->Y    F     OAI211xp5_ASAP7_75t_SL       2  1.3    39    16     375    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2234/Y -       A2->Y   R     OAI321xp33_ASAP7_75t_SL      1  0.7    45    25     399    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2233/Y -       A1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    18     418    (-,-) 
  cpu/stage2/branchcomp/g944/Y           -       B2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    22     440    (-,-) 
  cpu/stage1/pcsel/g857__4733/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    43    16     456    (-,-) 
  cpu/stage1/pcsel/g852__7098/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     475    (-,-) 
  cpu/stage1/pcsel/g847__1617/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.3    38    21     495    (-,-) 
  cpu/stage1/pcselmux/g980/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           1  0.7    17    11     506    (-,-) 
  cpu/stage1/pcselmux/g977__5122/Y       -       B->Y    R     AND2x2_ASAP7_75t_SL         33 26.2   133    70     576    (-,-) 
  cpu/stage1/pcselmux/g976/Y             -       A->Y    F     INVx2_ASAP7_75t_L            2  2.0    35    18     594    (-,-) 
  cpu/stage1/pcselmux/g974__2802/Y       -       B->Y    F     AND2x4_ASAP7_75t_SL         33 25.3    49    39     633    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    23    16     649    (-,-) 
  cpu/stage1/pcselmux/g972__1617/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 24.7    64    40     690    (-,-) 
  cpu/stage1/pcselmux/g940__5526/Y       -       A2->Y   R     AO222x2_ASAP7_75t_SL         2  1.2    18    32     722    (-,-) 
  cpu/stage1/pcreg/g360__1881/Y          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  0.7    43     9     730    (-,-) 
  cpu/stage1/pcreg/register_reg[19]/D    -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     731    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 36: MET (65 ps) Setup Check with Pin cpu/s2_to_s3_alu/register_reg[25]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[5]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/s2_to_s3_alu/register_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     793                  
      Launch Clock:-       0                  
         Data Path:-     728                  
             Slack:=      65                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[5]/CLK        -       -       R     (arrival)                   15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[5]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        10  5.7    57    64      64    (-,-) 
  cpu/stage2/data1sel/g727/Y                   -       B->Y    F     OR3x1_ASAP7_75t_SL           1  0.6    12    25      89    (-,-) 
  cpu/stage2/data1sel/g724/Y                   -       A->Y    R     NOR2xp33_ASAP7_75t_SL        1  0.6    30    12     101    (-,-) 
  cpu/stage2/data1sel/g721/Y                   -       B->Y    F     AOI31xp33_ASAP7_75t_SL       1  0.7    36    10     111    (-,-) 
  cpu/stage2/data1sel/g719/Y                   -       A->Y    F     OR4x1_ASAP7_75t_SL           1  0.7    14    27     138    (-,-) 
  cpu/stage2/data1sel/g717/Y                   -       C->Y    F     AND5x1_ASAP7_75t_SL          1  1.0    12    16     154    (-,-) 
  cpu/stage2/data1sel/g716/Y                   -       A->Y    F     AND3x4_ASAP7_75t_SL         33 17.2    36    31     186    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    R     INVx6_ASAP7_75t_SL          32 14.6    32    20     205    (-,-) 
  cpu/stage2/rs1DataSel/g556/Y                 -       A2->Y   R     AO22x1_ASAP7_75t_L           4  2.7    35    35     240    (-,-) 
  cpu/stage2/aselmux/g556/Y                    -       A1->Y   R     AO22x1_ASAP7_75t_SL         13  7.4    76    48     288    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1981/Y -       A->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.2    47    29     318    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1903/Y -       A1->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    22     340    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1898/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    18     358    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1893/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.7    44    19     377    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1892/Y -       B->Y    R     AND2x2_ASAP7_75t_SL          2  1.3    12    18     395    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   R     AO21x1_ASAP7_75t_SL          2  1.7    20    17     413    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1886/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.6    27    15     428    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1884/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        3  1.8    45    23     451    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1879/Y -       A1->Y   F     AOI31xp33_ASAP7_75t_SL       3  2.2    54    28     478    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1873/Y -       A1->Y   R     OAI321xp33_ASAP7_75t_SL      2  1.6    72    39     517    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1869/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.7    44    23     540    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          3  2.8    17    26     566    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1866/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    17    10     576    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  2.2    28    12     588    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1857/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    28    11     600    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1852/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  1.7    21    12     612    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.6    43    20     632    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1845/Y -       A2->Y   R     AO21x2_ASAP7_75t_SL          3  1.8    14    20     652    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1844/Y -       A->Y    F     INVx1_ASAP7_75t_SL           2  1.7    15    10     662    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1842/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          1  1.0    12    17     679    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1837/Y -       B->Y    F     XOR2xp5_ASAP7_75t_SL         1  0.7    19    14     692    (-,-) 
  cpu/stage2/alu/g4269/Y                       -       A2->Y   F     AO21x1_ASAP7_75t_SL          5  3.0    26    24     716    (-,-) 
  cpu/s2_to_s3_alu/g430__2802/Y                -       B->Y    R     NAND2xp5_ASAP7_75t_SL        1  0.7    49    12     728    (-,-) 
  cpu/s2_to_s3_alu/register_reg[25]/D          -       -       R     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     728    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 37: MET (65 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[20]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[6]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       4                  
       Uncertainty:-     100                  
     Required Time:=     796                  
      Launch Clock:-       0                  
         Data Path:-     730                  
             Slack:=      65                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[6]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[6]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.2    34    47      47    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1350/Y     -       A->Y    R     AND4x1_ASAP7_75t_SL          1  1.3    19    25      72    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.0    15     8      80    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1338/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.5    28    15      95    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1333/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  1.6    18    10     105    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1328/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.3    80    41     145    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1323/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.7    34    13     158    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.5    26    15     173    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.2    21    12     185    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1308/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.0    12    20     204    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1300/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          2  1.7    21    11     215    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    F     NAND2xp5_ASAP7_75t_L         1  1.1    22    14     229    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1284/Y     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  0.7    18    18     248    (-,-) 
  cpu/stage3/wbselmux/g1077/Y            -       A2->Y   F     AO21x1_ASAP7_75t_SL          9  4.7    38    29     277    (-,-) 
  cpu/stage2/rs2DataSel/g559/Y           -       B1->Y   F     AO22x1_ASAP7_75t_SL          6  3.9    33    37     314    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2310/Y -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    21    13     327    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2272/Y -       B->Y    R     OR2x2_ASAP7_75t_SL           2  1.3    12    15     342    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2263/Y -       B->Y    R     OA21x2_ASAP7_75t_SL          2  1.3    12    16     358    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2251/Y -       B->Y    F     OAI211xp5_ASAP7_75t_SL       2  1.3    39    16     375    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2234/Y -       A2->Y   R     OAI321xp33_ASAP7_75t_SL      1  0.7    45    25     399    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2233/Y -       A1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    18     418    (-,-) 
  cpu/stage2/branchcomp/g944/Y           -       B2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    22     440    (-,-) 
  cpu/stage1/pcsel/g857__4733/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    43    16     456    (-,-) 
  cpu/stage1/pcsel/g852__7098/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     475    (-,-) 
  cpu/stage1/pcsel/g847__1617/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.3    38    21     495    (-,-) 
  cpu/stage1/pcselmux/g980/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           1  0.7    17    11     506    (-,-) 
  cpu/stage1/pcselmux/g977__5122/Y       -       B->Y    R     AND2x2_ASAP7_75t_SL         33 26.2   133    70     576    (-,-) 
  cpu/stage1/pcselmux/g976/Y             -       A->Y    F     INVx2_ASAP7_75t_L            2  2.0    35    18     594    (-,-) 
  cpu/stage1/pcselmux/g974__2802/Y       -       B->Y    F     AND2x4_ASAP7_75t_SL         33 25.3    49    39     633    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    23    16     649    (-,-) 
  cpu/stage1/pcselmux/g972__1617/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 24.7    64    40     690    (-,-) 
  cpu/stage1/pcselmux/g948__7098/Y       -       A2->Y   R     AO222x2_ASAP7_75t_SL         2  1.2    17    32     722    (-,-) 
  cpu/stage1/pcreg/g361__5115/Y          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  0.7    43     9     730    (-,-) 
  cpu/stage1/pcreg/register_reg[20]/D    -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     730    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 38: MET (65 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[18]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[6]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       4                  
       Uncertainty:-     100                  
     Required Time:=     796                  
      Launch Clock:-       0                  
         Data Path:-     730                  
             Slack:=      65                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[6]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[6]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.2    34    47      47    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1350/Y     -       A->Y    R     AND4x1_ASAP7_75t_SL          1  1.3    19    25      72    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.0    15     8      80    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1338/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.5    28    15      95    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1333/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  1.6    18    10     105    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1328/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.3    80    41     145    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1323/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.7    34    13     158    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.5    26    15     173    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.2    21    12     185    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1308/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.0    12    20     204    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1300/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          2  1.7    21    11     215    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    F     NAND2xp5_ASAP7_75t_L         1  1.1    22    14     229    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1284/Y     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  0.7    18    18     248    (-,-) 
  cpu/stage3/wbselmux/g1077/Y            -       A2->Y   F     AO21x1_ASAP7_75t_SL          9  4.7    38    29     277    (-,-) 
  cpu/stage2/rs2DataSel/g559/Y           -       B1->Y   F     AO22x1_ASAP7_75t_SL          6  3.9    33    37     314    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2310/Y -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    21    13     327    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2272/Y -       B->Y    R     OR2x2_ASAP7_75t_SL           2  1.3    12    15     342    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2263/Y -       B->Y    R     OA21x2_ASAP7_75t_SL          2  1.3    12    16     358    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2251/Y -       B->Y    F     OAI211xp5_ASAP7_75t_SL       2  1.3    39    16     375    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2234/Y -       A2->Y   R     OAI321xp33_ASAP7_75t_SL      1  0.7    45    25     399    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2233/Y -       A1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    18     418    (-,-) 
  cpu/stage2/branchcomp/g944/Y           -       B2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    22     440    (-,-) 
  cpu/stage1/pcsel/g857__4733/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    43    16     456    (-,-) 
  cpu/stage1/pcsel/g852__7098/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     475    (-,-) 
  cpu/stage1/pcsel/g847__1617/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.3    38    21     495    (-,-) 
  cpu/stage1/pcselmux/g980/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           1  0.7    17    11     506    (-,-) 
  cpu/stage1/pcselmux/g977__5122/Y       -       B->Y    R     AND2x2_ASAP7_75t_SL         33 26.2   133    70     576    (-,-) 
  cpu/stage1/pcselmux/g976/Y             -       A->Y    F     INVx2_ASAP7_75t_L            2  2.0    35    18     594    (-,-) 
  cpu/stage1/pcselmux/g974__2802/Y       -       B->Y    F     AND2x4_ASAP7_75t_SL         33 25.3    49    39     633    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    23    16     649    (-,-) 
  cpu/stage1/pcselmux/g972__1617/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 24.7    64    40     690    (-,-) 
  cpu/stage1/pcselmux/g953__4733/Y       -       A2->Y   R     AO222x2_ASAP7_75t_SL         2  1.2    17    32     722    (-,-) 
  cpu/stage1/pcreg/g359__6131/Y          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  0.7    43     9     730    (-,-) 
  cpu/stage1/pcreg/register_reg[18]/D    -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     730    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 39: MET (65 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[17]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[6]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       4                  
       Uncertainty:-     100                  
     Required Time:=     796                  
      Launch Clock:-       0                  
         Data Path:-     730                  
             Slack:=      65                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[6]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[6]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.2    34    47      47    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1350/Y     -       A->Y    R     AND4x1_ASAP7_75t_SL          1  1.3    19    25      72    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.0    15     8      80    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1338/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.5    28    15      95    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1333/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  1.6    18    10     105    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1328/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.3    80    41     145    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1323/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.7    34    13     158    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.5    26    15     173    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.2    21    12     185    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1308/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.0    12    20     204    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1300/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          2  1.7    21    11     215    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    F     NAND2xp5_ASAP7_75t_L         1  1.1    22    14     229    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1284/Y     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  0.7    18    18     248    (-,-) 
  cpu/stage3/wbselmux/g1077/Y            -       A2->Y   F     AO21x1_ASAP7_75t_SL          9  4.7    38    29     277    (-,-) 
  cpu/stage2/rs2DataSel/g559/Y           -       B1->Y   F     AO22x1_ASAP7_75t_SL          6  3.9    33    37     314    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2310/Y -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    21    13     327    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2272/Y -       B->Y    R     OR2x2_ASAP7_75t_SL           2  1.3    12    15     342    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2263/Y -       B->Y    R     OA21x2_ASAP7_75t_SL          2  1.3    12    16     358    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2251/Y -       B->Y    F     OAI211xp5_ASAP7_75t_SL       2  1.3    39    16     375    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2234/Y -       A2->Y   R     OAI321xp33_ASAP7_75t_SL      1  0.7    45    25     399    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2233/Y -       A1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    18     418    (-,-) 
  cpu/stage2/branchcomp/g944/Y           -       B2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    22     440    (-,-) 
  cpu/stage1/pcsel/g857__4733/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    43    16     456    (-,-) 
  cpu/stage1/pcsel/g852__7098/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     475    (-,-) 
  cpu/stage1/pcsel/g847__1617/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.3    38    21     495    (-,-) 
  cpu/stage1/pcselmux/g980/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           1  0.7    17    11     506    (-,-) 
  cpu/stage1/pcselmux/g977__5122/Y       -       B->Y    R     AND2x2_ASAP7_75t_SL         33 26.2   133    70     576    (-,-) 
  cpu/stage1/pcselmux/g976/Y             -       A->Y    F     INVx2_ASAP7_75t_L            2  2.0    35    18     594    (-,-) 
  cpu/stage1/pcselmux/g974__2802/Y       -       B->Y    F     AND2x4_ASAP7_75t_SL         33 25.3    49    39     633    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    23    16     649    (-,-) 
  cpu/stage1/pcselmux/g972__1617/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 24.7    64    40     690    (-,-) 
  cpu/stage1/pcselmux/g956__9945/Y       -       A2->Y   R     AO222x2_ASAP7_75t_SL         2  1.2    17    32     722    (-,-) 
  cpu/stage1/pcreg/g358__7098/Y          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  0.7    43     9     730    (-,-) 
  cpu/stage1/pcreg/register_reg[17]/D    -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     730    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 40: MET (65 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[16]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[6]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       4                  
       Uncertainty:-     100                  
     Required Time:=     796                  
      Launch Clock:-       0                  
         Data Path:-     730                  
             Slack:=      65                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[6]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[6]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.2    34    47      47    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1350/Y     -       A->Y    R     AND4x1_ASAP7_75t_SL          1  1.3    19    25      72    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.0    15     8      80    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1338/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.5    28    15      95    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1333/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  1.6    18    10     105    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1328/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.3    80    41     145    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1323/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.7    34    13     158    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.5    26    15     173    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.2    21    12     185    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1308/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.0    12    20     204    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1300/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          2  1.7    21    11     215    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    F     NAND2xp5_ASAP7_75t_L         1  1.1    22    14     229    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1284/Y     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  0.7    18    18     248    (-,-) 
  cpu/stage3/wbselmux/g1077/Y            -       A2->Y   F     AO21x1_ASAP7_75t_SL          9  4.7    38    29     277    (-,-) 
  cpu/stage2/rs2DataSel/g559/Y           -       B1->Y   F     AO22x1_ASAP7_75t_SL          6  3.9    33    37     314    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2310/Y -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    21    13     327    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2272/Y -       B->Y    R     OR2x2_ASAP7_75t_SL           2  1.3    12    15     342    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2263/Y -       B->Y    R     OA21x2_ASAP7_75t_SL          2  1.3    12    16     358    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2251/Y -       B->Y    F     OAI211xp5_ASAP7_75t_SL       2  1.3    39    16     375    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2234/Y -       A2->Y   R     OAI321xp33_ASAP7_75t_SL      1  0.7    45    25     399    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2233/Y -       A1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    18     418    (-,-) 
  cpu/stage2/branchcomp/g944/Y           -       B2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    22     440    (-,-) 
  cpu/stage1/pcsel/g857__4733/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    43    16     456    (-,-) 
  cpu/stage1/pcsel/g852__7098/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     475    (-,-) 
  cpu/stage1/pcsel/g847__1617/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.3    38    21     495    (-,-) 
  cpu/stage1/pcselmux/g980/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           1  0.7    17    11     506    (-,-) 
  cpu/stage1/pcselmux/g977__5122/Y       -       B->Y    R     AND2x2_ASAP7_75t_SL         33 26.2   133    70     576    (-,-) 
  cpu/stage1/pcselmux/g976/Y             -       A->Y    F     INVx2_ASAP7_75t_L            2  2.0    35    18     594    (-,-) 
  cpu/stage1/pcselmux/g974__2802/Y       -       B->Y    F     AND2x4_ASAP7_75t_SL         33 25.3    49    39     633    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    23    16     649    (-,-) 
  cpu/stage1/pcselmux/g972__1617/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 24.7    64    40     690    (-,-) 
  cpu/stage1/pcselmux/g961__6417/Y       -       A2->Y   R     AO222x2_ASAP7_75t_SL         2  1.2    17    32     722    (-,-) 
  cpu/stage1/pcreg/g356__5122/Y          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  0.7    43     9     730    (-,-) 
  cpu/stage1/pcreg/register_reg[16]/D    -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     730    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 41: MET (66 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[0]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[6]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       4                  
       Uncertainty:-     100                  
     Required Time:=     796                  
      Launch Clock:-       0                  
         Data Path:-     729                  
             Slack:=      66                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[6]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[6]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.2    34    47      47    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1350/Y     -       A->Y    R     AND4x1_ASAP7_75t_SL          1  1.3    19    25      72    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.0    15     8      80    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1338/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.5    28    15      95    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1333/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  1.6    18    10     105    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1328/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.3    80    41     145    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1323/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.7    34    13     158    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.5    26    15     173    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.2    21    12     185    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1308/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.0    12    20     204    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1300/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          2  1.7    21    11     215    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    F     NAND2xp5_ASAP7_75t_L         1  1.1    22    14     229    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1284/Y     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  0.7    18    18     248    (-,-) 
  cpu/stage3/wbselmux/g1077/Y            -       A2->Y   F     AO21x1_ASAP7_75t_SL          9  4.7    38    29     277    (-,-) 
  cpu/stage2/rs2DataSel/g559/Y           -       B1->Y   F     AO22x1_ASAP7_75t_SL          6  3.9    33    37     314    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2310/Y -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    21    13     327    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2272/Y -       B->Y    R     OR2x2_ASAP7_75t_SL           2  1.3    12    15     342    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2263/Y -       B->Y    R     OA21x2_ASAP7_75t_SL          2  1.3    12    16     358    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2251/Y -       B->Y    F     OAI211xp5_ASAP7_75t_SL       2  1.3    39    16     375    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2234/Y -       A2->Y   R     OAI321xp33_ASAP7_75t_SL      1  0.7    45    25     399    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2233/Y -       A1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    18     418    (-,-) 
  cpu/stage2/branchcomp/g944/Y           -       B2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    22     440    (-,-) 
  cpu/stage1/pcsel/g857__4733/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    43    16     456    (-,-) 
  cpu/stage1/pcsel/g852__7098/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     475    (-,-) 
  cpu/stage1/pcsel/g847__1617/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.3    38    21     495    (-,-) 
  cpu/stage1/pcselmux/g980/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           1  0.7    17    11     506    (-,-) 
  cpu/stage1/pcselmux/g977__5122/Y       -       B->Y    R     AND2x2_ASAP7_75t_SL         33 26.2   133    70     576    (-,-) 
  cpu/stage1/pcselmux/g976/Y             -       A->Y    F     INVx2_ASAP7_75t_L            2  2.0    35    18     594    (-,-) 
  cpu/stage1/pcselmux/g974__2802/Y       -       B->Y    F     AND2x4_ASAP7_75t_SL         33 25.3    49    39     633    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    23    16     649    (-,-) 
  cpu/stage1/pcselmux/g972__1617/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 24.7    64    40     690    (-,-) 
  cpu/stage1/pcselmux/g962__5477/Y       -       B1->Y   R     AO222x2_ASAP7_75t_SL         1  0.7    14    32     721    (-,-) 
  cpu/stage1/pcreg/g351__6783/Y          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  0.7    43     8     729    (-,-) 
  cpu/stage1/pcreg/register_reg[0]/D     -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     729    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 42: MET (66 ps) Setup Check with Pin cpu/stage1/pcreg/register_reg[1]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_pc/register_reg[6]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage1/pcreg/register_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       4                  
       Uncertainty:-     100                  
     Required Time:=     796                  
      Launch Clock:-       0                  
         Data Path:-     729                  
             Slack:=      66                  

#-------------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_pc/register_reg[6]/CLK    -       -       R     (arrival)                   32    -     0     -       0    (-,-) 
  cpu/s2_to_s3_pc/register_reg[6]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         3  2.2    34    47      47    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1350/Y     -       A->Y    R     AND4x1_ASAP7_75t_SL          1  1.3    19    25      72    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1342/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       2  2.0    15     8      80    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1338/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          3  2.5    28    15      95    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1333/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         2  1.6    18    10     105    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1328/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_L         2  2.3    80    41     145    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1323/Y     -       B->Y    F     NAND2x1p5_ASAP7_75t_SL       3  2.7    34    13     158    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1319/Y     -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        3  2.5    26    15     173    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1315/Y     -       B->Y    F     NAND2x1_ASAP7_75t_SL         3  2.2    21    12     185    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1308/Y     -       B->Y    F     OR2x2_ASAP7_75t_SL           2  2.0    12    20     204    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1300/Y     -       B->Y    R     NOR2x1_ASAP7_75t_SL          2  1.7    21    11     215    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1293/Y     -       B->Y    F     NAND2xp5_ASAP7_75t_L         1  1.1    22    14     229    (-,-) 
  cpu/stage3/pcfour/add_9_31_g1284/Y     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  0.7    18    18     248    (-,-) 
  cpu/stage3/wbselmux/g1077/Y            -       A2->Y   F     AO21x1_ASAP7_75t_SL          9  4.7    38    29     277    (-,-) 
  cpu/stage2/rs2DataSel/g559/Y           -       B1->Y   F     AO22x1_ASAP7_75t_SL          6  3.9    33    37     314    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2310/Y -       A->Y    R     INVx1_ASAP7_75t_SL           2  1.3    21    13     327    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2272/Y -       B->Y    R     OR2x2_ASAP7_75t_SL           2  1.3    12    15     342    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2263/Y -       B->Y    R     OA21x2_ASAP7_75t_SL          2  1.3    12    16     358    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2251/Y -       B->Y    F     OAI211xp5_ASAP7_75t_SL       2  1.3    39    16     375    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2234/Y -       A2->Y   R     OAI321xp33_ASAP7_75t_SL      1  0.7    45    25     399    (-,-) 
  cpu/stage2/branchcomp/lt_12_69_g2233/Y -       A1->Y   F     AOI321xp33_ASAP7_75t_SL      1  0.6    36    18     418    (-,-) 
  cpu/stage2/branchcomp/g944/Y           -       B2->Y   F     AO22x1_ASAP7_75t_SL          1  0.7    12    22     440    (-,-) 
  cpu/stage1/pcsel/g857__4733/Y          -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        1  1.1    43    16     456    (-,-) 
  cpu/stage1/pcsel/g852__7098/Y          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  0.6    26    18     475    (-,-) 
  cpu/stage1/pcsel/g847__1617/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.3    38    21     495    (-,-) 
  cpu/stage1/pcselmux/g980/Y             -       A->Y    R     INVx1_ASAP7_75t_SL           1  0.7    17    11     506    (-,-) 
  cpu/stage1/pcselmux/g977__5122/Y       -       B->Y    R     AND2x2_ASAP7_75t_SL         33 26.2   133    70     576    (-,-) 
  cpu/stage1/pcselmux/g976/Y             -       A->Y    F     INVx2_ASAP7_75t_L            2  2.0    35    18     594    (-,-) 
  cpu/stage1/pcselmux/g974__2802/Y       -       B->Y    F     AND2x4_ASAP7_75t_SL         33 25.3    49    39     633    (-,-) 
  cpu/stage1/pcselmux/g973/Y             -       A->Y    R     INVx1_ASAP7_75t_L            1  1.0    23    16     649    (-,-) 
  cpu/stage1/pcselmux/g972__1617/Y       -       B->Y    R     AND2x4_ASAP7_75t_SL         32 24.7    64    40     690    (-,-) 
  cpu/stage1/pcselmux/g960__7410/Y       -       B1->Y   R     AO222x2_ASAP7_75t_SL         1  0.7    14    32     721    (-,-) 
  cpu/stage1/pcreg/g348__4319/Y          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  0.7    43     8     729    (-,-) 
  cpu/stage1/pcreg/register_reg[1]/D     -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     729    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 43: MET (69 ps) Setup Check with Pin cpu/stage3/csr/csr_reg[28]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[5]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage3/csr/csr_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       9                  
       Uncertainty:-     100                  
     Required Time:=     791                  
      Launch Clock:-       0                  
         Data Path:-     723                  
             Slack:=      69                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[5]/CLK        -       -       R     (arrival)                   15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[5]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        10  5.7    57    64      64    (-,-) 
  cpu/stage2/data1sel/g727/Y                   -       B->Y    F     OR3x1_ASAP7_75t_SL           1  0.6    12    25      89    (-,-) 
  cpu/stage2/data1sel/g724/Y                   -       A->Y    R     NOR2xp33_ASAP7_75t_SL        1  0.6    30    12     101    (-,-) 
  cpu/stage2/data1sel/g721/Y                   -       B->Y    F     AOI31xp33_ASAP7_75t_SL       1  0.7    36    10     111    (-,-) 
  cpu/stage2/data1sel/g719/Y                   -       A->Y    F     OR4x1_ASAP7_75t_SL           1  0.7    14    27     138    (-,-) 
  cpu/stage2/data1sel/g717/Y                   -       C->Y    F     AND5x1_ASAP7_75t_SL          1  1.0    12    16     154    (-,-) 
  cpu/stage2/data1sel/g716/Y                   -       A->Y    F     AND3x4_ASAP7_75t_SL         33 17.2    36    31     186    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    R     INVx6_ASAP7_75t_SL          32 14.6    32    20     205    (-,-) 
  cpu/stage2/rs1DataSel/g556/Y                 -       A2->Y   R     AO22x1_ASAP7_75t_L           4  2.7    35    35     240    (-,-) 
  cpu/stage2/aselmux/g556/Y                    -       A1->Y   R     AO22x1_ASAP7_75t_SL         13  7.4    76    48     288    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1981/Y -       A->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.2    47    29     318    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1903/Y -       A1->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    22     340    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1898/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    18     358    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1893/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.7    44    19     377    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1892/Y -       B->Y    R     AND2x2_ASAP7_75t_SL          2  1.3    12    18     395    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   R     AO21x1_ASAP7_75t_SL          2  1.7    20    17     413    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1886/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.6    27    15     428    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1884/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        3  1.8    45    23     451    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1879/Y -       A1->Y   F     AOI31xp33_ASAP7_75t_SL       3  2.2    54    28     478    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1873/Y -       A1->Y   R     OAI321xp33_ASAP7_75t_SL      2  1.6    72    39     517    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1869/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.7    44    23     540    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          3  2.8    17    26     566    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1866/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    17    10     576    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  2.2    28    12     588    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1857/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    28    11     600    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1852/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  1.7    21    12     612    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.6    43    20     632    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1845/Y -       A2->Y   R     AO21x2_ASAP7_75t_SL          3  1.8    14    20     652    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1841/Y -       A2->Y   R     AO21x1_ASAP7_75t_L           2  1.9    25    22     674    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g2/Y    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  0.7    24    14     688    (-,-) 
  cpu/stage2/alu/g4279/Y                       -       A2->Y   R     AO21x1_ASAP7_75t_SL          5  3.0    35    24     712    (-,-) 
  cpu/stage3/csr/g190/Y                        -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  0.7    60    10     722    (-,-) 
  cpu/stage3/csr/csr_reg[28]/D                 -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     723    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 44: MET (69 ps) Setup Check with Pin cpu/stage3/csr/csr_reg[26]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[5]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/stage3/csr/csr_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     793                  
      Launch Clock:-       0                  
         Data Path:-     724                  
             Slack:=      69                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[5]/CLK        -       -       R     (arrival)                   15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[5]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        10  5.7    57    64      64    (-,-) 
  cpu/stage2/data1sel/g727/Y                   -       B->Y    F     OR3x1_ASAP7_75t_SL           1  0.6    12    25      89    (-,-) 
  cpu/stage2/data1sel/g724/Y                   -       A->Y    R     NOR2xp33_ASAP7_75t_SL        1  0.6    30    12     101    (-,-) 
  cpu/stage2/data1sel/g721/Y                   -       B->Y    F     AOI31xp33_ASAP7_75t_SL       1  0.7    36    10     111    (-,-) 
  cpu/stage2/data1sel/g719/Y                   -       A->Y    F     OR4x1_ASAP7_75t_SL           1  0.7    14    27     138    (-,-) 
  cpu/stage2/data1sel/g717/Y                   -       C->Y    F     AND5x1_ASAP7_75t_SL          1  1.0    12    16     154    (-,-) 
  cpu/stage2/data1sel/g716/Y                   -       A->Y    F     AND3x4_ASAP7_75t_SL         33 17.2    36    31     186    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    R     INVx6_ASAP7_75t_SL          32 14.6    32    20     205    (-,-) 
  cpu/stage2/rs1DataSel/g556/Y                 -       A2->Y   R     AO22x1_ASAP7_75t_L           4  2.7    35    35     240    (-,-) 
  cpu/stage2/aselmux/g556/Y                    -       A1->Y   R     AO22x1_ASAP7_75t_SL         13  7.4    76    48     288    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1981/Y -       A->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.2    47    29     318    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1903/Y -       A1->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    22     340    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1898/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    18     358    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1893/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.7    44    19     377    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1892/Y -       B->Y    R     AND2x2_ASAP7_75t_SL          2  1.3    12    18     395    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   R     AO21x1_ASAP7_75t_SL          2  1.7    20    17     413    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1886/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.6    27    15     428    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1884/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        3  1.8    45    23     451    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1879/Y -       A1->Y   F     AOI31xp33_ASAP7_75t_SL       3  2.2    54    28     478    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1873/Y -       A1->Y   R     OAI321xp33_ASAP7_75t_SL      2  1.6    72    39     517    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1869/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.7    44    23     540    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          3  2.8    17    26     566    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1866/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    17    10     576    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  2.2    28    12     588    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1857/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    28    11     600    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1852/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  1.7    21    12     612    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.6    43    20     632    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1845/Y -       A2->Y   R     AO21x2_ASAP7_75t_SL          3  1.8    14    20     652    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1839/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_L         2  1.6    34    17     669    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1836/Y -       B->Y    F     XOR2xp5_ASAP7_75t_SL         1  0.7    26    17     687    (-,-) 
  cpu/stage2/alu/g4264/Y                       -       A2->Y   F     AO21x1_ASAP7_75t_SL          5  3.0    26    25     712    (-,-) 
  cpu/stage3/csr/g189/Y                        -       B->Y    R     NAND2xp5_ASAP7_75t_SL        1  0.7    52    12     724    (-,-) 
  cpu/stage3/csr/csr_reg[26]/D                 -       -       R     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     724    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 45: MET (70 ps) Setup Check with Pin cpu/s2_to_s3_alu/register_reg[26]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[5]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/s2_to_s3_alu/register_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     793                  
      Launch Clock:-       0                  
         Data Path:-     724                  
             Slack:=      70                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[5]/CLK        -       -       R     (arrival)                   15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[5]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        10  5.7    57    64      64    (-,-) 
  cpu/stage2/data1sel/g727/Y                   -       B->Y    F     OR3x1_ASAP7_75t_SL           1  0.6    12    25      89    (-,-) 
  cpu/stage2/data1sel/g724/Y                   -       A->Y    R     NOR2xp33_ASAP7_75t_SL        1  0.6    30    12     101    (-,-) 
  cpu/stage2/data1sel/g721/Y                   -       B->Y    F     AOI31xp33_ASAP7_75t_SL       1  0.7    36    10     111    (-,-) 
  cpu/stage2/data1sel/g719/Y                   -       A->Y    F     OR4x1_ASAP7_75t_SL           1  0.7    14    27     138    (-,-) 
  cpu/stage2/data1sel/g717/Y                   -       C->Y    F     AND5x1_ASAP7_75t_SL          1  1.0    12    16     154    (-,-) 
  cpu/stage2/data1sel/g716/Y                   -       A->Y    F     AND3x4_ASAP7_75t_SL         33 17.2    36    31     186    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    R     INVx6_ASAP7_75t_SL          32 14.6    32    20     205    (-,-) 
  cpu/stage2/rs1DataSel/g556/Y                 -       A2->Y   R     AO22x1_ASAP7_75t_L           4  2.7    35    35     240    (-,-) 
  cpu/stage2/aselmux/g556/Y                    -       A1->Y   R     AO22x1_ASAP7_75t_SL         13  7.4    76    48     288    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1981/Y -       A->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.2    47    29     318    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1903/Y -       A1->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    22     340    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1898/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    18     358    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1893/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.7    44    19     377    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1892/Y -       B->Y    R     AND2x2_ASAP7_75t_SL          2  1.3    12    18     395    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   R     AO21x1_ASAP7_75t_SL          2  1.7    20    17     413    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1886/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.6    27    15     428    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1884/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        3  1.8    45    23     451    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1879/Y -       A1->Y   F     AOI31xp33_ASAP7_75t_SL       3  2.2    54    28     478    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1873/Y -       A1->Y   R     OAI321xp33_ASAP7_75t_SL      2  1.6    72    39     517    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1869/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.7    44    23     540    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          3  2.8    17    26     566    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1866/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    17    10     576    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  2.2    28    12     588    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1857/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    28    11     600    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1852/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  1.7    21    12     612    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.6    43    20     632    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1845/Y -       A2->Y   R     AO21x2_ASAP7_75t_SL          3  1.8    14    20     652    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1839/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_L         2  1.6    34    17     669    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1836/Y -       B->Y    F     XOR2xp5_ASAP7_75t_SL         1  0.7    26    17     687    (-,-) 
  cpu/stage2/alu/g4264/Y                       -       A2->Y   F     AO21x1_ASAP7_75t_SL          5  3.0    26    25     712    (-,-) 
  cpu/s2_to_s3_alu/g446__7410/Y                -       B->Y    R     NAND2xp5_ASAP7_75t_SL        1  0.7    49    12     724    (-,-) 
  cpu/s2_to_s3_alu/register_reg[26]/D          -       -       R     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     724    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 46: MET (70 ps) Setup Check with Pin cpu/s2_to_s3_alu/register_reg[28]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[5]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/s2_to_s3_alu/register_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     793                  
      Launch Clock:-       0                  
         Data Path:-     723                  
             Slack:=      70                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[5]/CLK        -       -       R     (arrival)                   15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[5]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        10  5.7    57    64      64    (-,-) 
  cpu/stage2/data1sel/g727/Y                   -       B->Y    F     OR3x1_ASAP7_75t_SL           1  0.6    12    25      89    (-,-) 
  cpu/stage2/data1sel/g724/Y                   -       A->Y    R     NOR2xp33_ASAP7_75t_SL        1  0.6    30    12     101    (-,-) 
  cpu/stage2/data1sel/g721/Y                   -       B->Y    F     AOI31xp33_ASAP7_75t_SL       1  0.7    36    10     111    (-,-) 
  cpu/stage2/data1sel/g719/Y                   -       A->Y    F     OR4x1_ASAP7_75t_SL           1  0.7    14    27     138    (-,-) 
  cpu/stage2/data1sel/g717/Y                   -       C->Y    F     AND5x1_ASAP7_75t_SL          1  1.0    12    16     154    (-,-) 
  cpu/stage2/data1sel/g716/Y                   -       A->Y    F     AND3x4_ASAP7_75t_SL         33 17.2    36    31     186    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    R     INVx6_ASAP7_75t_SL          32 14.6    32    20     205    (-,-) 
  cpu/stage2/rs1DataSel/g556/Y                 -       A2->Y   R     AO22x1_ASAP7_75t_L           4  2.7    35    35     240    (-,-) 
  cpu/stage2/aselmux/g556/Y                    -       A1->Y   R     AO22x1_ASAP7_75t_SL         13  7.4    76    48     288    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1981/Y -       A->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.2    47    29     318    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1903/Y -       A1->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    22     340    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1898/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    18     358    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1893/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.7    44    19     377    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1892/Y -       B->Y    R     AND2x2_ASAP7_75t_SL          2  1.3    12    18     395    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   R     AO21x1_ASAP7_75t_SL          2  1.7    20    17     413    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1886/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.6    27    15     428    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1884/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        3  1.8    45    23     451    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1879/Y -       A1->Y   F     AOI31xp33_ASAP7_75t_SL       3  2.2    54    28     478    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1873/Y -       A1->Y   R     OAI321xp33_ASAP7_75t_SL      2  1.6    72    39     517    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1869/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.7    44    23     540    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          3  2.8    17    26     566    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1866/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    17    10     576    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  2.2    28    12     588    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1857/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    28    11     600    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1852/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  1.7    21    12     612    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.6    43    20     632    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1845/Y -       A2->Y   R     AO21x2_ASAP7_75t_SL          3  1.8    14    20     652    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1841/Y -       A2->Y   R     AO21x1_ASAP7_75t_L           2  1.9    25    22     674    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g2/Y    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  0.7    24    14     688    (-,-) 
  cpu/stage2/alu/g4279/Y                       -       A2->Y   R     AO21x1_ASAP7_75t_SL          5  3.0    35    24     712    (-,-) 
  cpu/s2_to_s3_alu/g447__6417/Y                -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  0.7    56    10     722    (-,-) 
  cpu/s2_to_s3_alu/register_reg[28]/D          -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     723    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 47: MET (77 ps) Setup Check with Pin cpu/stage3/csr/csr_reg[24]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[5]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/stage3/csr/csr_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     793                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=      77                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[5]/CLK        -       -       R     (arrival)                   15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[5]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        10  5.7    57    64      64    (-,-) 
  cpu/stage2/data1sel/g727/Y                   -       B->Y    F     OR3x1_ASAP7_75t_SL           1  0.6    12    25      89    (-,-) 
  cpu/stage2/data1sel/g724/Y                   -       A->Y    R     NOR2xp33_ASAP7_75t_SL        1  0.6    30    12     101    (-,-) 
  cpu/stage2/data1sel/g721/Y                   -       B->Y    F     AOI31xp33_ASAP7_75t_SL       1  0.7    36    10     111    (-,-) 
  cpu/stage2/data1sel/g719/Y                   -       A->Y    F     OR4x1_ASAP7_75t_SL           1  0.7    14    27     138    (-,-) 
  cpu/stage2/data1sel/g717/Y                   -       C->Y    F     AND5x1_ASAP7_75t_SL          1  1.0    12    16     154    (-,-) 
  cpu/stage2/data1sel/g716/Y                   -       A->Y    F     AND3x4_ASAP7_75t_SL         33 17.2    36    31     186    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    R     INVx6_ASAP7_75t_SL          32 14.6    32    20     205    (-,-) 
  cpu/stage2/rs1DataSel/g556/Y                 -       A2->Y   R     AO22x1_ASAP7_75t_L           4  2.7    35    35     240    (-,-) 
  cpu/stage2/aselmux/g556/Y                    -       A1->Y   R     AO22x1_ASAP7_75t_SL         13  7.4    76    48     288    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1981/Y -       A->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.2    47    29     318    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1903/Y -       A1->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    22     340    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1898/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    18     358    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1893/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.7    44    19     377    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1892/Y -       B->Y    R     AND2x2_ASAP7_75t_SL          2  1.3    12    18     395    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   R     AO21x1_ASAP7_75t_SL          2  1.7    20    17     413    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1886/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.6    27    15     428    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1884/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        3  1.8    45    23     451    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1879/Y -       A1->Y   F     AOI31xp33_ASAP7_75t_SL       3  2.2    54    28     478    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1873/Y -       A1->Y   R     OAI321xp33_ASAP7_75t_SL      2  1.6    72    39     517    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1869/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.7    44    23     540    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          3  2.8    17    26     566    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1866/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    17    10     576    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  2.2    28    12     588    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1857/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    28    11     600    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1852/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  1.7    21    12     612    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.6    43    20     632    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1845/Y -       A2->Y   R     AO21x2_ASAP7_75t_SL          3  1.8    14    20     652    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1844/Y -       A->Y    F     INVx1_ASAP7_75t_SL           2  1.7    15    10     662    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1843/Y -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  0.7    23    16     678    (-,-) 
  cpu/stage2/alu/g4280/Y                       -       A2->Y   F     AO21x1_ASAP7_75t_SL          5  3.4    29    26     704    (-,-) 
  cpu/stage3/csr/g186/Y                        -       B->Y    R     NAND2xp5_ASAP7_75t_SL        1  0.7    52    12     716    (-,-) 
  cpu/stage3/csr/csr_reg[24]/D                 -       -       R     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     716    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 48: MET (77 ps) Setup Check with Pin cpu/s2_to_s3_alu/register_reg[24]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[5]/CLK
          Clock: (R) clk
       Endpoint: (R) cpu/s2_to_s3_alu/register_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     793                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=      77                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[5]/CLK        -       -       R     (arrival)                   15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[5]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        10  5.7    57    64      64    (-,-) 
  cpu/stage2/data1sel/g727/Y                   -       B->Y    F     OR3x1_ASAP7_75t_SL           1  0.6    12    25      89    (-,-) 
  cpu/stage2/data1sel/g724/Y                   -       A->Y    R     NOR2xp33_ASAP7_75t_SL        1  0.6    30    12     101    (-,-) 
  cpu/stage2/data1sel/g721/Y                   -       B->Y    F     AOI31xp33_ASAP7_75t_SL       1  0.7    36    10     111    (-,-) 
  cpu/stage2/data1sel/g719/Y                   -       A->Y    F     OR4x1_ASAP7_75t_SL           1  0.7    14    27     138    (-,-) 
  cpu/stage2/data1sel/g717/Y                   -       C->Y    F     AND5x1_ASAP7_75t_SL          1  1.0    12    16     154    (-,-) 
  cpu/stage2/data1sel/g716/Y                   -       A->Y    F     AND3x4_ASAP7_75t_SL         33 17.2    36    31     186    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    R     INVx6_ASAP7_75t_SL          32 14.6    32    20     205    (-,-) 
  cpu/stage2/rs1DataSel/g556/Y                 -       A2->Y   R     AO22x1_ASAP7_75t_L           4  2.7    35    35     240    (-,-) 
  cpu/stage2/aselmux/g556/Y                    -       A1->Y   R     AO22x1_ASAP7_75t_SL         13  7.4    76    48     288    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1981/Y -       A->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.2    47    29     318    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1903/Y -       A1->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    22     340    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1898/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    18     358    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1893/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.7    44    19     377    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1892/Y -       B->Y    R     AND2x2_ASAP7_75t_SL          2  1.3    12    18     395    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   R     AO21x1_ASAP7_75t_SL          2  1.7    20    17     413    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1886/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.6    27    15     428    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1884/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        3  1.8    45    23     451    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1879/Y -       A1->Y   F     AOI31xp33_ASAP7_75t_SL       3  2.2    54    28     478    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1873/Y -       A1->Y   R     OAI321xp33_ASAP7_75t_SL      2  1.6    72    39     517    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1869/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.7    44    23     540    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          3  2.8    17    26     566    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1866/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    17    10     576    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  2.2    28    12     588    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1857/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    28    11     600    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1852/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  1.7    21    12     612    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.6    43    20     632    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1845/Y -       A2->Y   R     AO21x2_ASAP7_75t_SL          3  1.8    14    20     652    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1844/Y -       A->Y    F     INVx1_ASAP7_75t_SL           2  1.7    15    10     662    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1843/Y -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  0.7    23    16     678    (-,-) 
  cpu/stage2/alu/g4280/Y                       -       A2->Y   F     AO21x1_ASAP7_75t_SL          5  3.4    29    26     704    (-,-) 
  cpu/s2_to_s3_alu/g445__1666/Y                -       B->Y    R     NAND2xp5_ASAP7_75t_SL        1  0.7    49    12     716    (-,-) 
  cpu/s2_to_s3_alu/register_reg[24]/D          -       -       R     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     716    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 49: MET (98 ps) Setup Check with Pin cpu/stage3/csr/csr_reg[23]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[5]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/stage3/csr/csr_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       9                  
       Uncertainty:-     100                  
     Required Time:=     791                  
      Launch Clock:-       0                  
         Data Path:-     694                  
             Slack:=      98                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[5]/CLK        -       -       R     (arrival)                   15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[5]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        10  5.7    57    64      64    (-,-) 
  cpu/stage2/data1sel/g727/Y                   -       B->Y    F     OR3x1_ASAP7_75t_SL           1  0.6    12    25      89    (-,-) 
  cpu/stage2/data1sel/g724/Y                   -       A->Y    R     NOR2xp33_ASAP7_75t_SL        1  0.6    30    12     101    (-,-) 
  cpu/stage2/data1sel/g721/Y                   -       B->Y    F     AOI31xp33_ASAP7_75t_SL       1  0.7    36    10     111    (-,-) 
  cpu/stage2/data1sel/g719/Y                   -       A->Y    F     OR4x1_ASAP7_75t_SL           1  0.7    14    27     138    (-,-) 
  cpu/stage2/data1sel/g717/Y                   -       C->Y    F     AND5x1_ASAP7_75t_SL          1  1.0    12    16     154    (-,-) 
  cpu/stage2/data1sel/g716/Y                   -       A->Y    F     AND3x4_ASAP7_75t_SL         33 17.2    36    31     186    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    R     INVx6_ASAP7_75t_SL          32 14.6    32    20     205    (-,-) 
  cpu/stage2/rs1DataSel/g556/Y                 -       A2->Y   R     AO22x1_ASAP7_75t_L           4  2.7    35    35     240    (-,-) 
  cpu/stage2/aselmux/g556/Y                    -       A1->Y   R     AO22x1_ASAP7_75t_SL         13  7.4    76    48     288    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1981/Y -       A->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.2    47    29     318    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1903/Y -       A1->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    22     340    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1898/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    18     358    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1893/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.7    44    19     377    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1892/Y -       B->Y    R     AND2x2_ASAP7_75t_SL          2  1.3    12    18     395    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   R     AO21x1_ASAP7_75t_SL          2  1.7    20    17     413    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1886/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.6    27    15     428    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1884/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        3  1.8    45    23     451    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1879/Y -       A1->Y   F     AOI31xp33_ASAP7_75t_SL       3  2.2    54    28     478    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1873/Y -       A1->Y   R     OAI321xp33_ASAP7_75t_SL      2  1.6    72    39     517    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1869/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.7    44    23     540    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          3  2.8    17    26     566    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1866/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    17    10     576    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  2.2    28    12     588    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1857/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    28    11     600    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1852/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  1.7    21    12     612    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.6    43    20     632    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1846/Y -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  0.7    28    15     647    (-,-) 
  cpu/stage2/alu/g4284/Y                       -       A1->Y   R     AO221x1_ASAP7_75t_SL         5  3.4    44    36     683    (-,-) 
  cpu/stage3/csr/g176/Y                        -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  0.7    60    10     693    (-,-) 
  cpu/stage3/csr/csr_reg[23]/D                 -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     694    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 50: MET (99 ps) Setup Check with Pin cpu/s2_to_s3_alu/register_reg[23]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) cpu/s2_to_s3_inst/register_reg[5]/CLK
          Clock: (R) clk
       Endpoint: (F) cpu/s2_to_s3_alu/register_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     793                  
      Launch Clock:-       0                  
         Data Path:-     694                  
             Slack:=      99                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  cpu/s2_to_s3_inst/register_reg[5]/CLK        -       -       R     (arrival)                   15    -     0     -       0    (-,-) 
  cpu/s2_to_s3_inst/register_reg[5]/QN         -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        10  5.7    57    64      64    (-,-) 
  cpu/stage2/data1sel/g727/Y                   -       B->Y    F     OR3x1_ASAP7_75t_SL           1  0.6    12    25      89    (-,-) 
  cpu/stage2/data1sel/g724/Y                   -       A->Y    R     NOR2xp33_ASAP7_75t_SL        1  0.6    30    12     101    (-,-) 
  cpu/stage2/data1sel/g721/Y                   -       B->Y    F     AOI31xp33_ASAP7_75t_SL       1  0.7    36    10     111    (-,-) 
  cpu/stage2/data1sel/g719/Y                   -       A->Y    F     OR4x1_ASAP7_75t_SL           1  0.7    14    27     138    (-,-) 
  cpu/stage2/data1sel/g717/Y                   -       C->Y    F     AND5x1_ASAP7_75t_SL          1  1.0    12    16     154    (-,-) 
  cpu/stage2/data1sel/g716/Y                   -       A->Y    F     AND3x4_ASAP7_75t_SL         33 17.2    36    31     186    (-,-) 
  cpu/stage2/rs1DataSel/g577/Y                 -       A->Y    R     INVx6_ASAP7_75t_SL          32 14.6    32    20     205    (-,-) 
  cpu/stage2/rs1DataSel/g556/Y                 -       A2->Y   R     AO22x1_ASAP7_75t_L           4  2.7    35    35     240    (-,-) 
  cpu/stage2/aselmux/g556/Y                    -       A1->Y   R     AO22x1_ASAP7_75t_SL         13  7.4    76    48     288    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1981/Y -       A->Y    F     NOR2xp33_ASAP7_75t_SL        2  1.2    47    29     318    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1903/Y -       A1->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    22     340    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1898/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          2  1.7    13    18     358    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1893/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.7    44    19     377    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1892/Y -       B->Y    R     AND2x2_ASAP7_75t_SL          2  1.3    12    18     395    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1889/Y -       A2->Y   R     AO21x1_ASAP7_75t_SL          2  1.7    20    17     413    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1886/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.6    27    15     428    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1884/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        3  1.8    45    23     451    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1879/Y -       A1->Y   F     AOI31xp33_ASAP7_75t_SL       3  2.2    54    28     478    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1873/Y -       A1->Y   R     OAI321xp33_ASAP7_75t_SL      2  1.6    72    39     517    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1869/Y -       A1->Y   F     AOI21xp5_ASAP7_75t_SL        2  1.7    44    23     540    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1867/Y -       A2->Y   F     OA21x2_ASAP7_75t_SL          3  2.8    17    26     566    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1866/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    17    10     576    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1862/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  2.2    28    12     588    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1857/Y -       B->Y    R     NOR2x1p5_ASAP7_75t_SL        2  1.7    28    11     600    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1852/Y -       A1->Y   F     AOI21x1_ASAP7_75t_SL         2  1.7    21    12     612    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1848/Y -       A2->Y   R     OAI21xp5_ASAP7_75t_SL        2  1.6    43    20     632    (-,-) 
  cpu/stage2/alu/sub_24_21_Y_add_23_21_g1846/Y -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  0.7    28    15     647    (-,-) 
  cpu/stage2/alu/g4284/Y                       -       A1->Y   R     AO221x1_ASAP7_75t_SL         5  3.4    44    36     683    (-,-) 
  cpu/s2_to_s3_alu/g444__2346/Y                -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  0.7    56    10     693    (-,-) 
  cpu/s2_to_s3_alu/register_reg[23]/D          -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     694    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------


