{
    "DESIGN_NAME": "user_project_wrapper",
    "VERILOG_FILES": ["dir::../../verilog/rtl/defines.v", "dir::../../verilog/rtl/user_project_wrapper.v"],
    "CLOCK_PERIOD": 20,
    "CLOCK_PORT": "user_clock2",
    "FP_PDN_MACRO_HOOKS": "mprj vccd1 vssd1 vccd1 vssd1",
    "MACRO_PLACEMENT_CFG": "dir::macro.cfg",
    "VERILOG_FILES_BLACKBOX": ["dir::../../verilog/rtl/defines.v", "dir::../../verilog/rtl/FPGA_Files/SRC/fpga_top.v"],
    "EXTRA_LEFS": "dir::../../lef/fpga_top.lef",
    "EXTRA_GDS_FILES": "dir::../../gds/fpga_top.gds",
    
    "SYNTH_READ_BLACKBOX_LIB":1,
    "FP_PDN_CORE_RING":1,
    "FP_SIZING": "absolute",
"DIE_AREA": "0 0 2920 3520",
    "UNIT": "2.4",
    "FP_IO_VEXTEND": "expr::2 * $UNIT",
    "FP_IO_HEXTEND": "expr::2 * $UNIT",
    "FP_IO_VLENGTH": "ref::$UNIT",
    "FP_IO_HLENGTH": "ref::$UNIT",
    "FP_IO_VTHICKNESS_MULT": 4,
    "FP_IO_HTHICKNESS_MULT": 4,
    "FP_PDN_CHECK_NODES":0,
    "CLOCK_TREE_SYNTH":0,
    "PL_BASIC_PLACEMENT":1,
    "PL_TARGET_DENSITY":0.1,
    "DIODE_INSERTION_STRATEGY":4,
    "MAGIC_GENERATE_LEF":0,
    "GRT_ADJUSTMENT":0.21,
    "FP_PDN_VOFFSET":5,
    "FP_PDN_HOFFSET":5,
    "FP_PDN_VPITCH":180,
    "FP_PDN_HPITCH":180,
    "CHECK_ASSIGN_STATEMENTS":0,
    "VDD_NETS": ["vccd1"],
    "GND_NETS": ["vssd1"],
    "VDD_PIN":["vccd1"],
    "GND_PIN":["vssd1"],
    "FP_PDN_ENABLE_GLOBAL_CONNECTIONS":1,

    
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
    
    "QUIT_ON_MAGIC_DRC":0,
    "CLOCK_TREE_SYNTH":0,
    "PL_RESIZER_DESIGN_OPTIMIZATIONS":0,
    "PL_RESIZER_TIMING_OPTIMIZATIONS":0,
    "GLB_RESIZER_TIMING_OPTIMIZATIONS":0,
    "MAGIC_ZEROIZE_ORIGIN":0,
    "MAGIC_WRITE_FULL_LEF":0,



	"FP_PDN_MACRO_HOOKS":["fpga_top vccd1 vssd1 vccd1 vssd1"],
	"RT_MAX_LAYER": "met4",
	"FP_PDN_IRDROP":0,
	"RUN_IRDROP_REPORT":0,
	


    
"ROUTING_CORES":24
    
}
