# Verilog-SystemVerilog-Xamples
`SV is preferred`
Collectible modules for Verilog and SystemVerilog (without basic ones ;).
