<?xml version="1.0"?>
<wave_config>
	<wave_state>
	</wave_state>
	<db_ref_list>
		<db_ref path="E:/Thesis/Thesis-FPGA-project/Thesis/Thesis.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wdb" id="1" type="auto">
			<top_modules>
				<top_module name="top">
				</top_module>
			</top_modules>
		</db_ref>
	</db_ref_list>
	<WVObjectSize size="45">
	</WVObjectSize>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_WREADY" type="logic" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_WREADY</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_WREADY</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_AWADDR" type="array" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_AWADDR[23:0]</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_AWADDR[23:0]</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_BRESP" type="array" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_BRESP[1:0]</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_BRESP[1:0]</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_BVALID" type="logic" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_BVALID</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_BVALID</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_BREADY" type="logic" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_BREADY</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_BREADY</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_ARADDR" type="array" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_ARADDR[23:0]</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_ARADDR[23:0]</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_RREADY" type="logic" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_RREADY</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_RREADY</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_WVALID" type="logic" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_WVALID</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_WVALID</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_ARVALID" type="logic" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_ARVALID</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_ARVALID</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_ARREADY" type="logic" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_ARREADY</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_ARREADY</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_RDATA" type="array" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_RDATA[31:0]</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_RDATA[31:0]</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_AWVALID" type="logic" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_AWVALID</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_AWVALID</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_AWREADY" type="logic" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_AWREADY</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_AWREADY</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_RRESP" type="array" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_RRESP[1:0]</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_RRESP[1:0]</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_WDATA" type="array" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_WDATA[31:0]</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_WDATA[31:0]</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_WSTRB" type="array" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_WSTRB[3:0]</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_WSTRB[3:0]</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_RVALID" type="logic" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_RVALID</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_RVALID</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_ARPROT" type="array" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_ARPROT[2:0]</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_ARPROT[2:0]</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_AWPROT" type="array" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_AWPROT[2:0]</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_AWPROT[2:0]</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_AWID" type="logic" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_AWID</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_AWID</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_BID" type="logic" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_BID</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_BID</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_AWLEN" type="array" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_AWLEN[7:0]</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_AWLEN[7:0]</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/&lt;const0&gt;_1" type="logic" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/&lt;const0&gt;_1</obj_property>
		<obj_property name="ObjectShortName">design_1_i/&lt;const0&gt;_1</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_AWSIZE" type="array" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_AWSIZE[2:0]</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_AWSIZE[2:0]</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_AWBURST" type="array" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_AWBURST[1:0]</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_AWBURST[1:0]</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_ARID" type="logic" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_ARID</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_ARID</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_AWLOCK" type="logic" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_AWLOCK</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_AWLOCK</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_ARLEN" type="array" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_ARLEN[7:0]</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_ARLEN[7:0]</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_ARSIZE" type="array" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_ARSIZE[2:0]</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_ARSIZE[2:0]</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_ARBURST" type="array" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_ARBURST[1:0]</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_ARBURST[1:0]</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_ARLOCK" type="logic" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_ARLOCK</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_ARLOCK</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_ARCACHE" type="array" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_ARCACHE[3:0]</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_ARCACHE[3:0]</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_AWCACHE" type="array" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_AWCACHE[3:0]</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_AWCACHE[3:0]</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_ARREGION" type="array" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_ARREGION[3:0]</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_ARREGION[3:0]</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_ARQOS" type="array" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_ARQOS[3:0]</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_ARQOS[3:0]</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/&lt;const0&gt;_2" type="logic" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/&lt;const0&gt;_2</obj_property>
		<obj_property name="ObjectShortName">design_1_i/&lt;const0&gt;_2</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_AWREGION" type="array" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_AWREGION[3:0]</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_AWREGION[3:0]</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_AWQOS" type="array" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_AWQOS[3:0]</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_AWQOS[3:0]</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_RID" type="logic" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_RID</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_RID</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/&lt;const0&gt;_3" type="logic" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/&lt;const0&gt;_3</obj_property>
		<obj_property name="ObjectShortName">design_1_i/&lt;const0&gt;_3</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/&lt;const0&gt;_4" type="logic" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/&lt;const0&gt;_4</obj_property>
		<obj_property name="ObjectShortName">design_1_i/&lt;const0&gt;_4</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_RLAST" type="logic" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_RLAST</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_RLAST</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/&lt;const0&gt;_5" type="logic" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/&lt;const0&gt;_5</obj_property>
		<obj_property name="ObjectShortName">design_1_i/&lt;const0&gt;_5</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/axi_mem_intercon_M00_AXI_WLAST" type="logic" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/axi_mem_intercon_M00_AXI_WLAST</obj_property>
		<obj_property name="ObjectShortName">design_1_i/axi_mem_intercon_M00_AXI_WLAST</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/&lt;const0&gt;" type="logic" db_ref_id="1">
		<obj_property name="ElementShortName">design_1_i/&lt;const0&gt;</obj_property>
		<obj_property name="ObjectShortName">design_1_i/&lt;const0&gt;</obj_property>
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
</wave_config>

