Keyword: interrupt
Occurrences: 5119
================================================================================

Page    4: 3.8   FLASH interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 181
Page    7: 6.2.1       Interrupts and wakeup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 296
Page    8: 7.6   RCC Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 359
Page    8: 7.7.21      RCC Clock Source Interrupt Enable Register (RCC_CIER) . . . . . . . . 397
Page    9: 7.7.22     RCC Clock Source Interrupt Flag Register (RCC_CIFR) . . . . . . . . . . 399
Page    9: 7.7.23     RCC Clock Source Interrupt Clear Register (RCC_CICR) . . . . . . . . . 401
Page   10: 8.6    CRS interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 487
Page   10: 8.7.3       CRS interrupt and status register (CRS_ISR) . . . . . . . . . . . . . . . . . . . 490
Page   10: 8.7.4       CRS interrupt flag clear register (CRS_ICR) . . . . . . . . . . . . . . . . . . . . 492
Page   10: 9.3.7       HSEM interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 498
Page   10: 9.4.3       HSEM interrupt enable register (HSEM_CnIER) . . . . . . . . . . . . . . . . . 504
Page   10: 9.4.4       HSEM interrupt clear register (HSEM_CnICR) . . . . . . . . . . . . . . . . . . 504
Page   10: 9.4.5       HSEM interrupt status register (HSEM_CnISR) . . . . . . . . . . . . . . . . . 504
Page   11: 9.4.6       HSEM masked interrupt status register (HSEM_CnMISR) . . . . . . . . . 505
Page   11: 9.4.8       HSEM interrupt clear register (HSEM_KEYR) . . . . . . . . . . . . . . . . . . . 506
Page   11: 10.3.8      External interrupt/wakeup lines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 513
Page   12: 11.3.2       SYSCFG external interrupt configuration register 1
Page   12: 11.3.3       SYSCFG external interrupt configuration register 2
Page   12: 11.3.4       SYSCFG external interrupt configuration register 3
Page   12: 11.3.5       SYSCFG external interrupt configuration register 4
Page   13: 13.4    MDMA interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 594
Page   13: 13.5.1       MDMA global interrupt/status register (MDMA_GISR0) . . . . . . . . . . . 595
Page   13: 13.5.2       MDMA channel x interrupt/status register (MDMA_CxISR) . . . . . . . . . 596
Page   14: 13.5.3       MDMA channel x interrupt flag clear register (MDMA_CxIFCR) . . . . . 597
Page   15: 14.4   DMA interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 634
Page   15: 14.5.1      DMA low interrupt status register (DMA_LISR) . . . . . . . . . . . . . . . . . . 635
Page   15: 14.5.2      DMA high interrupt status register (DMA_HISR) . . . . . . . . . . . . . . . . . 636
Page   15: 14.5.3      DMA low interrupt flag clear register (DMA_LIFCR) . . . . . . . . . . . . . . 637
Page   15: 14.5.4      DMA high interrupt flag clear register (DMA_HIFCR) . . . . . . . . . . . . . 637
Page   15: 15.5   BDMA interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 658
Page   15: 15.6.1      BDMA interrupt status register (BDMA_ISR) . . . . . . . . . . . . . . . . . . . . 658
Page   15: 15.6.2      BDMA interrupt flag clear register (BDMA_IFCR) . . . . . . . . . . . . . . . . 661
Page   16: 16.5   DMAMUX interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 681
Page   16: 16.6.3      DMAMUX1 request line multiplexer interrupt channel status register
Page   16: 16.6.4      DMAMUX2 request line multiplexer interrupt channel status register
Page   16: 16.6.5      DMAMUX1 request line multiplexer interrupt clear flag register
Page   16: 16.6.6      DMAMUX2 request line multiplexer interrupt clear flag register
Page   17: 16.6.9       DMAMUX1 request generator interrupt status register
Page   17: 16.6.10 DMAMUX2 request generator interrupt status register
Page   17: 16.6.11 DMAMUX1 request generator interrupt clear flag register
Page   17: 16.6.12 DMAMUX2 request generator interrupt clear flag register
Page   17: 17.5   DMA2D interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 708
Page   17: 17.6.2       DMA2D Interrupt Status Register (DMA2D_ISR) . . . . . . . . . . . . . . . . 711
Page   17: 17.6.3       DMA2D interrupt flag clear register (DMA2D_IFCR) . . . . . . . . . . . . . . 712
Page   18: 18         Nested Vectored Interrupt Controllers . . . . . . . . . . . . . . . . . . . . . . . . 729
Page   18: 18.1.2      Interrupt and exception vectors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 730
Page   18: 19         Extended interrupt and event controller (EXTI) . . . . . . . . . . . . . . . . . 738
Page   19: 19.5.1      EXTI CPU interrupt procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 750
Page   19: 19.5.5      EXTI software interrupt/event trigger procedure . . . . . . . . . . . . . . . . . 751
Page   19: 19.6.3      EXTI software interrupt event register (EXTI_SWIER1) . . . . . . . . . . . 753
Page   19: 19.6.9      EXTI software interrupt event register (EXTI_SWIER2) . . . . . . . . . . . 756
Page   19: 19.6.15 EXTI software interrupt event register (EXTI_SWIER3) . . . . . . . . . . . 760
Page   19: 19.6.19 EXTI interrupt mask register (EXTI_CPUIMR1) . . . . . . . . . . . . . . . . . 762
Page   19: 19.6.22 EXTI interrupt mask register (EXTI_CPUIMR2) . . . . . . . . . . . . . . . . . 763
Page   19: 19.6.25 EXTI interrupt mask register (EXTI_CPUIMR3) . . . . . . . . . . . . . . . . . 765
Page   21: 22.4     QUADSPI interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 875
Page   23: 24.4   ADC interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 976
Page   23: 24.5.1       ADC interrupt and status register (ADC_ISR) . . . . . . . . . . . . . . . . . . . 977
Page   23: 24.5.2       ADC interrupt enable register (ADC_IER) . . . . . . . . . . . . . . . . . . . . . . 979
Page   25: 25.6   DAC interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1039
Page   26: 27.5    COMP interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1068
Page   26: 27.5.1      Interrupt through EXTI block . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1068
Page   26: 27.5.2      Interrupt through NVIC of the CPU . . . . . . . . . . . . . . . . . . . . . . . . . . 1069
Page   27: 27.7.2      Comparator interrupt clear flag register (COMP_ICFR) . . . . . . . . . . 1070
Page   28: 29.5   DFSDM interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1123
Page   28: 29.8.3      DFSDM filter x interrupt and status register (DFSDM_FLTxISR) . . . . 1134
Page   28: 29.8.4      DFSDM filter x interrupt flag clear register (DFSDM_FLTxICR) . . . . 1136
Page   30: 30.6   DCMI interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1166
Page   30: 30.7.3      DCMI raw interrupt status register (DCMI_RIS) . . . . . . . . . . . . . . . . 1171
Page   30: 30.7.4      DCMI interrupt enable register (DCMI_IER) . . . . . . . . . . . . . . . . . . . 1172
Page   30: 30.7.5      DCMI masked interrupt status register (DCMI_MIS) . . . . . . . . . . . . . 1173
Page   30: 30.7.6      DCMI interrupt clear register (DCMI_ICR) . . . . . . . . . . . . . . . . . . . . . 1174
Page   30: 31.5   LTDC interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1191
Page   31: 31.7.8      LTDC interrupt enable register (LTDC_IER) . . . . . . . . . . . . . . . . . . . 1198
Page   31: 31.7.9      LTDC interrupt status register (LTDC_ISR) . . . . . . . . . . . . . . . . . . . . 1199
Page   31: 31.7.10 LTDC Interrupt Clear Register (LTDC_ICR) . . . . . . . . . . . . . . . . . . . . 1199
Page   31: 31.7.11 LTDC line interrupt position configuration register (LTDC_LIPCR) . . 1200
Page   31: 32.4    JPEG codec interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1220
Page   32: 33.5   RNG interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1238
Page   33: 34.4   CRYP interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1295
Page   33: 34.6.6      CRYP interrupt mask set/clear register (CRYP_IMSCR) . . . . . . . . . . 1302
Page   33: 34.6.7      CRYP raw interrupt status register (CRYP_RISR) . . . . . . . . . . . . . . 1303
Page   33: 34.6.8      CRYP masked interrupt status register (CRYP_MISR) . . . . . . . . . . . 1303
Page   34: 35.4    HASH interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1325
Page   35: 35.6.5       HASH interrupt enable register (HASH_IMR) . . . . . . . . . . . . . . . . . . 1335
Page   35: 36.3.20 HRTIM Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1413
Page   36: 36.5.2      HRTIM Master Timer Interrupt Status Register (HRTIM_MISR) . . . . 1429
Page   36: 36.5.3      HRTIM Master Timer Interrupt Clear Register (HRTIM_MICR) . . . . . 1430
Page   36: 36.5.4      HRTIM Master Timer DMA / Interrupt Enable Register
Page   36: 36.5.13 HRTIM Timerx Interrupt Status Register (HRTIM_TIMxISR) . . . . . . . 1441
Page   36: 36.5.14 HRTIM Timerx Interrupt Clear Register (HRTIM_TIMxICR) . . . . . . . 1443
Page   36: 36.5.15 HRTIM Timerx DMA / Interrupt Enable Register
Page   37: 36.5.41 HRTIM Interrupt Status Register (HRTIM_ISR) . . . . . . . . . . . . . . . . . 1477
Page   37: 36.5.42 HRTIM Interrupt Clear Register (HRTIM_ICR) . . . . . . . . . . . . . . . . . 1478
Page   37: 36.5.43 HRTIM Interrupt Enable Register (HRTIM_IER) . . . . . . . . . . . . . . . . 1479
Page   38: 37.4.4      TIMx DMA/interrupt enable register (TIMx_DIER)(x = 1, 8) . . . . . . . . 1579
Page   40: 38.4.4      TIMx DMA/Interrupt enable register (TIMx_DIER)(x = 2 to 5) . . . . . . 1670
Page   41: 39.4.4      TIM12 Interrupt enable register (TIM12_DIER) . . . . . . . . . . . . . . . . . 1723
Page   42: 39.5.2      TIMx Interrupt enable register (TIMx_DIER)(x = 13, 14) . . . . . . . . . . 1736
Page   43: 40.5.4      TIM15 DMA/interrupt enable register (TIM15_DIER) . . . . . . . . . . . . 1787
Page   44: 40.6.3     TIMx DMA/interrupt enable register (TIMx_DIER)(x = 16, 17) . . . . . . 1810
Page   44: 41.4.3     TIM6/TIM7 DMA/Interrupt enable register (TIMx_DIER) . . . . . . . . . . 1839
Page   45: 42.6    LPTIM interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1859
Page   45: 42.7.1      LPTIM interrupt and status register (LPTIM_ISR) . . . . . . . . . . . . . . . 1859
Page   45: 42.7.2      LPTIM interrupt clear register (LPTIM_ICR) . . . . . . . . . . . . . . . . . . . 1861
Page   45: 42.7.3      LPTIM interrupt enable register (LPTIM_IER) . . . . . . . . . . . . . . . . . . 1862
Page   46: 43.3.5      Advanced watchdog interrupt feature . . . . . . . . . . . . . . . . . . . . . . . . 1875
Page   47: 45.5    RTC interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1907
Page   49: 46.6   I2C interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1985
Page   49: 46.7.7      I2C2 interrupt and status register (I2C_ISR) . . . . . . . . . . . . . . . . . . . 1996
Page   49: 46.7.8      I2C2 interrupt clear register (I2C_ICR)( . . . . . . . . . . . . . . . . . . . . . . . 1998
Page   50: 47.6    USART interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2052
Page   50: 47.7.8      USART interrupt and status register (USART_ISR) . . . . . . . . . . . . . 2070
Page   50: 47.7.9      USART interrupt flag clear register (USART_ICR) . . . . . . . . . . . . . . 2076
Page   51: 48.4    LPUART interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2108
Page   51: 48.5.6      Interrupt and status register (LPUART_ISR) . . . . . . . . . . . . . . . . . . . 2119
Page   51: 48.5.7      Interrupt flag clear register (LPUART_ICR) . . . . . . . . . . . . . . . . . . . . 2123
Page   52: 49.7     SPI wakeup and interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2159
Page   52: 49.10 I2S wakeup and interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2184
Page   52: 49.11.5 SPI/I2S interrupt enable register (SPI2S_IER) . . . . . . . . . . . . . . . . . 2192
Page   53: 49.11.7 SPI/I2S interrupt/status flags clear register (SPI2S_IFCR) . . . . . . . . 2195
Page   53: 50.4    SAI interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2240
Page   54: 50.5.10 Interrupt mask register (SAI_AIM) . . . . . . . . . . . . . . . . . . . . . . . . . . . 2255
Page   54: 50.5.11 Interrupt mask register (SAI_BIM) . . . . . . . . . . . . . . . . . . . . . . . . . . . 2257
Page   54: 51.3.12 Interrupt Generation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2289
Page   54: 51.4.2      Handling of interrupts coming from SPDIFRX . . . . . . . . . . . . . . . . . . 2292
Page   55: 51.4.3      Handling of interrupts coming from DMA . . . . . . . . . . . . . . . . . . . . . . 2293
Page   55: 51.5.2      Interrupt mask register (SPDIFRX_IMR) . . . . . . . . . . . . . . . . . . . . . . 2296
Page   55: 51.5.4      Interrupt flag clear register (SPDIFRX_IFCR) . . . . . . . . . . . . . . . . . . 2299
Page   55: 52.5   SWPMI interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2324
Page   55: 52.6.3      SWPMI Interrupt and Status register (SWPMI_ISR) . . . . . . . . . . . . . 2327
Page   55: 52.6.4      SWPMI Interrupt Flag Clear register (SWPMI_ICR) . . . . . . . . . . . . . 2328
Page   55: 52.6.5      SWPMI Interrupt Enable register (SMPMI_IER) . . . . . . . . . . . . . . . . 2329
Page   56: 53.3.7      Write/read flags and interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2339
Page   56: 53.3.10 MDIOS interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2341
Page   57: 54.5.4     Interrupt mode (Wait-IRQ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2394
Page   57: 54.8.12 SDMMC interrupt clear register (SDMMC_ICR) . . . . . . . . . . . . . . . . 2416
Page   58: 55.3.14 TTCAN interrupt and error handling . . . . . . . . . . . . . . . . . . . . . . . . . 2478
Page   59: 55.4.15 FDCAN interrupt register (FDCAN_IR) . . . . . . . . . . . . . . . . . . . . . . . 2504
Page   59: 55.4.16 FDCAN interrupt enable register (FDCAN_IE) . . . . . . . . . . . . . . . . . 2507
Page   59: 55.4.17 FDCAN interrupt line select register (FDCAN_ILS) . . . . . . . . . . . . . . 2510
Page   59: 55.4.18 FDCAN interrupt line enable register (FDCAN_ILE) . . . . . . . . . . . . . 2511
Page   60: 55.4.42 FDCAN Tx buffer transmission interrupt enable register
Page   60: 55.4.43 FDCAN Tx buffer cancellation finished interrupt enable register
Page   60: 55.4.55 FDCAN TT interrupt register (FDCAN_TTIR) . . . . . . . . . . . . . . . . . . 2539
Page   60: 55.4.56 FDCAN TT interrupt enable register (FDCAN_TTIE) . . . . . . . . . . . . . 2541
Page   60: 55.4.57 FDCAN TT interrupt line select register (FDCAN_TTILS) . . . . . . . . . 2543
Page   60: 55.5.5      Clock calibration unit interrupt register (FCCAN_CCU_IR) . . . . . . . . 2559
Page   60: 55.5.6      Clock calibration unit interrupt enable register (FCCAN_CCU_IE) . . 2560
Page   62: OTG_HS interrupts 2586
Page   62: 56.14.2 OTG interrupt register (OTG_GOTGINT) . . . . . . . . . . . . . . . . . . . . . 2596
Page   62: 56.14.6 OTG core interrupt register (OTG_GINTSTS) . . . . . . . . . . . . . . . . . . 2605
Page   62: 56.14.7 OTG interrupt mask register (OTG_GINTMSK) . . . . . . . . . . . . . . . . . 2609
Page   62: 56.14.25 OTG host all channels interrupt register (OTG_HAINT) . . . . . . . . . . 2628
Page   62: 56.14.26 OTG host all channels interrupt mask register
Page   63: 56.14.30 OTG host channel x interrupt register (OTG_HCINTx) . . . . . . . . . . . 2633
Page   63: 56.14.31 OTG host channel x interrupt mask register (OTG_HCINTMSKx) . . 2634
Page   63: 56.14.38 OTG device IN endpoint common interrupt mask register
Page   63: 56.14.39 OTG device OUT endpoint common interrupt mask register
Page   63: 56.14.40 OTG device all endpoints interrupt register (OTG_DAINT) . . . . . . . . 2644
Page   63: 56.14.41 OTG all endpoints interrupt mask register
Page   63: 56.14.45 OTG device IN endpoint FIFO empty interrupt mask register
Page   63: 56.14.46 OTG device each endpoint interrupt register (OTG_DEACHINT) . . . 2647
Page   63: 56.14.47 OTG device each endpoint interrupt mask register
Page   63: 56.14.48 OTG device each IN endpoint-1 interrupt mask register
Page   63: 56.14.49 OTG device each OUT endpoint-1 interrupt mask register
Page   63: 56.14.51 OTG device IN endpoint x interrupt register (OTG_DIEPINTx) . . . . . 2653
Page   64: 56.14.57 OTG device OUT endpoint x interrupt register (OTG_DOEPINTx) . . 2659
Page   65: 57.5.11 Interrupts generated by the MAC . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2790
Page   65: 57.8     Ethernet interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2803
Page   65: 57.8.1      DMA interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2803
Page   65: 57.8.2      MTL interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2804
Page   65: 57.8.3      MAC Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2805
Page   66: 58.6     HDMI-CEC interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2988
Page   66: 58.7.5      CEC Interrupt and Status Register (CEC_ISR) . . . . . . . . . . . . . . . . . 2993
Page   66: 58.7.6      CEC interrupt enable register (CEC_IER) . . . . . . . . . . . . . . . . . . . . . 2995
Page   68: Table 22.   Flash interrupt request . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 182
Page   69: Table 59.    Interrupt sources and control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 359
Page   69: Table 82.    Interrupt control bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 487
Page   69: Table 99.    MDMA interrupt requests . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 595
Page   70: Table 108.   DMA interrupt requests . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 634
Page   70: Table 113.   BDMA interrupt requests . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 658
Page   70: Table 123.   DMAMUX interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 681
Page   70: Table 136.   DMA2D interrupt requests . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 708
Page   70: Table 143.   Asynchronous interrupt/event controller register map and reset values . . . . . . . . . . . . . . 767
Page   71: Table 192.   QUADSPI interrupt requests. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 875
Page   72: Table 210.   ADC interrupts per each ADC. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 976
Page   72: Table 222.   DAC interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1039
Page   72: Table 231.   Interrupt control bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1068
Page   72: Table 232.   Interrupt control bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1069
Page   72: Table 245.   DFSDM interrupt requests . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1124
Page   73: Table 257.   DCMI interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1166
Page   73: Table 264.   LTDC interrupt requests . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1191
Page   73: Table 267.   JPEG codec interrupt requests . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1220
Page   73: Table 270.   RNG interrupt requests . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1238
Page   73: Table 283.   CRYP interrupt requests . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1296
Page   73: Table 289.   HASH interrupt requests . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1326
Page   74: Table 314.   HRTIM interrupt summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1414
Page   75: Table 357.   Interrupt events . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1859
Page   75: Table 368.   Interrupt control bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1908
Page   75: Table 384.   I2C Interrupt requests . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1985
Page   75: Table 391.   USART interrupt requests. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2052
Page   75: Table 397.   LPUART interrupt requests. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2108
Page   75: Table 400.   SPI wakeup and interrupt requests. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2159
Page   76: Table 405.   I2S interrupt requests . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2184
Page   76: Table 416.   SAI interrupt sources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2240
Page   76: Table 427.   Interrupt control bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2324
Page   76: Table 432.   Interrupt control bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2341
Page   77: Table 455.   4-bit mode Start, interrupt, and CRC-status Signaling detection . . . . . . . . . . . . . . . . . . 2386
Page   78: Table 523.   Transfer complete interrupt behavior . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2804
Page   78: Table 555.   Remote Wakeup Packet and PMT Interrupt Generation . . . . . . . . . . . . . . . . . . . . . . . . 2909
Page   79: Table 562.   HDMI-CEC interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2988
Page   81: Figure 65.   Interrupt state diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 499
Page   83: Figure 167. AUTODLY=1, regular HW conversions interrupted by injected conversions
Page   83: Figure 168. AUTODLY=1, regular HW conversions interrupted by injected conversions . . . . . . . . . . . . .
Page   83: Figure 169. AUTODLY=1, regular continuous conversions interrupted by injected conversions . . . . 947
Page   83: - case 1: Master interrupted first . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 968
Page   84: - case 2: Slave interrupted first . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 968
Page   85: Figure 244. Interrupt events . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1191
Page   85: Figure 275. CRYP interrupt mapping diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1295
Page   85: Figure 279. HASH interrupt mapping diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1325
Page   91: Figure 566. I2C interrupt mapping diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1986
Page   93: Figure 679. SPDIFRX interface interrupt mapping diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2289
Page   94: Figure 710. Asynchronous interrupt generation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2383
Page   94: Figure 711. Synchronous interrupt period data read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2383
Page   94: Figure 712. Synchronous interrupt period data write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2384
Page   94: Figure 713. Asynchronous interrupt period data read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2385
Page   94: Figure 714. Asynchronous interrupt period data write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2385
Page   95: Figure 752. Interrupt hierarchy . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2587
Page   95: Figure 757. Normal interrupt OUT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2690
Page   95: Figure 758. Normal interrupt IN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2695
Page   95: Figure 763. Normal interrupt OUT transactions - DMA mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2705
Page   95: Figure 764. Normal interrupt IN transactions - DMA mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2706
Page  131: ITCM-RAM can be used to host code for time-critical routines (such as interrupt
Page  135: flash_it              Output      Embedded Flash memory interface interrupt request
Page  145: Read interrupts
Page  145: See Section 3.8: FLASH interrupts for details.
Page  148: Programming interrupts
Page  148: See Section 3.8: FLASH interrupts for details.
Page  165: •   Interrupt masking
Page  166: Interrupt generation masking sources
Page  176: The application software can individually enable the interrupt for each error, as detailed in
Page  176: Section 3.8: FLASH interrupts.
Page  177: If WRPERRIE1/2 bit in FLASH_CR1/2 register is set to 1, an interrupt is generated when
Page  177: WRPERR1/2 flag is raised (see Section 3.8: FLASH interrupts for details).
Page  177: recommended to generate interrupts on PGSERR and verify in the interrupt handler if the
Page  178: If PGSERRIE1/2 bit in FLASH_CR1/2 register is set to 1, an interrupt is generated when
Page  178: PGSERR1/2 flag is raised. See Section 3.8: FLASH interrupts for details.
Page  178: If STRBERRIE1/2 bit in FLASH_CR1/2 register is set to 1, an interrupt is generated when
Page  178: STRBERR1/2 flag is raised. See Section 3.8: FLASH interrupts for details.
Page  178: 5.   Restart the write operations where they have been interrupted.
Page  179: If INCERRIE1/2 bit in FLASH_CR1/2 register is set to 1, an interrupt is generated when
Page  179: INCERR1/2 flag is raised (see Section 3.8: FLASH interrupts for details).
Page  179: If OPERRIE1/2 bit in FLASH_CR1/2 register is set to 1, an interrupt is generated when
Page  179: OPERR1/2 flag is raised (see Section 3.8: FLASH interrupts for details).
Page  179: interrupt is generated when SNECCERR1/2 (respectively DBECCERR1/2) flag is raised.
Page  179: See Section 3.8: FLASH interrupts for details.
Page  180: If RDPERRIE1/2 bit in FLASH_CR1/2 register is set to 1, an interrupt is generated when
Page  180: RDPERR1/2 flag is raised (see Section 3.8: FLASH interrupts for details).
Page  180: If RDSERRIE1/2 bit in FLASH_CR1/2 register is set to 1, an interrupt is generated when
Page  180: RDSERR1/2 flag is raised (see Section 3.8: FLASH interrupts for details).
Page  180: If OPTCHANGEERRIE bit in FLASH_OPTCR register is set to 1, an interrupt is generated
Page  180: when OPTCHANGEERR flag is raised (see Section 3.8: FLASH interrupts for details).
Page  181: 3.8      FLASH interrupts
Page  181: The embedded Flash memory can generate a maskable interrupt to signal the following
Page  181: These multiple sources are combined into a single interrupt signal, flash_it, which is the
Page  181: only interrupt signal from the embedded Flash memory that drives the NVIC (nested
Page  181: vectored interrupt controller).
Page  181: You can individually enable or disable embedded Flash memory interrupt sources by
Page  181: enables the interrupt.
Page  181: Table 22 gives a summary of the available embedded Flash memory interrupt features. As
Page  182: Table 22. Flash interrupt request
Page  182: Interrupt event                            Event flag           Enable control bit       to resume
Page  182: The status of the individual maskable interrupt sources described in Table 22 (except for
Page  182: Note:           No unlocking mechanism is required to clear an interrupt.
Page  183: Setting the end-of-operation interrupt enable bit (EOPIE1/2) in the FLASH_CR1/2 register
Page  183: enables the generation of an interrupt at the end of an erase operation, a program operation
Page  183: Setting the CRC end-of-calculation interrupt enable bit (CRCENDIE1/2) in the
Page  183: FLASH_CR1/2 register enables the generation of an interrupt at the end of a CRC operation
Page  186: Bit 27 CRCENDIE1: Bank 1 CRC end of calculation interrupt enable bit
Page  186: When CRCENDIE1 bit is set to 1, an interrupt is generated when the CRC computation has
Page  186: 0: no interrupt generated when CRC computation complete on bank 1
Page  186: 1: interrupt generated when CRC computation complete on bank 1
Page  186: Bit 26 DBECCERRIE1: Bank 1 ECC double detection error interrupt enable bit
Page  186: When DBECCERRIE1 bit is set to 1, an interrupt is generated when an ECC double
Page  186: 0: no interrupt generated when an ECC double detection error occurs on bank 1
Page  186: 1: interrupt generated if an ECC double detection error occurs on bank 1
Page  186: Bit 25 SNECCERRIE1: Bank 1 ECC single correction error interrupt enable bit
Page  186: When SNECCERRIE1 bit is set to 1, an interrupt is generated when an ECC single correction
Page  186: 0: no interrupt generated when an ECC single correction error occurs on bank 1
Page  186: 1: interrupt generated when an ECC single correction error occurs on bank 1
Page  186: Bit 24 RDSERRIE1: Bank 1 secure error interrupt enable bit
Page  186: When RDSERRIE1 bit is set to 1, an interrupt is generated when a secure error (access to a
Page  186: 0: no interrupt generated when a secure error occurs on bank 1
Page  186: 1: an interrupt is generated when a secure error occurs on bank 1
Page  186: Bit 23 RDPERRIE1: Bank 1 read protection error interrupt enable bit
Page  186: When RDPERRIE1 bit is set to 1, an interrupt is generated when a read protection error
Page  186: 0: no interrupt generated when a read protection error occurs on bank 1
Page  186: 1: an interrupt is generated when a read protection error occurs on bank 1
Page  186: Bit 22 OPERRIE1: Bank 1 write/erase error interrupt enable bit
Page  186: When OPERRIE1 bit is set to 1, an interrupt is generated when an error is detected during a
Page  186: 0: no interrupt generated when a write/erase error occurs on bank 1
Page  186: 1: interrupt generated when a write/erase error occurs on bank 1
Page  186: Bit 21 INCERRIE1: Bank 1 inconsistency error interrupt enable bit
Page  186: When INCERRIE1 bit is set to 1, an interrupt is generated when an inconsistency error
Page  186: 0: no interrupt generated when a inconsistency error occurs on bank 1
Page  186: 1: interrupt generated when a inconsistency error occurs on bank 1.
Page  187: Bit 19 STRBERRIE1: Bank 1 strobe error interrupt enable bit
Page  187: When STRBERRIE1 bit is set to 1, an interrupt is generated when a strobe error occurs (the
Page  187: 0: no interrupt generated when a strobe error occurs on bank 1
Page  187: 1: interrupt generated when strobe error occurs on bank 1.
Page  187: Bit 18 PGSERRIE1: Bank 1 programming sequence error interrupt enable bit
Page  187: When PGSERRIE1 bit is set to 1, an interrupt is generated when a sequence error occurs
Page  187: 0: no interrupt generated when a sequence error occurs on bank 1
Page  187: 1: interrupt generated when sequence error occurs on bank 1.
Page  187: Bit 17 WRPERRIE1: Bank 1 write protection error interrupt enable bit
Page  187: When WRPERRIE1 bit is set to 1, an interrupt is generated when a protection error occurs
Page  187: 0: no interrupt generated when a protection error occurs on bank 1
Page  187: 1: interrupt generated when a protection error occurs on bank 1.
Page  187: Bit 16 EOPIE1: Bank 1 end-of-program interrupt control bit
Page  187: Setting EOPIE1 bit to 1 enables the generation of an interrupt at the end of a program
Page  187: 0: no interrupt generated at the end of a program operation to bank 1.
Page  187: 1: interrupt enabled when at the end of a program operation to bank 1.
Page  190: CRCEND1 bit is raised when the CRC computation has completed on bank 1. An interrupt is
Page  190: operation from bank 1. An interrupt is generated if DBECCERRIE1 is set to 1. Writing 1 to
Page  190: operation from bank 1. An interrupt is generated if SNECCERRIE1 is set to 1. Writing 1 to
Page  190: word) occurs on bank 1. An interrupt is generated if RDSERRIE1 is set to 1. Writing 1 to
Page  190: or a RDP-protected area) occurs on bank 1. An interrupt is generated if RDPERRIE1 is set to
Page  191: OPERR1 flag is raised when an error occurs during a write/erase to bank 1. An interrupt is
Page  191: INCERR1 flag is raised when a inconsistency error occurs on bank 1. An interrupt is
Page  191: write several times the same byte in the write buffer). An interrupt is generated if the
Page  191: PGSERR1 flag is raised when a sequence error occurs on bank 1. An interrupt is generated
Page  191: 1. An interrupt is also generated if the WRPERRIE1 is set to 1. Writing 1 to CLR_WRPERR1
Page  191: EOP1 flag is set when a programming operation to bank 1 completes. An interrupt is
Page  194: Bit 30 OPTCHANGEERRIE: Option byte change error interrupt enable bit
Page  194: OPTCHANGEERRIE bit controls if an interrupt has to be generated when an error occurs
Page  194: 0: no interrupt is generated when an error occurs during an option byte change
Page  194: 1: an interrupt is generated when and error occurs during an option byte change.
Page  196: successfully complete. An interrupt is generated when this flag is raised if the
Page  209: Bit 27 CRCENDIE2: Bank 2 CRC end of calculation interrupt enable bit
Page  209: When CRCENDIE2 bit is set to 1, an interrupt is generated when the CRC computation has
Page  209: 0: no interrupt generated when CRC computation complete on bank 2
Page  209: 1: interrupt generated when CRC computation complete on bank 2
Page  209: Bit 26 DBECCERRIE2: Bank 2 ECC double detection error interrupt enable bit
Page  209: When DBECCERRIE2 bit is set to 1, an interrupt is generated when an ECC double
Page  209: 0: no interrupt generated when an ECC double detection error occurs on bank 2
Page  209: 1: interrupt generated if an ECC double detection error occurs on bank 2
Page  209: Bit 25 SNECCERRIE2: Bank 2 ECC single correction error interrupt enable bit
Page  209: When SNECCERRIE2 bit is set to 1, an interrupt is generated when an ECC single correction
Page  209: 0: no interrupt generated when an ECC single correction error occurs on bank 2
Page  209: 1: interrupt generated when an ECC single correction error occurs on bank 2
Page  209: Bit 24 RDSERRIE2: Bank 2 secure error interrupt enable bit
Page  209: When RDSERRIE2 bit is set to 1, an interrupt is generated when a secure error (access to a
Page  209: 0: no interrupt generated when a secure error occurs on bank 2
Page  209: 1: an interrupt is generated when a secure error occurs on bank 2
Page  209: Bit 23 RDPERRIE2: Bank 2 read protection error interrupt enable bit
Page  209: When RDPERRIE2 bit is set to 1, an interrupt is generated when a read protection error
Page  209: 0: no interrupt generated when a read protection error occurs on bank 2
Page  209: 1: an interrupt is generated when a read protection error occurs on bank 2
Page  210: Bit 22 OPERRIE2: Bank 2 write/erase error interrupt enable bit
Page  210: When OPERRIE2 bit is set to 1, an interrupt is generated when an error is detected during a
Page  210: 0: no interrupt generated when a write/erase error occurs on bank 2
Page  210: 1: interrupt generated when a write/erase error occurs on bank 2
Page  210: Bit 21 INCERRIE2: Bank 2 inconsistency error interrupt enable bit
Page  210: When INCERRIE2 bit is set to 1, an interrupt is generated when an inconsistency error
Page  210: 0: no interrupt generated when a inconsistency error occurs on bank 2
Page  210: 1: interrupt generated when a inconsistency error occurs on bank 2.
Page  210: Bit 19 STRBERRIE2: Bank 2 strobe error interrupt enable bit
Page  210: When STRBERRIE2 bit is set to 1, an interrupt is generated when a strobe error occurs (the
Page  210: 0: no interrupt generated when a strobe error occurs on bank 2
Page  210: 1: interrupt generated when strobe error occurs on bank 2.
Page  210: Bit 18 PGSERRIE2: Bank 2 programming sequence error interrupt enable bit
Page  210: When PGSERRIE2 bit is set to 1, an interrupt is generated when a sequence error occurs
Page  210: 0: no interrupt generated when a sequence error occurs on bank 2
Page  210: 1: interrupt generated when sequence error occurs on bank 2.
Page  210: Bit 17 WRPERRIE2: Bank 2 write protection error interrupt enable bit
Page  210: When WRPERRIE2 bit is set to 1, an interrupt is generated when a protection error occurs
Page  210: 0: no interrupt generated when a protection error occurs on bank 2
Page  210: 1: interrupt generated when a protection error occurs on bank 2.
Page  210: Bit 16 EOPIE2: Bank 2 end-of-program interrupt control bit
Page  210: Setting EOPIE2 bit to 1 enables the generation of an interrupt at the end of a program
Page  210: 0: no interrupt generated at the end of a program operation to bank 2.
Page  210: 1: interrupt enabled when at the end of a program operation to bank 2.
Page  213: CRCEND2 bit is raised when the CRC computation has completed on bank 2. An interrupt is
Page  213: operation from bank 2. An interrupt is generated if DBECCERRIE2 is set to 1. Writing 1 to
Page  213: operation from bank 2. An interrupt is generated if SNECCERRIE2 is set to 1. Writing 1 to
Page  213: word) occurs on bank 2. An interrupt is generated if RDSERRIE2 is set to 1. Writing 1 to
Page  213: word or a RDP-protected area) occurs on bank 2. An interrupt is generated if RDPERRIE2 is
Page  214: OPERR2 flag is raised when an error occurs during a write/erase to bank 2. An interrupt is
Page  214: INCERR2 flag is raised when a inconsistency error occurs on bank 2. An interrupt is
Page  214: write several times the same byte in the write buffer). An interrupt is generated if the
Page  214: PGSERR2 flag is raised when a sequence error occurs on bank 2. An interrupt is generated
Page  214: 2. An interrupt is also generated if the WRPERRIE2 is set to 1. Writing 1 to CLR_WRPERR2
Page  214: EOP2 flag is set when a programming operation to bank 2 completes. An interrupt is
Page  254: connected to the EXTI and can generate an interrupt, assuming it has been enabled through
Page  254: the EXTI registers. The pwr_pvd_wkup output interrupt can be generated when VDD or
Page  256: to the EXTI and can generate an interrupt if enabled through the EXTI registers. The
Page  256: pwr_avd_wkup interrupt can be generated when VDDA drops below the AVD threshold and/or
Page  257: VBATH and VBATL wakeup interrupts are available on the RTC tamper signals (see
Page  258: TEMPH and TEMPL wakeup interrupts are available on the RTC tamper signals (see
Page  262: CSleep     from ISR or       Any interrupt or event
Page  262: Any EXTI interrupt or
Page  273: executing the WFI (Wait For Interrupt) or WFE (Wait for Event) instructions, or when the
Page  274: The CPU subsystem exits from CSleep mode through any interrupt or event depending on
Page  274: peripheral interrupt acknowledged by the NVIC can wake up the system.
Page  274: –    An NVIC IRQ interrupt.
Page  274: When SEVONPEND = 0 in the Cortex®-M7 System Control register, the interrupt
Page  274: When the MCU resumes from WFE, the peripheral interrupt pending bit and the
Page  274: NVIC peripheral IRQ channel pending bit in the NVIC interrupt clear pending
Page  274: register have to be cleared. Only NVIC interrupts with sufficient priority will wakeup
Page  274: and interrupt the MCU.
Page  274: When SEVONPEND = 1 in the Cortex®-M7 System Control register, the interrupt
Page  274: When the MCU resumes from WFE, the peripheral interrupt pending bit and, when
Page  274: enabled, the NVIC peripheral IRQ channel pending bit (in the NVIC interrupt clear
Page  274: All NVIC interrupts will wakeup the MCU, even the disabled ones.
Page  274: Only enabled NVIC interrupts with sufficient priority will wakeup and interrupt the
Page  274: WFE, it is not necessary to clear the EXTI peripheral interrupt pending bit or the
Page  274: is not set. It might be necessary to clear the interrupt flag in the peripheral.
Page  274: The CPU subsystem exits from CStop, DStop and Stop modes by enabling an EXTI interrupt
Page  274: The CPU subsystem exits from DStandby mode by enabling an EXTI interrupt or event,
Page  275: WFI (Wait for Interrupt) or WFE (Wait for Event) while:
Page  275: – CPU NVIC interrupts and events cleared.
Page  275: – CPU NVIC interrupts and events cleared.
Page  275: – Any Interrupt enabled in NVIC: Refer to Table 138: NVIC
Page  275: – Any Interrupt even when disabled in NVIC: refer to Table 138: NVIC or
Page  276: WFI (Wait for Interrupt) or WFE (Wait for Event) while:
Page  276: – CPU NVIC interrupts and events cleared.
Page  276: – CPU NVIC interrupts and events cleared.
Page  276: – EXTI Interrupt enabled in NVIC: Refer to Table 138: NVIC, for peripheral
Page  276: – EXTI Interrupt even when disabled in NVIC: refer to Table 138: NVIC or
Page  295: interrupts                                                                         Irq
Page  295: interrupt                                            EXTI                                                        rcc_fclk_cpu
Page  295: interrupt
Page  296: 6.2.1      Interrupts and wakeup
Page  296: •   Wakeup events (or asynchronous interrupts)
Page  296: Some peripherals can generate interrupt events, even if their bus interface clock is not
Page  296: present. These interrupt events are called wakeup events (or asynchronous interrupts).
Page  296: Some peripherals generate a pulse instead of an interrupt signal. These pulses are
Page  296: •   Interrupts
Page  296: Contrary to signals, the interrupts should be cleared by a CPU or any other bus master,
Page  296: the FIFO interrupt level.
Page  296: All the interrupts associated to system peripherals are directly connected to the NVIC,
Page  296: CPU from CStop. In this latter case, the interrupts, signals or wakeup events are
Page  296: The interrupt and wakeup sources that require to be cleared in the peripheral itself are
Page  296: controller. These signals are activated according to the state of the interrupts, signals or
Page  300: requests is triggered by the LPUART1 transmit interrupt (lpuart1_tx_it). The LPUART1
Page  300: interface generates lpuart1_tx_it interrupt when the transmit complete event is detected.
Page  300: The BDMA then clears the pending interrupt by performing a write operation to the
Page  301: SIG_ID of DMAMUX2_RG0CR = ‘0d24’                           Selects LPUART TX interrupt as trigger.
Page  302: PA of BDMA_CPAR7 = &LPUART1_ICR        Address of LPUART1_ICR (Interrupt Flag Clear Reg.).
Page  302: An interrupt issued by LPTIM4 is pending on the CPU NVIC. LPTIM4 interrupt handler must
Page  302: acknowledge this LPTIM4 interrupt by writing ARRMCF bit in LPTIM4_ICR register to ‘1’
Page  302: LPUART1 also generates an interrupt when the TX-FIFO and its transmit shift register are
Page  302: empty. This interrupt is used to switch the D3 domain to Stop mode.
Page  303: TCIE of LPUART1_CR1 = ‘0’       Disables interrupt when the transmit buffer is empty.
Page  303: TCCF of LPUART1_ICR = ‘1’     Clears the TC flag, to avoid immediate interrupt generation, which would clear the
Page  303: TCIE of LPUART1_CR1 = ‘1’     Enables interrupt when the transmit buffer is empty.
Page  303: generates an interrupt when the TX-FIFO and the transmit buffer are empty.
Page  303: 8.   This interrupt triggers DMAMUX2 REQ_GEN0, thus activating a data transfer via
Page  304: 11. LPTIM4 lptim4_wkup interrupt wakes up the system. The device exits from Stop mode
Page  304: d)    Acknowledge LPTIM4 wakeup interrupt,
Page  304: when its TX-FIFO in almost empty. This asynchronous interrupt can be used as trigger by
Page  306: •   Generation of two types of interrupts lines:
Page  306: –    Dedicated interrupt lines for clock security management
Page  306: –    One general interrupt line for other events
Page  308: rcc_it           O          General interrupt request line
Page  308: rcc_hsecss_it          O          HSE clock security failure interrupt
Page  308: rcc_lsecss_it          O          LSE clock security failure interrupt
Page  310: Note:      The SYSRESETREQ bit in Cortex®-M7 Application Interrupt and Reset Control Register
Page  320: by hardware. An interrupt can be generated if enabled in the RCC Clock Source Interrupt
Page  321: released until this bit is set by hardware. An interrupt can be generated if enabled in the
Page  321: RCC Clock Source Interrupt Enable Register (RCC_CIER).
Page  324: At LSI startup, the clock is not provided until the hardware sets the LSIRDY bit. An interrupt
Page  324: can be generated if enabled in the RCC Clock Source Interrupt Enable Register
Page  324: TIM17), and an interrupt is generated to inform the software about the failure (CSS interrupt:
Page  324: If an HSE clock failure occurs when the CSS is enabled, the CSS generates an interrupt
Page  324: Interrupt Flag Register (RCC_CIFR) is set to ‘1’ to allow the application to identify the failure
Page  324: HSECSSC bit in the RCC Clock Source Interrupt Clear Register (RCC_CICR).
Page  325: A wakeup is generated in Standby mode. In other modes an interrupt (rcc_lsecss_it) can
Page  348: generate an interrupt to wake-up the CPU.
Page  359: 7.6            RCC Interrupts
Page  359: The RCC provides 3 interrupt lines:
Page  359: •     rcc_it: a general interrupt line, providing events when the PLLs are ready, or when the
Page  359: •     rcc_hsecss_it: an interrupt line dedicated to the failure detection of the HSE Clock
Page  359: •     rcc_lsecss_it: an interrupt line dedicated to the failure detection of the LSE Clock
Page  359: The interrupt enable is controlled via RCC Clock Source Interrupt Enable Register
Page  359: possible to mask the interrupt generation.
Page  359: The interrupt flags can be checked via RCC Clock Source Interrupt Flag Register
Page  359: (RCC_CIFR), and those flags can be cleared via RCC Clock Source Interrupt Clear
Page  359: Note:          The interrupt flags are not relevant if the corresponding interrupt enable bit is not set.
Page  359: Table 59 gives a summary of the interrupt sources, and the way to control them.
Page  359: Table 59. Interrupt sources and control
Page  359: Interrupt                                                           Interrupt           Action to clear
Page  359: Description                                                                    Interrupt Line
Page  359: Source                                                              enable               interrupt
Page  359: 1. The security system feature must also be enabled (LSECSSON = ‘1’), in order to generate interrupts.
Page  359: 2. It is not possible to mask this interrupt when the security system feature is enabled (HSECSSON = ‘1’).
Page  397: 7.7.21          RCC Clock Source Interrupt Enable Register (RCC_CIER)
Page  397: Bit 9 LSECSSIE: LSE clock security system Interrupt Enable
Page  397: Set and reset by software to enable/disable interrupt caused by the Clock Security System on
Page  397: 0: LSE CSS interrupt disabled (default after reset)
Page  397: 1: LSE CSS interrupt enabled
Page  397: Bit 8 PLL3RDYIE: PLL3 ready Interrupt Enable
Page  397: Set and reset by software to enable/disable interrupt caused by PLL3 lock.
Page  397: 0: PLL3 lock interrupt disabled (default after reset)
Page  397: 1: PLL3 lock interrupt enabled
Page  397: Bit 7 PLL2RDYIE: PLL2 ready Interrupt Enable
Page  397: Set and reset by software to enable/disable interrupt caused by PLL2 lock.
Page  397: 0: PLL2 lock interrupt disabled (default after reset)
Page  397: 1: PLL2 lock interrupt enabled
Page  397: Bit 6 PLL1RDYIE: PLL1 ready Interrupt Enable
Page  397: Set and reset by software to enable/disable interrupt caused by PLL1 lock.
Page  397: 0: PLL1 lock interrupt disabled (default after reset)
Page  397: 1: PLL1 lock interrupt enabled
Page  397: Bit 5 HSI48RDYIE: HSI48 ready Interrupt Enable
Page  397: Set and reset by software to enable/disable interrupt caused by the HSI48 oscillator stabilization.
Page  397: 0: HSI48 ready interrupt disabled (default after reset)
Page  397: 1: HSI48 ready interrupt enabled
Page  397: Bit 4 CSIRDYIE: CSI ready Interrupt Enable
Page  397: Set and reset by software to enable/disable interrupt caused by the CSI oscillator stabilization.
Page  397: 0: CSI ready interrupt disabled (default after reset)
Page  397: 1: CSI ready interrupt enabled
Page  397: Bit 3 HSERDYIE: HSE ready Interrupt Enable
Page  397: Set and reset by software to enable/disable interrupt caused by the HSE oscillator stabilization.
Page  397: 0: HSE ready interrupt disabled (default after reset)
Page  397: 1: HSE ready interrupt enabled
Page  398: Bit 2 HSIRDYIE: HSI ready Interrupt Enable
Page  398: Set and reset by software to enable/disable interrupt caused by the HSI oscillator stabilization.
Page  398: 0: HSI ready interrupt disabled (default after reset)
Page  398: 1: HSI ready interrupt enabled
Page  398: Bit 1 LSERDYIE: LSE ready Interrupt Enable
Page  398: Set and reset by software to enable/disable interrupt caused by the LSE oscillator stabilization.
Page  398: 0: LSE ready interrupt disabled (default after reset)
Page  398: 1: LSE ready interrupt enabled
Page  398: Bit 0 LSIRDYIE: LSI ready Interrupt Enable
Page  398: Set and reset by software to enable/disable interrupt caused by the LSI oscillator stabilization.
Page  398: 0: LSI ready interrupt disabled (default after reset)
Page  398: 1: LSI ready interrupt enabled
Page  399: 7.7.22          RCC Clock Source Interrupt Flag Register (RCC_CIFR)
Page  399: Bit 10 HSECSSF: HSE clock security system Interrupt Flag
Page  399: 0: No clock security interrupt caused by HSE clock failure (default after reset)
Page  399: 1: Clock security interrupt caused by HSE clock failure
Page  399: Bit 9 LSECSSF: LSE clock security system Interrupt Flag
Page  399: Bit 8 PLL3RDYF: PLL3 ready Interrupt Flag
Page  399: 0: No clock ready interrupt caused by PLL3 lock (default after reset)
Page  399: 1: Clock ready interrupt caused by PLL3 lock
Page  399: Bit 7 PLL2RDYF: PLL2 ready Interrupt Flag
Page  399: 0: No clock ready interrupt caused by PLL2 lock (default after reset)
Page  399: 1: Clock ready interrupt caused by PLL2 lock
Page  399: Bit 6 PLL1RDYF: PLL1 ready Interrupt Flag
Page  399: 0: No clock ready interrupt caused by PLL1 lock (default after reset)
Page  399: 1: Clock ready interrupt caused by PLL1 lock
Page  399: Bit 5 HSI48RDYF: HSI48 ready Interrupt Flag
Page  399: 0: No clock ready interrupt caused by the HSI48 oscillator (default after reset)
Page  399: 1: Clock ready interrupt caused by the HSI48 oscillator
Page  400: Bit 4 CSIRDYF: CSI ready Interrupt Flag
Page  400: 0: No clock ready interrupt caused by the CSI (default after reset)
Page  400: 1: Clock ready interrupt caused by the CSI
Page  400: Bit 3 HSERDYF: HSE ready Interrupt Flag
Page  400: 0: No clock ready interrupt caused by the HSE (default after reset)
Page  400: 1: Clock ready interrupt caused by the HSE
Page  400: Bit 2 HSIRDYF: HSI ready Interrupt Flag
Page  400: 0: No clock ready interrupt caused by the HSI (default after reset)
Page  400: 1: Clock ready interrupt caused by the HSI
Page  400: Bit 1 LSERDYF: LSE ready Interrupt Flag
Page  400: 0: No clock ready interrupt caused by the LSE (default after reset)
Page  400: 1: Clock ready interrupt caused by the LSE
Page  400: Bit 0 LSIRDYF: LSI ready Interrupt Flag
Page  400: 0: No clock ready interrupt caused by the LSI (default after reset)
Page  400: 1: Clock ready interrupt caused by the LSI
Page  401: 7.7.23          RCC Clock Source Interrupt Clear Register (RCC_CICR)
Page  401: Bit 10 HSECSSC: HSE clock security system Interrupt Clear
Page  401: Bit 9 LSECSSC: LSE clock security system Interrupt Clear
Page  401: Bit 8 PLL3RDYC: PLL3 ready Interrupt Clear
Page  401: Bit 7 PLL2RDYC: PLL2 ready Interrupt Clear
Page  401: Bit 6 PLL1RDYC: PLL1 ready Interrupt Clear
Page  401: Bit 5 HSI48RDYC: HSI48 ready Interrupt Clear
Page  402: Bit 4 CSIRDYC: CSI ready Interrupt Clear
Page  402: Bit 3 HSERDYC: HSE ready Interrupt Clear
Page  402: Bit 2 HSIRDYC: HSI ready Interrupt Clear
Page  402: Bit 1 LSERDYC: LSE ready Interrupt Clear
Page  402: Bit 0 LSIRDYC: LSI ready Interrupt Clear
Page  482: •   Maskable interrupts/events:
Page  483: crs_it      Digital output CRS interrupt
Page  487: CRS interrupts cause the device to exit the Sleep mode.
Page  487: 8.6        CRS interrupts
Page  487: Table 82. Interrupt control bits
Page  487: Interrupt event                   Event flag
Page  489: Bit 3 ESYNCIE: Expected SYNC interrupt enable
Page  489: 0: Expected SYNC (ESYNCF) interrupt disabled
Page  489: 1: Expected SYNC (ESYNCF) interrupt enabled
Page  489: Bit 2 ERRIE: Synchronization or trimming error interrupt enable
Page  489: 0: Synchronization or trimming error (ERRF) interrupt disabled
Page  489: 1: Synchronization or trimming error (ERRF) interrupt enabled
Page  489: Bit 1 SYNCWARNIE: SYNC warning interrupt enable
Page  489: 0: SYNC warning (SYNCWARNF) interrupt disabled
Page  489: 1: SYNC warning (SYNCWARNF) interrupt enabled
Page  489: Bit 0 SYNCOKIE: SYNC event OK interrupt enable
Page  489: 0: SYNC event OK (SYNCOKF) interrupt disabled
Page  489: 1: SYNC event OK (SYNCOKF) interrupt enabled
Page  490: 8.7.3            CRS interrupt and status register (CRS_ISR)
Page  490: TRIM value. An interrupt is generated if the ERRIE bit is set in the CRS_CR register. It is
Page  491: counter is stopped (waiting for a next SYNC) and an interrupt is generated if the ERRIE bit is
Page  491: TRIM value, and that some other action should be taken. An interrupt is generated if the
Page  491: interrupt is generated if the ESYNCIE bit is set in the CRS_CR register. It is cleared by
Page  491: OR of the TRIMOVF, SYNCMISS and SYNCERR bits. An interrupt is generated if the ERRIE
Page  491: error, the TRIM value must be adjusted by two steps or more. An interrupt is generated if the
Page  491: one trimming step is enough to compensate the frequency error. An interrupt is generated if
Page  492: 8.7.4           CRS interrupt flag clear register (CRS_ICR)
Page  494: •   Interrupt generation when a semaphore is freed
Page  494: –    Each semaphore may generate an interrupt
Page  494: •   1 interrupt line
Page  495: •             The Interrupt interface block providing control for the interrupts via the HSEM_CnISR,
Page  495: HSEM                Interrupt interface
Page  495: hsem_int_it              Digital output       Interrupt line
Page  497: When cleared, an interrupt may be generated to signal the event. To this end, the
Page  497: semaphore interrupt shall be enabled.
Page  497: •   If ProcessID and MasterID match, semaphore is freed, and an interrupt may be
Page  497: •   Else Write is ignored, semaphore remains locked and no interrupts are generated (the
Page  498: are cleared (set to free), and may generate an interrupt when enabled.
Page  498: An interrupt may be generated for the semaphore(s) that become free. To this end, the
Page  498: semaphore interrupt shall be enabled in the HSEM_CnIER registers.
Page  498: 9.3.7      HSEM interrupts
Page  498: hsem_int_it interrupt line allows each of the 32 semaphores to generate an interrupt.
Page  498: This interrupt line provides the following features:
Page  498: •    Interrupt enable per semaphore
Page  498: •    Interrupt clear per semaphore
Page  498: •    Interrupt status per semaphore
Page  498: •    Masked interrupt status per semaphore
Page  498: With the Interrupt enable (HSEM_CnIER) the semaphores affecting the interrupt line can be
Page  498: enabled. Disabled (masked) semaphore interrupts will not set the masked interrupt status
Page  498: for that semaphore, and will not generate an interrupt on the interrupt line.
Page  498: The Interrupt clear (HSEM_CnICR) will clear the Interrupt status and Masked interrupt
Page  498: status of the associated semaphore for the interrupt line.
Page  498: The Interrupt status (HSEM_CnISR) mirrors the semaphore Interrupt status of the interrupt
Page  498: The Masked interrupt status (HSEM_CnMISR) only mirrors the semaphore Interrupt status
Page  498: of the enabled semaphore interrupts on the interrupt line. All Masked interrupt status of the
Page  498: enabled semaphore need to be cleared in order to clear the interrupt line.
Page  499: Figure 65. Interrupt state diagram
Page  499: Interrupt
Page  499: No            Interrupt
Page  499: Interrupt
Page  499: MaskedStatus = 1 & Interrupt0 generated
Page  500: The procedure to get an interrupt when a semaphore becomes free is described hereafter.
Page  500: •   If the semaphore lock is obtained, no interrupt is needed.
Page  500: Clear pending semaphore N interrupt status for the interrupt line hsem_intn_it in
Page  500: –    If the semaphore lock is obtained, no interrupt is needed (semaphore has been
Page  500: freed between first try to lock it and clear semaphore interrupt status).
Page  500: –    If the semaphore lock fails, enable the semaphore N interrupt for the interrupt line
Page  500: On the semaphore N free interrupt, try to lock the semaphore N
Page  500: disable the semaphore N interrupt for the interrupt line hsem_intn_it in HSEM_CnIER,
Page  500: and clear pending semaphore N interrupt status for the interrupt line hsem_intn_it in
Page  500: Clear pending semaphore N Interrupt status for the interrupt line hsem_intn_it in
Page  500: lock and semaphore Interrupt status clear):
Page  500: Disable the semaphore interrupt for the interrupt line hsem_intn_it in
Page  500: –    If the semaphore lock failed, wait for semaphore free interrupt.
Page  500: Note:      An interrupt will not lock the semaphore. After an interrupt either the AHB bus master or the
Page  504: 9.4.3            HSEM interrupt enable register (HSEM_CnIER)
Page  504: Bits 31:0 ISE[31:0]: Interrupt semaphore n enable bit.
Page  504: 0: Interrupt generation for semaphore n is disabled (masked).
Page  504: 1: Interrupt generation for semaphore n is enabled (not masked).
Page  504: 9.4.4            HSEM interrupt clear register (HSEM_CnICR)
Page  504: Bits 31:0 ISC[31:0]: Interrupt semaphore n clear bit.
Page  504: 0: Interrupt semaphore n status and masked status not affected.
Page  504: 1: Interrupt semaphore n status and masked status cleared.
Page  504: 9.4.5            HSEM interrupt status register (HSEM_CnISR)
Page  505: Bits 31:0 ISF[31:0]: Interrupt semaphore n status bit before enable (mask).
Page  505: 0: Interrupt semaphore n status, no interrupt pending.
Page  505: 1: Interrupt semaphore n status, interrupt pending.
Page  505: 9.4.6          HSEM masked interrupt status register (HSEM_CnMISR)
Page  505: Bits 31:0 MISF[31:0]: masked interrupt semaphore n status bit after enable (mask).
Page  505: 0: Interrupt semaphore n status after masking not pending.
Page  505: 1: Interrupt semaphore n status after masking pending.
Page  506: 9.4.8            HSEM interrupt clear register (HSEM_KEYR)
Page  513: There is no need for the software to disable interrupts when programming the GPIOx_ODR
Page  513: 10.3.8   External interrupt/wakeup lines
Page  513: All ports have external interrupt capability. To use external interrupt lines, the port must be
Page  513: configured in input mode. Refer to Section 19: Extended interrupt and event controller
Page  526: •        Management of the external interrupt line connection to the GPIOs
Page  528: 11.3.2          SYSCFG external interrupt configuration register 1
Page  529: for external interrupt / event detection.
Page  529: 11.3.3          SYSCFG external interrupt configuration register 2
Page  529: external interrupt / event detection.
Page  530: 11.3.4          SYSCFG external interrupt configuration register 3
Page  530: external interrupt / event detection.
Page  531: 11.3.5          SYSCFG external interrupt configuration register 4
Page  531: external interrupt / event detection.
Page  570: The Extended interrupt and event controller module (EXTI) allows to wake up the system
Page  570: events (D). See Type column in Table 93. Refer to Section 19: Extended interrupt and event
Page  570: •   The interrupt signals. These signals can be generated only if the peripheral bus
Page  570: interface clock is running. These interrupt signals are generally directly connected to
Page  574: The Extended Interrupt and Event Controller (EXTI) module event inputs able to wake up
Page  574: by 4 different input sources (Table 94). Refer to Section 19: Extended interrupt and event
Page  576: D1       APB3     LTDC        ltdc_li_it   mdma_str16                            LTDC line interrupt
Page  587: Transfer Error) are available and can generate interrupts.
Page  588: mdma_it                 Digital output   MDMA interrupt
Page  589: This burst length defines the maximum transfer length which cannot be interrupted at
Page  589: lengths which cannot be interrupted at MDMA level (from other channel requests).
Page  590: channel is disabled and an End of Channel Transfer interrupt is generated.
Page  590: MDMA channel will be disabled and the end of channel transfer interrupt will be generated.
Page  594: buffer transfer is completed first). The transfer complete interrupt flag is set in order to
Page  594: the channel interruption. The MDMA_CxNDTR register contains the number of
Page  594: channel was interrupted.
Page  594: enabling the channel. The channel transfer complete interrupt flag CTCIF is set in order
Page  594: The transfer error interrupt flag (TEIF) is set when:
Page  594: 13.4       MDMA interrupts
Page  594: For each MDMA channel, an interrupt can be produced on the following events:
Page  594: Separate interrupt enable control bits are available for flexibility as shown in Table 99.
Page  595: Table 99. MDMA interrupt requests
Page  595: Interrupt event                       Event flag                     Enable control bit
Page  595: otherwise an interrupt might be immediately generated, if the bit is already set.
Page  595: Note:           When at least one interrupt flag and the respective enable control bit are set, the channel
Page  595: interrupt bit is set in the GISR. The Interrupt output is also activated. This will generate an
Page  595: interrupt if the respective interrupt channel is enabled in the NVIC.
Page  595: 13.5.1          MDMA global interrupt/status register (MDMA_GISR0)
Page  595: Bits 15:0 GIF[15:0]: Channel x global interrupt flag (x=0..15)
Page  595: This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags
Page  595: (CTCIF, BTIF, BRTIF, TEIF) which are enabled in the interrupt mask register (CTCIEx,
Page  595: 0: No interrupt generated by channel x
Page  595: 1: Interrupt generated by channel x
Page  596: 13.5.2            MDMA channel x interrupt/status register (MDMA_CxISR)
Page  596: Bit 4 TCIF: Channel x buffer transfer complete interrupt flag
Page  596: This can be used as a debug feature (without interrupt), indicating that (at least) an MDMA
Page  596: Bit 3 BTIF: Channel x block transfer complete interrupt flag
Page  596: Bit 2 BRTIF: Channel x block repeat transfer complete interrupt flag
Page  597: Bit 1 CTCIF: Channel x Channel Transfer Complete interrupt flag
Page  597: Bit 0 TEIF: Channel x transfer error interrupt flag
Page  597: 13.5.3          MDMA channel x interrupt flag clear register (MDMA_CxIFCR)
Page  597: Bit 4 CLTCIF: CLear buffer Transfer Complete Interrupt Flag for channel x
Page  597: Bit 3 CBTIF: Channel x Clear block transfer complete interrupt flag
Page  597: Bit 2 CBRTIF: Channel x clear block repeat transfer complete interrupt flag
Page  597: Bit 1 CCTCIF: Clear Channel transfer complete interrupt flag for channel x
Page  597: Bit 0 CTEIF: Channel x clear transfer error interrupt flag
Page  601: Bit 5 TCIE: buffer Transfer Complete interrupt enable
Page  601: 0: TC interrupt disabled
Page  601: 1: TC interrupt enabled
Page  601: Bit 4 BTIE: Block Transfer interrupt enable
Page  601: 0: BT complete interrupt disabled
Page  601: 1: BT complete interrupt enabled
Page  601: Bit 3 BRTIE: Block Repeat transfer interrupt enable
Page  601: 0: BT interrupt disabled
Page  601: 1: BT interrupt enabled
Page  601: Bit 2 CTCIE: Channel Transfer Complete interrupt enable
Page  601: 0: TC interrupt disabled
Page  601: 1: TC interrupt enabled
Page  601: Bit 1 TEIE: Transfer error interrupt enable
Page  601: 0: TE interrupt disabled
Page  601: 1: TE interrupt enabled
Page  601: interrupted.
Page  612: generated by the DMA2 by writing to its Interrupt Clear register.
Page  612: clear the RQ signal generated by the DMA2 by writing to its Interrupt Clear register.
Page  616: FIFO error, direct mode error) logically ORed together in a single interrupt request for
Page  617: dma_it[0:7]                              DMA stream [0:7] global interrupts
Page  624: is interrupted before the data are completely packed/unpacked. So, to ensure data
Page  630: (ongoing transfer is completed first). The transfer complete interrupt flag (TCIF in the
Page  630: value of the EN bit in DMA_SxCR is now ‘0’ to confirm the stream interruption. The
Page  630: have been transferred before the stream was interrupted.
Page  630: Note:      A transfer complete interrupt flag (TCIF in DMA_LISR or DMA_HISR) is set to indicate the
Page  630: end of transfer due to the stream interruption.
Page  631: •   Anticipated stream interruption: EN bit in DMA_SxCR register is reset to 0 by the
Page  631: •   Normal stream interruption due to the reception of a last data hardware signal: the
Page  631: stream is automatically interrupted when the peripheral requests the last transfer
Page  633: double-buffer mode and interrupts after half and/or full transfer, and/or errors in the
Page  633: (HTIF) is set and an interrupt is generated if the half-transfer interrupt enable bit (HTIE) is
Page  633: set. At the end of the transfer, the transfer complete flag (TCIF) is set and an interrupt is
Page  633: generated if the transfer complete interrupt enable bit (TCIE) is set.
Page  633: •    Transfer error: the transfer error interrupt flag (TEIFx) is set when:
Page  633: •    FIFO error: the FIFO error interrupt flag (FEIFx) is set if:
Page  633: •    Direct mode error: the direct mode error interrupt flag (DMEIFx) can only be set in the
Page  634: When the stream's error interrupt flag (TEIF, FEIF, DMEIF) in the DMA_LISR or DMA_HISR
Page  634: register is set, an interrupt is generated if the corresponding interrupt enable bit (TEIE,
Page  634: 14.4       DMA interrupts
Page  634: For each DMA stream, an interrupt can be produced on the following events:
Page  634: Separate interrupt enable control bits are available for flexibility as shown in Table 108.
Page  634: Table 108. DMA interrupt requests
Page  634: Interrupt event                    Event flag               Enable control bit
Page  634: otherwise an interrupt is immediately generated.
Page  635: 14.5.1           DMA low interrupt status register (DMA_LISR)
Page  635: Bits 27, 21, 11, 5 TCIF[3:0]: stream x transfer complete interrupt flag (x = 3..0)
Page  635: Bits 26, 20, 10, 4 HTIF[3:0]: stream x half transfer interrupt flag (x = 3..0)
Page  635: Bits 25, 19, 9, 3 TEIF[3:0]: stream x transfer error interrupt flag (x = 3..0)
Page  635: Bits 24, 18, 8, 2 DMEIF[3:0]: stream x direct mode error interrupt flag (x = 3..0)
Page  635: Bits 22, 16, 6, 0 FEIF[3:0]: stream x FIFO error interrupt flag (x = 3..0)
Page  636: 14.5.2          DMA high interrupt status register (DMA_HISR)
Page  636: Bits 27, 21, 11, 5 TCIF[7:4]: stream x transfer complete interrupt flag (x = 7..4)
Page  636: Bits 26, 20, 10, 4 HTIF[7:4]: stream x half transfer interrupt flag (x = 7..4)
Page  636: Bits 25, 19, 9, 3 TEIF[7:4]: stream x transfer error interrupt flag (x = 7..4)
Page  636: Bits 24, 18, 8, 2 DMEIF[7:4]: stream x direct mode error interrupt flag (x = 7..4)
Page  636: Bits 22, 16, 6, 0 FEIF[7:4]: stream x FIFO error interrupt flag (x = 7..4)
Page  637: 14.5.3               DMA low interrupt flag clear register (DMA_LIFCR)
Page  637: Bits 27, 21, 11, 5 CTCIF[3:0]: stream x clear transfer complete interrupt flag (x = 3..0)
Page  637: Bits 26, 20, 10, 4 CHTIF[3:0]: stream x clear half transfer interrupt flag (x = 3..0)
Page  637: Bits 25, 19, 9, 3 CTEIF[3:0]: Stream x clear transfer error interrupt flag (x = 3..0)
Page  637: Bits 24, 18, 8, 2 CDMEIF[3:0]: stream x clear direct mode error interrupt flag (x = 3..0)
Page  637: Bits 22, 16, 6, 0 CFEIF[3:0]: stream x clear FIFO error interrupt flag (x = 3..0)
Page  637: 14.5.4               DMA high interrupt flag clear register (DMA_HIFCR)
Page  637: Bits 27, 21, 11, 5 CTCIF[7:4]: stream x clear transfer complete interrupt flag (x = 7..4)
Page  637: Bits 26, 20, 10, 4 CHTIF[7:4]: stream x clear half transfer interrupt flag (x = 7..4)
Page  637: Bits 25, 19, 9, 3 CTEIF[7:4]: stream x clear transfer error interrupt flag (x = 7..4)
Page  638: Bits 24, 18, 8, 2 CDMEIF[7:4]: stream x clear direct mode error interrupt flag (x = 7..4)
Page  638: Bits 22, 16, 6, 0 CFEIF[7:4]: stream x clear FIFO error interrupt flag (x = 7..4)
Page  640: Bit 4 TCIE: transfer complete interrupt enable
Page  640: 0: TC interrupt disabled
Page  640: 1: TC interrupt enabled
Page  640: Bit 3 HTIE: half transfer interrupt enable
Page  640: 0: HT interrupt disabled
Page  640: 1: HT interrupt enabled
Page  640: Bit 2 TEIE: transfer error interrupt enable
Page  640: 0: TE interrupt disabled
Page  640: 1: TE interrupt enabled
Page  640: Bit 1 DMEIE: direct mode error interrupt enable
Page  640: 0: DME interrupt disabled
Page  640: 1: DME interrupt enabled
Page  643: Bit 7 FEIE: FIFO error interrupt enable
Page  643: 0: FE interrupt disabled
Page  643: 1: FE interrupt enabled
Page  649: •   Generation of an interrupt request per channel. Each interrupt request is caused from
Page  650: The BDMA controller generates an interrupt per channel to the interrupt controller.
Page  651: bdma_it[x]                Output      BDMA channel x interrupt
Page  653: –   the interrupt enable at half and/or full transfer and/or transfer error
Page  654: complete or transfer error interrupt.
Page  657: The TEIFx bit of the BDMA_ISR register is set. An interrupt is then generated if the TEIE bit
Page  658: 15.5            BDMA interrupts
Page  658: An interrupt can be generated on a half transfer, transfer complete or transfer error for each
Page  658: DMA channel x. Separate interrupt enable bits are available for flexibility.
Page  658: Table 113. BDMA interrupt requests
Page  658: Interrupt
Page  658: Interrupt request                                   Interrupt event                           Event flag
Page  658: Channel x interrupt
Page  658: 15.6.1          BDMA interrupt status register (BDMA_ISR)
Page  658: Bit 28 GIF7: global interrupt flag for channel 7
Page  659: Bit 24 GIF6: global interrupt flag for channel 6
Page  659: Bit 20 GIF5: global interrupt flag for channel 5
Page  659: Bit 16 GIF4: global interrupt flag for channel 4
Page  660: Bit 12 GIF3: global interrupt flag for channel 3
Page  660: Bit 8 GIF2: global interrupt flag for channel 2
Page  660: Bit 4 GIF1: global interrupt flag for channel 1
Page  660: Bit 0 GIF0: global interrupt flag for channel 0
Page  661: 15.6.2             BDMA interrupt flag clear register (BDMA_IFCR)
Page  661: Bit 28 CGIF7: global interrupt flag clear for channel 7
Page  661: Bit 24 CGIF6: global interrupt flag clear for channel 6
Page  661: Bit 20 CGIF5: global interrupt flag clear for channel 5
Page  661: Bit 16 CGIF4: global interrupt flag clear for channel 4
Page  662: Bit 12 CGIF3: global interrupt flag clear for channel 3
Page  662: Bit 8 CGIF2: global interrupt flag clear for channel 2
Page  662: Bit 4 CGIF1: global interrupt flag clear for channel 0
Page  662: Bit 0 CGIF0: global interrupt flag clear for channel 0
Page  665: Bit 3 TEIE: transfer error interrupt enable
Page  665: Bit 2 HTIE: half transfer interrupt enable
Page  665: Bit 1 TCIE: transfer complete interrupt enable
Page  676: Interrupt
Page  676: Control registers          Trigger inputs:               Interrupt:              Synchronization inputs:
Page  677: dmamux_ovr_it       DMAMUX overrun interrupts
Page  680: Synchronization overrun and interrupt
Page  680: Setting the synchronization overrun flag generates an interrupt if the synchronization
Page  680: overrun interrupt enable bit SOIE is set in the DMAMUX_CxCR register.
Page  681: Trigger overrun and interrupt
Page  681: Setting the DMAMUX request trigger overrun flag generates an interrupt if the DMA request
Page  681: trigger event overrun interrupt enable bit OIE is set in the DMAMUX_RGxCR register.
Page  681: 16.5          DMAMUX interrupts
Page  681: An interrupt can be generated upon:
Page  681: For each case, per-channel individual interrupt enable, status and clear flag register bits are
Page  681: Table 123. DMAMUX interrupts
Page  681: Interrupt signal                  Interrupt event              Event flag   Clear bit    Enable bit
Page  682: Bit 8 SOIE: Synchronization overrun interrupt enable
Page  682: 0: interrupt disabled
Page  682: 1: interrupt enabled
Page  683: Bit 8 SOIE: Synchronization overrun interrupt enable
Page  683: 0: interrupt disabled
Page  683: 1: interrupt enabled
Page  684: 16.6.3            DMAMUX1 request line multiplexer interrupt channel status register
Page  684: 16.6.4            DMAMUX2 request line multiplexer interrupt channel status register
Page  685: 16.6.5           DMAMUX1 request line multiplexer interrupt clear flag register
Page  685: 16.6.6           DMAMUX2 request line multiplexer interrupt clear flag register
Page  686: Bit 8 OIE: Trigger overrun interrupt enable
Page  686: 0: interrupt on a trigger overrun event occurrence is disabled
Page  686: 1: interrupt on a trigger overrun event occurrence is enabled
Page  687: Bit 8 OIE: Trigger overrun interrupt enable
Page  687: 0: interrupt on a trigger overrun event occurrence is disabled
Page  687: 1: interrupt on a trigger overrun event occurrence is enabled
Page  688: 16.6.9           DMAMUX1 request generator interrupt status register
Page  688: 16.6.10          DMAMUX2 request generator interrupt status register
Page  689: 16.6.11        DMAMUX1 request generator interrupt clear flag register
Page  689: 16.6.12        DMAMUX2 request generator interrupt clear flag register
Page  693: •   Watermark interrupt on a user programmable destination line
Page  693: •   Interrupt generation on bus error or access conflict
Page  693: •   Interrupt generation on process completion
Page  694: dma2d_gbl_it                    Output       DMA2D global interrupt
Page  695: •    Enable/disable the DMA2D interrupt
Page  698: occurs, a CLUT access error interrupt is raised assuming CAEIE is set to ‘1’ in
Page  703: and an interrupt is generated if the CTCIE bit is set in DMA2D_CR. The automatic CLUT
Page  705: error interrupt flag is set by hardware when a wrong configuration is detected when a new
Page  705: transfer/automatic loading starts. An interrupt is then generated if the CEIE bit of the
Page  707: and the TCIF flag of the DMA2D_ISR register is raised. An interrupt can be generated if the
Page  707: A watermark can be programmed to generate an interrupt when the last pixel of a given line
Page  707: register is raised and an interrupt is generated if the TWIE bit of the DMA2D_CR is set.
Page  707: Both flags are associated to their own interrupt enable flag in the DMA2D_CR register to
Page  707: generate an interrupt if need be (TEIE and CAEIE).
Page  708: 17.5       DMA2D interrupts
Page  708: An interrupt can be generated on the following events:
Page  708: Separate interrupt enable bits are available for flexibility.
Page  708: Table 136. DMA2D interrupt requests
Page  708: Interrupt event                    Event flag             Enable control bit
Page  709: Bit 13 CEIE: Configuration Error Interrupt Enable
Page  709: 0: CE interrupt disable
Page  709: 1: CE interrupt enable
Page  709: Bit 12 CTCIE: CLUT transfer complete interrupt enable
Page  709: 0: CTC interrupt disable
Page  709: 1: CTC interrupt enable
Page  709: Bit 11 CAEIE: CLUT access error interrupt enable
Page  709: 0: CAE interrupt disable
Page  709: 1: CAE interrupt enable
Page  709: Bit 10 TWIE: Transfer watermark interrupt enable
Page  709: 0: TW interrupt disable
Page  709: 1: TW interrupt enable
Page  710: Bit 9 TCIE: Transfer complete interrupt enable
Page  710: 0: TC interrupt disable
Page  710: 1: TC interrupt enable
Page  710: Bit 8 TEIE: Transfer error interrupt enable
Page  710: 0: TE interrupt disable
Page  710: 1: TE interrupt enable
Page  711: 17.6.2          DMA2D Interrupt Status Register (DMA2D_ISR)
Page  711: Bit 5 CEIF: Configuration error interrupt flag
Page  711: Bit 4 CTCIF: CLUT transfer complete interrupt flag
Page  711: Bit 3 CAEIF: CLUT access error interrupt flag
Page  711: Bit 2 TWIF: Transfer watermark interrupt flag
Page  711: Bit 1 TCIF: Transfer complete interrupt flag
Page  711: Bit 0 TEIF: Transfer error interrupt flag
Page  712: 17.6.3          DMA2D interrupt flag clear register (DMA2D_IFCR)
Page  712: Bit 5 CCEIF: Clear configuration error interrupt flag
Page  712: Bit 4 CCTCIF: Clear CLUT transfer complete interrupt flag
Page  712: Bit 3 CAECIF: Clear CLUT access error interrupt flag
Page  712: Bit 2 CTWIF: Clear transfer watermark interrupt flag
Page  712: Bit 1 CTCIF: Clear transfer complete interrupt flag
Page  712: Bit 0 CTEIF: Clear Transfer error interrupt flag
Page  725: These bits allow to configure the line watermark for interrupt generation.
Page  725: An interrupt is raised when the last pixel of the watermarked line has been transferred.
Page  729: RM0433                                                       Nested Vectored Interrupt Controllers
Page  729: 18       Nested Vectored Interrupt Controllers
Page  729: •   up to 150 maskable interrupt channels for STM32H7xxx (not including the 16 interrupt
Page  729: •   16 programmable priority levels (4 bits of interrupt priority are used)
Page  729: •   low-latency exception and interrupt handling
Page  729: interrupt processing and efficient processing of late arriving interrupts.
Page  729: All interrupts, including the core exceptions, are managed by the NVIC.
Page  730: Nested Vectored Interrupt Controllers                                                                         RM0433
Page  730: 18.1.2           Interrupt and exception vectors
Page  730: Non maskable interrupt.
Page  730: wwdg1_it                7           0            WWDG1         Window Watchdog interrupt          0x0000 0040
Page  730: detection interrupt
Page  730: RTC Wakeup interrupt through
Page  730: global interrupt
Page  730: rcc_it            12            5             RCC          RCC global interrupt               0x0000 0054
Page  730: exti_exti0_wkup          13            6             EXTI0        EXTI Line 0 interrupt              0x0000 0058
Page  730: exti_exti1_wkup          14            7             EXTI1        EXTI Line 1 interrupt              0x0000 005C
Page  730: exti_exti2_wkup          15            8             EXTI2        EXTI Line 2 interrupt              0x0000 0060
Page  731: RM0433                                                            Nested Vectored Interrupt Controllers
Page  731: exti_exti3_wkup    16            9             EXTI3        EXTI Line 3interrupt           0x0000 0064
Page  731: exti_exti4_wkup    17           10             EXTI4        EXTI Line 4interrupt           0x0000 0068
Page  731: global interrupt
Page  731: global interrupt
Page  731: global interrupt
Page  731: global interrupt
Page  731: global interrupt
Page  731: global interrupt
Page  731: global interrupt
Page  731: adc2_it                                                 global interrupt
Page  731: ttfdcan_intr0_it   26           19          FDCAN1_IT0      FDCAN1 Interrupt 0             0x0000 008C
Page  731: fdcan_intr0_it    27           20          FDCAN2_IT0      FDCAN2 Interrupt 0             0x0000 0090
Page  731: ttfdcan_intr1_it   28           21          FDCAN1_IT1      FDCAN1 Interrupt 1             0x0000 0094
Page  731: fdcan_intr1_it    29           22          FDCAN2_IT1      FDCAN2 Interrupt 1             0x0000 0098
Page  731: exti_exti7_wkup    30           23            EXTI9_5       EXTI Line[9:5] interrupts      0x 0000 009C
Page  731: tim1_brk_it      31           24           TIM1_BRK       TIM1 break interrupt           0x0000 00A0
Page  731: tim1_upd_it      32           25            TIM1_UP       TIM1 update interrupt          0x0000 00A4
Page  731: interrupts
Page  731: interrupt
Page  731: tim2_it      35           28              TIM2        TIM2 global interrupt          0x0000 00B0
Page  731: tim3_it      36           29              TIM3        TIM3 global interrupt          0x0000 00B4
Page  731: tim4_it      37           30              TIM4        TIM4 global interrupt          0x0000 00B8
Page  732: Nested Vectored Interrupt Controllers                                                                RM0433
Page  732: 38           31            I2C1_EV       I2C1 event interrupt            0x0000 00BC
Page  732: i2c1_err_it      39           32            I2C1_ER       I2C1 error interrupt            0x0000 00C0
Page  732: 40           33            I2C2_EV       I2C2 event interrupt            0x0000 00C4
Page  732: i2c2_err_it      41           34            I2C2_ER       I2C2 error interrupt            0x0000 00C8
Page  732: 42           35              SPI1        SPI1 global interrupt           0x0000 00CC
Page  732: 43           36              SPI2        SPI2 global interrupt           0x0000 00D0
Page  732: 44           37            USART1        USART1 global interrupt         0x0000 00D4
Page  732: 45           38            USART2        USART2 global interrupt         0x0000 00D8
Page  732: 46           39            USART3        USART3 global interrupt         0x0000 00DC
Page  732: 47           40           EXTI15_10      EXTI Line[15:10] interrupts     0x0000 00E0
Page  732: EXTI Line interrupts
Page  732: tim12_gbl_it                                               TIM12 global interrupts
Page  732: tim13_gbl_it                                               TIM13 global interrupts
Page  732: tim14_gbl_it                                 _TIM14        TIM14 global interrupts
Page  732: interrupts
Page  733: RM0433                                                           Nested Vectored Interrupt Controllers
Page  733: global interrupt
Page  733: fmc_gbl_it      55           48              FMC         FMC global interrupt           0x0000 0100
Page  733: sdmmc_it       56           49            SDMMC1        SDMMC global interrupt         0x0000 0104
Page  733: tim5_gbl_it     57           50             TIM5         TIM5 global interrupt          0x0000 0108
Page  733: 58           51              SPI3        SPI3 global interrupt          0x0000 010C
Page  733: 59           52             UART4        UART4 global interrupt         0x0000 0110
Page  733: 60           53             UART5        UART5 global interrupt         0x0000 0114
Page  733: tim6_gbl_it                                              TIM6 global interrupt
Page  733: dac_unr_it                                               DAC underrun error interrupt
Page  733: tim7_gbl_it     62           55             TIM7         TIM7 global interrupt          0x0000 011C
Page  733: dma2_it0       63           56          DMA2_STR0       DMA2 Stream0 interrupt         0x0000 0120
Page  733: dma2_it1       64           57          DMA2_STR1       DMA2 Stream1 interrupt         0x0000 0124
Page  733: dma2_it2       65           58          DMA2_STR2       DMA2 Stream2 interrupt         0x0000 0128
Page  733: dma2_it3       66           59          DMA2_STR3       DMA2 Stream3 interrupt         0x0000 012C
Page  733: dma2_it4       67           60          DMA2_STR4       DMA2 Stream4 interrupt         0x0000 0130
Page  733: eth_sbd_intr_it   68           61              ETH         Ethernet global interrupt      0x0000 0134
Page  733: line interrupt
Page  733: fdcan_cal_it    70           63          FDCAN_CAL       FDCAN calibration interrupts   0x0000 013C
Page  733: interrupt
Page  733: dma2_it5       75           68          DMA2_STR5       DMA2 Stream5 interrupt         0x0000 0150
Page  733: dma2_it6       76           69          DMA2_STR6       DMA2 Stream6 interrupt         0x0000 0154
Page  733: dma2_it7       77           70          DMA2_STR7       DMA2 Stream7 interrupt         0x0000 0158
Page  733: usart6_gbl_it                                             USART6 global interrupt
Page  733: exti_usart6_wkup                                            USART6 wakeup interrupt
Page  734: Nested Vectored Interrupt Controllers                                                             RM0433
Page  734: 79           72            I2C3_EV       I2C3 event interrupt         0x0000 0160
Page  734: i2c3_err_it      80           73            I2C3_ER       I2C3 error interrupt         0x0000 0164
Page  734: usb1_out_it      81           74       OTG_HS_EP1_OUT OTG_HS out global interrupt      0x0000 0168
Page  734: usb1_in_it       82           75        OTG_HS_EP1_IN     OTG_HS in global interrupt   0x0000 016C
Page  734: exti_usb1_wkup     83           76        OTG_HS_WKUP       OTG_HS wakeup interrupt      0x0000 0170
Page  734: usb1_gbl_it      84           77            OTG_HS        OTG_HS global interrupt      0x0000 0174
Page  734: dcmi_it     85           78             DCMI         DCMI global interrupt        0x0000 0178
Page  734: cryp_it     86           79             CRYP         CRYP global interrupt        0x0000 017C
Page  734: global interrupt
Page  734: 89           82             UART7        UART7 global interrupt       0x0000 0188
Page  734: 90           83             UART8        UART8 global interrupt       0x0000 018C
Page  734: 91           84              SPI4        SPI4 global interrupt        0x0000 0190
Page  734: 92           85              SPI5        SPI5 global interrupt        0x0000 0194
Page  734: 93           86              SPI6        SPI6 global interrupt        0x0000 0198
Page  734: sai1_it     94           87              SAI1        SAI1 global interrupt        0x0000 019C
Page  734: ltdc_it     95           88             LTDC         LCD-TFT global interrupt     0x0000 01A0
Page  734: ltdc_err_it      96           89           LTDC_ER        LCD-TFT error interrupt      0x0000 01A4
Page  734: dma2d_gbl_it      97           90            DMA2D         DMA2D global interrupt       0x0000 01A8
Page  734: -        98           91              SAI2        SAI2 global interrupt        0x0000 01AC
Page  734: quadspi_it       99           92           QUADSPI        QuadSPI global interrupt     0x0000 01B0
Page  734: 100           93            LPTIM1        LPTIM1 global interrupt      0x0000 01B4
Page  734: 101           94              CEC         HDMI-CEC global interrupt    0x0000 01B8
Page  734: 102           95            I2C4_EV       I2C4 event interrupt         0x0000 01BC
Page  735: RM0433                                                            Nested Vectored Interrupt Controllers
Page  735: i2c4_err_it     103          96             I2C4_ER       I2C4 error interrupt            0x0000 01C0
Page  735: spdifrx_it     104          97              SPDIF        SPDIFRX global interrupt        0x0000 01C4
Page  735: usb2_out_it      105          98        OTG_FS_EP1_OUT OTG_FS out global interrupt         0x0000 01C8
Page  735: usb2_in_it      106          99         OTG_FS_EP1_IN     OTG_FS in global interrupt      0x0000 01CC
Page  735: usb2_gbl_it     108         101             OTG_FS        OTG_FS global interrupt         0x0000 01D4
Page  735: dmamux1_ovr_it     109         102          DMAMUX1_OV       DMAMUX1 overrun interrupt       0x0000 01D8
Page  735: hrtim1_mst_it    110         103           HRTIM1_MST      HRTIM1 master timer interrupt   0x0000 01DC
Page  735: hrtim1_tima_it    111         104          HRTIM1_TIMA      HRTIM1 timer A interrupt        0x0000 01E0
Page  735: hrtim1_timb_it    112         105           HRTIM_TIMB      HRTIM1 timer B interrupt        0x0000 01E4
Page  735: hrtim1_timc_it    113         106          HRTIM1_TIMC      HRTIM1 timer C interrupt        0x0000 01E8
Page  735: hrtim1_timd_it    114         107          HRTIM1_TIMD      HRTIM1 timer D interrupt        0x0000 01EC
Page  735: hrtim1_time_it    115         108           HRTIM_TIME      HRTIM1 timer E interrupt        0x0000 01F0
Page  735: hrtim1_fault_it   116         109           HRTIM1_FLT      HRTIM1 fault interrupt          0x0000 01F4
Page  735: dfsdm1_it0      117         110          DFSDM1_FLT0      DFSDM1 filter 0 interrupt       0x0000 01F8
Page  735: dfsdm1_it1      118          111         DFSDM1_FLT1      DFSDM1 filter 1 interrupt       0x0000 01FC
Page  735: dfsdm1_it2      119         112          DFSDM1_FLT2      DFSDM1 filter 2 interrupt       0x0000 0200
Page  735: dfsdm1_it3      120         113          DFSDM1_FLT3      DFSDM1 filter 3 interrupt       0x0000 0204
Page  735: sai3_gbl_it_it   121          114              SAI3        SAI3 global interrupt           0x0000 0208
Page  735: swpmi_gbl_it                                               SWPMI global interrupt
Page  735: tim15_gbl_it     123          116             TIM15        TIM15 global interrupt          0x0000 0210
Page  735: tim16_gbl_it     124          117             TIM16        TIM16 global interrupt          0x0000 0214
Page  735: tim17_gbl_it     125          118             TIM17        TIM17 global interrupt          0x0000 0218
Page  735: mdios_it       127         120              MDIOS        MDIOS global interrupt          0x0000 0220
Page  735: jpeg_it     128         121              JPEG         JPEG global interrupt           0x0000 0224
Page  735: sdmmc2_it       131         124             SDMMC2        SDMMC global interrupt          0x0000 0230
Page  735: hsem1_it       132         125             HSEM0         HSEM global interrupt 1         0x0000 0234
Page  735: adc3_it       134         127              ADC3         ADC3 global interrupt           0x0000 023C
Page  735: dmamux2_ovr_it     135         128         DMAMUX2_OVR       DMAMUX2 overrun interrupt       0x0000 0240
Page  736: Nested Vectored Interrupt Controllers                                                                   RM0433
Page  736: bdma_ch0_it        136         129          BDMA_CH0        BDMA channel 0 interrupt          0x0000 0244
Page  736: bdma_ch1_it        137         130          BDMA_CH1        BDMA channel 1 interrupt          0x0000 0248
Page  736: bdma_ch2_it        138         131          BDMA_CH2        BDMA channel 2 interrupt          0x0000 024C
Page  736: bdma_ch3_it        139         132          BDMA_CH3        BDMA channel 3 interrupt          0x0000 0250
Page  736: bdma_ch4_it        140         133          BDMA_CH4        BDMA channel 4 interrupt          0x0000 0254
Page  736: bdma_ch5_it        141         134          BDMA_CH5        BDMA channel 5 interrupt          0x0000 0258
Page  736: bdma_ch6_it        142         135          BDMA_CH6        BDMA channel 6 interrupt          0x0000 025C
Page  736: bdma_ch7_it        143         136          BDMA_CH7        BDMA channel 7 interrupt          0x0000 0260
Page  736: global interrupt
Page  736: 145         138            LPTIM2        LPTIM2 timer interrupt            0x0000 0268
Page  736: 146         139            LPTIM3        LPTIM2 timer interrupt            0x0000 026C
Page  736: 147         140            LPTIM4        LPTIM2 timer interrupt            0x0000 0270
Page  736: 148         141            LPTIM5        LPTIM2 timer interrupt            0x0000 0274
Page  736: exti_lpuart_rx_it   149         142            LPUART        LPUART global interrupt           0x0000 0278
Page  736: exti_d1_wwdg1_wkup     150         143         WWDG1_RST        Window Watchdog interrupt         0x0000 027C
Page  736: interrupt
Page  736: ECC diagnostic global interrupt
Page  736: ECC diagnostic global interrupt
Page  736: ECC diagnostic global interrupt
Page  736: -          153         146              SAI4        SAI4 global interrupt             0x0000 0288
Page  737: RM0433                                                                        Nested Vectored Interrupt Controllers
Page  737: 1. When different signals are connected to the same NVIC interrupt line, they are OR-ed.
Page  738: Extended interrupt and event controller (EXTI)                                                  RM0433
Page  738: 19         Extended interrupt and event controller (EXTI)
Page  738: The Extended Interrupt and event controller (EXTI) manages wakeup through configurable
Page  738: interrupt requests to the CPU NVIC and to the D3 domain DMAMUX2, and events to the
Page  738: Both the interrupt request and event request generation can also be used in Run modes.
Page  738: •    All Event inputs allow the CPU to wakeup and to generate a CPU interrupt and/or CPU
Page  738: and generate an interrupt to the D3 domain, i.e. the DMAMUX2
Page  738: –   Interrupt pending status register bit
Page  738: –   Individual Interrupt and Event generation mask
Page  738: status register and may have a D3 interrupt signal.
Page  738: •    Direct events (interrupt and wakeup sources from other peripherals, requiring to be
Page  738: –   No interrupt pending status register bit in the EXTI (the interrupt pending status is
Page  738: –   Individual Interrupt and Event generation mask
Page  738: register and may have a D3 interrupt signal
Page  739: RM0433                                                            Extended interrupt and event controller (EXTI)
Page  739: The Masking block provides the Event input distribution to the different wakeup, interrupt
Page  739: •     Peripheral Interrupt and Wakeup sources that have to be cleared in the peripheral are
Page  739: EXTI. The Interrupt or Wakeup is cleared by the CPU in the peripheral.
Page  739: The CPU interrupts are connected to their respective CPU NVIC, and, similarly, the CPU
Page  739: The D3 domain interrupts allow the system to trigger events for D3 domain autonomous
Page  740: Extended interrupt and event controller (EXTI)                                                                       RM0433
Page  740: •      Software trigger, by EXTI software interrupt event register (EXTI_SWIER1), EXTI
Page  740: software interrupt event register (EXTI_SWIER2), EXTI software interrupt event
Page  740: •      CPU Interrupt enable, by EXTI interrupt mask register (EXTI_CPUIMR1), EXTI
Page  740: interrupt mask register (EXTI_CPUIMR2), EXTI interrupt mask register
Page  741: RM0433                                                                              Extended interrupt and event controller (EXTI)
Page  741: interrupt     trigger      trigger                       Event     Interrupt    Pending
Page  741: The Software interrupt event register allows the system to trigger Configurable events by
Page  741: software, writing the EXTI software interrupt event register (EXTI_SWIER1), the EXTI
Page  741: software interrupt event register (EXTI_SWIER2), or the EXTI software interrupt event
Page  741: The devices feature dedicated interrupt mask registers, namely EXTI interrupt mask register
Page  741: (EXTI_CPUIMR1) and EXTI interrupt mask register (EXTI_CPUIMR2), EXTI interrupt mask
Page  741: interrupt. Each event provides a individual CPU interrupt to the CPU NVIC. The
Page  741: Configurable events interrupts need to be acknowledged by software in the EXTI_CPUPR
Page  742: Extended interrupt and event controller (EXTI)                                                           RM0433
Page  742: When a CPU interrupt or CPU event is enabled, the Asynchronous edge detection circuit is
Page  742: When all CPU interrupts and CPU events are disabled, the Asynchronous edge detection
Page  743: RM0433                                                                                     Extended interrupt and event controller (EXTI)
Page  743: interrupt       trigger         trigger                             Event     Interrupt      Pending                        Pending
Page  744: Extended interrupt and event controller (EXTI)                                                                                       RM0433
Page  744: Direct events only provide CPU interrupt enable and CPU event enable functionality.
Page  744: Event mask register   Interrupt mask register
Page  744: 1. The CPU interrupt for asynchronous Direct Event inputs (peripheral Wakeup signals) is synchronized with the CPU clock.
Page  744: The synchronous Direct Event inputs (peripheral interrupt signals), after the asynchronous edge detection, are directly sent
Page  744: to the CPU interrupt without resynchronization.
Page  745: RM0433                                                                            Extended interrupt and event controller (EXTI)
Page  745: Event mask register     Interrupt mask register   Pending mask register
Page  745: 1. The CPU interrupt and D3 domain interrupt for asynchronous Direct Event inputs (peripheral Wakeup signals) are
Page  745: interrupt signals), after the asynchronous edge detection, are directly sent to the CPU interrupt and the D3 domain interrupt
Page  746: Extended interrupt and event controller (EXTI)                                                           RM0433
Page  746: interrupt is directly connected to the NVIC in parallel with the connection to the EXTI.
Page  747: RM0433                                                Extended interrupt and event controller (EXTI)
Page  748: Extended interrupt and event controller (EXTI)                                                    RM0433
Page  748: 61        RCC interrupt                        Direct           CPU only              No(5)
Page  748: 62        I2C4 Event interrupt                 Direct           CPU only              No(5)
Page  748: 63        I2C4 Error interrupt                 Direct           CPU only              No(5)
Page  748: 64        LPUART1 global Interrupt             Direct           CPU only              No(5)
Page  748: 65        SPI6 interrupt                       Direct           CPU only              No(5)
Page  748: 66        BDMA CH0 interrupt                   Direct           CPU only              No(5)
Page  748: 67        BDMA CH1 interrupt                   Direct           CPU only              No(5)
Page  748: 68        BDMA CH2 interrupt                   Direct           CPU only              No(5)
Page  748: 69        BDMA CH3 interrupt                   Direct           CPU only              No(5)
Page  748: 70        BDMA CH4 interrupt                   Direct           CPU only              No(5)
Page  748: 71        BDMA CH5 interrupt                   Direct           CPU only              No(5)
Page  748: 72        BDMA CH6 interrupt                   Direct           CPU only              No(5)
Page  748: 73        BDMA CH7 interrupt                   Direct           CPU only              No(5)
Page  748: 74        DMAMUX2 interrupt                    Direct           CPU only              No(5)
Page  748: 75        ADC3 interrupt                       Direct           CPU only              No(5)
Page  748: 76        SAI4 interrupt                       Direct           CPU only              No(5)
Page  749: RM0433                                                               Extended interrupt and event controller (EXTI)
Page  749: 87        HSECSS interrupt                                 Direct              CPU only                No(5)
Page  749: modes an event will always generate an associated D3 domain interrupt. An event will only
Page  749: wake up the CPU when the event associated CPU interrupt is unmasked and/or the CPU
Page  749: Interrupt enable          Event enable
Page  749: MRx bits of             MRx bits of                                 Interrupt   Event    Wakeup
Page  749: request is generated. When the associated CPU interrupt is unmasked, the corresponding
Page  749: pending PRx bit in EXTI_CPUPR is set and the CPU interrupt signal is activated.
Page  749: CPU interrupt.
Page  749: associated CPU interrupt is unmasked the corresponding CPU interrupt signal is activated.
Page  750: Extended interrupt and event controller (EXTI)                                                 RM0433
Page  750: Both a CPU interrupt and a CPU event may be enabled on the same Event input. They will
Page  750: when writing a ‘1’ in the software interrupt/event register EXTI_SWIER.
Page  750: Whenever an Event input is enabled and a CPU interrupt and/or CPU event is unmasked,
Page  750: the CPU interrupt and CPU event are masked, preventing the CPU to be woken up. Two D3
Page  750: 19.5.1     EXTI CPU interrupt procedure
Page  750: •    Unmask the Event input interrupt by setting the corresponding mask bits in the
Page  750: •    Enable the associated interrupt source in the CPU NVIC or use the SEVONPEND, so
Page  750: that an interrupt coming from the CPU interrupt signal is detectable by the CPU after a
Page  751: RM0433                                              Extended interrupt and event controller (EXTI)
Page  751: same time as the unmasked CPU interrupt and/or CPU event.
Page  751: •   After the D3 domain wakeup a D3 domain interrupt is generated.
Page  751: –    Configurable Event inputs will generate a pulse on D3 domain interrupt.
Page  751: –    Direct Event inputs will activate the D3 domain interrupt until the event input is
Page  751: 19.5.5   EXTI software interrupt/event trigger procedure
Page  751: Any of the Configurable Event inputs can be triggered from the software interrupt/event
Page  751: register (the associated CPU interrupt and/or CPU event shall be enabled by their
Page  751: •   Unmask the software interrupt/event trigger by setting at least one of the corresponding
Page  751: •   Trigger the software interrupt/event by writing “1” to the corresponding bit in the
Page  751: Note:    An edge on the Configurable event input will also trigger an interrupt/event.
Page  752: Extended interrupt and event controller (EXTI)                                                                                RM0433
Page  752: 0: Rising trigger disabled (for Event and Interrupt) for input line
Page  752: 1: Rising trigger enabled (for Event and Interrupt) for input line
Page  752: 0: Falling trigger disabled (for Event and Interrupt) for input line
Page  752: 1: Falling trigger enabled (for Event and Interrupt) for input line.
Page  753: RM0433                                                         Extended interrupt and event controller (EXTI)
Page  753: 19.6.3          EXTI software interrupt event register (EXTI_SWIER1)
Page  753: Bits 21:0 SWIERx: Software interrupt on line x
Page  754: Extended interrupt and event controller (EXTI)                                                                                    RM0433
Page  755: RM0433                                                                Extended interrupt and event controller (EXTI)
Page  755: 0: Rising trigger disabled (for Event and Interrupt) for input line
Page  755: 1: Rising trigger enabled (for Event and Interrupt) for input line
Page  755: 0: Rising trigger disabled (for Event and Interrupt) for input line
Page  755: 1: Rising trigger enabled (for Event and Interrupt) for input line
Page  756: Extended interrupt and event controller (EXTI)                                                                                RM0433
Page  756: 0: Falling trigger disabled (for Event and Interrupt) for input line
Page  756: 1: Falling trigger enabled (for Event and Interrupt) for input line
Page  756: 0: Falling trigger disabled (for Event and Interrupt) for input line
Page  756: 1: Falling trigger enabled (for Event and Interrupt) for input line
Page  756: 19.6.9           EXTI software interrupt event register (EXTI_SWIER2)
Page  756: Bit 19 SWIERx: Software interrupt on line x+32
Page  757: RM0433                                                          Extended interrupt and event controller (EXTI)
Page  757: Bit 17 SWIERx: Software interrupt on line x+32
Page  758: Extended interrupt and event controller (EXTI)                                                                            RM0433
Page  759: RM0433                                                                Extended interrupt and event controller (EXTI)
Page  759: 0: Rising trigger disabled (for Event and Interrupt) for input line
Page  759: 1: Rising trigger enabled (for Event and Interrupt) for input line
Page  759: 0: Rising trigger disabled (for Event and Interrupt) for input line
Page  759: 1: Rising trigger enabled (for Event and Interrupt) for input line
Page  759: 0: Falling trigger disabled (for Event and Interrupt) for input line
Page  759: 1: Falling trigger enabled (for Event and Interrupt) for input line
Page  760: Extended interrupt and event controller (EXTI)                                                                                RM0433
Page  760: 0: Falling trigger disabled (for Event and Interrupt) for input line
Page  760: 1: Falling trigger enabled (for Event and Interrupt) for input line
Page  760: 19.6.15          EXTI software interrupt event register (EXTI_SWIER3)
Page  760: Bits 22:20 SWIERx: Software interrupt on line x+64
Page  760: Bit 18 SWIERx: Software interrupt on line x+64
Page  761: RM0433                                                         Extended interrupt and event controller (EXTI)
Page  762: Extended interrupt and event controller (EXTI)                                                                              RM0433
Page  762: 19.6.19         EXTI interrupt mask register (EXTI_CPUIMR1)
Page  762: Bits 31:22 MRx: CPU interrupt Mask on Direct Event input x(1)
Page  762: 0: Interrupt request from Line x is masked
Page  762: 1: Interrupt request from Line x is unmasked
Page  762: Bits 21:0 MRx: CPU interrupt Mask on Configurable Event input x (2)
Page  762: 0: Interrupt request from Line x is masked
Page  762: 1: Interrupt request from Line x is unmasked
Page  762: 1. The reset value for Direct Event inputs is set to ‘1’ in order to enable the interrupt by default.
Page  762: 2. The reset value for Configurable Event inputs is set to ‘0’ in order to disable the interrupt by default.
Page  763: RM0433                                                       Extended interrupt and event controller (EXTI)
Page  763: This bit is set when the selected edge event arrives on the external interrupt line. This bit is
Page  763: 19.6.22        EXTI interrupt mask register (EXTI_CPUIMR2)
Page  763: Bits 31:20 MRx: CPU Interrupt Mask on Direct Event input x+32(1)
Page  763: 0: Interrupt request from Line x is masked
Page  763: 1: Interrupt request from Line x is unmasked
Page  763: Bit 19 MRx: CPU interrupt Mask on Configurable Event input x+32 (2)
Page  763: 0: Interrupt request from Line x is masked
Page  763: 1: Interrupt request from Line x is unmasked
Page  763: Bit 18 MRx: CPU Interrupt Mask on Direct Event input x+32 (1)
Page  763: 0: Interrupt request from Line x is masked
Page  763: 1: Interrupt request from Line x is unmasked
Page  763: Bit 17 MRx: CPU interrupt Mask on Configurable Event input x+32 (2)
Page  763: 0: Interrupt request from Line x is masked
Page  763: 1: Interrupt request from Line x is unmasked
Page  764: Extended interrupt and event controller (EXTI)                                                                               RM0433
Page  764: Bits 16:14 MRx: CPU Interrupt Mask on Direct Event input x+32 (1)
Page  764: 0: Interrupt request from Line x is masked
Page  764: 1: Interrupt request from Line x is unmasked
Page  764: Bits 12:0 MRx: CPU Interrupt Mask on Direct Event input x+32 (1)
Page  764: 0: Interrupt request from Line x is masked
Page  764: 1: Interrupt request from Line x is unmasked
Page  764: 1. The reset value for Direct Event inputs is set to ‘1’ in order to enable the interrupt by default.
Page  764: 2. The reset value for Configurable Event inputs is set to ‘0’ in order to disable the interrupt by default.
Page  765: RM0433                                                                  Extended interrupt and event controller (EXTI)
Page  765: This bit is set when the selected edge event arrives on the external interrupt line. This bit is
Page  765: This bit is set when the selected edge event arrives on the external interrupt line. This bit is
Page  765: 19.6.25          EXTI interrupt mask register (EXTI_CPUIMR3)
Page  765: Bits 24:23 MRx: CPU Interrupt Mask on Direct Event input x+64 (1)
Page  765: 0: Interrupt request from Line x is masked
Page  765: 1: Interrupt request from Line x is unmasked
Page  765: Bits 22:20 MRx: CPU interrupt Mask on Configurable Event input x+64 (2)
Page  765: 0: Interrupt request from Line x is masked
Page  765: 1: Interrupt request from Line x is unmasked
Page  765: Bit 18 MRx: CPU interrupt Mask on Configurable Event input x+64 (2)
Page  765: 0: Interrupt request from Line x is masked
Page  765: 1: Interrupt request from Line x is unmasked
Page  765: Bits 16:0 MRx: CPU Interrupt Mask on Direct Event input x+64 (1)
Page  765: 0: Interrupt request from Line x is masked
Page  765: 1: Interrupt request from Line x is unmasked
Page  765: 1. The reset value for Direct Event inputs is set to ‘1’ in order to enable the interrupt by default.
Page  765: 2. The reset value for Configurable Event inputs is set to ‘0’ in order to disable the interrupt by default.
Page  766: Extended interrupt and event controller (EXTI)                                                                    RM0433
Page  766: This bit is set when the selected edge event arrives on the external interrupt line. This bit is
Page  766: This bit is set when the selected edge event arrives on the external interrupt line. This bit is
Page  767: Table 143. Asynchronous interrupt/event controller register map and reset values
Page  767: Extended interrupt and event controller (EXTI)
Page  768: Extended interrupt and event controller (EXTI)
Page  768: Table 143. Asynchronous interrupt/event controller register map and reset values (continued)
Page  769: Table 143. Asynchronous interrupt/event controller register map and reset values (continued)
Page  769: Extended interrupt and event controller (EXTI)
Page  779: fmc_it             Digital output    FMC interrupt
Page  829: •    Interrupt status register: FMC_SR
Page  834: FIFO status and interrupt register (FMC_SR)
Page  834: This register contains information about the FIFO status and interrupt. The FMC features a
Page  835: Bit 5 IFEN: Interrupt falling edge detection enable bit
Page  835: 0: Interrupt falling edge detection request disabled
Page  835: 1: Interrupt falling edge detection request enabled
Page  835: Bit 4 ILEN: Interrupt high-level detection enable bit
Page  835: 0: Interrupt high-level detection request disabled
Page  835: 1: Interrupt high-level detection request enabled
Page  835: Bit 3 IREN: Interrupt rising edge detection enable bit
Page  835: 0: Interrupt rising edge detection request disabled
Page  835: 1: Interrupt rising edge detection request enabled
Page  835: Bit 2 IFS: Interrupt falling edge status
Page  835: 0: No interrupt falling edge occurred
Page  835: 1: Interrupt falling edge occurred
Page  835: Bit 1 ILS: Interrupt high-level status
Page  835: 0: No Interrupt high-level occurred
Page  835: 1: Interrupt high-level occurred
Page  835: Bit 0 IRS: Interrupt rising edge status
Page  835: 0: No interrupt rising edge occurred
Page  835: 1: Interrupt rising edge occurred
Page  846: (Refresh Error) bit is set in the Status register. An Interrupt is generated if it has been
Page  855: Bit 14 REIE: RES Interrupt Enable
Page  855: 0: Interrupt is disabled
Page  855: 1: An Interrupt is generated if RE = 1
Page  856: An interrupt is generated if REIE = 1 and RE = 1
Page  859: an interrupt can be generated in case of flag setting
Page  859: •   Interrupt generation on FIFO threshold, timeout, operation complete, and access error
Page  861: quadspi_it           Digital output      QUADSPI global interrupt
Page  866: and an interrupt is generated if TCIE = 1. In the case of undefined number of data, the TCF
Page  867: If FTIE = 1, there is an interrupt when FTF is set. FTF is cleared by HW as soon as the
Page  868: bits and an interrupt can be generated when the selected bits have a defined value.
Page  868: An interrupt is called when SMF is set if SMIE = 1.
Page  870: FIFO level for either MDMA trigger generation or interrupt generation is programmed in the
Page  871: •    Interrupt enables
Page  872: •   set the status match flag and generate an interrupt if enabled
Page  872: In case of match, the status match flag is set and an interrupt is generated if enabled, and
Page  873: FSIZE[4:0] in the QUADSPI_DCR): this will set the TEF and an interrupt is generated if
Page  875: 22.4     QUADSPI interrupts
Page  875: An interrupt can be produced on the following events:
Page  875: Separate interrupt enable bits are available for flexibility.
Page  875: Table 192. QUADSPI interrupt requests
Page  875: Interrupt event                   Event flag                 Enable control bit
Page  876: Bit 20 TOIE: TimeOut interrupt enable
Page  876: This bit enables the TimeOut interrupt.
Page  876: 0: Interrupt disable
Page  876: 1: Interrupt enabled
Page  877: Bit 19 SMIE: Status match interrupt enable
Page  877: This bit enables the status match interrupt.
Page  877: 0: Interrupt disable
Page  877: 1: Interrupt enabled
Page  877: Bit 18 FTIE: FIFO threshold interrupt enable
Page  877: This bit enables the FIFO threshold interrupt.
Page  877: 0: Interrupt disabled
Page  877: 1: Interrupt enabled
Page  877: Bit 17 TCIE: Transfer complete interrupt enable
Page  877: This bit enables the transfer complete interrupt.
Page  877: 0: Interrupt disabled
Page  877: 1: Interrupt enabled
Page  877: Bit 16 TEIE: Transfer error interrupt enable
Page  877: This bit enables the transfer error interrupt.
Page  877: 0: Interrupt disable
Page  877: 1: Interrupt enabled
Page  896: •    Interrupt generation at ADC ready, the end of sampling, the end of conversion (regular
Page  898: adc_it                     Output     ADC interrupt
Page  911: using the associated interrupt (setting ADRDYIE=1).
Page  914: •    An interrupt is generated if the EOCIE bit is set
Page  915: •    An interrupt is generated if the JEOCIE bit is set
Page  915: •    An interrupt is generated if the EOSIE bit is set
Page  915: •    An interrupt is generated if the JEOSIE bit is set
Page  915: •    An interrupt is generated if the EOCIE bit is set
Page  915: •    An interrupt is generated if the EOSIE bit is set
Page  919: A regular group conversion can be interrupted by an injected trigger.
Page  923: interrupted regular conversion.
Page  923: interrupted but the regular sequence is executed at the end of the injected sequence.
Page  926: of context is unchanged. An interrupt can be generated if bit JQOVFIE is set.
Page  929: ignored or not (an interrupt can be generated).
Page  933: flag and generate the interrupt.
Page  934: ADC_DR register. An interrupt can be generated if bit EOCIE is set. EOC flag is cleared by
Page  934: of the ADC_JDRy register. An interrupt can be generated if bit JEOCIE is set. JEOC flag is
Page  934: regular conversions only). EOSMP flag is cleared by software by writing 1 to it. An interrupt
Page  934: available in the ADC_DR register. An interrupt can be generated if bit EOSIE is set. EOS
Page  934: complete. An interrupt can be generated if bit JEOSIE is set. JEOS flag is cleared by the
Page  941: An interrupt can be generated if bit OVRIE=1.
Page  941: software. In this case the software must use the EOC flag and its associated interrupt to
Page  942: transfer (when DMA_EOT interrupt occurs - refer to DMA paragraph) even if a conversion
Page  945: Figure 167. AUTODLY=1, regular HW conversions interrupted by injected conversions
Page  946: Figure 168. AUTODLY=1, regular HW conversions interrupted by injected conversions
Page  947: Figure 169. AUTODLY=1, regular continuous conversions interrupted by injected conversions
Page  948: AWDx flag and interrupt
Page  948: An interrupt can be enabled for each of the 3 analog watchdogs by setting AWDyIE in the
Page  954: sequence is resumed if it is interrupted by injected conversion:
Page  960: independent of each other and are interrupted when an injected event occurs. They are
Page  960: converted data is stored into the master ADC_JDRy registers and a JEOS interrupt is
Page  960: converted data is stored into the slave ADC_JDRy registers and a JEOS interrupt is
Page  960: two JEOS interrupt (ex: master JEOS) and read both converted data (from master
Page  961: Software is notified by interrupts when it can read the data:
Page  961: •   At the end of each conversion event (EOC) on the master ADC, a master EOC interrupt
Page  961: •   At the end of each conversion event (EOC) on the slave ADC, a slave EOC interrupt is
Page  961: interrupt (ex: master EOC) and read both converted data from the Common Data
Page  963: The software is notified by interrupts when it can read the data at the end of each
Page  963: conversion event (EOC) on the slave ADC. A slave and master EOC interrupts are
Page  963: Note:    It is possible to enable only the EOC interrupt of the slave and read the common data
Page  965: A JEOS interrupt, if enabled, is generated after all injected channels of the master ADC in
Page  965: A JEOS interrupt, if enabled, is generated after all injected channels of the slave ADC in the
Page  965: JEOC interrupts, if enabled, can also be generated after each injected conversion.
Page  965: conversions are independent of each other. A regular conversion is interrupted when the
Page  966: A JEOS interrupt, if enabled, is generated after all injected channels of the master ADC in
Page  966: A JEOS interrupt, if enabled, is generated after all injected channels of the slave ADC in the
Page  966: JEOC interrupts, if enabled, can also be generated after each injected conversions.
Page  966: It is possible to interrupt the simultaneous conversion of a regular group to start the
Page  966: It is possible to interrupt the simultaneous conversion of a regular group to start the alternate
Page  966: trigger interrupting a simultaneous regular conversion.
Page  967: If a trigger occurs during an injected conversion that has interrupted a regular conversion,
Page  967: It is possible to interrupt an interleaved conversion with a simultaneous injected event.
Page  967: In this case the interleaved conversion is interrupted immediately and the simultaneous
Page  968: - case 1: Master interrupted first
Page  968: - case 2: Slave interrupted first
Page  976: 24.4       ADC interrupts
Page  976: For each ADC, an interrupt can be generated:
Page  976: Separate interrupt enable bits are available for flexibility.
Page  976: Table 210. ADC interrupts per each ADC
Page  976: Interrupt event                          Event flag   Enable control bit
Page  977: 24.5.1          ADC interrupt and status register (ADC_ISR)
Page  979: 24.5.2           ADC interrupt enable register (ADC_IER)
Page  979: Bit 10 JQOVFIE: Injected context queue overflow interrupt enable
Page  979: interrupt.
Page  979: 0: Injected Context Queue Overflow interrupt disabled
Page  979: 1: Injected Context Queue Overflow interrupt enabled. An interrupt is generated when the JQOVF bit
Page  979: Bit 9 AWD3IE: Analog watchdog 3 interrupt enable
Page  979: This bit is set and cleared by software to enable/disable the analog watchdog 2 interrupt.
Page  979: 0: Analog watchdog 3 interrupt disabled
Page  979: 1: Analog watchdog 3 interrupt enabled
Page  979: Bit 8 AWD2IE: Analog watchdog 2 interrupt enable
Page  979: This bit is set and cleared by software to enable/disable the analog watchdog 2 interrupt.
Page  979: 0: Analog watchdog 2 interrupt disabled
Page  979: 1: Analog watchdog 2 interrupt enabled
Page  979: Bit 7 AWD1IE: Analog watchdog 1 interrupt enable
Page  979: This bit is set and cleared by software to enable/disable the analog watchdog 1 interrupt.
Page  979: 0: Analog watchdog 1 interrupt disabled
Page  979: 1: Analog watchdog 1 interrupt enabled
Page  979: Bit 6 JEOSIE: End of injected sequence of conversions interrupt enable
Page  979: interrupt.
Page  979: 0: JEOS interrupt disabled
Page  979: 1: JEOS interrupt enabled. An interrupt is generated when the JEOS bit is set.
Page  980: Bit 5 JEOCIE: End of injected conversion interrupt enable
Page  980: This bit is set and cleared by software to enable/disable the end of an injected conversion interrupt.
Page  980: 0: JEOC interrupt disabled.
Page  980: 1: JEOC interrupt enabled. An interrupt is generated when the JEOC bit is set.
Page  980: Bit 4 OVRIE: Overrun interrupt enable
Page  980: This bit is set and cleared by software to enable/disable the Overrun interrupt of a regular
Page  980: 0: Overrun interrupt disabled
Page  980: 1: Overrun interrupt enabled. An interrupt is generated when the OVSR bit is set.
Page  980: Bit 3 EOSIE: End of regular sequence of conversions interrupt enable
Page  980: interrupt.
Page  980: 0: EOS interrupt disabled
Page  980: 1: EOS interrupt enabled. An interrupt is generated when the EOS bit is set.
Page  980: Bit 2 EOCIE: End of regular conversion interrupt enable
Page  980: This bit is set and cleared by software to enable/disable the end of a regular conversion interrupt.
Page  980: 0: EOC interrupt disabled.
Page  980: 1: EOC interrupt enabled. An interrupt is generated when the EOC bit is set.
Page  980: Bit 1 EOSMPIE: End of sampling flag interrupt enable for regular conversions
Page  980: This bit is set and cleared by software to enable/disable the end of the sampling phase interrupt for
Page  980: 0: EOSMP interrupt disabled.
Page  980: 1: EOSMP interrupt enabled. An interrupt is generated when the EOSMP bit is set.
Page  980: Bit 0 ADRDYIE: ADC ready interrupt enable
Page  980: This bit is set and cleared by software to enable/disable the ADC Ready interrupt.
Page  980: 0: ADRDY interrupt disabled
Page  980: 1: ADRDY interrupt enabled. An interrupt is generated when the ADRDY bit is set.
Page 1023: dac_unr_it         Output      DAC underrun interrupt
Page 1026: counter, external interrupt line). The TSELx[3:0] control bits determine which out of 16 pos-
Page 1027: For each DAC channelx, an interrupt is also generated if its corresponding DMAUDRIEx bit
Page 1032: All Sample and Hold phases are interruptible and any change in DAC_DHRx will trigger
Page 1039: 25.6     DAC interrupts
Page 1039: Table 222. DAC interrupts
Page 1039: Interrupt event                      Event flag                   Enable control bit
Page 1040: Bit 29 DMAUDRIE2: DAC channel2 DMA underrun interrupt enable
Page 1040: 0: DAC channel2 DMA underrun interrupt disabled
Page 1040: 1: DAC channel2 DMA underrun interrupt enabled
Page 1042: Bit 13 DMAUDRIE1: DAC channel1 DMA Underrun Interrupt enable
Page 1042: 0: DAC channel1 DMA Underrun Interrupt disabled
Page 1042: 1: DAC channel1 DMA Underrun Interrupt enabled
Page 1061: •   Interrupt generation capability with wake up from Sleep and Stop modes (through the
Page 1061: •   Direct interrupt output to the CPU
Page 1063: comp_it          Digital output   COMP interrupt out
Page 1064: The interrupt line, connected to the NVIC of CPU, requires the APB clock (comp_pclk) to
Page 1064: work. In absence of the APB clock, the interrupt signal comp_it cannot be generated.
Page 1068: Comparator interrupts cause the device to exit the Sleep mode.
Page 1068: Comparator interrupts cause the device to exit the Stop mode.
Page 1068: 27.5        COMP interrupts
Page 1068: There are two ways to use the comparator as interrupt source.
Page 1068: The comparator outputs are internally connected to the Extended interrupt and event
Page 1068: controller. Each comparator has its own EXTI line and can generate either interrupts or
Page 1068: The comparators also provide an interrupt line to the NVIC of CPU. This functionality is used
Page 1068: when the CPU is active to handle low latency interrupt. It requires APB clock running.
Page 1068: 27.5.1      Interrupt through EXTI block
Page 1068: Refer to Interrupt and events section for more details.
Page 1068: Sequence to enable the COMPx interrupt through EXTI block:
Page 1068: 1.     Configure the EXTI line, receiving the comp_wkup signal, in interrupt mode, select the
Page 1068: Table 231. Interrupt control bits
Page 1068: Interrupt event      Event flag
Page 1069: 27.5.2        Interrupt through NVIC of the CPU
Page 1069: Sequence to enable the COMPx interrupt through NVIC of the CPU:
Page 1069: Table 232. Interrupt control bits
Page 1069: Enable control   Interrupt clear   Exit from Sleep    Exit from Stop
Page 1069: Interrupt event     Interrupt flag
Page 1069: Note:         It is mandatory to enable APB clock to use this interrupt. If clock is not enabled, interrupt is
Page 1070: Bit 17 C2IF: COMP channel 2 Interrupt Flag
Page 1070: Bit 16 C1IF: COMP channel 1 Interrupt Flag
Page 1070: 27.7.2          Comparator interrupt clear flag register (COMP_ICFR)
Page 1070: The COMP_ICFR is the Comparator interrupt clear flag register.
Page 1071: Bit 17 CC2IF: Clear COMP channel 2 Interrupt Flag
Page 1071: Bit 16 CC1IF: Clear COMP channel 1 Interrupt Flag
Page 1073: Bit 6 ITEN: COMP channel 1 interrupt enable
Page 1073: This bit is set and cleared by software (only if LOCK not set). This bit enable the interrupt
Page 1073: 0: Interrupt generation disabled for COMP channel 1
Page 1073: 1: Interrupt generation enabled for COMP channel 1
Page 1076: Bit 6 ITEN: COMP channel 2 interrupt enable
Page 1076: This bit is set and cleared by software (only if LOCK not set). This bit enable the interrupt
Page 1076: 0: Interrupt generation disabled for COMP channel 2
Page 1076: 1: Interrupt generation enabled for COMP channel 2
Page 1097: •   Interrupts: end of conversion, overrun, analog watchdog, short-circuit, channel clock
Page 1099: Interrupt,                                                                                               Right bit-shift
Page 1099: threshold                                                                                                 Interrupt,
Page 1099: Interrupts and events:
Page 1099: DMA, interrupt, break                             3) short circuit detection
Page 1100: Interrupt
Page 1100: dfsdm_it[3:0]                             Interrupt signal for each DFSDM_FLTx (x=0..3)
Page 1106: channel. A clock absence flag is set (CKABF[y] = 1) and an interrupt can be invoked (if
Page 1106: •    Enable the clock absence feature CKABEN = 1 and the associated interrupt CKABIE =
Page 1107: A clock absence flag is set (CKABF[y] = 1) and an interrupt can be invoked (if CKABIE=1) in
Page 1110: Note:       When conversion is interrupted (e.g. by disabling/enabling the selected channel) the
Page 1110: interruption time is also counted in CNVCNT[27:0]. Therefore it is recommended to not
Page 1110: interrupt the conversion for correct conversion duration result.
Page 1114: interrupted by regular conversions.
Page 1114: continuous regular conversions is temporarily interrupted when an injected conversion is
Page 1116: The analog watchdog purpose is to trigger an external signal (break or interrupt) when an
Page 1116: interrupt/event/break generation can then be invoked.
Page 1118: DFSDM_FLTxISR register (it is used for the fast detection of an interrupt source). AWDF=1
Page 1118: overvoltage). An interrupt/event/break generation can be invoked.
Page 1121: interrupted by an injected conversion or if it was started while an injected conversion was in
Page 1122: conversion which is already in progress is immediately interrupted by the request of an
Page 1122: conversion can temporarily interrupt a sequence of continuous regular conversions. When
Page 1123: 29.5      DFSDM interrupts
Page 1123: In order to increase the CPU performance, a set of interrupts related to the CPU event
Page 1123: •    End of injected conversion interrupt:
Page 1123: •    End of regular conversion interrupt:
Page 1123: •    Data overrun interrupt for injected conversions:
Page 1123: •    Data overrun interrupt for regular conversions:
Page 1123: •    Analog watchdog interrupt:
Page 1124: •   Short-circuit detector interrupt:
Page 1124: •   Channel clock absence interrupt:
Page 1124: Table 245. DFSDM interrupt requests
Page 1124: Event/Interrupt clearing     Interrupt enable
Page 1124: Interrupt event         Event flag
Page 1125: Note:           With a DMA transfer, the interrupt flag is automatically cleared at the end of the injected or
Page 1133: Bit 6 CKABIE: Clock absence interrupt enable
Page 1133: 0: Detection of channel input clock absence interrupt is disabled
Page 1133: 1: Detection of channel input clock absence interrupt is enabled
Page 1134: Bit 5 SCDIE: Short-circuit detector interrupt enable
Page 1134: 0: short-circuit detector interrupt is disabled
Page 1134: 1: short-circuit detector interrupt is enabled
Page 1134: Bit 4 AWDIE: Analog watchdog interrupt enable
Page 1134: 0: Analog watchdog interrupt is disabled
Page 1134: 1: Analog watchdog interrupt is enabled
Page 1134: Bit 3 ROVRIE: Regular data overrun interrupt enable
Page 1134: 0: Regular data overrun interrupt is disabled
Page 1134: 1: Regular data overrun interrupt is enabled
Page 1134: Bit 2 JOVRIE: Injected data overrun interrupt enable
Page 1134: 0: Injected data overrun interrupt is disabled
Page 1134: 1: Injected data overrun interrupt is enabled
Page 1134: Bit 1 REOCIE: Regular end of conversion interrupt enable
Page 1134: 0: Regular end of conversion interrupt is disabled
Page 1134: 1: Regular end of conversion interrupt is enabled
Page 1134: Bit 0 JEOCIE: Injected end of conversion interrupt enable
Page 1134: 0: Injected end of conversion interrupt is disabled
Page 1134: 1: Injected end of conversion interrupt is enabled
Page 1134: 29.8.3          DFSDM filter x interrupt and status register (DFSDM_FLTxISR)
Page 1136: Note:            For each of the flag bits, an interrupt can be enabled by setting the corresponding bit in
Page 1136: DFSDM_FLTxCR2. If an interrupt is called, the flag must be cleared before exiting the
Page 1136: interrupt service routine.
Page 1136: 29.8.4           DFSDM filter x interrupt flag clear register (DFSDM_FLTxICR)
Page 1144: Note: When conversion is interrupted (e.g. by disable/enable selected channel) the timer counts also
Page 1144: this interruption time.
Page 1155: Interrupt
Page 1156: dcmi_it            Digital output     DCMI interrupt request
Page 1159: VSIF (Vertical synchronization interrupt flag) is activated at the end of each frame.
Page 1161: cleared in DCMI_CR) after receiving the first complete frame. An interrupt is generated
Page 1162: Note:       In the hardware synchronization mode (ESS = ‘0’ in DCMI_CR), the IT_VSYNC interrupt is
Page 1162: capture rate even further, the IT_VSYNC interrupt can be used to count the number of
Page 1163: DCMI_CWSIZE register, then the capture stops and an IT_FRAME interrupt is generated
Page 1166: 30.6        DCMI interrupts
Page 1166: Five interrupts are generated. All interrupts are maskable by software. The global interrupt
Page 1166: (dcmi_it) is the OR of all the individual interrupts. Table 257 gives the list of all interrupts.
Page 1166: Table 257. DCMI interrupts
Page 1166: Interrupt name                                    Interrupt event
Page 1166: dcmi_it           Logic OR of the previous interrupts
Page 1171: 30.7.3          DCMI raw interrupt status register (DCMI_RIS)
Page 1171: DCMI_RIS gives the raw interrupt status and is accessible in read only. When read, this
Page 1171: register returns the status of the corresponding interrupt before masking with the DCMI_IER
Page 1171: Bit 4 LINE_RIS: Line raw interrupt status
Page 1171: Bit 3 VSYNC_RIS: DCMI_VSYNC raw interrupt status
Page 1171: Bit 2 ERR_RIS: Synchronization error raw interrupt status
Page 1171: Bit 1 OVR_RIS:Overrun raw interrupt status
Page 1171: Bit 0 FRAME_RIS: Capture complete raw interrupt status
Page 1172: 30.7.4          DCMI interrupt enable register (DCMI_IER)
Page 1172: The DCMI_IER register is used to enable interrupts. When one of the DCMI_IER bits is set,
Page 1172: the corresponding interrupt is enabled. This register is accessible in both read and write.
Page 1172: Bit 4 LINE_IE: Line interrupt enable
Page 1172: 0: No interrupt generation when the line is received
Page 1172: 1: An Interrupt is generated when a line has been completely received
Page 1172: Bit 3 VSYNC_IE: DCMI_VSYNC interrupt enable
Page 1172: 0: No interrupt generation
Page 1172: 1: An interrupt is generated on each DCMI_VSYNC transition from the inactive to
Page 1172: Bit 2 ERR_IE: Synchronization error interrupt enable
Page 1172: 0: No interrupt generation
Page 1172: 1: An interrupt is generated if the embedded synchronization codes are not
Page 1172: Bit 1 OVR_IE: Overrun interrupt enable
Page 1172: 0: No interrupt generation
Page 1172: 1: An interrupt is generated if the DMA was not able to transfer the last data
Page 1172: Bit 0 FRAME_IE: Capture complete interrupt enable
Page 1172: 0: No interrupt generation
Page 1172: 1: An interrupt is generated at the end of each received frame/crop window (in
Page 1173: 30.7.5          DCMI masked interrupt status register (DCMI_MIS)
Page 1173: status value (depending on the value in DCMI_IER) of the corresponding interrupt. A bit in
Page 1173: Bit 4 LINE_MIS: Line masked interrupt status
Page 1173: This bit gives the status of the masked line interrupt
Page 1173: 0: No interrupt generation when the line is received
Page 1173: 1: An Interrupt is generated when a line has been completely received and the
Page 1173: Bit 3 VSYNC_MIS: VSYNC masked interrupt status
Page 1173: This bit gives the status of the masked VSYNC interrupt
Page 1173: 0: No interrupt is generated on DCMI_VSYNC transitions
Page 1173: 1: An interrupt is generated on each DCMI_VSYNC transition from the inactive
Page 1173: Bit 2 ERR_MIS: Synchronization error masked interrupt status
Page 1173: This bit gives the status of the masked synchronization error interrupt
Page 1173: 0: No interrupt is generated on a synchronization error
Page 1173: 1: An interrupt is generated if the embedded synchronization codes are not
Page 1173: Bit 1 OVR_MIS: Overrun masked interrupt status
Page 1173: This bit gives the status of the masked overflow interrupt
Page 1173: 0: No interrupt is generated on overrun
Page 1173: 1: An interrupt is generated if the DMA was not able to transfer the last data
Page 1173: Bit 0 FRAME_MIS: Capture complete masked interrupt status
Page 1173: This bit gives the status of the masked capture complete interrupt
Page 1173: 0: No interrupt is generated after a complete capture
Page 1173: 1: An interrupt is generated at the end of each received frame/crop window (in
Page 1174: 30.7.6          DCMI interrupt clear register (DCMI_ICR)
Page 1174: Bit 4 LINE_ISC: line interrupt status clear
Page 1174: Bit 3 VSYNC_ISC: Vertical Synchronization interrupt status clear
Page 1174: Bit 2 ERR_ISC: Synchronization error interrupt status clear
Page 1174: Bit 1 OVR_ISC: Overrun interrupt status clear
Page 1174: Bit 0 FRAME_ISC: Capture complete interrupt status clear
Page 1180: •    Up to 4 programmable interrupt events
Page 1181: ltdc_li_it                   Digital output           LCD-TFT line interrupt trigger for MDMA
Page 1182: ltdc_it             Digital output     LCD-TFT global interrupt request
Page 1182: ltdc_err_it           Digital output     LCD-TFT global error interrupt request
Page 1182: This domain contains the global configuration registers and the interrupt register.
Page 1186: A register reload interrupt can be generated if enabled in the LTDC_IER register.
Page 1186: Interrupt generation event
Page 1186: Refer to Section 31.5: LTDC interrupts for interrupt configuration.
Page 1189: •    If it is set to less bytes than required, a FIFO underrun interrupt is generated if it has
Page 1191: 31.5     LTDC interrupts
Page 1191: The LTDC provides four maskable interrupts logically ORed to two interrupt vectors.
Page 1191: The interrupt sources can be enabled or disabled separately through the LTDC_IER
Page 1191: register. Setting the appropriate mask bit to 1 enables the corresponding interrupt.
Page 1191: The two interrupts are generated on the following events:
Page 1191: •      Line interrupt: generated when a programmed line is reached. The line interrupt
Page 1191: •      Register reload interrupt: generated when the shadow registers reload was performed
Page 1191: •      FIFO underrun interrupt: generated when a pixel is requested from an empty layer
Page 1191: •      Transfer error interrupt: generated when an AXI bus error occurs during data transfer
Page 1191: Those interrupts events are connected to the NVIC controller as described in Figure 244.
Page 1191: Figure 244. Interrupt events
Page 1191: LTDC global interrupt
Page 1191: LTDC global error interrupt
Page 1191: Table 264. LTDC interrupt requests
Page 1191: Interrupt event                  Event flag                 Enable control bit
Page 1192: •   Configure the needed interrupts in the LTDC_IER and LTDC_LIPCR register.
Page 1198: 31.7.8           LTDC interrupt enable register (LTDC_IER)
Page 1198: This register determines which status flags generate an interrupt request by setting the
Page 1198: Bit 3 RRIE: register reload interrupt enable
Page 1198: 0: register reload interrupt disable
Page 1198: 1: register reload interrupt enable
Page 1198: Bit 2 TERRIE: transfer error interrupt enable
Page 1198: 0: transfer error interrupt disable
Page 1198: 1: transfer error interrupt enable
Page 1198: Bit 1 FUIE: FIFO underrun interrupt enable
Page 1198: 0: FIFO underrun interrupt disable
Page 1198: 1: FIFO underrun Interrupt enable
Page 1198: Bit 0 LIE: line interrupt enable
Page 1198: 0: line interrupt disable
Page 1198: 1: line interrupt enable
Page 1199: 31.7.9          LTDC interrupt status register (LTDC_ISR)
Page 1199: This register returns the interrupt status flag.
Page 1199: Bit 3 RRIF: register reload interrupt flag
Page 1199: 0: no register reload interrupt generated
Page 1199: 1: register reload interrupt generated when a vertical blanking reload occurs (and the first line
Page 1199: Bit 2 TERRIF: transfer error interrupt flag
Page 1199: 0: no transfer error interrupt generated
Page 1199: 1: transfer error interrupt generated when a bus error occurs
Page 1199: Bit 1 FUIF: FIFO underrun interrupt flag
Page 1199: 0: no FIFO underrun interrupt generated.
Page 1199: 1: FIFO underrun interrupt generated, if one of the layer FIFOs is empty and pixel data is
Page 1199: Bit 0 LIF: line interrupt flag
Page 1199: 0: no line interrupt generated
Page 1199: 1: line interrupt generated when a programmed line is reached
Page 1199: 31.7.10         LTDC Interrupt Clear Register (LTDC_ICR)
Page 1200: Bit 3 CRRIF: clears register reload interrupt flag
Page 1200: Bit 2 CTERRIF: clears the transfer error interrupt flag
Page 1200: Bit 1 CFUIF: clears the FIFO underrun interrupt flag
Page 1200: Bit 0 CLIF: clears the line interrupt flag
Page 1200: 31.7.11          LTDC line interrupt position configuration register (LTDC_LIPCR)
Page 1200: This register defines the position of the line interrupt. The line value to be programmed
Page 1200: Bits 10:0 LIPOS[10:0]: line interrupt position
Page 1200: These bits configure the line interrupt position.
Page 1210: every layer. If it is configured to less bytes than required, a FIFO underrun interrupt will be
Page 1216: jpeg_it                      Digital output              JPEG global interrupt
Page 1217: •    interrupts
Page 1217: Interrupt or MDMA trigger generation for input FIFO
Page 1217: Input FIFO can be managed using interrupts or MDMA triggers through two flags according
Page 1217: The interrupt or MDMA trigger generation is independent of the START bit of the
Page 1217: interrupt request / MDMA trigger may be pending. The FIFO can be flushed by setting the
Page 1217: •    The interrupts for the input FIFO must be disabled to prevent unwanted interrupt
Page 1218: JPEG_SR register is set. An interrupt is generated if the EHPIE (end of header parsing
Page 1218: interrupt enable) bit of the JPEG_CR register is set.
Page 1218: Interrupt or MDMA trigger generation for output FIFO
Page 1218: The output FIFO can be managed using interrupts or MDMA triggers through two flags
Page 1218: •    The interrupts for the output FIFO must be disabled to prevent unwanted interrupt
Page 1219: •    interrupts
Page 1219: Interrupt or MDMA trigger generation for input FIFO
Page 1219: Input FIFO can be managed using interrupts or MDMA triggers through two flags according
Page 1219: The interrupt or MDMA trigger generation is independent of the START bit of the
Page 1219: interrupt request / MDMA trigger may be pending. The FIFO can be flushed by setting the
Page 1219: •    The interrupts for the input FIFO must be disabled to prevent unwanted interrupt
Page 1219: Interrupt or MDMA trigger generation for output FIFO
Page 1219: Output FIFO can be managed using interrupts or MDMA triggers through two flags
Page 1220: •    The interrupts for the output FIFO must be disabled to prevent unwanted interrupt
Page 1220: 32.4        JPEG codec interrupts
Page 1220: An interrupt can be produced on the following events:
Page 1220: Separate interrupt enable bits are available for flexibility.
Page 1220: Table 267. JPEG codec interrupt requests
Page 1220: Interrupt event                    Event flag             Enable Control bit
Page 1224: Bit 6 HPDIE: Header parsing done interrupt enable
Page 1224: This bit enables interrupt generation upon the completion of the header parsing operation.
Page 1225: Bit 5 EOCIE: End of conversion interrupt enable
Page 1225: This bit enables interrupt generation at the end of conversion.
Page 1225: Bit 4 OFNEIE: Output FIFO not empty interrupt enable
Page 1225: This bit enables interrupt generation when the output FIFO is not empty.
Page 1225: Bit 3 OFTIE: Output FIFO threshold interrupt enable
Page 1225: This bit enables interrupt generation when the output FIFO reaches a threshold.
Page 1225: Bit 2 IFNFIE: Input FIFO not full interrupt enable
Page 1225: This bit enables interrupt generation when the input FIFO is not empty.
Page 1225: Bit 1 IFTIE: Input FIFO threshold interrupt enable
Page 1225: This bit enables interrupt generation when the input FIFO reaches a threshold.
Page 1231: rng_it                       Digital output               RNG global interrupt request
Page 1233: Note:    When interrupts are enabled an interrupt is generated when this data ready flag transitions
Page 1233: from “0” to “1”. Interrupt is then cleared automatically by the RNG as explained above.
Page 1234: Note:       An interrupt can be generated when an error is detected.
Page 1235: To run the RNG using interrupts the following steps are recommended:
Page 1235: 1.   Enable the interrupts by setting the IE bit in the RNG_CR register. At the same time
Page 1235: 2.   An interrupt is now generated when a random number is ready or when an error
Page 1235: occurs. Therefore at each interrupt, check that:
Page 1237: the CEIS bit interrupt flag. As soon as the RNG clock operates correctly, the CECS bit will
Page 1238: 33.5        RNG interrupts
Page 1238: In the RNG an interrupt can be produced on the following events:
Page 1238: Dedicated interrupt enable control bits are available as shown in Table 270
Page 1238: Table 270. RNG interrupt requests
Page 1238: Interrupt event                        Event flag          Enable control bit
Page 1238: The user can enable or disable the above interrupt sources individually by changing the
Page 1238: mask bits or the general interrupt control bit IE in the RNG_CR register. The status of the
Page 1238: individual interrupt sources can be read from the RNG_SR register.
Page 1238: Note:       Interrupts are generated only when RNG is enabled.
Page 1240: Bit 3 IE: Interrupt Enable
Page 1240: 0: RNG Interrupt is disabled
Page 1240: 1: RNG Interrupt is enabled. An interrupt is pending as soon as DRDY=’1’, SEIS=’1’ or
Page 1241: Bit 6 SEIS: Seed error interrupt status
Page 1241: An interrupt is pending if IE = ‘1’ in the RNG_CR register.
Page 1241: Bit 5 CEIS: Clock error interrupt status
Page 1241: An interrupt is pending if IE = ‘1’ in the RNG_CR register.
Page 1241: If IE=’1’ in the RNG_CR register, an interrupt is generated when DRDY=’1’.
Page 1247: cryp_it         digital output   Cryptographic processor global interrupt request
Page 1256: Appending data using the CPU in interrupt mode
Page 1256: 1.   Enable the interrupts by setting the INIM and OUTIM bits in the CRYP_IMSCR register.
Page 1256: 3.   In the interrupt service routine that manages the input data:
Page 1256: c)   In all cases, after the last word of data has been written, disable the interrupt by
Page 1256: clearing the INIM interrupt mask.
Page 1256: 4.   In the interrupt service routine that manages the input data:
Page 1257: FIFOs are empty (IFEM=1 and OFNE=0). You can disable the interrupt by clearing
Page 1257: CRYP DMA interface. The DMA should be configured to set an interrupt on transfer
Page 1257: processor. The DMA interrupt indicates that the processing is complete. Both FIFOs
Page 1265: Before interrupting the current message, the user application must respect the following
Page 1265: interrupt the cryptographic processing without waiting for the IN FIFO to be empty. In
Page 1270: Before interrupting the current message, the user application must respect the following
Page 1274: Like for the CBC mode, it is possible to interrupt a message to send a higher priority
Page 1274: message, and resume the message which was interrupted. Detailed CBC sequence can be
Page 1279: Before interrupting the current message in header or payload phase, the user application
Page 1280: interrupted.
Page 1286: Before interrupting the current message in payload phase, the user application must respect
Page 1295: 34.4      CRYP interrupts
Page 1295: There are two individual maskable interrupt sources generated by the cryptographic
Page 1295: These two sources are combined into a single interrupt signal which is the only interrupt
Page 1295: signal from the CRYP peripheral that drives the NVIC (nested vectored interrupt controller).
Page 1295: The interrupt logic is summarized on Figure 275.
Page 1295: Figure 275. CRYP interrupt mapping diagram
Page 1295: (IP global interrupt
Page 1295: You can enable or disable CRYP interrupt sources individually by changing the mask bits in
Page 1295: the CRYP_IMSCR register. Setting the appropriate mask bit to 1 enables the interrupt.
Page 1295: The status of the individual maskable interrupt sources can be read either from the
Page 1295: CRYP_RISR register, for raw interrupt status, or from the CRYP_MISR register for masked
Page 1295: interrupt status. The status of the individual source of event flags can be read from the
Page 1296: Table 283. CRYP interrupt requests
Page 1296: Interrupt event      Event flag (interrupt status)   Enable control bit   Event flag (source)
Page 1296: Output FIFO service interrupt - OUTMIS
Page 1296: The output FIFO service interrupt is asserted when there is one or more (32-bit word) data
Page 1296: items in the output FIFO. This interrupt is cleared by reading data from the output FIFO until
Page 1296: there is no valid (32-bit) word left (that is when the interrupt follows the state of the output
Page 1296: The output FIFO service interrupt OUTMIS is NOT enabled with the CRYP enable bit.
Page 1296: Input FIFO service interrupt - INMIS
Page 1296: The input FIFO service interrupt is asserted when there are less than four words in the input
Page 1296: The input FIFO service interrupt INMIS is enabled with the CRYP enable bit. Consequently,
Page 1302: 34.6.6          CRYP interrupt mask set/clear register (CRYP_IMSCR)
Page 1302: The CRYP_IMSCR register is the interrupt mask set or clear register. It is a read/write
Page 1302: mask applied to the relevant interrupt. Writing 1 to the particular bit sets the mask, thus
Page 1302: enabling the interrupt to be read. Writing 0 to this bit clears the corresponding mask. All the
Page 1303: Bit 1 OUTIM: Output FIFO service interrupt mask
Page 1303: 0: Output FIFO service interrupt is masked
Page 1303: 1: Output FIFO service interrupt is not masked
Page 1303: Bit 0 INIM: Input FIFO service interrupt mask
Page 1303: 0: Input FIFO service interrupt is masked
Page 1303: 1: Input FIFO service interrupt is not masked
Page 1303: 34.6.7          CRYP raw interrupt status register (CRYP_RISR)
Page 1303: The CRYP_RISR register is the raw interrupt status register. It is a read-only register. When
Page 1303: interrupt, i.e. the interrupt information without taking CRYP_IMSCR mask into account.
Page 1303: Bit 1 OUTRIS: Output FIFO service raw interrupt status
Page 1303: This bit gives the output FIFO interrupt information without taking CRYP_IMSCR
Page 1303: 0: Raw interrupt not pending
Page 1303: 1: Raw interrupt pending
Page 1303: Bit 0 INRIS: Input FIFO service raw interrupt status
Page 1303: This bit gives the input FIFO interrupt information without taking CRYP_IMSCR
Page 1303: 0: Raw interrupt not pending
Page 1303: 1: Raw interrupt pending
Page 1303: 34.6.8          CRYP masked interrupt status register (CRYP_MISR)
Page 1303: The CRYP_MISR register is the masked interrupt status register. It is a read-only register.
Page 1303: corresponding interrupt, i.e. the interrupt information taking CRYP_IMSCR mask into
Page 1304: Bit 1 OUTMIS: Output FIFO service masked interrupt status
Page 1304: This bit gives the output FIFO interrupt information without taking into account
Page 1304: 0: Interrupt not pending
Page 1304: 1: Interrupt pending
Page 1304: Bit 0 INMIS: Input FIFO service masked interrupt status
Page 1304: This bit gives the input FIFO interrupt information without taking into account the
Page 1304: 0: Interrupt not pending
Page 1304: 1: Interrupt pending when CRYPEN= 1
Page 1314: •    Interruptible message digest computation, on a per-32-bit word basis
Page 1315: hash_it                               digital output         Hash processor global interrupt request
Page 1323: It is possible to interrupt a hash/HMAC operation to perform another processing with a
Page 1323: higher priority. The interrupted process completes later when the higher-priority task has
Page 1323: To do so, the context of the interrupted task must be saved from the HASH registers to
Page 1324: Before interrupting the current message digest calculation, the application must store
Page 1324: To resume processing the interrupted message, the application must respect the
Page 1324: d)   Restart the processing from the point where it has been interrupted.
Page 1324: then wait until the hash processor is ready before interrupting the current message digest
Page 1324: Before interrupting the current message digest calculation using DMA, the application
Page 1324: To resume processing the interrupted message using DMA, the application must
Page 1324: message up to the end if it is not interrupted again.
Page 1324: b)   Restart the processing from the point where it was interrupted by setting the
Page 1325: Note:     No interrupt is associated to DMAS bit.
Page 1325: 35.4      HASH interrupts
Page 1325: Two individual maskable interrupt sources are generated by the hash processor to signal
Page 1325: Both interrupt sources are connected to the same global interrupt request signal, as shown
Page 1325: Figure 279. HASH interrupt mapping diagram
Page 1325: (IP global interrupt
Page 1326: The above interrupt sources can be enabled or disabled individually by changing the mask
Page 1326: bits in the HASH_IMR register. Setting the appropriate mask bit to 1 enables the interrupt.
Page 1326: The status of the individual interrupt events can be read from the HASH_SR register.
Page 1326: Table 289. HASH interrupt requests
Page 1326: Interrupt event                               Event flag           Enable control bit
Page 1335: 35.6.5          HASH interrupt enable register (HASH_IMR)
Page 1335: Bit 1 DCIE: Digest calculation completion interrupt enable
Page 1335: 0: Digest calculation completion interrupt disabled
Page 1335: 1: Digest calculation completion interrupt enabled.
Page 1335: Bit 0 DINIE: Data input interrupt enable
Page 1335: 0: Data input interrupt disabled
Page 1335: 1: Data input interrupt enabled
Page 1336: and cleared when DMAE=0 and no DMA transfer is ongoing. No interrupt is
Page 1336: Bit 1 DCIS: Digest calculation completion interrupt status
Page 1336: An interrupt is generated if the DCIE bit is set in the HASH_IMR register.
Page 1336: Bit 0 DINIS: Data input interrupt status
Page 1336: 1: A new block can be entered into the input buffer. An interrupt is generated if
Page 1340: •   7 interrupt vectors, each one with up to 14 sources
Page 1341: •    Interrupt requests to the CPU
Page 1344: hrtim_mst_it[7:1]                   Interrupt requests
Page 1347: Interrupt / DMA request
Page 1351: A common software practice is to have an interrupt generated when the period value is
Page 1351: begins. The main purpose of the repetition counter is to adjust the period interrupt rate and
Page 1351: off-load the CPU by decoupling the switching frequency and the interrupt frequency.
Page 1351: decreased. When it reaches zero, a REP interrupt or a DMA request is issued if enabled
Page 1351: If the HRTIM_REPxR register is set to 0, an interrupt is generated for each and every
Page 1351: period. For any value above 0, a REP interrupt is generated after (HRTIM_REPxR + 1)
Page 1354: case, the concurrent trigger requests are ORed. The capture can generate an interrupt or a
Page 1355: of software computation and interrupt servicing.
Page 1364: Compare 4                                        Interrupt / DMA request
Page 1364: •        It has a limited set of interrupt / DMA requests: Compare 1..4, repetition, register
Page 1376: An interrupt or a DMA request can be generated in response to a Delayed Idle mode entry.
Page 1381: The timer operation is not interrupted (the counter continues to run).
Page 1382: - Output set/reset interrupt or DMA requests
Page 1383: An interrupt or a DMA request can be generated by the master update event.
Page 1384: An interrupt or a DMA request can be generated by the Timx update event.
Page 1392: •     Output set/reset interrupt or DMA requests
Page 1393: aligned with timing unit counting period (a pulse on the output may be interrupted,
Page 1393: interrupted, resulting in a waveform with a modified duty cycle, for instance.
Page 1397: A burst period interrupt is generated in single-shot and continuous modes when BMPERIE
Page 1397: enable bit is set in the HRTIM_IER register. This interrupt can be used to synchronize the
Page 1404: •      SETxy and RSTxy status flags, together with the corresponding interrupts and DMA
Page 1405: Interrupts and DMA requests
Page 1408: enabled (MCEN or TxCEN bit set). A synchronization request triggers a SYNC interrupt.
Page 1413: 36.3.20   HRTIM Interrupts
Page 1413: 7 interrupts can be generated by the master timer:
Page 1413: 14 interrupts can be generated by each timing unit:
Page 1413: 8 global interrupts are generated for the whole HRTIM:
Page 1413: The interrupt requests are grouped in 7 vectors as follows:
Page 1413: •   hrtim_mst_it: Master timer interrupts (Master Update, Sync Input, Repetition,
Page 1413: MCMP1..4) and global interrupt except faults (Burst mode period)
Page 1413: •   hrtim_tima_it: TIMA interrupts
Page 1413: •   hrtim_timb_it: TIMB interrupts
Page 1413: •   hrtim_timc_it: TIMC interrupts
Page 1413: •   hrtim_timd_it: TIMD interrupts
Page 1413: •   hrtim_time_it: TIME interrupts
Page 1413: •   hrtim_fault_it: Dedicated vector all fault interrupts to allow high-priority interrupt
Page 1413: Table 314 is a summary of the interrupt requests, their mapping and associated control, and
Page 1414: Table 314. HRTIM interrupt summary
Page 1414: Interrupt                                                                 Enable control   Flag clearing
Page 1414: Interrupt event                Event flag
Page 1415: Most of the events able to generate an interrupt can also generate a DMA request, even
Page 1417: To re-initialize the burst DMA mode if it was interrupted during a transaction, it is necessary
Page 1429: 36.5.2          HRTIM Master Timer Interrupt Status Register (HRTIM_MISR)
Page 1429: Bit 6 MUPD: Master Update Interrupt Flag
Page 1429: 0: No Master Update interrupt occurred
Page 1429: 1: Master Update interrupt occurred
Page 1429: Bit 5 SYNC: Sync Input Interrupt Flag
Page 1429: 0: No Sync input interrupt occurred
Page 1429: 1: Sync input interrupt occurred
Page 1429: Bit 4 MREP: Master Repetition Interrupt Flag
Page 1429: 0: No Master Repetition interrupt occurred
Page 1429: 1: Master Repetition interrupt occurred
Page 1429: Bit 3 MCMP4: Master Compare 4 Interrupt Flag
Page 1429: Bit 2 MCMP3: Master Compare 3 Interrupt Flag
Page 1429: Bit 1 MCMP2: Master Compare 2 Interrupt Flag
Page 1429: Bit 0 MCMP1: Master Compare 1 Interrupt Flag
Page 1429: 0: No Master Compare 1 interrupt occurred
Page 1429: 1: Master Compare 1 interrupt occurred
Page 1430: 36.5.3          HRTIM Master Timer Interrupt Clear Register (HRTIM_MICR)
Page 1430: Bit 6 MUPDC: Master update Interrupt flag clear
Page 1430: Bit 5 SYNCC: Sync Input Interrupt flag clear
Page 1430: Bit 4 MREPC: Repetition Interrupt flag clear
Page 1430: Bit 3 MCMP4C: Master Compare 4 Interrupt flag clear
Page 1430: Bit 2 MCMP3C: Master Compare 3 Interrupt flag clear
Page 1430: Bit 1 MCMP2C: Master Compare 2 Interrupt flag clear
Page 1430: Bit 0 MCMP1C: Master Compare 1 Interrupt flag clear
Page 1431: 36.5.4           HRTIM Master Timer DMA / Interrupt Enable Register
Page 1431: Bit 6 MUPDIE: Master Update Interrupt Enable
Page 1431: This bit is set and cleared by software to enable/disable the Master timer registers update interrupts
Page 1431: 0: Master update interrupts disabled
Page 1431: 1: Master update interrupts enabled
Page 1432: Bit 5 SYNCIE: Sync Input Interrupt Enable
Page 1432: This bit is set and cleared by software to enable/disable the Sync input interrupts
Page 1432: 0: Sync input interrupts disabled
Page 1432: 1: Sync input interrupts enabled
Page 1432: Bit 4 MREPIE: Master Repetition Interrupt Enable
Page 1432: This bit is set and cleared by software to enable/disable the Master timer repetition interrupts
Page 1432: 0: Master repetition interrupt disabled
Page 1432: 1: Master repetition interrupt enabled
Page 1432: Bit 3 MCMP4IE: Master Compare 4 Interrupt Enable
Page 1432: Bit 2 MCMP3IE: Master Compare 3 Interrupt Enable
Page 1432: Bit 1 MCMP2IE: MAster Compare 2 Interrupt Enable
Page 1432: Bit 0 MCMP1IE: Master Compare 1 Interrupt Enable
Page 1432: This bit is set and cleared by software to enable/disable the Master timer Compare 1 interrupt
Page 1432: 0: Compare 1 interrupt disabled
Page 1432: 1: Compare 1 interrupt enabled
Page 1441: 36.5.13          HRTIM Timerx Interrupt Status Register (HRTIM_TIMxISR)
Page 1442: Bit 13 RST: Reset and/or roll-over Interrupt Flag
Page 1442: 0: No TIMx counter reset/roll-over interrupt occurred
Page 1442: 1: TIMX counter reset/roll-over interrupt occurred
Page 1442: Bit 12 RSTx2: Output 2 Reset Interrupt Flag
Page 1442: Bit 11 SETx2: Output 2 Set Interrupt Flag
Page 1442: Bit 10 RSTx1: Output 1 Reset Interrupt Flag
Page 1442: 0: No Tx1 output reset interrupt occurred
Page 1442: 1: Tx1 output reset interrupt occurred
Page 1442: Bit 9 SETx1: Output 1 Set Interrupt Flag
Page 1442: 0: No Tx1 output set interrupt occurred
Page 1442: 1: Tx1 output set interrupt occurred
Page 1442: Bit 8 CPT2: Capture2 Interrupt Flag
Page 1442: Bit 7 CPT1: Capture1 Interrupt Flag
Page 1442: 0: No timer x Capture 1 reset interrupt occurred
Page 1442: 1: Timer x output 1 reset interrupt occurred
Page 1442: Bit 6 UPD: Update Interrupt Flag
Page 1442: 0: No timer x update interrupt occurred
Page 1442: 1: Timer x update interrupt occurred
Page 1442: Bit 4 REP: Repetition Interrupt Flag
Page 1442: 0: No timer x repetition interrupt occurred
Page 1442: 1: Timer x repetition interrupt occurred
Page 1442: Bit 3 CMP4: Compare 4 Interrupt Flag
Page 1442: Bit 2 CMP3: Compare 3 Interrupt Flag
Page 1442: Bit 1 CMP2: Compare 2 Interrupt Flag
Page 1442: Bit 0 CMP1: Compare 1 Interrupt Flag
Page 1442: 0: No Compare 1 interrupt occurred
Page 1442: 1: Compare 1 interrupt occurred
Page 1443: 36.5.14          HRTIM Timerx Interrupt Clear Register (HRTIM_TIMxICR)
Page 1443: Bit 13 RSTC: Reset Interrupt flag Clear
Page 1443: Bit 8 CPT2C: Capture2 Interrupt flag Clear
Page 1443: Bit 7 CPT1C: Capture1 Interrupt flag Clear
Page 1443: Bit 6 UPDC: Update Interrupt flag Clear
Page 1443: Bit 4 REPC: Repetition Interrupt flag Clear
Page 1443: Bit 3 CMP4C: Compare 4 Interrupt flag Clear
Page 1443: Bit 2 CMP3C: Compare 3 Interrupt flag Clear
Page 1443: Bit 1 CMP2C: Compare 2 Interrupt flag Clear
Page 1443: Bit 0 CMP1C: Compare 1 Interrupt flag Clear
Page 1444: 36.5.15          HRTIM Timerx DMA / Interrupt Enable Register
Page 1445: Bit 14 DLYPRTIE: Delayed Protection Interrupt Enable
Page 1445: This bit is set and cleared by software to enable/disable interrupts on delayed protection.
Page 1445: 0: Delayed protection interrupts disabled
Page 1445: 1: Delayed protection interrupts enabled
Page 1445: Bit 13 RSTIE: Reset/roll-over Interrupt Enable
Page 1445: This bit is set and cleared by software to enable/disable interrupts on timer x counter reset or roll-
Page 1445: 0: Timer x counter reset/roll-over interrupt disabled
Page 1445: 1: Timer x counter reset/roll-over interrupt enabled
Page 1445: Bit 12 RSTx2IE: Output 2 Reset Interrupt Enable
Page 1445: Bit 11 SETx2IE: Output 2 Set Interrupt Enable
Page 1445: Bit 10 RSTx1IE: Output 1 Reset Interrupt Enable
Page 1445: This bit is set and cleared by software to enable/disable Tx1 output reset interrupts.
Page 1445: 0: Tx1 output reset interrupts disabled
Page 1445: 1: Tx1 output reset interrupts enabled
Page 1445: Bit 9 SETx1IE: Output 1 Set Interrupt Enable
Page 1445: This bit is set and cleared by software to enable/disable Tx1 output set interrupts.
Page 1445: 0: Tx1 output set interrupts disabled
Page 1445: 1: Tx1 output set interrupts enabled
Page 1445: Bit 8 CPT2IE: Capture Interrupt Enable
Page 1445: Bit 7 CPT1IE: Capture Interrupt Enable
Page 1445: This bit is set and cleared by software to enable/disable Capture 1 interrupts.
Page 1445: 0: Capture 1 interrupts disabled
Page 1445: 1: Capture 1 interrupts enabled
Page 1446: Bit 6 UPDIE: Update Interrupt Enable
Page 1446: This bit is set and cleared by software to enable/disable update event interrupts.
Page 1446: 0: Update interrupts disabled
Page 1446: 1: Update interrupts enabled
Page 1446: Bit 4 REPIE: Repetition Interrupt Enable
Page 1446: This bit is set and cleared by software to enable/disable repetition event interrupts.
Page 1446: 0: Repetition interrupts disabled
Page 1446: 1: Repetition interrupts enabled
Page 1446: Bit 3 CMP4IE: Compare 4 Interrupt Enable
Page 1446: Bit 2 CMP3IE: Compare 3 Interrupt Enable
Page 1446: Bit 1 CMP2IE: Compare 2 Interrupt Enable
Page 1446: Bit 0 CMP1IE: Compare 1 Interrupt Enable
Page 1446: This bit is set and cleared by software to enable/disable the Compare 1 interrupts.
Page 1446: 0: Compare 1 interrupt disabled
Page 1446: 1: Compare 1 interrupt enabled
Page 1477: 36.5.41          HRTIM Interrupt Status Register (HRTIM_ISR)
Page 1477: Bit 17 BMPER: Burst mode Period Interrupt Flag
Page 1477: 0: No Burst mode period interrupt occurred
Page 1477: 1: Burst mode period interrupt occurred
Page 1477: Bit 5 SYSFLT: System Fault Interrupt Flag
Page 1477: Bit 4 FLT5: Fault 5 Interrupt Flag
Page 1477: Bit 3 FLT4: Fault 4 Interrupt Flag
Page 1477: Bit 2 FLT3: Fault 3 Interrupt Flag
Page 1477: Bit 1 FLT2: Fault 2 Interrupt Flag
Page 1477: Bit 0 FLT1: Fault 1 Interrupt Flag
Page 1477: 0: No Fault 1 interrupt occurred
Page 1477: 1: Fault 1 interrupt occurred
Page 1478: 36.5.42         HRTIM Interrupt Clear Register (HRTIM_ICR)
Page 1478: Bit 5 SYSFLTC: System Fault Interrupt Flag Clear
Page 1478: Bit 4 FLT5C: Fault 5 Interrupt Flag Clear
Page 1478: Bit 3 FLT4C: Fault 4 Interrupt Flag Clear
Page 1478: Bit 2 FLT3C: Fault 3 Interrupt Flag Clear
Page 1478: Bit 1 FLT2C: Fault 2 Interrupt Flag Clear
Page 1478: Bit 0 FLT1C: Fault 1 Interrupt Flag Clear
Page 1479: 36.5.43        HRTIM Interrupt Enable Register (HRTIM_IER)
Page 1479: Bit 17 BMPERIE: Burst mode period Interrupt Enable
Page 1479: This bit is set and cleared by software to enable/disable the Burst mode period interrupt.
Page 1479: 0: Burst mode period interrupt disabled
Page 1479: 1: Burst mode period interrupt enabled
Page 1479: Bit 5 SYSFLTIE: System Fault Interrupt Enable
Page 1479: Bit 4 FLT5IE: Fault 5 Interrupt Enable
Page 1479: Bit 3 FLT4IE: Fault 4 Interrupt Enable
Page 1479: Bit 2 FLT3IE: Fault 3 Interrupt Enable
Page 1479: Bit 1 FLT2IE: Fault 2 Interrupt Enable
Page 1479: Bit 0 FLT1IE: Fault 1 Interrupt Enable
Page 1479: This bit is set and cleared by software to enable/disable the Fault 1 interrupt.
Page 1479: 0: Fault 1 interrupt disabled
Page 1479: 1: Fault 1 interrupt enabled
Page 1514: •   Interrupt/DMA generation on the following events:
Page 1515: Interrupt & DMA output
Page 1518: setting the UIF flag (thus no interrupt or DMA request is sent). This is to avoid generating
Page 1518: both update and capture interrupts when clearing the counter on the capture event.
Page 1519: Update interrupt flag
Page 1519: Update interrupt flag
Page 1520: Update interrupt flag
Page 1520: Update interrupt flag
Page 1521: Update interrupt flag (UIF)
Page 1521: Update interrupt flag
Page 1522: UG bit generates an update event UEV but without setting the UIF flag (thus no interrupt or
Page 1522: DMA request is sent). This is to avoid generating both update and capture interrupts when
Page 1523: Update interrupt flag
Page 1523: Update interrupt flag
Page 1524: Update interrupt flag
Page 1524: Update interrupt flag
Page 1525: Update interrupt flag
Page 1525: '00'. The Output compare interrupt flag of channels configured in output is set when: the
Page 1525: UG bit generates an UEV update event but without setting the UIF flag (thus no interrupt or
Page 1526: DMA request is sent). This is to avoid generating both update and capture interrupts when
Page 1526: Update interrupt flag (UIF)
Page 1527: Update interrupt flag
Page 1527: Update interrupt flag
Page 1528: Update interrupt flag
Page 1528: Update interrupt flag
Page 1529: Update interrupt flag
Page 1530: UEV    Update event: Preload registers transferred to active registers and update interrupt generated
Page 1538: capture occurs, the corresponding CCXIF flag (TIMx_SR register) is set and an interrupt or
Page 1539: 7.   If needed, enable the related interrupt request by setting the CC1IE bit in the
Page 1539: •    CC1IF flag is set (interrupt flag). CC1OF is also set if at least two consecutive captures
Page 1539: •    An interrupt is generated depending on the CC1IE bit.
Page 1539: Note:    IC interrupt and/or DMA requests can be generated by software by setting the
Page 1541: performed and allows the flag to be set. Interrupt and DMA requests can be sent
Page 1541: •    Sets a flag in the interrupt status register (CCxIF bit in the TIMx_SR register).
Page 1541: •    Generates an interrupt if the corresponding interrupt mask is set (CCXIE bit in the
Page 1541: 3.   Set the CCxIE bit if an interrupt request is to be generated.
Page 1542: Interrupt generated if enabled
Page 1553: interrupt is generated if the BIE bit in the TIMx_DIER register is set. A DMA request
Page 1558: generate an interrupt (if the COMIE bit is set in the TIMx_DIER register) or a DMA request
Page 1562: indicate the mechanical zero position, may be connected to an external interrupt input and
Page 1563: interrupt flag (UIF) into the timer counter register’s bit 31 (TIMxCNT[31]). This allows both
Page 1563: and an interrupt (update interrupt).
Page 1563: Interrupt Flag UIF into the timer counter register’s bit 31 (TIMxCNT[31]). This allows both
Page 1563: (counter reading) and an interrupt (Update Interrupt).
Page 1565: written after a COM event for the next step (this can be done in an interrupt subroutine
Page 1567: trigger flag is set (TIF bit in the TIMx_SR register) and an interrupt request, or a DMA
Page 1573: interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set
Page 1573: interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set
Page 1573: interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set
Page 1574: 0: Any of the following events generate an update interrupt or DMA request if enabled.
Page 1574: 1: Only counter overflow/underflow generates an update interrupt or DMA request if
Page 1579: 37.4.4           TIMx DMA/interrupt enable register (TIMx_DIER)(x = 1, 8)
Page 1580: Bit 7 BIE: Break interrupt enable
Page 1580: 0: Break interrupt disabled
Page 1580: 1: Break interrupt enabled
Page 1580: Bit 6 TIE: Trigger interrupt enable
Page 1580: 0: Trigger interrupt disabled
Page 1580: 1: Trigger interrupt enabled
Page 1580: Bit 5 COMIE: COM interrupt enable
Page 1580: 0: COM interrupt disabled
Page 1580: 1: COM interrupt enabled
Page 1580: Bit 4 CC4IE: Capture/Compare 4 interrupt enable
Page 1580: 0: CC4 interrupt disabled
Page 1580: 1: CC4 interrupt enabled
Page 1580: Bit 3 CC3IE: Capture/Compare 3 interrupt enable
Page 1580: 0: CC3 interrupt disabled
Page 1580: 1: CC3 interrupt enabled
Page 1581: Bit 2 CC2IE: Capture/Compare 2 interrupt enable
Page 1581: 0: CC2 interrupt disabled
Page 1581: 1: CC2 interrupt enabled
Page 1581: Bit 1 CC1IE: Capture/Compare 1 interrupt enable
Page 1581: 0: CC1 interrupt disabled
Page 1581: 1: CC1 interrupt enabled
Page 1581: Bit 0 UIE: Update interrupt enable
Page 1581: 0: Update interrupt disabled
Page 1581: 1: Update interrupt enabled
Page 1581: Bit 17 CC6IF: Compare 6 interrupt flag
Page 1581: Bit 16 CC5IF: Compare 5 interrupt flag
Page 1581: Bit 13 SBIF: System Break interrupt flag
Page 1581: 1: An active level has been detected on the system break input. An interrupt is generated if
Page 1582: Bit 8 B2IF: Break 2 interrupt flag
Page 1582: 1: An active level has been detected on the break 2 input. An interrupt is generated if BIE=1
Page 1582: Bit 7 BIF: Break interrupt flag
Page 1582: 1: An active level has been detected on the break input. An interrupt is generated if BIE=1 in
Page 1582: Bit 6 TIF: Trigger interrupt flag
Page 1582: 1: Trigger interrupt pending.
Page 1582: Bit 5 COMIF: COM interrupt flag
Page 1582: 1: COM interrupt pending.
Page 1582: Bit 4 CC4IF: Capture/Compare 4 interrupt flag
Page 1582: Bit 3 CC3IF: Capture/Compare 3 interrupt flag
Page 1582: Bit 2 CC2IF: Capture/Compare 2 interrupt flag
Page 1582: Bit 1 CC1IF: Capture/Compare 1 interrupt flag
Page 1583: Bit 0 UIF: Update interrupt flag
Page 1583: 1: Update interrupt pending. This bit is set by hardware when the registers are updated:
Page 1583: 1: A break 2 event is generated. MOE bit is cleared and B2IF flag is set. Related interrupt
Page 1583: 1: A break event is generated. MOE bit is cleared and BIF flag is set. Related interrupt or
Page 1583: 1: The TIF flag is set in TIMx_SR register. Related interrupt or DMA transfer can occur if
Page 1584: CC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.
Page 1584: the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the
Page 1595: update interrupt generation rate, if this interrupt is enable.
Page 1619: •   Interrupt/DMA generation on the following events:
Page 1620: Interrupt & DMA output
Page 1623: flag (thus no interrupt or DMA request is sent). This is to avoid generating both update and
Page 1623: capture interrupts when clearing the counter on the capture event.
Page 1623: Update interrupt flag
Page 1624: Update interrupt flag
Page 1624: Update interrupt flag
Page 1625: Update interrupt flag
Page 1625: Update interrupt flag
Page 1626: Update interrupt flag
Page 1626: UG bit generates an update event UEV but without setting the UIF flag (thus no interrupt or
Page 1626: DMA request is sent). This is to avoid generating both update and capture interrupts when
Page 1627: Update interrupt flag
Page 1627: Update interrupt flag
Page 1628: Update interrupt flag
Page 1628: Update interrupt flag
Page 1629: Update interrupt flag
Page 1629: '00'. The Output compare interrupt flag of channels configured in output is set when: the
Page 1629: UG bit generates an update event UEV but without setting the UIF flag (thus no interrupt or
Page 1630: DMA request is sent). This is to avoid generating both update and capture interrupt when
Page 1630: Update interrupt flag (UIF)
Page 1631: Update interrupt flag
Page 1631: Update interrupt flag
Page 1632: Update interrupt flag
Page 1632: Update interrupt flag
Page 1633: Update interrupt flag
Page 1639: capture occurs, the corresponding CCXIF flag (TIMx_SR register) is set and an interrupt or
Page 1639: 7.   If needed, enable the related interrupt request by setting the CC1IE bit in the
Page 1639: •    CC1IF flag is set (interrupt flag). CC1OF is also set if at least two consecutive captures
Page 1639: •    An interrupt is generated depending on the CC1IE bit.
Page 1639: Note:    IC interrupt and/or DMA requests can be generated by software by setting the
Page 1641: performed and allows the flag to be set. Interrupt and DMA requests can be sent
Page 1641: •    Sets a flag in the interrupt status register (CCxIF bit in the TIMx_SR register).
Page 1641: •    Generates an interrupt if the corresponding interrupt mask is set (CCXIE bit in the
Page 1641: 3.   Set the CCxIE and/or CCxDE bits if an interrupt and/or a DMA request is to be
Page 1642: Interrupt generated if enabled
Page 1652: external interrupt input and trigger a counter reset.
Page 1653: interrupt flag (UIF) into bit 31 of the timer counter register’s bit 31 (TIMxCNT[31]). This
Page 1653: and an interrupt (update interrupt).
Page 1654: trigger flag is set (TIF bit in the TIMx_SR register) and an interrupt request, or a DMA
Page 1664: interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set
Page 1664: interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set
Page 1664: interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set
Page 1665: 0: Any of the following events generate an update interrupt or DMA request if enabled.
Page 1665: 1: Only counter overflow/underflow generates an update interrupt or DMA request if
Page 1670: 38.4.4         TIMx DMA/Interrupt enable register (TIMx_DIER)(x = 2 to 5)
Page 1671: Bit 6 TIE: Trigger interrupt enable
Page 1671: 0: Trigger interrupt disabled.
Page 1671: 1: Trigger interrupt enabled.
Page 1671: Bit 4 CC4IE: Capture/Compare 4 interrupt enable
Page 1671: 0: CC4 interrupt disabled.
Page 1671: 1: CC4 interrupt enabled.
Page 1671: Bit 3 CC3IE: Capture/Compare 3 interrupt enable
Page 1671: 0: CC3 interrupt disabled.
Page 1671: 1: CC3 interrupt enabled.
Page 1671: Bit 2 CC2IE: Capture/Compare 2 interrupt enable
Page 1671: 0: CC2 interrupt disabled.
Page 1671: 1: CC2 interrupt enabled.
Page 1671: Bit 1 CC1IE: Capture/Compare 1 interrupt enable
Page 1671: 0: CC1 interrupt disabled.
Page 1671: 1: CC1 interrupt enabled.
Page 1671: Bit 0 UIE: Update interrupt enable
Page 1671: 0: Update interrupt disabled.
Page 1671: 1: Update interrupt enabled.
Page 1672: Bit 6 TIF: Trigger interrupt flag
Page 1672: 1: Trigger interrupt pending.
Page 1672: Bit 4 CC4IF: Capture/Compare 4 interrupt flag
Page 1672: Bit 3 CC3IF: Capture/Compare 3 interrupt flag
Page 1672: Bit 2 CC2IF: Capture/Compare 2 interrupt flag
Page 1672: Bit 1 CC1IF: Capture/compare 1 interrupt flag
Page 1672: Bit 0 UIF: Update interrupt flag
Page 1672: 1: Update interrupt pending. This bit is set by hardware when the registers are updated:
Page 1673: 1: The TIF flag is set in TIMx_SR register. Related interrupt or DMA transfer can occur if
Page 1673: CC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.
Page 1673: the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the
Page 1694: •   Interrupt generation on the following events:
Page 1695: Interrupt                                                                                                               MSv40930V2
Page 1695: •    Interrupt generation on the following events:
Page 1696: Interrupt & DMA output                                                                                    MSv40931V1
Page 1699: setting the UIF flag (thus no interrupt is sent). This is to avoid generating both update and
Page 1699: capture interrupts when clearing the counter on the capture event.
Page 1699: Update interrupt flag
Page 1700: Update interrupt flag
Page 1700: Update interrupt flag
Page 1701: Update interrupt flag
Page 1701: Update interrupt flag
Page 1702: Update interrupt flag
Page 1706: capture occurs, the corresponding CCXIF flag (TIMx_SR register) is set and an interrupt or
Page 1707: 7.   If needed, enable the related interrupt request by setting the CC1IE bit in the
Page 1707: •    CC1IF flag is set (interrupt flag). CC1OF is also set if at least two consecutive captures
Page 1707: •    An interrupt is generated depending on the CC1IE bit.
Page 1707: Note:    IC interrupt requests can be generated by software by setting the corresponding CCxG bit in
Page 1709: performed and allows the flag to be set. Interrupt requests can be sent accordingly. This is
Page 1709: 2.   Sets a flag in the interrupt status register (CCxIF bit in the TIMx_SR register).
Page 1709: 3.   Generates an interrupt if the corresponding interrupt mask is set (CCXIE bit in the
Page 1709: 3.   Set the CCxIE bit if an interrupt request is to be generated.
Page 1710: Interrupt generated if enabled
Page 1715: Interrupt Flag UIF into bit 31 of the timer counter register (TIMxCNT[31]). This allows to
Page 1715: and an interrupt (Update Interrupt).
Page 1716: trigger flag is set (TIF bit in the TIMx_SR register) and an interrupt request can be sent if
Page 1720: 0: Any of the following events generates an update interrupt if enabled. These events can
Page 1720: 1: Only counter overflow generates an update interrupt if enabled.
Page 1723: 39.4.4           TIM12 Interrupt enable register (TIM12_DIER)
Page 1723: Bit 6 TIE: Trigger interrupt enable
Page 1723: 0: Trigger interrupt disabled.
Page 1723: 1: Trigger interrupt enabled.
Page 1723: Bit 2 CC2IE: Capture/Compare 2 interrupt enable
Page 1723: 0: CC2 interrupt disabled.
Page 1723: 1: CC2 interrupt enabled.
Page 1723: Bit 1 CC1IE: Capture/Compare 1 interrupt enable
Page 1723: 0: CC1 interrupt disabled.
Page 1723: 1: CC1 interrupt enabled.
Page 1723: Bit 0 UIE: Update interrupt enable
Page 1723: 0: Update interrupt disabled.
Page 1723: 1: Update interrupt enabled.
Page 1724: Bit 6 TIF: Trigger interrupt flag
Page 1724: 1: Trigger interrupt pending.
Page 1724: Bit 2 CC2IF: Capture/Compare 2 interrupt flag
Page 1724: Bit 1 CC1IF: Capture/compare 1 interrupt flag
Page 1724: Bit 0 UIF: Update interrupt flag
Page 1724: 1: Update interrupt pending. This bit is set by hardware when the registers are updated:
Page 1724: 1: The TIF flag is set in the TIMx_SR register. Related interrupt can occur if enabled
Page 1725: the CC1IF flag is set, the corresponding interrupt is sent if enabled.
Page 1725: corresponding interrupt is sent if enabled. The CC1OF flag is set if the CC1IF flag was
Page 1736: This bit is set and cleared by software to select the update interrupt (UEV) sources.
Page 1736: This bit is set and cleared by software to enable/disable update interrupt (UEV) event
Page 1736: 39.5.2          TIMx Interrupt enable register (TIMx_DIER)(x = 13, 14)
Page 1736: Bit 1 CC1IE: Capture/Compare 1 interrupt enable
Page 1736: 0: CC1 interrupt disabled
Page 1736: 1: CC1 interrupt enabled
Page 1736: Bit 0 UIE: Update interrupt enable
Page 1736: 0: Update interrupt disabled
Page 1736: 1: Update interrupt enabled
Page 1737: Bit 1 CC1IF: Capture/compare 1 interrupt flag
Page 1737: Bit 0 UIF: Update interrupt flag
Page 1737: 1: Update interrupt pending. This bit is set by hardware when the registers are updated:
Page 1738: CC1IF flag is set, Corresponding interrupt or is sent if enabled.
Page 1738: the corresponding interrupt is sent if enabled. The CC1OF flag is set if the CC1IF flag was
Page 1746: •   Interrupt/DMA generation on the following events:
Page 1746: –    Break input (interrupt request)
Page 1747: •   Interrupt/DMA generation on the following events:
Page 1748: Interrupt & DMA output                                                                                                                                   MSv40934V1
Page 1749: Interrupt & DMA output
Page 1752: setting the UIF flag (thus no interrupt or DMA request is sent). This is to avoid generating
Page 1752: both update and capture interrupts when clearing the counter on the capture event.
Page 1753: Update interrupt flag
Page 1753: Update interrupt flag
Page 1754: Update interrupt flag
Page 1754: Update interrupt flag
Page 1755: Update interrupt flag
Page 1755: Update interrupt flag
Page 1757: and update interrupt generated.
Page 1762: capture occurs, the corresponding CCXIF flag (TIMx_SR register) is set and an interrupt or
Page 1762: 7.   If needed, enable the related interrupt request by setting the CC1IE bit in the
Page 1762: •    CC1IF flag is set (interrupt flag). CC1OF is also set if at least two consecutive captures
Page 1762: •    An interrupt is generated depending on the CC1IE bit.
Page 1762: Note:       IC interrupt and/or DMA requests can be generated by software by setting the
Page 1764: performed and allows the flag to be set. Interrupt and DMA requests can be sent
Page 1764: •   Sets a flag in the interrupt status register (CCxIF bit in the TIMx_SR register).
Page 1764: •   Generates an interrupt if the corresponding interrupt mask is set (CCXIE bit in the
Page 1765: 3.     Set the CCxIE bit if an interrupt request is to be generated.
Page 1765: Interrupt generated if enabled
Page 1772: •   The break status flag (BIF bit in the TIMx_SR register) is set. An interrupt can be
Page 1776: Interrupt Flag UIF into bit 31 of the timer counter register (TIMxCNT[31]). This allows to
Page 1776: and an interrupt (Update Interrupt).
Page 1778: trigger flag is set (TIF bit in the TIMx_SR register) and an interrupt request, or a DMA
Page 1784: 0: Any of the following events generate an update interrupt if enabled. These events can be:
Page 1784: 1: Only counter overflow/underflow generates an update interrupt if enabled
Page 1787: 40.5.4           TIM15 DMA/interrupt enable register (TIM15_DIER)
Page 1788: Bit 7 BIE: Break interrupt enable
Page 1788: 0: Break interrupt disabled
Page 1788: 1: Break interrupt enabled
Page 1788: Bit 6 TIE: Trigger interrupt enable
Page 1788: 0: Trigger interrupt disabled
Page 1788: 1: Trigger interrupt enabled
Page 1788: Bit 5 COMIE: COM interrupt enable
Page 1788: 0: COM interrupt disabled
Page 1788: 1: COM interrupt enabled
Page 1788: Bit 2 CC2IE: Capture/Compare 2 interrupt enable
Page 1788: 0: CC2 interrupt disabled
Page 1788: 1: CC2 interrupt enabled
Page 1788: Bit 1 CC1IE: Capture/Compare 1 interrupt enable
Page 1788: 0: CC1 interrupt disabled
Page 1788: 1: CC1 interrupt enabled
Page 1788: Bit 0 UIE: Update interrupt enable
Page 1788: 0: Update interrupt disabled
Page 1788: 1: Update interrupt enabled
Page 1789: Bit 7 BIF: Break interrupt flag
Page 1789: Bit 6 TIF: Trigger interrupt flag
Page 1789: 1: Trigger interrupt pending
Page 1789: Bit 5 COMIF: COM interrupt flag
Page 1789: 1: COM interrupt pending
Page 1790: Bit 2 CC2IF: Capture/Compare 2 interrupt flag
Page 1790: Bit 1 CC1IF: Capture/Compare 1 interrupt flag
Page 1790: Bit 0 UIF: Update interrupt flag
Page 1790: 1: Update interrupt pending. This bit is set by hardware when the registers are updated:
Page 1790: 1: A break event is generated. MOE bit is cleared and BIF flag is set. Related interrupt or
Page 1790: 1: The TIF flag is set in TIMx_SR register. Related interrupt or DMA transfer can occur if
Page 1791: CC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.
Page 1791: the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the
Page 1799: update interrupt generation rate, if this interrupt is enable.
Page 1808: 0: Any of the following events generate an update interrupt or DMA request if enabled.
Page 1808: 1: Only counter overflow/underflow generates an update interrupt or DMA request if
Page 1810: 40.6.3          TIMx DMA/interrupt enable register (TIMx_DIER)(x = 16, 17)
Page 1810: Bit 7 BIE: Break interrupt enable
Page 1810: 0: Break interrupt disabled
Page 1810: 1: Break interrupt enabled
Page 1810: Bit 5 COMIE: COM interrupt enable
Page 1810: 0: COM interrupt disabled
Page 1810: 1: COM interrupt enabled
Page 1810: Bit 1 CC1IE: Capture/Compare 1 interrupt enable
Page 1810: 0: CC1 interrupt disabled
Page 1810: 1: CC1 interrupt enabled
Page 1810: Bit 0 UIE: Update interrupt enable
Page 1810: 0: Update interrupt disabled
Page 1810: 1: Update interrupt enabled
Page 1811: Bit 7 BIF: Break interrupt flag
Page 1811: Bit 5 COMIF: COM interrupt flag
Page 1811: 1: COM interrupt pending
Page 1811: Bit 1 CC1IF: Capture/Compare 1 interrupt flag
Page 1812: Bit 0 UIF: Update interrupt flag
Page 1812: 1: Update interrupt pending. This bit is set by hardware when the registers are updated:
Page 1812: 1: A break event is generated. MOE bit is cleared and BIF flag is set. Related interrupt or
Page 1812: CC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.
Page 1812: the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the
Page 1819: update interrupt generation rate, if this interrupt is enable.
Page 1830: •   Interrupt/DMA generation on the update event: counter overflow
Page 1830: Interrupt & DMA output
Page 1833: (so no interrupt or DMA request is sent).
Page 1833: Update interrupt flag
Page 1834: Update interrupt flag
Page 1834: Update interrupt flag
Page 1835: Update interrupt flag
Page 1835: Update interrupt flag
Page 1836: Update interrupt flag
Page 1836: Interrupt Flag UIF into the timer counter register’s bit 31 (TIMxCNT[31]). This allows to
Page 1836: and an interrupt (Update Interrupt).
Page 1838: 0: Any of the following events generates an update interrupt or DMA request if enabled.
Page 1838: 1: Only counter overflow/underflow generates an update interrupt or DMA request if
Page 1839: 41.4.3           TIM6/TIM7 DMA/Interrupt enable register (TIMx_DIER)
Page 1839: Bit 0 UIE: Update interrupt enable
Page 1839: 0: Update interrupt disabled.
Page 1839: 1: Update interrupt enabled.
Page 1840: Bit 0 UIF: Update interrupt flag
Page 1840: 1: Update interrupt pending. This bit is set by hardware when the registers are updated:
Page 1846: lptim_it               Digital output     LPTIM global interrupt
Page 1857: Also, an interrupt can be generated for both direction change events if enabled through the
Page 1858: Sleep                    No effect. LPTIM interrupts cause the device to exit Sleep mode.
Page 1858: interrupts cause the device to exit Stop mode
Page 1859: 42.6            LPTIM interrupts
Page 1859: The following events generate an interrupt/wake-up event, if they are enabled through the
Page 1859: Note:           If any bit in the LPTIM_IER register (Interrupt Enable Register) is set after that its
Page 1859: corresponding flag in the LPTIM_ISR register (Status Register) is set, the interrupt is not
Page 1859: Table 357. Interrupt events
Page 1859: Interrupt event                                            Description
Page 1859: Interrupt flag is raised when the content of the Counter register
Page 1859: Interrupt flag is raised when the content of the Counter register
Page 1859: External trigger event      Interrupt flag is raised when an external trigger event is detected
Page 1859: Auto-reload register        Interrupt flag is raised when the write operation to the LPTIM_ARR register
Page 1859: Compare register            Interrupt flag is raised when the write operation to the LPTIM_CMP register
Page 1859: Used in Encoder mode. Two interrupt flags are embedded to signal
Page 1859: 42.7.1          LPTIM interrupt and status register (LPTIM_ISR)
Page 1861: 42.7.2           LPTIM interrupt clear register (LPTIM_ICR)
Page 1862: 42.7.3           LPTIM interrupt enable register (LPTIM_IER)
Page 1862: Bit 6 DOWNIE: Direction change to down Interrupt Enable
Page 1862: 0: DOWN interrupt disabled
Page 1862: 1: DOWN interrupt enabled
Page 1862: Bit 5 UPIE: Direction change to UP Interrupt Enable
Page 1862: 0: UP interrupt disabled
Page 1862: 1: UP interrupt enabled
Page 1863: Bit 4 ARROKIE: Autoreload register update OK Interrupt Enable
Page 1863: 0: ARROK interrupt disabled
Page 1863: 1: ARROK interrupt enabled
Page 1863: Bit 3 CMPOKIE: Compare register update OK Interrupt Enable
Page 1863: 0: CMPOK interrupt disabled
Page 1863: 1: CMPOK interrupt enabled
Page 1863: Bit 2 EXTTRIGIE: External trigger valid edge Interrupt Enable
Page 1863: 0: EXTTRIG interrupt disabled
Page 1863: 1: EXTTRIG interrupt enabled
Page 1863: Bit 1 ARRMIE: Autoreload match Interrupt Enable
Page 1863: 0: ARRM interrupt disabled
Page 1863: 1: ARRM interrupt enabled
Page 1863: Bit 0 CMPMIE: Compare match Interrupt Enable
Page 1863: 0: CMPM interrupt disabled
Page 1863: 1: CMPM interrupt enabled
Page 1873: •   Early wakeup interrupt (EWI): triggered (if enabled and the watchdog activated) when
Page 1874: wwdg_it                  Digital output            WWDG early interrupt output
Page 1875: 43.3.5   Advanced watchdog interrupt feature
Page 1875: The early wakeup interrupt (EWI) can be used if specific safety operations or data logging
Page 1875: must be performed before the actual reset is generated. The EWI interrupt is enabled by
Page 1875: 0x40, an EWI interrupt is generated and the corresponding interrupt service routine (ISR)
Page 1875: In some applications, the EWI interrupt can be used to manage a software system check
Page 1875: case, the corresponding interrupt service routine (ISR) should reload the WWDG counter to
Page 1875: The EWI interrupt is cleared by writing '0' to the EWIF bit in the WWDG_SR register.
Page 1875: Note:    When the EWI interrupt cannot be served, e.g. due to a system lock in a higher priority task,
Page 1878: Bit 9 EWI: Early wakeup interrupt
Page 1878: When set, an interrupt occurs whenever the counter reaches the value 0x40. This interrupt is
Page 1878: Bit 0 EWIF: Early wakeup interrupt flag
Page 1878: by software by writing ‘0’. Writing ‘1’ has no effect. This bit is also set if the interrupt is not
Page 1889: of-day clock/calendar with programmable alarm interrupts.
Page 1889: The RTC includes also a periodic programmable wakeup flag with interrupt capability.
Page 1890: •       Programmable alarm with interrupt function. The alarm can be triggered by any
Page 1890: interrupt.
Page 1890: •       Maskable interrupts/events:
Page 1890: –                Wakeup interrupt
Page 1896: register. The alarm interrupt is enabled through the ALRAIE bit in the RTC_CR register.
Page 1897: When RTCCLK is LSE(32.768kHz), this allows to configure the wakeup interrupt period
Page 1897: When the periodic wakeup interrupt is enabled by setting the WUTIE bit in the RTC_CR
Page 1904: By setting the TSIE bit in the RTC_CR register, an interrupt is generated when a time-stamp
Page 1904: •    generate an interrupt, capable to wakeup from Stop and Standby modes
Page 1905: By setting the TAMPIE bit in the RTC_TAMPCR register, an interrupt is generated when a
Page 1905: When TAMPIE is cleared, each tamper pin event interrupt can be individually enabled by
Page 1907: 45.5      RTC interrupts
Page 1907: All RTC interrupts are connected to the EXTI controller. Refer to Section 19: Extended
Page 1907: interrupt and event controller (EXTI).
Page 1907: To enable the RTC Alarm interrupt, the following sequence is required:
Page 1907: 1.   Configure and enable the EXTI line corresponding to the RTC Alarm event in interrupt
Page 1907: To enable the RTC Tamper interrupt, the following sequence is required:
Page 1908: 1.   Configure and enable the EXTI line corresponding to the RTC Tamper event in interrupt
Page 1908: To enable the RTC TimeStamp interrupt, the following sequence is required:
Page 1908: interrupt mode and select the rising edge sensitivity.
Page 1908: To enable the Wakeup timer interrupt, the following sequence is required:
Page 1908: interrupt mode and select the rising edge sensitivity.
Page 1908: Table 368. Interrupt control bits
Page 1908: Interrupt event               Event flag    control     Sleep         Stop       Standby
Page 1908: Wakeup timer interrupt              WUTF        WUTIE          yes        yes(1)          yes(1)
Page 1912: Bit 15 TSIE: Time-stamp interrupt enable
Page 1912: 0: Time-stamp Interrupt disable
Page 1912: 1: Time-stamp Interrupt enable
Page 1912: Bit 14 WUTIE: Wakeup timer interrupt enable
Page 1912: 0: Wakeup timer interrupt disabled
Page 1912: 1: Wakeup timer interrupt enabled
Page 1912: Bit 13 ALRBIE: Alarm B interrupt enable
Page 1912: 0: Alarm B Interrupt disable
Page 1912: 1: Alarm B Interrupt enable
Page 1912: Bit 12 ALRAIE: Alarm A interrupt enable
Page 1912: 0: Alarm A interrupt disabled
Page 1912: 1: Alarm A interrupt enabled
Page 1927: Note: The Tamper 3 interrupt must not be enabled when TAMP3MF is set.
Page 1927: Bit 22 TAMP3IE: Tamper 3 interrupt enable
Page 1927: 0: Tamper 3 interrupt is disabled if TAMPIE = 0.
Page 1927: 1: Tamper 3 interrupt enabled.
Page 1927: Note: The Tamper 2 interrupt must not be enabled when TAMP2MF is set.
Page 1927: Bit 19 TAMP2IE: Tamper 2 interrupt enable
Page 1927: 0: Tamper 2 interrupt is disabled if TAMPIE = 0.
Page 1927: 1: Tamper 2 interrupt enabled.
Page 1927: Note: The Tamper 1 interrupt must not be enabled when TAMP1MF is set.
Page 1928: Bit 16 TAMP1IE: Tamper 1 interrupt enable
Page 1928: 0: Tamper 1 interrupt is disabled if TAMPIE = 0.
Page 1928: 1: Tamper 1 interrupt enabled.
Page 1929: Bit 2 TAMPIE: Tamper interrupt enable
Page 1929: 0: Tamper interrupt disabled
Page 1929: 1: Tamper interrupt enabled.
Page 1929: Note: This bit enables the interrupt for all tamper pins events, whatever TAMPxIE level. If this
Page 1929: bit is cleared, each tamper event interrupt can be individually enabled by setting
Page 1936: format and vice versa. The interrupts are enabled or disabled by software. The interface is
Page 1945: and an interrupt is generated if TCIE is set. SCL is stretched as long as TCR flag is set. TCR
Page 1946: has been transferred; the TC flag is set and an interrupt is generated if the TCIE bit is
Page 1946: When the I2C is selected by one of its enabled addresses, the ADDR interrupt status flag is
Page 1946: set, and an interrupt is generated if the ADDRIE bit is set.
Page 1947: After receiving an ADDR interrupt, if several addresses are enabled the user must read the
Page 1947: set in the I2C_ISR register and an interrupt is generated if the ERRIE bit is set in the
Page 1947: is set in the I2C_ISR register and an interrupt is generated if the ERRIE bit is set in the
Page 1948: interrupt subroutine, and reloaded to 0x1 after each received byte. When the byte is
Page 1948: Enable interrupts and/or
Page 1949: A transmit interrupt status (TXIS) is generated when the I2C_TXDR register becomes
Page 1949: empty. An interrupt is generated if the TXIE bit is set in the I2C_CR1 register.
Page 1949: When a NACK is received, the NACKF bit is set in the I2C_ISR register and an interrupt is
Page 1949: flag is set in the I2C_ISR register and an interrupt is generated. In most applications, the
Page 1949: programmed in NBYTES in the address match interrupt subroutine (ADDR=1). In this case,
Page 1949: If a TXIS event is needed, (Transmit Interrupt or Transmit DMA request), the user must
Page 1953: RXNE is set in I2C_ISR when the I2C_RXDR is full, and generates an interrupt if RXIE is
Page 1953: interrupt is generated.
Page 1958: Enable interrupts and/or DMA in I2C_CR1
Page 1959: A TXIS event generates an interrupt if the TXIE bit is set in the I2C_CR1 register. The flag is
Page 1959: interrupt is generated if the NACKIE bit is set.
Page 1963: SCL pulse. An RXNE event generates an interrupt if the RXIE bit is set in the I2C_CR1
Page 1969: through the SMBALERT# pin that it wants to talk. The host processes the interrupt and
Page 1969: when a falling edge is detected on the SMBA pin and ALERTEN=1. An interrupt is
Page 1974: that case the total number of TXIS interrupts is NBYTES-1 and the content of the
Page 1975: In the case of a PEC mismatch, the PECERR flag is set and an interrupt is generated if the
Page 1977: bit. In this case the total number of TXIS interrupts is NBYTES-1. So if the PECBYTE bit is
Page 1978: programmed in the TC interrupt subroutine.
Page 1979: programmed in the TC interrupt subroutine.
Page 1981: Only an ADDR interrupt can wakeup the MCU. Therefore do not enter Stop mode when the
Page 1981: set. This can be managed by clearing SLEEPDEEP bit in the ADDR interrupt routine and
Page 1981: When a bus error is detected, the BERR flag is set in the I2C_ISR register, and an interrupt
Page 1982: interrupt is generated if the ERRIE bit is set in the I2C_CR1 register.
Page 1982: and an interrupt is generated if the ERRIE bit is set in the I2C_CR1 register.
Page 1982: interrupt is generated if the ERRIE bit is set in the I2C_CR1 register.
Page 1983: interrupt is generated if the ERRIE bit is set in the I2C_CR1 register.
Page 1983: An interrupt is generated if the ERRIE bit is set in the I2C_CR1 register.
Page 1983: initialized before the address match event, or in ADDR interrupt subroutine, before
Page 1984: DMA must be initialized before the address match event, or in the ADDR interrupt
Page 1984: Sleep              No effect. I2C interrupts cause the device to exit the Sleep mode.
Page 1985: 46.6          I2C interrupts
Page 1985: In I2C two interrupts (i2c_event_it and i2c_error_it) and a wakeup event signal (i2c_wkup)
Page 1985: Table 384. I2C Interrupt requests
Page 1985: Interrupt          Interrupt/Wakeup activated
Page 1985: Event flag/Interrupt
Page 1985: Interrupt event     Event flag                          enable control
Page 1985: interrupt status                         register
Page 1985: interrupt flag
Page 1986: Figure 566. I2C interrupt mapping diagram
Page 1986: RXIE                                                                     I2C event interrupt
Page 1986: ADDRIE                                                                              I2C global interrupt
Page 1986: ALERT                                   I2C error interrupt
Page 1988: Bit 7 ERRIE: Error interrupts enable
Page 1988: 0: Error detection interrupts disabled
Page 1988: 1: Error detection interrupts enabled
Page 1988: Note: Any of these errors generate an interrupt:
Page 1988: Bit 6 TCIE: Transfer Complete interrupt enable
Page 1988: 0: Transfer Complete interrupt disabled
Page 1988: 1: Transfer Complete interrupt enabled
Page 1988: Note: Any of these events generate an interrupt:
Page 1988: Bit 5 STOPIE: Stop detection Interrupt enable
Page 1988: 0: Stop detection (STOPF) interrupt disabled
Page 1988: 1: Stop detection (STOPF) interrupt enabled
Page 1988: Bit 4 NACKIE: Not acknowledge received Interrupt enable
Page 1988: 0: Not acknowledge (NACKF) received interrupts disabled
Page 1988: 1: Not acknowledge (NACKF) received interrupts enabled
Page 1988: Bit 3 ADDRIE: Address match Interrupt enable (slave only)
Page 1988: 0: Address match (ADDR) interrupts disabled
Page 1988: 1: Address match (ADDR) interrupts enabled
Page 1988: Bit 2 RXIE: RX Interrupt enable
Page 1988: 0: Receive (RXNE) interrupt disabled
Page 1988: 1: Receive (RXNE) interrupt enabled
Page 1988: Bit 1 TXIE: TX Interrupt enable
Page 1988: 0: Transmit (TXIS) interrupt disabled
Page 1988: 1: Transmit (TXIS) interrupt enabled
Page 1996: 46.7.7          I2C2 interrupt and status register (I2C_ISR)
Page 1998: Bit 1 TXIS: Transmit interrupt status (transmitters)
Page 1998: TXIS event (interrupt if TXIE=1 or DMA request if TXDMAEN=1).
Page 1998: 46.7.8          I2C2 interrupt clear register (I2C_ICR)(
Page 2004: •   Interrupt sources with flags
Page 2005: Receiver timeout interrupt                                    X                 X                -
Page 2010: It is possible to configure the TXFIFO and RXFIFO levels at which the Tx and RX interrupts
Page 2010: •    The Rx interrupt is generated when the number of received data in the RXFIFO
Page 2010: •    The Tx interrupt is generated when the number of empty locations in the TXFIFO
Page 2013: This flag generates an interrupt if the TXEIE bit is set.
Page 2013: interrupt if the TXFNFIE bit is set.
Page 2013: Alternatively, interrupts can be generated and data can be written to the FIFO when the
Page 2013: mode) is set, the TC flag goes high. An interrupt is generated if the TCIE bit is set in the
Page 2015: The start bit is confirmed (RXNE flag set and interrupt generated if RXNEIE=1, or RXFNE
Page 2015: flag set and interrupt generated if RXFNEIE=1 if FIFO mode enabled) if the 3 sampled bits
Page 2016: •    An interrupt is generated if the RXNEIE (RXFNEIE when FIFO mode is enabled) bit is
Page 2016: generates an interrupt if the RXFNEIE bit is set. Alternatively, interrupts can be
Page 2017: except that an interrupt is generated if the IDLEIE bit is set.
Page 2017: –    an interrupt is generated if either the RXNEIE or the EIE bit is set.
Page 2017: –    An interrupt is generated if either the RXFNEIE or EIE bit is set.
Page 2019: •   No interrupt is generated in case of single byte communication. However this bit rises
Page 2019: generates an interrupt. In case of multibuffer communication an interrupt will be issued
Page 2021: •   no interrupt is generated in case of single byte communication. However this bit rises at
Page 2021: generates an interrupt. In case of multibuffer communication an interrupt will be issued
Page 2026: •   all the receive interrupts are inhibited;
Page 2027: flag is not set for this address byte and no interrupt or DMA request is issued when the
Page 2028: The timeout function and interrupt must be activated, through the RTOEN bit in the
Page 2028: an interrupt is generated, informing the software that the current block reception is
Page 2028: match interrupt (CMIE=1), the software is informed when a LF has been received and can
Page 2029: If the parity check fails, the PE flag is set in the USART_ISR register and an interrupt is
Page 2030: bit=1, an interrupt is generated. Before validating the break, the delimiter is checked for as it
Page 2035: The underrun flag is set at the beginning of the frame. An underrun error interrupt is
Page 2039: card before the expiration of this period, a timeout interrupt will be generated. If the first
Page 2039: interrupt.
Page 2039: Note:     The RXNE/RXFNE interrupt must be enabled even when using the USART in DMA mode to
Page 2039: After the reception of the first character (RXNE/RXFNE interrupt), the RTO register must be
Page 2039: software through the RTOF flag and interrupt (when RTOIE bit is set).
Page 2040: (0x0). With this value, an interrupt is generated after the 4th received character. The
Page 2040: In interrupt driven receive mode, the length of the block may be checked by software or by
Page 2040: interrupt (when EOBIE bit is set).
Page 2040: In case of an error in the block length, the end of the block is signaled by the RTO interrupt
Page 2041: TS pattern reception generates a parity error interrupt and error signal to the card.
Page 2041: •   The parity error interrupt informs the software that the card did not answer correctly in
Page 2041: Alternatively, in answer to the parity error interrupt, the software may decide to reprogram
Page 2044: 5.   Configure DMA interrupt generation after half/ full transfer as required by the
Page 2044: controller generates an interrupt on the DMA channel interrupt vector.
Page 2045: 5.     Configure interrupt generation after half/ full transfer as required by the application.
Page 2045: controller generates an interrupt on the DMA channel interrupt vector.
Page 2046: Error flagging and interrupt generation in multibuffer communication
Page 2046: asserted after the current byte. An interrupt is generated if the interrupt enable flag is set.
Page 2046: case FIFO mode is enabled) in single byte reception, there is a separate error flag interrupt
Page 2046: enable bit (EIE bit in the USART_CR3 register), which, if set, enables an interrupt after the
Page 2047: An interrupt is generated if the CTSIE bit in the USART_CR3 register is set. Figure 591
Page 2049: When the usart_pclk is gated, the USART provides a wakeup interrupt (usart_wkup) if a
Page 2049: In this case, the usart_wkup interrupt source is RXNE set to ‘1’. The RXNEIE bit must
Page 2049: In this case, the usart_wkup interrupt source can be:
Page 2049: usart_wkup interrupt source can be one of the following events:
Page 2049: threshold interrupts to wakeup the MCU from low-power mode allows doing as many
Page 2049: Alternatively, a specific usart_wkup interrupt can be selected through the WUS bitfields.
Page 2049: interrupt is generated if the WUFIE bit is set. In this case the usart_wkup interrupt is not
Page 2052: 47.6         USART interrupts
Page 2052: During USART communications, an interrupt (usart_it) can be generated by different events.
Page 2052: The USART block can also generate a wakeup interrupt (usart_wkup).
Page 2052: Refer to Table 391 for a detailed description of all USART interrupt requests.
Page 2052: Table 391. USART interrupt requests
Page 2052: Enable                                      Interrupt activated
Page 2052: Interrupt event                  Control        Interrupt clear method
Page 2053: Table 391. USART interrupt requests (continued)
Page 2053: Enable                                      Interrupt activated
Page 2053: Interrupt event                    Control       Interrupt clear method
Page 2053: CTS interrupt                   CTSIF      CTSIE                                     YES            NO
Page 2054: Table 391. USART interrupt requests (continued)
Page 2054: Enable                                             Interrupt activated
Page 2054: Interrupt event                        Control         Interrupt clear method
Page 2054: received and written in the RXFIFO, the RXFF interrupt will be asserted (RXFF flag is not set).
Page 2054: 2. The WUF interrupt is active only in low-power mode.
Page 2055: Bit 31 RXFFIE: RXFIFO Full interrupt enable
Page 2055: 0: Interrupt inhibited
Page 2055: 1: USART interrupt generated when RXFF=1 in the USART_ISR register
Page 2055: Bit 30 TXFEIE: TXFIFO empty interrupt enable
Page 2055: 0: Interrupt inhibited
Page 2055: 1: USART interrupt generated when TXFE=1 in the USART_ISR register
Page 2056: Bit 27 EOBIE: End of Block interrupt enable
Page 2056: 0: Interrupt inhibited
Page 2056: 1: USART interrupt generated when the EOBF flag is set in the USART_ISR register
Page 2056: Bit 26 RTOIE: Receiver timeout interrupt enable
Page 2056: 0: Interrupt inhibited
Page 2056: 1: USART interrupt generated when the RTOF bit is set in the USART_ISR register.
Page 2056: Bit 14 CMIE: Character match interrupt enable
Page 2056: 0: Interrupt inhibited
Page 2056: 1: USART interrupt generated when the CMF bit is set in the USART_ISR register.
Page 2057: Bit 8 PEIE: PE interrupt enable
Page 2057: 0: Interrupt inhibited
Page 2057: 1: USART interrupt generated whenever PE=1 in the USART_ISR register
Page 2057: Bit 7 TXEIE/TXFNFIE: Transmit data register empty/TXFIFO not full interrupt enable
Page 2057: 0: Interrupt inhibited
Page 2057: 1: USART interrupt generated whenever TXE/TXFNF =1 in the USART_ISR register
Page 2057: Bit 6 TCIE: Transmission complete interrupt enable
Page 2057: 0: Interrupt inhibited
Page 2057: 1: USART interrupt generated whenever TC=1 in the USART_ISR register
Page 2057: Bit 5 RXNEIE/RXFNEIE: Receive data register not empty/RXFIFO not empty interrupt enable
Page 2057: 0: Interrupt inhibited
Page 2057: 1: USART interrupt generated whenever ORE=1 or RXNE/RXFNE=1 in the USART_ISR
Page 2057: Bit 4 IDLEIE: IDLE interrupt enable
Page 2057: 0: Interrupt inhibited
Page 2057: 1: USART interrupt generated whenever IDLE=1 in the USART_ISR register
Page 2062: Bit 6 LBDIE: LIN break detection interrupt enable
Page 2062: Break interrupt mask (break detection using break delimiter).
Page 2062: 0: Interrupt is inhibited
Page 2062: 1: An interrupt is generated whenever LBDF=1 in the USART_ISR register
Page 2063: Bit 28 RXFTIE: RXFIFO threshold interrupt enable
Page 2063: 0: Interrupt inhibited
Page 2063: 1: USART interrupt generated when Receive FIFO reaches the threshold programmed in
Page 2063: Bit 24 TCBGTIE: Transmission Complete before guard time, interrupt enable
Page 2063: 0: Interrupt inhibited
Page 2063: 1: USART interrupt generated whenever TCBGT=1 in the USART_ISR register
Page 2063: Bit 23 TXFTIE: TXFIFO threshold interrupt enable
Page 2063: 0: Interrupt inhibited
Page 2063: 1: USART interrupt generated when TXFIFO reaches the threshold programmed in
Page 2063: Bit 22 WUFIE: Wakeup from low-power mode interrupt enable
Page 2063: 0: Interrupt inhibited
Page 2063: 1: USART interrupt generated whenever WUF=1 in the USART_ISR register
Page 2063: The WUF interrupt is active only in low-power mode.
Page 2064: Bits 21:20 WUS[1:0]: Wakeup from low-power mode interrupt flag selection
Page 2065: Bit 10 CTSIE: CTS interrupt enable
Page 2065: 0: Interrupt is inhibited
Page 2065: 1: An interrupt is generated whenever CTSIF=1 in the USART_ISR register
Page 2066: Bit 0 EIE: Error interrupt enable
Page 2066: Error Interrupt Enable Bit is required to enable interrupt generation in case of a framing
Page 2066: 0: Interrupt inhibited
Page 2066: 1: interrupt generated when FE=1 or ORE=1 or NE=1 or UDR = 1 (in SPI slave mode) in the
Page 2070: 47.7.8          USART interrupt and status register (USART_ISR)
Page 2071: interrupt is generated if the TXFTIE bit =1 (bit 31) in the USART_CR3 register.
Page 2071: one data in the USART_RDR register. An interrupt is generated if the RXFTIE bit =1 (bit 27)
Page 2071: complete and if the smartcard did not send back any NACK. An interrupt is generated if
Page 2071: An interrupt is generated if the RXFFIE bit =1 in the USART_CR1 register.
Page 2071: An interrupt is generated if the TXFEIE bit =1 (bit 30) in the USART_CR1 register.
Page 2072: An interrupt is generated if WUFIE=1 in the USART_CR3 register.
Page 2072: The WUF interrupt is active only in low-power mode.
Page 2072: An interrupt is generated if CMIE=1in the USART_CR1 register.
Page 2073: set, generating an interrupt if RXNEIE = 1) or when the auto baud rate operation was
Page 2073: An interrupt is generated if the EOBIE=1 in the USART_CR2 register.
Page 2073: An interrupt is generated if RTOIE=1 in the USART_CR2 register.
Page 2074: Bit 9 CTSIF: CTS interrupt flag
Page 2074: An interrupt is generated if CTSIE=1 in the USART_CR3 register.
Page 2074: An interrupt is generated if LBDIE = 1 in the USART_CR2 register.
Page 2074: An interrupt is generated if the TXEIE/TXFNFIE bit =1 in the USART_CR1 register.
Page 2074: An interrupt is generated if TCIE=1 in the USART_CR1 register.
Page 2075: An interrupt is generated if RXNEIE/RXFNEIE=1 in the USART_CR1 register.
Page 2075: This bit is set by hardware when an Idle Line is detected. An interrupt is generated if
Page 2075: An interrupt is generated if RXNEIE/ RXFNEIE=1 or EIE = 1 in the USART_CR1 register.
Page 2075: overwritten. An interrupt is generated if the ORE flag is set during multi buffer
Page 2076: Note: This bit does not generate an interrupt as it appears at the same time as the
Page 2076: RXNE/RXFNE bit which itself generates an interrupt. An interrupt is generated when
Page 2076: An interrupt is generated if EIE = 1 in the USART_CR1 register.
Page 2076: An interrupt is generated if PEIE = 1 in the USART_CR1 register.
Page 2076: 47.7.9          USART interrupt flag clear register (USART_ICR)
Page 2083: •   Interrupt sources with flags
Page 2087: It is possible to define the TXFIFO and RXFIFO levels at which the Tx and RX interrupts are
Page 2087: •    The Rx interrupt is generated when the number of received data in the RXFIFO
Page 2087: •    The Tx interrupt is generated when the number of empty locations in the TXFIFO
Page 2089: The TXE flag generates an interrupt if the TXEIE bit is set.
Page 2089: LPUART_TDR. It is cleared when the TXFIFO is full. This flag generates an interrupt if
Page 2089: Alternatively, interrupts can be generated and data can be written to the TXFIFO when
Page 2089: mode) is set, the TC bit goes high. An interrupt is generated if the TCIE bit is set in the
Page 2091: •    An interrupt is generated if the RXNEIE (RXFNEIE in case of FIFO mode) bit is set.
Page 2091: overrun error. The RXFNE flag generates an interrupt if the RXFNEIE bit is set.
Page 2092: Alternatively, interrupts can be generated and data can be read from RXFIFO
Page 2092: except that an interrupt is generated if the IDLEIE bit is set.
Page 2092: –    an interrupt is generated if either the RXNEIE bit or EIE bit is set.
Page 2092: –    an interrupt is generated if either the RXFNEIE bit or EIE bit is set.
Page 2094: •   no interrupt is generated in case of single byte communication. However this bit rises at
Page 2094: the same time as the RXNE bit which itself generates an interrupt. In case of
Page 2094: multibuffer communication, an interrupt will be issued if the EIE bit is set in the
Page 2097: •    all the receive interrupts are inhibited;
Page 2098: flag is not set for this address byte and no interrupt or DMA request is issued when the
Page 2099: If the parity check fails, the PE flag is set in the LPUART_ISR register and an interrupt is
Page 2100: 5.   Configure DMA interrupt generation after half/ full transfer as required by the
Page 2100: controller generates an interrupt on the DMA channel interrupt vector.
Page 2101: 5.     Configure interrupt generation after half/ full transfer as required by the application.
Page 2101: controller generates an interrupt on the DMA channel interrupt vector.
Page 2102: Error flagging and interrupt generation in multibuffer communication
Page 2102: asserted after the current byte. An interrupt is generated if the interrupt enable flag is set.
Page 2102: case FIFO mode is enabled) in single byte reception, there is a separate error flag interrupt
Page 2102: enable bit (EIE bit in the LPUART_CR3 register), which, if set, enables an interrupt after the
Page 2103: An interrupt is generated if the CTSIE bit in the LPUART_CR3 register is set. Figure 605
Page 2105: When the usart_pclk is gated, the LPUART provides a wakeup interrupt (usart_wkup) if a
Page 2105: In this case, the lpuart_wkup interrupt source is the RXNE set to ‘1’. The RXNEIE bit
Page 2105: In this case, the lpuart_wkup interrupt source can be:
Page 2105: lpuart_wkup interrupt source can be one of the following events:
Page 2105: threshold interrupts to wakeup the MCU from low-power mode allows doing as many
Page 2105: Alternatively, a specific lpuart_wkup interrupt may be selected through the WUS bitfields.
Page 2105: interrupt is generated if the WUFIE bit is set. In this case the lpuart_wkup interrupt is not
Page 2108: 48.4         LPUART interrupts
Page 2108: Refer to Table 391 for a detailed description of all LPUART interrupt requests.
Page 2108: Table 397. LPUART interrupt requests
Page 2108: Enable                                      Interrupt activated
Page 2108: Interrupt event                  Control       Interrupt clear method
Page 2109: Table 397. LPUART interrupt requests (continued)
Page 2109: Enable                                             Interrupt activated
Page 2109: Interrupt event                        Control        Interrupt clear method
Page 2109: CTS interrupt                      CTSIF       CTSIE                                             YES             NO
Page 2109: are received and written in the RXFIFO, the RXFF interrupt will be asserted (RXFF flag is not set).
Page 2110: 2. The WUF interrupt is active only in low-power mode.
Page 2110: Bit 31 RXFFIE:RXFIFO Full interrupt enable
Page 2110: 0: Interrupt is inhibited
Page 2110: 1: An LPUART interrupt is generated when RXFF=1 in the LPUART_ISR register
Page 2110: Bit 30 TXFEIE:TXFIFO empty interrupt enable
Page 2110: 0: Interrupt is inhibited
Page 2110: 1: An LPUART interrupt is generated when TXFE=1 in the LPUART_ISR register
Page 2111: Bit 14 CMIE: Character match interrupt enable
Page 2111: 0: Interrupt is inhibited
Page 2111: 1: A LPUART interrupt is generated when the CMF bit is set in the LPUART_ISR register.
Page 2112: Bit 8 PEIE: PE interrupt enable
Page 2112: 0: Interrupt is inhibited
Page 2112: 1: An LPUART interrupt is generated whenever PE=1 in the LPUART_ISR register
Page 2112: Bit 7 TXEIE/TXFNFIE: Transmit data register empty/TXFIFO not full interrupt enable
Page 2112: 0: Interrupt is inhibited
Page 2112: 1: A LPUART interrupt is generated whenever TXE/TXFNF =1 in the LPUART_ISR register
Page 2112: Bit 6 TCIE: Transmission complete interrupt enable
Page 2112: 0: Interrupt is inhibited
Page 2112: 1: An LPUART interrupt is generated whenever TC=1 in the LPUART_ISR register
Page 2112: Bit 5 RXNEIE/RXFNEIE: Receive data register not empty/RXFIFO not empty interrupt enable
Page 2112: 0: Interrupt is inhibited
Page 2112: 1: A LPUART interrupt is generated whenever ORE=1 or RXNE/RXFNE=1 in the
Page 2112: Bit 4 IDLEIE: IDLE interrupt enable
Page 2112: 0: Interrupt is inhibited
Page 2112: 1: An LPUART interrupt is generated whenever IDLE=1 in the LPUART_ISR register
Page 2116: Bit28 RXFTIE: RXFIFO threshold interrupt enable
Page 2116: 0: Interrupt is inhibited
Page 2116: 1: An LPUART interrupt is generated when Receive FIFO reaches the threshold
Page 2116: Bit 23 TXFTIE: TXFIFO threshold interrupt enable
Page 2116: 0: Interrupt is inhibited
Page 2116: 1: A LPUART interrupt is generated when TXFIFO reaches the threshold programmed in
Page 2116: Bit 22 WUFIE: Wakeup from low-power mode interrupt enable
Page 2116: 0: Interrupt is inhibited
Page 2116: 1: An LPUART interrupt is generated whenever WUF=1 in the LPUART_ISR register
Page 2116: The WUF interrupt is active only in low-power mode.
Page 2116: Bits 21:20 WUS[1:0]: Wakeup from low-power mode interrupt flag selection
Page 2117: Bit 10 CTSIE: CTS interrupt enable
Page 2117: 0: Interrupt is inhibited
Page 2117: 1: An interrupt is generated whenever CTSIF=1 in the LPUART_ISR register
Page 2118: Bit 0 EIE: Error interrupt enable
Page 2118: Error Interrupt Enable Bit is required to enable interrupt generation in case of a framing
Page 2118: 0: Interrupt is inhibited
Page 2118: 1: An interrupt is generated when FE=1 or ORE=1 or NE=1 in the LPUART_ISR register.
Page 2119: 48.5.6          Interrupt and status register (LPUART_ISR)
Page 2120: An interrupt is generated if the TXFTIE bit =1 (bit 31) in the LPUART_CR3 register.
Page 2120: interrupt is generated if the RXFTIE bit =1 (bit 27) in the LPUART_CR3 register.
Page 2120: An interrupt is generated if the RXFFIE bit =1 in the LPUART_CR1 register.
Page 2120: An interrupt is generated if the TXFEIE bit =1 (bit 30) in the LPUART_CR1 register.
Page 2120: An interrupt is generated if WUFIE=1 in the LPUART_CR3 register.
Page 2120: The WUF interrupt is active only in low-power mode.
Page 2121: An interrupt is generated if CMIE=1in the LPUART_CR1 register.
Page 2121: Bit 9 CTSIF: CTS interrupt flag
Page 2121: An interrupt is generated if CTSIE=1 in the LPUART_CR3 register.
Page 2122: An interrupt is generated if the TXEIE/TXFNFIE bit =1 in the LPUART_CR1 register.
Page 2122: TXE/TXFF is set. An interrupt is generated if TCIE=1 in the LPUART_CR1 register. It is
Page 2122: An interrupt is generated if TCIE=1 in the LPUART_CR1 register.
Page 2122: An interrupt is generated if RXNEIE/RXFNEIE=1 in the LPUART_CR1 register.
Page 2122: This bit is set by hardware when an Idle Line is detected. An interrupt is generated if
Page 2123: An interrupt is generated if RXNEIE/ RXFNEIE=1 or EIE = 1 in the LPUART_CR1 register.
Page 2123: is overwritten. An interrupt is generated if the ORE flag is set during multi buffer
Page 2123: Note: This bit does not generate an interrupt as it appears at the same time as the
Page 2123: RXNE/RXFNE bit which itself generates an interrupt. An interrupt is generated when
Page 2123: An interrupt is generated if EIE = 1 in the LPUART_CR1 register.
Page 2123: An interrupt is generated if PEIE = 1 in the LPUART_CR1 register.
Page 2123: 48.5.7          Interrupt flag clear register (LPUART_ICR)
Page 2130: •    Dedicated transmission and reception flags with interrupt capability
Page 2130: •    Error detection with interrupt capability in case of data overrun, CRC error, data
Page 2131: or using a dedicated SPI interrupt. The main elements of SPI and their interactions are
Page 2145: short or the interrupt/DMA latency is too long. Each direction has its own FIFO called
Page 2145: The RXP triggers an interrupt if the RXPIE bit is set or a/o a DMA request if RXDMAEN is
Page 2146: The TXP triggers an interrupt if the TXPIE bit is set or a/o a DMA request if TXDMAEN is
Page 2146: Both TXP and RXP events can be polled or handled by interrupts. The DXP bit can be
Page 2147: The DXP triggers an interrupt if the DXPIE bit is set or a/o a DMA requests if TXDMAEN and
Page 2147: uploading/downloading, and reducing the number of interrupts required to support an SPI
Page 2147: or handled by an interrupt.
Page 2147: reload operation, the TSERF flag is set and an interrupt is raised if TSERFIE is set. The
Page 2149: clocks are stopped, without interruption, until any end of communication or data service
Page 2149: TXC flag can be polled (or interrupt enabled with EOTIE=1) in order to wait for the last data
Page 2150: proper flags with interrupt and/or wake up capabilities.
Page 2153: An SPI interrupt is generated if one of the following error flags is set and interrupt is enabled
Page 2153: by setting the corresponding Interrupt Enable bit.
Page 2153: data transmitted subsequently are lost. OVR flag triggers an interrupt if OVRIE bit is set.
Page 2154: below). UDR triggers an interrupt if the UDRIE bit is set.
Page 2154: •    The MODF bit is set and an SPI interrupt is generated if the MODFIE bit is set.
Page 2155: received (as defined by TSIZE). The CRCE flag triggers an interrupt if CRCIE bit is set.
Page 2155: is set, an interrupt is generated on the SS error detection. As data consistency is no longer
Page 2156: data without any interruption (several data blocks covered by intermediate CRC checking
Page 2157: The application shall acknowledge all pending interrupts events before switching the SPI to
Page 2159: 49.7            SPI wakeup and interrupts
Page 2159: Table 400 gives an overview of the SPI events capable to generate interrupt events (spi_it).
Page 2159: Most of them can be enabled and disabled independently while using specific interrupt
Page 2159: Table 400. SPI wakeup and interrupt requests
Page 2159: Interrupt/Wakeup
Page 2159: Interrupt event                              Control           Event clear method
Page 2161: Resources such as RxFIFO, TxFIFO, DMA and parts of interrupt signaling are shared with
Page 2161: interrupts.
Page 2162: SPI/I2S interrupt enable register (SPI2S_IER)
Page 2162: SPI/I2S interrupt/status flags clear register   SUSPC, TIFREC, OVRC,
Page 2171: serial interface is still disabled, but the DMA and interrupt services are working,
Page 2176: It is possible to generate an interrupt or a DMA request according to a programmable FIFO
Page 2176: interface. Both flags can generate an interrupt request. The receive interrupt is generated if
Page 2176: RXPIE bit is enabled, the transmit interrupt is generated if TXPIE bit is enabled. Those bits
Page 2177: See Section 49.10 for additional information on interrupt function in I2S mode.
Page 2177: The UDR flag can trigger an interrupt if the UDRIE bit in the SPI_IER register is set. The
Page 2178: An interrupt may be generated if the OVRIE bit is set in the SPI_IER register. The OVR bit is
Page 2179: data. The figure shows that the on-going transfer is interrupted and the next one is started in
Page 2179: An interrupt can be generated if the TIFREIE bit is set. The frame error flag (TIFRE) is
Page 2181: 8.   Enable the flags who shall generate an interrupt such as UDRIE. Note that TIFRE is
Page 2181: 10. If the data transfer is done via interrupt, then the user has to enable the interrupt by
Page 2181: –    If the interrupt generation is enabled, the SPI/I2S generates an interrupt request
Page 2181: allowing the interrupt handler to fill-up the TxFIFO.
Page 2182: 8.   Enable the flags who shall generate an interrupt such as UDRIE. Note that TIFRE is
Page 2182: 10. If the data transfer is done via interrupt, then the user has to enable the interrupt by
Page 2182: –    If the interrupt generation is enabled, the SPI/I2S generates an interrupt request
Page 2182: allowing the interrupt handler to fill-up the TxFIFO.
Page 2183: 6.   Enable the flags who shall generate an interrupt such as UDRIE and TIFRE.
Page 2183: 8.   If the data transfer is done via interrupt, then the user has to enable the interrupt by
Page 2184: 49.10        I2S wakeup and interrupts
Page 2184: In PCM/I2S mode an interrupt (spi_it) or a wakeup event signal (spi_wkup) can be
Page 2184: Interrupt events can be enabled and disabled separately.
Page 2184: Table 405. I2S interrupt requests
Page 2184: Interrupt/Wakeup
Page 2184: Interrupt event       Event flag                       Event clear method
Page 2192: 49.11.5        SPI/I2S interrupt enable register (SPI2S_IER)
Page 2192: Bit 10 TSERFIE: additional number of transactions reload interrupt enable
Page 2192: 0: TSERF interrupt disabled
Page 2192: 1: TSERF interrupt enabled
Page 2192: Bit 9 MODFIE: mode fault interrupt enable
Page 2192: 0: MODF interrupt disabled
Page 2192: 1: MODF interrupt enabled
Page 2192: Bit 8 TIFREIE: TIFRE interrupt enable
Page 2192: 0: TIFRE interrupt disabled
Page 2192: 1: TIFRE interrupt enabled
Page 2192: Bit 7 CRCEIE: CRC error interrupt enable
Page 2192: 0: CRC interrupt disabled
Page 2192: 1: CRC interrupt enabled
Page 2192: Bit 6 OVRIE: OVR interrupt enable
Page 2192: 0: OVR interrupt disabled
Page 2192: 1: OVR interrupt enabled
Page 2192: Bit 5 UDRIE: UDR interrupt enable
Page 2192: 0: UDR interrupt disabled
Page 2192: 1: UDR interrupt enabled
Page 2192: Bit 4 TXTFIE: TXTFIE interrupt enable
Page 2192: 0: TXTF interrupt disabled
Page 2192: 1: TXTF interrupt enabled
Page 2192: Bit 3 EOTIE: EOT, SUSP and TXC interrupt enable
Page 2192: 0: EOT/SUSP/TXC interrupt disabled
Page 2192: 1: EOT/SUSP/TXC interrupt enabled
Page 2193: Bit 2 DXPIE: DXP interrupt enabled
Page 2193: 0: DXP interrupt disabled
Page 2193: 1: DXP interrupt enabled
Page 2193: Bit 1 TXPIE: TXP interrupt enable
Page 2193: 0: TXP interrupt disabled
Page 2193: 1: TXP interrupt enabled
Page 2193: Bit 0 RXPIE: RXP Interrupt Enable
Page 2193: 0: RXP interrupt disabled
Page 2193: 1: RXP interrupt enabled
Page 2194: transmission. TXC generates an interrupt when EOTIE is set.
Page 2194: SUSP generates an interrupt when EOTIE is set.
Page 2195: TXTF flag triggers an interrupt if TXTFIE bit is set.
Page 2195: calculating when to disable TXP and DXP interrupts.
Page 2195: EOT flag triggers an interrupt if EOTIE bit is set.
Page 2195: 49.11.7        SPI/I2S interrupt/status flags clear register (SPI2S_IFCR)
Page 2205: •   Error flags with associated interrupts if enabled respectively.
Page 2205: •   Interruption sources when enabled:
Page 2207: Output      Audio block A and B global interrupts.
Page 2211: interrupted.
Page 2217: An interrupt is generated if FREQIE bit is enabled in the SAI_xIM register. This depends on:
Page 2217: •     Communication direction (transmitter or receiver). Refer to Interrupt generation in
Page 2217: transmitter mode and Interrupt generation in reception mode.
Page 2217: Interrupt generation in transmitter mode
Page 2217: The interrupt generation depends on the FIFO configuration in transmitter mode:
Page 2217: (FTH[2:0] set to 0b000), an interrupt is generated (FREQ bit set by hardware to 1 in
Page 2217: is less than 001b). This Interrupt (FREQ bit in SAI_xSR register) is cleared by hardware
Page 2217: (FTH[2:0] set to 001b), an interrupt is generated (FREQ bit set by hardware to 1 in
Page 2217: SAI_xSR are less than 0b010). This Interrupt (FREQ bit in SAI_xSR register) is cleared
Page 2217: (FTH[2:0] set to 0b010), an interrupt is generated (FREQ bit set by hardware to 1 in
Page 2218: are less than 011b). This Interrupt (FREQ bit in SAI_xSR register) is cleared by hardware
Page 2218: (FTH[2:0] set to 011b), an interrupt is generated (FREQ bit is set by hardware to 1 in
Page 2218: SAI_xSR are less than 0b100). This Interrupt (FREQ bit in SAI_xSR register) is cleared
Page 2218: set to 0b100), an interrupt is generated (FREQ bit is set by hardware to 1 in SAI_xSR
Page 2218: register) if the FIFO is not full (FLVL[2:0] bits in SAI_xSR is less than 101b). This Interrupt
Page 2218: Interrupt generation in reception mode
Page 2218: The interrupt generation depends on the FIFO configuration in reception mode:
Page 2218: (FTH[2:0] set to 0b000), an interrupt is generated (FREQ bit is set by hardware to 1 in
Page 2218: SAI_xSR is higher or equal to 001b). This Interrupt (FREQ bit in SAI_xSR register) is
Page 2218: (FTH[2:0] set to 001b), an interrupt is generated (FREQ bit is set by hardware to 1 in
Page 2218: (FLVL[2:0] bits in SAI_xSR is higher or equal to 0b010). This Interrupt (FREQ bit in
Page 2218: (FTH[2:0] set to 0b010 value), an interrupt is generated (FREQ bit is set by hardware to
Page 2218: bits in SAI_xSR is higher or equal to 011b). This Interrupt (FREQ bit in SAI_xSR register)
Page 2218: full(FTH[2:0] set to 011b value), an interrupt is generated (FREQ bit is set by hardware to
Page 2218: (FLVL[2:0] bits in SAI_xSR is higher or equal to 0b100). This Interrupt (FREQ bit in
Page 2218: set to 0b100), an interrupt is generated (FREQ bit is set by hardware to 1 in SAI_xSR
Page 2218: register) if the FIFO is full (FLVL[2:0] bits in SAI_xSR is equal to 101b). This Interrupt
Page 2219: Like interrupt generation, the SAI can use the DMA if DMAEN bit in the SAI_xCR1 register is
Page 2219: set. The FREQ bit assertion mechanism is the same as the interruption generation
Page 2228: register and an interrupt is generated. This flag is dedicated to the AC’97 protocol.
Page 2231: executed to recover from an underrun error detected via the underrun interrupt or the
Page 2232: is set and an interrupt can be generated if MUTEDETIE bit is set in SAI_xCR2.
Page 2232: receives at least one data in an audio frame. The interrupt is generated just once, when the
Page 2232: counter reaches the value specified in MUTECNT[5:0] bits. The interrupt event is then
Page 2236: interrupt is generated if OVRUDRIE bit is set in the SAI_xIM register. The slot number, from
Page 2237: The underrun event sets the OVRUDR flag in the SAI_xSR register and an interrupt is
Page 2238: An interrupt is generated if the AFSDETIE bit is set in the SAI_xIM register. To clear the
Page 2238: signal too late, the LFSDET flag is set and an interrupt is generated if LFSDETIE bit is set in
Page 2239: set in the SAI_xIM register, an interrupt is generated when the CNRDY flag is set.
Page 2239: If WCKCFGIE bit is set, an interrupt is generated when WCKCFG flag is set in the SAI_xSR
Page 2240: 50.4         SAI interrupts
Page 2240: The SAI supports 7 interrupt sources as shown in Table 416.
Page 2240: Table 416. SAI interrupt sources
Page 2240: Interrupt   Interrupt
Page 2240: Audio block mode          Interrupt enable              Interrupt clear
Page 2240: Follow the sequence below to enable an interrupt:
Page 2240: 1.   Disable SAI interrupt.
Page 2240: 3.   Configure SAI interrupt source.
Page 2247: an interrupt will be generated if bit MUTEDETIE is set.
Page 2248: received data lost). Before flushing, SAI DMA stream/interruption must be disabled
Page 2249: an interrupt will be generated if bit MUTEDETIE is set.
Page 2250: received data lost). Before flushing, SAI DMA stream/interruption must be disabled
Page 2255: 50.5.10         Interrupt mask register (SAI_AIM)
Page 2256: Bit 6 LFSDETIE: Late frame synchronization detection interrupt enable.
Page 2256: 0: Interrupt is disabled
Page 2256: 1: Interrupt is enabled
Page 2256: When this bit is set, an interrupt will be generated if the LFSDET bit is set in the SAI_xSR register.
Page 2256: Bit 5 AFSDETIE: Anticipated frame synchronization detection interrupt enable.
Page 2256: 0: Interrupt is disabled
Page 2256: 1: Interrupt is enabled
Page 2256: When this bit is set, an interrupt will be generated if the AFSDET bit in the SAI_xSR register is set.
Page 2256: Bit 4 CNRDYIE: Codec not ready interrupt enable (AC’97).
Page 2256: 0: Interrupt is disabled
Page 2256: 1: Interrupt is enabled
Page 2256: When the interrupt is enabled, the audio block detects in the slot 0 (tag0) of the AC’97 frame if the
Page 2256: register is set and an interruption i generated.
Page 2256: Bit 3 FREQIE: FIFO request interrupt enable.
Page 2256: 0: Interrupt is disabled
Page 2256: 1: Interrupt is enabled
Page 2256: When this bit is set, an interrupt is generated if the FREQ bit in the SAI_xSR register is set.
Page 2256: configured before setting FREQIE to avoid a parasitic interruption in receiver mode,
Page 2256: Bit 2 WCKCFGIE: Wrong clock configuration interrupt enable.
Page 2256: 0: Interrupt is disabled
Page 2256: 1: Interrupt is enabled
Page 2256: It generates an interrupt if the WCKCFG flag in the SAI_xSR register is set.
Page 2256: Bit 1 MUTEDETIE: Mute detection interrupt enable.
Page 2256: 0: Interrupt is disabled
Page 2256: 1: Interrupt is enabled
Page 2256: When this bit is set, an interrupt is generated if the MUTEDET bit in the SAI_xSR register is set.
Page 2256: Bit 0 OVRUDRIE: Overrun/underrun interrupt enable.
Page 2256: 0: Interrupt is disabled
Page 2256: 1: Interrupt is enabled
Page 2256: When this bit is set, an interrupt is generated if the OVRUDR bit in the SAI_xSR register is set.
Page 2257: 50.5.11         Interrupt mask register (SAI_BIM)
Page 2257: Bit 6 LFSDETIE: Late frame synchronization detection interrupt enable.
Page 2257: 0: Interrupt is disabled
Page 2257: 1: Interrupt is enabled
Page 2257: When this bit is set, an interrupt will be generated if the LFSDET bit is set in the SAI_xSR register.
Page 2257: Bit 5 AFSDETIE: Anticipated frame synchronization detection interrupt enable.
Page 2257: 0: Interrupt is disabled
Page 2257: 1: Interrupt is enabled
Page 2257: When this bit is set, an interrupt will be generated if the AFSDET bit in the SAI_xSR register is set.
Page 2257: Bit 4 CNRDYIE: Codec not ready interrupt enable (AC’97).
Page 2257: 0: Interrupt is disabled
Page 2257: 1: Interrupt is enabled
Page 2257: When the interrupt is enabled, the audio block detects in the slot 0 (tag0) of the AC’97 frame if the
Page 2257: register is set and an interruption i generated.
Page 2257: Bit 3 FREQIE: FIFO request interrupt enable.
Page 2257: 0: Interrupt is disabled
Page 2257: 1: Interrupt is enabled
Page 2257: When this bit is set, an interrupt is generated if the FREQ bit in the SAI_xSR register is set.
Page 2257: configured before setting FREQIE to avoid a parasitic interruption in receiver mode,
Page 2258: Bit 2 WCKCFGIE: Wrong clock configuration interrupt enable.
Page 2258: 0: Interrupt is disabled
Page 2258: 1: Interrupt is enabled
Page 2258: It generates an interrupt if the WCKCFG flag in the SAI_xSR register is set.
Page 2258: Bit 1 MUTEDETIE: Mute detection interrupt enable.
Page 2258: 0: Interrupt is disabled
Page 2258: 1: Interrupt is enabled
Page 2258: When this bit is set, an interrupt is generated if the MUTEDET bit in the SAI_xSR register is set.
Page 2258: Bit 0 OVRUDRIE: Overrun/underrun interrupt enable.
Page 2258: 0: Interrupt is disabled
Page 2258: 1: Interrupt is enabled
Page 2258: When this bit is set, an interrupt is generated if the OVRUDR bit in the SAI_xSR register is set.
Page 2259: It can generate an interrupt if LFSDETIE bit is set in the SAI_xIM register.
Page 2259: It can generate an interrupt if AFSDETIE bit is set in SAI_xIM register.
Page 2259: It can generate an interrupt if CNRDYIE bit is set in SAI_xIM register.
Page 2260: This flag can generate an interrupt if FREQIE bit is set in SAI_xIM register.
Page 2260: It can generate an interrupt if WCKCFGIE bit is set in SAI_xIM register.
Page 2260: It can generate an interrupt if MUTEDETIE bit is set in SAI_xIM register.
Page 2260: It can generate an interrupt if OVRUDRIE bit is set in SAI_xIM register.
Page 2261: It can generate an interrupt if LFSDETIE bit is set in the SAI_xIM register.
Page 2261: It can generate an interrupt if AFSDETIE bit is set in SAI_xIM register.
Page 2261: It can generate an interrupt if CNRDYIE bit is set in SAI_xIM register.
Page 2262: This flag can generate an interrupt if FREQIE bit is set in SAI_xIM register.
Page 2262: It can generate an interrupt if WCKCFGIE bit is set in SAI_xIM register.
Page 2262: It can generate an interrupt if MUTEDETIE bit is set in SAI_xIM register.
Page 2262: It can generate an interrupt if OVRUDRIE bit is set in SAI_xIM register.
Page 2271: •    Interrupt capabilities
Page 2271: Interrupt services are also available either as an alternative function to the DMA, or for
Page 2272: spdifrx_it                 Digital output              SPDIFRX global interrupt
Page 2281: and channel status can be read via interrupt of DMA. The audio samples are not
Page 2281: channel status and audio samples can be read via interrupt or DMA channels. When
Page 2283: spdifrx_ctrl_dma) or interrupts for transferring the audio samples into the memory. The
Page 2284: them through SPDIFRX_CSR register, and use a dedicated DMA channel or interrupt to
Page 2286: interrupt is generated if the IFEIE bit of the SPDIFRX_CR register is set.
Page 2286: interrupt is generated if the parity interrupt enable PERRIE bit is set in the SPDIFRX_CR
Page 2286: deliver data to SPDIFRX_FMTx_DR even if the interrupt is still pending.
Page 2286: The interrupt is acknowledged by clearing the PERR flag through PERRCF bit.
Page 2286: The overrun error flag OVR is set in the SPDIFRX_SR register and an interrupt is generated
Page 2289: 51.3.12   Interrupt Generation
Page 2289: An interrupt line is shared between:
Page 2289: •   Transfer flow interruption (OVR)
Page 2289: •   Start of new block interrupt (SBD)
Page 2289: Figure 679. SPDIFRX interface interrupt mapping diagram
Page 2290: Clearing interrupt source
Page 2291: •   Connect the SPDIFRX_IN input to an external interrupt event block in order to detect
Page 2291: transfer, circular/no circular mode, DMA interrupts)
Page 2292: •   Enable interrupt for errors and event signaling (IFEIE = SYNCDIE = OVRIE, PERRIE =
Page 2292: Then the CPU will receive interrupts coming either from DMA or SPDIFRX.
Page 2292: 51.4.2      Handling of interrupts coming from SPDIFRX
Page 2292: When an interrupt from the SPDIFRX is received, then the software has to check what is the
Page 2292: source of the interrupt by reading the SPDIFRX_SR register.
Page 2292: programmed. The software just needs to wait for DMA interrupt in order to read
Page 2293: 51.4.3          Handling of interrupts coming from DMA
Page 2293: If an interrupt is coming from the DMA channel used of the channel status (SPDIFRX_CSR):
Page 2293: an interrupt every time 24 values are transferred into the memory, then the first word
Page 2293: If an interrupt is coming from the DMA channel used of the audio samples
Page 2296: 51.5.2          Interrupt mask register (SPDIFRX_IMR)
Page 2296: Bit 6 IFEIE: Serial Interface Error Interrupt Enable
Page 2296: 0: Interrupt is inhibited
Page 2296: 1: A SPDIFRX interface interrupt is generated whenever SERR=1, TERR=1 or FERR=1 in the
Page 2296: 0: Interrupt is inhibited
Page 2296: 1: A SPDIFRX interface interrupt is generated whenever SYNCD = 1 in the SPDIFRX_SR register.
Page 2296: Bit 4 SBLKIE: Synchronization Block Detected Interrupt Enable
Page 2296: 0: Interrupt is inhibited
Page 2296: 1: A SPDIFRX interface interrupt is generated whenever SBD = 1 in the SPDIFRX_SR register.
Page 2296: Bit 3 OVRIE: Overrun error Interrupt Enable
Page 2296: 0: Interrupt is inhibited
Page 2296: 1: A SPDIFRX interface interrupt is generated whenever OVR=1 in the SPDIFRX_SR register
Page 2296: Bit 2 PERRIE: Parity error interrupt enable
Page 2296: 0: Interrupt is inhibited
Page 2296: 1: A SPDIFRX interface interrupt is generated whenever PERR=1 in the SPDIFRX_SR register
Page 2296: Bit 1 CSRNEIE: Control Buffer Ready Interrupt Enable
Page 2296: 0: Interrupt is inhibited
Page 2296: 1: A SPDIFRX interface interrupt is generated whenever CSRNE = 1 in the SPDIFRX_SR register.
Page 2296: Bit 0 RXNEIE: RXNE interrupt enable
Page 2296: 0: Interrupt is inhibited
Page 2296: 1: A SPDIFRX interface interrupt is generated whenever RXNE=1 in the SPDIFRX_SR register
Page 2297: An interrupt is generated if IFEIE=1 in the SPDIFRX_IMR register
Page 2297: An interrupt is generated if IFEIE=1 in the SPDIFRX_IMR register.
Page 2297: An interrupt is generated if IFEIE=1 in the SPDIFRX_IMR register.
Page 2298: An interrupt is generated if SYNCDIE = 1 in the SPDIFRX_IMR register
Page 2298: An interrupt is generated if SBLKIE = 1 in the SPDIFRX_IMR register
Page 2298: An interrupt is generated if OVRIE=1 in the SPDIFRX_IMR register.
Page 2298: An interrupt is generated if PIE = 1 in the SPDIFRX_IMR register.
Page 2298: An interrupt is generated if CBRDYIE = 1 in the SPDIFRX_IMR register
Page 2298: An interrupt is generated if RXNEIE=1 in the SPDIFRX_IMR register.
Page 2299: 51.5.4            Interrupt flag clear register (SPDIFRX_IFCR)
Page 2307: •   Configurable interrupts
Page 2309: swpmi_gbl_it                     SWPMI interrupt signal
Page 2309: interrupt with RDYIE bit in SWPMI_IER register),
Page 2312: by polling status flags in the main loop or inside the SWPMI interrupt routine. There is a 32-
Page 2313: and an interrupt is generated if TCIE bit is set in the SWPMI_IER register (refer to
Page 2315: In the SWPMI interrupt routine, the user must check TXBEF bit in the SWPMI_ISR register.
Page 2316: In the SWPMI interrupt routine, the user must check TXBEF bit in the SWPMI_ISR register.
Page 2316: In the next SWPMI interrupt routine occurrence, the user will update buffer2, and so on.
Page 2316: SWPMI interrupt. If this happens, the software will have to update several buffers.
Page 2317: polling status flags in the main loop or inside the SWPMI interrupt routine. There is a 32-bit
Page 2317: and an interrupt is generated if RIE bit is set in SWPMI_IER register. The user can read the
Page 2318: In the SWPMI interrupt routine, the user must check RXBFF bit in the SWPMI_ISR register.
Page 2320: In the SWPMI interrupt routine, the user must check RXBFF in the SWPMI_ISR register. If it
Page 2320: In the next SWPMI interrupt routine occurrence, the user will read the second frame
Page 2320: In case the application software cannot ensure to handle the SMPMI interrupt before the
Page 2321: TXUNRF flag in the SWPMI_ISR register. An interrupt is generated if TXBUNREIE bit is set
Page 2322: register can be set in order to generate an interrupt as soon as the overrun occurs.
Page 2322: SWPMI_ISR register is set after the EOF reception. An interrupt is generated if RXBEIE bit
Page 2323: Sleep               No effect. SWPMI interrupts cause the device to exit the Sleep mode.
Page 2324: 52.5        SWPMI interrupts
Page 2324: All SWPMI interrupts are connected to the NVIC.
Page 2324: To enable the SWPMI interrupt, the following sequence is required:
Page 2324: 1.   Configure and enable the SWPMI interrupt channel in the NVIC
Page 2324: 2.   Configure the SWPMI to generate SWPMI interrupts (refer to the SWPMI_IER
Page 2324: Table 427. Interrupt control bits
Page 2324: Interrupt event            Event flag                   Sleep      Stop      Standby
Page 2327: 52.6.3          SWPMI Interrupt and Status register (SWPMI_ISR)
Page 2328: 52.6.4          SWPMI Interrupt Flag Clear register (SWPMI_ICR)
Page 2329: 52.6.5           SWPMI Interrupt Enable register (SMPMI_IER)
Page 2330: Bit 11 RDYIE: Transceiver ready interrupt enable
Page 2330: 0: Interrupt is inhibited
Page 2330: 1: A SWPMI interrupt is generated whenever RDYF flag is set in the SWPMI_ISR register
Page 2330: Bit 8 SRIE: Slave resume interrupt enable
Page 2330: 0: Interrupt is inhibited
Page 2330: 1: An SWPMI interrupt is generated whenever SRF flag is set in the SWPMI_ISR register
Page 2330: Bit 7 TCIE: Transmit complete interrupt enable
Page 2330: 0: Interrupt is inhibited
Page 2330: 1: An SWPMI interrupt is generated whenever TCF flag is set in the SWPMI_ISR register
Page 2330: Bit 6 TIE: Transmit interrupt enable
Page 2330: 0: Interrupt is inhibited
Page 2330: 1: An SWPMI interrupt is generated whenever TXE flag is set in the SWPMI_ISR register
Page 2330: Bit 5 RIE: Receive interrupt enable
Page 2330: 0: Interrupt is inhibited
Page 2330: 1: An SWPMI interrupt is generated whenever RXNE flag is set in the SWPMI_ISR register
Page 2330: Bit 4 TXUNRIE: Transmit underrun error interrupt enable
Page 2330: 0: Interrupt is inhibited
Page 2330: 1: An SWPMI interrupt is generated whenever TXBUNRF flag is set in the SWPMI_ISR
Page 2330: Bit 3 RXOVRIE: Receive overrun error interrupt enable
Page 2330: 0: Interrupt is inhibited
Page 2330: 1: An SWPMI interrupt is generated whenever RXBOVRF flag is set in the SWPMI_ISR
Page 2330: Bit 2 RXBERIE: Receive CRC error interrupt enable
Page 2330: 0: Interrupt is inhibited
Page 2330: 1: An SWPMI interrupt is generated whenever RXBERF flag is set in the SWPMI_ISR
Page 2330: Bit 1 TXBEIE: Transmit buffer empty interrupt enable
Page 2330: 0: Interrupt is inhibited
Page 2330: 1: An SWPMI interrupt is generated whenever TXBEF flag is set in the SWPMI_ISR register
Page 2330: Bit 0 RXBFIE: Receive buffer full interrupt enable
Page 2330: 0: Interrupt is inhibited
Page 2330: 1: An SWPMI interrupt is generated whenever RXBFF flag is set in the SWPMI_ISR register
Page 2334: •   Independently maskable interrupts/events:
Page 2335: mdios_it                        MDIOS interrupt signal
Page 2337: If the firmware uses the WRF interrupt and can guarantee that it reads the DINn register
Page 2338: value which was just written), then the firmware can use a read interrupt to know when it is
Page 2339: 5.   Enable read interrupts by setting the RDIE bit in MDIOS_CR1.
Page 2339: 6.   In the interrupt routine, assure that RDFn is set. (no other read flags will be set before
Page 2339: 53.3.7   Write/read flags and interrupts
Page 2339: last data bit is sampled on a write frame. An interrupt is generated if WRIEN=1 (in the
Page 2339: domain, which is on the 15th cycle of a read frame. An interrupt is generated if RDIEN=1 (in
Page 2339: An interrupt occurs if any of the three error flags is set while EIE=1 (MDIOS_CR).
Page 2340: causing the STM32 to wakeup from Stop mode on MDIOS interrupts.
Page 2341: 53.3.10   MDIOS interrupts
Page 2341: There is a single interrupt vector for the three types of interrupts (write, read, and error). Any
Page 2341: of these interrupt sources can wake the STM32 up from Stop mode. All interrupt flags need
Page 2341: to be cleared in order to clear the interrupt line.
Page 2341: Table 432. Interrupt control bits
Page 2341: Interrupt event                     Event flag
Page 2341: Write interrupt                    WRF[31:0]                          WRIE
Page 2341: Read interrupt                     RDF[31:0]                          RDIE
Page 2341: Error interrupt                  SERF (start),                         EIE
Page 2342: Bit 3 EIE: Error interrupt enable.
Page 2342: 0: Interrupt is disabled
Page 2342: 1: Interrupt is enabled
Page 2342: When this bit is set, an interrupt is generated if any of the error flags (PERF, SERF, or TERF in
Page 2342: Bit 2 RDIE: Register Read Interrupt Enable.
Page 2342: 0: Interrupt is disabled
Page 2342: 1: Interrupt is enabled
Page 2342: When this bit is set, an interrupt is generated if any of the read flags (RDF[31:0] in the
Page 2342: Bit 1 WRIE: Register write interrupt enable.
Page 2342: 0: Interrupt is disabled
Page 2342: 1: Interrupt is enabled
Page 2342: When this bit is set, an interrupt is generated if any of the read flags (WRF[31:0] in the
Page 2343: MDIOS register. An interrupt is generates if WRIE (in MDIOS_CR) is set.
Page 2344: MDIOS register. An interrupt is generates if RDIE (in MDIOS_CR) is set.
Page 2353: interrupt signals and IDMA control signals.
Page 2354: sdmmc_it              Digital output     SDMMC global interrupt
Page 2360: –    When the CMDTRANS bit is set and the CMDSUSPEND bit is 0 the interrupt
Page 2361: –    When WAITINT bit is 1, the timer is disabled and the CPSM waits for an interrupt
Page 2361: b)   When writing WAITINT to 0 (interrupt mode abort), the host will send a response
Page 2361: bit [39]), the interrupt period will be started after the response.
Page 2361: SDIO Response bit BS = 1 (response bit [39]), there will be no interrupt period
Page 2361: Response bit DF= 1 (response bit [32]) the interrupt period will be terminated after
Page 2364: 0         0         0          0          0          0         1       Enter e•MMC wait interrupt (Wait-IRQ) mode.
Page 2378: The AHB slave interface generates the interrupt requests, and accesses the SDMMC
Page 2378: interrupt logic.
Page 2379: SDMMC interrupts
Page 2379: The interrupt logic generates an interrupt request signal that is asserted when at least one
Page 2379: conditions that will generate an interrupt. A status flag generates the interrupt request if a
Page 2380: –    The TXUNDERR, RXOVERR, DCRCFAIL, or DTIMEOUT interrupt is generated.
Page 2380: –    The DABORT interrupt is generated.
Page 2380: –    A SDMMC transfer end interrupt is generated and a HOLD or DATAEND flag is
Page 2381: The IDMATE will be generated on an other SDMMC transfer interrupt (TXUNDERR.
Page 2382: •    SDIO interrupts
Page 2382: Interrupt detection                          1        X       X        X         X
Page 2382: SD I/O interrupts
Page 2382: To allow the SD I/O card to interrupt the host, an interrupt function is available on pin 8
Page 2382: (shared with SDMMC_D1 in 4-bit mode) on the SD interface. The use of the interrupt is
Page 2382: optional for each card or function within a card. The SD I/O interrupt is level-sensitive, which
Page 2382: means that the interrupt line must be held active (low) until it is either recognized and acted
Page 2382: upon by the host or de-asserted due to the end of the interrupt period. After the host has
Page 2382: serviced the interrupt, the interrupt status bit is cleared via an I/O write to the appropriate bit
Page 2382: in the SD I/O card internal registers. The interrupt output of all SD I/O cards is active low and
Page 2382: In SD 1-bit mode pin 8 is dedicated to the interrupt function (IRQ), and there are no timing
Page 2382: constraints on interrupts.
Page 2382: In SD 4-bit mode the host samples the level of pin 8 (SDMMC_D1/IRQ) into the interrupt
Page 2382: detector only during the interrupt period. At all other times, the host interrupt ignores this
Page 2382: value. The interrupt period begins when interrupts are enabled at the card and SDIOEN bit
Page 2382: In 4-bit mode the card can generate a synchronous or asynchronous interrupt as indicated
Page 2382: •    Synchronous interrupt, require the SDMMC_CK to be active.
Page 2382: •    Asynchronous interrupt, can be generated when the SDMMC_CK is stopped, 4 cycles
Page 2382: after the start of the card interrupt period following the last data block.
Page 2383: Figure 710. Asynchronous interrupt generation
Page 2383: Interrupt period
Page 2383: The timing of the interrupt period is depended on the bus speed mode:
Page 2383: In DS, HS, SDR12, and SDR25 mode, selected by register bit BUSSPEED, the interrupt
Page 2383: •     The interrupt period ends at the next clock from the End bit of a command that
Page 2383: •     The interrupt period resumes 2 SDMMC_CK after the completion of the data block.
Page 2383: •     At the data block gap the interrupt period is limited to 2 SDMMC_CK cycles.
Page 2383: Figure 711. Synchronous interrupt period data read
Page 2383: Interrupt period                    IRQ                        Data1                   IRQ             Data1
Page 2384: Figure 712. Synchronous interrupt period data write
Page 2384: Interrupt period           IRQ                            Data1                         IRQ              Data1
Page 2384: delay from the card to host, the interrupt period is asynchronous.
Page 2384: •     The card interrupt period ends after 0 to 2 SDMMC_CK cycles after the End bit of a
Page 2384: or when the DTEN bit is set. At the host the interrupt period ends after the End bit of a
Page 2384: command that transfers data block(s). A card interrupt issued in the 1 to 2 cycles after
Page 2384: the command End bit are not detected by the host during this interrupt period.
Page 2384: •     The card interrupt period resumes 2 to 4 SDMMC_CK after the completion of the last
Page 2384: data block. The host will resume the interrupt period always 2 cycles after the last data
Page 2384: •     There is NO interrupt period at the data block gap.
Page 2385: Figure 713. Asynchronous interrupt period data read
Page 2385: Interrupt period             IRQ                                        Data1                 IRQ
Page 2385: Figure 714. Asynchronous interrupt period data write
Page 2385: Interrupt period         IRQ                                          Data1                                              IRQ
Page 2385: ending with STOP_TRANSMISSION command”, the SDMMC will mask the interrupt period
Page 2385: The interrupt period is applicable for both memory and I/O operations.
Page 2385: In 4-bit mode interrupts can be differentiated from other signaling according Table 455.
Page 2386: Table 455. 4-bit mode Start, interrupt, and CRC-status Signaling detection
Page 2386: SDMMC data line                   Start              Interrupt            CRC-status
Page 2386: the interrupt period after the suspend command response when the bus is suspended
Page 2387: the CMDSUSPEND bit set, which will end the interrupt period when data transfer is
Page 2387: CMDSUSPEND bit set. This allows to start the interrupt period after the suspend
Page 2387: CMDSUSPEND bit set. This will end the interrupt period and start the data transfer.
Page 2388: SDMMC_Dn    Read data                                 Interrupt period                H                           Read data
Page 2389: interval, the SDMMC can still detect SDIO interrupts on SDMMC_D1.
Page 2389: based on the interrupt period generated by the card on SDMMC_D1. The host by asserting
Page 2389: SDMMC_D2 low during the interrupt period requests the card to enter ReadWait. To exit
Page 2390: During the ReadWait interval, the SDMMC can detect SDIO interrupts on SDMMC_D1.
Page 2393: 1.   Enable interrupt on BUSYD0END.
Page 2393: 3.   On BUSYD0END interrupt, card is in Sleep state
Page 2393: 2.   Enable interrupt on BUSYD0END.
Page 2393: 4.   On BUSYD0END interrupt card is in Standby state.
Page 2394: 54.5.4      Interrupt mode (Wait-IRQ)
Page 2394: The host and card enter and exit interrupt mode (Wait-IRQ) simultaneously. In interrupt
Page 2394: mode there is no data transfer. The only message allowed is an interrupt service request
Page 2394: response from the card or the host. For the interrupt mode to work correctly the
Page 2394: (GO_IRQ_STATE). While waiting for an interrupt response the SDMMC_CK clock signal
Page 2394: A card in interrupt mode (IRQ state):
Page 2394: •     is waiting for an internal card interrupt event. Once the event occurs, the card starts to
Page 2394: send the interrupt service request response. The response is sent in open-drain mode.
Page 2394: •     while waiting for the internal card interrupt event, the card also monitors the
Page 2394: interrupt mode and switch to Standby state.
Page 2394: The host in interrupt mode (CPSM Wait state waiting for interrupt):
Page 2394: •     is waiting for a card interrupt service request response (Start bit).
Page 2394: •     while waiting for a card interrupt service request response the host may abort the
Page 2394: interrupt mode (by clearing the WAITINT register bit), which causes the host to send a
Page 2394: interrupt service request response R5 with RCA = 0x0000 in open-drain mode.
Page 2394: When sending the interrupt service request response, the sender bit-wise monitors the
Page 2394: SDMMC_CMD bit stream. The sender whose interrupt service request response bit does
Page 2394: senders only one will successfully send its full interrupt service request response. i.e. If the
Page 2394: To handle the interrupt mode, the following procedure applies:
Page 2395: 3.   Enable wait for interrupt by setting WAITINT register bit.
Page 2395: waiting for a interrupt service request response.
Page 2395: 5.   To exit the wait for interrupt state (CPSM Wait state):
Page 2395: a)   Upon the detection of an interrupt service request response Start bit the CPSM
Page 2395: b)   To abort the interrupt mode the host clears the WAITINT register bit, which will
Page 2395: cause the host to send an interrupt service request response by its self. Which will
Page 2395: Note:    On a simultaneous send interrupt service request response Start bit collision the host will
Page 2396: and enable the ACKFAIL and ACKTIMEOUT interrupt.
Page 2396: 4.    Enable the DTIMEOUT, DATAEND, and CMDSENT interrupts for end of boot
Page 2408: signals interrupt period start/end
Page 2408: CMDSUSPEND = 1 and CMDTRANS = 0 Suspend command, start interrupt period when
Page 2408: CMDSUSPEND = 1 and CMDTRANS = 1 Resume command with data, end interrupt period
Page 2408: Bit 10 WAITINT: CPSM waits for interrupt request
Page 2408: If this bit is set, the CPSM disables command timeout and waits for an card interrupt request
Page 2408: If this bit is cleared in the CPSM Wait state, will cause the abort of the interrupt mode.
Page 2409: Bit 6 CMDTRANS: The CPSM treats the command as a data transfer command, stops the interrupt
Page 2409: If this bit is set, the CPSM issues an end of interrupt period and issues DataEnable signal to
Page 2412: Bit 11 SDIOEN: SD I/O interrupt enable functions
Page 2412: If this bit is set, the DPSM enables the SD I/O card specific interrupt operation.
Page 2414: writing to the SDMMC interrupt Clear register (see SDMMC_ICR)
Page 2414: The interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
Page 2414: The interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
Page 2414: The interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
Page 2415: The interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
Page 2415: The interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
Page 2415: The interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
Page 2415: Bit 22 SDIOIT: SDIO interrupt received
Page 2415: The interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
Page 2415: to data transfer. Interrupt flag is cleared by writing corresponding interrupt clear bit in
Page 2415: generate an interrupt.
Page 2415: This is a hardware status flag only, does not generate an interrupt. This bit is cleared when
Page 2415: This is a hardware status flag only, does not generate an interrupt. This bit is cleared when
Page 2415: This is a hardware status flag only, does not generate an interrupt.
Page 2415: This is a hardware status flag only, does not generate an interrupt.
Page 2415: Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
Page 2416: (CRC check passed) and DPSM moves to the READWAIT state. Interrupt flag is cleared by
Page 2416: writing corresponding interrupt clear bit in SDMMC_ICR.
Page 2416: Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
Page 2416: (data counter, DATACOUNT is zero and no errors occur). Interrupt flag is cleared by writing
Page 2416: corresponding interrupt clear bit in SDMMC_ICR.
Page 2416: Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
Page 2416: Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
Page 2416: Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
Page 2416: Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
Page 2416: Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
Page 2416: Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
Page 2416: Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
Page 2416: Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
Page 2416: Note:          FIFO interrupt flags shall be masked in SDMMC_MASKR when using IDMA mode.
Page 2416: 54.8.12        SDMMC interrupt clear register (SDMMC_ICR)
Page 2419: The interrupt mask register determines which status flags generate an interrupt request by
Page 2419: Bit 28 IDMABTCIE: IDMA buffer transfer complete interrupt enable
Page 2419: Set and cleared by software to enable/disable the interrupt generated when the IDMA has
Page 2419: 0: IDMA buffer transfer complete interrupt disabled
Page 2419: 1: IDMA buffer transfer complete interrupt enabled
Page 2419: Bit 26 CKSTOPIE: Voltage Switch clock stopped interrupt enable
Page 2419: Set and cleared by software to enable/disable interrupt caused by Voltage Switch clock
Page 2419: 0: Voltage Switch clock stopped interrupt disabled
Page 2419: 1: Voltage Switch clock stopped interrupt enabled
Page 2419: Bit 25 VSWENDIE: Voltage switch critical timing section completion interrupt enable
Page 2419: Set and cleared by software to enable/disable the interrupt generated when voltage switch
Page 2419: 0: Voltage switch critical timing section completion interrupt disabled
Page 2419: 1: Voltage switch critical timing section completion interrupt enabled
Page 2419: Bit 24 ACKTIMEOUTIE: Acknowledgment timeout interrupt enable
Page 2419: Set and cleared by software to enable/disable interrupt caused by acknowledgment timeout.
Page 2419: 0: Acknowledgment timeout interrupt disabled
Page 2419: 1: Acknowledgment timeout interrupt enabled
Page 2419: Bit 23 ACKFAILIE: Acknowledgment Fail interrupt enable
Page 2419: Set and cleared by software to enable/disable interrupt caused by acknowledgment Fail.
Page 2419: 0: Acknowledgment Fail interrupt disabled
Page 2419: 1: Acknowledgment Fail interrupt enabled
Page 2419: Bit 22 SDIOITIE: SDIO mode interrupt received interrupt enable
Page 2419: Set and cleared by software to enable/disable the interrupt generated when receiving the
Page 2419: SDIO mode interrupt.
Page 2419: 0: SDIO Mode interrupt received interrupt disabled
Page 2419: 1: SDIO Mode interrupt received interrupt enabled
Page 2420: Bit 21 BUSYD0ENDIE: BUSYD0END interrupt enable
Page 2420: Set and cleared by software to enable/disable the interrupt generated when SDMMC_D0
Page 2420: 0: BUSYD0END interrupt disabled
Page 2420: 1: BUSYD0END interrupt enabled
Page 2420: Bit 18 TXFIFOEIE: Tx FIFO empty interrupt enable
Page 2420: Set and cleared by software to enable/disable interrupt caused by Tx FIFO empty.
Page 2420: 0: Tx FIFO empty interrupt disabled
Page 2420: 1: Tx FIFO empty interrupt enabled
Page 2420: Bit 17 RXFIFOFIE: Rx FIFO full interrupt enable
Page 2420: Set and cleared by software to enable/disable interrupt caused by Rx FIFO full.
Page 2420: 0: Rx FIFO full interrupt disabled
Page 2420: 1: Rx FIFO full interrupt enabled
Page 2420: Bit 15 RXFIFOHFIE: Rx FIFO half full interrupt enable
Page 2420: Set and cleared by software to enable/disable interrupt caused by Rx FIFO half full.
Page 2420: 0: Rx FIFO half full interrupt disabled
Page 2420: 1: Rx FIFO half full interrupt enabled
Page 2420: Bit 14 TXFIFOHEIE: Tx FIFO half empty interrupt enable
Page 2420: Set and cleared by software to enable/disable interrupt caused by Tx FIFO half empty.
Page 2420: 0: Tx FIFO half empty interrupt disabled
Page 2420: 1: Tx FIFO half empty interrupt enabled
Page 2420: Bit 11 DABORTIE: Data transfer aborted interrupt enable
Page 2420: Set and cleared by software to enable/disable interrupt caused by a data transfer being
Page 2420: 0: Data transfer abort interrupt disabled
Page 2420: 1: Data transfer abort interrupt enabled
Page 2420: Bit 10 DBCKENDIE: Data block end interrupt enable
Page 2420: Set and cleared by software to enable/disable interrupt caused by data block end.
Page 2420: 0: Data block end interrupt disabled
Page 2420: 1: Data block end interrupt enabled
Page 2420: Bit 9 DHOLDIE: Data hold interrupt enable
Page 2420: Set and cleared by software to enable/disable the interrupt generated when sending new
Page 2420: 0: Data hold interrupt disabled
Page 2420: 1: Data hold interrupt enabled
Page 2420: Bit 8 DATAENDIE: Data end interrupt enable
Page 2420: Set and cleared by software to enable/disable interrupt caused by data end.
Page 2420: 0: Data end interrupt disabled
Page 2420: 1: Data end interrupt enabled
Page 2420: Bit 7 CMDSENTIE: Command sent interrupt enable
Page 2420: Set and cleared by software to enable/disable interrupt caused by sending command.
Page 2420: 0: Command sent interrupt disabled
Page 2420: 1: Command sent interrupt enabled
Page 2421: Bit 6 CMDRENDIE: Command response received interrupt enable
Page 2421: Set and cleared by software to enable/disable interrupt caused by receiving command
Page 2421: 0: Command response received interrupt disabled
Page 2421: 1: command Response received interrupt enabled
Page 2421: Bit 5 RXOVERRIE: Rx FIFO overrun error interrupt enable
Page 2421: Set and cleared by software to enable/disable interrupt caused by Rx FIFO overrun error.
Page 2421: 0: Rx FIFO overrun error interrupt disabled
Page 2421: 1: Rx FIFO overrun error interrupt enabled
Page 2421: Bit 4 TXUNDERRIE: Tx FIFO underrun error interrupt enable
Page 2421: Set and cleared by software to enable/disable interrupt caused by Tx FIFO underrun error.
Page 2421: 0: Tx FIFO underrun error interrupt disabled
Page 2421: 1: Tx FIFO underrun error interrupt enabled
Page 2421: Bit 3 DTIMEOUTIE: Data timeout interrupt enable
Page 2421: Set and cleared by software to enable/disable interrupt caused by data timeout.
Page 2421: 0: Data timeout interrupt disabled
Page 2421: 1: Data timeout interrupt enabled
Page 2421: Bit 2 CTIMEOUTIE: Command timeout interrupt enable
Page 2421: Set and cleared by software to enable/disable interrupt caused by command timeout.
Page 2421: 0: Command timeout interrupt disabled
Page 2421: 1: Command timeout interrupt enabled
Page 2421: Bit 1 DCRCFAILIE: Data CRC fail interrupt enable
Page 2421: Set and cleared by software to enable/disable interrupt caused by data CRC failure.
Page 2421: 0: Data CRC fail interrupt disabled
Page 2421: 1: Data CRC fail interrupt enabled
Page 2421: Bit 0 CCRCFAILIE: Command CRC fail interrupt enable
Page 2421: Set and cleared by software to enable/disable interrupt caused by command CRC failure.
Page 2421: 0: Command CRC fail interrupt disabled
Page 2421: 1: Command CRC fail interrupt enabled
Page 2428: fdcan_cal_it          Digital output    FDCAN calibration interrupt
Page 2428: fdcan1_intr0_it                         FDCAN1 interrupt0
Page 2428: fdcan1_intr1_it                         FDCAN1 interrupt1
Page 2428: fdcan2_intr0_it                         FDCAN2 interrupt0
Page 2428: fdcan2_intr1_it                         FDCAN2 interrupt1
Page 2430: fdcan1_intr0_it                       Interrupts
Page 2431: •   Maskable module interrupts
Page 2432: fdcan_intr0_it                           Interrupts                                                      FDCAN_RXFD_MODE
Page 2432: Dual interrupt lines
Page 2432: The FDCAN peripheral provides two interrupt lines fdcan_intr0_it and fdcan_intr1_it. By
Page 2432: programming EINT0 and EINT1 bits in FDCAN_ILE register, the interrupt lines can be
Page 2433: RAM. Stop watch trigger, event trigger, and time mark interrupt are synchronization
Page 2441: FDCAN_TSCV resets the counter to 0. When the timestamp counter wraps around interrupt
Page 2442: When the counter reaches 0, interrupt flag FDCAN_IR.TOO is set. In Continuous mode, the
Page 2443: •    Set high priority message interrupt flag FDCAN_IR.HPM
Page 2443: •    Set high priority message interrupt flag FDCAN_IR.HPM and store received frame in
Page 2443: •    Set high priority message interrupt flag FDCAN_IR.HPM and store received frame in
Page 2447: corresponding Rx FIFO is full, this message is discarded and interrupt flag
Page 2447: level reaches the Rx FIFO watermark configured by FDCAN_RXFnC.FnWM, interrupt flag
Page 2447: signaled by RXFnS.FnF = 1. In addition interrupt flag FDCAN_IR.RFnF is set.
Page 2447: interrupt flag FDCAN_IR.RFnL is set.
Page 2448: dedicated Rx buffer) in the interrupt register is set.
Page 2448: •    Reset interrupt flag FDCAN_IR.DRX
Page 2453: FIFO is full, this event is discarded and interrupt flag FDCAN_IR.TEFL is set.
Page 2453: FDCAN_TXEFC.EFWM, interrupt flag FDCAN_IR.TEFW is set.
Page 2458: calibration state sets interupt flag FDCAN_CCU_IR.CSC, if enabled by the interrupt enable
Page 2458: A calibration watchdog event also sets interrupt flag FDCAN_CCU_IR.CWE. If enabled by
Page 2458: FDCAN_CCU_IE.CWEE, interrupt line cu_int is activated (set to high). Interrupt line cu_int
Page 2458: remains active until interrupt flag FDCAN_CCU_IR.CWE is reset
Page 2463: application failed to serve the application watchdog, interrupt flag FDCAN_TTIR.AW is set.
Page 2463: The timing events which cause a pulse at output FDCAN trigger time mark interrupt pulse
Page 2463: m_ttcan_tmp and FDCAN register time mark interrupt pulsem_ttcan_rtp are generated in
Page 2469: Init_Watch_Trigger, interrupt flag FDCAN_TTIR.IWT is set, the FSE is frozen, and the cycle
Page 2469: interrupt flag FDCAN_TTIR.WT, switch off its CAN bus output, and enter the bus monitoring
Page 2470: Init_Watch_Trigger, the attempted transmission is aborted, interrupt flag FDCAN_TTIR.IWT
Page 2470: severity 3), set interrupt flag FDCAN_TTIR.WT, switch off its CAN bus output, and enter the
Page 2470: the FDCAN message schedule may be interrupted by inserting Gaps between the basic
Page 2471: register time mark interrupt (FDCAN_TTIR.RTMI = 1) will set FDCAN_TTOCN.FGP
Page 2471: None of these options can cause a basic cycle to be interrupted with a reference message.
Page 2471: FDCAN_TTOCN.SWS is different from 00 and TT interrupt register flag FDCAN_TTIR.SWE
Page 2471: FDCAN_TTOCN.SWP) on stop watch trigger pin fdcan_swt. This will set interrupt flag
Page 2474: watchdog is not served in time, bit FDCAN_TTOST.AWE and interrupt flag
Page 2475: reached 7. In addition interrupt flag FDCAN_TTIR.SE2 is set. The error level
Page 2475: Tx_Trigger event occurs. In addition interrupt flag FDCAN_TTIR.TXO is set. The
Page 2475: an exclusive Rx_Trigger has reached seven. In addition interrupt flag
Page 2475: matrix cycle. In addition interrupt flag FDCAN_TTIR.TXU is set. The error level
Page 2478: 55.3.14     TTCAN interrupt and error handling
Page 2478: The TT interrupt register FDCAN_TTIR consists off our segments. Each interrupt can be
Page 2478: enabled separately by the corresponding bit in the TT interrupt enable register
Page 2479: values are captured. The trigger time mark interrupt notifies the application that a specific
Page 2479: Time_Base_Trigger is reached. The register time mark interrupt signals that the time
Page 2479: time mark interrupt flag (FDCAN_TTIR.TTMI) is set when the cycle time has reached
Page 2479: message buffer 0. The Watch_Trigger interrupt flag (FDCAN_TTIR.WT) is set when the
Page 2479: Register time mark interrupts (FDCAN_TTIR.RTMI) are also possible.
Page 2480: interrupt flags FDCAN_TTIR.GTE and FDCAN_TTIR.GTD are set.
Page 2481: FDCAN_TTOST.SPL is reset, and interrupt flag FDCAN_TTIR.CSM is set.
Page 2488: of the filter list is reached. If SFEC = “100”, “101”, or “110” a match sets interrupt flag
Page 2488: FDCAN_IR.HPM and, if enabled, an interrupt is generated. In this case register
Page 2489: of the filter list is reached. If EFEC = 100, 101, or 110 a match sets interrupt flag
Page 2489: FDCAN_IR.HPM and, if enabled, an interrupt is generated. In this case register
Page 2494: message RAM until the counter has counted down to 0, the counter stops and interrupt flag
Page 2499: around sets interrupt flag FDCAN_IR.TSW. Write access resets the counter to 0. When
Page 2500: the configuration of FDCAN_TSCC.TCP. When decremented to 0, interrupt flag
Page 2500: CEL. The counter stops at 0xFF; the next increment of TEC or REC sets interrupt flag
Page 2504: 55.4.15        FDCAN interrupt register (FDCAN_IR)
Page 2504: whether an interrupt is generated. The configuration of ILS controls on which interrupt line
Page 2504: an interrupt is signaled.
Page 2505: Bit 26 WDI: Watchdog interrupt
Page 2507: 55.4.16        FDCAN interrupt enable register (FDCAN_IE)
Page 2507: The settings in the interrupt enable register determine which status changes in the interrupt
Page 2507: register will be signaled on an interrupt line.
Page 2508: Bit 26 WDIE: Watchdog interrupt enable
Page 2508: 0: Interrupt disabled
Page 2508: 1: Interrupt enabled
Page 2508: 0: Interrupt disabled
Page 2508: 1: Interrupt enabled
Page 2508: Bit 24 EWE: Warning status interrupt enable
Page 2508: 0: Interrupt disabled
Page 2508: 1: Interrupt enabled
Page 2508: Bit 23 EPE: Error passive interrupt enable
Page 2508: 0: Interrupt disabled
Page 2508: 1: Interrupt enabled
Page 2508: Bit 22 ELOE: Error logging overflow interrupt enable
Page 2508: 0: Interrupt disabled
Page 2508: 1: Interrupt enabled
Page 2508: Bit 21 BEUE: Bit error uncorrected interrupt enable
Page 2508: 0: Interrupt disabled
Page 2508: 1: Interrupt enabled
Page 2508: Bit 20 BECE: Bit error corrected interrupt enable
Page 2508: 0: Interrupt disabled
Page 2508: 1: Interrupt enabled
Page 2508: Bit 19 DRXE: Message stored to dedicated Rx buffer interrupt enable
Page 2508: 0: Interrupt disabled
Page 2508: 1: Interrupt enabled
Page 2508: Bit 18 TOOE: Timeout occurred interrupt enable
Page 2508: 0: Interrupt disabled
Page 2508: 1: Interrupt enabled
Page 2508: Bit 17 MRAFE: Message RAM access failure interrupt enable
Page 2508: 0: Interrupt disabled
Page 2508: 1: Interrupt enabled
Page 2508: Bit 16 TSWE: Timestamp wraparound interrupt enable
Page 2508: 0: Interrupt disabled
Page 2508: 1: Interrupt enabled
Page 2508: Bit 15 TEFLE: Tx event FIFO element lost interrupt enable
Page 2508: 0: Interrupt disabled
Page 2508: 1: Interrupt enabled
Page 2508: Bit 14 TEFFE: Tx event FIFO full interrupt enable
Page 2508: 0: Interrupt disabled
Page 2508: 1: Interrupt enabled
Page 2508: Bit 13 TEFWE: Tx event FIFO watermark reached interrupt enable
Page 2508: 0: Interrupt disabled
Page 2508: 1: Interrupt enabled
Page 2509: Bit 12 TEFNE: Tx event FIFO new entry interrupt enable
Page 2509: 0: Interrupt disabled
Page 2509: 1: Interrupt enabled
Page 2509: Bit 11 TFEE: Tx FIFO empty interrupt enable
Page 2509: 0: Interrupt disabled
Page 2509: 1: Interrupt enabled
Page 2509: Bit 10 TCFE: Transmission cancellation finished interrupt enable
Page 2509: 0: Interrupt disabled
Page 2509: 1: Interrupt enabled
Page 2509: Bit 9 TCE: Transmission completed interrupt enable
Page 2509: 0: Interrupt disabled
Page 2509: 1: Interrupt enabled
Page 2509: Bit 8 HPME: High priority message interrupt enable
Page 2509: 0: Interrupt disabled
Page 2509: 1: Interrupt enabled
Page 2509: Bit 7 RF1LE: Rx FIFO 1 message lost interrupt enable
Page 2509: 0: Interrupt disabled
Page 2509: 1: Interrupt enabled
Page 2509: Bit 6 RF1FE: Rx FIFO 1 full interrupt enable
Page 2509: 0: Interrupt disabled
Page 2509: 1: Interrupt enabled
Page 2509: Bit 5 RF1WE: Rx FIFO 1 watermark reached interrupt enable
Page 2509: 0: Interrupt disabled
Page 2509: 1: Interrupt enabled
Page 2509: Bit 4 RF1NE: Rx FIFO 1 new message interrupt enable
Page 2509: 0: Interrupt disabled
Page 2509: 1: Interrupt enabled
Page 2509: Bit 3 RF0LE: Rx FIFO 0 message lost interrupt enable
Page 2509: 0: Interrupt disabled
Page 2509: 1: Interrupt enabled
Page 2509: Bit 2 RF0FE: Rx FIFO 0 full interrupt enable
Page 2509: 0: Interrupt disabled
Page 2509: 1: Interrupt enabled
Page 2509: Bit 1 RF0WE: Rx FIFO 0 watermark reached interrupt enable
Page 2509: 0: Interrupt disabled
Page 2509: 1: Interrupt enabled
Page 2509: Bit 0 RF0NE: Rx FIFO 0 new message interrupt enable
Page 2509: 0: Interrupt disabled
Page 2509: 1: Interrupt enabled
Page 2510: 55.4.17        FDCAN interrupt line select register (FDCAN_ILS)
Page 2510: This register assigns an interrupt generated by a specific interrupt flag from the interrupt
Page 2510: register to one of the two module interrupt lines. For interrupt generation the respective
Page 2510: interrupt line has to be enabled via FDCAN_ILE.EINT0 and FDCAN_ILE.EINT1.
Page 2510: Bit 26 WDIL: Watchdog interrupt Line
Page 2510: Bit 24 EWL: Warning status interrupt Line
Page 2510: Bit 23 EPL: Error passive interrupt line
Page 2510: Bit 22 ELOL: Error logging overflow interrupt line
Page 2510: Bit 21 BEUL: Bit error uncorrected interrupt line
Page 2510: Bit 20 BECL: Bit error corrected interrupt line
Page 2510: Bit 19 DRXL: Message stored to dedicated Rx buffer interrupt line
Page 2510: Bit 18 TOOL: Timeout occurred interrupt Line
Page 2510: Bit 17 MRAFL: Message RAM access failure interrupt line
Page 2510: Bit 16 TSWL: Timestamp wraparound interrupt line
Page 2510: Bit 15 TEFLL: Tx event FIFO element Lost interrupt line
Page 2510: Bit 14 TEFFL: Tx event FIFO full interrupt line
Page 2510: Bit 13 TEFWL: Tx event FIFO watermark reached interrupt line
Page 2510: Bit 12 TEFNL: Tx event FIFO new entry interrupt line
Page 2510: Bit 11 TFEL: Tx FIFO empty interrupt Line
Page 2510: Bit 10 TCFL: Transmission cancellation finished interrupt line
Page 2510: Bit 9 TCL: Transmission completed interrupt line
Page 2510: Bit 8 HPML: High priority message interrupt line
Page 2510: Bit 7 RF1LL: Rx FIFO 1 message lost interrupt line
Page 2511: Bit 6 RF1FL: Rx FIFO 1 full interrupt line
Page 2511: Bit 5 RF1WL: Rx FIFO 1 watermark reached interrupt line
Page 2511: Bit 4 RF1NL: Rx FIFO 1 new message interrupt line
Page 2511: Bit 3 RF0LL: Rx FIFO 0 message lost interrupt line
Page 2511: Bit 2 RF0FL: Rx FIFO 0 full interrupt line
Page 2511: Bit 1 RF0WL: Rx FIFO 0 watermark reached interrupt line
Page 2511: Bit 0 RF0NL: Rx FIFO 0 new message interrupt line
Page 2511: 55.4.18        FDCAN interrupt line enable register (FDCAN_ILE)
Page 2511: Each of the two interrupt lines to the CPU can be enabled/disabled separately by
Page 2511: Bit 1 EINT1: Enable interrupt Line 1
Page 2511: 0: Interrupt line fdcan_intr0_it disabled
Page 2511: 1: Interrupt line fdcan_intr0_it enabled
Page 2511: Bit 0 EINT0: Enable interrupt Line 0
Page 2511: 0: Interrupt line fdcan_intr1_it disabled
Page 2511: 1: Interrupt line fdcan_intr1_it enabled
Page 2517: 0: Watermark interrupt disabled
Page 2517: 1-64: Level for Rx FIFO 0 watermark interrupt (FDCAN_IR.RF0W)
Page 2517: >64: Watermark interrupt disabled
Page 2517: This bit is a copy of interrupt flag FDCAN_IR.RF0L. When FDCAN_IR.RF0L is reset, this
Page 2519: 0: Watermark interrupt disabled
Page 2519: 1-64: Level for Rx FIFO 1 watermark interrupt (FDCAN_IR.RF1W)
Page 2519: >64: Watermark interrupt disabled.
Page 2520: This bit is a copy of interrupt flag FDCAN_IR.RF1L. When FDCAN_IR.RF1L is reset, this
Page 2527: 55.4.42       FDCAN Tx buffer transmission interrupt enable register
Page 2528: Bits 31:0 TIE[31:0]: Transmission interrupt enable
Page 2528: Each Tx buffer has its own transmission interrupt enable bit.
Page 2528: 0: Transmission interrupt disabled
Page 2528: 1: Transmission interrupt enable
Page 2528: 55.4.43        FDCAN Tx buffer cancellation finished interrupt enable register
Page 2528: Bits 31:0 CFIE[31:0]: Cancellation finished interrupt enable.
Page 2528: Each Tx buffer has its own cancellation finished interrupt enable bit.
Page 2528: 0: Cancellation finished interrupt disabled
Page 2528: 1: Cancellation finished interrupt enabled
Page 2529: 0: Watermark interrupt disabled
Page 2529: 1-32: Level for Tx event FIFO watermark interrupt (FDCAN_IR.TEFW)
Page 2529: >32: Watermark interrupt disabled
Page 2529: This bit is a copy of interrupt flag FDCAN_IR.TEFL. When FDCAN_IR.TEFL is reset, this
Page 2536: 1: Next reference message started when register time mark interrupt FDCAN_TTIR.RTMI
Page 2537: Bit 8 TTIE: Trigger time mark interrupt pulse enable
Page 2537: time mark interrupt pulse is generated when the trigger memory element becomes active,
Page 2537: 0: Trigger time mark interrupt output m_ttcan_tmp disabled
Page 2537: 1: Trigger time mark interrupt output m_ttcan_tmp enabled
Page 2537: 00: No Register time mark interrupt generated
Page 2537: 01: Register time mark interrupt if time mark = cycle time
Page 2537: 10: Register time mark interrupt if time mark = local time
Page 2537: 11: Register time mark interrupt if time mark = global time
Page 2537: Bit 5 RTIE: Register time mark interrupt pulse enable.
Page 2537: Register time mark interrupts are configured by register FDCAN_TTTMK. A register time
Page 2537: mark interrupt pulse with the length of one m_ttcan_clk period is generated when time
Page 2537: 0: Register time mark interrupt output disabled
Page 2537: 1: Register time mark interrupt output enabled
Page 2538: A time mark interrupt (FDCAN_TTIR.TMI = 1) is generated when the time base indicated by
Page 2539: 55.4.55        FDCAN TT interrupt register (FDCAN_TTIR)
Page 2540: Bit 4 RTMI: Register time mark interrupt.
Page 2541: 55.4.56        FDCAN TT interrupt enable register (FDCAN_TTIE)
Page 2541: The settings in the TT interrupt enable register determine which status changes in the TT
Page 2541: interrupt register will result in an interrupt.
Page 2541: Bit 18 CERE: Configuration error interrupt enable
Page 2541: 0: TT interrupt disabled
Page 2541: 1: TT interrupt enabled
Page 2541: Bit 17 AWE: Application watchdog interrupt enable
Page 2541: 0: TT interrupt disabled
Page 2541: 1: TT interrupt enabled
Page 2541: Bit 16 WTE: Watch trigger interrupt enable
Page 2541: 0: TT interrupt disabled
Page 2541: 1: TT interrupt enabled
Page 2541: Bit 15 IWTE: Initialization watch trigger interrupt enable
Page 2541: 0: TT interrupt disabled
Page 2541: 1: TT interrupt enabled
Page 2542: Bit 14 ELCE: Change error level interrupt enable
Page 2542: 0: TT interrupt disabled
Page 2542: 1: TT interrupt enabled
Page 2542: Bit 13 SE2E: Scheduling error 2 interrupt enable
Page 2542: 0: TT interrupt disabled
Page 2542: 1: TT interrupt enabled
Page 2542: Bit 12 SE1E: Scheduling error 1 interrupt enable
Page 2542: 0: TT interrupt disabled
Page 2542: 1: TT interrupt enabled
Page 2542: Bit 11 TXOE: Tx count overflow interrupt enable
Page 2542: 0: TT interrupt disabled
Page 2542: 1: TT interrupt enabled
Page 2542: Bit 10 TXUE: Tx count underflow interrupt enable
Page 2542: 0: TT interrupt disabled
Page 2542: 1: TT interrupt enabled
Page 2542: Bit 9 GTEE: Global time error interrupt enable
Page 2542: 0: TT interrupt disabled
Page 2542: 1: TT interrupt enabled
Page 2542: Bit 8 GTDE: Global time discontinuity interrupt enable
Page 2542: 0: TT interrupt disabled
Page 2542: 1: TT interrupt enabled
Page 2542: Bit 7 GTWE: Global time wrap interrupt enable
Page 2542: 0: TT interrupt disabled
Page 2542: 1: TT interrupt enabled
Page 2542: Bit 6 SWEE: Stop watch event interrupt enable
Page 2542: 0: TT interrupt disabled
Page 2542: 1: TT interrupt enabled
Page 2542: Bit 5 TTMIE: Trigger time mark event internal interrupt enable
Page 2542: 0: TT interrupt disabled
Page 2542: 1: TT interrupt enabled
Page 2542: Bit 4 RTMIE: Register time mark interrupt enable
Page 2542: 0: TT interrupt disabled
Page 2542: 1: TT interrupt enabled
Page 2542: Bit 3 SOGE: Start of gap interrupt enable
Page 2542: 0: TT interrupt disabled
Page 2542: 1: TT interrupt enabled
Page 2542: Bit 2 CSME: Change of synchronization mode interrupt enable
Page 2542: 0: TT interrupt disabled
Page 2542: 1: TT interrupt enabled
Page 2543: Bit 1 SMCE: Start of matrix cycle interrupt enable
Page 2543: 0: TT interrupt disabled
Page 2543: 1: TT interrupt enabled
Page 2543: Bit 0 SBCE: Start of basic cycle interrupt enable
Page 2543: 0: TT interrupt disabled
Page 2543: 1: TT interrupt enabled
Page 2543: 55.4.57        FDCAN TT interrupt line select register (FDCAN_TTILS)
Page 2543: The TT interrupt Line select register assigns an interrupt generated by a specific interrupt
Page 2543: flag from the TT interrupt register to one of the two module interrupt lines. For interrupt
Page 2543: generation the respective interrupt line has to be enabled via FDCAN_ILE.EINT0 and
Page 2543: Bit 18 CERL: Configuration error interrupt Line
Page 2543: 0: TT interrupt assigned to interrupt line 0
Page 2543: 1: TT interrupt assigned to interrupt line 1
Page 2543: Bit 17 AWL: Application watchdog interrupt Line
Page 2543: 0: TT interrupt assigned to interrupt line 0
Page 2543: 1: TT interrupt assigned to interrupt line 1
Page 2543: Bit 16 WTL: Watch trigger interrupt Line
Page 2543: 0: TT interrupt assigned to interrupt line 0
Page 2543: 1: TT interrupt assigned to interrupt line 1
Page 2543: Bit 15 IWTL: Initialization watch trigger interrupt Line
Page 2543: 0: TT interrupt assigned to interrupt line 0
Page 2543: 1: TT interrupt assigned to interrupt line 1
Page 2543: Bit 14 ELCL: Change error level interrupt Line
Page 2543: 0: TT interrupt assigned to interrupt line 0
Page 2543: 1: TT interrupt assigned to interrupt line 1
Page 2543: Bit 13 SE2L: Scheduling error 2 interrupt Line
Page 2543: 0: TT interrupt assigned to interrupt line 0
Page 2543: 1: TT interrupt assigned to interrupt line 1
Page 2544: Bit 12 SE1L: Scheduling error 1 interrupt Line
Page 2544: 0: TT interrupt assigned to interrupt line 0
Page 2544: 1: TT interrupt assigned to interrupt line 1
Page 2544: Bit 11 TXOL: Tx count overflow interrupt Line
Page 2544: 0: TT interrupt assigned to interrupt line 0
Page 2544: 1: TT interrupt assigned to interrupt line 1
Page 2544: Bit 10 TXUL: Tx count underflow interrupt Line
Page 2544: 0: TT interrupt assigned to interrupt line 0
Page 2544: 1: TT interrupt assigned to interrupt line 1
Page 2544: Bit 9 GTEL: Global time error interrupt Line
Page 2544: 0: TT interrupt assigned to interrupt line 0
Page 2544: 1: TT interrupt assigned to interrupt line 1
Page 2544: Bit 8 GTDL: Global time discontinuity interrupt Line
Page 2544: 0: TT interrupt assigned to interrupt line 0
Page 2544: 1: TT interrupt assigned to interrupt line 1
Page 2544: Bit 7 GTWL: Global time wrap interrupt Line
Page 2544: 0: TT interrupt assigned to interrupt line 0
Page 2544: 1: TT interrupt assigned to interrupt line 1
Page 2544: Bit 6 SWEL: Stop watch event interrupt Line
Page 2544: 0: TT interrupt assigned to interrupt line 0
Page 2544: 1: TT interrupt assigned to interrupt line 1
Page 2544: Bit 5 TTMIL: Trigger time mark event internal interrupt Line
Page 2544: 0: TT interrupt assigned to interrupt line 0
Page 2544: 1: TT interrupt assigned to interrupt line 1
Page 2544: Bit 4 RTMIL: Register time mark interrupt Line
Page 2544: 0: TT interrupt assigned to interrupt line 0
Page 2544: 1: TT interrupt assigned to interrupt line 1
Page 2544: Bit 3 SOGL: Start of gap interrupt Line
Page 2544: 0: TT interrupt assigned to interrupt line 0
Page 2544: 1: TT interrupt assigned to interrupt line 1
Page 2544: Bit 2 CSML: Change of synchronization mode interrupt Line
Page 2544: 0: TT interrupt assigned to interrupt line 0
Page 2544: 1: TT interrupt assigned to interrupt line 1
Page 2544: Bit 1 SMCL: Start of matrix cycle interrupt Line
Page 2544: 0: TT interrupt assigned to interrupt line 0
Page 2544: 1: TT interrupt assigned to interrupt line 1
Page 2544: Bit 0 SBCL: Start of basic cycle interrupt Line
Page 2544: 0: TT interrupt assigned to interrupt line 0
Page 2544: 1: TT interrupt assigned to interrupt line 1
Page 2545: Set when the CPU writes FDCAN_TTOCN.FGP, or by a time mark interrupt if TMG = 1, or
Page 2559: A calibration watchdog event also sets interrupt flag CCU_IR.CWE. If enabled by
Page 2559: CCU_IE.CWEE, interrupt line is activated (set to high). Interrupt line remains active until
Page 2559: interrupt flag CCU_IR.CWE is reset.
Page 2559: 55.5.5        Clock calibration unit interrupt register (FCCAN_CCU_IR)
Page 2559: CCU_IE controls whether an interrupt is generated or not.
Page 2560: 55.5.6          Clock calibration unit interrupt enable register (FCCAN_CCU_IE)
Page 2560: The settings in the CU interrupt enable register determine whether a status change in the
Page 2560: CU interrupt register will be signaled on an interrupt line.
Page 2560: 0: Interrupt disabled
Page 2560: 1: Interrupt enabled
Page 2560: 0: Interrupt disabled
Page 2560: 1: Interrupt enabled
Page 2564: –    Configurable end of frame interrupt
Page 2565: –    Up to 16 interrupt plus isochronous transfer requests in the periodic hardware
Page 2565: •    8 IN endpoints (EPs) configurable to support bulk, interrupt or isochronous transfers
Page 2565: •    8 OUT endpoints configurable to support bulk, interrupt or isochronous transfers
Page 2567: Interrupt: async wakeup
Page 2567: Interrupt: EP1 out                                      ULPI_CK;
Page 2567: CPU                                                                        Interrupt: EP1 in                      NVIC
Page 2567: Interrupt: global                                    ULPI_STP;
Page 2567: Interrupt: async wakeup
Page 2567: Interrupt: EP1 out
Page 2567: CPU                                                                      Interrupt: EP1 in                        NVIC
Page 2567: Interrupt: global
Page 2568: usb_gbl_it             Digital output      USB OTG global interrupt
Page 2568: usb_ep1_in_it          Digital output      USB OTG endpoint 1 in interrupt
Page 2568: usb_ep1_out_it         Digital output      USB OTG endpoint 1 out interrupt
Page 2568: It is informed of USB events through the single USB OTG interrupt line described in
Page 2568: Section 56.12: OTG_HS interrupts.
Page 2570: ID line status change interrupt (CIDSCHG bit in OTG_GINTSTS) for host software
Page 2570: bit in OTG_GOTGCTL) and the current mode of operation bit in the global interrupt and
Page 2571: generates the session request interrupt (SRQINT bit in OTG_GINTSTS) to notify the
Page 2571: interrupt is generated to notify that the OTG_HS has exited the powered state.
Page 2571: interrupt (USBRST in OTG_GINTSTS) is generated. When the reset signaling is complete,
Page 2571: the enumeration done interrupt (ENUMDNE bit in OTG_GINTSTS) is generated and the
Page 2571: bit in OTG_DCTL), causing a device disconnect detection interrupt on the host side even
Page 2572: idleness, the early suspend interrupt (ESUSP bit in OTG_GINTSTS) is issued, and
Page 2572: confirmed 3 ms later, if appropriate, by the suspend interrupt (USBSUSP bit in
Page 2572: When a resume signaling is detected from the host, the resume interrupt (WKUPINT bit in
Page 2572: (OTG_DIEPTSIZ0/OTG_DOEPTSIZ0), and status-interrupt
Page 2572: –    Each of them can be configured to support the isochronous, bulk or interrupt
Page 2572: (OTG_DIEPTSIZx), and status-interrupt (OTG_DIEPINTx) registers
Page 2572: –    The device IN endpoints common interrupt mask register (OTG_DIEPMSK) is
Page 2572: available to enable/disable a single kind of endpoint interrupt source on all of the
Page 2572: –    Support for incomplete isochronous IN transfer interrupt (IISOIXFR bit in
Page 2572: which the transfer is not completed in the current frame. This interrupt is asserted
Page 2572: along with the end of periodic frame interrupt (OTG_GINTSTS/EOPF).
Page 2572: –    Each of them can be configured to support the isochronous, bulk or interrupt
Page 2572: (OTG_DOEPTSIZx) and status-interrupt (OTG_DOEPINTx) register
Page 2572: –    Device OUT endpoints common interrupt mask register (OTG_DOEPMSK) is
Page 2572: available to enable/disable a single kind of endpoint interrupt source on all of the
Page 2572: –    Support for incomplete isochronous OUT transfer interrupt (INCOMPISOOUT bit
Page 2572: endpoint on which the transfer is not completed in the current frame. This interrupt
Page 2572: is asserted along with the end of periodic frame interrupt (OTG_GINTSTS/EOPF).
Page 2573: –    Program USB transfer type (isochronous, bulk, interrupt)
Page 2573: –    Program the expected or transmitted data0/data1 PID (bulk/interrupt only)
Page 2573: Endpoint status/interrupt
Page 2573: The device endpoint-x interrupt registers (OTG_DIEPINTx/OTG_DOPEPINTx) indicate the
Page 2573: read these registers when the OUT endpoint interrupt bit or the IN endpoint interrupt bit in
Page 2573: the core interrupt register (OEPINT bit in OTG_GINTSTS or IEPINT bit in OTG_GINTSTS,
Page 2573: device all endpoints interrupt (OTG_DAINT) register to get the exact endpoint number for
Page 2573: the device endpoint-x interrupt register. The application must clear the appropriate bit in this
Page 2574: The peripheral core provides the following status checks and interrupt generation:
Page 2574: •   Transfer completed interrupt, indicating that data transfer was completed on both the
Page 2574: •   IN token received when Tx FIFO was empty (bulk-in/interrupt-in only)
Page 2574: •   Isochronous out packet has been dropped, without generating an interrupt
Page 2575: to an OTG interrupt triggered by the session end detected bit (SEDET bit in
Page 2575: generate a port interrupt on the active level. The overcurrent ISR must promptly disable the
Page 2575: OTG_HS core issues a host port interrupt triggered by the device connected bit in the host
Page 2575: as they are connected. The OTG_HS core issues a host port interrupt triggered by the
Page 2575: The peripheral disconnection event triggers the disconnect detected interrupt (DISCINT bit
Page 2575: Before starting to drive a USB reset, the application waits for the OTG interrupt triggered by
Page 2576: Once the USB reset sequence has completed, the host port interrupt is triggered by the port
Page 2576: wakeup). In this case the remote wakeup interrupt (WKUPINT bit in OTG_GINTSTS) is
Page 2576: previous duty, that is, after receiving the transfer completed and channel halted interrupts.
Page 2576: configuration (OTG_HCTSIZx) and status/interrupt (OTG_HCINTx) registers with
Page 2576: –    Program the USB transfer type (control, bulk, interrupt, isochronous)
Page 2577: Host channel status/interrupt
Page 2577: The host channel-x interrupt register (OTG_HCINTx) indicates the status of an endpoint
Page 2577: when the host channels interrupt bit in the core interrupt register (HCINT bit in
Page 2577: host all channels interrupt (OTG_HAINT) register to get the exact channel number for the
Page 2577: host channel-x interrupt register. The application must clear the appropriate bit in this
Page 2577: The mask bits for each interrupt source of each channel are also available in the
Page 2577: •   The host core provides the following status checks and interrupt generation:
Page 2577: –    Transfer completed interrupt, indicating that the data transfer is complete on both
Page 2577: each frame the host executes the periodic (isochronous and interrupt) transactions first,
Page 2577: priority granted to the isochronous and interrupt transfer types by the USB specification.
Page 2578: by the nonperiodic request queue. The host issues an incomplete periodic transfer interrupt
Page 2578: (IPXFR bit in OTG_GINTSTS) if an isochronous or interrupt transaction scheduled for the
Page 2579: interrupt is generated at any start of frame (SOF bit in OTG_GINTSTS). The current frame
Page 2579: In device mode, the start of frame interrupt is generated each time an SOF token is received
Page 2579: The end of periodic frame interrupt (OTG_GINTSTS/EOPF) is used to notify the application
Page 2582: NACKed and an interrupt is received on the addressed endpoint. The size of the receive
Page 2582: The application keeps receiving the Rx FIFO non-empty interrupt (RXFLVL bit in
Page 2583: The application receives the Rx FIFO not-empty interrupt as long as there is at least one
Page 2584: and one transmit FIFO for all periodic (isochronous and interrupt) OUT transactions. FIFOs
Page 2584: The OTG_HS core issues the periodic Tx FIFO empty interrupt (PTXFE bit in
Page 2584: OTG_HS core issues the non periodic Tx FIFO empty interrupt (NPTXFE bit in
Page 2586: OTG_HS interrupts
Page 2586: mode mismatch interrupt is generated and reflected in the core interrupt register (MMIS bit
Page 2586: Figure 752 shows the interrupt hierarchy.
Page 2587: Figure 752. Interrupt hierarchy
Page 2587: Wakeup interrupt
Page 2587: Global interrupt
Page 2587: Global interrupt mask (bit 0)
Page 2587: Core register interrupt
Page 2587: Core interrupt mask register
Page 2587: OTG interrupt register
Page 2587: EP1_OUT interrupt OTG_HS_EP1_OUT
Page 2587: EP1_IN interrupt OTG_HS_EP1_IN
Page 2587: Device all endpoints interrupt mask                                                       Device each endpoint interrupt mask
Page 2587: Device all endpoints interrupt register                                                   Device each endpoint interrupt register
Page 2587: Device IN/OUT endpoints common                                                           Device each IN/OUT endpoint interrupt
Page 2587: interrupt mask register                                                                        mask registers
Page 2587: Device IN/OUT endpoint interrupt
Page 2587: Host all channels interrupt mask register
Page 2587: Host all channels interrupt register
Page 2587: Host channels interrupt mask registers                     x = #HC-1
Page 2587: Host channels interrupt registers
Page 2588: registers from the other mode. If an illegal access occurs, a mode mismatch interrupt is
Page 2588: generated and reflected in the core interrupt register (MMIS bit in the OTG_GINTSTS
Page 2588: OTG_GOTGINT             0x004     Section 56.14.2: OTG interrupt register (OTG_GOTGINT)
Page 2588: OTG_GINTSTS             0x014     Section 56.14.6: OTG core interrupt register (OTG_GINTSTS)
Page 2588: OTG_GINTMSK             0x018     Section 56.14.7: OTG interrupt mask register (OTG_GINTMSK)
Page 2589: OTG_HAINT                 0x414         Section 56.14.25: OTG host all channels interrupt register (OTG_HAINT)
Page 2589: Section 56.14.26: OTG host all channels interrupt mask register
Page 2590: OTG_HCINTx                         Section 56.14.30: OTG host channel x interrupt register (OTG_HCINTx)
Page 2590: 0x52C        Section 56.14.31: OTG host channel x interrupt mask register
Page 2590: Section 56.14.38: OTG device IN endpoint common interrupt mask
Page 2590: Section 56.14.39: OTG device OUT endpoint common interrupt mask
Page 2591: Section 56.14.40: OTG device all endpoints interrupt register
Page 2591: Section 56.14.41: OTG all endpoints interrupt mask register
Page 2591: Section 56.14.45: OTG device IN endpoint FIFO empty interrupt mask
Page 2591: Section 56.14.46: OTG device each endpoint interrupt register
Page 2591: Section 56.14.47: OTG device each endpoint interrupt mask register
Page 2591: OTG_HS_DIEPEACHM                   Section 56.14.48: OTG device each IN endpoint-1 interrupt mask
Page 2591: OTG_HS_DOEPEACHM                   Section 56.14.49: OTG device each OUT endpoint-1 interrupt mask
Page 2591: 0x928        Section 56.14.51: OTG device IN endpoint x interrupt register
Page 2592: 0XB28          Section 56.14.57: OTG device OUT endpoint x interrupt register
Page 2596: 56.14.2        OTG interrupt register (OTG_GOTGINT)
Page 2596: The application reads this register whenever there is an OTG interrupt and clears the bits in
Page 2596: this register to clear the OTG interrupt.
Page 2597: application can start driving USB reset after seeing this interrupt. This bit is only valid when
Page 2598: Indicates when the periodic Tx FIFO empty interrupt bit in the OTG_GINTSTS register
Page 2598: 0: PTXFE (in OTG_GINTSTS) interrupt indicates that the Periodic Tx FIFO is half empty
Page 2598: 1: PTXFE (in OTG_GINTSTS) interrupt indicates that the Periodic Tx FIFO is completely
Page 2598: In device mode, this bit indicates when IN endpoint Transmit FIFO empty interrupt (TXFE in
Page 2598: 0:The TXFE (in OTG_DIEPINTx) interrupt indicates that the IN endpoint Tx FIFO is half
Page 2598: 1:The TXFE (in OTG_DIEPINTx) interrupt indicates that the IN endpoint Tx FIFO is
Page 2598: In host mode, this bit indicates when the nonperiodic Tx FIFO empty interrupt (NPTXFE bit in
Page 2598: 0:The NPTXFE (in OTG_GINTSTS) interrupt indicates that the nonperiodic Tx FIFO is half
Page 2598: 1:The NPTXFE (in OTG_GINTSTS) interrupt indicates that the nonperiodic Tx FIFO is
Page 2599: Bit 0 GINTMSK: Global interrupt mask
Page 2599: The application uses this bit to mask or unmask the interrupt line assertion to itself.
Page 2599: Irrespective of this bit’s setting, the interrupt status registers are updated by the core.
Page 2599: 0: Mask the interrupt assertion to the application.
Page 2599: 1: Unmask the interrupt assertion to the application.
Page 2603: Read—NAK Effective interrupt ensures the core is not reading from the FIFO
Page 2604: Clears the interrupts and all the CSR register bits except for the following bits:
Page 2605: 56.14.6         OTG core interrupt register (OTG_GINTSTS)
Page 2605: This register interrupts the application for system-level events in the current mode (device
Page 2605: mode only. This register also indicates the current mode. To clear the interrupt status bits of
Page 2605: The FIFO status interrupts are read-only; once software reads from or writes to the FIFO
Page 2605: while servicing these interrupts, FIFO interrupt conditions are cleared automatically.
Page 2605: the interrupt bit to avoid any interrupts generated prior to initialization.
Page 2605: Bit 31 WKUPINT: Resume/remote wakeup detected interrupt
Page 2605: Wakeup interrupt during suspend(L2) or LPM(L1) state.
Page 2605: In device mode, this interrupt is asserted when a resume is detected on the USB. In host
Page 2605: mode, this interrupt is asserted when a remote wakeup is detected on the USB.
Page 2605: This interrupt is asserted for either host initiated resume or device initiated remote wakeup
Page 2605: Bit 30 SRQINT: Session request/new session detected interrupt
Page 2605: In host mode, this interrupt is asserted when a session request is detected from the device.
Page 2605: In device mode, this interrupt is asserted when VBUS is in the valid range for a B-peripheral
Page 2605: Bit 29 DISCINT: Disconnect detected interrupt
Page 2606: Bit 25 HCINT: Host channels interrupt
Page 2606: The core sets this bit to indicate that an interrupt is pending on one of the channels of the
Page 2606: exact number of the channel on which the interrupt occurred, and then read the
Page 2606: corresponding OTG_HCINTx register to determine the exact cause of the interrupt. The
Page 2606: Bit 24 HPRTINT: Host port interrupt
Page 2606: exact event that caused this interrupt. The application must clear the appropriate status bit in
Page 2606: This interrupt is valid only in DMA mode. This interrupt indicates that the core has stopped
Page 2606: space. This interrupt is used by the application for an endpoint mismatch algorithm. For
Page 2606: the core generates an “IN token received when FIFO empty” interrupt. The OTG then sends
Page 2606: interrupt in OTG_GINTSTS, which ensures that the FIFO is full before clearing a global NAK
Page 2606: empty” interrupt when clearing a global IN NAK handshake.
Page 2606: In host mode, the core sets this interrupt bit when there are incomplete periodic transactions
Page 2606: In device mode, the core sets this interrupt to indicate that there is at least one isochronous
Page 2606: OUT endpoint on which the transfer is not completed in the current frame. This interrupt is
Page 2606: asserted along with the End of periodic frame interrupt (EOPF) bit in this register.
Page 2606: The core sets this interrupt to indicate that there is at least one isochronous IN endpoint on
Page 2606: which the transfer is not completed in the current frame. This interrupt is asserted along with
Page 2606: the End of periodic frame interrupt (EOPF) bit in this register.
Page 2607: Bit 19 OEPINT: OUT endpoint interrupt
Page 2607: The core sets this bit to indicate that an interrupt is pending on one of the OUT endpoints of
Page 2607: the exact number of the OUT endpoint on which the interrupt occurred, and then read the
Page 2607: corresponding OTG_DOEPINTx register to determine the exact cause of the interrupt. The
Page 2607: Bit 18 IEPINT: IN endpoint interrupt
Page 2607: The core sets this bit to indicate that an interrupt is pending on one of the IN endpoints of the
Page 2607: exact number of the IN endpoint on which the interrupt occurred, and then read the
Page 2607: corresponding OTG_DIEPINTx register to determine the exact cause of the interrupt. The
Page 2607: Bit 15 EOPF: End of periodic frame interrupt
Page 2607: Bit 14 ISOODRP: Isochronous OUT packet dropped interrupt
Page 2608: This interrupt does not necessarily mean that a NAK handshake is sent out on the USB. The
Page 2608: This interrupt is asserted when the non-periodic Tx FIFO is either half or completely empty,
Page 2608: transmitted on the USB. The application must write a 1 to this bit to clear the interrupt.
Page 2608: This interrupt is seen only when the core is operating in FS.
Page 2608: read value of this interrupt is valid only after a valid connection between host and
Page 2608: Bit 2 OTGINT: OTG interrupt
Page 2608: interrupt status (OTG_GOTGINT) register to determine the exact event that caused this
Page 2608: interrupt. The application must clear the appropriate status bit in the OTG_GOTGINT
Page 2608: Bit 1 MMIS: Mode mismatch interrupt
Page 2609: 56.14.7        OTG interrupt mask register (OTG_GINTMSK)
Page 2609: This register works with the core interrupt register to interrupt the application. When an
Page 2609: interrupt bit is masked, the interrupt associated with that bit is not generated. However, the
Page 2609: core interrupt (OTG_GINTSTS) register bit corresponding to that interrupt is still set.
Page 2609: Bit 31 WUIM: Resume/remote wakeup detected interrupt mask
Page 2609: 0: Masked interrupt
Page 2609: 1: Unmasked interrupt
Page 2609: Bit 30 SRQIM: Session request/new session detected interrupt mask
Page 2609: 0: Masked interrupt
Page 2609: 1: Unmasked interrupt
Page 2609: Bit 29 DISCINT: Disconnect detected interrupt mask
Page 2609: 0: Masked interrupt
Page 2609: 1: Unmasked interrupt
Page 2609: 0: Masked interrupt
Page 2609: 1: Unmasked interrupt
Page 2609: Bit 27 LPMINTM: LPM interrupt mask
Page 2609: 0: Masked interrupt
Page 2609: 1: Unmasked interrupt
Page 2609: 0: Masked interrupt
Page 2609: 1: Unmasked interrupt
Page 2609: Bit 25 HCIM: Host channels interrupt mask
Page 2609: 0: Masked interrupt
Page 2609: 1: Unmasked interrupt
Page 2610: Bit 24 PRTIM: Host port interrupt mask
Page 2610: 0: Masked interrupt
Page 2610: 1: Unmasked interrupt
Page 2610: Bit 23 RSTDETM: Reset detected interrupt mask
Page 2610: 0: Masked interrupt
Page 2610: 1: Unmasked interrupt
Page 2610: 0: Masked interrupt
Page 2610: 1: Unmasked interrupt
Page 2610: 0: Masked interrupt
Page 2610: 1: Unmasked interrupt
Page 2610: 0: Masked interrupt
Page 2610: 1: Unmasked interrupt
Page 2610: 0: Masked interrupt
Page 2610: 1: Unmasked interrupt
Page 2610: Bit 19 OEPINT: OUT endpoints interrupt mask
Page 2610: 0: Masked interrupt
Page 2610: 1: Unmasked interrupt
Page 2610: Bit 18 IEPINT: IN endpoints interrupt mask
Page 2610: 0: Masked interrupt
Page 2610: 1: Unmasked interrupt
Page 2610: Bit 15 EOPFM: End of periodic frame interrupt mask
Page 2610: 0: Masked interrupt
Page 2610: 1: Unmasked interrupt
Page 2610: Bit 14 ISOODRPM: Isochronous OUT packet dropped interrupt mask
Page 2610: 0: Masked interrupt
Page 2610: 1: Unmasked interrupt
Page 2610: 0: Masked interrupt
Page 2610: 1: Unmasked interrupt
Page 2611: 0: Masked interrupt
Page 2611: 1: Unmasked interrupt
Page 2611: 0: Masked interrupt
Page 2611: 1: Unmasked interrupt
Page 2611: 0: Masked interrupt
Page 2611: 1: Unmasked interrupt
Page 2611: 0: Masked interrupt
Page 2611: 1: Unmasked interrupt
Page 2611: 0: Masked interrupt
Page 2611: 1: Unmasked interrupt
Page 2611: 0: Masked interrupt
Page 2611: 1: Unmasked interrupt
Page 2611: 0: Masked interrupt
Page 2611: 1: Unmasked interrupt
Page 2611: 0: Masked interrupt
Page 2611: 1: Unmasked interrupt
Page 2611: Bit 2 OTGINT: OTG interrupt mask
Page 2611: 0: Masked interrupt
Page 2611: 1: Unmasked interrupt
Page 2611: Bit 1 MMISM: Mode mismatch interrupt mask
Page 2611: 0: Masked interrupt
Page 2611: 1: Unmasked interrupt
Page 2612: 0001: Global OUT NAK (triggers an interrupt)
Page 2612: 0011: OUT transfer completed (triggers an interrupt)
Page 2612: 0100: SETUP transaction completed (triggers an interrupt)
Page 2613: 0011: IN transfer completed (triggers an interrupt)
Page 2613: 0101: Data toggle error (triggers an interrupt)
Page 2613: 0111: Channel halted (triggers an interrupt)
Page 2614: receive FIFO non-empty bit of the core interrupt register (RXFLVL bit in OTG_GINTSTS) is
Page 2614: 0001: Global OUT NAK (triggers an interrupt)
Page 2614: 0011: OUT transfer completed (triggers an interrupt)
Page 2614: 0100: SETUP transaction completed (triggers an interrupt)
Page 2615: receive FIFO non-empty bit of the core interrupt register (RXFLVL bit in OTG_GINTSTS) is
Page 2615: 0011: IN transfer completed (triggers an interrupt)
Page 2615: 0101: Data toggle error (triggers an interrupt)
Page 2615: 0111: Channel halted (triggers an interrupt)
Page 2621: – The application sets the L1Resume/ remote wakeup detected interrupt bit or disconnect
Page 2621: detected interrupt bit in the core interrupt register (WKUPINT or DISCINT bit in
Page 2628: 56.14.25 OTG host all channels interrupt register (OTG_HAINT)
Page 2628: When a significant event occurs on a channel, the host all channels interrupt register
Page 2628: interrupts the application using the host channels interrupt bit of the core interrupt register
Page 2628: (HCINT bit in OTG_GINTSTS). This is shown in Figure 752. There is one interrupt bit per
Page 2628: application sets and clears bits in the corresponding host channel-x interrupt register.
Page 2628: Bits 15:0 HAINT[15:0]: Channel interrupts
Page 2628: 56.14.26 OTG host all channels interrupt mask register
Page 2628: The host all channel interrupt mask register works with the host all channel interrupt register
Page 2628: to interrupt the application when an event occurs on a channel. There is one interrupt mask
Page 2628: Bits 15:0 HAINTM[15:0]: Channel interrupt mask
Page 2628: 0: Masked interrupt
Page 2628: 1: Unmasked interrupt
Page 2629: bits in this register can trigger an interrupt to the application through the host port interrupt
Page 2629: bit of the core interrupt register (HPRTINT bit in OTG_GINTSTS). On a port interrupt, the
Page 2629: application must read this register and clear the bit that caused the interrupt. For the rc_w1
Page 2629: bits, the application must write a 1 to the bit to clear the interrupt.
Page 2630: or port resume bit in this register or the resume/remote wakeup detected interrupt bit or
Page 2630: disconnect detected interrupt bit in the core interrupt register (WKUPINT or DISCINT in
Page 2630: wakeup detected interrupt bit of the core interrupt register (WKUPINT bit in
Page 2630: L1Resume/Remote L1Wakeup detected interrupt bit of the core interrupt register
Page 2631: trigger any interrupt to the application.
Page 2631: The core sets this bit when a device connection is detected to trigger an interrupt to the
Page 2631: application using the host port interrupt bit in the core interrupt register (HPRTINT bit in
Page 2631: OTG_GINTSTS). The application must write a 1 to this bit to clear the interrupt.
Page 2631: interrupt before treating the channel as disabled.
Page 2631: transfer in an odd frame. This field is applicable for only periodic (isochronous and interrupt)
Page 2632: 11: Interrupt
Page 2633: 56.14.30 OTG host channel x interrupt register (OTG_HCINTx)
Page 2633: interrupt bit in the core interrupt register (HCINT bit in OTG_GINTSTS) is set. Before the
Page 2633: application can read this register, it must first read the host all channels interrupt
Page 2633: (OTG_HAINT) register to get the exact channel number for the host channel-x interrupt
Page 2633: Bit 6 NYET: Not yet ready response received interrupt.
Page 2633: Bit 5 ACK: ACK response received/transmitted interrupt.
Page 2633: Bit 4 NAK: NAK response received interrupt.
Page 2634: Bit 3 STALL: STALL response received interrupt.
Page 2634: 56.14.31 OTG host channel x interrupt mask register (OTG_HCINTMSKx)
Page 2634: 0: Masked interrupt
Page 2634: 1: Unmasked interrupt
Page 2634: 0: Masked interrupt
Page 2634: 1: Unmasked interrupt
Page 2634: 0: Masked interrupt
Page 2634: 1: Unmasked interrupt
Page 2634: 0: Masked interrupt
Page 2634: 1: Unmasked interrupt
Page 2634: Bit 6 NYET: response received interrupt mask.
Page 2634: 0: Masked interrupt
Page 2634: 1: Unmasked interrupt
Page 2634: Bit 5 ACKM: ACK response received/transmitted interrupt mask.
Page 2634: 0: Masked interrupt
Page 2634: 1: Unmasked interrupt
Page 2635: Bit 4 NAKM: NAK response received interrupt mask.
Page 2635: 0: Masked interrupt
Page 2635: 1: Unmasked interrupt
Page 2635: Bit 3 STALLM: STALL response received interrupt mask.
Page 2635: 0: Masked interrupt
Page 2635: 1: Unmasked interrupt
Page 2635: 0: Masked interrupt
Page 2635: 1: Unmasked interrupt
Page 2635: 0: Masked interrupt
Page 2635: 1: Unmasked interrupt
Page 2635: 0: Masked interrupt
Page 2635: 1: Unmasked interrupt
Page 2636: packet. Once this count reaches zero, the application is interrupted to indicate normal
Page 2637: Bit 15 ERRATIM: Erratic error interrupt mask
Page 2637: 1: Mask early suspend interrupt on erratic error
Page 2637: 0: Early suspend interrupt is generated on erratic error
Page 2637: periodic frame interrupt. This can be used to determine if all the isochronous traffic for that
Page 2639: effective bit in the core interrupt register (GONAKEFF bit in OTG_GINTSTS) is cleared.
Page 2639: in the core interrupt register (GINAKEFF bit in OTG_GINTSTS) is cleared.
Page 2640: read on interrupts from the device all interrupts (OTG_DAINT) register.
Page 2641: Due to erratic errors, the OTG_HS controller goes into suspended state and an interrupt is
Page 2641: 56.14.38 OTG device IN endpoint common interrupt mask register
Page 2641: an interrupt per IN endpoint. The IN endpoint interrupt for a specific status in the
Page 2641: Bit 13 NAKM: NAK interrupt mask
Page 2641: 0: Masked interrupt
Page 2641: 1: Unmasked interrupt
Page 2642: 0: Masked interrupt
Page 2642: 1: Unmasked interrupt
Page 2642: 0: Masked interrupt
Page 2642: 1: Unmasked interrupt
Page 2642: 0: Masked interrupt
Page 2642: 1: Unmasked interrupt
Page 2642: 0: Masked interrupt
Page 2642: 1: Unmasked interrupt
Page 2642: 0: Masked interrupt
Page 2642: 1: Unmasked interrupt
Page 2642: 0: Masked interrupt
Page 2642: 1: Unmasked interrupt
Page 2642: Bit 1 EPDM: Endpoint disabled interrupt mask
Page 2642: 0: Masked interrupt
Page 2642: 1: Unmasked interrupt
Page 2642: Bit 0 XFRCM: Transfer completed interrupt mask
Page 2642: 0: Masked interrupt
Page 2642: 1: Unmasked interrupt
Page 2642: 56.14.39 OTG device OUT endpoint common interrupt mask register
Page 2642: an interrupt per OUT endpoint. The OUT endpoint interrupt for a specific status in the
Page 2643: Bit 14 NYETMSK: NYET interrupt mask
Page 2643: 0: Masked interrupt
Page 2643: 1: Unmasked interrupt
Page 2643: Bit 13 NAKMSK: NAK interrupt mask
Page 2643: 0: Masked interrupt
Page 2643: 1: Unmasked interrupt
Page 2643: Bit 12 BERRM: Babble error interrupt mask
Page 2643: 0: Masked interrupt
Page 2643: 1: Unmasked interrupt
Page 2643: 0: Masked interrupt
Page 2643: 1: Unmasked interrupt
Page 2643: 0: Masked interrupt
Page 2643: 1: Unmasked interrupt
Page 2643: 0: Masked interrupt
Page 2643: 1: Unmasked interrupt
Page 2643: 0: Masked interrupt
Page 2643: 1: Unmasked interrupt
Page 2643: 0: Masked interrupt
Page 2643: 1: Unmasked interrupt
Page 2643: 0: Masked interrupt
Page 2643: 1: Unmasked interrupt
Page 2643: Bit 1 EPDM: Endpoint disabled interrupt mask
Page 2643: 0: Masked interrupt
Page 2643: 1: Unmasked interrupt
Page 2643: Bit 0 XFRCM: Transfer completed interrupt mask
Page 2643: 0: Masked interrupt
Page 2643: 1: Unmasked interrupt
Page 2644: 56.14.40 OTG device all endpoints interrupt register (OTG_DAINT)
Page 2644: When a significant event occurs on an endpoint, a OTG_DAINT register interrupts the
Page 2644: application using the device OUT endpoints interrupt bit or device IN endpoints interrupt bit
Page 2644: is one interrupt bit per endpoint, up to a maximum of 16 bits for OUT endpoints and 16 bits
Page 2644: for IN endpoints. For a bidirectional endpoint, the corresponding IN and OUT interrupt bits
Page 2644: the corresponding device endpoint-x interrupt register (OTG_DIEPINTx/OTG_DOEPINTx).
Page 2644: Bits 31:16 OEPINT[15:0]: OUT endpoint interrupt bits
Page 2644: Bits 15:0 IEPINT[15:0]: IN endpoint interrupt bits
Page 2644: 56.14.41 OTG all endpoints interrupt mask register
Page 2644: The OTG_DAINTMSK register works with the device endpoint interrupt register to interrupt
Page 2644: register bit corresponding to that interrupt is still set.
Page 2645: Bits 31:16 OEPM[15:0]: OUT EP interrupt mask bits
Page 2645: 0: Masked interrupt
Page 2645: 1: Unmasked interrupt
Page 2645: Bits 15:0 IEPM[15:0]: IN EP interrupt mask bits
Page 2645: 0: Masked interrupt
Page 2645: 1: Unmasked interrupt
Page 2647: 56.14.45 OTG device IN endpoint FIFO empty interrupt mask register
Page 2647: This register is used to control the IN endpoint FIFO empty interrupt generation
Page 2647: Bits 15:0 INEPTXFEM[15:0]: IN EP Tx FIFO empty interrupt mask bits
Page 2647: TXFE interrupt one bit per IN endpoint:
Page 2647: 0: Masked interrupt
Page 2647: 1: Unmasked interrupt
Page 2647: 56.14.46 OTG device each endpoint interrupt register (OTG_DEACHINT)
Page 2647: Bit 17 OEP1INT: OUT endpoint 1 interrupt bit
Page 2647: Bit 1 IEP1INT: IN endpoint 1interrupt bit
Page 2648: 56.14.47 OTG device each endpoint interrupt mask register
Page 2648: There is one interrupt bit for endpoint 1 IN and one interrupt bit for endpoint 1 OUT.
Page 2648: Bit 17 OEP1INTM: OUT endpoint 1 interrupt mask bit
Page 2648: Bit 1 IEP1INTM: IN endpoint 1 interrupt mask bit
Page 2648: 56.14.48 OTG device each IN endpoint-1 interrupt mask register
Page 2648: This register works with the OTG_DIEPINT1 register to generate a dedicated interrupt
Page 2648: OTG_HS_EP1_IN for endpoint #1. The IN endpoint interrupt for a specific status in the
Page 2648: Bit 13 NAKM: NAK interrupt mask
Page 2648: 0: Masked interrupt
Page 2648: 1: Unmasked interrupt
Page 2649: 0: Masked interrupt
Page 2649: 1: Unmasked interrupt
Page 2649: 0: Masked interrupt
Page 2649: 1: Unmasked interrupt
Page 2649: 0: Masked interrupt
Page 2649: 1: Unmasked interrupt
Page 2649: 0: Masked interrupt
Page 2649: 1: Unmasked interrupt
Page 2649: 0: Masked interrupt
Page 2649: 1: Unmasked interrupt
Page 2649: Bit 1 EPDM: Endpoint disabled interrupt mask
Page 2649: 0: Masked interrupt
Page 2649: 1: Unmasked interrupt
Page 2649: Bit 0 XFRCM: Transfer completed interrupt mask
Page 2649: 0: Masked interrupt
Page 2649: 1: Unmasked interrupt
Page 2649: 56.14.49 OTG device each OUT endpoint-1 interrupt mask register
Page 2649: This register works with the OTG_DOEPINT1 register to generate a dedicated interrupt
Page 2649: OTG_HS_EP1_OUT for endpoint #1. The OUT endpoint interrupt for a specific status in the
Page 2650: Bit 14 NYETMSK: NYET interrupt mask
Page 2650: 0: Masked interrupt
Page 2650: 1: Unmasked interrupt
Page 2650: Bit 13 NAKMSK: NAK interrupt mask
Page 2650: 0: Masked interrupt
Page 2650: 1: Unmasked interrupt
Page 2650: Bit 12 BERRM: Babble error interrupt mask
Page 2650: 0: Masked interrupt
Page 2650: 1: Unmasked interrupt
Page 2650: 0: Masked interrupt
Page 2650: 1: Unmasked interrupt
Page 2650: 0: Masked interrupt
Page 2650: 1: Unmasked interrupt
Page 2650: 0: Masked interrupt
Page 2650: 1: Unmasked interrupt
Page 2650: 0: Masked interrupt
Page 2650: 1: Unmasked interrupt
Page 2650: 0: Masked interrupt
Page 2650: 1: Unmasked interrupt
Page 2650: Bit 1 EPDM: Endpoint disabled interrupt mask
Page 2650: 0: Masked interrupt
Page 2650: 1: Unmasked interrupt
Page 2650: Bit 0 XFRCM: Transfer completed interrupt mask
Page 2650: 0: Masked interrupt
Page 2650: 1: Unmasked interrupt
Page 2651: The core clears this bit before setting any of the following interrupts on this endpoint:
Page 2651: disabled interrupt before treating the endpoint as disabled. The core clears this bit before
Page 2651: setting the endpoint disabled interrupt. The application must set this bit only if endpoint
Page 2651: Applies to interrupt/bulk IN endpoints only.
Page 2651: endpoint. The core can also set this bit for OUT endpoints on a transfer completed interrupt,
Page 2652: 11: Interrupt
Page 2652: Applies to interrupt/bulk IN endpoints only.
Page 2653: 56.14.51 OTG device IN endpoint x interrupt register (OTG_DIEPINTx)
Page 2653: endpoints interrupt bit of the core interrupt register (IEPINT in OTG_GINTSTS) is set.
Page 2653: interrupt (OTG_DAINT) register to get the exact endpoint number for the device endpoint-x
Page 2653: interrupt register. The application must clear the appropriate bit in this register to clear the
Page 2653: The core generates this interrupt when a NAK is transmitted or received by the device. In
Page 2653: case of isochronous IN endpoints the interrupt gets generated when a zero length packet is
Page 2653: does not have an associated mask bit and does not generate an interrupt.
Page 2653: The core generates this interrupt when it detects a transmit FIFO underrun condition for this
Page 2653: endpoint. Dependency: This interrupt is valid only when Thresholding is enabled
Page 2654: This interrupt is asserted when the Tx FIFO for this endpoint is either half or completely
Page 2654: This interrupt indicates that the core has sampled the NAK bit set (either by the application
Page 2654: or by the core). The interrupt indicates that the IN endpoint NAK bit set by the application
Page 2654: This interrupt does not guarantee that a NAK handshake is sent on the USB. A STALL bit
Page 2654: than the one for which the IN token was received. This interrupt is asserted on the endpoint
Page 2654: periodic) was empty. This interrupt is asserted on the endpoint for which the IN token was
Page 2654: Bit 1 EPDISD: Endpoint disabled interrupt
Page 2654: Bit 0 XFRC: Transfer completed interrupt
Page 2655: Indicates the transfer size in bytes for endpoint 0. The core interrupts the application only
Page 2655: maximum packet size of the endpoint, to be interrupted at the end of each packet.
Page 2657: This field contains the transfer size in bytes for the current endpoint. The core only interrupts
Page 2657: be set to the maximum packet size of the endpoint, to be interrupted at the end of each
Page 2657: The core clears this bit before setting any of the following interrupts on this endpoint:
Page 2658: endpoint. The core can also set this bit on a transfer completed interrupt, or after a SETUP
Page 2659: 56.14.57 OTG device OUT endpoint x interrupt register (OTG_DOEPINTx)
Page 2659: endpoints interrupt bit of the OTG_GINTSTS register (OEPINT bit in OTG_GINTSTS) is set.
Page 2659: Bit 14 NYET: NYET interrupt
Page 2659: This interrupt is generated when a NYET response is transmitted for a non isochronous
Page 2659: The core generates this interrupt when a NAK is transmitted or received by the device. In
Page 2659: case of isochronous IN endpoints the interrupt gets generated when a zero length packet is
Page 2659: Bit 12 BERR: Babble error interrupt
Page 2659: The core generates this interrupt when babble is received for the endpoint.
Page 2659: This interrupt is asserted when the core detects an overflow or a CRC error for an OUT
Page 2659: packet. This interrupt is valid only when thresholding is enabled.
Page 2660: This interrupt is valid only for control OUT endpoints. This interrupt is generated only after
Page 2660: control write transfer, to the system memory buffer. The interrupt indicates to the application
Page 2660: The application can use this interrupt to ACK or STALL the status phase, after it has
Page 2660: interrupt is asserted on the endpoint for which the OUT token was received.
Page 2660: back SETUP packets were received for the current control transfer. On this interrupt, the
Page 2660: Bit 1 EPDISD: Endpoint disabled interrupt
Page 2660: Bit 0 XFRC: Transfer completed interrupt
Page 2661: Indicates the transfer size in bytes for endpoint 0. The core interrupts the application only
Page 2661: maximum packet size of the endpoint, to be interrupted at the end of each packet.
Page 2663: The core clears this bit before setting any of the following interrupts on this endpoint:
Page 2663: disabled interrupt before treating the endpoint as disabled. The core clears this bit before
Page 2663: setting the endpoint disabled interrupt. The application must set this bit only if endpoint
Page 2663: Applies to interrupt/bulk IN and OUT endpoints only. Writing to this field sets the endpoint
Page 2663: Applies to interrupt/bulk OUT endpoints only.
Page 2663: endpoint. The core can also set this bit for OUT endpoints on a transfer completed interrupt,
Page 2664: 11: Interrupt
Page 2664: Applies to interrupt/bulk OUT endpoints only.
Page 2665: This field contains the transfer size in bytes for the current endpoint. The core only interrupts
Page 2665: be set to the maximum packet size of the endpoint, to be interrupted at the end of each
Page 2677: –    Global interrupt mask bit GINTMSK = 1
Page 2677: OTG interrupt mask
Page 2677: Mode mismatch interrupt mask
Page 2678: 4.   Wait for the PCDET interrupt in OTG_HPRT0. This indicates that a device is
Page 2678: 8.   Wait for the PENCHNG interrupt in OTG_HPRT.
Page 2678: 2.   Program the OTG_GINTMSK register to unmask the following interrupts:
Page 2678: 3.   Wait for the USBRST interrupt in OTG_GINTSTS. It indicates that a reset has been
Page 2678: detected on the USB that lasts for about 10 ms on receiving this interrupt.
Page 2678: Wait for the ENUMDNE interrupt in OTG_GINTSTS. This interrupt indicates the end of reset
Page 2678: on the USB. On receiving this interrupt, the application must read the OTG_DSTS register
Page 2679: 2.   Channel interrupt
Page 2679: 3.   Program the OTG_HAINTMSK register to unmask the selected channels’ interrupts.
Page 2679: 4.   Program the OTG_HCINTMSK register to unmask the transaction-related interrupts of
Page 2679: interest given in the host channel interrupt register.
Page 2679: requests (if any) and generates a channel halted interrupt. The application must wait for the
Page 2679: CHH interrupt in OTG_HCINTx before reallocating the channel for other transactions. The
Page 2679: OTG_HS host does not interrupt the transaction that has already been started on the USB.
Page 2680: 1.   When an STALL, TXERR, BBERR or DTERR interrupt in OTG_HCINTx is received for
Page 2680: an IN or OUT channel. The application must be able to receive other interrupts
Page 2680: 2.   When an XFRC interrupt in OTG_HCINTx is received during a non periodic IN transfer
Page 2680: or high-bandwidth interrupt IN transfer
Page 2680: 3.   When a DISCINT (disconnect device) interrupt in OTG_GINTSTS is received. (The
Page 2680: NAK/NYET/TXERR interrupt. When the OTG_HS host receives one of the above
Page 2680: TXERR interrupt) before continuing the transaction or sending another ping token. The
Page 2681: Wait for NPTXFE/PTXFE interrupt in                  1 MPS
Page 2682: 6.   The core generates the XFRC interrupt as soon as the last transaction is completed
Page 2682: 7.   In response to the XFRC interrupt, de-allocate the channel for other transfers
Page 2683: RxFLvl interruptt
Page 2683: 7                          XferCompl interrupt
Page 2683: RxFLvl interruptt
Page 2683: RxFLvl interruptt      8         ch_2
Page 2683: XferCompl interruptt
Page 2683: RxFLvl interruptt
Page 2683: ChHltd interruptt
Page 2684: The channel-specific interrupt service routine for bulk and control OUT/SETUP
Page 2684: •       Interrupt service routine for bulk/control OUT/SETUP and bulk/control IN
Page 2685: make use of the NPTXFE interrupt in OTG_GINTSTS to find the transmit FIFO space.
Page 2686: available and until the XFRC interrupt is received.
Page 2687: RxFLvl interrupt
Page 2687: RxFLvl interrupt
Page 2687: RxFLvl interrupt      8         ch_2
Page 2687: XferCompl interrupt
Page 2687: RxFLvl interrupt
Page 2687: ChHltd interrupt
Page 2688: 4.   The core generates an RXFLVL interrupt as soon as the received packet is written to
Page 2688: 5.   In response to the RXFLVL interrupt, mask the RXFLVL interrupt and read the received
Page 2688: accordingly. Following this, unmask the RXFLVL interrupt.
Page 2688: 6.   The core generates the RXFLVL interrupt for the transfer completion status entry in the
Page 2688: 8.   The core generates the XFRC interrupt as soon as the receive packet status is read.
Page 2688: 9.   In response to the XFRC interrupt, disable the channel and stop writing the
Page 2688: 10. The core generates the RXFLVL interrupt as soon as the halt status is written to the
Page 2688: 12. The core generates a CHH interrupt as soon as the halt status is popped from the
Page 2688: 13. In response to the CHH interrupt, de-allocate the channel for other transfers.
Page 2688: •    Interrupt OUT transactions
Page 2688: A typical interrupt OUT operation is shown in Figure 757. The assumptions are:
Page 2689: 5.   The OTG_HS host generates an XFRC interrupt as soon as the last packet is
Page 2689: 6.   In response to the XFRC interrupt, reinitialize the channel for the next transfer.
Page 2690: Figure 757. Normal interrupt OUT
Page 2690: 6                            XferCompl interrupt                                    AC K
Page 2690: RxFLvl interrupt
Page 2690: RxFLvl interrupt
Page 2690: XferCompl interrupt
Page 2690: XferCompl interrupt                                                         frame
Page 2690: •   Interrupt service routine for interrupt OUT/IN transactions
Page 2690: a)   Interrupt OUT
Page 2692: The application uses the NPTXFE interrupt in OTG_GINTSTS to find the
Page 2692: Interrupt IN
Page 2693: •        Interrupt IN transactions
Page 2693: •        Normal interrupt IN operation
Page 2693: generates an RXFLVL interrupt.
Page 2693: 6.       In response to the RXFLVL interrupt, read the received packet status to determine the
Page 2693: must mask the RXFLVL interrupt before reading the receive FIFO, and unmask after
Page 2693: 7.       The core generates the RXFLVL interrupt for the transfer completion status entry in the
Page 2693: 8.       The core generates an XFRC interrupt as soon as the receive packet status is read.
Page 2693: 9.       In response to the XFRC interrupt, read the PKTCNT field in OTG_HCTSIZ2. If the
Page 2695: Figure 758. Normal interrupt IN
Page 2695: RxFLvl interrupt
Page 2695: RxFLvl interrupt
Page 2695: XferCompl interrupt
Page 2696: 5.   The OTG_HS host generates the XFRC interrupt as soon as the last packet is
Page 2696: 6.   In response to the XFRC interrupt, reinitialize the channel for the next transfer.
Page 2697: XferCompl interrupt
Page 2697: RxFLvl interrupt
Page 2697: RxFLvl interrupt
Page 2697: XferCompl interrupt
Page 2697: XferCompl interrupt
Page 2697: •   Interrupt service routine for isochronous OUT/IN transactions
Page 2699: generates an RXFLVL interrupt.
Page 2699: 6.   In response to the RXFLVL interrupt, read the received packet status to determine the
Page 2699: must mask the RXFLVL interrupt before reading the receive FIFO, and unmask it after
Page 2699: 7.   The core generates an RXFLVL interrupt for the transfer completion status entry in the
Page 2699: 8.   The core generates an XFRC interrupt as soon as the receive packet status is read.
Page 2699: 9.   In response to the XFRC interrupt, read the PKTCNT field in OTG_HCTSIZ2. If
Page 2700: XferCompl interrupt
Page 2700: RxFLvl interrupt
Page 2700: RxFLvl interrupt
Page 2700: XferCompl interrupt
Page 2700: XferCompl interrupt
Page 2701: written data in the Rx buffer and generates a Babble interrupt to the application.
Page 2701: the port. The core then generates a port disabled interrupt (HPRTINT in
Page 2701: OTG_GINTSTS, PENCHNG in OTG_HPRT). On receiving this interrupt, the
Page 2701: cause of the port disabled interrupt) by checking POCA in OTG_HPRT, then perform a
Page 2701: 4.   The OTG_HS host generates a CHH interrupt as soon as the last packet is sent.
Page 2701: 5.   In response to the CHH interrupt, de-allocate the channel for other transfers.
Page 2702: C hHltd interrupt
Page 2702: ChHltd interrupt
Page 2702: interrupt(s) to the application. The application is not required to service these interrupts,
Page 2702: application can utilize these interrupts, in which case the NAK or NYET interrupt is
Page 2703: The core does not generate a separate interrupt when NAK or NYET is received by the
Page 2703: 7.   The OTG_HS host generates the CHH interrupt as soon as the disable request comes
Page 2703: 8.   In response to the CHH interrupt, de-allocate the channel for other transfers.
Page 2704: C hHltd interruptt
Page 2704: ChHltd interrupt
Page 2704: •    Interrupt OUT transactions in DMA mode
Page 2705: interrupt.
Page 2705: 5.   In response to the CHH interrupt, reinitialize the channel for the next transfer.
Page 2705: Figure 763. Normal interrupt OUT transactions - DMA mode
Page 2705: C hH ltd interrupt                                    A CK
Page 2705: ChHltd interrupt
Page 2705: C hH ltd interrupt                                    AC K
Page 2705: •    Interrupt IN transactions in DMA mode
Page 2706: generates a CHH interrupt.
Page 2706: 5.   In response to the CHH interrupt, reinitialize the channel for the next transfer.
Page 2706: Figure 764. Normal interrupt IN transactions - DMA mode
Page 2706: C h H ltd interruptt                                   A CK
Page 2706: ChHltd interrupt
Page 2707: interrupt.
Page 2707: 5.   In response to the CHH interrupt, reinitialize the channel for the next transfer.
Page 2707: C hHltd interrupt
Page 2707: ChHltd interrupt
Page 2707: C hH ltd interrupt
Page 2708: generates a CHH interrupt.
Page 2708: 5.   In response to the CHH interrupt, reinitialize the channel for the next transfer.
Page 2708: C hHltd interrupt
Page 2708: ChHltdInterrupt
Page 2708: C hH ltd interrupt
Page 2708: interrupt.
Page 2708: 4.   In response to the CHH interrupt, set the COMPLSPLT bit in OTG_HCSPLT1 to send
Page 2709: interrupt.
Page 2709: 6.   In response to the CHH interrupt, de-allocate the channel.
Page 2709: 3.   As soon as the IN token is transmitted, the OTG_HS host generates the CHH interrupt.
Page 2709: 4.   In response to the CHH interrupt, set the COMPLSPLT bit in OTG_HCSPLT2 and re-
Page 2709: generates a CHH interrupt.
Page 2709: 8.   In response to the CHH interrupt, de-allocate the channel.
Page 2709: •    Interrupt OUT split transactions in DMA mode
Page 2709: interrupt.
Page 2709: 5.   In response to the CHH interrupt, set the COMPLSPLT bit in OTG_HCSPLT1 to send
Page 2709: generates the CHH interrupt.
Page 2709: 7.   In response to CHH interrupt, de-allocate the channel.
Page 2709: •    Interrupt IN split transactions in DMA mode
Page 2709: 4.   The OTG_HS host generates the CHH interrupt after successfully transmitting the start
Page 2709: 5.   In response to the CHH interrupt, set the COMPLSPLT bit in OTG_HCSPLT2 to send
Page 2710: 7.   The OTG_HS host generates the CHH interrupt after transferring the received data to
Page 2710: 8.   In response to the CHH interrupt, de-allocate or reinitialize the channel for the next start
Page 2710: CHH interrupt.
Page 2710: 4.   In response to the CHH interrupt, reinitialize the registers to send the start split (end).
Page 2710: interrupt.
Page 2710: 6.   In response to the CHH interrupt, de-allocate the channel.
Page 2710: 4.   The OTG_HS host generates the CHH interrupt after successfully transmitting the start
Page 2710: 5.   In response to the CHH interrupt, set the COMPLSPLT bit in OTG_HCSPLT2 to send
Page 2710: The OTG_HS host generates the CHH interrupt after transferring the received data to
Page 2710: the system memory. In response to the CHH interrupt, de-allocate the channel or
Page 2711: 2.   Unmask the following interrupt bits
Page 2711: 1.   On the Enumeration Done interrupt (ENUMDNE in OTG_GINTSTS), read the
Page 2712: 4.   Unmask the interrupt for each active endpoint and mask the interrupts for all inactive
Page 2712: –   Endpoint start data toggle (for interrupt and bulk endpoints)
Page 2713: 1.   On catching an RXFLVL interrupt (OTG_GINTSTS register), the application must read
Page 2713: 2.   The application can mask the RXFLVL interrupt (in OTG_GINTSTS) by writing to
Page 2713: the core asserts a setup interrupt on the specified control OUT endpoint.
Page 2713: transfer completed interrupt on the specified OUT endpoint.
Page 2713: 5.   After the data payload is popped from the receive FIFO, the RXFLVL interrupt
Page 2713: 6.   Steps 1–5 are repeated every time the application detects assertion of the interrupt line
Page 2715: interrupts the application with an STUP interrupt (OTG_DOEPINTx), indicating it can
Page 2715: 2.   Wait for the RXFLVL interrupt (OTG_GINTSTS) and empty the data packets from the
Page 2715: 3.   Assertion of the STUP interrupt (OTG_DOEPINTx) marks a successful completion of
Page 2715: –   On this interrupt, the application must read the OTG_DOEPTSIZx register to
Page 2716: interrupt (B2BSTUP in OTG_DOEPINTx).
Page 2716: the core sets the GONAKEFF interrupt (OTG_GINTSTS).
Page 2716: 4.   Once the application detects this interrupt, it can assume that the core is in Global OUT
Page 2716: NAK mode. The application can clear this interrupt by clearing the SGONAK bit in
Page 2717: 2.   Wait for the assertion of the GONAKEFF interrupt in OTG_GINTSTS. When asserted,
Page 2717: this interrupt indicates that the core has stopped receiving any type of data except
Page 2717: and before the core asserts the GONAKEFF interrupt (OTG_GINTSTS).
Page 2717: 4.   The application can temporarily mask this interrupt by writing to the GONAKEFFM bit in
Page 2717: SGONAK bit in OTG_DCTL. This also clears the GONAKEFF interrupt
Page 2717: 6.   If the application has masked this interrupt earlier, it must be unmasked as follows:
Page 2717: 2.   Wait for the GONAKEFF interrupt (OTG_GINTSTS)
Page 2717: 4.   Wait for the EPDISD interrupt (OTG_DOEPINTx), which indicates that the OUT
Page 2717: endpoint is completely disabled. When the EPDISD interrupt is asserted, the core also
Page 2717: interrupt).
Page 2718: 3.   On any OUT endpoint interrupt, the application must read the endpoint’s transfer size
Page 2719: completed interrupt is generated for the endpoint and the endpoint enable is cleared.
Page 2719: 3.   Wait for the RXFLVL interrupt (in OTG_GINTSTS) and empty the data packets from the
Page 2719: 4.   Asserting the XFRC interrupt (OTG_DOEPINTx) marks a successful completion of the
Page 2719: (data and status) before the end of the periodic frame (EOPF interrupt in
Page 2720: 3.   Wait for the RXFLVL interrupt (in OTG_GINTSTS) and empty the data packets from the
Page 2720: 4.   The assertion of the XFRC interrupt (in OTG_DOEPINTx) marks the completion of the
Page 2720: isochronous OUT data transfer. This interrupt does not necessarily mean that the data
Page 2720: 5.   This interrupt cannot always be detected for isochronous OUT transfers. Instead, the
Page 2720: application can detect the INCOMPISOOUT interrupt in OTG_GINTSTS.
Page 2720: 1.   For isochronous OUT endpoints, the XFRC interrupt (in OTG_DOEPINTx) may not
Page 2720: could fail to detect the XFRC interrupt (OTG_DOEPINTx) under the following
Page 2720: isochronous OUT endpoints, it asserts the incomplete isochronous OUT data interrupt
Page 2720: (INCOMPISOOUT in OTG_GINTSTS), indicating that an XFRC interrupt (in
Page 2721: 1.   Asserting the INCOMPISOOUT interrupt (OTG_GINTSTS) indicates that in the current
Page 2721: XFRC interrupt (OTG_DOEPINTx). In this case, the application must re-enable
Page 2721: 3.   When it receives an INCOMPISOOUT interrupt (in OTG_GINTSTS), the application
Page 2721: 4.   The previous step must be performed before the SOF interrupt (in OTG_GINTSTS) is
Page 2721: 6.   Wait for the EPDISD interrupt (in OTG_DOEPINTx) and enable the endpoint to receive
Page 2722: interrupt (in OTG_GINTSTS).
Page 2722: 5.     The application processes the interrupt and reads the data from the Rx FIFO.
Page 2722: an XFRC interrupt (in OTG_DOEPINTx).
Page 2722: 7.     The application processes the interrupt and uses the setting of the XFRC interrupt bit
Page 2723: 1.   The application can either choose the polling or the interrupt mode.
Page 2723: –    In interrupt mode, the application waits for the TXFE interrupt (in OTG_DIEPINTx)
Page 2723: 3.   The core asserts the INEPNE (IN endpoint NAK effective) interrupt in OTG_DIEPINTx
Page 2723: 4.   Once this interrupt is seen by the application, the application can assume that the
Page 2723: endpoint is in IN NAK mode. This interrupt can be cleared by the application by setting
Page 2723: 2.   Wait for assertion of the INEPNE interrupt in OTG_DIEPINTx. This interrupt indicates
Page 2723: NAK bit, but before the assertion of the NAK Effective interrupt.
Page 2723: 4.   The application can mask this interrupt temporarily by writing to the INEPNEM bit in
Page 2723: OTG_DIEPCTLx. This also clears the INEPNE interrupt (in OTG_DIEPINTx).
Page 2724: 6.   If the application masked this interrupt earlier, it must be unmasked as follows:
Page 2724: 3.   Wait for the INEPNE interrupt in OTG_DIEPINTx.
Page 2724: 5.   Assertion of the EPDISD interrupt in OTG_DIEPINTx indicates that the core has
Page 2724: completely disabled the specified endpoint. Along with the assertion of the interrupt, the
Page 2725: (ITTXFE) interrupt for the endpoint, provided that the endpoint NAK bit is not set. The
Page 2725: 7.   The core internally rewinds the FIFO pointers and no timeout interrupt is generated.
Page 2725: interrupt for the endpoint is generated and the endpoint enable is cleared.
Page 2726: –    A NAK handshake would be transmitted on the USB for interrupt IN endpoints
Page 2727: received when Tx FIFO empty interrupt for the endpoint.
Page 2727: –    A NAK handshake is transmitted on the USB for interrupt IN endpoints
Page 2727: –    For interrupt endpoints, when an ACK handshake is transmitted
Page 2727: interrupt for the endpoint is generated and the endpoint enable is cleared.
Page 2727: frame non-empty, the core generates an IISOIXFR interrupt in OTG_GINTSTS.
Page 2727: 3.   Asserting the ITTXFE interrupt (in OTG_DIEPINTx) indicates that the application has
Page 2727: 4.   If the interrupt endpoint is already enabled when this interrupt is detected, ignore the
Page 2727: interrupt. If it is not enabled, enable the endpoint so that the data can be transmitted on
Page 2727: 5.   Asserting the XFRC interrupt (in OTG_DIEPINTx) with no ITTXFE interrupt in
Page 2727: 6.   Asserting the XFRC interrupt (in OTG_DIEPINTx), with or without the ITTXFE interrupt
Page 2727: (in OTG_DIEPINTx), indicates the successful completion of an interrupt IN transfer. A
Page 2727: 7.   Asserting the incomplete isochronous IN transfer (IISOIXFR) interrupt in
Page 2727: OTG_GINTSTS with none of the aforementioned interrupts indicates the core did not
Page 2728: transfer interrupt (IISOIXFR in OTG_GINTSTS).
Page 2728: empty interrupt in OTG_DIEPINTx. The application can ignore this interrupt, as it
Page 2728: eventually results in an incomplete isochronous IN transfer interrupt (IISOIXFR in
Page 2728: interrupt for the endpoint.
Page 2728: 1.   The application can ignore the IN token received when Tx FIFO empty interrupt in
Page 2728: incomplete isochronous IN transfer interrupt (in OTG_GINTSTS).
Page 2728: 2.   Assertion of the incomplete isochronous IN transfer interrupt (in OTG_GINTSTS)
Page 2728: 6.   The assertion of the endpoint disabled interrupt in OTG_DIEPINTx indicates that the
Page 2729: 3.   Assertion of the endpoint disabled interrupt (in OTG_DIEPINTx) indicates to the
Page 2729: application must enable the ITTXFE interrupt in OTG_DIEPINTx and the OTEPDIS interrupt
Page 2729: receives this interrupt, it must set the STALL bit in the corresponding endpoint control
Page 2729: register, and clear this interrupt.
Page 2729: If this worst case condition occurs, the core responds to bulk/interrupt tokens with a NAK
Page 2729: isochronous IN transfer interrupt (IISOIXFR) and Incomplete isochronous OUT transfer
Page 2729: interrupt (IISOOXFR) inform the application that isochronous IN/OUT packets were
Page 2731: The OTG_HS controller interrupts the application on detecting SRP. The session
Page 2732: request detected bit is set in Global interrupt status register (SRQINT set in
Page 2732: 6.     The application must service the session request detected interrupt and turn on the
Page 2732: The OTG_HS controller sets the early suspend bit in the core interrupt register after 3
Page 2732: the core interrupt register.
Page 2733: OTG_HS controller interrupts the application by setting the session request success
Page 2733: status change bit in the OTG interrupt status register. The application reads the session
Page 2734: The OTG_HS controller sets the host negotiation detected interrupt in the OTG
Page 2734: interrupt status register, indicating the start of HNP.
Page 2734: The OTG_HS controller sets the early suspend bit in the core interrupt register after 3
Page 2734: the core interrupt register.
Page 2734: 7.   The OTG_HS controller sets the connector ID status change interrupt in the OTG
Page 2734: interrupt status register. The application must read the connector ID status in the OTG
Page 2735: The OTG_HS controller sets the Early suspend bit in the core interrupt register after 3
Page 2735: the core interrupt register.
Page 2735: The OTG_HS controller sets the host negotiation success status change interrupt in
Page 2735: the OTG interrupt status register, indicating the HNP status. The application must read
Page 2736: interrupt register (OTG_GINTSTS) to determine host mode operation.
Page 2736: 6.   The application must read the current mode bit in the core interrupt (OTG_GINTSTS)
Page 2740: •   Programmable interrupt options for different operational conditions
Page 2740: •   Per-packet Transmit or Receive Complete Interrupt control
Page 2742: eth_sbd_intr_it           Digital output     Main Ethernet interrupt
Page 2744: transfers such as packets in Ethernet. The controller can be programmed to interrupt the
Page 2745: of a packet that has Interrupt on Completion (TDES2[31]) set in its Last Descriptor. The
Page 2745: demand and the Underflow Interrupt Status bit is cleared. If the application stopped the
Page 2747: 6.   The Transmit interrupt is set (if enabled). The DMA fetches the next descriptor and
Page 2747: a)   The DMA sets the relevant interrupts and returns to Suspend mode.
Page 2772: MAC also sets the Target Time Reached interrupt event. The application can cancel the
Page 2772: When a snapshot is stored, the MAC indicates this to the application with an interrupt. The
Page 2783: 3.     The DMA generates an interrupt if the CDEE bit is set in the Interrupt enable register
Page 2783: corresponding to a DMA channel (see Channel interrupt enable register
Page 2783: The application can read the interrupt status through CDE bit of Status register
Page 2790: registers containing interrupts generated (receive and transmit), and two 32-bit registers
Page 2790: containing masks for the Interrupt register (receive and transmit). These registers are
Page 2790: 57.5.11     Interrupts generated by the MAC
Page 2790: Interrupts can be generated from the MAC as a result of various events. These interrupt
Page 2790: interrupts are of level type, that is, the interrupt remains asserted (high) until it is cleared by
Page 2790: The Interrupt status register (ETH_MACISR) describes the events that can cause an
Page 2790: interrupt from the MAC. The MAC interrupts are enabled by default. Each event can be
Page 2790: prevented from asserting the interrupt on the eth_sbd_intr_it signals by setting the
Page 2790: corresponding mask bits in the Interrupt enable register (ETH_MACIER).
Page 2790: The interrupt register bits only indicate the block from which the event is reported. You must
Page 2790: read the corresponding status registers and other registers to clear the interrupt.
Page 2799: (ETH_MACLCSR)) and generates an interrupt.
Page 2800: status register (ETH_MACLCSR) and immediately generates an interrupt.
Page 2800: (ETH_MACLCSR). An interrupt is generated immediately.
Page 2800: LPI Interrupt
Page 2800: The MAC generates the LPI interrupt when the Tx or Rx side enters or exits the LPI state.
Page 2800: The LPI interrupt can be cleared by reading the LPI control status register
Page 2800: A sideband signal, lpi_intr_o, is generated together with the interrupt. This signal is used by
Page 2800: the wakeup mechanism. It is ORed with pmt_intr_o signal (see Section : PMT interrupts)
Page 2800: packets and magic packets. The PMT block generates interrupts for remote wakeup packets
Page 2801: received. A PMT interrupt to the application triggers a Read to the PMT Control and Status
Page 2801: without any breaks or interruptions. In case of a break in the 16 repetitions of the address,
Page 2801: out any breaks or interruptions, after the last 6 repetitions of 8'hFF.
Page 2802: for the received magic packet. A PMT interrupt to the Application triggers a read to the PMT
Page 2802: PMT interrupts
Page 2802: The PMT interrupt signal is asserted when a valid remote wakeup packet is received.
Page 2802: generate the PMT interrupt.
Page 2802: interrupt. It is ORed with lpi_intr_o signal (see Section : LPI Interrupt) and tied to the EXTI
Page 2802: These transmissions can be detected when Transmit Interrupt (bit 0 of the
Page 2802: 7.   Read the PMT Status register to clear the interrupt, then enable the other modules in
Page 2803: 57.8     Ethernet interrupts
Page 2803: The Ethernet peripheral generates a single interrupt signal (eth_sbd_intr_it). This signal can
Page 2803: interrupt enables are provided for each source of interrupt such that the interrupt signal is
Page 2803: asserted for an event only when the corresponding interrupt enable is set.
Page 2803: The interrupt status and corresponding enable registers are organized in a hierarchical
Page 2803: manner so that it is easier for software to traverse and identify the source of interrupt event
Page 2803: quickly. When interrupt is asserted, the Interrupt status register (ETH_DMAISR) register is
Page 2803: first level that indicates the major blocks for the interrupt event source. This register is read-
Page 2803: •    ETH_MTLISR: Interrupt Status (see Interrupt status Register (ETH_MTLISR))
Page 2803: •    ETH_MACISR: Interrupt Status (see Interrupt status register (ETH_MACISR))
Page 2803: 57.8.1   DMA interrupts
Page 2803: Interrupt registers description
Page 2803: (ETH_DMACSR)) captures all the interrupt events of that TxDMA and RxDMA channel. The
Page 2803: ETH_DMACIER: Channel Interrupt Enable register (see Channel interrupt enable register
Page 2803: (ETH_DMACIER)) contains the corresponding enable bits for each of the interrupt event.
Page 2803: There are two groups of interrupts in the DMA channel namely Normal and Abnormal
Page 2803: interrupts.They are indicated by Bits[15:14] of ETH_DMACSR register respectively. The
Page 2803: interrupt, RI: receive interrupt, TBU: Transmit buffer unavailable) while the abnormal
Page 2803: interrupt events are for error events.
Page 2803: Interrupts are not queued. If the same interrupt event occurs again before the driver
Page 2803: responds to the previous one, no additional interrupts are generated. An interrupt is
Page 2803: generated only once for multiple events. The driver must scan the Interrupt status register
Page 2803: (ETH_DMAISR) for the cause of the interrupt and clear the source in the respective Status
Page 2803: register. The interrupt is cleared only when all the bits of Interrupt status register
Page 2803: Periodic scheduling of Transmit and Receive Interrupt
Page 2803: It is not preferable to generate interrupts for every packet transferred by DMA (RI and TI) for
Page 2803: schedule the interrupt at regular intervals using two methods:
Page 2803: 1.   Set Interrupt on Completion bit in Transmit descriptor (TDES2[31] in Table 526: TDES2
Page 2804: In addition to above, an interrupt timer (ETH_DMACRXIWTR: Channel Rx Interrupt
Page 2804: Watchdog Timer) is given for flexible control and periodic scheduling of Receive Interrupt.
Page 2804: When this interrupt timer is programmed with a nonzero value, it gets activated as soon as
Page 2804: the Receive Interrupt because the corresponding interrupt of completion IOC bit
Page 2804: timer runs out as per the programmed value, RI bit is set and the interrupt is asserted if the
Page 2804: corresponding RIE is enabled in ETH_DMACIER register (see Channel interrupt enable
Page 2804: Channel Transfer Complete Interrupt
Page 2804: The Transmit Transfer complete interrupt (TI) and Receive Transfer complete interrupt (RI)
Page 2804: (Interrupt On Completion - TDES2[31]). Similarly, the RI bit is set whenever the Rx DMA
Page 2804: transferring that packet, IOC bit is set (Interrupt Enable on completion - RDES3[30])).
Page 2804: The interrupt signal is asserted for the Transfer complete interrupts only when the
Page 2804: corresponding interrupts are enabled in the channel interrupt enable register (Channel
Page 2804: interrupt enable register (ETH_DMACIER)).
Page 2804: The behavior of the RI/TI interrupts changes depending on the settings of INTM field
Page 2804: explains the behavior of the Transfer Complete interrupt.
Page 2804: Table 523. Transfer complete interrupt behavior
Page 2804: Interrupt Mode                        Behavior of TI/RI and interrupt signal
Page 2804: The interrupt signal is asserted whenever the corresponding interrupts are also
Page 2804: The TI/RI is set as explained above. However, the interrupt is not asserted for
Page 2804: interrupt is not generated based on TI/RI.
Page 2804: 57.8.2      MTL interrupts
Page 2804: MTL interrupt events are combined with the events in the DMA to generate the interrupt
Page 2805: The register Interrupt status Register (ETH_MTLISR) report the queue number responsible
Page 2805: for the event. ETH_MTLQICSR: Queue Interrupt Control Status shall be read for event
Page 2805: The MTL interrupts are enabled by default. Each event can be prevented from asserting the
Page 2805: interrupt by setting the corresponding mask bits in the Interrupt status Register
Page 2805: MTL interrupt signal is driven by one of these events:
Page 2805: •    Receive Queue Overflow Interrupt
Page 2805: 57.8.3   MAC Interrupts
Page 2805: MAC interrupt events are combined with the events in the DMA to generate the interrupt
Page 2805: The MAC interrupts are of level type, that is, the interrupt remains asserted (high) until it is
Page 2805: The Interrupt status register (ETH_MACISR) describes the events that can cause an
Page 2805: interrupt from the MAC. The MAC interrupts are enabled by default. Each event can be
Page 2805: prevented from asserting the interrupt by setting the corresponding mask bits in the Interrupt
Page 2805: The interrupt register bits only indicate the block from which the event is reported. You must
Page 2805: read the corresponding status registers and other registers to clear the interrupt.
Page 2805: MAC interrupt signal is driven by one of these events:
Page 2805: •    Receive Status Interrupt
Page 2805: •    Transmit Status Interrupt
Page 2805: •    Timestamp Interrupt Status
Page 2805: •    MMC Interrupt Status
Page 2805: –    MMC Receive Checksum Offload Interrupt Status
Page 2805: –    MMC Transmit Interrupt Status
Page 2805: –    MMC Receive Interrupt Status
Page 2805: •    LPI Interrupt Status
Page 2805: •    PMT Interrupt Status
Page 2805: •    PHY Interrupt
Page 2805: Note:    Two sidebands signals are generated together with LPI and PMT interrupts: lpi_intr_o and
Page 2807: 8.   Enable the interrupts by programming the ETH_DMACIER register (see Channel
Page 2807: interrupt enable register (ETH_DMACIER)).
Page 2808: 4.   Program the Interrupt enable register (ETH_MACIER) as required, if it is applicable for
Page 2808: 1.   For normal transmit and receive interrupts, read the interrupt status. Then, poll the
Page 2810: 1.   Mask the Timestamp Trigger interrupt by clearing bit 16 of Interrupt enable register
Page 2811: active. This can be done by enabling the Timestamp Trigger interrupt after the system
Page 2811: 5.   Enable the Timestamp interrupt in bit 12 of Interrupt enable register (ETH_MACIER).
Page 2811: 7.   When this trigger generates an interrupt, read Interrupt status register (ETH_MACISR).
Page 2812: LPI state. It waits for TWT time before setting the TLPIEX interrupt status bit and then
Page 2812: 1.   Program TRGTMODSEL bit to 11 or 10 (for interrupt) in PPS control register
Page 2813: 1.   Program TRGTMODSEL bits to 11 or 10 (for interrupt) in PPS control register
Page 2813: Generating an interrupt without affecting the PPS
Page 2813: •    Generate only interrupts.
Page 2813: •    Generate interrupts and the PPS start and stop time.
Page 2814: To program the Target Time registers to generate only interrupt event:
Page 2814: interrupt). This instructs the MAC to use the Target Time registers for target time
Page 2814: interrupt.
Page 2814: generate an interrupt when the target time elapses.
Page 2814: If TRGTMODSEL bits are changed (for example, to control the PPS), then the interrupt
Page 2818: Interrupt on Completion:
Page 2831: Interrupt Enabled on Completion
Page 2831: 30       IOC      When this bit is set, an interrupt is issued to the application when the DMA
Page 2841: Bits 17:16 INTM[1:0]: Interrupt Mode
Page 2841: This field defines the interrupt mode of the Ethernet peripheral.
Page 2841: The behavior of the interrupt signal and of the RI/TI bits in the ETH_DMACSR register
Page 2841: changes depending on the INTM value (refer to Table 523: Transfer complete interrupt
Page 2844: Interrupt status register (ETH_DMAISR)
Page 2844: The application reads this Interrupt Status register during interrupt service routine or polling
Page 2844: to determine the interrupt status of DMA channels, MTL queues, and the MAC.
Page 2844: Bit 17 MACIS: MAC Interrupt Status
Page 2844: This bit indicates an interrupt event in the MAC. To reset this bit to 1'b0, the software must
Page 2844: read the corresponding register in the MAC to get the exact cause of the interrupt and clear
Page 2844: Bit 16 MTLIS: MTL Interrupt Status
Page 2844: This bit indicates an interrupt event in the MTL. To reset this bit to 1'b0, the software must
Page 2844: read the corresponding register in the MTL to get the exact cause of the interrupt and clear its
Page 2844: Bit 0 DC0IS: DMA Channel Interrupt Status
Page 2844: This bit indicates an interrupt event in DMA Channel. To reset this bit to 0, the software must
Page 2844: read the corresponding register in DMA Channel to get the exact cause of the interrupt and
Page 2845: The MSB of this field always returns 0. This field does not generate an interrupt.
Page 2845: The MSB of this field always returns 0. This field does not generate an interrupt.
Page 2854: Channel interrupt enable register (ETH_DMACIER)
Page 2854: The Channel Interrupt Enable register enables the interrupts reported by the Status register.
Page 2855: Bit 15 NIE: Normal Interrupt Summary Enable
Page 2855: When this bit is set, the normal interrupt summary is enabled. This bit enables the following
Page 2855: interrupts in the ETH_DMACSR:
Page 2855: Bit 0: Transmit Interrupt
Page 2855: Bit 6: Receive Interrupt
Page 2855: Bit 11: Early Receive Interrupt
Page 2855: When this bit is reset, the normal interrupt summary is disabled.
Page 2855: Bit 14 AIE: Abnormal Interrupt Summary Enable
Page 2855: When this bit is set, the abnormal interrupt summary is enabled. This bit enables the
Page 2855: following interrupts in the ETH_DMACSR:
Page 2855: Bit 10: Early Transmit Interrupt
Page 2855: When this bit is reset, the abnormal interrupt summary is disabled.
Page 2855: When this bit is set along with the AIE bit, the Context Descriptor error interrupt is enabled.
Page 2855: When this bit is reset, the Context Descriptor error interrupt is disabled.
Page 2855: When this bit is set along with the AIE bit, the Fatal Bus error interrupt is enabled. When this
Page 2855: bit is reset, the Fatal Bus Error error interrupt is disabled.
Page 2855: Bit 11 ERIE: Early Receive Interrupt Enable
Page 2855: When this bit is set along with the NIE bit, the Early Receive interrupt is enabled. When this
Page 2855: bit is reset, the Early Receive interrupt is disabled.
Page 2855: Bit 10 ETIE: Early Transmit Interrupt Enable
Page 2855: When this bit is set along with the AIE bit, the Early Transmit interrupt is enabled. When this
Page 2855: bit is reset, the Early Transmit interrupt is disabled.
Page 2855: When this bit is set along with the AIE bit, the Receive Watchdog Timeout interrupt is
Page 2855: enabled. When this bit is reset, the Receive Watchdog Timeout interrupt is disabled.
Page 2855: When this bit is set along with the AIE bit, the Receive Stopped Interrupt is enabled. When
Page 2855: this bit is reset, the Receive Stopped interrupt is disabled.
Page 2855: When this bit is set along with the AIE bit, the Receive Buffer Unavailable interrupt is
Page 2855: enabled. When this bit is reset, the Receive Buffer Unavailable interrupt is disabled.
Page 2855: Bit 6 RIE: Receive Interrupt Enable
Page 2855: When this bit is set along with the NIE bit, the Receive Interrupt is enabled. When this bit is
Page 2855: reset, the Receive Interrupt is disabled.
Page 2856: When this bit is set along with the NIE bit, the Transmit Buffer Unavailable interrupt is
Page 2856: enabled. When this bit is reset, the Transmit Buffer Unavailable interrupt is disabled.
Page 2856: When this bit is set along with the AIE bit, the Transmission Stopped interrupt is enabled.
Page 2856: When this bit is reset, the Transmission Stopped interrupt is disabled.
Page 2856: Bit 0 TIE: Transmit Interrupt Enable
Page 2856: When this bit is set along with the NIE bit, the Transmit Interrupt is enabled. When this bit is
Page 2856: reset, the Transmit Interrupt is disabled.
Page 2858: Channel Rx interrupt watchdog timer register (ETH_DMACRXIWTR)
Page 2858: The Receive Interrupt Watchdog Timer register indicates the watchdog timeout for Receive
Page 2858: Interrupt (RI) from the DMA. When this register is written with a non-zero value, it enables
Page 2858: Bits 7:0 RWT[7:0]: Receive Interrupt Watchdog Timer Count
Page 2858: setting of Interrupt Enable bit in the corresponding descriptor RDES3[30].
Page 2858: Interrupt Enable bit RDES3[30] of any received packet.
Page 2860: The software driver (application) reads the Status register during interrupt service routine or
Page 2861: This field is valid only when the FBE bit is set. This field does not generate an interrupt.
Page 2861: This field is valid only when the FBE bit is set. This field does not generate an interrupt.
Page 2861: Bit 15 NIS: Normal Interrupt Summary
Page 2861: Normal Interrupt Summary bit value is the logical OR of the following bits when the
Page 2861: corresponding interrupt bits are enabled in the ETH_DMACIER register:
Page 2861: Bit 0: Transmit Interrupt
Page 2861: Bit 6: Receive Interrupt
Page 2861: Bit 11: Early Receive Interrupt
Page 2861: Only unmasked bits (interrupts for which interrupt enable is set in ETH_DMACIER register)
Page 2861: affect the Normal Interrupt Summary bit.
Page 2861: Bit 14 AIS: Abnormal Interrupt Summary
Page 2861: Abnormal Interrupt Summary bit value is the logical OR of the following when the
Page 2861: corresponding interrupt bits are enabled in the ETH_DMACIER register:
Page 2861: Bit 10: Early Transmit Interrupt
Page 2861: Only unmasked bits affect the Abnormal Interrupt Summary bit.
Page 2862: Bit 11 ERI: Early Receive Interrupt
Page 2862: Bit 10 ETI: Early Transmit Interrupt
Page 2862: Bit 6 RI: Receive Interrupt
Page 2862: Bit 0 TI: Transmit Interrupt
Page 2868: Interrupt status Register (ETH_MTLISR)
Page 2868: The software driver (application) reads this register during interrupt service routine or polling
Page 2868: to determine the interrupt status of MTL queues and the MAC.
Page 2868: Bit 0 Q0IS: Queue interrupt status
Page 2868: This bit indicates that an interrupt has been generated by Queue. To reset this bit, read
Page 2868: ETH_MTLQICSR register to identify the interrupt cause and clear the source.
Page 2872: Queue interrupt control status Register (ETH_MTLQICSR)
Page 2872: This register contains the interrupt enable and status bits for the queue interrupts.
Page 2872: Bit 24 RXOIE: Receive Queue Overflow Interrupt Enable
Page 2872: When this bit is set, the Receive Queue Overflow interrupt is enabled. When this bit is reset,
Page 2872: the Receive Queue Overflow interrupt is disabled.
Page 2872: Bit 16 RXOVFIS: Receive Queue Overflow Interrupt Status
Page 2872: Bit 8 TXUIE: Transmit Queue Underflow Interrupt Enable
Page 2872: When this bit is set, the Transmit Queue Underflow interrupt is enabled. When this bit is
Page 2872: reset, the Transmit Queue Underflow interrupt is disabled.
Page 2872: Bit 0 TXUNFIS: Transmit Queue Underflow Interrupt Status
Page 2901: Interrupt status register (ETH_MACISR)
Page 2901: The Interrupt Status register contains the status of interrupts.
Page 2901: Bit 14 RXSTSIS: Receive Status Interrupt
Page 2901: ETH_MACISR register. This bit is cleared when the corresponding interrupt source bit is read
Page 2901: Bit 13 TXSTSIS: Transmit Status Interrupt
Page 2901: This bit is cleared when the corresponding interrupt source bit is read in the ETH_MACISR
Page 2901: Bit 12 TSIS: Timestamp Interrupt Status
Page 2901: This bit is cleared when the corresponding interrupt source bit is read in the ETH_MACTSSR
Page 2902: Bit 10 MMCTXIS: MMC Transmit Interrupt Status
Page 2902: This bit is set high when an interrupt is generated in the MMC Transmit Interrupt Register.
Page 2902: This bit is cleared when all bits in this interrupt register are cleared.
Page 2902: Bit 9 MMCRXIS: MMC Receive Interrupt Status
Page 2902: This bit is set high when an interrupt is generated in the MMC Receive Interrupt Register.
Page 2902: This bit is cleared when all bits in this interrupt register are cleared.
Page 2902: Bit 8 MMCIS: MMC Interrupt Status
Page 2902: Bit 5 LPIIS: LPI Interrupt Status
Page 2902: Bit 4 PMTIS: PMT Interrupt Status
Page 2902: Bit 3 PHYIS: PHY Interrupt
Page 2903: Interrupt enable register (ETH_MACIER)
Page 2903: The Interrupt Enable register contains the masks for generating the interrupts.
Page 2903: Bit 14 RXSTSIE: Receive Status Interrupt Enable
Page 2903: When this bit is set, it enables the assertion of the interrupt signal because of the setting of
Page 2903: Bit 13 TXSTSIE: Transmit Status Interrupt Enable
Page 2903: When this bit is set, it enables the assertion of the interrupt signal because of the setting of
Page 2903: Bit 12 TSIE: Timestamp Interrupt Enable
Page 2903: When this bit is set, it enables the assertion of the interrupt signal because of the setting of
Page 2903: Bit 5 LPIIE: LPI Interrupt Enable
Page 2903: When this bit is set, it enables the assertion of the interrupt signal because of the setting of
Page 2903: Bit 4 PMTIE: PMT Interrupt Enable
Page 2903: When this bit is set, it enables the assertion of the interrupt signal because of the setting of
Page 2903: Bit 3 PHYIE: PHY Interrupt Enable
Page 2903: When this bit is set, it enables the assertion of the interrupt signal because of the setting of
Page 2908: The below table lists the remote wakeup scenarios in which PMT interrupt is generated.
Page 2909: Table 555. Remote Wakeup Packet and PMT Interrupt Generation(1)
Page 2909: Filter i Command                      Frame Type and CRC Status                                            Interrupt Generation
Page 2909: PMT interrupt is generated
Page 2909: PMT interrupt is generated
Page 2909: PMT interrupt is generated
Page 2909: PMT interrupt is generated
Page 2909: 1. In all other combinations, the Remote Wakeup packet is not detected and PMT interrupt is not generated.
Page 2909: interrupt status. The status bits are cleared when this register is read.
Page 2925: interrupts because of MMC counter becoming half-full or full.
Page 2926: MMC Rx interrupt register (MMC_RX_INTERRUPT)
Page 2926: This register maintains the interrupts generated from all Receive statistics counters.
Page 2926: The MMC Receive Interrupt register maintains the interrupts that are generated when the
Page 2926: When the Counter Stop Rollover is set, interrupts are set but the counter remains at all-
Page 2926: ones. The MMC Receive Interrupt register is a 32 bit register. An interrupt bit is cleared
Page 2926: when the respective MMC counter that caused the interrupt is read. The least significant
Page 2926: byte lane (Bits[7:0]) of the respective counter must be read to clear the interrupt bit.
Page 2926: Bit 27 RXLPITRCIS: MMC Receive LPI transition counter interrupt status
Page 2926: Bit 26 RXLPIUSCIS: MMC Receive LPI microsecond counter interrupt status
Page 2927: Bit 17 RXUCGPIS: MMC Receive Unicast Good Packet Counter Interrupt Status
Page 2927: Bit 6 RXALGNERPIS: MMC Receive Alignment Error Packet Counter Interrupt Status
Page 2927: Bit 5 RXCRCERPIS: MMC Receive CRC Error Packet Counter Interrupt Status
Page 2927: MMC Tx interrupt register (MMC_TX_INTERRUPT)
Page 2927: This register maintains the interrupts generated from all Transmit statistics counters.
Page 2927: The MMC Transmit Interrupt register maintains the interrupts generated when transmit
Page 2927: When Counter Stop Rollover is set, the interrupts are set but the counter remains at all-
Page 2927: The MMC Transmit Interrupt register is a 32 bit register. An interrupt bit is cleared when the
Page 2927: respective MMC counter that caused the interrupt is read.
Page 2927: interrupt bit.
Page 2928: Bit 27 TXLPITRCIS: MMC Transmit LPI transition counter interrupt status
Page 2928: Bit 26 TXLPIUSCIS: MMC Transmit LPI microsecond counter interrupt status
Page 2928: Bit 21 TXGPKTIS: MMC Transmit Good Packet Counter Interrupt Status
Page 2928: Bit 15 TXMCOLGPIS: MMC Transmit Multiple Collision Good Packet Counter Interrupt Status
Page 2928: Bit 14 TXSCOLGPIS: MMC Transmit Single Collision Good Packet Counter Interrupt Status
Page 2929: MMC Rx interrupt mask register (MMC_RX_INTERRUPT_MASK)
Page 2929: The MMC Receive Interrupt Mask register maintains the masks for the interrupts generated
Page 2929: Bit 27 RXLPITRCIM: MMC Receive LPI transition counter interrupt Mask
Page 2929: Setting this bit masks the interrupt when the Rx_LPI_Tran_Cntr counter reaches half of the
Page 2929: Bit 26 RXLPIUSCIM: MMC Receive LPI microsecond counter interrupt Mask
Page 2929: Setting this bit masks the interrupt when the Rx_LPI_USEC_Cntr counter reaches half of the
Page 2929: Bit 17 RXUCGPIM: MMC Receive Unicast Good Packet Counter Interrupt Mask
Page 2929: Setting this bit masks the interrupt when the rxunicastpackets_g counter reaches half of the
Page 2929: Bit 6 RXALGNERPIM: MMC Receive Alignment Error Packet Counter Interrupt Mask
Page 2929: Setting this bit masks the interrupt when the rxalignmenterror counter reaches half of the
Page 2929: Bit 5 RXCRCERPIM: MMC Receive CRC Error Packet Counter Interrupt Mask
Page 2929: Setting this bit masks the interrupt when the rxcrcerror counter reaches half of the maximum
Page 2930: MMC Tx interrupt mask register (MMC_TX_INTERRUPT_MASK)
Page 2930: This register maintains the masks for interrupts generated from all Transmit statistics
Page 2930: The MMC Transmit Interrupt Mask register maintains the masks for the interrupts generated
Page 2930: Bit 27 TXLPITRCIM: MMC Transmit LPI transition counter interrupt Mask
Page 2930: Setting this bit masks the interrupt when the Tx_LPI_Tran_Cntr counter reaches half of the
Page 2930: Bit 26 TXLPIUSCIM: MMC Transmit LPI microsecond counter interrupt Mask
Page 2930: Setting this bit masks the interrupt when the Tx_LPI_USEC_Cntr counter reaches half of the
Page 2930: Bit 21 TXGPKTIM: MMC Transmit Good Packet Counter Interrupt Mask
Page 2930: Setting this bit masks the interrupt when the txpacketcount_g counter reaches half of the
Page 2930: Bit 15 TXMCOLGPIM: MMC Transmit Multiple Collision Good Packet Counter Interrupt Mask
Page 2930: Setting this bit masks the interrupt when the txmulticol_g counter reaches half of the
Page 2930: Bit 14 TXSCOLGPIM: MMC Transmit Single Collision Good Packet Counter Interrupt Mask
Page 2930: Setting this bit masks the interrupt when the txsinglecol_g counter reaches half of the
Page 2953: Bit 15 TXTSSIS: Tx Timestamp Status Interrupt Status
Page 2961: 00: Target Time registers are programmed only for generating the interrupt event.
Page 2961: 10: Target Time registers are programmed for generating the interrupt event and starting or
Page 2961: generation. No interrupt is asserted.
Page 2963: 00: Target Time registers are programmed only for generating the interrupt event.
Page 2963: 10: Target Time registers are programmed for generating the interrupt event and starting or
Page 2963: generation. No interrupt is asserted.
Page 2963: is used to schedule an interrupt event [Bit 1 of ETH_MACTSSR] when the system time
Page 2964: interrupt (if enabled) based on Target Time mode selected for the corresponding PPS output
Page 2964: signal output and generates an interrupt (if enabled) based on the TRGTMODSEL0 field (Bits
Page 2972: 0x0704       INTERRUPT
Page 2972: 0x0708       INTERRUPT
Page 2972: INTERRUPT_
Page 2972: INTERRUPT_
Page 2979: cec_it         Digital output    HDMI-CEC interrupt signal
Page 2984: is expected (see Figure 813). BRE flag also generates a CEC interrupt if the BREIE=1.
Page 2984: SBPE flag also generates a CEC interrupt if the SBPEIE=1.
Page 2984: flag also generates a CEC interrupt if the LBPEIE=1.
Page 2987: generates a CEC interrupt if the TXERRIE=1.
Page 2988: 58.6        HDMI-CEC interrupts
Page 2988: An interrupt can be produced:
Page 2988: Table 562. HDMI-CEC interrupts
Page 2988: Interrupt event                            Event flag      Enable Control bit
Page 2993: 58.7.5           CEC Interrupt and Status Register (CEC_ISR)
Page 2995: 58.7.6          CEC interrupt enable register (CEC_IER)
Page 2995: Bit 12 TXACKIE: Tx-Missing Acknowledge Error Interrupt Enable
Page 2995: 0: TXACKE interrupt disabled
Page 2995: 1: TXACKE interrupt enabled
Page 2995: Bit 11 TXERRIE: Tx-Error Interrupt Enable
Page 2995: 0: TXERR interrupt disabled
Page 2995: 1: TXERR interrupt enabled
Page 2995: Bit 10 TXUDRIE: Tx-Underrun Interrupt Enable
Page 2995: 0: TXUDR interrupt disabled
Page 2995: 1: TXUDR interrupt enabled
Page 2996: Bit 9 TXENDIE: Tx-End Of Message Interrupt Enable
Page 2996: 0: TXEND interrupt disabled
Page 2996: 1: TXEND interrupt enabled
Page 2996: Bit 8 TXBRIE: Tx-Byte Request Interrupt Enable
Page 2996: 0: TXBR interrupt disabled
Page 2996: 1: TXBR interrupt enabled
Page 2996: Bit 7 ARBLSTIE: Arbitration Lost Interrupt Enable
Page 2996: 0: ARBLST interrupt disabled
Page 2996: 1: ARBLST interrupt enabled
Page 2996: Bit 6 RXACKIE: Rx-Missing Acknowledge Error Interrupt Enable
Page 2996: 0: RXACKE interrupt disabled
Page 2996: 1: RXACKE interrupt enabled
Page 2996: Bit 5 LBPEIE: Long Bit Period Error Interrupt Enable
Page 2996: 0: LBPE interrupt disabled
Page 2996: 1: LBPE interrupt enabled
Page 2996: Bit 4 SBPEIE: Short Bit Period Error Interrupt Enable
Page 2996: 0: SBPE interrupt disabled
Page 2996: 1: SBPE interrupt enabled
Page 2996: Bit 3 BREIE: Bit Rising Error Interrupt Enable
Page 2996: 0: BRE interrupt disabled
Page 2996: 1: BRE interrupt enabled
Page 2996: Bit 2 RXOVRIE: Rx-Buffer Overrun Interrupt Enable
Page 2996: 0: RXOVR interrupt disabled
Page 2996: 1: RXOVR interrupt enabled
Page 2996: Bit 1 RXENDIE: End Of Reception Interrupt Enable
Page 2996: 0: RXEND interrupt disabled
Page 2996: 1: RXEND interrupt enabled
Page 2996: Bit 0 RXBRIE: Rx-Byte Received Interrupt Enable
Page 2996: 0: RXBR interrupt disabled
Page 2996: 1: RXBR interrupt enabled
Page 2998: code instrumentation using “printf”, tracing of data and address watchpoints, interrupt
Page 3041: 1          nIRQ1                   Cortex-M7 NVIC        Interrupt request
Page 3041: 2          nIRQ2                   Cortex-M7 NVIC        Interrupt request
Page 3151: •     interrupt overhead
Page 3181: •        Wait for interrupt state information
Page 3201: 0: Trace register power uninterrupted since the last read of PDS register
Page 3201: 1: Trace register power interrupted since the last read of PDS register
Page 3217: Section 19: Nested Vectored Interrupt Controllers
Page 3217: Added LCD-TFT interrupts (ltdc_it and ltdc_err_it) in Table 130:
Page 3217: Extended interrupt and event controller (EXTI)
Page 3223: Section 19: Nested Vectored Interrupt Controllers
Page 3224: Updated software notification by interrupt at end of conversion in
Page 3225: Added Section 26.5: DAC interrupts
Page 3225: Updated NACKCF bit definition in Section 47.7.8: Interrupt clear
Page 3228: interrupt.
Page 3228: DMAMUX illegal access interrupt enable register
Page 3228: Section 18: Nested Vectored Interrupt Controllers
Page 3229: Section 19: Extended interrupt and event controller (EXTI)
Page 3229: Updated note for JEOIE in Section 24.5.2: ADC interrupt enable
Page 3231: Updated Section 46.6: I2C interrupts.
Page 3231: USART interrupt and status register (USART_ISR) and USART
Page 3231: interrupt flag clear register (USART_ICR).
Page 3232: LPUART feature in Control register 3 (LPUART_CR3) and Interrupt
Page 3232: sbd_perch_rx_intr_o[]” in Table 523: Transfer complete interrupt
Page 3232: Changed bits 1:2 to reserved in Interrupt enable register
Page 3232: (ETH_MACIER). Changed bits 1, 2 and 15 to reserved in Interrupt
Page 3232: interrupt mask register (MMC_RX_INTERRUPT_MASK).
Page 3242: MMC_RX_INTERRUPT . . . . . . . . . . . . . . . .2926                OTG_GRXSTSR . . . . . . . . . . . . . . . . 2612-2613
Page 3242: MMC_RX_INTERRUPT_MASK . . . . . . . . . .2929                       OTG_GUSBCFG . . . . . . . . . . . . . . . . . . . . . 2599
Page 3242: MMC_TX_INTERRUPT . . . . . . . . . . . . . . . .2927                OTG_HAINT . . . . . . . . . . . . . . . . . . . . . . . . 2628
Page 3242: MMC_TX_INTERRUPT_MASK . . . . . . . . . .2930                       OTG_HAINTMSK . . . . . . . . . . . . . . . . . . . . 2628
