Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d21c0380bdf44c3581dcb8bfbf3716ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot risc_v_pipelined_tb_behav xil_defaultlib.risc_v_pipelined_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.instruction_Memory
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.instruction_parser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.ide
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.mux_2
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.data_Memory
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.RISC_V_Pipelined_Processor
Compiling module xil_defaultlib.risc_v_pipelined_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot risc_v_pipelined_tb_behav
