proc main(int16 VEC_ymm10_0_41, int16 VEC_ymm10_1_41, int16 VEC_ymm10_10_41, int16 VEC_ymm10_11_41, int16 VEC_ymm10_12_41, int16 VEC_ymm10_13_41, int16 VEC_ymm10_14_41, int16 VEC_ymm10_15_41, int16 VEC_ymm10_2_41, int16 VEC_ymm10_3_41, int16 VEC_ymm10_4_41, int16 VEC_ymm10_5_41, int16 VEC_ymm10_6_41, int16 VEC_ymm10_7_41, int16 VEC_ymm10_8_41, int16 VEC_ymm10_9_41, int16 VEC_ymm11_0_49, int16 VEC_ymm11_1_49, int16 VEC_ymm11_10_49, int16 VEC_ymm11_11_49, int16 VEC_ymm11_12_49, int16 VEC_ymm11_13_49, int16 VEC_ymm11_14_49, int16 VEC_ymm11_15_49, int16 VEC_ymm11_2_49, int16 VEC_ymm11_3_49, int16 VEC_ymm11_4_49, int16 VEC_ymm11_5_49, int16 VEC_ymm11_6_49, int16 VEC_ymm11_7_49, int16 VEC_ymm11_8_49, int16 VEC_ymm11_9_49, int16 VEC_ymm3_0_32, int16 VEC_ymm3_1_32, int16 VEC_ymm3_10_32, int16 VEC_ymm3_11_32, int16 VEC_ymm3_12_32, int16 VEC_ymm3_13_32, int16 VEC_ymm3_14_32, int16 VEC_ymm3_15_32, int16 VEC_ymm3_2_32, int16 VEC_ymm3_3_32, int16 VEC_ymm3_4_32, int16 VEC_ymm3_5_32, int16 VEC_ymm3_6_32, int16 VEC_ymm3_7_32, int16 VEC_ymm3_8_32, int16 VEC_ymm3_9_32, int16 VEC_ymm4_0_40, int16 VEC_ymm4_1_40, int16 VEC_ymm4_10_40, int16 VEC_ymm4_11_40, int16 VEC_ymm4_12_40, int16 VEC_ymm4_13_40, int16 VEC_ymm4_14_40, int16 VEC_ymm4_15_40, int16 VEC_ymm4_2_40, int16 VEC_ymm4_3_40, int16 VEC_ymm4_4_40, int16 VEC_ymm4_5_40, int16 VEC_ymm4_6_40, int16 VEC_ymm4_7_40, int16 VEC_ymm4_8_40, int16 VEC_ymm4_9_40, int16 VEC_ymm6_0_41, int16 VEC_ymm6_1_41, int16 VEC_ymm6_10_41, int16 VEC_ymm6_11_41, int16 VEC_ymm6_12_41, int16 VEC_ymm6_13_41, int16 VEC_ymm6_14_41, int16 VEC_ymm6_15_41, int16 VEC_ymm6_2_41, int16 VEC_ymm6_3_41, int16 VEC_ymm6_4_41, int16 VEC_ymm6_5_41, int16 VEC_ymm6_6_41, int16 VEC_ymm6_7_41, int16 VEC_ymm6_8_41, int16 VEC_ymm6_9_41, int16 VEC_ymm7_0_36, int16 VEC_ymm7_1_36, int16 VEC_ymm7_10_36, int16 VEC_ymm7_11_36, int16 VEC_ymm7_12_36, int16 VEC_ymm7_13_36, int16 VEC_ymm7_14_36, int16 VEC_ymm7_15_36, int16 VEC_ymm7_2_36, int16 VEC_ymm7_3_36, int16 VEC_ymm7_4_36, int16 VEC_ymm7_5_36, int16 VEC_ymm7_6_36, int16 VEC_ymm7_7_36, int16 VEC_ymm7_8_36, int16 VEC_ymm7_9_36, int16 VEC_ymm8_0_44, int16 VEC_ymm8_1_44, int16 VEC_ymm8_10_44, int16 VEC_ymm8_11_44, int16 VEC_ymm8_12_44, int16 VEC_ymm8_13_44, int16 VEC_ymm8_14_44, int16 VEC_ymm8_15_44, int16 VEC_ymm8_2_44, int16 VEC_ymm8_3_44, int16 VEC_ymm8_4_44, int16 VEC_ymm8_5_44, int16 VEC_ymm8_6_44, int16 VEC_ymm8_7_44, int16 VEC_ymm8_8_44, int16 VEC_ymm8_9_44, int16 VEC_ymm9_0_40, int16 VEC_ymm9_1_40, int16 VEC_ymm9_10_40, int16 VEC_ymm9_11_40, int16 VEC_ymm9_12_40, int16 VEC_ymm9_13_40, int16 VEC_ymm9_14_40, int16 VEC_ymm9_15_40, int16 VEC_ymm9_2_40, int16 VEC_ymm9_3_40, int16 VEC_ymm9_4_40, int16 VEC_ymm9_5_40, int16 VEC_ymm9_6_40, int16 VEC_ymm9_7_40, int16 VEC_ymm9_8_40, int16 VEC_ymm9_9_40, uint1 inp_poly_0, int16 x_0) =
{ and [inp_poly_0 * inp_poly_0 = VEC_ymm10_0_41 + VEC_ymm10_1_41 * 5805 * x_0 + VEC_ymm10_2_41 * (5805 * x_0) ** 2 + VEC_ymm10_3_41 * (5805 * x_0) ** 3 + VEC_ymm3_0_32 * (5805 * x_0) ** 4 + VEC_ymm3_1_32 * (5805 * x_0) ** 5 + VEC_ymm3_2_32 * (5805 * x_0) ** 6 + VEC_ymm3_3_32 * (5805 * x_0) ** 7 (mod [7681, x_0 ** 8 - 2399]), inp_poly_0 * inp_poly_0 = VEC_ymm7_0_36 + VEC_ymm7_1_36 * 5805 * x_0 + VEC_ymm7_2_36 * (5805 * x_0) ** 2 + VEC_ymm7_3_36 * (5805 * x_0) ** 3 + VEC_ymm4_0_40 * (5805 * x_0) ** 4 + VEC_ymm4_1_40 * (5805 * x_0) ** 5 + VEC_ymm4_2_40 * (5805 * x_0) ** 6 + VEC_ymm4_3_40 * (5805 * x_0) ** 7 (mod [7681, x_0 ** 8 - (-2399)]), inp_poly_0 * inp_poly_0 = VEC_ymm9_0_40 + VEC_ymm9_1_40 * 5805 * x_0 + VEC_ymm9_2_40 * (5805 * x_0) ** 2 + VEC_ymm9_3_40 * (5805 * x_0) ** 3 + VEC_ymm6_0_41 * (5805 * x_0) ** 4 + VEC_ymm6_1_41 * (5805 * x_0) ** 5 + VEC_ymm6_2_41 * (5805 * x_0) ** 6 + VEC_ymm6_3_41 * (5805 * x_0) ** 7 (mod [7681, x_0 ** 8 - 3000]), inp_poly_0 * inp_poly_0 = VEC_ymm8_0_44 + VEC_ymm8_1_44 * 5805 * x_0 + VEC_ymm8_2_44 * (5805 * x_0) ** 2 + VEC_ymm8_3_44 * (5805 * x_0) ** 3 + VEC_ymm11_0_49 * (5805 * x_0) ** 4 + VEC_ymm11_1_49 * (5805 * x_0) ** 5 + VEC_ymm11_2_49 * (5805 * x_0) ** 6 + VEC_ymm11_3_49 * (5805 * x_0) ** 7 (mod [7681, x_0 ** 8 - (-3000)]), inp_poly_0 * inp_poly_0 = VEC_ymm10_4_41 + VEC_ymm10_5_41 * 4600 * x_0 + VEC_ymm10_6_41 * (4600 * x_0) ** 2 + VEC_ymm10_7_41 * (4600 * x_0) ** 3 + VEC_ymm3_4_32 * (4600 * x_0) ** 4 + VEC_ymm3_5_32 * (4600 * x_0) ** 5 + VEC_ymm3_6_32 * (4600 * x_0) ** 6 + VEC_ymm3_7_32 * (4600 * x_0) ** 7 (mod [7681, x_0 ** 8 - 1794]), inp_poly_0 * inp_poly_0 = VEC_ymm7_4_36 + VEC_ymm7_5_36 * 4600 * x_0 + VEC_ymm7_6_36 * (4600 * x_0) ** 2 + VEC_ymm7_7_36 * (4600 * x_0) ** 3 + VEC_ymm4_4_40 * (4600 * x_0) ** 4 + VEC_ymm4_5_40 * (4600 * x_0) ** 5 + VEC_ymm4_6_40 * (4600 * x_0) ** 6 + VEC_ymm4_7_40 * (4600 * x_0) ** 7 (mod [7681, x_0 ** 8 - (-1794)]), inp_poly_0 * inp_poly_0 = VEC_ymm9_4_40 + VEC_ymm9_5_40 * 4600 * x_0 + VEC_ymm9_6_40 * (4600 * x_0) ** 2 + VEC_ymm9_7_40 * (4600 * x_0) ** 3 + VEC_ymm6_4_41 * (4600 * x_0) ** 4 + VEC_ymm6_5_41 * (4600 * x_0) ** 5 + VEC_ymm6_6_41 * (4600 * x_0) ** 6 + VEC_ymm6_7_41 * (4600 * x_0) ** 7 (mod [7681, x_0 ** 8 - (-1112)]), inp_poly_0 * inp_poly_0 = VEC_ymm8_4_44 + VEC_ymm8_5_44 * 4600 * x_0 + VEC_ymm8_6_44 * (4600 * x_0) ** 2 + VEC_ymm8_7_44 * (4600 * x_0) ** 3 + VEC_ymm11_4_49 * (4600 * x_0) ** 4 + VEC_ymm11_5_49 * (4600 * x_0) ** 5 + VEC_ymm11_6_49 * (4600 * x_0) ** 6 + VEC_ymm11_7_49 * (4600 * x_0) ** 7 (mod [7681, x_0 ** 8 - 1112]), inp_poly_0 * inp_poly_0 = VEC_ymm10_8_41 + VEC_ymm10_9_41 * 4236 * x_0 + VEC_ymm10_10_41 * (4236 * x_0) ** 2 + VEC_ymm10_11_41 * (4236 * x_0) ** 3 + VEC_ymm3_8_32 * (4236 * x_0) ** 4 + VEC_ymm3_9_32 * (4236 * x_0) ** 5 + VEC_ymm3_10_32 * (4236 * x_0) ** 6 + VEC_ymm3_11_32 * (4236 * x_0) ** 7 (mod [7681, x_0 ** 8 - 3092]), inp_poly_0 * inp_poly_0 = VEC_ymm7_8_36 + VEC_ymm7_9_36 * 4236 * x_0 + VEC_ymm7_10_36 * (4236 * x_0) ** 2 + VEC_ymm7_11_36 * (4236 * x_0) ** 3 + VEC_ymm4_8_40 * (4236 * x_0) ** 4 + VEC_ymm4_9_40 * (4236 * x_0) ** 5 + VEC_ymm4_10_40 * (4236 * x_0) ** 6 + VEC_ymm4_11_40 * (4236 * x_0) ** 7 (mod [7681, x_0 ** 8 - (-3092)]), inp_poly_0 * inp_poly_0 = VEC_ymm9_8_40 + VEC_ymm9_9_40 * 4236 * x_0 + VEC_ymm9_10_40 * (4236 * x_0) ** 2 + VEC_ymm9_11_40 * (4236 * x_0) ** 3 + VEC_ymm6_8_41 * (4236 * x_0) ** 4 + VEC_ymm6_9_41 * (4236 * x_0) ** 5 + VEC_ymm6_10_41 * (4236 * x_0) ** 6 + VEC_ymm6_11_41 * (4236 * x_0) ** 7 (mod [7681, x_0 ** 8 - 1286]), inp_poly_0 * inp_poly_0 = VEC_ymm8_8_44 + VEC_ymm8_9_44 * 4236 * x_0 + VEC_ymm8_10_44 * (4236 * x_0) ** 2 + VEC_ymm8_11_44 * (4236 * x_0) ** 3 + VEC_ymm11_8_49 * (4236 * x_0) ** 4 + VEC_ymm11_9_49 * (4236 * x_0) ** 5 + VEC_ymm11_10_49 * (4236 * x_0) ** 6 + VEC_ymm11_11_49 * (4236 * x_0) ** 7 (mod [7681, x_0 ** 8 - (-1286)]), inp_poly_0 * inp_poly_0 = VEC_ymm10_12_41 + VEC_ymm10_13_41 * 62 * x_0 + VEC_ymm10_14_41 * (62 * x_0) ** 2 + VEC_ymm10_15_41 * (62 * x_0) ** 3 + VEC_ymm3_12_32 * (62 * x_0) ** 4 + VEC_ymm3_13_32 * (62 * x_0) ** 5 + VEC_ymm3_14_32 * (62 * x_0) ** 6 + VEC_ymm3_15_32 * (62 * x_0) ** 7 (mod [7681, x_0 ** 8 - (-675)]), inp_poly_0 * inp_poly_0 = VEC_ymm7_12_36 + VEC_ymm7_13_36 * 62 * x_0 + VEC_ymm7_14_36 * (62 * x_0) ** 2 + VEC_ymm7_15_36 * (62 * x_0) ** 3 + VEC_ymm4_12_40 * (62 * x_0) ** 4 + VEC_ymm4_13_40 * (62 * x_0) ** 5 + VEC_ymm4_14_40 * (62 * x_0) ** 6 + VEC_ymm4_15_40 * (62 * x_0) ** 7 (mod [7681, x_0 ** 8 - 675]), inp_poly_0 * inp_poly_0 = VEC_ymm9_12_40 + VEC_ymm9_13_40 * 62 * x_0 + VEC_ymm9_14_40 * (62 * x_0) ** 2 + VEC_ymm9_15_40 * (62 * x_0) ** 3 + VEC_ymm6_12_41 * (62 * x_0) ** 4 + VEC_ymm6_13_41 * (62 * x_0) ** 5 + VEC_ymm6_14_41 * (62 * x_0) ** 6 + VEC_ymm6_15_41 * (62 * x_0) ** 7 (mod [7681, x_0 ** 8 - 2268]), inp_poly_0 * inp_poly_0 = VEC_ymm8_12_44 + VEC_ymm8_13_44 * 62 * x_0 + VEC_ymm8_14_44 * (62 * x_0) ** 2 + VEC_ymm8_15_44 * (62 * x_0) ** 3 + VEC_ymm11_12_49 * (62 * x_0) ** 4 + VEC_ymm11_13_49 * (62 * x_0) ** 5 + VEC_ymm11_14_49 * (62 * x_0) ** 6 + VEC_ymm11_15_49 * (62 * x_0) ** 7 (mod [7681, x_0 ** 8 - (-2268)])] && and [(-12882)@16 <=s VEC_ymm10_0_41, VEC_ymm10_0_41 <=s 12882@16, (-13538)@16 <=s VEC_ymm10_1_41, VEC_ymm10_1_41 <=s 13538@16, (-12420)@16 <=s VEC_ymm10_2_41, VEC_ymm10_2_41 <=s 12420@16, (-12510)@16 <=s VEC_ymm10_3_41, VEC_ymm10_3_41 <=s 12510@16, (-12684)@16 <=s VEC_ymm3_0_32, VEC_ymm3_0_32 <=s 12684@16, (-12696)@16 <=s VEC_ymm3_1_32, VEC_ymm3_1_32 <=s 12696@16, (-13421)@16 <=s VEC_ymm3_2_32, VEC_ymm3_2_32 <=s 13421@16, (-13308)@16 <=s VEC_ymm3_3_32, VEC_ymm3_3_32 <=s 13308@16, (-12882)@16 <=s VEC_ymm7_0_36, VEC_ymm7_0_36 <=s 12882@16, (-13538)@16 <=s VEC_ymm7_1_36, VEC_ymm7_1_36 <=s 13538@16, (-12420)@16 <=s VEC_ymm7_2_36, VEC_ymm7_2_36 <=s 12420@16, (-12510)@16 <=s VEC_ymm7_3_36, VEC_ymm7_3_36 <=s 12510@16, (-12684)@16 <=s VEC_ymm4_0_40, VEC_ymm4_0_40 <=s 12684@16, (-12696)@16 <=s VEC_ymm4_1_40, VEC_ymm4_1_40 <=s 12696@16, (-13421)@16 <=s VEC_ymm4_2_40, VEC_ymm4_2_40 <=s 13421@16, (-13308)@16 <=s VEC_ymm4_3_40, VEC_ymm4_3_40 <=s 13308@16, (-13147)@16 <=s VEC_ymm9_0_40, VEC_ymm9_0_40 <=s 13147@16, (-13787)@16 <=s VEC_ymm9_1_40, VEC_ymm9_1_40 <=s 13787@16, (-12669)@16 <=s VEC_ymm9_2_40, VEC_ymm9_2_40 <=s 12669@16, (-12775)@16 <=s VEC_ymm9_3_40, VEC_ymm9_3_40 <=s 12775@16, (-12933)@16 <=s VEC_ymm6_0_41, VEC_ymm6_0_41 <=s 12933@16, (-12945)@16 <=s VEC_ymm6_1_41, VEC_ymm6_1_41 <=s 12945@16, (-13702)@16 <=s VEC_ymm6_2_41, VEC_ymm6_2_41 <=s 13702@16, (-13589)@16 <=s VEC_ymm6_3_41, VEC_ymm6_3_41 <=s 13589@16, (-13147)@16 <=s VEC_ymm8_0_44, VEC_ymm8_0_44 <=s 13147@16, (-13787)@16 <=s VEC_ymm8_1_44, VEC_ymm8_1_44 <=s 13787@16, (-12669)@16 <=s VEC_ymm8_2_44, VEC_ymm8_2_44 <=s 12669@16, (-12775)@16 <=s VEC_ymm8_3_44, VEC_ymm8_3_44 <=s 12775@16, (-12933)@16 <=s VEC_ymm11_0_49, VEC_ymm11_0_49 <=s 12933@16, (-12945)@16 <=s VEC_ymm11_1_49, VEC_ymm11_1_49 <=s 12945@16, (-13702)@16 <=s VEC_ymm11_2_49, VEC_ymm11_2_49 <=s 13702@16, (-13589)@16 <=s VEC_ymm11_3_49, VEC_ymm11_3_49 <=s 13589@16, (-13035)@16 <=s VEC_ymm10_4_41, VEC_ymm10_4_41 <=s 13035@16, (-12800)@16 <=s VEC_ymm10_5_41, VEC_ymm10_5_41 <=s 12800@16, (-13061)@16 <=s VEC_ymm10_6_41, VEC_ymm10_6_41 <=s 13061@16, (-12732)@16 <=s VEC_ymm10_7_41, VEC_ymm10_7_41 <=s 12732@16, (-12603)@16 <=s VEC_ymm3_4_32, VEC_ymm3_4_32 <=s 12603@16, (-12438)@16 <=s VEC_ymm3_5_32, VEC_ymm3_5_32 <=s 12438@16, (-11770)@16 <=s VEC_ymm3_6_32, VEC_ymm3_6_32 <=s 11770@16, (-12868)@16 <=s VEC_ymm3_7_32, VEC_ymm3_7_32 <=s 12868@16, (-13035)@16 <=s VEC_ymm7_4_36, VEC_ymm7_4_36 <=s 13035@16, (-12800)@16 <=s VEC_ymm7_5_36, VEC_ymm7_5_36 <=s 12800@16, (-13061)@16 <=s VEC_ymm7_6_36, VEC_ymm7_6_36 <=s 13061@16, (-12732)@16 <=s VEC_ymm7_7_36, VEC_ymm7_7_36 <=s 12732@16, (-12603)@16 <=s VEC_ymm4_4_40, VEC_ymm4_4_40 <=s 12603@16, (-12438)@16 <=s VEC_ymm4_5_40, VEC_ymm4_5_40 <=s 12438@16, (-11770)@16 <=s VEC_ymm4_6_40, VEC_ymm4_6_40 <=s 11770@16, (-12868)@16 <=s VEC_ymm4_7_40, VEC_ymm4_7_40 <=s 12868@16, (-13300)@16 <=s VEC_ymm9_4_40, VEC_ymm9_4_40 <=s 13300@16, (-13122)@16 <=s VEC_ymm9_5_40, VEC_ymm9_5_40 <=s 13122@16, (-13383)@16 <=s VEC_ymm9_6_40, VEC_ymm9_6_40 <=s 13383@16, (-12965)@16 <=s VEC_ymm9_7_40, VEC_ymm9_7_40 <=s 12965@16, (-12925)@16 <=s VEC_ymm6_4_41, VEC_ymm6_4_41 <=s 12925@16, (-12687)@16 <=s VEC_ymm6_5_41, VEC_ymm6_5_41 <=s 12687@16, (-12092)@16 <=s VEC_ymm6_6_41, VEC_ymm6_6_41 <=s 12092@16, (-13149)@16 <=s VEC_ymm6_7_41, VEC_ymm6_7_41 <=s 13149@16, (-13300)@16 <=s VEC_ymm8_4_44, VEC_ymm8_4_44 <=s 13300@16, (-13122)@16 <=s VEC_ymm8_5_44, VEC_ymm8_5_44 <=s 13122@16, (-13383)@16 <=s VEC_ymm8_6_44, VEC_ymm8_6_44 <=s 13383@16, (-12965)@16 <=s VEC_ymm8_7_44, VEC_ymm8_7_44 <=s 12965@16, (-12925)@16 <=s VEC_ymm11_4_49, VEC_ymm11_4_49 <=s 12925@16, (-12687)@16 <=s VEC_ymm11_5_49, VEC_ymm11_5_49 <=s 12687@16, (-12092)@16 <=s VEC_ymm11_6_49, VEC_ymm11_6_49 <=s 12092@16, (-13149)@16 <=s VEC_ymm11_7_49, VEC_ymm11_7_49 <=s 13149@16, (-12742)@16 <=s VEC_ymm10_8_41, VEC_ymm10_8_41 <=s 12742@16, (-12955)@16 <=s VEC_ymm10_9_41, VEC_ymm10_9_41 <=s 12955@16, (-13080)@16 <=s VEC_ymm10_10_41, VEC_ymm10_10_41 <=s 13080@16, (-12667)@16 <=s VEC_ymm10_11_41, VEC_ymm10_11_41 <=s 12667@16, (-12685)@16 <=s VEC_ymm3_8_32, VEC_ymm3_8_32 <=s 12685@16, (-13359)@16 <=s VEC_ymm3_9_32, VEC_ymm3_9_32 <=s 13359@16, (-12790)@16 <=s VEC_ymm3_10_32, VEC_ymm3_10_32 <=s 12790@16, (-12479)@16 <=s VEC_ymm3_11_32, VEC_ymm3_11_32 <=s 12479@16, (-12742)@16 <=s VEC_ymm7_8_36, VEC_ymm7_8_36 <=s 12742@16, (-12955)@16 <=s VEC_ymm7_9_36, VEC_ymm7_9_36 <=s 12955@16, (-13080)@16 <=s VEC_ymm7_10_36, VEC_ymm7_10_36 <=s 13080@16, (-12667)@16 <=s VEC_ymm7_11_36, VEC_ymm7_11_36 <=s 12667@16, (-12685)@16 <=s VEC_ymm4_8_40, VEC_ymm4_8_40 <=s 12685@16, (-13359)@16 <=s VEC_ymm4_9_40, VEC_ymm4_9_40 <=s 13359@16, (-12790)@16 <=s VEC_ymm4_10_40, VEC_ymm4_10_40 <=s 12790@16, (-12479)@16 <=s VEC_ymm4_11_40, VEC_ymm4_11_40 <=s 12479@16, (-13023)@16 <=s VEC_ymm9_8_40, VEC_ymm9_8_40 <=s 13023@16, (-13236)@16 <=s VEC_ymm9_9_40, VEC_ymm9_9_40 <=s 13236@16, (-13402)@16 <=s VEC_ymm9_10_40, VEC_ymm9_10_40 <=s 13402@16, (-12948)@16 <=s VEC_ymm9_11_40, VEC_ymm9_11_40 <=s 12948@16, (-12966)@16 <=s VEC_ymm6_8_41, VEC_ymm6_8_41 <=s 12966@16, (-13624)@16 <=s VEC_ymm6_9_41, VEC_ymm6_9_41 <=s 13624@16, (-13055)@16 <=s VEC_ymm6_10_41, VEC_ymm6_10_41 <=s 13055@16, (-12712)@16 <=s VEC_ymm6_11_41, VEC_ymm6_11_41 <=s 12712@16, (-13023)@16 <=s VEC_ymm8_8_44, VEC_ymm8_8_44 <=s 13023@16, (-13236)@16 <=s VEC_ymm8_9_44, VEC_ymm8_9_44 <=s 13236@16, (-13402)@16 <=s VEC_ymm8_10_44, VEC_ymm8_10_44 <=s 13402@16, (-12948)@16 <=s VEC_ymm8_11_44, VEC_ymm8_11_44 <=s 12948@16, (-12966)@16 <=s VEC_ymm11_8_49, VEC_ymm11_8_49 <=s 12966@16, (-13624)@16 <=s VEC_ymm11_9_49, VEC_ymm11_9_49 <=s 13624@16, (-13055)@16 <=s VEC_ymm11_10_49, VEC_ymm11_10_49 <=s 13055@16, (-12712)@16 <=s VEC_ymm11_11_49, VEC_ymm11_11_49 <=s 12712@16, (-12673)@16 <=s VEC_ymm10_12_41, VEC_ymm10_12_41 <=s 12673@16, (-12961)@16 <=s VEC_ymm10_13_41, VEC_ymm10_13_41 <=s 12961@16, (-12072)@16 <=s VEC_ymm10_14_41, VEC_ymm10_14_41 <=s 12072@16, (-13265)@16 <=s VEC_ymm10_15_41, VEC_ymm10_15_41 <=s 13265@16, (-12636)@16 <=s VEC_ymm3_12_32, VEC_ymm3_12_32 <=s 12636@16, (-12859)@16 <=s VEC_ymm3_13_32, VEC_ymm3_13_32 <=s 12859@16, (-12598)@16 <=s VEC_ymm3_14_32, VEC_ymm3_14_32 <=s 12598@16, (-13024)@16 <=s VEC_ymm3_15_32, VEC_ymm3_15_32 <=s 13024@16, (-12673)@16 <=s VEC_ymm7_12_36, VEC_ymm7_12_36 <=s 12673@16, (-12961)@16 <=s VEC_ymm7_13_36, VEC_ymm7_13_36 <=s 12961@16, (-12072)@16 <=s VEC_ymm7_14_36, VEC_ymm7_14_36 <=s 12072@16, (-13265)@16 <=s VEC_ymm7_15_36, VEC_ymm7_15_36 <=s 13265@16, (-12636)@16 <=s VEC_ymm4_12_40, VEC_ymm4_12_40 <=s 12636@16, (-12859)@16 <=s VEC_ymm4_13_40, VEC_ymm4_13_40 <=s 12859@16, (-12598)@16 <=s VEC_ymm4_14_40, VEC_ymm4_14_40 <=s 12598@16, (-13024)@16 <=s VEC_ymm4_15_40, VEC_ymm4_15_40 <=s 13024@16, (-12938)@16 <=s VEC_ymm9_12_40, VEC_ymm9_12_40 <=s 12938@16, (-13226)@16 <=s VEC_ymm9_13_40, VEC_ymm9_13_40 <=s 13226@16, (-12394)@16 <=s VEC_ymm9_14_40, VEC_ymm9_14_40 <=s 12394@16, (-13514)@16 <=s VEC_ymm9_15_40, VEC_ymm9_15_40 <=s 13514@16, (-12885)@16 <=s VEC_ymm6_12_41, VEC_ymm6_12_41 <=s 12885@16, (-13092)@16 <=s VEC_ymm6_13_41, VEC_ymm6_13_41 <=s 13092@16, (-12863)@16 <=s VEC_ymm6_14_41, VEC_ymm6_14_41 <=s 12863@16, (-13305)@16 <=s VEC_ymm6_15_41, VEC_ymm6_15_41 <=s 13305@16, (-12938)@16 <=s VEC_ymm8_12_44, VEC_ymm8_12_44 <=s 12938@16, (-13226)@16 <=s VEC_ymm8_13_44, VEC_ymm8_13_44 <=s 13226@16, (-12394)@16 <=s VEC_ymm8_14_44, VEC_ymm8_14_44 <=s 12394@16, (-13514)@16 <=s VEC_ymm8_15_44, VEC_ymm8_15_44 <=s 13514@16, (-12885)@16 <=s VEC_ymm11_12_49, VEC_ymm11_12_49 <=s 12885@16, (-13092)@16 <=s VEC_ymm11_13_49, VEC_ymm11_13_49 <=s 13092@16, (-12863)@16 <=s VEC_ymm11_14_49, VEC_ymm11_14_49 <=s 12863@16, (-13305)@16 <=s VEC_ymm11_15_49, VEC_ymm11_15_49 <=s 13305@16] }
mull VEC_mulHymm3_0_3 VEC_mulL_0_63 (-9)@int16 VEC_ymm3_0_32;
mull VEC_mulHymm3_1_3 VEC_mulL_1_63 (-9)@int16 VEC_ymm3_1_32;
mull VEC_mulHymm3_2_3 VEC_mulL_2_63 (-9)@int16 VEC_ymm3_2_32;
mull VEC_mulHymm3_3_3 VEC_mulL_3_63 (-9)@int16 VEC_ymm3_3_32;
mull VEC_mulHymm3_4_3 VEC_mulL_4_63 (-9)@int16 VEC_ymm3_4_32;
mull VEC_mulHymm3_5_3 VEC_mulL_5_63 (-9)@int16 VEC_ymm3_5_32;
mull VEC_mulHymm3_6_3 VEC_mulL_6_63 (-9)@int16 VEC_ymm3_6_32;
mull VEC_mulHymm3_7_3 VEC_mulL_7_63 (-9)@int16 VEC_ymm3_7_32;
mull VEC_mulHymm3_8_3 VEC_mulL_8_63 (-9)@int16 VEC_ymm3_8_32;
mull VEC_mulHymm3_9_3 VEC_mulL_9_63 (-9)@int16 VEC_ymm3_9_32;
mull VEC_mulHymm3_10_3 VEC_mulL_10_63 (-9)@int16 VEC_ymm3_10_32;
mull VEC_mulHymm3_11_3 VEC_mulL_11_63 (-9)@int16 VEC_ymm3_11_32;
mull VEC_mulHymm3_12_3 VEC_mulL_12_63 (-9)@int16 VEC_ymm3_12_32;
mull VEC_mulHymm3_13_3 VEC_mulL_13_63 (-9)@int16 VEC_ymm3_13_32;
mull VEC_mulHymm3_14_3 VEC_mulL_14_63 (-9)@int16 VEC_ymm3_14_32;
mull VEC_mulHymm3_15_3 VEC_mulL_15_63 (-9)@int16 VEC_ymm3_15_32;
cast VEC_ymm13_0_46@int16 VEC_mulL_0_63;
cast VEC_ymm13_1_46@int16 VEC_mulL_1_63;
cast VEC_ymm13_2_46@int16 VEC_mulL_2_63;
cast VEC_ymm13_3_46@int16 VEC_mulL_3_63;
cast VEC_ymm13_4_46@int16 VEC_mulL_4_63;
cast VEC_ymm13_5_46@int16 VEC_mulL_5_63;
cast VEC_ymm13_6_46@int16 VEC_mulL_6_63;
cast VEC_ymm13_7_46@int16 VEC_mulL_7_63;
cast VEC_ymm13_8_46@int16 VEC_mulL_8_63;
cast VEC_ymm13_9_46@int16 VEC_mulL_9_63;
cast VEC_ymm13_10_46@int16 VEC_mulL_10_63;
cast VEC_ymm13_11_46@int16 VEC_mulL_11_63;
cast VEC_ymm13_12_46@int16 VEC_mulL_12_63;
cast VEC_ymm13_13_46@int16 VEC_mulL_13_63;
cast VEC_ymm13_14_46@int16 VEC_mulL_14_63;
cast VEC_ymm13_15_46@int16 VEC_mulL_15_63;
mull VEC_mulH_0_125 VEC_mulLymm3_0_3 (-3593)@int16 VEC_ymm3_0_32;
mull VEC_mulH_1_125 VEC_mulLymm3_1_3 (-3593)@int16 VEC_ymm3_1_32;
mull VEC_mulH_2_125 VEC_mulLymm3_2_3 (-3593)@int16 VEC_ymm3_2_32;
mull VEC_mulH_3_125 VEC_mulLymm3_3_3 (-3593)@int16 VEC_ymm3_3_32;
mull VEC_mulH_4_125 VEC_mulLymm3_4_3 (-3593)@int16 VEC_ymm3_4_32;
mull VEC_mulH_5_125 VEC_mulLymm3_5_3 (-3593)@int16 VEC_ymm3_5_32;
mull VEC_mulH_6_125 VEC_mulLymm3_6_3 (-3593)@int16 VEC_ymm3_6_32;
mull VEC_mulH_7_125 VEC_mulLymm3_7_3 (-3593)@int16 VEC_ymm3_7_32;
mull VEC_mulH_8_125 VEC_mulLymm3_8_3 (-3593)@int16 VEC_ymm3_8_32;
mull VEC_mulH_9_125 VEC_mulLymm3_9_3 (-3593)@int16 VEC_ymm3_9_32;
mull VEC_mulH_10_125 VEC_mulLymm3_10_3 (-3593)@int16 VEC_ymm3_10_32;
mull VEC_mulH_11_125 VEC_mulLymm3_11_3 (-3593)@int16 VEC_ymm3_11_32;
mull VEC_mulH_12_125 VEC_mulLymm3_12_3 (-3593)@int16 VEC_ymm3_12_32;
mull VEC_mulH_13_125 VEC_mulLymm3_13_3 (-3593)@int16 VEC_ymm3_13_32;
mull VEC_mulH_14_125 VEC_mulLymm3_14_3 (-3593)@int16 VEC_ymm3_14_32;
mull VEC_mulH_15_125 VEC_mulLymm3_15_3 (-3593)@int16 VEC_ymm3_15_32;
mull VEC_mulH_0_126 VEC_mulLymm13_0_20 7681@int16 VEC_ymm13_0_46;
mull VEC_mulH_1_126 VEC_mulLymm13_1_20 7681@int16 VEC_ymm13_1_46;
mull VEC_mulH_2_126 VEC_mulLymm13_2_20 7681@int16 VEC_ymm13_2_46;
mull VEC_mulH_3_126 VEC_mulLymm13_3_20 7681@int16 VEC_ymm13_3_46;
mull VEC_mulH_4_126 VEC_mulLymm13_4_20 7681@int16 VEC_ymm13_4_46;
mull VEC_mulH_5_126 VEC_mulLymm13_5_20 7681@int16 VEC_ymm13_5_46;
mull VEC_mulH_6_126 VEC_mulLymm13_6_20 7681@int16 VEC_ymm13_6_46;
mull VEC_mulH_7_126 VEC_mulLymm13_7_20 7681@int16 VEC_ymm13_7_46;
mull VEC_mulH_8_126 VEC_mulLymm13_8_20 7681@int16 VEC_ymm13_8_46;
mull VEC_mulH_9_126 VEC_mulLymm13_9_20 7681@int16 VEC_ymm13_9_46;
mull VEC_mulH_10_126 VEC_mulLymm13_10_20 7681@int16 VEC_ymm13_10_46;
mull VEC_mulH_11_126 VEC_mulLymm13_11_20 7681@int16 VEC_ymm13_11_46;
mull VEC_mulH_12_126 VEC_mulLymm13_12_20 7681@int16 VEC_ymm13_12_46;
mull VEC_mulH_13_126 VEC_mulLymm13_13_20 7681@int16 VEC_ymm13_13_46;
mull VEC_mulH_14_126 VEC_mulLymm13_14_20 7681@int16 VEC_ymm13_14_46;
mull VEC_mulH_15_126 VEC_mulLymm13_15_20 7681@int16 VEC_ymm13_15_46;
assert true && and [VEC_mulLymm3_0_3 = VEC_mulLymm13_0_20, VEC_mulLymm3_1_3 = VEC_mulLymm13_1_20, VEC_mulLymm3_2_3 = VEC_mulLymm13_2_20, VEC_mulLymm3_3_3 = VEC_mulLymm13_3_20, VEC_mulLymm3_4_3 = VEC_mulLymm13_4_20, VEC_mulLymm3_5_3 = VEC_mulLymm13_5_20, VEC_mulLymm3_6_3 = VEC_mulLymm13_6_20, VEC_mulLymm3_7_3 = VEC_mulLymm13_7_20, VEC_mulLymm3_8_3 = VEC_mulLymm13_8_20, VEC_mulLymm3_9_3 = VEC_mulLymm13_9_20, VEC_mulLymm3_10_3 = VEC_mulLymm13_10_20, VEC_mulLymm3_11_3 = VEC_mulLymm13_11_20, VEC_mulLymm3_12_3 = VEC_mulLymm13_12_20, VEC_mulLymm3_13_3 = VEC_mulLymm13_13_20, VEC_mulLymm3_14_3 = VEC_mulLymm13_14_20, VEC_mulLymm3_15_3 = VEC_mulLymm13_15_20];
assume and [VEC_mulLymm3_0_3 = VEC_mulLymm13_0_20, VEC_mulLymm3_1_3 = VEC_mulLymm13_1_20, VEC_mulLymm3_2_3 = VEC_mulLymm13_2_20, VEC_mulLymm3_3_3 = VEC_mulLymm13_3_20, VEC_mulLymm3_4_3 = VEC_mulLymm13_4_20, VEC_mulLymm3_5_3 = VEC_mulLymm13_5_20, VEC_mulLymm3_6_3 = VEC_mulLymm13_6_20, VEC_mulLymm3_7_3 = VEC_mulLymm13_7_20, VEC_mulLymm3_8_3 = VEC_mulLymm13_8_20, VEC_mulLymm3_9_3 = VEC_mulLymm13_9_20, VEC_mulLymm3_10_3 = VEC_mulLymm13_10_20, VEC_mulLymm3_11_3 = VEC_mulLymm13_11_20, VEC_mulLymm3_12_3 = VEC_mulLymm13_12_20, VEC_mulLymm3_13_3 = VEC_mulLymm13_13_20, VEC_mulLymm3_14_3 = VEC_mulLymm13_14_20, VEC_mulLymm3_15_3 = VEC_mulLymm13_15_20] && true;
sub VEC_ymm3_0_34 VEC_mulH_0_125 VEC_mulH_0_126;
sub VEC_ymm3_1_34 VEC_mulH_1_125 VEC_mulH_1_126;
sub VEC_ymm3_2_34 VEC_mulH_2_125 VEC_mulH_2_126;
sub VEC_ymm3_3_34 VEC_mulH_3_125 VEC_mulH_3_126;
sub VEC_ymm3_4_34 VEC_mulH_4_125 VEC_mulH_4_126;
sub VEC_ymm3_5_34 VEC_mulH_5_125 VEC_mulH_5_126;
sub VEC_ymm3_6_34 VEC_mulH_6_125 VEC_mulH_6_126;
sub VEC_ymm3_7_34 VEC_mulH_7_125 VEC_mulH_7_126;
sub VEC_ymm3_8_34 VEC_mulH_8_125 VEC_mulH_8_126;
sub VEC_ymm3_9_34 VEC_mulH_9_125 VEC_mulH_9_126;
sub VEC_ymm3_10_34 VEC_mulH_10_125 VEC_mulH_10_126;
sub VEC_ymm3_11_34 VEC_mulH_11_125 VEC_mulH_11_126;
sub VEC_ymm3_12_34 VEC_mulH_12_125 VEC_mulH_12_126;
sub VEC_ymm3_13_34 VEC_mulH_13_125 VEC_mulH_13_126;
sub VEC_ymm3_14_34 VEC_mulH_14_125 VEC_mulH_14_126;
sub VEC_ymm3_15_34 VEC_mulH_15_125 VEC_mulH_15_126;
mull VEC_mulHymm4_0_7 VEC_mulL_0_64 28865@int16 VEC_ymm4_0_40;
mull VEC_mulHymm4_1_7 VEC_mulL_1_64 28865@int16 VEC_ymm4_1_40;
mull VEC_mulHymm4_2_7 VEC_mulL_2_64 28865@int16 VEC_ymm4_2_40;
mull VEC_mulHymm4_3_7 VEC_mulL_3_64 28865@int16 VEC_ymm4_3_40;
mull VEC_mulHymm4_4_7 VEC_mulL_4_64 28865@int16 VEC_ymm4_4_40;
mull VEC_mulHymm4_5_7 VEC_mulL_5_64 28865@int16 VEC_ymm4_5_40;
mull VEC_mulHymm4_6_7 VEC_mulL_6_64 28865@int16 VEC_ymm4_6_40;
mull VEC_mulHymm4_7_7 VEC_mulL_7_64 28865@int16 VEC_ymm4_7_40;
mull VEC_mulHymm4_8_7 VEC_mulL_8_64 28865@int16 VEC_ymm4_8_40;
mull VEC_mulHymm4_9_7 VEC_mulL_9_64 28865@int16 VEC_ymm4_9_40;
mull VEC_mulHymm4_10_7 VEC_mulL_10_64 28865@int16 VEC_ymm4_10_40;
mull VEC_mulHymm4_11_7 VEC_mulL_11_64 28865@int16 VEC_ymm4_11_40;
mull VEC_mulHymm4_12_7 VEC_mulL_12_64 28865@int16 VEC_ymm4_12_40;
mull VEC_mulHymm4_13_7 VEC_mulL_13_64 28865@int16 VEC_ymm4_13_40;
mull VEC_mulHymm4_14_7 VEC_mulL_14_64 28865@int16 VEC_ymm4_14_40;
mull VEC_mulHymm4_15_7 VEC_mulL_15_64 28865@int16 VEC_ymm4_15_40;
cast VEC_ymm12_0_52@int16 VEC_mulL_0_64;
cast VEC_ymm12_1_52@int16 VEC_mulL_1_64;
cast VEC_ymm12_2_52@int16 VEC_mulL_2_64;
cast VEC_ymm12_3_52@int16 VEC_mulL_3_64;
cast VEC_ymm12_4_52@int16 VEC_mulL_4_64;
cast VEC_ymm12_5_52@int16 VEC_mulL_5_64;
cast VEC_ymm12_6_52@int16 VEC_mulL_6_64;
cast VEC_ymm12_7_52@int16 VEC_mulL_7_64;
cast VEC_ymm12_8_52@int16 VEC_mulL_8_64;
cast VEC_ymm12_9_52@int16 VEC_mulL_9_64;
cast VEC_ymm12_10_52@int16 VEC_mulL_10_64;
cast VEC_ymm12_11_52@int16 VEC_mulL_11_64;
cast VEC_ymm12_12_52@int16 VEC_mulL_12_64;
cast VEC_ymm12_13_52@int16 VEC_mulL_13_64;
cast VEC_ymm12_14_52@int16 VEC_mulL_14_64;
cast VEC_ymm12_15_52@int16 VEC_mulL_15_64;
mull VEC_mulHymm6_0_5 VEC_mulL_0_65 (-10350)@int16 VEC_ymm6_0_41;
mull VEC_mulHymm6_1_5 VEC_mulL_1_65 (-10350)@int16 VEC_ymm6_1_41;
mull VEC_mulHymm6_2_5 VEC_mulL_2_65 (-10350)@int16 VEC_ymm6_2_41;
mull VEC_mulHymm6_3_5 VEC_mulL_3_65 (-10350)@int16 VEC_ymm6_3_41;
mull VEC_mulHymm6_4_5 VEC_mulL_4_65 (-10350)@int16 VEC_ymm6_4_41;
mull VEC_mulHymm6_5_5 VEC_mulL_5_65 (-10350)@int16 VEC_ymm6_5_41;
mull VEC_mulHymm6_6_5 VEC_mulL_6_65 (-10350)@int16 VEC_ymm6_6_41;
mull VEC_mulHymm6_7_5 VEC_mulL_7_65 (-10350)@int16 VEC_ymm6_7_41;
mull VEC_mulHymm6_8_5 VEC_mulL_8_65 (-10350)@int16 VEC_ymm6_8_41;
mull VEC_mulHymm6_9_5 VEC_mulL_9_65 (-10350)@int16 VEC_ymm6_9_41;
mull VEC_mulHymm6_10_5 VEC_mulL_10_65 (-10350)@int16 VEC_ymm6_10_41;
mull VEC_mulHymm6_11_5 VEC_mulL_11_65 (-10350)@int16 VEC_ymm6_11_41;
mull VEC_mulHymm6_12_5 VEC_mulL_12_65 (-10350)@int16 VEC_ymm6_12_41;
mull VEC_mulHymm6_13_5 VEC_mulL_13_65 (-10350)@int16 VEC_ymm6_13_41;
mull VEC_mulHymm6_14_5 VEC_mulL_14_65 (-10350)@int16 VEC_ymm6_14_41;
mull VEC_mulHymm6_15_5 VEC_mulL_15_65 (-10350)@int16 VEC_ymm6_15_41;
cast VEC_ymm13_0_48@int16 VEC_mulL_0_65;
cast VEC_ymm13_1_48@int16 VEC_mulL_1_65;
cast VEC_ymm13_2_48@int16 VEC_mulL_2_65;
cast VEC_ymm13_3_48@int16 VEC_mulL_3_65;
cast VEC_ymm13_4_48@int16 VEC_mulL_4_65;
cast VEC_ymm13_5_48@int16 VEC_mulL_5_65;
cast VEC_ymm13_6_48@int16 VEC_mulL_6_65;
cast VEC_ymm13_7_48@int16 VEC_mulL_7_65;
cast VEC_ymm13_8_48@int16 VEC_mulL_8_65;
cast VEC_ymm13_9_48@int16 VEC_mulL_9_65;
cast VEC_ymm13_10_48@int16 VEC_mulL_10_65;
cast VEC_ymm13_11_48@int16 VEC_mulL_11_65;
cast VEC_ymm13_12_48@int16 VEC_mulL_12_65;
cast VEC_ymm13_13_48@int16 VEC_mulL_13_65;
cast VEC_ymm13_14_48@int16 VEC_mulL_14_65;
cast VEC_ymm13_15_48@int16 VEC_mulL_15_65;
mull VEC_mulHymm11_0_14 VEC_mulL_0_66 16425@int16 VEC_ymm11_0_49;
mull VEC_mulHymm11_1_14 VEC_mulL_1_66 16425@int16 VEC_ymm11_1_49;
mull VEC_mulHymm11_2_14 VEC_mulL_2_66 16425@int16 VEC_ymm11_2_49;
mull VEC_mulHymm11_3_14 VEC_mulL_3_66 16425@int16 VEC_ymm11_3_49;
mull VEC_mulHymm11_4_14 VEC_mulL_4_66 16425@int16 VEC_ymm11_4_49;
mull VEC_mulHymm11_5_14 VEC_mulL_5_66 16425@int16 VEC_ymm11_5_49;
mull VEC_mulHymm11_6_14 VEC_mulL_6_66 16425@int16 VEC_ymm11_6_49;
mull VEC_mulHymm11_7_14 VEC_mulL_7_66 16425@int16 VEC_ymm11_7_49;
mull VEC_mulHymm11_8_14 VEC_mulL_8_66 16425@int16 VEC_ymm11_8_49;
mull VEC_mulHymm11_9_14 VEC_mulL_9_66 16425@int16 VEC_ymm11_9_49;
mull VEC_mulHymm11_10_14 VEC_mulL_10_66 16425@int16 VEC_ymm11_10_49;
mull VEC_mulHymm11_11_14 VEC_mulL_11_66 16425@int16 VEC_ymm11_11_49;
mull VEC_mulHymm11_12_14 VEC_mulL_12_66 16425@int16 VEC_ymm11_12_49;
mull VEC_mulHymm11_13_14 VEC_mulL_13_66 16425@int16 VEC_ymm11_13_49;
mull VEC_mulHymm11_14_14 VEC_mulL_14_66 16425@int16 VEC_ymm11_14_49;
mull VEC_mulHymm11_15_14 VEC_mulL_15_66 16425@int16 VEC_ymm11_15_49;
cast VEC_ymm14_0_25@int16 VEC_mulL_0_66;
cast VEC_ymm14_1_25@int16 VEC_mulL_1_66;
cast VEC_ymm14_2_25@int16 VEC_mulL_2_66;
cast VEC_ymm14_3_25@int16 VEC_mulL_3_66;
cast VEC_ymm14_4_25@int16 VEC_mulL_4_66;
cast VEC_ymm14_5_25@int16 VEC_mulL_5_66;
cast VEC_ymm14_6_25@int16 VEC_mulL_6_66;
cast VEC_ymm14_7_25@int16 VEC_mulL_7_66;
cast VEC_ymm14_8_25@int16 VEC_mulL_8_66;
cast VEC_ymm14_9_25@int16 VEC_mulL_9_66;
cast VEC_ymm14_10_25@int16 VEC_mulL_10_66;
cast VEC_ymm14_11_25@int16 VEC_mulL_11_66;
cast VEC_ymm14_12_25@int16 VEC_mulL_12_66;
cast VEC_ymm14_13_25@int16 VEC_mulL_13_66;
cast VEC_ymm14_14_25@int16 VEC_mulL_14_66;
cast VEC_ymm14_15_25@int16 VEC_mulL_15_66;
mull VEC_mulH_0_127 VEC_mulLymm4_0_7 3777@int16 VEC_ymm4_0_40;
mull VEC_mulH_1_127 VEC_mulLymm4_1_7 3777@int16 VEC_ymm4_1_40;
mull VEC_mulH_2_127 VEC_mulLymm4_2_7 3777@int16 VEC_ymm4_2_40;
mull VEC_mulH_3_127 VEC_mulLymm4_3_7 3777@int16 VEC_ymm4_3_40;
mull VEC_mulH_4_127 VEC_mulLymm4_4_7 3777@int16 VEC_ymm4_4_40;
mull VEC_mulH_5_127 VEC_mulLymm4_5_7 3777@int16 VEC_ymm4_5_40;
mull VEC_mulH_6_127 VEC_mulLymm4_6_7 3777@int16 VEC_ymm4_6_40;
mull VEC_mulH_7_127 VEC_mulLymm4_7_7 3777@int16 VEC_ymm4_7_40;
mull VEC_mulH_8_127 VEC_mulLymm4_8_7 3777@int16 VEC_ymm4_8_40;
mull VEC_mulH_9_127 VEC_mulLymm4_9_7 3777@int16 VEC_ymm4_9_40;
mull VEC_mulH_10_127 VEC_mulLymm4_10_7 3777@int16 VEC_ymm4_10_40;
mull VEC_mulH_11_127 VEC_mulLymm4_11_7 3777@int16 VEC_ymm4_11_40;
mull VEC_mulH_12_127 VEC_mulLymm4_12_7 3777@int16 VEC_ymm4_12_40;
mull VEC_mulH_13_127 VEC_mulLymm4_13_7 3777@int16 VEC_ymm4_13_40;
mull VEC_mulH_14_127 VEC_mulLymm4_14_7 3777@int16 VEC_ymm4_14_40;
mull VEC_mulH_15_127 VEC_mulLymm4_15_7 3777@int16 VEC_ymm4_15_40;
mull VEC_mulH_0_128 VEC_mulLymm6_0_5 (-3182)@int16 VEC_ymm6_0_41;
mull VEC_mulH_1_128 VEC_mulLymm6_1_5 (-3182)@int16 VEC_ymm6_1_41;
mull VEC_mulH_2_128 VEC_mulLymm6_2_5 (-3182)@int16 VEC_ymm6_2_41;
mull VEC_mulH_3_128 VEC_mulLymm6_3_5 (-3182)@int16 VEC_ymm6_3_41;
mull VEC_mulH_4_128 VEC_mulLymm6_4_5 (-3182)@int16 VEC_ymm6_4_41;
mull VEC_mulH_5_128 VEC_mulLymm6_5_5 (-3182)@int16 VEC_ymm6_5_41;
mull VEC_mulH_6_128 VEC_mulLymm6_6_5 (-3182)@int16 VEC_ymm6_6_41;
mull VEC_mulH_7_128 VEC_mulLymm6_7_5 (-3182)@int16 VEC_ymm6_7_41;
mull VEC_mulH_8_128 VEC_mulLymm6_8_5 (-3182)@int16 VEC_ymm6_8_41;
mull VEC_mulH_9_128 VEC_mulLymm6_9_5 (-3182)@int16 VEC_ymm6_9_41;
mull VEC_mulH_10_128 VEC_mulLymm6_10_5 (-3182)@int16 VEC_ymm6_10_41;
mull VEC_mulH_11_128 VEC_mulLymm6_11_5 (-3182)@int16 VEC_ymm6_11_41;
mull VEC_mulH_12_128 VEC_mulLymm6_12_5 (-3182)@int16 VEC_ymm6_12_41;
mull VEC_mulH_13_128 VEC_mulLymm6_13_5 (-3182)@int16 VEC_ymm6_13_41;
mull VEC_mulH_14_128 VEC_mulLymm6_14_5 (-3182)@int16 VEC_ymm6_14_41;
mull VEC_mulH_15_128 VEC_mulLymm6_15_5 (-3182)@int16 VEC_ymm6_15_41;
mull VEC_mulH_0_129 VEC_mulLymm11_0_14 3625@int16 VEC_ymm11_0_49;
mull VEC_mulH_1_129 VEC_mulLymm11_1_14 3625@int16 VEC_ymm11_1_49;
mull VEC_mulH_2_129 VEC_mulLymm11_2_14 3625@int16 VEC_ymm11_2_49;
mull VEC_mulH_3_129 VEC_mulLymm11_3_14 3625@int16 VEC_ymm11_3_49;
mull VEC_mulH_4_129 VEC_mulLymm11_4_14 3625@int16 VEC_ymm11_4_49;
mull VEC_mulH_5_129 VEC_mulLymm11_5_14 3625@int16 VEC_ymm11_5_49;
mull VEC_mulH_6_129 VEC_mulLymm11_6_14 3625@int16 VEC_ymm11_6_49;
mull VEC_mulH_7_129 VEC_mulLymm11_7_14 3625@int16 VEC_ymm11_7_49;
mull VEC_mulH_8_129 VEC_mulLymm11_8_14 3625@int16 VEC_ymm11_8_49;
mull VEC_mulH_9_129 VEC_mulLymm11_9_14 3625@int16 VEC_ymm11_9_49;
mull VEC_mulH_10_129 VEC_mulLymm11_10_14 3625@int16 VEC_ymm11_10_49;
mull VEC_mulH_11_129 VEC_mulLymm11_11_14 3625@int16 VEC_ymm11_11_49;
mull VEC_mulH_12_129 VEC_mulLymm11_12_14 3625@int16 VEC_ymm11_12_49;
mull VEC_mulH_13_129 VEC_mulLymm11_13_14 3625@int16 VEC_ymm11_13_49;
mull VEC_mulH_14_129 VEC_mulLymm11_14_14 3625@int16 VEC_ymm11_14_49;
mull VEC_mulH_15_129 VEC_mulLymm11_15_14 3625@int16 VEC_ymm11_15_49;
add VEC_ymm5_0_39 VEC_ymm10_0_41 VEC_ymm3_0_34;
add VEC_ymm5_1_39 VEC_ymm10_1_41 VEC_ymm3_1_34;
add VEC_ymm5_2_39 VEC_ymm10_2_41 VEC_ymm3_2_34;
add VEC_ymm5_3_39 VEC_ymm10_3_41 VEC_ymm3_3_34;
add VEC_ymm5_4_39 VEC_ymm10_4_41 VEC_ymm3_4_34;
add VEC_ymm5_5_39 VEC_ymm10_5_41 VEC_ymm3_5_34;
add VEC_ymm5_6_39 VEC_ymm10_6_41 VEC_ymm3_6_34;
add VEC_ymm5_7_39 VEC_ymm10_7_41 VEC_ymm3_7_34;
add VEC_ymm5_8_39 VEC_ymm10_8_41 VEC_ymm3_8_34;
add VEC_ymm5_9_39 VEC_ymm10_9_41 VEC_ymm3_9_34;
add VEC_ymm5_10_39 VEC_ymm10_10_41 VEC_ymm3_10_34;
add VEC_ymm5_11_39 VEC_ymm10_11_41 VEC_ymm3_11_34;
add VEC_ymm5_12_39 VEC_ymm10_12_41 VEC_ymm3_12_34;
add VEC_ymm5_13_39 VEC_ymm10_13_41 VEC_ymm3_13_34;
add VEC_ymm5_14_39 VEC_ymm10_14_41 VEC_ymm3_14_34;
add VEC_ymm5_15_39 VEC_ymm10_15_41 VEC_ymm3_15_34;
sub VEC_ymm3_0_35 VEC_ymm10_0_41 VEC_ymm3_0_34;
sub VEC_ymm3_1_35 VEC_ymm10_1_41 VEC_ymm3_1_34;
sub VEC_ymm3_2_35 VEC_ymm10_2_41 VEC_ymm3_2_34;
sub VEC_ymm3_3_35 VEC_ymm10_3_41 VEC_ymm3_3_34;
sub VEC_ymm3_4_35 VEC_ymm10_4_41 VEC_ymm3_4_34;
sub VEC_ymm3_5_35 VEC_ymm10_5_41 VEC_ymm3_5_34;
sub VEC_ymm3_6_35 VEC_ymm10_6_41 VEC_ymm3_6_34;
sub VEC_ymm3_7_35 VEC_ymm10_7_41 VEC_ymm3_7_34;
sub VEC_ymm3_8_35 VEC_ymm10_8_41 VEC_ymm3_8_34;
sub VEC_ymm3_9_35 VEC_ymm10_9_41 VEC_ymm3_9_34;
sub VEC_ymm3_10_35 VEC_ymm10_10_41 VEC_ymm3_10_34;
sub VEC_ymm3_11_35 VEC_ymm10_11_41 VEC_ymm3_11_34;
sub VEC_ymm3_12_35 VEC_ymm10_12_41 VEC_ymm3_12_34;
sub VEC_ymm3_13_35 VEC_ymm10_13_41 VEC_ymm3_13_34;
sub VEC_ymm3_14_35 VEC_ymm10_14_41 VEC_ymm3_14_34;
sub VEC_ymm3_15_35 VEC_ymm10_15_41 VEC_ymm3_15_34;
mull VEC_mulH_0_130 VEC_mulLymm12_0_23 7681@int16 VEC_ymm12_0_52;
mull VEC_mulH_1_130 VEC_mulLymm12_1_23 7681@int16 VEC_ymm12_1_52;
mull VEC_mulH_2_130 VEC_mulLymm12_2_23 7681@int16 VEC_ymm12_2_52;
mull VEC_mulH_3_130 VEC_mulLymm12_3_23 7681@int16 VEC_ymm12_3_52;
mull VEC_mulH_4_130 VEC_mulLymm12_4_23 7681@int16 VEC_ymm12_4_52;
mull VEC_mulH_5_130 VEC_mulLymm12_5_23 7681@int16 VEC_ymm12_5_52;
mull VEC_mulH_6_130 VEC_mulLymm12_6_23 7681@int16 VEC_ymm12_6_52;
mull VEC_mulH_7_130 VEC_mulLymm12_7_23 7681@int16 VEC_ymm12_7_52;
mull VEC_mulH_8_130 VEC_mulLymm12_8_23 7681@int16 VEC_ymm12_8_52;
mull VEC_mulH_9_130 VEC_mulLymm12_9_23 7681@int16 VEC_ymm12_9_52;
mull VEC_mulH_10_130 VEC_mulLymm12_10_23 7681@int16 VEC_ymm12_10_52;
mull VEC_mulH_11_130 VEC_mulLymm12_11_23 7681@int16 VEC_ymm12_11_52;
mull VEC_mulH_12_130 VEC_mulLymm12_12_23 7681@int16 VEC_ymm12_12_52;
mull VEC_mulH_13_130 VEC_mulLymm12_13_23 7681@int16 VEC_ymm12_13_52;
mull VEC_mulH_14_130 VEC_mulLymm12_14_23 7681@int16 VEC_ymm12_14_52;
mull VEC_mulH_15_130 VEC_mulLymm12_15_23 7681@int16 VEC_ymm12_15_52;
mull VEC_mulH_0_131 VEC_mulLymm13_0_21 7681@int16 VEC_ymm13_0_48;
mull VEC_mulH_1_131 VEC_mulLymm13_1_21 7681@int16 VEC_ymm13_1_48;
mull VEC_mulH_2_131 VEC_mulLymm13_2_21 7681@int16 VEC_ymm13_2_48;
mull VEC_mulH_3_131 VEC_mulLymm13_3_21 7681@int16 VEC_ymm13_3_48;
mull VEC_mulH_4_131 VEC_mulLymm13_4_21 7681@int16 VEC_ymm13_4_48;
mull VEC_mulH_5_131 VEC_mulLymm13_5_21 7681@int16 VEC_ymm13_5_48;
mull VEC_mulH_6_131 VEC_mulLymm13_6_21 7681@int16 VEC_ymm13_6_48;
mull VEC_mulH_7_131 VEC_mulLymm13_7_21 7681@int16 VEC_ymm13_7_48;
mull VEC_mulH_8_131 VEC_mulLymm13_8_21 7681@int16 VEC_ymm13_8_48;
mull VEC_mulH_9_131 VEC_mulLymm13_9_21 7681@int16 VEC_ymm13_9_48;
mull VEC_mulH_10_131 VEC_mulLymm13_10_21 7681@int16 VEC_ymm13_10_48;
mull VEC_mulH_11_131 VEC_mulLymm13_11_21 7681@int16 VEC_ymm13_11_48;
mull VEC_mulH_12_131 VEC_mulLymm13_12_21 7681@int16 VEC_ymm13_12_48;
mull VEC_mulH_13_131 VEC_mulLymm13_13_21 7681@int16 VEC_ymm13_13_48;
mull VEC_mulH_14_131 VEC_mulLymm13_14_21 7681@int16 VEC_ymm13_14_48;
mull VEC_mulH_15_131 VEC_mulLymm13_15_21 7681@int16 VEC_ymm13_15_48;
mull VEC_mulH_0_132 VEC_mulLymm14_0_12 7681@int16 VEC_ymm14_0_25;
mull VEC_mulH_1_132 VEC_mulLymm14_1_12 7681@int16 VEC_ymm14_1_25;
mull VEC_mulH_2_132 VEC_mulLymm14_2_12 7681@int16 VEC_ymm14_2_25;
mull VEC_mulH_3_132 VEC_mulLymm14_3_12 7681@int16 VEC_ymm14_3_25;
mull VEC_mulH_4_132 VEC_mulLymm14_4_12 7681@int16 VEC_ymm14_4_25;
mull VEC_mulH_5_132 VEC_mulLymm14_5_12 7681@int16 VEC_ymm14_5_25;
mull VEC_mulH_6_132 VEC_mulLymm14_6_12 7681@int16 VEC_ymm14_6_25;
mull VEC_mulH_7_132 VEC_mulLymm14_7_12 7681@int16 VEC_ymm14_7_25;
mull VEC_mulH_8_132 VEC_mulLymm14_8_12 7681@int16 VEC_ymm14_8_25;
mull VEC_mulH_9_132 VEC_mulLymm14_9_12 7681@int16 VEC_ymm14_9_25;
mull VEC_mulH_10_132 VEC_mulLymm14_10_12 7681@int16 VEC_ymm14_10_25;
mull VEC_mulH_11_132 VEC_mulLymm14_11_12 7681@int16 VEC_ymm14_11_25;
mull VEC_mulH_12_132 VEC_mulLymm14_12_12 7681@int16 VEC_ymm14_12_25;
mull VEC_mulH_13_132 VEC_mulLymm14_13_12 7681@int16 VEC_ymm14_13_25;
mull VEC_mulH_14_132 VEC_mulLymm14_14_12 7681@int16 VEC_ymm14_14_25;
mull VEC_mulH_15_132 VEC_mulLymm14_15_12 7681@int16 VEC_ymm14_15_25;
assert true && and [VEC_mulLymm4_0_7 = VEC_mulLymm12_0_23, VEC_mulLymm4_1_7 = VEC_mulLymm12_1_23, VEC_mulLymm4_2_7 = VEC_mulLymm12_2_23, VEC_mulLymm4_3_7 = VEC_mulLymm12_3_23, VEC_mulLymm4_4_7 = VEC_mulLymm12_4_23, VEC_mulLymm4_5_7 = VEC_mulLymm12_5_23, VEC_mulLymm4_6_7 = VEC_mulLymm12_6_23, VEC_mulLymm4_7_7 = VEC_mulLymm12_7_23, VEC_mulLymm4_8_7 = VEC_mulLymm12_8_23, VEC_mulLymm4_9_7 = VEC_mulLymm12_9_23, VEC_mulLymm4_10_7 = VEC_mulLymm12_10_23, VEC_mulLymm4_11_7 = VEC_mulLymm12_11_23, VEC_mulLymm4_12_7 = VEC_mulLymm12_12_23, VEC_mulLymm4_13_7 = VEC_mulLymm12_13_23, VEC_mulLymm4_14_7 = VEC_mulLymm12_14_23, VEC_mulLymm4_15_7 = VEC_mulLymm12_15_23, VEC_mulLymm6_0_5 = VEC_mulLymm13_0_21, VEC_mulLymm6_1_5 = VEC_mulLymm13_1_21, VEC_mulLymm6_2_5 = VEC_mulLymm13_2_21, VEC_mulLymm6_3_5 = VEC_mulLymm13_3_21, VEC_mulLymm6_4_5 = VEC_mulLymm13_4_21, VEC_mulLymm6_5_5 = VEC_mulLymm13_5_21, VEC_mulLymm6_6_5 = VEC_mulLymm13_6_21, VEC_mulLymm6_7_5 = VEC_mulLymm13_7_21, VEC_mulLymm6_8_5 = VEC_mulLymm13_8_21, VEC_mulLymm6_9_5 = VEC_mulLymm13_9_21, VEC_mulLymm6_10_5 = VEC_mulLymm13_10_21, VEC_mulLymm6_11_5 = VEC_mulLymm13_11_21, VEC_mulLymm6_12_5 = VEC_mulLymm13_12_21, VEC_mulLymm6_13_5 = VEC_mulLymm13_13_21, VEC_mulLymm6_14_5 = VEC_mulLymm13_14_21, VEC_mulLymm6_15_5 = VEC_mulLymm13_15_21, VEC_mulLymm11_0_14 = VEC_mulLymm14_0_12, VEC_mulLymm11_1_14 = VEC_mulLymm14_1_12, VEC_mulLymm11_2_14 = VEC_mulLymm14_2_12, VEC_mulLymm11_3_14 = VEC_mulLymm14_3_12, VEC_mulLymm11_4_14 = VEC_mulLymm14_4_12, VEC_mulLymm11_5_14 = VEC_mulLymm14_5_12, VEC_mulLymm11_6_14 = VEC_mulLymm14_6_12, VEC_mulLymm11_7_14 = VEC_mulLymm14_7_12, VEC_mulLymm11_8_14 = VEC_mulLymm14_8_12, VEC_mulLymm11_9_14 = VEC_mulLymm14_9_12, VEC_mulLymm11_10_14 = VEC_mulLymm14_10_12, VEC_mulLymm11_11_14 = VEC_mulLymm14_11_12, VEC_mulLymm11_12_14 = VEC_mulLymm14_12_12, VEC_mulLymm11_13_14 = VEC_mulLymm14_13_12, VEC_mulLymm11_14_14 = VEC_mulLymm14_14_12, VEC_mulLymm11_15_14 = VEC_mulLymm14_15_12];
assume and [VEC_mulLymm4_0_7 = VEC_mulLymm12_0_23, VEC_mulLymm4_1_7 = VEC_mulLymm12_1_23, VEC_mulLymm4_2_7 = VEC_mulLymm12_2_23, VEC_mulLymm4_3_7 = VEC_mulLymm12_3_23, VEC_mulLymm4_4_7 = VEC_mulLymm12_4_23, VEC_mulLymm4_5_7 = VEC_mulLymm12_5_23, VEC_mulLymm4_6_7 = VEC_mulLymm12_6_23, VEC_mulLymm4_7_7 = VEC_mulLymm12_7_23, VEC_mulLymm4_8_7 = VEC_mulLymm12_8_23, VEC_mulLymm4_9_7 = VEC_mulLymm12_9_23, VEC_mulLymm4_10_7 = VEC_mulLymm12_10_23, VEC_mulLymm4_11_7 = VEC_mulLymm12_11_23, VEC_mulLymm4_12_7 = VEC_mulLymm12_12_23, VEC_mulLymm4_13_7 = VEC_mulLymm12_13_23, VEC_mulLymm4_14_7 = VEC_mulLymm12_14_23, VEC_mulLymm4_15_7 = VEC_mulLymm12_15_23, VEC_mulLymm6_0_5 = VEC_mulLymm13_0_21, VEC_mulLymm6_1_5 = VEC_mulLymm13_1_21, VEC_mulLymm6_2_5 = VEC_mulLymm13_2_21, VEC_mulLymm6_3_5 = VEC_mulLymm13_3_21, VEC_mulLymm6_4_5 = VEC_mulLymm13_4_21, VEC_mulLymm6_5_5 = VEC_mulLymm13_5_21, VEC_mulLymm6_6_5 = VEC_mulLymm13_6_21, VEC_mulLymm6_7_5 = VEC_mulLymm13_7_21, VEC_mulLymm6_8_5 = VEC_mulLymm13_8_21, VEC_mulLymm6_9_5 = VEC_mulLymm13_9_21, VEC_mulLymm6_10_5 = VEC_mulLymm13_10_21, VEC_mulLymm6_11_5 = VEC_mulLymm13_11_21, VEC_mulLymm6_12_5 = VEC_mulLymm13_12_21, VEC_mulLymm6_13_5 = VEC_mulLymm13_13_21, VEC_mulLymm6_14_5 = VEC_mulLymm13_14_21, VEC_mulLymm6_15_5 = VEC_mulLymm13_15_21, VEC_mulLymm11_0_14 = VEC_mulLymm14_0_12, VEC_mulLymm11_1_14 = VEC_mulLymm14_1_12, VEC_mulLymm11_2_14 = VEC_mulLymm14_2_12, VEC_mulLymm11_3_14 = VEC_mulLymm14_3_12, VEC_mulLymm11_4_14 = VEC_mulLymm14_4_12, VEC_mulLymm11_5_14 = VEC_mulLymm14_5_12, VEC_mulLymm11_6_14 = VEC_mulLymm14_6_12, VEC_mulLymm11_7_14 = VEC_mulLymm14_7_12, VEC_mulLymm11_8_14 = VEC_mulLymm14_8_12, VEC_mulLymm11_9_14 = VEC_mulLymm14_9_12, VEC_mulLymm11_10_14 = VEC_mulLymm14_10_12, VEC_mulLymm11_11_14 = VEC_mulLymm14_11_12, VEC_mulLymm11_12_14 = VEC_mulLymm14_12_12, VEC_mulLymm11_13_14 = VEC_mulLymm14_13_12, VEC_mulLymm11_14_14 = VEC_mulLymm14_14_12, VEC_mulLymm11_15_14 = VEC_mulLymm14_15_12] && true;
add VEC_ymm10_0_42 VEC_ymm7_0_36 VEC_mulH_0_127;
add VEC_ymm10_1_42 VEC_ymm7_1_36 VEC_mulH_1_127;
add VEC_ymm10_2_42 VEC_ymm7_2_36 VEC_mulH_2_127;
add VEC_ymm10_3_42 VEC_ymm7_3_36 VEC_mulH_3_127;
add VEC_ymm10_4_42 VEC_ymm7_4_36 VEC_mulH_4_127;
add VEC_ymm10_5_42 VEC_ymm7_5_36 VEC_mulH_5_127;
add VEC_ymm10_6_42 VEC_ymm7_6_36 VEC_mulH_6_127;
add VEC_ymm10_7_42 VEC_ymm7_7_36 VEC_mulH_7_127;
add VEC_ymm10_8_42 VEC_ymm7_8_36 VEC_mulH_8_127;
add VEC_ymm10_9_42 VEC_ymm7_9_36 VEC_mulH_9_127;
add VEC_ymm10_10_42 VEC_ymm7_10_36 VEC_mulH_10_127;
add VEC_ymm10_11_42 VEC_ymm7_11_36 VEC_mulH_11_127;
add VEC_ymm10_12_42 VEC_ymm7_12_36 VEC_mulH_12_127;
add VEC_ymm10_13_42 VEC_ymm7_13_36 VEC_mulH_13_127;
add VEC_ymm10_14_42 VEC_ymm7_14_36 VEC_mulH_14_127;
add VEC_ymm10_15_42 VEC_ymm7_15_36 VEC_mulH_15_127;
sub VEC_ymm4_0_42 VEC_ymm7_0_36 VEC_mulH_0_127;
sub VEC_ymm4_1_42 VEC_ymm7_1_36 VEC_mulH_1_127;
sub VEC_ymm4_2_42 VEC_ymm7_2_36 VEC_mulH_2_127;
sub VEC_ymm4_3_42 VEC_ymm7_3_36 VEC_mulH_3_127;
sub VEC_ymm4_4_42 VEC_ymm7_4_36 VEC_mulH_4_127;
sub VEC_ymm4_5_42 VEC_ymm7_5_36 VEC_mulH_5_127;
sub VEC_ymm4_6_42 VEC_ymm7_6_36 VEC_mulH_6_127;
sub VEC_ymm4_7_42 VEC_ymm7_7_36 VEC_mulH_7_127;
sub VEC_ymm4_8_42 VEC_ymm7_8_36 VEC_mulH_8_127;
sub VEC_ymm4_9_42 VEC_ymm7_9_36 VEC_mulH_9_127;
sub VEC_ymm4_10_42 VEC_ymm7_10_36 VEC_mulH_10_127;
sub VEC_ymm4_11_42 VEC_ymm7_11_36 VEC_mulH_11_127;
sub VEC_ymm4_12_42 VEC_ymm7_12_36 VEC_mulH_12_127;
sub VEC_ymm4_13_42 VEC_ymm7_13_36 VEC_mulH_13_127;
sub VEC_ymm4_14_42 VEC_ymm7_14_36 VEC_mulH_14_127;
sub VEC_ymm4_15_42 VEC_ymm7_15_36 VEC_mulH_15_127;
add VEC_ymm7_0_37 VEC_ymm9_0_40 VEC_mulH_0_128;
add VEC_ymm7_1_37 VEC_ymm9_1_40 VEC_mulH_1_128;
add VEC_ymm7_2_37 VEC_ymm9_2_40 VEC_mulH_2_128;
add VEC_ymm7_3_37 VEC_ymm9_3_40 VEC_mulH_3_128;
add VEC_ymm7_4_37 VEC_ymm9_4_40 VEC_mulH_4_128;
add VEC_ymm7_5_37 VEC_ymm9_5_40 VEC_mulH_5_128;
add VEC_ymm7_6_37 VEC_ymm9_6_40 VEC_mulH_6_128;
add VEC_ymm7_7_37 VEC_ymm9_7_40 VEC_mulH_7_128;
add VEC_ymm7_8_37 VEC_ymm9_8_40 VEC_mulH_8_128;
add VEC_ymm7_9_37 VEC_ymm9_9_40 VEC_mulH_9_128;
add VEC_ymm7_10_37 VEC_ymm9_10_40 VEC_mulH_10_128;
add VEC_ymm7_11_37 VEC_ymm9_11_40 VEC_mulH_11_128;
add VEC_ymm7_12_37 VEC_ymm9_12_40 VEC_mulH_12_128;
add VEC_ymm7_13_37 VEC_ymm9_13_40 VEC_mulH_13_128;
add VEC_ymm7_14_37 VEC_ymm9_14_40 VEC_mulH_14_128;
add VEC_ymm7_15_37 VEC_ymm9_15_40 VEC_mulH_15_128;
sub VEC_ymm6_0_43 VEC_ymm9_0_40 VEC_mulH_0_128;
sub VEC_ymm6_1_43 VEC_ymm9_1_40 VEC_mulH_1_128;
sub VEC_ymm6_2_43 VEC_ymm9_2_40 VEC_mulH_2_128;
sub VEC_ymm6_3_43 VEC_ymm9_3_40 VEC_mulH_3_128;
sub VEC_ymm6_4_43 VEC_ymm9_4_40 VEC_mulH_4_128;
sub VEC_ymm6_5_43 VEC_ymm9_5_40 VEC_mulH_5_128;
sub VEC_ymm6_6_43 VEC_ymm9_6_40 VEC_mulH_6_128;
sub VEC_ymm6_7_43 VEC_ymm9_7_40 VEC_mulH_7_128;
sub VEC_ymm6_8_43 VEC_ymm9_8_40 VEC_mulH_8_128;
sub VEC_ymm6_9_43 VEC_ymm9_9_40 VEC_mulH_9_128;
sub VEC_ymm6_10_43 VEC_ymm9_10_40 VEC_mulH_10_128;
sub VEC_ymm6_11_43 VEC_ymm9_11_40 VEC_mulH_11_128;
sub VEC_ymm6_12_43 VEC_ymm9_12_40 VEC_mulH_12_128;
sub VEC_ymm6_13_43 VEC_ymm9_13_40 VEC_mulH_13_128;
sub VEC_ymm6_14_43 VEC_ymm9_14_40 VEC_mulH_14_128;
sub VEC_ymm6_15_43 VEC_ymm9_15_40 VEC_mulH_15_128;
add VEC_ymm9_0_41 VEC_ymm8_0_44 VEC_mulH_0_129;
add VEC_ymm9_1_41 VEC_ymm8_1_44 VEC_mulH_1_129;
add VEC_ymm9_2_41 VEC_ymm8_2_44 VEC_mulH_2_129;
add VEC_ymm9_3_41 VEC_ymm8_3_44 VEC_mulH_3_129;
add VEC_ymm9_4_41 VEC_ymm8_4_44 VEC_mulH_4_129;
add VEC_ymm9_5_41 VEC_ymm8_5_44 VEC_mulH_5_129;
add VEC_ymm9_6_41 VEC_ymm8_6_44 VEC_mulH_6_129;
add VEC_ymm9_7_41 VEC_ymm8_7_44 VEC_mulH_7_129;
add VEC_ymm9_8_41 VEC_ymm8_8_44 VEC_mulH_8_129;
add VEC_ymm9_9_41 VEC_ymm8_9_44 VEC_mulH_9_129;
add VEC_ymm9_10_41 VEC_ymm8_10_44 VEC_mulH_10_129;
add VEC_ymm9_11_41 VEC_ymm8_11_44 VEC_mulH_11_129;
add VEC_ymm9_12_41 VEC_ymm8_12_44 VEC_mulH_12_129;
add VEC_ymm9_13_41 VEC_ymm8_13_44 VEC_mulH_13_129;
add VEC_ymm9_14_41 VEC_ymm8_14_44 VEC_mulH_14_129;
add VEC_ymm9_15_41 VEC_ymm8_15_44 VEC_mulH_15_129;
sub VEC_ymm11_0_51 VEC_ymm8_0_44 VEC_mulH_0_129;
sub VEC_ymm11_1_51 VEC_ymm8_1_44 VEC_mulH_1_129;
sub VEC_ymm11_2_51 VEC_ymm8_2_44 VEC_mulH_2_129;
sub VEC_ymm11_3_51 VEC_ymm8_3_44 VEC_mulH_3_129;
sub VEC_ymm11_4_51 VEC_ymm8_4_44 VEC_mulH_4_129;
sub VEC_ymm11_5_51 VEC_ymm8_5_44 VEC_mulH_5_129;
sub VEC_ymm11_6_51 VEC_ymm8_6_44 VEC_mulH_6_129;
sub VEC_ymm11_7_51 VEC_ymm8_7_44 VEC_mulH_7_129;
sub VEC_ymm11_8_51 VEC_ymm8_8_44 VEC_mulH_8_129;
sub VEC_ymm11_9_51 VEC_ymm8_9_44 VEC_mulH_9_129;
sub VEC_ymm11_10_51 VEC_ymm8_10_44 VEC_mulH_10_129;
sub VEC_ymm11_11_51 VEC_ymm8_11_44 VEC_mulH_11_129;
sub VEC_ymm11_12_51 VEC_ymm8_12_44 VEC_mulH_12_129;
sub VEC_ymm11_13_51 VEC_ymm8_13_44 VEC_mulH_13_129;
sub VEC_ymm11_14_51 VEC_ymm8_14_44 VEC_mulH_14_129;
sub VEC_ymm11_15_51 VEC_ymm8_15_44 VEC_mulH_15_129;
sub VEC_ymm10_0_43 VEC_ymm10_0_42 VEC_mulH_0_130;
sub VEC_ymm10_1_43 VEC_ymm10_1_42 VEC_mulH_1_130;
sub VEC_ymm10_2_43 VEC_ymm10_2_42 VEC_mulH_2_130;
sub VEC_ymm10_3_43 VEC_ymm10_3_42 VEC_mulH_3_130;
sub VEC_ymm10_4_43 VEC_ymm10_4_42 VEC_mulH_4_130;
sub VEC_ymm10_5_43 VEC_ymm10_5_42 VEC_mulH_5_130;
sub VEC_ymm10_6_43 VEC_ymm10_6_42 VEC_mulH_6_130;
sub VEC_ymm10_7_43 VEC_ymm10_7_42 VEC_mulH_7_130;
sub VEC_ymm10_8_43 VEC_ymm10_8_42 VEC_mulH_8_130;
sub VEC_ymm10_9_43 VEC_ymm10_9_42 VEC_mulH_9_130;
sub VEC_ymm10_10_43 VEC_ymm10_10_42 VEC_mulH_10_130;
sub VEC_ymm10_11_43 VEC_ymm10_11_42 VEC_mulH_11_130;
sub VEC_ymm10_12_43 VEC_ymm10_12_42 VEC_mulH_12_130;
sub VEC_ymm10_13_43 VEC_ymm10_13_42 VEC_mulH_13_130;
sub VEC_ymm10_14_43 VEC_ymm10_14_42 VEC_mulH_14_130;
sub VEC_ymm10_15_43 VEC_ymm10_15_42 VEC_mulH_15_130;
add VEC_ymm4_0_43 VEC_ymm4_0_42 VEC_mulH_0_130;
add VEC_ymm4_1_43 VEC_ymm4_1_42 VEC_mulH_1_130;
add VEC_ymm4_2_43 VEC_ymm4_2_42 VEC_mulH_2_130;
add VEC_ymm4_3_43 VEC_ymm4_3_42 VEC_mulH_3_130;
add VEC_ymm4_4_43 VEC_ymm4_4_42 VEC_mulH_4_130;
add VEC_ymm4_5_43 VEC_ymm4_5_42 VEC_mulH_5_130;
add VEC_ymm4_6_43 VEC_ymm4_6_42 VEC_mulH_6_130;
add VEC_ymm4_7_43 VEC_ymm4_7_42 VEC_mulH_7_130;
add VEC_ymm4_8_43 VEC_ymm4_8_42 VEC_mulH_8_130;
add VEC_ymm4_9_43 VEC_ymm4_9_42 VEC_mulH_9_130;
add VEC_ymm4_10_43 VEC_ymm4_10_42 VEC_mulH_10_130;
add VEC_ymm4_11_43 VEC_ymm4_11_42 VEC_mulH_11_130;
add VEC_ymm4_12_43 VEC_ymm4_12_42 VEC_mulH_12_130;
add VEC_ymm4_13_43 VEC_ymm4_13_42 VEC_mulH_13_130;
add VEC_ymm4_14_43 VEC_ymm4_14_42 VEC_mulH_14_130;
add VEC_ymm4_15_43 VEC_ymm4_15_42 VEC_mulH_15_130;
sub VEC_ymm7_0_38 VEC_ymm7_0_37 VEC_mulH_0_131;
sub VEC_ymm7_1_38 VEC_ymm7_1_37 VEC_mulH_1_131;
sub VEC_ymm7_2_38 VEC_ymm7_2_37 VEC_mulH_2_131;
sub VEC_ymm7_3_38 VEC_ymm7_3_37 VEC_mulH_3_131;
sub VEC_ymm7_4_38 VEC_ymm7_4_37 VEC_mulH_4_131;
sub VEC_ymm7_5_38 VEC_ymm7_5_37 VEC_mulH_5_131;
sub VEC_ymm7_6_38 VEC_ymm7_6_37 VEC_mulH_6_131;
sub VEC_ymm7_7_38 VEC_ymm7_7_37 VEC_mulH_7_131;
sub VEC_ymm7_8_38 VEC_ymm7_8_37 VEC_mulH_8_131;
sub VEC_ymm7_9_38 VEC_ymm7_9_37 VEC_mulH_9_131;
sub VEC_ymm7_10_38 VEC_ymm7_10_37 VEC_mulH_10_131;
sub VEC_ymm7_11_38 VEC_ymm7_11_37 VEC_mulH_11_131;
sub VEC_ymm7_12_38 VEC_ymm7_12_37 VEC_mulH_12_131;
sub VEC_ymm7_13_38 VEC_ymm7_13_37 VEC_mulH_13_131;
sub VEC_ymm7_14_38 VEC_ymm7_14_37 VEC_mulH_14_131;
sub VEC_ymm7_15_38 VEC_ymm7_15_37 VEC_mulH_15_131;
add VEC_ymm6_0_44 VEC_ymm6_0_43 VEC_mulH_0_131;
add VEC_ymm6_1_44 VEC_ymm6_1_43 VEC_mulH_1_131;
add VEC_ymm6_2_44 VEC_ymm6_2_43 VEC_mulH_2_131;
add VEC_ymm6_3_44 VEC_ymm6_3_43 VEC_mulH_3_131;
add VEC_ymm6_4_44 VEC_ymm6_4_43 VEC_mulH_4_131;
add VEC_ymm6_5_44 VEC_ymm6_5_43 VEC_mulH_5_131;
add VEC_ymm6_6_44 VEC_ymm6_6_43 VEC_mulH_6_131;
add VEC_ymm6_7_44 VEC_ymm6_7_43 VEC_mulH_7_131;
add VEC_ymm6_8_44 VEC_ymm6_8_43 VEC_mulH_8_131;
add VEC_ymm6_9_44 VEC_ymm6_9_43 VEC_mulH_9_131;
add VEC_ymm6_10_44 VEC_ymm6_10_43 VEC_mulH_10_131;
add VEC_ymm6_11_44 VEC_ymm6_11_43 VEC_mulH_11_131;
add VEC_ymm6_12_44 VEC_ymm6_12_43 VEC_mulH_12_131;
add VEC_ymm6_13_44 VEC_ymm6_13_43 VEC_mulH_13_131;
add VEC_ymm6_14_44 VEC_ymm6_14_43 VEC_mulH_14_131;
add VEC_ymm6_15_44 VEC_ymm6_15_43 VEC_mulH_15_131;
sub VEC_ymm9_0_42 VEC_ymm9_0_41 VEC_mulH_0_132;
sub VEC_ymm9_1_42 VEC_ymm9_1_41 VEC_mulH_1_132;
sub VEC_ymm9_2_42 VEC_ymm9_2_41 VEC_mulH_2_132;
sub VEC_ymm9_3_42 VEC_ymm9_3_41 VEC_mulH_3_132;
sub VEC_ymm9_4_42 VEC_ymm9_4_41 VEC_mulH_4_132;
sub VEC_ymm9_5_42 VEC_ymm9_5_41 VEC_mulH_5_132;
sub VEC_ymm9_6_42 VEC_ymm9_6_41 VEC_mulH_6_132;
sub VEC_ymm9_7_42 VEC_ymm9_7_41 VEC_mulH_7_132;
sub VEC_ymm9_8_42 VEC_ymm9_8_41 VEC_mulH_8_132;
sub VEC_ymm9_9_42 VEC_ymm9_9_41 VEC_mulH_9_132;
sub VEC_ymm9_10_42 VEC_ymm9_10_41 VEC_mulH_10_132;
sub VEC_ymm9_11_42 VEC_ymm9_11_41 VEC_mulH_11_132;
sub VEC_ymm9_12_42 VEC_ymm9_12_41 VEC_mulH_12_132;
sub VEC_ymm9_13_42 VEC_ymm9_13_41 VEC_mulH_13_132;
sub VEC_ymm9_14_42 VEC_ymm9_14_41 VEC_mulH_14_132;
sub VEC_ymm9_15_42 VEC_ymm9_15_41 VEC_mulH_15_132;
add VEC_ymm11_0_52 VEC_ymm11_0_51 VEC_mulH_0_132;
add VEC_ymm11_1_52 VEC_ymm11_1_51 VEC_mulH_1_132;
add VEC_ymm11_2_52 VEC_ymm11_2_51 VEC_mulH_2_132;
add VEC_ymm11_3_52 VEC_ymm11_3_51 VEC_mulH_3_132;
add VEC_ymm11_4_52 VEC_ymm11_4_51 VEC_mulH_4_132;
add VEC_ymm11_5_52 VEC_ymm11_5_51 VEC_mulH_5_132;
add VEC_ymm11_6_52 VEC_ymm11_6_51 VEC_mulH_6_132;
add VEC_ymm11_7_52 VEC_ymm11_7_51 VEC_mulH_7_132;
add VEC_ymm11_8_52 VEC_ymm11_8_51 VEC_mulH_8_132;
add VEC_ymm11_9_52 VEC_ymm11_9_51 VEC_mulH_9_132;
add VEC_ymm11_10_52 VEC_ymm11_10_51 VEC_mulH_10_132;
add VEC_ymm11_11_52 VEC_ymm11_11_51 VEC_mulH_11_132;
add VEC_ymm11_12_52 VEC_ymm11_12_51 VEC_mulH_12_132;
add VEC_ymm11_13_52 VEC_ymm11_13_51 VEC_mulH_13_132;
add VEC_ymm11_14_52 VEC_ymm11_14_51 VEC_mulH_14_132;
add VEC_ymm11_15_52 VEC_ymm11_15_51 VEC_mulH_15_132;
{ and [inp_poly_0 * inp_poly_0 = VEC_ymm5_0_39 + VEC_ymm5_1_39 * 5805 * x_0 + VEC_ymm5_2_39 * (5805 * x_0) ** 2 + VEC_ymm5_3_39 * (5805 * x_0) ** 3 (mod [7681, x_0 ** 4 - (-202)]), inp_poly_0 * inp_poly_0 = VEC_ymm3_0_35 + VEC_ymm3_1_35 * 5805 * x_0 + VEC_ymm3_2_35 * (5805 * x_0) ** 2 + VEC_ymm3_3_35 * (5805 * x_0) ** 3 (mod [7681, x_0 ** 4 - 202]), inp_poly_0 * inp_poly_0 = VEC_ymm10_0_43 + VEC_ymm10_1_43 * 5805 * x_0 + VEC_ymm10_2_43 * (5805 * x_0) ** 2 + VEC_ymm10_3_43 * (5805 * x_0) ** 3 (mod [7681, x_0 ** 4 - (-243)]), inp_poly_0 * inp_poly_0 = VEC_ymm4_0_43 + VEC_ymm4_1_43 * 5805 * x_0 + VEC_ymm4_2_43 * (5805 * x_0) ** 2 + VEC_ymm4_3_43 * (5805 * x_0) ** 3 (mod [7681, x_0 ** 4 - 243]), inp_poly_0 * inp_poly_0 = VEC_ymm7_0_38 + VEC_ymm7_1_38 * 5805 * x_0 + VEC_ymm7_2_38 * (5805 * x_0) ** 2 + VEC_ymm7_3_38 * (5805 * x_0) ** 3 (mod [7681, x_0 ** 4 - 766]), inp_poly_0 * inp_poly_0 = VEC_ymm6_0_44 + VEC_ymm6_1_44 * 5805 * x_0 + VEC_ymm6_2_44 * (5805 * x_0) ** 2 + VEC_ymm6_3_44 * (5805 * x_0) ** 3 (mod [7681, x_0 ** 4 - (-766)]), inp_poly_0 * inp_poly_0 = VEC_ymm9_0_42 + VEC_ymm9_1_42 * 5805 * x_0 + VEC_ymm9_2_42 * (5805 * x_0) ** 2 + VEC_ymm9_3_42 * (5805 * x_0) ** 3 (mod [7681, x_0 ** 4 - (-2881)]), inp_poly_0 * inp_poly_0 = VEC_ymm11_0_52 + VEC_ymm11_1_52 * 5805 * x_0 + VEC_ymm11_2_52 * (5805 * x_0) ** 2 + VEC_ymm11_3_52 * (5805 * x_0) ** 3 (mod [7681, x_0 ** 4 - 2881]), inp_poly_0 * inp_poly_0 = VEC_ymm5_4_39 + VEC_ymm5_5_39 * 4600 * x_0 + VEC_ymm5_6_39 * (4600 * x_0) ** 2 + VEC_ymm5_7_39 * (4600 * x_0) ** 3 (mod [7681, x_0 ** 4 - 2551]), inp_poly_0 * inp_poly_0 = VEC_ymm3_4_35 + VEC_ymm3_5_35 * 4600 * x_0 + VEC_ymm3_6_35 * (4600 * x_0) ** 2 + VEC_ymm3_7_35 * (4600 * x_0) ** 3 (mod [7681, x_0 ** 4 - (-2551)]), inp_poly_0 * inp_poly_0 = VEC_ymm10_4_43 + VEC_ymm10_5_43 * 4600 * x_0 + VEC_ymm10_6_43 * (4600 * x_0) ** 2 + VEC_ymm10_7_43 * (4600 * x_0) ** 3 (mod [7681, x_0 ** 4 - 3411]), inp_poly_0 * inp_poly_0 = VEC_ymm4_4_43 + VEC_ymm4_5_43 * 4600 * x_0 + VEC_ymm4_6_43 * (4600 * x_0) ** 2 + VEC_ymm4_7_43 * (4600 * x_0) ** 3 (mod [7681, x_0 ** 4 - (-3411)]), inp_poly_0 * inp_poly_0 = VEC_ymm7_4_38 + VEC_ymm7_5_38 * 4600 * x_0 + VEC_ymm7_6_38 * (4600 * x_0) ** 2 + VEC_ymm7_7_38 * (4600 * x_0) ** 3 (mod [7681, x_0 ** 4 - (-1080)]), inp_poly_0 * inp_poly_0 = VEC_ymm6_4_44 + VEC_ymm6_5_44 * 4600 * x_0 + VEC_ymm6_6_44 * (4600 * x_0) ** 2 + VEC_ymm6_7_44 * (4600 * x_0) ** 3 (mod [7681, x_0 ** 4 - 1080]), inp_poly_0 * inp_poly_0 = VEC_ymm9_4_42 + VEC_ymm9_5_42 * 4600 * x_0 + VEC_ymm9_6_42 * (4600 * x_0) ** 2 + VEC_ymm9_7_42 * (4600 * x_0) ** 3 (mod [7681, x_0 ** 4 - (-2516)]), inp_poly_0 * inp_poly_0 = VEC_ymm11_4_52 + VEC_ymm11_5_52 * 4600 * x_0 + VEC_ymm11_6_52 * (4600 * x_0) ** 2 + VEC_ymm11_7_52 * (4600 * x_0) ** 3 (mod [7681, x_0 ** 4 - 2516]), inp_poly_0 * inp_poly_0 = VEC_ymm5_8_39 + VEC_ymm5_9_39 * 4236 * x_0 + VEC_ymm5_10_39 * (4236 * x_0) ** 2 + VEC_ymm5_11_39 * (4236 * x_0) ** 3 (mod [7681, x_0 ** 4 - 584]), inp_poly_0 * inp_poly_0 = VEC_ymm3_8_35 + VEC_ymm3_9_35 * 4236 * x_0 + VEC_ymm3_10_35 * (4236 * x_0) ** 2 + VEC_ymm3_11_35 * (4236 * x_0) ** 3 (mod [7681, x_0 ** 4 - (-584)]), inp_poly_0 * inp_poly_0 = VEC_ymm10_8_43 + VEC_ymm10_9_43 * 4236 * x_0 + VEC_ymm10_10_43 * (4236 * x_0) ** 2 + VEC_ymm10_11_43 * (4236 * x_0) ** 3 (mod [7681, x_0 ** 4 - (-1655)]), inp_poly_0 * inp_poly_0 = VEC_ymm4_8_43 + VEC_ymm4_9_43 * 4236 * x_0 + VEC_ymm4_10_43 * (4236 * x_0) ** 2 + VEC_ymm4_11_43 * (4236 * x_0) ** 3 (mod [7681, x_0 ** 4 - 1655]), inp_poly_0 * inp_poly_0 = VEC_ymm7_8_38 + VEC_ymm7_9_38 * 4236 * x_0 + VEC_ymm7_10_38 * (4236 * x_0) ** 2 + VEC_ymm7_11_38 * (4236 * x_0) ** 3 (mod [7681, x_0 ** 4 - 1740]), inp_poly_0 * inp_poly_0 = VEC_ymm6_8_44 + VEC_ymm6_9_44 * 4236 * x_0 + VEC_ymm6_10_44 * (4236 * x_0) ** 2 + VEC_ymm6_11_44 * (4236 * x_0) ** 3 (mod [7681, x_0 ** 4 - (-1740)]), inp_poly_0 * inp_poly_0 = VEC_ymm9_8_42 + VEC_ymm9_9_42 * 4236 * x_0 + VEC_ymm9_10_42 * (4236 * x_0) ** 2 + VEC_ymm9_11_42 * (4236 * x_0) ** 3 (mod [7681, x_0 ** 4 - (-2774)]), inp_poly_0 * inp_poly_0 = VEC_ymm11_8_52 + VEC_ymm11_9_52 * 4236 * x_0 + VEC_ymm11_10_52 * (4236 * x_0) ** 2 + VEC_ymm11_11_52 * (4236 * x_0) ** 3 (mod [7681, x_0 ** 4 - 2774]), inp_poly_0 * inp_poly_0 = VEC_ymm5_12_39 + VEC_ymm5_13_39 * 62 * x_0 + VEC_ymm5_14_39 * (62 * x_0) ** 2 + VEC_ymm5_15_39 * (62 * x_0) ** 3 (mod [7681, x_0 ** 4 - (-2508)]), inp_poly_0 * inp_poly_0 = VEC_ymm3_12_35 + VEC_ymm3_13_35 * 62 * x_0 + VEC_ymm3_14_35 * (62 * x_0) ** 2 + VEC_ymm3_15_35 * (62 * x_0) ** 3 (mod [7681, x_0 ** 4 - 2508]), inp_poly_0 * inp_poly_0 = VEC_ymm10_12_43 + VEC_ymm10_13_43 * 62 * x_0 + VEC_ymm10_14_43 * (62 * x_0) ** 2 + VEC_ymm10_15_43 * (62 * x_0) ** 3 (mod [7681, x_0 ** 4 - (-2941)]), inp_poly_0 * inp_poly_0 = VEC_ymm4_12_43 + VEC_ymm4_13_43 * 62 * x_0 + VEC_ymm4_14_43 * (62 * x_0) ** 2 + VEC_ymm4_15_43 * (62 * x_0) ** 3 (mod [7681, x_0 ** 4 - 2941]), inp_poly_0 * inp_poly_0 = VEC_ymm7_12_38 + VEC_ymm7_13_38 * 62 * x_0 + VEC_ymm7_14_38 * (62 * x_0) ** 2 + VEC_ymm7_15_38 * (62 * x_0) ** 3 (mod [7681, x_0 ** 4 - (-528)]), inp_poly_0 * inp_poly_0 = VEC_ymm6_12_44 + VEC_ymm6_13_44 * 62 * x_0 + VEC_ymm6_14_44 * (62 * x_0) ** 2 + VEC_ymm6_15_44 * (62 * x_0) ** 3 (mod [7681, x_0 ** 4 - 528]), inp_poly_0 * inp_poly_0 = VEC_ymm9_12_42 + VEC_ymm9_13_42 * 62 * x_0 + VEC_ymm9_14_42 * (62 * x_0) ** 2 + VEC_ymm9_15_42 * (62 * x_0) ** 3 (mod [7681, x_0 ** 4 - (-3449)]), inp_poly_0 * inp_poly_0 = VEC_ymm11_12_52 + VEC_ymm11_13_52 * 62 * x_0 + VEC_ymm11_14_52 * (62 * x_0) ** 2 + VEC_ymm11_15_52 * (62 * x_0) ** 3 (mod [7681, x_0 ** 4 - 3449])] && and [(-17321)@16 <=s VEC_ymm5_0_39, VEC_ymm5_0_39 <=s 17321@16, (-17977)@16 <=s VEC_ymm5_1_39, VEC_ymm5_1_39 <=s 17977@16, (-16859)@16 <=s VEC_ymm5_2_39, VEC_ymm5_2_39 <=s 16859@16, (-16949)@16 <=s VEC_ymm5_3_39, VEC_ymm5_3_39 <=s 16949@16, (-17321)@16 <=s VEC_ymm3_0_35, VEC_ymm3_0_35 <=s 17321@16, (-17977)@16 <=s VEC_ymm3_1_35, VEC_ymm3_1_35 <=s 17977@16, (-16859)@16 <=s VEC_ymm3_2_35, VEC_ymm3_2_35 <=s 16859@16, (-16949)@16 <=s VEC_ymm3_3_35, VEC_ymm3_3_35 <=s 16949@16, (-17438)@16 <=s VEC_ymm10_0_43, VEC_ymm10_0_43 <=s 17438@16, (-18094)@16 <=s VEC_ymm10_1_43, VEC_ymm10_1_43 <=s 18094@16, (-17008)@16 <=s VEC_ymm10_2_43, VEC_ymm10_2_43 <=s 17008@16, (-17098)@16 <=s VEC_ymm10_3_43, VEC_ymm10_3_43 <=s 17098@16, (-17438)@16 <=s VEC_ymm4_0_43, VEC_ymm4_0_43 <=s 17438@16, (-18094)@16 <=s VEC_ymm4_1_43, VEC_ymm4_1_43 <=s 18094@16, (-17008)@16 <=s VEC_ymm4_2_43, VEC_ymm4_2_43 <=s 17008@16, (-17098)@16 <=s VEC_ymm4_3_43, VEC_ymm4_3_43 <=s 17098@16, (-17554)@16 <=s VEC_ymm7_0_38, VEC_ymm7_0_38 <=s 17554@16, (-18194)@16 <=s VEC_ymm7_1_38, VEC_ymm7_1_38 <=s 18194@16, (-17151)@16 <=s VEC_ymm7_2_38, VEC_ymm7_2_38 <=s 17151@16, (-17257)@16 <=s VEC_ymm7_3_38, VEC_ymm7_3_38 <=s 17257@16, (-17554)@16 <=s VEC_ymm6_0_44, VEC_ymm6_0_44 <=s 17554@16, (-18194)@16 <=s VEC_ymm6_1_44, VEC_ymm6_1_44 <=s 18194@16, (-17151)@16 <=s VEC_ymm6_2_44, VEC_ymm6_2_44 <=s 17151@16, (-17257)@16 <=s VEC_ymm6_3_44, VEC_ymm6_3_44 <=s 17257@16, (-17683)@16 <=s VEC_ymm9_0_42, VEC_ymm9_0_42 <=s 17683@16, (-18323)@16 <=s VEC_ymm9_1_42, VEC_ymm9_1_42 <=s 18323@16, (-17255)@16 <=s VEC_ymm9_2_42, VEC_ymm9_2_42 <=s 17255@16, (-17361)@16 <=s VEC_ymm9_3_42, VEC_ymm9_3_42 <=s 17361@16, (-17683)@16 <=s VEC_ymm11_0_52, VEC_ymm11_0_52 <=s 17683@16, (-18323)@16 <=s VEC_ymm11_1_52, VEC_ymm11_1_52 <=s 18323@16, (-17255)@16 <=s VEC_ymm11_2_52, VEC_ymm11_2_52 <=s 17255@16, (-17361)@16 <=s VEC_ymm11_3_52, VEC_ymm11_3_52 <=s 17361@16, (-17474)@16 <=s VEC_ymm5_4_39, VEC_ymm5_4_39 <=s 17474@16, (-17239)@16 <=s VEC_ymm5_5_39, VEC_ymm5_5_39 <=s 17239@16, (-17500)@16 <=s VEC_ymm5_6_39, VEC_ymm5_6_39 <=s 17500@16, (-17171)@16 <=s VEC_ymm5_7_39, VEC_ymm5_7_39 <=s 17171@16, (-17474)@16 <=s VEC_ymm3_4_35, VEC_ymm3_4_35 <=s 17474@16, (-17239)@16 <=s VEC_ymm3_5_35, VEC_ymm3_5_35 <=s 17239@16, (-17500)@16 <=s VEC_ymm3_6_35, VEC_ymm3_6_35 <=s 17500@16, (-17171)@16 <=s VEC_ymm3_7_35, VEC_ymm3_7_35 <=s 17171@16, (-17591)@16 <=s VEC_ymm10_4_43, VEC_ymm10_4_43 <=s 17591@16, (-17340)@16 <=s VEC_ymm10_5_43, VEC_ymm10_5_43 <=s 17340@16, (-17560)@16 <=s VEC_ymm10_6_43, VEC_ymm10_6_43 <=s 17560@16, (-17288)@16 <=s VEC_ymm10_7_43, VEC_ymm10_7_43 <=s 17288@16, (-17591)@16 <=s VEC_ymm4_4_43, VEC_ymm4_4_43 <=s 17591@16, (-17340)@16 <=s VEC_ymm4_5_43, VEC_ymm4_5_43 <=s 17340@16, (-17560)@16 <=s VEC_ymm4_6_43, VEC_ymm4_6_43 <=s 17560@16, (-17288)@16 <=s VEC_ymm4_7_43, VEC_ymm4_7_43 <=s 17288@16, (-17707)@16 <=s VEC_ymm7_4_38, VEC_ymm7_4_38 <=s 17707@16, (-17529)@16 <=s VEC_ymm7_5_38, VEC_ymm7_5_38 <=s 17529@16, (-17790)@16 <=s VEC_ymm7_6_38, VEC_ymm7_6_38 <=s 17790@16, (-17372)@16 <=s VEC_ymm7_7_38, VEC_ymm7_7_38 <=s 17372@16, (-17707)@16 <=s VEC_ymm6_4_44, VEC_ymm6_4_44 <=s 17707@16, (-17529)@16 <=s VEC_ymm6_5_44, VEC_ymm6_5_44 <=s 17529@16, (-17790)@16 <=s VEC_ymm6_6_44, VEC_ymm6_6_44 <=s 17790@16, (-17372)@16 <=s VEC_ymm6_7_44, VEC_ymm6_7_44 <=s 17372@16, (-17836)@16 <=s VEC_ymm9_4_42, VEC_ymm9_4_42 <=s 17836@16, (-17633)@16 <=s VEC_ymm9_5_42, VEC_ymm9_5_42 <=s 17633@16, (-17869)@16 <=s VEC_ymm9_6_42, VEC_ymm9_6_42 <=s 17869@16, (-17501)@16 <=s VEC_ymm9_7_42, VEC_ymm9_7_42 <=s 17501@16, (-17836)@16 <=s VEC_ymm11_4_52, VEC_ymm11_4_52 <=s 17836@16, (-17633)@16 <=s VEC_ymm11_5_52, VEC_ymm11_5_52 <=s 17633@16, (-17869)@16 <=s VEC_ymm11_6_52, VEC_ymm11_6_52 <=s 17869@16, (-17501)@16 <=s VEC_ymm11_7_52, VEC_ymm11_7_52 <=s 17501@16, (-17181)@16 <=s VEC_ymm5_8_39, VEC_ymm5_8_39 <=s 17181@16, (-17394)@16 <=s VEC_ymm5_9_39, VEC_ymm5_9_39 <=s 17394@16, (-17519)@16 <=s VEC_ymm5_10_39, VEC_ymm5_10_39 <=s 17519@16, (-17106)@16 <=s VEC_ymm5_11_39, VEC_ymm5_11_39 <=s 17106@16, (-17181)@16 <=s VEC_ymm3_8_35, VEC_ymm3_8_35 <=s 17181@16, (-17394)@16 <=s VEC_ymm3_9_35, VEC_ymm3_9_35 <=s 17394@16, (-17519)@16 <=s VEC_ymm3_10_35, VEC_ymm3_10_35 <=s 17519@16, (-17106)@16 <=s VEC_ymm3_11_35, VEC_ymm3_11_35 <=s 17106@16, (-17298)@16 <=s VEC_ymm10_8_43, VEC_ymm10_8_43 <=s 17298@16, (-17543)@16 <=s VEC_ymm10_9_43, VEC_ymm10_9_43 <=s 17543@16, (-17636)@16 <=s VEC_ymm10_10_43, VEC_ymm10_10_43 <=s 17636@16, (-17207)@16 <=s VEC_ymm10_11_43, VEC_ymm10_11_43 <=s 17207@16, (-17298)@16 <=s VEC_ymm4_8_43, VEC_ymm4_8_43 <=s 17298@16, (-17543)@16 <=s VEC_ymm4_9_43, VEC_ymm4_9_43 <=s 17543@16, (-17636)@16 <=s VEC_ymm4_10_43, VEC_ymm4_10_43 <=s 17636@16, (-17207)@16 <=s VEC_ymm4_11_43, VEC_ymm4_11_43 <=s 17207@16, (-17430)@16 <=s VEC_ymm7_8_38, VEC_ymm7_8_38 <=s 17430@16, (-17718)@16 <=s VEC_ymm7_9_38, VEC_ymm7_9_38 <=s 17718@16, (-17809)@16 <=s VEC_ymm7_10_38, VEC_ymm7_10_38 <=s 17809@16, (-17355)@16 <=s VEC_ymm7_11_38, VEC_ymm7_11_38 <=s 17355@16, (-17430)@16 <=s VEC_ymm6_8_44, VEC_ymm6_8_44 <=s 17430@16, (-17718)@16 <=s VEC_ymm6_9_44, VEC_ymm6_9_44 <=s 17718@16, (-17809)@16 <=s VEC_ymm6_10_44, VEC_ymm6_10_44 <=s 17809@16, (-17355)@16 <=s VEC_ymm6_11_44, VEC_ymm6_11_44 <=s 17355@16, (-17559)@16 <=s VEC_ymm9_8_42, VEC_ymm9_8_42 <=s 17559@16, (-17822)@16 <=s VEC_ymm9_9_42, VEC_ymm9_9_42 <=s 17822@16, (-17938)@16 <=s VEC_ymm9_10_42, VEC_ymm9_10_42 <=s 17938@16, (-17459)@16 <=s VEC_ymm9_11_42, VEC_ymm9_11_42 <=s 17459@16, (-17559)@16 <=s VEC_ymm11_8_52, VEC_ymm11_8_52 <=s 17559@16, (-17822)@16 <=s VEC_ymm11_9_52, VEC_ymm11_9_52 <=s 17822@16, (-17938)@16 <=s VEC_ymm11_10_52, VEC_ymm11_10_52 <=s 17938@16, (-17459)@16 <=s VEC_ymm11_11_52, VEC_ymm11_11_52 <=s 17459@16, (-17112)@16 <=s VEC_ymm5_12_39, VEC_ymm5_12_39 <=s 17112@16, (-17400)@16 <=s VEC_ymm5_13_39, VEC_ymm5_13_39 <=s 17400@16, (-16511)@16 <=s VEC_ymm5_14_39, VEC_ymm5_14_39 <=s 16511@16, (-17704)@16 <=s VEC_ymm5_15_39, VEC_ymm5_15_39 <=s 17704@16, (-17112)@16 <=s VEC_ymm3_12_35, VEC_ymm3_12_35 <=s 17112@16, (-17400)@16 <=s VEC_ymm3_13_35, VEC_ymm3_13_35 <=s 17400@16, (-16511)@16 <=s VEC_ymm3_14_35, VEC_ymm3_14_35 <=s 16511@16, (-17704)@16 <=s VEC_ymm3_15_35, VEC_ymm3_15_35 <=s 17704@16, (-17229)@16 <=s VEC_ymm10_12_43, VEC_ymm10_12_43 <=s 17229@16, (-17517)@16 <=s VEC_ymm10_13_43, VEC_ymm10_13_43 <=s 17517@16, (-16628)@16 <=s VEC_ymm10_14_43, VEC_ymm10_14_43 <=s 16628@16, (-17837)@16 <=s VEC_ymm10_15_43, VEC_ymm10_15_43 <=s 17837@16, (-17229)@16 <=s VEC_ymm4_12_43, VEC_ymm4_12_43 <=s 17229@16, (-17517)@16 <=s VEC_ymm4_13_43, VEC_ymm4_13_43 <=s 17517@16, (-16628)@16 <=s VEC_ymm4_14_43, VEC_ymm4_14_43 <=s 16628@16, (-17837)@16 <=s VEC_ymm4_15_43, VEC_ymm4_15_43 <=s 17837@16, (-17345)@16 <=s VEC_ymm7_12_38, VEC_ymm7_12_38 <=s 17345@16, (-17633)@16 <=s VEC_ymm7_13_38, VEC_ymm7_13_38 <=s 17633@16, (-16801)@16 <=s VEC_ymm7_14_38, VEC_ymm7_14_38 <=s 16801@16, (-17996)@16 <=s VEC_ymm7_15_38, VEC_ymm7_15_38 <=s 17996@16, (-17345)@16 <=s VEC_ymm6_12_44, VEC_ymm6_12_44 <=s 17345@16, (-17633)@16 <=s VEC_ymm6_13_44, VEC_ymm6_13_44 <=s 17633@16, (-16801)@16 <=s VEC_ymm6_14_44, VEC_ymm6_14_44 <=s 16801@16, (-17996)@16 <=s VEC_ymm6_15_44, VEC_ymm6_15_44 <=s 17996@16, (-17474)@16 <=s VEC_ymm9_12_42, VEC_ymm9_12_42 <=s 17474@16, (-17762)@16 <=s VEC_ymm9_13_42, VEC_ymm9_13_42 <=s 17762@16, (-16930)@16 <=s VEC_ymm9_14_42, VEC_ymm9_14_42 <=s 16930@16, (-18075)@16 <=s VEC_ymm9_15_42, VEC_ymm9_15_42 <=s 18075@16, (-17474)@16 <=s VEC_ymm11_12_52, VEC_ymm11_12_52 <=s 17474@16, (-17762)@16 <=s VEC_ymm11_13_52, VEC_ymm11_13_52 <=s 17762@16, (-16930)@16 <=s VEC_ymm11_14_52, VEC_ymm11_14_52 <=s 16930@16, (-18075)@16 <=s VEC_ymm11_15_52, VEC_ymm11_15_52 <=s 18075@16] }