// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="dram_helper_app_2,hls_ip_2017_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.269062,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=5762,HLS_SYN_LUT=2323}" *)

module dram_helper_app_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
ap_continue,
        ap_idle,
        ap_ready,
        app_file_infos_V_dout,
        app_file_infos_V_empty_n,
        app_file_infos_V_read,
        device_dram_read_req_V_num_din,
        device_dram_read_req_V_num_full_n,
        device_dram_read_req_V_num_write,
        device_dram_read_req_V_addr_din,
        device_dram_read_req_V_addr_full_n,
        device_dram_read_req_V_addr_write,
        device_dram_read_resp_V_last_dout,
        device_dram_read_resp_V_last_empty_n,
        device_dram_read_resp_V_last_read,
        device_dram_read_resp_V_data_V_dout,
        device_dram_read_resp_V_data_V_empty_n,
        device_dram_read_resp_V_data_V_read,
        reset_dram_helper_app_V_dout,
        reset_dram_helper_app_V_empty_n,
        reset_dram_helper_app_V_read,
        buf_app_input_data_V_data_V_din,
        buf_app_input_data_V_data_V_full_n,
        buf_app_input_data_V_data_V_write,
        buf_app_input_data_V_len_din,
        buf_app_input_data_V_len_full_n,
        buf_app_input_data_V_len_write,
        buf_app_input_data_V_eop_din,
        buf_app_input_data_V_eop_full_n,
        buf_app_input_data_V_eop_write,
        buf_read_sig_app_input_data_V_dout,
        buf_read_sig_app_input_data_V_empty_n,
        buf_read_sig_app_input_data_V_read
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output ap_ready; output ap_continue;
input  [31:0] app_file_infos_V_dout;
input   app_file_infos_V_empty_n;
output   app_file_infos_V_read;
output  [7:0] device_dram_read_req_V_num_din;
input   device_dram_read_req_V_num_full_n;
output   device_dram_read_req_V_num_write;
output  [63:0] device_dram_read_req_V_addr_din;
input   device_dram_read_req_V_addr_full_n;
output   device_dram_read_req_V_addr_write;
input   device_dram_read_resp_V_last_dout;
input   device_dram_read_resp_V_last_empty_n;
output   device_dram_read_resp_V_last_read;
input  [511:0] device_dram_read_resp_V_data_V_dout;
input   device_dram_read_resp_V_data_V_empty_n;
output   device_dram_read_resp_V_data_V_read;
input   reset_dram_helper_app_V_dout;
input   reset_dram_helper_app_V_empty_n;
output   reset_dram_helper_app_V_read;
output  [511:0] buf_app_input_data_V_data_V_din;
input   buf_app_input_data_V_data_V_full_n;
output   buf_app_input_data_V_data_V_write;
output  [15:0] buf_app_input_data_V_len_din;
input   buf_app_input_data_V_len_full_n;
output   buf_app_input_data_V_len_write;
output   buf_app_input_data_V_eop_din;
input   buf_app_input_data_V_eop_full_n;
output   buf_app_input_data_V_eop_write;
input   buf_read_sig_app_input_data_V_dout;
input   buf_read_sig_app_input_data_V_empty_n;
output   buf_read_sig_app_input_data_V_read;

reg ap_idle;
reg app_file_infos_V_read;
reg reset_dram_helper_app_V_read;
reg buf_read_sig_app_input_data_V_read;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    buf_app_input_data_V_data_V_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] reset_reg_527;
reg   [0:0] ap_reg_pp0_iter1_reset_reg_527;
reg   [0:0] empty_n_10_reg_3350;
reg   [0:0] ap_reg_pp0_iter1_empty_n_10_reg_3350;
reg   [0:0] empty_n_9_reg_3485;
reg    buf_app_input_data_V_len_blk_n;
reg    buf_app_input_data_V_eop_blk_n;
reg   [35:0] p_1_reg_503;
reg   [35:0] p_2_reg_515;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    buf_app_input_data_V_len1_status;
reg    ap_predicate_op543_write_state4;
reg    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] extents_arr_store_idx_reg_539;
reg   [7:0] next_extents_arr_load_idx_reg_551;
reg   [7:0] state_reg_563;
reg   [0:0] should_read_start_reg_575;
reg   [0:0] first_extents_half_reg_587;
reg   [6:0] tmp_num_reg_667;
reg   [7:0] extents_arr_load_idx_reg_678;
reg   [0:0] first_length_half_reg_689;
reg   [31:0] num_issued_reg_701;
reg   [0:0] finish_issuing_reg_712;
reg   [0:0] finish_issuing_7_reg_1565;
reg   [0:0] first_length_half_5_reg_1673;
reg   [31:0] num_issued_7_reg_1753;
reg   [0:0] finish_issuing_8_reg_1769;
wire   [0:0] empty_n_10_fu_1949_p1;
reg   [0:0] reset_phi_fu_531_p4;
wire   [0:0] tmp_5_fu_1953_p2;
reg   [0:0] tmp_5_reg_3355;
wire   [0:0] tmp_8_fu_1959_p2;
reg   [0:0] tmp_8_reg_3359;
wire   [0:0] tmp_s_fu_1965_p2;
reg   [0:0] tmp_s_reg_3363;
wire   [0:0] tmp_3_fu_1971_p2;
reg   [0:0] tmp_3_reg_3367;
wire   [0:0] tmp_7_fu_1982_p2;
wire   [4:0] tmp_15_fu_2009_p1;
wire   [63:0] val_assign_2_fu_2112_p34;
wire   [63:0] tmp_10_fu_2195_p1;
wire   [63:0] tmp_13_fu_2205_p1;
wire   [0:0] should_replenish_req_fu_2252_p2;
reg   [0:0] should_replenish_req_reg_3394;
wire   [0:0] full_n_nbwrite_fu_466_p5;
reg   [0:0] full_n_reg_3398;
wire   [0:0] tmp_26_fu_2258_p2;
reg   [0:0] tmp_26_reg_3402;
wire   [0:0] grp_fu_1797_p1;
reg   [0:0] empty_n_7_reg_3408;
reg    ap_enable_reg_pp0_iter0;
wire   [35:0] cur_extent_len_left_V_1_fu_2296_p3;
reg   [35:0] cur_extent_len_left_V_1_reg_3412;
reg   [0:0] should_read_start_phi_fu_579_p4;
reg   [0:0] first_extents_half_phi_fu_591_p4;
wire   [7:0] extents_arr_store_idx_1_fu_2463_p2;
reg   [7:0] extents_arr_store_idx_1_reg_3420;
wire   [1:0] p_state_fu_2475_p3;
reg   [1:0] p_state_reg_3425;
wire   [35:0] cur_extent_V_1_fu_2525_p3;
reg   [35:0] cur_extent_V_1_reg_3430;
wire   [4:0] tmp_21_fu_2533_p1;
reg   [4:0] tmp_21_reg_3466;
reg   [0:0] empty_n_6_reg_3470;
reg   [31:0] tmp_6_reg_3474;
reg   [0:0] empty_n_reg_3480;
wire   [0:0] empty_n_9_fu_2800_p1;
reg   [511:0] tmp_data_V_reg_3489;
wire   [0:0] p_not_fu_2817_p2;
reg   [0:0] p_not_reg_3494;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [35:0] p_1_phi_fu_507_p4;
reg   [35:0] p_086_1_phi_fu_1614_p6;
reg   [35:0] p_2_phi_fu_519_p4;
reg   [35:0] p_089_1_phi_fu_1630_p6;
reg   [0:0] reset_3_phi_fu_1646_p6;
reg   [7:0] extents_arr_store_idx_phi_fu_543_p4;
reg   [7:0] extents_arr_store_idx_7_phi_fu_1661_p6;
reg   [7:0] next_extents_arr_load_idx_phi_fu_555_p4;
reg   [7:0] extents_arr_load_idx_7_phi_fu_1693_p6;
reg   [7:0] state_phi_fu_567_p4;
reg   [7:0] state_2_phi_fu_1709_p6;
reg   [0:0] should_read_start_8_phi_fu_1725_p6;
reg   [0:0] first_extents_half_5_phi_fu_1741_p6;
wire   [63:0] ap_phi_precharge_reg_pp0_iter0_val_assign_reg_599;
reg   [63:0] val_assign_phi_fu_602_p62;
wire   [6:0] ap_phi_precharge_reg_pp0_iter0_tmp_num_reg_667;
reg   [6:0] tmp_num_phi_fu_670_p4;
wire   [7:0] ap_phi_precharge_reg_pp0_iter0_extents_arr_load_idx_reg_678;
reg   [7:0] extents_arr_load_idx_phi_fu_681_p4;
wire   [7:0] next_extents_arr_load_idx_1_fu_2182_p2;
reg   [0:0] first_length_half_phi_fu_693_p4;
reg   [31:0] num_issued_phi_fu_705_p4;
reg   [0:0] finish_issuing_phi_fu_716_p4;
wire   [63:0] ap_phi_precharge_reg_pp0_iter0_p_0163_0_in_reg_723;
reg   [63:0] ap_phi_precharge_reg_pp0_iter1_p_0163_0_in_reg_723;
wire   [63:0] ap_phi_precharge_reg_pp0_iter0_p_0136_0_in_reg_733;
reg   [63:0] ap_phi_precharge_reg_pp0_iter1_p_0136_0_in_reg_733;
wire   [35:0] ap_phi_precharge_reg_pp0_iter1_p_086_3_reg_742;
reg   [35:0] p_086_3_phi_fu_745_p70;
wire   [35:0] ap_phi_precharge_reg_pp0_iter1_p_089_3_reg_820;
reg   [35:0] p_089_3_phi_fu_823_p70;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_extents_arr_store_idx_2_reg_929;
reg   [7:0] extents_arr_store_idx_2_phi_fu_932_p70;
wire   [1:0] ap_phi_precharge_reg_pp0_iter1_state_6_reg_1038;
reg   [1:0] state_6_phi_fu_1041_p70;
wire   [0:0] ap_phi_precharge_reg_pp0_iter1_should_read_start_3_reg_1147;
reg   [0:0] should_read_start_3_phi_fu_1150_p70;
wire   [35:0] ap_phi_precharge_reg_pp0_iter1_p_086_s_reg_1257;
reg   [35:0] p_086_s_phi_fu_1260_p20;
wire   [35:0] next_cur_extent_V_fu_2727_p1;
wire   [35:0] ap_phi_precharge_reg_pp0_iter1_p_089_s_reg_1291;
reg   [35:0] p_089_s_phi_fu_1294_p20;
wire   [35:0] next_cur_extent_len_left_V_fu_2722_p1;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_extents_arr_store_idx_6_reg_1325;
reg   [7:0] extents_arr_store_idx_6_phi_fu_1328_p20;
wire   [0:0] ap_phi_precharge_reg_pp0_iter1_first_length_half_4_reg_1360;
reg   [0:0] first_length_half_4_phi_fu_1363_p20;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_extents_arr_load_idx_6_reg_1395;
reg   [7:0] extents_arr_load_idx_6_phi_fu_1398_p20;
wire   [7:0] state_1_fu_2796_p1;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_state_s_reg_1430;
reg   [7:0] state_s_phi_fu_1433_p20;
wire   [7:0] state_6_cast_fu_2757_p1;
wire   [7:0] p_state_cast_cast_fu_2743_p3;
wire   [0:0] ap_phi_precharge_reg_pp0_iter1_should_read_start_7_reg_1462;
reg   [0:0] should_read_start_7_phi_fu_1465_p20;
wire   [0:0] ap_phi_precharge_reg_pp0_iter1_first_extents_half_4_reg_1497;
reg   [0:0] first_extents_half_4_phi_fu_1500_p20;
wire   [0:0] first_extents_half_1_fu_2762_p2;
wire   [31:0] ap_phi_precharge_reg_pp0_iter1_num_issued_6_reg_1531;
reg   [31:0] num_issued_6_phi_fu_1534_p20;
wire   [31:0] num_issued_1_fu_2736_p2;
wire   [0:0] ap_phi_precharge_reg_pp0_iter1_finish_issuing_7_reg_1565;
reg   [0:0] finish_issuing_7_phi_fu_1568_p20;
wire   [0:0] p_finish_issuing_fu_2751_p2;
wire   [0:0] ap_phi_precharge_reg_pp0_iter0_reset_1_reg_1600;
reg   [0:0] ap_phi_precharge_reg_pp0_iter1_reset_1_reg_1600;
wire   [35:0] ap_phi_precharge_reg_pp0_iter1_p_086_1_reg_1610;
wire   [35:0] ap_phi_precharge_reg_pp0_iter1_p_089_1_reg_1626;
wire   [0:0] p_reset_1_fu_2849_p2;
wire   [0:0] ap_phi_precharge_reg_pp0_iter1_reset_3_reg_1642;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_extents_arr_store_idx_7_reg_1657;
wire   [0:0] ap_phi_precharge_reg_pp0_iter1_first_length_half_5_reg_1673;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_extents_arr_load_idx_7_reg_1689;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_state_2_reg_1705;
wire   [0:0] ap_phi_precharge_reg_pp0_iter1_should_read_start_8_reg_1721;
wire   [0:0] ap_phi_precharge_reg_pp0_iter1_first_extents_half_5_reg_1737;
wire   [31:0] ap_phi_precharge_reg_pp0_iter1_num_issued_7_reg_1753;
wire   [0:0] ap_phi_precharge_reg_pp0_iter1_finish_issuing_8_reg_1769;
reg    device_dram_read_req_V_num1_update;
reg    ap_block_pp0_stage0_01001;
reg    device_dram_read_resp_V_last0_update;
wire   [0:0] grp_nbread_fu_482_p3_0;
reg    buf_app_input_data_V_len1_update;
reg   [63:0] extents_len_arr_31_fu_178;
wire   [63:0] tmp_len_3_fu_2276_p3;
wire   [4:0] tmp_24_fu_2304_p1;
reg   [63:0] extents_len_arr_31_1_fu_182;
reg   [63:0] extents_len_arr_31_2_fu_186;
reg   [63:0] extents_len_arr_31_3_fu_190;
reg   [63:0] extents_len_arr_31_4_fu_194;
reg   [63:0] extents_len_arr_31_5_fu_198;
reg   [63:0] extents_len_arr_31_6_fu_202;
reg   [63:0] extents_len_arr_31_7_fu_206;
reg   [63:0] extents_len_arr_31_8_fu_210;
reg   [63:0] extents_len_arr_31_9_fu_214;
reg   [63:0] extents_len_arr_31_10_fu_218;
reg   [63:0] extents_len_arr_31_11_fu_222;
reg   [63:0] extents_len_arr_31_12_fu_226;
reg   [63:0] extents_len_arr_31_13_fu_230;
reg   [63:0] extents_len_arr_31_14_fu_234;
reg   [63:0] extents_len_arr_31_15_fu_238;
reg   [63:0] extents_len_arr_31_16_fu_242;
reg   [63:0] extents_len_arr_31_17_fu_246;
reg   [63:0] extents_len_arr_31_18_fu_250;
reg   [63:0] extents_len_arr_31_19_fu_254;
reg   [63:0] extents_len_arr_31_20_fu_258;
reg   [63:0] extents_len_arr_31_21_fu_262;
reg   [63:0] extents_len_arr_31_22_fu_266;
reg   [63:0] extents_len_arr_31_23_fu_270;
reg   [63:0] extents_len_arr_31_24_fu_274;
reg   [63:0] extents_len_arr_31_25_fu_278;
reg   [63:0] extents_len_arr_31_26_fu_282;
reg   [63:0] extents_len_arr_31_27_fu_286;
reg   [63:0] extents_len_arr_31_28_fu_290;
reg   [63:0] extents_len_arr_31_29_fu_294;
reg   [63:0] extents_len_arr_31_30_fu_298;
reg   [63:0] extents_start_arr_31_fu_302;
wire   [63:0] tmp_start_3_fu_2504_p3;
reg   [63:0] extents_start_arr_31_1_fu_306;
reg   [63:0] extents_start_arr_31_2_fu_310;
reg   [63:0] extents_start_arr_31_3_fu_314;
reg   [63:0] extents_start_arr_31_4_fu_318;
reg   [63:0] extents_start_arr_31_5_fu_322;
reg   [63:0] extents_start_arr_31_6_fu_326;
reg   [63:0] extents_start_arr_31_7_fu_330;
reg   [63:0] extents_start_arr_31_8_fu_334;
reg   [63:0] extents_start_arr_31_9_fu_338;
reg   [63:0] extents_start_arr_31_10_fu_342;
reg   [63:0] extents_start_arr_31_11_fu_346;
reg   [63:0] extents_start_arr_31_12_fu_350;
reg   [63:0] extents_start_arr_31_13_fu_354;
reg   [63:0] extents_start_arr_31_14_fu_358;
reg   [63:0] extents_start_arr_31_15_fu_362;
reg   [63:0] extents_start_arr_31_16_fu_366;
reg   [63:0] extents_start_arr_31_17_fu_370;
reg   [63:0] extents_start_arr_31_18_fu_374;
reg   [63:0] extents_start_arr_31_19_fu_378;
reg   [63:0] extents_start_arr_31_20_fu_382;
reg   [63:0] extents_start_arr_31_21_fu_386;
reg   [63:0] extents_start_arr_31_22_fu_390;
reg   [63:0] extents_start_arr_31_23_fu_394;
reg   [63:0] extents_start_arr_31_24_fu_398;
reg   [63:0] extents_start_arr_31_25_fu_402;
reg   [63:0] extents_start_arr_31_26_fu_406;
reg   [63:0] extents_start_arr_31_27_fu_410;
reg   [63:0] extents_start_arr_31_28_fu_414;
reg   [63:0] extents_start_arr_31_29_fu_418;
reg   [63:0] extents_start_arr_31_30_fu_422;
reg   [63:0] tmp_len_fu_426;
wire   [63:0] tmp_len_1_fu_2488_p1;
reg   [63:0] tmp_start_fu_430;
wire   [63:0] tmp_start_1_fu_2692_p1;
reg   [7:0] num_extents_fu_434;
wire   [7:0] num_extents_1_fu_2709_p3;
reg   [63:0] length_fu_438;
wire   [63:0] length_2_fu_2776_p3;
wire   [63:0] length_1_fu_2788_p1;
reg   [31:0] buffered_resp_size_fu_442;
wire   [31:0] p_buffered_resp_size_fu_2227_p3;
wire   [31:0] buffered_resp_size_2_fu_2236_p2;
reg   [31:0] reset_cnt_fu_446;
wire   [31:0] p_s_fu_2856_p3;
reg   [31:0] num_read_fu_450;
wire   [31:0] num_read_1_fu_2811_p2;
wire   [12:0] tmp_14_fu_1988_p1;
wire   [12:0] r_V_fu_1992_p2;
wire   [4:0] val_assign_2_fu_2112_p33;
wire   [35:0] tmp_2_fu_2189_p2;
wire   [35:0] tmp_11_fu_2199_p2;
wire   [0:0] p_buffered_resp_size_fu_2227_p0;
wire   [31:0] buffered_resp_size_1_fu_2221_p2;
wire   [22:0] tmp_28_fu_2242_p4;
wire   [31:0] tmp_22_fu_2272_p1;
wire   [3:0] tmp_23_fu_2284_p1;
wire   [0:0] grp_fu_1805_p2;
wire   [35:0] cur_extent_len_left_V_fu_2288_p3;
wire   [0:0] tmp_20_fu_2469_p2;
wire   [31:0] tmp_16_fu_2500_p1;
wire   [3:0] tmp_18_fu_2513_p1;
wire   [35:0] cur_extent_V_fu_2517_p3;
wire   [0:0] num_extents_1_fu_2709_p0;
wire   [7:0] num_extents_2_fu_2705_p1;
wire   [31:0] tmp_25_fu_2732_p1;
wire   [31:0] tmp_12_fu_2772_p1;
wire   [31:0] reset_cnt_1_fu_2831_p2;
wire   [0:0] tmp_4_fu_2837_p2;
wire   [0:0] not_s_fu_2843_p2;
wire   [0:0] finish_issuing_7_not_fu_2872_p2;
wire   [5:0] data_len_fu_2883_p1;
wire   [0:0] brmerge_fu_2878_p2;
wire   [0:0] tmp_27_fu_2891_p2;
wire   [0:0] tmp_29_fu_2897_p2;
wire   [6:0] data_len_cast_fu_2887_p1;
wire   [6:0] tmp_len_25_fu_2903_p3;
wire   [0:0] p_not_not_fu_2916_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_242;
reg    ap_condition_233;
reg    ap_condition_267;
reg    ap_condition_1467;
reg    ap_condition_1901;
reg    ap_condition_1905;
reg    ap_condition_351;
reg    ap_condition_359;
reg    ap_condition_365;
reg    ap_condition_371;
reg    ap_condition_377;
reg    ap_condition_383;
reg    ap_condition_389;
reg    ap_condition_395;
reg    ap_condition_401;
reg    ap_condition_407;
reg    ap_condition_413;
reg    ap_condition_419;
reg    ap_condition_425;
reg    ap_condition_431;
reg    ap_condition_437;
reg    ap_condition_443;
reg    ap_condition_449;
reg    ap_condition_455;
reg    ap_condition_461;
reg    ap_condition_467;
reg    ap_condition_473;
reg    ap_condition_479;
reg    ap_condition_485;
reg    ap_condition_491;
reg    ap_condition_497;
reg    ap_condition_503;
reg    ap_condition_509;
reg    ap_condition_515;
reg    ap_condition_521;
reg    ap_condition_531;
reg    ap_condition_543;
reg    ap_condition_354;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

dram_helper_app_2_mux_325_64_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 64 ),
    .din6_WIDTH( 64 ),
    .din7_WIDTH( 64 ),
    .din8_WIDTH( 64 ),
    .din9_WIDTH( 64 ),
    .din10_WIDTH( 64 ),
    .din11_WIDTH( 64 ),
    .din12_WIDTH( 64 ),
    .din13_WIDTH( 64 ),
    .din14_WIDTH( 64 ),
    .din15_WIDTH( 64 ),
    .din16_WIDTH( 64 ),
    .din17_WIDTH( 64 ),
    .din18_WIDTH( 64 ),
    .din19_WIDTH( 64 ),
    .din20_WIDTH( 64 ),
    .din21_WIDTH( 64 ),
    .din22_WIDTH( 64 ),
    .din23_WIDTH( 64 ),
    .din24_WIDTH( 64 ),
    .din25_WIDTH( 64 ),
    .din26_WIDTH( 64 ),
    .din27_WIDTH( 64 ),
    .din28_WIDTH( 64 ),
    .din29_WIDTH( 64 ),
    .din30_WIDTH( 64 ),
    .din31_WIDTH( 64 ),
    .din32_WIDTH( 64 ),
    .din33_WIDTH( 5 ),
    .dout_WIDTH( 64 ))
dram_helper_app_2_mux_325_64_1_U1(
    .din1(extents_len_arr_31_30_fu_298),
    .din2(extents_len_arr_31_fu_178),
    .din3(extents_len_arr_31_1_fu_182),
    .din4(extents_len_arr_31_2_fu_186),
    .din5(extents_len_arr_31_3_fu_190),
    .din6(extents_len_arr_31_4_fu_194),
    .din7(extents_len_arr_31_5_fu_198),
    .din8(extents_len_arr_31_6_fu_202),
    .din9(extents_len_arr_31_7_fu_206),
    .din10(extents_len_arr_31_8_fu_210),
    .din11(extents_len_arr_31_9_fu_214),
    .din12(extents_len_arr_31_10_fu_218),
    .din13(extents_len_arr_31_11_fu_222),
    .din14(extents_len_arr_31_12_fu_226),
    .din15(extents_len_arr_31_13_fu_230),
    .din16(extents_len_arr_31_14_fu_234),
    .din17(extents_len_arr_31_15_fu_238),
    .din18(extents_len_arr_31_16_fu_242),
    .din19(extents_len_arr_31_17_fu_246),
    .din20(extents_len_arr_31_18_fu_250),
    .din21(extents_len_arr_31_19_fu_254),
    .din22(extents_len_arr_31_20_fu_258),
    .din23(extents_len_arr_31_21_fu_262),
    .din24(extents_len_arr_31_22_fu_266),
    .din25(extents_len_arr_31_23_fu_270),
    .din26(extents_len_arr_31_24_fu_274),
    .din27(extents_len_arr_31_25_fu_278),
    .din28(extents_len_arr_31_26_fu_282),
    .din29(extents_len_arr_31_27_fu_286),
    .din30(extents_len_arr_31_28_fu_290),
    .din31(extents_len_arr_31_29_fu_294),
    .din32(extents_len_arr_31_30_fu_298),
    .din33(val_assign_2_fu_2112_p33),
    .dout(val_assign_2_fu_2112_p34)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_267 == 1'b1)) begin
        if ((ap_condition_233 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0136_0_in_reg_733 <= val_assign_2_fu_2112_p34;
        end else if ((ap_condition_242 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0136_0_in_reg_733 <= tmp_13_fu_2205_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0136_0_in_reg_733 <= ap_phi_precharge_reg_pp0_iter0_p_0136_0_in_reg_733;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_267 == 1'b1)) begin
        if ((ap_condition_233 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0163_0_in_reg_723 <= val_assign_phi_fu_602_p62;
        end else if ((ap_condition_242 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0163_0_in_reg_723 <= tmp_10_fu_2195_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0163_0_in_reg_723 <= ap_phi_precharge_reg_pp0_iter0_p_0163_0_in_reg_723;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_267 == 1'b1)) begin
        if (((1'd0 == reset_phi_fu_531_p4) & (1'd1 == empty_n_10_fu_1949_p1))) begin
            ap_phi_precharge_reg_pp0_iter1_reset_1_reg_1600 <= reset_dram_helper_app_V_empty_n;
        end else if ((1'd1 == reset_phi_fu_531_p4)) begin
            ap_phi_precharge_reg_pp0_iter1_reset_1_reg_1600 <= reset_phi_fu_531_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_reset_1_reg_1600 <= ap_phi_precharge_reg_pp0_iter0_reset_1_reg_1600;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd1 == should_replenish_req_fu_2252_p2) & (1'd1 == full_n_nbwrite_fu_466_p5) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        buffered_resp_size_fu_442 <= buffered_resp_size_2_fu_2236_p2;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == should_replenish_req_fu_2252_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd1 == should_replenish_req_fu_2252_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == full_n_nbwrite_fu_466_p5)))) begin
        buffered_resp_size_fu_442 <= p_buffered_resp_size_fu_2227_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        buffered_resp_size_fu_442 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_267 == 1'b1)) begin
        if ((ap_condition_233 == 1'b1)) begin
            extents_arr_load_idx_reg_678 <= next_extents_arr_load_idx_1_fu_2182_p2;
        end else if ((ap_condition_242 == 1'b1)) begin
            extents_arr_load_idx_reg_678 <= next_extents_arr_load_idx_phi_fu_555_p4;
        end else if ((1'b1 == 1'b1)) begin
            extents_arr_load_idx_reg_678 <= ap_phi_precharge_reg_pp0_iter0_extents_arr_load_idx_reg_678;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        extents_arr_store_idx_reg_539 <= extents_arr_store_idx_7_phi_fu_1661_p6;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        extents_arr_store_idx_reg_539 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd1 == tmp_3_reg_3367) & (1'd1 == should_replenish_req_reg_3394) & (1'd1 == full_n_reg_3398))) begin
        finish_issuing_7_reg_1565 <= p_finish_issuing_fu_2751_p2;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_5_reg_3355)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd1 == tmp_8_reg_3359) & (1'd1 == empty_n_6_reg_3470) & (1'd1 == first_length_half_phi_fu_693_p4)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd1 == tmp_8_reg_3359) & (1'd1 == empty_n_6_reg_3470) & (1'd0 == first_length_half_phi_fu_693_p4)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd1 == tmp_8_reg_3359) & (1'd0 == empty_n_6_reg_3470)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd0 == empty_n_7_reg_3408)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd1 == tmp_3_reg_3367) & (1'd1 == should_replenish_req_reg_3394) & (1'd0 == full_n_reg_3398)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd1 == tmp_3_reg_3367) & (1'd0 == should_replenish_req_reg_3394)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd0 == tmp_3_reg_3367)))) begin
        finish_issuing_7_reg_1565 <= finish_issuing_phi_fu_716_p4;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        finish_issuing_7_reg_1565 <= ap_phi_precharge_reg_pp0_iter1_finish_issuing_7_reg_1565;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'd1 == empty_n_9_fu_2800_p1) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == empty_n_9_fu_2800_p1)))) begin
        finish_issuing_8_reg_1769 <= finish_issuing_7_phi_fu_1568_p20;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & ((reset_reg_527 == 1'd1) | (empty_n_10_reg_3350 == 1'd1)))) begin
        finish_issuing_8_reg_1769 <= 1'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        finish_issuing_8_reg_1769 <= ap_phi_precharge_reg_pp0_iter1_finish_issuing_8_reg_1769;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        finish_issuing_reg_712 <= finish_issuing_8_reg_1769;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        finish_issuing_reg_712 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        first_extents_half_reg_587 <= first_extents_half_5_phi_fu_1741_p6;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        first_extents_half_reg_587 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'd1 == empty_n_9_fu_2800_p1) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == empty_n_9_fu_2800_p1)))) begin
        first_length_half_5_reg_1673 <= first_length_half_4_phi_fu_1363_p20;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & ((reset_reg_527 == 1'd1) | (empty_n_10_reg_3350 == 1'd1)))) begin
        first_length_half_5_reg_1673 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        first_length_half_5_reg_1673 <= ap_phi_precharge_reg_pp0_iter1_first_length_half_5_reg_1673;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        first_length_half_reg_689 <= first_length_half_5_reg_1673;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        first_length_half_reg_689 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1901 == 1'b1)) begin
        if ((1'd1 == first_length_half_phi_fu_693_p4)) begin
            length_fu_438 <= length_1_fu_2788_p1;
        end else if ((1'd0 == first_length_half_phi_fu_693_p4)) begin
            length_fu_438 <= length_2_fu_2776_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        next_extents_arr_load_idx_reg_551 <= extents_arr_load_idx_7_phi_fu_1693_p6;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        next_extents_arr_load_idx_reg_551 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'd1 == empty_n_9_fu_2800_p1) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == empty_n_9_fu_2800_p1)))) begin
        num_issued_7_reg_1753 <= num_issued_6_phi_fu_1534_p20;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & ((reset_reg_527 == 1'd1) | (empty_n_10_reg_3350 == 1'd1)))) begin
        num_issued_7_reg_1753 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        num_issued_7_reg_1753 <= ap_phi_precharge_reg_pp0_iter1_num_issued_7_reg_1753;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        num_issued_reg_701 <= num_issued_7_reg_1753;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        num_issued_reg_701 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'd1 == empty_n_9_fu_2800_p1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        num_read_fu_450 <= num_read_1_fu_2811_p2;
    end else if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & ((reset_reg_527 == 1'd1) | (empty_n_10_reg_3350 == 1'd1))))) begin
        num_read_fu_450 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        p_1_reg_503 <= p_086_1_phi_fu_1614_p6;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_1_reg_503 <= 36'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        p_2_reg_515 <= p_089_1_phi_fu_1630_p6;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_2_reg_515 <= 36'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & ((reset_reg_527 == 1'd1) | (empty_n_10_reg_3350 == 1'd1)))) begin
        reset_cnt_fu_446 <= p_s_fu_2856_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        reset_cnt_fu_446 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        reset_reg_527 <= reset_3_phi_fu_1646_p6;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        reset_reg_527 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        should_read_start_reg_575 <= should_read_start_8_phi_fu_1725_p6;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        should_read_start_reg_575 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        state_reg_563 <= state_2_phi_fu_1709_p6;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        state_reg_563 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1905 == 1'b1)) begin
        if ((1'd1 == first_extents_half_phi_fu_591_p4)) begin
            tmp_len_fu_426 <= tmp_len_1_fu_2488_p1;
        end else if ((1'd0 == first_extents_half_phi_fu_591_p4)) begin
            tmp_len_fu_426 <= tmp_len_3_fu_2276_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_267 == 1'b1)) begin
        if ((ap_condition_233 == 1'b1)) begin
            tmp_num_reg_667 <= {{r_V_fu_1992_p2[12:6]}};
        end else if ((ap_condition_242 == 1'b1)) begin
            tmp_num_reg_667 <= 7'd64;
        end else if ((1'b1 == 1'b1)) begin
            tmp_num_reg_667 <= ap_phi_precharge_reg_pp0_iter0_tmp_num_reg_667;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd1 == should_read_start_phi_fu_579_p4) & (1'd1 == first_extents_half_phi_fu_591_p4))) begin
        tmp_start_fu_430 <= tmp_start_1_fu_2692_p1;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd3)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd4)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd5)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd6)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd7)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd8)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd9)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd10)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd11)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd12)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd13)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd14)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd15)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd16)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd17)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd18)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd19)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd20)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd21)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd22)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd23)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd24)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd25)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd26)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd27)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd28)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd29)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd30)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd31)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd0)))) begin
        tmp_start_fu_430 <= tmp_start_3_fu_2504_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        ap_reg_pp0_iter1_empty_n_10_reg_3350 <= empty_n_10_reg_3350;
        ap_reg_pp0_iter1_reset_reg_527 <= reset_reg_527;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4))) begin
        cur_extent_V_1_reg_3430 <= cur_extent_V_1_fu_2525_p3;
        tmp_21_reg_3466 <= tmp_21_fu_2533_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == should_read_start_phi_fu_579_p4) & (1'd0 == first_extents_half_phi_fu_591_p4))) begin
        cur_extent_len_left_V_1_reg_3412 <= cur_extent_len_left_V_1_fu_2296_p3;
        extents_arr_store_idx_1_reg_3420 <= extents_arr_store_idx_1_fu_2463_p2;
        p_state_reg_3425[0] <= p_state_fu_2475_p3[0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4))) begin
        empty_n_10_reg_3350 <= reset_dram_helper_app_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_8_fu_1959_p2))) begin
        empty_n_6_reg_3470 <= app_file_infos_V_empty_n;
        tmp_6_reg_3474 <= app_file_infos_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2))) begin
        empty_n_7_reg_3408 <= app_file_infos_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350))) begin
        empty_n_9_reg_3485 <= grp_nbread_fu_482_p3_0;
        tmp_data_V_reg_3489 <= device_dram_read_resp_V_data_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_5_fu_1953_p2))) begin
        empty_n_reg_3480 <= app_file_infos_V_empty_n;
        num_extents_fu_434 <= num_extents_1_fu_2709_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == should_read_start_phi_fu_579_p4) & (1'd0 == first_extents_half_phi_fu_591_p4) & (5'd11 == tmp_24_fu_2304_p1))) begin
        extents_len_arr_31_10_fu_218 <= tmp_len_3_fu_2276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == should_read_start_phi_fu_579_p4) & (1'd0 == first_extents_half_phi_fu_591_p4) & (5'd12 == tmp_24_fu_2304_p1))) begin
        extents_len_arr_31_11_fu_222 <= tmp_len_3_fu_2276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == should_read_start_phi_fu_579_p4) & (1'd0 == first_extents_half_phi_fu_591_p4) & (5'd13 == tmp_24_fu_2304_p1))) begin
        extents_len_arr_31_12_fu_226 <= tmp_len_3_fu_2276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == should_read_start_phi_fu_579_p4) & (1'd0 == first_extents_half_phi_fu_591_p4) & (5'd14 == tmp_24_fu_2304_p1))) begin
        extents_len_arr_31_13_fu_230 <= tmp_len_3_fu_2276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == should_read_start_phi_fu_579_p4) & (1'd0 == first_extents_half_phi_fu_591_p4) & (5'd15 == tmp_24_fu_2304_p1))) begin
        extents_len_arr_31_14_fu_234 <= tmp_len_3_fu_2276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == should_read_start_phi_fu_579_p4) & (1'd0 == first_extents_half_phi_fu_591_p4) & (5'd16 == tmp_24_fu_2304_p1))) begin
        extents_len_arr_31_15_fu_238 <= tmp_len_3_fu_2276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == should_read_start_phi_fu_579_p4) & (1'd0 == first_extents_half_phi_fu_591_p4) & (5'd17 == tmp_24_fu_2304_p1))) begin
        extents_len_arr_31_16_fu_242 <= tmp_len_3_fu_2276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == should_read_start_phi_fu_579_p4) & (1'd0 == first_extents_half_phi_fu_591_p4) & (5'd18 == tmp_24_fu_2304_p1))) begin
        extents_len_arr_31_17_fu_246 <= tmp_len_3_fu_2276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == should_read_start_phi_fu_579_p4) & (1'd0 == first_extents_half_phi_fu_591_p4) & (5'd19 == tmp_24_fu_2304_p1))) begin
        extents_len_arr_31_18_fu_250 <= tmp_len_3_fu_2276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == should_read_start_phi_fu_579_p4) & (1'd0 == first_extents_half_phi_fu_591_p4) & (5'd20 == tmp_24_fu_2304_p1))) begin
        extents_len_arr_31_19_fu_254 <= tmp_len_3_fu_2276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == should_read_start_phi_fu_579_p4) & (1'd0 == first_extents_half_phi_fu_591_p4) & (5'd2 == tmp_24_fu_2304_p1))) begin
        extents_len_arr_31_1_fu_182 <= tmp_len_3_fu_2276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == should_read_start_phi_fu_579_p4) & (1'd0 == first_extents_half_phi_fu_591_p4) & (5'd21 == tmp_24_fu_2304_p1))) begin
        extents_len_arr_31_20_fu_258 <= tmp_len_3_fu_2276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == should_read_start_phi_fu_579_p4) & (1'd0 == first_extents_half_phi_fu_591_p4) & (5'd22 == tmp_24_fu_2304_p1))) begin
        extents_len_arr_31_21_fu_262 <= tmp_len_3_fu_2276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == should_read_start_phi_fu_579_p4) & (1'd0 == first_extents_half_phi_fu_591_p4) & (5'd23 == tmp_24_fu_2304_p1))) begin
        extents_len_arr_31_22_fu_266 <= tmp_len_3_fu_2276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == should_read_start_phi_fu_579_p4) & (1'd0 == first_extents_half_phi_fu_591_p4) & (5'd24 == tmp_24_fu_2304_p1))) begin
        extents_len_arr_31_23_fu_270 <= tmp_len_3_fu_2276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == should_read_start_phi_fu_579_p4) & (1'd0 == first_extents_half_phi_fu_591_p4) & (5'd25 == tmp_24_fu_2304_p1))) begin
        extents_len_arr_31_24_fu_274 <= tmp_len_3_fu_2276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == should_read_start_phi_fu_579_p4) & (1'd0 == first_extents_half_phi_fu_591_p4) & (5'd26 == tmp_24_fu_2304_p1))) begin
        extents_len_arr_31_25_fu_278 <= tmp_len_3_fu_2276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == should_read_start_phi_fu_579_p4) & (1'd0 == first_extents_half_phi_fu_591_p4) & (5'd27 == tmp_24_fu_2304_p1))) begin
        extents_len_arr_31_26_fu_282 <= tmp_len_3_fu_2276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == should_read_start_phi_fu_579_p4) & (1'd0 == first_extents_half_phi_fu_591_p4) & (5'd28 == tmp_24_fu_2304_p1))) begin
        extents_len_arr_31_27_fu_286 <= tmp_len_3_fu_2276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == should_read_start_phi_fu_579_p4) & (1'd0 == first_extents_half_phi_fu_591_p4) & (5'd29 == tmp_24_fu_2304_p1))) begin
        extents_len_arr_31_28_fu_290 <= tmp_len_3_fu_2276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == should_read_start_phi_fu_579_p4) & (1'd0 == first_extents_half_phi_fu_591_p4) & (5'd30 == tmp_24_fu_2304_p1))) begin
        extents_len_arr_31_29_fu_294 <= tmp_len_3_fu_2276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == should_read_start_phi_fu_579_p4) & (1'd0 == first_extents_half_phi_fu_591_p4) & (5'd3 == tmp_24_fu_2304_p1))) begin
        extents_len_arr_31_2_fu_186 <= tmp_len_3_fu_2276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == should_read_start_phi_fu_579_p4) & (1'd0 == first_extents_half_phi_fu_591_p4) & (5'd31 == tmp_24_fu_2304_p1))) begin
        extents_len_arr_31_30_fu_298 <= tmp_len_3_fu_2276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == should_read_start_phi_fu_579_p4) & (1'd0 == first_extents_half_phi_fu_591_p4) & (5'd4 == tmp_24_fu_2304_p1))) begin
        extents_len_arr_31_3_fu_190 <= tmp_len_3_fu_2276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == should_read_start_phi_fu_579_p4) & (1'd0 == first_extents_half_phi_fu_591_p4) & (5'd5 == tmp_24_fu_2304_p1))) begin
        extents_len_arr_31_4_fu_194 <= tmp_len_3_fu_2276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == should_read_start_phi_fu_579_p4) & (1'd0 == first_extents_half_phi_fu_591_p4) & (5'd6 == tmp_24_fu_2304_p1))) begin
        extents_len_arr_31_5_fu_198 <= tmp_len_3_fu_2276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == should_read_start_phi_fu_579_p4) & (1'd0 == first_extents_half_phi_fu_591_p4) & (5'd7 == tmp_24_fu_2304_p1))) begin
        extents_len_arr_31_6_fu_202 <= tmp_len_3_fu_2276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == should_read_start_phi_fu_579_p4) & (1'd0 == first_extents_half_phi_fu_591_p4) & (5'd8 == tmp_24_fu_2304_p1))) begin
        extents_len_arr_31_7_fu_206 <= tmp_len_3_fu_2276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == should_read_start_phi_fu_579_p4) & (1'd0 == first_extents_half_phi_fu_591_p4) & (5'd9 == tmp_24_fu_2304_p1))) begin
        extents_len_arr_31_8_fu_210 <= tmp_len_3_fu_2276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == should_read_start_phi_fu_579_p4) & (1'd0 == first_extents_half_phi_fu_591_p4) & (5'd10 == tmp_24_fu_2304_p1))) begin
        extents_len_arr_31_9_fu_214 <= tmp_len_3_fu_2276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == should_read_start_phi_fu_579_p4) & (1'd0 == first_extents_half_phi_fu_591_p4) & (5'd1 == tmp_24_fu_2304_p1))) begin
        extents_len_arr_31_fu_178 <= tmp_len_3_fu_2276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd11))) begin
        extents_start_arr_31_10_fu_342 <= tmp_start_3_fu_2504_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd12))) begin
        extents_start_arr_31_11_fu_346 <= tmp_start_3_fu_2504_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd13))) begin
        extents_start_arr_31_12_fu_350 <= tmp_start_3_fu_2504_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd14))) begin
        extents_start_arr_31_13_fu_354 <= tmp_start_3_fu_2504_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd15))) begin
        extents_start_arr_31_14_fu_358 <= tmp_start_3_fu_2504_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd16))) begin
        extents_start_arr_31_15_fu_362 <= tmp_start_3_fu_2504_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd17))) begin
        extents_start_arr_31_16_fu_366 <= tmp_start_3_fu_2504_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd18))) begin
        extents_start_arr_31_17_fu_370 <= tmp_start_3_fu_2504_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd19))) begin
        extents_start_arr_31_18_fu_374 <= tmp_start_3_fu_2504_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd20))) begin
        extents_start_arr_31_19_fu_378 <= tmp_start_3_fu_2504_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd2))) begin
        extents_start_arr_31_1_fu_306 <= tmp_start_3_fu_2504_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd21))) begin
        extents_start_arr_31_20_fu_382 <= tmp_start_3_fu_2504_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd22))) begin
        extents_start_arr_31_21_fu_386 <= tmp_start_3_fu_2504_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd23))) begin
        extents_start_arr_31_22_fu_390 <= tmp_start_3_fu_2504_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd24))) begin
        extents_start_arr_31_23_fu_394 <= tmp_start_3_fu_2504_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd25))) begin
        extents_start_arr_31_24_fu_398 <= tmp_start_3_fu_2504_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd26))) begin
        extents_start_arr_31_25_fu_402 <= tmp_start_3_fu_2504_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd27))) begin
        extents_start_arr_31_26_fu_406 <= tmp_start_3_fu_2504_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd28))) begin
        extents_start_arr_31_27_fu_410 <= tmp_start_3_fu_2504_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd29))) begin
        extents_start_arr_31_28_fu_414 <= tmp_start_3_fu_2504_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd30))) begin
        extents_start_arr_31_29_fu_418 <= tmp_start_3_fu_2504_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd3))) begin
        extents_start_arr_31_2_fu_310 <= tmp_start_3_fu_2504_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd31))) begin
        extents_start_arr_31_30_fu_422 <= tmp_start_3_fu_2504_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd4))) begin
        extents_start_arr_31_3_fu_314 <= tmp_start_3_fu_2504_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd5))) begin
        extents_start_arr_31_4_fu_318 <= tmp_start_3_fu_2504_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd6))) begin
        extents_start_arr_31_5_fu_322 <= tmp_start_3_fu_2504_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd7))) begin
        extents_start_arr_31_6_fu_326 <= tmp_start_3_fu_2504_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd8))) begin
        extents_start_arr_31_7_fu_330 <= tmp_start_3_fu_2504_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd9))) begin
        extents_start_arr_31_8_fu_334 <= tmp_start_3_fu_2504_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd10))) begin
        extents_start_arr_31_9_fu_338 <= tmp_start_3_fu_2504_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == first_extents_half_phi_fu_591_p4) & (1'd1 == should_read_start_phi_fu_579_p4) & (tmp_21_fu_2533_p1 == 5'd1))) begin
        extents_start_arr_31_fu_302 <= tmp_start_3_fu_2504_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd1 == should_replenish_req_fu_2252_p2))) begin
        full_n_reg_3398 <= full_n_nbwrite_fu_466_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'd1 == empty_n_9_fu_2800_p1))) begin
        p_not_reg_3494 <= p_not_fu_2817_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2))) begin
        should_replenish_req_reg_3394 <= should_replenish_req_fu_2252_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd1 == should_replenish_req_fu_2252_p2) & (1'd1 == full_n_nbwrite_fu_466_p5))) begin
        tmp_26_reg_3402 <= tmp_26_fu_2258_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2))) begin
        tmp_3_reg_3367 <= tmp_3_fu_1971_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1))) begin
        tmp_5_reg_3355 <= tmp_5_fu_1953_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2))) begin
        tmp_8_reg_3359 <= tmp_8_fu_1959_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2))) begin
        tmp_s_reg_3363 <= tmp_s_fu_1965_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_enable_reg_pp0_iter2))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == app_file_infos_V_empty_n) & (((1'b1 == app_file_infos_V_empty_n) & (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_5_fu_1953_p2)) | ((1'b1 == app_file_infos_V_empty_n) & (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_8_fu_1959_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'b1 == app_file_infos_V_empty_n)))))) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & ((1'd1 == reset_phi_fu_531_p4) | (1'd1 == empty_n_10_fu_1949_p1)))))) begin
        app_file_infos_V_read = 1'b1;
    end else begin
        app_file_infos_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (ap_reg_pp0_iter1_reset_reg_527 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_empty_n_10_reg_3350) & (empty_n_9_reg_3485 == 1'd1))) begin
        buf_app_input_data_V_data_V_blk_n = buf_app_input_data_V_data_V_full_n;
    end else begin
        buf_app_input_data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (ap_reg_pp0_iter1_reset_reg_527 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_empty_n_10_reg_3350) & (empty_n_9_reg_3485 == 1'd1))) begin
        buf_app_input_data_V_eop_blk_n = buf_app_input_data_V_eop_full_n;
    end else begin
        buf_app_input_data_V_eop_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op543_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        buf_app_input_data_V_len1_update = 1'b1;
    end else begin
        buf_app_input_data_V_len1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (ap_reg_pp0_iter1_reset_reg_527 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_empty_n_10_reg_3350) & (empty_n_9_reg_3485 == 1'd1))) begin
        buf_app_input_data_V_len_blk_n = buf_app_input_data_V_len_full_n;
    end else begin
        buf_app_input_data_V_len_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == buf_read_sig_app_input_data_V_empty_n))) begin
        buf_read_sig_app_input_data_V_read = 1'b1;
    end else begin
        buf_read_sig_app_input_data_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd1 == should_replenish_req_fu_2252_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == (device_dram_read_req_V_num_full_n & device_dram_read_req_V_addr_full_n)))) begin
        device_dram_read_req_V_num1_update = 1'b1;
    end else begin
        device_dram_read_req_V_num1_update = 1'b0;
    end
end

always @ (*) begin
    if (((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & ((reset_reg_527 == 1'd1) | (empty_n_10_reg_3350 == 1'd1))) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1))) & (1'b1 == (device_dram_read_resp_V_last_empty_n & device_dram_read_resp_V_data_V_empty_n)))) begin
        device_dram_read_resp_V_last0_update = 1'b1;
    end else begin
        device_dram_read_resp_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd1 == tmp_3_reg_3367) & (1'd1 == should_replenish_req_reg_3394) & (1'd1 == full_n_reg_3398))) begin
        extents_arr_load_idx_6_phi_fu_1398_p20 = extents_arr_load_idx_reg_678;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_5_reg_3355)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd1 == tmp_8_reg_3359) & (1'd1 == empty_n_6_reg_3470) & (1'd1 == first_length_half_phi_fu_693_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd1 == tmp_8_reg_3359) & (1'd1 == empty_n_6_reg_3470) & (1'd0 == first_length_half_phi_fu_693_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd1 == tmp_8_reg_3359) & (1'd0 == empty_n_6_reg_3470)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd0 == empty_n_7_reg_3408)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd1 == tmp_3_reg_3367) & (1'd1 == should_replenish_req_reg_3394) & (1'd0 == full_n_reg_3398)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd1 == tmp_3_reg_3367) & (1'd0 == should_replenish_req_reg_3394)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd0 == tmp_3_reg_3367)))) begin
        extents_arr_load_idx_6_phi_fu_1398_p20 = next_extents_arr_load_idx_reg_551;
    end else begin
        extents_arr_load_idx_6_phi_fu_1398_p20 = ap_phi_precharge_reg_pp0_iter1_extents_arr_load_idx_6_reg_1395;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'd1 == empty_n_9_fu_2800_p1) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == empty_n_9_fu_2800_p1)))) begin
        extents_arr_load_idx_7_phi_fu_1693_p6 = extents_arr_load_idx_6_phi_fu_1398_p20;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & ((reset_reg_527 == 1'd1) | (empty_n_10_reg_3350 == 1'd1)))) begin
        extents_arr_load_idx_7_phi_fu_1693_p6 = 8'd0;
    end else begin
        extents_arr_load_idx_7_phi_fu_1693_p6 = ap_phi_precharge_reg_pp0_iter1_extents_arr_load_idx_7_reg_1689;
    end
end

always @ (*) begin
    if ((ap_condition_1467 == 1'b1)) begin
        if ((1'd0 == tmp_7_fu_1982_p2)) begin
            extents_arr_load_idx_phi_fu_681_p4 = next_extents_arr_load_idx_1_fu_2182_p2;
        end else if ((1'd1 == tmp_7_fu_1982_p2)) begin
            extents_arr_load_idx_phi_fu_681_p4 = next_extents_arr_load_idx_phi_fu_555_p4;
        end else begin
            extents_arr_load_idx_phi_fu_681_p4 = ap_phi_precharge_reg_pp0_iter0_extents_arr_load_idx_reg_678;
        end
    end else begin
        extents_arr_load_idx_phi_fu_681_p4 = ap_phi_precharge_reg_pp0_iter0_extents_arr_load_idx_reg_678;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd0 == first_extents_half_reg_587) & (1'd0 == should_read_start_reg_575))) begin
        extents_arr_store_idx_2_phi_fu_932_p70 = extents_arr_store_idx_1_reg_3420;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd0)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd31)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd30)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd29)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd28)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd27)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd26)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd25)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd24)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd23)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd22)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd21)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd20)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd19)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd18)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd17)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd16)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd15)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd14)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd13)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd12)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd11)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd10)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd9)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd8)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd7)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd6)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd5)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd3)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd2)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd1 == first_extents_half_reg_587)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == first_extents_half_reg_587) & (1'd0 == should_read_start_reg_575)))) begin
        extents_arr_store_idx_2_phi_fu_932_p70 = extents_arr_store_idx_reg_539;
    end else begin
        extents_arr_store_idx_2_phi_fu_932_p70 = ap_phi_precharge_reg_pp0_iter1_extents_arr_store_idx_2_reg_929;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408))) begin
        extents_arr_store_idx_6_phi_fu_1328_p20 = extents_arr_store_idx_2_phi_fu_932_p70;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_5_reg_3355)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd1 == tmp_8_reg_3359) & (1'd1 == empty_n_6_reg_3470) & (1'd1 == first_length_half_phi_fu_693_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd1 == tmp_8_reg_3359) & (1'd1 == empty_n_6_reg_3470) & (1'd0 == first_length_half_phi_fu_693_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd1 == tmp_8_reg_3359) & (1'd0 == empty_n_6_reg_3470)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd0 == empty_n_7_reg_3408)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd1 == tmp_3_reg_3367) & (1'd1 == should_replenish_req_reg_3394) & (1'd1 == full_n_reg_3398)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd1 == tmp_3_reg_3367) & (1'd1 == should_replenish_req_reg_3394) & (1'd0 == full_n_reg_3398)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd1 == tmp_3_reg_3367) & (1'd0 == should_replenish_req_reg_3394)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd0 == tmp_3_reg_3367)))) begin
        extents_arr_store_idx_6_phi_fu_1328_p20 = extents_arr_store_idx_reg_539;
    end else begin
        extents_arr_store_idx_6_phi_fu_1328_p20 = ap_phi_precharge_reg_pp0_iter1_extents_arr_store_idx_6_reg_1325;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'd1 == empty_n_9_fu_2800_p1) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == empty_n_9_fu_2800_p1)))) begin
        extents_arr_store_idx_7_phi_fu_1661_p6 = extents_arr_store_idx_6_phi_fu_1328_p20;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & ((reset_reg_527 == 1'd1) | (empty_n_10_reg_3350 == 1'd1)))) begin
        extents_arr_store_idx_7_phi_fu_1661_p6 = 8'd0;
    end else begin
        extents_arr_store_idx_7_phi_fu_1661_p6 = ap_phi_precharge_reg_pp0_iter1_extents_arr_store_idx_7_reg_1657;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        extents_arr_store_idx_phi_fu_543_p4 = extents_arr_store_idx_7_phi_fu_1661_p6;
    end else begin
        extents_arr_store_idx_phi_fu_543_p4 = extents_arr_store_idx_reg_539;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd1 == tmp_3_reg_3367) & (1'd1 == should_replenish_req_reg_3394) & (1'd1 == full_n_reg_3398))) begin
        finish_issuing_7_phi_fu_1568_p20 = p_finish_issuing_fu_2751_p2;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_5_reg_3355)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd1 == tmp_8_reg_3359) & (1'd1 == empty_n_6_reg_3470) & (1'd1 == first_length_half_phi_fu_693_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd1 == tmp_8_reg_3359) & (1'd1 == empty_n_6_reg_3470) & (1'd0 == first_length_half_phi_fu_693_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd1 == tmp_8_reg_3359) & (1'd0 == empty_n_6_reg_3470)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd0 == empty_n_7_reg_3408)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd1 == tmp_3_reg_3367) & (1'd1 == should_replenish_req_reg_3394) & (1'd0 == full_n_reg_3398)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd1 == tmp_3_reg_3367) & (1'd0 == should_replenish_req_reg_3394)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd0 == tmp_3_reg_3367)))) begin
        finish_issuing_7_phi_fu_1568_p20 = finish_issuing_phi_fu_716_p4;
    end else begin
        finish_issuing_7_phi_fu_1568_p20 = ap_phi_precharge_reg_pp0_iter1_finish_issuing_7_reg_1565;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0))) begin
        finish_issuing_phi_fu_716_p4 = finish_issuing_8_reg_1769;
    end else begin
        finish_issuing_phi_fu_716_p4 = finish_issuing_reg_712;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408))) begin
        first_extents_half_4_phi_fu_1500_p20 = first_extents_half_1_fu_2762_p2;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_5_reg_3355)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd1 == tmp_8_reg_3359) & (1'd1 == empty_n_6_reg_3470) & (1'd1 == first_length_half_phi_fu_693_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd1 == tmp_8_reg_3359) & (1'd1 == empty_n_6_reg_3470) & (1'd0 == first_length_half_phi_fu_693_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd1 == tmp_8_reg_3359) & (1'd0 == empty_n_6_reg_3470)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd0 == empty_n_7_reg_3408)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd1 == tmp_3_reg_3367) & (1'd1 == should_replenish_req_reg_3394) & (1'd1 == full_n_reg_3398)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd1 == tmp_3_reg_3367) & (1'd1 == should_replenish_req_reg_3394) & (1'd0 == full_n_reg_3398)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd1 == tmp_3_reg_3367) & (1'd0 == should_replenish_req_reg_3394)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd0 == tmp_3_reg_3367)))) begin
        first_extents_half_4_phi_fu_1500_p20 = first_extents_half_reg_587;
    end else begin
        first_extents_half_4_phi_fu_1500_p20 = ap_phi_precharge_reg_pp0_iter1_first_extents_half_4_reg_1497;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'd1 == empty_n_9_fu_2800_p1) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == empty_n_9_fu_2800_p1)))) begin
        first_extents_half_5_phi_fu_1741_p6 = first_extents_half_4_phi_fu_1500_p20;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & ((reset_reg_527 == 1'd1) | (empty_n_10_reg_3350 == 1'd1)))) begin
        first_extents_half_5_phi_fu_1741_p6 = 1'd1;
    end else begin
        first_extents_half_5_phi_fu_1741_p6 = ap_phi_precharge_reg_pp0_iter1_first_extents_half_5_reg_1737;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        first_extents_half_phi_fu_591_p4 = first_extents_half_5_phi_fu_1741_p6;
    end else begin
        first_extents_half_phi_fu_591_p4 = first_extents_half_reg_587;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd1 == tmp_8_reg_3359) & (1'd1 == empty_n_6_reg_3470) & (1'd1 == first_length_half_phi_fu_693_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd1 == tmp_8_reg_3359) & (1'd1 == empty_n_6_reg_3470) & (1'd0 == first_length_half_phi_fu_693_p4)))) begin
        first_length_half_4_phi_fu_1363_p20 = 1'd0;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_5_reg_3355)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd1 == tmp_8_reg_3359) & (1'd0 == empty_n_6_reg_3470)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd0 == empty_n_7_reg_3408)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd1 == tmp_3_reg_3367) & (1'd1 == should_replenish_req_reg_3394) & (1'd1 == full_n_reg_3398)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd1 == tmp_3_reg_3367) & (1'd1 == should_replenish_req_reg_3394) & (1'd0 == full_n_reg_3398)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd1 == tmp_3_reg_3367) & (1'd0 == should_replenish_req_reg_3394)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd0 == tmp_3_reg_3367)))) begin
        first_length_half_4_phi_fu_1363_p20 = first_length_half_phi_fu_693_p4;
    end else begin
        first_length_half_4_phi_fu_1363_p20 = ap_phi_precharge_reg_pp0_iter1_first_length_half_4_reg_1360;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0))) begin
        first_length_half_phi_fu_693_p4 = first_length_half_5_reg_1673;
    end else begin
        first_length_half_phi_fu_693_p4 = first_length_half_reg_689;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        next_extents_arr_load_idx_phi_fu_555_p4 = extents_arr_load_idx_7_phi_fu_1693_p6;
    end else begin
        next_extents_arr_load_idx_phi_fu_555_p4 = next_extents_arr_load_idx_reg_551;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd1 == tmp_3_reg_3367) & (1'd1 == should_replenish_req_reg_3394) & (1'd1 == full_n_reg_3398))) begin
        num_issued_6_phi_fu_1534_p20 = num_issued_1_fu_2736_p2;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_5_reg_3355)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd1 == tmp_8_reg_3359) & (1'd1 == empty_n_6_reg_3470) & (1'd1 == first_length_half_phi_fu_693_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd1 == tmp_8_reg_3359) & (1'd1 == empty_n_6_reg_3470) & (1'd0 == first_length_half_phi_fu_693_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd1 == tmp_8_reg_3359) & (1'd0 == empty_n_6_reg_3470)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd0 == empty_n_7_reg_3408)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd1 == tmp_3_reg_3367) & (1'd1 == should_replenish_req_reg_3394) & (1'd0 == full_n_reg_3398)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd1 == tmp_3_reg_3367) & (1'd0 == should_replenish_req_reg_3394)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd0 == tmp_3_reg_3367)))) begin
        num_issued_6_phi_fu_1534_p20 = num_issued_phi_fu_705_p4;
    end else begin
        num_issued_6_phi_fu_1534_p20 = ap_phi_precharge_reg_pp0_iter1_num_issued_6_reg_1531;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0))) begin
        num_issued_phi_fu_705_p4 = num_issued_7_reg_1753;
    end else begin
        num_issued_phi_fu_705_p4 = num_issued_reg_701;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'd1 == empty_n_9_fu_2800_p1) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == empty_n_9_fu_2800_p1)))) begin
        p_086_1_phi_fu_1614_p6 = p_086_s_phi_fu_1260_p20;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & ((reset_reg_527 == 1'd1) | (empty_n_10_reg_3350 == 1'd1)))) begin
        p_086_1_phi_fu_1614_p6 = 36'd0;
    end else begin
        p_086_1_phi_fu_1614_p6 = ap_phi_precharge_reg_pp0_iter1_p_086_1_reg_1610;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd1 == first_extents_half_reg_587)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == first_extents_half_reg_587) & (1'd0 == should_read_start_reg_575)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd0 == first_extents_half_reg_587) & (1'd0 == should_read_start_reg_575)))) begin
        p_086_3_phi_fu_745_p70 = p_1_reg_503;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd0)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd31)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd30)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd29)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd28)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd27)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd26)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd25)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd24)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd23)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd22)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd21)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd20)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd19)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd18)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd17)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd16)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd15)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd14)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd13)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd12)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd11)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd10)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd9)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd8)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd7)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd6)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd5)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd3)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd2)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd1)))) begin
        p_086_3_phi_fu_745_p70 = cur_extent_V_1_reg_3430;
    end else begin
        p_086_3_phi_fu_745_p70 = ap_phi_precharge_reg_pp0_iter1_p_086_3_reg_742;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd1 == tmp_3_reg_3367) & (1'd1 == should_replenish_req_reg_3394) & (1'd1 == full_n_reg_3398))) begin
        p_086_s_phi_fu_1260_p20 = next_cur_extent_V_fu_2727_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408))) begin
        p_086_s_phi_fu_1260_p20 = p_086_3_phi_fu_745_p70;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_5_reg_3355)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd1 == tmp_8_reg_3359) & (1'd1 == empty_n_6_reg_3470) & (1'd1 == first_length_half_phi_fu_693_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd1 == tmp_8_reg_3359) & (1'd1 == empty_n_6_reg_3470) & (1'd0 == first_length_half_phi_fu_693_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd1 == tmp_8_reg_3359) & (1'd0 == empty_n_6_reg_3470)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd0 == empty_n_7_reg_3408)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd1 == tmp_3_reg_3367) & (1'd1 == should_replenish_req_reg_3394) & (1'd0 == full_n_reg_3398)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd1 == tmp_3_reg_3367) & (1'd0 == should_replenish_req_reg_3394)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd0 == tmp_3_reg_3367)))) begin
        p_086_s_phi_fu_1260_p20 = p_1_reg_503;
    end else begin
        p_086_s_phi_fu_1260_p20 = ap_phi_precharge_reg_pp0_iter1_p_086_s_reg_1257;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'd1 == empty_n_9_fu_2800_p1) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == empty_n_9_fu_2800_p1)))) begin
        p_089_1_phi_fu_1630_p6 = p_089_s_phi_fu_1294_p20;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & ((reset_reg_527 == 1'd1) | (empty_n_10_reg_3350 == 1'd1)))) begin
        p_089_1_phi_fu_1630_p6 = 36'd0;
    end else begin
        p_089_1_phi_fu_1630_p6 = ap_phi_precharge_reg_pp0_iter1_p_089_1_reg_1626;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd0 == first_extents_half_reg_587) & (1'd0 == should_read_start_reg_575))) begin
        p_089_3_phi_fu_823_p70 = cur_extent_len_left_V_1_reg_3412;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd0)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd31)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd30)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd29)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd28)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd27)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd26)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd25)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd24)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd23)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd22)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd21)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd20)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd19)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd18)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd17)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd16)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd15)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd14)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd13)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd12)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd11)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd10)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd9)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd8)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd7)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd6)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd5)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd3)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd2)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd1 == first_extents_half_reg_587)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == first_extents_half_reg_587) & (1'd0 == should_read_start_reg_575)))) begin
        p_089_3_phi_fu_823_p70 = p_2_reg_515;
    end else begin
        p_089_3_phi_fu_823_p70 = ap_phi_precharge_reg_pp0_iter1_p_089_3_reg_820;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd1 == tmp_3_reg_3367) & (1'd1 == should_replenish_req_reg_3394) & (1'd1 == full_n_reg_3398))) begin
        p_089_s_phi_fu_1294_p20 = next_cur_extent_len_left_V_fu_2722_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408))) begin
        p_089_s_phi_fu_1294_p20 = p_089_3_phi_fu_823_p70;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_5_reg_3355)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd1 == tmp_8_reg_3359) & (1'd1 == empty_n_6_reg_3470) & (1'd1 == first_length_half_phi_fu_693_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd1 == tmp_8_reg_3359) & (1'd1 == empty_n_6_reg_3470) & (1'd0 == first_length_half_phi_fu_693_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd1 == tmp_8_reg_3359) & (1'd0 == empty_n_6_reg_3470)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd0 == empty_n_7_reg_3408)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd1 == tmp_3_reg_3367) & (1'd1 == should_replenish_req_reg_3394) & (1'd0 == full_n_reg_3398)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd1 == tmp_3_reg_3367) & (1'd0 == should_replenish_req_reg_3394)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd0 == tmp_3_reg_3367)))) begin
        p_089_s_phi_fu_1294_p20 = p_2_reg_515;
    end else begin
        p_089_s_phi_fu_1294_p20 = ap_phi_precharge_reg_pp0_iter1_p_089_s_reg_1291;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        p_1_phi_fu_507_p4 = p_086_1_phi_fu_1614_p6;
    end else begin
        p_1_phi_fu_507_p4 = p_1_reg_503;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        p_2_phi_fu_519_p4 = p_089_1_phi_fu_1630_p6;
    end else begin
        p_2_phi_fu_519_p4 = p_2_reg_515;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'd1 == empty_n_9_fu_2800_p1) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == empty_n_9_fu_2800_p1)))) begin
        reset_3_phi_fu_1646_p6 = 1'd0;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & ((reset_reg_527 == 1'd1) | (empty_n_10_reg_3350 == 1'd1)))) begin
        reset_3_phi_fu_1646_p6 = p_reset_1_fu_2849_p2;
    end else begin
        reset_3_phi_fu_1646_p6 = ap_phi_precharge_reg_pp0_iter1_reset_3_reg_1642;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == reset_dram_helper_app_V_empty_n))) begin
        reset_dram_helper_app_V_read = 1'b1;
    end else begin
        reset_dram_helper_app_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        reset_phi_fu_531_p4 = reset_3_phi_fu_1646_p6;
    end else begin
        reset_phi_fu_531_p4 = reset_reg_527;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd1 == first_extents_half_reg_587)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd0 == first_extents_half_reg_587) & (1'd0 == should_read_start_reg_575)))) begin
        should_read_start_3_phi_fu_1150_p70 = 1'd1;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd0)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd31)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd30)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd29)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd28)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd27)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd26)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd25)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd24)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd23)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd22)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd21)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd20)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd19)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd18)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd17)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd16)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd15)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd14)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd13)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd12)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd11)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd10)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd9)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd8)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd7)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd6)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd5)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd3)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd2)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == first_extents_half_reg_587) & (1'd0 == should_read_start_reg_575)))) begin
        should_read_start_3_phi_fu_1150_p70 = 1'd0;
    end else begin
        should_read_start_3_phi_fu_1150_p70 = ap_phi_precharge_reg_pp0_iter1_should_read_start_3_reg_1147;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408))) begin
        should_read_start_7_phi_fu_1465_p20 = should_read_start_3_phi_fu_1150_p70;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_5_reg_3355)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd1 == tmp_8_reg_3359) & (1'd1 == empty_n_6_reg_3470) & (1'd1 == first_length_half_phi_fu_693_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd1 == tmp_8_reg_3359) & (1'd1 == empty_n_6_reg_3470) & (1'd0 == first_length_half_phi_fu_693_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd1 == tmp_8_reg_3359) & (1'd0 == empty_n_6_reg_3470)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd0 == empty_n_7_reg_3408)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd1 == tmp_3_reg_3367) & (1'd1 == should_replenish_req_reg_3394) & (1'd1 == full_n_reg_3398)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd1 == tmp_3_reg_3367) & (1'd1 == should_replenish_req_reg_3394) & (1'd0 == full_n_reg_3398)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd1 == tmp_3_reg_3367) & (1'd0 == should_replenish_req_reg_3394)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd0 == tmp_3_reg_3367)))) begin
        should_read_start_7_phi_fu_1465_p20 = should_read_start_reg_575;
    end else begin
        should_read_start_7_phi_fu_1465_p20 = ap_phi_precharge_reg_pp0_iter1_should_read_start_7_reg_1462;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'd1 == empty_n_9_fu_2800_p1) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == empty_n_9_fu_2800_p1)))) begin
        should_read_start_8_phi_fu_1725_p6 = should_read_start_7_phi_fu_1465_p20;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & ((reset_reg_527 == 1'd1) | (empty_n_10_reg_3350 == 1'd1)))) begin
        should_read_start_8_phi_fu_1725_p6 = 1'd1;
    end else begin
        should_read_start_8_phi_fu_1725_p6 = ap_phi_precharge_reg_pp0_iter1_should_read_start_8_reg_1721;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        should_read_start_phi_fu_579_p4 = should_read_start_8_phi_fu_1725_p6;
    end else begin
        should_read_start_phi_fu_579_p4 = should_read_start_reg_575;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'd1 == empty_n_9_fu_2800_p1) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == empty_n_9_fu_2800_p1)))) begin
        state_2_phi_fu_1709_p6 = state_s_phi_fu_1433_p20;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & ((reset_reg_527 == 1'd1) | (empty_n_10_reg_3350 == 1'd1)))) begin
        state_2_phi_fu_1709_p6 = 8'd0;
    end else begin
        state_2_phi_fu_1709_p6 = ap_phi_precharge_reg_pp0_iter1_state_2_reg_1705;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd0 == first_extents_half_reg_587) & (1'd0 == should_read_start_reg_575))) begin
        state_6_phi_fu_1041_p70 = p_state_reg_3425;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd0)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd31)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd30)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd29)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd28)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd27)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd26)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd25)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd24)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd23)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd22)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd21)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd20)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd19)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd18)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd17)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd16)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd15)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd14)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd13)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd12)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd11)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd10)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd9)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd8)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd7)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd6)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd5)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd3)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd2)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd0 == first_extents_half_reg_587) & (tmp_21_reg_3466 == 5'd1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == should_read_start_reg_575) & (1'd1 == first_extents_half_reg_587)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408) & (1'd1 == first_extents_half_reg_587) & (1'd0 == should_read_start_reg_575)))) begin
        state_6_phi_fu_1041_p70 = 2'd2;
    end else begin
        state_6_phi_fu_1041_p70 = ap_phi_precharge_reg_pp0_iter1_state_6_reg_1038;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        state_phi_fu_567_p4 = state_2_phi_fu_1709_p6;
    end else begin
        state_phi_fu_567_p4 = state_reg_563;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd0 == tmp_3_reg_3367))) begin
        state_s_phi_fu_1433_p20 = state_reg_563;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd1 == tmp_3_reg_3367) & (1'd1 == should_replenish_req_reg_3394) & (1'd0 == full_n_reg_3398)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd1 == tmp_3_reg_3367) & (1'd0 == should_replenish_req_reg_3394)))) begin
        state_s_phi_fu_1433_p20 = 8'd3;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd0 == tmp_s_reg_3363) & (1'd1 == tmp_3_reg_3367) & (1'd1 == should_replenish_req_reg_3394) & (1'd1 == full_n_reg_3398))) begin
        state_s_phi_fu_1433_p20 = p_state_cast_cast_fu_2743_p3;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd1 == empty_n_7_reg_3408))) begin
        state_s_phi_fu_1433_p20 = state_6_cast_fu_2757_p1;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd1 == tmp_8_reg_3359) & (1'd1 == empty_n_6_reg_3470) & (1'd0 == first_length_half_phi_fu_693_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd0 == tmp_8_reg_3359) & (1'd1 == tmp_s_reg_3363) & (1'd0 == empty_n_7_reg_3408)))) begin
        state_s_phi_fu_1433_p20 = 8'd2;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd1 == tmp_8_reg_3359) & (1'd1 == empty_n_6_reg_3470) & (1'd1 == first_length_half_phi_fu_693_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd1 == tmp_8_reg_3359) & (1'd0 == empty_n_6_reg_3470)))) begin
        state_s_phi_fu_1433_p20 = 8'd1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_5_reg_3355))) begin
        state_s_phi_fu_1433_p20 = state_1_fu_2796_p1;
    end else begin
        state_s_phi_fu_1433_p20 = ap_phi_precharge_reg_pp0_iter1_state_s_reg_1430;
    end
end

always @ (*) begin
    if ((ap_condition_1467 == 1'b1)) begin
        if ((1'd0 == tmp_7_fu_1982_p2)) begin
            tmp_num_phi_fu_670_p4 = {{r_V_fu_1992_p2[12:6]}};
        end else if ((1'd1 == tmp_7_fu_1982_p2)) begin
            tmp_num_phi_fu_670_p4 = 7'd64;
        end else begin
            tmp_num_phi_fu_670_p4 = ap_phi_precharge_reg_pp0_iter0_tmp_num_reg_667;
        end
    end else begin
        tmp_num_phi_fu_670_p4 = ap_phi_precharge_reg_pp0_iter0_tmp_num_reg_667;
    end
end

always @ (*) begin
    if ((ap_condition_354 == 1'b1)) begin
        if ((ap_condition_543 == 1'b1)) begin
            val_assign_phi_fu_602_p62 = extents_start_arr_31_fu_302;
        end else if ((ap_condition_531 == 1'b1)) begin
            val_assign_phi_fu_602_p62 = extents_start_arr_31_30_fu_422;
        end else if ((ap_condition_521 == 1'b1)) begin
            val_assign_phi_fu_602_p62 = extents_start_arr_31_29_fu_418;
        end else if ((ap_condition_515 == 1'b1)) begin
            val_assign_phi_fu_602_p62 = extents_start_arr_31_28_fu_414;
        end else if ((ap_condition_509 == 1'b1)) begin
            val_assign_phi_fu_602_p62 = extents_start_arr_31_27_fu_410;
        end else if ((ap_condition_503 == 1'b1)) begin
            val_assign_phi_fu_602_p62 = extents_start_arr_31_26_fu_406;
        end else if ((ap_condition_497 == 1'b1)) begin
            val_assign_phi_fu_602_p62 = extents_start_arr_31_25_fu_402;
        end else if ((ap_condition_491 == 1'b1)) begin
            val_assign_phi_fu_602_p62 = extents_start_arr_31_24_fu_398;
        end else if ((ap_condition_485 == 1'b1)) begin
            val_assign_phi_fu_602_p62 = extents_start_arr_31_23_fu_394;
        end else if ((ap_condition_479 == 1'b1)) begin
            val_assign_phi_fu_602_p62 = extents_start_arr_31_22_fu_390;
        end else if ((ap_condition_473 == 1'b1)) begin
            val_assign_phi_fu_602_p62 = extents_start_arr_31_21_fu_386;
        end else if ((ap_condition_467 == 1'b1)) begin
            val_assign_phi_fu_602_p62 = extents_start_arr_31_20_fu_382;
        end else if ((ap_condition_461 == 1'b1)) begin
            val_assign_phi_fu_602_p62 = extents_start_arr_31_19_fu_378;
        end else if ((ap_condition_455 == 1'b1)) begin
            val_assign_phi_fu_602_p62 = extents_start_arr_31_18_fu_374;
        end else if ((ap_condition_449 == 1'b1)) begin
            val_assign_phi_fu_602_p62 = extents_start_arr_31_17_fu_370;
        end else if ((ap_condition_443 == 1'b1)) begin
            val_assign_phi_fu_602_p62 = extents_start_arr_31_16_fu_366;
        end else if ((ap_condition_437 == 1'b1)) begin
            val_assign_phi_fu_602_p62 = extents_start_arr_31_15_fu_362;
        end else if ((ap_condition_431 == 1'b1)) begin
            val_assign_phi_fu_602_p62 = extents_start_arr_31_14_fu_358;
        end else if ((ap_condition_425 == 1'b1)) begin
            val_assign_phi_fu_602_p62 = extents_start_arr_31_13_fu_354;
        end else if ((ap_condition_419 == 1'b1)) begin
            val_assign_phi_fu_602_p62 = extents_start_arr_31_12_fu_350;
        end else if ((ap_condition_413 == 1'b1)) begin
            val_assign_phi_fu_602_p62 = extents_start_arr_31_11_fu_346;
        end else if ((ap_condition_407 == 1'b1)) begin
            val_assign_phi_fu_602_p62 = extents_start_arr_31_10_fu_342;
        end else if ((ap_condition_401 == 1'b1)) begin
            val_assign_phi_fu_602_p62 = extents_start_arr_31_9_fu_338;
        end else if ((ap_condition_395 == 1'b1)) begin
            val_assign_phi_fu_602_p62 = extents_start_arr_31_8_fu_334;
        end else if ((ap_condition_389 == 1'b1)) begin
            val_assign_phi_fu_602_p62 = extents_start_arr_31_7_fu_330;
        end else if ((ap_condition_383 == 1'b1)) begin
            val_assign_phi_fu_602_p62 = extents_start_arr_31_6_fu_326;
        end else if ((ap_condition_377 == 1'b1)) begin
            val_assign_phi_fu_602_p62 = extents_start_arr_31_5_fu_322;
        end else if ((ap_condition_371 == 1'b1)) begin
            val_assign_phi_fu_602_p62 = extents_start_arr_31_4_fu_318;
        end else if ((ap_condition_365 == 1'b1)) begin
            val_assign_phi_fu_602_p62 = extents_start_arr_31_3_fu_314;
        end else if ((ap_condition_359 == 1'b1)) begin
            val_assign_phi_fu_602_p62 = extents_start_arr_31_2_fu_310;
        end else if ((ap_condition_351 == 1'b1)) begin
            val_assign_phi_fu_602_p62 = extents_start_arr_31_1_fu_306;
        end else begin
            val_assign_phi_fu_602_p62 = ap_phi_precharge_reg_pp0_iter0_val_assign_reg_599;
        end
    end else begin
        val_assign_phi_fu_602_p62 = ap_phi_precharge_reg_pp0_iter0_val_assign_reg_599;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == buf_app_input_data_V_len1_status) & (1'b1 == ap_predicate_op543_write_state4));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == buf_app_input_data_V_len1_status) & (1'b1 == ap_predicate_op543_write_state4));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == buf_app_input_data_V_len1_status) & (1'b1 == ap_predicate_op543_write_state4));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter2 = ((1'b0 == buf_app_input_data_V_len1_status) & (1'b1 == ap_predicate_op543_write_state4));
end

always @ (*) begin
    ap_condition_1467 = ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'b1 == ap_enable_reg_pp0_iter0));
end

always @ (*) begin
    ap_condition_1901 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_527 == 1'd0) & (1'd0 == empty_n_10_reg_3350) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3355) & (1'd1 == tmp_8_reg_3359) & (1'd1 == empty_n_6_reg_3470));
end

always @ (*) begin
    ap_condition_1905 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1965_p2) & (1'd1 == grp_fu_1797_p1) & (1'd0 == should_read_start_phi_fu_579_p4));
end

always @ (*) begin
    ap_condition_233 = ((1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd0 == tmp_7_fu_1982_p2));
end

always @ (*) begin
    ap_condition_242 = ((1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd1 == tmp_7_fu_1982_p2));
end

always @ (*) begin
    ap_condition_267 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0));
end

always @ (*) begin
    ap_condition_351 = ((1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd0 == tmp_7_fu_1982_p2) & (tmp_15_fu_2009_p1 == 5'd1));
end

always @ (*) begin
    ap_condition_354 = ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0));
end

always @ (*) begin
    ap_condition_359 = ((1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd0 == tmp_7_fu_1982_p2) & (tmp_15_fu_2009_p1 == 5'd2));
end

always @ (*) begin
    ap_condition_365 = ((1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd0 == tmp_7_fu_1982_p2) & (tmp_15_fu_2009_p1 == 5'd3));
end

always @ (*) begin
    ap_condition_371 = ((1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd0 == tmp_7_fu_1982_p2) & (tmp_15_fu_2009_p1 == 5'd4));
end

always @ (*) begin
    ap_condition_377 = ((1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd0 == tmp_7_fu_1982_p2) & (tmp_15_fu_2009_p1 == 5'd5));
end

always @ (*) begin
    ap_condition_383 = ((1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd0 == tmp_7_fu_1982_p2) & (tmp_15_fu_2009_p1 == 5'd6));
end

always @ (*) begin
    ap_condition_389 = ((1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd0 == tmp_7_fu_1982_p2) & (tmp_15_fu_2009_p1 == 5'd7));
end

always @ (*) begin
    ap_condition_395 = ((1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd0 == tmp_7_fu_1982_p2) & (tmp_15_fu_2009_p1 == 5'd8));
end

always @ (*) begin
    ap_condition_401 = ((1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd0 == tmp_7_fu_1982_p2) & (tmp_15_fu_2009_p1 == 5'd9));
end

always @ (*) begin
    ap_condition_407 = ((1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd0 == tmp_7_fu_1982_p2) & (tmp_15_fu_2009_p1 == 5'd10));
end

always @ (*) begin
    ap_condition_413 = ((1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd0 == tmp_7_fu_1982_p2) & (tmp_15_fu_2009_p1 == 5'd11));
end

always @ (*) begin
    ap_condition_419 = ((1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd0 == tmp_7_fu_1982_p2) & (tmp_15_fu_2009_p1 == 5'd12));
end

always @ (*) begin
    ap_condition_425 = ((1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd0 == tmp_7_fu_1982_p2) & (tmp_15_fu_2009_p1 == 5'd13));
end

always @ (*) begin
    ap_condition_431 = ((1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd0 == tmp_7_fu_1982_p2) & (tmp_15_fu_2009_p1 == 5'd14));
end

always @ (*) begin
    ap_condition_437 = ((1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd0 == tmp_7_fu_1982_p2) & (tmp_15_fu_2009_p1 == 5'd15));
end

always @ (*) begin
    ap_condition_443 = ((1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd0 == tmp_7_fu_1982_p2) & (tmp_15_fu_2009_p1 == 5'd16));
end

always @ (*) begin
    ap_condition_449 = ((1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd0 == tmp_7_fu_1982_p2) & (tmp_15_fu_2009_p1 == 5'd17));
end

always @ (*) begin
    ap_condition_455 = ((1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd0 == tmp_7_fu_1982_p2) & (tmp_15_fu_2009_p1 == 5'd18));
end

always @ (*) begin
    ap_condition_461 = ((1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd0 == tmp_7_fu_1982_p2) & (tmp_15_fu_2009_p1 == 5'd19));
end

always @ (*) begin
    ap_condition_467 = ((1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd0 == tmp_7_fu_1982_p2) & (tmp_15_fu_2009_p1 == 5'd20));
end

always @ (*) begin
    ap_condition_473 = ((1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd0 == tmp_7_fu_1982_p2) & (tmp_15_fu_2009_p1 == 5'd21));
end

always @ (*) begin
    ap_condition_479 = ((1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd0 == tmp_7_fu_1982_p2) & (tmp_15_fu_2009_p1 == 5'd22));
end

always @ (*) begin
    ap_condition_485 = ((1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd0 == tmp_7_fu_1982_p2) & (tmp_15_fu_2009_p1 == 5'd23));
end

always @ (*) begin
    ap_condition_491 = ((1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd0 == tmp_7_fu_1982_p2) & (tmp_15_fu_2009_p1 == 5'd24));
end

always @ (*) begin
    ap_condition_497 = ((1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd0 == tmp_7_fu_1982_p2) & (tmp_15_fu_2009_p1 == 5'd25));
end

always @ (*) begin
    ap_condition_503 = ((1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd0 == tmp_7_fu_1982_p2) & (tmp_15_fu_2009_p1 == 5'd26));
end

always @ (*) begin
    ap_condition_509 = ((1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd0 == tmp_7_fu_1982_p2) & (tmp_15_fu_2009_p1 == 5'd27));
end

always @ (*) begin
    ap_condition_515 = ((1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd0 == tmp_7_fu_1982_p2) & (tmp_15_fu_2009_p1 == 5'd28));
end

always @ (*) begin
    ap_condition_521 = ((1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd0 == tmp_7_fu_1982_p2) & (tmp_15_fu_2009_p1 == 5'd29));
end

always @ (*) begin
    ap_condition_531 = (((1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd0 == tmp_7_fu_1982_p2) & (tmp_15_fu_2009_p1 == 5'd30)) | ((1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd0 == tmp_7_fu_1982_p2) & (tmp_15_fu_2009_p1 == 5'd31)));
end

always @ (*) begin
    ap_condition_543 = ((1'd0 == reset_phi_fu_531_p4) & (1'd0 == empty_n_10_fu_1949_p1) & (1'd0 == tmp_5_fu_1953_p2) & (1'd0 == tmp_8_fu_1959_p2) & (1'd0 == tmp_s_fu_1965_p2) & (1'd1 == tmp_3_fu_1971_p2) & (1'd0 == tmp_7_fu_1982_p2) & (tmp_15_fu_2009_p1 == 5'd0));
end

assign ap_done = 1'b0;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_precharge_reg_pp0_iter0_extents_arr_load_idx_reg_678 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_p_0136_0_in_reg_733 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_p_0163_0_in_reg_723 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_reset_1_reg_1600 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_tmp_num_reg_667 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_val_assign_reg_599 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_extents_arr_load_idx_6_reg_1395 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_extents_arr_load_idx_7_reg_1689 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_extents_arr_store_idx_2_reg_929 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_extents_arr_store_idx_6_reg_1325 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_extents_arr_store_idx_7_reg_1657 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_finish_issuing_7_reg_1565 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_finish_issuing_8_reg_1769 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_first_extents_half_4_reg_1497 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_first_extents_half_5_reg_1737 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_first_length_half_4_reg_1360 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_first_length_half_5_reg_1673 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_num_issued_6_reg_1531 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_num_issued_7_reg_1753 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_p_086_1_reg_1610 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_p_086_3_reg_742 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_p_086_s_reg_1257 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_p_089_1_reg_1626 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_p_089_3_reg_820 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_p_089_s_reg_1291 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_reset_3_reg_1642 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_should_read_start_3_reg_1147 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_should_read_start_7_reg_1462 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_should_read_start_8_reg_1721 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_state_2_reg_1705 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_state_6_reg_1038 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_state_s_reg_1430 = 'bx;

always @ (*) begin
    ap_predicate_op543_write_state4 = ((ap_reg_pp0_iter1_reset_reg_527 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_empty_n_10_reg_3350) & (empty_n_9_reg_3485 == 1'd1));
end

assign ap_ready = 1'b0;

assign brmerge_fu_2878_p2 = (p_not_reg_3494 | finish_issuing_7_not_fu_2872_p2);

assign buf_app_input_data_V_data_V_din = tmp_data_V_reg_3489;

assign buf_app_input_data_V_data_V_write = buf_app_input_data_V_len1_update;

assign buf_app_input_data_V_eop_din = (finish_issuing_7_reg_1565 & p_not_not_fu_2916_p2);

assign buf_app_input_data_V_eop_write = buf_app_input_data_V_len1_update;

assign buf_app_input_data_V_len1_status = (buf_app_input_data_V_data_V_full_n & buf_app_input_data_V_len_full_n & buf_app_input_data_V_eop_full_n);

assign buf_app_input_data_V_len_din = tmp_len_25_fu_2903_p3;

assign buf_app_input_data_V_len_write = buf_app_input_data_V_len1_update;

assign buffered_resp_size_1_fu_2221_p2 = ($signed(32'd4294967295) + $signed(buffered_resp_size_fu_442));

assign buffered_resp_size_2_fu_2236_p2 = (32'd64 + p_buffered_resp_size_fu_2227_p3);

assign cur_extent_V_1_fu_2525_p3 = ((grp_fu_1805_p2[0:0] === 1'b1) ? cur_extent_V_fu_2517_p3 : p_1_phi_fu_507_p4);

assign cur_extent_V_fu_2517_p3 = {{tmp_18_fu_2513_p1}, {app_file_infos_V_dout}};

assign cur_extent_len_left_V_1_fu_2296_p3 = ((grp_fu_1805_p2[0:0] === 1'b1) ? cur_extent_len_left_V_fu_2288_p3 : p_2_phi_fu_519_p4);

assign cur_extent_len_left_V_fu_2288_p3 = {{tmp_23_fu_2284_p1}, {app_file_infos_V_dout}};

assign data_len_cast_fu_2887_p1 = data_len_fu_2883_p1;

assign data_len_fu_2883_p1 = length_fu_438[5:0];

assign device_dram_read_req_V_addr_din = p_1_phi_fu_507_p4;

assign device_dram_read_req_V_addr_write = device_dram_read_req_V_num1_update;

assign device_dram_read_req_V_num_din = tmp_num_phi_fu_670_p4;

assign device_dram_read_req_V_num_write = device_dram_read_req_V_num1_update;

assign device_dram_read_resp_V_data_V_read = device_dram_read_resp_V_last0_update;

assign device_dram_read_resp_V_last_read = device_dram_read_resp_V_last0_update;

assign empty_n_10_fu_1949_p1 = reset_dram_helper_app_V_empty_n;

assign empty_n_9_fu_2800_p1 = grp_nbread_fu_482_p3_0;

assign extents_arr_store_idx_1_fu_2463_p2 = (extents_arr_store_idx_phi_fu_543_p4 + 8'd1);

assign finish_issuing_7_not_fu_2872_p2 = (finish_issuing_7_reg_1565 ^ 1'd1);

assign first_extents_half_1_fu_2762_p2 = (first_extents_half_reg_587 ^ 1'd1);

assign full_n_nbwrite_fu_466_p5 = (device_dram_read_req_V_num_full_n & device_dram_read_req_V_addr_full_n);

assign grp_fu_1797_p1 = app_file_infos_V_empty_n;

assign grp_fu_1805_p2 = ((extents_arr_store_idx_phi_fu_543_p4 == 8'd0) ? 1'b1 : 1'b0);

assign grp_nbread_fu_482_p3_0 = (device_dram_read_resp_V_last_empty_n & device_dram_read_resp_V_data_V_empty_n);

assign length_1_fu_2788_p1 = tmp_6_reg_3474;

assign length_2_fu_2776_p3 = {{tmp_12_fu_2772_p1}, {tmp_6_reg_3474}};

assign next_cur_extent_V_fu_2727_p1 = ap_phi_precharge_reg_pp0_iter1_p_0163_0_in_reg_723[35:0];

assign next_cur_extent_len_left_V_fu_2722_p1 = ap_phi_precharge_reg_pp0_iter1_p_0136_0_in_reg_733[35:0];

assign next_extents_arr_load_idx_1_fu_2182_p2 = (next_extents_arr_load_idx_phi_fu_555_p4 + 8'd1);

assign not_s_fu_2843_p2 = (tmp_4_fu_2837_p2 ^ 1'd1);

assign num_extents_1_fu_2709_p0 = app_file_infos_V_empty_n;

assign num_extents_1_fu_2709_p3 = ((num_extents_1_fu_2709_p0[0:0] === 1'b1) ? num_extents_2_fu_2705_p1 : num_extents_fu_434);

assign num_extents_2_fu_2705_p1 = app_file_infos_V_dout[7:0];

assign num_issued_1_fu_2736_p2 = (tmp_25_fu_2732_p1 + num_issued_phi_fu_705_p4);

assign num_read_1_fu_2811_p2 = (32'd1 + num_read_fu_450);

assign p_buffered_resp_size_fu_2227_p0 = buf_read_sig_app_input_data_V_empty_n;

assign p_buffered_resp_size_fu_2227_p3 = ((p_buffered_resp_size_fu_2227_p0[0:0] === 1'b1) ? buffered_resp_size_1_fu_2221_p2 : buffered_resp_size_fu_442);

assign p_finish_issuing_fu_2751_p2 = (tmp_26_reg_3402 | finish_issuing_phi_fu_716_p4);

assign p_not_fu_2817_p2 = ((num_issued_6_phi_fu_1534_p20 != num_read_1_fu_2811_p2) ? 1'b1 : 1'b0);

assign p_not_not_fu_2916_p2 = (p_not_reg_3494 ^ 1'd1);

assign p_reset_1_fu_2849_p2 = (ap_phi_precharge_reg_pp0_iter1_reset_1_reg_1600 & not_s_fu_2843_p2);

assign p_s_fu_2856_p3 = ((tmp_4_fu_2837_p2[0:0] === 1'b1) ? 32'd0 : reset_cnt_1_fu_2831_p2);

assign p_state_cast_cast_fu_2743_p3 = ((tmp_26_reg_3402[0:0] === 1'b1) ? 8'd4 : 8'd3);

assign p_state_fu_2475_p3 = ((tmp_20_fu_2469_p2[0:0] === 1'b1) ? 2'd3 : 2'd2);

assign r_V_fu_1992_p2 = (13'd63 + tmp_14_fu_1988_p1);

assign reset_cnt_1_fu_2831_p2 = (reset_cnt_fu_446 + 32'd1);

assign should_replenish_req_fu_2252_p2 = ((tmp_28_fu_2242_p4 == 23'd0) ? 1'b1 : 1'b0);

assign state_1_fu_2796_p1 = empty_n_reg_3480;

assign state_6_cast_fu_2757_p1 = state_6_phi_fu_1041_p70;

assign tmp_10_fu_2195_p1 = tmp_2_fu_2189_p2;

assign tmp_11_fu_2199_p2 = ($signed(p_2_phi_fu_519_p4) + $signed(36'd68719472640));

assign tmp_12_fu_2772_p1 = length_fu_438[31:0];

assign tmp_13_fu_2205_p1 = tmp_11_fu_2199_p2;

assign tmp_14_fu_1988_p1 = p_2_phi_fu_519_p4[12:0];

assign tmp_15_fu_2009_p1 = next_extents_arr_load_idx_phi_fu_555_p4[4:0];

assign tmp_16_fu_2500_p1 = tmp_start_fu_430[31:0];

assign tmp_18_fu_2513_p1 = tmp_start_fu_430[3:0];

assign tmp_20_fu_2469_p2 = ((extents_arr_store_idx_1_fu_2463_p2 == num_extents_fu_434) ? 1'b1 : 1'b0);

assign tmp_21_fu_2533_p1 = extents_arr_store_idx_phi_fu_543_p4[4:0];

assign tmp_22_fu_2272_p1 = tmp_len_fu_426[31:0];

assign tmp_23_fu_2284_p1 = tmp_len_fu_426[3:0];

assign tmp_24_fu_2304_p1 = extents_arr_store_idx_phi_fu_543_p4[4:0];

assign tmp_25_fu_2732_p1 = tmp_num_reg_667;

assign tmp_26_fu_2258_p2 = ((extents_arr_load_idx_phi_fu_681_p4 == num_extents_fu_434) ? 1'b1 : 1'b0);

assign tmp_27_fu_2891_p2 = ((data_len_fu_2883_p1 == 6'd0) ? 1'b1 : 1'b0);

assign tmp_28_fu_2242_p4 = {{buffered_resp_size_2_fu_2236_p2[31:9]}};

assign tmp_29_fu_2897_p2 = (brmerge_fu_2878_p2 | tmp_27_fu_2891_p2);

assign tmp_2_fu_2189_p2 = (p_1_phi_fu_507_p4 + 36'd4096);

assign tmp_3_fu_1971_p2 = ((state_phi_fu_567_p4 == 8'd3) ? 1'b1 : 1'b0);

assign tmp_4_fu_2837_p2 = ((reset_cnt_1_fu_2831_p2 == 32'd2048) ? 1'b1 : 1'b0);

assign tmp_5_fu_1953_p2 = ((state_phi_fu_567_p4 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_7_fu_1982_p2 = ((p_2_phi_fu_519_p4 > 36'd4096) ? 1'b1 : 1'b0);

assign tmp_8_fu_1959_p2 = ((state_phi_fu_567_p4 == 8'd1) ? 1'b1 : 1'b0);

assign tmp_len_1_fu_2488_p1 = app_file_infos_V_dout;

assign tmp_len_25_fu_2903_p3 = ((tmp_29_fu_2897_p2[0:0] === 1'b1) ? 7'd64 : data_len_cast_fu_2887_p1);

assign tmp_len_3_fu_2276_p3 = {{tmp_22_fu_2272_p1}, {app_file_infos_V_dout}};

assign tmp_s_fu_1965_p2 = ((state_phi_fu_567_p4 == 8'd2) ? 1'b1 : 1'b0);

assign tmp_start_1_fu_2692_p1 = app_file_infos_V_dout;

assign tmp_start_3_fu_2504_p3 = {{tmp_16_fu_2500_p1}, {app_file_infos_V_dout}};

assign val_assign_2_fu_2112_p33 = (5'd1 + tmp_15_fu_2009_p1);

always @ (posedge ap_clk) begin
    p_state_reg_3425[1] <= 1'b1;
end

endmodule //dram_helper_app_2
