Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/fundamentallogic/Exp13-Wallclock/clk_1s_test_isim_beh.exe -prj D:/fundamentallogic/Exp13-Wallclock/clk_1s_test_beh.prj work.clk_1s_test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/fundamentallogic/Exp13-Wallclock/ms1.v" into library work
Analyzing Verilog file "D:/fundamentallogic/Exp13-Wallclock/clk_1s.v" into library work
Analyzing Verilog file "D:/fundamentallogic/Exp13-Wallclock/clk_1s_test.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module ms1
Compiling module clk_1s
Compiling module clk_1s_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable D:/fundamentallogic/Exp13-Wallclock/clk_1s_test_isim_beh.exe
Fuse Memory Usage: 27904 KB
Fuse CPU Usage: 1374 ms
