
stm32_nand.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000baf4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002624  0800bc84  0800bc84  0001bc84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e2a8  0800e2a8  000200dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800e2a8  0800e2a8  0001e2a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e2b0  0800e2b0  000200dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e2b0  0800e2b0  0001e2b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e2b4  0800e2b4  0001e2b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000dc  20000000  0800e2b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200dc  2**0
                  CONTENTS
 10 .bss          000058f4  200000e0  200000e0  000200e0  2**3
                  ALLOC
 11 ._user_heap_stack 00000c04  200059d4  200059d4  000200e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00022809  00000000  00000000  0002010c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004249  00000000  00000000  00042915  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001b08  00000000  00000000  00046b60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005d7c  00000000  00000000  00048668  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ef57  00000000  00000000  0004e3e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e2ecd  00000000  00000000  0006d33b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00150208  2**0
                  CONTENTS, READONLY
 20 .debug_ranges 00001980  00000000  00000000  00150258  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00007b84  00000000  00000000  00151bd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000e0 	.word	0x200000e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bc6c 	.word	0x0800bc6c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000e4 	.word	0x200000e4
 80001cc:	0800bc6c 	.word	0x0800bc6c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_dmul>:
 8000280:	b570      	push	{r4, r5, r6, lr}
 8000282:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000286:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800028a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800028e:	bf1d      	ittte	ne
 8000290:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000294:	ea94 0f0c 	teqne	r4, ip
 8000298:	ea95 0f0c 	teqne	r5, ip
 800029c:	f000 f8de 	bleq	800045c <__aeabi_dmul+0x1dc>
 80002a0:	442c      	add	r4, r5
 80002a2:	ea81 0603 	eor.w	r6, r1, r3
 80002a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002b2:	bf18      	it	ne
 80002b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002c0:	d038      	beq.n	8000334 <__aeabi_dmul+0xb4>
 80002c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002c6:	f04f 0500 	mov.w	r5, #0
 80002ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002d6:	f04f 0600 	mov.w	r6, #0
 80002da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002de:	f09c 0f00 	teq	ip, #0
 80002e2:	bf18      	it	ne
 80002e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80002ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80002f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80002f4:	d204      	bcs.n	8000300 <__aeabi_dmul+0x80>
 80002f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002fa:	416d      	adcs	r5, r5
 80002fc:	eb46 0606 	adc.w	r6, r6, r6
 8000300:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000304:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000308:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800030c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000310:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000314:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000318:	bf88      	it	hi
 800031a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800031e:	d81e      	bhi.n	800035e <__aeabi_dmul+0xde>
 8000320:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	bd70      	pop	{r4, r5, r6, pc}
 8000334:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000338:	ea46 0101 	orr.w	r1, r6, r1
 800033c:	ea40 0002 	orr.w	r0, r0, r2
 8000340:	ea81 0103 	eor.w	r1, r1, r3
 8000344:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000348:	bfc2      	ittt	gt
 800034a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800034e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000352:	bd70      	popgt	{r4, r5, r6, pc}
 8000354:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000358:	f04f 0e00 	mov.w	lr, #0
 800035c:	3c01      	subs	r4, #1
 800035e:	f300 80ab 	bgt.w	80004b8 <__aeabi_dmul+0x238>
 8000362:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000366:	bfde      	ittt	le
 8000368:	2000      	movle	r0, #0
 800036a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800036e:	bd70      	pople	{r4, r5, r6, pc}
 8000370:	f1c4 0400 	rsb	r4, r4, #0
 8000374:	3c20      	subs	r4, #32
 8000376:	da35      	bge.n	80003e4 <__aeabi_dmul+0x164>
 8000378:	340c      	adds	r4, #12
 800037a:	dc1b      	bgt.n	80003b4 <__aeabi_dmul+0x134>
 800037c:	f104 0414 	add.w	r4, r4, #20
 8000380:	f1c4 0520 	rsb	r5, r4, #32
 8000384:	fa00 f305 	lsl.w	r3, r0, r5
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea40 0002 	orr.w	r0, r0, r2
 8000394:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000398:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800039c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003a0:	fa21 f604 	lsr.w	r6, r1, r4
 80003a4:	eb42 0106 	adc.w	r1, r2, r6
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f1c4 040c 	rsb	r4, r4, #12
 80003b8:	f1c4 0520 	rsb	r5, r4, #32
 80003bc:	fa00 f304 	lsl.w	r3, r0, r4
 80003c0:	fa20 f005 	lsr.w	r0, r0, r5
 80003c4:	fa01 f204 	lsl.w	r2, r1, r4
 80003c8:	ea40 0002 	orr.w	r0, r0, r2
 80003cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d4:	f141 0100 	adc.w	r1, r1, #0
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 0520 	rsb	r5, r4, #32
 80003e8:	fa00 f205 	lsl.w	r2, r0, r5
 80003ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80003f0:	fa20 f304 	lsr.w	r3, r0, r4
 80003f4:	fa01 f205 	lsl.w	r2, r1, r5
 80003f8:	ea43 0302 	orr.w	r3, r3, r2
 80003fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000404:	fa21 f204 	lsr.w	r2, r1, r4
 8000408:	ea20 0002 	bic.w	r0, r0, r2
 800040c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000410:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000414:	bf08      	it	eq
 8000416:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800041a:	bd70      	pop	{r4, r5, r6, pc}
 800041c:	f094 0f00 	teq	r4, #0
 8000420:	d10f      	bne.n	8000442 <__aeabi_dmul+0x1c2>
 8000422:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000426:	0040      	lsls	r0, r0, #1
 8000428:	eb41 0101 	adc.w	r1, r1, r1
 800042c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000430:	bf08      	it	eq
 8000432:	3c01      	subeq	r4, #1
 8000434:	d0f7      	beq.n	8000426 <__aeabi_dmul+0x1a6>
 8000436:	ea41 0106 	orr.w	r1, r1, r6
 800043a:	f095 0f00 	teq	r5, #0
 800043e:	bf18      	it	ne
 8000440:	4770      	bxne	lr
 8000442:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000446:	0052      	lsls	r2, r2, #1
 8000448:	eb43 0303 	adc.w	r3, r3, r3
 800044c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000450:	bf08      	it	eq
 8000452:	3d01      	subeq	r5, #1
 8000454:	d0f7      	beq.n	8000446 <__aeabi_dmul+0x1c6>
 8000456:	ea43 0306 	orr.w	r3, r3, r6
 800045a:	4770      	bx	lr
 800045c:	ea94 0f0c 	teq	r4, ip
 8000460:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000464:	bf18      	it	ne
 8000466:	ea95 0f0c 	teqne	r5, ip
 800046a:	d00c      	beq.n	8000486 <__aeabi_dmul+0x206>
 800046c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000470:	bf18      	it	ne
 8000472:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000476:	d1d1      	bne.n	800041c <__aeabi_dmul+0x19c>
 8000478:	ea81 0103 	eor.w	r1, r1, r3
 800047c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000480:	f04f 0000 	mov.w	r0, #0
 8000484:	bd70      	pop	{r4, r5, r6, pc}
 8000486:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800048a:	bf06      	itte	eq
 800048c:	4610      	moveq	r0, r2
 800048e:	4619      	moveq	r1, r3
 8000490:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000494:	d019      	beq.n	80004ca <__aeabi_dmul+0x24a>
 8000496:	ea94 0f0c 	teq	r4, ip
 800049a:	d102      	bne.n	80004a2 <__aeabi_dmul+0x222>
 800049c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004a0:	d113      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004a2:	ea95 0f0c 	teq	r5, ip
 80004a6:	d105      	bne.n	80004b4 <__aeabi_dmul+0x234>
 80004a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ac:	bf1c      	itt	ne
 80004ae:	4610      	movne	r0, r2
 80004b0:	4619      	movne	r1, r3
 80004b2:	d10a      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004b4:	ea81 0103 	eor.w	r1, r1, r3
 80004b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd70      	pop	{r4, r5, r6, pc}
 80004ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004d2:	bd70      	pop	{r4, r5, r6, pc}

080004d4 <__aeabi_drsub>:
 80004d4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e002      	b.n	80004e0 <__adddf3>
 80004da:	bf00      	nop

080004dc <__aeabi_dsub>:
 80004dc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080004e0 <__adddf3>:
 80004e0:	b530      	push	{r4, r5, lr}
 80004e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004ea:	ea94 0f05 	teq	r4, r5
 80004ee:	bf08      	it	eq
 80004f0:	ea90 0f02 	teqeq	r0, r2
 80004f4:	bf1f      	itttt	ne
 80004f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000502:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000506:	f000 80e2 	beq.w	80006ce <__adddf3+0x1ee>
 800050a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800050e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000512:	bfb8      	it	lt
 8000514:	426d      	neglt	r5, r5
 8000516:	dd0c      	ble.n	8000532 <__adddf3+0x52>
 8000518:	442c      	add	r4, r5
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	ea82 0000 	eor.w	r0, r2, r0
 8000526:	ea83 0101 	eor.w	r1, r3, r1
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	2d36      	cmp	r5, #54	; 0x36
 8000534:	bf88      	it	hi
 8000536:	bd30      	pophi	{r4, r5, pc}
 8000538:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800053c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000540:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000544:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000548:	d002      	beq.n	8000550 <__adddf3+0x70>
 800054a:	4240      	negs	r0, r0
 800054c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000550:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000554:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000558:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800055c:	d002      	beq.n	8000564 <__adddf3+0x84>
 800055e:	4252      	negs	r2, r2
 8000560:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000564:	ea94 0f05 	teq	r4, r5
 8000568:	f000 80a7 	beq.w	80006ba <__adddf3+0x1da>
 800056c:	f1a4 0401 	sub.w	r4, r4, #1
 8000570:	f1d5 0e20 	rsbs	lr, r5, #32
 8000574:	db0d      	blt.n	8000592 <__adddf3+0xb2>
 8000576:	fa02 fc0e 	lsl.w	ip, r2, lr
 800057a:	fa22 f205 	lsr.w	r2, r2, r5
 800057e:	1880      	adds	r0, r0, r2
 8000580:	f141 0100 	adc.w	r1, r1, #0
 8000584:	fa03 f20e 	lsl.w	r2, r3, lr
 8000588:	1880      	adds	r0, r0, r2
 800058a:	fa43 f305 	asr.w	r3, r3, r5
 800058e:	4159      	adcs	r1, r3
 8000590:	e00e      	b.n	80005b0 <__adddf3+0xd0>
 8000592:	f1a5 0520 	sub.w	r5, r5, #32
 8000596:	f10e 0e20 	add.w	lr, lr, #32
 800059a:	2a01      	cmp	r2, #1
 800059c:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005a0:	bf28      	it	cs
 80005a2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005a6:	fa43 f305 	asr.w	r3, r3, r5
 80005aa:	18c0      	adds	r0, r0, r3
 80005ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	d507      	bpl.n	80005c6 <__adddf3+0xe6>
 80005b6:	f04f 0e00 	mov.w	lr, #0
 80005ba:	f1dc 0c00 	rsbs	ip, ip, #0
 80005be:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005c2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005c6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005ca:	d31b      	bcc.n	8000604 <__adddf3+0x124>
 80005cc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005d0:	d30c      	bcc.n	80005ec <__adddf3+0x10c>
 80005d2:	0849      	lsrs	r1, r1, #1
 80005d4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005dc:	f104 0401 	add.w	r4, r4, #1
 80005e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005e4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80005e8:	f080 809a 	bcs.w	8000720 <__adddf3+0x240>
 80005ec:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80005f0:	bf08      	it	eq
 80005f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005f6:	f150 0000 	adcs.w	r0, r0, #0
 80005fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fe:	ea41 0105 	orr.w	r1, r1, r5
 8000602:	bd30      	pop	{r4, r5, pc}
 8000604:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000608:	4140      	adcs	r0, r0
 800060a:	eb41 0101 	adc.w	r1, r1, r1
 800060e:	3c01      	subs	r4, #1
 8000610:	bf28      	it	cs
 8000612:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000616:	d2e9      	bcs.n	80005ec <__adddf3+0x10c>
 8000618:	f091 0f00 	teq	r1, #0
 800061c:	bf04      	itt	eq
 800061e:	4601      	moveq	r1, r0
 8000620:	2000      	moveq	r0, #0
 8000622:	fab1 f381 	clz	r3, r1
 8000626:	bf08      	it	eq
 8000628:	3320      	addeq	r3, #32
 800062a:	f1a3 030b 	sub.w	r3, r3, #11
 800062e:	f1b3 0220 	subs.w	r2, r3, #32
 8000632:	da0c      	bge.n	800064e <__adddf3+0x16e>
 8000634:	320c      	adds	r2, #12
 8000636:	dd08      	ble.n	800064a <__adddf3+0x16a>
 8000638:	f102 0c14 	add.w	ip, r2, #20
 800063c:	f1c2 020c 	rsb	r2, r2, #12
 8000640:	fa01 f00c 	lsl.w	r0, r1, ip
 8000644:	fa21 f102 	lsr.w	r1, r1, r2
 8000648:	e00c      	b.n	8000664 <__adddf3+0x184>
 800064a:	f102 0214 	add.w	r2, r2, #20
 800064e:	bfd8      	it	le
 8000650:	f1c2 0c20 	rsble	ip, r2, #32
 8000654:	fa01 f102 	lsl.w	r1, r1, r2
 8000658:	fa20 fc0c 	lsr.w	ip, r0, ip
 800065c:	bfdc      	itt	le
 800065e:	ea41 010c 	orrle.w	r1, r1, ip
 8000662:	4090      	lslle	r0, r2
 8000664:	1ae4      	subs	r4, r4, r3
 8000666:	bfa2      	ittt	ge
 8000668:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800066c:	4329      	orrge	r1, r5
 800066e:	bd30      	popge	{r4, r5, pc}
 8000670:	ea6f 0404 	mvn.w	r4, r4
 8000674:	3c1f      	subs	r4, #31
 8000676:	da1c      	bge.n	80006b2 <__adddf3+0x1d2>
 8000678:	340c      	adds	r4, #12
 800067a:	dc0e      	bgt.n	800069a <__adddf3+0x1ba>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0220 	rsb	r2, r4, #32
 8000684:	fa20 f004 	lsr.w	r0, r0, r4
 8000688:	fa01 f302 	lsl.w	r3, r1, r2
 800068c:	ea40 0003 	orr.w	r0, r0, r3
 8000690:	fa21 f304 	lsr.w	r3, r1, r4
 8000694:	ea45 0103 	orr.w	r1, r5, r3
 8000698:	bd30      	pop	{r4, r5, pc}
 800069a:	f1c4 040c 	rsb	r4, r4, #12
 800069e:	f1c4 0220 	rsb	r2, r4, #32
 80006a2:	fa20 f002 	lsr.w	r0, r0, r2
 80006a6:	fa01 f304 	lsl.w	r3, r1, r4
 80006aa:	ea40 0003 	orr.w	r0, r0, r3
 80006ae:	4629      	mov	r1, r5
 80006b0:	bd30      	pop	{r4, r5, pc}
 80006b2:	fa21 f004 	lsr.w	r0, r1, r4
 80006b6:	4629      	mov	r1, r5
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	f094 0f00 	teq	r4, #0
 80006be:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006c2:	bf06      	itte	eq
 80006c4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006c8:	3401      	addeq	r4, #1
 80006ca:	3d01      	subne	r5, #1
 80006cc:	e74e      	b.n	800056c <__adddf3+0x8c>
 80006ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006d2:	bf18      	it	ne
 80006d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006d8:	d029      	beq.n	800072e <__adddf3+0x24e>
 80006da:	ea94 0f05 	teq	r4, r5
 80006de:	bf08      	it	eq
 80006e0:	ea90 0f02 	teqeq	r0, r2
 80006e4:	d005      	beq.n	80006f2 <__adddf3+0x212>
 80006e6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006ea:	bf04      	itt	eq
 80006ec:	4619      	moveq	r1, r3
 80006ee:	4610      	moveq	r0, r2
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	ea91 0f03 	teq	r1, r3
 80006f6:	bf1e      	ittt	ne
 80006f8:	2100      	movne	r1, #0
 80006fa:	2000      	movne	r0, #0
 80006fc:	bd30      	popne	{r4, r5, pc}
 80006fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000702:	d105      	bne.n	8000710 <__adddf3+0x230>
 8000704:	0040      	lsls	r0, r0, #1
 8000706:	4149      	adcs	r1, r1
 8000708:	bf28      	it	cs
 800070a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800070e:	bd30      	pop	{r4, r5, pc}
 8000710:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000714:	bf3c      	itt	cc
 8000716:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800071a:	bd30      	popcc	{r4, r5, pc}
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000720:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000724:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000728:	f04f 0000 	mov.w	r0, #0
 800072c:	bd30      	pop	{r4, r5, pc}
 800072e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000732:	bf1a      	itte	ne
 8000734:	4619      	movne	r1, r3
 8000736:	4610      	movne	r0, r2
 8000738:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800073c:	bf1c      	itt	ne
 800073e:	460b      	movne	r3, r1
 8000740:	4602      	movne	r2, r0
 8000742:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000746:	bf06      	itte	eq
 8000748:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800074c:	ea91 0f03 	teqeq	r1, r3
 8000750:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000754:	bd30      	pop	{r4, r5, pc}
 8000756:	bf00      	nop

08000758 <__aeabi_ui2d>:
 8000758:	f090 0f00 	teq	r0, #0
 800075c:	bf04      	itt	eq
 800075e:	2100      	moveq	r1, #0
 8000760:	4770      	bxeq	lr
 8000762:	b530      	push	{r4, r5, lr}
 8000764:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000768:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800076c:	f04f 0500 	mov.w	r5, #0
 8000770:	f04f 0100 	mov.w	r1, #0
 8000774:	e750      	b.n	8000618 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_i2d>:
 8000778:	f090 0f00 	teq	r0, #0
 800077c:	bf04      	itt	eq
 800077e:	2100      	moveq	r1, #0
 8000780:	4770      	bxeq	lr
 8000782:	b530      	push	{r4, r5, lr}
 8000784:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000788:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800078c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000790:	bf48      	it	mi
 8000792:	4240      	negmi	r0, r0
 8000794:	f04f 0100 	mov.w	r1, #0
 8000798:	e73e      	b.n	8000618 <__adddf3+0x138>
 800079a:	bf00      	nop

0800079c <__aeabi_f2d>:
 800079c:	0042      	lsls	r2, r0, #1
 800079e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007aa:	bf1f      	itttt	ne
 80007ac:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007b0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007b4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007b8:	4770      	bxne	lr
 80007ba:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007be:	bf08      	it	eq
 80007c0:	4770      	bxeq	lr
 80007c2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007c6:	bf04      	itt	eq
 80007c8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007cc:	4770      	bxeq	lr
 80007ce:	b530      	push	{r4, r5, lr}
 80007d0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	e71c      	b.n	8000618 <__adddf3+0x138>
 80007de:	bf00      	nop

080007e0 <__aeabi_ul2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f04f 0500 	mov.w	r5, #0
 80007ee:	e00a      	b.n	8000806 <__aeabi_l2d+0x16>

080007f0 <__aeabi_l2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80007fe:	d502      	bpl.n	8000806 <__aeabi_l2d+0x16>
 8000800:	4240      	negs	r0, r0
 8000802:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000806:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800080a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800080e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000812:	f43f aed8 	beq.w	80005c6 <__adddf3+0xe6>
 8000816:	f04f 0203 	mov.w	r2, #3
 800081a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800081e:	bf18      	it	ne
 8000820:	3203      	addne	r2, #3
 8000822:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000826:	bf18      	it	ne
 8000828:	3203      	addne	r2, #3
 800082a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800082e:	f1c2 0320 	rsb	r3, r2, #32
 8000832:	fa00 fc03 	lsl.w	ip, r0, r3
 8000836:	fa20 f002 	lsr.w	r0, r0, r2
 800083a:	fa01 fe03 	lsl.w	lr, r1, r3
 800083e:	ea40 000e 	orr.w	r0, r0, lr
 8000842:	fa21 f102 	lsr.w	r1, r1, r2
 8000846:	4414      	add	r4, r2
 8000848:	e6bd      	b.n	80005c6 <__adddf3+0xe6>
 800084a:	bf00      	nop

0800084c <__aeabi_d2uiz>:
 800084c:	004a      	lsls	r2, r1, #1
 800084e:	d211      	bcs.n	8000874 <__aeabi_d2uiz+0x28>
 8000850:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000854:	d211      	bcs.n	800087a <__aeabi_d2uiz+0x2e>
 8000856:	d50d      	bpl.n	8000874 <__aeabi_d2uiz+0x28>
 8000858:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800085c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000860:	d40e      	bmi.n	8000880 <__aeabi_d2uiz+0x34>
 8000862:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000866:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800086a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800086e:	fa23 f002 	lsr.w	r0, r3, r2
 8000872:	4770      	bx	lr
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	4770      	bx	lr
 800087a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800087e:	d102      	bne.n	8000886 <__aeabi_d2uiz+0x3a>
 8000880:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000884:	4770      	bx	lr
 8000886:	f04f 0000 	mov.w	r0, #0
 800088a:	4770      	bx	lr

0800088c <__aeabi_ldivmod>:
 800088c:	b97b      	cbnz	r3, 80008ae <__aeabi_ldivmod+0x22>
 800088e:	b972      	cbnz	r2, 80008ae <__aeabi_ldivmod+0x22>
 8000890:	2900      	cmp	r1, #0
 8000892:	bfbe      	ittt	lt
 8000894:	2000      	movlt	r0, #0
 8000896:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800089a:	e006      	blt.n	80008aa <__aeabi_ldivmod+0x1e>
 800089c:	bf08      	it	eq
 800089e:	2800      	cmpeq	r0, #0
 80008a0:	bf1c      	itt	ne
 80008a2:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 80008a6:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80008aa:	f000 b9bf 	b.w	8000c2c <__aeabi_idiv0>
 80008ae:	f1ad 0c08 	sub.w	ip, sp, #8
 80008b2:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80008b6:	2900      	cmp	r1, #0
 80008b8:	db09      	blt.n	80008ce <__aeabi_ldivmod+0x42>
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	db1a      	blt.n	80008f4 <__aeabi_ldivmod+0x68>
 80008be:	f000 f84d 	bl	800095c <__udivmoddi4>
 80008c2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008c6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008ca:	b004      	add	sp, #16
 80008cc:	4770      	bx	lr
 80008ce:	4240      	negs	r0, r0
 80008d0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	db1b      	blt.n	8000910 <__aeabi_ldivmod+0x84>
 80008d8:	f000 f840 	bl	800095c <__udivmoddi4>
 80008dc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008e4:	b004      	add	sp, #16
 80008e6:	4240      	negs	r0, r0
 80008e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008ec:	4252      	negs	r2, r2
 80008ee:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80008f2:	4770      	bx	lr
 80008f4:	4252      	negs	r2, r2
 80008f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80008fa:	f000 f82f 	bl	800095c <__udivmoddi4>
 80008fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000902:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000906:	b004      	add	sp, #16
 8000908:	4240      	negs	r0, r0
 800090a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800090e:	4770      	bx	lr
 8000910:	4252      	negs	r2, r2
 8000912:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000916:	f000 f821 	bl	800095c <__udivmoddi4>
 800091a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800091e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000922:	b004      	add	sp, #16
 8000924:	4252      	negs	r2, r2
 8000926:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800092a:	4770      	bx	lr

0800092c <__aeabi_uldivmod>:
 800092c:	b953      	cbnz	r3, 8000944 <__aeabi_uldivmod+0x18>
 800092e:	b94a      	cbnz	r2, 8000944 <__aeabi_uldivmod+0x18>
 8000930:	2900      	cmp	r1, #0
 8000932:	bf08      	it	eq
 8000934:	2800      	cmpeq	r0, #0
 8000936:	bf1c      	itt	ne
 8000938:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 800093c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000940:	f000 b974 	b.w	8000c2c <__aeabi_idiv0>
 8000944:	f1ad 0c08 	sub.w	ip, sp, #8
 8000948:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800094c:	f000 f806 	bl	800095c <__udivmoddi4>
 8000950:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000954:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000958:	b004      	add	sp, #16
 800095a:	4770      	bx	lr

0800095c <__udivmoddi4>:
 800095c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000960:	9d08      	ldr	r5, [sp, #32]
 8000962:	4604      	mov	r4, r0
 8000964:	468e      	mov	lr, r1
 8000966:	2b00      	cmp	r3, #0
 8000968:	d14d      	bne.n	8000a06 <__udivmoddi4+0xaa>
 800096a:	428a      	cmp	r2, r1
 800096c:	4694      	mov	ip, r2
 800096e:	d969      	bls.n	8000a44 <__udivmoddi4+0xe8>
 8000970:	fab2 f282 	clz	r2, r2
 8000974:	b152      	cbz	r2, 800098c <__udivmoddi4+0x30>
 8000976:	fa01 f302 	lsl.w	r3, r1, r2
 800097a:	f1c2 0120 	rsb	r1, r2, #32
 800097e:	fa20 f101 	lsr.w	r1, r0, r1
 8000982:	fa0c fc02 	lsl.w	ip, ip, r2
 8000986:	ea41 0e03 	orr.w	lr, r1, r3
 800098a:	4094      	lsls	r4, r2
 800098c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000990:	0c21      	lsrs	r1, r4, #16
 8000992:	fbbe f6f8 	udiv	r6, lr, r8
 8000996:	fa1f f78c 	uxth.w	r7, ip
 800099a:	fb08 e316 	mls	r3, r8, r6, lr
 800099e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80009a2:	fb06 f107 	mul.w	r1, r6, r7
 80009a6:	4299      	cmp	r1, r3
 80009a8:	d90a      	bls.n	80009c0 <__udivmoddi4+0x64>
 80009aa:	eb1c 0303 	adds.w	r3, ip, r3
 80009ae:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80009b2:	f080 811f 	bcs.w	8000bf4 <__udivmoddi4+0x298>
 80009b6:	4299      	cmp	r1, r3
 80009b8:	f240 811c 	bls.w	8000bf4 <__udivmoddi4+0x298>
 80009bc:	3e02      	subs	r6, #2
 80009be:	4463      	add	r3, ip
 80009c0:	1a5b      	subs	r3, r3, r1
 80009c2:	b2a4      	uxth	r4, r4
 80009c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80009c8:	fb08 3310 	mls	r3, r8, r0, r3
 80009cc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80009d0:	fb00 f707 	mul.w	r7, r0, r7
 80009d4:	42a7      	cmp	r7, r4
 80009d6:	d90a      	bls.n	80009ee <__udivmoddi4+0x92>
 80009d8:	eb1c 0404 	adds.w	r4, ip, r4
 80009dc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80009e0:	f080 810a 	bcs.w	8000bf8 <__udivmoddi4+0x29c>
 80009e4:	42a7      	cmp	r7, r4
 80009e6:	f240 8107 	bls.w	8000bf8 <__udivmoddi4+0x29c>
 80009ea:	4464      	add	r4, ip
 80009ec:	3802      	subs	r0, #2
 80009ee:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80009f2:	1be4      	subs	r4, r4, r7
 80009f4:	2600      	movs	r6, #0
 80009f6:	b11d      	cbz	r5, 8000a00 <__udivmoddi4+0xa4>
 80009f8:	40d4      	lsrs	r4, r2
 80009fa:	2300      	movs	r3, #0
 80009fc:	e9c5 4300 	strd	r4, r3, [r5]
 8000a00:	4631      	mov	r1, r6
 8000a02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a06:	428b      	cmp	r3, r1
 8000a08:	d909      	bls.n	8000a1e <__udivmoddi4+0xc2>
 8000a0a:	2d00      	cmp	r5, #0
 8000a0c:	f000 80ef 	beq.w	8000bee <__udivmoddi4+0x292>
 8000a10:	2600      	movs	r6, #0
 8000a12:	e9c5 0100 	strd	r0, r1, [r5]
 8000a16:	4630      	mov	r0, r6
 8000a18:	4631      	mov	r1, r6
 8000a1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a1e:	fab3 f683 	clz	r6, r3
 8000a22:	2e00      	cmp	r6, #0
 8000a24:	d14a      	bne.n	8000abc <__udivmoddi4+0x160>
 8000a26:	428b      	cmp	r3, r1
 8000a28:	d302      	bcc.n	8000a30 <__udivmoddi4+0xd4>
 8000a2a:	4282      	cmp	r2, r0
 8000a2c:	f200 80f9 	bhi.w	8000c22 <__udivmoddi4+0x2c6>
 8000a30:	1a84      	subs	r4, r0, r2
 8000a32:	eb61 0303 	sbc.w	r3, r1, r3
 8000a36:	2001      	movs	r0, #1
 8000a38:	469e      	mov	lr, r3
 8000a3a:	2d00      	cmp	r5, #0
 8000a3c:	d0e0      	beq.n	8000a00 <__udivmoddi4+0xa4>
 8000a3e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000a42:	e7dd      	b.n	8000a00 <__udivmoddi4+0xa4>
 8000a44:	b902      	cbnz	r2, 8000a48 <__udivmoddi4+0xec>
 8000a46:	deff      	udf	#255	; 0xff
 8000a48:	fab2 f282 	clz	r2, r2
 8000a4c:	2a00      	cmp	r2, #0
 8000a4e:	f040 8092 	bne.w	8000b76 <__udivmoddi4+0x21a>
 8000a52:	eba1 010c 	sub.w	r1, r1, ip
 8000a56:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a5a:	fa1f fe8c 	uxth.w	lr, ip
 8000a5e:	2601      	movs	r6, #1
 8000a60:	0c20      	lsrs	r0, r4, #16
 8000a62:	fbb1 f3f7 	udiv	r3, r1, r7
 8000a66:	fb07 1113 	mls	r1, r7, r3, r1
 8000a6a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000a6e:	fb0e f003 	mul.w	r0, lr, r3
 8000a72:	4288      	cmp	r0, r1
 8000a74:	d908      	bls.n	8000a88 <__udivmoddi4+0x12c>
 8000a76:	eb1c 0101 	adds.w	r1, ip, r1
 8000a7a:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000a7e:	d202      	bcs.n	8000a86 <__udivmoddi4+0x12a>
 8000a80:	4288      	cmp	r0, r1
 8000a82:	f200 80cb 	bhi.w	8000c1c <__udivmoddi4+0x2c0>
 8000a86:	4643      	mov	r3, r8
 8000a88:	1a09      	subs	r1, r1, r0
 8000a8a:	b2a4      	uxth	r4, r4
 8000a8c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000a90:	fb07 1110 	mls	r1, r7, r0, r1
 8000a94:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000a98:	fb0e fe00 	mul.w	lr, lr, r0
 8000a9c:	45a6      	cmp	lr, r4
 8000a9e:	d908      	bls.n	8000ab2 <__udivmoddi4+0x156>
 8000aa0:	eb1c 0404 	adds.w	r4, ip, r4
 8000aa4:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000aa8:	d202      	bcs.n	8000ab0 <__udivmoddi4+0x154>
 8000aaa:	45a6      	cmp	lr, r4
 8000aac:	f200 80bb 	bhi.w	8000c26 <__udivmoddi4+0x2ca>
 8000ab0:	4608      	mov	r0, r1
 8000ab2:	eba4 040e 	sub.w	r4, r4, lr
 8000ab6:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000aba:	e79c      	b.n	80009f6 <__udivmoddi4+0x9a>
 8000abc:	f1c6 0720 	rsb	r7, r6, #32
 8000ac0:	40b3      	lsls	r3, r6
 8000ac2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ac6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000aca:	fa20 f407 	lsr.w	r4, r0, r7
 8000ace:	fa01 f306 	lsl.w	r3, r1, r6
 8000ad2:	431c      	orrs	r4, r3
 8000ad4:	40f9      	lsrs	r1, r7
 8000ad6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ada:	fa00 f306 	lsl.w	r3, r0, r6
 8000ade:	fbb1 f8f9 	udiv	r8, r1, r9
 8000ae2:	0c20      	lsrs	r0, r4, #16
 8000ae4:	fa1f fe8c 	uxth.w	lr, ip
 8000ae8:	fb09 1118 	mls	r1, r9, r8, r1
 8000aec:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000af0:	fb08 f00e 	mul.w	r0, r8, lr
 8000af4:	4288      	cmp	r0, r1
 8000af6:	fa02 f206 	lsl.w	r2, r2, r6
 8000afa:	d90b      	bls.n	8000b14 <__udivmoddi4+0x1b8>
 8000afc:	eb1c 0101 	adds.w	r1, ip, r1
 8000b00:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000b04:	f080 8088 	bcs.w	8000c18 <__udivmoddi4+0x2bc>
 8000b08:	4288      	cmp	r0, r1
 8000b0a:	f240 8085 	bls.w	8000c18 <__udivmoddi4+0x2bc>
 8000b0e:	f1a8 0802 	sub.w	r8, r8, #2
 8000b12:	4461      	add	r1, ip
 8000b14:	1a09      	subs	r1, r1, r0
 8000b16:	b2a4      	uxth	r4, r4
 8000b18:	fbb1 f0f9 	udiv	r0, r1, r9
 8000b1c:	fb09 1110 	mls	r1, r9, r0, r1
 8000b20:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000b24:	fb00 fe0e 	mul.w	lr, r0, lr
 8000b28:	458e      	cmp	lr, r1
 8000b2a:	d908      	bls.n	8000b3e <__udivmoddi4+0x1e2>
 8000b2c:	eb1c 0101 	adds.w	r1, ip, r1
 8000b30:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000b34:	d26c      	bcs.n	8000c10 <__udivmoddi4+0x2b4>
 8000b36:	458e      	cmp	lr, r1
 8000b38:	d96a      	bls.n	8000c10 <__udivmoddi4+0x2b4>
 8000b3a:	3802      	subs	r0, #2
 8000b3c:	4461      	add	r1, ip
 8000b3e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000b42:	fba0 9402 	umull	r9, r4, r0, r2
 8000b46:	eba1 010e 	sub.w	r1, r1, lr
 8000b4a:	42a1      	cmp	r1, r4
 8000b4c:	46c8      	mov	r8, r9
 8000b4e:	46a6      	mov	lr, r4
 8000b50:	d356      	bcc.n	8000c00 <__udivmoddi4+0x2a4>
 8000b52:	d053      	beq.n	8000bfc <__udivmoddi4+0x2a0>
 8000b54:	b15d      	cbz	r5, 8000b6e <__udivmoddi4+0x212>
 8000b56:	ebb3 0208 	subs.w	r2, r3, r8
 8000b5a:	eb61 010e 	sbc.w	r1, r1, lr
 8000b5e:	fa01 f707 	lsl.w	r7, r1, r7
 8000b62:	fa22 f306 	lsr.w	r3, r2, r6
 8000b66:	40f1      	lsrs	r1, r6
 8000b68:	431f      	orrs	r7, r3
 8000b6a:	e9c5 7100 	strd	r7, r1, [r5]
 8000b6e:	2600      	movs	r6, #0
 8000b70:	4631      	mov	r1, r6
 8000b72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b76:	f1c2 0320 	rsb	r3, r2, #32
 8000b7a:	40d8      	lsrs	r0, r3
 8000b7c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b80:	fa21 f303 	lsr.w	r3, r1, r3
 8000b84:	4091      	lsls	r1, r2
 8000b86:	4301      	orrs	r1, r0
 8000b88:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b8c:	fa1f fe8c 	uxth.w	lr, ip
 8000b90:	fbb3 f0f7 	udiv	r0, r3, r7
 8000b94:	fb07 3610 	mls	r6, r7, r0, r3
 8000b98:	0c0b      	lsrs	r3, r1, #16
 8000b9a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000b9e:	fb00 f60e 	mul.w	r6, r0, lr
 8000ba2:	429e      	cmp	r6, r3
 8000ba4:	fa04 f402 	lsl.w	r4, r4, r2
 8000ba8:	d908      	bls.n	8000bbc <__udivmoddi4+0x260>
 8000baa:	eb1c 0303 	adds.w	r3, ip, r3
 8000bae:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000bb2:	d22f      	bcs.n	8000c14 <__udivmoddi4+0x2b8>
 8000bb4:	429e      	cmp	r6, r3
 8000bb6:	d92d      	bls.n	8000c14 <__udivmoddi4+0x2b8>
 8000bb8:	3802      	subs	r0, #2
 8000bba:	4463      	add	r3, ip
 8000bbc:	1b9b      	subs	r3, r3, r6
 8000bbe:	b289      	uxth	r1, r1
 8000bc0:	fbb3 f6f7 	udiv	r6, r3, r7
 8000bc4:	fb07 3316 	mls	r3, r7, r6, r3
 8000bc8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000bcc:	fb06 f30e 	mul.w	r3, r6, lr
 8000bd0:	428b      	cmp	r3, r1
 8000bd2:	d908      	bls.n	8000be6 <__udivmoddi4+0x28a>
 8000bd4:	eb1c 0101 	adds.w	r1, ip, r1
 8000bd8:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000bdc:	d216      	bcs.n	8000c0c <__udivmoddi4+0x2b0>
 8000bde:	428b      	cmp	r3, r1
 8000be0:	d914      	bls.n	8000c0c <__udivmoddi4+0x2b0>
 8000be2:	3e02      	subs	r6, #2
 8000be4:	4461      	add	r1, ip
 8000be6:	1ac9      	subs	r1, r1, r3
 8000be8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000bec:	e738      	b.n	8000a60 <__udivmoddi4+0x104>
 8000bee:	462e      	mov	r6, r5
 8000bf0:	4628      	mov	r0, r5
 8000bf2:	e705      	b.n	8000a00 <__udivmoddi4+0xa4>
 8000bf4:	4606      	mov	r6, r0
 8000bf6:	e6e3      	b.n	80009c0 <__udivmoddi4+0x64>
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	e6f8      	b.n	80009ee <__udivmoddi4+0x92>
 8000bfc:	454b      	cmp	r3, r9
 8000bfe:	d2a9      	bcs.n	8000b54 <__udivmoddi4+0x1f8>
 8000c00:	ebb9 0802 	subs.w	r8, r9, r2
 8000c04:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000c08:	3801      	subs	r0, #1
 8000c0a:	e7a3      	b.n	8000b54 <__udivmoddi4+0x1f8>
 8000c0c:	4646      	mov	r6, r8
 8000c0e:	e7ea      	b.n	8000be6 <__udivmoddi4+0x28a>
 8000c10:	4620      	mov	r0, r4
 8000c12:	e794      	b.n	8000b3e <__udivmoddi4+0x1e2>
 8000c14:	4640      	mov	r0, r8
 8000c16:	e7d1      	b.n	8000bbc <__udivmoddi4+0x260>
 8000c18:	46d0      	mov	r8, sl
 8000c1a:	e77b      	b.n	8000b14 <__udivmoddi4+0x1b8>
 8000c1c:	3b02      	subs	r3, #2
 8000c1e:	4461      	add	r1, ip
 8000c20:	e732      	b.n	8000a88 <__udivmoddi4+0x12c>
 8000c22:	4630      	mov	r0, r6
 8000c24:	e709      	b.n	8000a3a <__udivmoddi4+0xde>
 8000c26:	4464      	add	r4, ip
 8000c28:	3802      	subs	r0, #2
 8000c2a:	e742      	b.n	8000ab2 <__udivmoddi4+0x156>

08000c2c <__aeabi_idiv0>:
 8000c2c:	4770      	bx	lr
 8000c2e:	bf00      	nop

08000c30 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000c34:	f3bf 8f4f 	dsb	sy
}
 8000c38:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000c3a:	4b06      	ldr	r3, [pc, #24]	; (8000c54 <__NVIC_SystemReset+0x24>)
 8000c3c:	68db      	ldr	r3, [r3, #12]
 8000c3e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000c42:	4904      	ldr	r1, [pc, #16]	; (8000c54 <__NVIC_SystemReset+0x24>)
 8000c44:	4b04      	ldr	r3, [pc, #16]	; (8000c58 <__NVIC_SystemReset+0x28>)
 8000c46:	4313      	orrs	r3, r2
 8000c48:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000c4a:	f3bf 8f4f 	dsb	sy
}
 8000c4e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000c50:	bf00      	nop
 8000c52:	e7fd      	b.n	8000c50 <__NVIC_SystemReset+0x20>
 8000c54:	e000ed00 	.word	0xe000ed00
 8000c58:	05fa0004 	.word	0x05fa0004

08000c5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b082      	sub	sp, #8
 8000c60:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c62:	f002 fb7f 	bl	8003364 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c66:	f000 f87b 	bl	8000d60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c6a:	f000 fa1f 	bl	80010ac <MX_GPIO_Init>
  MX_DMA_Init();
 8000c6e:	f000 f9e7 	bl	8001040 <MX_DMA_Init>
  MX_TIM2_Init();
 8000c72:	f000 f96f 	bl	8000f54 <MX_TIM2_Init>
  MX_RTC_Init();
 8000c76:	f000 f8dd 	bl	8000e34 <MX_RTC_Init>
  MX_FSMC_Init();
 8000c7a:	f000 fabd 	bl	80011f8 <MX_FSMC_Init>
  MX_USART3_UART_Init();
 8000c7e:	f000 f9b5 	bl	8000fec <MX_USART3_UART_Init>
  MX_SPI1_Init();
 8000c82:	f000 f931 	bl	8000ee8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */


  for (uint8_t i = 0; i < 4; i++) {
 8000c86:	2300      	movs	r3, #0
 8000c88:	71fb      	strb	r3, [r7, #7]
 8000c8a:	e01e      	b.n	8000cca <main+0x6e>
	  HAL_Delay(200);
 8000c8c:	20c8      	movs	r0, #200	; 0xc8
 8000c8e:	f002 fbab 	bl	80033e8 <HAL_Delay>
	  HAL_GPIO_WritePin(LED_TIK_GPIO_Port, LED_TIK_Pin, GPIO_PIN_SET);
 8000c92:	2201      	movs	r2, #1
 8000c94:	2180      	movs	r1, #128	; 0x80
 8000c96:	4826      	ldr	r0, [pc, #152]	; (8000d30 <main+0xd4>)
 8000c98:	f003 fa4a 	bl	8004130 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_SET);
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ca2:	4824      	ldr	r0, [pc, #144]	; (8000d34 <main+0xd8>)
 8000ca4:	f003 fa44 	bl	8004130 <HAL_GPIO_WritePin>
	  HAL_Delay(200);
 8000ca8:	20c8      	movs	r0, #200	; 0xc8
 8000caa:	f002 fb9d 	bl	80033e8 <HAL_Delay>
	  HAL_GPIO_WritePin(LED_TIK_GPIO_Port, LED_TIK_Pin, GPIO_PIN_RESET);
 8000cae:	2200      	movs	r2, #0
 8000cb0:	2180      	movs	r1, #128	; 0x80
 8000cb2:	481f      	ldr	r0, [pc, #124]	; (8000d30 <main+0xd4>)
 8000cb4:	f003 fa3c 	bl	8004130 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_RESET);
 8000cb8:	2200      	movs	r2, #0
 8000cba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cbe:	481d      	ldr	r0, [pc, #116]	; (8000d34 <main+0xd8>)
 8000cc0:	f003 fa36 	bl	8004130 <HAL_GPIO_WritePin>
  for (uint8_t i = 0; i < 4; i++) {
 8000cc4:	79fb      	ldrb	r3, [r7, #7]
 8000cc6:	3301      	adds	r3, #1
 8000cc8:	71fb      	strb	r3, [r7, #7]
 8000cca:	79fb      	ldrb	r3, [r7, #7]
 8000ccc:	2b03      	cmp	r3, #3
 8000cce:	d9dd      	bls.n	8000c8c <main+0x30>
  }

  // start timer2 + interrupt
  HAL_TIM_Base_Start_IT(timePort);
 8000cd0:	4b19      	ldr	r3, [pc, #100]	; (8000d38 <main+0xdc>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f005 fbab 	bl	8006430 <HAL_TIM_Base_Start_IT>

  HAL_UART_Receive_IT(logPort, &rxByte, 1);
 8000cda:	4b18      	ldr	r3, [pc, #96]	; (8000d3c <main+0xe0>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	2201      	movs	r2, #1
 8000ce0:	4917      	ldr	r1, [pc, #92]	; (8000d40 <main+0xe4>)
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f006 f823 	bl	8006d2e <HAL_UART_Receive_IT>

  set_Date(epoch);
 8000ce8:	4b16      	ldr	r3, [pc, #88]	; (8000d44 <main+0xe8>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4618      	mov	r0, r3
 8000cee:	f000 fce7 	bl	80016c0 <set_Date>

  ST7789_Reset();
 8000cf2:	f001 fdc3 	bl	800287c <ST7789_Reset>
  ST7789_Init(back_color);
 8000cf6:	4b14      	ldr	r3, [pc, #80]	; (8000d48 <main+0xec>)
 8000cf8:	881b      	ldrh	r3, [r3, #0]
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f001 fdd8 	bl	80028b0 <ST7789_Init>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000d00:	f007 f97a 	bl	8007ff8 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of binSem */
  binSemHandle = osSemaphoreNew(1, 1, &binSem_attributes);
 8000d04:	4a11      	ldr	r2, [pc, #68]	; (8000d4c <main+0xf0>)
 8000d06:	2101      	movs	r1, #1
 8000d08:	2001      	movs	r0, #1
 8000d0a:	f007 fa6e 	bl	80081ea <osSemaphoreNew>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	4a0f      	ldr	r2, [pc, #60]	; (8000d50 <main+0xf4>)
 8000d12:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defTask */
  defTaskHandle = osThreadNew(defThread, NULL, &defTask_attributes);
 8000d14:	4a0f      	ldr	r2, [pc, #60]	; (8000d54 <main+0xf8>)
 8000d16:	2100      	movs	r1, #0
 8000d18:	480f      	ldr	r0, [pc, #60]	; (8000d58 <main+0xfc>)
 8000d1a:	f007 f9b9 	bl	8008090 <osThreadNew>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	4a0e      	ldr	r2, [pc, #56]	; (8000d5c <main+0x100>)
 8000d22:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000d24:	f007 f98e 	bl	8008044 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

    LOOP_FOREVER();
 8000d28:	2001      	movs	r0, #1
 8000d2a:	f002 fb5d 	bl	80033e8 <HAL_Delay>
 8000d2e:	e7fb      	b.n	8000d28 <main+0xcc>
 8000d30:	40020800 	.word	0x40020800
 8000d34:	40020c00 	.word	0x40020c00
 8000d38:	2000002c 	.word	0x2000002c
 8000d3c:	20000030 	.word	0x20000030
 8000d40:	20000b20 	.word	0x20000b20
 8000d44:	20000024 	.word	0x20000024
 8000d48:	20000b26 	.word	0x20000b26
 8000d4c:	0800e0d8 	.word	0x0800e0d8
 8000d50:	20000304 	.word	0x20000304
 8000d54:	0800e0b4 	.word	0x0800e0b4
 8000d58:	08001d81 	.word	0x08001d81
 8000d5c:	20000300 	.word	0x20000300

08000d60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b094      	sub	sp, #80	; 0x50
 8000d64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d66:	f107 0320 	add.w	r3, r7, #32
 8000d6a:	2230      	movs	r2, #48	; 0x30
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	4618      	mov	r0, r3
 8000d70:	f00a f982 	bl	800b078 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d74:	f107 030c 	add.w	r3, r7, #12
 8000d78:	2200      	movs	r2, #0
 8000d7a:	601a      	str	r2, [r3, #0]
 8000d7c:	605a      	str	r2, [r3, #4]
 8000d7e:	609a      	str	r2, [r3, #8]
 8000d80:	60da      	str	r2, [r3, #12]
 8000d82:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d84:	2300      	movs	r3, #0
 8000d86:	60bb      	str	r3, [r7, #8]
 8000d88:	4b28      	ldr	r3, [pc, #160]	; (8000e2c <SystemClock_Config+0xcc>)
 8000d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d8c:	4a27      	ldr	r2, [pc, #156]	; (8000e2c <SystemClock_Config+0xcc>)
 8000d8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d92:	6413      	str	r3, [r2, #64]	; 0x40
 8000d94:	4b25      	ldr	r3, [pc, #148]	; (8000e2c <SystemClock_Config+0xcc>)
 8000d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d9c:	60bb      	str	r3, [r7, #8]
 8000d9e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000da0:	2300      	movs	r3, #0
 8000da2:	607b      	str	r3, [r7, #4]
 8000da4:	4b22      	ldr	r3, [pc, #136]	; (8000e30 <SystemClock_Config+0xd0>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a21      	ldr	r2, [pc, #132]	; (8000e30 <SystemClock_Config+0xd0>)
 8000daa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000dae:	6013      	str	r3, [r2, #0]
 8000db0:	4b1f      	ldr	r3, [pc, #124]	; (8000e30 <SystemClock_Config+0xd0>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000db8:	607b      	str	r3, [r7, #4]
 8000dba:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000dbc:	2301      	movs	r3, #1
 8000dbe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000dc0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000dc4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dc6:	2302      	movs	r3, #2
 8000dc8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000dca:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000dce:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000dd0:	2308      	movs	r3, #8
 8000dd2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000dd4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000dd8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000dda:	2302      	movs	r3, #2
 8000ddc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000dde:	2307      	movs	r3, #7
 8000de0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000de2:	f107 0320 	add.w	r3, r7, #32
 8000de6:	4618      	mov	r0, r3
 8000de8:	f003 fd04 	bl	80047f4 <HAL_RCC_OscConfig>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d001      	beq.n	8000df6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000df2:	f001 fbb1 	bl	8002558 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000df6:	230f      	movs	r3, #15
 8000df8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dfa:	2302      	movs	r3, #2
 8000dfc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8000e02:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000e06:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000e08:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e0c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000e0e:	f107 030c 	add.w	r3, r7, #12
 8000e12:	2105      	movs	r1, #5
 8000e14:	4618      	mov	r0, r3
 8000e16:	f003 ff65 	bl	8004ce4 <HAL_RCC_ClockConfig>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d001      	beq.n	8000e24 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000e20:	f001 fb9a 	bl	8002558 <Error_Handler>
  }
}
 8000e24:	bf00      	nop
 8000e26:	3750      	adds	r7, #80	; 0x50
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	40023800 	.word	0x40023800
 8000e30:	40007000 	.word	0x40007000

08000e34 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b086      	sub	sp, #24
 8000e38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000e3a:	1d3b      	adds	r3, r7, #4
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	601a      	str	r2, [r3, #0]
 8000e40:	605a      	str	r2, [r3, #4]
 8000e42:	609a      	str	r2, [r3, #8]
 8000e44:	60da      	str	r2, [r3, #12]
 8000e46:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000e48:	2300      	movs	r3, #0
 8000e4a:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000e4c:	4b24      	ldr	r3, [pc, #144]	; (8000ee0 <MX_RTC_Init+0xac>)
 8000e4e:	4a25      	ldr	r2, [pc, #148]	; (8000ee4 <MX_RTC_Init+0xb0>)
 8000e50:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000e52:	4b23      	ldr	r3, [pc, #140]	; (8000ee0 <MX_RTC_Init+0xac>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000e58:	4b21      	ldr	r3, [pc, #132]	; (8000ee0 <MX_RTC_Init+0xac>)
 8000e5a:	227f      	movs	r2, #127	; 0x7f
 8000e5c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 2499;
 8000e5e:	4b20      	ldr	r3, [pc, #128]	; (8000ee0 <MX_RTC_Init+0xac>)
 8000e60:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8000e64:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000e66:	4b1e      	ldr	r3, [pc, #120]	; (8000ee0 <MX_RTC_Init+0xac>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000e6c:	4b1c      	ldr	r3, [pc, #112]	; (8000ee0 <MX_RTC_Init+0xac>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000e72:	4b1b      	ldr	r3, [pc, #108]	; (8000ee0 <MX_RTC_Init+0xac>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000e78:	4819      	ldr	r0, [pc, #100]	; (8000ee0 <MX_RTC_Init+0xac>)
 8000e7a:	f004 fa67 	bl	800534c <HAL_RTC_Init>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d001      	beq.n	8000e88 <MX_RTC_Init+0x54>
  {
    Error_Handler();
 8000e84:	f001 fb68 	bl	8002558 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8000e90:	2300      	movs	r3, #0
 8000e92:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000e94:	2300      	movs	r3, #0
 8000e96:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8000e9c:	1d3b      	adds	r3, r7, #4
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	480f      	ldr	r0, [pc, #60]	; (8000ee0 <MX_RTC_Init+0xac>)
 8000ea4:	f004 fae3 	bl	800546e <HAL_RTC_SetTime>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <MX_RTC_Init+0x7e>
  {
    Error_Handler();
 8000eae:	f001 fb53 	bl	8002558 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	707b      	strb	r3, [r7, #1]
  sDate.Date = 1;
 8000eba:	2301      	movs	r3, #1
 8000ebc:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8000ec2:	463b      	mov	r3, r7
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	4805      	ldr	r0, [pc, #20]	; (8000ee0 <MX_RTC_Init+0xac>)
 8000eca:	f004 fbeb 	bl	80056a4 <HAL_RTC_SetDate>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d001      	beq.n	8000ed8 <MX_RTC_Init+0xa4>
  {
    Error_Handler();
 8000ed4:	f001 fb40 	bl	8002558 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000ed8:	bf00      	nop
 8000eda:	3718      	adds	r7, #24
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	200000fc 	.word	0x200000fc
 8000ee4:	40002800 	.word	0x40002800

08000ee8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000eec:	4b17      	ldr	r3, [pc, #92]	; (8000f4c <MX_SPI1_Init+0x64>)
 8000eee:	4a18      	ldr	r2, [pc, #96]	; (8000f50 <MX_SPI1_Init+0x68>)
 8000ef0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000ef2:	4b16      	ldr	r3, [pc, #88]	; (8000f4c <MX_SPI1_Init+0x64>)
 8000ef4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000ef8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000efa:	4b14      	ldr	r3, [pc, #80]	; (8000f4c <MX_SPI1_Init+0x64>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f00:	4b12      	ldr	r3, [pc, #72]	; (8000f4c <MX_SPI1_Init+0x64>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000f06:	4b11      	ldr	r3, [pc, #68]	; (8000f4c <MX_SPI1_Init+0x64>)
 8000f08:	2202      	movs	r2, #2
 8000f0a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f0c:	4b0f      	ldr	r3, [pc, #60]	; (8000f4c <MX_SPI1_Init+0x64>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000f12:	4b0e      	ldr	r3, [pc, #56]	; (8000f4c <MX_SPI1_Init+0x64>)
 8000f14:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f18:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000f1a:	4b0c      	ldr	r3, [pc, #48]	; (8000f4c <MX_SPI1_Init+0x64>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f20:	4b0a      	ldr	r3, [pc, #40]	; (8000f4c <MX_SPI1_Init+0x64>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f26:	4b09      	ldr	r3, [pc, #36]	; (8000f4c <MX_SPI1_Init+0x64>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f2c:	4b07      	ldr	r3, [pc, #28]	; (8000f4c <MX_SPI1_Init+0x64>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000f32:	4b06      	ldr	r3, [pc, #24]	; (8000f4c <MX_SPI1_Init+0x64>)
 8000f34:	220a      	movs	r2, #10
 8000f36:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000f38:	4804      	ldr	r0, [pc, #16]	; (8000f4c <MX_SPI1_Init+0x64>)
 8000f3a:	f004 fd39 	bl	80059b0 <HAL_SPI_Init>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d001      	beq.n	8000f48 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000f44:	f001 fb08 	bl	8002558 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000f48:	bf00      	nop
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	2000011c 	.word	0x2000011c
 8000f50:	40013000 	.word	0x40013000

08000f54 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b086      	sub	sp, #24
 8000f58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f5a:	f107 0308 	add.w	r3, r7, #8
 8000f5e:	2200      	movs	r2, #0
 8000f60:	601a      	str	r2, [r3, #0]
 8000f62:	605a      	str	r2, [r3, #4]
 8000f64:	609a      	str	r2, [r3, #8]
 8000f66:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f68:	463b      	mov	r3, r7
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	601a      	str	r2, [r3, #0]
 8000f6e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */
  	  //  APB1 - 42MHz
  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000f70:	4b1d      	ldr	r3, [pc, #116]	; (8000fe8 <MX_TIM2_Init+0x94>)
 8000f72:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f76:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 41999;
 8000f78:	4b1b      	ldr	r3, [pc, #108]	; (8000fe8 <MX_TIM2_Init+0x94>)
 8000f7a:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8000f7e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f80:	4b19      	ldr	r3, [pc, #100]	; (8000fe8 <MX_TIM2_Init+0x94>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 249;
 8000f86:	4b18      	ldr	r3, [pc, #96]	; (8000fe8 <MX_TIM2_Init+0x94>)
 8000f88:	22f9      	movs	r2, #249	; 0xf9
 8000f8a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f8c:	4b16      	ldr	r3, [pc, #88]	; (8000fe8 <MX_TIM2_Init+0x94>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000f92:	4b15      	ldr	r3, [pc, #84]	; (8000fe8 <MX_TIM2_Init+0x94>)
 8000f94:	2280      	movs	r2, #128	; 0x80
 8000f96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f98:	4813      	ldr	r0, [pc, #76]	; (8000fe8 <MX_TIM2_Init+0x94>)
 8000f9a:	f005 f9f9 	bl	8006390 <HAL_TIM_Base_Init>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d001      	beq.n	8000fa8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000fa4:	f001 fad8 	bl	8002558 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fa8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fac:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000fae:	f107 0308 	add.w	r3, r7, #8
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	480c      	ldr	r0, [pc, #48]	; (8000fe8 <MX_TIM2_Init+0x94>)
 8000fb6:	f005 fbb3 	bl	8006720 <HAL_TIM_ConfigClockSource>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000fc0:	f001 faca 	bl	8002558 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000fc4:	2320      	movs	r3, #32
 8000fc6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000fcc:	463b      	mov	r3, r7
 8000fce:	4619      	mov	r1, r3
 8000fd0:	4805      	ldr	r0, [pc, #20]	; (8000fe8 <MX_TIM2_Init+0x94>)
 8000fd2:	f005 fdcf 	bl	8006b74 <HAL_TIMEx_MasterConfigSynchronization>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d001      	beq.n	8000fe0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000fdc:	f001 fabc 	bl	8002558 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000fe0:	bf00      	nop
 8000fe2:	3718      	adds	r7, #24
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	200001d4 	.word	0x200001d4

08000fec <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000ff0:	4b11      	ldr	r3, [pc, #68]	; (8001038 <MX_USART3_UART_Init+0x4c>)
 8000ff2:	4a12      	ldr	r2, [pc, #72]	; (800103c <MX_USART3_UART_Init+0x50>)
 8000ff4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000ff6:	4b10      	ldr	r3, [pc, #64]	; (8001038 <MX_USART3_UART_Init+0x4c>)
 8000ff8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ffc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000ffe:	4b0e      	ldr	r3, [pc, #56]	; (8001038 <MX_USART3_UART_Init+0x4c>)
 8001000:	2200      	movs	r2, #0
 8001002:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001004:	4b0c      	ldr	r3, [pc, #48]	; (8001038 <MX_USART3_UART_Init+0x4c>)
 8001006:	2200      	movs	r2, #0
 8001008:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800100a:	4b0b      	ldr	r3, [pc, #44]	; (8001038 <MX_USART3_UART_Init+0x4c>)
 800100c:	2200      	movs	r2, #0
 800100e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001010:	4b09      	ldr	r3, [pc, #36]	; (8001038 <MX_USART3_UART_Init+0x4c>)
 8001012:	220c      	movs	r2, #12
 8001014:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001016:	4b08      	ldr	r3, [pc, #32]	; (8001038 <MX_USART3_UART_Init+0x4c>)
 8001018:	2200      	movs	r2, #0
 800101a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800101c:	4b06      	ldr	r3, [pc, #24]	; (8001038 <MX_USART3_UART_Init+0x4c>)
 800101e:	2200      	movs	r2, #0
 8001020:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001022:	4805      	ldr	r0, [pc, #20]	; (8001038 <MX_USART3_UART_Init+0x4c>)
 8001024:	f005 fe36 	bl	8006c94 <HAL_UART_Init>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d001      	beq.n	8001032 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800102e:	f001 fa93 	bl	8002558 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001032:	bf00      	nop
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	2000021c 	.word	0x2000021c
 800103c:	40004800 	.word	0x40004800

08001040 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001046:	2300      	movs	r3, #0
 8001048:	607b      	str	r3, [r7, #4]
 800104a:	4b17      	ldr	r3, [pc, #92]	; (80010a8 <MX_DMA_Init+0x68>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104e:	4a16      	ldr	r2, [pc, #88]	; (80010a8 <MX_DMA_Init+0x68>)
 8001050:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001054:	6313      	str	r3, [r2, #48]	; 0x30
 8001056:	4b14      	ldr	r3, [pc, #80]	; (80010a8 <MX_DMA_Init+0x68>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800105e:	607b      	str	r3, [r7, #4]
 8001060:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001062:	2300      	movs	r3, #0
 8001064:	603b      	str	r3, [r7, #0]
 8001066:	4b10      	ldr	r3, [pc, #64]	; (80010a8 <MX_DMA_Init+0x68>)
 8001068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800106a:	4a0f      	ldr	r2, [pc, #60]	; (80010a8 <MX_DMA_Init+0x68>)
 800106c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001070:	6313      	str	r3, [r2, #48]	; 0x30
 8001072:	4b0d      	ldr	r3, [pc, #52]	; (80010a8 <MX_DMA_Init+0x68>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001076:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800107a:	603b      	str	r3, [r7, #0]
 800107c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 2, 0);
 800107e:	2200      	movs	r2, #0
 8001080:	2102      	movs	r1, #2
 8001082:	200e      	movs	r0, #14
 8001084:	f002 fa8c 	bl	80035a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001088:	200e      	movs	r0, #14
 800108a:	f002 faa5 	bl	80035d8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 2, 0);
 800108e:	2200      	movs	r2, #0
 8001090:	2102      	movs	r1, #2
 8001092:	203b      	movs	r0, #59	; 0x3b
 8001094:	f002 fa84 	bl	80035a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001098:	203b      	movs	r0, #59	; 0x3b
 800109a:	f002 fa9d 	bl	80035d8 <HAL_NVIC_EnableIRQ>

}
 800109e:	bf00      	nop
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	40023800 	.word	0x40023800

080010ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b08c      	sub	sp, #48	; 0x30
 80010b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b2:	f107 031c 	add.w	r3, r7, #28
 80010b6:	2200      	movs	r2, #0
 80010b8:	601a      	str	r2, [r3, #0]
 80010ba:	605a      	str	r2, [r3, #4]
 80010bc:	609a      	str	r2, [r3, #8]
 80010be:	60da      	str	r2, [r3, #12]
 80010c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010c2:	2300      	movs	r3, #0
 80010c4:	61bb      	str	r3, [r7, #24]
 80010c6:	4b48      	ldr	r3, [pc, #288]	; (80011e8 <MX_GPIO_Init+0x13c>)
 80010c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ca:	4a47      	ldr	r2, [pc, #284]	; (80011e8 <MX_GPIO_Init+0x13c>)
 80010cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010d0:	6313      	str	r3, [r2, #48]	; 0x30
 80010d2:	4b45      	ldr	r3, [pc, #276]	; (80011e8 <MX_GPIO_Init+0x13c>)
 80010d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010da:	61bb      	str	r3, [r7, #24]
 80010dc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010de:	2300      	movs	r3, #0
 80010e0:	617b      	str	r3, [r7, #20]
 80010e2:	4b41      	ldr	r3, [pc, #260]	; (80011e8 <MX_GPIO_Init+0x13c>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e6:	4a40      	ldr	r2, [pc, #256]	; (80011e8 <MX_GPIO_Init+0x13c>)
 80010e8:	f043 0301 	orr.w	r3, r3, #1
 80010ec:	6313      	str	r3, [r2, #48]	; 0x30
 80010ee:	4b3e      	ldr	r3, [pc, #248]	; (80011e8 <MX_GPIO_Init+0x13c>)
 80010f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f2:	f003 0301 	and.w	r3, r3, #1
 80010f6:	617b      	str	r3, [r7, #20]
 80010f8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80010fa:	2300      	movs	r3, #0
 80010fc:	613b      	str	r3, [r7, #16]
 80010fe:	4b3a      	ldr	r3, [pc, #232]	; (80011e8 <MX_GPIO_Init+0x13c>)
 8001100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001102:	4a39      	ldr	r2, [pc, #228]	; (80011e8 <MX_GPIO_Init+0x13c>)
 8001104:	f043 0310 	orr.w	r3, r3, #16
 8001108:	6313      	str	r3, [r2, #48]	; 0x30
 800110a:	4b37      	ldr	r3, [pc, #220]	; (80011e8 <MX_GPIO_Init+0x13c>)
 800110c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110e:	f003 0310 	and.w	r3, r3, #16
 8001112:	613b      	str	r3, [r7, #16]
 8001114:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001116:	2300      	movs	r3, #0
 8001118:	60fb      	str	r3, [r7, #12]
 800111a:	4b33      	ldr	r3, [pc, #204]	; (80011e8 <MX_GPIO_Init+0x13c>)
 800111c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111e:	4a32      	ldr	r2, [pc, #200]	; (80011e8 <MX_GPIO_Init+0x13c>)
 8001120:	f043 0302 	orr.w	r3, r3, #2
 8001124:	6313      	str	r3, [r2, #48]	; 0x30
 8001126:	4b30      	ldr	r3, [pc, #192]	; (80011e8 <MX_GPIO_Init+0x13c>)
 8001128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800112a:	f003 0302 	and.w	r3, r3, #2
 800112e:	60fb      	str	r3, [r7, #12]
 8001130:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001132:	2300      	movs	r3, #0
 8001134:	60bb      	str	r3, [r7, #8]
 8001136:	4b2c      	ldr	r3, [pc, #176]	; (80011e8 <MX_GPIO_Init+0x13c>)
 8001138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800113a:	4a2b      	ldr	r2, [pc, #172]	; (80011e8 <MX_GPIO_Init+0x13c>)
 800113c:	f043 0308 	orr.w	r3, r3, #8
 8001140:	6313      	str	r3, [r2, #48]	; 0x30
 8001142:	4b29      	ldr	r3, [pc, #164]	; (80011e8 <MX_GPIO_Init+0x13c>)
 8001144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001146:	f003 0308 	and.w	r3, r3, #8
 800114a:	60bb      	str	r3, [r7, #8]
 800114c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800114e:	2300      	movs	r3, #0
 8001150:	607b      	str	r3, [r7, #4]
 8001152:	4b25      	ldr	r3, [pc, #148]	; (80011e8 <MX_GPIO_Init+0x13c>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001156:	4a24      	ldr	r2, [pc, #144]	; (80011e8 <MX_GPIO_Init+0x13c>)
 8001158:	f043 0304 	orr.w	r3, r3, #4
 800115c:	6313      	str	r3, [r2, #48]	; 0x30
 800115e:	4b22      	ldr	r3, [pc, #136]	; (80011e8 <MX_GPIO_Init+0x13c>)
 8001160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001162:	f003 0304 	and.w	r3, r3, #4
 8001166:	607b      	str	r3, [r7, #4]
 8001168:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IPS_RES_Pin|IPS_DC_Pin|IPS_BLK_Pin, GPIO_PIN_SET);
 800116a:	2201      	movs	r2, #1
 800116c:	210e      	movs	r1, #14
 800116e:	481f      	ldr	r0, [pc, #124]	; (80011ec <MX_GPIO_Init+0x140>)
 8001170:	f002 ffde 	bl	8004130 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_SET);
 8001174:	2201      	movs	r2, #1
 8001176:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800117a:	481d      	ldr	r0, [pc, #116]	; (80011f0 <MX_GPIO_Init+0x144>)
 800117c:	f002 ffd8 	bl	8004130 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_TIK_GPIO_Port, LED_TIK_Pin, GPIO_PIN_RESET);
 8001180:	2200      	movs	r2, #0
 8001182:	2180      	movs	r1, #128	; 0x80
 8001184:	481b      	ldr	r0, [pc, #108]	; (80011f4 <MX_GPIO_Init+0x148>)
 8001186:	f002 ffd3 	bl	8004130 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : IPS_RES_Pin IPS_DC_Pin IPS_BLK_Pin */
  GPIO_InitStruct.Pin = IPS_RES_Pin|IPS_DC_Pin|IPS_BLK_Pin;
 800118a:	230e      	movs	r3, #14
 800118c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800118e:	2301      	movs	r3, #1
 8001190:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001192:	2301      	movs	r3, #1
 8001194:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001196:	2301      	movs	r3, #1
 8001198:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800119a:	f107 031c 	add.w	r3, r7, #28
 800119e:	4619      	mov	r1, r3
 80011a0:	4812      	ldr	r0, [pc, #72]	; (80011ec <MX_GPIO_Init+0x140>)
 80011a2:	f002 fe29 	bl	8003df8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_ERR_Pin */
  GPIO_InitStruct.Pin = LED_ERR_Pin;
 80011a6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ac:	2301      	movs	r3, #1
 80011ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011b0:	2301      	movs	r3, #1
 80011b2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011b4:	2302      	movs	r3, #2
 80011b6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED_ERR_GPIO_Port, &GPIO_InitStruct);
 80011b8:	f107 031c 	add.w	r3, r7, #28
 80011bc:	4619      	mov	r1, r3
 80011be:	480c      	ldr	r0, [pc, #48]	; (80011f0 <MX_GPIO_Init+0x144>)
 80011c0:	f002 fe1a 	bl	8003df8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_TIK_Pin */
  GPIO_InitStruct.Pin = LED_TIK_Pin;
 80011c4:	2380      	movs	r3, #128	; 0x80
 80011c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011c8:	2301      	movs	r3, #1
 80011ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80011cc:	2302      	movs	r3, #2
 80011ce:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80011d0:	2301      	movs	r3, #1
 80011d2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED_TIK_GPIO_Port, &GPIO_InitStruct);
 80011d4:	f107 031c 	add.w	r3, r7, #28
 80011d8:	4619      	mov	r1, r3
 80011da:	4806      	ldr	r0, [pc, #24]	; (80011f4 <MX_GPIO_Init+0x148>)
 80011dc:	f002 fe0c 	bl	8003df8 <HAL_GPIO_Init>

}
 80011e0:	bf00      	nop
 80011e2:	3730      	adds	r7, #48	; 0x30
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	40023800 	.word	0x40023800
 80011ec:	40020000 	.word	0x40020000
 80011f0:	40020c00 	.word	0x40020c00
 80011f4:	40020800 	.word	0x40020800

080011f8 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 80011f8:	b5b0      	push	{r4, r5, r7, lr}
 80011fa:	b088      	sub	sp, #32
 80011fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

	cb_nandCounter = 0;
 80011fe:	4b50      	ldr	r3, [pc, #320]	; (8001340 <MX_FSMC_Init+0x148>)
 8001200:	2200      	movs	r2, #0
 8001202:	601a      	str	r2, [r3, #0]

  /* USER CODE END FSMC_Init 0 */

  FSMC_NAND_PCC_TimingTypeDef ComSpaceTiming = {0};
 8001204:	f107 0310 	add.w	r3, r7, #16
 8001208:	2200      	movs	r2, #0
 800120a:	601a      	str	r2, [r3, #0]
 800120c:	605a      	str	r2, [r3, #4]
 800120e:	609a      	str	r2, [r3, #8]
 8001210:	60da      	str	r2, [r3, #12]
  FSMC_NAND_PCC_TimingTypeDef AttSpaceTiming = {0};
 8001212:	463b      	mov	r3, r7
 8001214:	2200      	movs	r2, #0
 8001216:	601a      	str	r2, [r3, #0]
 8001218:	605a      	str	r2, [r3, #4]
 800121a:	609a      	str	r2, [r3, #8]
 800121c:	60da      	str	r2, [r3, #12]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the NAND1 memory initialization sequence
  */
  hnand1.Instance = FSMC_NAND_DEVICE;
 800121e:	4b49      	ldr	r3, [pc, #292]	; (8001344 <MX_FSMC_Init+0x14c>)
 8001220:	4a49      	ldr	r2, [pc, #292]	; (8001348 <MX_FSMC_Init+0x150>)
 8001222:	601a      	str	r2, [r3, #0]
  /* hnand1.Init */
  hnand1.Init.NandBank = FSMC_NAND_BANK2;
 8001224:	4b47      	ldr	r3, [pc, #284]	; (8001344 <MX_FSMC_Init+0x14c>)
 8001226:	2210      	movs	r2, #16
 8001228:	605a      	str	r2, [r3, #4]
  hnand1.Init.Waitfeature = FSMC_NAND_PCC_WAIT_FEATURE_ENABLE;
 800122a:	4b46      	ldr	r3, [pc, #280]	; (8001344 <MX_FSMC_Init+0x14c>)
 800122c:	2202      	movs	r2, #2
 800122e:	609a      	str	r2, [r3, #8]
  hnand1.Init.MemoryDataWidth = FSMC_NAND_PCC_MEM_BUS_WIDTH_8;
 8001230:	4b44      	ldr	r3, [pc, #272]	; (8001344 <MX_FSMC_Init+0x14c>)
 8001232:	2200      	movs	r2, #0
 8001234:	60da      	str	r2, [r3, #12]
  hnand1.Init.EccComputation = FSMC_NAND_ECC_DISABLE;
 8001236:	4b43      	ldr	r3, [pc, #268]	; (8001344 <MX_FSMC_Init+0x14c>)
 8001238:	2200      	movs	r2, #0
 800123a:	611a      	str	r2, [r3, #16]
  hnand1.Init.ECCPageSize = FSMC_NAND_ECC_PAGE_SIZE_256BYTE;
 800123c:	4b41      	ldr	r3, [pc, #260]	; (8001344 <MX_FSMC_Init+0x14c>)
 800123e:	2200      	movs	r2, #0
 8001240:	615a      	str	r2, [r3, #20]
  hnand1.Init.TCLRSetupTime = 0;
 8001242:	4b40      	ldr	r3, [pc, #256]	; (8001344 <MX_FSMC_Init+0x14c>)
 8001244:	2200      	movs	r2, #0
 8001246:	619a      	str	r2, [r3, #24]
  hnand1.Init.TARSetupTime = 0;
 8001248:	4b3e      	ldr	r3, [pc, #248]	; (8001344 <MX_FSMC_Init+0x14c>)
 800124a:	2200      	movs	r2, #0
 800124c:	61da      	str	r2, [r3, #28]
  /* hnand1.Config */
  hnand1.Config.PageSize = 2048;
 800124e:	4b3d      	ldr	r3, [pc, #244]	; (8001344 <MX_FSMC_Init+0x14c>)
 8001250:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001254:	625a      	str	r2, [r3, #36]	; 0x24
  hnand1.Config.SpareAreaSize = 16;
 8001256:	4b3b      	ldr	r3, [pc, #236]	; (8001344 <MX_FSMC_Init+0x14c>)
 8001258:	2210      	movs	r2, #16
 800125a:	629a      	str	r2, [r3, #40]	; 0x28
  hnand1.Config.BlockSize = 131072;
 800125c:	4b39      	ldr	r3, [pc, #228]	; (8001344 <MX_FSMC_Init+0x14c>)
 800125e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001262:	62da      	str	r2, [r3, #44]	; 0x2c
  hnand1.Config.BlockNbr = 1024;
 8001264:	4b37      	ldr	r3, [pc, #220]	; (8001344 <MX_FSMC_Init+0x14c>)
 8001266:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800126a:	631a      	str	r2, [r3, #48]	; 0x30
  hnand1.Config.PlaneNbr = 1;
 800126c:	4b35      	ldr	r3, [pc, #212]	; (8001344 <MX_FSMC_Init+0x14c>)
 800126e:	2201      	movs	r2, #1
 8001270:	635a      	str	r2, [r3, #52]	; 0x34
  hnand1.Config.PlaneSize = 134217728;
 8001272:	4b34      	ldr	r3, [pc, #208]	; (8001344 <MX_FSMC_Init+0x14c>)
 8001274:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001278:	639a      	str	r2, [r3, #56]	; 0x38
  hnand1.Config.ExtraCommandEnable = ENABLE;
 800127a:	4b32      	ldr	r3, [pc, #200]	; (8001344 <MX_FSMC_Init+0x14c>)
 800127c:	2201      	movs	r2, #1
 800127e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* ComSpaceTiming */
  ComSpaceTiming.SetupTime = 252;
 8001282:	23fc      	movs	r3, #252	; 0xfc
 8001284:	613b      	str	r3, [r7, #16]
  ComSpaceTiming.WaitSetupTime = 252;
 8001286:	23fc      	movs	r3, #252	; 0xfc
 8001288:	617b      	str	r3, [r7, #20]
  ComSpaceTiming.HoldSetupTime = 252;
 800128a:	23fc      	movs	r3, #252	; 0xfc
 800128c:	61bb      	str	r3, [r7, #24]
  ComSpaceTiming.HiZSetupTime = 252;
 800128e:	23fc      	movs	r3, #252	; 0xfc
 8001290:	61fb      	str	r3, [r7, #28]
  /* AttSpaceTiming */
  AttSpaceTiming.SetupTime = 252;
 8001292:	23fc      	movs	r3, #252	; 0xfc
 8001294:	603b      	str	r3, [r7, #0]
  AttSpaceTiming.WaitSetupTime = 252;
 8001296:	23fc      	movs	r3, #252	; 0xfc
 8001298:	607b      	str	r3, [r7, #4]
  AttSpaceTiming.HoldSetupTime = 252;
 800129a:	23fc      	movs	r3, #252	; 0xfc
 800129c:	60bb      	str	r3, [r7, #8]
  AttSpaceTiming.HiZSetupTime = 252;
 800129e:	23fc      	movs	r3, #252	; 0xfc
 80012a0:	60fb      	str	r3, [r7, #12]

  if (HAL_NAND_Init(&hnand1, &ComSpaceTiming, &AttSpaceTiming) != HAL_OK)
 80012a2:	463a      	mov	r2, r7
 80012a4:	f107 0310 	add.w	r3, r7, #16
 80012a8:	4619      	mov	r1, r3
 80012aa:	4826      	ldr	r0, [pc, #152]	; (8001344 <MX_FSMC_Init+0x14c>)
 80012ac:	f002 ff73 	bl	8004196 <HAL_NAND_Init>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <MX_FSMC_Init+0xc2>
  {
    Error_Handler( );
 80012b6:	f001 f94f 	bl	8002558 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  if (HAL_NAND_Read_IDs(&hnand1, &nandID) == HAL_OK) {
 80012ba:	4924      	ldr	r1, [pc, #144]	; (800134c <MX_FSMC_Init+0x154>)
 80012bc:	4821      	ldr	r0, [pc, #132]	; (8001344 <MX_FSMC_Init+0x14c>)
 80012be:	f000 f84f 	bl	8001360 <HAL_NAND_Read_IDs>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d136      	bne.n	8001336 <MX_FSMC_Init+0x13e>

	  nandState = HAL_NAND_GetState(&hnand1);
 80012c8:	481e      	ldr	r0, [pc, #120]	; (8001344 <MX_FSMC_Init+0x14c>)
 80012ca:	f003 fa85 	bl	80047d8 <HAL_NAND_GetState>
 80012ce:	4603      	mov	r3, r0
 80012d0:	461a      	mov	r2, r3
 80012d2:	4b1f      	ldr	r3, [pc, #124]	; (8001350 <MX_FSMC_Init+0x158>)
 80012d4:	701a      	strb	r2, [r3, #0]

	  memcpy((uint8_t *)&chipConf, (uint8_t *)&hnand1.Config, sizeof(s_chipConf));
 80012d6:	4a1f      	ldr	r2, [pc, #124]	; (8001354 <MX_FSMC_Init+0x15c>)
 80012d8:	4b1a      	ldr	r3, [pc, #104]	; (8001344 <MX_FSMC_Init+0x14c>)
 80012da:	4615      	mov	r5, r2
 80012dc:	f103 0424 	add.w	r4, r3, #36	; 0x24
 80012e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80012e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80012e4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80012e8:	e885 0003 	stmia.w	r5, {r0, r1}

	  if ((chipConf.PageSize > 0) && (chipConf.PageSize <= MAX_NAND_BUF)) {
 80012ec:	4b19      	ldr	r3, [pc, #100]	; (8001354 <MX_FSMC_Init+0x15c>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d019      	beq.n	8001328 <MX_FSMC_Init+0x130>
 80012f4:	4b17      	ldr	r3, [pc, #92]	; (8001354 <MX_FSMC_Init+0x15c>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80012fc:	d814      	bhi.n	8001328 <MX_FSMC_Init+0x130>
		  rdBuf = (uint8_t *)calloc(1, chipConf.PageSize);
 80012fe:	4b15      	ldr	r3, [pc, #84]	; (8001354 <MX_FSMC_Init+0x15c>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	4619      	mov	r1, r3
 8001304:	2001      	movs	r0, #1
 8001306:	f009 fdc1 	bl	800ae8c <calloc>
 800130a:	4603      	mov	r3, r0
 800130c:	461a      	mov	r2, r3
 800130e:	4b12      	ldr	r3, [pc, #72]	; (8001358 <MX_FSMC_Init+0x160>)
 8001310:	601a      	str	r2, [r3, #0]
		  if (!rdBuf) devError |= devMEM;
 8001312:	4b11      	ldr	r3, [pc, #68]	; (8001358 <MX_FSMC_Init+0x160>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d10d      	bne.n	8001336 <MX_FSMC_Init+0x13e>
 800131a:	4b10      	ldr	r3, [pc, #64]	; (800135c <MX_FSMC_Init+0x164>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f043 0302 	orr.w	r3, r3, #2
 8001322:	4a0e      	ldr	r2, [pc, #56]	; (800135c <MX_FSMC_Init+0x164>)
 8001324:	6013      	str	r3, [r2, #0]
 8001326:	e006      	b.n	8001336 <MX_FSMC_Init+0x13e>
	  } else {
		  devError |= devNAND;
 8001328:	4b0c      	ldr	r3, [pc, #48]	; (800135c <MX_FSMC_Init+0x164>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f043 0306 	orr.w	r3, r3, #6
 8001330:	4a0a      	ldr	r2, [pc, #40]	; (800135c <MX_FSMC_Init+0x164>)
 8001332:	6013      	str	r3, [r2, #0]

  }


  /* USER CODE END FSMC_Init 2 */
}
 8001334:	e7ff      	b.n	8001336 <MX_FSMC_Init+0x13e>
 8001336:	bf00      	nop
 8001338:	3720      	adds	r7, #32
 800133a:	46bd      	mov	sp, r7
 800133c:	bdb0      	pop	{r4, r5, r7, pc}
 800133e:	bf00      	nop
 8001340:	20000b38 	.word	0x20000b38
 8001344:	200002c0 	.word	0x200002c0
 8001348:	a0000060 	.word	0xa0000060
 800134c:	20000b3c 	.word	0x20000b3c
 8001350:	20000040 	.word	0x20000040
 8001354:	20000b44 	.word	0x20000b44
 8001358:	20000b5c 	.word	0x20000b5c
 800135c:	2000030c 	.word	0x2000030c

08001360 <HAL_NAND_Read_IDs>:

/* USER CODE BEGIN 4 */

HAL_StatusTypeDef HAL_NAND_Read_IDs(NAND_HandleTypeDef *hnand, NAND_IDsTypeDef *pNAND_ID)
{
 8001360:	b480      	push	{r7}
 8001362:	b087      	sub	sp, #28
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
 8001368:	6039      	str	r1, [r7, #0]
__IO uint32_t data = 0U;
 800136a:	2300      	movs	r3, #0
 800136c:	613b      	str	r3, [r7, #16]
__IO uint32_t data1 = 0U;
 800136e:	2300      	movs	r3, #0
 8001370:	60fb      	str	r3, [r7, #12]
uint32_t deviceaddress = 0U;
 8001372:	2300      	movs	r3, #0
 8001374:	617b      	str	r3, [r7, #20]

	__HAL_LOCK(hnand);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	f893 3020 	ldrb.w	r3, [r3, #32]
 800137c:	2b01      	cmp	r3, #1
 800137e:	d101      	bne.n	8001384 <HAL_NAND_Read_IDs+0x24>
 8001380:	2302      	movs	r3, #2
 8001382:	e052      	b.n	800142a <HAL_NAND_Read_IDs+0xca>
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	2201      	movs	r2, #1
 8001388:	f883 2020 	strb.w	r2, [r3, #32]

	if(hnand->State == HAL_NAND_STATE_BUSY) return HAL_BUSY;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001392:	b2db      	uxtb	r3, r3
 8001394:	2b02      	cmp	r3, #2
 8001396:	d101      	bne.n	800139c <HAL_NAND_Read_IDs+0x3c>
 8001398:	2302      	movs	r3, #2
 800139a:	e046      	b.n	800142a <HAL_NAND_Read_IDs+0xca>

	if(hnand->Init.NandBank == FMC_NAND_BANK2) {
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	2b10      	cmp	r3, #16
 80013a2:	d103      	bne.n	80013ac <HAL_NAND_Read_IDs+0x4c>
		deviceaddress = NAND_DEVICE1;
 80013a4:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80013a8:	617b      	str	r3, [r7, #20]
 80013aa:	e002      	b.n	80013b2 <HAL_NAND_Read_IDs+0x52>
	} else {
		deviceaddress = NAND_DEVICE2;
 80013ac:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80013b0:	617b      	str	r3, [r7, #20]
	}
	devAdr = deviceaddress;
 80013b2:	4a21      	ldr	r2, [pc, #132]	; (8001438 <HAL_NAND_Read_IDs+0xd8>)
 80013b4:	697b      	ldr	r3, [r7, #20]
 80013b6:	6013      	str	r3, [r2, #0]

	hnand->State = HAL_NAND_STATE_BUSY;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	2202      	movs	r2, #2
 80013bc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

	/* Send Read ID command sequence */
	*(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA))  = NAND_CMD_READID;
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013c6:	2290      	movs	r2, #144	; 0x90
 80013c8:	701a      	strb	r2, [r3, #0]
	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00;
 80013ca:	697b      	ldr	r3, [r7, #20]
 80013cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013d0:	2200      	movs	r2, #0
 80013d2:	701a      	strb	r2, [r3, #0]

	/* Read the electronic signature from NAND flash */
	if (hnand->Init.MemoryDataWidth == FSMC_NAND_PCC_MEM_BUS_WIDTH_8) {
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	68db      	ldr	r3, [r3, #12]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d121      	bne.n	8001420 <HAL_NAND_Read_IDs+0xc0>
		data = *(__IO uint32_t *)deviceaddress;
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	613b      	str	r3, [r7, #16]
		data1 = *((__IO uint32_t *)deviceaddress + 4U);
 80013e2:	697b      	ldr	r3, [r7, #20]
 80013e4:	3310      	adds	r3, #16
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	60fb      	str	r3, [r7, #12]

		/* Return the data read */
		pNAND_ID->Maker_Id  = ADDR_1ST_CYCLE(data);
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	b2da      	uxtb	r2, r3
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	701a      	strb	r2, [r3, #0]
		pNAND_ID->Device_Id = ADDR_2ND_CYCLE(data);
 80013f2:	693b      	ldr	r3, [r7, #16]
 80013f4:	0a1b      	lsrs	r3, r3, #8
 80013f6:	b2da      	uxtb	r2, r3
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	705a      	strb	r2, [r3, #1]
		pNAND_ID->Third_Id  = ADDR_3RD_CYCLE(data);
 80013fc:	693b      	ldr	r3, [r7, #16]
 80013fe:	0c1b      	lsrs	r3, r3, #16
 8001400:	b2da      	uxtb	r2, r3
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	709a      	strb	r2, [r3, #2]
		pNAND_ID->Fourth_Id = ADDR_4TH_CYCLE(data);
 8001406:	693b      	ldr	r3, [r7, #16]
 8001408:	0e1b      	lsrs	r3, r3, #24
 800140a:	b2da      	uxtb	r2, r3
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	70da      	strb	r2, [r3, #3]
		pNAND_ID->Plane_Id  = ADDR_1ST_CYCLE(data1);
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	b2da      	uxtb	r2, r3
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	711a      	strb	r2, [r3, #4]

		hnand->State = HAL_NAND_STATE_READY;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	2201      	movs	r2, #1
 800141c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	}

	__HAL_UNLOCK(hnand);
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2200      	movs	r2, #0
 8001424:	f883 2020 	strb.w	r2, [r3, #32]

	return HAL_OK;
 8001428:	2300      	movs	r3, #0
}
 800142a:	4618      	mov	r0, r3
 800142c:	371c      	adds	r7, #28
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr
 8001436:	bf00      	nop
 8001438:	20000b28 	.word	0x20000b28

0800143c <hex2bin>:
//-----------------------------------------------------------------------------
//      Функция преобразует hex-строку в бинарное число типа uint32_t
//
uint32_t hex2bin(const char *buf, uint8_t len)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b08a      	sub	sp, #40	; 0x28
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
 8001444:	460b      	mov	r3, r1
 8001446:	70fb      	strb	r3, [r7, #3]
uint8_t i, j, jk, k;
uint8_t mas[8] = {0x30}, bt[2] = {0};
 8001448:	2330      	movs	r3, #48	; 0x30
 800144a:	613b      	str	r3, [r7, #16]
 800144c:	2300      	movs	r3, #0
 800144e:	617b      	str	r3, [r7, #20]
 8001450:	2300      	movs	r3, #0
 8001452:	81bb      	strh	r3, [r7, #12]
uint32_t dword, ret = 0;
 8001454:	2300      	movs	r3, #0
 8001456:	623b      	str	r3, [r7, #32]

    if (!len || !buf) return ret;
 8001458:	78fb      	ldrb	r3, [r7, #3]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d002      	beq.n	8001464 <hex2bin+0x28>
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d101      	bne.n	8001468 <hex2bin+0x2c>
 8001464:	6a3b      	ldr	r3, [r7, #32]
 8001466:	e0b2      	b.n	80015ce <hex2bin+0x192>
    if (len > 8) len = 8;
 8001468:	78fb      	ldrb	r3, [r7, #3]
 800146a:	2b08      	cmp	r3, #8
 800146c:	d901      	bls.n	8001472 <hex2bin+0x36>
 800146e:	2308      	movs	r3, #8
 8001470:	70fb      	strb	r3, [r7, #3]
    k = 8 - len;
 8001472:	78fb      	ldrb	r3, [r7, #3]
 8001474:	f1c3 0308 	rsb	r3, r3, #8
 8001478:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    memcpy(&mas[k], buf, len);
 800147c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001480:	f107 0210 	add.w	r2, r7, #16
 8001484:	4413      	add	r3, r2
 8001486:	78fa      	ldrb	r2, [r7, #3]
 8001488:	6879      	ldr	r1, [r7, #4]
 800148a:	4618      	mov	r0, r3
 800148c:	f009 fde6 	bl	800b05c <memcpy>

    k = j = 0;
 8001490:	2300      	movs	r3, #0
 8001492:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001496:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800149a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    while (k < 4) {
 800149e:	e090      	b.n	80015c2 <hex2bin+0x186>
        jk = j + 2;
 80014a0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80014a4:	3302      	adds	r3, #2
 80014a6:	77fb      	strb	r3, [r7, #31]
        for (i = j; i < jk; i++) {
 80014a8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80014ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80014b0:	e066      	b.n	8001580 <hex2bin+0x144>
                 if ((mas[i] >= 0x30) && (mas[i] <= 0x39)) bt[i&1] = mas[i] - 0x30;
 80014b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014b6:	3328      	adds	r3, #40	; 0x28
 80014b8:	443b      	add	r3, r7
 80014ba:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80014be:	2b2f      	cmp	r3, #47	; 0x2f
 80014c0:	d918      	bls.n	80014f4 <hex2bin+0xb8>
 80014c2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014c6:	3328      	adds	r3, #40	; 0x28
 80014c8:	443b      	add	r3, r7
 80014ca:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80014ce:	2b39      	cmp	r3, #57	; 0x39
 80014d0:	d810      	bhi.n	80014f4 <hex2bin+0xb8>
 80014d2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014d6:	3328      	adds	r3, #40	; 0x28
 80014d8:	443b      	add	r3, r7
 80014da:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 80014de:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014e2:	f003 0301 	and.w	r3, r3, #1
 80014e6:	3a30      	subs	r2, #48	; 0x30
 80014e8:	b2d2      	uxtb	r2, r2
 80014ea:	3328      	adds	r3, #40	; 0x28
 80014ec:	443b      	add	r3, r7
 80014ee:	f803 2c1c 	strb.w	r2, [r3, #-28]
 80014f2:	e040      	b.n	8001576 <hex2bin+0x13a>
            else if ((mas[i] >= 0x61) && (mas[i] <= 0x66)) bt[i&1] = mas[i] - 0x57;//a,b,c,d,e,f
 80014f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014f8:	3328      	adds	r3, #40	; 0x28
 80014fa:	443b      	add	r3, r7
 80014fc:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001500:	2b60      	cmp	r3, #96	; 0x60
 8001502:	d918      	bls.n	8001536 <hex2bin+0xfa>
 8001504:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001508:	3328      	adds	r3, #40	; 0x28
 800150a:	443b      	add	r3, r7
 800150c:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001510:	2b66      	cmp	r3, #102	; 0x66
 8001512:	d810      	bhi.n	8001536 <hex2bin+0xfa>
 8001514:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001518:	3328      	adds	r3, #40	; 0x28
 800151a:	443b      	add	r3, r7
 800151c:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8001520:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001524:	f003 0301 	and.w	r3, r3, #1
 8001528:	3a57      	subs	r2, #87	; 0x57
 800152a:	b2d2      	uxtb	r2, r2
 800152c:	3328      	adds	r3, #40	; 0x28
 800152e:	443b      	add	r3, r7
 8001530:	f803 2c1c 	strb.w	r2, [r3, #-28]
 8001534:	e01f      	b.n	8001576 <hex2bin+0x13a>
            else if ((mas[i] >= 0x41) && (mas[i] <= 0x46)) bt[i&1] = mas[i] - 0x37;//A,B,C,D,E,F
 8001536:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800153a:	3328      	adds	r3, #40	; 0x28
 800153c:	443b      	add	r3, r7
 800153e:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001542:	2b40      	cmp	r3, #64	; 0x40
 8001544:	d917      	bls.n	8001576 <hex2bin+0x13a>
 8001546:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800154a:	3328      	adds	r3, #40	; 0x28
 800154c:	443b      	add	r3, r7
 800154e:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001552:	2b46      	cmp	r3, #70	; 0x46
 8001554:	d80f      	bhi.n	8001576 <hex2bin+0x13a>
 8001556:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800155a:	3328      	adds	r3, #40	; 0x28
 800155c:	443b      	add	r3, r7
 800155e:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8001562:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001566:	f003 0301 	and.w	r3, r3, #1
 800156a:	3a37      	subs	r2, #55	; 0x37
 800156c:	b2d2      	uxtb	r2, r2
 800156e:	3328      	adds	r3, #40	; 0x28
 8001570:	443b      	add	r3, r7
 8001572:	f803 2c1c 	strb.w	r2, [r3, #-28]
        for (i = j; i < jk; i++) {
 8001576:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800157a:	3301      	adds	r3, #1
 800157c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001580:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001584:	7ffb      	ldrb	r3, [r7, #31]
 8001586:	429a      	cmp	r2, r3
 8001588:	d393      	bcc.n	80014b2 <hex2bin+0x76>
        }
        dword = (bt[0] << 4) | (bt[1] & 0xf);
 800158a:	7b3b      	ldrb	r3, [r7, #12]
 800158c:	011a      	lsls	r2, r3, #4
 800158e:	7b7b      	ldrb	r3, [r7, #13]
 8001590:	f003 030f 	and.w	r3, r3, #15
 8001594:	4313      	orrs	r3, r2
 8001596:	61bb      	str	r3, [r7, #24]
        ret |= (dword << 8*(4 - k - 1));
 8001598:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800159c:	f1c3 0303 	rsb	r3, r3, #3
 80015a0:	00db      	lsls	r3, r3, #3
 80015a2:	69ba      	ldr	r2, [r7, #24]
 80015a4:	fa02 f303 	lsl.w	r3, r2, r3
 80015a8:	6a3a      	ldr	r2, [r7, #32]
 80015aa:	4313      	orrs	r3, r2
 80015ac:	623b      	str	r3, [r7, #32]
        k++;
 80015ae:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80015b2:	3301      	adds	r3, #1
 80015b4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        j += 2;
 80015b8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80015bc:	3302      	adds	r3, #2
 80015be:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    while (k < 4) {
 80015c2:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80015c6:	2b03      	cmp	r3, #3
 80015c8:	f67f af6a 	bls.w	80014a0 <hex2bin+0x64>
    }

    return ret;
 80015cc:	6a3b      	ldr	r3, [r7, #32]
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	3728      	adds	r7, #40	; 0x28
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
	...

080015d8 <errLedOn>:
//-------------------------------------------------------------------------------------------
void errLedOn(bool on)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	4603      	mov	r3, r0
 80015e0:	71fb      	strb	r3, [r7, #7]
	if (on)
 80015e2:	79fb      	ldrb	r3, [r7, #7]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d006      	beq.n	80015f6 <errLedOn+0x1e>
		HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_SET);//LED ON
 80015e8:	2201      	movs	r2, #1
 80015ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015ee:	4807      	ldr	r0, [pc, #28]	; (800160c <errLedOn+0x34>)
 80015f0:	f002 fd9e 	bl	8004130 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_RESET);//LED OFF
}
 80015f4:	e005      	b.n	8001602 <errLedOn+0x2a>
		HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_RESET);//LED OFF
 80015f6:	2200      	movs	r2, #0
 80015f8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015fc:	4803      	ldr	r0, [pc, #12]	; (800160c <errLedOn+0x34>)
 80015fe:	f002 fd97 	bl	8004130 <HAL_GPIO_WritePin>
}
 8001602:	bf00      	nop
 8001604:	3708      	adds	r7, #8
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	40020c00 	.word	0x40020c00

08001610 <get_secCounter>:
//------------------------------------------------------------------------------------
uint32_t get_secCounter()
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
	return secCounter;
 8001614:	4b03      	ldr	r3, [pc, #12]	; (8001624 <get_secCounter+0x14>)
 8001616:	681b      	ldr	r3, [r3, #0]
}
 8001618:	4618      	mov	r0, r3
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop
 8001624:	20000310 	.word	0x20000310

08001628 <inc_secCounter>:
//-----------------------------------------------------------------------------
void inc_secCounter()
{
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0
	secCounter++;
 800162c:	4b04      	ldr	r3, [pc, #16]	; (8001640 <inc_secCounter+0x18>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	3301      	adds	r3, #1
 8001632:	4a03      	ldr	r2, [pc, #12]	; (8001640 <inc_secCounter+0x18>)
 8001634:	6013      	str	r3, [r2, #0]
}
 8001636:	bf00      	nop
 8001638:	46bd      	mov	sp, r7
 800163a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163e:	4770      	bx	lr
 8001640:	20000310 	.word	0x20000310

08001644 <get_msCounter>:
//-----------------------------------------------------------------------------
uint64_t get_msCounter()
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
	return msCounter;
 8001648:	4b04      	ldr	r3, [pc, #16]	; (800165c <get_msCounter+0x18>)
 800164a:	e9d3 2300 	ldrd	r2, r3, [r3]
}
 800164e:	4610      	mov	r0, r2
 8001650:	4619      	mov	r1, r3
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr
 800165a:	bf00      	nop
 800165c:	20000318 	.word	0x20000318

08001660 <inc_msCounter>:
//-----------------------------------------------------------------------------
void inc_msCounter()
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
	msCounter++;
 8001664:	4b06      	ldr	r3, [pc, #24]	; (8001680 <inc_msCounter+0x20>)
 8001666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800166a:	1c50      	adds	r0, r2, #1
 800166c:	f143 0100 	adc.w	r1, r3, #0
 8001670:	4b03      	ldr	r3, [pc, #12]	; (8001680 <inc_msCounter+0x20>)
 8001672:	e9c3 0100 	strd	r0, r1, [r3]
}
 8001676:	bf00      	nop
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr
 8001680:	20000318 	.word	0x20000318

08001684 <get_tmr>:
//------------------------------------------------------------------------------------------
uint32_t get_tmr(uint32_t sec)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
	return (get_secCounter() + sec);
 800168c:	f7ff ffc0 	bl	8001610 <get_secCounter>
 8001690:	4602      	mov	r2, r0
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	4413      	add	r3, r2
}
 8001696:	4618      	mov	r0, r3
 8001698:	3708      	adds	r7, #8
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}

0800169e <check_tmr>:
//------------------------------------------------------------------------------------------
bool check_tmr(uint32_t sec)
{
 800169e:	b580      	push	{r7, lr}
 80016a0:	b082      	sub	sp, #8
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	6078      	str	r0, [r7, #4]
	return (get_secCounter() >= sec ? true : false);
 80016a6:	f7ff ffb3 	bl	8001610 <get_secCounter>
 80016aa:	4602      	mov	r2, r0
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	4293      	cmp	r3, r2
 80016b0:	bf94      	ite	ls
 80016b2:	2301      	movls	r3, #1
 80016b4:	2300      	movhi	r3, #0
 80016b6:	b2db      	uxtb	r3, r3
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	3708      	adds	r7, #8
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}

080016c0 <set_Date>:
{
	return (get_msCounter() >= hs ? true : false);
}
//-----------------------------------------------------------------------------------------
void set_Date(uint32_t usec)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b094      	sub	sp, #80	; 0x50
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
	RTC_TimeTypeDef sTime;
	RTC_DateTypeDef sDate;
	struct tm ts;
	time_t ep = (time_t)usec;
 80016c8:	6879      	ldr	r1, [r7, #4]
 80016ca:	2000      	movs	r0, #0
 80016cc:	460a      	mov	r2, r1
 80016ce:	4603      	mov	r3, r0
 80016d0:	e9c7 2302 	strd	r2, r3, [r7, #8]

	gmtime_r(&ep, &ts);
 80016d4:	f107 0214 	add.w	r2, r7, #20
 80016d8:	f107 0308 	add.w	r3, r7, #8
 80016dc:	4611      	mov	r1, r2
 80016de:	4618      	mov	r0, r3
 80016e0:	f009 fbe2 	bl	800aea8 <gmtime_r>

	sDate.WeekDay = ts.tm_wday;
 80016e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016e6:	b2db      	uxtb	r3, r3
 80016e8:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
	sDate.Month   = ts.tm_mon + 1;
 80016ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016ee:	b2db      	uxtb	r3, r3
 80016f0:	3301      	adds	r3, #1
 80016f2:	b2db      	uxtb	r3, r3
 80016f4:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
	sDate.Date    = ts.tm_mday;
 80016f8:	6a3b      	ldr	r3, [r7, #32]
 80016fa:	b2db      	uxtb	r3, r3
 80016fc:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	sDate.Year    = ts.tm_year;
 8001700:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001702:	b2db      	uxtb	r3, r3
 8001704:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK) devError |= devRTC;
 8001708:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800170c:	2200      	movs	r2, #0
 800170e:	4619      	mov	r1, r3
 8001710:	481a      	ldr	r0, [pc, #104]	; (800177c <set_Date+0xbc>)
 8001712:	f003 ffc7 	bl	80056a4 <HAL_RTC_SetDate>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d006      	beq.n	800172a <set_Date+0x6a>
 800171c:	4b18      	ldr	r3, [pc, #96]	; (8001780 <set_Date+0xc0>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f043 0304 	orr.w	r3, r3, #4
 8001724:	4a16      	ldr	r2, [pc, #88]	; (8001780 <set_Date+0xc0>)
 8001726:	6013      	str	r3, [r2, #0]
		if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK) devError |= devRTC;
		else {
			setDate = true;
		}
	}
}
 8001728:	e023      	b.n	8001772 <set_Date+0xb2>
		sTime.Hours   = ts.tm_hour + tZone;
 800172a:	69fb      	ldr	r3, [r7, #28]
 800172c:	b2da      	uxtb	r2, r3
 800172e:	4b15      	ldr	r3, [pc, #84]	; (8001784 <set_Date+0xc4>)
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	4413      	add	r3, r2
 8001734:	b2db      	uxtb	r3, r3
 8001736:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
		sTime.Minutes = ts.tm_min;
 800173a:	69bb      	ldr	r3, [r7, #24]
 800173c:	b2db      	uxtb	r3, r3
 800173e:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
		sTime.Seconds = ts.tm_sec;
 8001742:	697b      	ldr	r3, [r7, #20]
 8001744:	b2db      	uxtb	r3, r3
 8001746:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
		if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK) devError |= devRTC;
 800174a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800174e:	2200      	movs	r2, #0
 8001750:	4619      	mov	r1, r3
 8001752:	480a      	ldr	r0, [pc, #40]	; (800177c <set_Date+0xbc>)
 8001754:	f003 fe8b 	bl	800546e <HAL_RTC_SetTime>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d006      	beq.n	800176c <set_Date+0xac>
 800175e:	4b08      	ldr	r3, [pc, #32]	; (8001780 <set_Date+0xc0>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f043 0304 	orr.w	r3, r3, #4
 8001766:	4a06      	ldr	r2, [pc, #24]	; (8001780 <set_Date+0xc0>)
 8001768:	6013      	str	r3, [r2, #0]
}
 800176a:	e002      	b.n	8001772 <set_Date+0xb2>
			setDate = true;
 800176c:	4b06      	ldr	r3, [pc, #24]	; (8001788 <set_Date+0xc8>)
 800176e:	2201      	movs	r2, #1
 8001770:	701a      	strb	r2, [r3, #0]
}
 8001772:	bf00      	nop
 8001774:	3750      	adds	r7, #80	; 0x50
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	200000fc 	.word	0x200000fc
 8001780:	2000030c 	.word	0x2000030c
 8001784:	20000b25 	.word	0x20000b25
 8001788:	20000b24 	.word	0x20000b24

0800178c <sec2str>:

	return ep;
}
//-----------------------------------------------------------------------------------------
int sec2str(char *st)
{
 800178c:	b590      	push	{r4, r7, lr}
 800178e:	b093      	sub	sp, #76	; 0x4c
 8001790:	af04      	add	r7, sp, #16
 8001792:	6078      	str	r0, [r7, #4]
int ret = 0;
 8001794:	2300      	movs	r3, #0
 8001796:	637b      	str	r3, [r7, #52]	; 0x34

	if (!setDate) {
 8001798:	4b3f      	ldr	r3, [pc, #252]	; (8001898 <sec2str+0x10c>)
 800179a:	781b      	ldrb	r3, [r3, #0]
 800179c:	f083 0301 	eor.w	r3, r3, #1
 80017a0:	b2db      	uxtb	r3, r3
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d040      	beq.n	8001828 <sec2str+0x9c>
		uint32_t sec = get_secCounter();
 80017a6:	f7ff ff33 	bl	8001610 <get_secCounter>
 80017aa:	6338      	str	r0, [r7, #48]	; 0x30

		uint32_t day = sec / (60 * 60 * 24);
 80017ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017ae:	4a3b      	ldr	r2, [pc, #236]	; (800189c <sec2str+0x110>)
 80017b0:	fba2 2303 	umull	r2, r3, r2, r3
 80017b4:	0c1b      	lsrs	r3, r3, #16
 80017b6:	62fb      	str	r3, [r7, #44]	; 0x2c
		sec %= (60 * 60 * 24);
 80017b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017ba:	4a38      	ldr	r2, [pc, #224]	; (800189c <sec2str+0x110>)
 80017bc:	fba2 1203 	umull	r1, r2, r2, r3
 80017c0:	0c12      	lsrs	r2, r2, #16
 80017c2:	4937      	ldr	r1, [pc, #220]	; (80018a0 <sec2str+0x114>)
 80017c4:	fb01 f202 	mul.w	r2, r1, r2
 80017c8:	1a9b      	subs	r3, r3, r2
 80017ca:	633b      	str	r3, [r7, #48]	; 0x30
		uint32_t hour = sec / (60 * 60);
 80017cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017ce:	4a35      	ldr	r2, [pc, #212]	; (80018a4 <sec2str+0x118>)
 80017d0:	fba2 2303 	umull	r2, r3, r2, r3
 80017d4:	0adb      	lsrs	r3, r3, #11
 80017d6:	62bb      	str	r3, [r7, #40]	; 0x28
		sec %= (60 * 60);
 80017d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017da:	4a32      	ldr	r2, [pc, #200]	; (80018a4 <sec2str+0x118>)
 80017dc:	fba2 1203 	umull	r1, r2, r2, r3
 80017e0:	0ad2      	lsrs	r2, r2, #11
 80017e2:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80017e6:	fb01 f202 	mul.w	r2, r1, r2
 80017ea:	1a9b      	subs	r3, r3, r2
 80017ec:	633b      	str	r3, [r7, #48]	; 0x30
		uint32_t min = sec / (60);
 80017ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017f0:	4a2d      	ldr	r2, [pc, #180]	; (80018a8 <sec2str+0x11c>)
 80017f2:	fba2 2303 	umull	r2, r3, r2, r3
 80017f6:	095b      	lsrs	r3, r3, #5
 80017f8:	627b      	str	r3, [r7, #36]	; 0x24
		sec %= 60;
 80017fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80017fc:	4b2a      	ldr	r3, [pc, #168]	; (80018a8 <sec2str+0x11c>)
 80017fe:	fba3 1302 	umull	r1, r3, r3, r2
 8001802:	0959      	lsrs	r1, r3, #5
 8001804:	460b      	mov	r3, r1
 8001806:	011b      	lsls	r3, r3, #4
 8001808:	1a5b      	subs	r3, r3, r1
 800180a:	009b      	lsls	r3, r3, #2
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	633b      	str	r3, [r7, #48]	; 0x30

		ret = sprintf(st, "%lu.%02lu:%02lu:%02lu ", day, hour, min, sec);
 8001810:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001812:	9301      	str	r3, [sp, #4]
 8001814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001816:	9300      	str	r3, [sp, #0]
 8001818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800181a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800181c:	4923      	ldr	r1, [pc, #140]	; (80018ac <sec2str+0x120>)
 800181e:	6878      	ldr	r0, [r7, #4]
 8001820:	f009 fda2 	bl	800b368 <siprintf>
 8001824:	6378      	str	r0, [r7, #52]	; 0x34
 8001826:	e032      	b.n	800188e <sec2str+0x102>
	} else {
		RTC_TimeTypeDef sTime;
		RTC_DateTypeDef sDate;
		if (HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN)) devError |= devRTC;
 8001828:	f107 030c 	add.w	r3, r7, #12
 800182c:	2200      	movs	r2, #0
 800182e:	4619      	mov	r1, r3
 8001830:	481f      	ldr	r0, [pc, #124]	; (80018b0 <sec2str+0x124>)
 8001832:	f003 ffde 	bl	80057f2 <HAL_RTC_GetDate>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d006      	beq.n	800184a <sec2str+0xbe>
 800183c:	4b1d      	ldr	r3, [pc, #116]	; (80018b4 <sec2str+0x128>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f043 0304 	orr.w	r3, r3, #4
 8001844:	4a1b      	ldr	r2, [pc, #108]	; (80018b4 <sec2str+0x128>)
 8001846:	6013      	str	r3, [r2, #0]
 8001848:	e021      	b.n	800188e <sec2str+0x102>
		else {
			if (HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN)) devError |= devRTC;
 800184a:	f107 0310 	add.w	r3, r7, #16
 800184e:	2200      	movs	r2, #0
 8001850:	4619      	mov	r1, r3
 8001852:	4817      	ldr	r0, [pc, #92]	; (80018b0 <sec2str+0x124>)
 8001854:	f003 fec8 	bl	80055e8 <HAL_RTC_GetTime>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d006      	beq.n	800186c <sec2str+0xe0>
 800185e:	4b15      	ldr	r3, [pc, #84]	; (80018b4 <sec2str+0x128>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f043 0304 	orr.w	r3, r3, #4
 8001866:	4a13      	ldr	r2, [pc, #76]	; (80018b4 <sec2str+0x128>)
 8001868:	6013      	str	r3, [r2, #0]
 800186a:	e010      	b.n	800188e <sec2str+0x102>
			else {
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u ",
								sDate.Date, sDate.Month,
 800186c:	7bbb      	ldrb	r3, [r7, #14]
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u ",
 800186e:	4618      	mov	r0, r3
								sDate.Date, sDate.Month,
 8001870:	7b7b      	ldrb	r3, [r7, #13]
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u ",
 8001872:	461c      	mov	r4, r3
								sTime.Hours, sTime.Minutes, sTime.Seconds);
 8001874:	7c3b      	ldrb	r3, [r7, #16]
 8001876:	7c7a      	ldrb	r2, [r7, #17]
 8001878:	7cb9      	ldrb	r1, [r7, #18]
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u ",
 800187a:	9102      	str	r1, [sp, #8]
 800187c:	9201      	str	r2, [sp, #4]
 800187e:	9300      	str	r3, [sp, #0]
 8001880:	4623      	mov	r3, r4
 8001882:	4602      	mov	r2, r0
 8001884:	490c      	ldr	r1, [pc, #48]	; (80018b8 <sec2str+0x12c>)
 8001886:	6878      	ldr	r0, [r7, #4]
 8001888:	f009 fd6e 	bl	800b368 <siprintf>
 800188c:	6378      	str	r0, [r7, #52]	; 0x34
			}
		}
	}

	return ret;
 800188e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8001890:	4618      	mov	r0, r3
 8001892:	373c      	adds	r7, #60	; 0x3c
 8001894:	46bd      	mov	sp, r7
 8001896:	bd90      	pop	{r4, r7, pc}
 8001898:	20000b24 	.word	0x20000b24
 800189c:	c22e4507 	.word	0xc22e4507
 80018a0:	00015180 	.word	0x00015180
 80018a4:	91a2b3c5 	.word	0x91a2b3c5
 80018a8:	88888889 	.word	0x88888889
 80018ac:	0800bd48 	.word	0x0800bd48
 80018b0:	200000fc 	.word	0x200000fc
 80018b4:	2000030c 	.word	0x2000030c
 80018b8:	0800bd60 	.word	0x0800bd60

080018bc <Report>:
//-------------------------------------------------------------------------------------------
uint8_t Report(uint8_t addTime, const char *fmt, ...)
{
 80018bc:	b40e      	push	{r1, r2, r3}
 80018be:	b590      	push	{r4, r7, lr}
 80018c0:	b086      	sub	sp, #24
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	4603      	mov	r3, r0
 80018c6:	71fb      	strb	r3, [r7, #7]
va_list args;
size_t len = MAX_UART_BUF;
 80018c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018cc:	613b      	str	r3, [r7, #16]
int dl = 0;
 80018ce:	2300      	movs	r3, #0
 80018d0:	617b      	str	r3, [r7, #20]
char *buf = &txBuf[0];
 80018d2:	4b29      	ldr	r3, [pc, #164]	; (8001978 <Report+0xbc>)
 80018d4:	60fb      	str	r3, [r7, #12]

	*buf = '\0';
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	2200      	movs	r2, #0
 80018da:	701a      	strb	r2, [r3, #0]
	if (addTime) {
 80018dc:	79fb      	ldrb	r3, [r7, #7]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d012      	beq.n	8001908 <Report+0x4c>
		dl = sec2str(buf);
 80018e2:	68f8      	ldr	r0, [r7, #12]
 80018e4:	f7ff ff52 	bl	800178c <sec2str>
 80018e8:	6178      	str	r0, [r7, #20]
		strcat(buf, "| ");
 80018ea:	68f8      	ldr	r0, [r7, #12]
 80018ec:	f7fe fc70 	bl	80001d0 <strlen>
 80018f0:	4603      	mov	r3, r0
 80018f2:	461a      	mov	r2, r3
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	4413      	add	r3, r2
 80018f8:	4a20      	ldr	r2, [pc, #128]	; (800197c <Report+0xc0>)
 80018fa:	8811      	ldrh	r1, [r2, #0]
 80018fc:	7892      	ldrb	r2, [r2, #2]
 80018fe:	8019      	strh	r1, [r3, #0]
 8001900:	709a      	strb	r2, [r3, #2]
		dl += 2;
 8001902:	697b      	ldr	r3, [r7, #20]
 8001904:	3302      	adds	r3, #2
 8001906:	617b      	str	r3, [r7, #20]
	}

	va_start(args, fmt);
 8001908:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800190c:	60bb      	str	r3, [r7, #8]
	vsnprintf(buf + dl, len - dl, fmt, args);
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	68fa      	ldr	r2, [r7, #12]
 8001912:	18d0      	adds	r0, r2, r3
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	693a      	ldr	r2, [r7, #16]
 8001918:	1ad1      	subs	r1, r2, r3
 800191a:	68bb      	ldr	r3, [r7, #8]
 800191c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800191e:	f009 fe49 	bl	800b5b4 <vsniprintf>

	uartRdy = false;
 8001922:	4b17      	ldr	r3, [pc, #92]	; (8001980 <Report+0xc4>)
 8001924:	2200      	movs	r2, #0
 8001926:	701a      	strb	r2, [r3, #0]
	if (HAL_UART_Transmit_DMA(logPort, (uint8_t *)buf, strlen(buf)) != HAL_OK) devError |= devUART;
 8001928:	4b16      	ldr	r3, [pc, #88]	; (8001984 <Report+0xc8>)
 800192a:	681c      	ldr	r4, [r3, #0]
 800192c:	68f8      	ldr	r0, [r7, #12]
 800192e:	f7fe fc4f 	bl	80001d0 <strlen>
 8001932:	4603      	mov	r3, r0
 8001934:	b29b      	uxth	r3, r3
 8001936:	461a      	mov	r2, r3
 8001938:	68f9      	ldr	r1, [r7, #12]
 800193a:	4620      	mov	r0, r4
 800193c:	f005 fa28 	bl	8006d90 <HAL_UART_Transmit_DMA>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d009      	beq.n	800195a <Report+0x9e>
 8001946:	4b10      	ldr	r3, [pc, #64]	; (8001988 <Report+0xcc>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f043 0301 	orr.w	r3, r3, #1
 800194e:	4a0e      	ldr	r2, [pc, #56]	; (8001988 <Report+0xcc>)
 8001950:	6013      	str	r3, [r2, #0]
	while (!uartRdy) HAL_Delay(1);
 8001952:	e002      	b.n	800195a <Report+0x9e>
 8001954:	2001      	movs	r0, #1
 8001956:	f001 fd47 	bl	80033e8 <HAL_Delay>
 800195a:	4b09      	ldr	r3, [pc, #36]	; (8001980 <Report+0xc4>)
 800195c:	781b      	ldrb	r3, [r3, #0]
 800195e:	f083 0301 	eor.w	r3, r3, #1
 8001962:	b2db      	uxtb	r3, r3
 8001964:	2b00      	cmp	r3, #0
 8001966:	d1f5      	bne.n	8001954 <Report+0x98>

	va_end(args);

	return 0;
 8001968:	2300      	movs	r3, #0
}
 800196a:	4618      	mov	r0, r3
 800196c:	3718      	adds	r7, #24
 800196e:	46bd      	mov	sp, r7
 8001970:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001974:	b003      	add	sp, #12
 8001976:	4770      	bx	lr
 8001978:	20000320 	.word	0x20000320
 800197c:	0800bd7c 	.word	0x0800bd7c
 8001980:	20000020 	.word	0x20000020
 8001984:	20000030 	.word	0x20000030
 8001988:	2000030c 	.word	0x2000030c

0800198c <HAL_UART_RxCpltCallback>:
//------------------------------------------------------------------------------------------
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b088      	sub	sp, #32
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {// logPort - log
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a84      	ldr	r2, [pc, #528]	; (8001bac <HAL_UART_RxCpltCallback+0x220>)
 800199a:	4293      	cmp	r3, r2
 800199c:	f040 8169 	bne.w	8001c72 <HAL_UART_RxCpltCallback+0x2e6>
		rxBuf[ruk++] = (char)rxByte;
 80019a0:	4b83      	ldr	r3, [pc, #524]	; (8001bb0 <HAL_UART_RxCpltCallback+0x224>)
 80019a2:	881b      	ldrh	r3, [r3, #0]
 80019a4:	1c5a      	adds	r2, r3, #1
 80019a6:	b291      	uxth	r1, r2
 80019a8:	4a81      	ldr	r2, [pc, #516]	; (8001bb0 <HAL_UART_RxCpltCallback+0x224>)
 80019aa:	8011      	strh	r1, [r2, #0]
 80019ac:	461a      	mov	r2, r3
 80019ae:	4b81      	ldr	r3, [pc, #516]	; (8001bb4 <HAL_UART_RxCpltCallback+0x228>)
 80019b0:	7819      	ldrb	r1, [r3, #0]
 80019b2:	4b81      	ldr	r3, [pc, #516]	; (8001bb8 <HAL_UART_RxCpltCallback+0x22c>)
 80019b4:	5499      	strb	r1, [r3, r2]
		if (rxByte == 0x0a) {//end of line
 80019b6:	4b7f      	ldr	r3, [pc, #508]	; (8001bb4 <HAL_UART_RxCpltCallback+0x228>)
 80019b8:	781b      	ldrb	r3, [r3, #0]
 80019ba:	2b0a      	cmp	r3, #10
 80019bc:	f040 8154 	bne.w	8001c68 <HAL_UART_RxCpltCallback+0x2dc>
			char *uk = NULL;
 80019c0:	2300      	movs	r3, #0
 80019c2:	61fb      	str	r3, [r7, #28]
			bool check = false;
 80019c4:	2300      	movs	r3, #0
 80019c6:	76fb      	strb	r3, [r7, #27]
			if (strstr(rxBuf, s_restart)) {
 80019c8:	4b7c      	ldr	r3, [pc, #496]	; (8001bbc <HAL_UART_RxCpltCallback+0x230>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4619      	mov	r1, r3
 80019ce:	487a      	ldr	r0, [pc, #488]	; (8001bb8 <HAL_UART_RxCpltCallback+0x22c>)
 80019d0:	f009 fd21 	bl	800b416 <strstr>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d005      	beq.n	80019e6 <HAL_UART_RxCpltCallback+0x5a>
				flags.restart = 1;
 80019da:	4a79      	ldr	r2, [pc, #484]	; (8001bc0 <HAL_UART_RxCpltCallback+0x234>)
 80019dc:	7813      	ldrb	r3, [r2, #0]
 80019de:	f043 0301 	orr.w	r3, r3, #1
 80019e2:	7013      	strb	r3, [r2, #0]
 80019e4:	e137      	b.n	8001c56 <HAL_UART_RxCpltCallback+0x2ca>
			} else if ((uk = strstr(rxBuf, s_epoch))) {
 80019e6:	4b77      	ldr	r3, [pc, #476]	; (8001bc4 <HAL_UART_RxCpltCallback+0x238>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4619      	mov	r1, r3
 80019ec:	4872      	ldr	r0, [pc, #456]	; (8001bb8 <HAL_UART_RxCpltCallback+0x22c>)
 80019ee:	f009 fd12 	bl	800b416 <strstr>
 80019f2:	61f8      	str	r0, [r7, #28]
 80019f4:	69fb      	ldr	r3, [r7, #28]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d033      	beq.n	8001a62 <HAL_UART_RxCpltCallback+0xd6>
				uk += strlen(s_epoch);
 80019fa:	4b72      	ldr	r3, [pc, #456]	; (8001bc4 <HAL_UART_RxCpltCallback+0x238>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4618      	mov	r0, r3
 8001a00:	f7fe fbe6 	bl	80001d0 <strlen>
 8001a04:	4602      	mov	r2, r0
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	4413      	add	r3, r2
 8001a0a:	61fb      	str	r3, [r7, #28]
				if (*uk != '?') {
 8001a0c:	69fb      	ldr	r3, [r7, #28]
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	2b3f      	cmp	r3, #63	; 0x3f
 8001a12:	d01d      	beq.n	8001a50 <HAL_UART_RxCpltCallback+0xc4>
					if (strlen(uk) < 10) setDate = false;
 8001a14:	69f8      	ldr	r0, [r7, #28]
 8001a16:	f7fe fbdb 	bl	80001d0 <strlen>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b09      	cmp	r3, #9
 8001a1e:	d803      	bhi.n	8001a28 <HAL_UART_RxCpltCallback+0x9c>
 8001a20:	4b69      	ldr	r3, [pc, #420]	; (8001bc8 <HAL_UART_RxCpltCallback+0x23c>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	701a      	strb	r2, [r3, #0]
 8001a26:	e116      	b.n	8001c56 <HAL_UART_RxCpltCallback+0x2ca>
					else {
						uint32_t ep = (uint32_t)atol(uk);
 8001a28:	69f8      	ldr	r0, [r7, #28]
 8001a2a:	f009 fa2b 	bl	800ae84 <atol>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	60fb      	str	r3, [r7, #12]
						if (ep > epoch) {
 8001a32:	4b66      	ldr	r3, [pc, #408]	; (8001bcc <HAL_UART_RxCpltCallback+0x240>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	68fa      	ldr	r2, [r7, #12]
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	f240 810c 	bls.w	8001c56 <HAL_UART_RxCpltCallback+0x2ca>
							epoch = ep;
 8001a3e:	4a63      	ldr	r2, [pc, #396]	; (8001bcc <HAL_UART_RxCpltCallback+0x240>)
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	6013      	str	r3, [r2, #0]
							flags.time_set = 1;
 8001a44:	4a5e      	ldr	r2, [pc, #376]	; (8001bc0 <HAL_UART_RxCpltCallback+0x234>)
 8001a46:	7813      	ldrb	r3, [r2, #0]
 8001a48:	f043 0302 	orr.w	r3, r3, #2
 8001a4c:	7013      	strb	r3, [r2, #0]
 8001a4e:	e102      	b.n	8001c56 <HAL_UART_RxCpltCallback+0x2ca>
						}
					}
				} else {
					setDate = true;
 8001a50:	4b5d      	ldr	r3, [pc, #372]	; (8001bc8 <HAL_UART_RxCpltCallback+0x23c>)
 8001a52:	2201      	movs	r2, #1
 8001a54:	701a      	strb	r2, [r3, #0]
					flags.time_show = 1;
 8001a56:	4a5a      	ldr	r2, [pc, #360]	; (8001bc0 <HAL_UART_RxCpltCallback+0x234>)
 8001a58:	7813      	ldrb	r3, [r2, #0]
 8001a5a:	f043 0304 	orr.w	r3, r3, #4
 8001a5e:	7013      	strb	r3, [r2, #0]
 8001a60:	e0f9      	b.n	8001c56 <HAL_UART_RxCpltCallback+0x2ca>
				}
			} else {
				int8_t idx = -1;
 8001a62:	23ff      	movs	r3, #255	; 0xff
 8001a64:	76bb      	strb	r3, [r7, #26]
				for (int8_t i = 0; i < MAX_CMDS; i++) {
 8001a66:	2300      	movs	r3, #0
 8001a68:	767b      	strb	r3, [r7, #25]
 8001a6a:	e015      	b.n	8001a98 <HAL_UART_RxCpltCallback+0x10c>
					if ((uk = strstr(rxBuf, s_cmds[i]))) {//const char *s_cmds = "read:0x4549ABBB:256";
 8001a6c:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8001a70:	4a57      	ldr	r2, [pc, #348]	; (8001bd0 <HAL_UART_RxCpltCallback+0x244>)
 8001a72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a76:	4619      	mov	r1, r3
 8001a78:	484f      	ldr	r0, [pc, #316]	; (8001bb8 <HAL_UART_RxCpltCallback+0x22c>)
 8001a7a:	f009 fccc 	bl	800b416 <strstr>
 8001a7e:	61f8      	str	r0, [r7, #28]
 8001a80:	69fb      	ldr	r3, [r7, #28]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d002      	beq.n	8001a8c <HAL_UART_RxCpltCallback+0x100>
						                                  //"next";
														  //"write:0x0:256:0xf0"
														  //"erase:"
						idx = i;
 8001a86:	7e7b      	ldrb	r3, [r7, #25]
 8001a88:	76bb      	strb	r3, [r7, #26]
						break;
 8001a8a:	e009      	b.n	8001aa0 <HAL_UART_RxCpltCallback+0x114>
				for (int8_t i = 0; i < MAX_CMDS; i++) {
 8001a8c:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	3301      	adds	r3, #1
 8001a94:	b2db      	uxtb	r3, r3
 8001a96:	767b      	strb	r3, [r7, #25]
 8001a98:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8001a9c:	2b03      	cmp	r3, #3
 8001a9e:	dde5      	ble.n	8001a6c <HAL_UART_RxCpltCallback+0xe0>
					}
				}
				if (uk == rxBuf) {
 8001aa0:	69fb      	ldr	r3, [r7, #28]
 8001aa2:	4a45      	ldr	r2, [pc, #276]	; (8001bb8 <HAL_UART_RxCpltCallback+0x22c>)
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	f040 80d6 	bne.w	8001c56 <HAL_UART_RxCpltCallback+0x2ca>
					nandLen = 256;
 8001aaa:	4b4a      	ldr	r3, [pc, #296]	; (8001bd4 <HAL_UART_RxCpltCallback+0x248>)
 8001aac:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ab0:	801a      	strh	r2, [r3, #0]
					uk += strlen(s_cmds[idx]);
 8001ab2:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8001ab6:	4a46      	ldr	r2, [pc, #280]	; (8001bd0 <HAL_UART_RxCpltCallback+0x244>)
 8001ab8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001abc:	4618      	mov	r0, r3
 8001abe:	f7fe fb87 	bl	80001d0 <strlen>
 8001ac2:	4602      	mov	r2, r0
 8001ac4:	69fb      	ldr	r3, [r7, #28]
 8001ac6:	4413      	add	r3, r2
 8001ac8:	61fb      	str	r3, [r7, #28]
					char *uki = NULL;
 8001aca:	2300      	movs	r3, #0
 8001acc:	617b      	str	r3, [r7, #20]
					switch (idx) {
 8001ace:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8001ad2:	2b03      	cmp	r3, #3
 8001ad4:	f200 809e 	bhi.w	8001c14 <HAL_UART_RxCpltCallback+0x288>
 8001ad8:	a201      	add	r2, pc, #4	; (adr r2, 8001ae0 <HAL_UART_RxCpltCallback+0x154>)
 8001ada:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ade:	bf00      	nop
 8001ae0:	08001af1 	.word	0x08001af1
 8001ae4:	08001b75 	.word	0x08001b75
 8001ae8:	08001c15 	.word	0x08001c15
 8001aec:	08001be5 	.word	0x08001be5
						case cmdRead://"read:0x4549ABBB:256";
							uki = strchr(uk, ':');
 8001af0:	213a      	movs	r1, #58	; 0x3a
 8001af2:	69f8      	ldr	r0, [r7, #28]
 8001af4:	f009 fc67 	bl	800b3c6 <strchr>
 8001af8:	6178      	str	r0, [r7, #20]
							if (uki) {
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d00b      	beq.n	8001b18 <HAL_UART_RxCpltCallback+0x18c>
								nandLen = atol(uki + 1);
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	3301      	adds	r3, #1
 8001b04:	4618      	mov	r0, r3
 8001b06:	f009 f9bd 	bl	800ae84 <atol>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	b29a      	uxth	r2, r3
 8001b0e:	4b31      	ldr	r3, [pc, #196]	; (8001bd4 <HAL_UART_RxCpltCallback+0x248>)
 8001b10:	801a      	strh	r2, [r3, #0]
								*uki = '\0';
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	2200      	movs	r2, #0
 8001b16:	701a      	strb	r2, [r3, #0]
							}
							uki = strstr(uk, "0x");
 8001b18:	492f      	ldr	r1, [pc, #188]	; (8001bd8 <HAL_UART_RxCpltCallback+0x24c>)
 8001b1a:	69f8      	ldr	r0, [r7, #28]
 8001b1c:	f009 fc7b 	bl	800b416 <strstr>
 8001b20:	6178      	str	r0, [r7, #20]
							if (uki) {
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d00f      	beq.n	8001b48 <HAL_UART_RxCpltCallback+0x1bc>
								uki += 2;
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	3302      	adds	r3, #2
 8001b2c:	617b      	str	r3, [r7, #20]
								nandAdr = hex2bin(uki, strlen(uki));
 8001b2e:	6978      	ldr	r0, [r7, #20]
 8001b30:	f7fe fb4e 	bl	80001d0 <strlen>
 8001b34:	4603      	mov	r3, r0
 8001b36:	b2db      	uxtb	r3, r3
 8001b38:	4619      	mov	r1, r3
 8001b3a:	6978      	ldr	r0, [r7, #20]
 8001b3c:	f7ff fc7e 	bl	800143c <hex2bin>
 8001b40:	4603      	mov	r3, r0
 8001b42:	4a26      	ldr	r2, [pc, #152]	; (8001bdc <HAL_UART_RxCpltCallback+0x250>)
 8001b44:	6013      	str	r3, [r2, #0]
 8001b46:	e006      	b.n	8001b56 <HAL_UART_RxCpltCallback+0x1ca>
							} else {
								nandAdr = atol(uk);
 8001b48:	69f8      	ldr	r0, [r7, #28]
 8001b4a:	f009 f99b 	bl	800ae84 <atol>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	461a      	mov	r2, r3
 8001b52:	4b22      	ldr	r3, [pc, #136]	; (8001bdc <HAL_UART_RxCpltCallback+0x250>)
 8001b54:	601a      	str	r2, [r3, #0]
							}
							nandAdr += devAdr;
 8001b56:	4b21      	ldr	r3, [pc, #132]	; (8001bdc <HAL_UART_RxCpltCallback+0x250>)
 8001b58:	681a      	ldr	r2, [r3, #0]
 8001b5a:	4b21      	ldr	r3, [pc, #132]	; (8001be0 <HAL_UART_RxCpltCallback+0x254>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4413      	add	r3, r2
 8001b60:	4a1e      	ldr	r2, [pc, #120]	; (8001bdc <HAL_UART_RxCpltCallback+0x250>)
 8001b62:	6013      	str	r3, [r2, #0]
							check = true;
 8001b64:	2301      	movs	r3, #1
 8001b66:	76fb      	strb	r3, [r7, #27]
							flags.cmd = cmdRead;
 8001b68:	4a15      	ldr	r2, [pc, #84]	; (8001bc0 <HAL_UART_RxCpltCallback+0x234>)
 8001b6a:	7813      	ldrb	r3, [r2, #0]
 8001b6c:	f36f 1305 	bfc	r3, #4, #2
 8001b70:	7013      	strb	r3, [r2, #0]
						break;
 8001b72:	e04f      	b.n	8001c14 <HAL_UART_RxCpltCallback+0x288>
						case cmdNext://"next";
							if (nandAdr < devAdr) nandAdr = devAdr;
 8001b74:	4b19      	ldr	r3, [pc, #100]	; (8001bdc <HAL_UART_RxCpltCallback+0x250>)
 8001b76:	681a      	ldr	r2, [r3, #0]
 8001b78:	4b19      	ldr	r3, [pc, #100]	; (8001be0 <HAL_UART_RxCpltCallback+0x254>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d203      	bcs.n	8001b88 <HAL_UART_RxCpltCallback+0x1fc>
 8001b80:	4b17      	ldr	r3, [pc, #92]	; (8001be0 <HAL_UART_RxCpltCallback+0x254>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a15      	ldr	r2, [pc, #84]	; (8001bdc <HAL_UART_RxCpltCallback+0x250>)
 8001b86:	6013      	str	r3, [r2, #0]
							nandAdr += nandLen;
 8001b88:	4b12      	ldr	r3, [pc, #72]	; (8001bd4 <HAL_UART_RxCpltCallback+0x248>)
 8001b8a:	881b      	ldrh	r3, [r3, #0]
 8001b8c:	461a      	mov	r2, r3
 8001b8e:	4b13      	ldr	r3, [pc, #76]	; (8001bdc <HAL_UART_RxCpltCallback+0x250>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4413      	add	r3, r2
 8001b94:	4a11      	ldr	r2, [pc, #68]	; (8001bdc <HAL_UART_RxCpltCallback+0x250>)
 8001b96:	6013      	str	r3, [r2, #0]
							check = true;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	76fb      	strb	r3, [r7, #27]
							flags.cmd = cmdNext;
 8001b9c:	4a08      	ldr	r2, [pc, #32]	; (8001bc0 <HAL_UART_RxCpltCallback+0x234>)
 8001b9e:	7813      	ldrb	r3, [r2, #0]
 8001ba0:	2101      	movs	r1, #1
 8001ba2:	f361 1305 	bfi	r3, r1, #4, #2
 8001ba6:	7013      	strb	r3, [r2, #0]
						break;
 8001ba8:	e034      	b.n	8001c14 <HAL_UART_RxCpltCallback+0x288>
 8001baa:	bf00      	nop
 8001bac:	40004800 	.word	0x40004800
 8001bb0:	20000b22 	.word	0x20000b22
 8001bb4:	20000b20 	.word	0x20000b20
 8001bb8:	20000720 	.word	0x20000720
 8001bbc:	20000008 	.word	0x20000008
 8001bc0:	20000308 	.word	0x20000308
 8001bc4:	2000000c 	.word	0x2000000c
 8001bc8:	20000b24 	.word	0x20000b24
 8001bcc:	20000024 	.word	0x20000024
 8001bd0:	20000010 	.word	0x20000010
 8001bd4:	20000b30 	.word	0x20000b30
 8001bd8:	0800bd80 	.word	0x0800bd80
 8001bdc:	20000b2c 	.word	0x20000b2c
 8001be0:	20000b28 	.word	0x20000b28
						case cmdWrite://"write:0x0:256:0xf0"
						break;
						case cmdErase://"erase:0" //erase:block_number from 0..1023
						{
							uint32_t blk = atol(uk);
 8001be4:	69f8      	ldr	r0, [r7, #28]
 8001be6:	f009 f94d 	bl	800ae84 <atol>
 8001bea:	4603      	mov	r3, r0
 8001bec:	613b      	str	r3, [r7, #16]
							if (blk < chipConf.BlockNbr) {
 8001bee:	4b23      	ldr	r3, [pc, #140]	; (8001c7c <HAL_UART_RxCpltCallback+0x2f0>)
 8001bf0:	68db      	ldr	r3, [r3, #12]
 8001bf2:	693a      	ldr	r2, [r7, #16]
 8001bf4:	429a      	cmp	r2, r3
 8001bf6:	d20c      	bcs.n	8001c12 <HAL_UART_RxCpltCallback+0x286>
								nandBlk = blk;
 8001bf8:	4a21      	ldr	r2, [pc, #132]	; (8001c80 <HAL_UART_RxCpltCallback+0x2f4>)
 8001bfa:	693b      	ldr	r3, [r7, #16]
 8001bfc:	6013      	str	r3, [r2, #0]
								flags.cmd = cmdErase;
 8001bfe:	4a21      	ldr	r2, [pc, #132]	; (8001c84 <HAL_UART_RxCpltCallback+0x2f8>)
 8001c00:	7813      	ldrb	r3, [r2, #0]
 8001c02:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8001c06:	7013      	strb	r3, [r2, #0]
								flags.cmd_flag = 1;
 8001c08:	4a1e      	ldr	r2, [pc, #120]	; (8001c84 <HAL_UART_RxCpltCallback+0x2f8>)
 8001c0a:	7813      	ldrb	r3, [r2, #0]
 8001c0c:	f043 0308 	orr.w	r3, r3, #8
 8001c10:	7013      	strb	r3, [r2, #0]
							}
						}
						break;
 8001c12:	bf00      	nop
					}
					if (check) {
 8001c14:	7efb      	ldrb	r3, [r7, #27]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d01d      	beq.n	8001c56 <HAL_UART_RxCpltCallback+0x2ca>
						flags.cmd_flag = 1;
 8001c1a:	4a1a      	ldr	r2, [pc, #104]	; (8001c84 <HAL_UART_RxCpltCallback+0x2f8>)
 8001c1c:	7813      	ldrb	r3, [r2, #0]
 8001c1e:	f043 0308 	orr.w	r3, r3, #8
 8001c22:	7013      	strb	r3, [r2, #0]
						if ((nandAdr + nandLen) >= (chipConf.PlaneSize + devAdr)) {
 8001c24:	4b18      	ldr	r3, [pc, #96]	; (8001c88 <HAL_UART_RxCpltCallback+0x2fc>)
 8001c26:	881b      	ldrh	r3, [r3, #0]
 8001c28:	461a      	mov	r2, r3
 8001c2a:	4b18      	ldr	r3, [pc, #96]	; (8001c8c <HAL_UART_RxCpltCallback+0x300>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	441a      	add	r2, r3
 8001c30:	4b12      	ldr	r3, [pc, #72]	; (8001c7c <HAL_UART_RxCpltCallback+0x2f0>)
 8001c32:	6959      	ldr	r1, [r3, #20]
 8001c34:	4b16      	ldr	r3, [pc, #88]	; (8001c90 <HAL_UART_RxCpltCallback+0x304>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	440b      	add	r3, r1
 8001c3a:	429a      	cmp	r2, r3
 8001c3c:	d30b      	bcc.n	8001c56 <HAL_UART_RxCpltCallback+0x2ca>
							nandLen = chipConf.PlaneSize - nandAdr - 1;
 8001c3e:	4b0f      	ldr	r3, [pc, #60]	; (8001c7c <HAL_UART_RxCpltCallback+0x2f0>)
 8001c40:	695b      	ldr	r3, [r3, #20]
 8001c42:	b29a      	uxth	r2, r3
 8001c44:	4b11      	ldr	r3, [pc, #68]	; (8001c8c <HAL_UART_RxCpltCallback+0x300>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	b29b      	uxth	r3, r3
 8001c4a:	1ad3      	subs	r3, r2, r3
 8001c4c:	b29b      	uxth	r3, r3
 8001c4e:	3b01      	subs	r3, #1
 8001c50:	b29a      	uxth	r2, r3
 8001c52:	4b0d      	ldr	r3, [pc, #52]	; (8001c88 <HAL_UART_RxCpltCallback+0x2fc>)
 8001c54:	801a      	strh	r2, [r3, #0]
						}
					}
				}
			}
			ruk = 0;
 8001c56:	4b0f      	ldr	r3, [pc, #60]	; (8001c94 <HAL_UART_RxCpltCallback+0x308>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	801a      	strh	r2, [r3, #0]
			memset(rxBuf, 0, MAX_UART_BUF);
 8001c5c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c60:	2100      	movs	r1, #0
 8001c62:	480d      	ldr	r0, [pc, #52]	; (8001c98 <HAL_UART_RxCpltCallback+0x30c>)
 8001c64:	f009 fa08 	bl	800b078 <memset>
		}

		HAL_UART_Receive_IT(huart, &rxByte, 1);
 8001c68:	2201      	movs	r2, #1
 8001c6a:	490c      	ldr	r1, [pc, #48]	; (8001c9c <HAL_UART_RxCpltCallback+0x310>)
 8001c6c:	6878      	ldr	r0, [r7, #4]
 8001c6e:	f005 f85e 	bl	8006d2e <HAL_UART_Receive_IT>
	}
}
 8001c72:	bf00      	nop
 8001c74:	3720      	adds	r7, #32
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	20000b44 	.word	0x20000b44
 8001c80:	20000b34 	.word	0x20000b34
 8001c84:	20000308 	.word	0x20000308
 8001c88:	20000b30 	.word	0x20000b30
 8001c8c:	20000b2c 	.word	0x20000b2c
 8001c90:	20000b28 	.word	0x20000b28
 8001c94:	20000b22 	.word	0x20000b22
 8001c98:	20000720 	.word	0x20000720
 8001c9c:	20000b20 	.word	0x20000b20

08001ca0 <HAL_UART_TxCpltCallback>:
//-------------------------------------------------------------------------------------------
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {// portLOG - log
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a05      	ldr	r2, [pc, #20]	; (8001cc4 <HAL_UART_TxCpltCallback+0x24>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d102      	bne.n	8001cb8 <HAL_UART_TxCpltCallback+0x18>
		uartRdy = true;
 8001cb2:	4b05      	ldr	r3, [pc, #20]	; (8001cc8 <HAL_UART_TxCpltCallback+0x28>)
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	701a      	strb	r2, [r3, #0]
	}
}
 8001cb8:	bf00      	nop
 8001cba:	370c      	adds	r7, #12
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc2:	4770      	bx	lr
 8001cc4:	40004800 	.word	0x40004800
 8001cc8:	20000020 	.word	0x20000020

08001ccc <HAL_SPI_TxCpltCallback>:
//-------------------------------------------------------------------------------------------
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b083      	sub	sp, #12
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
	if (hspi->Instance == SPI1) {
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a05      	ldr	r2, [pc, #20]	; (8001cf0 <HAL_SPI_TxCpltCallback+0x24>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d102      	bne.n	8001ce4 <HAL_SPI_TxCpltCallback+0x18>
		spiRdy = true;
 8001cde:	4b05      	ldr	r3, [pc, #20]	; (8001cf4 <HAL_SPI_TxCpltCallback+0x28>)
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	701a      	strb	r2, [r3, #0]
	}
}
 8001ce4:	bf00      	nop
 8001ce6:	370c      	adds	r7, #12
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cee:	4770      	bx	lr
 8001cf0:	40013000 	.word	0x40013000
 8001cf4:	20000021 	.word	0x20000021

08001cf8 <HAL_NAND_ITCallback>:
	}
}
*/
//-------------------------------------------------------------------------------------------
void HAL_NAND_ITCallback(NAND_HandleTypeDef *hnand)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b083      	sub	sp, #12
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
	if (hnand->Instance == FSMC_NAND_DEVICE) {
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a06      	ldr	r2, [pc, #24]	; (8001d20 <HAL_NAND_ITCallback+0x28>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d104      	bne.n	8001d14 <HAL_NAND_ITCallback+0x1c>
		cb_nandCounter++;
 8001d0a:	4b06      	ldr	r3, [pc, #24]	; (8001d24 <HAL_NAND_ITCallback+0x2c>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	3301      	adds	r3, #1
 8001d10:	4a04      	ldr	r2, [pc, #16]	; (8001d24 <HAL_NAND_ITCallback+0x2c>)
 8001d12:	6013      	str	r3, [r2, #0]
	}
}
 8001d14:	bf00      	nop
 8001d16:	370c      	adds	r7, #12
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1e:	4770      	bx	lr
 8001d20:	a0000060 	.word	0xa0000060
 8001d24:	20000b38 	.word	0x20000b38

08001d28 <nand_PageToBlock>:
//-------------------------------------------------------------------------------------------
uint32_t nand_PageToBlock(uint32_t page)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b083      	sub	sp, #12
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
    return (page * chipConf.PageSize) / chipConf.BlockSize;
 8001d30:	4b07      	ldr	r3, [pc, #28]	; (8001d50 <nand_PageToBlock+0x28>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	687a      	ldr	r2, [r7, #4]
 8001d36:	fb03 f202 	mul.w	r2, r3, r2
 8001d3a:	4b05      	ldr	r3, [pc, #20]	; (8001d50 <nand_PageToBlock+0x28>)
 8001d3c:	689b      	ldr	r3, [r3, #8]
 8001d3e:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	370c      	adds	r7, #12
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr
 8001d4e:	bf00      	nop
 8001d50:	20000b44 	.word	0x20000b44

08001d54 <nand_BlockToPage>:
uint32_t nand_BlockToPage(uint32_t blk)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b083      	sub	sp, #12
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
	return (blk * chipConf.BlockSize) / chipConf.PageSize;
 8001d5c:	4b07      	ldr	r3, [pc, #28]	; (8001d7c <nand_BlockToPage+0x28>)
 8001d5e:	689b      	ldr	r3, [r3, #8]
 8001d60:	687a      	ldr	r2, [r7, #4]
 8001d62:	fb03 f202 	mul.w	r2, r3, r2
 8001d66:	4b05      	ldr	r3, [pc, #20]	; (8001d7c <nand_BlockToPage+0x28>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	370c      	adds	r7, #12
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr
 8001d7a:	bf00      	nop
 8001d7c:	20000b44 	.word	0x20000b44

08001d80 <defThread>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_defThread */
void defThread(void *argument)
{
 8001d80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d82:	b0a1      	sub	sp, #132	; 0x84
 8001d84:	af04      	add	r7, sp, #16
 8001d86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

	*(uint8_t *)&flags = 0;
 8001d88:	4b45      	ldr	r3, [pc, #276]	; (8001ea0 <defThread+0x120>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	701a      	strb	r2, [r3, #0]

	char *stx = (char *)calloc(1, MAX_UART_BUF);
 8001d8e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d92:	2001      	movs	r0, #1
 8001d94:	f009 f87a 	bl	800ae8c <calloc>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	64bb      	str	r3, [r7, #72]	; 0x48
#ifdef SET_SWV
	char stz[MAX_TMP_SIZE];
#endif


	HAL_Delay(1000);
 8001d9c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001da0:	f001 fb22 	bl	80033e8 <HAL_Delay>
	Report(0, "%s", eol);
 8001da4:	4b3f      	ldr	r3, [pc, #252]	; (8001ea4 <defThread+0x124>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	461a      	mov	r2, r3
 8001daa:	493f      	ldr	r1, [pc, #252]	; (8001ea8 <defThread+0x128>)
 8001dac:	2000      	movs	r0, #0
 8001dae:	f7ff fd85 	bl	80018bc <Report>
	Report(1, "%s Старт '%s' memory:%lu/%lu bytes%s", version, __func__, xPortGetFreeHeapSize(), configTOTAL_HEAP_SIZE, eol);
 8001db2:	4b3e      	ldr	r3, [pc, #248]	; (8001eac <defThread+0x12c>)
 8001db4:	681c      	ldr	r4, [r3, #0]
 8001db6:	f008 ff35 	bl	800ac24 <xPortGetFreeHeapSize>
 8001dba:	4602      	mov	r2, r0
 8001dbc:	4b39      	ldr	r3, [pc, #228]	; (8001ea4 <defThread+0x124>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	9302      	str	r3, [sp, #8]
 8001dc2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001dc6:	9301      	str	r3, [sp, #4]
 8001dc8:	9200      	str	r2, [sp, #0]
 8001dca:	4b39      	ldr	r3, [pc, #228]	; (8001eb0 <defThread+0x130>)
 8001dcc:	4622      	mov	r2, r4
 8001dce:	4939      	ldr	r1, [pc, #228]	; (8001eb4 <defThread+0x134>)
 8001dd0:	2001      	movs	r0, #1
 8001dd2:	f7ff fd73 	bl	80018bc <Report>


	uint8_t nand_show = 0;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	bool readed = false;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
	char cid[32];
	if (nandState == HAL_NAND_STATE_READY) {
 8001de2:	4b35      	ldr	r3, [pc, #212]	; (8001eb8 <defThread+0x138>)
 8001de4:	781b      	ldrb	r3, [r3, #0]
 8001de6:	2b01      	cmp	r3, #1
 8001de8:	d174      	bne.n	8001ed4 <defThread+0x154>
		if (nandID.Device_Id == chipIDcode) strncpy(cid, chipID, sizeof(cid));
 8001dea:	4b34      	ldr	r3, [pc, #208]	; (8001ebc <defThread+0x13c>)
 8001dec:	785b      	ldrb	r3, [r3, #1]
 8001dee:	22f1      	movs	r2, #241	; 0xf1
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d108      	bne.n	8001e06 <defThread+0x86>
 8001df4:	4b32      	ldr	r3, [pc, #200]	; (8001ec0 <defThread+0x140>)
 8001df6:	6819      	ldr	r1, [r3, #0]
 8001df8:	f107 031c 	add.w	r3, r7, #28
 8001dfc:	2220      	movs	r2, #32
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f009 faf6 	bl	800b3f0 <strncpy>
 8001e04:	e006      	b.n	8001e14 <defThread+0x94>
		                               else strcpy(cid, "UNKNOWN");
 8001e06:	f107 031c 	add.w	r3, r7, #28
 8001e0a:	4a2e      	ldr	r2, [pc, #184]	; (8001ec4 <defThread+0x144>)
 8001e0c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001e10:	e883 0003 	stmia.w	r3, {r0, r1}
		strcpy(stx, "NAND:");
 8001e14:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001e16:	4a2c      	ldr	r2, [pc, #176]	; (8001ec8 <defThread+0x148>)
 8001e18:	6810      	ldr	r0, [r2, #0]
 8001e1a:	6018      	str	r0, [r3, #0]
 8001e1c:	8892      	ldrh	r2, [r2, #4]
 8001e1e:	809a      	strh	r2, [r3, #4]
		uint8_t *bid = (uint8_t *)&nandID.Maker_Id;
 8001e20:	4b26      	ldr	r3, [pc, #152]	; (8001ebc <defThread+0x13c>)
 8001e22:	647b      	str	r3, [r7, #68]	; 0x44
		for (int8_t i = 0; i < sizeof(NAND_IDsTypeDef); i++) sprintf(stx+strlen(stx), " %02X", *(bid + i));
 8001e24:	2300      	movs	r3, #0
 8001e26:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
 8001e2a:	e015      	b.n	8001e58 <defThread+0xd8>
 8001e2c:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001e2e:	f7fe f9cf 	bl	80001d0 <strlen>
 8001e32:	4602      	mov	r2, r0
 8001e34:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001e36:	1898      	adds	r0, r3, r2
 8001e38:	f997 306d 	ldrsb.w	r3, [r7, #109]	; 0x6d
 8001e3c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001e3e:	4413      	add	r3, r2
 8001e40:	781b      	ldrb	r3, [r3, #0]
 8001e42:	461a      	mov	r2, r3
 8001e44:	4921      	ldr	r1, [pc, #132]	; (8001ecc <defThread+0x14c>)
 8001e46:	f009 fa8f 	bl	800b368 <siprintf>
 8001e4a:	f997 306d 	ldrsb.w	r3, [r7, #109]	; 0x6d
 8001e4e:	b2db      	uxtb	r3, r3
 8001e50:	3301      	adds	r3, #1
 8001e52:	b2db      	uxtb	r3, r3
 8001e54:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
 8001e58:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 8001e5c:	2b04      	cmp	r3, #4
 8001e5e:	d9e5      	bls.n	8001e2c <defThread+0xac>
		sprintf(stx+strlen(stx),
 8001e60:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001e62:	f7fe f9b5 	bl	80001d0 <strlen>
 8001e66:	4602      	mov	r2, r0
 8001e68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001e6a:	1898      	adds	r0, r3, r2
				"\n\tMakerID=%02X\n\tDevice_Id=%02X '%s'\n\tThird_Id=%02X\n\tFourth_Id=%02X\n\tPlane_Id=%02X",
			    nandID.Maker_Id, nandID.Device_Id, cid, nandID.Third_Id, nandID.Fourth_Id, nandID.Plane_Id);
 8001e6c:	4b13      	ldr	r3, [pc, #76]	; (8001ebc <defThread+0x13c>)
 8001e6e:	781b      	ldrb	r3, [r3, #0]
		sprintf(stx+strlen(stx),
 8001e70:	461c      	mov	r4, r3
			    nandID.Maker_Id, nandID.Device_Id, cid, nandID.Third_Id, nandID.Fourth_Id, nandID.Plane_Id);
 8001e72:	4b12      	ldr	r3, [pc, #72]	; (8001ebc <defThread+0x13c>)
 8001e74:	785b      	ldrb	r3, [r3, #1]
		sprintf(stx+strlen(stx),
 8001e76:	461d      	mov	r5, r3
			    nandID.Maker_Id, nandID.Device_Id, cid, nandID.Third_Id, nandID.Fourth_Id, nandID.Plane_Id);
 8001e78:	4b10      	ldr	r3, [pc, #64]	; (8001ebc <defThread+0x13c>)
 8001e7a:	789b      	ldrb	r3, [r3, #2]
		sprintf(stx+strlen(stx),
 8001e7c:	461a      	mov	r2, r3
			    nandID.Maker_Id, nandID.Device_Id, cid, nandID.Third_Id, nandID.Fourth_Id, nandID.Plane_Id);
 8001e7e:	4b0f      	ldr	r3, [pc, #60]	; (8001ebc <defThread+0x13c>)
 8001e80:	78db      	ldrb	r3, [r3, #3]
		sprintf(stx+strlen(stx),
 8001e82:	4619      	mov	r1, r3
			    nandID.Maker_Id, nandID.Device_Id, cid, nandID.Third_Id, nandID.Fourth_Id, nandID.Plane_Id);
 8001e84:	4b0d      	ldr	r3, [pc, #52]	; (8001ebc <defThread+0x13c>)
 8001e86:	791b      	ldrb	r3, [r3, #4]
		sprintf(stx+strlen(stx),
 8001e88:	9303      	str	r3, [sp, #12]
 8001e8a:	9102      	str	r1, [sp, #8]
 8001e8c:	9201      	str	r2, [sp, #4]
 8001e8e:	f107 031c 	add.w	r3, r7, #28
 8001e92:	9300      	str	r3, [sp, #0]
 8001e94:	462b      	mov	r3, r5
 8001e96:	4622      	mov	r2, r4
 8001e98:	490d      	ldr	r1, [pc, #52]	; (8001ed0 <defThread+0x150>)
 8001e9a:	f009 fa65 	bl	800b368 <siprintf>
 8001e9e:	e026      	b.n	8001eee <defThread+0x16e>
 8001ea0:	20000308 	.word	0x20000308
 8001ea4:	20000004 	.word	0x20000004
 8001ea8:	0800bd84 	.word	0x0800bd84
 8001eac:	20000000 	.word	0x20000000
 8001eb0:	0800e0e8 	.word	0x0800e0e8
 8001eb4:	0800bd88 	.word	0x0800bd88
 8001eb8:	20000040 	.word	0x20000040
 8001ebc:	20000b3c 	.word	0x20000b3c
 8001ec0:	20000044 	.word	0x20000044
 8001ec4:	0800bdb4 	.word	0x0800bdb4
 8001ec8:	0800bdbc 	.word	0x0800bdbc
 8001ecc:	0800bdc4 	.word	0x0800bdc4
 8001ed0:	0800bdcc 	.word	0x0800bdcc
	} else {
			sprintf(stx,
					"NAND: Error nandStatus='%s'(%d)",
					nandAllState[nandState & (MAX_NAND_STATE - 1)], nandState);
 8001ed4:	4ba6      	ldr	r3, [pc, #664]	; (8002170 <defThread+0x3f0>)
 8001ed6:	781b      	ldrb	r3, [r3, #0]
 8001ed8:	f003 0303 	and.w	r3, r3, #3
			sprintf(stx,
 8001edc:	4aa5      	ldr	r2, [pc, #660]	; (8002174 <defThread+0x3f4>)
 8001ede:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001ee2:	4ba3      	ldr	r3, [pc, #652]	; (8002170 <defThread+0x3f0>)
 8001ee4:	781b      	ldrb	r3, [r3, #0]
 8001ee6:	49a4      	ldr	r1, [pc, #656]	; (8002178 <defThread+0x3f8>)
 8001ee8:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001eea:	f009 fa3d 	bl	800b368 <siprintf>
	}
	Report(1, "%s%s", stx, eol);
 8001eee:	4ba3      	ldr	r3, [pc, #652]	; (800217c <defThread+0x3fc>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001ef4:	49a2      	ldr	r1, [pc, #648]	; (8002180 <defThread+0x400>)
 8001ef6:	2001      	movs	r0, #1
 8001ef8:	f7ff fce0 	bl	80018bc <Report>


	//fntKey = &Font_16x26;
	//tFont = &Font_11x18;
	//ipsOn(0);
	uint16_t err_color = BLACK;
 8001efc:	2300      	movs	r3, #0
 8001efe:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
	ST7789_Fill(0, 0, ST7789_WIDTH - 1, fntKey->height, YELLOW);
 8001f02:	4ba0      	ldr	r3, [pc, #640]	; (8002184 <defThread+0x404>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	785b      	ldrb	r3, [r3, #1]
 8001f08:	b29b      	uxth	r3, r3
 8001f0a:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8001f0e:	9200      	str	r2, [sp, #0]
 8001f10:	22ef      	movs	r2, #239	; 0xef
 8001f12:	2100      	movs	r1, #0
 8001f14:	2000      	movs	r0, #0
 8001f16:	f000 fdb0 	bl	8002a7a <ST7789_Fill>
	ST7789_Fill(0, ST7789_WIDTH - fntKey->height, ST7789_WIDTH - 1, ST7789_HEIGHT - 1, WHITE);
 8001f1a:	4b9a      	ldr	r3, [pc, #616]	; (8002184 <defThread+0x404>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	785b      	ldrb	r3, [r3, #1]
 8001f20:	b29b      	uxth	r3, r3
 8001f22:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 8001f26:	b299      	uxth	r1, r3
 8001f28:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f2c:	9300      	str	r3, [sp, #0]
 8001f2e:	23ef      	movs	r3, #239	; 0xef
 8001f30:	22ef      	movs	r2, #239	; 0xef
 8001f32:	2000      	movs	r0, #0
 8001f34:	f000 fda1 	bl	8002a7a <ST7789_Fill>

	sprintf(stx, "NAND : %s", cid);
 8001f38:	f107 031c 	add.w	r3, r7, #28
 8001f3c:	461a      	mov	r2, r3
 8001f3e:	4992      	ldr	r1, [pc, #584]	; (8002188 <defThread+0x408>)
 8001f40:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001f42:	f009 fa11 	bl	800b368 <siprintf>
	mkLineCenter(stx, ST7789_WIDTH / tFont->width);
 8001f46:	4b91      	ldr	r3, [pc, #580]	; (800218c <defThread+0x40c>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	461a      	mov	r2, r3
 8001f4e:	23f0      	movs	r3, #240	; 0xf0
 8001f50:	fb93 f3f2 	sdiv	r3, r3, r2
 8001f54:	b29b      	uxth	r3, r3
 8001f56:	4619      	mov	r1, r3
 8001f58:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001f5a:	f000 fe9b 	bl	8002c94 <mkLineCenter>
	//sprintf(stx+strlen(stx), "Maker:0x%02X\nchipID:0x%02X\n3-rd:0x%02X\n4-th:0x%02X\n5-th:0x%02X",
	//		                 nandID.Maker_Id, nandID.Device_Id, nandID.Third_Id, nandID.Fourth_Id, nandID.Plane_Id);
	sprintf(stx+strlen(stx),
 8001f5e:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001f60:	f7fe f936 	bl	80001d0 <strlen>
 8001f64:	4602      	mov	r2, r0
 8001f66:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f68:	189c      	adds	r4, r3, r2
 8001f6a:	4b89      	ldr	r3, [pc, #548]	; (8002190 <defThread+0x410>)
 8001f6c:	681d      	ldr	r5, [r3, #0]
 8001f6e:	4b88      	ldr	r3, [pc, #544]	; (8002190 <defThread+0x410>)
 8001f70:	685e      	ldr	r6, [r3, #4]
			"PageSize:%lu\nSpareAreaSize:%lu\nBlockSize:%lu KB\nBlockNbr:%lu\nPlaneNbr:%lu\nPlaneSize:%lu MB",
			chipConf.PageSize,
			chipConf.SpareAreaSize,
			chipConf.BlockSize / 1024,
 8001f72:	4b87      	ldr	r3, [pc, #540]	; (8002190 <defThread+0x410>)
 8001f74:	689b      	ldr	r3, [r3, #8]
	sprintf(stx+strlen(stx),
 8001f76:	0a9b      	lsrs	r3, r3, #10
 8001f78:	4a85      	ldr	r2, [pc, #532]	; (8002190 <defThread+0x410>)
 8001f7a:	68d2      	ldr	r2, [r2, #12]
 8001f7c:	4984      	ldr	r1, [pc, #528]	; (8002190 <defThread+0x410>)
 8001f7e:	6909      	ldr	r1, [r1, #16]
			chipConf.BlockNbr,
			chipConf.PlaneNbr,
			chipConf.PlaneSize / 1024 / 1024);
 8001f80:	4883      	ldr	r0, [pc, #524]	; (8002190 <defThread+0x410>)
 8001f82:	6940      	ldr	r0, [r0, #20]
	sprintf(stx+strlen(stx),
 8001f84:	0d00      	lsrs	r0, r0, #20
 8001f86:	9003      	str	r0, [sp, #12]
 8001f88:	9102      	str	r1, [sp, #8]
 8001f8a:	9201      	str	r2, [sp, #4]
 8001f8c:	9300      	str	r3, [sp, #0]
 8001f8e:	4633      	mov	r3, r6
 8001f90:	462a      	mov	r2, r5
 8001f92:	4980      	ldr	r1, [pc, #512]	; (8002194 <defThread+0x414>)
 8001f94:	4620      	mov	r0, r4
 8001f96:	f009 f9e7 	bl	800b368 <siprintf>
	if (cb_nandCounter) sprintf(stx+strlen(stx), "\nCallBack:%lu", cb_nandCounter);
 8001f9a:	4b7f      	ldr	r3, [pc, #508]	; (8002198 <defThread+0x418>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d00b      	beq.n	8001fba <defThread+0x23a>
 8001fa2:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001fa4:	f7fe f914 	bl	80001d0 <strlen>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001fac:	4413      	add	r3, r2
 8001fae:	4a7a      	ldr	r2, [pc, #488]	; (8002198 <defThread+0x418>)
 8001fb0:	6812      	ldr	r2, [r2, #0]
 8001fb2:	497a      	ldr	r1, [pc, #488]	; (800219c <defThread+0x41c>)
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f009 f9d7 	bl	800b368 <siprintf>
	ST7789_WriteString(0,
					   tFont->height + (tFont->height * 0.85),
 8001fba:	4b74      	ldr	r3, [pc, #464]	; (800218c <defThread+0x40c>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	785b      	ldrb	r3, [r3, #1]
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f7fe fbd9 	bl	8000778 <__aeabi_i2d>
 8001fc6:	4604      	mov	r4, r0
 8001fc8:	460d      	mov	r5, r1
 8001fca:	4b70      	ldr	r3, [pc, #448]	; (800218c <defThread+0x40c>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	785b      	ldrb	r3, [r3, #1]
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f7fe fbd1 	bl	8000778 <__aeabi_i2d>
 8001fd6:	a364      	add	r3, pc, #400	; (adr r3, 8002168 <defThread+0x3e8>)
 8001fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fdc:	f7fe f950 	bl	8000280 <__aeabi_dmul>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	460b      	mov	r3, r1
 8001fe4:	4620      	mov	r0, r4
 8001fe6:	4629      	mov	r1, r5
 8001fe8:	f7fe fa7a 	bl	80004e0 <__adddf3>
 8001fec:	4602      	mov	r2, r0
 8001fee:	460b      	mov	r3, r1
	ST7789_WriteString(0,
 8001ff0:	4610      	mov	r0, r2
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	f7fe fc2a 	bl	800084c <__aeabi_d2uiz>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	b298      	uxth	r0, r3
 8001ffc:	4b63      	ldr	r3, [pc, #396]	; (800218c <defThread+0x40c>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a67      	ldr	r2, [pc, #412]	; (80021a0 <defThread+0x420>)
 8002002:	8812      	ldrh	r2, [r2, #0]
 8002004:	43d2      	mvns	r2, r2
 8002006:	b292      	uxth	r2, r2
 8002008:	4965      	ldr	r1, [pc, #404]	; (80021a0 <defThread+0x420>)
 800200a:	8809      	ldrh	r1, [r1, #0]
 800200c:	9102      	str	r1, [sp, #8]
 800200e:	9201      	str	r2, [sp, #4]
 8002010:	685a      	ldr	r2, [r3, #4]
 8002012:	9200      	str	r2, [sp, #0]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002018:	4601      	mov	r1, r0
 800201a:	2000      	movs	r0, #0
 800201c:	f000 fde4 	bl	8002be8 <ST7789_WriteString>
					   stx,
					   *tFont,
					   ~back_color,
					   back_color);
	ipsOn(1);
 8002020:	2001      	movs	r0, #1
 8002022:	f000 fb9b 	bl	800275c <ipsOn>

	bool led = false;
 8002026:	2300      	movs	r3, #0
 8002028:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
	uint32_t tmr = get_tmr(1);
 800202c:	2001      	movs	r0, #1
 800202e:	f7ff fb29 	bl	8001684 <get_tmr>
 8002032:	6678      	str	r0, [r7, #100]	; 0x64

  /* Infinite loop */

  while (1) {

	  if (check_tmr(tmr)) {
 8002034:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8002036:	f7ff fb32 	bl	800169e <check_tmr>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d059      	beq.n	80020f4 <defThread+0x374>
		  tmr = get_tmr(1);
 8002040:	2001      	movs	r0, #1
 8002042:	f7ff fb1f 	bl	8001684 <get_tmr>
 8002046:	6678      	str	r0, [r7, #100]	; 0x64
		  //
		  sec2str(stx);
 8002048:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800204a:	f7ff fb9f 	bl	800178c <sec2str>
#ifdef SET_SWV
		  strcpy(stz, stx);
#endif
		  ST7789_WriteString(8, 0, mkLineCenter(stx, ST7789_WIDTH / fntKey->width), *fntKey, BLUE, YELLOW);
 800204e:	4b4d      	ldr	r3, [pc, #308]	; (8002184 <defThread+0x404>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	781b      	ldrb	r3, [r3, #0]
 8002054:	461a      	mov	r2, r3
 8002056:	23f0      	movs	r3, #240	; 0xf0
 8002058:	fb93 f3f2 	sdiv	r3, r3, r2
 800205c:	b29b      	uxth	r3, r3
 800205e:	4619      	mov	r1, r3
 8002060:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8002062:	f000 fe17 	bl	8002c94 <mkLineCenter>
 8002066:	4601      	mov	r1, r0
 8002068:	4b46      	ldr	r3, [pc, #280]	; (8002184 <defThread+0x404>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8002070:	9202      	str	r2, [sp, #8]
 8002072:	221f      	movs	r2, #31
 8002074:	9201      	str	r2, [sp, #4]
 8002076:	685a      	ldr	r2, [r3, #4]
 8002078:	9200      	str	r2, [sp, #0]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	460a      	mov	r2, r1
 800207e:	2100      	movs	r1, #0
 8002080:	2008      	movs	r0, #8
 8002082:	f000 fdb1 	bl	8002be8 <ST7789_WriteString>

		  sprintf(stx, "Error: 0x%04X", (unsigned int)devError);
 8002086:	4b47      	ldr	r3, [pc, #284]	; (80021a4 <defThread+0x424>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	461a      	mov	r2, r3
 800208c:	4946      	ldr	r1, [pc, #280]	; (80021a8 <defThread+0x428>)
 800208e:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8002090:	f009 f96a 	bl	800b368 <siprintf>
		  if (devError) err_color = RED; else err_color = BLACK;
 8002094:	4b43      	ldr	r3, [pc, #268]	; (80021a4 <defThread+0x424>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d004      	beq.n	80020a6 <defThread+0x326>
 800209c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80020a0:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 80020a4:	e002      	b.n	80020ac <defThread+0x32c>
 80020a6:	2300      	movs	r3, #0
 80020a8:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
		  ST7789_WriteString(0, ST7789_WIDTH - fntKey->height, mkLineCenter(stx, ST7789_WIDTH / fntKey->width), *fntKey, err_color, WHITE);
 80020ac:	4b35      	ldr	r3, [pc, #212]	; (8002184 <defThread+0x404>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	785b      	ldrb	r3, [r3, #1]
 80020b2:	b29b      	uxth	r3, r3
 80020b4:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 80020b8:	b29c      	uxth	r4, r3
 80020ba:	4b32      	ldr	r3, [pc, #200]	; (8002184 <defThread+0x404>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	461a      	mov	r2, r3
 80020c2:	23f0      	movs	r3, #240	; 0xf0
 80020c4:	fb93 f3f2 	sdiv	r3, r3, r2
 80020c8:	b29b      	uxth	r3, r3
 80020ca:	4619      	mov	r1, r3
 80020cc:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80020ce:	f000 fde1 	bl	8002c94 <mkLineCenter>
 80020d2:	4601      	mov	r1, r0
 80020d4:	4b2b      	ldr	r3, [pc, #172]	; (8002184 <defThread+0x404>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80020dc:	9202      	str	r2, [sp, #8]
 80020de:	f8b7 206a 	ldrh.w	r2, [r7, #106]	; 0x6a
 80020e2:	9201      	str	r2, [sp, #4]
 80020e4:	685a      	ldr	r2, [r3, #4]
 80020e6:	9200      	str	r2, [sp, #0]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	460a      	mov	r2, r1
 80020ec:	4621      	mov	r1, r4
 80020ee:	2000      	movs	r0, #0
 80020f0:	f000 fd7a 	bl	8002be8 <ST7789_WriteString>
		  //puts("Second...");
		  printf("[%s] %s%s", __func__, stz, eol);
#endif
	  }

	  if (devError) led = true; else led = false;
 80020f4:	4b2b      	ldr	r3, [pc, #172]	; (80021a4 <defThread+0x424>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d003      	beq.n	8002104 <defThread+0x384>
 80020fc:	2301      	movs	r3, #1
 80020fe:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
 8002102:	e002      	b.n	800210a <defThread+0x38a>
 8002104:	2300      	movs	r3, #0
 8002106:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
	  errLedOn(led);
 800210a:	f897 3069 	ldrb.w	r3, [r7, #105]	; 0x69
 800210e:	4618      	mov	r0, r3
 8002110:	f7ff fa62 	bl	80015d8 <errLedOn>

	  nand_show = 0;
 8002114:	2300      	movs	r3, #0
 8002116:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

	  if (flags.restart) {
 800211a:	4b24      	ldr	r3, [pc, #144]	; (80021ac <defThread+0x42c>)
 800211c:	781b      	ldrb	r3, [r3, #0]
 800211e:	f003 0301 	and.w	r3, r3, #1
 8002122:	b2db      	uxtb	r3, r3
 8002124:	2b00      	cmp	r3, #0
 8002126:	d00b      	beq.n	8002140 <defThread+0x3c0>
		  flags.restart = 0;
 8002128:	4a20      	ldr	r2, [pc, #128]	; (80021ac <defThread+0x42c>)
 800212a:	7813      	ldrb	r3, [r2, #0]
 800212c:	f36f 0300 	bfc	r3, #0, #1
 8002130:	7013      	strb	r3, [r2, #0]
		  break;
 8002132:	bf00      	nop
		  }
	  }
	  osDelay(250);
  }

  if (rdBuf) free(rdBuf);
 8002134:	4b1e      	ldr	r3, [pc, #120]	; (80021b0 <defThread+0x430>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	2b00      	cmp	r3, #0
 800213a:	f000 81b6 	beq.w	80024aa <defThread+0x72a>
 800213e:	e1af      	b.n	80024a0 <defThread+0x720>
	  } else if (flags.time_set) {
 8002140:	4b1a      	ldr	r3, [pc, #104]	; (80021ac <defThread+0x42c>)
 8002142:	781b      	ldrb	r3, [r3, #0]
 8002144:	f003 0302 	and.w	r3, r3, #2
 8002148:	b2db      	uxtb	r3, r3
 800214a:	2b00      	cmp	r3, #0
 800214c:	d034      	beq.n	80021b8 <defThread+0x438>
		  flags.time_set = 0;
 800214e:	4a17      	ldr	r2, [pc, #92]	; (80021ac <defThread+0x42c>)
 8002150:	7813      	ldrb	r3, [r2, #0]
 8002152:	f36f 0341 	bfc	r3, #1, #1
 8002156:	7013      	strb	r3, [r2, #0]
		  set_Date(epoch);
 8002158:	4b16      	ldr	r3, [pc, #88]	; (80021b4 <defThread+0x434>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4618      	mov	r0, r3
 800215e:	f7ff faaf 	bl	80016c0 <set_Date>
 8002162:	e199      	b.n	8002498 <defThread+0x718>
 8002164:	f3af 8000 	nop.w
 8002168:	33333333 	.word	0x33333333
 800216c:	3feb3333 	.word	0x3feb3333
 8002170:	20000040 	.word	0x20000040
 8002174:	20000048 	.word	0x20000048
 8002178:	0800be20 	.word	0x0800be20
 800217c:	20000004 	.word	0x20000004
 8002180:	0800be40 	.word	0x0800be40
 8002184:	20000038 	.word	0x20000038
 8002188:	0800be48 	.word	0x0800be48
 800218c:	2000003c 	.word	0x2000003c
 8002190:	20000b44 	.word	0x20000b44
 8002194:	0800be54 	.word	0x0800be54
 8002198:	20000b38 	.word	0x20000b38
 800219c:	0800beb0 	.word	0x0800beb0
 80021a0:	20000b26 	.word	0x20000b26
 80021a4:	2000030c 	.word	0x2000030c
 80021a8:	0800bec0 	.word	0x0800bec0
 80021ac:	20000308 	.word	0x20000308
 80021b0:	20000b5c 	.word	0x20000b5c
 80021b4:	20000024 	.word	0x20000024
	  } else if (flags.time_show) {
 80021b8:	4ba0      	ldr	r3, [pc, #640]	; (800243c <defThread+0x6bc>)
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	f003 0304 	and.w	r3, r3, #4
 80021c0:	b2db      	uxtb	r3, r3
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d00f      	beq.n	80021e6 <defThread+0x466>
		  flags.time_show = 0;
 80021c6:	4a9d      	ldr	r2, [pc, #628]	; (800243c <defThread+0x6bc>)
 80021c8:	7813      	ldrb	r3, [r2, #0]
 80021ca:	f36f 0382 	bfc	r3, #2, #1
 80021ce:	7013      	strb	r3, [r2, #0]
		  sec2str(stx);
 80021d0:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80021d2:	f7ff fadb 	bl	800178c <sec2str>
		  Report(0, "Current date&time -> %s%s", stx, eol);
 80021d6:	4b9a      	ldr	r3, [pc, #616]	; (8002440 <defThread+0x6c0>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80021dc:	4999      	ldr	r1, [pc, #612]	; (8002444 <defThread+0x6c4>)
 80021de:	2000      	movs	r0, #0
 80021e0:	f7ff fb6c 	bl	80018bc <Report>
 80021e4:	e158      	b.n	8002498 <defThread+0x718>
	  } else if (flags.cmd_flag) {
 80021e6:	4b95      	ldr	r3, [pc, #596]	; (800243c <defThread+0x6bc>)
 80021e8:	781b      	ldrb	r3, [r3, #0]
 80021ea:	f003 0308 	and.w	r3, r3, #8
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	f000 8151 	beq.w	8002498 <defThread+0x718>
		  flags.cmd_flag = 0;
 80021f6:	4a91      	ldr	r2, [pc, #580]	; (800243c <defThread+0x6bc>)
 80021f8:	7813      	ldrb	r3, [r2, #0]
 80021fa:	f36f 03c3 	bfc	r3, #3, #1
 80021fe:	7013      	strb	r3, [r2, #0]
		  switch (flags.cmd) {
 8002200:	4b8e      	ldr	r3, [pc, #568]	; (800243c <defThread+0x6bc>)
 8002202:	781b      	ldrb	r3, [r3, #0]
 8002204:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8002208:	b2db      	uxtb	r3, r3
 800220a:	2b03      	cmp	r3, #3
 800220c:	d062      	beq.n	80022d4 <defThread+0x554>
 800220e:	2b03      	cmp	r3, #3
 8002210:	f300 8095 	bgt.w	800233e <defThread+0x5be>
 8002214:	2b00      	cmp	r3, #0
 8002216:	d002      	beq.n	800221e <defThread+0x49e>
 8002218:	2b01      	cmp	r3, #1
 800221a:	d046      	beq.n	80022aa <defThread+0x52a>
 800221c:	e08f      	b.n	800233e <defThread+0x5be>
		  		  uint32_t p = (nandAdr - devAdr) / chipConf.PageSize;
 800221e:	4b8a      	ldr	r3, [pc, #552]	; (8002448 <defThread+0x6c8>)
 8002220:	681a      	ldr	r2, [r3, #0]
 8002222:	4b8a      	ldr	r3, [pc, #552]	; (800244c <defThread+0x6cc>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	1ad2      	subs	r2, r2, r3
 8002228:	4b89      	ldr	r3, [pc, #548]	; (8002450 <defThread+0x6d0>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002230:	643b      	str	r3, [r7, #64]	; 0x40
		  		  NAND_AddressTypeDef addr = {
 8002232:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002234:	b29b      	uxth	r3, r3
 8002236:	82bb      	strh	r3, [r7, #20]
 8002238:	2301      	movs	r3, #1
 800223a:	82fb      	strh	r3, [r7, #22]
					  .Block = nand_PageToBlock(p)
 800223c:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800223e:	f7ff fd73 	bl	8001d28 <nand_PageToBlock>
 8002242:	4603      	mov	r3, r0
		  		  NAND_AddressTypeDef addr = {
 8002244:	b29b      	uxth	r3, r3
 8002246:	833b      	strh	r3, [r7, #24]
		  		  Report(1, "Read nand adr:0x%X len:%lu (page:%lu blk:%lu)%s",
 8002248:	4b7f      	ldr	r3, [pc, #508]	; (8002448 <defThread+0x6c8>)
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	4b81      	ldr	r3, [pc, #516]	; (8002454 <defThread+0x6d4>)
 800224e:	881b      	ldrh	r3, [r3, #0]
 8002250:	461c      	mov	r4, r3
		  				    nandAdr, nandLen, addr.Page, addr.Block, eol);
 8002252:	8abb      	ldrh	r3, [r7, #20]
		  		  Report(1, "Read nand adr:0x%X len:%lu (page:%lu blk:%lu)%s",
 8002254:	4619      	mov	r1, r3
		  				    nandAdr, nandLen, addr.Page, addr.Block, eol);
 8002256:	8b3b      	ldrh	r3, [r7, #24]
		  		  Report(1, "Read nand adr:0x%X len:%lu (page:%lu blk:%lu)%s",
 8002258:	4618      	mov	r0, r3
 800225a:	4b79      	ldr	r3, [pc, #484]	; (8002440 <defThread+0x6c0>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	9302      	str	r3, [sp, #8]
 8002260:	9001      	str	r0, [sp, #4]
 8002262:	9100      	str	r1, [sp, #0]
 8002264:	4623      	mov	r3, r4
 8002266:	497c      	ldr	r1, [pc, #496]	; (8002458 <defThread+0x6d8>)
 8002268:	2001      	movs	r0, #1
 800226a:	f7ff fb27 	bl	80018bc <Report>
		  		  if (rdBuf) {
 800226e:	4b7b      	ldr	r3, [pc, #492]	; (800245c <defThread+0x6dc>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d060      	beq.n	8002338 <defThread+0x5b8>
		  			  if (HAL_NAND_Read_Page_8b(nandPort, &addr, rdBuf, 1) == HAL_OK) {
 8002276:	4b7a      	ldr	r3, [pc, #488]	; (8002460 <defThread+0x6e0>)
 8002278:	6818      	ldr	r0, [r3, #0]
 800227a:	4b78      	ldr	r3, [pc, #480]	; (800245c <defThread+0x6dc>)
 800227c:	681a      	ldr	r2, [r3, #0]
 800227e:	f107 0114 	add.w	r1, r7, #20
 8002282:	2301      	movs	r3, #1
 8002284:	f002 f8a9 	bl	80043da <HAL_NAND_Read_Page_8b>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d106      	bne.n	800229c <defThread+0x51c>
		  				  nand_show = 1;
 800228e:	2301      	movs	r3, #1
 8002290:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		  				  readed = true;
 8002294:	2301      	movs	r3, #1
 8002296:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
		  	  break;
 800229a:	e04d      	b.n	8002338 <defThread+0x5b8>
		  			  } else devError |= devNAND;
 800229c:	4b71      	ldr	r3, [pc, #452]	; (8002464 <defThread+0x6e4>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f043 0306 	orr.w	r3, r3, #6
 80022a4:	4a6f      	ldr	r2, [pc, #444]	; (8002464 <defThread+0x6e4>)
 80022a6:	6013      	str	r3, [r2, #0]
		  	  break;
 80022a8:	e046      	b.n	8002338 <defThread+0x5b8>
		  		  Report(1, "Read next nand adr:0x%X len:%lu%s",
 80022aa:	4b67      	ldr	r3, [pc, #412]	; (8002448 <defThread+0x6c8>)
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	4b69      	ldr	r3, [pc, #420]	; (8002454 <defThread+0x6d4>)
 80022b0:	881b      	ldrh	r3, [r3, #0]
 80022b2:	4619      	mov	r1, r3
 80022b4:	4b62      	ldr	r3, [pc, #392]	; (8002440 <defThread+0x6c0>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	9300      	str	r3, [sp, #0]
 80022ba:	460b      	mov	r3, r1
 80022bc:	496a      	ldr	r1, [pc, #424]	; (8002468 <defThread+0x6e8>)
 80022be:	2001      	movs	r0, #1
 80022c0:	f7ff fafc 	bl	80018bc <Report>
		  		  if (rdBuf) nand_show = 2;
 80022c4:	4b65      	ldr	r3, [pc, #404]	; (800245c <defThread+0x6dc>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d037      	beq.n	800233c <defThread+0x5bc>
 80022cc:	2302      	movs	r3, #2
 80022ce:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		  	  break;
 80022d2:	e033      	b.n	800233c <defThread+0x5bc>
		  			  .Page = nand_BlockToPage(nandBlk),
 80022d4:	4b65      	ldr	r3, [pc, #404]	; (800246c <defThread+0x6ec>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4618      	mov	r0, r3
 80022da:	f7ff fd3b 	bl	8001d54 <nand_BlockToPage>
 80022de:	4603      	mov	r3, r0
		  		  NAND_AddressTypeDef addr = {
 80022e0:	b29b      	uxth	r3, r3
 80022e2:	81bb      	strh	r3, [r7, #12]
 80022e4:	2301      	movs	r3, #1
 80022e6:	81fb      	strh	r3, [r7, #14]
 80022e8:	4b60      	ldr	r3, [pc, #384]	; (800246c <defThread+0x6ec>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	b29b      	uxth	r3, r3
 80022ee:	823b      	strh	r3, [r7, #16]
		  				    addr.Page, addr.Block);
 80022f0:	89bb      	ldrh	r3, [r7, #12]
		  		  Report(1, "Erase nand page:%lu blk:%lu...",
 80022f2:	461a      	mov	r2, r3
		  				    addr.Page, addr.Block);
 80022f4:	8a3b      	ldrh	r3, [r7, #16]
		  		  Report(1, "Erase nand page:%lu blk:%lu...",
 80022f6:	495e      	ldr	r1, [pc, #376]	; (8002470 <defThread+0x6f0>)
 80022f8:	2001      	movs	r0, #1
 80022fa:	f7ff fadf 	bl	80018bc <Report>
		  		  if (rdBuf) {
 80022fe:	4b57      	ldr	r3, [pc, #348]	; (800245c <defThread+0x6dc>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d010      	beq.n	8002328 <defThread+0x5a8>
		  			  if (HAL_NAND_Erase_Block(nandPort, &addr) != HAL_OK) devError |= devNAND;
 8002306:	4b56      	ldr	r3, [pc, #344]	; (8002460 <defThread+0x6e0>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f107 020c 	add.w	r2, r7, #12
 800230e:	4611      	mov	r1, r2
 8002310:	4618      	mov	r0, r3
 8002312:	f002 f989 	bl	8004628 <HAL_NAND_Erase_Block>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d005      	beq.n	8002328 <defThread+0x5a8>
 800231c:	4b51      	ldr	r3, [pc, #324]	; (8002464 <defThread+0x6e4>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f043 0306 	orr.w	r3, r3, #6
 8002324:	4a4f      	ldr	r2, [pc, #316]	; (8002464 <defThread+0x6e4>)
 8002326:	6013      	str	r3, [r2, #0]
		  		  Report(0, "%s", eol);
 8002328:	4b45      	ldr	r3, [pc, #276]	; (8002440 <defThread+0x6c0>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	461a      	mov	r2, r3
 800232e:	4951      	ldr	r1, [pc, #324]	; (8002474 <defThread+0x6f4>)
 8002330:	2000      	movs	r0, #0
 8002332:	f7ff fac3 	bl	80018bc <Report>
		  	  break;
 8002336:	e002      	b.n	800233e <defThread+0x5be>
		  	  break;
 8002338:	bf00      	nop
 800233a:	e000      	b.n	800233e <defThread+0x5be>
		  	  break;
 800233c:	bf00      	nop
		  if (nand_show) {
 800233e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8002342:	2b00      	cmp	r3, #0
 8002344:	f000 80a8 	beq.w	8002498 <defThread+0x718>
			  uint32_t adr = nandAdr;
 8002348:	4b3f      	ldr	r3, [pc, #252]	; (8002448 <defThread+0x6c8>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	663b      	str	r3, [r7, #96]	; 0x60
			  int step = 32;
 800234e:	2320      	movs	r3, #32
 8002350:	63fb      	str	r3, [r7, #60]	; 0x3c
			  uint32_t ind = 0;
 8002352:	2300      	movs	r3, #0
 8002354:	65fb      	str	r3, [r7, #92]	; 0x5c
			  uint32_t max_ind = nandLen;
 8002356:	4b3f      	ldr	r3, [pc, #252]	; (8002454 <defThread+0x6d4>)
 8002358:	881b      	ldrh	r3, [r3, #0]
 800235a:	65bb      	str	r3, [r7, #88]	; 0x58
			  if (nand_show == 2) {
 800235c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8002360:	2b02      	cmp	r3, #2
 8002362:	d10f      	bne.n	8002384 <defThread+0x604>
				  if (readed) {
 8002364:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8002368:	2b00      	cmp	r3, #0
 800236a:	d009      	beq.n	8002380 <defThread+0x600>
					  ind = adr & (chipConf.PageSize - 1);// - devAdr;
 800236c:	4b38      	ldr	r3, [pc, #224]	; (8002450 <defThread+0x6d0>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	3b01      	subs	r3, #1
 8002372:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002374:	4013      	ands	r3, r2
 8002376:	65fb      	str	r3, [r7, #92]	; 0x5c
					  max_ind = chipConf.PageSize;
 8002378:	4b35      	ldr	r3, [pc, #212]	; (8002450 <defThread+0x6d0>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	65bb      	str	r3, [r7, #88]	; 0x58
 800237e:	e001      	b.n	8002384 <defThread+0x604>
				  } else ind = max_ind;
 8002380:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002382:	65fb      	str	r3, [r7, #92]	; 0x5c
			  if (ind < max_ind) {
 8002384:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002386:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002388:	429a      	cmp	r2, r3
 800238a:	d279      	bcs.n	8002480 <defThread+0x700>
				  bool done = false;
 800238c:	2300      	movs	r3, #0
 800238e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				  uint32_t sch = nandLen / step;
 8002392:	4b30      	ldr	r3, [pc, #192]	; (8002454 <defThread+0x6d4>)
 8002394:	881b      	ldrh	r3, [r3, #0]
 8002396:	461a      	mov	r2, r3
 8002398:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800239a:	fb92 f3f3 	sdiv	r3, r2, r3
 800239e:	653b      	str	r3, [r7, #80]	; 0x50
				  stx[0] = '\0';
 80023a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80023a2:	2200      	movs	r2, #0
 80023a4:	701a      	strb	r2, [r3, #0]
				  while (!done) {
 80023a6:	e03c      	b.n	8002422 <defThread+0x6a2>
					  sprintf(stx+strlen(stx), "%08X ", (unsigned int)adr);
 80023a8:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80023aa:	f7fd ff11 	bl	80001d0 <strlen>
 80023ae:	4602      	mov	r2, r0
 80023b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80023b2:	4413      	add	r3, r2
 80023b4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80023b6:	4930      	ldr	r1, [pc, #192]	; (8002478 <defThread+0x6f8>)
 80023b8:	4618      	mov	r0, r3
 80023ba:	f008 ffd5 	bl	800b368 <siprintf>
					  for (int i = 0; i < step; i++) sprintf(stx+strlen(stx), " %02X", rdBuf[i + ind]);
 80023be:	2300      	movs	r3, #0
 80023c0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80023c2:	e013      	b.n	80023ec <defThread+0x66c>
 80023c4:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80023c6:	f7fd ff03 	bl	80001d0 <strlen>
 80023ca:	4602      	mov	r2, r0
 80023cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80023ce:	1898      	adds	r0, r3, r2
 80023d0:	4b22      	ldr	r3, [pc, #136]	; (800245c <defThread+0x6dc>)
 80023d2:	681a      	ldr	r2, [r3, #0]
 80023d4:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80023d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80023d8:	440b      	add	r3, r1
 80023da:	4413      	add	r3, r2
 80023dc:	781b      	ldrb	r3, [r3, #0]
 80023de:	461a      	mov	r2, r3
 80023e0:	4926      	ldr	r1, [pc, #152]	; (800247c <defThread+0x6fc>)
 80023e2:	f008 ffc1 	bl	800b368 <siprintf>
 80023e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80023e8:	3301      	adds	r3, #1
 80023ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80023ec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80023ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023f0:	429a      	cmp	r2, r3
 80023f2:	dbe7      	blt.n	80023c4 <defThread+0x644>
					  strcat(stx, eol);
 80023f4:	4b12      	ldr	r3, [pc, #72]	; (8002440 <defThread+0x6c0>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4619      	mov	r1, r3
 80023fa:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80023fc:	f008 ffd4 	bl	800b3a8 <strcat>
					  adr += step;
 8002400:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002402:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002404:	4413      	add	r3, r2
 8002406:	663b      	str	r3, [r7, #96]	; 0x60
					  ind += step;
 8002408:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800240a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800240c:	4413      	add	r3, r2
 800240e:	65fb      	str	r3, [r7, #92]	; 0x5c
					  sch--;
 8002410:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002412:	3b01      	subs	r3, #1
 8002414:	653b      	str	r3, [r7, #80]	; 0x50
					  if (!sch) done = true;
 8002416:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002418:	2b00      	cmp	r3, #0
 800241a:	d102      	bne.n	8002422 <defThread+0x6a2>
 800241c:	2301      	movs	r3, #1
 800241e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				  while (!done) {
 8002422:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002426:	f083 0301 	eor.w	r3, r3, #1
 800242a:	b2db      	uxtb	r3, r3
 800242c:	2b00      	cmp	r3, #0
 800242e:	d1bb      	bne.n	80023a8 <defThread+0x628>
				  Report(0, "%s", stx);
 8002430:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002432:	4910      	ldr	r1, [pc, #64]	; (8002474 <defThread+0x6f4>)
 8002434:	2000      	movs	r0, #0
 8002436:	f7ff fa41 	bl	80018bc <Report>
 800243a:	e02d      	b.n	8002498 <defThread+0x718>
 800243c:	20000308 	.word	0x20000308
 8002440:	20000004 	.word	0x20000004
 8002444:	0800bed0 	.word	0x0800bed0
 8002448:	20000b2c 	.word	0x20000b2c
 800244c:	20000b28 	.word	0x20000b28
 8002450:	20000b44 	.word	0x20000b44
 8002454:	20000b30 	.word	0x20000b30
 8002458:	0800beec 	.word	0x0800beec
 800245c:	20000b5c 	.word	0x20000b5c
 8002460:	20000034 	.word	0x20000034
 8002464:	2000030c 	.word	0x2000030c
 8002468:	0800bf1c 	.word	0x0800bf1c
 800246c:	20000b34 	.word	0x20000b34
 8002470:	0800bf40 	.word	0x0800bf40
 8002474:	0800bd84 	.word	0x0800bd84
 8002478:	0800bf60 	.word	0x0800bf60
 800247c:	0800bdc4 	.word	0x0800bdc4
				  Report(0, "\tError: ind=%lu max_ind=%lu readed=%d%s", ind, max_ind, readed, eol);
 8002480:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8002484:	4a18      	ldr	r2, [pc, #96]	; (80024e8 <defThread+0x768>)
 8002486:	6812      	ldr	r2, [r2, #0]
 8002488:	9201      	str	r2, [sp, #4]
 800248a:	9300      	str	r3, [sp, #0]
 800248c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800248e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002490:	4916      	ldr	r1, [pc, #88]	; (80024ec <defThread+0x76c>)
 8002492:	2000      	movs	r0, #0
 8002494:	f7ff fa12 	bl	80018bc <Report>
	  osDelay(250);
 8002498:	20fa      	movs	r0, #250	; 0xfa
 800249a:	f005 fe8b 	bl	80081b4 <osDelay>
	  if (check_tmr(tmr)) {
 800249e:	e5c9      	b.n	8002034 <defThread+0x2b4>
  if (rdBuf) free(rdBuf);
 80024a0:	4b13      	ldr	r3, [pc, #76]	; (80024f0 <defThread+0x770>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4618      	mov	r0, r3
 80024a6:	f008 fdd1 	bl	800b04c <free>
  if (stx) free(stx);
 80024aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d002      	beq.n	80024b6 <defThread+0x736>
 80024b0:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80024b2:	f008 fdcb 	bl	800b04c <free>


  Report(1, "%s Стоп '%s' memory:%lu/%lu bytes ...%s", version, __func__, xPortGetFreeHeapSize(), configTOTAL_HEAP_SIZE, eol);
 80024b6:	4b0f      	ldr	r3, [pc, #60]	; (80024f4 <defThread+0x774>)
 80024b8:	681c      	ldr	r4, [r3, #0]
 80024ba:	f008 fbb3 	bl	800ac24 <xPortGetFreeHeapSize>
 80024be:	4602      	mov	r2, r0
 80024c0:	4b09      	ldr	r3, [pc, #36]	; (80024e8 <defThread+0x768>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	9302      	str	r3, [sp, #8]
 80024c6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80024ca:	9301      	str	r3, [sp, #4]
 80024cc:	9200      	str	r2, [sp, #0]
 80024ce:	4b0a      	ldr	r3, [pc, #40]	; (80024f8 <defThread+0x778>)
 80024d0:	4622      	mov	r2, r4
 80024d2:	490a      	ldr	r1, [pc, #40]	; (80024fc <defThread+0x77c>)
 80024d4:	2001      	movs	r0, #1
 80024d6:	f7ff f9f1 	bl	80018bc <Report>
  osDelay(1000);
 80024da:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80024de:	f005 fe69 	bl	80081b4 <osDelay>

  NVIC_SystemReset();
 80024e2:	f7fe fba5 	bl	8000c30 <__NVIC_SystemReset>
 80024e6:	bf00      	nop
 80024e8:	20000004 	.word	0x20000004
 80024ec:	0800bf68 	.word	0x0800bf68
 80024f0:	20000b5c 	.word	0x20000b5c
 80024f4:	20000000 	.word	0x20000000
 80024f8:	0800e0e8 	.word	0x0800e0e8
 80024fc:	0800bf90 	.word	0x0800bf90

08002500 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002500:	b5b0      	push	{r4, r5, r7, lr}
 8002502:	b082      	sub	sp, #8
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a10      	ldr	r2, [pc, #64]	; (8002550 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d102      	bne.n	8002518 <HAL_TIM_PeriodElapsedCallback+0x18>
    HAL_IncTick();
 8002512:	f000 ff49 	bl	80033a8 <HAL_IncTick>
		  HAL_GPIO_TogglePin(LED_TIK_GPIO_Port, LED_TIK_Pin);
	  }
	  inc_msCounter();
  }
  /* USER CODE END Callback 1 */
}
 8002516:	e016      	b.n	8002546 <HAL_TIM_PeriodElapsedCallback+0x46>
  else if (htim->Instance == TIM2) {
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002520:	d111      	bne.n	8002546 <HAL_TIM_PeriodElapsedCallback+0x46>
	  if ((get_msCounter() & 3) == 3) {//seconda
 8002522:	f7ff f88f 	bl	8001644 <get_msCounter>
 8002526:	4602      	mov	r2, r0
 8002528:	460b      	mov	r3, r1
 800252a:	f002 0403 	and.w	r4, r2, #3
 800252e:	2500      	movs	r5, #0
 8002530:	1ee3      	subs	r3, r4, #3
 8002532:	432b      	orrs	r3, r5
 8002534:	d105      	bne.n	8002542 <HAL_TIM_PeriodElapsedCallback+0x42>
		  inc_secCounter();
 8002536:	f7ff f877 	bl	8001628 <inc_secCounter>
		  HAL_GPIO_TogglePin(LED_TIK_GPIO_Port, LED_TIK_Pin);
 800253a:	2180      	movs	r1, #128	; 0x80
 800253c:	4805      	ldr	r0, [pc, #20]	; (8002554 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800253e:	f001 fe10 	bl	8004162 <HAL_GPIO_TogglePin>
	  inc_msCounter();
 8002542:	f7ff f88d 	bl	8001660 <inc_msCounter>
}
 8002546:	bf00      	nop
 8002548:	3708      	adds	r7, #8
 800254a:	46bd      	mov	sp, r7
 800254c:	bdb0      	pop	{r4, r5, r7, pc}
 800254e:	bf00      	nop
 8002550:	40010000 	.word	0x40010000
 8002554:	40020800 	.word	0x40020800

08002558 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002558:	b480      	push	{r7}
 800255a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800255c:	bf00      	nop
 800255e:	46bd      	mov	sp, r7
 8002560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002564:	4770      	bx	lr
	...

08002568 <ST7789_WriteCommand>:
//	uint8_t *frm_buf = NULL;
//	const uint8_t total_blk_mem = 8;//240*240*2=115200 / 8 = 14400 | for stm32f407 sram - 192Кб
//#endif
//-----------------------------------------------------------------------------------------
static void ST7789_WriteCommand(uint8_t cmd)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0
 800256e:	4603      	mov	r3, r0
 8002570:	71fb      	strb	r3, [r7, #7]
	ST7789_DC_Clr();
 8002572:	2200      	movs	r2, #0
 8002574:	2104      	movs	r1, #4
 8002576:	480b      	ldr	r0, [pc, #44]	; (80025a4 <ST7789_WriteCommand+0x3c>)
 8002578:	f001 fdda 	bl	8004130 <HAL_GPIO_WritePin>
	if (HAL_SPI_Transmit(ipsPort, &cmd, sizeof(cmd), waits) != HAL_OK) devError |= devSPI;
 800257c:	4b0a      	ldr	r3, [pc, #40]	; (80025a8 <ST7789_WriteCommand+0x40>)
 800257e:	6818      	ldr	r0, [r3, #0]
 8002580:	2396      	movs	r3, #150	; 0x96
 8002582:	1df9      	adds	r1, r7, #7
 8002584:	2201      	movs	r2, #1
 8002586:	f003 fa9c 	bl	8005ac2 <HAL_SPI_Transmit>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d005      	beq.n	800259c <ST7789_WriteCommand+0x34>
 8002590:	4b06      	ldr	r3, [pc, #24]	; (80025ac <ST7789_WriteCommand+0x44>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f043 0305 	orr.w	r3, r3, #5
 8002598:	4a04      	ldr	r2, [pc, #16]	; (80025ac <ST7789_WriteCommand+0x44>)
 800259a:	6013      	str	r3, [r2, #0]
}
 800259c:	bf00      	nop
 800259e:	3708      	adds	r7, #8
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	40020000 	.word	0x40020000
 80025a8:	20000028 	.word	0x20000028
 80025ac:	2000030c 	.word	0x2000030c

080025b0 <ST7789_WriteCommands>:
//-----------------------------------------------------------------------------------------
static void ST7789_WriteCommands(uint8_t *cmds, size_t cnt)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
 80025b8:	6039      	str	r1, [r7, #0]
	ST7789_DC_Clr();
 80025ba:	2200      	movs	r2, #0
 80025bc:	2104      	movs	r1, #4
 80025be:	480e      	ldr	r0, [pc, #56]	; (80025f8 <ST7789_WriteCommands+0x48>)
 80025c0:	f001 fdb6 	bl	8004130 <HAL_GPIO_WritePin>
	if (HAL_SPI_Transmit(ipsPort, cmds, cnt, waits * 10) != HAL_OK) devError |= devSPI;
 80025c4:	4b0d      	ldr	r3, [pc, #52]	; (80025fc <ST7789_WriteCommands+0x4c>)
 80025c6:	6818      	ldr	r0, [r3, #0]
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	b29a      	uxth	r2, r3
 80025cc:	2196      	movs	r1, #150	; 0x96
 80025ce:	460b      	mov	r3, r1
 80025d0:	009b      	lsls	r3, r3, #2
 80025d2:	440b      	add	r3, r1
 80025d4:	005b      	lsls	r3, r3, #1
 80025d6:	6879      	ldr	r1, [r7, #4]
 80025d8:	f003 fa73 	bl	8005ac2 <HAL_SPI_Transmit>
 80025dc:	4603      	mov	r3, r0
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d005      	beq.n	80025ee <ST7789_WriteCommands+0x3e>
 80025e2:	4b07      	ldr	r3, [pc, #28]	; (8002600 <ST7789_WriteCommands+0x50>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f043 0305 	orr.w	r3, r3, #5
 80025ea:	4a05      	ldr	r2, [pc, #20]	; (8002600 <ST7789_WriteCommands+0x50>)
 80025ec:	6013      	str	r3, [r2, #0]
}
 80025ee:	bf00      	nop
 80025f0:	3708      	adds	r7, #8
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop
 80025f8:	40020000 	.word	0x40020000
 80025fc:	20000028 	.word	0x20000028
 8002600:	2000030c 	.word	0x2000030c

08002604 <ST7789_WriteData>:
//-----------------------------------------------------------------------------------------
static void ST7789_WriteData(uint8_t *buff, size_t buff_size)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b084      	sub	sp, #16
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
 800260c:	6039      	str	r1, [r7, #0]
HAL_StatusTypeDef rt = HAL_OK;
 800260e:	2300      	movs	r3, #0
 8002610:	73fb      	strb	r3, [r7, #15]

	ST7789_DC_Set();
 8002612:	2201      	movs	r2, #1
 8002614:	2104      	movs	r1, #4
 8002616:	481e      	ldr	r0, [pc, #120]	; (8002690 <ST7789_WriteData+0x8c>)
 8002618:	f001 fd8a 	bl	8004130 <HAL_GPIO_WritePin>

	// split data in small chunks because HAL can't send more than 64K at once
	while (buff_size > 0) {
 800261c:	e028      	b.n	8002670 <ST7789_WriteData+0x6c>
		uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002624:	4293      	cmp	r3, r2
 8002626:	bf28      	it	cs
 8002628:	4613      	movcs	r3, r2
 800262a:	81bb      	strh	r3, [r7, #12]
#ifdef SET_WITH_DMA
		spiRdy = false;
 800262c:	4b19      	ldr	r3, [pc, #100]	; (8002694 <ST7789_WriteData+0x90>)
 800262e:	2200      	movs	r2, #0
 8002630:	701a      	strb	r2, [r3, #0]
		rt |= HAL_SPI_Transmit_DMA(ipsPort, buff, chunk_size);
 8002632:	4b19      	ldr	r3, [pc, #100]	; (8002698 <ST7789_WriteData+0x94>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	89ba      	ldrh	r2, [r7, #12]
 8002638:	6879      	ldr	r1, [r7, #4]
 800263a:	4618      	mov	r0, r3
 800263c:	f003 fb7e 	bl	8005d3c <HAL_SPI_Transmit_DMA>
 8002640:	4603      	mov	r3, r0
 8002642:	461a      	mov	r2, r3
 8002644:	7bfb      	ldrb	r3, [r7, #15]
 8002646:	4313      	orrs	r3, r2
 8002648:	73fb      	strb	r3, [r7, #15]
		while (!spiRdy) HAL_Delay(1);
 800264a:	e002      	b.n	8002652 <ST7789_WriteData+0x4e>
 800264c:	2001      	movs	r0, #1
 800264e:	f000 fecb 	bl	80033e8 <HAL_Delay>
 8002652:	4b10      	ldr	r3, [pc, #64]	; (8002694 <ST7789_WriteData+0x90>)
 8002654:	781b      	ldrb	r3, [r3, #0]
 8002656:	f083 0301 	eor.w	r3, r3, #1
 800265a:	b2db      	uxtb	r3, r3
 800265c:	2b00      	cmp	r3, #0
 800265e:	d1f5      	bne.n	800264c <ST7789_WriteData+0x48>
#else
		rt |= HAL_SPI_Transmit(ipsPort, buff, chunk_size, waits);
#endif
		buff += chunk_size;
 8002660:	89bb      	ldrh	r3, [r7, #12]
 8002662:	687a      	ldr	r2, [r7, #4]
 8002664:	4413      	add	r3, r2
 8002666:	607b      	str	r3, [r7, #4]
		buff_size -= chunk_size;
 8002668:	89bb      	ldrh	r3, [r7, #12]
 800266a:	683a      	ldr	r2, [r7, #0]
 800266c:	1ad3      	subs	r3, r2, r3
 800266e:	603b      	str	r3, [r7, #0]
	while (buff_size > 0) {
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d1d3      	bne.n	800261e <ST7789_WriteData+0x1a>
	}

	if (rt != HAL_OK) devError |= devSPI;
 8002676:	7bfb      	ldrb	r3, [r7, #15]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d005      	beq.n	8002688 <ST7789_WriteData+0x84>
 800267c:	4b07      	ldr	r3, [pc, #28]	; (800269c <ST7789_WriteData+0x98>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f043 0305 	orr.w	r3, r3, #5
 8002684:	4a05      	ldr	r2, [pc, #20]	; (800269c <ST7789_WriteData+0x98>)
 8002686:	6013      	str	r3, [r2, #0]
}
 8002688:	bf00      	nop
 800268a:	3710      	adds	r7, #16
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}
 8002690:	40020000 	.word	0x40020000
 8002694:	20000021 	.word	0x20000021
 8002698:	20000028 	.word	0x20000028
 800269c:	2000030c 	.word	0x2000030c

080026a0 <ST7789_WriteDataLine>:
//-----------------------------------------------------------------------------------------
static void ST7789_WriteDataLine(uint8_t *buff, size_t line_size)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b084      	sub	sp, #16
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
 80026a8:	6039      	str	r1, [r7, #0]
HAL_StatusTypeDef rt = HAL_OK;
 80026aa:	2300      	movs	r3, #0
 80026ac:	73fb      	strb	r3, [r7, #15]

	ST7789_DC_Set();
 80026ae:	2201      	movs	r2, #1
 80026b0:	2104      	movs	r1, #4
 80026b2:	4814      	ldr	r0, [pc, #80]	; (8002704 <ST7789_WriteDataLine+0x64>)
 80026b4:	f001 fd3c 	bl	8004130 <HAL_GPIO_WritePin>

	// split data in small chunks because HAL can't send more than 64K at once
	//while (buff_size > 0) {
		//uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
#ifdef SET_WITH_DMA
		spiRdy = false;
 80026b8:	4b13      	ldr	r3, [pc, #76]	; (8002708 <ST7789_WriteDataLine+0x68>)
 80026ba:	2200      	movs	r2, #0
 80026bc:	701a      	strb	r2, [r3, #0]
		rt = HAL_SPI_Transmit_DMA(ipsPort, buff, line_size);
 80026be:	4b13      	ldr	r3, [pc, #76]	; (800270c <ST7789_WriteDataLine+0x6c>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	683a      	ldr	r2, [r7, #0]
 80026c4:	b292      	uxth	r2, r2
 80026c6:	6879      	ldr	r1, [r7, #4]
 80026c8:	4618      	mov	r0, r3
 80026ca:	f003 fb37 	bl	8005d3c <HAL_SPI_Transmit_DMA>
 80026ce:	4603      	mov	r3, r0
 80026d0:	73fb      	strb	r3, [r7, #15]
		while (!spiRdy) HAL_Delay(1);
 80026d2:	e002      	b.n	80026da <ST7789_WriteDataLine+0x3a>
 80026d4:	2001      	movs	r0, #1
 80026d6:	f000 fe87 	bl	80033e8 <HAL_Delay>
 80026da:	4b0b      	ldr	r3, [pc, #44]	; (8002708 <ST7789_WriteDataLine+0x68>)
 80026dc:	781b      	ldrb	r3, [r3, #0]
 80026de:	f083 0301 	eor.w	r3, r3, #1
 80026e2:	b2db      	uxtb	r3, r3
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d1f5      	bne.n	80026d4 <ST7789_WriteDataLine+0x34>
#endif
		//buff += chunk_size;
		//buff_size -= chunk_size;
	//}

	if (rt != HAL_OK) devError |= devSPI;
 80026e8:	7bfb      	ldrb	r3, [r7, #15]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d005      	beq.n	80026fa <ST7789_WriteDataLine+0x5a>
 80026ee:	4b08      	ldr	r3, [pc, #32]	; (8002710 <ST7789_WriteDataLine+0x70>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f043 0305 	orr.w	r3, r3, #5
 80026f6:	4a06      	ldr	r2, [pc, #24]	; (8002710 <ST7789_WriteDataLine+0x70>)
 80026f8:	6013      	str	r3, [r2, #0]
}
 80026fa:	bf00      	nop
 80026fc:	3710      	adds	r7, #16
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	40020000 	.word	0x40020000
 8002708:	20000021 	.word	0x20000021
 800270c:	20000028 	.word	0x20000028
 8002710:	2000030c 	.word	0x2000030c

08002714 <ST7789_WriteSmallData>:
//-----------------------------------------------------------------------------------------
static void ST7789_WriteSmallData(uint8_t data)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b082      	sub	sp, #8
 8002718:	af00      	add	r7, sp, #0
 800271a:	4603      	mov	r3, r0
 800271c:	71fb      	strb	r3, [r7, #7]
	ST7789_DC_Set();
 800271e:	2201      	movs	r2, #1
 8002720:	2104      	movs	r1, #4
 8002722:	480b      	ldr	r0, [pc, #44]	; (8002750 <ST7789_WriteSmallData+0x3c>)
 8002724:	f001 fd04 	bl	8004130 <HAL_GPIO_WritePin>
	if (HAL_SPI_Transmit(ipsPort, &data, sizeof(data), waits) != HAL_OK) devError |= devSPI;
 8002728:	4b0a      	ldr	r3, [pc, #40]	; (8002754 <ST7789_WriteSmallData+0x40>)
 800272a:	6818      	ldr	r0, [r3, #0]
 800272c:	2396      	movs	r3, #150	; 0x96
 800272e:	1df9      	adds	r1, r7, #7
 8002730:	2201      	movs	r2, #1
 8002732:	f003 f9c6 	bl	8005ac2 <HAL_SPI_Transmit>
 8002736:	4603      	mov	r3, r0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d005      	beq.n	8002748 <ST7789_WriteSmallData+0x34>
 800273c:	4b06      	ldr	r3, [pc, #24]	; (8002758 <ST7789_WriteSmallData+0x44>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f043 0305 	orr.w	r3, r3, #5
 8002744:	4a04      	ldr	r2, [pc, #16]	; (8002758 <ST7789_WriteSmallData+0x44>)
 8002746:	6013      	str	r3, [r2, #0]
}
 8002748:	bf00      	nop
 800274a:	3708      	adds	r7, #8
 800274c:	46bd      	mov	sp, r7
 800274e:	bd80      	pop	{r7, pc}
 8002750:	40020000 	.word	0x40020000
 8002754:	20000028 	.word	0x20000028
 8002758:	2000030c 	.word	0x2000030c

0800275c <ipsOn>:
//-----------------------------------------------------------------------------------------
void ipsOn(uint8_t act)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b082      	sub	sp, #8
 8002760:	af00      	add	r7, sp, #0
 8002762:	4603      	mov	r3, r0
 8002764:	71fb      	strb	r3, [r7, #7]
	if (act) ST7789_WriteCommand(ST7789_DISPON);
 8002766:	79fb      	ldrb	r3, [r7, #7]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d003      	beq.n	8002774 <ipsOn+0x18>
 800276c:	2029      	movs	r0, #41	; 0x29
 800276e:	f7ff fefb 	bl	8002568 <ST7789_WriteCommand>
	    else ST7789_WriteCommand(ST7789_DISPOFF);
}
 8002772:	e002      	b.n	800277a <ipsOn+0x1e>
	    else ST7789_WriteCommand(ST7789_DISPOFF);
 8002774:	2028      	movs	r0, #40	; 0x28
 8002776:	f7ff fef7 	bl	8002568 <ST7789_WriteCommand>
}
 800277a:	bf00      	nop
 800277c:	3708      	adds	r7, #8
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}
	...

08002784 <ST7789_SetRotation>:
//-----------------------------------------------------------------------------------------
void ST7789_SetRotation(uint8_t m)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b082      	sub	sp, #8
 8002788:	af00      	add	r7, sp, #0
 800278a:	4603      	mov	r3, r0
 800278c:	71fb      	strb	r3, [r7, #7]
	ST7789_WriteCommand(ST7789_MADCTL);	// MADCTL
 800278e:	2036      	movs	r0, #54	; 0x36
 8002790:	f7ff feea 	bl	8002568 <ST7789_WriteCommand>
	switch (m) {
 8002794:	79fb      	ldrb	r3, [r7, #7]
 8002796:	2b03      	cmp	r3, #3
 8002798:	d81a      	bhi.n	80027d0 <ST7789_SetRotation+0x4c>
 800279a:	a201      	add	r2, pc, #4	; (adr r2, 80027a0 <ST7789_SetRotation+0x1c>)
 800279c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027a0:	080027b1 	.word	0x080027b1
 80027a4:	080027b9 	.word	0x080027b9
 80027a8:	080027c1 	.word	0x080027c1
 80027ac:	080027c9 	.word	0x080027c9
	case 0:
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MY | ST7789_MADCTL_RGB);
 80027b0:	20c0      	movs	r0, #192	; 0xc0
 80027b2:	f7ff ffaf 	bl	8002714 <ST7789_WriteSmallData>
		break;
 80027b6:	e00c      	b.n	80027d2 <ST7789_SetRotation+0x4e>
	case 1:
		ST7789_WriteSmallData(ST7789_MADCTL_MY | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 80027b8:	20a0      	movs	r0, #160	; 0xa0
 80027ba:	f7ff ffab 	bl	8002714 <ST7789_WriteSmallData>
		break;
 80027be:	e008      	b.n	80027d2 <ST7789_SetRotation+0x4e>
	case 2:
		ST7789_WriteSmallData(ST7789_MADCTL_RGB);
 80027c0:	2000      	movs	r0, #0
 80027c2:	f7ff ffa7 	bl	8002714 <ST7789_WriteSmallData>
		break;
 80027c6:	e004      	b.n	80027d2 <ST7789_SetRotation+0x4e>
	case 3:
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 80027c8:	2060      	movs	r0, #96	; 0x60
 80027ca:	f7ff ffa3 	bl	8002714 <ST7789_WriteSmallData>
		break;
 80027ce:	e000      	b.n	80027d2 <ST7789_SetRotation+0x4e>
	default:
		break;
 80027d0:	bf00      	nop
	}
}
 80027d2:	bf00      	nop
 80027d4:	3708      	adds	r7, #8
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	bf00      	nop

080027dc <ST7789_SetAddressWindow>:
//-----------------------------------------------------------------------------------------
static void ST7789_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 80027dc:	b590      	push	{r4, r7, lr}
 80027de:	b087      	sub	sp, #28
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	4604      	mov	r4, r0
 80027e4:	4608      	mov	r0, r1
 80027e6:	4611      	mov	r1, r2
 80027e8:	461a      	mov	r2, r3
 80027ea:	4623      	mov	r3, r4
 80027ec:	80fb      	strh	r3, [r7, #6]
 80027ee:	4603      	mov	r3, r0
 80027f0:	80bb      	strh	r3, [r7, #4]
 80027f2:	460b      	mov	r3, r1
 80027f4:	807b      	strh	r3, [r7, #2]
 80027f6:	4613      	mov	r3, r2
 80027f8:	803b      	strh	r3, [r7, #0]
	uint16_t x_start = x0 + X_SHIFT, x_end = x1 + X_SHIFT;
 80027fa:	88fb      	ldrh	r3, [r7, #6]
 80027fc:	82fb      	strh	r3, [r7, #22]
 80027fe:	887b      	ldrh	r3, [r7, #2]
 8002800:	82bb      	strh	r3, [r7, #20]
	uint16_t y_start = y0 + Y_SHIFT, y_end = y1 + Y_SHIFT;
 8002802:	88bb      	ldrh	r3, [r7, #4]
 8002804:	827b      	strh	r3, [r7, #18]
 8002806:	883b      	ldrh	r3, [r7, #0]
 8002808:	823b      	strh	r3, [r7, #16]
	
	/* Column Address set */
	ST7789_WriteCommand(ST7789_CASET); 
 800280a:	202a      	movs	r0, #42	; 0x2a
 800280c:	f7ff feac 	bl	8002568 <ST7789_WriteCommand>
	{
		uint8_t data[] = {x_start >> 8, x_start & 0xFF, x_end >> 8, x_end & 0xFF};
 8002810:	8afb      	ldrh	r3, [r7, #22]
 8002812:	0a1b      	lsrs	r3, r3, #8
 8002814:	b29b      	uxth	r3, r3
 8002816:	b2db      	uxtb	r3, r3
 8002818:	733b      	strb	r3, [r7, #12]
 800281a:	8afb      	ldrh	r3, [r7, #22]
 800281c:	b2db      	uxtb	r3, r3
 800281e:	737b      	strb	r3, [r7, #13]
 8002820:	8abb      	ldrh	r3, [r7, #20]
 8002822:	0a1b      	lsrs	r3, r3, #8
 8002824:	b29b      	uxth	r3, r3
 8002826:	b2db      	uxtb	r3, r3
 8002828:	73bb      	strb	r3, [r7, #14]
 800282a:	8abb      	ldrh	r3, [r7, #20]
 800282c:	b2db      	uxtb	r3, r3
 800282e:	73fb      	strb	r3, [r7, #15]
		ST7789_WriteData(data, sizeof(data));
 8002830:	f107 030c 	add.w	r3, r7, #12
 8002834:	2104      	movs	r1, #4
 8002836:	4618      	mov	r0, r3
 8002838:	f7ff fee4 	bl	8002604 <ST7789_WriteData>
	}

	/* Row Address set */
	ST7789_WriteCommand(ST7789_RASET);
 800283c:	202b      	movs	r0, #43	; 0x2b
 800283e:	f7ff fe93 	bl	8002568 <ST7789_WriteCommand>
	{
		uint8_t data[] = {y_start >> 8, y_start & 0xFF, y_end >> 8, y_end & 0xFF};
 8002842:	8a7b      	ldrh	r3, [r7, #18]
 8002844:	0a1b      	lsrs	r3, r3, #8
 8002846:	b29b      	uxth	r3, r3
 8002848:	b2db      	uxtb	r3, r3
 800284a:	723b      	strb	r3, [r7, #8]
 800284c:	8a7b      	ldrh	r3, [r7, #18]
 800284e:	b2db      	uxtb	r3, r3
 8002850:	727b      	strb	r3, [r7, #9]
 8002852:	8a3b      	ldrh	r3, [r7, #16]
 8002854:	0a1b      	lsrs	r3, r3, #8
 8002856:	b29b      	uxth	r3, r3
 8002858:	b2db      	uxtb	r3, r3
 800285a:	72bb      	strb	r3, [r7, #10]
 800285c:	8a3b      	ldrh	r3, [r7, #16]
 800285e:	b2db      	uxtb	r3, r3
 8002860:	72fb      	strb	r3, [r7, #11]
		ST7789_WriteData(data, sizeof(data));
 8002862:	f107 0308 	add.w	r3, r7, #8
 8002866:	2104      	movs	r1, #4
 8002868:	4618      	mov	r0, r3
 800286a:	f7ff fecb 	bl	8002604 <ST7789_WriteData>
	}
	/* Write to RAM */
	ST7789_WriteCommand(ST7789_RAMWR);
 800286e:	202c      	movs	r0, #44	; 0x2c
 8002870:	f7ff fe7a 	bl	8002568 <ST7789_WriteCommand>
}
 8002874:	bf00      	nop
 8002876:	371c      	adds	r7, #28
 8002878:	46bd      	mov	sp, r7
 800287a:	bd90      	pop	{r4, r7, pc}

0800287c <ST7789_Reset>:
//-----------------------------------------------------------------------------------------
void ST7789_Reset()
{
 800287c:	b580      	push	{r7, lr}
 800287e:	af00      	add	r7, sp, #0
	HAL_Delay(20);//25
 8002880:	2014      	movs	r0, #20
 8002882:	f000 fdb1 	bl	80033e8 <HAL_Delay>
    ST7789_RST_Clr();
 8002886:	2200      	movs	r2, #0
 8002888:	2102      	movs	r1, #2
 800288a:	4808      	ldr	r0, [pc, #32]	; (80028ac <ST7789_Reset+0x30>)
 800288c:	f001 fc50 	bl	8004130 <HAL_GPIO_WritePin>
    HAL_Delay(10);//25
 8002890:	200a      	movs	r0, #10
 8002892:	f000 fda9 	bl	80033e8 <HAL_Delay>
    ST7789_RST_Set();
 8002896:	2201      	movs	r2, #1
 8002898:	2102      	movs	r1, #2
 800289a:	4804      	ldr	r0, [pc, #16]	; (80028ac <ST7789_Reset+0x30>)
 800289c:	f001 fc48 	bl	8004130 <HAL_GPIO_WritePin>
    HAL_Delay(20);//50
 80028a0:	2014      	movs	r0, #20
 80028a2:	f000 fda1 	bl	80033e8 <HAL_Delay>
}
 80028a6:	bf00      	nop
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	40020000 	.word	0x40020000

080028b0 <ST7789_Init>:
//-----------------------------------------------------------------------------------------
void ST7789_Init(uint16_t bkColor)
{
 80028b0:	b590      	push	{r4, r7, lr}
 80028b2:	b08f      	sub	sp, #60	; 0x3c
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	4603      	mov	r3, r0
 80028b8:	80fb      	strh	r3, [r7, #6]
		
    ST7789_WriteCommand(ST7789_COLMOD);		//	Set color mode
 80028ba:	203a      	movs	r0, #58	; 0x3a
 80028bc:	f7ff fe54 	bl	8002568 <ST7789_WriteCommand>
    ST7789_WriteSmallData(ST7789_COLOR_MODE_16bit);//
 80028c0:	2055      	movs	r0, #85	; 0x55
 80028c2:	f7ff ff27 	bl	8002714 <ST7789_WriteSmallData>
  	ST7789_WriteCommand(0xB2);				//	Porch control
 80028c6:	20b2      	movs	r0, #178	; 0xb2
 80028c8:	f7ff fe4e 	bl	8002568 <ST7789_WriteCommand>
	{
		uint8_t data[] = {0x0C, 0x0C, 0x00, 0x33, 0x33};
 80028cc:	4a3a      	ldr	r2, [pc, #232]	; (80029b8 <ST7789_Init+0x108>)
 80028ce:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80028d2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80028d6:	6018      	str	r0, [r3, #0]
 80028d8:	3304      	adds	r3, #4
 80028da:	7019      	strb	r1, [r3, #0]
		ST7789_WriteData(data, sizeof(data));
 80028dc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80028e0:	2105      	movs	r1, #5
 80028e2:	4618      	mov	r0, r3
 80028e4:	f7ff fe8e 	bl	8002604 <ST7789_WriteData>
	}
	ST7789_SetRotation(ST7789_ROTATION);	//	MADCTL (Display Rotation)
 80028e8:	2002      	movs	r0, #2
 80028ea:	f7ff ff4b 	bl	8002784 <ST7789_SetRotation>
	
	/* Internal LCD Voltage generator settings */
    ST7789_WriteCommand(0xB7);				//	Gate Control
 80028ee:	20b7      	movs	r0, #183	; 0xb7
 80028f0:	f7ff fe3a 	bl	8002568 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x35);			//	Default value
 80028f4:	2035      	movs	r0, #53	; 0x35
 80028f6:	f7ff ff0d 	bl	8002714 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xBB);				//	VCOM setting
 80028fa:	20bb      	movs	r0, #187	; 0xbb
 80028fc:	f7ff fe34 	bl	8002568 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x19);			//	0.725v (default 0.75v for 0x20)
 8002900:	2019      	movs	r0, #25
 8002902:	f7ff ff07 	bl	8002714 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC0);				//	LCMCTRL	
 8002906:	20c0      	movs	r0, #192	; 0xc0
 8002908:	f7ff fe2e 	bl	8002568 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x2C);			//	Default value
 800290c:	202c      	movs	r0, #44	; 0x2c
 800290e:	f7ff ff01 	bl	8002714 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC2);				//	VDV and VRH command Enable
 8002912:	20c2      	movs	r0, #194	; 0xc2
 8002914:	f7ff fe28 	bl	8002568 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x01);			//	Default value
 8002918:	2001      	movs	r0, #1
 800291a:	f7ff fefb 	bl	8002714 <ST7789_WriteSmallData>
    ST7789_WriteSmallData(0xff);            //	Default value
 800291e:	20ff      	movs	r0, #255	; 0xff
 8002920:	f7ff fef8 	bl	8002714 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC3);				//	VRH set
 8002924:	20c3      	movs	r0, #195	; 0xc3
 8002926:	f7ff fe1f 	bl	8002568 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x12);			//	+-4.45v (defalut +-4.1v for 0x0B)
 800292a:	2012      	movs	r0, #18
 800292c:	f7ff fef2 	bl	8002714 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC4);				//	VDV set
 8002930:	20c4      	movs	r0, #196	; 0xc4
 8002932:	f7ff fe19 	bl	8002568 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x20);			//	Default value
 8002936:	2020      	movs	r0, #32
 8002938:	f7ff feec 	bl	8002714 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC6);				//	Frame rate control in normal mode
 800293c:	20c6      	movs	r0, #198	; 0xc6
 800293e:	f7ff fe13 	bl	8002568 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x0F);			//	Default value (60HZ)
 8002942:	200f      	movs	r0, #15
 8002944:	f7ff fee6 	bl	8002714 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xD0);				//	Power control
 8002948:	20d0      	movs	r0, #208	; 0xd0
 800294a:	f7ff fe0d 	bl	8002568 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0xA4);			//	Default value
 800294e:	20a4      	movs	r0, #164	; 0xa4
 8002950:	f7ff fee0 	bl	8002714 <ST7789_WriteSmallData>
    ST7789_WriteSmallData(0xA1);			//	Default value
 8002954:	20a1      	movs	r0, #161	; 0xa1
 8002956:	f7ff fedd 	bl	8002714 <ST7789_WriteSmallData>
	/**************** Division line ****************/

	ST7789_WriteCommand(0xE0);
 800295a:	20e0      	movs	r0, #224	; 0xe0
 800295c:	f7ff fe04 	bl	8002568 <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0D, 0x11, 0x13, 0x2B, 0x3F, 0x54, 0x4C, 0x18, 0x0D, 0x0B, 0x1F, 0x23};
 8002960:	4b16      	ldr	r3, [pc, #88]	; (80029bc <ST7789_Init+0x10c>)
 8002962:	f107 041c 	add.w	r4, r7, #28
 8002966:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002968:	c407      	stmia	r4!, {r0, r1, r2}
 800296a:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 800296c:	f107 031c 	add.w	r3, r7, #28
 8002970:	210e      	movs	r1, #14
 8002972:	4618      	mov	r0, r3
 8002974:	f7ff fe46 	bl	8002604 <ST7789_WriteData>
	}

    ST7789_WriteCommand(0xE1);
 8002978:	20e1      	movs	r0, #225	; 0xe1
 800297a:	f7ff fdf5 	bl	8002568 <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0C, 0x11, 0x13, 0x2C, 0x3F, 0x44, 0x51, 0x2F, 0x1F, 0x1F, 0x20, 0x23};
 800297e:	4b10      	ldr	r3, [pc, #64]	; (80029c0 <ST7789_Init+0x110>)
 8002980:	f107 040c 	add.w	r4, r7, #12
 8002984:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002986:	c407      	stmia	r4!, {r0, r1, r2}
 8002988:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 800298a:	f107 030c 	add.w	r3, r7, #12
 800298e:	210e      	movs	r1, #14
 8002990:	4618      	mov	r0, r3
 8002992:	f7ff fe37 	bl	8002604 <ST7789_WriteData>
	}

  	uint8_t cmds[] = {ST7789_INVON, ST7789_SLPOUT, ST7789_NORON, ST7789_DISPOFF};
 8002996:	4b0b      	ldr	r3, [pc, #44]	; (80029c4 <ST7789_Init+0x114>)
 8002998:	637b      	str	r3, [r7, #52]	; 0x34
  	ST7789_WriteCommands(cmds, sizeof(cmds));
 800299a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800299e:	2104      	movs	r1, #4
 80029a0:	4618      	mov	r0, r3
 80029a2:	f7ff fe05 	bl	80025b0 <ST7789_WriteCommands>


	ST7789_Fill_Color(bkColor);				//	Fill with Black.
 80029a6:	88fb      	ldrh	r3, [r7, #6]
 80029a8:	4618      	mov	r0, r3
 80029aa:	f000 f80d 	bl	80029c8 <ST7789_Fill_Color>
}
 80029ae:	bf00      	nop
 80029b0:	373c      	adds	r7, #60	; 0x3c
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd90      	pop	{r4, r7, pc}
 80029b6:	bf00      	nop
 80029b8:	0800bfbc 	.word	0x0800bfbc
 80029bc:	0800bfc4 	.word	0x0800bfc4
 80029c0:	0800bfd4 	.word	0x0800bfd4
 80029c4:	28131121 	.word	0x28131121

080029c8 <ST7789_Fill_Color>:
//-----------------------------------------------------------------------------------------
void ST7789_Fill_Color(uint16_t color)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b0fc      	sub	sp, #496	; 0x1f0
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	4602      	mov	r2, r0
 80029d0:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 80029d4:	f5a3 73f5 	sub.w	r3, r3, #490	; 0x1ea
 80029d8:	801a      	strh	r2, [r3, #0]

	if (frm_buf) free(frm_buf);

#else
*/
	ST7789_SetAddressWindow(0, 0, ST7789_WIDTH - 1, ST7789_HEIGHT - 1);
 80029da:	23ef      	movs	r3, #239	; 0xef
 80029dc:	22ef      	movs	r2, #239	; 0xef
 80029de:	2100      	movs	r1, #0
 80029e0:	2000      	movs	r0, #0
 80029e2:	f7ff fefb 	bl	80027dc <ST7789_SetAddressWindow>

	uint8_t data[ST7789_WIDTH << 1];
	uint16_t i = 0, j;
 80029e6:	2300      	movs	r3, #0
 80029e8:	f8a7 31ee 	strh.w	r3, [r7, #494]	; 0x1ee
	for (j = 0; j < ST7789_WIDTH; j++) {
 80029ec:	2300      	movs	r3, #0
 80029ee:	f8a7 31ec 	strh.w	r3, [r7, #492]	; 0x1ec
 80029f2:	e024      	b.n	8002a3e <ST7789_Fill_Color+0x76>
		*(uint16_t *)(data + i) = HTONS(color);
 80029f4:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 80029f8:	f5a3 73f5 	sub.w	r3, r3, #490	; 0x1ea
 80029fc:	881b      	ldrh	r3, [r3, #0]
 80029fe:	0a1b      	lsrs	r3, r3, #8
 8002a00:	b29b      	uxth	r3, r3
 8002a02:	b21a      	sxth	r2, r3
 8002a04:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 8002a08:	f5a3 73f5 	sub.w	r3, r3, #490	; 0x1ea
 8002a0c:	881b      	ldrh	r3, [r3, #0]
 8002a0e:	021b      	lsls	r3, r3, #8
 8002a10:	b21b      	sxth	r3, r3
 8002a12:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002a16:	b21b      	sxth	r3, r3
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	b219      	sxth	r1, r3
 8002a1c:	f8b7 31ee 	ldrh.w	r3, [r7, #494]	; 0x1ee
 8002a20:	f107 020c 	add.w	r2, r7, #12
 8002a24:	4413      	add	r3, r2
 8002a26:	b28a      	uxth	r2, r1
 8002a28:	801a      	strh	r2, [r3, #0]
		i += 2;
 8002a2a:	f8b7 31ee 	ldrh.w	r3, [r7, #494]	; 0x1ee
 8002a2e:	3302      	adds	r3, #2
 8002a30:	f8a7 31ee 	strh.w	r3, [r7, #494]	; 0x1ee
	for (j = 0; j < ST7789_WIDTH; j++) {
 8002a34:	f8b7 31ec 	ldrh.w	r3, [r7, #492]	; 0x1ec
 8002a38:	3301      	adds	r3, #1
 8002a3a:	f8a7 31ec 	strh.w	r3, [r7, #492]	; 0x1ec
 8002a3e:	f8b7 31ec 	ldrh.w	r3, [r7, #492]	; 0x1ec
 8002a42:	2bef      	cmp	r3, #239	; 0xef
 8002a44:	d9d6      	bls.n	80029f4 <ST7789_Fill_Color+0x2c>
	}
	for (j = 0; j < ST7789_HEIGHT; j++) ST7789_WriteDataLine(data, sizeof(data));
 8002a46:	2300      	movs	r3, #0
 8002a48:	f8a7 31ec 	strh.w	r3, [r7, #492]	; 0x1ec
 8002a4c:	e00b      	b.n	8002a66 <ST7789_Fill_Color+0x9e>
 8002a4e:	f107 030c 	add.w	r3, r7, #12
 8002a52:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 8002a56:	4618      	mov	r0, r3
 8002a58:	f7ff fe22 	bl	80026a0 <ST7789_WriteDataLine>
 8002a5c:	f8b7 31ec 	ldrh.w	r3, [r7, #492]	; 0x1ec
 8002a60:	3301      	adds	r3, #1
 8002a62:	f8a7 31ec 	strh.w	r3, [r7, #492]	; 0x1ec
 8002a66:	f8b7 31ec 	ldrh.w	r3, [r7, #492]	; 0x1ec
 8002a6a:	2bef      	cmp	r3, #239	; 0xef
 8002a6c:	d9ef      	bls.n	8002a4e <ST7789_Fill_Color+0x86>

//#endif
}
 8002a6e:	bf00      	nop
 8002a70:	bf00      	nop
 8002a72:	f507 77f8 	add.w	r7, r7, #496	; 0x1f0
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}

08002a7a <ST7789_Fill>:

	ST7789_WriteData(data, sizeof(data));
}
//-----------------------------------------------------------------------------------------
void ST7789_Fill(uint16_t xSta, uint16_t ySta, uint16_t xEnd, uint16_t yEnd, uint16_t color)
{
 8002a7a:	b590      	push	{r4, r7, lr}
 8002a7c:	b085      	sub	sp, #20
 8002a7e:	af00      	add	r7, sp, #0
 8002a80:	4604      	mov	r4, r0
 8002a82:	4608      	mov	r0, r1
 8002a84:	4611      	mov	r1, r2
 8002a86:	461a      	mov	r2, r3
 8002a88:	4623      	mov	r3, r4
 8002a8a:	80fb      	strh	r3, [r7, #6]
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	80bb      	strh	r3, [r7, #4]
 8002a90:	460b      	mov	r3, r1
 8002a92:	807b      	strh	r3, [r7, #2]
 8002a94:	4613      	mov	r3, r2
 8002a96:	803b      	strh	r3, [r7, #0]
	if ((xEnd < 0) || (xEnd >= ST7789_WIDTH) ||
 8002a98:	887b      	ldrh	r3, [r7, #2]
 8002a9a:	2bef      	cmp	r3, #239	; 0xef
 8002a9c:	d82b      	bhi.n	8002af6 <ST7789_Fill+0x7c>
		 (yEnd < 0) || (yEnd >= ST7789_HEIGHT))	return;
 8002a9e:	883b      	ldrh	r3, [r7, #0]
 8002aa0:	2bef      	cmp	r3, #239	; 0xef
 8002aa2:	d828      	bhi.n	8002af6 <ST7789_Fill+0x7c>

	uint16_t i, j;
	uint8_t data[] = {color >> 8, color & 0xFF};
 8002aa4:	8c3b      	ldrh	r3, [r7, #32]
 8002aa6:	0a1b      	lsrs	r3, r3, #8
 8002aa8:	b29b      	uxth	r3, r3
 8002aaa:	b2db      	uxtb	r3, r3
 8002aac:	723b      	strb	r3, [r7, #8]
 8002aae:	8c3b      	ldrh	r3, [r7, #32]
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	727b      	strb	r3, [r7, #9]
	ST7789_SetAddressWindow(xSta, ySta, xEnd, yEnd);
 8002ab4:	883b      	ldrh	r3, [r7, #0]
 8002ab6:	887a      	ldrh	r2, [r7, #2]
 8002ab8:	88b9      	ldrh	r1, [r7, #4]
 8002aba:	88f8      	ldrh	r0, [r7, #6]
 8002abc:	f7ff fe8e 	bl	80027dc <ST7789_SetAddressWindow>
	for (i = ySta; i <= yEnd; i++) {
 8002ac0:	88bb      	ldrh	r3, [r7, #4]
 8002ac2:	81fb      	strh	r3, [r7, #14]
 8002ac4:	e012      	b.n	8002aec <ST7789_Fill+0x72>
		for (j = xSta; j <= xEnd; j++) ST7789_WriteData(data, sizeof(data));
 8002ac6:	88fb      	ldrh	r3, [r7, #6]
 8002ac8:	81bb      	strh	r3, [r7, #12]
 8002aca:	e008      	b.n	8002ade <ST7789_Fill+0x64>
 8002acc:	f107 0308 	add.w	r3, r7, #8
 8002ad0:	2102      	movs	r1, #2
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f7ff fd96 	bl	8002604 <ST7789_WriteData>
 8002ad8:	89bb      	ldrh	r3, [r7, #12]
 8002ada:	3301      	adds	r3, #1
 8002adc:	81bb      	strh	r3, [r7, #12]
 8002ade:	89ba      	ldrh	r2, [r7, #12]
 8002ae0:	887b      	ldrh	r3, [r7, #2]
 8002ae2:	429a      	cmp	r2, r3
 8002ae4:	d9f2      	bls.n	8002acc <ST7789_Fill+0x52>
	for (i = ySta; i <= yEnd; i++) {
 8002ae6:	89fb      	ldrh	r3, [r7, #14]
 8002ae8:	3301      	adds	r3, #1
 8002aea:	81fb      	strh	r3, [r7, #14]
 8002aec:	89fa      	ldrh	r2, [r7, #14]
 8002aee:	883b      	ldrh	r3, [r7, #0]
 8002af0:	429a      	cmp	r2, r3
 8002af2:	d9e8      	bls.n	8002ac6 <ST7789_Fill+0x4c>
 8002af4:	e000      	b.n	8002af8 <ST7789_Fill+0x7e>
		 (yEnd < 0) || (yEnd >= ST7789_HEIGHT))	return;
 8002af6:	bf00      	nop
	}
}
 8002af8:	3714      	adds	r7, #20
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd90      	pop	{r4, r7, pc}

08002afe <ST7789_WriteChar>:
{
	ST7789_WriteCommand(invert ? 0x21 /* INVON */ : 0x20 /* INVOFF */);
}
//-----------------------------------------------------------------------------------------
void ST7789_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8002afe:	b082      	sub	sp, #8
 8002b00:	b590      	push	{r4, r7, lr}
 8002b02:	b089      	sub	sp, #36	; 0x24
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	637b      	str	r3, [r7, #52]	; 0x34
 8002b08:	4603      	mov	r3, r0
 8002b0a:	80fb      	strh	r3, [r7, #6]
 8002b0c:	460b      	mov	r3, r1
 8002b0e:	80bb      	strh	r3, [r7, #4]
 8002b10:	4613      	mov	r3, r2
 8002b12:	70fb      	strb	r3, [r7, #3]
uint32_t i, b, j;

	ST7789_SetAddressWindow(x, y, x + font.width - 1, y + font.height - 1);
 8002b14:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002b18:	b29a      	uxth	r2, r3
 8002b1a:	88fb      	ldrh	r3, [r7, #6]
 8002b1c:	4413      	add	r3, r2
 8002b1e:	b29b      	uxth	r3, r3
 8002b20:	3b01      	subs	r3, #1
 8002b22:	b29c      	uxth	r4, r3
 8002b24:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002b28:	b29a      	uxth	r2, r3
 8002b2a:	88bb      	ldrh	r3, [r7, #4]
 8002b2c:	4413      	add	r3, r2
 8002b2e:	b29b      	uxth	r3, r3
 8002b30:	3b01      	subs	r3, #1
 8002b32:	b29b      	uxth	r3, r3
 8002b34:	88b9      	ldrh	r1, [r7, #4]
 8002b36:	88f8      	ldrh	r0, [r7, #6]
 8002b38:	4622      	mov	r2, r4
 8002b3a:	f7ff fe4f 	bl	80027dc <ST7789_SetAddressWindow>
	uint8_t cdata[] = {color >> 8, color & 0xFF};
 8002b3e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8002b40:	0a1b      	lsrs	r3, r3, #8
 8002b42:	b29b      	uxth	r3, r3
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	733b      	strb	r3, [r7, #12]
 8002b48:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8002b4a:	b2db      	uxtb	r3, r3
 8002b4c:	737b      	strb	r3, [r7, #13]
	uint8_t bdata[] = {bgcolor >> 8, bgcolor & 0xFF};
 8002b4e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8002b52:	0a1b      	lsrs	r3, r3, #8
 8002b54:	b29b      	uxth	r3, r3
 8002b56:	b2db      	uxtb	r3, r3
 8002b58:	723b      	strb	r3, [r7, #8]
 8002b5a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8002b5e:	b2db      	uxtb	r3, r3
 8002b60:	727b      	strb	r3, [r7, #9]
	uint8_t *uk = NULL;
 8002b62:	2300      	movs	r3, #0
 8002b64:	617b      	str	r3, [r7, #20]

	for (i = 0; i < font.height; i++) {
 8002b66:	2300      	movs	r3, #0
 8002b68:	61fb      	str	r3, [r7, #28]
 8002b6a:	e02f      	b.n	8002bcc <ST7789_WriteChar+0xce>
		b = font.data[(ch - 32) * font.height + i];
 8002b6c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002b6e:	78fb      	ldrb	r3, [r7, #3]
 8002b70:	3b20      	subs	r3, #32
 8002b72:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 8002b76:	fb01 f303 	mul.w	r3, r1, r3
 8002b7a:	4619      	mov	r1, r3
 8002b7c:	69fb      	ldr	r3, [r7, #28]
 8002b7e:	440b      	add	r3, r1
 8002b80:	005b      	lsls	r3, r3, #1
 8002b82:	4413      	add	r3, r2
 8002b84:	881b      	ldrh	r3, [r3, #0]
 8002b86:	613b      	str	r3, [r7, #16]
		for (j = 0; j < font.width; j++) {
 8002b88:	2300      	movs	r3, #0
 8002b8a:	61bb      	str	r3, [r7, #24]
 8002b8c:	e015      	b.n	8002bba <ST7789_WriteChar+0xbc>
			if ((b << j) & 0x8000) {
 8002b8e:	693a      	ldr	r2, [r7, #16]
 8002b90:	69bb      	ldr	r3, [r7, #24]
 8002b92:	fa02 f303 	lsl.w	r3, r2, r3
 8002b96:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d003      	beq.n	8002ba6 <ST7789_WriteChar+0xa8>
				uk = cdata;
 8002b9e:	f107 030c 	add.w	r3, r7, #12
 8002ba2:	617b      	str	r3, [r7, #20]
 8002ba4:	e002      	b.n	8002bac <ST7789_WriteChar+0xae>
			} else {
				uk = bdata;
 8002ba6:	f107 0308 	add.w	r3, r7, #8
 8002baa:	617b      	str	r3, [r7, #20]
			}
			ST7789_WriteData(uk, sizeof(cdata));
 8002bac:	2102      	movs	r1, #2
 8002bae:	6978      	ldr	r0, [r7, #20]
 8002bb0:	f7ff fd28 	bl	8002604 <ST7789_WriteData>
		for (j = 0; j < font.width; j++) {
 8002bb4:	69bb      	ldr	r3, [r7, #24]
 8002bb6:	3301      	adds	r3, #1
 8002bb8:	61bb      	str	r3, [r7, #24]
 8002bba:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002bbe:	461a      	mov	r2, r3
 8002bc0:	69bb      	ldr	r3, [r7, #24]
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d3e3      	bcc.n	8002b8e <ST7789_WriteChar+0x90>
	for (i = 0; i < font.height; i++) {
 8002bc6:	69fb      	ldr	r3, [r7, #28]
 8002bc8:	3301      	adds	r3, #1
 8002bca:	61fb      	str	r3, [r7, #28]
 8002bcc:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002bd0:	461a      	mov	r2, r3
 8002bd2:	69fb      	ldr	r3, [r7, #28]
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d3c9      	bcc.n	8002b6c <ST7789_WriteChar+0x6e>
			while (HAL_SPI_GetState(portOLED) != HAL_SPI_STATE_READY) {
				if (HAL_SPI_GetState(portOLED) == HAL_SPI_STATE_BUSY_TX) break;
			}*/
		}
	}
}
 8002bd8:	bf00      	nop
 8002bda:	bf00      	nop
 8002bdc:	3724      	adds	r7, #36	; 0x24
 8002bde:	46bd      	mov	sp, r7
 8002be0:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8002be4:	b002      	add	sp, #8
 8002be6:	4770      	bx	lr

08002be8 <ST7789_WriteString>:
//-----------------------------------------------------------------------------------------
void ST7789_WriteString(uint16_t x, uint16_t y, const char *str, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8002be8:	b082      	sub	sp, #8
 8002bea:	b580      	push	{r7, lr}
 8002bec:	b086      	sub	sp, #24
 8002bee:	af04      	add	r7, sp, #16
 8002bf0:	603a      	str	r2, [r7, #0]
 8002bf2:	617b      	str	r3, [r7, #20]
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	80fb      	strh	r3, [r7, #6]
 8002bf8:	460b      	mov	r3, r1
 8002bfa:	80bb      	strh	r3, [r7, #4]
	if (!str) return;
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d03f      	beq.n	8002c82 <ST7789_WriteString+0x9a>

	while (*str) {
 8002c02:	e039      	b.n	8002c78 <ST7789_WriteString+0x90>
		if (x + font.width >= ST7789_WIDTH) {
 8002c04:	88fb      	ldrh	r3, [r7, #6]
 8002c06:	7d3a      	ldrb	r2, [r7, #20]
 8002c08:	4413      	add	r3, r2
 8002c0a:	2bef      	cmp	r3, #239	; 0xef
 8002c0c:	dd13      	ble.n	8002c36 <ST7789_WriteString+0x4e>
			x = 0;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	80fb      	strh	r3, [r7, #6]
			y += font.height;
 8002c12:	7d7b      	ldrb	r3, [r7, #21]
 8002c14:	b29a      	uxth	r2, r3
 8002c16:	88bb      	ldrh	r3, [r7, #4]
 8002c18:	4413      	add	r3, r2
 8002c1a:	80bb      	strh	r3, [r7, #4]
			if (y + font.height >= ST7789_HEIGHT) break;
 8002c1c:	88bb      	ldrh	r3, [r7, #4]
 8002c1e:	7d7a      	ldrb	r2, [r7, #21]
 8002c20:	4413      	add	r3, r2
 8002c22:	2bef      	cmp	r3, #239	; 0xef
 8002c24:	dc2f      	bgt.n	8002c86 <ST7789_WriteString+0x9e>

			if (*str == ' ') {// skip spaces in the beginning of the new line
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	781b      	ldrb	r3, [r3, #0]
 8002c2a:	2b20      	cmp	r3, #32
 8002c2c:	d103      	bne.n	8002c36 <ST7789_WriteString+0x4e>
				str++;
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	3301      	adds	r3, #1
 8002c32:	603b      	str	r3, [r7, #0]
				continue;
 8002c34:	e020      	b.n	8002c78 <ST7789_WriteString+0x90>
			}
		}
		if (*str != '\n') {
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	781b      	ldrb	r3, [r3, #0]
 8002c3a:	2b0a      	cmp	r3, #10
 8002c3c:	d012      	beq.n	8002c64 <ST7789_WriteString+0x7c>
			ST7789_WriteChar(x, y, *str, font, color, bgcolor);
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	781a      	ldrb	r2, [r3, #0]
 8002c42:	88b9      	ldrh	r1, [r7, #4]
 8002c44:	88f8      	ldrh	r0, [r7, #6]
 8002c46:	8c3b      	ldrh	r3, [r7, #32]
 8002c48:	9302      	str	r3, [sp, #8]
 8002c4a:	8bbb      	ldrh	r3, [r7, #28]
 8002c4c:	9301      	str	r3, [sp, #4]
 8002c4e:	69bb      	ldr	r3, [r7, #24]
 8002c50:	9300      	str	r3, [sp, #0]
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	f7ff ff53 	bl	8002afe <ST7789_WriteChar>
			x += font.width;
 8002c58:	7d3b      	ldrb	r3, [r7, #20]
 8002c5a:	b29a      	uxth	r2, r3
 8002c5c:	88fb      	ldrh	r3, [r7, #6]
 8002c5e:	4413      	add	r3, r2
 8002c60:	80fb      	strh	r3, [r7, #6]
 8002c62:	e006      	b.n	8002c72 <ST7789_WriteString+0x8a>
		} else {
			x = 0;
 8002c64:	2300      	movs	r3, #0
 8002c66:	80fb      	strh	r3, [r7, #6]
			y += font.height;
 8002c68:	7d7b      	ldrb	r3, [r7, #21]
 8002c6a:	b29a      	uxth	r2, r3
 8002c6c:	88bb      	ldrh	r3, [r7, #4]
 8002c6e:	4413      	add	r3, r2
 8002c70:	80bb      	strh	r3, [r7, #4]
		}
		str++;
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	3301      	adds	r3, #1
 8002c76:	603b      	str	r3, [r7, #0]
	while (*str) {
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	781b      	ldrb	r3, [r3, #0]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d1c1      	bne.n	8002c04 <ST7789_WriteString+0x1c>
 8002c80:	e002      	b.n	8002c88 <ST7789_WriteString+0xa0>
	if (!str) return;
 8002c82:	bf00      	nop
 8002c84:	e000      	b.n	8002c88 <ST7789_WriteString+0xa0>
			if (y + font.height >= ST7789_HEIGHT) break;
 8002c86:	bf00      	nop
	}
}
 8002c88:	3708      	adds	r7, #8
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002c90:	b002      	add	sp, #8
 8002c92:	4770      	bx	lr

08002c94 <mkLineCenter>:

}
*/
//-----------------------------------------------------------------------------------------
char *mkLineCenter(char *str, uint16_t width)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b0a4      	sub	sp, #144	; 0x90
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
 8002c9c:	460b      	mov	r3, r1
 8002c9e:	807b      	strh	r3, [r7, #2]
char st[128] = {0};
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	60fb      	str	r3, [r7, #12]
 8002ca4:	f107 0310 	add.w	r3, r7, #16
 8002ca8:	227c      	movs	r2, #124	; 0x7c
 8002caa:	2100      	movs	r1, #0
 8002cac:	4618      	mov	r0, r3
 8002cae:	f008 f9e3 	bl	800b078 <memset>

	memset(st, 0x20, 127);
 8002cb2:	f107 030c 	add.w	r3, r7, #12
 8002cb6:	227f      	movs	r2, #127	; 0x7f
 8002cb8:	2120      	movs	r1, #32
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f008 f9dc 	bl	800b078 <memset>
	int8_t k = strlen(str);
 8002cc0:	6878      	ldr	r0, [r7, #4]
 8002cc2:	f7fd fa85 	bl	80001d0 <strlen>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	if (k < width) {
 8002ccc:	f997 208f 	ldrsb.w	r2, [r7, #143]	; 0x8f
 8002cd0:	887b      	ldrh	r3, [r7, #2]
 8002cd2:	429a      	cmp	r2, r3
 8002cd4:	da25      	bge.n	8002d22 <mkLineCenter+0x8e>
		int8_t n = (width - k)/2;
 8002cd6:	887a      	ldrh	r2, [r7, #2]
 8002cd8:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8002cdc:	1ad3      	subs	r3, r2, r3
 8002cde:	0fda      	lsrs	r2, r3, #31
 8002ce0:	4413      	add	r3, r2
 8002ce2:	105b      	asrs	r3, r3, #1
 8002ce4:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
		memcpy((char *)&st[n], (char *)str, k);
 8002ce8:	f997 308e 	ldrsb.w	r3, [r7, #142]	; 0x8e
 8002cec:	f107 020c 	add.w	r2, r7, #12
 8002cf0:	4413      	add	r3, r2
 8002cf2:	f997 208f 	ldrsb.w	r2, [r7, #143]	; 0x8f
 8002cf6:	6879      	ldr	r1, [r7, #4]
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f008 f9af 	bl	800b05c <memcpy>
		st[k + n*2 + 1] = '\0';
 8002cfe:	f997 208f 	ldrsb.w	r2, [r7, #143]	; 0x8f
 8002d02:	f997 308e 	ldrsb.w	r3, [r7, #142]	; 0x8e
 8002d06:	005b      	lsls	r3, r3, #1
 8002d08:	4413      	add	r3, r2
 8002d0a:	3301      	adds	r3, #1
 8002d0c:	3390      	adds	r3, #144	; 0x90
 8002d0e:	443b      	add	r3, r7
 8002d10:	2200      	movs	r2, #0
 8002d12:	f803 2c84 	strb.w	r2, [r3, #-132]
		strcpy(str, st);
 8002d16:	f107 030c 	add.w	r3, r7, #12
 8002d1a:	4619      	mov	r1, r3
 8002d1c:	6878      	ldr	r0, [r7, #4]
 8002d1e:	f008 fb5f 	bl	800b3e0 <strcpy>
	}

	return str;
 8002d22:	687b      	ldr	r3, [r7, #4]
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	3790      	adds	r7, #144	; 0x90
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bd80      	pop	{r7, pc}

08002d2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b082      	sub	sp, #8
 8002d30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d32:	2300      	movs	r3, #0
 8002d34:	607b      	str	r3, [r7, #4]
 8002d36:	4b12      	ldr	r3, [pc, #72]	; (8002d80 <HAL_MspInit+0x54>)
 8002d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d3a:	4a11      	ldr	r2, [pc, #68]	; (8002d80 <HAL_MspInit+0x54>)
 8002d3c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d40:	6453      	str	r3, [r2, #68]	; 0x44
 8002d42:	4b0f      	ldr	r3, [pc, #60]	; (8002d80 <HAL_MspInit+0x54>)
 8002d44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d46:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d4a:	607b      	str	r3, [r7, #4]
 8002d4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d4e:	2300      	movs	r3, #0
 8002d50:	603b      	str	r3, [r7, #0]
 8002d52:	4b0b      	ldr	r3, [pc, #44]	; (8002d80 <HAL_MspInit+0x54>)
 8002d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d56:	4a0a      	ldr	r2, [pc, #40]	; (8002d80 <HAL_MspInit+0x54>)
 8002d58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d5c:	6413      	str	r3, [r2, #64]	; 0x40
 8002d5e:	4b08      	ldr	r3, [pc, #32]	; (8002d80 <HAL_MspInit+0x54>)
 8002d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d66:	603b      	str	r3, [r7, #0]
 8002d68:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	210f      	movs	r1, #15
 8002d6e:	f06f 0001 	mvn.w	r0, #1
 8002d72:	f000 fc15 	bl	80035a0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d76:	bf00      	nop
 8002d78:	3708      	adds	r7, #8
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	bf00      	nop
 8002d80:	40023800 	.word	0x40023800

08002d84 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b086      	sub	sp, #24
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002d8c:	f107 0308 	add.w	r3, r7, #8
 8002d90:	2200      	movs	r2, #0
 8002d92:	601a      	str	r2, [r3, #0]
 8002d94:	605a      	str	r2, [r3, #4]
 8002d96:	609a      	str	r2, [r3, #8]
 8002d98:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4a0c      	ldr	r2, [pc, #48]	; (8002dd0 <HAL_RTC_MspInit+0x4c>)
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d110      	bne.n	8002dc6 <HAL_RTC_MspInit+0x42>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002da4:	2302      	movs	r3, #2
 8002da6:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV25;
 8002da8:	4b0a      	ldr	r3, [pc, #40]	; (8002dd4 <HAL_RTC_MspInit+0x50>)
 8002daa:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002dac:	f107 0308 	add.w	r3, r7, #8
 8002db0:	4618      	mov	r0, r3
 8002db2:	f002 f9e9 	bl	8005188 <HAL_RCCEx_PeriphCLKConfig>
 8002db6:	4603      	mov	r3, r0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d001      	beq.n	8002dc0 <HAL_RTC_MspInit+0x3c>
    {
      Error_Handler();
 8002dbc:	f7ff fbcc 	bl	8002558 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002dc0:	4b05      	ldr	r3, [pc, #20]	; (8002dd8 <HAL_RTC_MspInit+0x54>)
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002dc6:	bf00      	nop
 8002dc8:	3718      	adds	r7, #24
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	40002800 	.word	0x40002800
 8002dd4:	00190300 	.word	0x00190300
 8002dd8:	42470e3c 	.word	0x42470e3c

08002ddc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b08a      	sub	sp, #40	; 0x28
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002de4:	f107 0314 	add.w	r3, r7, #20
 8002de8:	2200      	movs	r2, #0
 8002dea:	601a      	str	r2, [r3, #0]
 8002dec:	605a      	str	r2, [r3, #4]
 8002dee:	609a      	str	r2, [r3, #8]
 8002df0:	60da      	str	r2, [r3, #12]
 8002df2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a39      	ldr	r2, [pc, #228]	; (8002ee0 <HAL_SPI_MspInit+0x104>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d16b      	bne.n	8002ed6 <HAL_SPI_MspInit+0xfa>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002dfe:	2300      	movs	r3, #0
 8002e00:	613b      	str	r3, [r7, #16]
 8002e02:	4b38      	ldr	r3, [pc, #224]	; (8002ee4 <HAL_SPI_MspInit+0x108>)
 8002e04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e06:	4a37      	ldr	r2, [pc, #220]	; (8002ee4 <HAL_SPI_MspInit+0x108>)
 8002e08:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002e0c:	6453      	str	r3, [r2, #68]	; 0x44
 8002e0e:	4b35      	ldr	r3, [pc, #212]	; (8002ee4 <HAL_SPI_MspInit+0x108>)
 8002e10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e12:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e16:	613b      	str	r3, [r7, #16]
 8002e18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	60fb      	str	r3, [r7, #12]
 8002e1e:	4b31      	ldr	r3, [pc, #196]	; (8002ee4 <HAL_SPI_MspInit+0x108>)
 8002e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e22:	4a30      	ldr	r2, [pc, #192]	; (8002ee4 <HAL_SPI_MspInit+0x108>)
 8002e24:	f043 0301 	orr.w	r3, r3, #1
 8002e28:	6313      	str	r3, [r2, #48]	; 0x30
 8002e2a:	4b2e      	ldr	r3, [pc, #184]	; (8002ee4 <HAL_SPI_MspInit+0x108>)
 8002e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e2e:	f003 0301 	and.w	r3, r3, #1
 8002e32:	60fb      	str	r3, [r7, #12]
 8002e34:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = IPS_SCK_Pin|IPS_MOSI_Pin;
 8002e36:	23a0      	movs	r3, #160	; 0xa0
 8002e38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e3a:	2302      	movs	r3, #2
 8002e3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e42:	2303      	movs	r3, #3
 8002e44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002e46:	2305      	movs	r3, #5
 8002e48:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e4a:	f107 0314 	add.w	r3, r7, #20
 8002e4e:	4619      	mov	r1, r3
 8002e50:	4825      	ldr	r0, [pc, #148]	; (8002ee8 <HAL_SPI_MspInit+0x10c>)
 8002e52:	f000 ffd1 	bl	8003df8 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8002e56:	4b25      	ldr	r3, [pc, #148]	; (8002eec <HAL_SPI_MspInit+0x110>)
 8002e58:	4a25      	ldr	r2, [pc, #148]	; (8002ef0 <HAL_SPI_MspInit+0x114>)
 8002e5a:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8002e5c:	4b23      	ldr	r3, [pc, #140]	; (8002eec <HAL_SPI_MspInit+0x110>)
 8002e5e:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8002e62:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e64:	4b21      	ldr	r3, [pc, #132]	; (8002eec <HAL_SPI_MspInit+0x110>)
 8002e66:	2240      	movs	r2, #64	; 0x40
 8002e68:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e6a:	4b20      	ldr	r3, [pc, #128]	; (8002eec <HAL_SPI_MspInit+0x110>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002e70:	4b1e      	ldr	r3, [pc, #120]	; (8002eec <HAL_SPI_MspInit+0x110>)
 8002e72:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e76:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e78:	4b1c      	ldr	r3, [pc, #112]	; (8002eec <HAL_SPI_MspInit+0x110>)
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e7e:	4b1b      	ldr	r3, [pc, #108]	; (8002eec <HAL_SPI_MspInit+0x110>)
 8002e80:	2200      	movs	r2, #0
 8002e82:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002e84:	4b19      	ldr	r3, [pc, #100]	; (8002eec <HAL_SPI_MspInit+0x110>)
 8002e86:	2200      	movs	r2, #0
 8002e88:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002e8a:	4b18      	ldr	r3, [pc, #96]	; (8002eec <HAL_SPI_MspInit+0x110>)
 8002e8c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002e90:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002e92:	4b16      	ldr	r3, [pc, #88]	; (8002eec <HAL_SPI_MspInit+0x110>)
 8002e94:	2204      	movs	r2, #4
 8002e96:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002e98:	4b14      	ldr	r3, [pc, #80]	; (8002eec <HAL_SPI_MspInit+0x110>)
 8002e9a:	2203      	movs	r2, #3
 8002e9c:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi1_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8002e9e:	4b13      	ldr	r3, [pc, #76]	; (8002eec <HAL_SPI_MspInit+0x110>)
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi1_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8002ea4:	4b11      	ldr	r3, [pc, #68]	; (8002eec <HAL_SPI_MspInit+0x110>)
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002eaa:	4810      	ldr	r0, [pc, #64]	; (8002eec <HAL_SPI_MspInit+0x110>)
 8002eac:	f000 fba2 	bl	80035f4 <HAL_DMA_Init>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d001      	beq.n	8002eba <HAL_SPI_MspInit+0xde>
    {
      Error_Handler();
 8002eb6:	f7ff fb4f 	bl	8002558 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	4a0b      	ldr	r2, [pc, #44]	; (8002eec <HAL_SPI_MspInit+0x110>)
 8002ebe:	649a      	str	r2, [r3, #72]	; 0x48
 8002ec0:	4a0a      	ldr	r2, [pc, #40]	; (8002eec <HAL_SPI_MspInit+0x110>)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 3, 0);
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	2103      	movs	r1, #3
 8002eca:	2023      	movs	r0, #35	; 0x23
 8002ecc:	f000 fb68 	bl	80035a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002ed0:	2023      	movs	r0, #35	; 0x23
 8002ed2:	f000 fb81 	bl	80035d8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002ed6:	bf00      	nop
 8002ed8:	3728      	adds	r7, #40	; 0x28
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	40013000 	.word	0x40013000
 8002ee4:	40023800 	.word	0x40023800
 8002ee8:	40020000 	.word	0x40020000
 8002eec:	20000174 	.word	0x20000174
 8002ef0:	40026458 	.word	0x40026458

08002ef4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b084      	sub	sp, #16
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f04:	d115      	bne.n	8002f32 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002f06:	2300      	movs	r3, #0
 8002f08:	60fb      	str	r3, [r7, #12]
 8002f0a:	4b0c      	ldr	r3, [pc, #48]	; (8002f3c <HAL_TIM_Base_MspInit+0x48>)
 8002f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f0e:	4a0b      	ldr	r2, [pc, #44]	; (8002f3c <HAL_TIM_Base_MspInit+0x48>)
 8002f10:	f043 0301 	orr.w	r3, r3, #1
 8002f14:	6413      	str	r3, [r2, #64]	; 0x40
 8002f16:	4b09      	ldr	r3, [pc, #36]	; (8002f3c <HAL_TIM_Base_MspInit+0x48>)
 8002f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f1a:	f003 0301 	and.w	r3, r3, #1
 8002f1e:	60fb      	str	r3, [r7, #12]
 8002f20:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8002f22:	2200      	movs	r2, #0
 8002f24:	2101      	movs	r1, #1
 8002f26:	201c      	movs	r0, #28
 8002f28:	f000 fb3a 	bl	80035a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002f2c:	201c      	movs	r0, #28
 8002f2e:	f000 fb53 	bl	80035d8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002f32:	bf00      	nop
 8002f34:	3710      	adds	r7, #16
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	bf00      	nop
 8002f3c:	40023800 	.word	0x40023800

08002f40 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b08a      	sub	sp, #40	; 0x28
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f48:	f107 0314 	add.w	r3, r7, #20
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	601a      	str	r2, [r3, #0]
 8002f50:	605a      	str	r2, [r3, #4]
 8002f52:	609a      	str	r2, [r3, #8]
 8002f54:	60da      	str	r2, [r3, #12]
 8002f56:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a35      	ldr	r2, [pc, #212]	; (8003034 <HAL_UART_MspInit+0xf4>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d163      	bne.n	800302a <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002f62:	2300      	movs	r3, #0
 8002f64:	613b      	str	r3, [r7, #16]
 8002f66:	4b34      	ldr	r3, [pc, #208]	; (8003038 <HAL_UART_MspInit+0xf8>)
 8002f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f6a:	4a33      	ldr	r2, [pc, #204]	; (8003038 <HAL_UART_MspInit+0xf8>)
 8002f6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f70:	6413      	str	r3, [r2, #64]	; 0x40
 8002f72:	4b31      	ldr	r3, [pc, #196]	; (8003038 <HAL_UART_MspInit+0xf8>)
 8002f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f76:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f7a:	613b      	str	r3, [r7, #16]
 8002f7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f7e:	2300      	movs	r3, #0
 8002f80:	60fb      	str	r3, [r7, #12]
 8002f82:	4b2d      	ldr	r3, [pc, #180]	; (8003038 <HAL_UART_MspInit+0xf8>)
 8002f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f86:	4a2c      	ldr	r2, [pc, #176]	; (8003038 <HAL_UART_MspInit+0xf8>)
 8002f88:	f043 0302 	orr.w	r3, r3, #2
 8002f8c:	6313      	str	r3, [r2, #48]	; 0x30
 8002f8e:	4b2a      	ldr	r3, [pc, #168]	; (8003038 <HAL_UART_MspInit+0xf8>)
 8002f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f92:	f003 0302 	and.w	r3, r3, #2
 8002f96:	60fb      	str	r3, [r7, #12]
 8002f98:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = TX3_Pin|RX3_Pin;
 8002f9a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002f9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fa0:	2302      	movs	r3, #2
 8002fa2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fa8:	2303      	movs	r3, #3
 8002faa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002fac:	2307      	movs	r3, #7
 8002fae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fb0:	f107 0314 	add.w	r3, r7, #20
 8002fb4:	4619      	mov	r1, r3
 8002fb6:	4821      	ldr	r0, [pc, #132]	; (800303c <HAL_UART_MspInit+0xfc>)
 8002fb8:	f000 ff1e 	bl	8003df8 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8002fbc:	4b20      	ldr	r3, [pc, #128]	; (8003040 <HAL_UART_MspInit+0x100>)
 8002fbe:	4a21      	ldr	r2, [pc, #132]	; (8003044 <HAL_UART_MspInit+0x104>)
 8002fc0:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8002fc2:	4b1f      	ldr	r3, [pc, #124]	; (8003040 <HAL_UART_MspInit+0x100>)
 8002fc4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002fc8:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002fca:	4b1d      	ldr	r3, [pc, #116]	; (8003040 <HAL_UART_MspInit+0x100>)
 8002fcc:	2240      	movs	r2, #64	; 0x40
 8002fce:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002fd0:	4b1b      	ldr	r3, [pc, #108]	; (8003040 <HAL_UART_MspInit+0x100>)
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002fd6:	4b1a      	ldr	r3, [pc, #104]	; (8003040 <HAL_UART_MspInit+0x100>)
 8002fd8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002fdc:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002fde:	4b18      	ldr	r3, [pc, #96]	; (8003040 <HAL_UART_MspInit+0x100>)
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002fe4:	4b16      	ldr	r3, [pc, #88]	; (8003040 <HAL_UART_MspInit+0x100>)
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8002fea:	4b15      	ldr	r3, [pc, #84]	; (8003040 <HAL_UART_MspInit+0x100>)
 8002fec:	2200      	movs	r2, #0
 8002fee:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002ff0:	4b13      	ldr	r3, [pc, #76]	; (8003040 <HAL_UART_MspInit+0x100>)
 8002ff2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002ff6:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ff8:	4b11      	ldr	r3, [pc, #68]	; (8003040 <HAL_UART_MspInit+0x100>)
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8002ffe:	4810      	ldr	r0, [pc, #64]	; (8003040 <HAL_UART_MspInit+0x100>)
 8003000:	f000 faf8 	bl	80035f4 <HAL_DMA_Init>
 8003004:	4603      	mov	r3, r0
 8003006:	2b00      	cmp	r3, #0
 8003008:	d001      	beq.n	800300e <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800300a:	f7ff faa5 	bl	8002558 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	4a0b      	ldr	r2, [pc, #44]	; (8003040 <HAL_UART_MspInit+0x100>)
 8003012:	635a      	str	r2, [r3, #52]	; 0x34
 8003014:	4a0a      	ldr	r2, [pc, #40]	; (8003040 <HAL_UART_MspInit+0x100>)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 4, 0);
 800301a:	2200      	movs	r2, #0
 800301c:	2104      	movs	r1, #4
 800301e:	2027      	movs	r0, #39	; 0x27
 8003020:	f000 fabe 	bl	80035a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003024:	2027      	movs	r0, #39	; 0x27
 8003026:	f000 fad7 	bl	80035d8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800302a:	bf00      	nop
 800302c:	3728      	adds	r7, #40	; 0x28
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}
 8003032:	bf00      	nop
 8003034:	40004800 	.word	0x40004800
 8003038:	40023800 	.word	0x40023800
 800303c:	40020400 	.word	0x40020400
 8003040:	20000260 	.word	0x20000260
 8003044:	40026058 	.word	0x40026058

08003048 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8003048:	b580      	push	{r7, lr}
 800304a:	b086      	sub	sp, #24
 800304c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800304e:	1d3b      	adds	r3, r7, #4
 8003050:	2200      	movs	r2, #0
 8003052:	601a      	str	r2, [r3, #0]
 8003054:	605a      	str	r2, [r3, #4]
 8003056:	609a      	str	r2, [r3, #8]
 8003058:	60da      	str	r2, [r3, #12]
 800305a:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 800305c:	4b20      	ldr	r3, [pc, #128]	; (80030e0 <HAL_FSMC_MspInit+0x98>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d139      	bne.n	80030d8 <HAL_FSMC_MspInit+0x90>
    return;
  }
  FSMC_Initialized = 1;
 8003064:	4b1e      	ldr	r3, [pc, #120]	; (80030e0 <HAL_FSMC_MspInit+0x98>)
 8003066:	2201      	movs	r2, #1
 8003068:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 800306a:	2300      	movs	r3, #0
 800306c:	603b      	str	r3, [r7, #0]
 800306e:	4b1d      	ldr	r3, [pc, #116]	; (80030e4 <HAL_FSMC_MspInit+0x9c>)
 8003070:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003072:	4a1c      	ldr	r2, [pc, #112]	; (80030e4 <HAL_FSMC_MspInit+0x9c>)
 8003074:	f043 0301 	orr.w	r3, r3, #1
 8003078:	6393      	str	r3, [r2, #56]	; 0x38
 800307a:	4b1a      	ldr	r3, [pc, #104]	; (80030e4 <HAL_FSMC_MspInit+0x9c>)
 800307c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800307e:	f003 0301 	and.w	r3, r3, #1
 8003082:	603b      	str	r3, [r7, #0]
 8003084:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD6   ------> FSMC_NWAIT
  PD7   ------> FSMC_NCE2
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8003086:	f44f 63f0 	mov.w	r3, #1920	; 0x780
 800308a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800308c:	2302      	movs	r3, #2
 800308e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003090:	2300      	movs	r3, #0
 8003092:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003094:	2303      	movs	r3, #3
 8003096:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8003098:	230c      	movs	r3, #12
 800309a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800309c:	1d3b      	adds	r3, r7, #4
 800309e:	4619      	mov	r1, r3
 80030a0:	4811      	ldr	r0, [pc, #68]	; (80030e8 <HAL_FSMC_MspInit+0xa0>)
 80030a2:	f000 fea9 	bl	8003df8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
 80030a6:	f64d 03f3 	movw	r3, #55539	; 0xd8f3
 80030aa:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030ac:	2302      	movs	r3, #2
 80030ae:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030b0:	2300      	movs	r3, #0
 80030b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030b4:	2303      	movs	r3, #3
 80030b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80030b8:	230c      	movs	r3, #12
 80030ba:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80030bc:	1d3b      	adds	r3, r7, #4
 80030be:	4619      	mov	r1, r3
 80030c0:	480a      	ldr	r0, [pc, #40]	; (80030ec <HAL_FSMC_MspInit+0xa4>)
 80030c2:	f000 fe99 	bl	8003df8 <HAL_GPIO_Init>

  /* Peripheral interrupt init */
  HAL_NVIC_SetPriority(FSMC_IRQn, 5, 0);
 80030c6:	2200      	movs	r2, #0
 80030c8:	2105      	movs	r1, #5
 80030ca:	2030      	movs	r0, #48	; 0x30
 80030cc:	f000 fa68 	bl	80035a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FSMC_IRQn);
 80030d0:	2030      	movs	r0, #48	; 0x30
 80030d2:	f000 fa81 	bl	80035d8 <HAL_NVIC_EnableIRQ>
 80030d6:	e000      	b.n	80030da <HAL_FSMC_MspInit+0x92>
    return;
 80030d8:	bf00      	nop
  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80030da:	3718      	adds	r7, #24
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	20000b60 	.word	0x20000b60
 80030e4:	40023800 	.word	0x40023800
 80030e8:	40021000 	.word	0x40021000
 80030ec:	40020c00 	.word	0x40020c00

080030f0 <HAL_NAND_MspInit>:

void HAL_NAND_MspInit(NAND_HandleTypeDef* hnand){
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b082      	sub	sp, #8
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN NAND_MspInit 0 */

  /* USER CODE END NAND_MspInit 0 */
  HAL_FSMC_MspInit();
 80030f8:	f7ff ffa6 	bl	8003048 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN NAND_MspInit 1 */

  /* USER CODE END NAND_MspInit 1 */
}
 80030fc:	bf00      	nop
 80030fe:	3708      	adds	r7, #8
 8003100:	46bd      	mov	sp, r7
 8003102:	bd80      	pop	{r7, pc}

08003104 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b08c      	sub	sp, #48	; 0x30
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800310c:	2300      	movs	r3, #0
 800310e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003110:	2300      	movs	r3, #0
 8003112:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8003114:	2200      	movs	r2, #0
 8003116:	6879      	ldr	r1, [r7, #4]
 8003118:	2019      	movs	r0, #25
 800311a:	f000 fa41 	bl	80035a0 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800311e:	2019      	movs	r0, #25
 8003120:	f000 fa5a 	bl	80035d8 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8003124:	2300      	movs	r3, #0
 8003126:	60fb      	str	r3, [r7, #12]
 8003128:	4b1f      	ldr	r3, [pc, #124]	; (80031a8 <HAL_InitTick+0xa4>)
 800312a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800312c:	4a1e      	ldr	r2, [pc, #120]	; (80031a8 <HAL_InitTick+0xa4>)
 800312e:	f043 0301 	orr.w	r3, r3, #1
 8003132:	6453      	str	r3, [r2, #68]	; 0x44
 8003134:	4b1c      	ldr	r3, [pc, #112]	; (80031a8 <HAL_InitTick+0xa4>)
 8003136:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003138:	f003 0301 	and.w	r3, r3, #1
 800313c:	60fb      	str	r3, [r7, #12]
 800313e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003140:	f107 0210 	add.w	r2, r7, #16
 8003144:	f107 0314 	add.w	r3, r7, #20
 8003148:	4611      	mov	r1, r2
 800314a:	4618      	mov	r0, r3
 800314c:	f001 ffea 	bl	8005124 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8003150:	f001 ffd4 	bl	80050fc <HAL_RCC_GetPCLK2Freq>
 8003154:	4603      	mov	r3, r0
 8003156:	005b      	lsls	r3, r3, #1
 8003158:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800315a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800315c:	4a13      	ldr	r2, [pc, #76]	; (80031ac <HAL_InitTick+0xa8>)
 800315e:	fba2 2303 	umull	r2, r3, r2, r3
 8003162:	0c9b      	lsrs	r3, r3, #18
 8003164:	3b01      	subs	r3, #1
 8003166:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8003168:	4b11      	ldr	r3, [pc, #68]	; (80031b0 <HAL_InitTick+0xac>)
 800316a:	4a12      	ldr	r2, [pc, #72]	; (80031b4 <HAL_InitTick+0xb0>)
 800316c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800316e:	4b10      	ldr	r3, [pc, #64]	; (80031b0 <HAL_InitTick+0xac>)
 8003170:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003174:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8003176:	4a0e      	ldr	r2, [pc, #56]	; (80031b0 <HAL_InitTick+0xac>)
 8003178:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800317a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800317c:	4b0c      	ldr	r3, [pc, #48]	; (80031b0 <HAL_InitTick+0xac>)
 800317e:	2200      	movs	r2, #0
 8003180:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003182:	4b0b      	ldr	r3, [pc, #44]	; (80031b0 <HAL_InitTick+0xac>)
 8003184:	2200      	movs	r2, #0
 8003186:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8003188:	4809      	ldr	r0, [pc, #36]	; (80031b0 <HAL_InitTick+0xac>)
 800318a:	f003 f901 	bl	8006390 <HAL_TIM_Base_Init>
 800318e:	4603      	mov	r3, r0
 8003190:	2b00      	cmp	r3, #0
 8003192:	d104      	bne.n	800319e <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8003194:	4806      	ldr	r0, [pc, #24]	; (80031b0 <HAL_InitTick+0xac>)
 8003196:	f003 f94b 	bl	8006430 <HAL_TIM_Base_Start_IT>
 800319a:	4603      	mov	r3, r0
 800319c:	e000      	b.n	80031a0 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 800319e:	2301      	movs	r3, #1
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	3730      	adds	r7, #48	; 0x30
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd80      	pop	{r7, pc}
 80031a8:	40023800 	.word	0x40023800
 80031ac:	431bde83 	.word	0x431bde83
 80031b0:	20000b64 	.word	0x20000b64
 80031b4:	40010000 	.word	0x40010000

080031b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80031b8:	b480      	push	{r7}
 80031ba:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80031bc:	bf00      	nop
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr

080031c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80031c6:	b480      	push	{r7}
 80031c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80031ca:	e7fe      	b.n	80031ca <HardFault_Handler+0x4>

080031cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80031cc:	b480      	push	{r7}
 80031ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80031d0:	e7fe      	b.n	80031d0 <MemManage_Handler+0x4>

080031d2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80031d2:	b480      	push	{r7}
 80031d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80031d6:	e7fe      	b.n	80031d6 <BusFault_Handler+0x4>

080031d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80031d8:	b480      	push	{r7}
 80031da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80031dc:	e7fe      	b.n	80031dc <UsageFault_Handler+0x4>

080031de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80031de:	b480      	push	{r7}
 80031e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80031e2:	bf00      	nop
 80031e4:	46bd      	mov	sp, r7
 80031e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ea:	4770      	bx	lr

080031ec <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80031f0:	4802      	ldr	r0, [pc, #8]	; (80031fc <DMA1_Stream3_IRQHandler+0x10>)
 80031f2:	f000 fb97 	bl	8003924 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80031f6:	bf00      	nop
 80031f8:	bd80      	pop	{r7, pc}
 80031fa:	bf00      	nop
 80031fc:	20000260 	.word	0x20000260

08003200 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003204:	4802      	ldr	r0, [pc, #8]	; (8003210 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8003206:	f003 f983 	bl	8006510 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800320a:	bf00      	nop
 800320c:	bd80      	pop	{r7, pc}
 800320e:	bf00      	nop
 8003210:	20000b64 	.word	0x20000b64

08003214 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003218:	4802      	ldr	r0, [pc, #8]	; (8003224 <TIM2_IRQHandler+0x10>)
 800321a:	f003 f979 	bl	8006510 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800321e:	bf00      	nop
 8003220:	bd80      	pop	{r7, pc}
 8003222:	bf00      	nop
 8003224:	200001d4 	.word	0x200001d4

08003228 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800322c:	4802      	ldr	r0, [pc, #8]	; (8003238 <SPI1_IRQHandler+0x10>)
 800322e:	f002 fe3b 	bl	8005ea8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8003232:	bf00      	nop
 8003234:	bd80      	pop	{r7, pc}
 8003236:	bf00      	nop
 8003238:	2000011c 	.word	0x2000011c

0800323c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003240:	4802      	ldr	r0, [pc, #8]	; (800324c <USART3_IRQHandler+0x10>)
 8003242:	f003 fe23 	bl	8006e8c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003246:	bf00      	nop
 8003248:	bd80      	pop	{r7, pc}
 800324a:	bf00      	nop
 800324c:	2000021c 	.word	0x2000021c

08003250 <FSMC_IRQHandler>:

/**
  * @brief This function handles FSMC global interrupt.
  */
void FSMC_IRQHandler(void)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_IRQn 0 */

  /* USER CODE END FSMC_IRQn 0 */
  HAL_NAND_IRQHandler(&hnand1);
 8003254:	4802      	ldr	r0, [pc, #8]	; (8003260 <FSMC_IRQHandler+0x10>)
 8003256:	f000 ffec 	bl	8004232 <HAL_NAND_IRQHandler>
  /* USER CODE BEGIN FSMC_IRQn 1 */

  /* USER CODE END FSMC_IRQn 1 */
}
 800325a:	bf00      	nop
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	200002c0 	.word	0x200002c0

08003264 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8003268:	4802      	ldr	r0, [pc, #8]	; (8003274 <DMA2_Stream3_IRQHandler+0x10>)
 800326a:	f000 fb5b 	bl	8003924 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800326e:	bf00      	nop
 8003270:	bd80      	pop	{r7, pc}
 8003272:	bf00      	nop
 8003274:	20000174 	.word	0x20000174

08003278 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b086      	sub	sp, #24
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003280:	4a14      	ldr	r2, [pc, #80]	; (80032d4 <_sbrk+0x5c>)
 8003282:	4b15      	ldr	r3, [pc, #84]	; (80032d8 <_sbrk+0x60>)
 8003284:	1ad3      	subs	r3, r2, r3
 8003286:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003288:	697b      	ldr	r3, [r7, #20]
 800328a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800328c:	4b13      	ldr	r3, [pc, #76]	; (80032dc <_sbrk+0x64>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d102      	bne.n	800329a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003294:	4b11      	ldr	r3, [pc, #68]	; (80032dc <_sbrk+0x64>)
 8003296:	4a12      	ldr	r2, [pc, #72]	; (80032e0 <_sbrk+0x68>)
 8003298:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800329a:	4b10      	ldr	r3, [pc, #64]	; (80032dc <_sbrk+0x64>)
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	4413      	add	r3, r2
 80032a2:	693a      	ldr	r2, [r7, #16]
 80032a4:	429a      	cmp	r2, r3
 80032a6:	d207      	bcs.n	80032b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80032a8:	f007 fdf8 	bl	800ae9c <__errno>
 80032ac:	4603      	mov	r3, r0
 80032ae:	220c      	movs	r2, #12
 80032b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80032b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80032b6:	e009      	b.n	80032cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80032b8:	4b08      	ldr	r3, [pc, #32]	; (80032dc <_sbrk+0x64>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80032be:	4b07      	ldr	r3, [pc, #28]	; (80032dc <_sbrk+0x64>)
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	4413      	add	r3, r2
 80032c6:	4a05      	ldr	r2, [pc, #20]	; (80032dc <_sbrk+0x64>)
 80032c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80032ca:	68fb      	ldr	r3, [r7, #12]
}
 80032cc:	4618      	mov	r0, r3
 80032ce:	3718      	adds	r7, #24
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bd80      	pop	{r7, pc}
 80032d4:	20020000 	.word	0x20020000
 80032d8:	00000800 	.word	0x00000800
 80032dc:	20000bac 	.word	0x20000bac
 80032e0:	200059d8 	.word	0x200059d8

080032e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80032e4:	b480      	push	{r7}
 80032e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80032e8:	4b08      	ldr	r3, [pc, #32]	; (800330c <SystemInit+0x28>)
 80032ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032ee:	4a07      	ldr	r2, [pc, #28]	; (800330c <SystemInit+0x28>)
 80032f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80032f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80032f8:	4b04      	ldr	r3, [pc, #16]	; (800330c <SystemInit+0x28>)
 80032fa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80032fe:	609a      	str	r2, [r3, #8]
#endif
}
 8003300:	bf00      	nop
 8003302:	46bd      	mov	sp, r7
 8003304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003308:	4770      	bx	lr
 800330a:	bf00      	nop
 800330c:	e000ed00 	.word	0xe000ed00

08003310 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003310:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003348 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003314:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003316:	e003      	b.n	8003320 <LoopCopyDataInit>

08003318 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003318:	4b0c      	ldr	r3, [pc, #48]	; (800334c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800331a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800331c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800331e:	3104      	adds	r1, #4

08003320 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003320:	480b      	ldr	r0, [pc, #44]	; (8003350 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003322:	4b0c      	ldr	r3, [pc, #48]	; (8003354 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003324:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003326:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003328:	d3f6      	bcc.n	8003318 <CopyDataInit>
  ldr  r2, =_sbss
 800332a:	4a0b      	ldr	r2, [pc, #44]	; (8003358 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800332c:	e002      	b.n	8003334 <LoopFillZerobss>

0800332e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800332e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003330:	f842 3b04 	str.w	r3, [r2], #4

08003334 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003334:	4b09      	ldr	r3, [pc, #36]	; (800335c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003336:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003338:	d3f9      	bcc.n	800332e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800333a:	f7ff ffd3 	bl	80032e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800333e:	f007 fe5f 	bl	800b000 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003342:	f7fd fc8b 	bl	8000c5c <main>
  bx  lr    
 8003346:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003348:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800334c:	0800e2b8 	.word	0x0800e2b8
  ldr  r0, =_sdata
 8003350:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003354:	200000dc 	.word	0x200000dc
  ldr  r2, =_sbss
 8003358:	200000e0 	.word	0x200000e0
  ldr  r3, = _ebss
 800335c:	200059d4 	.word	0x200059d4

08003360 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003360:	e7fe      	b.n	8003360 <ADC_IRQHandler>
	...

08003364 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003368:	4b0e      	ldr	r3, [pc, #56]	; (80033a4 <HAL_Init+0x40>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a0d      	ldr	r2, [pc, #52]	; (80033a4 <HAL_Init+0x40>)
 800336e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003372:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003374:	4b0b      	ldr	r3, [pc, #44]	; (80033a4 <HAL_Init+0x40>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a0a      	ldr	r2, [pc, #40]	; (80033a4 <HAL_Init+0x40>)
 800337a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800337e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003380:	4b08      	ldr	r3, [pc, #32]	; (80033a4 <HAL_Init+0x40>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a07      	ldr	r2, [pc, #28]	; (80033a4 <HAL_Init+0x40>)
 8003386:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800338a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800338c:	2003      	movs	r0, #3
 800338e:	f000 f8fc 	bl	800358a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003392:	200f      	movs	r0, #15
 8003394:	f7ff feb6 	bl	8003104 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003398:	f7ff fcc8 	bl	8002d2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800339c:	2300      	movs	r3, #0
}
 800339e:	4618      	mov	r0, r3
 80033a0:	bd80      	pop	{r7, pc}
 80033a2:	bf00      	nop
 80033a4:	40023c00 	.word	0x40023c00

080033a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80033a8:	b480      	push	{r7}
 80033aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80033ac:	4b06      	ldr	r3, [pc, #24]	; (80033c8 <HAL_IncTick+0x20>)
 80033ae:	781b      	ldrb	r3, [r3, #0]
 80033b0:	461a      	mov	r2, r3
 80033b2:	4b06      	ldr	r3, [pc, #24]	; (80033cc <HAL_IncTick+0x24>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4413      	add	r3, r2
 80033b8:	4a04      	ldr	r2, [pc, #16]	; (80033cc <HAL_IncTick+0x24>)
 80033ba:	6013      	str	r3, [r2, #0]
}
 80033bc:	bf00      	nop
 80033be:	46bd      	mov	sp, r7
 80033c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c4:	4770      	bx	lr
 80033c6:	bf00      	nop
 80033c8:	20000060 	.word	0x20000060
 80033cc:	20000bb0 	.word	0x20000bb0

080033d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80033d0:	b480      	push	{r7}
 80033d2:	af00      	add	r7, sp, #0
  return uwTick;
 80033d4:	4b03      	ldr	r3, [pc, #12]	; (80033e4 <HAL_GetTick+0x14>)
 80033d6:	681b      	ldr	r3, [r3, #0]
}
 80033d8:	4618      	mov	r0, r3
 80033da:	46bd      	mov	sp, r7
 80033dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e0:	4770      	bx	lr
 80033e2:	bf00      	nop
 80033e4:	20000bb0 	.word	0x20000bb0

080033e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80033f0:	f7ff ffee 	bl	80033d0 <HAL_GetTick>
 80033f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003400:	d005      	beq.n	800340e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003402:	4b0a      	ldr	r3, [pc, #40]	; (800342c <HAL_Delay+0x44>)
 8003404:	781b      	ldrb	r3, [r3, #0]
 8003406:	461a      	mov	r2, r3
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	4413      	add	r3, r2
 800340c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800340e:	bf00      	nop
 8003410:	f7ff ffde 	bl	80033d0 <HAL_GetTick>
 8003414:	4602      	mov	r2, r0
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	1ad3      	subs	r3, r2, r3
 800341a:	68fa      	ldr	r2, [r7, #12]
 800341c:	429a      	cmp	r2, r3
 800341e:	d8f7      	bhi.n	8003410 <HAL_Delay+0x28>
  {
  }
}
 8003420:	bf00      	nop
 8003422:	bf00      	nop
 8003424:	3710      	adds	r7, #16
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	20000060 	.word	0x20000060

08003430 <__NVIC_SetPriorityGrouping>:
{
 8003430:	b480      	push	{r7}
 8003432:	b085      	sub	sp, #20
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	f003 0307 	and.w	r3, r3, #7
 800343e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003440:	4b0c      	ldr	r3, [pc, #48]	; (8003474 <__NVIC_SetPriorityGrouping+0x44>)
 8003442:	68db      	ldr	r3, [r3, #12]
 8003444:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003446:	68ba      	ldr	r2, [r7, #8]
 8003448:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800344c:	4013      	ands	r3, r2
 800344e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003454:	68bb      	ldr	r3, [r7, #8]
 8003456:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003458:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800345c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003460:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003462:	4a04      	ldr	r2, [pc, #16]	; (8003474 <__NVIC_SetPriorityGrouping+0x44>)
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	60d3      	str	r3, [r2, #12]
}
 8003468:	bf00      	nop
 800346a:	3714      	adds	r7, #20
 800346c:	46bd      	mov	sp, r7
 800346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003472:	4770      	bx	lr
 8003474:	e000ed00 	.word	0xe000ed00

08003478 <__NVIC_GetPriorityGrouping>:
{
 8003478:	b480      	push	{r7}
 800347a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800347c:	4b04      	ldr	r3, [pc, #16]	; (8003490 <__NVIC_GetPriorityGrouping+0x18>)
 800347e:	68db      	ldr	r3, [r3, #12]
 8003480:	0a1b      	lsrs	r3, r3, #8
 8003482:	f003 0307 	and.w	r3, r3, #7
}
 8003486:	4618      	mov	r0, r3
 8003488:	46bd      	mov	sp, r7
 800348a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348e:	4770      	bx	lr
 8003490:	e000ed00 	.word	0xe000ed00

08003494 <__NVIC_EnableIRQ>:
{
 8003494:	b480      	push	{r7}
 8003496:	b083      	sub	sp, #12
 8003498:	af00      	add	r7, sp, #0
 800349a:	4603      	mov	r3, r0
 800349c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800349e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	db0b      	blt.n	80034be <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034a6:	79fb      	ldrb	r3, [r7, #7]
 80034a8:	f003 021f 	and.w	r2, r3, #31
 80034ac:	4907      	ldr	r1, [pc, #28]	; (80034cc <__NVIC_EnableIRQ+0x38>)
 80034ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034b2:	095b      	lsrs	r3, r3, #5
 80034b4:	2001      	movs	r0, #1
 80034b6:	fa00 f202 	lsl.w	r2, r0, r2
 80034ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80034be:	bf00      	nop
 80034c0:	370c      	adds	r7, #12
 80034c2:	46bd      	mov	sp, r7
 80034c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c8:	4770      	bx	lr
 80034ca:	bf00      	nop
 80034cc:	e000e100 	.word	0xe000e100

080034d0 <__NVIC_SetPriority>:
{
 80034d0:	b480      	push	{r7}
 80034d2:	b083      	sub	sp, #12
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	4603      	mov	r3, r0
 80034d8:	6039      	str	r1, [r7, #0]
 80034da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	db0a      	blt.n	80034fa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	b2da      	uxtb	r2, r3
 80034e8:	490c      	ldr	r1, [pc, #48]	; (800351c <__NVIC_SetPriority+0x4c>)
 80034ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ee:	0112      	lsls	r2, r2, #4
 80034f0:	b2d2      	uxtb	r2, r2
 80034f2:	440b      	add	r3, r1
 80034f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80034f8:	e00a      	b.n	8003510 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	b2da      	uxtb	r2, r3
 80034fe:	4908      	ldr	r1, [pc, #32]	; (8003520 <__NVIC_SetPriority+0x50>)
 8003500:	79fb      	ldrb	r3, [r7, #7]
 8003502:	f003 030f 	and.w	r3, r3, #15
 8003506:	3b04      	subs	r3, #4
 8003508:	0112      	lsls	r2, r2, #4
 800350a:	b2d2      	uxtb	r2, r2
 800350c:	440b      	add	r3, r1
 800350e:	761a      	strb	r2, [r3, #24]
}
 8003510:	bf00      	nop
 8003512:	370c      	adds	r7, #12
 8003514:	46bd      	mov	sp, r7
 8003516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351a:	4770      	bx	lr
 800351c:	e000e100 	.word	0xe000e100
 8003520:	e000ed00 	.word	0xe000ed00

08003524 <NVIC_EncodePriority>:
{
 8003524:	b480      	push	{r7}
 8003526:	b089      	sub	sp, #36	; 0x24
 8003528:	af00      	add	r7, sp, #0
 800352a:	60f8      	str	r0, [r7, #12]
 800352c:	60b9      	str	r1, [r7, #8]
 800352e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	f003 0307 	and.w	r3, r3, #7
 8003536:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	f1c3 0307 	rsb	r3, r3, #7
 800353e:	2b04      	cmp	r3, #4
 8003540:	bf28      	it	cs
 8003542:	2304      	movcs	r3, #4
 8003544:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003546:	69fb      	ldr	r3, [r7, #28]
 8003548:	3304      	adds	r3, #4
 800354a:	2b06      	cmp	r3, #6
 800354c:	d902      	bls.n	8003554 <NVIC_EncodePriority+0x30>
 800354e:	69fb      	ldr	r3, [r7, #28]
 8003550:	3b03      	subs	r3, #3
 8003552:	e000      	b.n	8003556 <NVIC_EncodePriority+0x32>
 8003554:	2300      	movs	r3, #0
 8003556:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003558:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800355c:	69bb      	ldr	r3, [r7, #24]
 800355e:	fa02 f303 	lsl.w	r3, r2, r3
 8003562:	43da      	mvns	r2, r3
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	401a      	ands	r2, r3
 8003568:	697b      	ldr	r3, [r7, #20]
 800356a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800356c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	fa01 f303 	lsl.w	r3, r1, r3
 8003576:	43d9      	mvns	r1, r3
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800357c:	4313      	orrs	r3, r2
}
 800357e:	4618      	mov	r0, r3
 8003580:	3724      	adds	r7, #36	; 0x24
 8003582:	46bd      	mov	sp, r7
 8003584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003588:	4770      	bx	lr

0800358a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800358a:	b580      	push	{r7, lr}
 800358c:	b082      	sub	sp, #8
 800358e:	af00      	add	r7, sp, #0
 8003590:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f7ff ff4c 	bl	8003430 <__NVIC_SetPriorityGrouping>
}
 8003598:	bf00      	nop
 800359a:	3708      	adds	r7, #8
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}

080035a0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b086      	sub	sp, #24
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	4603      	mov	r3, r0
 80035a8:	60b9      	str	r1, [r7, #8]
 80035aa:	607a      	str	r2, [r7, #4]
 80035ac:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80035ae:	2300      	movs	r3, #0
 80035b0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80035b2:	f7ff ff61 	bl	8003478 <__NVIC_GetPriorityGrouping>
 80035b6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035b8:	687a      	ldr	r2, [r7, #4]
 80035ba:	68b9      	ldr	r1, [r7, #8]
 80035bc:	6978      	ldr	r0, [r7, #20]
 80035be:	f7ff ffb1 	bl	8003524 <NVIC_EncodePriority>
 80035c2:	4602      	mov	r2, r0
 80035c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035c8:	4611      	mov	r1, r2
 80035ca:	4618      	mov	r0, r3
 80035cc:	f7ff ff80 	bl	80034d0 <__NVIC_SetPriority>
}
 80035d0:	bf00      	nop
 80035d2:	3718      	adds	r7, #24
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bd80      	pop	{r7, pc}

080035d8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b082      	sub	sp, #8
 80035dc:	af00      	add	r7, sp, #0
 80035de:	4603      	mov	r3, r0
 80035e0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80035e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035e6:	4618      	mov	r0, r3
 80035e8:	f7ff ff54 	bl	8003494 <__NVIC_EnableIRQ>
}
 80035ec:	bf00      	nop
 80035ee:	3708      	adds	r7, #8
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}

080035f4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b086      	sub	sp, #24
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80035fc:	2300      	movs	r3, #0
 80035fe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003600:	f7ff fee6 	bl	80033d0 <HAL_GetTick>
 8003604:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d101      	bne.n	8003610 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	e099      	b.n	8003744 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2202      	movs	r2, #2
 8003614:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2200      	movs	r2, #0
 800361c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f022 0201 	bic.w	r2, r2, #1
 800362e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003630:	e00f      	b.n	8003652 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003632:	f7ff fecd 	bl	80033d0 <HAL_GetTick>
 8003636:	4602      	mov	r2, r0
 8003638:	693b      	ldr	r3, [r7, #16]
 800363a:	1ad3      	subs	r3, r2, r3
 800363c:	2b05      	cmp	r3, #5
 800363e:	d908      	bls.n	8003652 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2220      	movs	r2, #32
 8003644:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2203      	movs	r2, #3
 800364a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800364e:	2303      	movs	r3, #3
 8003650:	e078      	b.n	8003744 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f003 0301 	and.w	r3, r3, #1
 800365c:	2b00      	cmp	r3, #0
 800365e:	d1e8      	bne.n	8003632 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003668:	697a      	ldr	r2, [r7, #20]
 800366a:	4b38      	ldr	r3, [pc, #224]	; (800374c <HAL_DMA_Init+0x158>)
 800366c:	4013      	ands	r3, r2
 800366e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	685a      	ldr	r2, [r3, #4]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	689b      	ldr	r3, [r3, #8]
 8003678:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800367e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	691b      	ldr	r3, [r3, #16]
 8003684:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800368a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	699b      	ldr	r3, [r3, #24]
 8003690:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003696:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6a1b      	ldr	r3, [r3, #32]
 800369c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800369e:	697a      	ldr	r2, [r7, #20]
 80036a0:	4313      	orrs	r3, r2
 80036a2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a8:	2b04      	cmp	r3, #4
 80036aa:	d107      	bne.n	80036bc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036b4:	4313      	orrs	r3, r2
 80036b6:	697a      	ldr	r2, [r7, #20]
 80036b8:	4313      	orrs	r3, r2
 80036ba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	697a      	ldr	r2, [r7, #20]
 80036c2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	695b      	ldr	r3, [r3, #20]
 80036ca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80036cc:	697b      	ldr	r3, [r7, #20]
 80036ce:	f023 0307 	bic.w	r3, r3, #7
 80036d2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036d8:	697a      	ldr	r2, [r7, #20]
 80036da:	4313      	orrs	r3, r2
 80036dc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036e2:	2b04      	cmp	r3, #4
 80036e4:	d117      	bne.n	8003716 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036ea:	697a      	ldr	r2, [r7, #20]
 80036ec:	4313      	orrs	r3, r2
 80036ee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d00e      	beq.n	8003716 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80036f8:	6878      	ldr	r0, [r7, #4]
 80036fa:	f000 fb01 	bl	8003d00 <DMA_CheckFifoParam>
 80036fe:	4603      	mov	r3, r0
 8003700:	2b00      	cmp	r3, #0
 8003702:	d008      	beq.n	8003716 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2240      	movs	r2, #64	; 0x40
 8003708:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2201      	movs	r2, #1
 800370e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003712:	2301      	movs	r3, #1
 8003714:	e016      	b.n	8003744 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	697a      	ldr	r2, [r7, #20]
 800371c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800371e:	6878      	ldr	r0, [r7, #4]
 8003720:	f000 fab8 	bl	8003c94 <DMA_CalcBaseAndBitshift>
 8003724:	4603      	mov	r3, r0
 8003726:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800372c:	223f      	movs	r2, #63	; 0x3f
 800372e:	409a      	lsls	r2, r3
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2200      	movs	r2, #0
 8003738:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2201      	movs	r2, #1
 800373e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003742:	2300      	movs	r3, #0
}
 8003744:	4618      	mov	r0, r3
 8003746:	3718      	adds	r7, #24
 8003748:	46bd      	mov	sp, r7
 800374a:	bd80      	pop	{r7, pc}
 800374c:	f010803f 	.word	0xf010803f

08003750 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b086      	sub	sp, #24
 8003754:	af00      	add	r7, sp, #0
 8003756:	60f8      	str	r0, [r7, #12]
 8003758:	60b9      	str	r1, [r7, #8]
 800375a:	607a      	str	r2, [r7, #4]
 800375c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800375e:	2300      	movs	r3, #0
 8003760:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003766:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800376e:	2b01      	cmp	r3, #1
 8003770:	d101      	bne.n	8003776 <HAL_DMA_Start_IT+0x26>
 8003772:	2302      	movs	r3, #2
 8003774:	e040      	b.n	80037f8 <HAL_DMA_Start_IT+0xa8>
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	2201      	movs	r2, #1
 800377a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003784:	b2db      	uxtb	r3, r3
 8003786:	2b01      	cmp	r3, #1
 8003788:	d12f      	bne.n	80037ea <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2202      	movs	r2, #2
 800378e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2200      	movs	r2, #0
 8003796:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	687a      	ldr	r2, [r7, #4]
 800379c:	68b9      	ldr	r1, [r7, #8]
 800379e:	68f8      	ldr	r0, [r7, #12]
 80037a0:	f000 fa4a 	bl	8003c38 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037a8:	223f      	movs	r2, #63	; 0x3f
 80037aa:	409a      	lsls	r2, r3
 80037ac:	693b      	ldr	r3, [r7, #16]
 80037ae:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	681a      	ldr	r2, [r3, #0]
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f042 0216 	orr.w	r2, r2, #22
 80037be:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d007      	beq.n	80037d8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f042 0208 	orr.w	r2, r2, #8
 80037d6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f042 0201 	orr.w	r2, r2, #1
 80037e6:	601a      	str	r2, [r3, #0]
 80037e8:	e005      	b.n	80037f6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	2200      	movs	r2, #0
 80037ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80037f2:	2302      	movs	r3, #2
 80037f4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80037f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	3718      	adds	r7, #24
 80037fc:	46bd      	mov	sp, r7
 80037fe:	bd80      	pop	{r7, pc}

08003800 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b084      	sub	sp, #16
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800380c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800380e:	f7ff fddf 	bl	80033d0 <HAL_GetTick>
 8003812:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800381a:	b2db      	uxtb	r3, r3
 800381c:	2b02      	cmp	r3, #2
 800381e:	d008      	beq.n	8003832 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2280      	movs	r2, #128	; 0x80
 8003824:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2200      	movs	r2, #0
 800382a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	e052      	b.n	80038d8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f022 0216 	bic.w	r2, r2, #22
 8003840:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	695a      	ldr	r2, [r3, #20]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003850:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003856:	2b00      	cmp	r3, #0
 8003858:	d103      	bne.n	8003862 <HAL_DMA_Abort+0x62>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800385e:	2b00      	cmp	r3, #0
 8003860:	d007      	beq.n	8003872 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	681a      	ldr	r2, [r3, #0]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f022 0208 	bic.w	r2, r2, #8
 8003870:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f022 0201 	bic.w	r2, r2, #1
 8003880:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003882:	e013      	b.n	80038ac <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003884:	f7ff fda4 	bl	80033d0 <HAL_GetTick>
 8003888:	4602      	mov	r2, r0
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	1ad3      	subs	r3, r2, r3
 800388e:	2b05      	cmp	r3, #5
 8003890:	d90c      	bls.n	80038ac <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2220      	movs	r2, #32
 8003896:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2203      	movs	r2, #3
 800389c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2200      	movs	r2, #0
 80038a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80038a8:	2303      	movs	r3, #3
 80038aa:	e015      	b.n	80038d8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f003 0301 	and.w	r3, r3, #1
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d1e4      	bne.n	8003884 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038be:	223f      	movs	r2, #63	; 0x3f
 80038c0:	409a      	lsls	r2, r3
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2201      	movs	r2, #1
 80038ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2200      	movs	r2, #0
 80038d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80038d6:	2300      	movs	r3, #0
}
 80038d8:	4618      	mov	r0, r3
 80038da:	3710      	adds	r7, #16
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}

080038e0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80038e0:	b480      	push	{r7}
 80038e2:	b083      	sub	sp, #12
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80038ee:	b2db      	uxtb	r3, r3
 80038f0:	2b02      	cmp	r3, #2
 80038f2:	d004      	beq.n	80038fe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2280      	movs	r2, #128	; 0x80
 80038f8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80038fa:	2301      	movs	r3, #1
 80038fc:	e00c      	b.n	8003918 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2205      	movs	r2, #5
 8003902:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f022 0201 	bic.w	r2, r2, #1
 8003914:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003916:	2300      	movs	r3, #0
}
 8003918:	4618      	mov	r0, r3
 800391a:	370c      	adds	r7, #12
 800391c:	46bd      	mov	sp, r7
 800391e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003922:	4770      	bx	lr

08003924 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b086      	sub	sp, #24
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800392c:	2300      	movs	r3, #0
 800392e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003930:	4b8e      	ldr	r3, [pc, #568]	; (8003b6c <HAL_DMA_IRQHandler+0x248>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a8e      	ldr	r2, [pc, #568]	; (8003b70 <HAL_DMA_IRQHandler+0x24c>)
 8003936:	fba2 2303 	umull	r2, r3, r2, r3
 800393a:	0a9b      	lsrs	r3, r3, #10
 800393c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003942:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003944:	693b      	ldr	r3, [r7, #16]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800394e:	2208      	movs	r2, #8
 8003950:	409a      	lsls	r2, r3
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	4013      	ands	r3, r2
 8003956:	2b00      	cmp	r3, #0
 8003958:	d01a      	beq.n	8003990 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 0304 	and.w	r3, r3, #4
 8003964:	2b00      	cmp	r3, #0
 8003966:	d013      	beq.n	8003990 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f022 0204 	bic.w	r2, r2, #4
 8003976:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800397c:	2208      	movs	r2, #8
 800397e:	409a      	lsls	r2, r3
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003988:	f043 0201 	orr.w	r2, r3, #1
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003994:	2201      	movs	r2, #1
 8003996:	409a      	lsls	r2, r3
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	4013      	ands	r3, r2
 800399c:	2b00      	cmp	r3, #0
 800399e:	d012      	beq.n	80039c6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	695b      	ldr	r3, [r3, #20]
 80039a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d00b      	beq.n	80039c6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039b2:	2201      	movs	r2, #1
 80039b4:	409a      	lsls	r2, r3
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039be:	f043 0202 	orr.w	r2, r3, #2
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039ca:	2204      	movs	r2, #4
 80039cc:	409a      	lsls	r2, r3
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	4013      	ands	r3, r2
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d012      	beq.n	80039fc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 0302 	and.w	r3, r3, #2
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d00b      	beq.n	80039fc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039e8:	2204      	movs	r2, #4
 80039ea:	409a      	lsls	r2, r3
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039f4:	f043 0204 	orr.w	r2, r3, #4
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a00:	2210      	movs	r2, #16
 8003a02:	409a      	lsls	r2, r3
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	4013      	ands	r3, r2
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d043      	beq.n	8003a94 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 0308 	and.w	r3, r3, #8
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d03c      	beq.n	8003a94 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a1e:	2210      	movs	r2, #16
 8003a20:	409a      	lsls	r2, r3
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d018      	beq.n	8003a66 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d108      	bne.n	8003a54 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d024      	beq.n	8003a94 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a4e:	6878      	ldr	r0, [r7, #4]
 8003a50:	4798      	blx	r3
 8003a52:	e01f      	b.n	8003a94 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d01b      	beq.n	8003a94 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a60:	6878      	ldr	r0, [r7, #4]
 8003a62:	4798      	blx	r3
 8003a64:	e016      	b.n	8003a94 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d107      	bne.n	8003a84 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	681a      	ldr	r2, [r3, #0]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f022 0208 	bic.w	r2, r2, #8
 8003a82:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d003      	beq.n	8003a94 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a98:	2220      	movs	r2, #32
 8003a9a:	409a      	lsls	r2, r3
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	4013      	ands	r3, r2
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	f000 808f 	beq.w	8003bc4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f003 0310 	and.w	r3, r3, #16
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	f000 8087 	beq.w	8003bc4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aba:	2220      	movs	r2, #32
 8003abc:	409a      	lsls	r2, r3
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	2b05      	cmp	r3, #5
 8003acc:	d136      	bne.n	8003b3c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	681a      	ldr	r2, [r3, #0]
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f022 0216 	bic.w	r2, r2, #22
 8003adc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	695a      	ldr	r2, [r3, #20]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003aec:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d103      	bne.n	8003afe <HAL_DMA_IRQHandler+0x1da>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d007      	beq.n	8003b0e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	681a      	ldr	r2, [r3, #0]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f022 0208 	bic.w	r2, r2, #8
 8003b0c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b12:	223f      	movs	r2, #63	; 0x3f
 8003b14:	409a      	lsls	r2, r3
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2201      	movs	r2, #1
 8003b1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2200      	movs	r2, #0
 8003b26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d07e      	beq.n	8003c30 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	4798      	blx	r3
        }
        return;
 8003b3a:	e079      	b.n	8003c30 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d01d      	beq.n	8003b86 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d10d      	bne.n	8003b74 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d031      	beq.n	8003bc4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b64:	6878      	ldr	r0, [r7, #4]
 8003b66:	4798      	blx	r3
 8003b68:	e02c      	b.n	8003bc4 <HAL_DMA_IRQHandler+0x2a0>
 8003b6a:	bf00      	nop
 8003b6c:	20000058 	.word	0x20000058
 8003b70:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d023      	beq.n	8003bc4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b80:	6878      	ldr	r0, [r7, #4]
 8003b82:	4798      	blx	r3
 8003b84:	e01e      	b.n	8003bc4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d10f      	bne.n	8003bb4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	681a      	ldr	r2, [r3, #0]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f022 0210 	bic.w	r2, r2, #16
 8003ba2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d003      	beq.n	8003bc4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bc0:	6878      	ldr	r0, [r7, #4]
 8003bc2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d032      	beq.n	8003c32 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bd0:	f003 0301 	and.w	r3, r3, #1
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d022      	beq.n	8003c1e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2205      	movs	r2, #5
 8003bdc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	681a      	ldr	r2, [r3, #0]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f022 0201 	bic.w	r2, r2, #1
 8003bee:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	3301      	adds	r3, #1
 8003bf4:	60bb      	str	r3, [r7, #8]
 8003bf6:	697a      	ldr	r2, [r7, #20]
 8003bf8:	429a      	cmp	r2, r3
 8003bfa:	d307      	bcc.n	8003c0c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 0301 	and.w	r3, r3, #1
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d1f2      	bne.n	8003bf0 <HAL_DMA_IRQHandler+0x2cc>
 8003c0a:	e000      	b.n	8003c0e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003c0c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2201      	movs	r2, #1
 8003c12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d005      	beq.n	8003c32 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	4798      	blx	r3
 8003c2e:	e000      	b.n	8003c32 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003c30:	bf00      	nop
    }
  }
}
 8003c32:	3718      	adds	r7, #24
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bd80      	pop	{r7, pc}

08003c38 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b085      	sub	sp, #20
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	60f8      	str	r0, [r7, #12]
 8003c40:	60b9      	str	r1, [r7, #8]
 8003c42:	607a      	str	r2, [r7, #4]
 8003c44:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	681a      	ldr	r2, [r3, #0]
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003c54:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	683a      	ldr	r2, [r7, #0]
 8003c5c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	2b40      	cmp	r3, #64	; 0x40
 8003c64:	d108      	bne.n	8003c78 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	687a      	ldr	r2, [r7, #4]
 8003c6c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	68ba      	ldr	r2, [r7, #8]
 8003c74:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003c76:	e007      	b.n	8003c88 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	68ba      	ldr	r2, [r7, #8]
 8003c7e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	687a      	ldr	r2, [r7, #4]
 8003c86:	60da      	str	r2, [r3, #12]
}
 8003c88:	bf00      	nop
 8003c8a:	3714      	adds	r7, #20
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr

08003c94 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b085      	sub	sp, #20
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	b2db      	uxtb	r3, r3
 8003ca2:	3b10      	subs	r3, #16
 8003ca4:	4a14      	ldr	r2, [pc, #80]	; (8003cf8 <DMA_CalcBaseAndBitshift+0x64>)
 8003ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8003caa:	091b      	lsrs	r3, r3, #4
 8003cac:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003cae:	4a13      	ldr	r2, [pc, #76]	; (8003cfc <DMA_CalcBaseAndBitshift+0x68>)
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	4413      	add	r3, r2
 8003cb4:	781b      	ldrb	r3, [r3, #0]
 8003cb6:	461a      	mov	r2, r3
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2b03      	cmp	r3, #3
 8003cc0:	d909      	bls.n	8003cd6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003cca:	f023 0303 	bic.w	r3, r3, #3
 8003cce:	1d1a      	adds	r2, r3, #4
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	659a      	str	r2, [r3, #88]	; 0x58
 8003cd4:	e007      	b.n	8003ce6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003cde:	f023 0303 	bic.w	r3, r3, #3
 8003ce2:	687a      	ldr	r2, [r7, #4]
 8003ce4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	3714      	adds	r7, #20
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf4:	4770      	bx	lr
 8003cf6:	bf00      	nop
 8003cf8:	aaaaaaab 	.word	0xaaaaaaab
 8003cfc:	0800e10c 	.word	0x0800e10c

08003d00 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b085      	sub	sp, #20
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d10:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	699b      	ldr	r3, [r3, #24]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d11f      	bne.n	8003d5a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	2b03      	cmp	r3, #3
 8003d1e:	d856      	bhi.n	8003dce <DMA_CheckFifoParam+0xce>
 8003d20:	a201      	add	r2, pc, #4	; (adr r2, 8003d28 <DMA_CheckFifoParam+0x28>)
 8003d22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d26:	bf00      	nop
 8003d28:	08003d39 	.word	0x08003d39
 8003d2c:	08003d4b 	.word	0x08003d4b
 8003d30:	08003d39 	.word	0x08003d39
 8003d34:	08003dcf 	.word	0x08003dcf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d3c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d046      	beq.n	8003dd2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003d44:	2301      	movs	r3, #1
 8003d46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d48:	e043      	b.n	8003dd2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d4e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003d52:	d140      	bne.n	8003dd6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d58:	e03d      	b.n	8003dd6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	699b      	ldr	r3, [r3, #24]
 8003d5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d62:	d121      	bne.n	8003da8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	2b03      	cmp	r3, #3
 8003d68:	d837      	bhi.n	8003dda <DMA_CheckFifoParam+0xda>
 8003d6a:	a201      	add	r2, pc, #4	; (adr r2, 8003d70 <DMA_CheckFifoParam+0x70>)
 8003d6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d70:	08003d81 	.word	0x08003d81
 8003d74:	08003d87 	.word	0x08003d87
 8003d78:	08003d81 	.word	0x08003d81
 8003d7c:	08003d99 	.word	0x08003d99
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003d80:	2301      	movs	r3, #1
 8003d82:	73fb      	strb	r3, [r7, #15]
      break;
 8003d84:	e030      	b.n	8003de8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d8a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d025      	beq.n	8003dde <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003d92:	2301      	movs	r3, #1
 8003d94:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d96:	e022      	b.n	8003dde <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d9c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003da0:	d11f      	bne.n	8003de2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003da6:	e01c      	b.n	8003de2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	2b02      	cmp	r3, #2
 8003dac:	d903      	bls.n	8003db6 <DMA_CheckFifoParam+0xb6>
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	2b03      	cmp	r3, #3
 8003db2:	d003      	beq.n	8003dbc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003db4:	e018      	b.n	8003de8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003db6:	2301      	movs	r3, #1
 8003db8:	73fb      	strb	r3, [r7, #15]
      break;
 8003dba:	e015      	b.n	8003de8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dc0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d00e      	beq.n	8003de6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003dc8:	2301      	movs	r3, #1
 8003dca:	73fb      	strb	r3, [r7, #15]
      break;
 8003dcc:	e00b      	b.n	8003de6 <DMA_CheckFifoParam+0xe6>
      break;
 8003dce:	bf00      	nop
 8003dd0:	e00a      	b.n	8003de8 <DMA_CheckFifoParam+0xe8>
      break;
 8003dd2:	bf00      	nop
 8003dd4:	e008      	b.n	8003de8 <DMA_CheckFifoParam+0xe8>
      break;
 8003dd6:	bf00      	nop
 8003dd8:	e006      	b.n	8003de8 <DMA_CheckFifoParam+0xe8>
      break;
 8003dda:	bf00      	nop
 8003ddc:	e004      	b.n	8003de8 <DMA_CheckFifoParam+0xe8>
      break;
 8003dde:	bf00      	nop
 8003de0:	e002      	b.n	8003de8 <DMA_CheckFifoParam+0xe8>
      break;   
 8003de2:	bf00      	nop
 8003de4:	e000      	b.n	8003de8 <DMA_CheckFifoParam+0xe8>
      break;
 8003de6:	bf00      	nop
    }
  } 
  
  return status; 
 8003de8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dea:	4618      	mov	r0, r3
 8003dec:	3714      	adds	r7, #20
 8003dee:	46bd      	mov	sp, r7
 8003df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df4:	4770      	bx	lr
 8003df6:	bf00      	nop

08003df8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b089      	sub	sp, #36	; 0x24
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
 8003e00:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003e02:	2300      	movs	r3, #0
 8003e04:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003e06:	2300      	movs	r3, #0
 8003e08:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e0e:	2300      	movs	r3, #0
 8003e10:	61fb      	str	r3, [r7, #28]
 8003e12:	e16b      	b.n	80040ec <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003e14:	2201      	movs	r2, #1
 8003e16:	69fb      	ldr	r3, [r7, #28]
 8003e18:	fa02 f303 	lsl.w	r3, r2, r3
 8003e1c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	697a      	ldr	r2, [r7, #20]
 8003e24:	4013      	ands	r3, r2
 8003e26:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003e28:	693a      	ldr	r2, [r7, #16]
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	f040 815a 	bne.w	80040e6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	f003 0303 	and.w	r3, r3, #3
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	d005      	beq.n	8003e4a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e46:	2b02      	cmp	r3, #2
 8003e48:	d130      	bne.n	8003eac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	689b      	ldr	r3, [r3, #8]
 8003e4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003e50:	69fb      	ldr	r3, [r7, #28]
 8003e52:	005b      	lsls	r3, r3, #1
 8003e54:	2203      	movs	r2, #3
 8003e56:	fa02 f303 	lsl.w	r3, r2, r3
 8003e5a:	43db      	mvns	r3, r3
 8003e5c:	69ba      	ldr	r2, [r7, #24]
 8003e5e:	4013      	ands	r3, r2
 8003e60:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	68da      	ldr	r2, [r3, #12]
 8003e66:	69fb      	ldr	r3, [r7, #28]
 8003e68:	005b      	lsls	r3, r3, #1
 8003e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e6e:	69ba      	ldr	r2, [r7, #24]
 8003e70:	4313      	orrs	r3, r2
 8003e72:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	69ba      	ldr	r2, [r7, #24]
 8003e78:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e80:	2201      	movs	r2, #1
 8003e82:	69fb      	ldr	r3, [r7, #28]
 8003e84:	fa02 f303 	lsl.w	r3, r2, r3
 8003e88:	43db      	mvns	r3, r3
 8003e8a:	69ba      	ldr	r2, [r7, #24]
 8003e8c:	4013      	ands	r3, r2
 8003e8e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	091b      	lsrs	r3, r3, #4
 8003e96:	f003 0201 	and.w	r2, r3, #1
 8003e9a:	69fb      	ldr	r3, [r7, #28]
 8003e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea0:	69ba      	ldr	r2, [r7, #24]
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	69ba      	ldr	r2, [r7, #24]
 8003eaa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	f003 0303 	and.w	r3, r3, #3
 8003eb4:	2b03      	cmp	r3, #3
 8003eb6:	d017      	beq.n	8003ee8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003ebe:	69fb      	ldr	r3, [r7, #28]
 8003ec0:	005b      	lsls	r3, r3, #1
 8003ec2:	2203      	movs	r2, #3
 8003ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec8:	43db      	mvns	r3, r3
 8003eca:	69ba      	ldr	r2, [r7, #24]
 8003ecc:	4013      	ands	r3, r2
 8003ece:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	689a      	ldr	r2, [r3, #8]
 8003ed4:	69fb      	ldr	r3, [r7, #28]
 8003ed6:	005b      	lsls	r3, r3, #1
 8003ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8003edc:	69ba      	ldr	r2, [r7, #24]
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	69ba      	ldr	r2, [r7, #24]
 8003ee6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	f003 0303 	and.w	r3, r3, #3
 8003ef0:	2b02      	cmp	r3, #2
 8003ef2:	d123      	bne.n	8003f3c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003ef4:	69fb      	ldr	r3, [r7, #28]
 8003ef6:	08da      	lsrs	r2, r3, #3
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	3208      	adds	r2, #8
 8003efc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f00:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f02:	69fb      	ldr	r3, [r7, #28]
 8003f04:	f003 0307 	and.w	r3, r3, #7
 8003f08:	009b      	lsls	r3, r3, #2
 8003f0a:	220f      	movs	r2, #15
 8003f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f10:	43db      	mvns	r3, r3
 8003f12:	69ba      	ldr	r2, [r7, #24]
 8003f14:	4013      	ands	r3, r2
 8003f16:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	691a      	ldr	r2, [r3, #16]
 8003f1c:	69fb      	ldr	r3, [r7, #28]
 8003f1e:	f003 0307 	and.w	r3, r3, #7
 8003f22:	009b      	lsls	r3, r3, #2
 8003f24:	fa02 f303 	lsl.w	r3, r2, r3
 8003f28:	69ba      	ldr	r2, [r7, #24]
 8003f2a:	4313      	orrs	r3, r2
 8003f2c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003f2e:	69fb      	ldr	r3, [r7, #28]
 8003f30:	08da      	lsrs	r2, r3, #3
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	3208      	adds	r2, #8
 8003f36:	69b9      	ldr	r1, [r7, #24]
 8003f38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003f42:	69fb      	ldr	r3, [r7, #28]
 8003f44:	005b      	lsls	r3, r3, #1
 8003f46:	2203      	movs	r2, #3
 8003f48:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4c:	43db      	mvns	r3, r3
 8003f4e:	69ba      	ldr	r2, [r7, #24]
 8003f50:	4013      	ands	r3, r2
 8003f52:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	f003 0203 	and.w	r2, r3, #3
 8003f5c:	69fb      	ldr	r3, [r7, #28]
 8003f5e:	005b      	lsls	r3, r3, #1
 8003f60:	fa02 f303 	lsl.w	r3, r2, r3
 8003f64:	69ba      	ldr	r2, [r7, #24]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	69ba      	ldr	r2, [r7, #24]
 8003f6e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	f000 80b4 	beq.w	80040e6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f7e:	2300      	movs	r3, #0
 8003f80:	60fb      	str	r3, [r7, #12]
 8003f82:	4b60      	ldr	r3, [pc, #384]	; (8004104 <HAL_GPIO_Init+0x30c>)
 8003f84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f86:	4a5f      	ldr	r2, [pc, #380]	; (8004104 <HAL_GPIO_Init+0x30c>)
 8003f88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f8c:	6453      	str	r3, [r2, #68]	; 0x44
 8003f8e:	4b5d      	ldr	r3, [pc, #372]	; (8004104 <HAL_GPIO_Init+0x30c>)
 8003f90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f96:	60fb      	str	r3, [r7, #12]
 8003f98:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003f9a:	4a5b      	ldr	r2, [pc, #364]	; (8004108 <HAL_GPIO_Init+0x310>)
 8003f9c:	69fb      	ldr	r3, [r7, #28]
 8003f9e:	089b      	lsrs	r3, r3, #2
 8003fa0:	3302      	adds	r3, #2
 8003fa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003fa8:	69fb      	ldr	r3, [r7, #28]
 8003faa:	f003 0303 	and.w	r3, r3, #3
 8003fae:	009b      	lsls	r3, r3, #2
 8003fb0:	220f      	movs	r2, #15
 8003fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb6:	43db      	mvns	r3, r3
 8003fb8:	69ba      	ldr	r2, [r7, #24]
 8003fba:	4013      	ands	r3, r2
 8003fbc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	4a52      	ldr	r2, [pc, #328]	; (800410c <HAL_GPIO_Init+0x314>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d02b      	beq.n	800401e <HAL_GPIO_Init+0x226>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	4a51      	ldr	r2, [pc, #324]	; (8004110 <HAL_GPIO_Init+0x318>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d025      	beq.n	800401a <HAL_GPIO_Init+0x222>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	4a50      	ldr	r2, [pc, #320]	; (8004114 <HAL_GPIO_Init+0x31c>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d01f      	beq.n	8004016 <HAL_GPIO_Init+0x21e>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	4a4f      	ldr	r2, [pc, #316]	; (8004118 <HAL_GPIO_Init+0x320>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d019      	beq.n	8004012 <HAL_GPIO_Init+0x21a>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4a4e      	ldr	r2, [pc, #312]	; (800411c <HAL_GPIO_Init+0x324>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d013      	beq.n	800400e <HAL_GPIO_Init+0x216>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	4a4d      	ldr	r2, [pc, #308]	; (8004120 <HAL_GPIO_Init+0x328>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d00d      	beq.n	800400a <HAL_GPIO_Init+0x212>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	4a4c      	ldr	r2, [pc, #304]	; (8004124 <HAL_GPIO_Init+0x32c>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d007      	beq.n	8004006 <HAL_GPIO_Init+0x20e>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	4a4b      	ldr	r2, [pc, #300]	; (8004128 <HAL_GPIO_Init+0x330>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d101      	bne.n	8004002 <HAL_GPIO_Init+0x20a>
 8003ffe:	2307      	movs	r3, #7
 8004000:	e00e      	b.n	8004020 <HAL_GPIO_Init+0x228>
 8004002:	2308      	movs	r3, #8
 8004004:	e00c      	b.n	8004020 <HAL_GPIO_Init+0x228>
 8004006:	2306      	movs	r3, #6
 8004008:	e00a      	b.n	8004020 <HAL_GPIO_Init+0x228>
 800400a:	2305      	movs	r3, #5
 800400c:	e008      	b.n	8004020 <HAL_GPIO_Init+0x228>
 800400e:	2304      	movs	r3, #4
 8004010:	e006      	b.n	8004020 <HAL_GPIO_Init+0x228>
 8004012:	2303      	movs	r3, #3
 8004014:	e004      	b.n	8004020 <HAL_GPIO_Init+0x228>
 8004016:	2302      	movs	r3, #2
 8004018:	e002      	b.n	8004020 <HAL_GPIO_Init+0x228>
 800401a:	2301      	movs	r3, #1
 800401c:	e000      	b.n	8004020 <HAL_GPIO_Init+0x228>
 800401e:	2300      	movs	r3, #0
 8004020:	69fa      	ldr	r2, [r7, #28]
 8004022:	f002 0203 	and.w	r2, r2, #3
 8004026:	0092      	lsls	r2, r2, #2
 8004028:	4093      	lsls	r3, r2
 800402a:	69ba      	ldr	r2, [r7, #24]
 800402c:	4313      	orrs	r3, r2
 800402e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004030:	4935      	ldr	r1, [pc, #212]	; (8004108 <HAL_GPIO_Init+0x310>)
 8004032:	69fb      	ldr	r3, [r7, #28]
 8004034:	089b      	lsrs	r3, r3, #2
 8004036:	3302      	adds	r3, #2
 8004038:	69ba      	ldr	r2, [r7, #24]
 800403a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800403e:	4b3b      	ldr	r3, [pc, #236]	; (800412c <HAL_GPIO_Init+0x334>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004044:	693b      	ldr	r3, [r7, #16]
 8004046:	43db      	mvns	r3, r3
 8004048:	69ba      	ldr	r2, [r7, #24]
 800404a:	4013      	ands	r3, r2
 800404c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004056:	2b00      	cmp	r3, #0
 8004058:	d003      	beq.n	8004062 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800405a:	69ba      	ldr	r2, [r7, #24]
 800405c:	693b      	ldr	r3, [r7, #16]
 800405e:	4313      	orrs	r3, r2
 8004060:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004062:	4a32      	ldr	r2, [pc, #200]	; (800412c <HAL_GPIO_Init+0x334>)
 8004064:	69bb      	ldr	r3, [r7, #24]
 8004066:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004068:	4b30      	ldr	r3, [pc, #192]	; (800412c <HAL_GPIO_Init+0x334>)
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800406e:	693b      	ldr	r3, [r7, #16]
 8004070:	43db      	mvns	r3, r3
 8004072:	69ba      	ldr	r2, [r7, #24]
 8004074:	4013      	ands	r3, r2
 8004076:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004080:	2b00      	cmp	r3, #0
 8004082:	d003      	beq.n	800408c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004084:	69ba      	ldr	r2, [r7, #24]
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	4313      	orrs	r3, r2
 800408a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800408c:	4a27      	ldr	r2, [pc, #156]	; (800412c <HAL_GPIO_Init+0x334>)
 800408e:	69bb      	ldr	r3, [r7, #24]
 8004090:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004092:	4b26      	ldr	r3, [pc, #152]	; (800412c <HAL_GPIO_Init+0x334>)
 8004094:	689b      	ldr	r3, [r3, #8]
 8004096:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004098:	693b      	ldr	r3, [r7, #16]
 800409a:	43db      	mvns	r3, r3
 800409c:	69ba      	ldr	r2, [r7, #24]
 800409e:	4013      	ands	r3, r2
 80040a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d003      	beq.n	80040b6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80040ae:	69ba      	ldr	r2, [r7, #24]
 80040b0:	693b      	ldr	r3, [r7, #16]
 80040b2:	4313      	orrs	r3, r2
 80040b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80040b6:	4a1d      	ldr	r2, [pc, #116]	; (800412c <HAL_GPIO_Init+0x334>)
 80040b8:	69bb      	ldr	r3, [r7, #24]
 80040ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80040bc:	4b1b      	ldr	r3, [pc, #108]	; (800412c <HAL_GPIO_Init+0x334>)
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	43db      	mvns	r3, r3
 80040c6:	69ba      	ldr	r2, [r7, #24]
 80040c8:	4013      	ands	r3, r2
 80040ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d003      	beq.n	80040e0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80040d8:	69ba      	ldr	r2, [r7, #24]
 80040da:	693b      	ldr	r3, [r7, #16]
 80040dc:	4313      	orrs	r3, r2
 80040de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80040e0:	4a12      	ldr	r2, [pc, #72]	; (800412c <HAL_GPIO_Init+0x334>)
 80040e2:	69bb      	ldr	r3, [r7, #24]
 80040e4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80040e6:	69fb      	ldr	r3, [r7, #28]
 80040e8:	3301      	adds	r3, #1
 80040ea:	61fb      	str	r3, [r7, #28]
 80040ec:	69fb      	ldr	r3, [r7, #28]
 80040ee:	2b0f      	cmp	r3, #15
 80040f0:	f67f ae90 	bls.w	8003e14 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80040f4:	bf00      	nop
 80040f6:	bf00      	nop
 80040f8:	3724      	adds	r7, #36	; 0x24
 80040fa:	46bd      	mov	sp, r7
 80040fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004100:	4770      	bx	lr
 8004102:	bf00      	nop
 8004104:	40023800 	.word	0x40023800
 8004108:	40013800 	.word	0x40013800
 800410c:	40020000 	.word	0x40020000
 8004110:	40020400 	.word	0x40020400
 8004114:	40020800 	.word	0x40020800
 8004118:	40020c00 	.word	0x40020c00
 800411c:	40021000 	.word	0x40021000
 8004120:	40021400 	.word	0x40021400
 8004124:	40021800 	.word	0x40021800
 8004128:	40021c00 	.word	0x40021c00
 800412c:	40013c00 	.word	0x40013c00

08004130 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004130:	b480      	push	{r7}
 8004132:	b083      	sub	sp, #12
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
 8004138:	460b      	mov	r3, r1
 800413a:	807b      	strh	r3, [r7, #2]
 800413c:	4613      	mov	r3, r2
 800413e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004140:	787b      	ldrb	r3, [r7, #1]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d003      	beq.n	800414e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004146:	887a      	ldrh	r2, [r7, #2]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800414c:	e003      	b.n	8004156 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800414e:	887b      	ldrh	r3, [r7, #2]
 8004150:	041a      	lsls	r2, r3, #16
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	619a      	str	r2, [r3, #24]
}
 8004156:	bf00      	nop
 8004158:	370c      	adds	r7, #12
 800415a:	46bd      	mov	sp, r7
 800415c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004160:	4770      	bx	lr

08004162 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004162:	b480      	push	{r7}
 8004164:	b085      	sub	sp, #20
 8004166:	af00      	add	r7, sp, #0
 8004168:	6078      	str	r0, [r7, #4]
 800416a:	460b      	mov	r3, r1
 800416c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	695b      	ldr	r3, [r3, #20]
 8004172:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004174:	887a      	ldrh	r2, [r7, #2]
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	4013      	ands	r3, r2
 800417a:	041a      	lsls	r2, r3, #16
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	43d9      	mvns	r1, r3
 8004180:	887b      	ldrh	r3, [r7, #2]
 8004182:	400b      	ands	r3, r1
 8004184:	431a      	orrs	r2, r3
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	619a      	str	r2, [r3, #24]
}
 800418a:	bf00      	nop
 800418c:	3714      	adds	r7, #20
 800418e:	46bd      	mov	sp, r7
 8004190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004194:	4770      	bx	lr

08004196 <HAL_NAND_Init>:
  * @param  ComSpace_Timing pointer to Common space timing structure
  * @param  AttSpace_Timing pointer to Attribute space timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_NAND_Init(NAND_HandleTypeDef *hnand, FMC_NAND_PCC_TimingTypeDef *ComSpace_Timing, FMC_NAND_PCC_TimingTypeDef *AttSpace_Timing)
{
 8004196:	b580      	push	{r7, lr}
 8004198:	b084      	sub	sp, #16
 800419a:	af00      	add	r7, sp, #0
 800419c:	60f8      	str	r0, [r7, #12]
 800419e:	60b9      	str	r1, [r7, #8]
 80041a0:	607a      	str	r2, [r7, #4]
  /* Check the NAND handle state */
  if(hnand == NULL)
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d101      	bne.n	80041ac <HAL_NAND_Init+0x16>
  {
     return HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	e03e      	b.n	800422a <HAL_NAND_Init+0x94>
  }

  if(hnand->State == HAL_NAND_STATE_RESET)
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80041b2:	b2db      	uxtb	r3, r3
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d106      	bne.n	80041c6 <HAL_NAND_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hnand->Lock = HAL_UNLOCKED;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	2200      	movs	r2, #0
 80041bc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Init the low level hardware */
    hnand->MspInitCallback(hnand);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_NAND_MspInit(hnand);
 80041c0:	68f8      	ldr	r0, [r7, #12]
 80041c2:	f7fe ff95 	bl	80030f0 <HAL_NAND_MspInit>
#endif
  }

  /* Initialize NAND control Interface */
  FMC_NAND_Init(hnand->Instance, &(hnand->Init));
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681a      	ldr	r2, [r3, #0]
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	3304      	adds	r3, #4
 80041ce:	4619      	mov	r1, r3
 80041d0:	4610      	mov	r0, r2
 80041d2:	f003 fe1f 	bl	8007e14 <FSMC_NAND_Init>
  
  /* Initialize NAND common space timing Interface */  
  FMC_NAND_CommonSpace_Timing_Init(hnand->Instance, ComSpace_Timing, hnand->Init.NandBank);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	6818      	ldr	r0, [r3, #0]
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	461a      	mov	r2, r3
 80041e0:	68b9      	ldr	r1, [r7, #8]
 80041e2:	f003 fe59 	bl	8007e98 <FSMC_NAND_CommonSpace_Timing_Init>
  
  /* Initialize NAND attribute space timing Interface */  
  FMC_NAND_AttributeSpace_Timing_Init(hnand->Instance, AttSpace_Timing, hnand->Init.NandBank);
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	6818      	ldr	r0, [r3, #0]
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	461a      	mov	r2, r3
 80041f0:	6879      	ldr	r1, [r7, #4]
 80041f2:	f003 fe87 	bl	8007f04 <FSMC_NAND_AttributeSpace_Timing_Init>
  
  /* Enable the NAND device */
  __FMC_NAND_ENABLE(hnand->Instance, hnand->Init.NandBank);
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	2b10      	cmp	r3, #16
 80041fc:	d108      	bne.n	8004210 <HAL_NAND_Init+0x7a>
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	681a      	ldr	r2, [r3, #0]
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f042 0204 	orr.w	r2, r2, #4
 800420c:	601a      	str	r2, [r3, #0]
 800420e:	e007      	b.n	8004220 <HAL_NAND_Init+0x8a>
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	6a1a      	ldr	r2, [r3, #32]
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f042 0204 	orr.w	r2, r2, #4
 800421e:	621a      	str	r2, [r3, #32]
  
  /* Update the NAND controller state */
  hnand->State = HAL_NAND_STATE_READY;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2201      	movs	r2, #1
 8004224:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  return HAL_OK;
 8004228:	2300      	movs	r3, #0
}
 800422a:	4618      	mov	r0, r3
 800422c:	3710      	adds	r7, #16
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}

08004232 <HAL_NAND_IRQHandler>:
  * @param  hnand pointer to a NAND_HandleTypeDef structure that contains
  *                the configuration information for NAND module.
  * @retval HAL status
*/
void HAL_NAND_IRQHandler(NAND_HandleTypeDef *hnand)
{
 8004232:	b580      	push	{r7, lr}
 8004234:	b082      	sub	sp, #8
 8004236:	af00      	add	r7, sp, #0
 8004238:	6078      	str	r0, [r7, #4]
  /* Check NAND interrupt Rising edge flag */
  if(__FMC_NAND_GET_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_RISING_EDGE))
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	2b10      	cmp	r3, #16
 8004240:	d10a      	bne.n	8004258 <HAL_NAND_IRQHandler+0x26>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	f003 0301 	and.w	r3, r3, #1
 800424c:	2b01      	cmp	r3, #1
 800424e:	bf0c      	ite	eq
 8004250:	2301      	moveq	r3, #1
 8004252:	2300      	movne	r3, #0
 8004254:	b2db      	uxtb	r3, r3
 8004256:	e009      	b.n	800426c <HAL_NAND_IRQHandler+0x3a>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800425e:	f003 0301 	and.w	r3, r3, #1
 8004262:	2b01      	cmp	r3, #1
 8004264:	bf0c      	ite	eq
 8004266:	2301      	moveq	r3, #1
 8004268:	2300      	movne	r3, #0
 800426a:	b2db      	uxtb	r3, r3
 800426c:	2b00      	cmp	r3, #0
 800426e:	d017      	beq.n	80042a0 <HAL_NAND_IRQHandler+0x6e>
  {
    /* NAND interrupt callback*/
#if (USE_HAL_NAND_REGISTER_CALLBACKS == 1)
    hnand->ItCallback(hnand);
#else
    HAL_NAND_ITCallback(hnand);
 8004270:	6878      	ldr	r0, [r7, #4]
 8004272:	f7fd fd41 	bl	8001cf8 <HAL_NAND_ITCallback>
#endif

    /* Clear NAND interrupt Rising edge pending bit */
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_RISING_EDGE);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	2b10      	cmp	r3, #16
 800427c:	d108      	bne.n	8004290 <HAL_NAND_IRQHandler+0x5e>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	685a      	ldr	r2, [r3, #4]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f022 0201 	bic.w	r2, r2, #1
 800428c:	605a      	str	r2, [r3, #4]
 800428e:	e007      	b.n	80042a0 <HAL_NAND_IRQHandler+0x6e>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f022 0201 	bic.w	r2, r2, #1
 800429e:	625a      	str	r2, [r3, #36]	; 0x24
  }
  
  /* Check NAND interrupt Level flag */
  if(__FMC_NAND_GET_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_LEVEL))
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	2b10      	cmp	r3, #16
 80042a6:	d10a      	bne.n	80042be <HAL_NAND_IRQHandler+0x8c>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	f003 0302 	and.w	r3, r3, #2
 80042b2:	2b02      	cmp	r3, #2
 80042b4:	bf0c      	ite	eq
 80042b6:	2301      	moveq	r3, #1
 80042b8:	2300      	movne	r3, #0
 80042ba:	b2db      	uxtb	r3, r3
 80042bc:	e009      	b.n	80042d2 <HAL_NAND_IRQHandler+0xa0>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042c4:	f003 0302 	and.w	r3, r3, #2
 80042c8:	2b02      	cmp	r3, #2
 80042ca:	bf0c      	ite	eq
 80042cc:	2301      	moveq	r3, #1
 80042ce:	2300      	movne	r3, #0
 80042d0:	b2db      	uxtb	r3, r3
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d017      	beq.n	8004306 <HAL_NAND_IRQHandler+0xd4>
  {
    /* NAND interrupt callback*/
#if (USE_HAL_NAND_REGISTER_CALLBACKS == 1)
    hnand->ItCallback(hnand);
#else
    HAL_NAND_ITCallback(hnand);
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f7fd fd0e 	bl	8001cf8 <HAL_NAND_ITCallback>
#endif

    /* Clear NAND interrupt Level pending bit */
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_LEVEL);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	2b10      	cmp	r3, #16
 80042e2:	d108      	bne.n	80042f6 <HAL_NAND_IRQHandler+0xc4>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	685a      	ldr	r2, [r3, #4]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f022 0202 	bic.w	r2, r2, #2
 80042f2:	605a      	str	r2, [r3, #4]
 80042f4:	e007      	b.n	8004306 <HAL_NAND_IRQHandler+0xd4>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f022 0202 	bic.w	r2, r2, #2
 8004304:	625a      	str	r2, [r3, #36]	; 0x24
  }

  /* Check NAND interrupt Falling edge flag */
  if(__FMC_NAND_GET_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_FALLING_EDGE))
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	2b10      	cmp	r3, #16
 800430c:	d10a      	bne.n	8004324 <HAL_NAND_IRQHandler+0xf2>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	f003 0304 	and.w	r3, r3, #4
 8004318:	2b04      	cmp	r3, #4
 800431a:	bf0c      	ite	eq
 800431c:	2301      	moveq	r3, #1
 800431e:	2300      	movne	r3, #0
 8004320:	b2db      	uxtb	r3, r3
 8004322:	e009      	b.n	8004338 <HAL_NAND_IRQHandler+0x106>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800432a:	f003 0304 	and.w	r3, r3, #4
 800432e:	2b04      	cmp	r3, #4
 8004330:	bf0c      	ite	eq
 8004332:	2301      	moveq	r3, #1
 8004334:	2300      	movne	r3, #0
 8004336:	b2db      	uxtb	r3, r3
 8004338:	2b00      	cmp	r3, #0
 800433a:	d017      	beq.n	800436c <HAL_NAND_IRQHandler+0x13a>
  {
    /* NAND interrupt callback*/
#if (USE_HAL_NAND_REGISTER_CALLBACKS == 1)
    hnand->ItCallback(hnand);
#else
    HAL_NAND_ITCallback(hnand);
 800433c:	6878      	ldr	r0, [r7, #4]
 800433e:	f7fd fcdb 	bl	8001cf8 <HAL_NAND_ITCallback>
#endif

    /* Clear NAND interrupt Falling edge pending bit */
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_FALLING_EDGE);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	2b10      	cmp	r3, #16
 8004348:	d108      	bne.n	800435c <HAL_NAND_IRQHandler+0x12a>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	685a      	ldr	r2, [r3, #4]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f022 0204 	bic.w	r2, r2, #4
 8004358:	605a      	str	r2, [r3, #4]
 800435a:	e007      	b.n	800436c <HAL_NAND_IRQHandler+0x13a>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f022 0204 	bic.w	r2, r2, #4
 800436a:	625a      	str	r2, [r3, #36]	; 0x24
  }
  
  /* Check NAND interrupt FIFO empty flag */
  if(__FMC_NAND_GET_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_FEMPT))
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	2b10      	cmp	r3, #16
 8004372:	d10a      	bne.n	800438a <HAL_NAND_IRQHandler+0x158>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800437e:	2b40      	cmp	r3, #64	; 0x40
 8004380:	bf0c      	ite	eq
 8004382:	2301      	moveq	r3, #1
 8004384:	2300      	movne	r3, #0
 8004386:	b2db      	uxtb	r3, r3
 8004388:	e009      	b.n	800439e <HAL_NAND_IRQHandler+0x16c>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004390:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004394:	2b40      	cmp	r3, #64	; 0x40
 8004396:	bf0c      	ite	eq
 8004398:	2301      	moveq	r3, #1
 800439a:	2300      	movne	r3, #0
 800439c:	b2db      	uxtb	r3, r3
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d017      	beq.n	80043d2 <HAL_NAND_IRQHandler+0x1a0>
  {
    /* NAND interrupt callback*/
#if (USE_HAL_NAND_REGISTER_CALLBACKS == 1)
    hnand->ItCallback(hnand);
#else
    HAL_NAND_ITCallback(hnand);
 80043a2:	6878      	ldr	r0, [r7, #4]
 80043a4:	f7fd fca8 	bl	8001cf8 <HAL_NAND_ITCallback>
#endif

    /* Clear NAND interrupt FIFO empty pending bit */
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_FEMPT);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	2b10      	cmp	r3, #16
 80043ae:	d108      	bne.n	80043c2 <HAL_NAND_IRQHandler+0x190>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	685a      	ldr	r2, [r3, #4]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80043be:	605a      	str	r2, [r3, #4]
  }
}
 80043c0:	e007      	b.n	80043d2 <HAL_NAND_IRQHandler+0x1a0>
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_FEMPT);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80043d0:	625a      	str	r2, [r3, #36]	; 0x24
}
 80043d2:	bf00      	nop
 80043d4:	3708      	adds	r7, #8
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bd80      	pop	{r7, pc}

080043da <HAL_NAND_Read_Page_8b>:
  * @param  pBuffer  pointer to destination read buffer
  * @param  NumPageToRead  number of pages to read from block 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NAND_Read_Page_8b(NAND_HandleTypeDef *hnand, NAND_AddressTypeDef *pAddress, uint8_t *pBuffer, uint32_t NumPageToRead)
{   
 80043da:	b580      	push	{r7, lr}
 80043dc:	b08a      	sub	sp, #40	; 0x28
 80043de:	af00      	add	r7, sp, #0
 80043e0:	60f8      	str	r0, [r7, #12]
 80043e2:	60b9      	str	r1, [r7, #8]
 80043e4:	607a      	str	r2, [r7, #4]
 80043e6:	603b      	str	r3, [r7, #0]
  __IO uint32_t index  = 0U;
 80043e8:	2300      	movs	r3, #0
 80043ea:	613b      	str	r3, [r7, #16]
  uint32_t tickstart = 0U;
 80043ec:	2300      	movs	r3, #0
 80043ee:	61bb      	str	r3, [r7, #24]
  uint32_t deviceaddress = 0U, size = 0U, numPagesRead = 0U, nandaddress = 0U;
 80043f0:	2300      	movs	r3, #0
 80043f2:	627b      	str	r3, [r7, #36]	; 0x24
 80043f4:	2300      	movs	r3, #0
 80043f6:	617b      	str	r3, [r7, #20]
 80043f8:	2300      	movs	r3, #0
 80043fa:	623b      	str	r3, [r7, #32]
 80043fc:	2300      	movs	r3, #0
 80043fe:	61fb      	str	r3, [r7, #28]
  
  /* Process Locked */
  __HAL_LOCK(hnand); 
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004406:	2b01      	cmp	r3, #1
 8004408:	d101      	bne.n	800440e <HAL_NAND_Read_Page_8b+0x34>
 800440a:	2302      	movs	r3, #2
 800440c:	e108      	b.n	8004620 <HAL_NAND_Read_Page_8b+0x246>
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	2201      	movs	r2, #1
 8004412:	f883 2020 	strb.w	r2, [r3, #32]
  
  /* Check the NAND controller state */
  if(hnand->State == HAL_NAND_STATE_BUSY)
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800441c:	b2db      	uxtb	r3, r3
 800441e:	2b02      	cmp	r3, #2
 8004420:	d101      	bne.n	8004426 <HAL_NAND_Read_Page_8b+0x4c>
  {
     return HAL_BUSY;
 8004422:	2302      	movs	r3, #2
 8004424:	e0fc      	b.n	8004620 <HAL_NAND_Read_Page_8b+0x246>
  }
  
  /* Identify the device address */
  if(hnand->Init.NandBank == FMC_NAND_BANK2)
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	2b10      	cmp	r3, #16
 800442c:	d103      	bne.n	8004436 <HAL_NAND_Read_Page_8b+0x5c>
  {
    deviceaddress = NAND_DEVICE1;
 800442e:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8004432:	627b      	str	r3, [r7, #36]	; 0x24
 8004434:	e002      	b.n	800443c <HAL_NAND_Read_Page_8b+0x62>
  }
  else
  {
    deviceaddress = NAND_DEVICE2;
 8004436:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800443a:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Update the NAND controller state */
  hnand->State = HAL_NAND_STATE_BUSY;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	2202      	movs	r2, #2
 8004440:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* NAND raw address calculation */
  nandaddress = ARRAY_ADDRESS(pAddress, hnand);
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	881b      	ldrh	r3, [r3, #0]
 8004448:	4619      	mov	r1, r3
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	889b      	ldrh	r3, [r3, #4]
 800444e:	461a      	mov	r2, r3
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	885b      	ldrh	r3, [r3, #2]
 8004454:	4618      	mov	r0, r3
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800445a:	fb00 f303 	mul.w	r3, r0, r3
 800445e:	4413      	add	r3, r2
 8004460:	68fa      	ldr	r2, [r7, #12]
 8004462:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004464:	fb02 f303 	mul.w	r3, r2, r3
 8004468:	440b      	add	r3, r1
 800446a:	61fb      	str	r3, [r7, #28]

  /* Page(s) read loop */  
  while((NumPageToRead != 0U) && (nandaddress < ((hnand->Config.BlockSize) * (hnand->Config.BlockNbr))))
 800446c:	e0c2      	b.n	80045f4 <HAL_NAND_Read_Page_8b+0x21a>
  {
    /* update the buffer size */
    size = (hnand->Config.PageSize) + ((hnand->Config.PageSize) * numPagesRead);
 800446e:	6a3b      	ldr	r3, [r7, #32]
 8004470:	3301      	adds	r3, #1
 8004472:	68fa      	ldr	r2, [r7, #12]
 8004474:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004476:	fb02 f303 	mul.w	r3, r2, r3
 800447a:	617b      	str	r3, [r7, #20]
    
    /* Send read page command sequence */
    *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_AREA_A;
 800447c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800447e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004482:	2200      	movs	r2, #0
 8004484:	701a      	strb	r2, [r3, #0]
   
    /* Cards with page size <= 512 bytes */
    if((hnand->Config.PageSize) <= 512U)
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800448a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800448e:	d835      	bhi.n	80044fc <HAL_NAND_Read_Page_8b+0x122>
    {
      if (((hnand->Config.BlockSize)*(hnand->Config.BlockNbr)) <= 65535U)
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004494:	68fa      	ldr	r2, [r7, #12]
 8004496:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004498:	fb02 f303 	mul.w	r3, r2, r3
 800449c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044a0:	d212      	bcs.n	80044c8 <HAL_NAND_Read_Page_8b+0xee>
      {
        *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00;
 80044a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80044a8:	2200      	movs	r2, #0
 80044aa:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 80044ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80044b2:	69fa      	ldr	r2, [r7, #28]
 80044b4:	b2d2      	uxtb	r2, r2
 80044b6:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 80044b8:	69fb      	ldr	r3, [r7, #28]
 80044ba:	0a1a      	lsrs	r2, r3, #8
 80044bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80044c2:	b2d2      	uxtb	r2, r2
 80044c4:	701a      	strb	r2, [r3, #0]
 80044c6:	e058      	b.n	800457a <HAL_NAND_Read_Page_8b+0x1a0>
      }
      else /* ((hnand->Config.BlockSize)*(hnand->Config.BlockNbr)) > 65535 */
      {
        *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00;
 80044c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80044ce:	2200      	movs	r2, #0
 80044d0:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 80044d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80044d8:	69fa      	ldr	r2, [r7, #28]
 80044da:	b2d2      	uxtb	r2, r2
 80044dc:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 80044de:	69fb      	ldr	r3, [r7, #28]
 80044e0:	0a1a      	lsrs	r2, r3, #8
 80044e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80044e8:	b2d2      	uxtb	r2, r2
 80044ea:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
 80044ec:	69fb      	ldr	r3, [r7, #28]
 80044ee:	0c1a      	lsrs	r2, r3, #16
 80044f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80044f6:	b2d2      	uxtb	r2, r2
 80044f8:	701a      	strb	r2, [r3, #0]
 80044fa:	e03e      	b.n	800457a <HAL_NAND_Read_Page_8b+0x1a0>
      }
    }
    else /* (hnand->Config.PageSize) > 512 */
    {
      if (((hnand->Config.BlockSize)*(hnand->Config.BlockNbr)) <= 65535U)
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004500:	68fa      	ldr	r2, [r7, #12]
 8004502:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004504:	fb02 f303 	mul.w	r3, r2, r3
 8004508:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800450c:	d217      	bcs.n	800453e <HAL_NAND_Read_Page_8b+0x164>
      {
        *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00;
 800450e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004510:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004514:	2200      	movs	r2, #0
 8004516:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00;
 8004518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800451a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800451e:	2200      	movs	r2, #0
 8004520:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 8004522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004524:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004528:	69fa      	ldr	r2, [r7, #28]
 800452a:	b2d2      	uxtb	r2, r2
 800452c:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 800452e:	69fb      	ldr	r3, [r7, #28]
 8004530:	0a1a      	lsrs	r2, r3, #8
 8004532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004534:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004538:	b2d2      	uxtb	r2, r2
 800453a:	701a      	strb	r2, [r3, #0]
 800453c:	e01d      	b.n	800457a <HAL_NAND_Read_Page_8b+0x1a0>
      }
      else /* ((hnand->Config.BlockSize)*(hnand->Config.BlockNbr)) > 65535 */
      {
        *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00;
 800453e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004540:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004544:	2200      	movs	r2, #0
 8004546:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00;
 8004548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800454a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800454e:	2200      	movs	r2, #0
 8004550:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 8004552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004554:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004558:	69fa      	ldr	r2, [r7, #28]
 800455a:	b2d2      	uxtb	r2, r2
 800455c:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 800455e:	69fb      	ldr	r3, [r7, #28]
 8004560:	0a1a      	lsrs	r2, r3, #8
 8004562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004564:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004568:	b2d2      	uxtb	r2, r2
 800456a:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
 800456c:	69fb      	ldr	r3, [r7, #28]
 800456e:	0c1a      	lsrs	r2, r3, #16
 8004570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004572:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004576:	b2d2      	uxtb	r2, r2
 8004578:	701a      	strb	r2, [r3, #0]
      }
    }
  
    *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA))  = NAND_CMD_AREA_TRUE1;
 800457a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800457c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004580:	2230      	movs	r2, #48	; 0x30
 8004582:	701a      	strb	r2, [r3, #0]
      
    /* Check if an extra command is needed for reading pages  */
    if(hnand->Config.ExtraCommandEnable == ENABLE)
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800458a:	2b01      	cmp	r3, #1
 800458c:	d125      	bne.n	80045da <HAL_NAND_Read_Page_8b+0x200>
    {
      /* Get tick */
      tickstart = HAL_GetTick();
 800458e:	f7fe ff1f 	bl	80033d0 <HAL_GetTick>
 8004592:	61b8      	str	r0, [r7, #24]
      
      /* Read status until NAND is ready */
      while(HAL_NAND_Read_Status(hnand) != NAND_READY)
 8004594:	e009      	b.n	80045aa <HAL_NAND_Read_Page_8b+0x1d0>
      {
        if((HAL_GetTick() - tickstart ) > NAND_WRITE_TIMEOUT)
 8004596:	f7fe ff1b 	bl	80033d0 <HAL_GetTick>
 800459a:	4602      	mov	r2, r0
 800459c:	69bb      	ldr	r3, [r7, #24]
 800459e:	1ad3      	subs	r3, r2, r3
 80045a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80045a4:	d901      	bls.n	80045aa <HAL_NAND_Read_Page_8b+0x1d0>
        {
          return HAL_TIMEOUT; 
 80045a6:	2303      	movs	r3, #3
 80045a8:	e03a      	b.n	8004620 <HAL_NAND_Read_Page_8b+0x246>
      while(HAL_NAND_Read_Status(hnand) != NAND_READY)
 80045aa:	68f8      	ldr	r0, [r7, #12]
 80045ac:	f000 f8e3 	bl	8004776 <HAL_NAND_Read_Status>
 80045b0:	4603      	mov	r3, r0
 80045b2:	2b40      	cmp	r3, #64	; 0x40
 80045b4:	d1ef      	bne.n	8004596 <HAL_NAND_Read_Page_8b+0x1bc>
        }
      }
      
      /* Go back to read mode */
      *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = ((uint8_t)0x00);
 80045b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045bc:	2200      	movs	r2, #0
 80045be:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80045c0:	f3bf 8f4f 	dsb	sy
}
 80045c4:	bf00      	nop
      __DSB();
    }
    
    /* Get Data into Buffer */    
    for(; index < size; index++)
 80045c6:	e008      	b.n	80045da <HAL_NAND_Read_Page_8b+0x200>
    {
      *(uint8_t *)pBuffer++ = *(uint8_t *)deviceaddress;
 80045c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	1c59      	adds	r1, r3, #1
 80045ce:	6079      	str	r1, [r7, #4]
 80045d0:	7812      	ldrb	r2, [r2, #0]
 80045d2:	701a      	strb	r2, [r3, #0]
    for(; index < size; index++)
 80045d4:	693b      	ldr	r3, [r7, #16]
 80045d6:	3301      	adds	r3, #1
 80045d8:	613b      	str	r3, [r7, #16]
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	697a      	ldr	r2, [r7, #20]
 80045de:	429a      	cmp	r2, r3
 80045e0:	d8f2      	bhi.n	80045c8 <HAL_NAND_Read_Page_8b+0x1ee>
    }
    
    /* Increment read pages number */
    numPagesRead++;
 80045e2:	6a3b      	ldr	r3, [r7, #32]
 80045e4:	3301      	adds	r3, #1
 80045e6:	623b      	str	r3, [r7, #32]
    
    /* Decrement pages to read */
    NumPageToRead--;
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	3b01      	subs	r3, #1
 80045ec:	603b      	str	r3, [r7, #0]
    
    /* Increment the NAND address */
    nandaddress = (uint32_t)(nandaddress + 1U);
 80045ee:	69fb      	ldr	r3, [r7, #28]
 80045f0:	3301      	adds	r3, #1
 80045f2:	61fb      	str	r3, [r7, #28]
  while((NumPageToRead != 0U) && (nandaddress < ((hnand->Config.BlockSize) * (hnand->Config.BlockNbr))))
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d009      	beq.n	800460e <HAL_NAND_Read_Page_8b+0x234>
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045fe:	68fa      	ldr	r2, [r7, #12]
 8004600:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004602:	fb02 f303 	mul.w	r3, r2, r3
 8004606:	69fa      	ldr	r2, [r7, #28]
 8004608:	429a      	cmp	r2, r3
 800460a:	f4ff af30 	bcc.w	800446e <HAL_NAND_Read_Page_8b+0x94>
  }
  
  /* Update the NAND controller state */
  hnand->State = HAL_NAND_STATE_READY;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	2201      	movs	r2, #1
 8004612:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process unlocked */
  __HAL_UNLOCK(hnand);
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	2200      	movs	r2, #0
 800461a:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800461e:	2300      	movs	r3, #0
}
 8004620:	4618      	mov	r0, r3
 8004622:	3728      	adds	r7, #40	; 0x28
 8004624:	46bd      	mov	sp, r7
 8004626:	bd80      	pop	{r7, pc}

08004628 <HAL_NAND_Erase_Block>:
  *                the configuration information for NAND module.
  * @param  pAddress  pointer to NAND address structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NAND_Erase_Block(NAND_HandleTypeDef *hnand, NAND_AddressTypeDef *pAddress)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b084      	sub	sp, #16
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
 8004630:	6039      	str	r1, [r7, #0]
  uint32_t deviceaddress = 0U;
 8004632:	2300      	movs	r3, #0
 8004634:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart = 0U;
 8004636:	2300      	movs	r3, #0
 8004638:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(hnand);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004640:	2b01      	cmp	r3, #1
 8004642:	d101      	bne.n	8004648 <HAL_NAND_Erase_Block+0x20>
 8004644:	2302      	movs	r3, #2
 8004646:	e092      	b.n	800476e <HAL_NAND_Erase_Block+0x146>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2201      	movs	r2, #1
 800464c:	f883 2020 	strb.w	r2, [r3, #32]
  
  /* Check the NAND controller state */
  if(hnand->State == HAL_NAND_STATE_BUSY)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004656:	b2db      	uxtb	r3, r3
 8004658:	2b02      	cmp	r3, #2
 800465a:	d101      	bne.n	8004660 <HAL_NAND_Erase_Block+0x38>
  {
     return HAL_BUSY;
 800465c:	2302      	movs	r3, #2
 800465e:	e086      	b.n	800476e <HAL_NAND_Erase_Block+0x146>
  }
  
  /* Identify the device address */
  if(hnand->Init.NandBank == FMC_NAND_BANK2)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	2b10      	cmp	r3, #16
 8004666:	d103      	bne.n	8004670 <HAL_NAND_Erase_Block+0x48>
  {
    deviceaddress = NAND_DEVICE1;
 8004668:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800466c:	60fb      	str	r3, [r7, #12]
 800466e:	e002      	b.n	8004676 <HAL_NAND_Erase_Block+0x4e>
  }
  else
  {
    deviceaddress = NAND_DEVICE2;
 8004670:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004674:	60fb      	str	r3, [r7, #12]
  }
  
  /* Update the NAND controller state */
  hnand->State = HAL_NAND_STATE_BUSY;  
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2202      	movs	r2, #2
 800467a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Send Erase block command sequence */
  *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_ERASE0;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004684:	2260      	movs	r2, #96	; 0x60
 8004686:	701a      	strb	r2, [r3, #0]

  *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(ARRAY_ADDRESS(pAddress, hnand));
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	881b      	ldrh	r3, [r3, #0]
 800468c:	b2da      	uxtb	r2, r3
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	889b      	ldrh	r3, [r3, #4]
 8004692:	4619      	mov	r1, r3
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	885b      	ldrh	r3, [r3, #2]
 8004698:	4618      	mov	r0, r3
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800469e:	fb00 f303 	mul.w	r3, r0, r3
 80046a2:	440b      	add	r3, r1
 80046a4:	b2d9      	uxtb	r1, r3
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046aa:	b2db      	uxtb	r3, r3
 80046ac:	fb11 f303 	smulbb	r3, r1, r3
 80046b0:	b2db      	uxtb	r3, r3
 80046b2:	68f9      	ldr	r1, [r7, #12]
 80046b4:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 80046b8:	4413      	add	r3, r2
 80046ba:	b2db      	uxtb	r3, r3
 80046bc:	700b      	strb	r3, [r1, #0]
  *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(ARRAY_ADDRESS(pAddress, hnand));
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	881b      	ldrh	r3, [r3, #0]
 80046c2:	4619      	mov	r1, r3
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	889b      	ldrh	r3, [r3, #4]
 80046c8:	461a      	mov	r2, r3
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	885b      	ldrh	r3, [r3, #2]
 80046ce:	4618      	mov	r0, r3
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046d4:	fb00 f303 	mul.w	r3, r0, r3
 80046d8:	4413      	add	r3, r2
 80046da:	687a      	ldr	r2, [r7, #4]
 80046dc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80046de:	fb02 f303 	mul.w	r3, r2, r3
 80046e2:	440b      	add	r3, r1
 80046e4:	0a1a      	lsrs	r2, r3, #8
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80046ec:	b2d2      	uxtb	r2, r2
 80046ee:	701a      	strb	r2, [r3, #0]
  *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(ARRAY_ADDRESS(pAddress, hnand));
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	881b      	ldrh	r3, [r3, #0]
 80046f4:	4619      	mov	r1, r3
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	889b      	ldrh	r3, [r3, #4]
 80046fa:	461a      	mov	r2, r3
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	885b      	ldrh	r3, [r3, #2]
 8004700:	4618      	mov	r0, r3
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004706:	fb00 f303 	mul.w	r3, r0, r3
 800470a:	4413      	add	r3, r2
 800470c:	687a      	ldr	r2, [r7, #4]
 800470e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004710:	fb02 f303 	mul.w	r3, r2, r3
 8004714:	440b      	add	r3, r1
 8004716:	0c1a      	lsrs	r2, r3, #16
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800471e:	b2d2      	uxtb	r2, r2
 8004720:	701a      	strb	r2, [r3, #0]
    
  *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_ERASE1; 
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004728:	22d0      	movs	r2, #208	; 0xd0
 800472a:	701a      	strb	r2, [r3, #0]
  
  /* Update the NAND controller state */
  hnand->State = HAL_NAND_STATE_READY;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2201      	movs	r2, #1
 8004730:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8004734:	f7fe fe4c 	bl	80033d0 <HAL_GetTick>
 8004738:	60b8      	str	r0, [r7, #8]
  
  /* Read status until NAND is ready */
  while(HAL_NAND_Read_Status(hnand) != NAND_READY)
 800473a:	e00d      	b.n	8004758 <HAL_NAND_Erase_Block+0x130>
  {
    if((HAL_GetTick() - tickstart ) > NAND_WRITE_TIMEOUT)
 800473c:	f7fe fe48 	bl	80033d0 <HAL_GetTick>
 8004740:	4602      	mov	r2, r0
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	1ad3      	subs	r3, r2, r3
 8004746:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800474a:	d905      	bls.n	8004758 <HAL_NAND_Erase_Block+0x130>
    {
      /* Process unlocked */
      __HAL_UNLOCK(hnand);    
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2200      	movs	r2, #0
 8004750:	f883 2020 	strb.w	r2, [r3, #32]
  
      return HAL_TIMEOUT; 
 8004754:	2303      	movs	r3, #3
 8004756:	e00a      	b.n	800476e <HAL_NAND_Erase_Block+0x146>
  while(HAL_NAND_Read_Status(hnand) != NAND_READY)
 8004758:	6878      	ldr	r0, [r7, #4]
 800475a:	f000 f80c 	bl	8004776 <HAL_NAND_Read_Status>
 800475e:	4603      	mov	r3, r0
 8004760:	2b40      	cmp	r3, #64	; 0x40
 8004762:	d1eb      	bne.n	800473c <HAL_NAND_Erase_Block+0x114>
    } 
  }    
 
  /* Process unlocked */
  __HAL_UNLOCK(hnand);    
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2200      	movs	r2, #0
 8004768:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;  
 800476c:	2300      	movs	r3, #0
}
 800476e:	4618      	mov	r0, r3
 8004770:	3710      	adds	r7, #16
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}

08004776 <HAL_NAND_Read_Status>:
  * @param  hnand pointer to a NAND_HandleTypeDef structure that contains
  *                the configuration information for NAND module.
  * @retval NAND status
  */
uint32_t HAL_NAND_Read_Status(NAND_HandleTypeDef *hnand)
{
 8004776:	b480      	push	{r7}
 8004778:	b085      	sub	sp, #20
 800477a:	af00      	add	r7, sp, #0
 800477c:	6078      	str	r0, [r7, #4]
  uint32_t data = 0U;
 800477e:	2300      	movs	r3, #0
 8004780:	60bb      	str	r3, [r7, #8]
  uint32_t deviceaddress = 0U;
 8004782:	2300      	movs	r3, #0
 8004784:	60fb      	str	r3, [r7, #12]
  
  /* Identify the device address */
  if(hnand->Init.NandBank == FMC_NAND_BANK2)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	2b10      	cmp	r3, #16
 800478c:	d103      	bne.n	8004796 <HAL_NAND_Read_Status+0x20>
  {
    deviceaddress = NAND_DEVICE1;
 800478e:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8004792:	60fb      	str	r3, [r7, #12]
 8004794:	e002      	b.n	800479c <HAL_NAND_Read_Status+0x26>
  }
  else
  {
    deviceaddress = NAND_DEVICE2;
 8004796:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800479a:	60fb      	str	r3, [r7, #12]
  } 

  /* Send Read status operation command */
  *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_STATUS;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047a2:	2270      	movs	r2, #112	; 0x70
 80047a4:	701a      	strb	r2, [r3, #0]
  
  /* Read status register data */
  data = *(__IO uint8_t *)deviceaddress;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	781b      	ldrb	r3, [r3, #0]
 80047aa:	b2db      	uxtb	r3, r3
 80047ac:	60bb      	str	r3, [r7, #8]

  /* Return the status */
  if((data & NAND_ERROR) == NAND_ERROR)
 80047ae:	68bb      	ldr	r3, [r7, #8]
 80047b0:	f003 0301 	and.w	r3, r3, #1
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d001      	beq.n	80047bc <HAL_NAND_Read_Status+0x46>
  {
    return NAND_ERROR;
 80047b8:	2301      	movs	r3, #1
 80047ba:	e007      	b.n	80047cc <HAL_NAND_Read_Status+0x56>
  } 
  else if((data & NAND_READY) == NAND_READY)
 80047bc:	68bb      	ldr	r3, [r7, #8]
 80047be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d001      	beq.n	80047ca <HAL_NAND_Read_Status+0x54>
  {
    return NAND_READY;
 80047c6:	2340      	movs	r3, #64	; 0x40
 80047c8:	e000      	b.n	80047cc <HAL_NAND_Read_Status+0x56>
  }

  return NAND_BUSY; 
 80047ca:	2300      	movs	r3, #0
}
 80047cc:	4618      	mov	r0, r3
 80047ce:	3714      	adds	r7, #20
 80047d0:	46bd      	mov	sp, r7
 80047d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d6:	4770      	bx	lr

080047d8 <HAL_NAND_GetState>:
  * @param  hnand pointer to a NAND_HandleTypeDef structure that contains
  *                the configuration information for NAND module.
  * @retval HAL state
  */
HAL_NAND_StateTypeDef HAL_NAND_GetState(NAND_HandleTypeDef *hnand)
{
 80047d8:	b480      	push	{r7}
 80047da:	b083      	sub	sp, #12
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
  return hnand->State;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80047e6:	b2db      	uxtb	r3, r3
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	370c      	adds	r7, #12
 80047ec:	46bd      	mov	sp, r7
 80047ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f2:	4770      	bx	lr

080047f4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b086      	sub	sp, #24
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d101      	bne.n	8004806 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004802:	2301      	movs	r3, #1
 8004804:	e267      	b.n	8004cd6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f003 0301 	and.w	r3, r3, #1
 800480e:	2b00      	cmp	r3, #0
 8004810:	d075      	beq.n	80048fe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004812:	4b88      	ldr	r3, [pc, #544]	; (8004a34 <HAL_RCC_OscConfig+0x240>)
 8004814:	689b      	ldr	r3, [r3, #8]
 8004816:	f003 030c 	and.w	r3, r3, #12
 800481a:	2b04      	cmp	r3, #4
 800481c:	d00c      	beq.n	8004838 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800481e:	4b85      	ldr	r3, [pc, #532]	; (8004a34 <HAL_RCC_OscConfig+0x240>)
 8004820:	689b      	ldr	r3, [r3, #8]
 8004822:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004826:	2b08      	cmp	r3, #8
 8004828:	d112      	bne.n	8004850 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800482a:	4b82      	ldr	r3, [pc, #520]	; (8004a34 <HAL_RCC_OscConfig+0x240>)
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004832:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004836:	d10b      	bne.n	8004850 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004838:	4b7e      	ldr	r3, [pc, #504]	; (8004a34 <HAL_RCC_OscConfig+0x240>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004840:	2b00      	cmp	r3, #0
 8004842:	d05b      	beq.n	80048fc <HAL_RCC_OscConfig+0x108>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d157      	bne.n	80048fc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800484c:	2301      	movs	r3, #1
 800484e:	e242      	b.n	8004cd6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004858:	d106      	bne.n	8004868 <HAL_RCC_OscConfig+0x74>
 800485a:	4b76      	ldr	r3, [pc, #472]	; (8004a34 <HAL_RCC_OscConfig+0x240>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	4a75      	ldr	r2, [pc, #468]	; (8004a34 <HAL_RCC_OscConfig+0x240>)
 8004860:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004864:	6013      	str	r3, [r2, #0]
 8004866:	e01d      	b.n	80048a4 <HAL_RCC_OscConfig+0xb0>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004870:	d10c      	bne.n	800488c <HAL_RCC_OscConfig+0x98>
 8004872:	4b70      	ldr	r3, [pc, #448]	; (8004a34 <HAL_RCC_OscConfig+0x240>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4a6f      	ldr	r2, [pc, #444]	; (8004a34 <HAL_RCC_OscConfig+0x240>)
 8004878:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800487c:	6013      	str	r3, [r2, #0]
 800487e:	4b6d      	ldr	r3, [pc, #436]	; (8004a34 <HAL_RCC_OscConfig+0x240>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4a6c      	ldr	r2, [pc, #432]	; (8004a34 <HAL_RCC_OscConfig+0x240>)
 8004884:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004888:	6013      	str	r3, [r2, #0]
 800488a:	e00b      	b.n	80048a4 <HAL_RCC_OscConfig+0xb0>
 800488c:	4b69      	ldr	r3, [pc, #420]	; (8004a34 <HAL_RCC_OscConfig+0x240>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a68      	ldr	r2, [pc, #416]	; (8004a34 <HAL_RCC_OscConfig+0x240>)
 8004892:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004896:	6013      	str	r3, [r2, #0]
 8004898:	4b66      	ldr	r3, [pc, #408]	; (8004a34 <HAL_RCC_OscConfig+0x240>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a65      	ldr	r2, [pc, #404]	; (8004a34 <HAL_RCC_OscConfig+0x240>)
 800489e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80048a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d013      	beq.n	80048d4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048ac:	f7fe fd90 	bl	80033d0 <HAL_GetTick>
 80048b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048b2:	e008      	b.n	80048c6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80048b4:	f7fe fd8c 	bl	80033d0 <HAL_GetTick>
 80048b8:	4602      	mov	r2, r0
 80048ba:	693b      	ldr	r3, [r7, #16]
 80048bc:	1ad3      	subs	r3, r2, r3
 80048be:	2b64      	cmp	r3, #100	; 0x64
 80048c0:	d901      	bls.n	80048c6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80048c2:	2303      	movs	r3, #3
 80048c4:	e207      	b.n	8004cd6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048c6:	4b5b      	ldr	r3, [pc, #364]	; (8004a34 <HAL_RCC_OscConfig+0x240>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d0f0      	beq.n	80048b4 <HAL_RCC_OscConfig+0xc0>
 80048d2:	e014      	b.n	80048fe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048d4:	f7fe fd7c 	bl	80033d0 <HAL_GetTick>
 80048d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048da:	e008      	b.n	80048ee <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80048dc:	f7fe fd78 	bl	80033d0 <HAL_GetTick>
 80048e0:	4602      	mov	r2, r0
 80048e2:	693b      	ldr	r3, [r7, #16]
 80048e4:	1ad3      	subs	r3, r2, r3
 80048e6:	2b64      	cmp	r3, #100	; 0x64
 80048e8:	d901      	bls.n	80048ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80048ea:	2303      	movs	r3, #3
 80048ec:	e1f3      	b.n	8004cd6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048ee:	4b51      	ldr	r3, [pc, #324]	; (8004a34 <HAL_RCC_OscConfig+0x240>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d1f0      	bne.n	80048dc <HAL_RCC_OscConfig+0xe8>
 80048fa:	e000      	b.n	80048fe <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f003 0302 	and.w	r3, r3, #2
 8004906:	2b00      	cmp	r3, #0
 8004908:	d063      	beq.n	80049d2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800490a:	4b4a      	ldr	r3, [pc, #296]	; (8004a34 <HAL_RCC_OscConfig+0x240>)
 800490c:	689b      	ldr	r3, [r3, #8]
 800490e:	f003 030c 	and.w	r3, r3, #12
 8004912:	2b00      	cmp	r3, #0
 8004914:	d00b      	beq.n	800492e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004916:	4b47      	ldr	r3, [pc, #284]	; (8004a34 <HAL_RCC_OscConfig+0x240>)
 8004918:	689b      	ldr	r3, [r3, #8]
 800491a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800491e:	2b08      	cmp	r3, #8
 8004920:	d11c      	bne.n	800495c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004922:	4b44      	ldr	r3, [pc, #272]	; (8004a34 <HAL_RCC_OscConfig+0x240>)
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800492a:	2b00      	cmp	r3, #0
 800492c:	d116      	bne.n	800495c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800492e:	4b41      	ldr	r3, [pc, #260]	; (8004a34 <HAL_RCC_OscConfig+0x240>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f003 0302 	and.w	r3, r3, #2
 8004936:	2b00      	cmp	r3, #0
 8004938:	d005      	beq.n	8004946 <HAL_RCC_OscConfig+0x152>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	68db      	ldr	r3, [r3, #12]
 800493e:	2b01      	cmp	r3, #1
 8004940:	d001      	beq.n	8004946 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	e1c7      	b.n	8004cd6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004946:	4b3b      	ldr	r3, [pc, #236]	; (8004a34 <HAL_RCC_OscConfig+0x240>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	691b      	ldr	r3, [r3, #16]
 8004952:	00db      	lsls	r3, r3, #3
 8004954:	4937      	ldr	r1, [pc, #220]	; (8004a34 <HAL_RCC_OscConfig+0x240>)
 8004956:	4313      	orrs	r3, r2
 8004958:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800495a:	e03a      	b.n	80049d2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	68db      	ldr	r3, [r3, #12]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d020      	beq.n	80049a6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004964:	4b34      	ldr	r3, [pc, #208]	; (8004a38 <HAL_RCC_OscConfig+0x244>)
 8004966:	2201      	movs	r2, #1
 8004968:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800496a:	f7fe fd31 	bl	80033d0 <HAL_GetTick>
 800496e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004970:	e008      	b.n	8004984 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004972:	f7fe fd2d 	bl	80033d0 <HAL_GetTick>
 8004976:	4602      	mov	r2, r0
 8004978:	693b      	ldr	r3, [r7, #16]
 800497a:	1ad3      	subs	r3, r2, r3
 800497c:	2b02      	cmp	r3, #2
 800497e:	d901      	bls.n	8004984 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004980:	2303      	movs	r3, #3
 8004982:	e1a8      	b.n	8004cd6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004984:	4b2b      	ldr	r3, [pc, #172]	; (8004a34 <HAL_RCC_OscConfig+0x240>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f003 0302 	and.w	r3, r3, #2
 800498c:	2b00      	cmp	r3, #0
 800498e:	d0f0      	beq.n	8004972 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004990:	4b28      	ldr	r3, [pc, #160]	; (8004a34 <HAL_RCC_OscConfig+0x240>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	691b      	ldr	r3, [r3, #16]
 800499c:	00db      	lsls	r3, r3, #3
 800499e:	4925      	ldr	r1, [pc, #148]	; (8004a34 <HAL_RCC_OscConfig+0x240>)
 80049a0:	4313      	orrs	r3, r2
 80049a2:	600b      	str	r3, [r1, #0]
 80049a4:	e015      	b.n	80049d2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049a6:	4b24      	ldr	r3, [pc, #144]	; (8004a38 <HAL_RCC_OscConfig+0x244>)
 80049a8:	2200      	movs	r2, #0
 80049aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049ac:	f7fe fd10 	bl	80033d0 <HAL_GetTick>
 80049b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049b2:	e008      	b.n	80049c6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049b4:	f7fe fd0c 	bl	80033d0 <HAL_GetTick>
 80049b8:	4602      	mov	r2, r0
 80049ba:	693b      	ldr	r3, [r7, #16]
 80049bc:	1ad3      	subs	r3, r2, r3
 80049be:	2b02      	cmp	r3, #2
 80049c0:	d901      	bls.n	80049c6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80049c2:	2303      	movs	r3, #3
 80049c4:	e187      	b.n	8004cd6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049c6:	4b1b      	ldr	r3, [pc, #108]	; (8004a34 <HAL_RCC_OscConfig+0x240>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f003 0302 	and.w	r3, r3, #2
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d1f0      	bne.n	80049b4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f003 0308 	and.w	r3, r3, #8
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d036      	beq.n	8004a4c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	695b      	ldr	r3, [r3, #20]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d016      	beq.n	8004a14 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80049e6:	4b15      	ldr	r3, [pc, #84]	; (8004a3c <HAL_RCC_OscConfig+0x248>)
 80049e8:	2201      	movs	r2, #1
 80049ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049ec:	f7fe fcf0 	bl	80033d0 <HAL_GetTick>
 80049f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049f2:	e008      	b.n	8004a06 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80049f4:	f7fe fcec 	bl	80033d0 <HAL_GetTick>
 80049f8:	4602      	mov	r2, r0
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	1ad3      	subs	r3, r2, r3
 80049fe:	2b02      	cmp	r3, #2
 8004a00:	d901      	bls.n	8004a06 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004a02:	2303      	movs	r3, #3
 8004a04:	e167      	b.n	8004cd6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a06:	4b0b      	ldr	r3, [pc, #44]	; (8004a34 <HAL_RCC_OscConfig+0x240>)
 8004a08:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a0a:	f003 0302 	and.w	r3, r3, #2
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d0f0      	beq.n	80049f4 <HAL_RCC_OscConfig+0x200>
 8004a12:	e01b      	b.n	8004a4c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a14:	4b09      	ldr	r3, [pc, #36]	; (8004a3c <HAL_RCC_OscConfig+0x248>)
 8004a16:	2200      	movs	r2, #0
 8004a18:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a1a:	f7fe fcd9 	bl	80033d0 <HAL_GetTick>
 8004a1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a20:	e00e      	b.n	8004a40 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a22:	f7fe fcd5 	bl	80033d0 <HAL_GetTick>
 8004a26:	4602      	mov	r2, r0
 8004a28:	693b      	ldr	r3, [r7, #16]
 8004a2a:	1ad3      	subs	r3, r2, r3
 8004a2c:	2b02      	cmp	r3, #2
 8004a2e:	d907      	bls.n	8004a40 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004a30:	2303      	movs	r3, #3
 8004a32:	e150      	b.n	8004cd6 <HAL_RCC_OscConfig+0x4e2>
 8004a34:	40023800 	.word	0x40023800
 8004a38:	42470000 	.word	0x42470000
 8004a3c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a40:	4b88      	ldr	r3, [pc, #544]	; (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004a42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a44:	f003 0302 	and.w	r3, r3, #2
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d1ea      	bne.n	8004a22 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f003 0304 	and.w	r3, r3, #4
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	f000 8097 	beq.w	8004b88 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a5e:	4b81      	ldr	r3, [pc, #516]	; (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d10f      	bne.n	8004a8a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	60bb      	str	r3, [r7, #8]
 8004a6e:	4b7d      	ldr	r3, [pc, #500]	; (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a72:	4a7c      	ldr	r2, [pc, #496]	; (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004a74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a78:	6413      	str	r3, [r2, #64]	; 0x40
 8004a7a:	4b7a      	ldr	r3, [pc, #488]	; (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a82:	60bb      	str	r3, [r7, #8]
 8004a84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a86:	2301      	movs	r3, #1
 8004a88:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a8a:	4b77      	ldr	r3, [pc, #476]	; (8004c68 <HAL_RCC_OscConfig+0x474>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d118      	bne.n	8004ac8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a96:	4b74      	ldr	r3, [pc, #464]	; (8004c68 <HAL_RCC_OscConfig+0x474>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a73      	ldr	r2, [pc, #460]	; (8004c68 <HAL_RCC_OscConfig+0x474>)
 8004a9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004aa0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004aa2:	f7fe fc95 	bl	80033d0 <HAL_GetTick>
 8004aa6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004aa8:	e008      	b.n	8004abc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004aaa:	f7fe fc91 	bl	80033d0 <HAL_GetTick>
 8004aae:	4602      	mov	r2, r0
 8004ab0:	693b      	ldr	r3, [r7, #16]
 8004ab2:	1ad3      	subs	r3, r2, r3
 8004ab4:	2b02      	cmp	r3, #2
 8004ab6:	d901      	bls.n	8004abc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004ab8:	2303      	movs	r3, #3
 8004aba:	e10c      	b.n	8004cd6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004abc:	4b6a      	ldr	r3, [pc, #424]	; (8004c68 <HAL_RCC_OscConfig+0x474>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d0f0      	beq.n	8004aaa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	689b      	ldr	r3, [r3, #8]
 8004acc:	2b01      	cmp	r3, #1
 8004ace:	d106      	bne.n	8004ade <HAL_RCC_OscConfig+0x2ea>
 8004ad0:	4b64      	ldr	r3, [pc, #400]	; (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004ad2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ad4:	4a63      	ldr	r2, [pc, #396]	; (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004ad6:	f043 0301 	orr.w	r3, r3, #1
 8004ada:	6713      	str	r3, [r2, #112]	; 0x70
 8004adc:	e01c      	b.n	8004b18 <HAL_RCC_OscConfig+0x324>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	2b05      	cmp	r3, #5
 8004ae4:	d10c      	bne.n	8004b00 <HAL_RCC_OscConfig+0x30c>
 8004ae6:	4b5f      	ldr	r3, [pc, #380]	; (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004ae8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aea:	4a5e      	ldr	r2, [pc, #376]	; (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004aec:	f043 0304 	orr.w	r3, r3, #4
 8004af0:	6713      	str	r3, [r2, #112]	; 0x70
 8004af2:	4b5c      	ldr	r3, [pc, #368]	; (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004af4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004af6:	4a5b      	ldr	r2, [pc, #364]	; (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004af8:	f043 0301 	orr.w	r3, r3, #1
 8004afc:	6713      	str	r3, [r2, #112]	; 0x70
 8004afe:	e00b      	b.n	8004b18 <HAL_RCC_OscConfig+0x324>
 8004b00:	4b58      	ldr	r3, [pc, #352]	; (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004b02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b04:	4a57      	ldr	r2, [pc, #348]	; (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004b06:	f023 0301 	bic.w	r3, r3, #1
 8004b0a:	6713      	str	r3, [r2, #112]	; 0x70
 8004b0c:	4b55      	ldr	r3, [pc, #340]	; (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004b0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b10:	4a54      	ldr	r2, [pc, #336]	; (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004b12:	f023 0304 	bic.w	r3, r3, #4
 8004b16:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d015      	beq.n	8004b4c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b20:	f7fe fc56 	bl	80033d0 <HAL_GetTick>
 8004b24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b26:	e00a      	b.n	8004b3e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b28:	f7fe fc52 	bl	80033d0 <HAL_GetTick>
 8004b2c:	4602      	mov	r2, r0
 8004b2e:	693b      	ldr	r3, [r7, #16]
 8004b30:	1ad3      	subs	r3, r2, r3
 8004b32:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d901      	bls.n	8004b3e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004b3a:	2303      	movs	r3, #3
 8004b3c:	e0cb      	b.n	8004cd6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b3e:	4b49      	ldr	r3, [pc, #292]	; (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004b40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b42:	f003 0302 	and.w	r3, r3, #2
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d0ee      	beq.n	8004b28 <HAL_RCC_OscConfig+0x334>
 8004b4a:	e014      	b.n	8004b76 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b4c:	f7fe fc40 	bl	80033d0 <HAL_GetTick>
 8004b50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b52:	e00a      	b.n	8004b6a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b54:	f7fe fc3c 	bl	80033d0 <HAL_GetTick>
 8004b58:	4602      	mov	r2, r0
 8004b5a:	693b      	ldr	r3, [r7, #16]
 8004b5c:	1ad3      	subs	r3, r2, r3
 8004b5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d901      	bls.n	8004b6a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004b66:	2303      	movs	r3, #3
 8004b68:	e0b5      	b.n	8004cd6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b6a:	4b3e      	ldr	r3, [pc, #248]	; (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004b6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b6e:	f003 0302 	and.w	r3, r3, #2
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d1ee      	bne.n	8004b54 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004b76:	7dfb      	ldrb	r3, [r7, #23]
 8004b78:	2b01      	cmp	r3, #1
 8004b7a:	d105      	bne.n	8004b88 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b7c:	4b39      	ldr	r3, [pc, #228]	; (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004b7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b80:	4a38      	ldr	r2, [pc, #224]	; (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004b82:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b86:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	699b      	ldr	r3, [r3, #24]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	f000 80a1 	beq.w	8004cd4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004b92:	4b34      	ldr	r3, [pc, #208]	; (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004b94:	689b      	ldr	r3, [r3, #8]
 8004b96:	f003 030c 	and.w	r3, r3, #12
 8004b9a:	2b08      	cmp	r3, #8
 8004b9c:	d05c      	beq.n	8004c58 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	699b      	ldr	r3, [r3, #24]
 8004ba2:	2b02      	cmp	r3, #2
 8004ba4:	d141      	bne.n	8004c2a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ba6:	4b31      	ldr	r3, [pc, #196]	; (8004c6c <HAL_RCC_OscConfig+0x478>)
 8004ba8:	2200      	movs	r2, #0
 8004baa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bac:	f7fe fc10 	bl	80033d0 <HAL_GetTick>
 8004bb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bb2:	e008      	b.n	8004bc6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004bb4:	f7fe fc0c 	bl	80033d0 <HAL_GetTick>
 8004bb8:	4602      	mov	r2, r0
 8004bba:	693b      	ldr	r3, [r7, #16]
 8004bbc:	1ad3      	subs	r3, r2, r3
 8004bbe:	2b02      	cmp	r3, #2
 8004bc0:	d901      	bls.n	8004bc6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004bc2:	2303      	movs	r3, #3
 8004bc4:	e087      	b.n	8004cd6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bc6:	4b27      	ldr	r3, [pc, #156]	; (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d1f0      	bne.n	8004bb4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	69da      	ldr	r2, [r3, #28]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6a1b      	ldr	r3, [r3, #32]
 8004bda:	431a      	orrs	r2, r3
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004be0:	019b      	lsls	r3, r3, #6
 8004be2:	431a      	orrs	r2, r3
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004be8:	085b      	lsrs	r3, r3, #1
 8004bea:	3b01      	subs	r3, #1
 8004bec:	041b      	lsls	r3, r3, #16
 8004bee:	431a      	orrs	r2, r3
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bf4:	061b      	lsls	r3, r3, #24
 8004bf6:	491b      	ldr	r1, [pc, #108]	; (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004bf8:	4313      	orrs	r3, r2
 8004bfa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004bfc:	4b1b      	ldr	r3, [pc, #108]	; (8004c6c <HAL_RCC_OscConfig+0x478>)
 8004bfe:	2201      	movs	r2, #1
 8004c00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c02:	f7fe fbe5 	bl	80033d0 <HAL_GetTick>
 8004c06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c08:	e008      	b.n	8004c1c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c0a:	f7fe fbe1 	bl	80033d0 <HAL_GetTick>
 8004c0e:	4602      	mov	r2, r0
 8004c10:	693b      	ldr	r3, [r7, #16]
 8004c12:	1ad3      	subs	r3, r2, r3
 8004c14:	2b02      	cmp	r3, #2
 8004c16:	d901      	bls.n	8004c1c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004c18:	2303      	movs	r3, #3
 8004c1a:	e05c      	b.n	8004cd6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c1c:	4b11      	ldr	r3, [pc, #68]	; (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d0f0      	beq.n	8004c0a <HAL_RCC_OscConfig+0x416>
 8004c28:	e054      	b.n	8004cd4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c2a:	4b10      	ldr	r3, [pc, #64]	; (8004c6c <HAL_RCC_OscConfig+0x478>)
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c30:	f7fe fbce 	bl	80033d0 <HAL_GetTick>
 8004c34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c36:	e008      	b.n	8004c4a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c38:	f7fe fbca 	bl	80033d0 <HAL_GetTick>
 8004c3c:	4602      	mov	r2, r0
 8004c3e:	693b      	ldr	r3, [r7, #16]
 8004c40:	1ad3      	subs	r3, r2, r3
 8004c42:	2b02      	cmp	r3, #2
 8004c44:	d901      	bls.n	8004c4a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004c46:	2303      	movs	r3, #3
 8004c48:	e045      	b.n	8004cd6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c4a:	4b06      	ldr	r3, [pc, #24]	; (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d1f0      	bne.n	8004c38 <HAL_RCC_OscConfig+0x444>
 8004c56:	e03d      	b.n	8004cd4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	699b      	ldr	r3, [r3, #24]
 8004c5c:	2b01      	cmp	r3, #1
 8004c5e:	d107      	bne.n	8004c70 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004c60:	2301      	movs	r3, #1
 8004c62:	e038      	b.n	8004cd6 <HAL_RCC_OscConfig+0x4e2>
 8004c64:	40023800 	.word	0x40023800
 8004c68:	40007000 	.word	0x40007000
 8004c6c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004c70:	4b1b      	ldr	r3, [pc, #108]	; (8004ce0 <HAL_RCC_OscConfig+0x4ec>)
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	699b      	ldr	r3, [r3, #24]
 8004c7a:	2b01      	cmp	r3, #1
 8004c7c:	d028      	beq.n	8004cd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c88:	429a      	cmp	r2, r3
 8004c8a:	d121      	bne.n	8004cd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c96:	429a      	cmp	r2, r3
 8004c98:	d11a      	bne.n	8004cd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c9a:	68fa      	ldr	r2, [r7, #12]
 8004c9c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004ca0:	4013      	ands	r3, r2
 8004ca2:	687a      	ldr	r2, [r7, #4]
 8004ca4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004ca6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d111      	bne.n	8004cd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cb6:	085b      	lsrs	r3, r3, #1
 8004cb8:	3b01      	subs	r3, #1
 8004cba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004cbc:	429a      	cmp	r2, r3
 8004cbe:	d107      	bne.n	8004cd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ccc:	429a      	cmp	r2, r3
 8004cce:	d001      	beq.n	8004cd4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	e000      	b.n	8004cd6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004cd4:	2300      	movs	r3, #0
}
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	3718      	adds	r7, #24
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}
 8004cde:	bf00      	nop
 8004ce0:	40023800 	.word	0x40023800

08004ce4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b084      	sub	sp, #16
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
 8004cec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d101      	bne.n	8004cf8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	e0cc      	b.n	8004e92 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004cf8:	4b68      	ldr	r3, [pc, #416]	; (8004e9c <HAL_RCC_ClockConfig+0x1b8>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f003 0307 	and.w	r3, r3, #7
 8004d00:	683a      	ldr	r2, [r7, #0]
 8004d02:	429a      	cmp	r2, r3
 8004d04:	d90c      	bls.n	8004d20 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d06:	4b65      	ldr	r3, [pc, #404]	; (8004e9c <HAL_RCC_ClockConfig+0x1b8>)
 8004d08:	683a      	ldr	r2, [r7, #0]
 8004d0a:	b2d2      	uxtb	r2, r2
 8004d0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d0e:	4b63      	ldr	r3, [pc, #396]	; (8004e9c <HAL_RCC_ClockConfig+0x1b8>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f003 0307 	and.w	r3, r3, #7
 8004d16:	683a      	ldr	r2, [r7, #0]
 8004d18:	429a      	cmp	r2, r3
 8004d1a:	d001      	beq.n	8004d20 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	e0b8      	b.n	8004e92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f003 0302 	and.w	r3, r3, #2
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d020      	beq.n	8004d6e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f003 0304 	and.w	r3, r3, #4
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d005      	beq.n	8004d44 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d38:	4b59      	ldr	r3, [pc, #356]	; (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d3a:	689b      	ldr	r3, [r3, #8]
 8004d3c:	4a58      	ldr	r2, [pc, #352]	; (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d3e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004d42:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f003 0308 	and.w	r3, r3, #8
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d005      	beq.n	8004d5c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d50:	4b53      	ldr	r3, [pc, #332]	; (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d52:	689b      	ldr	r3, [r3, #8]
 8004d54:	4a52      	ldr	r2, [pc, #328]	; (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d56:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004d5a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d5c:	4b50      	ldr	r3, [pc, #320]	; (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d5e:	689b      	ldr	r3, [r3, #8]
 8004d60:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	689b      	ldr	r3, [r3, #8]
 8004d68:	494d      	ldr	r1, [pc, #308]	; (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f003 0301 	and.w	r3, r3, #1
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d044      	beq.n	8004e04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	2b01      	cmp	r3, #1
 8004d80:	d107      	bne.n	8004d92 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d82:	4b47      	ldr	r3, [pc, #284]	; (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d119      	bne.n	8004dc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	e07f      	b.n	8004e92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	2b02      	cmp	r3, #2
 8004d98:	d003      	beq.n	8004da2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d9e:	2b03      	cmp	r3, #3
 8004da0:	d107      	bne.n	8004db2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004da2:	4b3f      	ldr	r3, [pc, #252]	; (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d109      	bne.n	8004dc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
 8004db0:	e06f      	b.n	8004e92 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004db2:	4b3b      	ldr	r3, [pc, #236]	; (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f003 0302 	and.w	r3, r3, #2
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d101      	bne.n	8004dc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	e067      	b.n	8004e92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004dc2:	4b37      	ldr	r3, [pc, #220]	; (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004dc4:	689b      	ldr	r3, [r3, #8]
 8004dc6:	f023 0203 	bic.w	r2, r3, #3
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	4934      	ldr	r1, [pc, #208]	; (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004dd4:	f7fe fafc 	bl	80033d0 <HAL_GetTick>
 8004dd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dda:	e00a      	b.n	8004df2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ddc:	f7fe faf8 	bl	80033d0 <HAL_GetTick>
 8004de0:	4602      	mov	r2, r0
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	1ad3      	subs	r3, r2, r3
 8004de6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d901      	bls.n	8004df2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004dee:	2303      	movs	r3, #3
 8004df0:	e04f      	b.n	8004e92 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004df2:	4b2b      	ldr	r3, [pc, #172]	; (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004df4:	689b      	ldr	r3, [r3, #8]
 8004df6:	f003 020c 	and.w	r2, r3, #12
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	009b      	lsls	r3, r3, #2
 8004e00:	429a      	cmp	r2, r3
 8004e02:	d1eb      	bne.n	8004ddc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004e04:	4b25      	ldr	r3, [pc, #148]	; (8004e9c <HAL_RCC_ClockConfig+0x1b8>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f003 0307 	and.w	r3, r3, #7
 8004e0c:	683a      	ldr	r2, [r7, #0]
 8004e0e:	429a      	cmp	r2, r3
 8004e10:	d20c      	bcs.n	8004e2c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e12:	4b22      	ldr	r3, [pc, #136]	; (8004e9c <HAL_RCC_ClockConfig+0x1b8>)
 8004e14:	683a      	ldr	r2, [r7, #0]
 8004e16:	b2d2      	uxtb	r2, r2
 8004e18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e1a:	4b20      	ldr	r3, [pc, #128]	; (8004e9c <HAL_RCC_ClockConfig+0x1b8>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f003 0307 	and.w	r3, r3, #7
 8004e22:	683a      	ldr	r2, [r7, #0]
 8004e24:	429a      	cmp	r2, r3
 8004e26:	d001      	beq.n	8004e2c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004e28:	2301      	movs	r3, #1
 8004e2a:	e032      	b.n	8004e92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f003 0304 	and.w	r3, r3, #4
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d008      	beq.n	8004e4a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e38:	4b19      	ldr	r3, [pc, #100]	; (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e3a:	689b      	ldr	r3, [r3, #8]
 8004e3c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	68db      	ldr	r3, [r3, #12]
 8004e44:	4916      	ldr	r1, [pc, #88]	; (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e46:	4313      	orrs	r3, r2
 8004e48:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f003 0308 	and.w	r3, r3, #8
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d009      	beq.n	8004e6a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e56:	4b12      	ldr	r3, [pc, #72]	; (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	691b      	ldr	r3, [r3, #16]
 8004e62:	00db      	lsls	r3, r3, #3
 8004e64:	490e      	ldr	r1, [pc, #56]	; (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e66:	4313      	orrs	r3, r2
 8004e68:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004e6a:	f000 f821 	bl	8004eb0 <HAL_RCC_GetSysClockFreq>
 8004e6e:	4602      	mov	r2, r0
 8004e70:	4b0b      	ldr	r3, [pc, #44]	; (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e72:	689b      	ldr	r3, [r3, #8]
 8004e74:	091b      	lsrs	r3, r3, #4
 8004e76:	f003 030f 	and.w	r3, r3, #15
 8004e7a:	490a      	ldr	r1, [pc, #40]	; (8004ea4 <HAL_RCC_ClockConfig+0x1c0>)
 8004e7c:	5ccb      	ldrb	r3, [r1, r3]
 8004e7e:	fa22 f303 	lsr.w	r3, r2, r3
 8004e82:	4a09      	ldr	r2, [pc, #36]	; (8004ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8004e84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004e86:	4b09      	ldr	r3, [pc, #36]	; (8004eac <HAL_RCC_ClockConfig+0x1c8>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	f7fe f93a 	bl	8003104 <HAL_InitTick>

  return HAL_OK;
 8004e90:	2300      	movs	r3, #0
}
 8004e92:	4618      	mov	r0, r3
 8004e94:	3710      	adds	r7, #16
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bd80      	pop	{r7, pc}
 8004e9a:	bf00      	nop
 8004e9c:	40023c00 	.word	0x40023c00
 8004ea0:	40023800 	.word	0x40023800
 8004ea4:	0800e0f4 	.word	0x0800e0f4
 8004ea8:	20000058 	.word	0x20000058
 8004eac:	2000005c 	.word	0x2000005c

08004eb0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004eb0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004eb4:	b094      	sub	sp, #80	; 0x50
 8004eb6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004eb8:	2300      	movs	r3, #0
 8004eba:	647b      	str	r3, [r7, #68]	; 0x44
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004ec8:	4b79      	ldr	r3, [pc, #484]	; (80050b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004eca:	689b      	ldr	r3, [r3, #8]
 8004ecc:	f003 030c 	and.w	r3, r3, #12
 8004ed0:	2b08      	cmp	r3, #8
 8004ed2:	d00d      	beq.n	8004ef0 <HAL_RCC_GetSysClockFreq+0x40>
 8004ed4:	2b08      	cmp	r3, #8
 8004ed6:	f200 80e1 	bhi.w	800509c <HAL_RCC_GetSysClockFreq+0x1ec>
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d002      	beq.n	8004ee4 <HAL_RCC_GetSysClockFreq+0x34>
 8004ede:	2b04      	cmp	r3, #4
 8004ee0:	d003      	beq.n	8004eea <HAL_RCC_GetSysClockFreq+0x3a>
 8004ee2:	e0db      	b.n	800509c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ee4:	4b73      	ldr	r3, [pc, #460]	; (80050b4 <HAL_RCC_GetSysClockFreq+0x204>)
 8004ee6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004ee8:	e0db      	b.n	80050a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004eea:	4b73      	ldr	r3, [pc, #460]	; (80050b8 <HAL_RCC_GetSysClockFreq+0x208>)
 8004eec:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004eee:	e0d8      	b.n	80050a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ef0:	4b6f      	ldr	r3, [pc, #444]	; (80050b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004ef8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004efa:	4b6d      	ldr	r3, [pc, #436]	; (80050b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d063      	beq.n	8004fce <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f06:	4b6a      	ldr	r3, [pc, #424]	; (80050b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	099b      	lsrs	r3, r3, #6
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004f10:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004f12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f18:	633b      	str	r3, [r7, #48]	; 0x30
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	637b      	str	r3, [r7, #52]	; 0x34
 8004f1e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004f22:	4622      	mov	r2, r4
 8004f24:	462b      	mov	r3, r5
 8004f26:	f04f 0000 	mov.w	r0, #0
 8004f2a:	f04f 0100 	mov.w	r1, #0
 8004f2e:	0159      	lsls	r1, r3, #5
 8004f30:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f34:	0150      	lsls	r0, r2, #5
 8004f36:	4602      	mov	r2, r0
 8004f38:	460b      	mov	r3, r1
 8004f3a:	4621      	mov	r1, r4
 8004f3c:	1a51      	subs	r1, r2, r1
 8004f3e:	6139      	str	r1, [r7, #16]
 8004f40:	4629      	mov	r1, r5
 8004f42:	eb63 0301 	sbc.w	r3, r3, r1
 8004f46:	617b      	str	r3, [r7, #20]
 8004f48:	f04f 0200 	mov.w	r2, #0
 8004f4c:	f04f 0300 	mov.w	r3, #0
 8004f50:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004f54:	4659      	mov	r1, fp
 8004f56:	018b      	lsls	r3, r1, #6
 8004f58:	4651      	mov	r1, sl
 8004f5a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004f5e:	4651      	mov	r1, sl
 8004f60:	018a      	lsls	r2, r1, #6
 8004f62:	4651      	mov	r1, sl
 8004f64:	ebb2 0801 	subs.w	r8, r2, r1
 8004f68:	4659      	mov	r1, fp
 8004f6a:	eb63 0901 	sbc.w	r9, r3, r1
 8004f6e:	f04f 0200 	mov.w	r2, #0
 8004f72:	f04f 0300 	mov.w	r3, #0
 8004f76:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004f7a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004f7e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004f82:	4690      	mov	r8, r2
 8004f84:	4699      	mov	r9, r3
 8004f86:	4623      	mov	r3, r4
 8004f88:	eb18 0303 	adds.w	r3, r8, r3
 8004f8c:	60bb      	str	r3, [r7, #8]
 8004f8e:	462b      	mov	r3, r5
 8004f90:	eb49 0303 	adc.w	r3, r9, r3
 8004f94:	60fb      	str	r3, [r7, #12]
 8004f96:	f04f 0200 	mov.w	r2, #0
 8004f9a:	f04f 0300 	mov.w	r3, #0
 8004f9e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004fa2:	4629      	mov	r1, r5
 8004fa4:	024b      	lsls	r3, r1, #9
 8004fa6:	4621      	mov	r1, r4
 8004fa8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004fac:	4621      	mov	r1, r4
 8004fae:	024a      	lsls	r2, r1, #9
 8004fb0:	4610      	mov	r0, r2
 8004fb2:	4619      	mov	r1, r3
 8004fb4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	62bb      	str	r3, [r7, #40]	; 0x28
 8004fba:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004fbc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004fc0:	f7fb fcb4 	bl	800092c <__aeabi_uldivmod>
 8004fc4:	4602      	mov	r2, r0
 8004fc6:	460b      	mov	r3, r1
 8004fc8:	4613      	mov	r3, r2
 8004fca:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004fcc:	e058      	b.n	8005080 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004fce:	4b38      	ldr	r3, [pc, #224]	; (80050b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	099b      	lsrs	r3, r3, #6
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	4611      	mov	r1, r2
 8004fda:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004fde:	623b      	str	r3, [r7, #32]
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	627b      	str	r3, [r7, #36]	; 0x24
 8004fe4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004fe8:	4642      	mov	r2, r8
 8004fea:	464b      	mov	r3, r9
 8004fec:	f04f 0000 	mov.w	r0, #0
 8004ff0:	f04f 0100 	mov.w	r1, #0
 8004ff4:	0159      	lsls	r1, r3, #5
 8004ff6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004ffa:	0150      	lsls	r0, r2, #5
 8004ffc:	4602      	mov	r2, r0
 8004ffe:	460b      	mov	r3, r1
 8005000:	4641      	mov	r1, r8
 8005002:	ebb2 0a01 	subs.w	sl, r2, r1
 8005006:	4649      	mov	r1, r9
 8005008:	eb63 0b01 	sbc.w	fp, r3, r1
 800500c:	f04f 0200 	mov.w	r2, #0
 8005010:	f04f 0300 	mov.w	r3, #0
 8005014:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005018:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800501c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005020:	ebb2 040a 	subs.w	r4, r2, sl
 8005024:	eb63 050b 	sbc.w	r5, r3, fp
 8005028:	f04f 0200 	mov.w	r2, #0
 800502c:	f04f 0300 	mov.w	r3, #0
 8005030:	00eb      	lsls	r3, r5, #3
 8005032:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005036:	00e2      	lsls	r2, r4, #3
 8005038:	4614      	mov	r4, r2
 800503a:	461d      	mov	r5, r3
 800503c:	4643      	mov	r3, r8
 800503e:	18e3      	adds	r3, r4, r3
 8005040:	603b      	str	r3, [r7, #0]
 8005042:	464b      	mov	r3, r9
 8005044:	eb45 0303 	adc.w	r3, r5, r3
 8005048:	607b      	str	r3, [r7, #4]
 800504a:	f04f 0200 	mov.w	r2, #0
 800504e:	f04f 0300 	mov.w	r3, #0
 8005052:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005056:	4629      	mov	r1, r5
 8005058:	028b      	lsls	r3, r1, #10
 800505a:	4621      	mov	r1, r4
 800505c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005060:	4621      	mov	r1, r4
 8005062:	028a      	lsls	r2, r1, #10
 8005064:	4610      	mov	r0, r2
 8005066:	4619      	mov	r1, r3
 8005068:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800506a:	2200      	movs	r2, #0
 800506c:	61bb      	str	r3, [r7, #24]
 800506e:	61fa      	str	r2, [r7, #28]
 8005070:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005074:	f7fb fc5a 	bl	800092c <__aeabi_uldivmod>
 8005078:	4602      	mov	r2, r0
 800507a:	460b      	mov	r3, r1
 800507c:	4613      	mov	r3, r2
 800507e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005080:	4b0b      	ldr	r3, [pc, #44]	; (80050b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	0c1b      	lsrs	r3, r3, #16
 8005086:	f003 0303 	and.w	r3, r3, #3
 800508a:	3301      	adds	r3, #1
 800508c:	005b      	lsls	r3, r3, #1
 800508e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005090:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005092:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005094:	fbb2 f3f3 	udiv	r3, r2, r3
 8005098:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800509a:	e002      	b.n	80050a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800509c:	4b05      	ldr	r3, [pc, #20]	; (80050b4 <HAL_RCC_GetSysClockFreq+0x204>)
 800509e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80050a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80050a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80050a4:	4618      	mov	r0, r3
 80050a6:	3750      	adds	r7, #80	; 0x50
 80050a8:	46bd      	mov	sp, r7
 80050aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80050ae:	bf00      	nop
 80050b0:	40023800 	.word	0x40023800
 80050b4:	00f42400 	.word	0x00f42400
 80050b8:	007a1200 	.word	0x007a1200

080050bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050bc:	b480      	push	{r7}
 80050be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050c0:	4b03      	ldr	r3, [pc, #12]	; (80050d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80050c2:	681b      	ldr	r3, [r3, #0]
}
 80050c4:	4618      	mov	r0, r3
 80050c6:	46bd      	mov	sp, r7
 80050c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050cc:	4770      	bx	lr
 80050ce:	bf00      	nop
 80050d0:	20000058 	.word	0x20000058

080050d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80050d8:	f7ff fff0 	bl	80050bc <HAL_RCC_GetHCLKFreq>
 80050dc:	4602      	mov	r2, r0
 80050de:	4b05      	ldr	r3, [pc, #20]	; (80050f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80050e0:	689b      	ldr	r3, [r3, #8]
 80050e2:	0a9b      	lsrs	r3, r3, #10
 80050e4:	f003 0307 	and.w	r3, r3, #7
 80050e8:	4903      	ldr	r1, [pc, #12]	; (80050f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80050ea:	5ccb      	ldrb	r3, [r1, r3]
 80050ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050f0:	4618      	mov	r0, r3
 80050f2:	bd80      	pop	{r7, pc}
 80050f4:	40023800 	.word	0x40023800
 80050f8:	0800e104 	.word	0x0800e104

080050fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005100:	f7ff ffdc 	bl	80050bc <HAL_RCC_GetHCLKFreq>
 8005104:	4602      	mov	r2, r0
 8005106:	4b05      	ldr	r3, [pc, #20]	; (800511c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005108:	689b      	ldr	r3, [r3, #8]
 800510a:	0b5b      	lsrs	r3, r3, #13
 800510c:	f003 0307 	and.w	r3, r3, #7
 8005110:	4903      	ldr	r1, [pc, #12]	; (8005120 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005112:	5ccb      	ldrb	r3, [r1, r3]
 8005114:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005118:	4618      	mov	r0, r3
 800511a:	bd80      	pop	{r7, pc}
 800511c:	40023800 	.word	0x40023800
 8005120:	0800e104 	.word	0x0800e104

08005124 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005124:	b480      	push	{r7}
 8005126:	b083      	sub	sp, #12
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
 800512c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	220f      	movs	r2, #15
 8005132:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005134:	4b12      	ldr	r3, [pc, #72]	; (8005180 <HAL_RCC_GetClockConfig+0x5c>)
 8005136:	689b      	ldr	r3, [r3, #8]
 8005138:	f003 0203 	and.w	r2, r3, #3
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005140:	4b0f      	ldr	r3, [pc, #60]	; (8005180 <HAL_RCC_GetClockConfig+0x5c>)
 8005142:	689b      	ldr	r3, [r3, #8]
 8005144:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800514c:	4b0c      	ldr	r3, [pc, #48]	; (8005180 <HAL_RCC_GetClockConfig+0x5c>)
 800514e:	689b      	ldr	r3, [r3, #8]
 8005150:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005158:	4b09      	ldr	r3, [pc, #36]	; (8005180 <HAL_RCC_GetClockConfig+0x5c>)
 800515a:	689b      	ldr	r3, [r3, #8]
 800515c:	08db      	lsrs	r3, r3, #3
 800515e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005166:	4b07      	ldr	r3, [pc, #28]	; (8005184 <HAL_RCC_GetClockConfig+0x60>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f003 0207 	and.w	r2, r3, #7
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	601a      	str	r2, [r3, #0]
}
 8005172:	bf00      	nop
 8005174:	370c      	adds	r7, #12
 8005176:	46bd      	mov	sp, r7
 8005178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517c:	4770      	bx	lr
 800517e:	bf00      	nop
 8005180:	40023800 	.word	0x40023800
 8005184:	40023c00 	.word	0x40023c00

08005188 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b086      	sub	sp, #24
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005190:	2300      	movs	r3, #0
 8005192:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005194:	2300      	movs	r3, #0
 8005196:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f003 0301 	and.w	r3, r3, #1
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d105      	bne.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d035      	beq.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80051b0:	4b62      	ldr	r3, [pc, #392]	; (800533c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80051b2:	2200      	movs	r2, #0
 80051b4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80051b6:	f7fe f90b 	bl	80033d0 <HAL_GetTick>
 80051ba:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80051bc:	e008      	b.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80051be:	f7fe f907 	bl	80033d0 <HAL_GetTick>
 80051c2:	4602      	mov	r2, r0
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	1ad3      	subs	r3, r2, r3
 80051c8:	2b02      	cmp	r3, #2
 80051ca:	d901      	bls.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80051cc:	2303      	movs	r3, #3
 80051ce:	e0b0      	b.n	8005332 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80051d0:	4b5b      	ldr	r3, [pc, #364]	; (8005340 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d1f0      	bne.n	80051be <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	685b      	ldr	r3, [r3, #4]
 80051e0:	019a      	lsls	r2, r3, #6
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	071b      	lsls	r3, r3, #28
 80051e8:	4955      	ldr	r1, [pc, #340]	; (8005340 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051ea:	4313      	orrs	r3, r2
 80051ec:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80051f0:	4b52      	ldr	r3, [pc, #328]	; (800533c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80051f2:	2201      	movs	r2, #1
 80051f4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80051f6:	f7fe f8eb 	bl	80033d0 <HAL_GetTick>
 80051fa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80051fc:	e008      	b.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80051fe:	f7fe f8e7 	bl	80033d0 <HAL_GetTick>
 8005202:	4602      	mov	r2, r0
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	1ad3      	subs	r3, r2, r3
 8005208:	2b02      	cmp	r3, #2
 800520a:	d901      	bls.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800520c:	2303      	movs	r3, #3
 800520e:	e090      	b.n	8005332 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005210:	4b4b      	ldr	r3, [pc, #300]	; (8005340 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005218:	2b00      	cmp	r3, #0
 800521a:	d0f0      	beq.n	80051fe <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f003 0302 	and.w	r3, r3, #2
 8005224:	2b00      	cmp	r3, #0
 8005226:	f000 8083 	beq.w	8005330 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800522a:	2300      	movs	r3, #0
 800522c:	60fb      	str	r3, [r7, #12]
 800522e:	4b44      	ldr	r3, [pc, #272]	; (8005340 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005232:	4a43      	ldr	r2, [pc, #268]	; (8005340 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005234:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005238:	6413      	str	r3, [r2, #64]	; 0x40
 800523a:	4b41      	ldr	r3, [pc, #260]	; (8005340 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800523c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800523e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005242:	60fb      	str	r3, [r7, #12]
 8005244:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005246:	4b3f      	ldr	r3, [pc, #252]	; (8005344 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a3e      	ldr	r2, [pc, #248]	; (8005344 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800524c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005250:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005252:	f7fe f8bd 	bl	80033d0 <HAL_GetTick>
 8005256:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005258:	e008      	b.n	800526c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800525a:	f7fe f8b9 	bl	80033d0 <HAL_GetTick>
 800525e:	4602      	mov	r2, r0
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	1ad3      	subs	r3, r2, r3
 8005264:	2b02      	cmp	r3, #2
 8005266:	d901      	bls.n	800526c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005268:	2303      	movs	r3, #3
 800526a:	e062      	b.n	8005332 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800526c:	4b35      	ldr	r3, [pc, #212]	; (8005344 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005274:	2b00      	cmp	r3, #0
 8005276:	d0f0      	beq.n	800525a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005278:	4b31      	ldr	r3, [pc, #196]	; (8005340 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800527a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800527c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005280:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005282:	693b      	ldr	r3, [r7, #16]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d02f      	beq.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	68db      	ldr	r3, [r3, #12]
 800528c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005290:	693a      	ldr	r2, [r7, #16]
 8005292:	429a      	cmp	r2, r3
 8005294:	d028      	beq.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005296:	4b2a      	ldr	r3, [pc, #168]	; (8005340 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005298:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800529a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800529e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80052a0:	4b29      	ldr	r3, [pc, #164]	; (8005348 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80052a2:	2201      	movs	r2, #1
 80052a4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80052a6:	4b28      	ldr	r3, [pc, #160]	; (8005348 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80052a8:	2200      	movs	r2, #0
 80052aa:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80052ac:	4a24      	ldr	r2, [pc, #144]	; (8005340 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80052ae:	693b      	ldr	r3, [r7, #16]
 80052b0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80052b2:	4b23      	ldr	r3, [pc, #140]	; (8005340 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80052b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052b6:	f003 0301 	and.w	r3, r3, #1
 80052ba:	2b01      	cmp	r3, #1
 80052bc:	d114      	bne.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80052be:	f7fe f887 	bl	80033d0 <HAL_GetTick>
 80052c2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052c4:	e00a      	b.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80052c6:	f7fe f883 	bl	80033d0 <HAL_GetTick>
 80052ca:	4602      	mov	r2, r0
 80052cc:	697b      	ldr	r3, [r7, #20]
 80052ce:	1ad3      	subs	r3, r2, r3
 80052d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d901      	bls.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80052d8:	2303      	movs	r3, #3
 80052da:	e02a      	b.n	8005332 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052dc:	4b18      	ldr	r3, [pc, #96]	; (8005340 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80052de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052e0:	f003 0302 	and.w	r3, r3, #2
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d0ee      	beq.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	68db      	ldr	r3, [r3, #12]
 80052ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052f0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80052f4:	d10d      	bne.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80052f6:	4b12      	ldr	r3, [pc, #72]	; (8005340 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80052f8:	689b      	ldr	r3, [r3, #8]
 80052fa:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	68db      	ldr	r3, [r3, #12]
 8005302:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005306:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800530a:	490d      	ldr	r1, [pc, #52]	; (8005340 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800530c:	4313      	orrs	r3, r2
 800530e:	608b      	str	r3, [r1, #8]
 8005310:	e005      	b.n	800531e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005312:	4b0b      	ldr	r3, [pc, #44]	; (8005340 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005314:	689b      	ldr	r3, [r3, #8]
 8005316:	4a0a      	ldr	r2, [pc, #40]	; (8005340 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005318:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800531c:	6093      	str	r3, [r2, #8]
 800531e:	4b08      	ldr	r3, [pc, #32]	; (8005340 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005320:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	68db      	ldr	r3, [r3, #12]
 8005326:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800532a:	4905      	ldr	r1, [pc, #20]	; (8005340 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800532c:	4313      	orrs	r3, r2
 800532e:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005330:	2300      	movs	r3, #0
}
 8005332:	4618      	mov	r0, r3
 8005334:	3718      	adds	r7, #24
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}
 800533a:	bf00      	nop
 800533c:	42470068 	.word	0x42470068
 8005340:	40023800 	.word	0x40023800
 8005344:	40007000 	.word	0x40007000
 8005348:	42470e40 	.word	0x42470e40

0800534c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b082      	sub	sp, #8
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d101      	bne.n	800535e <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800535a:	2301      	movs	r3, #1
 800535c:	e083      	b.n	8005466 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	7f5b      	ldrb	r3, [r3, #29]
 8005362:	b2db      	uxtb	r3, r3
 8005364:	2b00      	cmp	r3, #0
 8005366:	d105      	bne.n	8005374 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2200      	movs	r2, #0
 800536c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800536e:	6878      	ldr	r0, [r7, #4]
 8005370:	f7fd fd08 	bl	8002d84 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2202      	movs	r2, #2
 8005378:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	22ca      	movs	r2, #202	; 0xca
 8005380:	625a      	str	r2, [r3, #36]	; 0x24
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	2253      	movs	r2, #83	; 0x53
 8005388:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800538a:	6878      	ldr	r0, [r7, #4]
 800538c:	f000 faa8 	bl	80058e0 <RTC_EnterInitMode>
 8005390:	4603      	mov	r3, r0
 8005392:	2b00      	cmp	r3, #0
 8005394:	d008      	beq.n	80053a8 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	22ff      	movs	r2, #255	; 0xff
 800539c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2204      	movs	r2, #4
 80053a2:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80053a4:	2301      	movs	r3, #1
 80053a6:	e05e      	b.n	8005466 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	689b      	ldr	r3, [r3, #8]
 80053ae:	687a      	ldr	r2, [r7, #4]
 80053b0:	6812      	ldr	r2, [r2, #0]
 80053b2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80053b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80053ba:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	6899      	ldr	r1, [r3, #8]
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	685a      	ldr	r2, [r3, #4]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	691b      	ldr	r3, [r3, #16]
 80053ca:	431a      	orrs	r2, r3
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	695b      	ldr	r3, [r3, #20]
 80053d0:	431a      	orrs	r2, r3
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	430a      	orrs	r2, r1
 80053d8:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	687a      	ldr	r2, [r7, #4]
 80053e0:	68d2      	ldr	r2, [r2, #12]
 80053e2:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	6919      	ldr	r1, [r3, #16]
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	689b      	ldr	r3, [r3, #8]
 80053ee:	041a      	lsls	r2, r3, #16
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	430a      	orrs	r2, r1
 80053f6:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	68da      	ldr	r2, [r3, #12]
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005406:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	689b      	ldr	r3, [r3, #8]
 800540e:	f003 0320 	and.w	r3, r3, #32
 8005412:	2b00      	cmp	r3, #0
 8005414:	d10e      	bne.n	8005434 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005416:	6878      	ldr	r0, [r7, #4]
 8005418:	f000 fa3a 	bl	8005890 <HAL_RTC_WaitForSynchro>
 800541c:	4603      	mov	r3, r0
 800541e:	2b00      	cmp	r3, #0
 8005420:	d008      	beq.n	8005434 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	22ff      	movs	r2, #255	; 0xff
 8005428:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2204      	movs	r2, #4
 800542e:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8005430:	2301      	movs	r3, #1
 8005432:	e018      	b.n	8005466 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005442:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	699a      	ldr	r2, [r3, #24]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	430a      	orrs	r2, r1
 8005454:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	22ff      	movs	r2, #255	; 0xff
 800545c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2201      	movs	r2, #1
 8005462:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8005464:	2300      	movs	r3, #0
  }
}
 8005466:	4618      	mov	r0, r3
 8005468:	3708      	adds	r7, #8
 800546a:	46bd      	mov	sp, r7
 800546c:	bd80      	pop	{r7, pc}

0800546e <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800546e:	b590      	push	{r4, r7, lr}
 8005470:	b087      	sub	sp, #28
 8005472:	af00      	add	r7, sp, #0
 8005474:	60f8      	str	r0, [r7, #12]
 8005476:	60b9      	str	r1, [r7, #8]
 8005478:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800547a:	2300      	movs	r3, #0
 800547c:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	7f1b      	ldrb	r3, [r3, #28]
 8005482:	2b01      	cmp	r3, #1
 8005484:	d101      	bne.n	800548a <HAL_RTC_SetTime+0x1c>
 8005486:	2302      	movs	r3, #2
 8005488:	e0aa      	b.n	80055e0 <HAL_RTC_SetTime+0x172>
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2201      	movs	r2, #1
 800548e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	2202      	movs	r2, #2
 8005494:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d126      	bne.n	80054ea <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	689b      	ldr	r3, [r3, #8]
 80054a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d102      	bne.n	80054b0 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	2200      	movs	r2, #0
 80054ae:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80054b0:	68bb      	ldr	r3, [r7, #8]
 80054b2:	781b      	ldrb	r3, [r3, #0]
 80054b4:	4618      	mov	r0, r3
 80054b6:	f000 fa3f 	bl	8005938 <RTC_ByteToBcd2>
 80054ba:	4603      	mov	r3, r0
 80054bc:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80054be:	68bb      	ldr	r3, [r7, #8]
 80054c0:	785b      	ldrb	r3, [r3, #1]
 80054c2:	4618      	mov	r0, r3
 80054c4:	f000 fa38 	bl	8005938 <RTC_ByteToBcd2>
 80054c8:	4603      	mov	r3, r0
 80054ca:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80054cc:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	789b      	ldrb	r3, [r3, #2]
 80054d2:	4618      	mov	r0, r3
 80054d4:	f000 fa30 	bl	8005938 <RTC_ByteToBcd2>
 80054d8:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80054da:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 80054de:	68bb      	ldr	r3, [r7, #8]
 80054e0:	78db      	ldrb	r3, [r3, #3]
 80054e2:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80054e4:	4313      	orrs	r3, r2
 80054e6:	617b      	str	r3, [r7, #20]
 80054e8:	e018      	b.n	800551c <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d102      	bne.n	80054fe <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	2200      	movs	r2, #0
 80054fc:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	781b      	ldrb	r3, [r3, #0]
 8005502:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	785b      	ldrb	r3, [r3, #1]
 8005508:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800550a:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800550c:	68ba      	ldr	r2, [r7, #8]
 800550e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005510:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	78db      	ldrb	r3, [r3, #3]
 8005516:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005518:	4313      	orrs	r3, r2
 800551a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	22ca      	movs	r2, #202	; 0xca
 8005522:	625a      	str	r2, [r3, #36]	; 0x24
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	2253      	movs	r2, #83	; 0x53
 800552a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800552c:	68f8      	ldr	r0, [r7, #12]
 800552e:	f000 f9d7 	bl	80058e0 <RTC_EnterInitMode>
 8005532:	4603      	mov	r3, r0
 8005534:	2b00      	cmp	r3, #0
 8005536:	d00b      	beq.n	8005550 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	22ff      	movs	r2, #255	; 0xff
 800553e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2204      	movs	r2, #4
 8005544:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2200      	movs	r2, #0
 800554a:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800554c:	2301      	movs	r3, #1
 800554e:	e047      	b.n	80055e0 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681a      	ldr	r2, [r3, #0]
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800555a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800555e:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	689a      	ldr	r2, [r3, #8]
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800556e:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	6899      	ldr	r1, [r3, #8]
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	68da      	ldr	r2, [r3, #12]
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	691b      	ldr	r3, [r3, #16]
 800557e:	431a      	orrs	r2, r3
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	430a      	orrs	r2, r1
 8005586:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	68da      	ldr	r2, [r3, #12]
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005596:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	689b      	ldr	r3, [r3, #8]
 800559e:	f003 0320 	and.w	r3, r3, #32
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d111      	bne.n	80055ca <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80055a6:	68f8      	ldr	r0, [r7, #12]
 80055a8:	f000 f972 	bl	8005890 <HAL_RTC_WaitForSynchro>
 80055ac:	4603      	mov	r3, r0
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d00b      	beq.n	80055ca <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	22ff      	movs	r2, #255	; 0xff
 80055b8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2204      	movs	r2, #4
 80055be:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	2200      	movs	r2, #0
 80055c4:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80055c6:	2301      	movs	r3, #1
 80055c8:	e00a      	b.n	80055e0 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	22ff      	movs	r2, #255	; 0xff
 80055d0:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2201      	movs	r2, #1
 80055d6:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	2200      	movs	r2, #0
 80055dc:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 80055de:	2300      	movs	r3, #0
  }
}
 80055e0:	4618      	mov	r0, r3
 80055e2:	371c      	adds	r7, #28
 80055e4:	46bd      	mov	sp, r7
 80055e6:	bd90      	pop	{r4, r7, pc}

080055e8 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b086      	sub	sp, #24
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	60f8      	str	r0, [r7, #12]
 80055f0:	60b9      	str	r1, [r7, #8]
 80055f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80055f4:	2300      	movs	r3, #0
 80055f6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80055fe:	68bb      	ldr	r3, [r7, #8]
 8005600:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	691b      	ldr	r3, [r3, #16]
 8005608:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800561a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800561e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8005620:	697b      	ldr	r3, [r7, #20]
 8005622:	0c1b      	lsrs	r3, r3, #16
 8005624:	b2db      	uxtb	r3, r3
 8005626:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800562a:	b2da      	uxtb	r2, r3
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	0a1b      	lsrs	r3, r3, #8
 8005634:	b2db      	uxtb	r3, r3
 8005636:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800563a:	b2da      	uxtb	r2, r3
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8005640:	697b      	ldr	r3, [r7, #20]
 8005642:	b2db      	uxtb	r3, r3
 8005644:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005648:	b2da      	uxtb	r2, r3
 800564a:	68bb      	ldr	r3, [r7, #8]
 800564c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 800564e:	697b      	ldr	r3, [r7, #20]
 8005650:	0c1b      	lsrs	r3, r3, #16
 8005652:	b2db      	uxtb	r3, r3
 8005654:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005658:	b2da      	uxtb	r2, r3
 800565a:	68bb      	ldr	r3, [r7, #8]
 800565c:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d11a      	bne.n	800569a <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	781b      	ldrb	r3, [r3, #0]
 8005668:	4618      	mov	r0, r3
 800566a:	f000 f983 	bl	8005974 <RTC_Bcd2ToByte>
 800566e:	4603      	mov	r3, r0
 8005670:	461a      	mov	r2, r3
 8005672:	68bb      	ldr	r3, [r7, #8]
 8005674:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005676:	68bb      	ldr	r3, [r7, #8]
 8005678:	785b      	ldrb	r3, [r3, #1]
 800567a:	4618      	mov	r0, r3
 800567c:	f000 f97a 	bl	8005974 <RTC_Bcd2ToByte>
 8005680:	4603      	mov	r3, r0
 8005682:	461a      	mov	r2, r3
 8005684:	68bb      	ldr	r3, [r7, #8]
 8005686:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005688:	68bb      	ldr	r3, [r7, #8]
 800568a:	789b      	ldrb	r3, [r3, #2]
 800568c:	4618      	mov	r0, r3
 800568e:	f000 f971 	bl	8005974 <RTC_Bcd2ToByte>
 8005692:	4603      	mov	r3, r0
 8005694:	461a      	mov	r2, r3
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800569a:	2300      	movs	r3, #0
}
 800569c:	4618      	mov	r0, r3
 800569e:	3718      	adds	r7, #24
 80056a0:	46bd      	mov	sp, r7
 80056a2:	bd80      	pop	{r7, pc}

080056a4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80056a4:	b590      	push	{r4, r7, lr}
 80056a6:	b087      	sub	sp, #28
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	60f8      	str	r0, [r7, #12]
 80056ac:	60b9      	str	r1, [r7, #8]
 80056ae:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80056b0:	2300      	movs	r3, #0
 80056b2:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	7f1b      	ldrb	r3, [r3, #28]
 80056b8:	2b01      	cmp	r3, #1
 80056ba:	d101      	bne.n	80056c0 <HAL_RTC_SetDate+0x1c>
 80056bc:	2302      	movs	r3, #2
 80056be:	e094      	b.n	80057ea <HAL_RTC_SetDate+0x146>
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2201      	movs	r2, #1
 80056c4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	2202      	movs	r2, #2
 80056ca:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d10e      	bne.n	80056f0 <HAL_RTC_SetDate+0x4c>
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	785b      	ldrb	r3, [r3, #1]
 80056d6:	f003 0310 	and.w	r3, r3, #16
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d008      	beq.n	80056f0 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	785b      	ldrb	r3, [r3, #1]
 80056e2:	f023 0310 	bic.w	r3, r3, #16
 80056e6:	b2db      	uxtb	r3, r3
 80056e8:	330a      	adds	r3, #10
 80056ea:	b2da      	uxtb	r2, r3
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d11c      	bne.n	8005730 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	78db      	ldrb	r3, [r3, #3]
 80056fa:	4618      	mov	r0, r3
 80056fc:	f000 f91c 	bl	8005938 <RTC_ByteToBcd2>
 8005700:	4603      	mov	r3, r0
 8005702:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	785b      	ldrb	r3, [r3, #1]
 8005708:	4618      	mov	r0, r3
 800570a:	f000 f915 	bl	8005938 <RTC_ByteToBcd2>
 800570e:	4603      	mov	r3, r0
 8005710:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005712:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	789b      	ldrb	r3, [r3, #2]
 8005718:	4618      	mov	r0, r3
 800571a:	f000 f90d 	bl	8005938 <RTC_ByteToBcd2>
 800571e:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005720:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	781b      	ldrb	r3, [r3, #0]
 8005728:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800572a:	4313      	orrs	r3, r2
 800572c:	617b      	str	r3, [r7, #20]
 800572e:	e00e      	b.n	800574e <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005730:	68bb      	ldr	r3, [r7, #8]
 8005732:	78db      	ldrb	r3, [r3, #3]
 8005734:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	785b      	ldrb	r3, [r3, #1]
 800573a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800573c:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800573e:	68ba      	ldr	r2, [r7, #8]
 8005740:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8005742:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	781b      	ldrb	r3, [r3, #0]
 8005748:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800574a:	4313      	orrs	r3, r2
 800574c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	22ca      	movs	r2, #202	; 0xca
 8005754:	625a      	str	r2, [r3, #36]	; 0x24
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	2253      	movs	r2, #83	; 0x53
 800575c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800575e:	68f8      	ldr	r0, [r7, #12]
 8005760:	f000 f8be 	bl	80058e0 <RTC_EnterInitMode>
 8005764:	4603      	mov	r3, r0
 8005766:	2b00      	cmp	r3, #0
 8005768:	d00b      	beq.n	8005782 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	22ff      	movs	r2, #255	; 0xff
 8005770:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2204      	movs	r2, #4
 8005776:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	2200      	movs	r2, #0
 800577c:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800577e:	2301      	movs	r3, #1
 8005780:	e033      	b.n	80057ea <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681a      	ldr	r2, [r3, #0]
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800578c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005790:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	68da      	ldr	r2, [r3, #12]
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80057a0:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	689b      	ldr	r3, [r3, #8]
 80057a8:	f003 0320 	and.w	r3, r3, #32
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d111      	bne.n	80057d4 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80057b0:	68f8      	ldr	r0, [r7, #12]
 80057b2:	f000 f86d 	bl	8005890 <HAL_RTC_WaitForSynchro>
 80057b6:	4603      	mov	r3, r0
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d00b      	beq.n	80057d4 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	22ff      	movs	r2, #255	; 0xff
 80057c2:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	2204      	movs	r2, #4
 80057c8:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2200      	movs	r2, #0
 80057ce:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80057d0:	2301      	movs	r3, #1
 80057d2:	e00a      	b.n	80057ea <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	22ff      	movs	r2, #255	; 0xff
 80057da:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2201      	movs	r2, #1
 80057e0:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	2200      	movs	r2, #0
 80057e6:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 80057e8:	2300      	movs	r3, #0
  }
}
 80057ea:	4618      	mov	r0, r3
 80057ec:	371c      	adds	r7, #28
 80057ee:	46bd      	mov	sp, r7
 80057f0:	bd90      	pop	{r4, r7, pc}

080057f2 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80057f2:	b580      	push	{r7, lr}
 80057f4:	b086      	sub	sp, #24
 80057f6:	af00      	add	r7, sp, #0
 80057f8:	60f8      	str	r0, [r7, #12]
 80057fa:	60b9      	str	r1, [r7, #8]
 80057fc:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80057fe:	2300      	movs	r3, #0
 8005800:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800580c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005810:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8005812:	697b      	ldr	r3, [r7, #20]
 8005814:	0c1b      	lsrs	r3, r3, #16
 8005816:	b2da      	uxtb	r2, r3
 8005818:	68bb      	ldr	r3, [r7, #8]
 800581a:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 800581c:	697b      	ldr	r3, [r7, #20]
 800581e:	0a1b      	lsrs	r3, r3, #8
 8005820:	b2db      	uxtb	r3, r3
 8005822:	f003 031f 	and.w	r3, r3, #31
 8005826:	b2da      	uxtb	r2, r3
 8005828:	68bb      	ldr	r3, [r7, #8]
 800582a:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800582c:	697b      	ldr	r3, [r7, #20]
 800582e:	b2db      	uxtb	r3, r3
 8005830:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005834:	b2da      	uxtb	r2, r3
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 800583a:	697b      	ldr	r3, [r7, #20]
 800583c:	0b5b      	lsrs	r3, r3, #13
 800583e:	b2db      	uxtb	r3, r3
 8005840:	f003 0307 	and.w	r3, r3, #7
 8005844:	b2da      	uxtb	r2, r3
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d11a      	bne.n	8005886 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	78db      	ldrb	r3, [r3, #3]
 8005854:	4618      	mov	r0, r3
 8005856:	f000 f88d 	bl	8005974 <RTC_Bcd2ToByte>
 800585a:	4603      	mov	r3, r0
 800585c:	461a      	mov	r2, r3
 800585e:	68bb      	ldr	r3, [r7, #8]
 8005860:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005862:	68bb      	ldr	r3, [r7, #8]
 8005864:	785b      	ldrb	r3, [r3, #1]
 8005866:	4618      	mov	r0, r3
 8005868:	f000 f884 	bl	8005974 <RTC_Bcd2ToByte>
 800586c:	4603      	mov	r3, r0
 800586e:	461a      	mov	r2, r3
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	789b      	ldrb	r3, [r3, #2]
 8005878:	4618      	mov	r0, r3
 800587a:	f000 f87b 	bl	8005974 <RTC_Bcd2ToByte>
 800587e:	4603      	mov	r3, r0
 8005880:	461a      	mov	r2, r3
 8005882:	68bb      	ldr	r3, [r7, #8]
 8005884:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005886:	2300      	movs	r3, #0
}
 8005888:	4618      	mov	r0, r3
 800588a:	3718      	adds	r7, #24
 800588c:	46bd      	mov	sp, r7
 800588e:	bd80      	pop	{r7, pc}

08005890 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b084      	sub	sp, #16
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005898:	2300      	movs	r3, #0
 800589a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	68da      	ldr	r2, [r3, #12]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80058aa:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80058ac:	f7fd fd90 	bl	80033d0 <HAL_GetTick>
 80058b0:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80058b2:	e009      	b.n	80058c8 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80058b4:	f7fd fd8c 	bl	80033d0 <HAL_GetTick>
 80058b8:	4602      	mov	r2, r0
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	1ad3      	subs	r3, r2, r3
 80058be:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80058c2:	d901      	bls.n	80058c8 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80058c4:	2303      	movs	r3, #3
 80058c6:	e007      	b.n	80058d8 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	68db      	ldr	r3, [r3, #12]
 80058ce:	f003 0320 	and.w	r3, r3, #32
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d0ee      	beq.n	80058b4 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80058d6:	2300      	movs	r3, #0
}
 80058d8:	4618      	mov	r0, r3
 80058da:	3710      	adds	r7, #16
 80058dc:	46bd      	mov	sp, r7
 80058de:	bd80      	pop	{r7, pc}

080058e0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b084      	sub	sp, #16
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80058e8:	2300      	movs	r3, #0
 80058ea:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	68db      	ldr	r3, [r3, #12]
 80058f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d119      	bne.n	800592e <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005902:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005904:	f7fd fd64 	bl	80033d0 <HAL_GetTick>
 8005908:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800590a:	e009      	b.n	8005920 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800590c:	f7fd fd60 	bl	80033d0 <HAL_GetTick>
 8005910:	4602      	mov	r2, r0
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	1ad3      	subs	r3, r2, r3
 8005916:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800591a:	d901      	bls.n	8005920 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800591c:	2303      	movs	r3, #3
 800591e:	e007      	b.n	8005930 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	68db      	ldr	r3, [r3, #12]
 8005926:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800592a:	2b00      	cmp	r3, #0
 800592c:	d0ee      	beq.n	800590c <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800592e:	2300      	movs	r3, #0
}
 8005930:	4618      	mov	r0, r3
 8005932:	3710      	adds	r7, #16
 8005934:	46bd      	mov	sp, r7
 8005936:	bd80      	pop	{r7, pc}

08005938 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005938:	b480      	push	{r7}
 800593a:	b085      	sub	sp, #20
 800593c:	af00      	add	r7, sp, #0
 800593e:	4603      	mov	r3, r0
 8005940:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8005942:	2300      	movs	r3, #0
 8005944:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8005946:	e005      	b.n	8005954 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	3301      	adds	r3, #1
 800594c:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800594e:	79fb      	ldrb	r3, [r7, #7]
 8005950:	3b0a      	subs	r3, #10
 8005952:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8005954:	79fb      	ldrb	r3, [r7, #7]
 8005956:	2b09      	cmp	r3, #9
 8005958:	d8f6      	bhi.n	8005948 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	b2db      	uxtb	r3, r3
 800595e:	011b      	lsls	r3, r3, #4
 8005960:	b2da      	uxtb	r2, r3
 8005962:	79fb      	ldrb	r3, [r7, #7]
 8005964:	4313      	orrs	r3, r2
 8005966:	b2db      	uxtb	r3, r3
}
 8005968:	4618      	mov	r0, r3
 800596a:	3714      	adds	r7, #20
 800596c:	46bd      	mov	sp, r7
 800596e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005972:	4770      	bx	lr

08005974 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8005974:	b480      	push	{r7}
 8005976:	b085      	sub	sp, #20
 8005978:	af00      	add	r7, sp, #0
 800597a:	4603      	mov	r3, r0
 800597c:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800597e:	2300      	movs	r3, #0
 8005980:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8005982:	79fb      	ldrb	r3, [r7, #7]
 8005984:	091b      	lsrs	r3, r3, #4
 8005986:	b2db      	uxtb	r3, r3
 8005988:	461a      	mov	r2, r3
 800598a:	4613      	mov	r3, r2
 800598c:	009b      	lsls	r3, r3, #2
 800598e:	4413      	add	r3, r2
 8005990:	005b      	lsls	r3, r3, #1
 8005992:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8005994:	79fb      	ldrb	r3, [r7, #7]
 8005996:	f003 030f 	and.w	r3, r3, #15
 800599a:	b2da      	uxtb	r2, r3
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	b2db      	uxtb	r3, r3
 80059a0:	4413      	add	r3, r2
 80059a2:	b2db      	uxtb	r3, r3
}
 80059a4:	4618      	mov	r0, r3
 80059a6:	3714      	adds	r7, #20
 80059a8:	46bd      	mov	sp, r7
 80059aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ae:	4770      	bx	lr

080059b0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b082      	sub	sp, #8
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d101      	bne.n	80059c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80059be:	2301      	movs	r3, #1
 80059c0:	e07b      	b.n	8005aba <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d108      	bne.n	80059dc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80059d2:	d009      	beq.n	80059e8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2200      	movs	r2, #0
 80059d8:	61da      	str	r2, [r3, #28]
 80059da:	e005      	b.n	80059e8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2200      	movs	r2, #0
 80059e0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2200      	movs	r2, #0
 80059e6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2200      	movs	r2, #0
 80059ec:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80059f4:	b2db      	uxtb	r3, r3
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d106      	bne.n	8005a08 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2200      	movs	r2, #0
 80059fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005a02:	6878      	ldr	r0, [r7, #4]
 8005a04:	f7fd f9ea 	bl	8002ddc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2202      	movs	r2, #2
 8005a0c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	681a      	ldr	r2, [r3, #0]
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a1e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	685b      	ldr	r3, [r3, #4]
 8005a24:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	689b      	ldr	r3, [r3, #8]
 8005a2c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005a30:	431a      	orrs	r2, r3
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	68db      	ldr	r3, [r3, #12]
 8005a36:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005a3a:	431a      	orrs	r2, r3
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	691b      	ldr	r3, [r3, #16]
 8005a40:	f003 0302 	and.w	r3, r3, #2
 8005a44:	431a      	orrs	r2, r3
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	695b      	ldr	r3, [r3, #20]
 8005a4a:	f003 0301 	and.w	r3, r3, #1
 8005a4e:	431a      	orrs	r2, r3
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	699b      	ldr	r3, [r3, #24]
 8005a54:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005a58:	431a      	orrs	r2, r3
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	69db      	ldr	r3, [r3, #28]
 8005a5e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005a62:	431a      	orrs	r2, r3
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6a1b      	ldr	r3, [r3, #32]
 8005a68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a6c:	ea42 0103 	orr.w	r1, r2, r3
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a74:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	430a      	orrs	r2, r1
 8005a7e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	699b      	ldr	r3, [r3, #24]
 8005a84:	0c1b      	lsrs	r3, r3, #16
 8005a86:	f003 0104 	and.w	r1, r3, #4
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a8e:	f003 0210 	and.w	r2, r3, #16
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	430a      	orrs	r2, r1
 8005a98:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	69da      	ldr	r2, [r3, #28]
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005aa8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2200      	movs	r2, #0
 8005aae:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2201      	movs	r2, #1
 8005ab4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005ab8:	2300      	movs	r3, #0
}
 8005aba:	4618      	mov	r0, r3
 8005abc:	3708      	adds	r7, #8
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}

08005ac2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ac2:	b580      	push	{r7, lr}
 8005ac4:	b088      	sub	sp, #32
 8005ac6:	af00      	add	r7, sp, #0
 8005ac8:	60f8      	str	r0, [r7, #12]
 8005aca:	60b9      	str	r1, [r7, #8]
 8005acc:	603b      	str	r3, [r7, #0]
 8005ace:	4613      	mov	r3, r2
 8005ad0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005adc:	2b01      	cmp	r3, #1
 8005ade:	d101      	bne.n	8005ae4 <HAL_SPI_Transmit+0x22>
 8005ae0:	2302      	movs	r3, #2
 8005ae2:	e126      	b.n	8005d32 <HAL_SPI_Transmit+0x270>
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005aec:	f7fd fc70 	bl	80033d0 <HAL_GetTick>
 8005af0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005af2:	88fb      	ldrh	r3, [r7, #6]
 8005af4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005afc:	b2db      	uxtb	r3, r3
 8005afe:	2b01      	cmp	r3, #1
 8005b00:	d002      	beq.n	8005b08 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005b02:	2302      	movs	r3, #2
 8005b04:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005b06:	e10b      	b.n	8005d20 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d002      	beq.n	8005b14 <HAL_SPI_Transmit+0x52>
 8005b0e:	88fb      	ldrh	r3, [r7, #6]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d102      	bne.n	8005b1a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005b14:	2301      	movs	r3, #1
 8005b16:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005b18:	e102      	b.n	8005d20 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	2203      	movs	r2, #3
 8005b1e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	2200      	movs	r2, #0
 8005b26:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	68ba      	ldr	r2, [r7, #8]
 8005b2c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	88fa      	ldrh	r2, [r7, #6]
 8005b32:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	88fa      	ldrh	r2, [r7, #6]
 8005b38:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	2200      	movs	r2, #0
 8005b44:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	2200      	movs	r2, #0
 8005b4a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	2200      	movs	r2, #0
 8005b56:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	689b      	ldr	r3, [r3, #8]
 8005b5c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b60:	d10f      	bne.n	8005b82 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	681a      	ldr	r2, [r3, #0]
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b70:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	681a      	ldr	r2, [r3, #0]
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005b80:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b8c:	2b40      	cmp	r3, #64	; 0x40
 8005b8e:	d007      	beq.n	8005ba0 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	681a      	ldr	r2, [r3, #0]
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b9e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	68db      	ldr	r3, [r3, #12]
 8005ba4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ba8:	d14b      	bne.n	8005c42 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	685b      	ldr	r3, [r3, #4]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d002      	beq.n	8005bb8 <HAL_SPI_Transmit+0xf6>
 8005bb2:	8afb      	ldrh	r3, [r7, #22]
 8005bb4:	2b01      	cmp	r3, #1
 8005bb6:	d13e      	bne.n	8005c36 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bbc:	881a      	ldrh	r2, [r3, #0]
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bc8:	1c9a      	adds	r2, r3, #2
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bd2:	b29b      	uxth	r3, r3
 8005bd4:	3b01      	subs	r3, #1
 8005bd6:	b29a      	uxth	r2, r3
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005bdc:	e02b      	b.n	8005c36 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	689b      	ldr	r3, [r3, #8]
 8005be4:	f003 0302 	and.w	r3, r3, #2
 8005be8:	2b02      	cmp	r3, #2
 8005bea:	d112      	bne.n	8005c12 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bf0:	881a      	ldrh	r2, [r3, #0]
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bfc:	1c9a      	adds	r2, r3, #2
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c06:	b29b      	uxth	r3, r3
 8005c08:	3b01      	subs	r3, #1
 8005c0a:	b29a      	uxth	r2, r3
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	86da      	strh	r2, [r3, #54]	; 0x36
 8005c10:	e011      	b.n	8005c36 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c12:	f7fd fbdd 	bl	80033d0 <HAL_GetTick>
 8005c16:	4602      	mov	r2, r0
 8005c18:	69bb      	ldr	r3, [r7, #24]
 8005c1a:	1ad3      	subs	r3, r2, r3
 8005c1c:	683a      	ldr	r2, [r7, #0]
 8005c1e:	429a      	cmp	r2, r3
 8005c20:	d803      	bhi.n	8005c2a <HAL_SPI_Transmit+0x168>
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005c28:	d102      	bne.n	8005c30 <HAL_SPI_Transmit+0x16e>
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d102      	bne.n	8005c36 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005c30:	2303      	movs	r3, #3
 8005c32:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005c34:	e074      	b.n	8005d20 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c3a:	b29b      	uxth	r3, r3
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d1ce      	bne.n	8005bde <HAL_SPI_Transmit+0x11c>
 8005c40:	e04c      	b.n	8005cdc <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	685b      	ldr	r3, [r3, #4]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d002      	beq.n	8005c50 <HAL_SPI_Transmit+0x18e>
 8005c4a:	8afb      	ldrh	r3, [r7, #22]
 8005c4c:	2b01      	cmp	r3, #1
 8005c4e:	d140      	bne.n	8005cd2 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	330c      	adds	r3, #12
 8005c5a:	7812      	ldrb	r2, [r2, #0]
 8005c5c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c62:	1c5a      	adds	r2, r3, #1
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c6c:	b29b      	uxth	r3, r3
 8005c6e:	3b01      	subs	r3, #1
 8005c70:	b29a      	uxth	r2, r3
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005c76:	e02c      	b.n	8005cd2 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	689b      	ldr	r3, [r3, #8]
 8005c7e:	f003 0302 	and.w	r3, r3, #2
 8005c82:	2b02      	cmp	r3, #2
 8005c84:	d113      	bne.n	8005cae <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	330c      	adds	r3, #12
 8005c90:	7812      	ldrb	r2, [r2, #0]
 8005c92:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c98:	1c5a      	adds	r2, r3, #1
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ca2:	b29b      	uxth	r3, r3
 8005ca4:	3b01      	subs	r3, #1
 8005ca6:	b29a      	uxth	r2, r3
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	86da      	strh	r2, [r3, #54]	; 0x36
 8005cac:	e011      	b.n	8005cd2 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005cae:	f7fd fb8f 	bl	80033d0 <HAL_GetTick>
 8005cb2:	4602      	mov	r2, r0
 8005cb4:	69bb      	ldr	r3, [r7, #24]
 8005cb6:	1ad3      	subs	r3, r2, r3
 8005cb8:	683a      	ldr	r2, [r7, #0]
 8005cba:	429a      	cmp	r2, r3
 8005cbc:	d803      	bhi.n	8005cc6 <HAL_SPI_Transmit+0x204>
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005cc4:	d102      	bne.n	8005ccc <HAL_SPI_Transmit+0x20a>
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d102      	bne.n	8005cd2 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005ccc:	2303      	movs	r3, #3
 8005cce:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005cd0:	e026      	b.n	8005d20 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005cd6:	b29b      	uxth	r3, r3
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d1cd      	bne.n	8005c78 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005cdc:	69ba      	ldr	r2, [r7, #24]
 8005cde:	6839      	ldr	r1, [r7, #0]
 8005ce0:	68f8      	ldr	r0, [r7, #12]
 8005ce2:	f000 fb13 	bl	800630c <SPI_EndRxTxTransaction>
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d002      	beq.n	8005cf2 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	2220      	movs	r2, #32
 8005cf0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	689b      	ldr	r3, [r3, #8]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d10a      	bne.n	8005d10 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	613b      	str	r3, [r7, #16]
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	68db      	ldr	r3, [r3, #12]
 8005d04:	613b      	str	r3, [r7, #16]
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	689b      	ldr	r3, [r3, #8]
 8005d0c:	613b      	str	r3, [r7, #16]
 8005d0e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d002      	beq.n	8005d1e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005d18:	2301      	movs	r3, #1
 8005d1a:	77fb      	strb	r3, [r7, #31]
 8005d1c:	e000      	b.n	8005d20 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005d1e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	2201      	movs	r2, #1
 8005d24:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005d30:	7ffb      	ldrb	r3, [r7, #31]
}
 8005d32:	4618      	mov	r0, r3
 8005d34:	3720      	adds	r7, #32
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bd80      	pop	{r7, pc}
	...

08005d3c <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b086      	sub	sp, #24
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	60f8      	str	r0, [r7, #12]
 8005d44:	60b9      	str	r1, [r7, #8]
 8005d46:	4613      	mov	r3, r2
 8005d48:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005d54:	2b01      	cmp	r3, #1
 8005d56:	d101      	bne.n	8005d5c <HAL_SPI_Transmit_DMA+0x20>
 8005d58:	2302      	movs	r3, #2
 8005d5a:	e09b      	b.n	8005e94 <HAL_SPI_Transmit_DMA+0x158>
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	2201      	movs	r2, #1
 8005d60:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005d6a:	b2db      	uxtb	r3, r3
 8005d6c:	2b01      	cmp	r3, #1
 8005d6e:	d002      	beq.n	8005d76 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8005d70:	2302      	movs	r3, #2
 8005d72:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005d74:	e089      	b.n	8005e8a <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d002      	beq.n	8005d82 <HAL_SPI_Transmit_DMA+0x46>
 8005d7c:	88fb      	ldrh	r3, [r7, #6]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d102      	bne.n	8005d88 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8005d82:	2301      	movs	r3, #1
 8005d84:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005d86:	e080      	b.n	8005e8a <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	2203      	movs	r2, #3
 8005d8c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	2200      	movs	r2, #0
 8005d94:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	68ba      	ldr	r2, [r7, #8]
 8005d9a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	88fa      	ldrh	r2, [r7, #6]
 8005da0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	88fa      	ldrh	r2, [r7, #6]
 8005da6:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	2200      	movs	r2, #0
 8005dac:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	2200      	movs	r2, #0
 8005db2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	2200      	movs	r2, #0
 8005db8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	689b      	ldr	r3, [r3, #8]
 8005dca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005dce:	d10f      	bne.n	8005df0 <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	681a      	ldr	r2, [r3, #0]
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005dde:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	681a      	ldr	r2, [r3, #0]
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005dee:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005df4:	4a29      	ldr	r2, [pc, #164]	; (8005e9c <HAL_SPI_Transmit_DMA+0x160>)
 8005df6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005dfc:	4a28      	ldr	r2, [pc, #160]	; (8005ea0 <HAL_SPI_Transmit_DMA+0x164>)
 8005dfe:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e04:	4a27      	ldr	r2, [pc, #156]	; (8005ea4 <HAL_SPI_Transmit_DMA+0x168>)
 8005e06:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e18:	4619      	mov	r1, r3
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	330c      	adds	r3, #12
 8005e20:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e26:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005e28:	f7fd fc92 	bl	8003750 <HAL_DMA_Start_IT>
 8005e2c:	4603      	mov	r3, r0
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d00c      	beq.n	8005e4c <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e36:	f043 0210 	orr.w	r2, r3, #16
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	2201      	movs	r2, #1
 8005e46:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8005e4a:	e01e      	b.n	8005e8a <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e56:	2b40      	cmp	r3, #64	; 0x40
 8005e58:	d007      	beq.n	8005e6a <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	681a      	ldr	r2, [r3, #0]
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005e68:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	685a      	ldr	r2, [r3, #4]
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f042 0220 	orr.w	r2, r2, #32
 8005e78:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	685a      	ldr	r2, [r3, #4]
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f042 0202 	orr.w	r2, r2, #2
 8005e88:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005e92:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e94:	4618      	mov	r0, r3
 8005e96:	3718      	adds	r7, #24
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	bd80      	pop	{r7, pc}
 8005e9c:	08006179 	.word	0x08006179
 8005ea0:	080060d1 	.word	0x080060d1
 8005ea4:	08006195 	.word	0x08006195

08005ea8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b088      	sub	sp, #32
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	685b      	ldr	r3, [r3, #4]
 8005eb6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	689b      	ldr	r3, [r3, #8]
 8005ebe:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005ec0:	69bb      	ldr	r3, [r7, #24]
 8005ec2:	099b      	lsrs	r3, r3, #6
 8005ec4:	f003 0301 	and.w	r3, r3, #1
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d10f      	bne.n	8005eec <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005ecc:	69bb      	ldr	r3, [r7, #24]
 8005ece:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d00a      	beq.n	8005eec <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005ed6:	69fb      	ldr	r3, [r7, #28]
 8005ed8:	099b      	lsrs	r3, r3, #6
 8005eda:	f003 0301 	and.w	r3, r3, #1
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d004      	beq.n	8005eec <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ee6:	6878      	ldr	r0, [r7, #4]
 8005ee8:	4798      	blx	r3
    return;
 8005eea:	e0d7      	b.n	800609c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005eec:	69bb      	ldr	r3, [r7, #24]
 8005eee:	085b      	lsrs	r3, r3, #1
 8005ef0:	f003 0301 	and.w	r3, r3, #1
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d00a      	beq.n	8005f0e <HAL_SPI_IRQHandler+0x66>
 8005ef8:	69fb      	ldr	r3, [r7, #28]
 8005efa:	09db      	lsrs	r3, r3, #7
 8005efc:	f003 0301 	and.w	r3, r3, #1
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d004      	beq.n	8005f0e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f08:	6878      	ldr	r0, [r7, #4]
 8005f0a:	4798      	blx	r3
    return;
 8005f0c:	e0c6      	b.n	800609c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005f0e:	69bb      	ldr	r3, [r7, #24]
 8005f10:	095b      	lsrs	r3, r3, #5
 8005f12:	f003 0301 	and.w	r3, r3, #1
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d10c      	bne.n	8005f34 <HAL_SPI_IRQHandler+0x8c>
 8005f1a:	69bb      	ldr	r3, [r7, #24]
 8005f1c:	099b      	lsrs	r3, r3, #6
 8005f1e:	f003 0301 	and.w	r3, r3, #1
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d106      	bne.n	8005f34 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005f26:	69bb      	ldr	r3, [r7, #24]
 8005f28:	0a1b      	lsrs	r3, r3, #8
 8005f2a:	f003 0301 	and.w	r3, r3, #1
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	f000 80b4 	beq.w	800609c <HAL_SPI_IRQHandler+0x1f4>
 8005f34:	69fb      	ldr	r3, [r7, #28]
 8005f36:	095b      	lsrs	r3, r3, #5
 8005f38:	f003 0301 	and.w	r3, r3, #1
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	f000 80ad 	beq.w	800609c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005f42:	69bb      	ldr	r3, [r7, #24]
 8005f44:	099b      	lsrs	r3, r3, #6
 8005f46:	f003 0301 	and.w	r3, r3, #1
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d023      	beq.n	8005f96 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005f54:	b2db      	uxtb	r3, r3
 8005f56:	2b03      	cmp	r3, #3
 8005f58:	d011      	beq.n	8005f7e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f5e:	f043 0204 	orr.w	r2, r3, #4
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005f66:	2300      	movs	r3, #0
 8005f68:	617b      	str	r3, [r7, #20]
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	68db      	ldr	r3, [r3, #12]
 8005f70:	617b      	str	r3, [r7, #20]
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	689b      	ldr	r3, [r3, #8]
 8005f78:	617b      	str	r3, [r7, #20]
 8005f7a:	697b      	ldr	r3, [r7, #20]
 8005f7c:	e00b      	b.n	8005f96 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005f7e:	2300      	movs	r3, #0
 8005f80:	613b      	str	r3, [r7, #16]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	68db      	ldr	r3, [r3, #12]
 8005f88:	613b      	str	r3, [r7, #16]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	689b      	ldr	r3, [r3, #8]
 8005f90:	613b      	str	r3, [r7, #16]
 8005f92:	693b      	ldr	r3, [r7, #16]
        return;
 8005f94:	e082      	b.n	800609c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005f96:	69bb      	ldr	r3, [r7, #24]
 8005f98:	095b      	lsrs	r3, r3, #5
 8005f9a:	f003 0301 	and.w	r3, r3, #1
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d014      	beq.n	8005fcc <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fa6:	f043 0201 	orr.w	r2, r3, #1
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005fae:	2300      	movs	r3, #0
 8005fb0:	60fb      	str	r3, [r7, #12]
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	689b      	ldr	r3, [r3, #8]
 8005fb8:	60fb      	str	r3, [r7, #12]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	681a      	ldr	r2, [r3, #0]
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005fc8:	601a      	str	r2, [r3, #0]
 8005fca:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005fcc:	69bb      	ldr	r3, [r7, #24]
 8005fce:	0a1b      	lsrs	r3, r3, #8
 8005fd0:	f003 0301 	and.w	r3, r3, #1
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d00c      	beq.n	8005ff2 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fdc:	f043 0208 	orr.w	r2, r3, #8
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	60bb      	str	r3, [r7, #8]
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	689b      	ldr	r3, [r3, #8]
 8005fee:	60bb      	str	r3, [r7, #8]
 8005ff0:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d04f      	beq.n	800609a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	685a      	ldr	r2, [r3, #4]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006008:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2201      	movs	r2, #1
 800600e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006012:	69fb      	ldr	r3, [r7, #28]
 8006014:	f003 0302 	and.w	r3, r3, #2
 8006018:	2b00      	cmp	r3, #0
 800601a:	d104      	bne.n	8006026 <HAL_SPI_IRQHandler+0x17e>
 800601c:	69fb      	ldr	r3, [r7, #28]
 800601e:	f003 0301 	and.w	r3, r3, #1
 8006022:	2b00      	cmp	r3, #0
 8006024:	d034      	beq.n	8006090 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	685a      	ldr	r2, [r3, #4]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f022 0203 	bic.w	r2, r2, #3
 8006034:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800603a:	2b00      	cmp	r3, #0
 800603c:	d011      	beq.n	8006062 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006042:	4a18      	ldr	r2, [pc, #96]	; (80060a4 <HAL_SPI_IRQHandler+0x1fc>)
 8006044:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800604a:	4618      	mov	r0, r3
 800604c:	f7fd fc48 	bl	80038e0 <HAL_DMA_Abort_IT>
 8006050:	4603      	mov	r3, r0
 8006052:	2b00      	cmp	r3, #0
 8006054:	d005      	beq.n	8006062 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800605a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006066:	2b00      	cmp	r3, #0
 8006068:	d016      	beq.n	8006098 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800606e:	4a0d      	ldr	r2, [pc, #52]	; (80060a4 <HAL_SPI_IRQHandler+0x1fc>)
 8006070:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006076:	4618      	mov	r0, r3
 8006078:	f7fd fc32 	bl	80038e0 <HAL_DMA_Abort_IT>
 800607c:	4603      	mov	r3, r0
 800607e:	2b00      	cmp	r3, #0
 8006080:	d00a      	beq.n	8006098 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006086:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800608e:	e003      	b.n	8006098 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006090:	6878      	ldr	r0, [r7, #4]
 8006092:	f000 f813 	bl	80060bc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006096:	e000      	b.n	800609a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8006098:	bf00      	nop
    return;
 800609a:	bf00      	nop
  }
}
 800609c:	3720      	adds	r7, #32
 800609e:	46bd      	mov	sp, r7
 80060a0:	bd80      	pop	{r7, pc}
 80060a2:	bf00      	nop
 80060a4:	080061d5 	.word	0x080061d5

080060a8 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80060a8:	b480      	push	{r7}
 80060aa:	b083      	sub	sp, #12
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80060b0:	bf00      	nop
 80060b2:	370c      	adds	r7, #12
 80060b4:	46bd      	mov	sp, r7
 80060b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ba:	4770      	bx	lr

080060bc <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80060bc:	b480      	push	{r7}
 80060be:	b083      	sub	sp, #12
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80060c4:	bf00      	nop
 80060c6:	370c      	adds	r7, #12
 80060c8:	46bd      	mov	sp, r7
 80060ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ce:	4770      	bx	lr

080060d0 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b086      	sub	sp, #24
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060dc:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80060de:	f7fd f977 	bl	80033d0 <HAL_GetTick>
 80060e2:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80060f2:	d03b      	beq.n	800616c <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80060f4:	697b      	ldr	r3, [r7, #20]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	685a      	ldr	r2, [r3, #4]
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f022 0220 	bic.w	r2, r2, #32
 8006102:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006104:	697b      	ldr	r3, [r7, #20]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	685a      	ldr	r2, [r3, #4]
 800610a:	697b      	ldr	r3, [r7, #20]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f022 0202 	bic.w	r2, r2, #2
 8006112:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006114:	693a      	ldr	r2, [r7, #16]
 8006116:	2164      	movs	r1, #100	; 0x64
 8006118:	6978      	ldr	r0, [r7, #20]
 800611a:	f000 f8f7 	bl	800630c <SPI_EndRxTxTransaction>
 800611e:	4603      	mov	r3, r0
 8006120:	2b00      	cmp	r3, #0
 8006122:	d005      	beq.n	8006130 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006124:	697b      	ldr	r3, [r7, #20]
 8006126:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006128:	f043 0220 	orr.w	r2, r3, #32
 800612c:	697b      	ldr	r3, [r7, #20]
 800612e:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	689b      	ldr	r3, [r3, #8]
 8006134:	2b00      	cmp	r3, #0
 8006136:	d10a      	bne.n	800614e <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006138:	2300      	movs	r3, #0
 800613a:	60fb      	str	r3, [r7, #12]
 800613c:	697b      	ldr	r3, [r7, #20]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	68db      	ldr	r3, [r3, #12]
 8006142:	60fb      	str	r3, [r7, #12]
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	689b      	ldr	r3, [r3, #8]
 800614a:	60fb      	str	r3, [r7, #12]
 800614c:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800614e:	697b      	ldr	r3, [r7, #20]
 8006150:	2200      	movs	r2, #0
 8006152:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	2201      	movs	r2, #1
 8006158:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006160:	2b00      	cmp	r3, #0
 8006162:	d003      	beq.n	800616c <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006164:	6978      	ldr	r0, [r7, #20]
 8006166:	f7ff ffa9 	bl	80060bc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800616a:	e002      	b.n	8006172 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800616c:	6978      	ldr	r0, [r7, #20]
 800616e:	f7fb fdad 	bl	8001ccc <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006172:	3718      	adds	r7, #24
 8006174:	46bd      	mov	sp, r7
 8006176:	bd80      	pop	{r7, pc}

08006178 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b084      	sub	sp, #16
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006184:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8006186:	68f8      	ldr	r0, [r7, #12]
 8006188:	f7ff ff8e 	bl	80060a8 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800618c:	bf00      	nop
 800618e:	3710      	adds	r7, #16
 8006190:	46bd      	mov	sp, r7
 8006192:	bd80      	pop	{r7, pc}

08006194 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b084      	sub	sp, #16
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061a0:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	685a      	ldr	r2, [r3, #4]
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f022 0203 	bic.w	r2, r2, #3
 80061b0:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061b6:	f043 0210 	orr.w	r2, r3, #16
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	2201      	movs	r2, #1
 80061c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80061c6:	68f8      	ldr	r0, [r7, #12]
 80061c8:	f7ff ff78 	bl	80060bc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80061cc:	bf00      	nop
 80061ce:	3710      	adds	r7, #16
 80061d0:	46bd      	mov	sp, r7
 80061d2:	bd80      	pop	{r7, pc}

080061d4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b084      	sub	sp, #16
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061e0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	2200      	movs	r2, #0
 80061e6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	2200      	movs	r2, #0
 80061ec:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80061ee:	68f8      	ldr	r0, [r7, #12]
 80061f0:	f7ff ff64 	bl	80060bc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80061f4:	bf00      	nop
 80061f6:	3710      	adds	r7, #16
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bd80      	pop	{r7, pc}

080061fc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b088      	sub	sp, #32
 8006200:	af00      	add	r7, sp, #0
 8006202:	60f8      	str	r0, [r7, #12]
 8006204:	60b9      	str	r1, [r7, #8]
 8006206:	603b      	str	r3, [r7, #0]
 8006208:	4613      	mov	r3, r2
 800620a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800620c:	f7fd f8e0 	bl	80033d0 <HAL_GetTick>
 8006210:	4602      	mov	r2, r0
 8006212:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006214:	1a9b      	subs	r3, r3, r2
 8006216:	683a      	ldr	r2, [r7, #0]
 8006218:	4413      	add	r3, r2
 800621a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800621c:	f7fd f8d8 	bl	80033d0 <HAL_GetTick>
 8006220:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006222:	4b39      	ldr	r3, [pc, #228]	; (8006308 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	015b      	lsls	r3, r3, #5
 8006228:	0d1b      	lsrs	r3, r3, #20
 800622a:	69fa      	ldr	r2, [r7, #28]
 800622c:	fb02 f303 	mul.w	r3, r2, r3
 8006230:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006232:	e054      	b.n	80062de <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800623a:	d050      	beq.n	80062de <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800623c:	f7fd f8c8 	bl	80033d0 <HAL_GetTick>
 8006240:	4602      	mov	r2, r0
 8006242:	69bb      	ldr	r3, [r7, #24]
 8006244:	1ad3      	subs	r3, r2, r3
 8006246:	69fa      	ldr	r2, [r7, #28]
 8006248:	429a      	cmp	r2, r3
 800624a:	d902      	bls.n	8006252 <SPI_WaitFlagStateUntilTimeout+0x56>
 800624c:	69fb      	ldr	r3, [r7, #28]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d13d      	bne.n	80062ce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	685a      	ldr	r2, [r3, #4]
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006260:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800626a:	d111      	bne.n	8006290 <SPI_WaitFlagStateUntilTimeout+0x94>
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	689b      	ldr	r3, [r3, #8]
 8006270:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006274:	d004      	beq.n	8006280 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	689b      	ldr	r3, [r3, #8]
 800627a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800627e:	d107      	bne.n	8006290 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	681a      	ldr	r2, [r3, #0]
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800628e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006294:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006298:	d10f      	bne.n	80062ba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	681a      	ldr	r2, [r3, #0]
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80062a8:	601a      	str	r2, [r3, #0]
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	681a      	ldr	r2, [r3, #0]
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80062b8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	2201      	movs	r2, #1
 80062be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	2200      	movs	r2, #0
 80062c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80062ca:	2303      	movs	r3, #3
 80062cc:	e017      	b.n	80062fe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80062ce:	697b      	ldr	r3, [r7, #20]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d101      	bne.n	80062d8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80062d4:	2300      	movs	r3, #0
 80062d6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80062d8:	697b      	ldr	r3, [r7, #20]
 80062da:	3b01      	subs	r3, #1
 80062dc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	689a      	ldr	r2, [r3, #8]
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	4013      	ands	r3, r2
 80062e8:	68ba      	ldr	r2, [r7, #8]
 80062ea:	429a      	cmp	r2, r3
 80062ec:	bf0c      	ite	eq
 80062ee:	2301      	moveq	r3, #1
 80062f0:	2300      	movne	r3, #0
 80062f2:	b2db      	uxtb	r3, r3
 80062f4:	461a      	mov	r2, r3
 80062f6:	79fb      	ldrb	r3, [r7, #7]
 80062f8:	429a      	cmp	r2, r3
 80062fa:	d19b      	bne.n	8006234 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80062fc:	2300      	movs	r3, #0
}
 80062fe:	4618      	mov	r0, r3
 8006300:	3720      	adds	r7, #32
 8006302:	46bd      	mov	sp, r7
 8006304:	bd80      	pop	{r7, pc}
 8006306:	bf00      	nop
 8006308:	20000058 	.word	0x20000058

0800630c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b088      	sub	sp, #32
 8006310:	af02      	add	r7, sp, #8
 8006312:	60f8      	str	r0, [r7, #12]
 8006314:	60b9      	str	r1, [r7, #8]
 8006316:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006318:	4b1b      	ldr	r3, [pc, #108]	; (8006388 <SPI_EndRxTxTransaction+0x7c>)
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4a1b      	ldr	r2, [pc, #108]	; (800638c <SPI_EndRxTxTransaction+0x80>)
 800631e:	fba2 2303 	umull	r2, r3, r2, r3
 8006322:	0d5b      	lsrs	r3, r3, #21
 8006324:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006328:	fb02 f303 	mul.w	r3, r2, r3
 800632c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006336:	d112      	bne.n	800635e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	9300      	str	r3, [sp, #0]
 800633c:	68bb      	ldr	r3, [r7, #8]
 800633e:	2200      	movs	r2, #0
 8006340:	2180      	movs	r1, #128	; 0x80
 8006342:	68f8      	ldr	r0, [r7, #12]
 8006344:	f7ff ff5a 	bl	80061fc <SPI_WaitFlagStateUntilTimeout>
 8006348:	4603      	mov	r3, r0
 800634a:	2b00      	cmp	r3, #0
 800634c:	d016      	beq.n	800637c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006352:	f043 0220 	orr.w	r2, r3, #32
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800635a:	2303      	movs	r3, #3
 800635c:	e00f      	b.n	800637e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800635e:	697b      	ldr	r3, [r7, #20]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d00a      	beq.n	800637a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	3b01      	subs	r3, #1
 8006368:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	689b      	ldr	r3, [r3, #8]
 8006370:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006374:	2b80      	cmp	r3, #128	; 0x80
 8006376:	d0f2      	beq.n	800635e <SPI_EndRxTxTransaction+0x52>
 8006378:	e000      	b.n	800637c <SPI_EndRxTxTransaction+0x70>
        break;
 800637a:	bf00      	nop
  }

  return HAL_OK;
 800637c:	2300      	movs	r3, #0
}
 800637e:	4618      	mov	r0, r3
 8006380:	3718      	adds	r7, #24
 8006382:	46bd      	mov	sp, r7
 8006384:	bd80      	pop	{r7, pc}
 8006386:	bf00      	nop
 8006388:	20000058 	.word	0x20000058
 800638c:	165e9f81 	.word	0x165e9f81

08006390 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b082      	sub	sp, #8
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d101      	bne.n	80063a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800639e:	2301      	movs	r3, #1
 80063a0:	e041      	b.n	8006426 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063a8:	b2db      	uxtb	r3, r3
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d106      	bne.n	80063bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	2200      	movs	r2, #0
 80063b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80063b6:	6878      	ldr	r0, [r7, #4]
 80063b8:	f7fc fd9c 	bl	8002ef4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2202      	movs	r2, #2
 80063c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681a      	ldr	r2, [r3, #0]
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	3304      	adds	r3, #4
 80063cc:	4619      	mov	r1, r3
 80063ce:	4610      	mov	r0, r2
 80063d0:	f000 fa96 	bl	8006900 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2201      	movs	r2, #1
 80063d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2201      	movs	r2, #1
 80063e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2201      	movs	r2, #1
 80063e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2201      	movs	r2, #1
 80063f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2201      	movs	r2, #1
 80063f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2201      	movs	r2, #1
 8006400:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2201      	movs	r2, #1
 8006408:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2201      	movs	r2, #1
 8006410:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2201      	movs	r2, #1
 8006418:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2201      	movs	r2, #1
 8006420:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006424:	2300      	movs	r3, #0
}
 8006426:	4618      	mov	r0, r3
 8006428:	3708      	adds	r7, #8
 800642a:	46bd      	mov	sp, r7
 800642c:	bd80      	pop	{r7, pc}
	...

08006430 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006430:	b480      	push	{r7}
 8006432:	b085      	sub	sp, #20
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800643e:	b2db      	uxtb	r3, r3
 8006440:	2b01      	cmp	r3, #1
 8006442:	d001      	beq.n	8006448 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006444:	2301      	movs	r3, #1
 8006446:	e04e      	b.n	80064e6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2202      	movs	r2, #2
 800644c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	68da      	ldr	r2, [r3, #12]
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f042 0201 	orr.w	r2, r2, #1
 800645e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	4a23      	ldr	r2, [pc, #140]	; (80064f4 <HAL_TIM_Base_Start_IT+0xc4>)
 8006466:	4293      	cmp	r3, r2
 8006468:	d022      	beq.n	80064b0 <HAL_TIM_Base_Start_IT+0x80>
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006472:	d01d      	beq.n	80064b0 <HAL_TIM_Base_Start_IT+0x80>
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	4a1f      	ldr	r2, [pc, #124]	; (80064f8 <HAL_TIM_Base_Start_IT+0xc8>)
 800647a:	4293      	cmp	r3, r2
 800647c:	d018      	beq.n	80064b0 <HAL_TIM_Base_Start_IT+0x80>
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	4a1e      	ldr	r2, [pc, #120]	; (80064fc <HAL_TIM_Base_Start_IT+0xcc>)
 8006484:	4293      	cmp	r3, r2
 8006486:	d013      	beq.n	80064b0 <HAL_TIM_Base_Start_IT+0x80>
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	4a1c      	ldr	r2, [pc, #112]	; (8006500 <HAL_TIM_Base_Start_IT+0xd0>)
 800648e:	4293      	cmp	r3, r2
 8006490:	d00e      	beq.n	80064b0 <HAL_TIM_Base_Start_IT+0x80>
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	4a1b      	ldr	r2, [pc, #108]	; (8006504 <HAL_TIM_Base_Start_IT+0xd4>)
 8006498:	4293      	cmp	r3, r2
 800649a:	d009      	beq.n	80064b0 <HAL_TIM_Base_Start_IT+0x80>
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	4a19      	ldr	r2, [pc, #100]	; (8006508 <HAL_TIM_Base_Start_IT+0xd8>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	d004      	beq.n	80064b0 <HAL_TIM_Base_Start_IT+0x80>
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	4a18      	ldr	r2, [pc, #96]	; (800650c <HAL_TIM_Base_Start_IT+0xdc>)
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d111      	bne.n	80064d4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	689b      	ldr	r3, [r3, #8]
 80064b6:	f003 0307 	and.w	r3, r3, #7
 80064ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	2b06      	cmp	r3, #6
 80064c0:	d010      	beq.n	80064e4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	681a      	ldr	r2, [r3, #0]
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f042 0201 	orr.w	r2, r2, #1
 80064d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064d2:	e007      	b.n	80064e4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	681a      	ldr	r2, [r3, #0]
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f042 0201 	orr.w	r2, r2, #1
 80064e2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80064e4:	2300      	movs	r3, #0
}
 80064e6:	4618      	mov	r0, r3
 80064e8:	3714      	adds	r7, #20
 80064ea:	46bd      	mov	sp, r7
 80064ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f0:	4770      	bx	lr
 80064f2:	bf00      	nop
 80064f4:	40010000 	.word	0x40010000
 80064f8:	40000400 	.word	0x40000400
 80064fc:	40000800 	.word	0x40000800
 8006500:	40000c00 	.word	0x40000c00
 8006504:	40010400 	.word	0x40010400
 8006508:	40014000 	.word	0x40014000
 800650c:	40001800 	.word	0x40001800

08006510 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b082      	sub	sp, #8
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	691b      	ldr	r3, [r3, #16]
 800651e:	f003 0302 	and.w	r3, r3, #2
 8006522:	2b02      	cmp	r3, #2
 8006524:	d122      	bne.n	800656c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	68db      	ldr	r3, [r3, #12]
 800652c:	f003 0302 	and.w	r3, r3, #2
 8006530:	2b02      	cmp	r3, #2
 8006532:	d11b      	bne.n	800656c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f06f 0202 	mvn.w	r2, #2
 800653c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2201      	movs	r2, #1
 8006542:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	699b      	ldr	r3, [r3, #24]
 800654a:	f003 0303 	and.w	r3, r3, #3
 800654e:	2b00      	cmp	r3, #0
 8006550:	d003      	beq.n	800655a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006552:	6878      	ldr	r0, [r7, #4]
 8006554:	f000 f9b5 	bl	80068c2 <HAL_TIM_IC_CaptureCallback>
 8006558:	e005      	b.n	8006566 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f000 f9a7 	bl	80068ae <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006560:	6878      	ldr	r0, [r7, #4]
 8006562:	f000 f9b8 	bl	80068d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2200      	movs	r2, #0
 800656a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	691b      	ldr	r3, [r3, #16]
 8006572:	f003 0304 	and.w	r3, r3, #4
 8006576:	2b04      	cmp	r3, #4
 8006578:	d122      	bne.n	80065c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	68db      	ldr	r3, [r3, #12]
 8006580:	f003 0304 	and.w	r3, r3, #4
 8006584:	2b04      	cmp	r3, #4
 8006586:	d11b      	bne.n	80065c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f06f 0204 	mvn.w	r2, #4
 8006590:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	2202      	movs	r2, #2
 8006596:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	699b      	ldr	r3, [r3, #24]
 800659e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d003      	beq.n	80065ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065a6:	6878      	ldr	r0, [r7, #4]
 80065a8:	f000 f98b 	bl	80068c2 <HAL_TIM_IC_CaptureCallback>
 80065ac:	e005      	b.n	80065ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065ae:	6878      	ldr	r0, [r7, #4]
 80065b0:	f000 f97d 	bl	80068ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065b4:	6878      	ldr	r0, [r7, #4]
 80065b6:	f000 f98e 	bl	80068d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2200      	movs	r2, #0
 80065be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	691b      	ldr	r3, [r3, #16]
 80065c6:	f003 0308 	and.w	r3, r3, #8
 80065ca:	2b08      	cmp	r3, #8
 80065cc:	d122      	bne.n	8006614 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	68db      	ldr	r3, [r3, #12]
 80065d4:	f003 0308 	and.w	r3, r3, #8
 80065d8:	2b08      	cmp	r3, #8
 80065da:	d11b      	bne.n	8006614 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f06f 0208 	mvn.w	r2, #8
 80065e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2204      	movs	r2, #4
 80065ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	69db      	ldr	r3, [r3, #28]
 80065f2:	f003 0303 	and.w	r3, r3, #3
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d003      	beq.n	8006602 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065fa:	6878      	ldr	r0, [r7, #4]
 80065fc:	f000 f961 	bl	80068c2 <HAL_TIM_IC_CaptureCallback>
 8006600:	e005      	b.n	800660e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006602:	6878      	ldr	r0, [r7, #4]
 8006604:	f000 f953 	bl	80068ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006608:	6878      	ldr	r0, [r7, #4]
 800660a:	f000 f964 	bl	80068d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	2200      	movs	r2, #0
 8006612:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	691b      	ldr	r3, [r3, #16]
 800661a:	f003 0310 	and.w	r3, r3, #16
 800661e:	2b10      	cmp	r3, #16
 8006620:	d122      	bne.n	8006668 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	68db      	ldr	r3, [r3, #12]
 8006628:	f003 0310 	and.w	r3, r3, #16
 800662c:	2b10      	cmp	r3, #16
 800662e:	d11b      	bne.n	8006668 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f06f 0210 	mvn.w	r2, #16
 8006638:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2208      	movs	r2, #8
 800663e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	69db      	ldr	r3, [r3, #28]
 8006646:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800664a:	2b00      	cmp	r3, #0
 800664c:	d003      	beq.n	8006656 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800664e:	6878      	ldr	r0, [r7, #4]
 8006650:	f000 f937 	bl	80068c2 <HAL_TIM_IC_CaptureCallback>
 8006654:	e005      	b.n	8006662 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006656:	6878      	ldr	r0, [r7, #4]
 8006658:	f000 f929 	bl	80068ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800665c:	6878      	ldr	r0, [r7, #4]
 800665e:	f000 f93a 	bl	80068d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2200      	movs	r2, #0
 8006666:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	691b      	ldr	r3, [r3, #16]
 800666e:	f003 0301 	and.w	r3, r3, #1
 8006672:	2b01      	cmp	r3, #1
 8006674:	d10e      	bne.n	8006694 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	68db      	ldr	r3, [r3, #12]
 800667c:	f003 0301 	and.w	r3, r3, #1
 8006680:	2b01      	cmp	r3, #1
 8006682:	d107      	bne.n	8006694 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f06f 0201 	mvn.w	r2, #1
 800668c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800668e:	6878      	ldr	r0, [r7, #4]
 8006690:	f7fb ff36 	bl	8002500 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	691b      	ldr	r3, [r3, #16]
 800669a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800669e:	2b80      	cmp	r3, #128	; 0x80
 80066a0:	d10e      	bne.n	80066c0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	68db      	ldr	r3, [r3, #12]
 80066a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066ac:	2b80      	cmp	r3, #128	; 0x80
 80066ae:	d107      	bne.n	80066c0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80066b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80066ba:	6878      	ldr	r0, [r7, #4]
 80066bc:	f000 fae0 	bl	8006c80 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	691b      	ldr	r3, [r3, #16]
 80066c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066ca:	2b40      	cmp	r3, #64	; 0x40
 80066cc:	d10e      	bne.n	80066ec <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	68db      	ldr	r3, [r3, #12]
 80066d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066d8:	2b40      	cmp	r3, #64	; 0x40
 80066da:	d107      	bne.n	80066ec <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80066e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80066e6:	6878      	ldr	r0, [r7, #4]
 80066e8:	f000 f8ff 	bl	80068ea <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	691b      	ldr	r3, [r3, #16]
 80066f2:	f003 0320 	and.w	r3, r3, #32
 80066f6:	2b20      	cmp	r3, #32
 80066f8:	d10e      	bne.n	8006718 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	68db      	ldr	r3, [r3, #12]
 8006700:	f003 0320 	and.w	r3, r3, #32
 8006704:	2b20      	cmp	r3, #32
 8006706:	d107      	bne.n	8006718 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f06f 0220 	mvn.w	r2, #32
 8006710:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006712:	6878      	ldr	r0, [r7, #4]
 8006714:	f000 faaa 	bl	8006c6c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006718:	bf00      	nop
 800671a:	3708      	adds	r7, #8
 800671c:	46bd      	mov	sp, r7
 800671e:	bd80      	pop	{r7, pc}

08006720 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b084      	sub	sp, #16
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
 8006728:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800672a:	2300      	movs	r3, #0
 800672c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006734:	2b01      	cmp	r3, #1
 8006736:	d101      	bne.n	800673c <HAL_TIM_ConfigClockSource+0x1c>
 8006738:	2302      	movs	r3, #2
 800673a:	e0b4      	b.n	80068a6 <HAL_TIM_ConfigClockSource+0x186>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2201      	movs	r2, #1
 8006740:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2202      	movs	r2, #2
 8006748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	689b      	ldr	r3, [r3, #8]
 8006752:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006754:	68bb      	ldr	r3, [r7, #8]
 8006756:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800675a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800675c:	68bb      	ldr	r3, [r7, #8]
 800675e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006762:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	68ba      	ldr	r2, [r7, #8]
 800676a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006774:	d03e      	beq.n	80067f4 <HAL_TIM_ConfigClockSource+0xd4>
 8006776:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800677a:	f200 8087 	bhi.w	800688c <HAL_TIM_ConfigClockSource+0x16c>
 800677e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006782:	f000 8086 	beq.w	8006892 <HAL_TIM_ConfigClockSource+0x172>
 8006786:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800678a:	d87f      	bhi.n	800688c <HAL_TIM_ConfigClockSource+0x16c>
 800678c:	2b70      	cmp	r3, #112	; 0x70
 800678e:	d01a      	beq.n	80067c6 <HAL_TIM_ConfigClockSource+0xa6>
 8006790:	2b70      	cmp	r3, #112	; 0x70
 8006792:	d87b      	bhi.n	800688c <HAL_TIM_ConfigClockSource+0x16c>
 8006794:	2b60      	cmp	r3, #96	; 0x60
 8006796:	d050      	beq.n	800683a <HAL_TIM_ConfigClockSource+0x11a>
 8006798:	2b60      	cmp	r3, #96	; 0x60
 800679a:	d877      	bhi.n	800688c <HAL_TIM_ConfigClockSource+0x16c>
 800679c:	2b50      	cmp	r3, #80	; 0x50
 800679e:	d03c      	beq.n	800681a <HAL_TIM_ConfigClockSource+0xfa>
 80067a0:	2b50      	cmp	r3, #80	; 0x50
 80067a2:	d873      	bhi.n	800688c <HAL_TIM_ConfigClockSource+0x16c>
 80067a4:	2b40      	cmp	r3, #64	; 0x40
 80067a6:	d058      	beq.n	800685a <HAL_TIM_ConfigClockSource+0x13a>
 80067a8:	2b40      	cmp	r3, #64	; 0x40
 80067aa:	d86f      	bhi.n	800688c <HAL_TIM_ConfigClockSource+0x16c>
 80067ac:	2b30      	cmp	r3, #48	; 0x30
 80067ae:	d064      	beq.n	800687a <HAL_TIM_ConfigClockSource+0x15a>
 80067b0:	2b30      	cmp	r3, #48	; 0x30
 80067b2:	d86b      	bhi.n	800688c <HAL_TIM_ConfigClockSource+0x16c>
 80067b4:	2b20      	cmp	r3, #32
 80067b6:	d060      	beq.n	800687a <HAL_TIM_ConfigClockSource+0x15a>
 80067b8:	2b20      	cmp	r3, #32
 80067ba:	d867      	bhi.n	800688c <HAL_TIM_ConfigClockSource+0x16c>
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d05c      	beq.n	800687a <HAL_TIM_ConfigClockSource+0x15a>
 80067c0:	2b10      	cmp	r3, #16
 80067c2:	d05a      	beq.n	800687a <HAL_TIM_ConfigClockSource+0x15a>
 80067c4:	e062      	b.n	800688c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6818      	ldr	r0, [r3, #0]
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	6899      	ldr	r1, [r3, #8]
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	685a      	ldr	r2, [r3, #4]
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	68db      	ldr	r3, [r3, #12]
 80067d6:	f000 f9ad 	bl	8006b34 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	689b      	ldr	r3, [r3, #8]
 80067e0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80067e2:	68bb      	ldr	r3, [r7, #8]
 80067e4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80067e8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	68ba      	ldr	r2, [r7, #8]
 80067f0:	609a      	str	r2, [r3, #8]
      break;
 80067f2:	e04f      	b.n	8006894 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	6818      	ldr	r0, [r3, #0]
 80067f8:	683b      	ldr	r3, [r7, #0]
 80067fa:	6899      	ldr	r1, [r3, #8]
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	685a      	ldr	r2, [r3, #4]
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	68db      	ldr	r3, [r3, #12]
 8006804:	f000 f996 	bl	8006b34 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	689a      	ldr	r2, [r3, #8]
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006816:	609a      	str	r2, [r3, #8]
      break;
 8006818:	e03c      	b.n	8006894 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6818      	ldr	r0, [r3, #0]
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	6859      	ldr	r1, [r3, #4]
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	68db      	ldr	r3, [r3, #12]
 8006826:	461a      	mov	r2, r3
 8006828:	f000 f90a 	bl	8006a40 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	2150      	movs	r1, #80	; 0x50
 8006832:	4618      	mov	r0, r3
 8006834:	f000 f963 	bl	8006afe <TIM_ITRx_SetConfig>
      break;
 8006838:	e02c      	b.n	8006894 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6818      	ldr	r0, [r3, #0]
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	6859      	ldr	r1, [r3, #4]
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	68db      	ldr	r3, [r3, #12]
 8006846:	461a      	mov	r2, r3
 8006848:	f000 f929 	bl	8006a9e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	2160      	movs	r1, #96	; 0x60
 8006852:	4618      	mov	r0, r3
 8006854:	f000 f953 	bl	8006afe <TIM_ITRx_SetConfig>
      break;
 8006858:	e01c      	b.n	8006894 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6818      	ldr	r0, [r3, #0]
 800685e:	683b      	ldr	r3, [r7, #0]
 8006860:	6859      	ldr	r1, [r3, #4]
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	68db      	ldr	r3, [r3, #12]
 8006866:	461a      	mov	r2, r3
 8006868:	f000 f8ea 	bl	8006a40 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	2140      	movs	r1, #64	; 0x40
 8006872:	4618      	mov	r0, r3
 8006874:	f000 f943 	bl	8006afe <TIM_ITRx_SetConfig>
      break;
 8006878:	e00c      	b.n	8006894 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681a      	ldr	r2, [r3, #0]
 800687e:	683b      	ldr	r3, [r7, #0]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	4619      	mov	r1, r3
 8006884:	4610      	mov	r0, r2
 8006886:	f000 f93a 	bl	8006afe <TIM_ITRx_SetConfig>
      break;
 800688a:	e003      	b.n	8006894 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800688c:	2301      	movs	r3, #1
 800688e:	73fb      	strb	r3, [r7, #15]
      break;
 8006890:	e000      	b.n	8006894 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006892:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2201      	movs	r2, #1
 8006898:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2200      	movs	r2, #0
 80068a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80068a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80068a6:	4618      	mov	r0, r3
 80068a8:	3710      	adds	r7, #16
 80068aa:	46bd      	mov	sp, r7
 80068ac:	bd80      	pop	{r7, pc}

080068ae <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80068ae:	b480      	push	{r7}
 80068b0:	b083      	sub	sp, #12
 80068b2:	af00      	add	r7, sp, #0
 80068b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80068b6:	bf00      	nop
 80068b8:	370c      	adds	r7, #12
 80068ba:	46bd      	mov	sp, r7
 80068bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c0:	4770      	bx	lr

080068c2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80068c2:	b480      	push	{r7}
 80068c4:	b083      	sub	sp, #12
 80068c6:	af00      	add	r7, sp, #0
 80068c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80068ca:	bf00      	nop
 80068cc:	370c      	adds	r7, #12
 80068ce:	46bd      	mov	sp, r7
 80068d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d4:	4770      	bx	lr

080068d6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80068d6:	b480      	push	{r7}
 80068d8:	b083      	sub	sp, #12
 80068da:	af00      	add	r7, sp, #0
 80068dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80068de:	bf00      	nop
 80068e0:	370c      	adds	r7, #12
 80068e2:	46bd      	mov	sp, r7
 80068e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e8:	4770      	bx	lr

080068ea <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80068ea:	b480      	push	{r7}
 80068ec:	b083      	sub	sp, #12
 80068ee:	af00      	add	r7, sp, #0
 80068f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80068f2:	bf00      	nop
 80068f4:	370c      	adds	r7, #12
 80068f6:	46bd      	mov	sp, r7
 80068f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fc:	4770      	bx	lr
	...

08006900 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006900:	b480      	push	{r7}
 8006902:	b085      	sub	sp, #20
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
 8006908:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	4a40      	ldr	r2, [pc, #256]	; (8006a14 <TIM_Base_SetConfig+0x114>)
 8006914:	4293      	cmp	r3, r2
 8006916:	d013      	beq.n	8006940 <TIM_Base_SetConfig+0x40>
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800691e:	d00f      	beq.n	8006940 <TIM_Base_SetConfig+0x40>
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	4a3d      	ldr	r2, [pc, #244]	; (8006a18 <TIM_Base_SetConfig+0x118>)
 8006924:	4293      	cmp	r3, r2
 8006926:	d00b      	beq.n	8006940 <TIM_Base_SetConfig+0x40>
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	4a3c      	ldr	r2, [pc, #240]	; (8006a1c <TIM_Base_SetConfig+0x11c>)
 800692c:	4293      	cmp	r3, r2
 800692e:	d007      	beq.n	8006940 <TIM_Base_SetConfig+0x40>
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	4a3b      	ldr	r2, [pc, #236]	; (8006a20 <TIM_Base_SetConfig+0x120>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d003      	beq.n	8006940 <TIM_Base_SetConfig+0x40>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	4a3a      	ldr	r2, [pc, #232]	; (8006a24 <TIM_Base_SetConfig+0x124>)
 800693c:	4293      	cmp	r3, r2
 800693e:	d108      	bne.n	8006952 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006946:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	685b      	ldr	r3, [r3, #4]
 800694c:	68fa      	ldr	r2, [r7, #12]
 800694e:	4313      	orrs	r3, r2
 8006950:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	4a2f      	ldr	r2, [pc, #188]	; (8006a14 <TIM_Base_SetConfig+0x114>)
 8006956:	4293      	cmp	r3, r2
 8006958:	d02b      	beq.n	80069b2 <TIM_Base_SetConfig+0xb2>
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006960:	d027      	beq.n	80069b2 <TIM_Base_SetConfig+0xb2>
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	4a2c      	ldr	r2, [pc, #176]	; (8006a18 <TIM_Base_SetConfig+0x118>)
 8006966:	4293      	cmp	r3, r2
 8006968:	d023      	beq.n	80069b2 <TIM_Base_SetConfig+0xb2>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	4a2b      	ldr	r2, [pc, #172]	; (8006a1c <TIM_Base_SetConfig+0x11c>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d01f      	beq.n	80069b2 <TIM_Base_SetConfig+0xb2>
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	4a2a      	ldr	r2, [pc, #168]	; (8006a20 <TIM_Base_SetConfig+0x120>)
 8006976:	4293      	cmp	r3, r2
 8006978:	d01b      	beq.n	80069b2 <TIM_Base_SetConfig+0xb2>
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	4a29      	ldr	r2, [pc, #164]	; (8006a24 <TIM_Base_SetConfig+0x124>)
 800697e:	4293      	cmp	r3, r2
 8006980:	d017      	beq.n	80069b2 <TIM_Base_SetConfig+0xb2>
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	4a28      	ldr	r2, [pc, #160]	; (8006a28 <TIM_Base_SetConfig+0x128>)
 8006986:	4293      	cmp	r3, r2
 8006988:	d013      	beq.n	80069b2 <TIM_Base_SetConfig+0xb2>
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	4a27      	ldr	r2, [pc, #156]	; (8006a2c <TIM_Base_SetConfig+0x12c>)
 800698e:	4293      	cmp	r3, r2
 8006990:	d00f      	beq.n	80069b2 <TIM_Base_SetConfig+0xb2>
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	4a26      	ldr	r2, [pc, #152]	; (8006a30 <TIM_Base_SetConfig+0x130>)
 8006996:	4293      	cmp	r3, r2
 8006998:	d00b      	beq.n	80069b2 <TIM_Base_SetConfig+0xb2>
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	4a25      	ldr	r2, [pc, #148]	; (8006a34 <TIM_Base_SetConfig+0x134>)
 800699e:	4293      	cmp	r3, r2
 80069a0:	d007      	beq.n	80069b2 <TIM_Base_SetConfig+0xb2>
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	4a24      	ldr	r2, [pc, #144]	; (8006a38 <TIM_Base_SetConfig+0x138>)
 80069a6:	4293      	cmp	r3, r2
 80069a8:	d003      	beq.n	80069b2 <TIM_Base_SetConfig+0xb2>
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	4a23      	ldr	r2, [pc, #140]	; (8006a3c <TIM_Base_SetConfig+0x13c>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d108      	bne.n	80069c4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80069ba:	683b      	ldr	r3, [r7, #0]
 80069bc:	68db      	ldr	r3, [r3, #12]
 80069be:	68fa      	ldr	r2, [r7, #12]
 80069c0:	4313      	orrs	r3, r2
 80069c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	695b      	ldr	r3, [r3, #20]
 80069ce:	4313      	orrs	r3, r2
 80069d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	68fa      	ldr	r2, [r7, #12]
 80069d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	689a      	ldr	r2, [r3, #8]
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	681a      	ldr	r2, [r3, #0]
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	4a0a      	ldr	r2, [pc, #40]	; (8006a14 <TIM_Base_SetConfig+0x114>)
 80069ec:	4293      	cmp	r3, r2
 80069ee:	d003      	beq.n	80069f8 <TIM_Base_SetConfig+0xf8>
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	4a0c      	ldr	r2, [pc, #48]	; (8006a24 <TIM_Base_SetConfig+0x124>)
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d103      	bne.n	8006a00 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80069f8:	683b      	ldr	r3, [r7, #0]
 80069fa:	691a      	ldr	r2, [r3, #16]
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2201      	movs	r2, #1
 8006a04:	615a      	str	r2, [r3, #20]
}
 8006a06:	bf00      	nop
 8006a08:	3714      	adds	r7, #20
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a10:	4770      	bx	lr
 8006a12:	bf00      	nop
 8006a14:	40010000 	.word	0x40010000
 8006a18:	40000400 	.word	0x40000400
 8006a1c:	40000800 	.word	0x40000800
 8006a20:	40000c00 	.word	0x40000c00
 8006a24:	40010400 	.word	0x40010400
 8006a28:	40014000 	.word	0x40014000
 8006a2c:	40014400 	.word	0x40014400
 8006a30:	40014800 	.word	0x40014800
 8006a34:	40001800 	.word	0x40001800
 8006a38:	40001c00 	.word	0x40001c00
 8006a3c:	40002000 	.word	0x40002000

08006a40 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a40:	b480      	push	{r7}
 8006a42:	b087      	sub	sp, #28
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	60f8      	str	r0, [r7, #12]
 8006a48:	60b9      	str	r1, [r7, #8]
 8006a4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	6a1b      	ldr	r3, [r3, #32]
 8006a50:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	6a1b      	ldr	r3, [r3, #32]
 8006a56:	f023 0201 	bic.w	r2, r3, #1
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	699b      	ldr	r3, [r3, #24]
 8006a62:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006a64:	693b      	ldr	r3, [r7, #16]
 8006a66:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006a6a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	011b      	lsls	r3, r3, #4
 8006a70:	693a      	ldr	r2, [r7, #16]
 8006a72:	4313      	orrs	r3, r2
 8006a74:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006a76:	697b      	ldr	r3, [r7, #20]
 8006a78:	f023 030a 	bic.w	r3, r3, #10
 8006a7c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006a7e:	697a      	ldr	r2, [r7, #20]
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	4313      	orrs	r3, r2
 8006a84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	693a      	ldr	r2, [r7, #16]
 8006a8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	697a      	ldr	r2, [r7, #20]
 8006a90:	621a      	str	r2, [r3, #32]
}
 8006a92:	bf00      	nop
 8006a94:	371c      	adds	r7, #28
 8006a96:	46bd      	mov	sp, r7
 8006a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9c:	4770      	bx	lr

08006a9e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a9e:	b480      	push	{r7}
 8006aa0:	b087      	sub	sp, #28
 8006aa2:	af00      	add	r7, sp, #0
 8006aa4:	60f8      	str	r0, [r7, #12]
 8006aa6:	60b9      	str	r1, [r7, #8]
 8006aa8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	6a1b      	ldr	r3, [r3, #32]
 8006aae:	f023 0210 	bic.w	r2, r3, #16
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	699b      	ldr	r3, [r3, #24]
 8006aba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	6a1b      	ldr	r3, [r3, #32]
 8006ac0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006ac8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	031b      	lsls	r3, r3, #12
 8006ace:	697a      	ldr	r2, [r7, #20]
 8006ad0:	4313      	orrs	r3, r2
 8006ad2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006ad4:	693b      	ldr	r3, [r7, #16]
 8006ad6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006ada:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006adc:	68bb      	ldr	r3, [r7, #8]
 8006ade:	011b      	lsls	r3, r3, #4
 8006ae0:	693a      	ldr	r2, [r7, #16]
 8006ae2:	4313      	orrs	r3, r2
 8006ae4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	697a      	ldr	r2, [r7, #20]
 8006aea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	693a      	ldr	r2, [r7, #16]
 8006af0:	621a      	str	r2, [r3, #32]
}
 8006af2:	bf00      	nop
 8006af4:	371c      	adds	r7, #28
 8006af6:	46bd      	mov	sp, r7
 8006af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afc:	4770      	bx	lr

08006afe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006afe:	b480      	push	{r7}
 8006b00:	b085      	sub	sp, #20
 8006b02:	af00      	add	r7, sp, #0
 8006b04:	6078      	str	r0, [r7, #4]
 8006b06:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	689b      	ldr	r3, [r3, #8]
 8006b0c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b14:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006b16:	683a      	ldr	r2, [r7, #0]
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	f043 0307 	orr.w	r3, r3, #7
 8006b20:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	68fa      	ldr	r2, [r7, #12]
 8006b26:	609a      	str	r2, [r3, #8]
}
 8006b28:	bf00      	nop
 8006b2a:	3714      	adds	r7, #20
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b32:	4770      	bx	lr

08006b34 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006b34:	b480      	push	{r7}
 8006b36:	b087      	sub	sp, #28
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	60f8      	str	r0, [r7, #12]
 8006b3c:	60b9      	str	r1, [r7, #8]
 8006b3e:	607a      	str	r2, [r7, #4]
 8006b40:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	689b      	ldr	r3, [r3, #8]
 8006b46:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b48:	697b      	ldr	r3, [r7, #20]
 8006b4a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006b4e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	021a      	lsls	r2, r3, #8
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	431a      	orrs	r2, r3
 8006b58:	68bb      	ldr	r3, [r7, #8]
 8006b5a:	4313      	orrs	r3, r2
 8006b5c:	697a      	ldr	r2, [r7, #20]
 8006b5e:	4313      	orrs	r3, r2
 8006b60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	697a      	ldr	r2, [r7, #20]
 8006b66:	609a      	str	r2, [r3, #8]
}
 8006b68:	bf00      	nop
 8006b6a:	371c      	adds	r7, #28
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b72:	4770      	bx	lr

08006b74 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006b74:	b480      	push	{r7}
 8006b76:	b085      	sub	sp, #20
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
 8006b7c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b84:	2b01      	cmp	r3, #1
 8006b86:	d101      	bne.n	8006b8c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006b88:	2302      	movs	r3, #2
 8006b8a:	e05a      	b.n	8006c42 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2201      	movs	r2, #1
 8006b90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2202      	movs	r2, #2
 8006b98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	685b      	ldr	r3, [r3, #4]
 8006ba2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	689b      	ldr	r3, [r3, #8]
 8006baa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006bb2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	68fa      	ldr	r2, [r7, #12]
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	68fa      	ldr	r2, [r7, #12]
 8006bc4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	4a21      	ldr	r2, [pc, #132]	; (8006c50 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d022      	beq.n	8006c16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006bd8:	d01d      	beq.n	8006c16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	4a1d      	ldr	r2, [pc, #116]	; (8006c54 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d018      	beq.n	8006c16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	4a1b      	ldr	r2, [pc, #108]	; (8006c58 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d013      	beq.n	8006c16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	4a1a      	ldr	r2, [pc, #104]	; (8006c5c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d00e      	beq.n	8006c16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	4a18      	ldr	r2, [pc, #96]	; (8006c60 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d009      	beq.n	8006c16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	4a17      	ldr	r2, [pc, #92]	; (8006c64 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006c08:	4293      	cmp	r3, r2
 8006c0a:	d004      	beq.n	8006c16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	4a15      	ldr	r2, [pc, #84]	; (8006c68 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006c12:	4293      	cmp	r3, r2
 8006c14:	d10c      	bne.n	8006c30 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006c16:	68bb      	ldr	r3, [r7, #8]
 8006c18:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c1c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	685b      	ldr	r3, [r3, #4]
 8006c22:	68ba      	ldr	r2, [r7, #8]
 8006c24:	4313      	orrs	r3, r2
 8006c26:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	68ba      	ldr	r2, [r7, #8]
 8006c2e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2201      	movs	r2, #1
 8006c34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006c40:	2300      	movs	r3, #0
}
 8006c42:	4618      	mov	r0, r3
 8006c44:	3714      	adds	r7, #20
 8006c46:	46bd      	mov	sp, r7
 8006c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4c:	4770      	bx	lr
 8006c4e:	bf00      	nop
 8006c50:	40010000 	.word	0x40010000
 8006c54:	40000400 	.word	0x40000400
 8006c58:	40000800 	.word	0x40000800
 8006c5c:	40000c00 	.word	0x40000c00
 8006c60:	40010400 	.word	0x40010400
 8006c64:	40014000 	.word	0x40014000
 8006c68:	40001800 	.word	0x40001800

08006c6c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006c6c:	b480      	push	{r7}
 8006c6e:	b083      	sub	sp, #12
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006c74:	bf00      	nop
 8006c76:	370c      	adds	r7, #12
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7e:	4770      	bx	lr

08006c80 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006c80:	b480      	push	{r7}
 8006c82:	b083      	sub	sp, #12
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006c88:	bf00      	nop
 8006c8a:	370c      	adds	r7, #12
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c92:	4770      	bx	lr

08006c94 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b082      	sub	sp, #8
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d101      	bne.n	8006ca6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	e03f      	b.n	8006d26 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006cac:	b2db      	uxtb	r3, r3
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d106      	bne.n	8006cc0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006cba:	6878      	ldr	r0, [r7, #4]
 8006cbc:	f7fc f940 	bl	8002f40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2224      	movs	r2, #36	; 0x24
 8006cc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	68da      	ldr	r2, [r3, #12]
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006cd6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006cd8:	6878      	ldr	r0, [r7, #4]
 8006cda:	f000 fe27 	bl	800792c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	691a      	ldr	r2, [r3, #16]
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006cec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	695a      	ldr	r2, [r3, #20]
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006cfc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	68da      	ldr	r2, [r3, #12]
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006d0c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2200      	movs	r2, #0
 8006d12:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2220      	movs	r2, #32
 8006d18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2220      	movs	r2, #32
 8006d20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006d24:	2300      	movs	r3, #0
}
 8006d26:	4618      	mov	r0, r3
 8006d28:	3708      	adds	r7, #8
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bd80      	pop	{r7, pc}

08006d2e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006d2e:	b580      	push	{r7, lr}
 8006d30:	b084      	sub	sp, #16
 8006d32:	af00      	add	r7, sp, #0
 8006d34:	60f8      	str	r0, [r7, #12]
 8006d36:	60b9      	str	r1, [r7, #8]
 8006d38:	4613      	mov	r3, r2
 8006d3a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006d42:	b2db      	uxtb	r3, r3
 8006d44:	2b20      	cmp	r3, #32
 8006d46:	d11d      	bne.n	8006d84 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d48:	68bb      	ldr	r3, [r7, #8]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d002      	beq.n	8006d54 <HAL_UART_Receive_IT+0x26>
 8006d4e:	88fb      	ldrh	r3, [r7, #6]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d101      	bne.n	8006d58 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006d54:	2301      	movs	r3, #1
 8006d56:	e016      	b.n	8006d86 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d5e:	2b01      	cmp	r3, #1
 8006d60:	d101      	bne.n	8006d66 <HAL_UART_Receive_IT+0x38>
 8006d62:	2302      	movs	r3, #2
 8006d64:	e00f      	b.n	8006d86 <HAL_UART_Receive_IT+0x58>
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	2201      	movs	r2, #1
 8006d6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	2200      	movs	r2, #0
 8006d72:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006d74:	88fb      	ldrh	r3, [r7, #6]
 8006d76:	461a      	mov	r2, r3
 8006d78:	68b9      	ldr	r1, [r7, #8]
 8006d7a:	68f8      	ldr	r0, [r7, #12]
 8006d7c:	f000 fbd9 	bl	8007532 <UART_Start_Receive_IT>
 8006d80:	4603      	mov	r3, r0
 8006d82:	e000      	b.n	8006d86 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006d84:	2302      	movs	r3, #2
  }
}
 8006d86:	4618      	mov	r0, r3
 8006d88:	3710      	adds	r7, #16
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	bd80      	pop	{r7, pc}
	...

08006d90 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b08c      	sub	sp, #48	; 0x30
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	60f8      	str	r0, [r7, #12]
 8006d98:	60b9      	str	r1, [r7, #8]
 8006d9a:	4613      	mov	r3, r2
 8006d9c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006da4:	b2db      	uxtb	r3, r3
 8006da6:	2b20      	cmp	r3, #32
 8006da8:	d165      	bne.n	8006e76 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8006daa:	68bb      	ldr	r3, [r7, #8]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d002      	beq.n	8006db6 <HAL_UART_Transmit_DMA+0x26>
 8006db0:	88fb      	ldrh	r3, [r7, #6]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d101      	bne.n	8006dba <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8006db6:	2301      	movs	r3, #1
 8006db8:	e05e      	b.n	8006e78 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006dc0:	2b01      	cmp	r3, #1
 8006dc2:	d101      	bne.n	8006dc8 <HAL_UART_Transmit_DMA+0x38>
 8006dc4:	2302      	movs	r3, #2
 8006dc6:	e057      	b.n	8006e78 <HAL_UART_Transmit_DMA+0xe8>
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	2201      	movs	r2, #1
 8006dcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8006dd0:	68ba      	ldr	r2, [r7, #8]
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	88fa      	ldrh	r2, [r7, #6]
 8006dda:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	88fa      	ldrh	r2, [r7, #6]
 8006de0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	2200      	movs	r2, #0
 8006de6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	2221      	movs	r2, #33	; 0x21
 8006dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006df4:	4a22      	ldr	r2, [pc, #136]	; (8006e80 <HAL_UART_Transmit_DMA+0xf0>)
 8006df6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006dfc:	4a21      	ldr	r2, [pc, #132]	; (8006e84 <HAL_UART_Transmit_DMA+0xf4>)
 8006dfe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e04:	4a20      	ldr	r2, [pc, #128]	; (8006e88 <HAL_UART_Transmit_DMA+0xf8>)
 8006e06:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 8006e10:	f107 0308 	add.w	r3, r7, #8
 8006e14:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8006e1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e1c:	6819      	ldr	r1, [r3, #0]
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	3304      	adds	r3, #4
 8006e24:	461a      	mov	r2, r3
 8006e26:	88fb      	ldrh	r3, [r7, #6]
 8006e28:	f7fc fc92 	bl	8003750 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006e34:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	2200      	movs	r2, #0
 8006e3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	3314      	adds	r3, #20
 8006e44:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e46:	69bb      	ldr	r3, [r7, #24]
 8006e48:	e853 3f00 	ldrex	r3, [r3]
 8006e4c:	617b      	str	r3, [r7, #20]
   return(result);
 8006e4e:	697b      	ldr	r3, [r7, #20]
 8006e50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e54:	62bb      	str	r3, [r7, #40]	; 0x28
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	3314      	adds	r3, #20
 8006e5c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006e5e:	627a      	str	r2, [r7, #36]	; 0x24
 8006e60:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e62:	6a39      	ldr	r1, [r7, #32]
 8006e64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e66:	e841 2300 	strex	r3, r2, [r1]
 8006e6a:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e6c:	69fb      	ldr	r3, [r7, #28]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d1e5      	bne.n	8006e3e <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8006e72:	2300      	movs	r3, #0
 8006e74:	e000      	b.n	8006e78 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8006e76:	2302      	movs	r3, #2
  }
}
 8006e78:	4618      	mov	r0, r3
 8006e7a:	3730      	adds	r7, #48	; 0x30
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	bd80      	pop	{r7, pc}
 8006e80:	080073e9 	.word	0x080073e9
 8006e84:	08007483 	.word	0x08007483
 8006e88:	0800749f 	.word	0x0800749f

08006e8c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b0ba      	sub	sp, #232	; 0xe8
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	68db      	ldr	r3, [r3, #12]
 8006ea4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	695b      	ldr	r3, [r3, #20]
 8006eae:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006eb8:	2300      	movs	r3, #0
 8006eba:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006ebe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ec2:	f003 030f 	and.w	r3, r3, #15
 8006ec6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006eca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d10f      	bne.n	8006ef2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006ed2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ed6:	f003 0320 	and.w	r3, r3, #32
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d009      	beq.n	8006ef2 <HAL_UART_IRQHandler+0x66>
 8006ede:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ee2:	f003 0320 	and.w	r3, r3, #32
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d003      	beq.n	8006ef2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006eea:	6878      	ldr	r0, [r7, #4]
 8006eec:	f000 fc62 	bl	80077b4 <UART_Receive_IT>
      return;
 8006ef0:	e256      	b.n	80073a0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006ef2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	f000 80de 	beq.w	80070b8 <HAL_UART_IRQHandler+0x22c>
 8006efc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f00:	f003 0301 	and.w	r3, r3, #1
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d106      	bne.n	8006f16 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006f08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f0c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	f000 80d1 	beq.w	80070b8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006f16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f1a:	f003 0301 	and.w	r3, r3, #1
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d00b      	beq.n	8006f3a <HAL_UART_IRQHandler+0xae>
 8006f22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d005      	beq.n	8006f3a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f32:	f043 0201 	orr.w	r2, r3, #1
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006f3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f3e:	f003 0304 	and.w	r3, r3, #4
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d00b      	beq.n	8006f5e <HAL_UART_IRQHandler+0xd2>
 8006f46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f4a:	f003 0301 	and.w	r3, r3, #1
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d005      	beq.n	8006f5e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f56:	f043 0202 	orr.w	r2, r3, #2
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006f5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f62:	f003 0302 	and.w	r3, r3, #2
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d00b      	beq.n	8006f82 <HAL_UART_IRQHandler+0xf6>
 8006f6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f6e:	f003 0301 	and.w	r3, r3, #1
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d005      	beq.n	8006f82 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f7a:	f043 0204 	orr.w	r2, r3, #4
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006f82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f86:	f003 0308 	and.w	r3, r3, #8
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d011      	beq.n	8006fb2 <HAL_UART_IRQHandler+0x126>
 8006f8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f92:	f003 0320 	and.w	r3, r3, #32
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d105      	bne.n	8006fa6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006f9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f9e:	f003 0301 	and.w	r3, r3, #1
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d005      	beq.n	8006fb2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006faa:	f043 0208 	orr.w	r2, r3, #8
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	f000 81ed 	beq.w	8007396 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006fbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006fc0:	f003 0320 	and.w	r3, r3, #32
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d008      	beq.n	8006fda <HAL_UART_IRQHandler+0x14e>
 8006fc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006fcc:	f003 0320 	and.w	r3, r3, #32
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d002      	beq.n	8006fda <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006fd4:	6878      	ldr	r0, [r7, #4]
 8006fd6:	f000 fbed 	bl	80077b4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	695b      	ldr	r3, [r3, #20]
 8006fe0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fe4:	2b40      	cmp	r3, #64	; 0x40
 8006fe6:	bf0c      	ite	eq
 8006fe8:	2301      	moveq	r3, #1
 8006fea:	2300      	movne	r3, #0
 8006fec:	b2db      	uxtb	r3, r3
 8006fee:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ff6:	f003 0308 	and.w	r3, r3, #8
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d103      	bne.n	8007006 <HAL_UART_IRQHandler+0x17a>
 8006ffe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007002:	2b00      	cmp	r3, #0
 8007004:	d04f      	beq.n	80070a6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007006:	6878      	ldr	r0, [r7, #4]
 8007008:	f000 faf5 	bl	80075f6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	695b      	ldr	r3, [r3, #20]
 8007012:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007016:	2b40      	cmp	r3, #64	; 0x40
 8007018:	d141      	bne.n	800709e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	3314      	adds	r3, #20
 8007020:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007024:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007028:	e853 3f00 	ldrex	r3, [r3]
 800702c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007030:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007034:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007038:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	3314      	adds	r3, #20
 8007042:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007046:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800704a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800704e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007052:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007056:	e841 2300 	strex	r3, r2, [r1]
 800705a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800705e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007062:	2b00      	cmp	r3, #0
 8007064:	d1d9      	bne.n	800701a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800706a:	2b00      	cmp	r3, #0
 800706c:	d013      	beq.n	8007096 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007072:	4a7d      	ldr	r2, [pc, #500]	; (8007268 <HAL_UART_IRQHandler+0x3dc>)
 8007074:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800707a:	4618      	mov	r0, r3
 800707c:	f7fc fc30 	bl	80038e0 <HAL_DMA_Abort_IT>
 8007080:	4603      	mov	r3, r0
 8007082:	2b00      	cmp	r3, #0
 8007084:	d016      	beq.n	80070b4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800708a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800708c:	687a      	ldr	r2, [r7, #4]
 800708e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007090:	4610      	mov	r0, r2
 8007092:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007094:	e00e      	b.n	80070b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007096:	6878      	ldr	r0, [r7, #4]
 8007098:	f000 f990 	bl	80073bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800709c:	e00a      	b.n	80070b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800709e:	6878      	ldr	r0, [r7, #4]
 80070a0:	f000 f98c 	bl	80073bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070a4:	e006      	b.n	80070b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80070a6:	6878      	ldr	r0, [r7, #4]
 80070a8:	f000 f988 	bl	80073bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2200      	movs	r2, #0
 80070b0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80070b2:	e170      	b.n	8007396 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070b4:	bf00      	nop
    return;
 80070b6:	e16e      	b.n	8007396 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070bc:	2b01      	cmp	r3, #1
 80070be:	f040 814a 	bne.w	8007356 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80070c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80070c6:	f003 0310 	and.w	r3, r3, #16
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	f000 8143 	beq.w	8007356 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80070d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80070d4:	f003 0310 	and.w	r3, r3, #16
 80070d8:	2b00      	cmp	r3, #0
 80070da:	f000 813c 	beq.w	8007356 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80070de:	2300      	movs	r3, #0
 80070e0:	60bb      	str	r3, [r7, #8]
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	60bb      	str	r3, [r7, #8]
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	685b      	ldr	r3, [r3, #4]
 80070f0:	60bb      	str	r3, [r7, #8]
 80070f2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	695b      	ldr	r3, [r3, #20]
 80070fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070fe:	2b40      	cmp	r3, #64	; 0x40
 8007100:	f040 80b4 	bne.w	800726c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	685b      	ldr	r3, [r3, #4]
 800710c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007110:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007114:	2b00      	cmp	r3, #0
 8007116:	f000 8140 	beq.w	800739a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800711e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007122:	429a      	cmp	r2, r3
 8007124:	f080 8139 	bcs.w	800739a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800712e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007134:	69db      	ldr	r3, [r3, #28]
 8007136:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800713a:	f000 8088 	beq.w	800724e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	330c      	adds	r3, #12
 8007144:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007148:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800714c:	e853 3f00 	ldrex	r3, [r3]
 8007150:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007154:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007158:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800715c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	330c      	adds	r3, #12
 8007166:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800716a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800716e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007172:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007176:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800717a:	e841 2300 	strex	r3, r2, [r1]
 800717e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007182:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007186:	2b00      	cmp	r3, #0
 8007188:	d1d9      	bne.n	800713e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	3314      	adds	r3, #20
 8007190:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007192:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007194:	e853 3f00 	ldrex	r3, [r3]
 8007198:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800719a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800719c:	f023 0301 	bic.w	r3, r3, #1
 80071a0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	3314      	adds	r3, #20
 80071aa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80071ae:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80071b2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071b4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80071b6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80071ba:	e841 2300 	strex	r3, r2, [r1]
 80071be:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80071c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d1e1      	bne.n	800718a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	3314      	adds	r3, #20
 80071cc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80071d0:	e853 3f00 	ldrex	r3, [r3]
 80071d4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80071d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80071d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80071dc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	3314      	adds	r3, #20
 80071e6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80071ea:	66fa      	str	r2, [r7, #108]	; 0x6c
 80071ec:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ee:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80071f0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80071f2:	e841 2300 	strex	r3, r2, [r1]
 80071f6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80071f8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d1e3      	bne.n	80071c6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2220      	movs	r2, #32
 8007202:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2200      	movs	r2, #0
 800720a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	330c      	adds	r3, #12
 8007212:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007214:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007216:	e853 3f00 	ldrex	r3, [r3]
 800721a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800721c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800721e:	f023 0310 	bic.w	r3, r3, #16
 8007222:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	330c      	adds	r3, #12
 800722c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007230:	65ba      	str	r2, [r7, #88]	; 0x58
 8007232:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007234:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007236:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007238:	e841 2300 	strex	r3, r2, [r1]
 800723c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800723e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007240:	2b00      	cmp	r3, #0
 8007242:	d1e3      	bne.n	800720c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007248:	4618      	mov	r0, r3
 800724a:	f7fc fad9 	bl	8003800 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007256:	b29b      	uxth	r3, r3
 8007258:	1ad3      	subs	r3, r2, r3
 800725a:	b29b      	uxth	r3, r3
 800725c:	4619      	mov	r1, r3
 800725e:	6878      	ldr	r0, [r7, #4]
 8007260:	f000 f8b6 	bl	80073d0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007264:	e099      	b.n	800739a <HAL_UART_IRQHandler+0x50e>
 8007266:	bf00      	nop
 8007268:	080076bd 	.word	0x080076bd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007274:	b29b      	uxth	r3, r3
 8007276:	1ad3      	subs	r3, r2, r3
 8007278:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007280:	b29b      	uxth	r3, r3
 8007282:	2b00      	cmp	r3, #0
 8007284:	f000 808b 	beq.w	800739e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007288:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800728c:	2b00      	cmp	r3, #0
 800728e:	f000 8086 	beq.w	800739e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	330c      	adds	r3, #12
 8007298:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800729a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800729c:	e853 3f00 	ldrex	r3, [r3]
 80072a0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80072a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072a4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80072a8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	330c      	adds	r3, #12
 80072b2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80072b6:	647a      	str	r2, [r7, #68]	; 0x44
 80072b8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ba:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80072bc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80072be:	e841 2300 	strex	r3, r2, [r1]
 80072c2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80072c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d1e3      	bne.n	8007292 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	3314      	adds	r3, #20
 80072d0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072d4:	e853 3f00 	ldrex	r3, [r3]
 80072d8:	623b      	str	r3, [r7, #32]
   return(result);
 80072da:	6a3b      	ldr	r3, [r7, #32]
 80072dc:	f023 0301 	bic.w	r3, r3, #1
 80072e0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	3314      	adds	r3, #20
 80072ea:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80072ee:	633a      	str	r2, [r7, #48]	; 0x30
 80072f0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072f2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80072f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80072f6:	e841 2300 	strex	r3, r2, [r1]
 80072fa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80072fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d1e3      	bne.n	80072ca <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2220      	movs	r2, #32
 8007306:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2200      	movs	r2, #0
 800730e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	330c      	adds	r3, #12
 8007316:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007318:	693b      	ldr	r3, [r7, #16]
 800731a:	e853 3f00 	ldrex	r3, [r3]
 800731e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	f023 0310 	bic.w	r3, r3, #16
 8007326:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	330c      	adds	r3, #12
 8007330:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007334:	61fa      	str	r2, [r7, #28]
 8007336:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007338:	69b9      	ldr	r1, [r7, #24]
 800733a:	69fa      	ldr	r2, [r7, #28]
 800733c:	e841 2300 	strex	r3, r2, [r1]
 8007340:	617b      	str	r3, [r7, #20]
   return(result);
 8007342:	697b      	ldr	r3, [r7, #20]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d1e3      	bne.n	8007310 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007348:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800734c:	4619      	mov	r1, r3
 800734e:	6878      	ldr	r0, [r7, #4]
 8007350:	f000 f83e 	bl	80073d0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007354:	e023      	b.n	800739e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007356:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800735a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800735e:	2b00      	cmp	r3, #0
 8007360:	d009      	beq.n	8007376 <HAL_UART_IRQHandler+0x4ea>
 8007362:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007366:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800736a:	2b00      	cmp	r3, #0
 800736c:	d003      	beq.n	8007376 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800736e:	6878      	ldr	r0, [r7, #4]
 8007370:	f000 f9b8 	bl	80076e4 <UART_Transmit_IT>
    return;
 8007374:	e014      	b.n	80073a0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007376:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800737a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800737e:	2b00      	cmp	r3, #0
 8007380:	d00e      	beq.n	80073a0 <HAL_UART_IRQHandler+0x514>
 8007382:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007386:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800738a:	2b00      	cmp	r3, #0
 800738c:	d008      	beq.n	80073a0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800738e:	6878      	ldr	r0, [r7, #4]
 8007390:	f000 f9f8 	bl	8007784 <UART_EndTransmit_IT>
    return;
 8007394:	e004      	b.n	80073a0 <HAL_UART_IRQHandler+0x514>
    return;
 8007396:	bf00      	nop
 8007398:	e002      	b.n	80073a0 <HAL_UART_IRQHandler+0x514>
      return;
 800739a:	bf00      	nop
 800739c:	e000      	b.n	80073a0 <HAL_UART_IRQHandler+0x514>
      return;
 800739e:	bf00      	nop
  }
}
 80073a0:	37e8      	adds	r7, #232	; 0xe8
 80073a2:	46bd      	mov	sp, r7
 80073a4:	bd80      	pop	{r7, pc}
 80073a6:	bf00      	nop

080073a8 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80073a8:	b480      	push	{r7}
 80073aa:	b083      	sub	sp, #12
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80073b0:	bf00      	nop
 80073b2:	370c      	adds	r7, #12
 80073b4:	46bd      	mov	sp, r7
 80073b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ba:	4770      	bx	lr

080073bc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80073bc:	b480      	push	{r7}
 80073be:	b083      	sub	sp, #12
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80073c4:	bf00      	nop
 80073c6:	370c      	adds	r7, #12
 80073c8:	46bd      	mov	sp, r7
 80073ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ce:	4770      	bx	lr

080073d0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80073d0:	b480      	push	{r7}
 80073d2:	b083      	sub	sp, #12
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
 80073d8:	460b      	mov	r3, r1
 80073da:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80073dc:	bf00      	nop
 80073de:	370c      	adds	r7, #12
 80073e0:	46bd      	mov	sp, r7
 80073e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e6:	4770      	bx	lr

080073e8 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b090      	sub	sp, #64	; 0x40
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073f4:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007400:	2b00      	cmp	r3, #0
 8007402:	d137      	bne.n	8007474 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8007404:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007406:	2200      	movs	r2, #0
 8007408:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800740a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	3314      	adds	r3, #20
 8007410:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007414:	e853 3f00 	ldrex	r3, [r3]
 8007418:	623b      	str	r3, [r7, #32]
   return(result);
 800741a:	6a3b      	ldr	r3, [r7, #32]
 800741c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007420:	63bb      	str	r3, [r7, #56]	; 0x38
 8007422:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	3314      	adds	r3, #20
 8007428:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800742a:	633a      	str	r2, [r7, #48]	; 0x30
 800742c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800742e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007430:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007432:	e841 2300 	strex	r3, r2, [r1]
 8007436:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800743a:	2b00      	cmp	r3, #0
 800743c:	d1e5      	bne.n	800740a <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800743e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	330c      	adds	r3, #12
 8007444:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007446:	693b      	ldr	r3, [r7, #16]
 8007448:	e853 3f00 	ldrex	r3, [r3]
 800744c:	60fb      	str	r3, [r7, #12]
   return(result);
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007454:	637b      	str	r3, [r7, #52]	; 0x34
 8007456:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	330c      	adds	r3, #12
 800745c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800745e:	61fa      	str	r2, [r7, #28]
 8007460:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007462:	69b9      	ldr	r1, [r7, #24]
 8007464:	69fa      	ldr	r2, [r7, #28]
 8007466:	e841 2300 	strex	r3, r2, [r1]
 800746a:	617b      	str	r3, [r7, #20]
   return(result);
 800746c:	697b      	ldr	r3, [r7, #20]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d1e5      	bne.n	800743e <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007472:	e002      	b.n	800747a <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8007474:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8007476:	f7fa fc13 	bl	8001ca0 <HAL_UART_TxCpltCallback>
}
 800747a:	bf00      	nop
 800747c:	3740      	adds	r7, #64	; 0x40
 800747e:	46bd      	mov	sp, r7
 8007480:	bd80      	pop	{r7, pc}

08007482 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007482:	b580      	push	{r7, lr}
 8007484:	b084      	sub	sp, #16
 8007486:	af00      	add	r7, sp, #0
 8007488:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800748e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007490:	68f8      	ldr	r0, [r7, #12]
 8007492:	f7ff ff89 	bl	80073a8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007496:	bf00      	nop
 8007498:	3710      	adds	r7, #16
 800749a:	46bd      	mov	sp, r7
 800749c:	bd80      	pop	{r7, pc}

0800749e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800749e:	b580      	push	{r7, lr}
 80074a0:	b084      	sub	sp, #16
 80074a2:	af00      	add	r7, sp, #0
 80074a4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80074a6:	2300      	movs	r3, #0
 80074a8:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074ae:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80074b0:	68bb      	ldr	r3, [r7, #8]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	695b      	ldr	r3, [r3, #20]
 80074b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074ba:	2b80      	cmp	r3, #128	; 0x80
 80074bc:	bf0c      	ite	eq
 80074be:	2301      	moveq	r3, #1
 80074c0:	2300      	movne	r3, #0
 80074c2:	b2db      	uxtb	r3, r3
 80074c4:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80074c6:	68bb      	ldr	r3, [r7, #8]
 80074c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074cc:	b2db      	uxtb	r3, r3
 80074ce:	2b21      	cmp	r3, #33	; 0x21
 80074d0:	d108      	bne.n	80074e4 <UART_DMAError+0x46>
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d005      	beq.n	80074e4 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80074d8:	68bb      	ldr	r3, [r7, #8]
 80074da:	2200      	movs	r2, #0
 80074dc:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80074de:	68b8      	ldr	r0, [r7, #8]
 80074e0:	f000 f861 	bl	80075a6 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80074e4:	68bb      	ldr	r3, [r7, #8]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	695b      	ldr	r3, [r3, #20]
 80074ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074ee:	2b40      	cmp	r3, #64	; 0x40
 80074f0:	bf0c      	ite	eq
 80074f2:	2301      	moveq	r3, #1
 80074f4:	2300      	movne	r3, #0
 80074f6:	b2db      	uxtb	r3, r3
 80074f8:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80074fa:	68bb      	ldr	r3, [r7, #8]
 80074fc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007500:	b2db      	uxtb	r3, r3
 8007502:	2b22      	cmp	r3, #34	; 0x22
 8007504:	d108      	bne.n	8007518 <UART_DMAError+0x7a>
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	2b00      	cmp	r3, #0
 800750a:	d005      	beq.n	8007518 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800750c:	68bb      	ldr	r3, [r7, #8]
 800750e:	2200      	movs	r2, #0
 8007510:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007512:	68b8      	ldr	r0, [r7, #8]
 8007514:	f000 f86f 	bl	80075f6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800751c:	f043 0210 	orr.w	r2, r3, #16
 8007520:	68bb      	ldr	r3, [r7, #8]
 8007522:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007524:	68b8      	ldr	r0, [r7, #8]
 8007526:	f7ff ff49 	bl	80073bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800752a:	bf00      	nop
 800752c:	3710      	adds	r7, #16
 800752e:	46bd      	mov	sp, r7
 8007530:	bd80      	pop	{r7, pc}

08007532 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007532:	b480      	push	{r7}
 8007534:	b085      	sub	sp, #20
 8007536:	af00      	add	r7, sp, #0
 8007538:	60f8      	str	r0, [r7, #12]
 800753a:	60b9      	str	r1, [r7, #8]
 800753c:	4613      	mov	r3, r2
 800753e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	68ba      	ldr	r2, [r7, #8]
 8007544:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	88fa      	ldrh	r2, [r7, #6]
 800754a:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	88fa      	ldrh	r2, [r7, #6]
 8007550:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	2200      	movs	r2, #0
 8007556:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	2222      	movs	r2, #34	; 0x22
 800755c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	2200      	movs	r2, #0
 8007564:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	68da      	ldr	r2, [r3, #12]
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007576:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	695a      	ldr	r2, [r3, #20]
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f042 0201 	orr.w	r2, r2, #1
 8007586:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	68da      	ldr	r2, [r3, #12]
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f042 0220 	orr.w	r2, r2, #32
 8007596:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007598:	2300      	movs	r3, #0
}
 800759a:	4618      	mov	r0, r3
 800759c:	3714      	adds	r7, #20
 800759e:	46bd      	mov	sp, r7
 80075a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a4:	4770      	bx	lr

080075a6 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80075a6:	b480      	push	{r7}
 80075a8:	b089      	sub	sp, #36	; 0x24
 80075aa:	af00      	add	r7, sp, #0
 80075ac:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	330c      	adds	r3, #12
 80075b4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	e853 3f00 	ldrex	r3, [r3]
 80075bc:	60bb      	str	r3, [r7, #8]
   return(result);
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80075c4:	61fb      	str	r3, [r7, #28]
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	330c      	adds	r3, #12
 80075cc:	69fa      	ldr	r2, [r7, #28]
 80075ce:	61ba      	str	r2, [r7, #24]
 80075d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075d2:	6979      	ldr	r1, [r7, #20]
 80075d4:	69ba      	ldr	r2, [r7, #24]
 80075d6:	e841 2300 	strex	r3, r2, [r1]
 80075da:	613b      	str	r3, [r7, #16]
   return(result);
 80075dc:	693b      	ldr	r3, [r7, #16]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d1e5      	bne.n	80075ae <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	2220      	movs	r2, #32
 80075e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80075ea:	bf00      	nop
 80075ec:	3724      	adds	r7, #36	; 0x24
 80075ee:	46bd      	mov	sp, r7
 80075f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f4:	4770      	bx	lr

080075f6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80075f6:	b480      	push	{r7}
 80075f8:	b095      	sub	sp, #84	; 0x54
 80075fa:	af00      	add	r7, sp, #0
 80075fc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	330c      	adds	r3, #12
 8007604:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007606:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007608:	e853 3f00 	ldrex	r3, [r3]
 800760c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800760e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007610:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007614:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	330c      	adds	r3, #12
 800761c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800761e:	643a      	str	r2, [r7, #64]	; 0x40
 8007620:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007622:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007624:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007626:	e841 2300 	strex	r3, r2, [r1]
 800762a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800762c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800762e:	2b00      	cmp	r3, #0
 8007630:	d1e5      	bne.n	80075fe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	3314      	adds	r3, #20
 8007638:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800763a:	6a3b      	ldr	r3, [r7, #32]
 800763c:	e853 3f00 	ldrex	r3, [r3]
 8007640:	61fb      	str	r3, [r7, #28]
   return(result);
 8007642:	69fb      	ldr	r3, [r7, #28]
 8007644:	f023 0301 	bic.w	r3, r3, #1
 8007648:	64bb      	str	r3, [r7, #72]	; 0x48
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	3314      	adds	r3, #20
 8007650:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007652:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007654:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007656:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007658:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800765a:	e841 2300 	strex	r3, r2, [r1]
 800765e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007662:	2b00      	cmp	r3, #0
 8007664:	d1e5      	bne.n	8007632 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800766a:	2b01      	cmp	r3, #1
 800766c:	d119      	bne.n	80076a2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	330c      	adds	r3, #12
 8007674:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	e853 3f00 	ldrex	r3, [r3]
 800767c:	60bb      	str	r3, [r7, #8]
   return(result);
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	f023 0310 	bic.w	r3, r3, #16
 8007684:	647b      	str	r3, [r7, #68]	; 0x44
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	330c      	adds	r3, #12
 800768c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800768e:	61ba      	str	r2, [r7, #24]
 8007690:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007692:	6979      	ldr	r1, [r7, #20]
 8007694:	69ba      	ldr	r2, [r7, #24]
 8007696:	e841 2300 	strex	r3, r2, [r1]
 800769a:	613b      	str	r3, [r7, #16]
   return(result);
 800769c:	693b      	ldr	r3, [r7, #16]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d1e5      	bne.n	800766e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2220      	movs	r2, #32
 80076a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	2200      	movs	r2, #0
 80076ae:	631a      	str	r2, [r3, #48]	; 0x30
}
 80076b0:	bf00      	nop
 80076b2:	3754      	adds	r7, #84	; 0x54
 80076b4:	46bd      	mov	sp, r7
 80076b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ba:	4770      	bx	lr

080076bc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b084      	sub	sp, #16
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076c8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	2200      	movs	r2, #0
 80076ce:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	2200      	movs	r2, #0
 80076d4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80076d6:	68f8      	ldr	r0, [r7, #12]
 80076d8:	f7ff fe70 	bl	80073bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80076dc:	bf00      	nop
 80076de:	3710      	adds	r7, #16
 80076e0:	46bd      	mov	sp, r7
 80076e2:	bd80      	pop	{r7, pc}

080076e4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80076e4:	b480      	push	{r7}
 80076e6:	b085      	sub	sp, #20
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076f2:	b2db      	uxtb	r3, r3
 80076f4:	2b21      	cmp	r3, #33	; 0x21
 80076f6:	d13e      	bne.n	8007776 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	689b      	ldr	r3, [r3, #8]
 80076fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007700:	d114      	bne.n	800772c <UART_Transmit_IT+0x48>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	691b      	ldr	r3, [r3, #16]
 8007706:	2b00      	cmp	r3, #0
 8007708:	d110      	bne.n	800772c <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	6a1b      	ldr	r3, [r3, #32]
 800770e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	881b      	ldrh	r3, [r3, #0]
 8007714:	461a      	mov	r2, r3
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800771e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6a1b      	ldr	r3, [r3, #32]
 8007724:	1c9a      	adds	r2, r3, #2
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	621a      	str	r2, [r3, #32]
 800772a:	e008      	b.n	800773e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	6a1b      	ldr	r3, [r3, #32]
 8007730:	1c59      	adds	r1, r3, #1
 8007732:	687a      	ldr	r2, [r7, #4]
 8007734:	6211      	str	r1, [r2, #32]
 8007736:	781a      	ldrb	r2, [r3, #0]
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007742:	b29b      	uxth	r3, r3
 8007744:	3b01      	subs	r3, #1
 8007746:	b29b      	uxth	r3, r3
 8007748:	687a      	ldr	r2, [r7, #4]
 800774a:	4619      	mov	r1, r3
 800774c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800774e:	2b00      	cmp	r3, #0
 8007750:	d10f      	bne.n	8007772 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	68da      	ldr	r2, [r3, #12]
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007760:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	68da      	ldr	r2, [r3, #12]
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007770:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007772:	2300      	movs	r3, #0
 8007774:	e000      	b.n	8007778 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007776:	2302      	movs	r3, #2
  }
}
 8007778:	4618      	mov	r0, r3
 800777a:	3714      	adds	r7, #20
 800777c:	46bd      	mov	sp, r7
 800777e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007782:	4770      	bx	lr

08007784 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007784:	b580      	push	{r7, lr}
 8007786:	b082      	sub	sp, #8
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	68da      	ldr	r2, [r3, #12]
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800779a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	2220      	movs	r2, #32
 80077a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80077a4:	6878      	ldr	r0, [r7, #4]
 80077a6:	f7fa fa7b 	bl	8001ca0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80077aa:	2300      	movs	r3, #0
}
 80077ac:	4618      	mov	r0, r3
 80077ae:	3708      	adds	r7, #8
 80077b0:	46bd      	mov	sp, r7
 80077b2:	bd80      	pop	{r7, pc}

080077b4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80077b4:	b580      	push	{r7, lr}
 80077b6:	b08c      	sub	sp, #48	; 0x30
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80077c2:	b2db      	uxtb	r3, r3
 80077c4:	2b22      	cmp	r3, #34	; 0x22
 80077c6:	f040 80ab 	bne.w	8007920 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	689b      	ldr	r3, [r3, #8]
 80077ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80077d2:	d117      	bne.n	8007804 <UART_Receive_IT+0x50>
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	691b      	ldr	r3, [r3, #16]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d113      	bne.n	8007804 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80077dc:	2300      	movs	r3, #0
 80077de:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077e4:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	685b      	ldr	r3, [r3, #4]
 80077ec:	b29b      	uxth	r3, r3
 80077ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80077f2:	b29a      	uxth	r2, r3
 80077f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077f6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077fc:	1c9a      	adds	r2, r3, #2
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	629a      	str	r2, [r3, #40]	; 0x28
 8007802:	e026      	b.n	8007852 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007808:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800780a:	2300      	movs	r3, #0
 800780c:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	689b      	ldr	r3, [r3, #8]
 8007812:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007816:	d007      	beq.n	8007828 <UART_Receive_IT+0x74>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	689b      	ldr	r3, [r3, #8]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d10a      	bne.n	8007836 <UART_Receive_IT+0x82>
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	691b      	ldr	r3, [r3, #16]
 8007824:	2b00      	cmp	r3, #0
 8007826:	d106      	bne.n	8007836 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	685b      	ldr	r3, [r3, #4]
 800782e:	b2da      	uxtb	r2, r3
 8007830:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007832:	701a      	strb	r2, [r3, #0]
 8007834:	e008      	b.n	8007848 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	685b      	ldr	r3, [r3, #4]
 800783c:	b2db      	uxtb	r3, r3
 800783e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007842:	b2da      	uxtb	r2, r3
 8007844:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007846:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800784c:	1c5a      	adds	r2, r3, #1
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007856:	b29b      	uxth	r3, r3
 8007858:	3b01      	subs	r3, #1
 800785a:	b29b      	uxth	r3, r3
 800785c:	687a      	ldr	r2, [r7, #4]
 800785e:	4619      	mov	r1, r3
 8007860:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007862:	2b00      	cmp	r3, #0
 8007864:	d15a      	bne.n	800791c <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	68da      	ldr	r2, [r3, #12]
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	f022 0220 	bic.w	r2, r2, #32
 8007874:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	68da      	ldr	r2, [r3, #12]
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007884:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	695a      	ldr	r2, [r3, #20]
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	f022 0201 	bic.w	r2, r2, #1
 8007894:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2220      	movs	r2, #32
 800789a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078a2:	2b01      	cmp	r3, #1
 80078a4:	d135      	bne.n	8007912 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	2200      	movs	r2, #0
 80078aa:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	330c      	adds	r3, #12
 80078b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078b4:	697b      	ldr	r3, [r7, #20]
 80078b6:	e853 3f00 	ldrex	r3, [r3]
 80078ba:	613b      	str	r3, [r7, #16]
   return(result);
 80078bc:	693b      	ldr	r3, [r7, #16]
 80078be:	f023 0310 	bic.w	r3, r3, #16
 80078c2:	627b      	str	r3, [r7, #36]	; 0x24
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	330c      	adds	r3, #12
 80078ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80078cc:	623a      	str	r2, [r7, #32]
 80078ce:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078d0:	69f9      	ldr	r1, [r7, #28]
 80078d2:	6a3a      	ldr	r2, [r7, #32]
 80078d4:	e841 2300 	strex	r3, r2, [r1]
 80078d8:	61bb      	str	r3, [r7, #24]
   return(result);
 80078da:	69bb      	ldr	r3, [r7, #24]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d1e5      	bne.n	80078ac <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f003 0310 	and.w	r3, r3, #16
 80078ea:	2b10      	cmp	r3, #16
 80078ec:	d10a      	bne.n	8007904 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80078ee:	2300      	movs	r3, #0
 80078f0:	60fb      	str	r3, [r7, #12]
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	60fb      	str	r3, [r7, #12]
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	685b      	ldr	r3, [r3, #4]
 8007900:	60fb      	str	r3, [r7, #12]
 8007902:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007908:	4619      	mov	r1, r3
 800790a:	6878      	ldr	r0, [r7, #4]
 800790c:	f7ff fd60 	bl	80073d0 <HAL_UARTEx_RxEventCallback>
 8007910:	e002      	b.n	8007918 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007912:	6878      	ldr	r0, [r7, #4]
 8007914:	f7fa f83a 	bl	800198c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007918:	2300      	movs	r3, #0
 800791a:	e002      	b.n	8007922 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800791c:	2300      	movs	r3, #0
 800791e:	e000      	b.n	8007922 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8007920:	2302      	movs	r3, #2
  }
}
 8007922:	4618      	mov	r0, r3
 8007924:	3730      	adds	r7, #48	; 0x30
 8007926:	46bd      	mov	sp, r7
 8007928:	bd80      	pop	{r7, pc}
	...

0800792c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800792c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007930:	b0c0      	sub	sp, #256	; 0x100
 8007932:	af00      	add	r7, sp, #0
 8007934:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007938:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	691b      	ldr	r3, [r3, #16]
 8007940:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007944:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007948:	68d9      	ldr	r1, [r3, #12]
 800794a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800794e:	681a      	ldr	r2, [r3, #0]
 8007950:	ea40 0301 	orr.w	r3, r0, r1
 8007954:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007956:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800795a:	689a      	ldr	r2, [r3, #8]
 800795c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007960:	691b      	ldr	r3, [r3, #16]
 8007962:	431a      	orrs	r2, r3
 8007964:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007968:	695b      	ldr	r3, [r3, #20]
 800796a:	431a      	orrs	r2, r3
 800796c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007970:	69db      	ldr	r3, [r3, #28]
 8007972:	4313      	orrs	r3, r2
 8007974:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007978:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	68db      	ldr	r3, [r3, #12]
 8007980:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007984:	f021 010c 	bic.w	r1, r1, #12
 8007988:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800798c:	681a      	ldr	r2, [r3, #0]
 800798e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007992:	430b      	orrs	r3, r1
 8007994:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007996:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	695b      	ldr	r3, [r3, #20]
 800799e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80079a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80079a6:	6999      	ldr	r1, [r3, #24]
 80079a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80079ac:	681a      	ldr	r2, [r3, #0]
 80079ae:	ea40 0301 	orr.w	r3, r0, r1
 80079b2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80079b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80079b8:	681a      	ldr	r2, [r3, #0]
 80079ba:	4b8f      	ldr	r3, [pc, #572]	; (8007bf8 <UART_SetConfig+0x2cc>)
 80079bc:	429a      	cmp	r2, r3
 80079be:	d005      	beq.n	80079cc <UART_SetConfig+0xa0>
 80079c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80079c4:	681a      	ldr	r2, [r3, #0]
 80079c6:	4b8d      	ldr	r3, [pc, #564]	; (8007bfc <UART_SetConfig+0x2d0>)
 80079c8:	429a      	cmp	r2, r3
 80079ca:	d104      	bne.n	80079d6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80079cc:	f7fd fb96 	bl	80050fc <HAL_RCC_GetPCLK2Freq>
 80079d0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80079d4:	e003      	b.n	80079de <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80079d6:	f7fd fb7d 	bl	80050d4 <HAL_RCC_GetPCLK1Freq>
 80079da:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80079de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80079e2:	69db      	ldr	r3, [r3, #28]
 80079e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80079e8:	f040 810c 	bne.w	8007c04 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80079ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80079f0:	2200      	movs	r2, #0
 80079f2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80079f6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80079fa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80079fe:	4622      	mov	r2, r4
 8007a00:	462b      	mov	r3, r5
 8007a02:	1891      	adds	r1, r2, r2
 8007a04:	65b9      	str	r1, [r7, #88]	; 0x58
 8007a06:	415b      	adcs	r3, r3
 8007a08:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007a0a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007a0e:	4621      	mov	r1, r4
 8007a10:	eb12 0801 	adds.w	r8, r2, r1
 8007a14:	4629      	mov	r1, r5
 8007a16:	eb43 0901 	adc.w	r9, r3, r1
 8007a1a:	f04f 0200 	mov.w	r2, #0
 8007a1e:	f04f 0300 	mov.w	r3, #0
 8007a22:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007a26:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007a2a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007a2e:	4690      	mov	r8, r2
 8007a30:	4699      	mov	r9, r3
 8007a32:	4623      	mov	r3, r4
 8007a34:	eb18 0303 	adds.w	r3, r8, r3
 8007a38:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007a3c:	462b      	mov	r3, r5
 8007a3e:	eb49 0303 	adc.w	r3, r9, r3
 8007a42:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007a46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a4a:	685b      	ldr	r3, [r3, #4]
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007a52:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007a56:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007a5a:	460b      	mov	r3, r1
 8007a5c:	18db      	adds	r3, r3, r3
 8007a5e:	653b      	str	r3, [r7, #80]	; 0x50
 8007a60:	4613      	mov	r3, r2
 8007a62:	eb42 0303 	adc.w	r3, r2, r3
 8007a66:	657b      	str	r3, [r7, #84]	; 0x54
 8007a68:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007a6c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007a70:	f7f8 ff5c 	bl	800092c <__aeabi_uldivmod>
 8007a74:	4602      	mov	r2, r0
 8007a76:	460b      	mov	r3, r1
 8007a78:	4b61      	ldr	r3, [pc, #388]	; (8007c00 <UART_SetConfig+0x2d4>)
 8007a7a:	fba3 2302 	umull	r2, r3, r3, r2
 8007a7e:	095b      	lsrs	r3, r3, #5
 8007a80:	011c      	lsls	r4, r3, #4
 8007a82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007a86:	2200      	movs	r2, #0
 8007a88:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007a8c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007a90:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007a94:	4642      	mov	r2, r8
 8007a96:	464b      	mov	r3, r9
 8007a98:	1891      	adds	r1, r2, r2
 8007a9a:	64b9      	str	r1, [r7, #72]	; 0x48
 8007a9c:	415b      	adcs	r3, r3
 8007a9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007aa0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007aa4:	4641      	mov	r1, r8
 8007aa6:	eb12 0a01 	adds.w	sl, r2, r1
 8007aaa:	4649      	mov	r1, r9
 8007aac:	eb43 0b01 	adc.w	fp, r3, r1
 8007ab0:	f04f 0200 	mov.w	r2, #0
 8007ab4:	f04f 0300 	mov.w	r3, #0
 8007ab8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007abc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007ac0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007ac4:	4692      	mov	sl, r2
 8007ac6:	469b      	mov	fp, r3
 8007ac8:	4643      	mov	r3, r8
 8007aca:	eb1a 0303 	adds.w	r3, sl, r3
 8007ace:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007ad2:	464b      	mov	r3, r9
 8007ad4:	eb4b 0303 	adc.w	r3, fp, r3
 8007ad8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007adc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ae0:	685b      	ldr	r3, [r3, #4]
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007ae8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007aec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007af0:	460b      	mov	r3, r1
 8007af2:	18db      	adds	r3, r3, r3
 8007af4:	643b      	str	r3, [r7, #64]	; 0x40
 8007af6:	4613      	mov	r3, r2
 8007af8:	eb42 0303 	adc.w	r3, r2, r3
 8007afc:	647b      	str	r3, [r7, #68]	; 0x44
 8007afe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007b02:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007b06:	f7f8 ff11 	bl	800092c <__aeabi_uldivmod>
 8007b0a:	4602      	mov	r2, r0
 8007b0c:	460b      	mov	r3, r1
 8007b0e:	4611      	mov	r1, r2
 8007b10:	4b3b      	ldr	r3, [pc, #236]	; (8007c00 <UART_SetConfig+0x2d4>)
 8007b12:	fba3 2301 	umull	r2, r3, r3, r1
 8007b16:	095b      	lsrs	r3, r3, #5
 8007b18:	2264      	movs	r2, #100	; 0x64
 8007b1a:	fb02 f303 	mul.w	r3, r2, r3
 8007b1e:	1acb      	subs	r3, r1, r3
 8007b20:	00db      	lsls	r3, r3, #3
 8007b22:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007b26:	4b36      	ldr	r3, [pc, #216]	; (8007c00 <UART_SetConfig+0x2d4>)
 8007b28:	fba3 2302 	umull	r2, r3, r3, r2
 8007b2c:	095b      	lsrs	r3, r3, #5
 8007b2e:	005b      	lsls	r3, r3, #1
 8007b30:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007b34:	441c      	add	r4, r3
 8007b36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007b40:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007b44:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007b48:	4642      	mov	r2, r8
 8007b4a:	464b      	mov	r3, r9
 8007b4c:	1891      	adds	r1, r2, r2
 8007b4e:	63b9      	str	r1, [r7, #56]	; 0x38
 8007b50:	415b      	adcs	r3, r3
 8007b52:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007b54:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007b58:	4641      	mov	r1, r8
 8007b5a:	1851      	adds	r1, r2, r1
 8007b5c:	6339      	str	r1, [r7, #48]	; 0x30
 8007b5e:	4649      	mov	r1, r9
 8007b60:	414b      	adcs	r3, r1
 8007b62:	637b      	str	r3, [r7, #52]	; 0x34
 8007b64:	f04f 0200 	mov.w	r2, #0
 8007b68:	f04f 0300 	mov.w	r3, #0
 8007b6c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007b70:	4659      	mov	r1, fp
 8007b72:	00cb      	lsls	r3, r1, #3
 8007b74:	4651      	mov	r1, sl
 8007b76:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007b7a:	4651      	mov	r1, sl
 8007b7c:	00ca      	lsls	r2, r1, #3
 8007b7e:	4610      	mov	r0, r2
 8007b80:	4619      	mov	r1, r3
 8007b82:	4603      	mov	r3, r0
 8007b84:	4642      	mov	r2, r8
 8007b86:	189b      	adds	r3, r3, r2
 8007b88:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007b8c:	464b      	mov	r3, r9
 8007b8e:	460a      	mov	r2, r1
 8007b90:	eb42 0303 	adc.w	r3, r2, r3
 8007b94:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007b98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b9c:	685b      	ldr	r3, [r3, #4]
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007ba4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007ba8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007bac:	460b      	mov	r3, r1
 8007bae:	18db      	adds	r3, r3, r3
 8007bb0:	62bb      	str	r3, [r7, #40]	; 0x28
 8007bb2:	4613      	mov	r3, r2
 8007bb4:	eb42 0303 	adc.w	r3, r2, r3
 8007bb8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007bba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007bbe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007bc2:	f7f8 feb3 	bl	800092c <__aeabi_uldivmod>
 8007bc6:	4602      	mov	r2, r0
 8007bc8:	460b      	mov	r3, r1
 8007bca:	4b0d      	ldr	r3, [pc, #52]	; (8007c00 <UART_SetConfig+0x2d4>)
 8007bcc:	fba3 1302 	umull	r1, r3, r3, r2
 8007bd0:	095b      	lsrs	r3, r3, #5
 8007bd2:	2164      	movs	r1, #100	; 0x64
 8007bd4:	fb01 f303 	mul.w	r3, r1, r3
 8007bd8:	1ad3      	subs	r3, r2, r3
 8007bda:	00db      	lsls	r3, r3, #3
 8007bdc:	3332      	adds	r3, #50	; 0x32
 8007bde:	4a08      	ldr	r2, [pc, #32]	; (8007c00 <UART_SetConfig+0x2d4>)
 8007be0:	fba2 2303 	umull	r2, r3, r2, r3
 8007be4:	095b      	lsrs	r3, r3, #5
 8007be6:	f003 0207 	and.w	r2, r3, #7
 8007bea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	4422      	add	r2, r4
 8007bf2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007bf4:	e105      	b.n	8007e02 <UART_SetConfig+0x4d6>
 8007bf6:	bf00      	nop
 8007bf8:	40011000 	.word	0x40011000
 8007bfc:	40011400 	.word	0x40011400
 8007c00:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007c04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007c08:	2200      	movs	r2, #0
 8007c0a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007c0e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007c12:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007c16:	4642      	mov	r2, r8
 8007c18:	464b      	mov	r3, r9
 8007c1a:	1891      	adds	r1, r2, r2
 8007c1c:	6239      	str	r1, [r7, #32]
 8007c1e:	415b      	adcs	r3, r3
 8007c20:	627b      	str	r3, [r7, #36]	; 0x24
 8007c22:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007c26:	4641      	mov	r1, r8
 8007c28:	1854      	adds	r4, r2, r1
 8007c2a:	4649      	mov	r1, r9
 8007c2c:	eb43 0501 	adc.w	r5, r3, r1
 8007c30:	f04f 0200 	mov.w	r2, #0
 8007c34:	f04f 0300 	mov.w	r3, #0
 8007c38:	00eb      	lsls	r3, r5, #3
 8007c3a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007c3e:	00e2      	lsls	r2, r4, #3
 8007c40:	4614      	mov	r4, r2
 8007c42:	461d      	mov	r5, r3
 8007c44:	4643      	mov	r3, r8
 8007c46:	18e3      	adds	r3, r4, r3
 8007c48:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007c4c:	464b      	mov	r3, r9
 8007c4e:	eb45 0303 	adc.w	r3, r5, r3
 8007c52:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007c56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c5a:	685b      	ldr	r3, [r3, #4]
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007c62:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007c66:	f04f 0200 	mov.w	r2, #0
 8007c6a:	f04f 0300 	mov.w	r3, #0
 8007c6e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007c72:	4629      	mov	r1, r5
 8007c74:	008b      	lsls	r3, r1, #2
 8007c76:	4621      	mov	r1, r4
 8007c78:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007c7c:	4621      	mov	r1, r4
 8007c7e:	008a      	lsls	r2, r1, #2
 8007c80:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007c84:	f7f8 fe52 	bl	800092c <__aeabi_uldivmod>
 8007c88:	4602      	mov	r2, r0
 8007c8a:	460b      	mov	r3, r1
 8007c8c:	4b60      	ldr	r3, [pc, #384]	; (8007e10 <UART_SetConfig+0x4e4>)
 8007c8e:	fba3 2302 	umull	r2, r3, r3, r2
 8007c92:	095b      	lsrs	r3, r3, #5
 8007c94:	011c      	lsls	r4, r3, #4
 8007c96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007ca0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007ca4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007ca8:	4642      	mov	r2, r8
 8007caa:	464b      	mov	r3, r9
 8007cac:	1891      	adds	r1, r2, r2
 8007cae:	61b9      	str	r1, [r7, #24]
 8007cb0:	415b      	adcs	r3, r3
 8007cb2:	61fb      	str	r3, [r7, #28]
 8007cb4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007cb8:	4641      	mov	r1, r8
 8007cba:	1851      	adds	r1, r2, r1
 8007cbc:	6139      	str	r1, [r7, #16]
 8007cbe:	4649      	mov	r1, r9
 8007cc0:	414b      	adcs	r3, r1
 8007cc2:	617b      	str	r3, [r7, #20]
 8007cc4:	f04f 0200 	mov.w	r2, #0
 8007cc8:	f04f 0300 	mov.w	r3, #0
 8007ccc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007cd0:	4659      	mov	r1, fp
 8007cd2:	00cb      	lsls	r3, r1, #3
 8007cd4:	4651      	mov	r1, sl
 8007cd6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007cda:	4651      	mov	r1, sl
 8007cdc:	00ca      	lsls	r2, r1, #3
 8007cde:	4610      	mov	r0, r2
 8007ce0:	4619      	mov	r1, r3
 8007ce2:	4603      	mov	r3, r0
 8007ce4:	4642      	mov	r2, r8
 8007ce6:	189b      	adds	r3, r3, r2
 8007ce8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007cec:	464b      	mov	r3, r9
 8007cee:	460a      	mov	r2, r1
 8007cf0:	eb42 0303 	adc.w	r3, r2, r3
 8007cf4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007cf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007cfc:	685b      	ldr	r3, [r3, #4]
 8007cfe:	2200      	movs	r2, #0
 8007d00:	67bb      	str	r3, [r7, #120]	; 0x78
 8007d02:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007d04:	f04f 0200 	mov.w	r2, #0
 8007d08:	f04f 0300 	mov.w	r3, #0
 8007d0c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007d10:	4649      	mov	r1, r9
 8007d12:	008b      	lsls	r3, r1, #2
 8007d14:	4641      	mov	r1, r8
 8007d16:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007d1a:	4641      	mov	r1, r8
 8007d1c:	008a      	lsls	r2, r1, #2
 8007d1e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007d22:	f7f8 fe03 	bl	800092c <__aeabi_uldivmod>
 8007d26:	4602      	mov	r2, r0
 8007d28:	460b      	mov	r3, r1
 8007d2a:	4b39      	ldr	r3, [pc, #228]	; (8007e10 <UART_SetConfig+0x4e4>)
 8007d2c:	fba3 1302 	umull	r1, r3, r3, r2
 8007d30:	095b      	lsrs	r3, r3, #5
 8007d32:	2164      	movs	r1, #100	; 0x64
 8007d34:	fb01 f303 	mul.w	r3, r1, r3
 8007d38:	1ad3      	subs	r3, r2, r3
 8007d3a:	011b      	lsls	r3, r3, #4
 8007d3c:	3332      	adds	r3, #50	; 0x32
 8007d3e:	4a34      	ldr	r2, [pc, #208]	; (8007e10 <UART_SetConfig+0x4e4>)
 8007d40:	fba2 2303 	umull	r2, r3, r2, r3
 8007d44:	095b      	lsrs	r3, r3, #5
 8007d46:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007d4a:	441c      	add	r4, r3
 8007d4c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007d50:	2200      	movs	r2, #0
 8007d52:	673b      	str	r3, [r7, #112]	; 0x70
 8007d54:	677a      	str	r2, [r7, #116]	; 0x74
 8007d56:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007d5a:	4642      	mov	r2, r8
 8007d5c:	464b      	mov	r3, r9
 8007d5e:	1891      	adds	r1, r2, r2
 8007d60:	60b9      	str	r1, [r7, #8]
 8007d62:	415b      	adcs	r3, r3
 8007d64:	60fb      	str	r3, [r7, #12]
 8007d66:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007d6a:	4641      	mov	r1, r8
 8007d6c:	1851      	adds	r1, r2, r1
 8007d6e:	6039      	str	r1, [r7, #0]
 8007d70:	4649      	mov	r1, r9
 8007d72:	414b      	adcs	r3, r1
 8007d74:	607b      	str	r3, [r7, #4]
 8007d76:	f04f 0200 	mov.w	r2, #0
 8007d7a:	f04f 0300 	mov.w	r3, #0
 8007d7e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007d82:	4659      	mov	r1, fp
 8007d84:	00cb      	lsls	r3, r1, #3
 8007d86:	4651      	mov	r1, sl
 8007d88:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007d8c:	4651      	mov	r1, sl
 8007d8e:	00ca      	lsls	r2, r1, #3
 8007d90:	4610      	mov	r0, r2
 8007d92:	4619      	mov	r1, r3
 8007d94:	4603      	mov	r3, r0
 8007d96:	4642      	mov	r2, r8
 8007d98:	189b      	adds	r3, r3, r2
 8007d9a:	66bb      	str	r3, [r7, #104]	; 0x68
 8007d9c:	464b      	mov	r3, r9
 8007d9e:	460a      	mov	r2, r1
 8007da0:	eb42 0303 	adc.w	r3, r2, r3
 8007da4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007da6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007daa:	685b      	ldr	r3, [r3, #4]
 8007dac:	2200      	movs	r2, #0
 8007dae:	663b      	str	r3, [r7, #96]	; 0x60
 8007db0:	667a      	str	r2, [r7, #100]	; 0x64
 8007db2:	f04f 0200 	mov.w	r2, #0
 8007db6:	f04f 0300 	mov.w	r3, #0
 8007dba:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007dbe:	4649      	mov	r1, r9
 8007dc0:	008b      	lsls	r3, r1, #2
 8007dc2:	4641      	mov	r1, r8
 8007dc4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007dc8:	4641      	mov	r1, r8
 8007dca:	008a      	lsls	r2, r1, #2
 8007dcc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007dd0:	f7f8 fdac 	bl	800092c <__aeabi_uldivmod>
 8007dd4:	4602      	mov	r2, r0
 8007dd6:	460b      	mov	r3, r1
 8007dd8:	4b0d      	ldr	r3, [pc, #52]	; (8007e10 <UART_SetConfig+0x4e4>)
 8007dda:	fba3 1302 	umull	r1, r3, r3, r2
 8007dde:	095b      	lsrs	r3, r3, #5
 8007de0:	2164      	movs	r1, #100	; 0x64
 8007de2:	fb01 f303 	mul.w	r3, r1, r3
 8007de6:	1ad3      	subs	r3, r2, r3
 8007de8:	011b      	lsls	r3, r3, #4
 8007dea:	3332      	adds	r3, #50	; 0x32
 8007dec:	4a08      	ldr	r2, [pc, #32]	; (8007e10 <UART_SetConfig+0x4e4>)
 8007dee:	fba2 2303 	umull	r2, r3, r2, r3
 8007df2:	095b      	lsrs	r3, r3, #5
 8007df4:	f003 020f 	and.w	r2, r3, #15
 8007df8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	4422      	add	r2, r4
 8007e00:	609a      	str	r2, [r3, #8]
}
 8007e02:	bf00      	nop
 8007e04:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007e08:	46bd      	mov	sp, r7
 8007e0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007e0e:	bf00      	nop
 8007e10:	51eb851f 	.word	0x51eb851f

08007e14 <FSMC_NAND_Init>:
  * @param  Device Pointer to NAND device instance
  * @param  Init Pointer to NAND Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NAND_Init(FSMC_NAND_TypeDef *Device, FSMC_NAND_InitTypeDef *Init)
{
 8007e14:	b480      	push	{r7}
 8007e16:	b085      	sub	sp, #20
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
 8007e1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpr  = 0U; 
 8007e1e:	2300      	movs	r3, #0
 8007e20:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_ECC_STATE(Init->EccComputation));
  assert_param(IS_FSMC_ECCPAGE_SIZE(Init->ECCPageSize));
  assert_param(IS_FSMC_TCLR_TIME(Init->TCLRSetupTime));
  assert_param(IS_FSMC_TAR_TIME(Init->TARSetupTime));   

    if(Init->NandBank == FSMC_NAND_BANK2)
 8007e22:	683b      	ldr	r3, [r7, #0]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	2b10      	cmp	r3, #16
 8007e28:	d103      	bne.n	8007e32 <FSMC_NAND_Init+0x1e>
  {
    /* Get the NAND bank 2 register value */
    tmpr = Device->PCR2;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	60fb      	str	r3, [r7, #12]
 8007e30:	e002      	b.n	8007e38 <FSMC_NAND_Init+0x24>
  }
  else
  {
    /* Get the NAND bank 3 register value */
    tmpr = Device->PCR3;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	6a1b      	ldr	r3, [r3, #32]
 8007e36:	60fb      	str	r3, [r7, #12]
  }
  
  /* Clear PWAITEN, PBKEN, PTYP, PWID, ECCEN, TCLR, TAR and ECCPS bits */
  tmpr &= ((uint32_t)~(FSMC_PCR2_PWAITEN  | FSMC_PCR2_PBKEN | FSMC_PCR2_PTYP | \
 8007e38:	68fa      	ldr	r2, [r7, #12]
 8007e3a:	4b16      	ldr	r3, [pc, #88]	; (8007e94 <FSMC_NAND_Init+0x80>)
 8007e3c:	4013      	ands	r3, r2
 8007e3e:	60fb      	str	r3, [r7, #12]
                       FSMC_PCR2_PWID | FSMC_PCR2_ECCEN | FSMC_PCR2_TCLR | \
                       FSMC_PCR2_TAR | FSMC_PCR2_ECCPS));  
  
  /* Set NAND device control parameters */
  tmpr |= (uint32_t)(Init->Waitfeature                |\
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	685a      	ldr	r2, [r3, #4]
                     FSMC_PCR_MEMORY_TYPE_NAND        |\
                     Init->MemoryDataWidth            |\
 8007e44:	683b      	ldr	r3, [r7, #0]
 8007e46:	689b      	ldr	r3, [r3, #8]
                     FSMC_PCR_MEMORY_TYPE_NAND        |\
 8007e48:	431a      	orrs	r2, r3
                     Init->EccComputation             |\
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryDataWidth            |\
 8007e4e:	431a      	orrs	r2, r3
                     Init->ECCPageSize                |\
 8007e50:	683b      	ldr	r3, [r7, #0]
 8007e52:	691b      	ldr	r3, [r3, #16]
                     Init->EccComputation             |\
 8007e54:	431a      	orrs	r2, r3
                     ((Init->TCLRSetupTime) << 9U)    |\
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	695b      	ldr	r3, [r3, #20]
 8007e5a:	025b      	lsls	r3, r3, #9
                     Init->ECCPageSize                |\
 8007e5c:	431a      	orrs	r2, r3
                     ((Init->TARSetupTime) << 13U));   
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	699b      	ldr	r3, [r3, #24]
 8007e62:	035b      	lsls	r3, r3, #13
  tmpr |= (uint32_t)(Init->Waitfeature                |\
 8007e64:	431a      	orrs	r2, r3
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	4313      	orrs	r3, r2
 8007e6a:	f043 0308 	orr.w	r3, r3, #8
 8007e6e:	60fb      	str	r3, [r7, #12]
  
  if(Init->NandBank == FSMC_NAND_BANK2)
 8007e70:	683b      	ldr	r3, [r7, #0]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	2b10      	cmp	r3, #16
 8007e76:	d103      	bne.n	8007e80 <FSMC_NAND_Init+0x6c>
  {
    /* NAND bank 2 registers configuration */
    Device->PCR2  = tmpr;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	68fa      	ldr	r2, [r7, #12]
 8007e7c:	601a      	str	r2, [r3, #0]
 8007e7e:	e002      	b.n	8007e86 <FSMC_NAND_Init+0x72>
  }
  else
  {
    /* NAND bank 3 registers configuration */
    Device->PCR3  = tmpr;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	68fa      	ldr	r2, [r7, #12]
 8007e84:	621a      	str	r2, [r3, #32]
  }
  
  return HAL_OK;
 8007e86:	2300      	movs	r3, #0
}
 8007e88:	4618      	mov	r0, r3
 8007e8a:	3714      	adds	r7, #20
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e92:	4770      	bx	lr
 8007e94:	fff00181 	.word	0xfff00181

08007e98 <FSMC_NAND_CommonSpace_Timing_Init>:
  * @param  Timing Pointer to NAND timing structure
  * @param  Bank NAND bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NAND_CommonSpace_Timing_Init(FSMC_NAND_TypeDef *Device, FSMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)
{
 8007e98:	b480      	push	{r7}
 8007e9a:	b087      	sub	sp, #28
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	60f8      	str	r0, [r7, #12]
 8007ea0:	60b9      	str	r1, [r7, #8]
 8007ea2:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;  
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_SETUP_TIME(Timing->SetupTime));
  assert_param(IS_FSMC_WAIT_TIME(Timing->WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(Timing->HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(Timing->HiZSetupTime));
  
  if(Bank == FSMC_NAND_BANK2)
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2b10      	cmp	r3, #16
 8007eac:	d103      	bne.n	8007eb6 <FSMC_NAND_CommonSpace_Timing_Init+0x1e>
  {
    /* Get the NAND bank 2 register value */
    tmpr = Device->PMEM2;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	689b      	ldr	r3, [r3, #8]
 8007eb2:	617b      	str	r3, [r7, #20]
 8007eb4:	e002      	b.n	8007ebc <FSMC_NAND_CommonSpace_Timing_Init+0x24>
  }
  else
  {
    /* Get the NAND bank 3 register value */
    tmpr = Device->PMEM3;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007eba:	617b      	str	r3, [r7, #20]
  } 
  
  /* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */
  tmpr &= ((uint32_t)~(FSMC_PMEM2_MEMSET2  | FSMC_PMEM2_MEMWAIT2 | FSMC_PMEM2_MEMHOLD2 | \
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	617b      	str	r3, [r7, #20]
                       FSMC_PMEM2_MEMHIZ2));
  
  /* Set FSMC_NAND device timing parameters */
  tmpr |= (uint32_t)(Timing->SetupTime                     |\
 8007ec0:	68bb      	ldr	r3, [r7, #8]
 8007ec2:	681a      	ldr	r2, [r3, #0]
                       ((Timing->WaitSetupTime) << 8U)     |\
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	685b      	ldr	r3, [r3, #4]
 8007ec8:	021b      	lsls	r3, r3, #8
  tmpr |= (uint32_t)(Timing->SetupTime                     |\
 8007eca:	431a      	orrs	r2, r3
                       ((Timing->HoldSetupTime) << 16U)    |\
 8007ecc:	68bb      	ldr	r3, [r7, #8]
 8007ece:	689b      	ldr	r3, [r3, #8]
 8007ed0:	041b      	lsls	r3, r3, #16
                       ((Timing->WaitSetupTime) << 8U)     |\
 8007ed2:	431a      	orrs	r2, r3
                       ((Timing->HiZSetupTime) << 24U)
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	68db      	ldr	r3, [r3, #12]
 8007ed8:	061b      	lsls	r3, r3, #24
                       ((Timing->HoldSetupTime) << 16U)    |\
 8007eda:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Timing->SetupTime                     |\
 8007edc:	697a      	ldr	r2, [r7, #20]
 8007ede:	4313      	orrs	r3, r2
 8007ee0:	617b      	str	r3, [r7, #20]
                       );
                            
  if(Bank == FSMC_NAND_BANK2)
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2b10      	cmp	r3, #16
 8007ee6:	d103      	bne.n	8007ef0 <FSMC_NAND_CommonSpace_Timing_Init+0x58>
  {
    /* NAND bank 2 registers configuration */
    Device->PMEM2 = tmpr;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	697a      	ldr	r2, [r7, #20]
 8007eec:	609a      	str	r2, [r3, #8]
 8007eee:	e002      	b.n	8007ef6 <FSMC_NAND_CommonSpace_Timing_Init+0x5e>
  }
  else
  {
    /* NAND bank 3 registers configuration */
    Device->PMEM3 = tmpr;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	697a      	ldr	r2, [r7, #20]
 8007ef4:	629a      	str	r2, [r3, #40]	; 0x28
  }  
  
  return HAL_OK;  
 8007ef6:	2300      	movs	r3, #0
}
 8007ef8:	4618      	mov	r0, r3
 8007efa:	371c      	adds	r7, #28
 8007efc:	46bd      	mov	sp, r7
 8007efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f02:	4770      	bx	lr

08007f04 <FSMC_NAND_AttributeSpace_Timing_Init>:
  * @param  Timing Pointer to NAND timing structure
  * @param  Bank NAND bank number 
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NAND_AttributeSpace_Timing_Init(FSMC_NAND_TypeDef *Device, FSMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)
{
 8007f04:	b480      	push	{r7}
 8007f06:	b087      	sub	sp, #28
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	60f8      	str	r0, [r7, #12]
 8007f0c:	60b9      	str	r1, [r7, #8]
 8007f0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;  
 8007f10:	2300      	movs	r3, #0
 8007f12:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_SETUP_TIME(Timing->SetupTime));
  assert_param(IS_FSMC_WAIT_TIME(Timing->WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(Timing->HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(Timing->HiZSetupTime));
  
  if(Bank == FSMC_NAND_BANK2)
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	2b10      	cmp	r3, #16
 8007f18:	d103      	bne.n	8007f22 <FSMC_NAND_AttributeSpace_Timing_Init+0x1e>
  {
    /* Get the NAND bank 2 register value */
    tmpr = Device->PATT2;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	68db      	ldr	r3, [r3, #12]
 8007f1e:	617b      	str	r3, [r7, #20]
 8007f20:	e002      	b.n	8007f28 <FSMC_NAND_AttributeSpace_Timing_Init+0x24>
  }
  else
  {
    /* Get the NAND bank 3 register value */
    tmpr = Device->PATT3;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f26:	617b      	str	r3, [r7, #20]
  } 
  
  /* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */
  tmpr &= ((uint32_t)~(FSMC_PATT2_ATTSET2  | FSMC_PATT2_ATTWAIT2 | FSMC_PATT2_ATTHOLD2 | \
 8007f28:	2300      	movs	r3, #0
 8007f2a:	617b      	str	r3, [r7, #20]
                       FSMC_PATT2_ATTHIZ2));
  
  /* Set FSMC_NAND device timing parameters */
  tmpr |= (uint32_t)(Timing->SetupTime                     |\
 8007f2c:	68bb      	ldr	r3, [r7, #8]
 8007f2e:	681a      	ldr	r2, [r3, #0]
                       ((Timing->WaitSetupTime) << 8U)     |\
 8007f30:	68bb      	ldr	r3, [r7, #8]
 8007f32:	685b      	ldr	r3, [r3, #4]
 8007f34:	021b      	lsls	r3, r3, #8
  tmpr |= (uint32_t)(Timing->SetupTime                     |\
 8007f36:	431a      	orrs	r2, r3
                       ((Timing->HoldSetupTime) << 16U)    |\
 8007f38:	68bb      	ldr	r3, [r7, #8]
 8007f3a:	689b      	ldr	r3, [r3, #8]
 8007f3c:	041b      	lsls	r3, r3, #16
                       ((Timing->WaitSetupTime) << 8U)     |\
 8007f3e:	431a      	orrs	r2, r3
                       ((Timing->HiZSetupTime) << 24U)
 8007f40:	68bb      	ldr	r3, [r7, #8]
 8007f42:	68db      	ldr	r3, [r3, #12]
 8007f44:	061b      	lsls	r3, r3, #24
                       ((Timing->HoldSetupTime) << 16U)    |\
 8007f46:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Timing->SetupTime                     |\
 8007f48:	697a      	ldr	r2, [r7, #20]
 8007f4a:	4313      	orrs	r3, r2
 8007f4c:	617b      	str	r3, [r7, #20]
                       );
                       
  if(Bank == FSMC_NAND_BANK2)
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	2b10      	cmp	r3, #16
 8007f52:	d103      	bne.n	8007f5c <FSMC_NAND_AttributeSpace_Timing_Init+0x58>
  {
    /* NAND bank 2 registers configuration */
    Device->PATT2 = tmpr;
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	697a      	ldr	r2, [r7, #20]
 8007f58:	60da      	str	r2, [r3, #12]
 8007f5a:	e002      	b.n	8007f62 <FSMC_NAND_AttributeSpace_Timing_Init+0x5e>
  }
  else
  {
    /* NAND bank 3 registers configuration */
    Device->PATT3 = tmpr;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	697a      	ldr	r2, [r7, #20]
 8007f60:	62da      	str	r2, [r3, #44]	; 0x2c
  }   
  
  return HAL_OK;
 8007f62:	2300      	movs	r3, #0
}
 8007f64:	4618      	mov	r0, r3
 8007f66:	371c      	adds	r7, #28
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6e:	4770      	bx	lr

08007f70 <__NVIC_SetPriority>:
{
 8007f70:	b480      	push	{r7}
 8007f72:	b083      	sub	sp, #12
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	4603      	mov	r3, r0
 8007f78:	6039      	str	r1, [r7, #0]
 8007f7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007f7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	db0a      	blt.n	8007f9a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007f84:	683b      	ldr	r3, [r7, #0]
 8007f86:	b2da      	uxtb	r2, r3
 8007f88:	490c      	ldr	r1, [pc, #48]	; (8007fbc <__NVIC_SetPriority+0x4c>)
 8007f8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f8e:	0112      	lsls	r2, r2, #4
 8007f90:	b2d2      	uxtb	r2, r2
 8007f92:	440b      	add	r3, r1
 8007f94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007f98:	e00a      	b.n	8007fb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007f9a:	683b      	ldr	r3, [r7, #0]
 8007f9c:	b2da      	uxtb	r2, r3
 8007f9e:	4908      	ldr	r1, [pc, #32]	; (8007fc0 <__NVIC_SetPriority+0x50>)
 8007fa0:	79fb      	ldrb	r3, [r7, #7]
 8007fa2:	f003 030f 	and.w	r3, r3, #15
 8007fa6:	3b04      	subs	r3, #4
 8007fa8:	0112      	lsls	r2, r2, #4
 8007faa:	b2d2      	uxtb	r2, r2
 8007fac:	440b      	add	r3, r1
 8007fae:	761a      	strb	r2, [r3, #24]
}
 8007fb0:	bf00      	nop
 8007fb2:	370c      	adds	r7, #12
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fba:	4770      	bx	lr
 8007fbc:	e000e100 	.word	0xe000e100
 8007fc0:	e000ed00 	.word	0xe000ed00

08007fc4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007fc8:	4b05      	ldr	r3, [pc, #20]	; (8007fe0 <SysTick_Handler+0x1c>)
 8007fca:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007fcc:	f001 fea4 	bl	8009d18 <xTaskGetSchedulerState>
 8007fd0:	4603      	mov	r3, r0
 8007fd2:	2b01      	cmp	r3, #1
 8007fd4:	d001      	beq.n	8007fda <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007fd6:	f002 fc8f 	bl	800a8f8 <xPortSysTickHandler>
  }
}
 8007fda:	bf00      	nop
 8007fdc:	bd80      	pop	{r7, pc}
 8007fde:	bf00      	nop
 8007fe0:	e000e010 	.word	0xe000e010

08007fe4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007fe4:	b580      	push	{r7, lr}
 8007fe6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007fe8:	2100      	movs	r1, #0
 8007fea:	f06f 0004 	mvn.w	r0, #4
 8007fee:	f7ff ffbf 	bl	8007f70 <__NVIC_SetPriority>
#endif
}
 8007ff2:	bf00      	nop
 8007ff4:	bd80      	pop	{r7, pc}
	...

08007ff8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b082      	sub	sp, #8
 8007ffc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007ffe:	f3ef 8305 	mrs	r3, IPSR
 8008002:	603b      	str	r3, [r7, #0]
  return(result);
 8008004:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008006:	2b00      	cmp	r3, #0
 8008008:	d003      	beq.n	8008012 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800800a:	f06f 0305 	mvn.w	r3, #5
 800800e:	607b      	str	r3, [r7, #4]
 8008010:	e00f      	b.n	8008032 <osKernelInitialize+0x3a>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008012:	4b0a      	ldr	r3, [pc, #40]	; (800803c <osKernelInitialize+0x44>)
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d108      	bne.n	800802c <osKernelInitialize+0x34>
      #if defined(USE_TRACE_EVENT_RECORDER)
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
 800801a:	4809      	ldr	r0, [pc, #36]	; (8008040 <osKernelInitialize+0x48>)
 800801c:	f002 fe68 	bl	800acf0 <vPortDefineHeapRegions>
      #endif
      KernelState = osKernelReady;
 8008020:	4b06      	ldr	r3, [pc, #24]	; (800803c <osKernelInitialize+0x44>)
 8008022:	2201      	movs	r2, #1
 8008024:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008026:	2300      	movs	r3, #0
 8008028:	607b      	str	r3, [r7, #4]
 800802a:	e002      	b.n	8008032 <osKernelInitialize+0x3a>
    } else {
      stat = osError;
 800802c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008030:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008032:	687b      	ldr	r3, [r7, #4]
}
 8008034:	4618      	mov	r0, r3
 8008036:	3708      	adds	r7, #8
 8008038:	46bd      	mov	sp, r7
 800803a:	bd80      	pop	{r7, pc}
 800803c:	20000bb4 	.word	0x20000bb4
 8008040:	20000064 	.word	0x20000064

08008044 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008044:	b580      	push	{r7, lr}
 8008046:	b082      	sub	sp, #8
 8008048:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800804a:	f3ef 8305 	mrs	r3, IPSR
 800804e:	603b      	str	r3, [r7, #0]
  return(result);
 8008050:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008052:	2b00      	cmp	r3, #0
 8008054:	d003      	beq.n	800805e <osKernelStart+0x1a>
    stat = osErrorISR;
 8008056:	f06f 0305 	mvn.w	r3, #5
 800805a:	607b      	str	r3, [r7, #4]
 800805c:	e010      	b.n	8008080 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800805e:	4b0b      	ldr	r3, [pc, #44]	; (800808c <osKernelStart+0x48>)
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	2b01      	cmp	r3, #1
 8008064:	d109      	bne.n	800807a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008066:	f7ff ffbd 	bl	8007fe4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800806a:	4b08      	ldr	r3, [pc, #32]	; (800808c <osKernelStart+0x48>)
 800806c:	2202      	movs	r2, #2
 800806e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008070:	f001 f9f6 	bl	8009460 <vTaskStartScheduler>
      stat = osOK;
 8008074:	2300      	movs	r3, #0
 8008076:	607b      	str	r3, [r7, #4]
 8008078:	e002      	b.n	8008080 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800807a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800807e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008080:	687b      	ldr	r3, [r7, #4]
}
 8008082:	4618      	mov	r0, r3
 8008084:	3708      	adds	r7, #8
 8008086:	46bd      	mov	sp, r7
 8008088:	bd80      	pop	{r7, pc}
 800808a:	bf00      	nop
 800808c:	20000bb4 	.word	0x20000bb4

08008090 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008090:	b580      	push	{r7, lr}
 8008092:	b08e      	sub	sp, #56	; 0x38
 8008094:	af04      	add	r7, sp, #16
 8008096:	60f8      	str	r0, [r7, #12]
 8008098:	60b9      	str	r1, [r7, #8]
 800809a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800809c:	2300      	movs	r3, #0
 800809e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80080a0:	f3ef 8305 	mrs	r3, IPSR
 80080a4:	617b      	str	r3, [r7, #20]
  return(result);
 80080a6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d17e      	bne.n	80081aa <osThreadNew+0x11a>
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d07b      	beq.n	80081aa <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80080b2:	2380      	movs	r3, #128	; 0x80
 80080b4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80080b6:	2318      	movs	r3, #24
 80080b8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80080ba:	2300      	movs	r3, #0
 80080bc:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80080be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80080c2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d045      	beq.n	8008156 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d002      	beq.n	80080d8 <osThreadNew+0x48>
        name = attr->name;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	699b      	ldr	r3, [r3, #24]
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d002      	beq.n	80080e6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	699b      	ldr	r3, [r3, #24]
 80080e4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80080e6:	69fb      	ldr	r3, [r7, #28]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d008      	beq.n	80080fe <osThreadNew+0x6e>
 80080ec:	69fb      	ldr	r3, [r7, #28]
 80080ee:	2b38      	cmp	r3, #56	; 0x38
 80080f0:	d805      	bhi.n	80080fe <osThreadNew+0x6e>
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	685b      	ldr	r3, [r3, #4]
 80080f6:	f003 0301 	and.w	r3, r3, #1
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d001      	beq.n	8008102 <osThreadNew+0x72>
        return (NULL);
 80080fe:	2300      	movs	r3, #0
 8008100:	e054      	b.n	80081ac <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	695b      	ldr	r3, [r3, #20]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d003      	beq.n	8008112 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	695b      	ldr	r3, [r3, #20]
 800810e:	089b      	lsrs	r3, r3, #2
 8008110:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	689b      	ldr	r3, [r3, #8]
 8008116:	2b00      	cmp	r3, #0
 8008118:	d00e      	beq.n	8008138 <osThreadNew+0xa8>
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	68db      	ldr	r3, [r3, #12]
 800811e:	2bbb      	cmp	r3, #187	; 0xbb
 8008120:	d90a      	bls.n	8008138 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008126:	2b00      	cmp	r3, #0
 8008128:	d006      	beq.n	8008138 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	695b      	ldr	r3, [r3, #20]
 800812e:	2b00      	cmp	r3, #0
 8008130:	d002      	beq.n	8008138 <osThreadNew+0xa8>
        mem = 1;
 8008132:	2301      	movs	r3, #1
 8008134:	61bb      	str	r3, [r7, #24]
 8008136:	e010      	b.n	800815a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	689b      	ldr	r3, [r3, #8]
 800813c:	2b00      	cmp	r3, #0
 800813e:	d10c      	bne.n	800815a <osThreadNew+0xca>
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	68db      	ldr	r3, [r3, #12]
 8008144:	2b00      	cmp	r3, #0
 8008146:	d108      	bne.n	800815a <osThreadNew+0xca>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	691b      	ldr	r3, [r3, #16]
 800814c:	2b00      	cmp	r3, #0
 800814e:	d104      	bne.n	800815a <osThreadNew+0xca>
          mem = 0;
 8008150:	2300      	movs	r3, #0
 8008152:	61bb      	str	r3, [r7, #24]
 8008154:	e001      	b.n	800815a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008156:	2300      	movs	r3, #0
 8008158:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800815a:	69bb      	ldr	r3, [r7, #24]
 800815c:	2b01      	cmp	r3, #1
 800815e:	d110      	bne.n	8008182 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008164:	687a      	ldr	r2, [r7, #4]
 8008166:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008168:	9202      	str	r2, [sp, #8]
 800816a:	9301      	str	r3, [sp, #4]
 800816c:	69fb      	ldr	r3, [r7, #28]
 800816e:	9300      	str	r3, [sp, #0]
 8008170:	68bb      	ldr	r3, [r7, #8]
 8008172:	6a3a      	ldr	r2, [r7, #32]
 8008174:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008176:	68f8      	ldr	r0, [r7, #12]
 8008178:	f000 ff86 	bl	8009088 <xTaskCreateStatic>
 800817c:	4603      	mov	r3, r0
 800817e:	613b      	str	r3, [r7, #16]
 8008180:	e013      	b.n	80081aa <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008182:	69bb      	ldr	r3, [r7, #24]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d110      	bne.n	80081aa <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008188:	6a3b      	ldr	r3, [r7, #32]
 800818a:	b29a      	uxth	r2, r3
 800818c:	f107 0310 	add.w	r3, r7, #16
 8008190:	9301      	str	r3, [sp, #4]
 8008192:	69fb      	ldr	r3, [r7, #28]
 8008194:	9300      	str	r3, [sp, #0]
 8008196:	68bb      	ldr	r3, [r7, #8]
 8008198:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800819a:	68f8      	ldr	r0, [r7, #12]
 800819c:	f000 ffd1 	bl	8009142 <xTaskCreate>
 80081a0:	4603      	mov	r3, r0
 80081a2:	2b01      	cmp	r3, #1
 80081a4:	d001      	beq.n	80081aa <osThreadNew+0x11a>
            hTask = NULL;
 80081a6:	2300      	movs	r3, #0
 80081a8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80081aa:	693b      	ldr	r3, [r7, #16]
}
 80081ac:	4618      	mov	r0, r3
 80081ae:	3728      	adds	r7, #40	; 0x28
 80081b0:	46bd      	mov	sp, r7
 80081b2:	bd80      	pop	{r7, pc}

080081b4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80081b4:	b580      	push	{r7, lr}
 80081b6:	b084      	sub	sp, #16
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80081bc:	f3ef 8305 	mrs	r3, IPSR
 80081c0:	60bb      	str	r3, [r7, #8]
  return(result);
 80081c2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d003      	beq.n	80081d0 <osDelay+0x1c>
    stat = osErrorISR;
 80081c8:	f06f 0305 	mvn.w	r3, #5
 80081cc:	60fb      	str	r3, [r7, #12]
 80081ce:	e007      	b.n	80081e0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80081d0:	2300      	movs	r3, #0
 80081d2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d002      	beq.n	80081e0 <osDelay+0x2c>
      vTaskDelay(ticks);
 80081da:	6878      	ldr	r0, [r7, #4]
 80081dc:	f001 f90c 	bl	80093f8 <vTaskDelay>
    }
  }

  return (stat);
 80081e0:	68fb      	ldr	r3, [r7, #12]
}
 80081e2:	4618      	mov	r0, r3
 80081e4:	3710      	adds	r7, #16
 80081e6:	46bd      	mov	sp, r7
 80081e8:	bd80      	pop	{r7, pc}

080081ea <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80081ea:	b580      	push	{r7, lr}
 80081ec:	b08a      	sub	sp, #40	; 0x28
 80081ee:	af02      	add	r7, sp, #8
 80081f0:	60f8      	str	r0, [r7, #12]
 80081f2:	60b9      	str	r1, [r7, #8]
 80081f4:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80081f6:	2300      	movs	r3, #0
 80081f8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80081fa:	f3ef 8305 	mrs	r3, IPSR
 80081fe:	613b      	str	r3, [r7, #16]
  return(result);
 8008200:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8008202:	2b00      	cmp	r3, #0
 8008204:	d175      	bne.n	80082f2 <osSemaphoreNew+0x108>
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	2b00      	cmp	r3, #0
 800820a:	d072      	beq.n	80082f2 <osSemaphoreNew+0x108>
 800820c:	68ba      	ldr	r2, [r7, #8]
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	429a      	cmp	r2, r3
 8008212:	d86e      	bhi.n	80082f2 <osSemaphoreNew+0x108>
    mem = -1;
 8008214:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008218:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2b00      	cmp	r3, #0
 800821e:	d015      	beq.n	800824c <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	689b      	ldr	r3, [r3, #8]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d006      	beq.n	8008236 <osSemaphoreNew+0x4c>
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	68db      	ldr	r3, [r3, #12]
 800822c:	2b4f      	cmp	r3, #79	; 0x4f
 800822e:	d902      	bls.n	8008236 <osSemaphoreNew+0x4c>
        mem = 1;
 8008230:	2301      	movs	r3, #1
 8008232:	61bb      	str	r3, [r7, #24]
 8008234:	e00c      	b.n	8008250 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	689b      	ldr	r3, [r3, #8]
 800823a:	2b00      	cmp	r3, #0
 800823c:	d108      	bne.n	8008250 <osSemaphoreNew+0x66>
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	68db      	ldr	r3, [r3, #12]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d104      	bne.n	8008250 <osSemaphoreNew+0x66>
          mem = 0;
 8008246:	2300      	movs	r3, #0
 8008248:	61bb      	str	r3, [r7, #24]
 800824a:	e001      	b.n	8008250 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800824c:	2300      	movs	r3, #0
 800824e:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8008250:	69bb      	ldr	r3, [r7, #24]
 8008252:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008256:	d04c      	beq.n	80082f2 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	2b01      	cmp	r3, #1
 800825c:	d128      	bne.n	80082b0 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800825e:	69bb      	ldr	r3, [r7, #24]
 8008260:	2b01      	cmp	r3, #1
 8008262:	d10a      	bne.n	800827a <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	689b      	ldr	r3, [r3, #8]
 8008268:	2203      	movs	r2, #3
 800826a:	9200      	str	r2, [sp, #0]
 800826c:	2200      	movs	r2, #0
 800826e:	2100      	movs	r1, #0
 8008270:	2001      	movs	r0, #1
 8008272:	f000 f993 	bl	800859c <xQueueGenericCreateStatic>
 8008276:	61f8      	str	r0, [r7, #28]
 8008278:	e005      	b.n	8008286 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800827a:	2203      	movs	r2, #3
 800827c:	2100      	movs	r1, #0
 800827e:	2001      	movs	r0, #1
 8008280:	f000 fa04 	bl	800868c <xQueueGenericCreate>
 8008284:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8008286:	69fb      	ldr	r3, [r7, #28]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d022      	beq.n	80082d2 <osSemaphoreNew+0xe8>
 800828c:	68bb      	ldr	r3, [r7, #8]
 800828e:	2b00      	cmp	r3, #0
 8008290:	d01f      	beq.n	80082d2 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008292:	2300      	movs	r3, #0
 8008294:	2200      	movs	r2, #0
 8008296:	2100      	movs	r1, #0
 8008298:	69f8      	ldr	r0, [r7, #28]
 800829a:	f000 fabf 	bl	800881c <xQueueGenericSend>
 800829e:	4603      	mov	r3, r0
 80082a0:	2b01      	cmp	r3, #1
 80082a2:	d016      	beq.n	80082d2 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80082a4:	69f8      	ldr	r0, [r7, #28]
 80082a6:	f000 fd33 	bl	8008d10 <vQueueDelete>
            hSemaphore = NULL;
 80082aa:	2300      	movs	r3, #0
 80082ac:	61fb      	str	r3, [r7, #28]
 80082ae:	e010      	b.n	80082d2 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80082b0:	69bb      	ldr	r3, [r7, #24]
 80082b2:	2b01      	cmp	r3, #1
 80082b4:	d108      	bne.n	80082c8 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	689b      	ldr	r3, [r3, #8]
 80082ba:	461a      	mov	r2, r3
 80082bc:	68b9      	ldr	r1, [r7, #8]
 80082be:	68f8      	ldr	r0, [r7, #12]
 80082c0:	f000 fa41 	bl	8008746 <xQueueCreateCountingSemaphoreStatic>
 80082c4:	61f8      	str	r0, [r7, #28]
 80082c6:	e004      	b.n	80082d2 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80082c8:	68b9      	ldr	r1, [r7, #8]
 80082ca:	68f8      	ldr	r0, [r7, #12]
 80082cc:	f000 fa72 	bl	80087b4 <xQueueCreateCountingSemaphore>
 80082d0:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80082d2:	69fb      	ldr	r3, [r7, #28]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d00c      	beq.n	80082f2 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d003      	beq.n	80082e6 <osSemaphoreNew+0xfc>
          name = attr->name;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	617b      	str	r3, [r7, #20]
 80082e4:	e001      	b.n	80082ea <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 80082e6:	2300      	movs	r3, #0
 80082e8:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80082ea:	6979      	ldr	r1, [r7, #20]
 80082ec:	69f8      	ldr	r0, [r7, #28]
 80082ee:	f000 fe43 	bl	8008f78 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80082f2:	69fb      	ldr	r3, [r7, #28]
}
 80082f4:	4618      	mov	r0, r3
 80082f6:	3720      	adds	r7, #32
 80082f8:	46bd      	mov	sp, r7
 80082fa:	bd80      	pop	{r7, pc}

080082fc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80082fc:	b480      	push	{r7}
 80082fe:	b085      	sub	sp, #20
 8008300:	af00      	add	r7, sp, #0
 8008302:	60f8      	str	r0, [r7, #12]
 8008304:	60b9      	str	r1, [r7, #8]
 8008306:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	4a07      	ldr	r2, [pc, #28]	; (8008328 <vApplicationGetIdleTaskMemory+0x2c>)
 800830c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800830e:	68bb      	ldr	r3, [r7, #8]
 8008310:	4a06      	ldr	r2, [pc, #24]	; (800832c <vApplicationGetIdleTaskMemory+0x30>)
 8008312:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	2280      	movs	r2, #128	; 0x80
 8008318:	601a      	str	r2, [r3, #0]
}
 800831a:	bf00      	nop
 800831c:	3714      	adds	r7, #20
 800831e:	46bd      	mov	sp, r7
 8008320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008324:	4770      	bx	lr
 8008326:	bf00      	nop
 8008328:	20004bb8 	.word	0x20004bb8
 800832c:	20004c74 	.word	0x20004c74

08008330 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008330:	b480      	push	{r7}
 8008332:	b085      	sub	sp, #20
 8008334:	af00      	add	r7, sp, #0
 8008336:	60f8      	str	r0, [r7, #12]
 8008338:	60b9      	str	r1, [r7, #8]
 800833a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	4a07      	ldr	r2, [pc, #28]	; (800835c <vApplicationGetTimerTaskMemory+0x2c>)
 8008340:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008342:	68bb      	ldr	r3, [r7, #8]
 8008344:	4a06      	ldr	r2, [pc, #24]	; (8008360 <vApplicationGetTimerTaskMemory+0x30>)
 8008346:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800834e:	601a      	str	r2, [r3, #0]
}
 8008350:	bf00      	nop
 8008352:	3714      	adds	r7, #20
 8008354:	46bd      	mov	sp, r7
 8008356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835a:	4770      	bx	lr
 800835c:	20004e74 	.word	0x20004e74
 8008360:	20004f30 	.word	0x20004f30

08008364 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008364:	b480      	push	{r7}
 8008366:	b083      	sub	sp, #12
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	f103 0208 	add.w	r2, r3, #8
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800837c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	f103 0208 	add.w	r2, r3, #8
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	f103 0208 	add.w	r2, r3, #8
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	2200      	movs	r2, #0
 8008396:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008398:	bf00      	nop
 800839a:	370c      	adds	r7, #12
 800839c:	46bd      	mov	sp, r7
 800839e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a2:	4770      	bx	lr

080083a4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80083a4:	b480      	push	{r7}
 80083a6:	b083      	sub	sp, #12
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2200      	movs	r2, #0
 80083b0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80083b2:	bf00      	nop
 80083b4:	370c      	adds	r7, #12
 80083b6:	46bd      	mov	sp, r7
 80083b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083bc:	4770      	bx	lr

080083be <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80083be:	b480      	push	{r7}
 80083c0:	b085      	sub	sp, #20
 80083c2:	af00      	add	r7, sp, #0
 80083c4:	6078      	str	r0, [r7, #4]
 80083c6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	685b      	ldr	r3, [r3, #4]
 80083cc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80083ce:	683b      	ldr	r3, [r7, #0]
 80083d0:	68fa      	ldr	r2, [r7, #12]
 80083d2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	689a      	ldr	r2, [r3, #8]
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	689b      	ldr	r3, [r3, #8]
 80083e0:	683a      	ldr	r2, [r7, #0]
 80083e2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	683a      	ldr	r2, [r7, #0]
 80083e8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80083ea:	683b      	ldr	r3, [r7, #0]
 80083ec:	687a      	ldr	r2, [r7, #4]
 80083ee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	1c5a      	adds	r2, r3, #1
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	601a      	str	r2, [r3, #0]
}
 80083fa:	bf00      	nop
 80083fc:	3714      	adds	r7, #20
 80083fe:	46bd      	mov	sp, r7
 8008400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008404:	4770      	bx	lr

08008406 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008406:	b480      	push	{r7}
 8008408:	b085      	sub	sp, #20
 800840a:	af00      	add	r7, sp, #0
 800840c:	6078      	str	r0, [r7, #4]
 800840e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008410:	683b      	ldr	r3, [r7, #0]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008416:	68bb      	ldr	r3, [r7, #8]
 8008418:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800841c:	d103      	bne.n	8008426 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	691b      	ldr	r3, [r3, #16]
 8008422:	60fb      	str	r3, [r7, #12]
 8008424:	e00c      	b.n	8008440 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	3308      	adds	r3, #8
 800842a:	60fb      	str	r3, [r7, #12]
 800842c:	e002      	b.n	8008434 <vListInsert+0x2e>
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	685b      	ldr	r3, [r3, #4]
 8008432:	60fb      	str	r3, [r7, #12]
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	685b      	ldr	r3, [r3, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	68ba      	ldr	r2, [r7, #8]
 800843c:	429a      	cmp	r2, r3
 800843e:	d2f6      	bcs.n	800842e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	685a      	ldr	r2, [r3, #4]
 8008444:	683b      	ldr	r3, [r7, #0]
 8008446:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	685b      	ldr	r3, [r3, #4]
 800844c:	683a      	ldr	r2, [r7, #0]
 800844e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008450:	683b      	ldr	r3, [r7, #0]
 8008452:	68fa      	ldr	r2, [r7, #12]
 8008454:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	683a      	ldr	r2, [r7, #0]
 800845a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800845c:	683b      	ldr	r3, [r7, #0]
 800845e:	687a      	ldr	r2, [r7, #4]
 8008460:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	1c5a      	adds	r2, r3, #1
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	601a      	str	r2, [r3, #0]
}
 800846c:	bf00      	nop
 800846e:	3714      	adds	r7, #20
 8008470:	46bd      	mov	sp, r7
 8008472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008476:	4770      	bx	lr

08008478 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008478:	b480      	push	{r7}
 800847a:	b085      	sub	sp, #20
 800847c:	af00      	add	r7, sp, #0
 800847e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	691b      	ldr	r3, [r3, #16]
 8008484:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	685b      	ldr	r3, [r3, #4]
 800848a:	687a      	ldr	r2, [r7, #4]
 800848c:	6892      	ldr	r2, [r2, #8]
 800848e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	689b      	ldr	r3, [r3, #8]
 8008494:	687a      	ldr	r2, [r7, #4]
 8008496:	6852      	ldr	r2, [r2, #4]
 8008498:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	685b      	ldr	r3, [r3, #4]
 800849e:	687a      	ldr	r2, [r7, #4]
 80084a0:	429a      	cmp	r2, r3
 80084a2:	d103      	bne.n	80084ac <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	689a      	ldr	r2, [r3, #8]
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2200      	movs	r2, #0
 80084b0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	1e5a      	subs	r2, r3, #1
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	681b      	ldr	r3, [r3, #0]
}
 80084c0:	4618      	mov	r0, r3
 80084c2:	3714      	adds	r7, #20
 80084c4:	46bd      	mov	sp, r7
 80084c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ca:	4770      	bx	lr

080084cc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80084cc:	b580      	push	{r7, lr}
 80084ce:	b084      	sub	sp, #16
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	6078      	str	r0, [r7, #4]
 80084d4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d10a      	bne.n	80084f6 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80084e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084e4:	f383 8811 	msr	BASEPRI, r3
 80084e8:	f3bf 8f6f 	isb	sy
 80084ec:	f3bf 8f4f 	dsb	sy
 80084f0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80084f2:	bf00      	nop
 80084f4:	e7fe      	b.n	80084f4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80084f6:	f002 f96d 	bl	800a7d4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	681a      	ldr	r2, [r3, #0]
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008502:	68f9      	ldr	r1, [r7, #12]
 8008504:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008506:	fb01 f303 	mul.w	r3, r1, r3
 800850a:	441a      	add	r2, r3
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	2200      	movs	r2, #0
 8008514:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	681a      	ldr	r2, [r3, #0]
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	681a      	ldr	r2, [r3, #0]
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008526:	3b01      	subs	r3, #1
 8008528:	68f9      	ldr	r1, [r7, #12]
 800852a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800852c:	fb01 f303 	mul.w	r3, r1, r3
 8008530:	441a      	add	r2, r3
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	22ff      	movs	r2, #255	; 0xff
 800853a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	22ff      	movs	r2, #255	; 0xff
 8008542:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8008546:	683b      	ldr	r3, [r7, #0]
 8008548:	2b00      	cmp	r3, #0
 800854a:	d114      	bne.n	8008576 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	691b      	ldr	r3, [r3, #16]
 8008550:	2b00      	cmp	r3, #0
 8008552:	d01a      	beq.n	800858a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	3310      	adds	r3, #16
 8008558:	4618      	mov	r0, r3
 800855a:	f001 fa1b 	bl	8009994 <xTaskRemoveFromEventList>
 800855e:	4603      	mov	r3, r0
 8008560:	2b00      	cmp	r3, #0
 8008562:	d012      	beq.n	800858a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008564:	4b0c      	ldr	r3, [pc, #48]	; (8008598 <xQueueGenericReset+0xcc>)
 8008566:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800856a:	601a      	str	r2, [r3, #0]
 800856c:	f3bf 8f4f 	dsb	sy
 8008570:	f3bf 8f6f 	isb	sy
 8008574:	e009      	b.n	800858a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	3310      	adds	r3, #16
 800857a:	4618      	mov	r0, r3
 800857c:	f7ff fef2 	bl	8008364 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	3324      	adds	r3, #36	; 0x24
 8008584:	4618      	mov	r0, r3
 8008586:	f7ff feed 	bl	8008364 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800858a:	f002 f953 	bl	800a834 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800858e:	2301      	movs	r3, #1
}
 8008590:	4618      	mov	r0, r3
 8008592:	3710      	adds	r7, #16
 8008594:	46bd      	mov	sp, r7
 8008596:	bd80      	pop	{r7, pc}
 8008598:	e000ed04 	.word	0xe000ed04

0800859c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800859c:	b580      	push	{r7, lr}
 800859e:	b08e      	sub	sp, #56	; 0x38
 80085a0:	af02      	add	r7, sp, #8
 80085a2:	60f8      	str	r0, [r7, #12]
 80085a4:	60b9      	str	r1, [r7, #8]
 80085a6:	607a      	str	r2, [r7, #4]
 80085a8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d10a      	bne.n	80085c6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80085b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085b4:	f383 8811 	msr	BASEPRI, r3
 80085b8:	f3bf 8f6f 	isb	sy
 80085bc:	f3bf 8f4f 	dsb	sy
 80085c0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80085c2:	bf00      	nop
 80085c4:	e7fe      	b.n	80085c4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d10a      	bne.n	80085e2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80085cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085d0:	f383 8811 	msr	BASEPRI, r3
 80085d4:	f3bf 8f6f 	isb	sy
 80085d8:	f3bf 8f4f 	dsb	sy
 80085dc:	627b      	str	r3, [r7, #36]	; 0x24
}
 80085de:	bf00      	nop
 80085e0:	e7fe      	b.n	80085e0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d002      	beq.n	80085ee <xQueueGenericCreateStatic+0x52>
 80085e8:	68bb      	ldr	r3, [r7, #8]
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d001      	beq.n	80085f2 <xQueueGenericCreateStatic+0x56>
 80085ee:	2301      	movs	r3, #1
 80085f0:	e000      	b.n	80085f4 <xQueueGenericCreateStatic+0x58>
 80085f2:	2300      	movs	r3, #0
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d10a      	bne.n	800860e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80085f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085fc:	f383 8811 	msr	BASEPRI, r3
 8008600:	f3bf 8f6f 	isb	sy
 8008604:	f3bf 8f4f 	dsb	sy
 8008608:	623b      	str	r3, [r7, #32]
}
 800860a:	bf00      	nop
 800860c:	e7fe      	b.n	800860c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d102      	bne.n	800861a <xQueueGenericCreateStatic+0x7e>
 8008614:	68bb      	ldr	r3, [r7, #8]
 8008616:	2b00      	cmp	r3, #0
 8008618:	d101      	bne.n	800861e <xQueueGenericCreateStatic+0x82>
 800861a:	2301      	movs	r3, #1
 800861c:	e000      	b.n	8008620 <xQueueGenericCreateStatic+0x84>
 800861e:	2300      	movs	r3, #0
 8008620:	2b00      	cmp	r3, #0
 8008622:	d10a      	bne.n	800863a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8008624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008628:	f383 8811 	msr	BASEPRI, r3
 800862c:	f3bf 8f6f 	isb	sy
 8008630:	f3bf 8f4f 	dsb	sy
 8008634:	61fb      	str	r3, [r7, #28]
}
 8008636:	bf00      	nop
 8008638:	e7fe      	b.n	8008638 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800863a:	2350      	movs	r3, #80	; 0x50
 800863c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800863e:	697b      	ldr	r3, [r7, #20]
 8008640:	2b50      	cmp	r3, #80	; 0x50
 8008642:	d00a      	beq.n	800865a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8008644:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008648:	f383 8811 	msr	BASEPRI, r3
 800864c:	f3bf 8f6f 	isb	sy
 8008650:	f3bf 8f4f 	dsb	sy
 8008654:	61bb      	str	r3, [r7, #24]
}
 8008656:	bf00      	nop
 8008658:	e7fe      	b.n	8008658 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800865a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800865c:	683b      	ldr	r3, [r7, #0]
 800865e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8008660:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008662:	2b00      	cmp	r3, #0
 8008664:	d00d      	beq.n	8008682 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008666:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008668:	2201      	movs	r2, #1
 800866a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800866e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8008672:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008674:	9300      	str	r3, [sp, #0]
 8008676:	4613      	mov	r3, r2
 8008678:	687a      	ldr	r2, [r7, #4]
 800867a:	68b9      	ldr	r1, [r7, #8]
 800867c:	68f8      	ldr	r0, [r7, #12]
 800867e:	f000 f83f 	bl	8008700 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008682:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8008684:	4618      	mov	r0, r3
 8008686:	3730      	adds	r7, #48	; 0x30
 8008688:	46bd      	mov	sp, r7
 800868a:	bd80      	pop	{r7, pc}

0800868c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800868c:	b580      	push	{r7, lr}
 800868e:	b08a      	sub	sp, #40	; 0x28
 8008690:	af02      	add	r7, sp, #8
 8008692:	60f8      	str	r0, [r7, #12]
 8008694:	60b9      	str	r1, [r7, #8]
 8008696:	4613      	mov	r3, r2
 8008698:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	2b00      	cmp	r3, #0
 800869e:	d10a      	bne.n	80086b6 <xQueueGenericCreate+0x2a>
	__asm volatile
 80086a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086a4:	f383 8811 	msr	BASEPRI, r3
 80086a8:	f3bf 8f6f 	isb	sy
 80086ac:	f3bf 8f4f 	dsb	sy
 80086b0:	613b      	str	r3, [r7, #16]
}
 80086b2:	bf00      	nop
 80086b4:	e7fe      	b.n	80086b4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	68ba      	ldr	r2, [r7, #8]
 80086ba:	fb02 f303 	mul.w	r3, r2, r3
 80086be:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80086c0:	69fb      	ldr	r3, [r7, #28]
 80086c2:	3350      	adds	r3, #80	; 0x50
 80086c4:	4618      	mov	r0, r3
 80086c6:	f002 f9a7 	bl	800aa18 <pvPortMalloc>
 80086ca:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80086cc:	69bb      	ldr	r3, [r7, #24]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d011      	beq.n	80086f6 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80086d2:	69bb      	ldr	r3, [r7, #24]
 80086d4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80086d6:	697b      	ldr	r3, [r7, #20]
 80086d8:	3350      	adds	r3, #80	; 0x50
 80086da:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80086dc:	69bb      	ldr	r3, [r7, #24]
 80086de:	2200      	movs	r2, #0
 80086e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80086e4:	79fa      	ldrb	r2, [r7, #7]
 80086e6:	69bb      	ldr	r3, [r7, #24]
 80086e8:	9300      	str	r3, [sp, #0]
 80086ea:	4613      	mov	r3, r2
 80086ec:	697a      	ldr	r2, [r7, #20]
 80086ee:	68b9      	ldr	r1, [r7, #8]
 80086f0:	68f8      	ldr	r0, [r7, #12]
 80086f2:	f000 f805 	bl	8008700 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80086f6:	69bb      	ldr	r3, [r7, #24]
	}
 80086f8:	4618      	mov	r0, r3
 80086fa:	3720      	adds	r7, #32
 80086fc:	46bd      	mov	sp, r7
 80086fe:	bd80      	pop	{r7, pc}

08008700 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008700:	b580      	push	{r7, lr}
 8008702:	b084      	sub	sp, #16
 8008704:	af00      	add	r7, sp, #0
 8008706:	60f8      	str	r0, [r7, #12]
 8008708:	60b9      	str	r1, [r7, #8]
 800870a:	607a      	str	r2, [r7, #4]
 800870c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800870e:	68bb      	ldr	r3, [r7, #8]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d103      	bne.n	800871c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008714:	69bb      	ldr	r3, [r7, #24]
 8008716:	69ba      	ldr	r2, [r7, #24]
 8008718:	601a      	str	r2, [r3, #0]
 800871a:	e002      	b.n	8008722 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800871c:	69bb      	ldr	r3, [r7, #24]
 800871e:	687a      	ldr	r2, [r7, #4]
 8008720:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008722:	69bb      	ldr	r3, [r7, #24]
 8008724:	68fa      	ldr	r2, [r7, #12]
 8008726:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008728:	69bb      	ldr	r3, [r7, #24]
 800872a:	68ba      	ldr	r2, [r7, #8]
 800872c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800872e:	2101      	movs	r1, #1
 8008730:	69b8      	ldr	r0, [r7, #24]
 8008732:	f7ff fecb 	bl	80084cc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008736:	69bb      	ldr	r3, [r7, #24]
 8008738:	78fa      	ldrb	r2, [r7, #3]
 800873a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800873e:	bf00      	nop
 8008740:	3710      	adds	r7, #16
 8008742:	46bd      	mov	sp, r7
 8008744:	bd80      	pop	{r7, pc}

08008746 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8008746:	b580      	push	{r7, lr}
 8008748:	b08a      	sub	sp, #40	; 0x28
 800874a:	af02      	add	r7, sp, #8
 800874c:	60f8      	str	r0, [r7, #12]
 800874e:	60b9      	str	r1, [r7, #8]
 8008750:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	2b00      	cmp	r3, #0
 8008756:	d10a      	bne.n	800876e <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8008758:	f04f 0350 	mov.w	r3, #80	; 0x50
 800875c:	f383 8811 	msr	BASEPRI, r3
 8008760:	f3bf 8f6f 	isb	sy
 8008764:	f3bf 8f4f 	dsb	sy
 8008768:	61bb      	str	r3, [r7, #24]
}
 800876a:	bf00      	nop
 800876c:	e7fe      	b.n	800876c <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800876e:	68ba      	ldr	r2, [r7, #8]
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	429a      	cmp	r2, r3
 8008774:	d90a      	bls.n	800878c <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8008776:	f04f 0350 	mov.w	r3, #80	; 0x50
 800877a:	f383 8811 	msr	BASEPRI, r3
 800877e:	f3bf 8f6f 	isb	sy
 8008782:	f3bf 8f4f 	dsb	sy
 8008786:	617b      	str	r3, [r7, #20]
}
 8008788:	bf00      	nop
 800878a:	e7fe      	b.n	800878a <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800878c:	2302      	movs	r3, #2
 800878e:	9300      	str	r3, [sp, #0]
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2200      	movs	r2, #0
 8008794:	2100      	movs	r1, #0
 8008796:	68f8      	ldr	r0, [r7, #12]
 8008798:	f7ff ff00 	bl	800859c <xQueueGenericCreateStatic>
 800879c:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800879e:	69fb      	ldr	r3, [r7, #28]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d002      	beq.n	80087aa <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80087a4:	69fb      	ldr	r3, [r7, #28]
 80087a6:	68ba      	ldr	r2, [r7, #8]
 80087a8:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80087aa:	69fb      	ldr	r3, [r7, #28]
	}
 80087ac:	4618      	mov	r0, r3
 80087ae:	3720      	adds	r7, #32
 80087b0:	46bd      	mov	sp, r7
 80087b2:	bd80      	pop	{r7, pc}

080087b4 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b086      	sub	sp, #24
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]
 80087bc:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d10a      	bne.n	80087da <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 80087c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087c8:	f383 8811 	msr	BASEPRI, r3
 80087cc:	f3bf 8f6f 	isb	sy
 80087d0:	f3bf 8f4f 	dsb	sy
 80087d4:	613b      	str	r3, [r7, #16]
}
 80087d6:	bf00      	nop
 80087d8:	e7fe      	b.n	80087d8 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80087da:	683a      	ldr	r2, [r7, #0]
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	429a      	cmp	r2, r3
 80087e0:	d90a      	bls.n	80087f8 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 80087e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087e6:	f383 8811 	msr	BASEPRI, r3
 80087ea:	f3bf 8f6f 	isb	sy
 80087ee:	f3bf 8f4f 	dsb	sy
 80087f2:	60fb      	str	r3, [r7, #12]
}
 80087f4:	bf00      	nop
 80087f6:	e7fe      	b.n	80087f6 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80087f8:	2202      	movs	r2, #2
 80087fa:	2100      	movs	r1, #0
 80087fc:	6878      	ldr	r0, [r7, #4]
 80087fe:	f7ff ff45 	bl	800868c <xQueueGenericCreate>
 8008802:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8008804:	697b      	ldr	r3, [r7, #20]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d002      	beq.n	8008810 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800880a:	697b      	ldr	r3, [r7, #20]
 800880c:	683a      	ldr	r2, [r7, #0]
 800880e:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008810:	697b      	ldr	r3, [r7, #20]
	}
 8008812:	4618      	mov	r0, r3
 8008814:	3718      	adds	r7, #24
 8008816:	46bd      	mov	sp, r7
 8008818:	bd80      	pop	{r7, pc}
	...

0800881c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800881c:	b580      	push	{r7, lr}
 800881e:	b08e      	sub	sp, #56	; 0x38
 8008820:	af00      	add	r7, sp, #0
 8008822:	60f8      	str	r0, [r7, #12]
 8008824:	60b9      	str	r1, [r7, #8]
 8008826:	607a      	str	r2, [r7, #4]
 8008828:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800882a:	2300      	movs	r3, #0
 800882c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008832:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008834:	2b00      	cmp	r3, #0
 8008836:	d10a      	bne.n	800884e <xQueueGenericSend+0x32>
	__asm volatile
 8008838:	f04f 0350 	mov.w	r3, #80	; 0x50
 800883c:	f383 8811 	msr	BASEPRI, r3
 8008840:	f3bf 8f6f 	isb	sy
 8008844:	f3bf 8f4f 	dsb	sy
 8008848:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800884a:	bf00      	nop
 800884c:	e7fe      	b.n	800884c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800884e:	68bb      	ldr	r3, [r7, #8]
 8008850:	2b00      	cmp	r3, #0
 8008852:	d103      	bne.n	800885c <xQueueGenericSend+0x40>
 8008854:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008858:	2b00      	cmp	r3, #0
 800885a:	d101      	bne.n	8008860 <xQueueGenericSend+0x44>
 800885c:	2301      	movs	r3, #1
 800885e:	e000      	b.n	8008862 <xQueueGenericSend+0x46>
 8008860:	2300      	movs	r3, #0
 8008862:	2b00      	cmp	r3, #0
 8008864:	d10a      	bne.n	800887c <xQueueGenericSend+0x60>
	__asm volatile
 8008866:	f04f 0350 	mov.w	r3, #80	; 0x50
 800886a:	f383 8811 	msr	BASEPRI, r3
 800886e:	f3bf 8f6f 	isb	sy
 8008872:	f3bf 8f4f 	dsb	sy
 8008876:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008878:	bf00      	nop
 800887a:	e7fe      	b.n	800887a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800887c:	683b      	ldr	r3, [r7, #0]
 800887e:	2b02      	cmp	r3, #2
 8008880:	d103      	bne.n	800888a <xQueueGenericSend+0x6e>
 8008882:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008884:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008886:	2b01      	cmp	r3, #1
 8008888:	d101      	bne.n	800888e <xQueueGenericSend+0x72>
 800888a:	2301      	movs	r3, #1
 800888c:	e000      	b.n	8008890 <xQueueGenericSend+0x74>
 800888e:	2300      	movs	r3, #0
 8008890:	2b00      	cmp	r3, #0
 8008892:	d10a      	bne.n	80088aa <xQueueGenericSend+0x8e>
	__asm volatile
 8008894:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008898:	f383 8811 	msr	BASEPRI, r3
 800889c:	f3bf 8f6f 	isb	sy
 80088a0:	f3bf 8f4f 	dsb	sy
 80088a4:	623b      	str	r3, [r7, #32]
}
 80088a6:	bf00      	nop
 80088a8:	e7fe      	b.n	80088a8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80088aa:	f001 fa35 	bl	8009d18 <xTaskGetSchedulerState>
 80088ae:	4603      	mov	r3, r0
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d102      	bne.n	80088ba <xQueueGenericSend+0x9e>
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d101      	bne.n	80088be <xQueueGenericSend+0xa2>
 80088ba:	2301      	movs	r3, #1
 80088bc:	e000      	b.n	80088c0 <xQueueGenericSend+0xa4>
 80088be:	2300      	movs	r3, #0
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d10a      	bne.n	80088da <xQueueGenericSend+0xbe>
	__asm volatile
 80088c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088c8:	f383 8811 	msr	BASEPRI, r3
 80088cc:	f3bf 8f6f 	isb	sy
 80088d0:	f3bf 8f4f 	dsb	sy
 80088d4:	61fb      	str	r3, [r7, #28]
}
 80088d6:	bf00      	nop
 80088d8:	e7fe      	b.n	80088d8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80088da:	f001 ff7b 	bl	800a7d4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80088de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80088e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088e6:	429a      	cmp	r2, r3
 80088e8:	d302      	bcc.n	80088f0 <xQueueGenericSend+0xd4>
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	2b02      	cmp	r3, #2
 80088ee:	d129      	bne.n	8008944 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80088f0:	683a      	ldr	r2, [r7, #0]
 80088f2:	68b9      	ldr	r1, [r7, #8]
 80088f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80088f6:	f000 fa2e 	bl	8008d56 <prvCopyDataToQueue>
 80088fa:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80088fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008900:	2b00      	cmp	r3, #0
 8008902:	d010      	beq.n	8008926 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008904:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008906:	3324      	adds	r3, #36	; 0x24
 8008908:	4618      	mov	r0, r3
 800890a:	f001 f843 	bl	8009994 <xTaskRemoveFromEventList>
 800890e:	4603      	mov	r3, r0
 8008910:	2b00      	cmp	r3, #0
 8008912:	d013      	beq.n	800893c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008914:	4b3f      	ldr	r3, [pc, #252]	; (8008a14 <xQueueGenericSend+0x1f8>)
 8008916:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800891a:	601a      	str	r2, [r3, #0]
 800891c:	f3bf 8f4f 	dsb	sy
 8008920:	f3bf 8f6f 	isb	sy
 8008924:	e00a      	b.n	800893c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008926:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008928:	2b00      	cmp	r3, #0
 800892a:	d007      	beq.n	800893c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800892c:	4b39      	ldr	r3, [pc, #228]	; (8008a14 <xQueueGenericSend+0x1f8>)
 800892e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008932:	601a      	str	r2, [r3, #0]
 8008934:	f3bf 8f4f 	dsb	sy
 8008938:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800893c:	f001 ff7a 	bl	800a834 <vPortExitCritical>
				return pdPASS;
 8008940:	2301      	movs	r3, #1
 8008942:	e063      	b.n	8008a0c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d103      	bne.n	8008952 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800894a:	f001 ff73 	bl	800a834 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800894e:	2300      	movs	r3, #0
 8008950:	e05c      	b.n	8008a0c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008952:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008954:	2b00      	cmp	r3, #0
 8008956:	d106      	bne.n	8008966 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008958:	f107 0314 	add.w	r3, r7, #20
 800895c:	4618      	mov	r0, r3
 800895e:	f001 f87d 	bl	8009a5c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008962:	2301      	movs	r3, #1
 8008964:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008966:	f001 ff65 	bl	800a834 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800896a:	f000 fde9 	bl	8009540 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800896e:	f001 ff31 	bl	800a7d4 <vPortEnterCritical>
 8008972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008974:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008978:	b25b      	sxtb	r3, r3
 800897a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800897e:	d103      	bne.n	8008988 <xQueueGenericSend+0x16c>
 8008980:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008982:	2200      	movs	r2, #0
 8008984:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008988:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800898a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800898e:	b25b      	sxtb	r3, r3
 8008990:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008994:	d103      	bne.n	800899e <xQueueGenericSend+0x182>
 8008996:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008998:	2200      	movs	r2, #0
 800899a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800899e:	f001 ff49 	bl	800a834 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80089a2:	1d3a      	adds	r2, r7, #4
 80089a4:	f107 0314 	add.w	r3, r7, #20
 80089a8:	4611      	mov	r1, r2
 80089aa:	4618      	mov	r0, r3
 80089ac:	f001 f86c 	bl	8009a88 <xTaskCheckForTimeOut>
 80089b0:	4603      	mov	r3, r0
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d124      	bne.n	8008a00 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80089b6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80089b8:	f000 fac5 	bl	8008f46 <prvIsQueueFull>
 80089bc:	4603      	mov	r3, r0
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d018      	beq.n	80089f4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80089c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089c4:	3310      	adds	r3, #16
 80089c6:	687a      	ldr	r2, [r7, #4]
 80089c8:	4611      	mov	r1, r2
 80089ca:	4618      	mov	r0, r3
 80089cc:	f000 ff92 	bl	80098f4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80089d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80089d2:	f000 fa50 	bl	8008e76 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80089d6:	f000 fdc1 	bl	800955c <xTaskResumeAll>
 80089da:	4603      	mov	r3, r0
 80089dc:	2b00      	cmp	r3, #0
 80089de:	f47f af7c 	bne.w	80088da <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80089e2:	4b0c      	ldr	r3, [pc, #48]	; (8008a14 <xQueueGenericSend+0x1f8>)
 80089e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80089e8:	601a      	str	r2, [r3, #0]
 80089ea:	f3bf 8f4f 	dsb	sy
 80089ee:	f3bf 8f6f 	isb	sy
 80089f2:	e772      	b.n	80088da <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80089f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80089f6:	f000 fa3e 	bl	8008e76 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80089fa:	f000 fdaf 	bl	800955c <xTaskResumeAll>
 80089fe:	e76c      	b.n	80088da <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008a00:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008a02:	f000 fa38 	bl	8008e76 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008a06:	f000 fda9 	bl	800955c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008a0a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008a0c:	4618      	mov	r0, r3
 8008a0e:	3738      	adds	r7, #56	; 0x38
 8008a10:	46bd      	mov	sp, r7
 8008a12:	bd80      	pop	{r7, pc}
 8008a14:	e000ed04 	.word	0xe000ed04

08008a18 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	b090      	sub	sp, #64	; 0x40
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	60f8      	str	r0, [r7, #12]
 8008a20:	60b9      	str	r1, [r7, #8]
 8008a22:	607a      	str	r2, [r7, #4]
 8008a24:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8008a2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d10a      	bne.n	8008a46 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8008a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a34:	f383 8811 	msr	BASEPRI, r3
 8008a38:	f3bf 8f6f 	isb	sy
 8008a3c:	f3bf 8f4f 	dsb	sy
 8008a40:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008a42:	bf00      	nop
 8008a44:	e7fe      	b.n	8008a44 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008a46:	68bb      	ldr	r3, [r7, #8]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d103      	bne.n	8008a54 <xQueueGenericSendFromISR+0x3c>
 8008a4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d101      	bne.n	8008a58 <xQueueGenericSendFromISR+0x40>
 8008a54:	2301      	movs	r3, #1
 8008a56:	e000      	b.n	8008a5a <xQueueGenericSendFromISR+0x42>
 8008a58:	2300      	movs	r3, #0
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d10a      	bne.n	8008a74 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8008a5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a62:	f383 8811 	msr	BASEPRI, r3
 8008a66:	f3bf 8f6f 	isb	sy
 8008a6a:	f3bf 8f4f 	dsb	sy
 8008a6e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008a70:	bf00      	nop
 8008a72:	e7fe      	b.n	8008a72 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008a74:	683b      	ldr	r3, [r7, #0]
 8008a76:	2b02      	cmp	r3, #2
 8008a78:	d103      	bne.n	8008a82 <xQueueGenericSendFromISR+0x6a>
 8008a7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a7e:	2b01      	cmp	r3, #1
 8008a80:	d101      	bne.n	8008a86 <xQueueGenericSendFromISR+0x6e>
 8008a82:	2301      	movs	r3, #1
 8008a84:	e000      	b.n	8008a88 <xQueueGenericSendFromISR+0x70>
 8008a86:	2300      	movs	r3, #0
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d10a      	bne.n	8008aa2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8008a8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a90:	f383 8811 	msr	BASEPRI, r3
 8008a94:	f3bf 8f6f 	isb	sy
 8008a98:	f3bf 8f4f 	dsb	sy
 8008a9c:	623b      	str	r3, [r7, #32]
}
 8008a9e:	bf00      	nop
 8008aa0:	e7fe      	b.n	8008aa0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008aa2:	f001 ff79 	bl	800a998 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008aa6:	f3ef 8211 	mrs	r2, BASEPRI
 8008aaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008aae:	f383 8811 	msr	BASEPRI, r3
 8008ab2:	f3bf 8f6f 	isb	sy
 8008ab6:	f3bf 8f4f 	dsb	sy
 8008aba:	61fa      	str	r2, [r7, #28]
 8008abc:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008abe:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008ac0:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008ac2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ac4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008ac6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ac8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008aca:	429a      	cmp	r2, r3
 8008acc:	d302      	bcc.n	8008ad4 <xQueueGenericSendFromISR+0xbc>
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	2b02      	cmp	r3, #2
 8008ad2:	d12f      	bne.n	8008b34 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008ad4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ad6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008ada:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008ade:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ae0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ae2:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008ae4:	683a      	ldr	r2, [r7, #0]
 8008ae6:	68b9      	ldr	r1, [r7, #8]
 8008ae8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008aea:	f000 f934 	bl	8008d56 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008aee:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8008af2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008af6:	d112      	bne.n	8008b1e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008af8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d016      	beq.n	8008b2e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008b00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b02:	3324      	adds	r3, #36	; 0x24
 8008b04:	4618      	mov	r0, r3
 8008b06:	f000 ff45 	bl	8009994 <xTaskRemoveFromEventList>
 8008b0a:	4603      	mov	r3, r0
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d00e      	beq.n	8008b2e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d00b      	beq.n	8008b2e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2201      	movs	r2, #1
 8008b1a:	601a      	str	r2, [r3, #0]
 8008b1c:	e007      	b.n	8008b2e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008b1e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8008b22:	3301      	adds	r3, #1
 8008b24:	b2db      	uxtb	r3, r3
 8008b26:	b25a      	sxtb	r2, r3
 8008b28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b2a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008b2e:	2301      	movs	r3, #1
 8008b30:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8008b32:	e001      	b.n	8008b38 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008b34:	2300      	movs	r3, #0
 8008b36:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008b38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b3a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008b3c:	697b      	ldr	r3, [r7, #20]
 8008b3e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008b42:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008b44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8008b46:	4618      	mov	r0, r3
 8008b48:	3740      	adds	r7, #64	; 0x40
 8008b4a:	46bd      	mov	sp, r7
 8008b4c:	bd80      	pop	{r7, pc}
	...

08008b50 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	b08c      	sub	sp, #48	; 0x30
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	60f8      	str	r0, [r7, #12]
 8008b58:	60b9      	str	r1, [r7, #8]
 8008b5a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008b64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d10a      	bne.n	8008b80 <xQueueReceive+0x30>
	__asm volatile
 8008b6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b6e:	f383 8811 	msr	BASEPRI, r3
 8008b72:	f3bf 8f6f 	isb	sy
 8008b76:	f3bf 8f4f 	dsb	sy
 8008b7a:	623b      	str	r3, [r7, #32]
}
 8008b7c:	bf00      	nop
 8008b7e:	e7fe      	b.n	8008b7e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008b80:	68bb      	ldr	r3, [r7, #8]
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d103      	bne.n	8008b8e <xQueueReceive+0x3e>
 8008b86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d101      	bne.n	8008b92 <xQueueReceive+0x42>
 8008b8e:	2301      	movs	r3, #1
 8008b90:	e000      	b.n	8008b94 <xQueueReceive+0x44>
 8008b92:	2300      	movs	r3, #0
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d10a      	bne.n	8008bae <xQueueReceive+0x5e>
	__asm volatile
 8008b98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b9c:	f383 8811 	msr	BASEPRI, r3
 8008ba0:	f3bf 8f6f 	isb	sy
 8008ba4:	f3bf 8f4f 	dsb	sy
 8008ba8:	61fb      	str	r3, [r7, #28]
}
 8008baa:	bf00      	nop
 8008bac:	e7fe      	b.n	8008bac <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008bae:	f001 f8b3 	bl	8009d18 <xTaskGetSchedulerState>
 8008bb2:	4603      	mov	r3, r0
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d102      	bne.n	8008bbe <xQueueReceive+0x6e>
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d101      	bne.n	8008bc2 <xQueueReceive+0x72>
 8008bbe:	2301      	movs	r3, #1
 8008bc0:	e000      	b.n	8008bc4 <xQueueReceive+0x74>
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d10a      	bne.n	8008bde <xQueueReceive+0x8e>
	__asm volatile
 8008bc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bcc:	f383 8811 	msr	BASEPRI, r3
 8008bd0:	f3bf 8f6f 	isb	sy
 8008bd4:	f3bf 8f4f 	dsb	sy
 8008bd8:	61bb      	str	r3, [r7, #24]
}
 8008bda:	bf00      	nop
 8008bdc:	e7fe      	b.n	8008bdc <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008bde:	f001 fdf9 	bl	800a7d4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008be2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008be4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008be6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d01f      	beq.n	8008c2e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008bee:	68b9      	ldr	r1, [r7, #8]
 8008bf0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008bf2:	f000 f91a 	bl	8008e2a <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bf8:	1e5a      	subs	r2, r3, #1
 8008bfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bfc:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008bfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c00:	691b      	ldr	r3, [r3, #16]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d00f      	beq.n	8008c26 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008c06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c08:	3310      	adds	r3, #16
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	f000 fec2 	bl	8009994 <xTaskRemoveFromEventList>
 8008c10:	4603      	mov	r3, r0
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d007      	beq.n	8008c26 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008c16:	4b3d      	ldr	r3, [pc, #244]	; (8008d0c <xQueueReceive+0x1bc>)
 8008c18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008c1c:	601a      	str	r2, [r3, #0]
 8008c1e:	f3bf 8f4f 	dsb	sy
 8008c22:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008c26:	f001 fe05 	bl	800a834 <vPortExitCritical>
				return pdPASS;
 8008c2a:	2301      	movs	r3, #1
 8008c2c:	e069      	b.n	8008d02 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d103      	bne.n	8008c3c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008c34:	f001 fdfe 	bl	800a834 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008c38:	2300      	movs	r3, #0
 8008c3a:	e062      	b.n	8008d02 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008c3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d106      	bne.n	8008c50 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008c42:	f107 0310 	add.w	r3, r7, #16
 8008c46:	4618      	mov	r0, r3
 8008c48:	f000 ff08 	bl	8009a5c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008c4c:	2301      	movs	r3, #1
 8008c4e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008c50:	f001 fdf0 	bl	800a834 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008c54:	f000 fc74 	bl	8009540 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008c58:	f001 fdbc 	bl	800a7d4 <vPortEnterCritical>
 8008c5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c5e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008c62:	b25b      	sxtb	r3, r3
 8008c64:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008c68:	d103      	bne.n	8008c72 <xQueueReceive+0x122>
 8008c6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008c72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c74:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008c78:	b25b      	sxtb	r3, r3
 8008c7a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008c7e:	d103      	bne.n	8008c88 <xQueueReceive+0x138>
 8008c80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c82:	2200      	movs	r2, #0
 8008c84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008c88:	f001 fdd4 	bl	800a834 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008c8c:	1d3a      	adds	r2, r7, #4
 8008c8e:	f107 0310 	add.w	r3, r7, #16
 8008c92:	4611      	mov	r1, r2
 8008c94:	4618      	mov	r0, r3
 8008c96:	f000 fef7 	bl	8009a88 <xTaskCheckForTimeOut>
 8008c9a:	4603      	mov	r3, r0
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d123      	bne.n	8008ce8 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008ca0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008ca2:	f000 f93a 	bl	8008f1a <prvIsQueueEmpty>
 8008ca6:	4603      	mov	r3, r0
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d017      	beq.n	8008cdc <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008cac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cae:	3324      	adds	r3, #36	; 0x24
 8008cb0:	687a      	ldr	r2, [r7, #4]
 8008cb2:	4611      	mov	r1, r2
 8008cb4:	4618      	mov	r0, r3
 8008cb6:	f000 fe1d 	bl	80098f4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008cba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008cbc:	f000 f8db 	bl	8008e76 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008cc0:	f000 fc4c 	bl	800955c <xTaskResumeAll>
 8008cc4:	4603      	mov	r3, r0
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d189      	bne.n	8008bde <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8008cca:	4b10      	ldr	r3, [pc, #64]	; (8008d0c <xQueueReceive+0x1bc>)
 8008ccc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008cd0:	601a      	str	r2, [r3, #0]
 8008cd2:	f3bf 8f4f 	dsb	sy
 8008cd6:	f3bf 8f6f 	isb	sy
 8008cda:	e780      	b.n	8008bde <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008cdc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008cde:	f000 f8ca 	bl	8008e76 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008ce2:	f000 fc3b 	bl	800955c <xTaskResumeAll>
 8008ce6:	e77a      	b.n	8008bde <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008ce8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008cea:	f000 f8c4 	bl	8008e76 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008cee:	f000 fc35 	bl	800955c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008cf2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008cf4:	f000 f911 	bl	8008f1a <prvIsQueueEmpty>
 8008cf8:	4603      	mov	r3, r0
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	f43f af6f 	beq.w	8008bde <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008d00:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008d02:	4618      	mov	r0, r3
 8008d04:	3730      	adds	r7, #48	; 0x30
 8008d06:	46bd      	mov	sp, r7
 8008d08:	bd80      	pop	{r7, pc}
 8008d0a:	bf00      	nop
 8008d0c:	e000ed04 	.word	0xe000ed04

08008d10 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b084      	sub	sp, #16
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d10a      	bne.n	8008d38 <vQueueDelete+0x28>
	__asm volatile
 8008d22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d26:	f383 8811 	msr	BASEPRI, r3
 8008d2a:	f3bf 8f6f 	isb	sy
 8008d2e:	f3bf 8f4f 	dsb	sy
 8008d32:	60bb      	str	r3, [r7, #8]
}
 8008d34:	bf00      	nop
 8008d36:	e7fe      	b.n	8008d36 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8008d38:	68f8      	ldr	r0, [r7, #12]
 8008d3a:	f000 f947 	bl	8008fcc <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d102      	bne.n	8008d4e <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8008d48:	68f8      	ldr	r0, [r7, #12]
 8008d4a:	f001 ff09 	bl	800ab60 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8008d4e:	bf00      	nop
 8008d50:	3710      	adds	r7, #16
 8008d52:	46bd      	mov	sp, r7
 8008d54:	bd80      	pop	{r7, pc}

08008d56 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008d56:	b580      	push	{r7, lr}
 8008d58:	b086      	sub	sp, #24
 8008d5a:	af00      	add	r7, sp, #0
 8008d5c:	60f8      	str	r0, [r7, #12]
 8008d5e:	60b9      	str	r1, [r7, #8]
 8008d60:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008d62:	2300      	movs	r3, #0
 8008d64:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d6a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d10d      	bne.n	8008d90 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d14d      	bne.n	8008e18 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	689b      	ldr	r3, [r3, #8]
 8008d80:	4618      	mov	r0, r3
 8008d82:	f000 ffe7 	bl	8009d54 <xTaskPriorityDisinherit>
 8008d86:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	609a      	str	r2, [r3, #8]
 8008d8e:	e043      	b.n	8008e18 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d119      	bne.n	8008dca <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	6858      	ldr	r0, [r3, #4]
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d9e:	461a      	mov	r2, r3
 8008da0:	68b9      	ldr	r1, [r7, #8]
 8008da2:	f002 f95b 	bl	800b05c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	685a      	ldr	r2, [r3, #4]
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008dae:	441a      	add	r2, r3
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	685a      	ldr	r2, [r3, #4]
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	689b      	ldr	r3, [r3, #8]
 8008dbc:	429a      	cmp	r2, r3
 8008dbe:	d32b      	bcc.n	8008e18 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	681a      	ldr	r2, [r3, #0]
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	605a      	str	r2, [r3, #4]
 8008dc8:	e026      	b.n	8008e18 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	68d8      	ldr	r0, [r3, #12]
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008dd2:	461a      	mov	r2, r3
 8008dd4:	68b9      	ldr	r1, [r7, #8]
 8008dd6:	f002 f941 	bl	800b05c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	68da      	ldr	r2, [r3, #12]
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008de2:	425b      	negs	r3, r3
 8008de4:	441a      	add	r2, r3
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	68da      	ldr	r2, [r3, #12]
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	429a      	cmp	r2, r3
 8008df4:	d207      	bcs.n	8008e06 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	689a      	ldr	r2, [r3, #8]
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008dfe:	425b      	negs	r3, r3
 8008e00:	441a      	add	r2, r3
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	2b02      	cmp	r3, #2
 8008e0a:	d105      	bne.n	8008e18 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008e0c:	693b      	ldr	r3, [r7, #16]
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d002      	beq.n	8008e18 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008e12:	693b      	ldr	r3, [r7, #16]
 8008e14:	3b01      	subs	r3, #1
 8008e16:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008e18:	693b      	ldr	r3, [r7, #16]
 8008e1a:	1c5a      	adds	r2, r3, #1
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008e20:	697b      	ldr	r3, [r7, #20]
}
 8008e22:	4618      	mov	r0, r3
 8008e24:	3718      	adds	r7, #24
 8008e26:	46bd      	mov	sp, r7
 8008e28:	bd80      	pop	{r7, pc}

08008e2a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008e2a:	b580      	push	{r7, lr}
 8008e2c:	b082      	sub	sp, #8
 8008e2e:	af00      	add	r7, sp, #0
 8008e30:	6078      	str	r0, [r7, #4]
 8008e32:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d018      	beq.n	8008e6e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	68da      	ldr	r2, [r3, #12]
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e44:	441a      	add	r2, r3
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	68da      	ldr	r2, [r3, #12]
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	689b      	ldr	r3, [r3, #8]
 8008e52:	429a      	cmp	r2, r3
 8008e54:	d303      	bcc.n	8008e5e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681a      	ldr	r2, [r3, #0]
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	68d9      	ldr	r1, [r3, #12]
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e66:	461a      	mov	r2, r3
 8008e68:	6838      	ldr	r0, [r7, #0]
 8008e6a:	f002 f8f7 	bl	800b05c <memcpy>
	}
}
 8008e6e:	bf00      	nop
 8008e70:	3708      	adds	r7, #8
 8008e72:	46bd      	mov	sp, r7
 8008e74:	bd80      	pop	{r7, pc}

08008e76 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008e76:	b580      	push	{r7, lr}
 8008e78:	b084      	sub	sp, #16
 8008e7a:	af00      	add	r7, sp, #0
 8008e7c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008e7e:	f001 fca9 	bl	800a7d4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008e88:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008e8a:	e011      	b.n	8008eb0 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d012      	beq.n	8008eba <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	3324      	adds	r3, #36	; 0x24
 8008e98:	4618      	mov	r0, r3
 8008e9a:	f000 fd7b 	bl	8009994 <xTaskRemoveFromEventList>
 8008e9e:	4603      	mov	r3, r0
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d001      	beq.n	8008ea8 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008ea4:	f000 fe52 	bl	8009b4c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008ea8:	7bfb      	ldrb	r3, [r7, #15]
 8008eaa:	3b01      	subs	r3, #1
 8008eac:	b2db      	uxtb	r3, r3
 8008eae:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008eb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	dce9      	bgt.n	8008e8c <prvUnlockQueue+0x16>
 8008eb8:	e000      	b.n	8008ebc <prvUnlockQueue+0x46>
					break;
 8008eba:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	22ff      	movs	r2, #255	; 0xff
 8008ec0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8008ec4:	f001 fcb6 	bl	800a834 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008ec8:	f001 fc84 	bl	800a7d4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008ed2:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008ed4:	e011      	b.n	8008efa <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	691b      	ldr	r3, [r3, #16]
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d012      	beq.n	8008f04 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	3310      	adds	r3, #16
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	f000 fd56 	bl	8009994 <xTaskRemoveFromEventList>
 8008ee8:	4603      	mov	r3, r0
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d001      	beq.n	8008ef2 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008eee:	f000 fe2d 	bl	8009b4c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008ef2:	7bbb      	ldrb	r3, [r7, #14]
 8008ef4:	3b01      	subs	r3, #1
 8008ef6:	b2db      	uxtb	r3, r3
 8008ef8:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008efa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	dce9      	bgt.n	8008ed6 <prvUnlockQueue+0x60>
 8008f02:	e000      	b.n	8008f06 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008f04:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	22ff      	movs	r2, #255	; 0xff
 8008f0a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8008f0e:	f001 fc91 	bl	800a834 <vPortExitCritical>
}
 8008f12:	bf00      	nop
 8008f14:	3710      	adds	r7, #16
 8008f16:	46bd      	mov	sp, r7
 8008f18:	bd80      	pop	{r7, pc}

08008f1a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008f1a:	b580      	push	{r7, lr}
 8008f1c:	b084      	sub	sp, #16
 8008f1e:	af00      	add	r7, sp, #0
 8008f20:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008f22:	f001 fc57 	bl	800a7d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d102      	bne.n	8008f34 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008f2e:	2301      	movs	r3, #1
 8008f30:	60fb      	str	r3, [r7, #12]
 8008f32:	e001      	b.n	8008f38 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008f34:	2300      	movs	r3, #0
 8008f36:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008f38:	f001 fc7c 	bl	800a834 <vPortExitCritical>

	return xReturn;
 8008f3c:	68fb      	ldr	r3, [r7, #12]
}
 8008f3e:	4618      	mov	r0, r3
 8008f40:	3710      	adds	r7, #16
 8008f42:	46bd      	mov	sp, r7
 8008f44:	bd80      	pop	{r7, pc}

08008f46 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008f46:	b580      	push	{r7, lr}
 8008f48:	b084      	sub	sp, #16
 8008f4a:	af00      	add	r7, sp, #0
 8008f4c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008f4e:	f001 fc41 	bl	800a7d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f5a:	429a      	cmp	r2, r3
 8008f5c:	d102      	bne.n	8008f64 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008f5e:	2301      	movs	r3, #1
 8008f60:	60fb      	str	r3, [r7, #12]
 8008f62:	e001      	b.n	8008f68 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008f64:	2300      	movs	r3, #0
 8008f66:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008f68:	f001 fc64 	bl	800a834 <vPortExitCritical>

	return xReturn;
 8008f6c:	68fb      	ldr	r3, [r7, #12]
}
 8008f6e:	4618      	mov	r0, r3
 8008f70:	3710      	adds	r7, #16
 8008f72:	46bd      	mov	sp, r7
 8008f74:	bd80      	pop	{r7, pc}
	...

08008f78 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008f78:	b480      	push	{r7}
 8008f7a:	b085      	sub	sp, #20
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	6078      	str	r0, [r7, #4]
 8008f80:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008f82:	2300      	movs	r3, #0
 8008f84:	60fb      	str	r3, [r7, #12]
 8008f86:	e014      	b.n	8008fb2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008f88:	4a0f      	ldr	r2, [pc, #60]	; (8008fc8 <vQueueAddToRegistry+0x50>)
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d10b      	bne.n	8008fac <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008f94:	490c      	ldr	r1, [pc, #48]	; (8008fc8 <vQueueAddToRegistry+0x50>)
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	683a      	ldr	r2, [r7, #0]
 8008f9a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008f9e:	4a0a      	ldr	r2, [pc, #40]	; (8008fc8 <vQueueAddToRegistry+0x50>)
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	00db      	lsls	r3, r3, #3
 8008fa4:	4413      	add	r3, r2
 8008fa6:	687a      	ldr	r2, [r7, #4]
 8008fa8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008faa:	e006      	b.n	8008fba <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	3301      	adds	r3, #1
 8008fb0:	60fb      	str	r3, [r7, #12]
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	2b07      	cmp	r3, #7
 8008fb6:	d9e7      	bls.n	8008f88 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008fb8:	bf00      	nop
 8008fba:	bf00      	nop
 8008fbc:	3714      	adds	r7, #20
 8008fbe:	46bd      	mov	sp, r7
 8008fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc4:	4770      	bx	lr
 8008fc6:	bf00      	nop
 8008fc8:	20005330 	.word	0x20005330

08008fcc <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8008fcc:	b480      	push	{r7}
 8008fce:	b085      	sub	sp, #20
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	60fb      	str	r3, [r7, #12]
 8008fd8:	e016      	b.n	8009008 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8008fda:	4a10      	ldr	r2, [pc, #64]	; (800901c <vQueueUnregisterQueue+0x50>)
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	00db      	lsls	r3, r3, #3
 8008fe0:	4413      	add	r3, r2
 8008fe2:	685b      	ldr	r3, [r3, #4]
 8008fe4:	687a      	ldr	r2, [r7, #4]
 8008fe6:	429a      	cmp	r2, r3
 8008fe8:	d10b      	bne.n	8009002 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8008fea:	4a0c      	ldr	r2, [pc, #48]	; (800901c <vQueueUnregisterQueue+0x50>)
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	2100      	movs	r1, #0
 8008ff0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8008ff4:	4a09      	ldr	r2, [pc, #36]	; (800901c <vQueueUnregisterQueue+0x50>)
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	00db      	lsls	r3, r3, #3
 8008ffa:	4413      	add	r3, r2
 8008ffc:	2200      	movs	r2, #0
 8008ffe:	605a      	str	r2, [r3, #4]
				break;
 8009000:	e006      	b.n	8009010 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	3301      	adds	r3, #1
 8009006:	60fb      	str	r3, [r7, #12]
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	2b07      	cmp	r3, #7
 800900c:	d9e5      	bls.n	8008fda <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800900e:	bf00      	nop
 8009010:	bf00      	nop
 8009012:	3714      	adds	r7, #20
 8009014:	46bd      	mov	sp, r7
 8009016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800901a:	4770      	bx	lr
 800901c:	20005330 	.word	0x20005330

08009020 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009020:	b580      	push	{r7, lr}
 8009022:	b086      	sub	sp, #24
 8009024:	af00      	add	r7, sp, #0
 8009026:	60f8      	str	r0, [r7, #12]
 8009028:	60b9      	str	r1, [r7, #8]
 800902a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009030:	f001 fbd0 	bl	800a7d4 <vPortEnterCritical>
 8009034:	697b      	ldr	r3, [r7, #20]
 8009036:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800903a:	b25b      	sxtb	r3, r3
 800903c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009040:	d103      	bne.n	800904a <vQueueWaitForMessageRestricted+0x2a>
 8009042:	697b      	ldr	r3, [r7, #20]
 8009044:	2200      	movs	r2, #0
 8009046:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800904a:	697b      	ldr	r3, [r7, #20]
 800904c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009050:	b25b      	sxtb	r3, r3
 8009052:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009056:	d103      	bne.n	8009060 <vQueueWaitForMessageRestricted+0x40>
 8009058:	697b      	ldr	r3, [r7, #20]
 800905a:	2200      	movs	r2, #0
 800905c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009060:	f001 fbe8 	bl	800a834 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009064:	697b      	ldr	r3, [r7, #20]
 8009066:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009068:	2b00      	cmp	r3, #0
 800906a:	d106      	bne.n	800907a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800906c:	697b      	ldr	r3, [r7, #20]
 800906e:	3324      	adds	r3, #36	; 0x24
 8009070:	687a      	ldr	r2, [r7, #4]
 8009072:	68b9      	ldr	r1, [r7, #8]
 8009074:	4618      	mov	r0, r3
 8009076:	f000 fc61 	bl	800993c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800907a:	6978      	ldr	r0, [r7, #20]
 800907c:	f7ff fefb 	bl	8008e76 <prvUnlockQueue>
	}
 8009080:	bf00      	nop
 8009082:	3718      	adds	r7, #24
 8009084:	46bd      	mov	sp, r7
 8009086:	bd80      	pop	{r7, pc}

08009088 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009088:	b580      	push	{r7, lr}
 800908a:	b08e      	sub	sp, #56	; 0x38
 800908c:	af04      	add	r7, sp, #16
 800908e:	60f8      	str	r0, [r7, #12]
 8009090:	60b9      	str	r1, [r7, #8]
 8009092:	607a      	str	r2, [r7, #4]
 8009094:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009096:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009098:	2b00      	cmp	r3, #0
 800909a:	d10a      	bne.n	80090b2 <xTaskCreateStatic+0x2a>
	__asm volatile
 800909c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090a0:	f383 8811 	msr	BASEPRI, r3
 80090a4:	f3bf 8f6f 	isb	sy
 80090a8:	f3bf 8f4f 	dsb	sy
 80090ac:	623b      	str	r3, [r7, #32]
}
 80090ae:	bf00      	nop
 80090b0:	e7fe      	b.n	80090b0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80090b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d10a      	bne.n	80090ce <xTaskCreateStatic+0x46>
	__asm volatile
 80090b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090bc:	f383 8811 	msr	BASEPRI, r3
 80090c0:	f3bf 8f6f 	isb	sy
 80090c4:	f3bf 8f4f 	dsb	sy
 80090c8:	61fb      	str	r3, [r7, #28]
}
 80090ca:	bf00      	nop
 80090cc:	e7fe      	b.n	80090cc <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80090ce:	23bc      	movs	r3, #188	; 0xbc
 80090d0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80090d2:	693b      	ldr	r3, [r7, #16]
 80090d4:	2bbc      	cmp	r3, #188	; 0xbc
 80090d6:	d00a      	beq.n	80090ee <xTaskCreateStatic+0x66>
	__asm volatile
 80090d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090dc:	f383 8811 	msr	BASEPRI, r3
 80090e0:	f3bf 8f6f 	isb	sy
 80090e4:	f3bf 8f4f 	dsb	sy
 80090e8:	61bb      	str	r3, [r7, #24]
}
 80090ea:	bf00      	nop
 80090ec:	e7fe      	b.n	80090ec <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80090ee:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80090f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d01e      	beq.n	8009134 <xTaskCreateStatic+0xac>
 80090f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d01b      	beq.n	8009134 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80090fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090fe:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009102:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009104:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009108:	2202      	movs	r2, #2
 800910a:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800910e:	2300      	movs	r3, #0
 8009110:	9303      	str	r3, [sp, #12]
 8009112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009114:	9302      	str	r3, [sp, #8]
 8009116:	f107 0314 	add.w	r3, r7, #20
 800911a:	9301      	str	r3, [sp, #4]
 800911c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800911e:	9300      	str	r3, [sp, #0]
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	687a      	ldr	r2, [r7, #4]
 8009124:	68b9      	ldr	r1, [r7, #8]
 8009126:	68f8      	ldr	r0, [r7, #12]
 8009128:	f000 f850 	bl	80091cc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800912c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800912e:	f000 f8f3 	bl	8009318 <prvAddNewTaskToReadyList>
 8009132:	e001      	b.n	8009138 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8009134:	2300      	movs	r3, #0
 8009136:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009138:	697b      	ldr	r3, [r7, #20]
	}
 800913a:	4618      	mov	r0, r3
 800913c:	3728      	adds	r7, #40	; 0x28
 800913e:	46bd      	mov	sp, r7
 8009140:	bd80      	pop	{r7, pc}

08009142 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009142:	b580      	push	{r7, lr}
 8009144:	b08c      	sub	sp, #48	; 0x30
 8009146:	af04      	add	r7, sp, #16
 8009148:	60f8      	str	r0, [r7, #12]
 800914a:	60b9      	str	r1, [r7, #8]
 800914c:	603b      	str	r3, [r7, #0]
 800914e:	4613      	mov	r3, r2
 8009150:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009152:	88fb      	ldrh	r3, [r7, #6]
 8009154:	009b      	lsls	r3, r3, #2
 8009156:	4618      	mov	r0, r3
 8009158:	f001 fc5e 	bl	800aa18 <pvPortMalloc>
 800915c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800915e:	697b      	ldr	r3, [r7, #20]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d00e      	beq.n	8009182 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009164:	20bc      	movs	r0, #188	; 0xbc
 8009166:	f001 fc57 	bl	800aa18 <pvPortMalloc>
 800916a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800916c:	69fb      	ldr	r3, [r7, #28]
 800916e:	2b00      	cmp	r3, #0
 8009170:	d003      	beq.n	800917a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009172:	69fb      	ldr	r3, [r7, #28]
 8009174:	697a      	ldr	r2, [r7, #20]
 8009176:	631a      	str	r2, [r3, #48]	; 0x30
 8009178:	e005      	b.n	8009186 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800917a:	6978      	ldr	r0, [r7, #20]
 800917c:	f001 fcf0 	bl	800ab60 <vPortFree>
 8009180:	e001      	b.n	8009186 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009182:	2300      	movs	r3, #0
 8009184:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009186:	69fb      	ldr	r3, [r7, #28]
 8009188:	2b00      	cmp	r3, #0
 800918a:	d017      	beq.n	80091bc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800918c:	69fb      	ldr	r3, [r7, #28]
 800918e:	2200      	movs	r2, #0
 8009190:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009194:	88fa      	ldrh	r2, [r7, #6]
 8009196:	2300      	movs	r3, #0
 8009198:	9303      	str	r3, [sp, #12]
 800919a:	69fb      	ldr	r3, [r7, #28]
 800919c:	9302      	str	r3, [sp, #8]
 800919e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091a0:	9301      	str	r3, [sp, #4]
 80091a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091a4:	9300      	str	r3, [sp, #0]
 80091a6:	683b      	ldr	r3, [r7, #0]
 80091a8:	68b9      	ldr	r1, [r7, #8]
 80091aa:	68f8      	ldr	r0, [r7, #12]
 80091ac:	f000 f80e 	bl	80091cc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80091b0:	69f8      	ldr	r0, [r7, #28]
 80091b2:	f000 f8b1 	bl	8009318 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80091b6:	2301      	movs	r3, #1
 80091b8:	61bb      	str	r3, [r7, #24]
 80091ba:	e002      	b.n	80091c2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80091bc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80091c0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80091c2:	69bb      	ldr	r3, [r7, #24]
	}
 80091c4:	4618      	mov	r0, r3
 80091c6:	3720      	adds	r7, #32
 80091c8:	46bd      	mov	sp, r7
 80091ca:	bd80      	pop	{r7, pc}

080091cc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80091cc:	b580      	push	{r7, lr}
 80091ce:	b088      	sub	sp, #32
 80091d0:	af00      	add	r7, sp, #0
 80091d2:	60f8      	str	r0, [r7, #12]
 80091d4:	60b9      	str	r1, [r7, #8]
 80091d6:	607a      	str	r2, [r7, #4]
 80091d8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80091da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091dc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	009b      	lsls	r3, r3, #2
 80091e2:	461a      	mov	r2, r3
 80091e4:	21a5      	movs	r1, #165	; 0xa5
 80091e6:	f001 ff47 	bl	800b078 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80091ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80091f4:	3b01      	subs	r3, #1
 80091f6:	009b      	lsls	r3, r3, #2
 80091f8:	4413      	add	r3, r2
 80091fa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80091fc:	69bb      	ldr	r3, [r7, #24]
 80091fe:	f023 0307 	bic.w	r3, r3, #7
 8009202:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009204:	69bb      	ldr	r3, [r7, #24]
 8009206:	f003 0307 	and.w	r3, r3, #7
 800920a:	2b00      	cmp	r3, #0
 800920c:	d00a      	beq.n	8009224 <prvInitialiseNewTask+0x58>
	__asm volatile
 800920e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009212:	f383 8811 	msr	BASEPRI, r3
 8009216:	f3bf 8f6f 	isb	sy
 800921a:	f3bf 8f4f 	dsb	sy
 800921e:	617b      	str	r3, [r7, #20]
}
 8009220:	bf00      	nop
 8009222:	e7fe      	b.n	8009222 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009224:	68bb      	ldr	r3, [r7, #8]
 8009226:	2b00      	cmp	r3, #0
 8009228:	d01f      	beq.n	800926a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800922a:	2300      	movs	r3, #0
 800922c:	61fb      	str	r3, [r7, #28]
 800922e:	e012      	b.n	8009256 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009230:	68ba      	ldr	r2, [r7, #8]
 8009232:	69fb      	ldr	r3, [r7, #28]
 8009234:	4413      	add	r3, r2
 8009236:	7819      	ldrb	r1, [r3, #0]
 8009238:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800923a:	69fb      	ldr	r3, [r7, #28]
 800923c:	4413      	add	r3, r2
 800923e:	3334      	adds	r3, #52	; 0x34
 8009240:	460a      	mov	r2, r1
 8009242:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009244:	68ba      	ldr	r2, [r7, #8]
 8009246:	69fb      	ldr	r3, [r7, #28]
 8009248:	4413      	add	r3, r2
 800924a:	781b      	ldrb	r3, [r3, #0]
 800924c:	2b00      	cmp	r3, #0
 800924e:	d006      	beq.n	800925e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009250:	69fb      	ldr	r3, [r7, #28]
 8009252:	3301      	adds	r3, #1
 8009254:	61fb      	str	r3, [r7, #28]
 8009256:	69fb      	ldr	r3, [r7, #28]
 8009258:	2b0f      	cmp	r3, #15
 800925a:	d9e9      	bls.n	8009230 <prvInitialiseNewTask+0x64>
 800925c:	e000      	b.n	8009260 <prvInitialiseNewTask+0x94>
			{
				break;
 800925e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009260:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009262:	2200      	movs	r2, #0
 8009264:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009268:	e003      	b.n	8009272 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800926a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800926c:	2200      	movs	r2, #0
 800926e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009272:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009274:	2b37      	cmp	r3, #55	; 0x37
 8009276:	d901      	bls.n	800927c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009278:	2337      	movs	r3, #55	; 0x37
 800927a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800927c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800927e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009280:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009284:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009286:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009288:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800928a:	2200      	movs	r2, #0
 800928c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800928e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009290:	3304      	adds	r3, #4
 8009292:	4618      	mov	r0, r3
 8009294:	f7ff f886 	bl	80083a4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009298:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800929a:	3318      	adds	r3, #24
 800929c:	4618      	mov	r0, r3
 800929e:	f7ff f881 	bl	80083a4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80092a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80092a6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80092a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092aa:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80092ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092b0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80092b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80092b6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80092b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092ba:	2200      	movs	r2, #0
 80092bc:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80092c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092c2:	2200      	movs	r2, #0
 80092c4:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80092c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092ca:	3354      	adds	r3, #84	; 0x54
 80092cc:	2260      	movs	r2, #96	; 0x60
 80092ce:	2100      	movs	r1, #0
 80092d0:	4618      	mov	r0, r3
 80092d2:	f001 fed1 	bl	800b078 <memset>
 80092d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092d8:	4a0c      	ldr	r2, [pc, #48]	; (800930c <prvInitialiseNewTask+0x140>)
 80092da:	659a      	str	r2, [r3, #88]	; 0x58
 80092dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092de:	4a0c      	ldr	r2, [pc, #48]	; (8009310 <prvInitialiseNewTask+0x144>)
 80092e0:	65da      	str	r2, [r3, #92]	; 0x5c
 80092e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092e4:	4a0b      	ldr	r2, [pc, #44]	; (8009314 <prvInitialiseNewTask+0x148>)
 80092e6:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80092e8:	683a      	ldr	r2, [r7, #0]
 80092ea:	68f9      	ldr	r1, [r7, #12]
 80092ec:	69b8      	ldr	r0, [r7, #24]
 80092ee:	f001 f941 	bl	800a574 <pxPortInitialiseStack>
 80092f2:	4602      	mov	r2, r0
 80092f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092f6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80092f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d002      	beq.n	8009304 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80092fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009300:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009302:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009304:	bf00      	nop
 8009306:	3720      	adds	r7, #32
 8009308:	46bd      	mov	sp, r7
 800930a:	bd80      	pop	{r7, pc}
 800930c:	0800e134 	.word	0x0800e134
 8009310:	0800e154 	.word	0x0800e154
 8009314:	0800e114 	.word	0x0800e114

08009318 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009318:	b580      	push	{r7, lr}
 800931a:	b082      	sub	sp, #8
 800931c:	af00      	add	r7, sp, #0
 800931e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009320:	f001 fa58 	bl	800a7d4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009324:	4b2d      	ldr	r3, [pc, #180]	; (80093dc <prvAddNewTaskToReadyList+0xc4>)
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	3301      	adds	r3, #1
 800932a:	4a2c      	ldr	r2, [pc, #176]	; (80093dc <prvAddNewTaskToReadyList+0xc4>)
 800932c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800932e:	4b2c      	ldr	r3, [pc, #176]	; (80093e0 <prvAddNewTaskToReadyList+0xc8>)
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	2b00      	cmp	r3, #0
 8009334:	d109      	bne.n	800934a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009336:	4a2a      	ldr	r2, [pc, #168]	; (80093e0 <prvAddNewTaskToReadyList+0xc8>)
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800933c:	4b27      	ldr	r3, [pc, #156]	; (80093dc <prvAddNewTaskToReadyList+0xc4>)
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	2b01      	cmp	r3, #1
 8009342:	d110      	bne.n	8009366 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009344:	f000 fc26 	bl	8009b94 <prvInitialiseTaskLists>
 8009348:	e00d      	b.n	8009366 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800934a:	4b26      	ldr	r3, [pc, #152]	; (80093e4 <prvAddNewTaskToReadyList+0xcc>)
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	2b00      	cmp	r3, #0
 8009350:	d109      	bne.n	8009366 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009352:	4b23      	ldr	r3, [pc, #140]	; (80093e0 <prvAddNewTaskToReadyList+0xc8>)
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800935c:	429a      	cmp	r2, r3
 800935e:	d802      	bhi.n	8009366 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009360:	4a1f      	ldr	r2, [pc, #124]	; (80093e0 <prvAddNewTaskToReadyList+0xc8>)
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009366:	4b20      	ldr	r3, [pc, #128]	; (80093e8 <prvAddNewTaskToReadyList+0xd0>)
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	3301      	adds	r3, #1
 800936c:	4a1e      	ldr	r2, [pc, #120]	; (80093e8 <prvAddNewTaskToReadyList+0xd0>)
 800936e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009370:	4b1d      	ldr	r3, [pc, #116]	; (80093e8 <prvAddNewTaskToReadyList+0xd0>)
 8009372:	681a      	ldr	r2, [r3, #0]
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800937c:	4b1b      	ldr	r3, [pc, #108]	; (80093ec <prvAddNewTaskToReadyList+0xd4>)
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	429a      	cmp	r2, r3
 8009382:	d903      	bls.n	800938c <prvAddNewTaskToReadyList+0x74>
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009388:	4a18      	ldr	r2, [pc, #96]	; (80093ec <prvAddNewTaskToReadyList+0xd4>)
 800938a:	6013      	str	r3, [r2, #0]
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009390:	4613      	mov	r3, r2
 8009392:	009b      	lsls	r3, r3, #2
 8009394:	4413      	add	r3, r2
 8009396:	009b      	lsls	r3, r3, #2
 8009398:	4a15      	ldr	r2, [pc, #84]	; (80093f0 <prvAddNewTaskToReadyList+0xd8>)
 800939a:	441a      	add	r2, r3
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	3304      	adds	r3, #4
 80093a0:	4619      	mov	r1, r3
 80093a2:	4610      	mov	r0, r2
 80093a4:	f7ff f80b 	bl	80083be <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80093a8:	f001 fa44 	bl	800a834 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80093ac:	4b0d      	ldr	r3, [pc, #52]	; (80093e4 <prvAddNewTaskToReadyList+0xcc>)
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d00e      	beq.n	80093d2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80093b4:	4b0a      	ldr	r3, [pc, #40]	; (80093e0 <prvAddNewTaskToReadyList+0xc8>)
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093be:	429a      	cmp	r2, r3
 80093c0:	d207      	bcs.n	80093d2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80093c2:	4b0c      	ldr	r3, [pc, #48]	; (80093f4 <prvAddNewTaskToReadyList+0xdc>)
 80093c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80093c8:	601a      	str	r2, [r3, #0]
 80093ca:	f3bf 8f4f 	dsb	sy
 80093ce:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80093d2:	bf00      	nop
 80093d4:	3708      	adds	r7, #8
 80093d6:	46bd      	mov	sp, r7
 80093d8:	bd80      	pop	{r7, pc}
 80093da:	bf00      	nop
 80093dc:	20005844 	.word	0x20005844
 80093e0:	20005370 	.word	0x20005370
 80093e4:	20005850 	.word	0x20005850
 80093e8:	20005860 	.word	0x20005860
 80093ec:	2000584c 	.word	0x2000584c
 80093f0:	20005374 	.word	0x20005374
 80093f4:	e000ed04 	.word	0xe000ed04

080093f8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b084      	sub	sp, #16
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009400:	2300      	movs	r3, #0
 8009402:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	2b00      	cmp	r3, #0
 8009408:	d017      	beq.n	800943a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800940a:	4b13      	ldr	r3, [pc, #76]	; (8009458 <vTaskDelay+0x60>)
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	2b00      	cmp	r3, #0
 8009410:	d00a      	beq.n	8009428 <vTaskDelay+0x30>
	__asm volatile
 8009412:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009416:	f383 8811 	msr	BASEPRI, r3
 800941a:	f3bf 8f6f 	isb	sy
 800941e:	f3bf 8f4f 	dsb	sy
 8009422:	60bb      	str	r3, [r7, #8]
}
 8009424:	bf00      	nop
 8009426:	e7fe      	b.n	8009426 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009428:	f000 f88a 	bl	8009540 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800942c:	2100      	movs	r1, #0
 800942e:	6878      	ldr	r0, [r7, #4]
 8009430:	f000 fcfe 	bl	8009e30 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009434:	f000 f892 	bl	800955c <xTaskResumeAll>
 8009438:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	2b00      	cmp	r3, #0
 800943e:	d107      	bne.n	8009450 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8009440:	4b06      	ldr	r3, [pc, #24]	; (800945c <vTaskDelay+0x64>)
 8009442:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009446:	601a      	str	r2, [r3, #0]
 8009448:	f3bf 8f4f 	dsb	sy
 800944c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009450:	bf00      	nop
 8009452:	3710      	adds	r7, #16
 8009454:	46bd      	mov	sp, r7
 8009456:	bd80      	pop	{r7, pc}
 8009458:	2000586c 	.word	0x2000586c
 800945c:	e000ed04 	.word	0xe000ed04

08009460 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009460:	b580      	push	{r7, lr}
 8009462:	b08a      	sub	sp, #40	; 0x28
 8009464:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009466:	2300      	movs	r3, #0
 8009468:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800946a:	2300      	movs	r3, #0
 800946c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800946e:	463a      	mov	r2, r7
 8009470:	1d39      	adds	r1, r7, #4
 8009472:	f107 0308 	add.w	r3, r7, #8
 8009476:	4618      	mov	r0, r3
 8009478:	f7fe ff40 	bl	80082fc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800947c:	6839      	ldr	r1, [r7, #0]
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	68ba      	ldr	r2, [r7, #8]
 8009482:	9202      	str	r2, [sp, #8]
 8009484:	9301      	str	r3, [sp, #4]
 8009486:	2300      	movs	r3, #0
 8009488:	9300      	str	r3, [sp, #0]
 800948a:	2300      	movs	r3, #0
 800948c:	460a      	mov	r2, r1
 800948e:	4924      	ldr	r1, [pc, #144]	; (8009520 <vTaskStartScheduler+0xc0>)
 8009490:	4824      	ldr	r0, [pc, #144]	; (8009524 <vTaskStartScheduler+0xc4>)
 8009492:	f7ff fdf9 	bl	8009088 <xTaskCreateStatic>
 8009496:	4603      	mov	r3, r0
 8009498:	4a23      	ldr	r2, [pc, #140]	; (8009528 <vTaskStartScheduler+0xc8>)
 800949a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800949c:	4b22      	ldr	r3, [pc, #136]	; (8009528 <vTaskStartScheduler+0xc8>)
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d002      	beq.n	80094aa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80094a4:	2301      	movs	r3, #1
 80094a6:	617b      	str	r3, [r7, #20]
 80094a8:	e001      	b.n	80094ae <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80094aa:	2300      	movs	r3, #0
 80094ac:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80094ae:	697b      	ldr	r3, [r7, #20]
 80094b0:	2b01      	cmp	r3, #1
 80094b2:	d102      	bne.n	80094ba <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80094b4:	f000 fd10 	bl	8009ed8 <xTimerCreateTimerTask>
 80094b8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80094ba:	697b      	ldr	r3, [r7, #20]
 80094bc:	2b01      	cmp	r3, #1
 80094be:	d11b      	bne.n	80094f8 <vTaskStartScheduler+0x98>
	__asm volatile
 80094c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094c4:	f383 8811 	msr	BASEPRI, r3
 80094c8:	f3bf 8f6f 	isb	sy
 80094cc:	f3bf 8f4f 	dsb	sy
 80094d0:	613b      	str	r3, [r7, #16]
}
 80094d2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80094d4:	4b15      	ldr	r3, [pc, #84]	; (800952c <vTaskStartScheduler+0xcc>)
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	3354      	adds	r3, #84	; 0x54
 80094da:	4a15      	ldr	r2, [pc, #84]	; (8009530 <vTaskStartScheduler+0xd0>)
 80094dc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80094de:	4b15      	ldr	r3, [pc, #84]	; (8009534 <vTaskStartScheduler+0xd4>)
 80094e0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80094e4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80094e6:	4b14      	ldr	r3, [pc, #80]	; (8009538 <vTaskStartScheduler+0xd8>)
 80094e8:	2201      	movs	r2, #1
 80094ea:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80094ec:	4b13      	ldr	r3, [pc, #76]	; (800953c <vTaskStartScheduler+0xdc>)
 80094ee:	2200      	movs	r2, #0
 80094f0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80094f2:	f001 f8cd 	bl	800a690 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80094f6:	e00e      	b.n	8009516 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80094f8:	697b      	ldr	r3, [r7, #20]
 80094fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80094fe:	d10a      	bne.n	8009516 <vTaskStartScheduler+0xb6>
	__asm volatile
 8009500:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009504:	f383 8811 	msr	BASEPRI, r3
 8009508:	f3bf 8f6f 	isb	sy
 800950c:	f3bf 8f4f 	dsb	sy
 8009510:	60fb      	str	r3, [r7, #12]
}
 8009512:	bf00      	nop
 8009514:	e7fe      	b.n	8009514 <vTaskStartScheduler+0xb4>
}
 8009516:	bf00      	nop
 8009518:	3718      	adds	r7, #24
 800951a:	46bd      	mov	sp, r7
 800951c:	bd80      	pop	{r7, pc}
 800951e:	bf00      	nop
 8009520:	0800bfe4 	.word	0x0800bfe4
 8009524:	08009b65 	.word	0x08009b65
 8009528:	20005868 	.word	0x20005868
 800952c:	20005370 	.word	0x20005370
 8009530:	20000078 	.word	0x20000078
 8009534:	20005864 	.word	0x20005864
 8009538:	20005850 	.word	0x20005850
 800953c:	20005848 	.word	0x20005848

08009540 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009540:	b480      	push	{r7}
 8009542:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009544:	4b04      	ldr	r3, [pc, #16]	; (8009558 <vTaskSuspendAll+0x18>)
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	3301      	adds	r3, #1
 800954a:	4a03      	ldr	r2, [pc, #12]	; (8009558 <vTaskSuspendAll+0x18>)
 800954c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800954e:	bf00      	nop
 8009550:	46bd      	mov	sp, r7
 8009552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009556:	4770      	bx	lr
 8009558:	2000586c 	.word	0x2000586c

0800955c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800955c:	b580      	push	{r7, lr}
 800955e:	b084      	sub	sp, #16
 8009560:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009562:	2300      	movs	r3, #0
 8009564:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009566:	2300      	movs	r3, #0
 8009568:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800956a:	4b42      	ldr	r3, [pc, #264]	; (8009674 <xTaskResumeAll+0x118>)
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	2b00      	cmp	r3, #0
 8009570:	d10a      	bne.n	8009588 <xTaskResumeAll+0x2c>
	__asm volatile
 8009572:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009576:	f383 8811 	msr	BASEPRI, r3
 800957a:	f3bf 8f6f 	isb	sy
 800957e:	f3bf 8f4f 	dsb	sy
 8009582:	603b      	str	r3, [r7, #0]
}
 8009584:	bf00      	nop
 8009586:	e7fe      	b.n	8009586 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009588:	f001 f924 	bl	800a7d4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800958c:	4b39      	ldr	r3, [pc, #228]	; (8009674 <xTaskResumeAll+0x118>)
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	3b01      	subs	r3, #1
 8009592:	4a38      	ldr	r2, [pc, #224]	; (8009674 <xTaskResumeAll+0x118>)
 8009594:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009596:	4b37      	ldr	r3, [pc, #220]	; (8009674 <xTaskResumeAll+0x118>)
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	2b00      	cmp	r3, #0
 800959c:	d162      	bne.n	8009664 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800959e:	4b36      	ldr	r3, [pc, #216]	; (8009678 <xTaskResumeAll+0x11c>)
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d05e      	beq.n	8009664 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80095a6:	e02f      	b.n	8009608 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80095a8:	4b34      	ldr	r3, [pc, #208]	; (800967c <xTaskResumeAll+0x120>)
 80095aa:	68db      	ldr	r3, [r3, #12]
 80095ac:	68db      	ldr	r3, [r3, #12]
 80095ae:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	3318      	adds	r3, #24
 80095b4:	4618      	mov	r0, r3
 80095b6:	f7fe ff5f 	bl	8008478 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	3304      	adds	r3, #4
 80095be:	4618      	mov	r0, r3
 80095c0:	f7fe ff5a 	bl	8008478 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095c8:	4b2d      	ldr	r3, [pc, #180]	; (8009680 <xTaskResumeAll+0x124>)
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	429a      	cmp	r2, r3
 80095ce:	d903      	bls.n	80095d8 <xTaskResumeAll+0x7c>
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095d4:	4a2a      	ldr	r2, [pc, #168]	; (8009680 <xTaskResumeAll+0x124>)
 80095d6:	6013      	str	r3, [r2, #0]
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095dc:	4613      	mov	r3, r2
 80095de:	009b      	lsls	r3, r3, #2
 80095e0:	4413      	add	r3, r2
 80095e2:	009b      	lsls	r3, r3, #2
 80095e4:	4a27      	ldr	r2, [pc, #156]	; (8009684 <xTaskResumeAll+0x128>)
 80095e6:	441a      	add	r2, r3
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	3304      	adds	r3, #4
 80095ec:	4619      	mov	r1, r3
 80095ee:	4610      	mov	r0, r2
 80095f0:	f7fe fee5 	bl	80083be <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095f8:	4b23      	ldr	r3, [pc, #140]	; (8009688 <xTaskResumeAll+0x12c>)
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095fe:	429a      	cmp	r2, r3
 8009600:	d302      	bcc.n	8009608 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8009602:	4b22      	ldr	r3, [pc, #136]	; (800968c <xTaskResumeAll+0x130>)
 8009604:	2201      	movs	r2, #1
 8009606:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009608:	4b1c      	ldr	r3, [pc, #112]	; (800967c <xTaskResumeAll+0x120>)
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d1cb      	bne.n	80095a8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	2b00      	cmp	r3, #0
 8009614:	d001      	beq.n	800961a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009616:	f000 fb5f 	bl	8009cd8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800961a:	4b1d      	ldr	r3, [pc, #116]	; (8009690 <xTaskResumeAll+0x134>)
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	2b00      	cmp	r3, #0
 8009624:	d010      	beq.n	8009648 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009626:	f000 f847 	bl	80096b8 <xTaskIncrementTick>
 800962a:	4603      	mov	r3, r0
 800962c:	2b00      	cmp	r3, #0
 800962e:	d002      	beq.n	8009636 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009630:	4b16      	ldr	r3, [pc, #88]	; (800968c <xTaskResumeAll+0x130>)
 8009632:	2201      	movs	r2, #1
 8009634:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	3b01      	subs	r3, #1
 800963a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2b00      	cmp	r3, #0
 8009640:	d1f1      	bne.n	8009626 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8009642:	4b13      	ldr	r3, [pc, #76]	; (8009690 <xTaskResumeAll+0x134>)
 8009644:	2200      	movs	r2, #0
 8009646:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009648:	4b10      	ldr	r3, [pc, #64]	; (800968c <xTaskResumeAll+0x130>)
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d009      	beq.n	8009664 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009650:	2301      	movs	r3, #1
 8009652:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009654:	4b0f      	ldr	r3, [pc, #60]	; (8009694 <xTaskResumeAll+0x138>)
 8009656:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800965a:	601a      	str	r2, [r3, #0]
 800965c:	f3bf 8f4f 	dsb	sy
 8009660:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009664:	f001 f8e6 	bl	800a834 <vPortExitCritical>

	return xAlreadyYielded;
 8009668:	68bb      	ldr	r3, [r7, #8]
}
 800966a:	4618      	mov	r0, r3
 800966c:	3710      	adds	r7, #16
 800966e:	46bd      	mov	sp, r7
 8009670:	bd80      	pop	{r7, pc}
 8009672:	bf00      	nop
 8009674:	2000586c 	.word	0x2000586c
 8009678:	20005844 	.word	0x20005844
 800967c:	20005804 	.word	0x20005804
 8009680:	2000584c 	.word	0x2000584c
 8009684:	20005374 	.word	0x20005374
 8009688:	20005370 	.word	0x20005370
 800968c:	20005858 	.word	0x20005858
 8009690:	20005854 	.word	0x20005854
 8009694:	e000ed04 	.word	0xe000ed04

08009698 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009698:	b480      	push	{r7}
 800969a:	b083      	sub	sp, #12
 800969c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800969e:	4b05      	ldr	r3, [pc, #20]	; (80096b4 <xTaskGetTickCount+0x1c>)
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80096a4:	687b      	ldr	r3, [r7, #4]
}
 80096a6:	4618      	mov	r0, r3
 80096a8:	370c      	adds	r7, #12
 80096aa:	46bd      	mov	sp, r7
 80096ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b0:	4770      	bx	lr
 80096b2:	bf00      	nop
 80096b4:	20005848 	.word	0x20005848

080096b8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80096b8:	b580      	push	{r7, lr}
 80096ba:	b086      	sub	sp, #24
 80096bc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80096be:	2300      	movs	r3, #0
 80096c0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80096c2:	4b4f      	ldr	r3, [pc, #316]	; (8009800 <xTaskIncrementTick+0x148>)
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	f040 808f 	bne.w	80097ea <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80096cc:	4b4d      	ldr	r3, [pc, #308]	; (8009804 <xTaskIncrementTick+0x14c>)
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	3301      	adds	r3, #1
 80096d2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80096d4:	4a4b      	ldr	r2, [pc, #300]	; (8009804 <xTaskIncrementTick+0x14c>)
 80096d6:	693b      	ldr	r3, [r7, #16]
 80096d8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80096da:	693b      	ldr	r3, [r7, #16]
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d120      	bne.n	8009722 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80096e0:	4b49      	ldr	r3, [pc, #292]	; (8009808 <xTaskIncrementTick+0x150>)
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d00a      	beq.n	8009700 <xTaskIncrementTick+0x48>
	__asm volatile
 80096ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096ee:	f383 8811 	msr	BASEPRI, r3
 80096f2:	f3bf 8f6f 	isb	sy
 80096f6:	f3bf 8f4f 	dsb	sy
 80096fa:	603b      	str	r3, [r7, #0]
}
 80096fc:	bf00      	nop
 80096fe:	e7fe      	b.n	80096fe <xTaskIncrementTick+0x46>
 8009700:	4b41      	ldr	r3, [pc, #260]	; (8009808 <xTaskIncrementTick+0x150>)
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	60fb      	str	r3, [r7, #12]
 8009706:	4b41      	ldr	r3, [pc, #260]	; (800980c <xTaskIncrementTick+0x154>)
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	4a3f      	ldr	r2, [pc, #252]	; (8009808 <xTaskIncrementTick+0x150>)
 800970c:	6013      	str	r3, [r2, #0]
 800970e:	4a3f      	ldr	r2, [pc, #252]	; (800980c <xTaskIncrementTick+0x154>)
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	6013      	str	r3, [r2, #0]
 8009714:	4b3e      	ldr	r3, [pc, #248]	; (8009810 <xTaskIncrementTick+0x158>)
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	3301      	adds	r3, #1
 800971a:	4a3d      	ldr	r2, [pc, #244]	; (8009810 <xTaskIncrementTick+0x158>)
 800971c:	6013      	str	r3, [r2, #0]
 800971e:	f000 fadb 	bl	8009cd8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009722:	4b3c      	ldr	r3, [pc, #240]	; (8009814 <xTaskIncrementTick+0x15c>)
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	693a      	ldr	r2, [r7, #16]
 8009728:	429a      	cmp	r2, r3
 800972a:	d349      	bcc.n	80097c0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800972c:	4b36      	ldr	r3, [pc, #216]	; (8009808 <xTaskIncrementTick+0x150>)
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	2b00      	cmp	r3, #0
 8009734:	d104      	bne.n	8009740 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009736:	4b37      	ldr	r3, [pc, #220]	; (8009814 <xTaskIncrementTick+0x15c>)
 8009738:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800973c:	601a      	str	r2, [r3, #0]
					break;
 800973e:	e03f      	b.n	80097c0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009740:	4b31      	ldr	r3, [pc, #196]	; (8009808 <xTaskIncrementTick+0x150>)
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	68db      	ldr	r3, [r3, #12]
 8009746:	68db      	ldr	r3, [r3, #12]
 8009748:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800974a:	68bb      	ldr	r3, [r7, #8]
 800974c:	685b      	ldr	r3, [r3, #4]
 800974e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009750:	693a      	ldr	r2, [r7, #16]
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	429a      	cmp	r2, r3
 8009756:	d203      	bcs.n	8009760 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009758:	4a2e      	ldr	r2, [pc, #184]	; (8009814 <xTaskIncrementTick+0x15c>)
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800975e:	e02f      	b.n	80097c0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009760:	68bb      	ldr	r3, [r7, #8]
 8009762:	3304      	adds	r3, #4
 8009764:	4618      	mov	r0, r3
 8009766:	f7fe fe87 	bl	8008478 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800976a:	68bb      	ldr	r3, [r7, #8]
 800976c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800976e:	2b00      	cmp	r3, #0
 8009770:	d004      	beq.n	800977c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009772:	68bb      	ldr	r3, [r7, #8]
 8009774:	3318      	adds	r3, #24
 8009776:	4618      	mov	r0, r3
 8009778:	f7fe fe7e 	bl	8008478 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800977c:	68bb      	ldr	r3, [r7, #8]
 800977e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009780:	4b25      	ldr	r3, [pc, #148]	; (8009818 <xTaskIncrementTick+0x160>)
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	429a      	cmp	r2, r3
 8009786:	d903      	bls.n	8009790 <xTaskIncrementTick+0xd8>
 8009788:	68bb      	ldr	r3, [r7, #8]
 800978a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800978c:	4a22      	ldr	r2, [pc, #136]	; (8009818 <xTaskIncrementTick+0x160>)
 800978e:	6013      	str	r3, [r2, #0]
 8009790:	68bb      	ldr	r3, [r7, #8]
 8009792:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009794:	4613      	mov	r3, r2
 8009796:	009b      	lsls	r3, r3, #2
 8009798:	4413      	add	r3, r2
 800979a:	009b      	lsls	r3, r3, #2
 800979c:	4a1f      	ldr	r2, [pc, #124]	; (800981c <xTaskIncrementTick+0x164>)
 800979e:	441a      	add	r2, r3
 80097a0:	68bb      	ldr	r3, [r7, #8]
 80097a2:	3304      	adds	r3, #4
 80097a4:	4619      	mov	r1, r3
 80097a6:	4610      	mov	r0, r2
 80097a8:	f7fe fe09 	bl	80083be <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80097ac:	68bb      	ldr	r3, [r7, #8]
 80097ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097b0:	4b1b      	ldr	r3, [pc, #108]	; (8009820 <xTaskIncrementTick+0x168>)
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097b6:	429a      	cmp	r2, r3
 80097b8:	d3b8      	bcc.n	800972c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80097ba:	2301      	movs	r3, #1
 80097bc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80097be:	e7b5      	b.n	800972c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80097c0:	4b17      	ldr	r3, [pc, #92]	; (8009820 <xTaskIncrementTick+0x168>)
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097c6:	4915      	ldr	r1, [pc, #84]	; (800981c <xTaskIncrementTick+0x164>)
 80097c8:	4613      	mov	r3, r2
 80097ca:	009b      	lsls	r3, r3, #2
 80097cc:	4413      	add	r3, r2
 80097ce:	009b      	lsls	r3, r3, #2
 80097d0:	440b      	add	r3, r1
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	2b01      	cmp	r3, #1
 80097d6:	d901      	bls.n	80097dc <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80097d8:	2301      	movs	r3, #1
 80097da:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80097dc:	4b11      	ldr	r3, [pc, #68]	; (8009824 <xTaskIncrementTick+0x16c>)
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d007      	beq.n	80097f4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80097e4:	2301      	movs	r3, #1
 80097e6:	617b      	str	r3, [r7, #20]
 80097e8:	e004      	b.n	80097f4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80097ea:	4b0f      	ldr	r3, [pc, #60]	; (8009828 <xTaskIncrementTick+0x170>)
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	3301      	adds	r3, #1
 80097f0:	4a0d      	ldr	r2, [pc, #52]	; (8009828 <xTaskIncrementTick+0x170>)
 80097f2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80097f4:	697b      	ldr	r3, [r7, #20]
}
 80097f6:	4618      	mov	r0, r3
 80097f8:	3718      	adds	r7, #24
 80097fa:	46bd      	mov	sp, r7
 80097fc:	bd80      	pop	{r7, pc}
 80097fe:	bf00      	nop
 8009800:	2000586c 	.word	0x2000586c
 8009804:	20005848 	.word	0x20005848
 8009808:	200057fc 	.word	0x200057fc
 800980c:	20005800 	.word	0x20005800
 8009810:	2000585c 	.word	0x2000585c
 8009814:	20005864 	.word	0x20005864
 8009818:	2000584c 	.word	0x2000584c
 800981c:	20005374 	.word	0x20005374
 8009820:	20005370 	.word	0x20005370
 8009824:	20005858 	.word	0x20005858
 8009828:	20005854 	.word	0x20005854

0800982c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800982c:	b480      	push	{r7}
 800982e:	b085      	sub	sp, #20
 8009830:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009832:	4b2a      	ldr	r3, [pc, #168]	; (80098dc <vTaskSwitchContext+0xb0>)
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	2b00      	cmp	r3, #0
 8009838:	d003      	beq.n	8009842 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800983a:	4b29      	ldr	r3, [pc, #164]	; (80098e0 <vTaskSwitchContext+0xb4>)
 800983c:	2201      	movs	r2, #1
 800983e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009840:	e046      	b.n	80098d0 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8009842:	4b27      	ldr	r3, [pc, #156]	; (80098e0 <vTaskSwitchContext+0xb4>)
 8009844:	2200      	movs	r2, #0
 8009846:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009848:	4b26      	ldr	r3, [pc, #152]	; (80098e4 <vTaskSwitchContext+0xb8>)
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	60fb      	str	r3, [r7, #12]
 800984e:	e010      	b.n	8009872 <vTaskSwitchContext+0x46>
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	2b00      	cmp	r3, #0
 8009854:	d10a      	bne.n	800986c <vTaskSwitchContext+0x40>
	__asm volatile
 8009856:	f04f 0350 	mov.w	r3, #80	; 0x50
 800985a:	f383 8811 	msr	BASEPRI, r3
 800985e:	f3bf 8f6f 	isb	sy
 8009862:	f3bf 8f4f 	dsb	sy
 8009866:	607b      	str	r3, [r7, #4]
}
 8009868:	bf00      	nop
 800986a:	e7fe      	b.n	800986a <vTaskSwitchContext+0x3e>
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	3b01      	subs	r3, #1
 8009870:	60fb      	str	r3, [r7, #12]
 8009872:	491d      	ldr	r1, [pc, #116]	; (80098e8 <vTaskSwitchContext+0xbc>)
 8009874:	68fa      	ldr	r2, [r7, #12]
 8009876:	4613      	mov	r3, r2
 8009878:	009b      	lsls	r3, r3, #2
 800987a:	4413      	add	r3, r2
 800987c:	009b      	lsls	r3, r3, #2
 800987e:	440b      	add	r3, r1
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	2b00      	cmp	r3, #0
 8009884:	d0e4      	beq.n	8009850 <vTaskSwitchContext+0x24>
 8009886:	68fa      	ldr	r2, [r7, #12]
 8009888:	4613      	mov	r3, r2
 800988a:	009b      	lsls	r3, r3, #2
 800988c:	4413      	add	r3, r2
 800988e:	009b      	lsls	r3, r3, #2
 8009890:	4a15      	ldr	r2, [pc, #84]	; (80098e8 <vTaskSwitchContext+0xbc>)
 8009892:	4413      	add	r3, r2
 8009894:	60bb      	str	r3, [r7, #8]
 8009896:	68bb      	ldr	r3, [r7, #8]
 8009898:	685b      	ldr	r3, [r3, #4]
 800989a:	685a      	ldr	r2, [r3, #4]
 800989c:	68bb      	ldr	r3, [r7, #8]
 800989e:	605a      	str	r2, [r3, #4]
 80098a0:	68bb      	ldr	r3, [r7, #8]
 80098a2:	685a      	ldr	r2, [r3, #4]
 80098a4:	68bb      	ldr	r3, [r7, #8]
 80098a6:	3308      	adds	r3, #8
 80098a8:	429a      	cmp	r2, r3
 80098aa:	d104      	bne.n	80098b6 <vTaskSwitchContext+0x8a>
 80098ac:	68bb      	ldr	r3, [r7, #8]
 80098ae:	685b      	ldr	r3, [r3, #4]
 80098b0:	685a      	ldr	r2, [r3, #4]
 80098b2:	68bb      	ldr	r3, [r7, #8]
 80098b4:	605a      	str	r2, [r3, #4]
 80098b6:	68bb      	ldr	r3, [r7, #8]
 80098b8:	685b      	ldr	r3, [r3, #4]
 80098ba:	68db      	ldr	r3, [r3, #12]
 80098bc:	4a0b      	ldr	r2, [pc, #44]	; (80098ec <vTaskSwitchContext+0xc0>)
 80098be:	6013      	str	r3, [r2, #0]
 80098c0:	4a08      	ldr	r2, [pc, #32]	; (80098e4 <vTaskSwitchContext+0xb8>)
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80098c6:	4b09      	ldr	r3, [pc, #36]	; (80098ec <vTaskSwitchContext+0xc0>)
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	3354      	adds	r3, #84	; 0x54
 80098cc:	4a08      	ldr	r2, [pc, #32]	; (80098f0 <vTaskSwitchContext+0xc4>)
 80098ce:	6013      	str	r3, [r2, #0]
}
 80098d0:	bf00      	nop
 80098d2:	3714      	adds	r7, #20
 80098d4:	46bd      	mov	sp, r7
 80098d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098da:	4770      	bx	lr
 80098dc:	2000586c 	.word	0x2000586c
 80098e0:	20005858 	.word	0x20005858
 80098e4:	2000584c 	.word	0x2000584c
 80098e8:	20005374 	.word	0x20005374
 80098ec:	20005370 	.word	0x20005370
 80098f0:	20000078 	.word	0x20000078

080098f4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80098f4:	b580      	push	{r7, lr}
 80098f6:	b084      	sub	sp, #16
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	6078      	str	r0, [r7, #4]
 80098fc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	2b00      	cmp	r3, #0
 8009902:	d10a      	bne.n	800991a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8009904:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009908:	f383 8811 	msr	BASEPRI, r3
 800990c:	f3bf 8f6f 	isb	sy
 8009910:	f3bf 8f4f 	dsb	sy
 8009914:	60fb      	str	r3, [r7, #12]
}
 8009916:	bf00      	nop
 8009918:	e7fe      	b.n	8009918 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800991a:	4b07      	ldr	r3, [pc, #28]	; (8009938 <vTaskPlaceOnEventList+0x44>)
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	3318      	adds	r3, #24
 8009920:	4619      	mov	r1, r3
 8009922:	6878      	ldr	r0, [r7, #4]
 8009924:	f7fe fd6f 	bl	8008406 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009928:	2101      	movs	r1, #1
 800992a:	6838      	ldr	r0, [r7, #0]
 800992c:	f000 fa80 	bl	8009e30 <prvAddCurrentTaskToDelayedList>
}
 8009930:	bf00      	nop
 8009932:	3710      	adds	r7, #16
 8009934:	46bd      	mov	sp, r7
 8009936:	bd80      	pop	{r7, pc}
 8009938:	20005370 	.word	0x20005370

0800993c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800993c:	b580      	push	{r7, lr}
 800993e:	b086      	sub	sp, #24
 8009940:	af00      	add	r7, sp, #0
 8009942:	60f8      	str	r0, [r7, #12]
 8009944:	60b9      	str	r1, [r7, #8]
 8009946:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	2b00      	cmp	r3, #0
 800994c:	d10a      	bne.n	8009964 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800994e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009952:	f383 8811 	msr	BASEPRI, r3
 8009956:	f3bf 8f6f 	isb	sy
 800995a:	f3bf 8f4f 	dsb	sy
 800995e:	617b      	str	r3, [r7, #20]
}
 8009960:	bf00      	nop
 8009962:	e7fe      	b.n	8009962 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009964:	4b0a      	ldr	r3, [pc, #40]	; (8009990 <vTaskPlaceOnEventListRestricted+0x54>)
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	3318      	adds	r3, #24
 800996a:	4619      	mov	r1, r3
 800996c:	68f8      	ldr	r0, [r7, #12]
 800996e:	f7fe fd26 	bl	80083be <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	2b00      	cmp	r3, #0
 8009976:	d002      	beq.n	800997e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8009978:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800997c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800997e:	6879      	ldr	r1, [r7, #4]
 8009980:	68b8      	ldr	r0, [r7, #8]
 8009982:	f000 fa55 	bl	8009e30 <prvAddCurrentTaskToDelayedList>
	}
 8009986:	bf00      	nop
 8009988:	3718      	adds	r7, #24
 800998a:	46bd      	mov	sp, r7
 800998c:	bd80      	pop	{r7, pc}
 800998e:	bf00      	nop
 8009990:	20005370 	.word	0x20005370

08009994 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009994:	b580      	push	{r7, lr}
 8009996:	b086      	sub	sp, #24
 8009998:	af00      	add	r7, sp, #0
 800999a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	68db      	ldr	r3, [r3, #12]
 80099a0:	68db      	ldr	r3, [r3, #12]
 80099a2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80099a4:	693b      	ldr	r3, [r7, #16]
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d10a      	bne.n	80099c0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80099aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099ae:	f383 8811 	msr	BASEPRI, r3
 80099b2:	f3bf 8f6f 	isb	sy
 80099b6:	f3bf 8f4f 	dsb	sy
 80099ba:	60fb      	str	r3, [r7, #12]
}
 80099bc:	bf00      	nop
 80099be:	e7fe      	b.n	80099be <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80099c0:	693b      	ldr	r3, [r7, #16]
 80099c2:	3318      	adds	r3, #24
 80099c4:	4618      	mov	r0, r3
 80099c6:	f7fe fd57 	bl	8008478 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80099ca:	4b1e      	ldr	r3, [pc, #120]	; (8009a44 <xTaskRemoveFromEventList+0xb0>)
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d11d      	bne.n	8009a0e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80099d2:	693b      	ldr	r3, [r7, #16]
 80099d4:	3304      	adds	r3, #4
 80099d6:	4618      	mov	r0, r3
 80099d8:	f7fe fd4e 	bl	8008478 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80099dc:	693b      	ldr	r3, [r7, #16]
 80099de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80099e0:	4b19      	ldr	r3, [pc, #100]	; (8009a48 <xTaskRemoveFromEventList+0xb4>)
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	429a      	cmp	r2, r3
 80099e6:	d903      	bls.n	80099f0 <xTaskRemoveFromEventList+0x5c>
 80099e8:	693b      	ldr	r3, [r7, #16]
 80099ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099ec:	4a16      	ldr	r2, [pc, #88]	; (8009a48 <xTaskRemoveFromEventList+0xb4>)
 80099ee:	6013      	str	r3, [r2, #0]
 80099f0:	693b      	ldr	r3, [r7, #16]
 80099f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80099f4:	4613      	mov	r3, r2
 80099f6:	009b      	lsls	r3, r3, #2
 80099f8:	4413      	add	r3, r2
 80099fa:	009b      	lsls	r3, r3, #2
 80099fc:	4a13      	ldr	r2, [pc, #76]	; (8009a4c <xTaskRemoveFromEventList+0xb8>)
 80099fe:	441a      	add	r2, r3
 8009a00:	693b      	ldr	r3, [r7, #16]
 8009a02:	3304      	adds	r3, #4
 8009a04:	4619      	mov	r1, r3
 8009a06:	4610      	mov	r0, r2
 8009a08:	f7fe fcd9 	bl	80083be <vListInsertEnd>
 8009a0c:	e005      	b.n	8009a1a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009a0e:	693b      	ldr	r3, [r7, #16]
 8009a10:	3318      	adds	r3, #24
 8009a12:	4619      	mov	r1, r3
 8009a14:	480e      	ldr	r0, [pc, #56]	; (8009a50 <xTaskRemoveFromEventList+0xbc>)
 8009a16:	f7fe fcd2 	bl	80083be <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009a1a:	693b      	ldr	r3, [r7, #16]
 8009a1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a1e:	4b0d      	ldr	r3, [pc, #52]	; (8009a54 <xTaskRemoveFromEventList+0xc0>)
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a24:	429a      	cmp	r2, r3
 8009a26:	d905      	bls.n	8009a34 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009a28:	2301      	movs	r3, #1
 8009a2a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009a2c:	4b0a      	ldr	r3, [pc, #40]	; (8009a58 <xTaskRemoveFromEventList+0xc4>)
 8009a2e:	2201      	movs	r2, #1
 8009a30:	601a      	str	r2, [r3, #0]
 8009a32:	e001      	b.n	8009a38 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8009a34:	2300      	movs	r3, #0
 8009a36:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009a38:	697b      	ldr	r3, [r7, #20]
}
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	3718      	adds	r7, #24
 8009a3e:	46bd      	mov	sp, r7
 8009a40:	bd80      	pop	{r7, pc}
 8009a42:	bf00      	nop
 8009a44:	2000586c 	.word	0x2000586c
 8009a48:	2000584c 	.word	0x2000584c
 8009a4c:	20005374 	.word	0x20005374
 8009a50:	20005804 	.word	0x20005804
 8009a54:	20005370 	.word	0x20005370
 8009a58:	20005858 	.word	0x20005858

08009a5c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009a5c:	b480      	push	{r7}
 8009a5e:	b083      	sub	sp, #12
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009a64:	4b06      	ldr	r3, [pc, #24]	; (8009a80 <vTaskInternalSetTimeOutState+0x24>)
 8009a66:	681a      	ldr	r2, [r3, #0]
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009a6c:	4b05      	ldr	r3, [pc, #20]	; (8009a84 <vTaskInternalSetTimeOutState+0x28>)
 8009a6e:	681a      	ldr	r2, [r3, #0]
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	605a      	str	r2, [r3, #4]
}
 8009a74:	bf00      	nop
 8009a76:	370c      	adds	r7, #12
 8009a78:	46bd      	mov	sp, r7
 8009a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a7e:	4770      	bx	lr
 8009a80:	2000585c 	.word	0x2000585c
 8009a84:	20005848 	.word	0x20005848

08009a88 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009a88:	b580      	push	{r7, lr}
 8009a8a:	b088      	sub	sp, #32
 8009a8c:	af00      	add	r7, sp, #0
 8009a8e:	6078      	str	r0, [r7, #4]
 8009a90:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d10a      	bne.n	8009aae <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8009a98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a9c:	f383 8811 	msr	BASEPRI, r3
 8009aa0:	f3bf 8f6f 	isb	sy
 8009aa4:	f3bf 8f4f 	dsb	sy
 8009aa8:	613b      	str	r3, [r7, #16]
}
 8009aaa:	bf00      	nop
 8009aac:	e7fe      	b.n	8009aac <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009aae:	683b      	ldr	r3, [r7, #0]
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d10a      	bne.n	8009aca <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8009ab4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ab8:	f383 8811 	msr	BASEPRI, r3
 8009abc:	f3bf 8f6f 	isb	sy
 8009ac0:	f3bf 8f4f 	dsb	sy
 8009ac4:	60fb      	str	r3, [r7, #12]
}
 8009ac6:	bf00      	nop
 8009ac8:	e7fe      	b.n	8009ac8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8009aca:	f000 fe83 	bl	800a7d4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009ace:	4b1d      	ldr	r3, [pc, #116]	; (8009b44 <xTaskCheckForTimeOut+0xbc>)
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	685b      	ldr	r3, [r3, #4]
 8009ad8:	69ba      	ldr	r2, [r7, #24]
 8009ada:	1ad3      	subs	r3, r2, r3
 8009adc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009ade:	683b      	ldr	r3, [r7, #0]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009ae6:	d102      	bne.n	8009aee <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009ae8:	2300      	movs	r3, #0
 8009aea:	61fb      	str	r3, [r7, #28]
 8009aec:	e023      	b.n	8009b36 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	681a      	ldr	r2, [r3, #0]
 8009af2:	4b15      	ldr	r3, [pc, #84]	; (8009b48 <xTaskCheckForTimeOut+0xc0>)
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	429a      	cmp	r2, r3
 8009af8:	d007      	beq.n	8009b0a <xTaskCheckForTimeOut+0x82>
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	685b      	ldr	r3, [r3, #4]
 8009afe:	69ba      	ldr	r2, [r7, #24]
 8009b00:	429a      	cmp	r2, r3
 8009b02:	d302      	bcc.n	8009b0a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009b04:	2301      	movs	r3, #1
 8009b06:	61fb      	str	r3, [r7, #28]
 8009b08:	e015      	b.n	8009b36 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009b0a:	683b      	ldr	r3, [r7, #0]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	697a      	ldr	r2, [r7, #20]
 8009b10:	429a      	cmp	r2, r3
 8009b12:	d20b      	bcs.n	8009b2c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009b14:	683b      	ldr	r3, [r7, #0]
 8009b16:	681a      	ldr	r2, [r3, #0]
 8009b18:	697b      	ldr	r3, [r7, #20]
 8009b1a:	1ad2      	subs	r2, r2, r3
 8009b1c:	683b      	ldr	r3, [r7, #0]
 8009b1e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009b20:	6878      	ldr	r0, [r7, #4]
 8009b22:	f7ff ff9b 	bl	8009a5c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009b26:	2300      	movs	r3, #0
 8009b28:	61fb      	str	r3, [r7, #28]
 8009b2a:	e004      	b.n	8009b36 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8009b2c:	683b      	ldr	r3, [r7, #0]
 8009b2e:	2200      	movs	r2, #0
 8009b30:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009b32:	2301      	movs	r3, #1
 8009b34:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009b36:	f000 fe7d 	bl	800a834 <vPortExitCritical>

	return xReturn;
 8009b3a:	69fb      	ldr	r3, [r7, #28]
}
 8009b3c:	4618      	mov	r0, r3
 8009b3e:	3720      	adds	r7, #32
 8009b40:	46bd      	mov	sp, r7
 8009b42:	bd80      	pop	{r7, pc}
 8009b44:	20005848 	.word	0x20005848
 8009b48:	2000585c 	.word	0x2000585c

08009b4c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009b4c:	b480      	push	{r7}
 8009b4e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009b50:	4b03      	ldr	r3, [pc, #12]	; (8009b60 <vTaskMissedYield+0x14>)
 8009b52:	2201      	movs	r2, #1
 8009b54:	601a      	str	r2, [r3, #0]
}
 8009b56:	bf00      	nop
 8009b58:	46bd      	mov	sp, r7
 8009b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b5e:	4770      	bx	lr
 8009b60:	20005858 	.word	0x20005858

08009b64 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009b64:	b580      	push	{r7, lr}
 8009b66:	b082      	sub	sp, #8
 8009b68:	af00      	add	r7, sp, #0
 8009b6a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009b6c:	f000 f852 	bl	8009c14 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009b70:	4b06      	ldr	r3, [pc, #24]	; (8009b8c <prvIdleTask+0x28>)
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	2b01      	cmp	r3, #1
 8009b76:	d9f9      	bls.n	8009b6c <prvIdleTask+0x8>
			{
				taskYIELD();
 8009b78:	4b05      	ldr	r3, [pc, #20]	; (8009b90 <prvIdleTask+0x2c>)
 8009b7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b7e:	601a      	str	r2, [r3, #0]
 8009b80:	f3bf 8f4f 	dsb	sy
 8009b84:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009b88:	e7f0      	b.n	8009b6c <prvIdleTask+0x8>
 8009b8a:	bf00      	nop
 8009b8c:	20005374 	.word	0x20005374
 8009b90:	e000ed04 	.word	0xe000ed04

08009b94 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009b94:	b580      	push	{r7, lr}
 8009b96:	b082      	sub	sp, #8
 8009b98:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009b9a:	2300      	movs	r3, #0
 8009b9c:	607b      	str	r3, [r7, #4]
 8009b9e:	e00c      	b.n	8009bba <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009ba0:	687a      	ldr	r2, [r7, #4]
 8009ba2:	4613      	mov	r3, r2
 8009ba4:	009b      	lsls	r3, r3, #2
 8009ba6:	4413      	add	r3, r2
 8009ba8:	009b      	lsls	r3, r3, #2
 8009baa:	4a12      	ldr	r2, [pc, #72]	; (8009bf4 <prvInitialiseTaskLists+0x60>)
 8009bac:	4413      	add	r3, r2
 8009bae:	4618      	mov	r0, r3
 8009bb0:	f7fe fbd8 	bl	8008364 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	3301      	adds	r3, #1
 8009bb8:	607b      	str	r3, [r7, #4]
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	2b37      	cmp	r3, #55	; 0x37
 8009bbe:	d9ef      	bls.n	8009ba0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009bc0:	480d      	ldr	r0, [pc, #52]	; (8009bf8 <prvInitialiseTaskLists+0x64>)
 8009bc2:	f7fe fbcf 	bl	8008364 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009bc6:	480d      	ldr	r0, [pc, #52]	; (8009bfc <prvInitialiseTaskLists+0x68>)
 8009bc8:	f7fe fbcc 	bl	8008364 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009bcc:	480c      	ldr	r0, [pc, #48]	; (8009c00 <prvInitialiseTaskLists+0x6c>)
 8009bce:	f7fe fbc9 	bl	8008364 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009bd2:	480c      	ldr	r0, [pc, #48]	; (8009c04 <prvInitialiseTaskLists+0x70>)
 8009bd4:	f7fe fbc6 	bl	8008364 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009bd8:	480b      	ldr	r0, [pc, #44]	; (8009c08 <prvInitialiseTaskLists+0x74>)
 8009bda:	f7fe fbc3 	bl	8008364 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009bde:	4b0b      	ldr	r3, [pc, #44]	; (8009c0c <prvInitialiseTaskLists+0x78>)
 8009be0:	4a05      	ldr	r2, [pc, #20]	; (8009bf8 <prvInitialiseTaskLists+0x64>)
 8009be2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009be4:	4b0a      	ldr	r3, [pc, #40]	; (8009c10 <prvInitialiseTaskLists+0x7c>)
 8009be6:	4a05      	ldr	r2, [pc, #20]	; (8009bfc <prvInitialiseTaskLists+0x68>)
 8009be8:	601a      	str	r2, [r3, #0]
}
 8009bea:	bf00      	nop
 8009bec:	3708      	adds	r7, #8
 8009bee:	46bd      	mov	sp, r7
 8009bf0:	bd80      	pop	{r7, pc}
 8009bf2:	bf00      	nop
 8009bf4:	20005374 	.word	0x20005374
 8009bf8:	200057d4 	.word	0x200057d4
 8009bfc:	200057e8 	.word	0x200057e8
 8009c00:	20005804 	.word	0x20005804
 8009c04:	20005818 	.word	0x20005818
 8009c08:	20005830 	.word	0x20005830
 8009c0c:	200057fc 	.word	0x200057fc
 8009c10:	20005800 	.word	0x20005800

08009c14 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009c14:	b580      	push	{r7, lr}
 8009c16:	b082      	sub	sp, #8
 8009c18:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009c1a:	e019      	b.n	8009c50 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009c1c:	f000 fdda 	bl	800a7d4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c20:	4b10      	ldr	r3, [pc, #64]	; (8009c64 <prvCheckTasksWaitingTermination+0x50>)
 8009c22:	68db      	ldr	r3, [r3, #12]
 8009c24:	68db      	ldr	r3, [r3, #12]
 8009c26:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	3304      	adds	r3, #4
 8009c2c:	4618      	mov	r0, r3
 8009c2e:	f7fe fc23 	bl	8008478 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009c32:	4b0d      	ldr	r3, [pc, #52]	; (8009c68 <prvCheckTasksWaitingTermination+0x54>)
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	3b01      	subs	r3, #1
 8009c38:	4a0b      	ldr	r2, [pc, #44]	; (8009c68 <prvCheckTasksWaitingTermination+0x54>)
 8009c3a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009c3c:	4b0b      	ldr	r3, [pc, #44]	; (8009c6c <prvCheckTasksWaitingTermination+0x58>)
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	3b01      	subs	r3, #1
 8009c42:	4a0a      	ldr	r2, [pc, #40]	; (8009c6c <prvCheckTasksWaitingTermination+0x58>)
 8009c44:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009c46:	f000 fdf5 	bl	800a834 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009c4a:	6878      	ldr	r0, [r7, #4]
 8009c4c:	f000 f810 	bl	8009c70 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009c50:	4b06      	ldr	r3, [pc, #24]	; (8009c6c <prvCheckTasksWaitingTermination+0x58>)
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d1e1      	bne.n	8009c1c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009c58:	bf00      	nop
 8009c5a:	bf00      	nop
 8009c5c:	3708      	adds	r7, #8
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	bd80      	pop	{r7, pc}
 8009c62:	bf00      	nop
 8009c64:	20005818 	.word	0x20005818
 8009c68:	20005844 	.word	0x20005844
 8009c6c:	2000582c 	.word	0x2000582c

08009c70 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009c70:	b580      	push	{r7, lr}
 8009c72:	b084      	sub	sp, #16
 8009c74:	af00      	add	r7, sp, #0
 8009c76:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	3354      	adds	r3, #84	; 0x54
 8009c7c:	4618      	mov	r0, r3
 8009c7e:	f001 fb07 	bl	800b290 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d108      	bne.n	8009c9e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c90:	4618      	mov	r0, r3
 8009c92:	f000 ff65 	bl	800ab60 <vPortFree>
				vPortFree( pxTCB );
 8009c96:	6878      	ldr	r0, [r7, #4]
 8009c98:	f000 ff62 	bl	800ab60 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009c9c:	e018      	b.n	8009cd0 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8009ca4:	2b01      	cmp	r3, #1
 8009ca6:	d103      	bne.n	8009cb0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009ca8:	6878      	ldr	r0, [r7, #4]
 8009caa:	f000 ff59 	bl	800ab60 <vPortFree>
	}
 8009cae:	e00f      	b.n	8009cd0 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8009cb6:	2b02      	cmp	r3, #2
 8009cb8:	d00a      	beq.n	8009cd0 <prvDeleteTCB+0x60>
	__asm volatile
 8009cba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cbe:	f383 8811 	msr	BASEPRI, r3
 8009cc2:	f3bf 8f6f 	isb	sy
 8009cc6:	f3bf 8f4f 	dsb	sy
 8009cca:	60fb      	str	r3, [r7, #12]
}
 8009ccc:	bf00      	nop
 8009cce:	e7fe      	b.n	8009cce <prvDeleteTCB+0x5e>
	}
 8009cd0:	bf00      	nop
 8009cd2:	3710      	adds	r7, #16
 8009cd4:	46bd      	mov	sp, r7
 8009cd6:	bd80      	pop	{r7, pc}

08009cd8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009cd8:	b480      	push	{r7}
 8009cda:	b083      	sub	sp, #12
 8009cdc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009cde:	4b0c      	ldr	r3, [pc, #48]	; (8009d10 <prvResetNextTaskUnblockTime+0x38>)
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d104      	bne.n	8009cf2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009ce8:	4b0a      	ldr	r3, [pc, #40]	; (8009d14 <prvResetNextTaskUnblockTime+0x3c>)
 8009cea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009cee:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009cf0:	e008      	b.n	8009d04 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009cf2:	4b07      	ldr	r3, [pc, #28]	; (8009d10 <prvResetNextTaskUnblockTime+0x38>)
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	68db      	ldr	r3, [r3, #12]
 8009cf8:	68db      	ldr	r3, [r3, #12]
 8009cfa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	685b      	ldr	r3, [r3, #4]
 8009d00:	4a04      	ldr	r2, [pc, #16]	; (8009d14 <prvResetNextTaskUnblockTime+0x3c>)
 8009d02:	6013      	str	r3, [r2, #0]
}
 8009d04:	bf00      	nop
 8009d06:	370c      	adds	r7, #12
 8009d08:	46bd      	mov	sp, r7
 8009d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d0e:	4770      	bx	lr
 8009d10:	200057fc 	.word	0x200057fc
 8009d14:	20005864 	.word	0x20005864

08009d18 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009d18:	b480      	push	{r7}
 8009d1a:	b083      	sub	sp, #12
 8009d1c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009d1e:	4b0b      	ldr	r3, [pc, #44]	; (8009d4c <xTaskGetSchedulerState+0x34>)
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d102      	bne.n	8009d2c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009d26:	2301      	movs	r3, #1
 8009d28:	607b      	str	r3, [r7, #4]
 8009d2a:	e008      	b.n	8009d3e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009d2c:	4b08      	ldr	r3, [pc, #32]	; (8009d50 <xTaskGetSchedulerState+0x38>)
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d102      	bne.n	8009d3a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009d34:	2302      	movs	r3, #2
 8009d36:	607b      	str	r3, [r7, #4]
 8009d38:	e001      	b.n	8009d3e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009d3a:	2300      	movs	r3, #0
 8009d3c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009d3e:	687b      	ldr	r3, [r7, #4]
	}
 8009d40:	4618      	mov	r0, r3
 8009d42:	370c      	adds	r7, #12
 8009d44:	46bd      	mov	sp, r7
 8009d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d4a:	4770      	bx	lr
 8009d4c:	20005850 	.word	0x20005850
 8009d50:	2000586c 	.word	0x2000586c

08009d54 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009d54:	b580      	push	{r7, lr}
 8009d56:	b086      	sub	sp, #24
 8009d58:	af00      	add	r7, sp, #0
 8009d5a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009d60:	2300      	movs	r3, #0
 8009d62:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d056      	beq.n	8009e18 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009d6a:	4b2e      	ldr	r3, [pc, #184]	; (8009e24 <xTaskPriorityDisinherit+0xd0>)
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	693a      	ldr	r2, [r7, #16]
 8009d70:	429a      	cmp	r2, r3
 8009d72:	d00a      	beq.n	8009d8a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8009d74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d78:	f383 8811 	msr	BASEPRI, r3
 8009d7c:	f3bf 8f6f 	isb	sy
 8009d80:	f3bf 8f4f 	dsb	sy
 8009d84:	60fb      	str	r3, [r7, #12]
}
 8009d86:	bf00      	nop
 8009d88:	e7fe      	b.n	8009d88 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009d8a:	693b      	ldr	r3, [r7, #16]
 8009d8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d10a      	bne.n	8009da8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8009d92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d96:	f383 8811 	msr	BASEPRI, r3
 8009d9a:	f3bf 8f6f 	isb	sy
 8009d9e:	f3bf 8f4f 	dsb	sy
 8009da2:	60bb      	str	r3, [r7, #8]
}
 8009da4:	bf00      	nop
 8009da6:	e7fe      	b.n	8009da6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8009da8:	693b      	ldr	r3, [r7, #16]
 8009daa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009dac:	1e5a      	subs	r2, r3, #1
 8009dae:	693b      	ldr	r3, [r7, #16]
 8009db0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009db2:	693b      	ldr	r3, [r7, #16]
 8009db4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009db6:	693b      	ldr	r3, [r7, #16]
 8009db8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009dba:	429a      	cmp	r2, r3
 8009dbc:	d02c      	beq.n	8009e18 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009dbe:	693b      	ldr	r3, [r7, #16]
 8009dc0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d128      	bne.n	8009e18 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009dc6:	693b      	ldr	r3, [r7, #16]
 8009dc8:	3304      	adds	r3, #4
 8009dca:	4618      	mov	r0, r3
 8009dcc:	f7fe fb54 	bl	8008478 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009dd0:	693b      	ldr	r3, [r7, #16]
 8009dd2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009dd4:	693b      	ldr	r3, [r7, #16]
 8009dd6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009dd8:	693b      	ldr	r3, [r7, #16]
 8009dda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ddc:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009de0:	693b      	ldr	r3, [r7, #16]
 8009de2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009de4:	693b      	ldr	r3, [r7, #16]
 8009de6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009de8:	4b0f      	ldr	r3, [pc, #60]	; (8009e28 <xTaskPriorityDisinherit+0xd4>)
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	429a      	cmp	r2, r3
 8009dee:	d903      	bls.n	8009df8 <xTaskPriorityDisinherit+0xa4>
 8009df0:	693b      	ldr	r3, [r7, #16]
 8009df2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009df4:	4a0c      	ldr	r2, [pc, #48]	; (8009e28 <xTaskPriorityDisinherit+0xd4>)
 8009df6:	6013      	str	r3, [r2, #0]
 8009df8:	693b      	ldr	r3, [r7, #16]
 8009dfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009dfc:	4613      	mov	r3, r2
 8009dfe:	009b      	lsls	r3, r3, #2
 8009e00:	4413      	add	r3, r2
 8009e02:	009b      	lsls	r3, r3, #2
 8009e04:	4a09      	ldr	r2, [pc, #36]	; (8009e2c <xTaskPriorityDisinherit+0xd8>)
 8009e06:	441a      	add	r2, r3
 8009e08:	693b      	ldr	r3, [r7, #16]
 8009e0a:	3304      	adds	r3, #4
 8009e0c:	4619      	mov	r1, r3
 8009e0e:	4610      	mov	r0, r2
 8009e10:	f7fe fad5 	bl	80083be <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009e14:	2301      	movs	r3, #1
 8009e16:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009e18:	697b      	ldr	r3, [r7, #20]
	}
 8009e1a:	4618      	mov	r0, r3
 8009e1c:	3718      	adds	r7, #24
 8009e1e:	46bd      	mov	sp, r7
 8009e20:	bd80      	pop	{r7, pc}
 8009e22:	bf00      	nop
 8009e24:	20005370 	.word	0x20005370
 8009e28:	2000584c 	.word	0x2000584c
 8009e2c:	20005374 	.word	0x20005374

08009e30 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009e30:	b580      	push	{r7, lr}
 8009e32:	b084      	sub	sp, #16
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
 8009e38:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009e3a:	4b21      	ldr	r3, [pc, #132]	; (8009ec0 <prvAddCurrentTaskToDelayedList+0x90>)
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009e40:	4b20      	ldr	r3, [pc, #128]	; (8009ec4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	3304      	adds	r3, #4
 8009e46:	4618      	mov	r0, r3
 8009e48:	f7fe fb16 	bl	8008478 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009e52:	d10a      	bne.n	8009e6a <prvAddCurrentTaskToDelayedList+0x3a>
 8009e54:	683b      	ldr	r3, [r7, #0]
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d007      	beq.n	8009e6a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009e5a:	4b1a      	ldr	r3, [pc, #104]	; (8009ec4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	3304      	adds	r3, #4
 8009e60:	4619      	mov	r1, r3
 8009e62:	4819      	ldr	r0, [pc, #100]	; (8009ec8 <prvAddCurrentTaskToDelayedList+0x98>)
 8009e64:	f7fe faab 	bl	80083be <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009e68:	e026      	b.n	8009eb8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009e6a:	68fa      	ldr	r2, [r7, #12]
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	4413      	add	r3, r2
 8009e70:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009e72:	4b14      	ldr	r3, [pc, #80]	; (8009ec4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	68ba      	ldr	r2, [r7, #8]
 8009e78:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009e7a:	68ba      	ldr	r2, [r7, #8]
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	429a      	cmp	r2, r3
 8009e80:	d209      	bcs.n	8009e96 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009e82:	4b12      	ldr	r3, [pc, #72]	; (8009ecc <prvAddCurrentTaskToDelayedList+0x9c>)
 8009e84:	681a      	ldr	r2, [r3, #0]
 8009e86:	4b0f      	ldr	r3, [pc, #60]	; (8009ec4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	3304      	adds	r3, #4
 8009e8c:	4619      	mov	r1, r3
 8009e8e:	4610      	mov	r0, r2
 8009e90:	f7fe fab9 	bl	8008406 <vListInsert>
}
 8009e94:	e010      	b.n	8009eb8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009e96:	4b0e      	ldr	r3, [pc, #56]	; (8009ed0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009e98:	681a      	ldr	r2, [r3, #0]
 8009e9a:	4b0a      	ldr	r3, [pc, #40]	; (8009ec4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	3304      	adds	r3, #4
 8009ea0:	4619      	mov	r1, r3
 8009ea2:	4610      	mov	r0, r2
 8009ea4:	f7fe faaf 	bl	8008406 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009ea8:	4b0a      	ldr	r3, [pc, #40]	; (8009ed4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	68ba      	ldr	r2, [r7, #8]
 8009eae:	429a      	cmp	r2, r3
 8009eb0:	d202      	bcs.n	8009eb8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009eb2:	4a08      	ldr	r2, [pc, #32]	; (8009ed4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009eb4:	68bb      	ldr	r3, [r7, #8]
 8009eb6:	6013      	str	r3, [r2, #0]
}
 8009eb8:	bf00      	nop
 8009eba:	3710      	adds	r7, #16
 8009ebc:	46bd      	mov	sp, r7
 8009ebe:	bd80      	pop	{r7, pc}
 8009ec0:	20005848 	.word	0x20005848
 8009ec4:	20005370 	.word	0x20005370
 8009ec8:	20005830 	.word	0x20005830
 8009ecc:	20005800 	.word	0x20005800
 8009ed0:	200057fc 	.word	0x200057fc
 8009ed4:	20005864 	.word	0x20005864

08009ed8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009ed8:	b580      	push	{r7, lr}
 8009eda:	b08a      	sub	sp, #40	; 0x28
 8009edc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009ede:	2300      	movs	r3, #0
 8009ee0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009ee2:	f000 fb07 	bl	800a4f4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009ee6:	4b1c      	ldr	r3, [pc, #112]	; (8009f58 <xTimerCreateTimerTask+0x80>)
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d021      	beq.n	8009f32 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009eee:	2300      	movs	r3, #0
 8009ef0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009ef2:	2300      	movs	r3, #0
 8009ef4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009ef6:	1d3a      	adds	r2, r7, #4
 8009ef8:	f107 0108 	add.w	r1, r7, #8
 8009efc:	f107 030c 	add.w	r3, r7, #12
 8009f00:	4618      	mov	r0, r3
 8009f02:	f7fe fa15 	bl	8008330 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009f06:	6879      	ldr	r1, [r7, #4]
 8009f08:	68bb      	ldr	r3, [r7, #8]
 8009f0a:	68fa      	ldr	r2, [r7, #12]
 8009f0c:	9202      	str	r2, [sp, #8]
 8009f0e:	9301      	str	r3, [sp, #4]
 8009f10:	2302      	movs	r3, #2
 8009f12:	9300      	str	r3, [sp, #0]
 8009f14:	2300      	movs	r3, #0
 8009f16:	460a      	mov	r2, r1
 8009f18:	4910      	ldr	r1, [pc, #64]	; (8009f5c <xTimerCreateTimerTask+0x84>)
 8009f1a:	4811      	ldr	r0, [pc, #68]	; (8009f60 <xTimerCreateTimerTask+0x88>)
 8009f1c:	f7ff f8b4 	bl	8009088 <xTaskCreateStatic>
 8009f20:	4603      	mov	r3, r0
 8009f22:	4a10      	ldr	r2, [pc, #64]	; (8009f64 <xTimerCreateTimerTask+0x8c>)
 8009f24:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009f26:	4b0f      	ldr	r3, [pc, #60]	; (8009f64 <xTimerCreateTimerTask+0x8c>)
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d001      	beq.n	8009f32 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009f2e:	2301      	movs	r3, #1
 8009f30:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009f32:	697b      	ldr	r3, [r7, #20]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d10a      	bne.n	8009f4e <xTimerCreateTimerTask+0x76>
	__asm volatile
 8009f38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f3c:	f383 8811 	msr	BASEPRI, r3
 8009f40:	f3bf 8f6f 	isb	sy
 8009f44:	f3bf 8f4f 	dsb	sy
 8009f48:	613b      	str	r3, [r7, #16]
}
 8009f4a:	bf00      	nop
 8009f4c:	e7fe      	b.n	8009f4c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009f4e:	697b      	ldr	r3, [r7, #20]
}
 8009f50:	4618      	mov	r0, r3
 8009f52:	3718      	adds	r7, #24
 8009f54:	46bd      	mov	sp, r7
 8009f56:	bd80      	pop	{r7, pc}
 8009f58:	200058a0 	.word	0x200058a0
 8009f5c:	0800bfec 	.word	0x0800bfec
 8009f60:	0800a09d 	.word	0x0800a09d
 8009f64:	200058a4 	.word	0x200058a4

08009f68 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009f68:	b580      	push	{r7, lr}
 8009f6a:	b08a      	sub	sp, #40	; 0x28
 8009f6c:	af00      	add	r7, sp, #0
 8009f6e:	60f8      	str	r0, [r7, #12]
 8009f70:	60b9      	str	r1, [r7, #8]
 8009f72:	607a      	str	r2, [r7, #4]
 8009f74:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009f76:	2300      	movs	r3, #0
 8009f78:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d10a      	bne.n	8009f96 <xTimerGenericCommand+0x2e>
	__asm volatile
 8009f80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f84:	f383 8811 	msr	BASEPRI, r3
 8009f88:	f3bf 8f6f 	isb	sy
 8009f8c:	f3bf 8f4f 	dsb	sy
 8009f90:	623b      	str	r3, [r7, #32]
}
 8009f92:	bf00      	nop
 8009f94:	e7fe      	b.n	8009f94 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009f96:	4b1a      	ldr	r3, [pc, #104]	; (800a000 <xTimerGenericCommand+0x98>)
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d02a      	beq.n	8009ff4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009f9e:	68bb      	ldr	r3, [r7, #8]
 8009fa0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009faa:	68bb      	ldr	r3, [r7, #8]
 8009fac:	2b05      	cmp	r3, #5
 8009fae:	dc18      	bgt.n	8009fe2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009fb0:	f7ff feb2 	bl	8009d18 <xTaskGetSchedulerState>
 8009fb4:	4603      	mov	r3, r0
 8009fb6:	2b02      	cmp	r3, #2
 8009fb8:	d109      	bne.n	8009fce <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009fba:	4b11      	ldr	r3, [pc, #68]	; (800a000 <xTimerGenericCommand+0x98>)
 8009fbc:	6818      	ldr	r0, [r3, #0]
 8009fbe:	f107 0110 	add.w	r1, r7, #16
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009fc6:	f7fe fc29 	bl	800881c <xQueueGenericSend>
 8009fca:	6278      	str	r0, [r7, #36]	; 0x24
 8009fcc:	e012      	b.n	8009ff4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009fce:	4b0c      	ldr	r3, [pc, #48]	; (800a000 <xTimerGenericCommand+0x98>)
 8009fd0:	6818      	ldr	r0, [r3, #0]
 8009fd2:	f107 0110 	add.w	r1, r7, #16
 8009fd6:	2300      	movs	r3, #0
 8009fd8:	2200      	movs	r2, #0
 8009fda:	f7fe fc1f 	bl	800881c <xQueueGenericSend>
 8009fde:	6278      	str	r0, [r7, #36]	; 0x24
 8009fe0:	e008      	b.n	8009ff4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009fe2:	4b07      	ldr	r3, [pc, #28]	; (800a000 <xTimerGenericCommand+0x98>)
 8009fe4:	6818      	ldr	r0, [r3, #0]
 8009fe6:	f107 0110 	add.w	r1, r7, #16
 8009fea:	2300      	movs	r3, #0
 8009fec:	683a      	ldr	r2, [r7, #0]
 8009fee:	f7fe fd13 	bl	8008a18 <xQueueGenericSendFromISR>
 8009ff2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	3728      	adds	r7, #40	; 0x28
 8009ffa:	46bd      	mov	sp, r7
 8009ffc:	bd80      	pop	{r7, pc}
 8009ffe:	bf00      	nop
 800a000:	200058a0 	.word	0x200058a0

0800a004 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a004:	b580      	push	{r7, lr}
 800a006:	b088      	sub	sp, #32
 800a008:	af02      	add	r7, sp, #8
 800a00a:	6078      	str	r0, [r7, #4]
 800a00c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a00e:	4b22      	ldr	r3, [pc, #136]	; (800a098 <prvProcessExpiredTimer+0x94>)
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	68db      	ldr	r3, [r3, #12]
 800a014:	68db      	ldr	r3, [r3, #12]
 800a016:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a018:	697b      	ldr	r3, [r7, #20]
 800a01a:	3304      	adds	r3, #4
 800a01c:	4618      	mov	r0, r3
 800a01e:	f7fe fa2b 	bl	8008478 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a022:	697b      	ldr	r3, [r7, #20]
 800a024:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a028:	f003 0304 	and.w	r3, r3, #4
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d022      	beq.n	800a076 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a030:	697b      	ldr	r3, [r7, #20]
 800a032:	699a      	ldr	r2, [r3, #24]
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	18d1      	adds	r1, r2, r3
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	683a      	ldr	r2, [r7, #0]
 800a03c:	6978      	ldr	r0, [r7, #20]
 800a03e:	f000 f8d1 	bl	800a1e4 <prvInsertTimerInActiveList>
 800a042:	4603      	mov	r3, r0
 800a044:	2b00      	cmp	r3, #0
 800a046:	d01f      	beq.n	800a088 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a048:	2300      	movs	r3, #0
 800a04a:	9300      	str	r3, [sp, #0]
 800a04c:	2300      	movs	r3, #0
 800a04e:	687a      	ldr	r2, [r7, #4]
 800a050:	2100      	movs	r1, #0
 800a052:	6978      	ldr	r0, [r7, #20]
 800a054:	f7ff ff88 	bl	8009f68 <xTimerGenericCommand>
 800a058:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a05a:	693b      	ldr	r3, [r7, #16]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d113      	bne.n	800a088 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800a060:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a064:	f383 8811 	msr	BASEPRI, r3
 800a068:	f3bf 8f6f 	isb	sy
 800a06c:	f3bf 8f4f 	dsb	sy
 800a070:	60fb      	str	r3, [r7, #12]
}
 800a072:	bf00      	nop
 800a074:	e7fe      	b.n	800a074 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a076:	697b      	ldr	r3, [r7, #20]
 800a078:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a07c:	f023 0301 	bic.w	r3, r3, #1
 800a080:	b2da      	uxtb	r2, r3
 800a082:	697b      	ldr	r3, [r7, #20]
 800a084:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a088:	697b      	ldr	r3, [r7, #20]
 800a08a:	6a1b      	ldr	r3, [r3, #32]
 800a08c:	6978      	ldr	r0, [r7, #20]
 800a08e:	4798      	blx	r3
}
 800a090:	bf00      	nop
 800a092:	3718      	adds	r7, #24
 800a094:	46bd      	mov	sp, r7
 800a096:	bd80      	pop	{r7, pc}
 800a098:	20005898 	.word	0x20005898

0800a09c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a09c:	b580      	push	{r7, lr}
 800a09e:	b084      	sub	sp, #16
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a0a4:	f107 0308 	add.w	r3, r7, #8
 800a0a8:	4618      	mov	r0, r3
 800a0aa:	f000 f857 	bl	800a15c <prvGetNextExpireTime>
 800a0ae:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a0b0:	68bb      	ldr	r3, [r7, #8]
 800a0b2:	4619      	mov	r1, r3
 800a0b4:	68f8      	ldr	r0, [r7, #12]
 800a0b6:	f000 f803 	bl	800a0c0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a0ba:	f000 f8d5 	bl	800a268 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a0be:	e7f1      	b.n	800a0a4 <prvTimerTask+0x8>

0800a0c0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a0c0:	b580      	push	{r7, lr}
 800a0c2:	b084      	sub	sp, #16
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]
 800a0c8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a0ca:	f7ff fa39 	bl	8009540 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a0ce:	f107 0308 	add.w	r3, r7, #8
 800a0d2:	4618      	mov	r0, r3
 800a0d4:	f000 f866 	bl	800a1a4 <prvSampleTimeNow>
 800a0d8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a0da:	68bb      	ldr	r3, [r7, #8]
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d130      	bne.n	800a142 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a0e0:	683b      	ldr	r3, [r7, #0]
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d10a      	bne.n	800a0fc <prvProcessTimerOrBlockTask+0x3c>
 800a0e6:	687a      	ldr	r2, [r7, #4]
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	429a      	cmp	r2, r3
 800a0ec:	d806      	bhi.n	800a0fc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a0ee:	f7ff fa35 	bl	800955c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a0f2:	68f9      	ldr	r1, [r7, #12]
 800a0f4:	6878      	ldr	r0, [r7, #4]
 800a0f6:	f7ff ff85 	bl	800a004 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a0fa:	e024      	b.n	800a146 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a0fc:	683b      	ldr	r3, [r7, #0]
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d008      	beq.n	800a114 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a102:	4b13      	ldr	r3, [pc, #76]	; (800a150 <prvProcessTimerOrBlockTask+0x90>)
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d101      	bne.n	800a110 <prvProcessTimerOrBlockTask+0x50>
 800a10c:	2301      	movs	r3, #1
 800a10e:	e000      	b.n	800a112 <prvProcessTimerOrBlockTask+0x52>
 800a110:	2300      	movs	r3, #0
 800a112:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a114:	4b0f      	ldr	r3, [pc, #60]	; (800a154 <prvProcessTimerOrBlockTask+0x94>)
 800a116:	6818      	ldr	r0, [r3, #0]
 800a118:	687a      	ldr	r2, [r7, #4]
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	1ad3      	subs	r3, r2, r3
 800a11e:	683a      	ldr	r2, [r7, #0]
 800a120:	4619      	mov	r1, r3
 800a122:	f7fe ff7d 	bl	8009020 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a126:	f7ff fa19 	bl	800955c <xTaskResumeAll>
 800a12a:	4603      	mov	r3, r0
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d10a      	bne.n	800a146 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a130:	4b09      	ldr	r3, [pc, #36]	; (800a158 <prvProcessTimerOrBlockTask+0x98>)
 800a132:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a136:	601a      	str	r2, [r3, #0]
 800a138:	f3bf 8f4f 	dsb	sy
 800a13c:	f3bf 8f6f 	isb	sy
}
 800a140:	e001      	b.n	800a146 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a142:	f7ff fa0b 	bl	800955c <xTaskResumeAll>
}
 800a146:	bf00      	nop
 800a148:	3710      	adds	r7, #16
 800a14a:	46bd      	mov	sp, r7
 800a14c:	bd80      	pop	{r7, pc}
 800a14e:	bf00      	nop
 800a150:	2000589c 	.word	0x2000589c
 800a154:	200058a0 	.word	0x200058a0
 800a158:	e000ed04 	.word	0xe000ed04

0800a15c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a15c:	b480      	push	{r7}
 800a15e:	b085      	sub	sp, #20
 800a160:	af00      	add	r7, sp, #0
 800a162:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a164:	4b0e      	ldr	r3, [pc, #56]	; (800a1a0 <prvGetNextExpireTime+0x44>)
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d101      	bne.n	800a172 <prvGetNextExpireTime+0x16>
 800a16e:	2201      	movs	r2, #1
 800a170:	e000      	b.n	800a174 <prvGetNextExpireTime+0x18>
 800a172:	2200      	movs	r2, #0
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d105      	bne.n	800a18c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a180:	4b07      	ldr	r3, [pc, #28]	; (800a1a0 <prvGetNextExpireTime+0x44>)
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	68db      	ldr	r3, [r3, #12]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	60fb      	str	r3, [r7, #12]
 800a18a:	e001      	b.n	800a190 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a18c:	2300      	movs	r3, #0
 800a18e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a190:	68fb      	ldr	r3, [r7, #12]
}
 800a192:	4618      	mov	r0, r3
 800a194:	3714      	adds	r7, #20
 800a196:	46bd      	mov	sp, r7
 800a198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a19c:	4770      	bx	lr
 800a19e:	bf00      	nop
 800a1a0:	20005898 	.word	0x20005898

0800a1a4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a1a4:	b580      	push	{r7, lr}
 800a1a6:	b084      	sub	sp, #16
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a1ac:	f7ff fa74 	bl	8009698 <xTaskGetTickCount>
 800a1b0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a1b2:	4b0b      	ldr	r3, [pc, #44]	; (800a1e0 <prvSampleTimeNow+0x3c>)
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	68fa      	ldr	r2, [r7, #12]
 800a1b8:	429a      	cmp	r2, r3
 800a1ba:	d205      	bcs.n	800a1c8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a1bc:	f000 f936 	bl	800a42c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	2201      	movs	r2, #1
 800a1c4:	601a      	str	r2, [r3, #0]
 800a1c6:	e002      	b.n	800a1ce <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a1ce:	4a04      	ldr	r2, [pc, #16]	; (800a1e0 <prvSampleTimeNow+0x3c>)
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a1d4:	68fb      	ldr	r3, [r7, #12]
}
 800a1d6:	4618      	mov	r0, r3
 800a1d8:	3710      	adds	r7, #16
 800a1da:	46bd      	mov	sp, r7
 800a1dc:	bd80      	pop	{r7, pc}
 800a1de:	bf00      	nop
 800a1e0:	200058a8 	.word	0x200058a8

0800a1e4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a1e4:	b580      	push	{r7, lr}
 800a1e6:	b086      	sub	sp, #24
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	60f8      	str	r0, [r7, #12]
 800a1ec:	60b9      	str	r1, [r7, #8]
 800a1ee:	607a      	str	r2, [r7, #4]
 800a1f0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a1f2:	2300      	movs	r3, #0
 800a1f4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	68ba      	ldr	r2, [r7, #8]
 800a1fa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	68fa      	ldr	r2, [r7, #12]
 800a200:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a202:	68ba      	ldr	r2, [r7, #8]
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	429a      	cmp	r2, r3
 800a208:	d812      	bhi.n	800a230 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a20a:	687a      	ldr	r2, [r7, #4]
 800a20c:	683b      	ldr	r3, [r7, #0]
 800a20e:	1ad2      	subs	r2, r2, r3
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	699b      	ldr	r3, [r3, #24]
 800a214:	429a      	cmp	r2, r3
 800a216:	d302      	bcc.n	800a21e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a218:	2301      	movs	r3, #1
 800a21a:	617b      	str	r3, [r7, #20]
 800a21c:	e01b      	b.n	800a256 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a21e:	4b10      	ldr	r3, [pc, #64]	; (800a260 <prvInsertTimerInActiveList+0x7c>)
 800a220:	681a      	ldr	r2, [r3, #0]
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	3304      	adds	r3, #4
 800a226:	4619      	mov	r1, r3
 800a228:	4610      	mov	r0, r2
 800a22a:	f7fe f8ec 	bl	8008406 <vListInsert>
 800a22e:	e012      	b.n	800a256 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a230:	687a      	ldr	r2, [r7, #4]
 800a232:	683b      	ldr	r3, [r7, #0]
 800a234:	429a      	cmp	r2, r3
 800a236:	d206      	bcs.n	800a246 <prvInsertTimerInActiveList+0x62>
 800a238:	68ba      	ldr	r2, [r7, #8]
 800a23a:	683b      	ldr	r3, [r7, #0]
 800a23c:	429a      	cmp	r2, r3
 800a23e:	d302      	bcc.n	800a246 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a240:	2301      	movs	r3, #1
 800a242:	617b      	str	r3, [r7, #20]
 800a244:	e007      	b.n	800a256 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a246:	4b07      	ldr	r3, [pc, #28]	; (800a264 <prvInsertTimerInActiveList+0x80>)
 800a248:	681a      	ldr	r2, [r3, #0]
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	3304      	adds	r3, #4
 800a24e:	4619      	mov	r1, r3
 800a250:	4610      	mov	r0, r2
 800a252:	f7fe f8d8 	bl	8008406 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a256:	697b      	ldr	r3, [r7, #20]
}
 800a258:	4618      	mov	r0, r3
 800a25a:	3718      	adds	r7, #24
 800a25c:	46bd      	mov	sp, r7
 800a25e:	bd80      	pop	{r7, pc}
 800a260:	2000589c 	.word	0x2000589c
 800a264:	20005898 	.word	0x20005898

0800a268 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a268:	b580      	push	{r7, lr}
 800a26a:	b08e      	sub	sp, #56	; 0x38
 800a26c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a26e:	e0ca      	b.n	800a406 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	2b00      	cmp	r3, #0
 800a274:	da18      	bge.n	800a2a8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a276:	1d3b      	adds	r3, r7, #4
 800a278:	3304      	adds	r3, #4
 800a27a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a27c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d10a      	bne.n	800a298 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800a282:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a286:	f383 8811 	msr	BASEPRI, r3
 800a28a:	f3bf 8f6f 	isb	sy
 800a28e:	f3bf 8f4f 	dsb	sy
 800a292:	61fb      	str	r3, [r7, #28]
}
 800a294:	bf00      	nop
 800a296:	e7fe      	b.n	800a296 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a298:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a29e:	6850      	ldr	r0, [r2, #4]
 800a2a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a2a2:	6892      	ldr	r2, [r2, #8]
 800a2a4:	4611      	mov	r1, r2
 800a2a6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	f2c0 80aa 	blt.w	800a404 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a2b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2b6:	695b      	ldr	r3, [r3, #20]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d004      	beq.n	800a2c6 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a2bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2be:	3304      	adds	r3, #4
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	f7fe f8d9 	bl	8008478 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a2c6:	463b      	mov	r3, r7
 800a2c8:	4618      	mov	r0, r3
 800a2ca:	f7ff ff6b 	bl	800a1a4 <prvSampleTimeNow>
 800a2ce:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	2b09      	cmp	r3, #9
 800a2d4:	f200 8097 	bhi.w	800a406 <prvProcessReceivedCommands+0x19e>
 800a2d8:	a201      	add	r2, pc, #4	; (adr r2, 800a2e0 <prvProcessReceivedCommands+0x78>)
 800a2da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2de:	bf00      	nop
 800a2e0:	0800a309 	.word	0x0800a309
 800a2e4:	0800a309 	.word	0x0800a309
 800a2e8:	0800a309 	.word	0x0800a309
 800a2ec:	0800a37d 	.word	0x0800a37d
 800a2f0:	0800a391 	.word	0x0800a391
 800a2f4:	0800a3db 	.word	0x0800a3db
 800a2f8:	0800a309 	.word	0x0800a309
 800a2fc:	0800a309 	.word	0x0800a309
 800a300:	0800a37d 	.word	0x0800a37d
 800a304:	0800a391 	.word	0x0800a391
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a30a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a30e:	f043 0301 	orr.w	r3, r3, #1
 800a312:	b2da      	uxtb	r2, r3
 800a314:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a316:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a31a:	68ba      	ldr	r2, [r7, #8]
 800a31c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a31e:	699b      	ldr	r3, [r3, #24]
 800a320:	18d1      	adds	r1, r2, r3
 800a322:	68bb      	ldr	r3, [r7, #8]
 800a324:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a326:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a328:	f7ff ff5c 	bl	800a1e4 <prvInsertTimerInActiveList>
 800a32c:	4603      	mov	r3, r0
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d069      	beq.n	800a406 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a334:	6a1b      	ldr	r3, [r3, #32]
 800a336:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a338:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a33a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a33c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a340:	f003 0304 	and.w	r3, r3, #4
 800a344:	2b00      	cmp	r3, #0
 800a346:	d05e      	beq.n	800a406 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a348:	68ba      	ldr	r2, [r7, #8]
 800a34a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a34c:	699b      	ldr	r3, [r3, #24]
 800a34e:	441a      	add	r2, r3
 800a350:	2300      	movs	r3, #0
 800a352:	9300      	str	r3, [sp, #0]
 800a354:	2300      	movs	r3, #0
 800a356:	2100      	movs	r1, #0
 800a358:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a35a:	f7ff fe05 	bl	8009f68 <xTimerGenericCommand>
 800a35e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a360:	6a3b      	ldr	r3, [r7, #32]
 800a362:	2b00      	cmp	r3, #0
 800a364:	d14f      	bne.n	800a406 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800a366:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a36a:	f383 8811 	msr	BASEPRI, r3
 800a36e:	f3bf 8f6f 	isb	sy
 800a372:	f3bf 8f4f 	dsb	sy
 800a376:	61bb      	str	r3, [r7, #24]
}
 800a378:	bf00      	nop
 800a37a:	e7fe      	b.n	800a37a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a37c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a37e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a382:	f023 0301 	bic.w	r3, r3, #1
 800a386:	b2da      	uxtb	r2, r3
 800a388:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a38a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800a38e:	e03a      	b.n	800a406 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a392:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a396:	f043 0301 	orr.w	r3, r3, #1
 800a39a:	b2da      	uxtb	r2, r3
 800a39c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a39e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a3a2:	68ba      	ldr	r2, [r7, #8]
 800a3a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3a6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a3a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3aa:	699b      	ldr	r3, [r3, #24]
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d10a      	bne.n	800a3c6 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800a3b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3b4:	f383 8811 	msr	BASEPRI, r3
 800a3b8:	f3bf 8f6f 	isb	sy
 800a3bc:	f3bf 8f4f 	dsb	sy
 800a3c0:	617b      	str	r3, [r7, #20]
}
 800a3c2:	bf00      	nop
 800a3c4:	e7fe      	b.n	800a3c4 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a3c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3c8:	699a      	ldr	r2, [r3, #24]
 800a3ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3cc:	18d1      	adds	r1, r2, r3
 800a3ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a3d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a3d4:	f7ff ff06 	bl	800a1e4 <prvInsertTimerInActiveList>
					break;
 800a3d8:	e015      	b.n	800a406 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a3da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a3e0:	f003 0302 	and.w	r3, r3, #2
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d103      	bne.n	800a3f0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800a3e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a3ea:	f000 fbb9 	bl	800ab60 <vPortFree>
 800a3ee:	e00a      	b.n	800a406 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a3f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3f2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a3f6:	f023 0301 	bic.w	r3, r3, #1
 800a3fa:	b2da      	uxtb	r2, r3
 800a3fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3fe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a402:	e000      	b.n	800a406 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800a404:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a406:	4b08      	ldr	r3, [pc, #32]	; (800a428 <prvProcessReceivedCommands+0x1c0>)
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	1d39      	adds	r1, r7, #4
 800a40c:	2200      	movs	r2, #0
 800a40e:	4618      	mov	r0, r3
 800a410:	f7fe fb9e 	bl	8008b50 <xQueueReceive>
 800a414:	4603      	mov	r3, r0
 800a416:	2b00      	cmp	r3, #0
 800a418:	f47f af2a 	bne.w	800a270 <prvProcessReceivedCommands+0x8>
	}
}
 800a41c:	bf00      	nop
 800a41e:	bf00      	nop
 800a420:	3730      	adds	r7, #48	; 0x30
 800a422:	46bd      	mov	sp, r7
 800a424:	bd80      	pop	{r7, pc}
 800a426:	bf00      	nop
 800a428:	200058a0 	.word	0x200058a0

0800a42c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a42c:	b580      	push	{r7, lr}
 800a42e:	b088      	sub	sp, #32
 800a430:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a432:	e048      	b.n	800a4c6 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a434:	4b2d      	ldr	r3, [pc, #180]	; (800a4ec <prvSwitchTimerLists+0xc0>)
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	68db      	ldr	r3, [r3, #12]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a43e:	4b2b      	ldr	r3, [pc, #172]	; (800a4ec <prvSwitchTimerLists+0xc0>)
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	68db      	ldr	r3, [r3, #12]
 800a444:	68db      	ldr	r3, [r3, #12]
 800a446:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	3304      	adds	r3, #4
 800a44c:	4618      	mov	r0, r3
 800a44e:	f7fe f813 	bl	8008478 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	6a1b      	ldr	r3, [r3, #32]
 800a456:	68f8      	ldr	r0, [r7, #12]
 800a458:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a460:	f003 0304 	and.w	r3, r3, #4
 800a464:	2b00      	cmp	r3, #0
 800a466:	d02e      	beq.n	800a4c6 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	699b      	ldr	r3, [r3, #24]
 800a46c:	693a      	ldr	r2, [r7, #16]
 800a46e:	4413      	add	r3, r2
 800a470:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a472:	68ba      	ldr	r2, [r7, #8]
 800a474:	693b      	ldr	r3, [r7, #16]
 800a476:	429a      	cmp	r2, r3
 800a478:	d90e      	bls.n	800a498 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	68ba      	ldr	r2, [r7, #8]
 800a47e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	68fa      	ldr	r2, [r7, #12]
 800a484:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a486:	4b19      	ldr	r3, [pc, #100]	; (800a4ec <prvSwitchTimerLists+0xc0>)
 800a488:	681a      	ldr	r2, [r3, #0]
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	3304      	adds	r3, #4
 800a48e:	4619      	mov	r1, r3
 800a490:	4610      	mov	r0, r2
 800a492:	f7fd ffb8 	bl	8008406 <vListInsert>
 800a496:	e016      	b.n	800a4c6 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a498:	2300      	movs	r3, #0
 800a49a:	9300      	str	r3, [sp, #0]
 800a49c:	2300      	movs	r3, #0
 800a49e:	693a      	ldr	r2, [r7, #16]
 800a4a0:	2100      	movs	r1, #0
 800a4a2:	68f8      	ldr	r0, [r7, #12]
 800a4a4:	f7ff fd60 	bl	8009f68 <xTimerGenericCommand>
 800a4a8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d10a      	bne.n	800a4c6 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800a4b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4b4:	f383 8811 	msr	BASEPRI, r3
 800a4b8:	f3bf 8f6f 	isb	sy
 800a4bc:	f3bf 8f4f 	dsb	sy
 800a4c0:	603b      	str	r3, [r7, #0]
}
 800a4c2:	bf00      	nop
 800a4c4:	e7fe      	b.n	800a4c4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a4c6:	4b09      	ldr	r3, [pc, #36]	; (800a4ec <prvSwitchTimerLists+0xc0>)
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d1b1      	bne.n	800a434 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a4d0:	4b06      	ldr	r3, [pc, #24]	; (800a4ec <prvSwitchTimerLists+0xc0>)
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a4d6:	4b06      	ldr	r3, [pc, #24]	; (800a4f0 <prvSwitchTimerLists+0xc4>)
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	4a04      	ldr	r2, [pc, #16]	; (800a4ec <prvSwitchTimerLists+0xc0>)
 800a4dc:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a4de:	4a04      	ldr	r2, [pc, #16]	; (800a4f0 <prvSwitchTimerLists+0xc4>)
 800a4e0:	697b      	ldr	r3, [r7, #20]
 800a4e2:	6013      	str	r3, [r2, #0]
}
 800a4e4:	bf00      	nop
 800a4e6:	3718      	adds	r7, #24
 800a4e8:	46bd      	mov	sp, r7
 800a4ea:	bd80      	pop	{r7, pc}
 800a4ec:	20005898 	.word	0x20005898
 800a4f0:	2000589c 	.word	0x2000589c

0800a4f4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a4f4:	b580      	push	{r7, lr}
 800a4f6:	b082      	sub	sp, #8
 800a4f8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a4fa:	f000 f96b 	bl	800a7d4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a4fe:	4b15      	ldr	r3, [pc, #84]	; (800a554 <prvCheckForValidListAndQueue+0x60>)
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	2b00      	cmp	r3, #0
 800a504:	d120      	bne.n	800a548 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a506:	4814      	ldr	r0, [pc, #80]	; (800a558 <prvCheckForValidListAndQueue+0x64>)
 800a508:	f7fd ff2c 	bl	8008364 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a50c:	4813      	ldr	r0, [pc, #76]	; (800a55c <prvCheckForValidListAndQueue+0x68>)
 800a50e:	f7fd ff29 	bl	8008364 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a512:	4b13      	ldr	r3, [pc, #76]	; (800a560 <prvCheckForValidListAndQueue+0x6c>)
 800a514:	4a10      	ldr	r2, [pc, #64]	; (800a558 <prvCheckForValidListAndQueue+0x64>)
 800a516:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a518:	4b12      	ldr	r3, [pc, #72]	; (800a564 <prvCheckForValidListAndQueue+0x70>)
 800a51a:	4a10      	ldr	r2, [pc, #64]	; (800a55c <prvCheckForValidListAndQueue+0x68>)
 800a51c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a51e:	2300      	movs	r3, #0
 800a520:	9300      	str	r3, [sp, #0]
 800a522:	4b11      	ldr	r3, [pc, #68]	; (800a568 <prvCheckForValidListAndQueue+0x74>)
 800a524:	4a11      	ldr	r2, [pc, #68]	; (800a56c <prvCheckForValidListAndQueue+0x78>)
 800a526:	2110      	movs	r1, #16
 800a528:	200a      	movs	r0, #10
 800a52a:	f7fe f837 	bl	800859c <xQueueGenericCreateStatic>
 800a52e:	4603      	mov	r3, r0
 800a530:	4a08      	ldr	r2, [pc, #32]	; (800a554 <prvCheckForValidListAndQueue+0x60>)
 800a532:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a534:	4b07      	ldr	r3, [pc, #28]	; (800a554 <prvCheckForValidListAndQueue+0x60>)
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d005      	beq.n	800a548 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a53c:	4b05      	ldr	r3, [pc, #20]	; (800a554 <prvCheckForValidListAndQueue+0x60>)
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	490b      	ldr	r1, [pc, #44]	; (800a570 <prvCheckForValidListAndQueue+0x7c>)
 800a542:	4618      	mov	r0, r3
 800a544:	f7fe fd18 	bl	8008f78 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a548:	f000 f974 	bl	800a834 <vPortExitCritical>
}
 800a54c:	bf00      	nop
 800a54e:	46bd      	mov	sp, r7
 800a550:	bd80      	pop	{r7, pc}
 800a552:	bf00      	nop
 800a554:	200058a0 	.word	0x200058a0
 800a558:	20005870 	.word	0x20005870
 800a55c:	20005884 	.word	0x20005884
 800a560:	20005898 	.word	0x20005898
 800a564:	2000589c 	.word	0x2000589c
 800a568:	2000594c 	.word	0x2000594c
 800a56c:	200058ac 	.word	0x200058ac
 800a570:	0800bff4 	.word	0x0800bff4

0800a574 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a574:	b480      	push	{r7}
 800a576:	b085      	sub	sp, #20
 800a578:	af00      	add	r7, sp, #0
 800a57a:	60f8      	str	r0, [r7, #12]
 800a57c:	60b9      	str	r1, [r7, #8]
 800a57e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	3b04      	subs	r3, #4
 800a584:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a58c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	3b04      	subs	r3, #4
 800a592:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a594:	68bb      	ldr	r3, [r7, #8]
 800a596:	f023 0201 	bic.w	r2, r3, #1
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	3b04      	subs	r3, #4
 800a5a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a5a4:	4a0c      	ldr	r2, [pc, #48]	; (800a5d8 <pxPortInitialiseStack+0x64>)
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	3b14      	subs	r3, #20
 800a5ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a5b0:	687a      	ldr	r2, [r7, #4]
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	3b04      	subs	r3, #4
 800a5ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	f06f 0202 	mvn.w	r2, #2
 800a5c2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	3b20      	subs	r3, #32
 800a5c8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a5ca:	68fb      	ldr	r3, [r7, #12]
}
 800a5cc:	4618      	mov	r0, r3
 800a5ce:	3714      	adds	r7, #20
 800a5d0:	46bd      	mov	sp, r7
 800a5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d6:	4770      	bx	lr
 800a5d8:	0800a5dd 	.word	0x0800a5dd

0800a5dc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a5dc:	b480      	push	{r7}
 800a5de:	b085      	sub	sp, #20
 800a5e0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a5e6:	4b12      	ldr	r3, [pc, #72]	; (800a630 <prvTaskExitError+0x54>)
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a5ee:	d00a      	beq.n	800a606 <prvTaskExitError+0x2a>
	__asm volatile
 800a5f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5f4:	f383 8811 	msr	BASEPRI, r3
 800a5f8:	f3bf 8f6f 	isb	sy
 800a5fc:	f3bf 8f4f 	dsb	sy
 800a600:	60fb      	str	r3, [r7, #12]
}
 800a602:	bf00      	nop
 800a604:	e7fe      	b.n	800a604 <prvTaskExitError+0x28>
	__asm volatile
 800a606:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a60a:	f383 8811 	msr	BASEPRI, r3
 800a60e:	f3bf 8f6f 	isb	sy
 800a612:	f3bf 8f4f 	dsb	sy
 800a616:	60bb      	str	r3, [r7, #8]
}
 800a618:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a61a:	bf00      	nop
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d0fc      	beq.n	800a61c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a622:	bf00      	nop
 800a624:	bf00      	nop
 800a626:	3714      	adds	r7, #20
 800a628:	46bd      	mov	sp, r7
 800a62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62e:	4770      	bx	lr
 800a630:	20000074 	.word	0x20000074
	...

0800a640 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a640:	4b07      	ldr	r3, [pc, #28]	; (800a660 <pxCurrentTCBConst2>)
 800a642:	6819      	ldr	r1, [r3, #0]
 800a644:	6808      	ldr	r0, [r1, #0]
 800a646:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a64a:	f380 8809 	msr	PSP, r0
 800a64e:	f3bf 8f6f 	isb	sy
 800a652:	f04f 0000 	mov.w	r0, #0
 800a656:	f380 8811 	msr	BASEPRI, r0
 800a65a:	4770      	bx	lr
 800a65c:	f3af 8000 	nop.w

0800a660 <pxCurrentTCBConst2>:
 800a660:	20005370 	.word	0x20005370
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a664:	bf00      	nop
 800a666:	bf00      	nop

0800a668 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a668:	4808      	ldr	r0, [pc, #32]	; (800a68c <prvPortStartFirstTask+0x24>)
 800a66a:	6800      	ldr	r0, [r0, #0]
 800a66c:	6800      	ldr	r0, [r0, #0]
 800a66e:	f380 8808 	msr	MSP, r0
 800a672:	f04f 0000 	mov.w	r0, #0
 800a676:	f380 8814 	msr	CONTROL, r0
 800a67a:	b662      	cpsie	i
 800a67c:	b661      	cpsie	f
 800a67e:	f3bf 8f4f 	dsb	sy
 800a682:	f3bf 8f6f 	isb	sy
 800a686:	df00      	svc	0
 800a688:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a68a:	bf00      	nop
 800a68c:	e000ed08 	.word	0xe000ed08

0800a690 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a690:	b580      	push	{r7, lr}
 800a692:	b086      	sub	sp, #24
 800a694:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a696:	4b46      	ldr	r3, [pc, #280]	; (800a7b0 <xPortStartScheduler+0x120>)
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	4a46      	ldr	r2, [pc, #280]	; (800a7b4 <xPortStartScheduler+0x124>)
 800a69c:	4293      	cmp	r3, r2
 800a69e:	d10a      	bne.n	800a6b6 <xPortStartScheduler+0x26>
	__asm volatile
 800a6a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6a4:	f383 8811 	msr	BASEPRI, r3
 800a6a8:	f3bf 8f6f 	isb	sy
 800a6ac:	f3bf 8f4f 	dsb	sy
 800a6b0:	613b      	str	r3, [r7, #16]
}
 800a6b2:	bf00      	nop
 800a6b4:	e7fe      	b.n	800a6b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a6b6:	4b3e      	ldr	r3, [pc, #248]	; (800a7b0 <xPortStartScheduler+0x120>)
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	4a3f      	ldr	r2, [pc, #252]	; (800a7b8 <xPortStartScheduler+0x128>)
 800a6bc:	4293      	cmp	r3, r2
 800a6be:	d10a      	bne.n	800a6d6 <xPortStartScheduler+0x46>
	__asm volatile
 800a6c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6c4:	f383 8811 	msr	BASEPRI, r3
 800a6c8:	f3bf 8f6f 	isb	sy
 800a6cc:	f3bf 8f4f 	dsb	sy
 800a6d0:	60fb      	str	r3, [r7, #12]
}
 800a6d2:	bf00      	nop
 800a6d4:	e7fe      	b.n	800a6d4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a6d6:	4b39      	ldr	r3, [pc, #228]	; (800a7bc <xPortStartScheduler+0x12c>)
 800a6d8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a6da:	697b      	ldr	r3, [r7, #20]
 800a6dc:	781b      	ldrb	r3, [r3, #0]
 800a6de:	b2db      	uxtb	r3, r3
 800a6e0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a6e2:	697b      	ldr	r3, [r7, #20]
 800a6e4:	22ff      	movs	r2, #255	; 0xff
 800a6e6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a6e8:	697b      	ldr	r3, [r7, #20]
 800a6ea:	781b      	ldrb	r3, [r3, #0]
 800a6ec:	b2db      	uxtb	r3, r3
 800a6ee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a6f0:	78fb      	ldrb	r3, [r7, #3]
 800a6f2:	b2db      	uxtb	r3, r3
 800a6f4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a6f8:	b2da      	uxtb	r2, r3
 800a6fa:	4b31      	ldr	r3, [pc, #196]	; (800a7c0 <xPortStartScheduler+0x130>)
 800a6fc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a6fe:	4b31      	ldr	r3, [pc, #196]	; (800a7c4 <xPortStartScheduler+0x134>)
 800a700:	2207      	movs	r2, #7
 800a702:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a704:	e009      	b.n	800a71a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800a706:	4b2f      	ldr	r3, [pc, #188]	; (800a7c4 <xPortStartScheduler+0x134>)
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	3b01      	subs	r3, #1
 800a70c:	4a2d      	ldr	r2, [pc, #180]	; (800a7c4 <xPortStartScheduler+0x134>)
 800a70e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a710:	78fb      	ldrb	r3, [r7, #3]
 800a712:	b2db      	uxtb	r3, r3
 800a714:	005b      	lsls	r3, r3, #1
 800a716:	b2db      	uxtb	r3, r3
 800a718:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a71a:	78fb      	ldrb	r3, [r7, #3]
 800a71c:	b2db      	uxtb	r3, r3
 800a71e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a722:	2b80      	cmp	r3, #128	; 0x80
 800a724:	d0ef      	beq.n	800a706 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a726:	4b27      	ldr	r3, [pc, #156]	; (800a7c4 <xPortStartScheduler+0x134>)
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	f1c3 0307 	rsb	r3, r3, #7
 800a72e:	2b04      	cmp	r3, #4
 800a730:	d00a      	beq.n	800a748 <xPortStartScheduler+0xb8>
	__asm volatile
 800a732:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a736:	f383 8811 	msr	BASEPRI, r3
 800a73a:	f3bf 8f6f 	isb	sy
 800a73e:	f3bf 8f4f 	dsb	sy
 800a742:	60bb      	str	r3, [r7, #8]
}
 800a744:	bf00      	nop
 800a746:	e7fe      	b.n	800a746 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a748:	4b1e      	ldr	r3, [pc, #120]	; (800a7c4 <xPortStartScheduler+0x134>)
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	021b      	lsls	r3, r3, #8
 800a74e:	4a1d      	ldr	r2, [pc, #116]	; (800a7c4 <xPortStartScheduler+0x134>)
 800a750:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a752:	4b1c      	ldr	r3, [pc, #112]	; (800a7c4 <xPortStartScheduler+0x134>)
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a75a:	4a1a      	ldr	r2, [pc, #104]	; (800a7c4 <xPortStartScheduler+0x134>)
 800a75c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	b2da      	uxtb	r2, r3
 800a762:	697b      	ldr	r3, [r7, #20]
 800a764:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a766:	4b18      	ldr	r3, [pc, #96]	; (800a7c8 <xPortStartScheduler+0x138>)
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	4a17      	ldr	r2, [pc, #92]	; (800a7c8 <xPortStartScheduler+0x138>)
 800a76c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a770:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a772:	4b15      	ldr	r3, [pc, #84]	; (800a7c8 <xPortStartScheduler+0x138>)
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	4a14      	ldr	r2, [pc, #80]	; (800a7c8 <xPortStartScheduler+0x138>)
 800a778:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a77c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a77e:	f000 f8dd 	bl	800a93c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a782:	4b12      	ldr	r3, [pc, #72]	; (800a7cc <xPortStartScheduler+0x13c>)
 800a784:	2200      	movs	r2, #0
 800a786:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a788:	f000 f8fc 	bl	800a984 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a78c:	4b10      	ldr	r3, [pc, #64]	; (800a7d0 <xPortStartScheduler+0x140>)
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	4a0f      	ldr	r2, [pc, #60]	; (800a7d0 <xPortStartScheduler+0x140>)
 800a792:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a796:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a798:	f7ff ff66 	bl	800a668 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a79c:	f7ff f846 	bl	800982c <vTaskSwitchContext>
	prvTaskExitError();
 800a7a0:	f7ff ff1c 	bl	800a5dc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a7a4:	2300      	movs	r3, #0
}
 800a7a6:	4618      	mov	r0, r3
 800a7a8:	3718      	adds	r7, #24
 800a7aa:	46bd      	mov	sp, r7
 800a7ac:	bd80      	pop	{r7, pc}
 800a7ae:	bf00      	nop
 800a7b0:	e000ed00 	.word	0xe000ed00
 800a7b4:	410fc271 	.word	0x410fc271
 800a7b8:	410fc270 	.word	0x410fc270
 800a7bc:	e000e400 	.word	0xe000e400
 800a7c0:	2000599c 	.word	0x2000599c
 800a7c4:	200059a0 	.word	0x200059a0
 800a7c8:	e000ed20 	.word	0xe000ed20
 800a7cc:	20000074 	.word	0x20000074
 800a7d0:	e000ef34 	.word	0xe000ef34

0800a7d4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a7d4:	b480      	push	{r7}
 800a7d6:	b083      	sub	sp, #12
 800a7d8:	af00      	add	r7, sp, #0
	__asm volatile
 800a7da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7de:	f383 8811 	msr	BASEPRI, r3
 800a7e2:	f3bf 8f6f 	isb	sy
 800a7e6:	f3bf 8f4f 	dsb	sy
 800a7ea:	607b      	str	r3, [r7, #4]
}
 800a7ec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a7ee:	4b0f      	ldr	r3, [pc, #60]	; (800a82c <vPortEnterCritical+0x58>)
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	3301      	adds	r3, #1
 800a7f4:	4a0d      	ldr	r2, [pc, #52]	; (800a82c <vPortEnterCritical+0x58>)
 800a7f6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a7f8:	4b0c      	ldr	r3, [pc, #48]	; (800a82c <vPortEnterCritical+0x58>)
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	2b01      	cmp	r3, #1
 800a7fe:	d10f      	bne.n	800a820 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a800:	4b0b      	ldr	r3, [pc, #44]	; (800a830 <vPortEnterCritical+0x5c>)
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	b2db      	uxtb	r3, r3
 800a806:	2b00      	cmp	r3, #0
 800a808:	d00a      	beq.n	800a820 <vPortEnterCritical+0x4c>
	__asm volatile
 800a80a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a80e:	f383 8811 	msr	BASEPRI, r3
 800a812:	f3bf 8f6f 	isb	sy
 800a816:	f3bf 8f4f 	dsb	sy
 800a81a:	603b      	str	r3, [r7, #0]
}
 800a81c:	bf00      	nop
 800a81e:	e7fe      	b.n	800a81e <vPortEnterCritical+0x4a>
	}
}
 800a820:	bf00      	nop
 800a822:	370c      	adds	r7, #12
 800a824:	46bd      	mov	sp, r7
 800a826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a82a:	4770      	bx	lr
 800a82c:	20000074 	.word	0x20000074
 800a830:	e000ed04 	.word	0xe000ed04

0800a834 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a834:	b480      	push	{r7}
 800a836:	b083      	sub	sp, #12
 800a838:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a83a:	4b12      	ldr	r3, [pc, #72]	; (800a884 <vPortExitCritical+0x50>)
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d10a      	bne.n	800a858 <vPortExitCritical+0x24>
	__asm volatile
 800a842:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a846:	f383 8811 	msr	BASEPRI, r3
 800a84a:	f3bf 8f6f 	isb	sy
 800a84e:	f3bf 8f4f 	dsb	sy
 800a852:	607b      	str	r3, [r7, #4]
}
 800a854:	bf00      	nop
 800a856:	e7fe      	b.n	800a856 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a858:	4b0a      	ldr	r3, [pc, #40]	; (800a884 <vPortExitCritical+0x50>)
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	3b01      	subs	r3, #1
 800a85e:	4a09      	ldr	r2, [pc, #36]	; (800a884 <vPortExitCritical+0x50>)
 800a860:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a862:	4b08      	ldr	r3, [pc, #32]	; (800a884 <vPortExitCritical+0x50>)
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	2b00      	cmp	r3, #0
 800a868:	d105      	bne.n	800a876 <vPortExitCritical+0x42>
 800a86a:	2300      	movs	r3, #0
 800a86c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a86e:	683b      	ldr	r3, [r7, #0]
 800a870:	f383 8811 	msr	BASEPRI, r3
}
 800a874:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a876:	bf00      	nop
 800a878:	370c      	adds	r7, #12
 800a87a:	46bd      	mov	sp, r7
 800a87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a880:	4770      	bx	lr
 800a882:	bf00      	nop
 800a884:	20000074 	.word	0x20000074
	...

0800a890 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a890:	f3ef 8009 	mrs	r0, PSP
 800a894:	f3bf 8f6f 	isb	sy
 800a898:	4b15      	ldr	r3, [pc, #84]	; (800a8f0 <pxCurrentTCBConst>)
 800a89a:	681a      	ldr	r2, [r3, #0]
 800a89c:	f01e 0f10 	tst.w	lr, #16
 800a8a0:	bf08      	it	eq
 800a8a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a8a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8aa:	6010      	str	r0, [r2, #0]
 800a8ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a8b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a8b4:	f380 8811 	msr	BASEPRI, r0
 800a8b8:	f3bf 8f4f 	dsb	sy
 800a8bc:	f3bf 8f6f 	isb	sy
 800a8c0:	f7fe ffb4 	bl	800982c <vTaskSwitchContext>
 800a8c4:	f04f 0000 	mov.w	r0, #0
 800a8c8:	f380 8811 	msr	BASEPRI, r0
 800a8cc:	bc09      	pop	{r0, r3}
 800a8ce:	6819      	ldr	r1, [r3, #0]
 800a8d0:	6808      	ldr	r0, [r1, #0]
 800a8d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8d6:	f01e 0f10 	tst.w	lr, #16
 800a8da:	bf08      	it	eq
 800a8dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a8e0:	f380 8809 	msr	PSP, r0
 800a8e4:	f3bf 8f6f 	isb	sy
 800a8e8:	4770      	bx	lr
 800a8ea:	bf00      	nop
 800a8ec:	f3af 8000 	nop.w

0800a8f0 <pxCurrentTCBConst>:
 800a8f0:	20005370 	.word	0x20005370
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a8f4:	bf00      	nop
 800a8f6:	bf00      	nop

0800a8f8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a8f8:	b580      	push	{r7, lr}
 800a8fa:	b082      	sub	sp, #8
 800a8fc:	af00      	add	r7, sp, #0
	__asm volatile
 800a8fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a902:	f383 8811 	msr	BASEPRI, r3
 800a906:	f3bf 8f6f 	isb	sy
 800a90a:	f3bf 8f4f 	dsb	sy
 800a90e:	607b      	str	r3, [r7, #4]
}
 800a910:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a912:	f7fe fed1 	bl	80096b8 <xTaskIncrementTick>
 800a916:	4603      	mov	r3, r0
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d003      	beq.n	800a924 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a91c:	4b06      	ldr	r3, [pc, #24]	; (800a938 <xPortSysTickHandler+0x40>)
 800a91e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a922:	601a      	str	r2, [r3, #0]
 800a924:	2300      	movs	r3, #0
 800a926:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a928:	683b      	ldr	r3, [r7, #0]
 800a92a:	f383 8811 	msr	BASEPRI, r3
}
 800a92e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a930:	bf00      	nop
 800a932:	3708      	adds	r7, #8
 800a934:	46bd      	mov	sp, r7
 800a936:	bd80      	pop	{r7, pc}
 800a938:	e000ed04 	.word	0xe000ed04

0800a93c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a93c:	b480      	push	{r7}
 800a93e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a940:	4b0b      	ldr	r3, [pc, #44]	; (800a970 <vPortSetupTimerInterrupt+0x34>)
 800a942:	2200      	movs	r2, #0
 800a944:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a946:	4b0b      	ldr	r3, [pc, #44]	; (800a974 <vPortSetupTimerInterrupt+0x38>)
 800a948:	2200      	movs	r2, #0
 800a94a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a94c:	4b0a      	ldr	r3, [pc, #40]	; (800a978 <vPortSetupTimerInterrupt+0x3c>)
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	4a0a      	ldr	r2, [pc, #40]	; (800a97c <vPortSetupTimerInterrupt+0x40>)
 800a952:	fba2 2303 	umull	r2, r3, r2, r3
 800a956:	099b      	lsrs	r3, r3, #6
 800a958:	4a09      	ldr	r2, [pc, #36]	; (800a980 <vPortSetupTimerInterrupt+0x44>)
 800a95a:	3b01      	subs	r3, #1
 800a95c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a95e:	4b04      	ldr	r3, [pc, #16]	; (800a970 <vPortSetupTimerInterrupt+0x34>)
 800a960:	2207      	movs	r2, #7
 800a962:	601a      	str	r2, [r3, #0]
}
 800a964:	bf00      	nop
 800a966:	46bd      	mov	sp, r7
 800a968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a96c:	4770      	bx	lr
 800a96e:	bf00      	nop
 800a970:	e000e010 	.word	0xe000e010
 800a974:	e000e018 	.word	0xe000e018
 800a978:	20000058 	.word	0x20000058
 800a97c:	10624dd3 	.word	0x10624dd3
 800a980:	e000e014 	.word	0xe000e014

0800a984 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a984:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a994 <vPortEnableVFP+0x10>
 800a988:	6801      	ldr	r1, [r0, #0]
 800a98a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a98e:	6001      	str	r1, [r0, #0]
 800a990:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a992:	bf00      	nop
 800a994:	e000ed88 	.word	0xe000ed88

0800a998 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a998:	b480      	push	{r7}
 800a99a:	b085      	sub	sp, #20
 800a99c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a99e:	f3ef 8305 	mrs	r3, IPSR
 800a9a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	2b0f      	cmp	r3, #15
 800a9a8:	d914      	bls.n	800a9d4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a9aa:	4a17      	ldr	r2, [pc, #92]	; (800aa08 <vPortValidateInterruptPriority+0x70>)
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	4413      	add	r3, r2
 800a9b0:	781b      	ldrb	r3, [r3, #0]
 800a9b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a9b4:	4b15      	ldr	r3, [pc, #84]	; (800aa0c <vPortValidateInterruptPriority+0x74>)
 800a9b6:	781b      	ldrb	r3, [r3, #0]
 800a9b8:	7afa      	ldrb	r2, [r7, #11]
 800a9ba:	429a      	cmp	r2, r3
 800a9bc:	d20a      	bcs.n	800a9d4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800a9be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9c2:	f383 8811 	msr	BASEPRI, r3
 800a9c6:	f3bf 8f6f 	isb	sy
 800a9ca:	f3bf 8f4f 	dsb	sy
 800a9ce:	607b      	str	r3, [r7, #4]
}
 800a9d0:	bf00      	nop
 800a9d2:	e7fe      	b.n	800a9d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a9d4:	4b0e      	ldr	r3, [pc, #56]	; (800aa10 <vPortValidateInterruptPriority+0x78>)
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a9dc:	4b0d      	ldr	r3, [pc, #52]	; (800aa14 <vPortValidateInterruptPriority+0x7c>)
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	429a      	cmp	r2, r3
 800a9e2:	d90a      	bls.n	800a9fa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800a9e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9e8:	f383 8811 	msr	BASEPRI, r3
 800a9ec:	f3bf 8f6f 	isb	sy
 800a9f0:	f3bf 8f4f 	dsb	sy
 800a9f4:	603b      	str	r3, [r7, #0]
}
 800a9f6:	bf00      	nop
 800a9f8:	e7fe      	b.n	800a9f8 <vPortValidateInterruptPriority+0x60>
	}
 800a9fa:	bf00      	nop
 800a9fc:	3714      	adds	r7, #20
 800a9fe:	46bd      	mov	sp, r7
 800aa00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa04:	4770      	bx	lr
 800aa06:	bf00      	nop
 800aa08:	e000e3f0 	.word	0xe000e3f0
 800aa0c:	2000599c 	.word	0x2000599c
 800aa10:	e000ed0c 	.word	0xe000ed0c
 800aa14:	200059a0 	.word	0x200059a0

0800aa18 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800aa18:	b580      	push	{r7, lr}
 800aa1a:	b088      	sub	sp, #32
 800aa1c:	af00      	add	r7, sp, #0
 800aa1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800aa20:	2300      	movs	r3, #0
 800aa22:	617b      	str	r3, [r7, #20]

	/* The heap must be initialised before the first call to
	prvPortMalloc(). */
	configASSERT( pxEnd );
 800aa24:	4b48      	ldr	r3, [pc, #288]	; (800ab48 <pvPortMalloc+0x130>)
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d10a      	bne.n	800aa42 <pvPortMalloc+0x2a>
	__asm volatile
 800aa2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa30:	f383 8811 	msr	BASEPRI, r3
 800aa34:	f3bf 8f6f 	isb	sy
 800aa38:	f3bf 8f4f 	dsb	sy
 800aa3c:	60fb      	str	r3, [r7, #12]
}
 800aa3e:	bf00      	nop
 800aa40:	e7fe      	b.n	800aa40 <pvPortMalloc+0x28>

	vTaskSuspendAll();
 800aa42:	f7fe fd7d 	bl	8009540 <vTaskSuspendAll>
	{
		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800aa46:	4b41      	ldr	r3, [pc, #260]	; (800ab4c <pvPortMalloc+0x134>)
 800aa48:	681a      	ldr	r2, [r3, #0]
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	4013      	ands	r3, r2
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d172      	bne.n	800ab38 <pvPortMalloc+0x120>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d00d      	beq.n	800aa74 <pvPortMalloc+0x5c>
			{
				xWantedSize += xHeapStructSize;
 800aa58:	2208      	movs	r2, #8
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	4413      	add	r3, r2
 800aa5e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	f003 0307 	and.w	r3, r3, #7
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d004      	beq.n	800aa74 <pvPortMalloc+0x5c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	f023 0307 	bic.w	r3, r3, #7
 800aa70:	3308      	adds	r3, #8
 800aa72:	607b      	str	r3, [r7, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d05e      	beq.n	800ab38 <pvPortMalloc+0x120>
 800aa7a:	4b35      	ldr	r3, [pc, #212]	; (800ab50 <pvPortMalloc+0x138>)
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	687a      	ldr	r2, [r7, #4]
 800aa80:	429a      	cmp	r2, r3
 800aa82:	d859      	bhi.n	800ab38 <pvPortMalloc+0x120>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800aa84:	4b33      	ldr	r3, [pc, #204]	; (800ab54 <pvPortMalloc+0x13c>)
 800aa86:	61bb      	str	r3, [r7, #24]
				pxBlock = xStart.pxNextFreeBlock;
 800aa88:	4b32      	ldr	r3, [pc, #200]	; (800ab54 <pvPortMalloc+0x13c>)
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	61fb      	str	r3, [r7, #28]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800aa8e:	e004      	b.n	800aa9a <pvPortMalloc+0x82>
				{
					pxPreviousBlock = pxBlock;
 800aa90:	69fb      	ldr	r3, [r7, #28]
 800aa92:	61bb      	str	r3, [r7, #24]
					pxBlock = pxBlock->pxNextFreeBlock;
 800aa94:	69fb      	ldr	r3, [r7, #28]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	61fb      	str	r3, [r7, #28]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800aa9a:	69fb      	ldr	r3, [r7, #28]
 800aa9c:	685b      	ldr	r3, [r3, #4]
 800aa9e:	687a      	ldr	r2, [r7, #4]
 800aaa0:	429a      	cmp	r2, r3
 800aaa2:	d903      	bls.n	800aaac <pvPortMalloc+0x94>
 800aaa4:	69fb      	ldr	r3, [r7, #28]
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d1f1      	bne.n	800aa90 <pvPortMalloc+0x78>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800aaac:	4b26      	ldr	r3, [pc, #152]	; (800ab48 <pvPortMalloc+0x130>)
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	69fa      	ldr	r2, [r7, #28]
 800aab2:	429a      	cmp	r2, r3
 800aab4:	d040      	beq.n	800ab38 <pvPortMalloc+0x120>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800aab6:	69bb      	ldr	r3, [r7, #24]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	2208      	movs	r2, #8
 800aabc:	4413      	add	r3, r2
 800aabe:	617b      	str	r3, [r7, #20]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800aac0:	69fb      	ldr	r3, [r7, #28]
 800aac2:	681a      	ldr	r2, [r3, #0]
 800aac4:	69bb      	ldr	r3, [r7, #24]
 800aac6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800aac8:	69fb      	ldr	r3, [r7, #28]
 800aaca:	685a      	ldr	r2, [r3, #4]
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	1ad2      	subs	r2, r2, r3
 800aad0:	2308      	movs	r3, #8
 800aad2:	005b      	lsls	r3, r3, #1
 800aad4:	429a      	cmp	r2, r3
 800aad6:	d90f      	bls.n	800aaf8 <pvPortMalloc+0xe0>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800aad8:	69fa      	ldr	r2, [r7, #28]
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	4413      	add	r3, r2
 800aade:	613b      	str	r3, [r7, #16]

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800aae0:	69fb      	ldr	r3, [r7, #28]
 800aae2:	685a      	ldr	r2, [r3, #4]
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	1ad2      	subs	r2, r2, r3
 800aae8:	693b      	ldr	r3, [r7, #16]
 800aaea:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800aaec:	69fb      	ldr	r3, [r7, #28]
 800aaee:	687a      	ldr	r2, [r7, #4]
 800aaf0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 800aaf2:	6938      	ldr	r0, [r7, #16]
 800aaf4:	f000 f8a2 	bl	800ac3c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800aaf8:	4b15      	ldr	r3, [pc, #84]	; (800ab50 <pvPortMalloc+0x138>)
 800aafa:	681a      	ldr	r2, [r3, #0]
 800aafc:	69fb      	ldr	r3, [r7, #28]
 800aafe:	685b      	ldr	r3, [r3, #4]
 800ab00:	1ad3      	subs	r3, r2, r3
 800ab02:	4a13      	ldr	r2, [pc, #76]	; (800ab50 <pvPortMalloc+0x138>)
 800ab04:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ab06:	4b12      	ldr	r3, [pc, #72]	; (800ab50 <pvPortMalloc+0x138>)
 800ab08:	681a      	ldr	r2, [r3, #0]
 800ab0a:	4b13      	ldr	r3, [pc, #76]	; (800ab58 <pvPortMalloc+0x140>)
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	429a      	cmp	r2, r3
 800ab10:	d203      	bcs.n	800ab1a <pvPortMalloc+0x102>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ab12:	4b0f      	ldr	r3, [pc, #60]	; (800ab50 <pvPortMalloc+0x138>)
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	4a10      	ldr	r2, [pc, #64]	; (800ab58 <pvPortMalloc+0x140>)
 800ab18:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ab1a:	69fb      	ldr	r3, [r7, #28]
 800ab1c:	685a      	ldr	r2, [r3, #4]
 800ab1e:	4b0b      	ldr	r3, [pc, #44]	; (800ab4c <pvPortMalloc+0x134>)
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	431a      	orrs	r2, r3
 800ab24:	69fb      	ldr	r3, [r7, #28]
 800ab26:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ab28:	69fb      	ldr	r3, [r7, #28]
 800ab2a:	2200      	movs	r2, #0
 800ab2c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ab2e:	4b0b      	ldr	r3, [pc, #44]	; (800ab5c <pvPortMalloc+0x144>)
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	3301      	adds	r3, #1
 800ab34:	4a09      	ldr	r2, [pc, #36]	; (800ab5c <pvPortMalloc+0x144>)
 800ab36:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ab38:	f7fe fd10 	bl	800955c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	return pvReturn;
 800ab3c:	697b      	ldr	r3, [r7, #20]
}
 800ab3e:	4618      	mov	r0, r3
 800ab40:	3720      	adds	r7, #32
 800ab42:	46bd      	mov	sp, r7
 800ab44:	bd80      	pop	{r7, pc}
 800ab46:	bf00      	nop
 800ab48:	200059ac 	.word	0x200059ac
 800ab4c:	200059c0 	.word	0x200059c0
 800ab50:	200059b0 	.word	0x200059b0
 800ab54:	200059a4 	.word	0x200059a4
 800ab58:	200059b4 	.word	0x200059b4
 800ab5c:	200059b8 	.word	0x200059b8

0800ab60 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ab60:	b580      	push	{r7, lr}
 800ab62:	b086      	sub	sp, #24
 800ab64:	af00      	add	r7, sp, #0
 800ab66:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d04d      	beq.n	800ac0e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ab72:	2308      	movs	r3, #8
 800ab74:	425b      	negs	r3, r3
 800ab76:	697a      	ldr	r2, [r7, #20]
 800ab78:	4413      	add	r3, r2
 800ab7a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ab7c:	697b      	ldr	r3, [r7, #20]
 800ab7e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ab80:	693b      	ldr	r3, [r7, #16]
 800ab82:	685a      	ldr	r2, [r3, #4]
 800ab84:	4b24      	ldr	r3, [pc, #144]	; (800ac18 <vPortFree+0xb8>)
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	4013      	ands	r3, r2
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d10a      	bne.n	800aba4 <vPortFree+0x44>
	__asm volatile
 800ab8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab92:	f383 8811 	msr	BASEPRI, r3
 800ab96:	f3bf 8f6f 	isb	sy
 800ab9a:	f3bf 8f4f 	dsb	sy
 800ab9e:	60fb      	str	r3, [r7, #12]
}
 800aba0:	bf00      	nop
 800aba2:	e7fe      	b.n	800aba2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800aba4:	693b      	ldr	r3, [r7, #16]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d00a      	beq.n	800abc2 <vPortFree+0x62>
	__asm volatile
 800abac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abb0:	f383 8811 	msr	BASEPRI, r3
 800abb4:	f3bf 8f6f 	isb	sy
 800abb8:	f3bf 8f4f 	dsb	sy
 800abbc:	60bb      	str	r3, [r7, #8]
}
 800abbe:	bf00      	nop
 800abc0:	e7fe      	b.n	800abc0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800abc2:	693b      	ldr	r3, [r7, #16]
 800abc4:	685a      	ldr	r2, [r3, #4]
 800abc6:	4b14      	ldr	r3, [pc, #80]	; (800ac18 <vPortFree+0xb8>)
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	4013      	ands	r3, r2
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d01e      	beq.n	800ac0e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800abd0:	693b      	ldr	r3, [r7, #16]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d11a      	bne.n	800ac0e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800abd8:	693b      	ldr	r3, [r7, #16]
 800abda:	685a      	ldr	r2, [r3, #4]
 800abdc:	4b0e      	ldr	r3, [pc, #56]	; (800ac18 <vPortFree+0xb8>)
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	43db      	mvns	r3, r3
 800abe2:	401a      	ands	r2, r3
 800abe4:	693b      	ldr	r3, [r7, #16]
 800abe6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800abe8:	f7fe fcaa 	bl	8009540 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800abec:	693b      	ldr	r3, [r7, #16]
 800abee:	685a      	ldr	r2, [r3, #4]
 800abf0:	4b0a      	ldr	r3, [pc, #40]	; (800ac1c <vPortFree+0xbc>)
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	4413      	add	r3, r2
 800abf6:	4a09      	ldr	r2, [pc, #36]	; (800ac1c <vPortFree+0xbc>)
 800abf8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800abfa:	6938      	ldr	r0, [r7, #16]
 800abfc:	f000 f81e 	bl	800ac3c <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ac00:	4b07      	ldr	r3, [pc, #28]	; (800ac20 <vPortFree+0xc0>)
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	3301      	adds	r3, #1
 800ac06:	4a06      	ldr	r2, [pc, #24]	; (800ac20 <vPortFree+0xc0>)
 800ac08:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ac0a:	f7fe fca7 	bl	800955c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ac0e:	bf00      	nop
 800ac10:	3718      	adds	r7, #24
 800ac12:	46bd      	mov	sp, r7
 800ac14:	bd80      	pop	{r7, pc}
 800ac16:	bf00      	nop
 800ac18:	200059c0 	.word	0x200059c0
 800ac1c:	200059b0 	.word	0x200059b0
 800ac20:	200059bc 	.word	0x200059bc

0800ac24 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 800ac24:	b480      	push	{r7}
 800ac26:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 800ac28:	4b03      	ldr	r3, [pc, #12]	; (800ac38 <xPortGetFreeHeapSize+0x14>)
 800ac2a:	681b      	ldr	r3, [r3, #0]
}
 800ac2c:	4618      	mov	r0, r3
 800ac2e:	46bd      	mov	sp, r7
 800ac30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac34:	4770      	bx	lr
 800ac36:	bf00      	nop
 800ac38:	200059b0 	.word	0x200059b0

0800ac3c <prvInsertBlockIntoFreeList>:
	return xMinimumEverFreeBytesRemaining;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ac3c:	b480      	push	{r7}
 800ac3e:	b085      	sub	sp, #20
 800ac40:	af00      	add	r7, sp, #0
 800ac42:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ac44:	4b28      	ldr	r3, [pc, #160]	; (800ace8 <prvInsertBlockIntoFreeList+0xac>)
 800ac46:	60fb      	str	r3, [r7, #12]
 800ac48:	e002      	b.n	800ac50 <prvInsertBlockIntoFreeList+0x14>
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	60fb      	str	r3, [r7, #12]
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	687a      	ldr	r2, [r7, #4]
 800ac56:	429a      	cmp	r2, r3
 800ac58:	d8f7      	bhi.n	800ac4a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	685b      	ldr	r3, [r3, #4]
 800ac62:	68ba      	ldr	r2, [r7, #8]
 800ac64:	4413      	add	r3, r2
 800ac66:	687a      	ldr	r2, [r7, #4]
 800ac68:	429a      	cmp	r2, r3
 800ac6a:	d108      	bne.n	800ac7e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	685a      	ldr	r2, [r3, #4]
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	685b      	ldr	r3, [r3, #4]
 800ac74:	441a      	add	r2, r3
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	685b      	ldr	r3, [r3, #4]
 800ac86:	68ba      	ldr	r2, [r7, #8]
 800ac88:	441a      	add	r2, r3
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	429a      	cmp	r2, r3
 800ac90:	d118      	bne.n	800acc4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	681a      	ldr	r2, [r3, #0]
 800ac96:	4b15      	ldr	r3, [pc, #84]	; (800acec <prvInsertBlockIntoFreeList+0xb0>)
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	429a      	cmp	r2, r3
 800ac9c:	d00d      	beq.n	800acba <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	685a      	ldr	r2, [r3, #4]
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	685b      	ldr	r3, [r3, #4]
 800aca8:	441a      	add	r2, r3
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	681a      	ldr	r2, [r3, #0]
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	601a      	str	r2, [r3, #0]
 800acb8:	e008      	b.n	800accc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800acba:	4b0c      	ldr	r3, [pc, #48]	; (800acec <prvInsertBlockIntoFreeList+0xb0>)
 800acbc:	681a      	ldr	r2, [r3, #0]
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	601a      	str	r2, [r3, #0]
 800acc2:	e003      	b.n	800accc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	681a      	ldr	r2, [r3, #0]
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800accc:	68fa      	ldr	r2, [r7, #12]
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	429a      	cmp	r2, r3
 800acd2:	d002      	beq.n	800acda <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	687a      	ldr	r2, [r7, #4]
 800acd8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800acda:	bf00      	nop
 800acdc:	3714      	adds	r7, #20
 800acde:	46bd      	mov	sp, r7
 800ace0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace4:	4770      	bx	lr
 800ace6:	bf00      	nop
 800ace8:	200059a4 	.word	0x200059a4
 800acec:	200059ac 	.word	0x200059ac

0800acf0 <vPortDefineHeapRegions>:
/*-----------------------------------------------------------*/

void vPortDefineHeapRegions( const HeapRegion_t * const pxHeapRegions )
{
 800acf0:	b480      	push	{r7}
 800acf2:	b08f      	sub	sp, #60	; 0x3c
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxFirstFreeBlockInRegion = NULL, *pxPreviousFreeBlock;
 800acf8:	2300      	movs	r3, #0
 800acfa:	623b      	str	r3, [r7, #32]
size_t xAlignedHeap;
size_t xTotalRegionSize, xTotalHeapSize = 0;
 800acfc:	2300      	movs	r3, #0
 800acfe:	633b      	str	r3, [r7, #48]	; 0x30
BaseType_t xDefinedRegions = 0;
 800ad00:	2300      	movs	r3, #0
 800ad02:	62fb      	str	r3, [r7, #44]	; 0x2c
size_t xAddress;
const HeapRegion_t *pxHeapRegion;

	/* Can only call once! */
	configASSERT( pxEnd == NULL );
 800ad04:	4b5a      	ldr	r3, [pc, #360]	; (800ae70 <vPortDefineHeapRegions+0x180>)
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d00a      	beq.n	800ad22 <vPortDefineHeapRegions+0x32>
	__asm volatile
 800ad0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad10:	f383 8811 	msr	BASEPRI, r3
 800ad14:	f3bf 8f6f 	isb	sy
 800ad18:	f3bf 8f4f 	dsb	sy
 800ad1c:	617b      	str	r3, [r7, #20]
}
 800ad1e:	bf00      	nop
 800ad20:	e7fe      	b.n	800ad20 <vPortDefineHeapRegions+0x30>

	pxHeapRegion = &( pxHeapRegions[ xDefinedRegions ] );
 800ad22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad24:	00db      	lsls	r3, r3, #3
 800ad26:	687a      	ldr	r2, [r7, #4]
 800ad28:	4413      	add	r3, r2
 800ad2a:	627b      	str	r3, [r7, #36]	; 0x24

	while( pxHeapRegion->xSizeInBytes > 0 )
 800ad2c:	e07d      	b.n	800ae2a <vPortDefineHeapRegions+0x13a>
	{
		xTotalRegionSize = pxHeapRegion->xSizeInBytes;
 800ad2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad30:	685b      	ldr	r3, [r3, #4]
 800ad32:	637b      	str	r3, [r7, #52]	; 0x34

		/* Ensure the heap region starts on a correctly aligned boundary. */
		xAddress = ( size_t ) pxHeapRegion->pucStartAddress;
 800ad34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	62bb      	str	r3, [r7, #40]	; 0x28
		if( ( xAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ad3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad3c:	f003 0307 	and.w	r3, r3, #7
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d00e      	beq.n	800ad62 <vPortDefineHeapRegions+0x72>
		{
			xAddress += ( portBYTE_ALIGNMENT - 1 );
 800ad44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad46:	3307      	adds	r3, #7
 800ad48:	62bb      	str	r3, [r7, #40]	; 0x28
			xAddress &= ~portBYTE_ALIGNMENT_MASK;
 800ad4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad4c:	f023 0307 	bic.w	r3, r3, #7
 800ad50:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Adjust the size for the bytes lost to alignment. */
			xTotalRegionSize -= xAddress - ( size_t ) pxHeapRegion->pucStartAddress;
 800ad52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	461a      	mov	r2, r3
 800ad58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad5a:	1ad3      	subs	r3, r2, r3
 800ad5c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ad5e:	4413      	add	r3, r2
 800ad60:	637b      	str	r3, [r7, #52]	; 0x34
		}

		xAlignedHeap = xAddress;
 800ad62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad64:	61fb      	str	r3, [r7, #28]

		/* Set xStart if it has not already been set. */
		if( xDefinedRegions == 0 )
 800ad66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d106      	bne.n	800ad7a <vPortDefineHeapRegions+0x8a>
		{
			/* xStart is used to hold a pointer to the first item in the list of
			free blocks.  The void cast is used to prevent compiler warnings. */
			xStart.pxNextFreeBlock = ( BlockLink_t * ) xAlignedHeap;
 800ad6c:	69fb      	ldr	r3, [r7, #28]
 800ad6e:	4a41      	ldr	r2, [pc, #260]	; (800ae74 <vPortDefineHeapRegions+0x184>)
 800ad70:	6013      	str	r3, [r2, #0]
			xStart.xBlockSize = ( size_t ) 0;
 800ad72:	4b40      	ldr	r3, [pc, #256]	; (800ae74 <vPortDefineHeapRegions+0x184>)
 800ad74:	2200      	movs	r2, #0
 800ad76:	605a      	str	r2, [r3, #4]
 800ad78:	e01f      	b.n	800adba <vPortDefineHeapRegions+0xca>
		}
		else
		{
			/* Should only get here if one region has already been added to the
			heap. */
			configASSERT( pxEnd != NULL );
 800ad7a:	4b3d      	ldr	r3, [pc, #244]	; (800ae70 <vPortDefineHeapRegions+0x180>)
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d10a      	bne.n	800ad98 <vPortDefineHeapRegions+0xa8>
	__asm volatile
 800ad82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad86:	f383 8811 	msr	BASEPRI, r3
 800ad8a:	f3bf 8f6f 	isb	sy
 800ad8e:	f3bf 8f4f 	dsb	sy
 800ad92:	613b      	str	r3, [r7, #16]
}
 800ad94:	bf00      	nop
 800ad96:	e7fe      	b.n	800ad96 <vPortDefineHeapRegions+0xa6>

			/* Check blocks are passed in with increasing start addresses. */
			configASSERT( xAddress > ( size_t ) pxEnd );
 800ad98:	4b35      	ldr	r3, [pc, #212]	; (800ae70 <vPortDefineHeapRegions+0x180>)
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	461a      	mov	r2, r3
 800ad9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ada0:	4293      	cmp	r3, r2
 800ada2:	d80a      	bhi.n	800adba <vPortDefineHeapRegions+0xca>
	__asm volatile
 800ada4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ada8:	f383 8811 	msr	BASEPRI, r3
 800adac:	f3bf 8f6f 	isb	sy
 800adb0:	f3bf 8f4f 	dsb	sy
 800adb4:	60fb      	str	r3, [r7, #12]
}
 800adb6:	bf00      	nop
 800adb8:	e7fe      	b.n	800adb8 <vPortDefineHeapRegions+0xc8>
		}

		/* Remember the location of the end marker in the previous region, if
		any. */
		pxPreviousFreeBlock = pxEnd;
 800adba:	4b2d      	ldr	r3, [pc, #180]	; (800ae70 <vPortDefineHeapRegions+0x180>)
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	61bb      	str	r3, [r7, #24]

		/* pxEnd is used to mark the end of the list of free blocks and is
		inserted at the end of the region space. */
		xAddress = xAlignedHeap + xTotalRegionSize;
 800adc0:	69fa      	ldr	r2, [r7, #28]
 800adc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800adc4:	4413      	add	r3, r2
 800adc6:	62bb      	str	r3, [r7, #40]	; 0x28
		xAddress -= xHeapStructSize;
 800adc8:	2208      	movs	r2, #8
 800adca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adcc:	1a9b      	subs	r3, r3, r2
 800adce:	62bb      	str	r3, [r7, #40]	; 0x28
		xAddress &= ~portBYTE_ALIGNMENT_MASK;
 800add0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800add2:	f023 0307 	bic.w	r3, r3, #7
 800add6:	62bb      	str	r3, [r7, #40]	; 0x28
		pxEnd = ( BlockLink_t * ) xAddress;
 800add8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adda:	4a25      	ldr	r2, [pc, #148]	; (800ae70 <vPortDefineHeapRegions+0x180>)
 800addc:	6013      	str	r3, [r2, #0]
		pxEnd->xBlockSize = 0;
 800adde:	4b24      	ldr	r3, [pc, #144]	; (800ae70 <vPortDefineHeapRegions+0x180>)
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	2200      	movs	r2, #0
 800ade4:	605a      	str	r2, [r3, #4]
		pxEnd->pxNextFreeBlock = NULL;
 800ade6:	4b22      	ldr	r3, [pc, #136]	; (800ae70 <vPortDefineHeapRegions+0x180>)
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	2200      	movs	r2, #0
 800adec:	601a      	str	r2, [r3, #0]

		/* To start with there is a single free block in this region that is
		sized to take up the entire heap region minus the space taken by the
		free block structure. */
		pxFirstFreeBlockInRegion = ( BlockLink_t * ) xAlignedHeap;
 800adee:	69fb      	ldr	r3, [r7, #28]
 800adf0:	623b      	str	r3, [r7, #32]
		pxFirstFreeBlockInRegion->xBlockSize = xAddress - ( size_t ) pxFirstFreeBlockInRegion;
 800adf2:	6a3b      	ldr	r3, [r7, #32]
 800adf4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800adf6:	1ad2      	subs	r2, r2, r3
 800adf8:	6a3b      	ldr	r3, [r7, #32]
 800adfa:	605a      	str	r2, [r3, #4]
		pxFirstFreeBlockInRegion->pxNextFreeBlock = pxEnd;
 800adfc:	4b1c      	ldr	r3, [pc, #112]	; (800ae70 <vPortDefineHeapRegions+0x180>)
 800adfe:	681a      	ldr	r2, [r3, #0]
 800ae00:	6a3b      	ldr	r3, [r7, #32]
 800ae02:	601a      	str	r2, [r3, #0]

		/* If this is not the first region that makes up the entire heap space
		then link the previous region to this region. */
		if( pxPreviousFreeBlock != NULL )
 800ae04:	69bb      	ldr	r3, [r7, #24]
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d002      	beq.n	800ae10 <vPortDefineHeapRegions+0x120>
		{
			pxPreviousFreeBlock->pxNextFreeBlock = pxFirstFreeBlockInRegion;
 800ae0a:	69bb      	ldr	r3, [r7, #24]
 800ae0c:	6a3a      	ldr	r2, [r7, #32]
 800ae0e:	601a      	str	r2, [r3, #0]
		}

		xTotalHeapSize += pxFirstFreeBlockInRegion->xBlockSize;
 800ae10:	6a3b      	ldr	r3, [r7, #32]
 800ae12:	685b      	ldr	r3, [r3, #4]
 800ae14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ae16:	4413      	add	r3, r2
 800ae18:	633b      	str	r3, [r7, #48]	; 0x30

		/* Move onto the next HeapRegion_t structure. */
		xDefinedRegions++;
 800ae1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae1c:	3301      	adds	r3, #1
 800ae1e:	62fb      	str	r3, [r7, #44]	; 0x2c
		pxHeapRegion = &( pxHeapRegions[ xDefinedRegions ] );
 800ae20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae22:	00db      	lsls	r3, r3, #3
 800ae24:	687a      	ldr	r2, [r7, #4]
 800ae26:	4413      	add	r3, r2
 800ae28:	627b      	str	r3, [r7, #36]	; 0x24
	while( pxHeapRegion->xSizeInBytes > 0 )
 800ae2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae2c:	685b      	ldr	r3, [r3, #4]
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	f47f af7d 	bne.w	800ad2e <vPortDefineHeapRegions+0x3e>
	}

	xMinimumEverFreeBytesRemaining = xTotalHeapSize;
 800ae34:	4a10      	ldr	r2, [pc, #64]	; (800ae78 <vPortDefineHeapRegions+0x188>)
 800ae36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae38:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = xTotalHeapSize;
 800ae3a:	4a10      	ldr	r2, [pc, #64]	; (800ae7c <vPortDefineHeapRegions+0x18c>)
 800ae3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae3e:	6013      	str	r3, [r2, #0]

	/* Check something was actually defined before it is accessed. */
	configASSERT( xTotalHeapSize );
 800ae40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d10a      	bne.n	800ae5c <vPortDefineHeapRegions+0x16c>
	__asm volatile
 800ae46:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae4a:	f383 8811 	msr	BASEPRI, r3
 800ae4e:	f3bf 8f6f 	isb	sy
 800ae52:	f3bf 8f4f 	dsb	sy
 800ae56:	60bb      	str	r3, [r7, #8]
}
 800ae58:	bf00      	nop
 800ae5a:	e7fe      	b.n	800ae5a <vPortDefineHeapRegions+0x16a>

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ae5c:	4b08      	ldr	r3, [pc, #32]	; (800ae80 <vPortDefineHeapRegions+0x190>)
 800ae5e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800ae62:	601a      	str	r2, [r3, #0]
}
 800ae64:	bf00      	nop
 800ae66:	373c      	adds	r7, #60	; 0x3c
 800ae68:	46bd      	mov	sp, r7
 800ae6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae6e:	4770      	bx	lr
 800ae70:	200059ac 	.word	0x200059ac
 800ae74:	200059a4 	.word	0x200059a4
 800ae78:	200059b4 	.word	0x200059b4
 800ae7c:	200059b0 	.word	0x200059b0
 800ae80:	200059c0 	.word	0x200059c0

0800ae84 <atol>:
 800ae84:	220a      	movs	r2, #10
 800ae86:	2100      	movs	r1, #0
 800ae88:	f000 bb5e 	b.w	800b548 <strtol>

0800ae8c <calloc>:
 800ae8c:	4b02      	ldr	r3, [pc, #8]	; (800ae98 <calloc+0xc>)
 800ae8e:	460a      	mov	r2, r1
 800ae90:	4601      	mov	r1, r0
 800ae92:	6818      	ldr	r0, [r3, #0]
 800ae94:	f000 b8f8 	b.w	800b088 <_calloc_r>
 800ae98:	20000078 	.word	0x20000078

0800ae9c <__errno>:
 800ae9c:	4b01      	ldr	r3, [pc, #4]	; (800aea4 <__errno+0x8>)
 800ae9e:	6818      	ldr	r0, [r3, #0]
 800aea0:	4770      	bx	lr
 800aea2:	bf00      	nop
 800aea4:	20000078 	.word	0x20000078

0800aea8 <gmtime_r>:
 800aea8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aeac:	e9d0 6700 	ldrd	r6, r7, [r0]
 800aeb0:	460c      	mov	r4, r1
 800aeb2:	4a4f      	ldr	r2, [pc, #316]	; (800aff0 <gmtime_r+0x148>)
 800aeb4:	2300      	movs	r3, #0
 800aeb6:	4630      	mov	r0, r6
 800aeb8:	4639      	mov	r1, r7
 800aeba:	f7f5 fce7 	bl	800088c <__aeabi_ldivmod>
 800aebe:	4639      	mov	r1, r7
 800aec0:	4605      	mov	r5, r0
 800aec2:	4a4b      	ldr	r2, [pc, #300]	; (800aff0 <gmtime_r+0x148>)
 800aec4:	4630      	mov	r0, r6
 800aec6:	2300      	movs	r3, #0
 800aec8:	f7f5 fce0 	bl	800088c <__aeabi_ldivmod>
 800aecc:	2a00      	cmp	r2, #0
 800aece:	f505 202f 	add.w	r0, r5, #716800	; 0xaf000
 800aed2:	bfb7      	itett	lt
 800aed4:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 800aed8:	f600 236c 	addwge	r3, r0, #2668	; 0xa6c
 800aedc:	f600 236b 	addwlt	r3, r0, #2667	; 0xa6b
 800aee0:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 800aee4:	f44f 6061 	mov.w	r0, #3600	; 0xe10
 800aee8:	fbb2 f1f0 	udiv	r1, r2, r0
 800aeec:	fb00 2211 	mls	r2, r0, r1, r2
 800aef0:	203c      	movs	r0, #60	; 0x3c
 800aef2:	60a1      	str	r1, [r4, #8]
 800aef4:	fbb2 f1f0 	udiv	r1, r2, r0
 800aef8:	fb00 2211 	mls	r2, r0, r1, r2
 800aefc:	6061      	str	r1, [r4, #4]
 800aefe:	6022      	str	r2, [r4, #0]
 800af00:	2107      	movs	r1, #7
 800af02:	1cda      	adds	r2, r3, #3
 800af04:	fb92 f1f1 	sdiv	r1, r2, r1
 800af08:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800af0c:	1a52      	subs	r2, r2, r1
 800af0e:	bf48      	it	mi
 800af10:	3207      	addmi	r2, #7
 800af12:	4d38      	ldr	r5, [pc, #224]	; (800aff4 <gmtime_r+0x14c>)
 800af14:	4838      	ldr	r0, [pc, #224]	; (800aff8 <gmtime_r+0x150>)
 800af16:	61a2      	str	r2, [r4, #24]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	bfb7      	itett	lt
 800af1c:	f5a3 320e 	sublt.w	r2, r3, #145408	; 0x23800
 800af20:	fb93 f5f5 	sdivge	r5, r3, r5
 800af24:	f5a2 722c 	sublt.w	r2, r2, #688	; 0x2b0
 800af28:	fb92 f5f5 	sdivlt	r5, r2, r5
 800af2c:	fb00 3005 	mla	r0, r0, r5, r3
 800af30:	f648 62ac 	movw	r2, #36524	; 0x8eac
 800af34:	fbb0 f2f2 	udiv	r2, r0, r2
 800af38:	4402      	add	r2, r0
 800af3a:	f240 53b4 	movw	r3, #1460	; 0x5b4
 800af3e:	fbb0 f1f3 	udiv	r1, r0, r3
 800af42:	1a52      	subs	r2, r2, r1
 800af44:	f240 1c6d 	movw	ip, #365	; 0x16d
 800af48:	492c      	ldr	r1, [pc, #176]	; (800affc <gmtime_r+0x154>)
 800af4a:	fbb0 f1f1 	udiv	r1, r0, r1
 800af4e:	2764      	movs	r7, #100	; 0x64
 800af50:	1a52      	subs	r2, r2, r1
 800af52:	fbb2 f1fc 	udiv	r1, r2, ip
 800af56:	fbb2 f3f3 	udiv	r3, r2, r3
 800af5a:	fbb1 f6f7 	udiv	r6, r1, r7
 800af5e:	1af3      	subs	r3, r6, r3
 800af60:	4403      	add	r3, r0
 800af62:	fb0c 3311 	mls	r3, ip, r1, r3
 800af66:	2299      	movs	r2, #153	; 0x99
 800af68:	eb03 0e83 	add.w	lr, r3, r3, lsl #2
 800af6c:	f10e 0e02 	add.w	lr, lr, #2
 800af70:	f103 0c01 	add.w	ip, r3, #1
 800af74:	fbbe f0f2 	udiv	r0, lr, r2
 800af78:	4342      	muls	r2, r0
 800af7a:	3202      	adds	r2, #2
 800af7c:	f04f 0805 	mov.w	r8, #5
 800af80:	fbb2 f2f8 	udiv	r2, r2, r8
 800af84:	ebac 0c02 	sub.w	ip, ip, r2
 800af88:	f240 52f9 	movw	r2, #1529	; 0x5f9
 800af8c:	4596      	cmp	lr, r2
 800af8e:	bf94      	ite	ls
 800af90:	2202      	movls	r2, #2
 800af92:	f06f 0209 	mvnhi.w	r2, #9
 800af96:	4410      	add	r0, r2
 800af98:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800af9c:	fb02 1505 	mla	r5, r2, r5, r1
 800afa0:	2801      	cmp	r0, #1
 800afa2:	bf98      	it	ls
 800afa4:	3501      	addls	r5, #1
 800afa6:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 800afaa:	d30d      	bcc.n	800afc8 <gmtime_r+0x120>
 800afac:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800afb0:	61e3      	str	r3, [r4, #28]
 800afb2:	f2a5 756c 	subw	r5, r5, #1900	; 0x76c
 800afb6:	2300      	movs	r3, #0
 800afb8:	e9c4 0504 	strd	r0, r5, [r4, #16]
 800afbc:	f8c4 c00c 	str.w	ip, [r4, #12]
 800afc0:	6223      	str	r3, [r4, #32]
 800afc2:	4620      	mov	r0, r4
 800afc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800afc8:	078a      	lsls	r2, r1, #30
 800afca:	d102      	bne.n	800afd2 <gmtime_r+0x12a>
 800afcc:	fb07 1616 	mls	r6, r7, r6, r1
 800afd0:	b95e      	cbnz	r6, 800afea <gmtime_r+0x142>
 800afd2:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800afd6:	fbb1 f6f2 	udiv	r6, r1, r2
 800afda:	fb02 1216 	mls	r2, r2, r6, r1
 800afde:	fab2 f282 	clz	r2, r2
 800afe2:	0952      	lsrs	r2, r2, #5
 800afe4:	333b      	adds	r3, #59	; 0x3b
 800afe6:	4413      	add	r3, r2
 800afe8:	e7e2      	b.n	800afb0 <gmtime_r+0x108>
 800afea:	2201      	movs	r2, #1
 800afec:	e7fa      	b.n	800afe4 <gmtime_r+0x13c>
 800afee:	bf00      	nop
 800aff0:	00015180 	.word	0x00015180
 800aff4:	00023ab1 	.word	0x00023ab1
 800aff8:	fffdc54f 	.word	0xfffdc54f
 800affc:	00023ab0 	.word	0x00023ab0

0800b000 <__libc_init_array>:
 800b000:	b570      	push	{r4, r5, r6, lr}
 800b002:	4d0d      	ldr	r5, [pc, #52]	; (800b038 <__libc_init_array+0x38>)
 800b004:	4c0d      	ldr	r4, [pc, #52]	; (800b03c <__libc_init_array+0x3c>)
 800b006:	1b64      	subs	r4, r4, r5
 800b008:	10a4      	asrs	r4, r4, #2
 800b00a:	2600      	movs	r6, #0
 800b00c:	42a6      	cmp	r6, r4
 800b00e:	d109      	bne.n	800b024 <__libc_init_array+0x24>
 800b010:	4d0b      	ldr	r5, [pc, #44]	; (800b040 <__libc_init_array+0x40>)
 800b012:	4c0c      	ldr	r4, [pc, #48]	; (800b044 <__libc_init_array+0x44>)
 800b014:	f000 fe2a 	bl	800bc6c <_init>
 800b018:	1b64      	subs	r4, r4, r5
 800b01a:	10a4      	asrs	r4, r4, #2
 800b01c:	2600      	movs	r6, #0
 800b01e:	42a6      	cmp	r6, r4
 800b020:	d105      	bne.n	800b02e <__libc_init_array+0x2e>
 800b022:	bd70      	pop	{r4, r5, r6, pc}
 800b024:	f855 3b04 	ldr.w	r3, [r5], #4
 800b028:	4798      	blx	r3
 800b02a:	3601      	adds	r6, #1
 800b02c:	e7ee      	b.n	800b00c <__libc_init_array+0xc>
 800b02e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b032:	4798      	blx	r3
 800b034:	3601      	adds	r6, #1
 800b036:	e7f2      	b.n	800b01e <__libc_init_array+0x1e>
 800b038:	0800e2b0 	.word	0x0800e2b0
 800b03c:	0800e2b0 	.word	0x0800e2b0
 800b040:	0800e2b0 	.word	0x0800e2b0
 800b044:	0800e2b4 	.word	0x0800e2b4

0800b048 <__retarget_lock_acquire_recursive>:
 800b048:	4770      	bx	lr

0800b04a <__retarget_lock_release_recursive>:
 800b04a:	4770      	bx	lr

0800b04c <free>:
 800b04c:	4b02      	ldr	r3, [pc, #8]	; (800b058 <free+0xc>)
 800b04e:	4601      	mov	r1, r0
 800b050:	6818      	ldr	r0, [r3, #0]
 800b052:	f000 b82f 	b.w	800b0b4 <_free_r>
 800b056:	bf00      	nop
 800b058:	20000078 	.word	0x20000078

0800b05c <memcpy>:
 800b05c:	440a      	add	r2, r1
 800b05e:	4291      	cmp	r1, r2
 800b060:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800b064:	d100      	bne.n	800b068 <memcpy+0xc>
 800b066:	4770      	bx	lr
 800b068:	b510      	push	{r4, lr}
 800b06a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b06e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b072:	4291      	cmp	r1, r2
 800b074:	d1f9      	bne.n	800b06a <memcpy+0xe>
 800b076:	bd10      	pop	{r4, pc}

0800b078 <memset>:
 800b078:	4402      	add	r2, r0
 800b07a:	4603      	mov	r3, r0
 800b07c:	4293      	cmp	r3, r2
 800b07e:	d100      	bne.n	800b082 <memset+0xa>
 800b080:	4770      	bx	lr
 800b082:	f803 1b01 	strb.w	r1, [r3], #1
 800b086:	e7f9      	b.n	800b07c <memset+0x4>

0800b088 <_calloc_r>:
 800b088:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b08a:	fba1 2402 	umull	r2, r4, r1, r2
 800b08e:	b94c      	cbnz	r4, 800b0a4 <_calloc_r+0x1c>
 800b090:	4611      	mov	r1, r2
 800b092:	9201      	str	r2, [sp, #4]
 800b094:	f000 f87a 	bl	800b18c <_malloc_r>
 800b098:	9a01      	ldr	r2, [sp, #4]
 800b09a:	4605      	mov	r5, r0
 800b09c:	b930      	cbnz	r0, 800b0ac <_calloc_r+0x24>
 800b09e:	4628      	mov	r0, r5
 800b0a0:	b003      	add	sp, #12
 800b0a2:	bd30      	pop	{r4, r5, pc}
 800b0a4:	220c      	movs	r2, #12
 800b0a6:	6002      	str	r2, [r0, #0]
 800b0a8:	2500      	movs	r5, #0
 800b0aa:	e7f8      	b.n	800b09e <_calloc_r+0x16>
 800b0ac:	4621      	mov	r1, r4
 800b0ae:	f7ff ffe3 	bl	800b078 <memset>
 800b0b2:	e7f4      	b.n	800b09e <_calloc_r+0x16>

0800b0b4 <_free_r>:
 800b0b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b0b6:	2900      	cmp	r1, #0
 800b0b8:	d044      	beq.n	800b144 <_free_r+0x90>
 800b0ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b0be:	9001      	str	r0, [sp, #4]
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	f1a1 0404 	sub.w	r4, r1, #4
 800b0c6:	bfb8      	it	lt
 800b0c8:	18e4      	addlt	r4, r4, r3
 800b0ca:	f000 fa81 	bl	800b5d0 <__malloc_lock>
 800b0ce:	4a1e      	ldr	r2, [pc, #120]	; (800b148 <_free_r+0x94>)
 800b0d0:	9801      	ldr	r0, [sp, #4]
 800b0d2:	6813      	ldr	r3, [r2, #0]
 800b0d4:	b933      	cbnz	r3, 800b0e4 <_free_r+0x30>
 800b0d6:	6063      	str	r3, [r4, #4]
 800b0d8:	6014      	str	r4, [r2, #0]
 800b0da:	b003      	add	sp, #12
 800b0dc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b0e0:	f000 ba7c 	b.w	800b5dc <__malloc_unlock>
 800b0e4:	42a3      	cmp	r3, r4
 800b0e6:	d908      	bls.n	800b0fa <_free_r+0x46>
 800b0e8:	6825      	ldr	r5, [r4, #0]
 800b0ea:	1961      	adds	r1, r4, r5
 800b0ec:	428b      	cmp	r3, r1
 800b0ee:	bf01      	itttt	eq
 800b0f0:	6819      	ldreq	r1, [r3, #0]
 800b0f2:	685b      	ldreq	r3, [r3, #4]
 800b0f4:	1949      	addeq	r1, r1, r5
 800b0f6:	6021      	streq	r1, [r4, #0]
 800b0f8:	e7ed      	b.n	800b0d6 <_free_r+0x22>
 800b0fa:	461a      	mov	r2, r3
 800b0fc:	685b      	ldr	r3, [r3, #4]
 800b0fe:	b10b      	cbz	r3, 800b104 <_free_r+0x50>
 800b100:	42a3      	cmp	r3, r4
 800b102:	d9fa      	bls.n	800b0fa <_free_r+0x46>
 800b104:	6811      	ldr	r1, [r2, #0]
 800b106:	1855      	adds	r5, r2, r1
 800b108:	42a5      	cmp	r5, r4
 800b10a:	d10b      	bne.n	800b124 <_free_r+0x70>
 800b10c:	6824      	ldr	r4, [r4, #0]
 800b10e:	4421      	add	r1, r4
 800b110:	1854      	adds	r4, r2, r1
 800b112:	42a3      	cmp	r3, r4
 800b114:	6011      	str	r1, [r2, #0]
 800b116:	d1e0      	bne.n	800b0da <_free_r+0x26>
 800b118:	681c      	ldr	r4, [r3, #0]
 800b11a:	685b      	ldr	r3, [r3, #4]
 800b11c:	6053      	str	r3, [r2, #4]
 800b11e:	4421      	add	r1, r4
 800b120:	6011      	str	r1, [r2, #0]
 800b122:	e7da      	b.n	800b0da <_free_r+0x26>
 800b124:	d902      	bls.n	800b12c <_free_r+0x78>
 800b126:	230c      	movs	r3, #12
 800b128:	6003      	str	r3, [r0, #0]
 800b12a:	e7d6      	b.n	800b0da <_free_r+0x26>
 800b12c:	6825      	ldr	r5, [r4, #0]
 800b12e:	1961      	adds	r1, r4, r5
 800b130:	428b      	cmp	r3, r1
 800b132:	bf04      	itt	eq
 800b134:	6819      	ldreq	r1, [r3, #0]
 800b136:	685b      	ldreq	r3, [r3, #4]
 800b138:	6063      	str	r3, [r4, #4]
 800b13a:	bf04      	itt	eq
 800b13c:	1949      	addeq	r1, r1, r5
 800b13e:	6021      	streq	r1, [r4, #0]
 800b140:	6054      	str	r4, [r2, #4]
 800b142:	e7ca      	b.n	800b0da <_free_r+0x26>
 800b144:	b003      	add	sp, #12
 800b146:	bd30      	pop	{r4, r5, pc}
 800b148:	200059c8 	.word	0x200059c8

0800b14c <sbrk_aligned>:
 800b14c:	b570      	push	{r4, r5, r6, lr}
 800b14e:	4e0e      	ldr	r6, [pc, #56]	; (800b188 <sbrk_aligned+0x3c>)
 800b150:	460c      	mov	r4, r1
 800b152:	6831      	ldr	r1, [r6, #0]
 800b154:	4605      	mov	r5, r0
 800b156:	b911      	cbnz	r1, 800b15e <sbrk_aligned+0x12>
 800b158:	f000 f8f6 	bl	800b348 <_sbrk_r>
 800b15c:	6030      	str	r0, [r6, #0]
 800b15e:	4621      	mov	r1, r4
 800b160:	4628      	mov	r0, r5
 800b162:	f000 f8f1 	bl	800b348 <_sbrk_r>
 800b166:	1c43      	adds	r3, r0, #1
 800b168:	d00a      	beq.n	800b180 <sbrk_aligned+0x34>
 800b16a:	1cc4      	adds	r4, r0, #3
 800b16c:	f024 0403 	bic.w	r4, r4, #3
 800b170:	42a0      	cmp	r0, r4
 800b172:	d007      	beq.n	800b184 <sbrk_aligned+0x38>
 800b174:	1a21      	subs	r1, r4, r0
 800b176:	4628      	mov	r0, r5
 800b178:	f000 f8e6 	bl	800b348 <_sbrk_r>
 800b17c:	3001      	adds	r0, #1
 800b17e:	d101      	bne.n	800b184 <sbrk_aligned+0x38>
 800b180:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800b184:	4620      	mov	r0, r4
 800b186:	bd70      	pop	{r4, r5, r6, pc}
 800b188:	200059cc 	.word	0x200059cc

0800b18c <_malloc_r>:
 800b18c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b190:	1ccd      	adds	r5, r1, #3
 800b192:	f025 0503 	bic.w	r5, r5, #3
 800b196:	3508      	adds	r5, #8
 800b198:	2d0c      	cmp	r5, #12
 800b19a:	bf38      	it	cc
 800b19c:	250c      	movcc	r5, #12
 800b19e:	2d00      	cmp	r5, #0
 800b1a0:	4607      	mov	r7, r0
 800b1a2:	db01      	blt.n	800b1a8 <_malloc_r+0x1c>
 800b1a4:	42a9      	cmp	r1, r5
 800b1a6:	d905      	bls.n	800b1b4 <_malloc_r+0x28>
 800b1a8:	230c      	movs	r3, #12
 800b1aa:	603b      	str	r3, [r7, #0]
 800b1ac:	2600      	movs	r6, #0
 800b1ae:	4630      	mov	r0, r6
 800b1b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b1b4:	4e2e      	ldr	r6, [pc, #184]	; (800b270 <_malloc_r+0xe4>)
 800b1b6:	f000 fa0b 	bl	800b5d0 <__malloc_lock>
 800b1ba:	6833      	ldr	r3, [r6, #0]
 800b1bc:	461c      	mov	r4, r3
 800b1be:	bb34      	cbnz	r4, 800b20e <_malloc_r+0x82>
 800b1c0:	4629      	mov	r1, r5
 800b1c2:	4638      	mov	r0, r7
 800b1c4:	f7ff ffc2 	bl	800b14c <sbrk_aligned>
 800b1c8:	1c43      	adds	r3, r0, #1
 800b1ca:	4604      	mov	r4, r0
 800b1cc:	d14d      	bne.n	800b26a <_malloc_r+0xde>
 800b1ce:	6834      	ldr	r4, [r6, #0]
 800b1d0:	4626      	mov	r6, r4
 800b1d2:	2e00      	cmp	r6, #0
 800b1d4:	d140      	bne.n	800b258 <_malloc_r+0xcc>
 800b1d6:	6823      	ldr	r3, [r4, #0]
 800b1d8:	4631      	mov	r1, r6
 800b1da:	4638      	mov	r0, r7
 800b1dc:	eb04 0803 	add.w	r8, r4, r3
 800b1e0:	f000 f8b2 	bl	800b348 <_sbrk_r>
 800b1e4:	4580      	cmp	r8, r0
 800b1e6:	d13a      	bne.n	800b25e <_malloc_r+0xd2>
 800b1e8:	6821      	ldr	r1, [r4, #0]
 800b1ea:	3503      	adds	r5, #3
 800b1ec:	1a6d      	subs	r5, r5, r1
 800b1ee:	f025 0503 	bic.w	r5, r5, #3
 800b1f2:	3508      	adds	r5, #8
 800b1f4:	2d0c      	cmp	r5, #12
 800b1f6:	bf38      	it	cc
 800b1f8:	250c      	movcc	r5, #12
 800b1fa:	4629      	mov	r1, r5
 800b1fc:	4638      	mov	r0, r7
 800b1fe:	f7ff ffa5 	bl	800b14c <sbrk_aligned>
 800b202:	3001      	adds	r0, #1
 800b204:	d02b      	beq.n	800b25e <_malloc_r+0xd2>
 800b206:	6823      	ldr	r3, [r4, #0]
 800b208:	442b      	add	r3, r5
 800b20a:	6023      	str	r3, [r4, #0]
 800b20c:	e00e      	b.n	800b22c <_malloc_r+0xa0>
 800b20e:	6822      	ldr	r2, [r4, #0]
 800b210:	1b52      	subs	r2, r2, r5
 800b212:	d41e      	bmi.n	800b252 <_malloc_r+0xc6>
 800b214:	2a0b      	cmp	r2, #11
 800b216:	d916      	bls.n	800b246 <_malloc_r+0xba>
 800b218:	1961      	adds	r1, r4, r5
 800b21a:	42a3      	cmp	r3, r4
 800b21c:	6025      	str	r5, [r4, #0]
 800b21e:	bf18      	it	ne
 800b220:	6059      	strne	r1, [r3, #4]
 800b222:	6863      	ldr	r3, [r4, #4]
 800b224:	bf08      	it	eq
 800b226:	6031      	streq	r1, [r6, #0]
 800b228:	5162      	str	r2, [r4, r5]
 800b22a:	604b      	str	r3, [r1, #4]
 800b22c:	4638      	mov	r0, r7
 800b22e:	f104 060b 	add.w	r6, r4, #11
 800b232:	f000 f9d3 	bl	800b5dc <__malloc_unlock>
 800b236:	f026 0607 	bic.w	r6, r6, #7
 800b23a:	1d23      	adds	r3, r4, #4
 800b23c:	1af2      	subs	r2, r6, r3
 800b23e:	d0b6      	beq.n	800b1ae <_malloc_r+0x22>
 800b240:	1b9b      	subs	r3, r3, r6
 800b242:	50a3      	str	r3, [r4, r2]
 800b244:	e7b3      	b.n	800b1ae <_malloc_r+0x22>
 800b246:	6862      	ldr	r2, [r4, #4]
 800b248:	42a3      	cmp	r3, r4
 800b24a:	bf0c      	ite	eq
 800b24c:	6032      	streq	r2, [r6, #0]
 800b24e:	605a      	strne	r2, [r3, #4]
 800b250:	e7ec      	b.n	800b22c <_malloc_r+0xa0>
 800b252:	4623      	mov	r3, r4
 800b254:	6864      	ldr	r4, [r4, #4]
 800b256:	e7b2      	b.n	800b1be <_malloc_r+0x32>
 800b258:	4634      	mov	r4, r6
 800b25a:	6876      	ldr	r6, [r6, #4]
 800b25c:	e7b9      	b.n	800b1d2 <_malloc_r+0x46>
 800b25e:	230c      	movs	r3, #12
 800b260:	603b      	str	r3, [r7, #0]
 800b262:	4638      	mov	r0, r7
 800b264:	f000 f9ba 	bl	800b5dc <__malloc_unlock>
 800b268:	e7a1      	b.n	800b1ae <_malloc_r+0x22>
 800b26a:	6025      	str	r5, [r4, #0]
 800b26c:	e7de      	b.n	800b22c <_malloc_r+0xa0>
 800b26e:	bf00      	nop
 800b270:	200059c8 	.word	0x200059c8

0800b274 <cleanup_glue>:
 800b274:	b538      	push	{r3, r4, r5, lr}
 800b276:	460c      	mov	r4, r1
 800b278:	6809      	ldr	r1, [r1, #0]
 800b27a:	4605      	mov	r5, r0
 800b27c:	b109      	cbz	r1, 800b282 <cleanup_glue+0xe>
 800b27e:	f7ff fff9 	bl	800b274 <cleanup_glue>
 800b282:	4621      	mov	r1, r4
 800b284:	4628      	mov	r0, r5
 800b286:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b28a:	f7ff bf13 	b.w	800b0b4 <_free_r>
	...

0800b290 <_reclaim_reent>:
 800b290:	4b2c      	ldr	r3, [pc, #176]	; (800b344 <_reclaim_reent+0xb4>)
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	4283      	cmp	r3, r0
 800b296:	b570      	push	{r4, r5, r6, lr}
 800b298:	4604      	mov	r4, r0
 800b29a:	d051      	beq.n	800b340 <_reclaim_reent+0xb0>
 800b29c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800b29e:	b143      	cbz	r3, 800b2b2 <_reclaim_reent+0x22>
 800b2a0:	68db      	ldr	r3, [r3, #12]
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d14a      	bne.n	800b33c <_reclaim_reent+0xac>
 800b2a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b2a8:	6819      	ldr	r1, [r3, #0]
 800b2aa:	b111      	cbz	r1, 800b2b2 <_reclaim_reent+0x22>
 800b2ac:	4620      	mov	r0, r4
 800b2ae:	f7ff ff01 	bl	800b0b4 <_free_r>
 800b2b2:	6961      	ldr	r1, [r4, #20]
 800b2b4:	b111      	cbz	r1, 800b2bc <_reclaim_reent+0x2c>
 800b2b6:	4620      	mov	r0, r4
 800b2b8:	f7ff fefc 	bl	800b0b4 <_free_r>
 800b2bc:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800b2be:	b111      	cbz	r1, 800b2c6 <_reclaim_reent+0x36>
 800b2c0:	4620      	mov	r0, r4
 800b2c2:	f7ff fef7 	bl	800b0b4 <_free_r>
 800b2c6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800b2c8:	b111      	cbz	r1, 800b2d0 <_reclaim_reent+0x40>
 800b2ca:	4620      	mov	r0, r4
 800b2cc:	f7ff fef2 	bl	800b0b4 <_free_r>
 800b2d0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800b2d2:	b111      	cbz	r1, 800b2da <_reclaim_reent+0x4a>
 800b2d4:	4620      	mov	r0, r4
 800b2d6:	f7ff feed 	bl	800b0b4 <_free_r>
 800b2da:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800b2dc:	b111      	cbz	r1, 800b2e4 <_reclaim_reent+0x54>
 800b2de:	4620      	mov	r0, r4
 800b2e0:	f7ff fee8 	bl	800b0b4 <_free_r>
 800b2e4:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800b2e6:	b111      	cbz	r1, 800b2ee <_reclaim_reent+0x5e>
 800b2e8:	4620      	mov	r0, r4
 800b2ea:	f7ff fee3 	bl	800b0b4 <_free_r>
 800b2ee:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800b2f0:	b111      	cbz	r1, 800b2f8 <_reclaim_reent+0x68>
 800b2f2:	4620      	mov	r0, r4
 800b2f4:	f7ff fede 	bl	800b0b4 <_free_r>
 800b2f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b2fa:	b111      	cbz	r1, 800b302 <_reclaim_reent+0x72>
 800b2fc:	4620      	mov	r0, r4
 800b2fe:	f7ff fed9 	bl	800b0b4 <_free_r>
 800b302:	69a3      	ldr	r3, [r4, #24]
 800b304:	b1e3      	cbz	r3, 800b340 <_reclaim_reent+0xb0>
 800b306:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b308:	4620      	mov	r0, r4
 800b30a:	4798      	blx	r3
 800b30c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800b30e:	b1b9      	cbz	r1, 800b340 <_reclaim_reent+0xb0>
 800b310:	4620      	mov	r0, r4
 800b312:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b316:	f7ff bfad 	b.w	800b274 <cleanup_glue>
 800b31a:	5949      	ldr	r1, [r1, r5]
 800b31c:	b941      	cbnz	r1, 800b330 <_reclaim_reent+0xa0>
 800b31e:	3504      	adds	r5, #4
 800b320:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b322:	2d80      	cmp	r5, #128	; 0x80
 800b324:	68d9      	ldr	r1, [r3, #12]
 800b326:	d1f8      	bne.n	800b31a <_reclaim_reent+0x8a>
 800b328:	4620      	mov	r0, r4
 800b32a:	f7ff fec3 	bl	800b0b4 <_free_r>
 800b32e:	e7ba      	b.n	800b2a6 <_reclaim_reent+0x16>
 800b330:	680e      	ldr	r6, [r1, #0]
 800b332:	4620      	mov	r0, r4
 800b334:	f7ff febe 	bl	800b0b4 <_free_r>
 800b338:	4631      	mov	r1, r6
 800b33a:	e7ef      	b.n	800b31c <_reclaim_reent+0x8c>
 800b33c:	2500      	movs	r5, #0
 800b33e:	e7ef      	b.n	800b320 <_reclaim_reent+0x90>
 800b340:	bd70      	pop	{r4, r5, r6, pc}
 800b342:	bf00      	nop
 800b344:	20000078 	.word	0x20000078

0800b348 <_sbrk_r>:
 800b348:	b538      	push	{r3, r4, r5, lr}
 800b34a:	4d06      	ldr	r5, [pc, #24]	; (800b364 <_sbrk_r+0x1c>)
 800b34c:	2300      	movs	r3, #0
 800b34e:	4604      	mov	r4, r0
 800b350:	4608      	mov	r0, r1
 800b352:	602b      	str	r3, [r5, #0]
 800b354:	f7f7 ff90 	bl	8003278 <_sbrk>
 800b358:	1c43      	adds	r3, r0, #1
 800b35a:	d102      	bne.n	800b362 <_sbrk_r+0x1a>
 800b35c:	682b      	ldr	r3, [r5, #0]
 800b35e:	b103      	cbz	r3, 800b362 <_sbrk_r+0x1a>
 800b360:	6023      	str	r3, [r4, #0]
 800b362:	bd38      	pop	{r3, r4, r5, pc}
 800b364:	200059d0 	.word	0x200059d0

0800b368 <siprintf>:
 800b368:	b40e      	push	{r1, r2, r3}
 800b36a:	b500      	push	{lr}
 800b36c:	b09c      	sub	sp, #112	; 0x70
 800b36e:	ab1d      	add	r3, sp, #116	; 0x74
 800b370:	9002      	str	r0, [sp, #8]
 800b372:	9006      	str	r0, [sp, #24]
 800b374:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b378:	4809      	ldr	r0, [pc, #36]	; (800b3a0 <siprintf+0x38>)
 800b37a:	9107      	str	r1, [sp, #28]
 800b37c:	9104      	str	r1, [sp, #16]
 800b37e:	4909      	ldr	r1, [pc, #36]	; (800b3a4 <siprintf+0x3c>)
 800b380:	f853 2b04 	ldr.w	r2, [r3], #4
 800b384:	9105      	str	r1, [sp, #20]
 800b386:	6800      	ldr	r0, [r0, #0]
 800b388:	9301      	str	r3, [sp, #4]
 800b38a:	a902      	add	r1, sp, #8
 800b38c:	f000 f988 	bl	800b6a0 <_svfiprintf_r>
 800b390:	9b02      	ldr	r3, [sp, #8]
 800b392:	2200      	movs	r2, #0
 800b394:	701a      	strb	r2, [r3, #0]
 800b396:	b01c      	add	sp, #112	; 0x70
 800b398:	f85d eb04 	ldr.w	lr, [sp], #4
 800b39c:	b003      	add	sp, #12
 800b39e:	4770      	bx	lr
 800b3a0:	20000078 	.word	0x20000078
 800b3a4:	ffff0208 	.word	0xffff0208

0800b3a8 <strcat>:
 800b3a8:	b510      	push	{r4, lr}
 800b3aa:	4602      	mov	r2, r0
 800b3ac:	7814      	ldrb	r4, [r2, #0]
 800b3ae:	4613      	mov	r3, r2
 800b3b0:	3201      	adds	r2, #1
 800b3b2:	2c00      	cmp	r4, #0
 800b3b4:	d1fa      	bne.n	800b3ac <strcat+0x4>
 800b3b6:	3b01      	subs	r3, #1
 800b3b8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b3bc:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b3c0:	2a00      	cmp	r2, #0
 800b3c2:	d1f9      	bne.n	800b3b8 <strcat+0x10>
 800b3c4:	bd10      	pop	{r4, pc}

0800b3c6 <strchr>:
 800b3c6:	b2c9      	uxtb	r1, r1
 800b3c8:	4603      	mov	r3, r0
 800b3ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b3ce:	b11a      	cbz	r2, 800b3d8 <strchr+0x12>
 800b3d0:	428a      	cmp	r2, r1
 800b3d2:	d1f9      	bne.n	800b3c8 <strchr+0x2>
 800b3d4:	4618      	mov	r0, r3
 800b3d6:	4770      	bx	lr
 800b3d8:	2900      	cmp	r1, #0
 800b3da:	bf18      	it	ne
 800b3dc:	2300      	movne	r3, #0
 800b3de:	e7f9      	b.n	800b3d4 <strchr+0xe>

0800b3e0 <strcpy>:
 800b3e0:	4603      	mov	r3, r0
 800b3e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b3e6:	f803 2b01 	strb.w	r2, [r3], #1
 800b3ea:	2a00      	cmp	r2, #0
 800b3ec:	d1f9      	bne.n	800b3e2 <strcpy+0x2>
 800b3ee:	4770      	bx	lr

0800b3f0 <strncpy>:
 800b3f0:	b510      	push	{r4, lr}
 800b3f2:	3901      	subs	r1, #1
 800b3f4:	4603      	mov	r3, r0
 800b3f6:	b132      	cbz	r2, 800b406 <strncpy+0x16>
 800b3f8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800b3fc:	f803 4b01 	strb.w	r4, [r3], #1
 800b400:	3a01      	subs	r2, #1
 800b402:	2c00      	cmp	r4, #0
 800b404:	d1f7      	bne.n	800b3f6 <strncpy+0x6>
 800b406:	441a      	add	r2, r3
 800b408:	2100      	movs	r1, #0
 800b40a:	4293      	cmp	r3, r2
 800b40c:	d100      	bne.n	800b410 <strncpy+0x20>
 800b40e:	bd10      	pop	{r4, pc}
 800b410:	f803 1b01 	strb.w	r1, [r3], #1
 800b414:	e7f9      	b.n	800b40a <strncpy+0x1a>

0800b416 <strstr>:
 800b416:	780a      	ldrb	r2, [r1, #0]
 800b418:	b570      	push	{r4, r5, r6, lr}
 800b41a:	b96a      	cbnz	r2, 800b438 <strstr+0x22>
 800b41c:	bd70      	pop	{r4, r5, r6, pc}
 800b41e:	429a      	cmp	r2, r3
 800b420:	d109      	bne.n	800b436 <strstr+0x20>
 800b422:	460c      	mov	r4, r1
 800b424:	4605      	mov	r5, r0
 800b426:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d0f6      	beq.n	800b41c <strstr+0x6>
 800b42e:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800b432:	429e      	cmp	r6, r3
 800b434:	d0f7      	beq.n	800b426 <strstr+0x10>
 800b436:	3001      	adds	r0, #1
 800b438:	7803      	ldrb	r3, [r0, #0]
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d1ef      	bne.n	800b41e <strstr+0x8>
 800b43e:	4618      	mov	r0, r3
 800b440:	e7ec      	b.n	800b41c <strstr+0x6>
	...

0800b444 <_strtol_l.constprop.0>:
 800b444:	2b01      	cmp	r3, #1
 800b446:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b44a:	d001      	beq.n	800b450 <_strtol_l.constprop.0+0xc>
 800b44c:	2b24      	cmp	r3, #36	; 0x24
 800b44e:	d906      	bls.n	800b45e <_strtol_l.constprop.0+0x1a>
 800b450:	f7ff fd24 	bl	800ae9c <__errno>
 800b454:	2316      	movs	r3, #22
 800b456:	6003      	str	r3, [r0, #0]
 800b458:	2000      	movs	r0, #0
 800b45a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b45e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800b544 <_strtol_l.constprop.0+0x100>
 800b462:	460d      	mov	r5, r1
 800b464:	462e      	mov	r6, r5
 800b466:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b46a:	f814 700c 	ldrb.w	r7, [r4, ip]
 800b46e:	f017 0708 	ands.w	r7, r7, #8
 800b472:	d1f7      	bne.n	800b464 <_strtol_l.constprop.0+0x20>
 800b474:	2c2d      	cmp	r4, #45	; 0x2d
 800b476:	d132      	bne.n	800b4de <_strtol_l.constprop.0+0x9a>
 800b478:	782c      	ldrb	r4, [r5, #0]
 800b47a:	2701      	movs	r7, #1
 800b47c:	1cb5      	adds	r5, r6, #2
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d05b      	beq.n	800b53a <_strtol_l.constprop.0+0xf6>
 800b482:	2b10      	cmp	r3, #16
 800b484:	d109      	bne.n	800b49a <_strtol_l.constprop.0+0x56>
 800b486:	2c30      	cmp	r4, #48	; 0x30
 800b488:	d107      	bne.n	800b49a <_strtol_l.constprop.0+0x56>
 800b48a:	782c      	ldrb	r4, [r5, #0]
 800b48c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800b490:	2c58      	cmp	r4, #88	; 0x58
 800b492:	d14d      	bne.n	800b530 <_strtol_l.constprop.0+0xec>
 800b494:	786c      	ldrb	r4, [r5, #1]
 800b496:	2310      	movs	r3, #16
 800b498:	3502      	adds	r5, #2
 800b49a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800b49e:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800b4a2:	f04f 0c00 	mov.w	ip, #0
 800b4a6:	fbb8 f9f3 	udiv	r9, r8, r3
 800b4aa:	4666      	mov	r6, ip
 800b4ac:	fb03 8a19 	mls	sl, r3, r9, r8
 800b4b0:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800b4b4:	f1be 0f09 	cmp.w	lr, #9
 800b4b8:	d816      	bhi.n	800b4e8 <_strtol_l.constprop.0+0xa4>
 800b4ba:	4674      	mov	r4, lr
 800b4bc:	42a3      	cmp	r3, r4
 800b4be:	dd24      	ble.n	800b50a <_strtol_l.constprop.0+0xc6>
 800b4c0:	f1bc 0f00 	cmp.w	ip, #0
 800b4c4:	db1e      	blt.n	800b504 <_strtol_l.constprop.0+0xc0>
 800b4c6:	45b1      	cmp	r9, r6
 800b4c8:	d31c      	bcc.n	800b504 <_strtol_l.constprop.0+0xc0>
 800b4ca:	d101      	bne.n	800b4d0 <_strtol_l.constprop.0+0x8c>
 800b4cc:	45a2      	cmp	sl, r4
 800b4ce:	db19      	blt.n	800b504 <_strtol_l.constprop.0+0xc0>
 800b4d0:	fb06 4603 	mla	r6, r6, r3, r4
 800b4d4:	f04f 0c01 	mov.w	ip, #1
 800b4d8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b4dc:	e7e8      	b.n	800b4b0 <_strtol_l.constprop.0+0x6c>
 800b4de:	2c2b      	cmp	r4, #43	; 0x2b
 800b4e0:	bf04      	itt	eq
 800b4e2:	782c      	ldrbeq	r4, [r5, #0]
 800b4e4:	1cb5      	addeq	r5, r6, #2
 800b4e6:	e7ca      	b.n	800b47e <_strtol_l.constprop.0+0x3a>
 800b4e8:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800b4ec:	f1be 0f19 	cmp.w	lr, #25
 800b4f0:	d801      	bhi.n	800b4f6 <_strtol_l.constprop.0+0xb2>
 800b4f2:	3c37      	subs	r4, #55	; 0x37
 800b4f4:	e7e2      	b.n	800b4bc <_strtol_l.constprop.0+0x78>
 800b4f6:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800b4fa:	f1be 0f19 	cmp.w	lr, #25
 800b4fe:	d804      	bhi.n	800b50a <_strtol_l.constprop.0+0xc6>
 800b500:	3c57      	subs	r4, #87	; 0x57
 800b502:	e7db      	b.n	800b4bc <_strtol_l.constprop.0+0x78>
 800b504:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800b508:	e7e6      	b.n	800b4d8 <_strtol_l.constprop.0+0x94>
 800b50a:	f1bc 0f00 	cmp.w	ip, #0
 800b50e:	da05      	bge.n	800b51c <_strtol_l.constprop.0+0xd8>
 800b510:	2322      	movs	r3, #34	; 0x22
 800b512:	6003      	str	r3, [r0, #0]
 800b514:	4646      	mov	r6, r8
 800b516:	b942      	cbnz	r2, 800b52a <_strtol_l.constprop.0+0xe6>
 800b518:	4630      	mov	r0, r6
 800b51a:	e79e      	b.n	800b45a <_strtol_l.constprop.0+0x16>
 800b51c:	b107      	cbz	r7, 800b520 <_strtol_l.constprop.0+0xdc>
 800b51e:	4276      	negs	r6, r6
 800b520:	2a00      	cmp	r2, #0
 800b522:	d0f9      	beq.n	800b518 <_strtol_l.constprop.0+0xd4>
 800b524:	f1bc 0f00 	cmp.w	ip, #0
 800b528:	d000      	beq.n	800b52c <_strtol_l.constprop.0+0xe8>
 800b52a:	1e69      	subs	r1, r5, #1
 800b52c:	6011      	str	r1, [r2, #0]
 800b52e:	e7f3      	b.n	800b518 <_strtol_l.constprop.0+0xd4>
 800b530:	2430      	movs	r4, #48	; 0x30
 800b532:	2b00      	cmp	r3, #0
 800b534:	d1b1      	bne.n	800b49a <_strtol_l.constprop.0+0x56>
 800b536:	2308      	movs	r3, #8
 800b538:	e7af      	b.n	800b49a <_strtol_l.constprop.0+0x56>
 800b53a:	2c30      	cmp	r4, #48	; 0x30
 800b53c:	d0a5      	beq.n	800b48a <_strtol_l.constprop.0+0x46>
 800b53e:	230a      	movs	r3, #10
 800b540:	e7ab      	b.n	800b49a <_strtol_l.constprop.0+0x56>
 800b542:	bf00      	nop
 800b544:	0800e175 	.word	0x0800e175

0800b548 <strtol>:
 800b548:	4613      	mov	r3, r2
 800b54a:	460a      	mov	r2, r1
 800b54c:	4601      	mov	r1, r0
 800b54e:	4802      	ldr	r0, [pc, #8]	; (800b558 <strtol+0x10>)
 800b550:	6800      	ldr	r0, [r0, #0]
 800b552:	f7ff bf77 	b.w	800b444 <_strtol_l.constprop.0>
 800b556:	bf00      	nop
 800b558:	20000078 	.word	0x20000078

0800b55c <_vsniprintf_r>:
 800b55c:	b530      	push	{r4, r5, lr}
 800b55e:	4614      	mov	r4, r2
 800b560:	2c00      	cmp	r4, #0
 800b562:	b09b      	sub	sp, #108	; 0x6c
 800b564:	4605      	mov	r5, r0
 800b566:	461a      	mov	r2, r3
 800b568:	da05      	bge.n	800b576 <_vsniprintf_r+0x1a>
 800b56a:	238b      	movs	r3, #139	; 0x8b
 800b56c:	6003      	str	r3, [r0, #0]
 800b56e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b572:	b01b      	add	sp, #108	; 0x6c
 800b574:	bd30      	pop	{r4, r5, pc}
 800b576:	f44f 7302 	mov.w	r3, #520	; 0x208
 800b57a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b57e:	bf14      	ite	ne
 800b580:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800b584:	4623      	moveq	r3, r4
 800b586:	9302      	str	r3, [sp, #8]
 800b588:	9305      	str	r3, [sp, #20]
 800b58a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b58e:	9100      	str	r1, [sp, #0]
 800b590:	9104      	str	r1, [sp, #16]
 800b592:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b596:	4669      	mov	r1, sp
 800b598:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b59a:	f000 f881 	bl	800b6a0 <_svfiprintf_r>
 800b59e:	1c43      	adds	r3, r0, #1
 800b5a0:	bfbc      	itt	lt
 800b5a2:	238b      	movlt	r3, #139	; 0x8b
 800b5a4:	602b      	strlt	r3, [r5, #0]
 800b5a6:	2c00      	cmp	r4, #0
 800b5a8:	d0e3      	beq.n	800b572 <_vsniprintf_r+0x16>
 800b5aa:	9b00      	ldr	r3, [sp, #0]
 800b5ac:	2200      	movs	r2, #0
 800b5ae:	701a      	strb	r2, [r3, #0]
 800b5b0:	e7df      	b.n	800b572 <_vsniprintf_r+0x16>
	...

0800b5b4 <vsniprintf>:
 800b5b4:	b507      	push	{r0, r1, r2, lr}
 800b5b6:	9300      	str	r3, [sp, #0]
 800b5b8:	4613      	mov	r3, r2
 800b5ba:	460a      	mov	r2, r1
 800b5bc:	4601      	mov	r1, r0
 800b5be:	4803      	ldr	r0, [pc, #12]	; (800b5cc <vsniprintf+0x18>)
 800b5c0:	6800      	ldr	r0, [r0, #0]
 800b5c2:	f7ff ffcb 	bl	800b55c <_vsniprintf_r>
 800b5c6:	b003      	add	sp, #12
 800b5c8:	f85d fb04 	ldr.w	pc, [sp], #4
 800b5cc:	20000078 	.word	0x20000078

0800b5d0 <__malloc_lock>:
 800b5d0:	4801      	ldr	r0, [pc, #4]	; (800b5d8 <__malloc_lock+0x8>)
 800b5d2:	f7ff bd39 	b.w	800b048 <__retarget_lock_acquire_recursive>
 800b5d6:	bf00      	nop
 800b5d8:	200059c4 	.word	0x200059c4

0800b5dc <__malloc_unlock>:
 800b5dc:	4801      	ldr	r0, [pc, #4]	; (800b5e4 <__malloc_unlock+0x8>)
 800b5de:	f7ff bd34 	b.w	800b04a <__retarget_lock_release_recursive>
 800b5e2:	bf00      	nop
 800b5e4:	200059c4 	.word	0x200059c4

0800b5e8 <__ssputs_r>:
 800b5e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b5ec:	688e      	ldr	r6, [r1, #8]
 800b5ee:	429e      	cmp	r6, r3
 800b5f0:	4682      	mov	sl, r0
 800b5f2:	460c      	mov	r4, r1
 800b5f4:	4690      	mov	r8, r2
 800b5f6:	461f      	mov	r7, r3
 800b5f8:	d838      	bhi.n	800b66c <__ssputs_r+0x84>
 800b5fa:	898a      	ldrh	r2, [r1, #12]
 800b5fc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b600:	d032      	beq.n	800b668 <__ssputs_r+0x80>
 800b602:	6825      	ldr	r5, [r4, #0]
 800b604:	6909      	ldr	r1, [r1, #16]
 800b606:	eba5 0901 	sub.w	r9, r5, r1
 800b60a:	6965      	ldr	r5, [r4, #20]
 800b60c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b610:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b614:	3301      	adds	r3, #1
 800b616:	444b      	add	r3, r9
 800b618:	106d      	asrs	r5, r5, #1
 800b61a:	429d      	cmp	r5, r3
 800b61c:	bf38      	it	cc
 800b61e:	461d      	movcc	r5, r3
 800b620:	0553      	lsls	r3, r2, #21
 800b622:	d531      	bpl.n	800b688 <__ssputs_r+0xa0>
 800b624:	4629      	mov	r1, r5
 800b626:	f7ff fdb1 	bl	800b18c <_malloc_r>
 800b62a:	4606      	mov	r6, r0
 800b62c:	b950      	cbnz	r0, 800b644 <__ssputs_r+0x5c>
 800b62e:	230c      	movs	r3, #12
 800b630:	f8ca 3000 	str.w	r3, [sl]
 800b634:	89a3      	ldrh	r3, [r4, #12]
 800b636:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b63a:	81a3      	strh	r3, [r4, #12]
 800b63c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b640:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b644:	6921      	ldr	r1, [r4, #16]
 800b646:	464a      	mov	r2, r9
 800b648:	f7ff fd08 	bl	800b05c <memcpy>
 800b64c:	89a3      	ldrh	r3, [r4, #12]
 800b64e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b652:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b656:	81a3      	strh	r3, [r4, #12]
 800b658:	6126      	str	r6, [r4, #16]
 800b65a:	6165      	str	r5, [r4, #20]
 800b65c:	444e      	add	r6, r9
 800b65e:	eba5 0509 	sub.w	r5, r5, r9
 800b662:	6026      	str	r6, [r4, #0]
 800b664:	60a5      	str	r5, [r4, #8]
 800b666:	463e      	mov	r6, r7
 800b668:	42be      	cmp	r6, r7
 800b66a:	d900      	bls.n	800b66e <__ssputs_r+0x86>
 800b66c:	463e      	mov	r6, r7
 800b66e:	6820      	ldr	r0, [r4, #0]
 800b670:	4632      	mov	r2, r6
 800b672:	4641      	mov	r1, r8
 800b674:	f000 faa8 	bl	800bbc8 <memmove>
 800b678:	68a3      	ldr	r3, [r4, #8]
 800b67a:	1b9b      	subs	r3, r3, r6
 800b67c:	60a3      	str	r3, [r4, #8]
 800b67e:	6823      	ldr	r3, [r4, #0]
 800b680:	4433      	add	r3, r6
 800b682:	6023      	str	r3, [r4, #0]
 800b684:	2000      	movs	r0, #0
 800b686:	e7db      	b.n	800b640 <__ssputs_r+0x58>
 800b688:	462a      	mov	r2, r5
 800b68a:	f000 fab7 	bl	800bbfc <_realloc_r>
 800b68e:	4606      	mov	r6, r0
 800b690:	2800      	cmp	r0, #0
 800b692:	d1e1      	bne.n	800b658 <__ssputs_r+0x70>
 800b694:	6921      	ldr	r1, [r4, #16]
 800b696:	4650      	mov	r0, sl
 800b698:	f7ff fd0c 	bl	800b0b4 <_free_r>
 800b69c:	e7c7      	b.n	800b62e <__ssputs_r+0x46>
	...

0800b6a0 <_svfiprintf_r>:
 800b6a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6a4:	4698      	mov	r8, r3
 800b6a6:	898b      	ldrh	r3, [r1, #12]
 800b6a8:	061b      	lsls	r3, r3, #24
 800b6aa:	b09d      	sub	sp, #116	; 0x74
 800b6ac:	4607      	mov	r7, r0
 800b6ae:	460d      	mov	r5, r1
 800b6b0:	4614      	mov	r4, r2
 800b6b2:	d50e      	bpl.n	800b6d2 <_svfiprintf_r+0x32>
 800b6b4:	690b      	ldr	r3, [r1, #16]
 800b6b6:	b963      	cbnz	r3, 800b6d2 <_svfiprintf_r+0x32>
 800b6b8:	2140      	movs	r1, #64	; 0x40
 800b6ba:	f7ff fd67 	bl	800b18c <_malloc_r>
 800b6be:	6028      	str	r0, [r5, #0]
 800b6c0:	6128      	str	r0, [r5, #16]
 800b6c2:	b920      	cbnz	r0, 800b6ce <_svfiprintf_r+0x2e>
 800b6c4:	230c      	movs	r3, #12
 800b6c6:	603b      	str	r3, [r7, #0]
 800b6c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b6cc:	e0d1      	b.n	800b872 <_svfiprintf_r+0x1d2>
 800b6ce:	2340      	movs	r3, #64	; 0x40
 800b6d0:	616b      	str	r3, [r5, #20]
 800b6d2:	2300      	movs	r3, #0
 800b6d4:	9309      	str	r3, [sp, #36]	; 0x24
 800b6d6:	2320      	movs	r3, #32
 800b6d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b6dc:	f8cd 800c 	str.w	r8, [sp, #12]
 800b6e0:	2330      	movs	r3, #48	; 0x30
 800b6e2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b88c <_svfiprintf_r+0x1ec>
 800b6e6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b6ea:	f04f 0901 	mov.w	r9, #1
 800b6ee:	4623      	mov	r3, r4
 800b6f0:	469a      	mov	sl, r3
 800b6f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b6f6:	b10a      	cbz	r2, 800b6fc <_svfiprintf_r+0x5c>
 800b6f8:	2a25      	cmp	r2, #37	; 0x25
 800b6fa:	d1f9      	bne.n	800b6f0 <_svfiprintf_r+0x50>
 800b6fc:	ebba 0b04 	subs.w	fp, sl, r4
 800b700:	d00b      	beq.n	800b71a <_svfiprintf_r+0x7a>
 800b702:	465b      	mov	r3, fp
 800b704:	4622      	mov	r2, r4
 800b706:	4629      	mov	r1, r5
 800b708:	4638      	mov	r0, r7
 800b70a:	f7ff ff6d 	bl	800b5e8 <__ssputs_r>
 800b70e:	3001      	adds	r0, #1
 800b710:	f000 80aa 	beq.w	800b868 <_svfiprintf_r+0x1c8>
 800b714:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b716:	445a      	add	r2, fp
 800b718:	9209      	str	r2, [sp, #36]	; 0x24
 800b71a:	f89a 3000 	ldrb.w	r3, [sl]
 800b71e:	2b00      	cmp	r3, #0
 800b720:	f000 80a2 	beq.w	800b868 <_svfiprintf_r+0x1c8>
 800b724:	2300      	movs	r3, #0
 800b726:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b72a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b72e:	f10a 0a01 	add.w	sl, sl, #1
 800b732:	9304      	str	r3, [sp, #16]
 800b734:	9307      	str	r3, [sp, #28]
 800b736:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b73a:	931a      	str	r3, [sp, #104]	; 0x68
 800b73c:	4654      	mov	r4, sl
 800b73e:	2205      	movs	r2, #5
 800b740:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b744:	4851      	ldr	r0, [pc, #324]	; (800b88c <_svfiprintf_r+0x1ec>)
 800b746:	f7f4 fd4b 	bl	80001e0 <memchr>
 800b74a:	9a04      	ldr	r2, [sp, #16]
 800b74c:	b9d8      	cbnz	r0, 800b786 <_svfiprintf_r+0xe6>
 800b74e:	06d0      	lsls	r0, r2, #27
 800b750:	bf44      	itt	mi
 800b752:	2320      	movmi	r3, #32
 800b754:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b758:	0711      	lsls	r1, r2, #28
 800b75a:	bf44      	itt	mi
 800b75c:	232b      	movmi	r3, #43	; 0x2b
 800b75e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b762:	f89a 3000 	ldrb.w	r3, [sl]
 800b766:	2b2a      	cmp	r3, #42	; 0x2a
 800b768:	d015      	beq.n	800b796 <_svfiprintf_r+0xf6>
 800b76a:	9a07      	ldr	r2, [sp, #28]
 800b76c:	4654      	mov	r4, sl
 800b76e:	2000      	movs	r0, #0
 800b770:	f04f 0c0a 	mov.w	ip, #10
 800b774:	4621      	mov	r1, r4
 800b776:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b77a:	3b30      	subs	r3, #48	; 0x30
 800b77c:	2b09      	cmp	r3, #9
 800b77e:	d94e      	bls.n	800b81e <_svfiprintf_r+0x17e>
 800b780:	b1b0      	cbz	r0, 800b7b0 <_svfiprintf_r+0x110>
 800b782:	9207      	str	r2, [sp, #28]
 800b784:	e014      	b.n	800b7b0 <_svfiprintf_r+0x110>
 800b786:	eba0 0308 	sub.w	r3, r0, r8
 800b78a:	fa09 f303 	lsl.w	r3, r9, r3
 800b78e:	4313      	orrs	r3, r2
 800b790:	9304      	str	r3, [sp, #16]
 800b792:	46a2      	mov	sl, r4
 800b794:	e7d2      	b.n	800b73c <_svfiprintf_r+0x9c>
 800b796:	9b03      	ldr	r3, [sp, #12]
 800b798:	1d19      	adds	r1, r3, #4
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	9103      	str	r1, [sp, #12]
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	bfbb      	ittet	lt
 800b7a2:	425b      	neglt	r3, r3
 800b7a4:	f042 0202 	orrlt.w	r2, r2, #2
 800b7a8:	9307      	strge	r3, [sp, #28]
 800b7aa:	9307      	strlt	r3, [sp, #28]
 800b7ac:	bfb8      	it	lt
 800b7ae:	9204      	strlt	r2, [sp, #16]
 800b7b0:	7823      	ldrb	r3, [r4, #0]
 800b7b2:	2b2e      	cmp	r3, #46	; 0x2e
 800b7b4:	d10c      	bne.n	800b7d0 <_svfiprintf_r+0x130>
 800b7b6:	7863      	ldrb	r3, [r4, #1]
 800b7b8:	2b2a      	cmp	r3, #42	; 0x2a
 800b7ba:	d135      	bne.n	800b828 <_svfiprintf_r+0x188>
 800b7bc:	9b03      	ldr	r3, [sp, #12]
 800b7be:	1d1a      	adds	r2, r3, #4
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	9203      	str	r2, [sp, #12]
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	bfb8      	it	lt
 800b7c8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b7cc:	3402      	adds	r4, #2
 800b7ce:	9305      	str	r3, [sp, #20]
 800b7d0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b89c <_svfiprintf_r+0x1fc>
 800b7d4:	7821      	ldrb	r1, [r4, #0]
 800b7d6:	2203      	movs	r2, #3
 800b7d8:	4650      	mov	r0, sl
 800b7da:	f7f4 fd01 	bl	80001e0 <memchr>
 800b7de:	b140      	cbz	r0, 800b7f2 <_svfiprintf_r+0x152>
 800b7e0:	2340      	movs	r3, #64	; 0x40
 800b7e2:	eba0 000a 	sub.w	r0, r0, sl
 800b7e6:	fa03 f000 	lsl.w	r0, r3, r0
 800b7ea:	9b04      	ldr	r3, [sp, #16]
 800b7ec:	4303      	orrs	r3, r0
 800b7ee:	3401      	adds	r4, #1
 800b7f0:	9304      	str	r3, [sp, #16]
 800b7f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7f6:	4826      	ldr	r0, [pc, #152]	; (800b890 <_svfiprintf_r+0x1f0>)
 800b7f8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b7fc:	2206      	movs	r2, #6
 800b7fe:	f7f4 fcef 	bl	80001e0 <memchr>
 800b802:	2800      	cmp	r0, #0
 800b804:	d038      	beq.n	800b878 <_svfiprintf_r+0x1d8>
 800b806:	4b23      	ldr	r3, [pc, #140]	; (800b894 <_svfiprintf_r+0x1f4>)
 800b808:	bb1b      	cbnz	r3, 800b852 <_svfiprintf_r+0x1b2>
 800b80a:	9b03      	ldr	r3, [sp, #12]
 800b80c:	3307      	adds	r3, #7
 800b80e:	f023 0307 	bic.w	r3, r3, #7
 800b812:	3308      	adds	r3, #8
 800b814:	9303      	str	r3, [sp, #12]
 800b816:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b818:	4433      	add	r3, r6
 800b81a:	9309      	str	r3, [sp, #36]	; 0x24
 800b81c:	e767      	b.n	800b6ee <_svfiprintf_r+0x4e>
 800b81e:	fb0c 3202 	mla	r2, ip, r2, r3
 800b822:	460c      	mov	r4, r1
 800b824:	2001      	movs	r0, #1
 800b826:	e7a5      	b.n	800b774 <_svfiprintf_r+0xd4>
 800b828:	2300      	movs	r3, #0
 800b82a:	3401      	adds	r4, #1
 800b82c:	9305      	str	r3, [sp, #20]
 800b82e:	4619      	mov	r1, r3
 800b830:	f04f 0c0a 	mov.w	ip, #10
 800b834:	4620      	mov	r0, r4
 800b836:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b83a:	3a30      	subs	r2, #48	; 0x30
 800b83c:	2a09      	cmp	r2, #9
 800b83e:	d903      	bls.n	800b848 <_svfiprintf_r+0x1a8>
 800b840:	2b00      	cmp	r3, #0
 800b842:	d0c5      	beq.n	800b7d0 <_svfiprintf_r+0x130>
 800b844:	9105      	str	r1, [sp, #20]
 800b846:	e7c3      	b.n	800b7d0 <_svfiprintf_r+0x130>
 800b848:	fb0c 2101 	mla	r1, ip, r1, r2
 800b84c:	4604      	mov	r4, r0
 800b84e:	2301      	movs	r3, #1
 800b850:	e7f0      	b.n	800b834 <_svfiprintf_r+0x194>
 800b852:	ab03      	add	r3, sp, #12
 800b854:	9300      	str	r3, [sp, #0]
 800b856:	462a      	mov	r2, r5
 800b858:	4b0f      	ldr	r3, [pc, #60]	; (800b898 <_svfiprintf_r+0x1f8>)
 800b85a:	a904      	add	r1, sp, #16
 800b85c:	4638      	mov	r0, r7
 800b85e:	f3af 8000 	nop.w
 800b862:	1c42      	adds	r2, r0, #1
 800b864:	4606      	mov	r6, r0
 800b866:	d1d6      	bne.n	800b816 <_svfiprintf_r+0x176>
 800b868:	89ab      	ldrh	r3, [r5, #12]
 800b86a:	065b      	lsls	r3, r3, #25
 800b86c:	f53f af2c 	bmi.w	800b6c8 <_svfiprintf_r+0x28>
 800b870:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b872:	b01d      	add	sp, #116	; 0x74
 800b874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b878:	ab03      	add	r3, sp, #12
 800b87a:	9300      	str	r3, [sp, #0]
 800b87c:	462a      	mov	r2, r5
 800b87e:	4b06      	ldr	r3, [pc, #24]	; (800b898 <_svfiprintf_r+0x1f8>)
 800b880:	a904      	add	r1, sp, #16
 800b882:	4638      	mov	r0, r7
 800b884:	f000 f87a 	bl	800b97c <_printf_i>
 800b888:	e7eb      	b.n	800b862 <_svfiprintf_r+0x1c2>
 800b88a:	bf00      	nop
 800b88c:	0800e275 	.word	0x0800e275
 800b890:	0800e27f 	.word	0x0800e27f
 800b894:	00000000 	.word	0x00000000
 800b898:	0800b5e9 	.word	0x0800b5e9
 800b89c:	0800e27b 	.word	0x0800e27b

0800b8a0 <_printf_common>:
 800b8a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b8a4:	4616      	mov	r6, r2
 800b8a6:	4699      	mov	r9, r3
 800b8a8:	688a      	ldr	r2, [r1, #8]
 800b8aa:	690b      	ldr	r3, [r1, #16]
 800b8ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b8b0:	4293      	cmp	r3, r2
 800b8b2:	bfb8      	it	lt
 800b8b4:	4613      	movlt	r3, r2
 800b8b6:	6033      	str	r3, [r6, #0]
 800b8b8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b8bc:	4607      	mov	r7, r0
 800b8be:	460c      	mov	r4, r1
 800b8c0:	b10a      	cbz	r2, 800b8c6 <_printf_common+0x26>
 800b8c2:	3301      	adds	r3, #1
 800b8c4:	6033      	str	r3, [r6, #0]
 800b8c6:	6823      	ldr	r3, [r4, #0]
 800b8c8:	0699      	lsls	r1, r3, #26
 800b8ca:	bf42      	ittt	mi
 800b8cc:	6833      	ldrmi	r3, [r6, #0]
 800b8ce:	3302      	addmi	r3, #2
 800b8d0:	6033      	strmi	r3, [r6, #0]
 800b8d2:	6825      	ldr	r5, [r4, #0]
 800b8d4:	f015 0506 	ands.w	r5, r5, #6
 800b8d8:	d106      	bne.n	800b8e8 <_printf_common+0x48>
 800b8da:	f104 0a19 	add.w	sl, r4, #25
 800b8de:	68e3      	ldr	r3, [r4, #12]
 800b8e0:	6832      	ldr	r2, [r6, #0]
 800b8e2:	1a9b      	subs	r3, r3, r2
 800b8e4:	42ab      	cmp	r3, r5
 800b8e6:	dc26      	bgt.n	800b936 <_printf_common+0x96>
 800b8e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b8ec:	1e13      	subs	r3, r2, #0
 800b8ee:	6822      	ldr	r2, [r4, #0]
 800b8f0:	bf18      	it	ne
 800b8f2:	2301      	movne	r3, #1
 800b8f4:	0692      	lsls	r2, r2, #26
 800b8f6:	d42b      	bmi.n	800b950 <_printf_common+0xb0>
 800b8f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b8fc:	4649      	mov	r1, r9
 800b8fe:	4638      	mov	r0, r7
 800b900:	47c0      	blx	r8
 800b902:	3001      	adds	r0, #1
 800b904:	d01e      	beq.n	800b944 <_printf_common+0xa4>
 800b906:	6823      	ldr	r3, [r4, #0]
 800b908:	68e5      	ldr	r5, [r4, #12]
 800b90a:	6832      	ldr	r2, [r6, #0]
 800b90c:	f003 0306 	and.w	r3, r3, #6
 800b910:	2b04      	cmp	r3, #4
 800b912:	bf08      	it	eq
 800b914:	1aad      	subeq	r5, r5, r2
 800b916:	68a3      	ldr	r3, [r4, #8]
 800b918:	6922      	ldr	r2, [r4, #16]
 800b91a:	bf0c      	ite	eq
 800b91c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b920:	2500      	movne	r5, #0
 800b922:	4293      	cmp	r3, r2
 800b924:	bfc4      	itt	gt
 800b926:	1a9b      	subgt	r3, r3, r2
 800b928:	18ed      	addgt	r5, r5, r3
 800b92a:	2600      	movs	r6, #0
 800b92c:	341a      	adds	r4, #26
 800b92e:	42b5      	cmp	r5, r6
 800b930:	d11a      	bne.n	800b968 <_printf_common+0xc8>
 800b932:	2000      	movs	r0, #0
 800b934:	e008      	b.n	800b948 <_printf_common+0xa8>
 800b936:	2301      	movs	r3, #1
 800b938:	4652      	mov	r2, sl
 800b93a:	4649      	mov	r1, r9
 800b93c:	4638      	mov	r0, r7
 800b93e:	47c0      	blx	r8
 800b940:	3001      	adds	r0, #1
 800b942:	d103      	bne.n	800b94c <_printf_common+0xac>
 800b944:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b94c:	3501      	adds	r5, #1
 800b94e:	e7c6      	b.n	800b8de <_printf_common+0x3e>
 800b950:	18e1      	adds	r1, r4, r3
 800b952:	1c5a      	adds	r2, r3, #1
 800b954:	2030      	movs	r0, #48	; 0x30
 800b956:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b95a:	4422      	add	r2, r4
 800b95c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b960:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b964:	3302      	adds	r3, #2
 800b966:	e7c7      	b.n	800b8f8 <_printf_common+0x58>
 800b968:	2301      	movs	r3, #1
 800b96a:	4622      	mov	r2, r4
 800b96c:	4649      	mov	r1, r9
 800b96e:	4638      	mov	r0, r7
 800b970:	47c0      	blx	r8
 800b972:	3001      	adds	r0, #1
 800b974:	d0e6      	beq.n	800b944 <_printf_common+0xa4>
 800b976:	3601      	adds	r6, #1
 800b978:	e7d9      	b.n	800b92e <_printf_common+0x8e>
	...

0800b97c <_printf_i>:
 800b97c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b980:	7e0f      	ldrb	r7, [r1, #24]
 800b982:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b984:	2f78      	cmp	r7, #120	; 0x78
 800b986:	4691      	mov	r9, r2
 800b988:	4680      	mov	r8, r0
 800b98a:	460c      	mov	r4, r1
 800b98c:	469a      	mov	sl, r3
 800b98e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b992:	d807      	bhi.n	800b9a4 <_printf_i+0x28>
 800b994:	2f62      	cmp	r7, #98	; 0x62
 800b996:	d80a      	bhi.n	800b9ae <_printf_i+0x32>
 800b998:	2f00      	cmp	r7, #0
 800b99a:	f000 80d8 	beq.w	800bb4e <_printf_i+0x1d2>
 800b99e:	2f58      	cmp	r7, #88	; 0x58
 800b9a0:	f000 80a3 	beq.w	800baea <_printf_i+0x16e>
 800b9a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b9a8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b9ac:	e03a      	b.n	800ba24 <_printf_i+0xa8>
 800b9ae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b9b2:	2b15      	cmp	r3, #21
 800b9b4:	d8f6      	bhi.n	800b9a4 <_printf_i+0x28>
 800b9b6:	a101      	add	r1, pc, #4	; (adr r1, 800b9bc <_printf_i+0x40>)
 800b9b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b9bc:	0800ba15 	.word	0x0800ba15
 800b9c0:	0800ba29 	.word	0x0800ba29
 800b9c4:	0800b9a5 	.word	0x0800b9a5
 800b9c8:	0800b9a5 	.word	0x0800b9a5
 800b9cc:	0800b9a5 	.word	0x0800b9a5
 800b9d0:	0800b9a5 	.word	0x0800b9a5
 800b9d4:	0800ba29 	.word	0x0800ba29
 800b9d8:	0800b9a5 	.word	0x0800b9a5
 800b9dc:	0800b9a5 	.word	0x0800b9a5
 800b9e0:	0800b9a5 	.word	0x0800b9a5
 800b9e4:	0800b9a5 	.word	0x0800b9a5
 800b9e8:	0800bb35 	.word	0x0800bb35
 800b9ec:	0800ba59 	.word	0x0800ba59
 800b9f0:	0800bb17 	.word	0x0800bb17
 800b9f4:	0800b9a5 	.word	0x0800b9a5
 800b9f8:	0800b9a5 	.word	0x0800b9a5
 800b9fc:	0800bb57 	.word	0x0800bb57
 800ba00:	0800b9a5 	.word	0x0800b9a5
 800ba04:	0800ba59 	.word	0x0800ba59
 800ba08:	0800b9a5 	.word	0x0800b9a5
 800ba0c:	0800b9a5 	.word	0x0800b9a5
 800ba10:	0800bb1f 	.word	0x0800bb1f
 800ba14:	682b      	ldr	r3, [r5, #0]
 800ba16:	1d1a      	adds	r2, r3, #4
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	602a      	str	r2, [r5, #0]
 800ba1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ba20:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ba24:	2301      	movs	r3, #1
 800ba26:	e0a3      	b.n	800bb70 <_printf_i+0x1f4>
 800ba28:	6820      	ldr	r0, [r4, #0]
 800ba2a:	6829      	ldr	r1, [r5, #0]
 800ba2c:	0606      	lsls	r6, r0, #24
 800ba2e:	f101 0304 	add.w	r3, r1, #4
 800ba32:	d50a      	bpl.n	800ba4a <_printf_i+0xce>
 800ba34:	680e      	ldr	r6, [r1, #0]
 800ba36:	602b      	str	r3, [r5, #0]
 800ba38:	2e00      	cmp	r6, #0
 800ba3a:	da03      	bge.n	800ba44 <_printf_i+0xc8>
 800ba3c:	232d      	movs	r3, #45	; 0x2d
 800ba3e:	4276      	negs	r6, r6
 800ba40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ba44:	485e      	ldr	r0, [pc, #376]	; (800bbc0 <_printf_i+0x244>)
 800ba46:	230a      	movs	r3, #10
 800ba48:	e019      	b.n	800ba7e <_printf_i+0x102>
 800ba4a:	680e      	ldr	r6, [r1, #0]
 800ba4c:	602b      	str	r3, [r5, #0]
 800ba4e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ba52:	bf18      	it	ne
 800ba54:	b236      	sxthne	r6, r6
 800ba56:	e7ef      	b.n	800ba38 <_printf_i+0xbc>
 800ba58:	682b      	ldr	r3, [r5, #0]
 800ba5a:	6820      	ldr	r0, [r4, #0]
 800ba5c:	1d19      	adds	r1, r3, #4
 800ba5e:	6029      	str	r1, [r5, #0]
 800ba60:	0601      	lsls	r1, r0, #24
 800ba62:	d501      	bpl.n	800ba68 <_printf_i+0xec>
 800ba64:	681e      	ldr	r6, [r3, #0]
 800ba66:	e002      	b.n	800ba6e <_printf_i+0xf2>
 800ba68:	0646      	lsls	r6, r0, #25
 800ba6a:	d5fb      	bpl.n	800ba64 <_printf_i+0xe8>
 800ba6c:	881e      	ldrh	r6, [r3, #0]
 800ba6e:	4854      	ldr	r0, [pc, #336]	; (800bbc0 <_printf_i+0x244>)
 800ba70:	2f6f      	cmp	r7, #111	; 0x6f
 800ba72:	bf0c      	ite	eq
 800ba74:	2308      	moveq	r3, #8
 800ba76:	230a      	movne	r3, #10
 800ba78:	2100      	movs	r1, #0
 800ba7a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ba7e:	6865      	ldr	r5, [r4, #4]
 800ba80:	60a5      	str	r5, [r4, #8]
 800ba82:	2d00      	cmp	r5, #0
 800ba84:	bfa2      	ittt	ge
 800ba86:	6821      	ldrge	r1, [r4, #0]
 800ba88:	f021 0104 	bicge.w	r1, r1, #4
 800ba8c:	6021      	strge	r1, [r4, #0]
 800ba8e:	b90e      	cbnz	r6, 800ba94 <_printf_i+0x118>
 800ba90:	2d00      	cmp	r5, #0
 800ba92:	d04d      	beq.n	800bb30 <_printf_i+0x1b4>
 800ba94:	4615      	mov	r5, r2
 800ba96:	fbb6 f1f3 	udiv	r1, r6, r3
 800ba9a:	fb03 6711 	mls	r7, r3, r1, r6
 800ba9e:	5dc7      	ldrb	r7, [r0, r7]
 800baa0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800baa4:	4637      	mov	r7, r6
 800baa6:	42bb      	cmp	r3, r7
 800baa8:	460e      	mov	r6, r1
 800baaa:	d9f4      	bls.n	800ba96 <_printf_i+0x11a>
 800baac:	2b08      	cmp	r3, #8
 800baae:	d10b      	bne.n	800bac8 <_printf_i+0x14c>
 800bab0:	6823      	ldr	r3, [r4, #0]
 800bab2:	07de      	lsls	r6, r3, #31
 800bab4:	d508      	bpl.n	800bac8 <_printf_i+0x14c>
 800bab6:	6923      	ldr	r3, [r4, #16]
 800bab8:	6861      	ldr	r1, [r4, #4]
 800baba:	4299      	cmp	r1, r3
 800babc:	bfde      	ittt	le
 800babe:	2330      	movle	r3, #48	; 0x30
 800bac0:	f805 3c01 	strble.w	r3, [r5, #-1]
 800bac4:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800bac8:	1b52      	subs	r2, r2, r5
 800baca:	6122      	str	r2, [r4, #16]
 800bacc:	f8cd a000 	str.w	sl, [sp]
 800bad0:	464b      	mov	r3, r9
 800bad2:	aa03      	add	r2, sp, #12
 800bad4:	4621      	mov	r1, r4
 800bad6:	4640      	mov	r0, r8
 800bad8:	f7ff fee2 	bl	800b8a0 <_printf_common>
 800badc:	3001      	adds	r0, #1
 800bade:	d14c      	bne.n	800bb7a <_printf_i+0x1fe>
 800bae0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bae4:	b004      	add	sp, #16
 800bae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800baea:	4835      	ldr	r0, [pc, #212]	; (800bbc0 <_printf_i+0x244>)
 800baec:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800baf0:	6829      	ldr	r1, [r5, #0]
 800baf2:	6823      	ldr	r3, [r4, #0]
 800baf4:	f851 6b04 	ldr.w	r6, [r1], #4
 800baf8:	6029      	str	r1, [r5, #0]
 800bafa:	061d      	lsls	r5, r3, #24
 800bafc:	d514      	bpl.n	800bb28 <_printf_i+0x1ac>
 800bafe:	07df      	lsls	r7, r3, #31
 800bb00:	bf44      	itt	mi
 800bb02:	f043 0320 	orrmi.w	r3, r3, #32
 800bb06:	6023      	strmi	r3, [r4, #0]
 800bb08:	b91e      	cbnz	r6, 800bb12 <_printf_i+0x196>
 800bb0a:	6823      	ldr	r3, [r4, #0]
 800bb0c:	f023 0320 	bic.w	r3, r3, #32
 800bb10:	6023      	str	r3, [r4, #0]
 800bb12:	2310      	movs	r3, #16
 800bb14:	e7b0      	b.n	800ba78 <_printf_i+0xfc>
 800bb16:	6823      	ldr	r3, [r4, #0]
 800bb18:	f043 0320 	orr.w	r3, r3, #32
 800bb1c:	6023      	str	r3, [r4, #0]
 800bb1e:	2378      	movs	r3, #120	; 0x78
 800bb20:	4828      	ldr	r0, [pc, #160]	; (800bbc4 <_printf_i+0x248>)
 800bb22:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800bb26:	e7e3      	b.n	800baf0 <_printf_i+0x174>
 800bb28:	0659      	lsls	r1, r3, #25
 800bb2a:	bf48      	it	mi
 800bb2c:	b2b6      	uxthmi	r6, r6
 800bb2e:	e7e6      	b.n	800bafe <_printf_i+0x182>
 800bb30:	4615      	mov	r5, r2
 800bb32:	e7bb      	b.n	800baac <_printf_i+0x130>
 800bb34:	682b      	ldr	r3, [r5, #0]
 800bb36:	6826      	ldr	r6, [r4, #0]
 800bb38:	6961      	ldr	r1, [r4, #20]
 800bb3a:	1d18      	adds	r0, r3, #4
 800bb3c:	6028      	str	r0, [r5, #0]
 800bb3e:	0635      	lsls	r5, r6, #24
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	d501      	bpl.n	800bb48 <_printf_i+0x1cc>
 800bb44:	6019      	str	r1, [r3, #0]
 800bb46:	e002      	b.n	800bb4e <_printf_i+0x1d2>
 800bb48:	0670      	lsls	r0, r6, #25
 800bb4a:	d5fb      	bpl.n	800bb44 <_printf_i+0x1c8>
 800bb4c:	8019      	strh	r1, [r3, #0]
 800bb4e:	2300      	movs	r3, #0
 800bb50:	6123      	str	r3, [r4, #16]
 800bb52:	4615      	mov	r5, r2
 800bb54:	e7ba      	b.n	800bacc <_printf_i+0x150>
 800bb56:	682b      	ldr	r3, [r5, #0]
 800bb58:	1d1a      	adds	r2, r3, #4
 800bb5a:	602a      	str	r2, [r5, #0]
 800bb5c:	681d      	ldr	r5, [r3, #0]
 800bb5e:	6862      	ldr	r2, [r4, #4]
 800bb60:	2100      	movs	r1, #0
 800bb62:	4628      	mov	r0, r5
 800bb64:	f7f4 fb3c 	bl	80001e0 <memchr>
 800bb68:	b108      	cbz	r0, 800bb6e <_printf_i+0x1f2>
 800bb6a:	1b40      	subs	r0, r0, r5
 800bb6c:	6060      	str	r0, [r4, #4]
 800bb6e:	6863      	ldr	r3, [r4, #4]
 800bb70:	6123      	str	r3, [r4, #16]
 800bb72:	2300      	movs	r3, #0
 800bb74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bb78:	e7a8      	b.n	800bacc <_printf_i+0x150>
 800bb7a:	6923      	ldr	r3, [r4, #16]
 800bb7c:	462a      	mov	r2, r5
 800bb7e:	4649      	mov	r1, r9
 800bb80:	4640      	mov	r0, r8
 800bb82:	47d0      	blx	sl
 800bb84:	3001      	adds	r0, #1
 800bb86:	d0ab      	beq.n	800bae0 <_printf_i+0x164>
 800bb88:	6823      	ldr	r3, [r4, #0]
 800bb8a:	079b      	lsls	r3, r3, #30
 800bb8c:	d413      	bmi.n	800bbb6 <_printf_i+0x23a>
 800bb8e:	68e0      	ldr	r0, [r4, #12]
 800bb90:	9b03      	ldr	r3, [sp, #12]
 800bb92:	4298      	cmp	r0, r3
 800bb94:	bfb8      	it	lt
 800bb96:	4618      	movlt	r0, r3
 800bb98:	e7a4      	b.n	800bae4 <_printf_i+0x168>
 800bb9a:	2301      	movs	r3, #1
 800bb9c:	4632      	mov	r2, r6
 800bb9e:	4649      	mov	r1, r9
 800bba0:	4640      	mov	r0, r8
 800bba2:	47d0      	blx	sl
 800bba4:	3001      	adds	r0, #1
 800bba6:	d09b      	beq.n	800bae0 <_printf_i+0x164>
 800bba8:	3501      	adds	r5, #1
 800bbaa:	68e3      	ldr	r3, [r4, #12]
 800bbac:	9903      	ldr	r1, [sp, #12]
 800bbae:	1a5b      	subs	r3, r3, r1
 800bbb0:	42ab      	cmp	r3, r5
 800bbb2:	dcf2      	bgt.n	800bb9a <_printf_i+0x21e>
 800bbb4:	e7eb      	b.n	800bb8e <_printf_i+0x212>
 800bbb6:	2500      	movs	r5, #0
 800bbb8:	f104 0619 	add.w	r6, r4, #25
 800bbbc:	e7f5      	b.n	800bbaa <_printf_i+0x22e>
 800bbbe:	bf00      	nop
 800bbc0:	0800e286 	.word	0x0800e286
 800bbc4:	0800e297 	.word	0x0800e297

0800bbc8 <memmove>:
 800bbc8:	4288      	cmp	r0, r1
 800bbca:	b510      	push	{r4, lr}
 800bbcc:	eb01 0402 	add.w	r4, r1, r2
 800bbd0:	d902      	bls.n	800bbd8 <memmove+0x10>
 800bbd2:	4284      	cmp	r4, r0
 800bbd4:	4623      	mov	r3, r4
 800bbd6:	d807      	bhi.n	800bbe8 <memmove+0x20>
 800bbd8:	1e43      	subs	r3, r0, #1
 800bbda:	42a1      	cmp	r1, r4
 800bbdc:	d008      	beq.n	800bbf0 <memmove+0x28>
 800bbde:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bbe2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bbe6:	e7f8      	b.n	800bbda <memmove+0x12>
 800bbe8:	4402      	add	r2, r0
 800bbea:	4601      	mov	r1, r0
 800bbec:	428a      	cmp	r2, r1
 800bbee:	d100      	bne.n	800bbf2 <memmove+0x2a>
 800bbf0:	bd10      	pop	{r4, pc}
 800bbf2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bbf6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bbfa:	e7f7      	b.n	800bbec <memmove+0x24>

0800bbfc <_realloc_r>:
 800bbfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc00:	4680      	mov	r8, r0
 800bc02:	4614      	mov	r4, r2
 800bc04:	460e      	mov	r6, r1
 800bc06:	b921      	cbnz	r1, 800bc12 <_realloc_r+0x16>
 800bc08:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bc0c:	4611      	mov	r1, r2
 800bc0e:	f7ff babd 	b.w	800b18c <_malloc_r>
 800bc12:	b92a      	cbnz	r2, 800bc20 <_realloc_r+0x24>
 800bc14:	f7ff fa4e 	bl	800b0b4 <_free_r>
 800bc18:	4625      	mov	r5, r4
 800bc1a:	4628      	mov	r0, r5
 800bc1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc20:	f000 f81b 	bl	800bc5a <_malloc_usable_size_r>
 800bc24:	4284      	cmp	r4, r0
 800bc26:	4607      	mov	r7, r0
 800bc28:	d802      	bhi.n	800bc30 <_realloc_r+0x34>
 800bc2a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bc2e:	d812      	bhi.n	800bc56 <_realloc_r+0x5a>
 800bc30:	4621      	mov	r1, r4
 800bc32:	4640      	mov	r0, r8
 800bc34:	f7ff faaa 	bl	800b18c <_malloc_r>
 800bc38:	4605      	mov	r5, r0
 800bc3a:	2800      	cmp	r0, #0
 800bc3c:	d0ed      	beq.n	800bc1a <_realloc_r+0x1e>
 800bc3e:	42bc      	cmp	r4, r7
 800bc40:	4622      	mov	r2, r4
 800bc42:	4631      	mov	r1, r6
 800bc44:	bf28      	it	cs
 800bc46:	463a      	movcs	r2, r7
 800bc48:	f7ff fa08 	bl	800b05c <memcpy>
 800bc4c:	4631      	mov	r1, r6
 800bc4e:	4640      	mov	r0, r8
 800bc50:	f7ff fa30 	bl	800b0b4 <_free_r>
 800bc54:	e7e1      	b.n	800bc1a <_realloc_r+0x1e>
 800bc56:	4635      	mov	r5, r6
 800bc58:	e7df      	b.n	800bc1a <_realloc_r+0x1e>

0800bc5a <_malloc_usable_size_r>:
 800bc5a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bc5e:	1f18      	subs	r0, r3, #4
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	bfbc      	itt	lt
 800bc64:	580b      	ldrlt	r3, [r1, r0]
 800bc66:	18c0      	addlt	r0, r0, r3
 800bc68:	4770      	bx	lr
	...

0800bc6c <_init>:
 800bc6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc6e:	bf00      	nop
 800bc70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc72:	bc08      	pop	{r3}
 800bc74:	469e      	mov	lr, r3
 800bc76:	4770      	bx	lr

0800bc78 <_fini>:
 800bc78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc7a:	bf00      	nop
 800bc7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc7e:	bc08      	pop	{r3}
 800bc80:	469e      	mov	lr, r3
 800bc82:	4770      	bx	lr
