============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Dec 15 2022  03:01:16 pm
  Module:                 riscv_steel_core
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-70 ps) Late External Delay Assertion at pin csr_file_instance_RC_CG_HIER_INST7/g12/B
          Group: clock
     Startpoint: (F) csr_file_instance_RC_CG_HIER_INST7/enl_reg/GN
          Clock: (F) clock
       Endpoint: (F) csr_file_instance_RC_CG_HIER_INST7/g12/B
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-       0                  
     Required Time:=    2000                  
      Launch Clock:-    1000                  
         Data Path:-    1070                  
             Slack:=     -70                  

#-------------------------------------------------------------------------------------------------------------------
#                 Timing Point                  Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                          (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------
  csr_file_instance_RC_CG_HIER_INST7/enl_reg/GN -       -     F     (arrival)            -    -     -     -    1000 
  -                                             -       -     F     latch_d_arrival      -    -     -     -    1837 
  csr_file_instance_RC_CG_HIER_INST7/enl_reg/Q  -       -     F     DLLQX1               1  8.2    98  1070    2070 
  csr_file_instance_RC_CG_HIER_INST7/g12/B      (b)     -     F     AND2X0               -    -     -     0    2070 
#-------------------------------------------------------------------------------------------------------------------

(b) : Timing paths are broken.

