;redcode
;assert 1
	SPL -9, @-12
	SPL -9, @-12
	SUB 421, 1
	ADD #270, 0
	CMP 12, @0
	SPL 0, <54
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	JMZ -1, @-20
	JMZ <30, 9
	JMZ -1, @-20
	SUB @121, <106
	SUB @121, <106
	SUB @121, <106
	SLT 0, 597
	SLT 1, <0
	SLT 1, <0
	SUB @0, @2
	SUB #129, 109
	SLT 1, <0
	DJN 1, @0
	SLT 10, 20
	ADD 10, 20
	DJN 1, @0
	SUB 207, 10
	JMZ <30, 9
	SUB @121, <106
	DJN <30, 9
	SLT 70, <0
	SLT 70, <0
	SLT 1, <0
	JMP 1, @0
	ADD 212, 60
	SPL -9, @-12
	SPL 0, <54
	SPL -9, @-12
	SPL 0, <54
	JMZ -90, @0
	DJN -11, @-20
	CMP 421, 1
	SPL -9, @-12
	CMP 421, 1
	CMP 421, 1
	JMZ <172, #-10
	JMZ <172, #-10
	ADD #270, 0
	ADD #273, 0
	ADD #273, 0
	JMZ <172, #-10
