<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>Performing Simulation with Cadence NC-Verilog</title><link rel="Prev" href="Performing_Simulation_with_Aldec_Active_HDL.htm" title="Previous" /><link rel="Next" href="Performing_Simulation_with_Cadence_NC_VHDL.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/simulation.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="psJqD_002fYlgKB0P90fBED5jrg" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/User%20Guides/Simulation/Performing_Simulation_with_Cadence_NC_Verilog.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Getting%20Startred/Getting_Started.htm">User Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="simulating_the_design.htm#1025268">Simulating the Design</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="Third_Party_Simulators.htm#1025268">Third-Party Simulators</a> &gt; Performing Simulation with Cadence NC-Verilog</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h3 id="ww1025268" class="Heading2"><span></span>Performing Simulation with Cadence NC-Verilog</h3><p id="ww1025269" class="BodyAfterHead"><span></span>This section explains how to perform simulation with Cadence NC-Verilog.</p><h5 id="ww1025270" class="HeadingRunIn"><span></span>Setting Lattice Semiconductor Libraries</h5><p id="ww1025271" class="BodyAfterHead"><span></span>Before simulating Lattice Semiconductor FPGA designs in the Cadence NC-Verilog simulator, you must perform the following steps to specify the Lattice Semiconductor simulation libraries.</p><h5 id="ww1025272" class="HeadingRunIn"><span></span>Creating Library Definition Files</h5><p id="ww1025273" class="BodyAfterHead"><span></span>Before using the NC-Verilog simulator to simulate your design project, you must first create two library definition files named hdl.var and cds.lib in your project folder. The hdl.var and cds.lib files define which libraries are accessible and where they are located. The hdl.var file contains optional statements that can be used to define variables such as the default work library, and the cds.lib file contains statements that map logical library names to their physical directory paths.</p><p id="ww1025274" class="Body"><span></span>For example, your local hdl.var file may include the following:</p><pre id="ww1025275" class="Code">DEFINE work work</pre><p id="ww1025276" class="Body"><span></span>Your local cds.lib file can include the following:</p><pre id="ww1034080" class="Code">DEFINE ecp5u_vlog &lt;<code class="CodeVariable">compile_dir</code>&gt;/ecp5u_vlog</pre><pre id="ww1034997" class="Code">DEFINE ecp5um_vlog &lt;<code class="CodeVariable">compile_dir</code>&gt;/ecp5u_vlog</pre><pre id="ww1034076" class="Code">DEFINE ec_vlog &lt;<code class="CodeVariable">compile_dir</code>&gt;/ec_vlog</pre><pre id="ww1025278" class="Code">DEFINE ecp_vlog &lt;<code class="CodeVariable">compile_dir</code>&gt;/ecp_vlog</pre><pre id="ww1035041" class="Code">DEFINE ecp2_vlog &lt;<span style="font-style: italic">compile_dir</span>&gt;/ecp2_vlog</pre><pre id="ww1035042" class="Code">DEFINE ecp2m_vlog &lt;<span style="font-style: italic">compile_dir&gt;</span>/ecp2_vlog</pre><pre id="ww1035043" class="Code">DEFINE ecp3_vlog &lt;<span style="font-style: italic">compile_dir</span>&gt;/ecp3_vlog</pre><pre id="ww1025279" class="Code">DEFINE xp_vlog &lt;<code class="CodeVariable">compile_dir</code>&gt;/xp_vlog</pre><pre id="ww1027170" class="Code">DEFINE xp2_vlog &lt;<span style="font-style: italic">compile_dir</span>&gt;/xp2_vlog</pre><pre id="ww1025280" class="Code">DEFINE machxo_vlog &lt;<code class="CodeVariable">compile_dir</code>&gt;/machxo_vlog</pre><pre id="ww1027142" class="Code">DEFINE machxo2_vlog &lt;<code class="CodeVariable">compile_dir</code>&gt;/machxo2_vlog</pre><pre id="ww1043358" class="Code">DEFINE machxo3d_vlog &lt;<code class="CodeVariable">compile_dir</code>&gt;/machxo3d_vlog</pre><pre id="ww1034106" class="Code">DEFINE machxo3l_vlog &lt;<code class="CodeVariable">compile_dir</code>&gt;/machxo3l_vlog</pre><pre id="ww1034118" class="Code">DEFINE lptm_vlog &lt;<code class="CodeVariable">compile_dir</code>&gt;/lptm_vlog</pre><pre id="ww1034130" class="Code">DEFINE lptm2_vlog &lt;<code class="CodeVariable">compile_dir</code>&gt;/lptm2_vlog</pre><pre id="ww1042674" class="Code">DEFINE lifmd_vlog &lt;<code class="CodeVariable">compile_dir</code>&gt;/lifmd_vlog</pre><pre id="ww1046139" class="Code">DEFINE lifmdf_vlog &lt;<code class="CodeVariable">compile_dir</code>&gt;/lifmdf_vlog</pre><pre id="ww1047092" class="Code">DEFINE lfmnx_vlog &lt;<code class="CodeVariable">compile_dir</code>&gt;/lfmnx_vlog</pre><pre id="ww1035018" class="Code">DEFINE sc_vlog &lt;<span style="font-style: italic">compile_dir</span>&gt;/sc_vlog</pre><pre id="ww1035019" class="Code">DEFINE scm_vlog &lt;<span style="font-style: italic">compile_dir</span>&gt;/sc_vlog</pre><pre id="ww1025289" class="Code">DEFINE work ./work</pre><div class="ww_skin_page_overflow"><table class="Note" cellspacing="0" summary=""><caption class="NoteTitle" style="caption-side: top"><div id="ww1025286" class="NoteTitle">Note</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1025288" class="CellBody"><span></span>&lt;<span style="font-style: italic">compile_dir</span>&gt; refers to the location of the compiled device libraries.</div></td></tr></table></div><p id="ww1025290" class="Body"><span></span>Cadence provides a utility called NCLaunch to set up the necessary initialization files and to compile the Verilog source libraries. NCLaunch is available as part of the 2.1 and later releases. Otherwise, setting up the initialization files and compiling the Verilog source libraries is a manual process.</p><p id="ww1025291" class="Body"><span></span>You can create the hdl.var and cds.lib files with any text editor. You must map the physical locations to the logical names before proceeding to the next step. On the Linux platform, you can create these names by using the mkdir command as follows:</p><pre id="ww1034194" class="Code">mkdir -p &lt;<code class="CodeVariable">compile_dir</code>&gt;/ecp5u_vlog</pre><pre id="ww1034195" class="Code">mkdir -p &lt;<code class="CodeVariable">compile_dir</code>&gt;/ec_vlog</pre><pre id="ww1034196" class="Code">mkdir -p &lt;<code class="CodeVariable">compile_dir</code>&gt;/ecp_vlog</pre><pre id="ww1027195" class="Code">mkdir -p &lt;<span style="font-style: italic">compile_dir</span>&gt;/ecp2_vlog</pre><pre id="ww1027199" class="Code">mkdir -p &lt;<span style="font-style: italic">compile_dir</span>&gt;/ecp3_vlog</pre><pre id="ww1025294" class="Code">mkdir -p &lt;<code class="CodeVariable">compile_dir</code>&gt;/xp_vlog</pre><pre id="ww1027208" class="Code">mkdir -p &lt;<span style="font-style: italic">compile_dir</span>&gt;/xp2_vlog</pre><pre id="ww1027210" class="Code">mkdir -p &lt;<code class="CodeVariable">compile_dir</code>&gt;/machxo_vlog</pre><pre id="ww1027179" class="Code">mkdir -p &lt;<code class="CodeVariable">compile_dir</code>&gt;/machxo2_vlog</pre><pre id="ww1043473" class="Code">mkdir -p &lt;<code class="CodeVariable">compile_dir</code>&gt;/machxo3d_vlog</pre><pre id="ww1034220" class="Code">mkdir -p &lt;<code class="CodeVariable">compile_dir</code>&gt;/machxo3l_vlog</pre><pre id="ww1034235" class="Code">mkdir -p &lt;<code class="CodeVariable">compile_dir</code>&gt;/lptm_vlog</pre><pre id="ww1034250" class="Code">mkdir -p &lt;<code class="CodeVariable">compile_dir</code>&gt;/lptm2_vlog</pre><pre id="ww1042679" class="Code">mkdir -p &lt;<code class="CodeVariable">compile_dir</code>&gt;/lifmd_vlog</pre><pre id="ww1046144" class="Code">mkdir -p &lt;<code class="CodeVariable">compile_dir</code>&gt;/lifmdf_vlog</pre><pre id="ww1047120" class="Code">mkdir -p &lt;<code class="CodeVariable">compile_dir</code>&gt;/lfmnx_vlog</pre><pre id="ww1025296" class="Code">mkdir -p &lt;<span style="font-style: italic">compile_dir</span>&gt;/sc_vlog</pre><p id="ww1025299" class="Body"><span></span>If you want the logical library names to be available for all designs, use INCLUDE or SOFTINCLUDE in the location of your master hdl.var and cds.lib files.</p><p id="ww1025300" class="Body"><span></span>For example, you can add the following line to your master cds.lib file:</p><pre id="ww1025306" class="Code">INCLUDE $<code class="CodeVariable">path</code>/cds.lib</pre><div class="ww_skin_page_overflow"><table class="Note" cellspacing="0" summary=""><caption class="NoteTitle" style="caption-side: top"><div id="ww1025303" class="NoteTitle">Note</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1025305" class="CellBody"><span></span>The<span style="font-style: italic"> path</span> variable specifies the location of your own cds.lib file.</div></td></tr></table></div><p id="ww1025307" class="Body"><span></span>Or, you can directly include the library definitions in the master hdl.var and cds.lib files.</p><p id="ww1025308" class="Body"><span></span>Now the master hdl.var and cds.lib files include the Lattice Semiconductor library definitions. The next time that you want to simulate Lattice Semiconductor designs in the NC-Verilog simulator, you do not need to create you own hdl.var and cds.lib files again.</p><h5 id="ww1025309" class="HeadingRunIn"><span></span>Parsing and Analyzing Lattice Semiconductor Simulation Libraries</h5><p id="ww1025310" class="BodyAfterHead"><span></span>After creating your own hdl.var and cds.lib files, you must parse and analyze the Lattice Semiconductor simulation libraries by using the NC-Verilog simulator. These libraries must be parsed and analyzed only once.</p><p id="ww1025311" class="Body"><span></span>To parse and analyze Lattice Semiconductor Verilog simulation libraries, run the following commands in the NC-Verilog simulator:</p><div id="ww1034283" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>ECP5U Verilog:</div><pre id="ww1034284" class="CodeIndented">ncvlog -messages -work ecp5u_vlog</pre><pre id="ww1034285" class="CodeIndented">$<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/verilog/ecp5u/*.v</pre><div id="ww1034279" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LatticeEC Verilog:</div><pre id="ww1025313" class="CodeIndented">ncvlog -messages -work ec_vlog</pre><pre id="ww1025314" class="CodeIndented">$<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/verilog/ec/*.v</pre><div id="ww1025315" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LatticeECP Verilog:</div><pre id="ww1025316" class="CodeIndented">ncvlog -messages -work ecp_vlog</pre><pre id="ww1025317" class="CodeIndented">$<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/verilog/ecp/*.v</pre><div id="ww1025318" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LatticeECP2 Verilog:</div><pre id="ww1025319" class="CodeIndented">ncvlog -messages -work ecp2_vlog<br />$<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/verilog/ecp2/*.v</pre><div id="ww1027233" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LatticeECP3 Verilog:</div><pre id="ww1030201" class="CodeIndented">ncvlog -messages -work ecp3_vlog<br />$<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/verilog/ecp3/*.v</pre><div id="ww1029467" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LatticeXP Verilog:</div><pre id="ww1025321" class="CodeIndented">ncvlog -messages -work xp_vlog</pre><pre id="ww1025322" class="CodeIndented">$<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/verilog/xp/*.v</pre><div id="ww1025323" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LatticeXP2 Verilog:</div><pre id="ww1025324" class="CodeIndented">ncvlog -messages -work xp2_vlog<br />$<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/verilog/xp2/*.v</pre><div id="ww1025325" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>MachXO Verilog:</div><pre id="ww1025326" class="CodeIndented">ncvlog -messages -work machxo_vlog</pre><pre id="ww1025327" class="CodeIndented">$<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/verilog/machxo/*.v</pre><div id="ww1027220" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>MachXO2 Verilog:</div><pre id="ww1027221" class="CodeIndented">ncvlog -messages -work machxo2_vlog</pre><pre id="ww1027222" class="CodeIndented">$<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/verilog/machxo2/*.v</pre><div id="ww1043514" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>MachXO3D Verilog:</div><pre id="ww1043526" class="CodeIndented">ncvlog -messages -work machxo3d_vlog</pre><pre id="ww1043527" class="CodeIndented">$<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/verilog/machxo3d/*.v</pre><div id="ww1034326" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>MachXO3L Verilog:</div><pre id="ww1034327" class="CodeIndented">ncvlog -messages -work machxo3l_vlog</pre><pre id="ww1034328" class="CodeIndented">$<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/verilog/machxo3l/*.v</pre><div id="ww1034354" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Platform Manager Verilog:</div><pre id="ww1034355" class="CodeIndented">ncvlog -messages -work lptm_vlog</pre><pre id="ww1034356" class="CodeIndented">$<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/verilog/lptm/*.v</pre><div id="ww1034368" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Platform Manager 2 Verilog:</div><pre id="ww1034369" class="CodeIndented">ncvlog -messages -work lptm2_vlog</pre><pre id="ww1034370" class="CodeIndented">$<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/verilog/lptm2/*.v</pre><div id="ww1034322" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LatticeSC Verilog:</div><pre id="ww1025329" class="CodeIndented">ncvlog -messages -work sc_vlog<br />$<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/verilog/sc/*.v</pre><div id="ww1042684" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LIFMD Verilog:</div><pre id="ww1042685" class="CodeIndented">ncvlog -messages -work lifmd_vlog<br />$<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/verilog/lifmd/*.v</pre><div id="ww1046149" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LIFMDF Verilog:</div><pre id="ww1046150" class="CodeIndented">ncvlog -messages -work lifmdf_vlog<br />$<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/verilog/lifmdf/*.v</pre><div id="ww1047149" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LFMNX Verilog:</div><pre id="ww1047150" class="CodeIndented">ncvlog -messages -work lfmnx_vlog<br />$<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/verilog/lfmnx/*.v</pre><pre id="ww1047141" class="CodeIndented">&nbsp;</pre><h5 id="ww1025330" class="HeadingRunIn"><span></span>Functional RTL Simulation</h5><p id="ww1025331" class="BodyAfterHead"><span></span>Use the following commands to perform a functional RTL simulation with one of the libraries shown in <span class="Hyperlink"><a href="../../User%20Guides/Simulation/Simulation_Library_Files.htm#ww1042859" title="Simulation Library Files">this table</a></span>:</p><pre id="ww1025335" class="Code">rm –rf work</pre><pre id="ww1025336" class="Code">mkdir work</pre><pre id="ww1025337" class="Code">ncvlog -work work <span style="font-style: italic">&lt;</span><code class="CodeVariable">design_name</code><span style="font-style: italic">&gt;</span>.v <span style="font-style: italic">&lt;</span><code class="CodeVariable">test_bench</code><span style="font-style: italic">&gt;</span>.v </pre><pre id="ww1025338" class="Code">ncelab -lib_binding –access +rwc work.&lt;<code class="CodeVariable">test_bench</code>&gt;</pre><pre id="ww1025344" class="Code">ncsim -GUI work.&lt;<code class="CodeVariable">test_bench</code>&gt;</pre><div class="ww_skin_page_overflow"><table class="Note" cellspacing="0" summary=""><caption class="NoteTitle" style="caption-side: top"><div id="ww1025341" class="NoteTitle">Note</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1025343" class="CellBody"><span></span><span style="font-size: 10.0pt">I</span>f you are using NCSim version 5.4 or older, remove the –lib_binding option from the ncelab command.</div></td></tr></table></div><h5 id="ww1025345" class="HeadingRunIn"><span></span>Post-Map and Place-and-Route Gate-Level Simulation</h5><p id="ww1025346" class="BodyAfterHead"><span></span>Use the following commands to perform post-map and place-and-route gate-level simulation:</p><pre id="ww1025347" class="Code">rm –rf work</pre><pre id="ww1025348" class="Code">mkdir work</pre><pre id="ww1025349" class="Code">ncvlog -work work <span style="font-style: italic">&lt;</span><code class="CodeVariable">design_name</code><span style="font-style: italic">&gt;</span>.vo <span style="font-style: italic">&lt;</span><code class="CodeVariable">test_bench</code><span style="font-style: italic">&gt;</span>.v </pre><pre id="ww1025350" class="Code">ncelab -lib_binding –access +rwc work.&lt;<code class="CodeVariable">test_bench</code>&gt;</pre><pre id="ww1025351" class="Code">ncsim -GUI work.&lt;<code class="CodeVariable">test_bench</code>&gt;</pre><h5 id="ww1025352" class="HeadingRunIn"><span></span>Post-Map and Place-and-Route Gate-Level Simulation with Timing</h5><p id="ww1025353" class="BodyAfterHead"><span></span>Use the following procedure to perform post-map and place-and-route gate-level simulation with timing:</p><div id="ww1025354" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>1.	</span></span>Add the sdf_annotate line at the top-level test bench:</div><pre id="ww1025355" class="CodeIndented">$sdf_annotate ("&lt;<code class="CodeVariable">design_name</code>&gt;.sdf", &lt;<code class="CodeVariable">design_name</code>&gt;, ,&lt;<code class="CodeVariable">sdf_log</code><span style="font-style: italic">&gt;</span>, "MAXIMUM");</pre><div id="ww1025356" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>2.	</span></span>Use the following commands to perform the simulation:</div><pre id="ww1025357" class="CodeIndented">rm –rf work</pre><pre id="ww1025358" class="CodeIndented">mkdir work</pre><pre id="ww1025359" class="CodeIndented">ncvlog -work work <span style="font-style: italic">&lt;</span><code class="CodeVariable">design_name</code><span style="font-style: italic">&gt;</span>.vo <span style="font-style: italic">&lt;</span><code class="CodeVariable">test_bench</code><span style="font-style: italic">&gt;</span>.v </pre><pre id="ww1025360" class="CodeIndented">ncelab -lib_binding –access +rwc work.&lt;<code class="CodeVariable">test_bench</code>&gt;</pre><pre id="ww1025361" class="CodeIndented">ncsim -GUI work.&lt;<code class="CodeVariable">test_bench</code>&gt;</pre><h5 id="ww1029255" class="HeadingRunIn"><span></span>See Also</h5><p id="ww1029259" class="Body" style="vertical-align: baseline"><span></span><span class="Hyperlink"><a href="../../User%20Guides/Simulation/Third_Party_Simulators.htm#ww1028923" title="Third-Party Simulators">Third-Party Simulators</a></span></p></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>