{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 15 16:18:31 2024 " "Info: Processing started: Mon Apr 15 16:18:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off one_wire -c one_wire " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off one_wire -c one_wire" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../FPGA_WIRE/one_wire.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../FPGA_WIRE/one_wire.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_wire " "Info: Found entity 1: one_wire" {  } { { "../FPGA_WIRE/one_wire.v" "" { Text "C:/Users/KDD/Desktop/FPGA 1 Wire/FPGA_WIRE/one_wire.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mcpd one_wire.v(114) " "Warning (10236): Verilog HDL Implicit Net warning at one_wire.v(114): created implicit net for \"mcpd\"" {  } { { "../FPGA_WIRE/one_wire.v" "" { Text "C:/Users/KDD/Desktop/FPGA 1 Wire/FPGA_WIRE/one_wire.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "one_wire " "Info: Elaborating entity \"one_wire\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcpd one_wire.v(114) " "Warning (10036): Verilog HDL or VHDL warning at one_wire.v(114): object \"mcpd\" assigned a value but never read" {  } { { "../FPGA_WIRE/one_wire.v" "" { Text "C:/Users/KDD/Desktop/FPGA 1 Wire/FPGA_WIRE/one_wire.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_bit_timeslot_counter one_wire.v(41) " "Warning (10036): Verilog HDL or VHDL warning at one_wire.v(41): object \"write_bit_timeslot_counter\" assigned a value but never read" {  } { { "../FPGA_WIRE/one_wire.v" "" { Text "C:/Users/KDD/Desktop/FPGA 1 Wire/FPGA_WIRE/one_wire.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timeout_counter one_wire.v(42) " "Warning (10036): Verilog HDL or VHDL warning at one_wire.v(42): object \"timeout_counter\" assigned a value but never read" {  } { { "../FPGA_WIRE/one_wire.v" "" { Text "C:/Users/KDD/Desktop/FPGA 1 Wire/FPGA_WIRE/one_wire.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "quantity_of_bytes one_wire.v(115) " "Warning (10036): Verilog HDL or VHDL warning at one_wire.v(115): object \"quantity_of_bytes\" assigned a value but never read" {  } { { "../FPGA_WIRE/one_wire.v" "" { Text "C:/Users/KDD/Desktop/FPGA 1 Wire/FPGA_WIRE/one_wire.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 one_wire.v(48) " "Warning (10230): Verilog HDL assignment warning at one_wire.v(48): truncated value with size 8 to match size of target (5)" {  } { { "../FPGA_WIRE/one_wire.v" "" { Text "C:/Users/KDD/Desktop/FPGA 1 Wire/FPGA_WIRE/one_wire.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 one_wire.v(98) " "Warning (10230): Verilog HDL assignment warning at one_wire.v(98): truncated value with size 8 to match size of target (5)" {  } { { "../FPGA_WIRE/one_wire.v" "" { Text "C:/Users/KDD/Desktop/FPGA 1 Wire/FPGA_WIRE/one_wire.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 one_wire.v(100) " "Warning (10230): Verilog HDL assignment warning at one_wire.v(100): truncated value with size 8 to match size of target (5)" {  } { { "../FPGA_WIRE/one_wire.v" "" { Text "C:/Users/KDD/Desktop/FPGA 1 Wire/FPGA_WIRE/one_wire.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 one_wire.v(104) " "Warning (10230): Verilog HDL assignment warning at one_wire.v(104): truncated value with size 8 to match size of target (5)" {  } { { "../FPGA_WIRE/one_wire.v" "" { Text "C:/Users/KDD/Desktop/FPGA 1 Wire/FPGA_WIRE/one_wire.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 one_wire.v(114) " "Warning (10230): Verilog HDL assignment warning at one_wire.v(114): truncated value with size 16 to match size of target (1)" {  } { { "../FPGA_WIRE/one_wire.v" "" { Text "C:/Users/KDD/Desktop/FPGA 1 Wire/FPGA_WIRE/one_wire.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "by_count one_wire.v(8) " "Warning (10034): Output port \"by_count\" at one_wire.v(8) has no driver" {  } { { "../FPGA_WIRE/one_wire.v" "" { Text "C:/Users/KDD/Desktop/FPGA 1 Wire/FPGA_WIRE/one_wire.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test_2_byte one_wire.v(10) " "Warning (10034): Output port \"test_2_byte\" at one_wire.v(10) has no driver" {  } { { "../FPGA_WIRE/one_wire.v" "" { Text "C:/Users/KDD/Desktop/FPGA 1 Wire/FPGA_WIRE/one_wire.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test_synchro one_wire.v(11) " "Warning (10034): Output port \"test_synchro\" at one_wire.v(11) has no driver" {  } { { "../FPGA_WIRE/one_wire.v" "" { Text "C:/Users/KDD/Desktop/FPGA 1 Wire/FPGA_WIRE/one_wire.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tocntr one_wire.v(13) " "Warning (10034): Output port \"tocntr\" at one_wire.v(13) has no driver" {  } { { "../FPGA_WIRE/one_wire.v" "" { Text "C:/Users/KDD/Desktop/FPGA 1 Wire/FPGA_WIRE/one_wire.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4bp3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4bp3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4bp3 " "Info: Found entity 1: altsyncram_4bp3" {  } { { "db/altsyncram_4bp3.tdf" "" { Text "C:/Users/KDD/Desktop/FPGA 1 Wire/FPGA_WIRE_SEC/db/altsyncram_4bp3.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_krc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_krc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_krc " "Info: Found entity 1: mux_krc" {  } { { "db/mux_krc.tdf" "" { Text "C:/Users/KDD/Desktop/FPGA 1 Wire/FPGA_WIRE_SEC/db/mux_krc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4uf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4uf " "Info: Found entity 1: decode_4uf" {  } { { "db/decode_4uf.tdf" "" { Text "C:/Users/KDD/Desktop/FPGA 1 Wire/FPGA_WIRE_SEC/db/decode_4uf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pfi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_pfi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pfi " "Info: Found entity 1: cntr_pfi" {  } { { "db/cntr_pfi.tdf" "" { Text "C:/Users/KDD/Desktop/FPGA 1 Wire/FPGA_WIRE_SEC/db/cntr_pfi.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kfc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_kfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kfc " "Info: Found entity 1: cmpr_kfc" {  } { { "db/cmpr_kfc.tdf" "" { Text "C:/Users/KDD/Desktop/FPGA 1 Wire/FPGA_WIRE_SEC/db/cmpr_kfc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d8j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_d8j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d8j " "Info: Found entity 1: cntr_d8j" {  } { { "db/cntr_d8j.tdf" "" { Text "C:/Users/KDD/Desktop/FPGA 1 Wire/FPGA_WIRE_SEC/db/cntr_d8j.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7fi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_7fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7fi " "Info: Found entity 1: cntr_7fi" {  } { { "db/cntr_7fi.tdf" "" { Text "C:/Users/KDD/Desktop/FPGA 1 Wire/FPGA_WIRE_SEC/db/cntr_7fi.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ifc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ifc " "Info: Found entity 1: cmpr_ifc" {  } { { "db/cmpr_ifc.tdf" "" { Text "C:/Users/KDD/Desktop/FPGA 1 Wire/FPGA_WIRE_SEC/db/cmpr_ifc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p1j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p1j " "Info: Found entity 1: cntr_p1j" {  } { { "db/cntr_p1j.tdf" "" { Text "C:/Users/KDD/Desktop/FPGA 1 Wire/FPGA_WIRE_SEC/db/cntr_p1j.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_efc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_efc " "Info: Found entity 1: cmpr_efc" {  } { { "db/cmpr_efc.tdf" "" { Text "C:/Users/KDD/Desktop/FPGA 1 Wire/FPGA_WIRE_SEC/db/cmpr_efc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "0 " "Info: 0 design partitions require synthesis" {  } {  } 0 0 "%1!d! design partitions require synthesis" 0 0 "" 0 0}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ONE" "" "Info: 1 design partition does not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "Top " "Info: Partition \"Top\" does not require synthesis because there were no relevant design changes" {  } {  } 0 0 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "" 0 0}  } {  } 0 0 "1 design partition does not require synthesis" 0 0 "" 0 0}
{ "Info" "ISGN_RTL_SYNTHESIZE_PARTITION" "sld_signaltap:auto_signaltap_0 " "Info: Starting High-Level Optimization for Partition sld_signaltap:auto_signaltap_0" {  } {  } 0 0 "Starting High-Level Optimization for Partition %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_RTL_SYNTHESIZE_PARTITION" "sld_hub:sld_hub_inst " "Info: Starting High-Level Optimization for Partition sld_hub:sld_hub_inst" {  } {  } 0 0 "Starting High-Level Optimization for Partition %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_RTL_SYNTHESIZE_PARTITION" "sld_signaltap:auto_signaltap_0 " "Info: Starting High-Level Optimization for Partition sld_signaltap:auto_signaltap_0" {  } {  } 0 0 "Starting High-Level Optimization for Partition %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_RTL_SYNTHESIZE_PARTITION" "sld_hub:sld_hub_inst " "Info: Starting High-Level Optimization for Partition sld_hub:sld_hub_inst" {  } {  } 0 0 "Starting High-Level Optimization for Partition %1!s!" 0 0 "" 0 0}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_signaltap:auto_signaltap_0 " "Info: Starting Logic Optimization and Technology Mapping for Partition sld_signaltap:auto_signaltap_0" {  } {  } 0 0 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../../../../../altera/81/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 88 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1842 " "Info: Implemented 1842 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "205 " "Info: Implemented 205 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "158 " "Info: Implemented 158 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "1405 " "Info: Implemented 1405 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "74 " "Info: Implemented 74 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_hub:sld_hub_inst " "Info: Starting Logic Optimization and Technology Mapping for Partition sld_hub:sld_hub_inst" {  } {  } 0 0 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../../../../../altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 321 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Info: Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Info: Implemented 36 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "117 " "Info: Implemented 117 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "269 " "Info: Peak virtual memory: 269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 15 16:18:37 2024 " "Info: Processing ended: Mon Apr 15 16:18:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
