
State Machine - |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_mandel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:step_i_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cr_initial_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ci_initial_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:max_iterations_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:finish_render_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:step_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:zoom_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pan_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:zoom_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mouse_pio_x_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mouse_pio_y_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |DE1_SoC_Computer|vga_driver:DUT|v_state
Name v_state.V_BACK_STATE v_state.V_PULSE_STATE v_state.V_FRONT_STATE v_state.V_ACTIVE_STATE 
v_state.V_ACTIVE_STATE 0 0 0 0 
v_state.V_FRONT_STATE 0 0 1 1 
v_state.V_PULSE_STATE 0 1 0 1 
v_state.V_BACK_STATE 1 0 0 1 

State Machine - |DE1_SoC_Computer|vga_driver:DUT|h_state
Name h_state.H_BACK_STATE h_state.H_PULSE_STATE h_state.H_FRONT_STATE h_state.H_ACTIVE_STATE 
h_state.H_ACTIVE_STATE 0 0 0 0 
h_state.H_FRONT_STATE 0 0 1 1 
h_state.H_PULSE_STATE 0 1 0 1 
h_state.H_BACK_STATE 1 0 0 1 

State Machine - |DE1_SoC_Computer|mandel_integrator:intege[0].u_i|state
Name state.read_state state.run_state state.start_state state.00 
state.00 0 0 0 0 
state.start_state 0 0 1 1 
state.run_state 0 1 0 1 
state.read_state 1 0 0 1 

State Machine - |DE1_SoC_Computer|mandel_integrator:integ[10].u_i|state
Name state.read_state state.run_state state.start_state state.00 
state.00 0 0 0 0 
state.start_state 0 0 1 1 
state.run_state 0 1 0 1 
state.read_state 1 0 0 1 

State Machine - |DE1_SoC_Computer|mandel_integrator:integ[3].u_i|state
Name state.read_state state.run_state state.start_state state.00 
state.00 0 0 0 0 
state.start_state 0 0 1 1 
state.run_state 0 1 0 1 
state.read_state 1 0 0 1 

State Machine - |DE1_SoC_Computer|mandel_integrator:intege[2].u_i|state
Name state.read_state state.run_state state.start_state state.00 
state.00 0 0 0 0 
state.start_state 0 0 1 1 
state.run_state 0 1 0 1 
state.read_state 1 0 0 1 

State Machine - |DE1_SoC_Computer|mandel_integrator:integ[4].u_i|state
Name state.read_state state.run_state state.start_state state.00 
state.00 0 0 0 0 
state.start_state 0 0 1 1 
state.run_state 0 1 0 1 
state.read_state 1 0 0 1 

State Machine - |DE1_SoC_Computer|mandel_integrator:integ[5].u_i|state
Name state.read_state state.run_state state.start_state state.00 
state.00 0 0 0 0 
state.start_state 0 0 1 1 
state.run_state 0 1 0 1 
state.read_state 1 0 0 1 

State Machine - |DE1_SoC_Computer|mandel_integrator:integ[6].u_i|state
Name state.read_state state.run_state state.start_state state.00 
state.00 0 0 0 0 
state.start_state 0 0 1 1 
state.run_state 0 1 0 1 
state.read_state 1 0 0 1 

State Machine - |DE1_SoC_Computer|mandel_integrator:integ[7].u_i|state
Name state.read_state state.run_state state.start_state state.00 
state.00 0 0 0 0 
state.start_state 0 0 1 1 
state.run_state 0 1 0 1 
state.read_state 1 0 0 1 

State Machine - |DE1_SoC_Computer|mandel_integrator:intege[1].u_i|state
Name state.read_state state.run_state state.start_state state.00 
state.00 0 0 0 0 
state.start_state 0 0 1 1 
state.run_state 0 1 0 1 
state.read_state 1 0 0 1 

State Machine - |DE1_SoC_Computer|mandel_integrator:integ[8].u_i|state
Name state.read_state state.run_state state.start_state state.00 
state.00 0 0 0 0 
state.start_state 0 0 1 1 
state.run_state 0 1 0 1 
state.read_state 1 0 0 1 

State Machine - |DE1_SoC_Computer|mandel_integrator:integ[9].u_i|state
Name state.read_state state.run_state state.start_state state.00 
state.00 0 0 0 0 
state.start_state 0 0 1 1 
state.run_state 0 1 0 1 
state.read_state 1 0 0 1 

State Machine - |DE1_SoC_Computer|mandel_integrator:integ[11].u_i|state
Name state.read_state state.run_state state.start_state state.00 
state.00 0 0 0 0 
state.start_state 0 0 1 1 
state.run_state 0 1 0 1 
state.read_state 1 0 0 1 

State Machine - |DE1_SoC_Computer|mandel_integrator:integ[12].u_i|state
Name state.read_state state.run_state state.start_state state.00 
state.00 0 0 0 0 
state.start_state 0 0 1 1 
state.run_state 0 1 0 1 
state.read_state 1 0 0 1 

State Machine - |DE1_SoC_Computer|mandel_integrator:integ[13].u_i|state
Name state.read_state state.run_state state.start_state state.00 
state.00 0 0 0 0 
state.start_state 0 0 1 1 
state.run_state 0 1 0 1 
state.read_state 1 0 0 1 

State Machine - |DE1_SoC_Computer|mandel_integrator:integ[14].u_i|state
Name state.read_state state.run_state state.start_state state.00 
state.00 0 0 0 0 
state.start_state 0 0 1 1 
state.run_state 0 1 0 1 
state.read_state 1 0 0 1 

State Machine - |DE1_SoC_Computer|mandel_integrator:integ[15].u_i|state
Name state.read_state state.run_state state.start_state state.00 
state.00 0 0 0 0 
state.start_state 0 0 1 1 
state.run_state 0 1 0 1 
state.read_state 1 0 0 1 

State Machine - |DE1_SoC_Computer|mandel_integrator:integ[16].u_i|state
Name state.read_state state.run_state state.start_state state.00 
state.00 0 0 0 0 
state.start_state 0 0 1 1 
state.run_state 0 1 0 1 
state.read_state 1 0 0 1 

State Machine - |DE1_SoC_Computer|mandel_integrator:integ[17].u_i|state
Name state.read_state state.run_state state.start_state state.00 
state.00 0 0 0 0 
state.start_state 0 0 1 1 
state.run_state 0 1 0 1 
state.read_state 1 0 0 1 

State Machine - |DE1_SoC_Computer|mandel_integrator:integ[19].u_i|state
Name state.read_state state.run_state state.start_state state.00 
state.00 0 0 0 0 
state.start_state 0 0 1 1 
state.run_state 0 1 0 1 
state.read_state 1 0 0 1 

State Machine - |DE1_SoC_Computer|mandel_integrator:integ[20].u_i|state
Name state.read_state state.run_state state.start_state state.00 
state.00 0 0 0 0 
state.start_state 0 0 1 1 
state.run_state 0 1 0 1 
state.read_state 1 0 0 1 

State Machine - |DE1_SoC_Computer|mandel_integrator:integ[21].u_i|state
Name state.read_state state.run_state state.start_state state.00 
state.00 0 0 0 0 
state.start_state 0 0 1 1 
state.run_state 0 1 0 1 
state.read_state 1 0 0 1 

State Machine - |DE1_SoC_Computer|mandel_integrator:integ[22].u_i|state
Name state.read_state state.run_state state.start_state state.00 
state.00 0 0 0 0 
state.start_state 0 0 1 1 
state.run_state 0 1 0 1 
state.read_state 1 0 0 1 

State Machine - |DE1_SoC_Computer|mandel_integrator:integ[23].u_i|state
Name state.read_state state.run_state state.start_state state.00 
state.00 0 0 0 0 
state.start_state 0 0 1 1 
state.run_state 0 1 0 1 
state.read_state 1 0 0 1 

State Machine - |DE1_SoC_Computer|mandel_integrator:integ[24].u_i|state
Name state.read_state state.run_state state.start_state state.00 
state.00 0 0 0 0 
state.start_state 0 0 1 1 
state.run_state 0 1 0 1 
state.read_state 1 0 0 1 

State Machine - |DE1_SoC_Computer|mandel_integrator:integ[25].u_i|state
Name state.read_state state.run_state state.start_state state.00 
state.00 0 0 0 0 
state.start_state 0 0 1 1 
state.run_state 0 1 0 1 
state.read_state 1 0 0 1 

State Machine - |DE1_SoC_Computer|mandel_integrator:integ[26].u_i|state
Name state.read_state state.run_state state.start_state state.00 
state.00 0 0 0 0 
state.start_state 0 0 1 1 
state.run_state 0 1 0 1 
state.read_state 1 0 0 1 

State Machine - |DE1_SoC_Computer|mandel_integrator:integ[27].u_i|state
Name state.read_state state.run_state state.start_state state.00 
state.00 0 0 0 0 
state.start_state 0 0 1 1 
state.run_state 0 1 0 1 
state.read_state 1 0 0 1 

State Machine - |DE1_SoC_Computer|mandel_integrator:integ[28].u_i|state
Name state.read_state state.run_state state.start_state state.00 
state.00 0 0 0 0 
state.start_state 0 0 1 1 
state.run_state 0 1 0 1 
state.read_state 1 0 0 1 

State Machine - |DE1_SoC_Computer|mandel_integrator:integ[18].u_i|state
Name state.read_state state.run_state state.start_state state.00 
state.00 0 0 0 0 
state.start_state 0 0 1 1 
state.run_state 0 1 0 1 
state.read_state 1 0 0 1 
