{
  "DESIGN_NAME": "toplevel",
  "VERILOG_FILES": [
    "dir::../../rtl/microwatt_asic.v",
    "dir::../../rtl/multiply_add_64x64.v",
    "dir::../../rtl/Microwatt_FP_DFFRFile.v",
    "dir::../../rtl/RAM32_1RW1R.v",
    "dir::../../rtl/RAM512.v",
    "dir::../../rtl/tap_top.v",
    "dir::../../rtl/simplebus_host.v",
    "dir::../../rtl/uart_top.v",
    "dir::../../rtl/uart_regs.v",
    "dir::../../rtl/uart_receiver.v",
    "dir::../../rtl/uart_transmitter.v",
    "dir::../../rtl/uart_sync_flops.v",
    "dir::../../rtl/uart_rfifo.v",
    "dir::../../rtl/uart_tfifo.v",
    "dir::../../rtl/uart_wb.v",
    "dir::../../rtl/raminfr.v"
  ],
  
  "CLOCK_PORT": "ext_clk",
  "CLOCK_PERIOD": 20.0,
  
  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 2000 3000",
  "CORE_AREA": "20 20 1980 2980",
  
  "PL_TARGET_DENSITY": 0.30,
  "FP_CORE_UTIL": 30,
  
  "VDD_NETS": ["vccd1"],
  "GND_NETS": ["vssd1"],
  
  "SYNTH_STRATEGY": "AREA 0",
  "SYNTH_MAX_FANOUT": 6,
  
  "PL_RANDOM_GLB_PLACEMENT": 1,
  "PL_RESIZER_DESIGN_OPTIMIZATIONS": 1,
  "PL_RESIZER_TIMING_OPTIMIZATIONS": 1,
  
  "GLB_RESIZER_TIMING_OPTIMIZATIONS": 1,
  
  "ROUTING_CORES": 4,
  
  "RUN_KLAYOUT_XOR": false,
  "RUN_KLAYOUT_DRC": true,
  "RUN_MAGIC_DRC": true,
  
  "pdk::sky130*": {
    "MAX_FANOUT_CONSTRAINT": 6,
    "SYNTH_FLAT_TOP": 1,
    "SYNTH_NO_FLAT": 0
  }
}

