
---------- Begin Simulation Statistics ----------
final_tick                               1268035229000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 108404                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703352                       # Number of bytes of host memory used
host_op_rate                                   108721                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13253.01                       # Real time elapsed on the host
host_tick_rate                               95679069                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436672743                       # Number of instructions simulated
sim_ops                                    1440876496                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.268035                       # Number of seconds simulated
sim_ticks                                1268035229000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.662110                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              183416699                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           209231445                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         17032963                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        286754188                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          22048324                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       23578355                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1530031                       # Number of indirect misses.
system.cpu0.branchPred.lookups              361018547                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2194519                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100268                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10713217                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329548902                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33900695                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309731                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      116909114                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316566138                       # Number of instructions committed
system.cpu0.commit.committedOps            1318669711                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2355019953                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.559940                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.298584                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1707213974     72.49%     72.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    380437621     16.15%     88.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    100811283      4.28%     92.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     93470504      3.97%     96.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     23521110      1.00%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7454556      0.32%     98.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3836238      0.16%     98.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4373972      0.19%     98.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33900695      1.44%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2355019953                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143877                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273937509                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405173439                       # Number of loads committed
system.cpu0.commit.membars                    4203728                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203734      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742074314     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831786      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407273699     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151186293     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318669711                       # Class of committed instruction
system.cpu0.commit.refs                     558460020                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316566138                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318669711                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.922865                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.922865                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            377277054                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6389069                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           180546259                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1467970256                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               986644651                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                996069941                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10726831                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             14122864                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6104403                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  361018547                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                264866835                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1396784617                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4217277                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           66                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1506969826                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               34093154                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.142606                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         962991612                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         205465023                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.595269                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2376822880                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.636991                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.922971                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1330576893     55.98%     55.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               763643707     32.13%     88.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               146090150      6.15%     94.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               110001870      4.63%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13993444      0.59%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7100767      0.30%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1208448      0.05%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4203675      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3926      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2376822880                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      154756551                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10824406                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               340951970                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.545636                       # Inst execution rate
system.cpu0.iew.exec_refs                   588156182                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 158285150                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              307389964                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            445256759                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4845699                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3069691                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           166252516                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1435496466                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            429871032                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10135345                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1381320612                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1746470                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             13889555                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10726831                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             17699206                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       160550                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20712185                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        25225                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13034                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4712169                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     40083320                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     12965935                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13034                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1338883                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9485523                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                579510222                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1370027041                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.902763                       # average fanout of values written-back
system.cpu0.iew.wb_producers                523160603                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.541175                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1370107928                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1697898230                       # number of integer regfile reads
system.cpu0.int_regfile_writes              880920433                       # number of integer regfile writes
system.cpu0.ipc                              0.520057                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.520057                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205634      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            780671923     56.10%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834090      0.85%     57.26% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100425      0.15%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           434658841     31.24%     88.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          157984994     11.35%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1391455958                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                60                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2832020                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002035                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 426689     15.07%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2065634     72.94%     88.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               339695     11.99%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1390082291                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5162745453                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1370026990                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1552335554                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1420958758                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1391455958                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           14537708                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      116826751                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           178742                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       8227977                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     65315179                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2376822880                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.585427                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.808404                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1360728742     57.25%     57.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          723022450     30.42%     87.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          231514045      9.74%     97.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           46785530      1.97%     99.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11544524      0.49%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1407230      0.06%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1134417      0.05%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             459456      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             226486      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2376822880                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.549639                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         33167353                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4548538                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           445256759                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          166252516                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1896                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2531579431                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4496661                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              336927078                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845208020                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               9460063                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1001395293                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              15550761                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                45350                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1779379603                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1449135907                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          939519220                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                985452136                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              15585942                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10726831                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             42174572                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                94311195                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               49                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1779379554                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        146970                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5870                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 23830789                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5824                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3756673942                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2892988500                       # The number of ROB writes
system.cpu0.timesIdled                       31009313                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1863                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.774979                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20687169                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23043357                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2797514                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30496672                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1067455                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1083030                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           15575                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35189380                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48246                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100001                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1981836                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28126674                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3789801                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300682                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       16962457                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120106605                       # Number of instructions committed
system.cpu1.commit.committedOps             122206785                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    442378580                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.276249                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.037004                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    391309223     88.46%     88.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     25606848      5.79%     94.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9571765      2.16%     96.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7292045      1.65%     98.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1570748      0.36%     98.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       779617      0.18%     98.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2128944      0.48%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       329589      0.07%     99.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3789801      0.86%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    442378580                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1799077                       # Number of function calls committed.
system.cpu1.commit.int_insts                116643087                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30181740                       # Number of loads committed
system.cpu1.commit.membars                    4200128                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200128      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76694408     62.76%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32281741     26.42%     92.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9030364      7.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122206785                       # Class of committed instruction
system.cpu1.commit.refs                      41312117                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120106605                       # Number of Instructions Simulated
system.cpu1.committedOps                    122206785                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.727054                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.727054                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            344447856                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               865391                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19778704                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             145722716                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                27318899                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66944717                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1983414                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2102455                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5141672                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35189380                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23283138                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    417768258                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               211918                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     151023403                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5598184                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.078610                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25269207                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21754624                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.337374                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         445836558                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.343453                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.774443                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               349074692     78.30%     78.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                61417548     13.78%     92.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19143303      4.29%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12549545      2.81%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2553289      0.57%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1033750      0.23%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   61932      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    2368      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     131      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           445836558                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1807273                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2100308                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30557737                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.299322                       # Inst execution rate
system.cpu1.iew.exec_refs                    45892076                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11558956                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              283091963                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             35107431                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100634                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1671552                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11913850                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          139105362                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34333120                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1926842                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            133989716                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1932072                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             10135539                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1983414                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             14299009                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        80651                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          892840                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        21847                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2027                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        11184                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4925691                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       783473                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2027                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       527259                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1573049                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 74268375                       # num instructions consuming a value
system.cpu1.iew.wb_count                    132575581                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.858387                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 63751044                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.296163                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     132635583                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               169905541                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89423840                       # number of integer regfile writes
system.cpu1.ipc                              0.268308                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.268308                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200230      3.09%      3.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85264276     62.73%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36930771     27.17%     92.99% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9521135      7.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             135916558                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2613912                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.019232                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 519405     19.87%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1776126     67.95%     87.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               318379     12.18%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             134330226                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         720477969                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    132575569                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        156005517                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 132804489                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                135916558                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300873                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       16898576                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           194409                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           191                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6653223                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    445836558                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.304857                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.786954                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          362645233     81.34%     81.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           51979009     11.66%     93.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19443322      4.36%     97.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6033901      1.35%     98.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3697562      0.83%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             753663      0.17%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             758529      0.17%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             363247      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             162092      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      445836558                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.303627                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13365185                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1334656                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            35107431                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11913850                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    102                       # number of misc regfile reads
system.cpu1.numCycles                       447643831                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2088421745                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              314119393                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81714762                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              13897257                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30785380                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               7089445                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                64280                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            181267100                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             142983556                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           96565410                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 67326310                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9992716                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1983414                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             31591594                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14850648                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       181267088                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30467                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               593                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 28054660                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           590                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   577757787                       # The number of ROB reads
system.cpu1.rob.rob_writes                  281803736                       # The number of ROB writes
system.cpu1.timesIdled                          23295                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         11097725                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              4183814                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            16275209                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              60023                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1104049                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12320167                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      24506689                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       486410                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       215128                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69820687                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6466751                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139731261                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6681879                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1268035229000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9603211                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3841976                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8344435                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              329                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            265                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2716340                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2716335                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9603212                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           116                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     36826219                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               36826219                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1034337408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1034337408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              541                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12320262                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12320262    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12320262                       # Request fanout histogram
system.membus.respLayer1.occupancy        63860384829                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         43038234366                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1268035229000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1268035229000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1268035229000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1268035229000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1268035229000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1268035229000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1268035229000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1268035229000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1268035229000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1268035229000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    321190571.428571                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   661168097.285304                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       111500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1766794500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1265786895000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2248334000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1268035229000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    228201786                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       228201786                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    228201786                       # number of overall hits
system.cpu0.icache.overall_hits::total      228201786                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36665049                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36665049                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36665049                       # number of overall misses
system.cpu0.icache.overall_misses::total     36665049                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 482930761499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 482930761499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 482930761499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 482930761499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    264866835                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    264866835                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    264866835                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    264866835                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.138428                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.138428                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.138428                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.138428                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13171.420049                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13171.420049                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13171.420049                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13171.420049                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1478                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    30.791667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34692817                       # number of writebacks
system.cpu0.icache.writebacks::total         34692817                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1972198                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1972198                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1972198                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1972198                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34692851                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34692851                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34692851                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34692851                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 428919171000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 428919171000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 428919171000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 428919171000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.130982                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.130982                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.130982                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.130982                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12363.330157                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12363.330157                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12363.330157                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12363.330157                       # average overall mshr miss latency
system.cpu0.icache.replacements              34692817                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    228201786                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      228201786                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36665049                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36665049                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 482930761499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 482930761499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    264866835                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    264866835                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.138428                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.138428                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13171.420049                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13171.420049                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1972198                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1972198                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34692851                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34692851                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 428919171000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 428919171000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.130982                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.130982                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12363.330157                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12363.330157                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1268035229000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999959                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          262894402                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34692817                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.577776                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999959                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        564426519                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       564426519                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1268035229000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    501501381                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       501501381                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    501501381                       # number of overall hits
system.cpu0.dcache.overall_hits::total      501501381                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     53623315                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      53623315                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     53623315                       # number of overall misses
system.cpu0.dcache.overall_misses::total     53623315                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1356374992826                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1356374992826                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1356374992826                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1356374992826                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    555124696                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    555124696                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    555124696                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    555124696                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.096597                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.096597                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.096597                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.096597                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25294.500961                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25294.500961                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25294.500961                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25294.500961                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8833117                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       532763                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           183921                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5088                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.026691                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   104.709709                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32180010                       # number of writebacks
system.cpu0.dcache.writebacks::total         32180010                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     22354730                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     22354730                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     22354730                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     22354730                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31268585                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31268585                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31268585                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31268585                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 573861799336                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 573861799336                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 573861799336                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 573861799336                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056327                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056327                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056327                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056327                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18352.662883                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18352.662883                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18352.662883                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18352.662883                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32180010                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    361089126                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      361089126                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     42853123                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     42853123                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 907810850500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 907810850500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    403942249                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    403942249                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.106087                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.106087                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21184.240189                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21184.240189                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     15377175                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     15377175                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     27475948                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     27475948                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 440833260500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 440833260500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.068019                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.068019                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16044.333047                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16044.333047                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    140412255                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     140412255                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10770192                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10770192                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 448564142326                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 448564142326                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151182447                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151182447                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.071240                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.071240                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 41648.667204                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41648.667204                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6977555                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6977555                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3792637                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3792637                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 133028538836                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 133028538836                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025086                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025086                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 35075.473565                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35075.473565                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3022                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3022                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          915                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          915                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7588000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7588000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.232410                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.232410                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8292.896175                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8292.896175                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          895                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          895                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1454000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1454000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005080                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005080                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        72700                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        72700                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3699                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3699                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          165                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       702500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       702500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3864                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3864                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.042702                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.042702                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4257.575758                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4257.575758                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          165                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       537500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       537500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.042702                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.042702                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3257.575758                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3257.575758                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188061                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188061                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       912207                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       912207                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  90493146500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  90493146500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100268                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100268                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434329                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434329                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 99202.424998                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 99202.424998                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       912207                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       912207                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  89580939500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  89580939500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434329                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434329                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 98202.424998                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 98202.424998                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1268035229000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999530                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          534874640                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32180556                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.621050                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999530                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1146646118                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1146646118                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1268035229000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34559590                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29296302                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               16323                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1256096                       # number of demand (read+write) hits
system.l2.demand_hits::total                 65128311                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34559590                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29296302                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              16323                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1256096                       # number of overall hits
system.l2.overall_hits::total                65128311                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            133260                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2883082                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             14178                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1703619                       # number of demand (read+write) misses
system.l2.demand_misses::total                4734139                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           133260                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2883082                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            14178                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1703619                       # number of overall misses
system.l2.overall_misses::total               4734139                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  12073595987                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 284246675889                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1474590986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 186726056489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     484520919351                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  12073595987                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 284246675889                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1474590986                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 186726056489                       # number of overall miss cycles
system.l2.overall_miss_latency::total    484520919351                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34692850                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32179384                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           30501                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2959715                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69862450                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34692850                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32179384                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          30501                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2959715                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69862450                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003841                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.089594                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.464837                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.575602                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.067764                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003841                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.089594                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.464837                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.575602                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.067764                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90601.800893                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98591.256124                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 104005.571026                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 109605.525936                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102346.154042                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90601.800893                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98591.256124                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 104005.571026                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 109605.525936                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102346.154042                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             414075                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      9663                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      42.851599                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6155246                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3841976                       # number of writebacks
system.l2.writebacks::total                   3841976                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            176                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         294297                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            105                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         158243                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              452821                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           176                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        294297                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           105                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        158243                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             452821                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       133084                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2588785                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        14073                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1545376                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4281318                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       133084                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2588785                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        14073                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1545376                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      8256103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12537421                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  10732659987                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 236185932978                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1327915986                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 157537691546                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 405784200497                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  10732659987                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 236185932978                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1327915986                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 157537691546                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 771554575440                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1177338775937                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003836                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.080449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.461395                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.522137                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.061282                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003836                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.080449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.461395                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.522137                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.179459                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80645.757469                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91234.279007                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 94359.126412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101941.334372                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94780.205651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80645.757469                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91234.279007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 94359.126412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101941.334372                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93452.634426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93905.977628                       # average overall mshr miss latency
system.l2.replacements                       18637917                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7871505                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7871505                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7871505                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7871505                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61552711                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61552711                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61552711                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61552711                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      8256103                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        8256103                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 771554575440                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 771554575440                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93452.634426                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93452.634426                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   22                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 48                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       148500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       148500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               70                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.767442                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.555556                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.685714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         4500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3093.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       673000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       287500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       960500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.767442                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.555556                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.685714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20393.939394                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20010.416667                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.562500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3277.777778                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3277.777778                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       186500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       186500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.562500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20722.222222                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20722.222222                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2970627                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           476852                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3447479                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1735761                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1217976                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2953737                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 177504770842                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 130705734912                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  308210505754                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4706388                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1694828                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6401216                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.368810                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.718643                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.461434                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102263.370845                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107313.883781                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104345.954211                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       161900                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        81110                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           243010                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1573861                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1136866                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2710727                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 147985223386                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 111502516941                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 259487740327                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.334410                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.670785                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.423471                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94026.869835                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98078.856207                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95726.253631                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34559590                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         16323                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34575913                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       133260                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        14178                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           147438                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  12073595987                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1474590986                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13548186973                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34692850                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        30501                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34723351                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003841                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.464837                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004246                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90601.800893                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 104005.571026                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91890.740332                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          176                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          105                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           281                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       133084                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        14073                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       147157                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  10732659987                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1327915986                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12060575973                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003836                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.461395                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004238                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80645.757469                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 94359.126412                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81957.201988                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26325675                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       779244                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          27104919                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1147321                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       485643                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1632964                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 106741905047                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  56020321577                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 162762226624                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     27472996                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1264887                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28737883                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.041762                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.383942                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.056823                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93035.780786                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 115352.885920                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99672.881107                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       132397                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        77133                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       209530                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1014924                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       408510                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1423434                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  88200709592                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  46035174605                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 134235884197                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.036943                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.322962                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.049532                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86903.757909                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 112690.447247                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94304.255903                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          133                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          100                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               233                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          151                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           67                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             218                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      6267998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2324999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      8592997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          284                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          167                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           451                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.531690                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.401198                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.483370                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 41509.920530                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 34701.477612                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 39417.417431                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           70                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           32                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          102                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           81                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           35                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          116                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1610997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       697248                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2308245                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.285211                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.209581                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.257206                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19888.851852                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19921.371429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19898.663793                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1268035229000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1268035229000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999940                       # Cycle average of tags in use
system.l2.tags.total_refs                   146872212                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18638252                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.880149                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.818499                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.497192                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.568058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.023354                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.406591                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.686247                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.387789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.054644                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.149501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.021978                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.385723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.312500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1132935972                       # Number of tag accesses
system.l2.tags.data_accesses               1132935972                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1268035229000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8517376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     165928768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        900672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      99057984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    514046144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          788450944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8517376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       900672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9418048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    245886464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       245886464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         133084                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2592637                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          14073                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1547781                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8031971                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12319546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3841976                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3841976                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6716987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        130855014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           710289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         78119268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    405387904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             621789463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6716987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       710289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7427276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      193911382                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            193911382                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      193911382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6716987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       130855014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          710289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        78119268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    405387904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            815700845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3719753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    133082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2457797.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     14073.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1538710.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8028234.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004287484750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       227419                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       227419                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            21885637                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3507324                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12319547                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3841976                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12319547                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3841976                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 147651                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                122223                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            689084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            752149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            693086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            741865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            963904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1072648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            737450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            713038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            690832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            888662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           688170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           714622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           689122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           706936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           692068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           738260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            232467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            231551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            227960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            229637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            232615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            231156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            246462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           228411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           232671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           231456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           232432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           232472                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 517784163869                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                60859480000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            746007213869                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42539.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61289.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        16                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8903572                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1721264                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12319547                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3841976                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2519278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2246441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1468715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1018773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  588542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  511303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  452248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  401458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  354058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  310552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 360961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 947362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 406407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 178321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 144678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 116211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  89384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  51057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  23093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  78495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 144486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 187890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 212170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 226534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 235755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 243057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 249345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 255277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 263624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 255112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 254027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 249783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 240212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 235453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     30                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5266773                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    193.108984                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.551761                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.304191                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2340779     44.44%     44.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1936005     36.76%     81.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       292026      5.54%     86.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       155976      2.96%     89.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       121198      2.30%     92.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        71331      1.35%     93.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        48043      0.91%     94.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        42900      0.81%     95.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       258515      4.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5266773                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       227419                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.520972                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     39.469911                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    305.953811                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       227414    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        227419                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       227419                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.356272                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.328947                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.008309                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           195202     85.83%     85.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4343      1.91%     87.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16746      7.36%     95.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6149      2.70%     97.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2611      1.15%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1191      0.52%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              561      0.25%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              305      0.13%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              144      0.06%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               86      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               34      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               19      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               12      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        227419                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              779001344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9449664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238062528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               788451008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            245886464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       614.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       187.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    621.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    193.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1268035217500                       # Total gap between requests
system.mem_ctrls.avgGap                      78460.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8517248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    157299008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       900672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     98477440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    513806976                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238062528                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6716885.939136631787                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 124049398.946154981852                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 710289.414206803543                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 77661438.537209600210                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 405199291.194140732288                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 187741257.147675007582                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       133084                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2592637                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        14073                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1547781                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8031972                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3841976                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5193991254                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 129701782749                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    735315482                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  93041836685                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 517334287699                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 30480892447982                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39027.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50026.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     52250.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60113.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64409.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7933649.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          18304482420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           9729040365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         41473918080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9753935400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     100097197200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     246638934450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     279229583520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       705227091435                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        556.157333                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 723292054734                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  42342300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 502400874266                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19300376760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10258363170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         45433419360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9663039540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     100097197200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     374866336800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     171248613120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       730867345950                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        576.377792                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 441241355049                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  42342300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 784451573951                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12427605761.904762                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   61524809714.087296                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           80     95.24%     95.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.19%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        29500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 498533114500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   224116345000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1043918884000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1268035229000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23247658                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23247658                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23247658                       # number of overall hits
system.cpu1.icache.overall_hits::total       23247658                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        35480                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         35480                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        35480                       # number of overall misses
system.cpu1.icache.overall_misses::total        35480                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1955696000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1955696000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1955696000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1955696000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23283138                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23283138                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23283138                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23283138                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001524                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001524                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001524                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001524                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 55121.082300                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55121.082300                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 55121.082300                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55121.082300                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           73                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    18.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        30469                       # number of writebacks
system.cpu1.icache.writebacks::total            30469                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4979                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4979                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4979                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4979                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        30501                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        30501                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        30501                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        30501                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1702586000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1702586000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1702586000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1702586000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001310                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001310                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001310                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001310                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 55820.661618                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 55820.661618                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 55820.661618                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 55820.661618                       # average overall mshr miss latency
system.cpu1.icache.replacements                 30469                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23247658                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23247658                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        35480                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        35480                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1955696000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1955696000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23283138                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23283138                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001524                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001524                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 55121.082300                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55121.082300                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4979                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4979                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        30501                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        30501                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1702586000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1702586000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001310                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001310                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 55820.661618                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 55820.661618                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1268035229000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.211817                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22484798                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            30469                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           737.956546                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        294486000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.211817                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975369                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975369                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         46596777                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        46596777                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1268035229000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     33194636                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        33194636                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     33194636                       # number of overall hits
system.cpu1.dcache.overall_hits::total       33194636                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8964277                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8964277                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8964277                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8964277                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 550598195293                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 550598195293                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 550598195293                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 550598195293                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     42158913                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     42158913                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     42158913                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     42158913                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.212631                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.212631                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.212631                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.212631                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 61421.372331                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 61421.372331                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 61421.372331                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 61421.372331                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4727786                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       511741                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            89261                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4984                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    52.965864                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   102.676766                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2959598                       # number of writebacks
system.cpu1.dcache.writebacks::total          2959598                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6776968                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6776968                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6776968                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6776968                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2187309                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2187309                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2187309                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2187309                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 135197225492                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 135197225492                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 135197225492                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 135197225492                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.051882                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051882                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.051882                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051882                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 61809.842821                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 61809.842821                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 61809.842821                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 61809.842821                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2959598                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     28132439                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       28132439                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4996549                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4996549                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 296961624000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 296961624000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     33128988                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     33128988                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.150821                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.150821                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 59433.345695                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 59433.345695                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3731364                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3731364                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1265185                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1265185                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  67439389500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  67439389500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.038190                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038190                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 53303.974913                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 53303.974913                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5062197                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5062197                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3967728                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3967728                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 253636571293                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 253636571293                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9029925                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9029925                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.439398                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.439398                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 63924.888826                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 63924.888826                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3045604                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3045604                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       922124                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       922124                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  67757835992                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  67757835992                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.102119                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.102119                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 73480.178362                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 73480.178362                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          306                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          306                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          165                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          165                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7246000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7246000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.350318                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.350318                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43915.151515                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43915.151515                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          118                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          118                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3582000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3582000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.099788                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099788                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 76212.765957                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76212.765957                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          341                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          341                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       723000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       723000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.242222                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.242222                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6633.027523                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6633.027523                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       616000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       616000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.242222                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.242222                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5651.376147                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5651.376147                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        31000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        31000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326724                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326724                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773277                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773277                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  72664163500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  72664163500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100001                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100001                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368227                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368227                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 93969.125553                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 93969.125553                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773277                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773277                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  71890886500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  71890886500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368227                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368227                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 92969.125553                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 92969.125553                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1268035229000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.529534                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           37480903                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2960478                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.660423                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        294497500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.529534                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.954048                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.954048                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         91480180                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        91480180                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1268035229000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63462041                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11713481                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     61991389                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14795941                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         13266424                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             350                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           272                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            622                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6401954                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6401954                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34723351                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28738691                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          451                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          451                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    104078516                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     96540703                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        91471                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8880262                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             209590952                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4440682624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4119001280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3902080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    378836032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8942422016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        31906426                       # Total snoops (count)
system.tol2bus.snoopTraffic                 245985600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        101771458                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.072630                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.269687                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               94646699     93.00%     93.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6864491      6.75%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 253624      0.25%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   6644      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          101771458                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139730108076                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48281715610                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       52093385558                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4443939537                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          45861280                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2338119539500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 148619                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748768                       # Number of bytes of host memory used
host_op_rate                                   149488                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 16537.11                       # Real time elapsed on the host
host_tick_rate                               64708049                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2457725049                       # Number of instructions simulated
sim_ops                                    2472092083                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070084                       # Number of seconds simulated
sim_ticks                                1070084310500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.391554                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              167610525                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           185427197                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19322414                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        228166968                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          17038667                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       17197360                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          158693                       # Number of indirect misses.
system.cpu0.branchPred.lookups              311698350                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       263830                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         25027                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         18748366                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 131665653                       # Number of branches committed
system.cpu0.commit.bw_lim_events             18169783                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11645621                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      490217290                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           534326237                       # Number of instructions committed
system.cpu0.commit.committedOps             540124650                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2051542463                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.263277                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.001324                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1816010771     88.52%     88.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    123098998      6.00%     94.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     46558331      2.27%     96.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     28652941      1.40%     98.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      8969847      0.44%     98.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5880320      0.29%     98.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2099389      0.10%     99.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2102083      0.10%     99.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     18169783      0.89%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2051542463                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            14680392                       # Number of function calls committed.
system.cpu0.commit.int_insts                512043241                       # Number of committed integer instructions.
system.cpu0.commit.loads                    124450571                       # Number of loads committed
system.cpu0.commit.membars                    8703987                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      8704822      1.61%      1.61% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       396626425     73.43%     75.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28947      0.01%     75.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.01%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      124475126     23.05%     98.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      10212253      1.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        540124650                       # Class of committed instruction
system.cpu0.commit.refs                     134687917                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  534326237                       # Number of Instructions Simulated
system.cpu0.committedOps                    540124650                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.998344                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.998344                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1358873439                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               579098                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           142824007                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1107594402                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               175398812                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                558917726                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              18749598                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               582543                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             16691850                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  311698350                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                188949051                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1902007948                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3140193                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1273676750                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 191                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         2905                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               38647648                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.145897                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         207296509                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         184649192                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.596173                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2128631425                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.607121                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.975267                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1312475167     61.66%     61.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               482412399     22.66%     84.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               267678058     12.58%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                31454431      1.48%     98.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8220845      0.39%     98.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                17340434      0.81%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2754096      0.13%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 6273853      0.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   22142      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2128631425                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2158                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1372                       # number of floating regfile writes
system.cpu0.idleCycles                        7788813                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            19895057                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               205828395                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.413644                       # Inst execution rate
system.cpu0.iew.exec_refs                   222377376                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12033702                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              217979993                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            236387693                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           5831489                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         10651041                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            16450209                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1028704072                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            210343674                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         18074428                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            883717577                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1599594                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             80730883                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              18749598                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             83057184                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2055827                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          169508                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          548                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1199                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11314                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    111937122                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6212863                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1199                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      9063183                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10831874                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                644598288                       # num instructions consuming a value
system.cpu0.iew.wb_count                    856345606                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.757628                       # average fanout of values written-back
system.cpu0.iew.wb_producers                488365740                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.400832                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     858904913                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1147343504                       # number of integer regfile reads
system.cpu0.int_regfile_writes              649113949                       # number of integer regfile writes
system.cpu0.ipc                              0.250104                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.250104                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          8705395      0.97%      0.97% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            664361755     73.67%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32359      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                82309      0.01%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 92      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                859      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                34      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               340      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           216547498     24.01%     98.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           12060400      1.34%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            557      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            67      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             901792004                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2369                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4658                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2244                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2529                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2507308                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002780                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 959824     38.28%     38.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     38.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    163      0.01%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     38.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1520844     60.66%     98.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                26332      1.05%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               65      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             895591548                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3936193971                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    856343362                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1517281994                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1008537892                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                901792004                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           20166180                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      488579425                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1475887                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       8520559                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    221488518                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2128631425                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.423649                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.913682                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1610035096     75.64%     75.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          277134057     13.02%     88.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          163101541      7.66%     96.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           42515963      2.00%     98.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           17809672      0.84%     99.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           11180882      0.53%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            4886181      0.23%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1297472      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             670561      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2128631425                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.422104                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11263395                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1609408                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           236387693                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           16450209                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3059                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      2136420238                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3749633                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              391598086                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            399810518                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               8335222                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               190087183                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              85832733                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2101395                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1415767230                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1069619660                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          805223002                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                555758572                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4619019                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              18749598                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            105689813                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               405412489                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2338                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1415764892                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     866748173                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           6214294                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 52113097                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       6215578                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3063710499                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2138424913                       # The number of ROB writes
system.cpu0.timesIdled                         337227                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  387                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.789804                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              152020326                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           167442068                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16708484                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        192830231                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits          14334643                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups       14424557                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           89914                       # Number of indirect misses.
system.cpu1.branchPred.lookups              267100833                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       250396                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          2371                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         15782413                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 119615996                       # Number of branches committed
system.cpu1.commit.bw_lim_events             19484278                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        8732906                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      399496894                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           486726069                       # Number of instructions committed
system.cpu1.commit.committedOps             491090937                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1549810256                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.316872                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.125213                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1343597467     86.69%     86.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    107570698      6.94%     93.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     39016527      2.52%     96.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     24218479      1.56%     97.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8125527      0.52%     98.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      4396426      0.28%     98.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1332692      0.09%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2068162      0.13%     98.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     19484278      1.26%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1549810256                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls            12316264                       # Number of function calls committed.
system.cpu1.commit.int_insts                465248527                       # Number of committed integer instructions.
system.cpu1.commit.loads                    113770113                       # Number of loads committed
system.cpu1.commit.membars                    6548039                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      6548039      1.33%      1.33% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       362676396     73.85%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      113772484     23.17%     98.35% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8093842      1.65%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        491090937                       # Class of committed instruction
system.cpu1.commit.refs                     121866326                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  486726069                       # Number of Instructions Simulated
system.cpu1.committedOps                    491090937                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.314297                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.314297                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            927341560                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               932903                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           131599908                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             961214453                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               147849879                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                508556012                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              15782791                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               675533                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             13218873                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  267100833                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                161586933                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1425436951                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2791480                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1090458940                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               33417724                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.165577                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         170603302                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         166354969                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.675979                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1612749115                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.686683                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.986237                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               903184278     56.00%     56.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               417510107     25.89%     81.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               244541910     15.16%     97.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                21864339      1.36%     98.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5050421      0.31%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                12601119      0.78%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 3929240      0.24%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 4063254      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4447      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1612749115                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         405593                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            16749542                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               183181370                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.487140                       # Inst execution rate
system.cpu1.iew.exec_refs                   196616143                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   9561883                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              131634511                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            205241190                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3994474                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12391404                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12773948                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          889055786                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            187054260                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         15537041                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            785832754                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1127990                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             82916893                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              15782791                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             84388721                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1937454                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           18847                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          253                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     91471077                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4677735                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           253                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      6991556                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9757986                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                561135349                       # num instructions consuming a value
system.cpu1.iew.wb_count                    760917373                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.772787                       # average fanout of values written-back
system.cpu1.iew.wb_producers                433638034                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.471695                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     763157994                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1020987689                       # number of integer regfile reads
system.cpu1.int_regfile_writes              577073127                       # number of integer regfile writes
system.cpu1.ipc                              0.301723                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.301723                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          6548342      0.82%      0.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            592826799     73.98%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 122      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           192409803     24.01%     98.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9584633      1.20%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             801369795                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2852810                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003560                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1381433     48.42%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     48.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1471345     51.58%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   32      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             797674263                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        3219926681                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    760917373                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1287020720                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 874998252                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                801369795                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           14057534                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      397964849                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1585166                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       5324628                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    162452620                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1612749115                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.496897                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.973719                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1153405986     71.52%     71.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          242830704     15.06%     86.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          148452257      9.20%     95.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           36408195      2.26%     98.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           14835071      0.92%     98.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           10369507      0.64%     99.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            4550921      0.28%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1255145      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             641329      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1612749115                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.496772                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          9209410                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1499919                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           205241190                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12773948                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    303                       # number of misc regfile reads
system.cpu1.numCycles                      1613154708                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   526809491                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              311245657                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            365174348                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5247447                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               161178543                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              76161613                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1730956                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1222769639                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             926329618                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          698588438                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                504284849                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4587583                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              15782791                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             91943599                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               333414090                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1222769639                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     528313676                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4369880                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 42932394                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4373409                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2420912093                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1844529330                       # The number of ROB writes
system.cpu1.timesIdled                           4832                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         39466389                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              7297552                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            48146829                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               4267                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2392342                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     59836423                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     119097546                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1085894                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       826848                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31419558                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     23083768                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     62861205                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       23910616                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1070084310500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           59736633                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5127749                       # Transaction distribution
system.membus.trans_dist::CleanEvict         54137714                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4854                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1763                       # Transaction distribution
system.membus.trans_dist::ReadExReq             88796                       # Transaction distribution
system.membus.trans_dist::ReadExResp            88762                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      59736635                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            35                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    178922941                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              178922941                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   4157001216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4157001216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1785                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          59832083                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                59832083    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            59832083                       # Request fanout histogram
system.membus.respLayer1.occupancy       312031518080                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             29.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        152086679901                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1070084310500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1070084310500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1070084310500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1070084310500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1070084310500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1070084310500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1070084310500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1070084310500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1070084310500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1070084310500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                148                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           74                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    25335858.108108                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   29228493.583624                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           74    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        25000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    143265500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             74                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1068209457000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1874853500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1070084310500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    188497917                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       188497917                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    188497917                       # number of overall hits
system.cpu0.icache.overall_hits::total      188497917                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       451134                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        451134                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       451134                       # number of overall misses
system.cpu0.icache.overall_misses::total       451134                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10008587499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10008587499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10008587499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10008587499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    188949051                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    188949051                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    188949051                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    188949051                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002388                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002388                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002388                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002388                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22185.398349                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22185.398349                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22185.398349                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22185.398349                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2658                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               68                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.088235                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       407062                       # number of writebacks
system.cpu0.icache.writebacks::total           407062                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        44071                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        44071                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        44071                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        44071                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       407063                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       407063                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       407063                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       407063                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8877242000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8877242000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8877242000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8877242000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002154                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002154                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002154                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002154                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21808.029715                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21808.029715                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21808.029715                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21808.029715                       # average overall mshr miss latency
system.cpu0.icache.replacements                407062                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    188497917                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      188497917                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       451134                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       451134                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10008587499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10008587499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    188949051                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    188949051                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002388                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002388                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22185.398349                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22185.398349                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        44071                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        44071                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       407063                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       407063                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8877242000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8877242000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002154                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002154                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21808.029715                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21808.029715                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1070084310500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          188905212                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           407094                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           464.033398                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        378305164                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       378305164                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1070084310500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    171797031                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       171797031                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    171797031                       # number of overall hits
system.cpu0.dcache.overall_hits::total      171797031                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     33078233                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      33078233                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     33078233                       # number of overall misses
system.cpu0.dcache.overall_misses::total     33078233                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2522516597826                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2522516597826                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2522516597826                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2522516597826                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    204875264                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    204875264                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    204875264                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    204875264                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.161455                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.161455                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.161455                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.161455                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 76259.109664                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 76259.109664                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 76259.109664                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 76259.109664                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    166976584                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       241227                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2444067                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3411                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    68.319152                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.720317                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     17817093                       # number of writebacks
system.cpu0.dcache.writebacks::total         17817093                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15262066                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15262066                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15262066                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15262066                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     17816167                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     17816167                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     17816167                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     17816167                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1566316006662                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1566316006662                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1566316006662                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1566316006662                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.086961                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.086961                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.086961                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.086961                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 87915.431342                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87915.431342                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 87915.431342                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87915.431342                       # average overall mshr miss latency
system.cpu0.dcache.replacements              17817092                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    166623442                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      166623442                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     30954888                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     30954888                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2410307091500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2410307091500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    197578330                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    197578330                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.156671                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.156671                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 77865.153041                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 77865.153041                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13411821                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13411821                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17543067                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17543067                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1554089425500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1554089425500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.088790                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.088790                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 88587.099707                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88587.099707                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5173589                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5173589                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2123345                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2123345                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 112209506326                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 112209506326                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7296934                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7296934                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.290991                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.290991                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 52845.630986                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52845.630986                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1850245                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1850245                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       273100                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       273100                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  12226581162                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  12226581162                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037427                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037427                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 44769.612457                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 44769.612457                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      2918709                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2918709                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        13769                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        13769                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    213635000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    213635000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      2932478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      2932478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004695                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004695                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 15515.651100                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 15515.651100                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         6540                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         6540                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         7229                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7229                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    133799000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    133799000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002465                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002465                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 18508.645732                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18508.645732                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      2914332                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2914332                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1050                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1050                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     16728500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     16728500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      2915382                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      2915382                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000360                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000360                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 15931.904762                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 15931.904762                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1032                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1032                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     15697500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     15697500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000354                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000354                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 15210.755814                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 15210.755814                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21232                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21232                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3795                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3795                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     77539500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     77539500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        25027                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        25027                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.151636                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.151636                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 20432.015810                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 20432.015810                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3794                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3794                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     73744500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     73744500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.151596                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.151596                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 19437.137586                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 19437.137586                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1070084310500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995676                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          195493872                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         17822981                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.968641                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995676                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999865                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999865                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        439319251                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       439319251                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1070084310500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              360918                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             3966847                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1997                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             2932070                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7261832                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             360918                       # number of overall hits
system.l2.overall_hits::.cpu0.data            3966847                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1997                       # number of overall hits
system.l2.overall_hits::.cpu1.data            2932070                       # number of overall hits
system.l2.overall_hits::total                 7261832                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             46146                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          13847722                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3645                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          10223589                       # number of demand (read+write) misses
system.l2.demand_misses::total               24121102                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            46146                       # number of overall misses
system.l2.overall_misses::.cpu0.data         13847722                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3645                       # number of overall misses
system.l2.overall_misses::.cpu1.data         10223589                       # number of overall misses
system.l2.overall_misses::total              24121102                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3942942498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1488194718230                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    337657497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1147297626939                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2639772945164                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3942942498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1488194718230                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    337657497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1147297626939                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2639772945164                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          407064                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        17814569                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5642                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        13155659                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31382934                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         407064                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       17814569                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5642                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       13155659                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31382934                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.113363                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.777326                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.646048                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.777125                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.768606                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.113363                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.777326                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.646048                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.777125                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.768606                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85444.946431                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 107468.558239                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92635.801646                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 112220.632787                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109438.322725                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85444.946431                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 107468.558239                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92635.801646                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 112220.632787                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109438.322725                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            5793801                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    185186                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.286388                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  32255754                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5127749                       # number of writebacks
system.l2.writebacks::total                   5127749                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            204                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         146803                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             77                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         124463                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              271547                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           204                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        146803                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            77                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        124463                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             271547                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        45942                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     13700919                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3568                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     10099126                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          23849555                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        45942                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     13700919                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     10099126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     36384458                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         60234013                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3470537500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1341993614861                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    299167997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1038350597063                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2384113917421                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3470537500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1341993614861                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    299167997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1038350597063                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 3306692023236                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 5690805940657                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.112862                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.769085                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.632400                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.767664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.759953                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.112862                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.769085                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.632400                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.767664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.919324                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75541.715641                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97949.167852                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83847.532791                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102815.886945                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99964.712860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75541.715641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97949.167852                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83847.532791                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102815.886945                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90881.992065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94478.279916                       # average overall mshr miss latency
system.l2.replacements                       82700483                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5495010                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5495010                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5495010                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5495010                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     24845536                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24845536                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     24845536                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24845536                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     36384458                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       36384458                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 3306692023236                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 3306692023236                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90881.992065                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90881.992065                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            2106                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            2573                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 4679                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1701                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2332                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4033                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     46920500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     58094000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    105014500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         3807                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         4905                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8712                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.446809                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.475433                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.462925                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 27584.068195                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 24911.663808                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 26038.804860                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            8                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           11                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              19                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1693                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2321                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4014                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     34213000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     46881499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     81094499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.444707                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.473191                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.460744                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20208.505611                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20198.836277                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20202.914549                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           176                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           173                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                349                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          373                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          441                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              814                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      5373000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      5531500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     10904500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          549                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          614                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1163                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.679417                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.718241                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.699914                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 14404.825737                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 12543.083900                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 13396.191646                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            12                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          366                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          436                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          802                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      7665500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      8828000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     16493500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.710098                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.689596                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20943.989071                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20247.706422                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20565.461347                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           147636                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           110939                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                258575                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         126371                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         111680                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              238051                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  10118596487                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   9195157987                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19313754474                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       274007                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       222619                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            496626                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.461196                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.501664                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.479337                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 80070.558016                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 82334.867362                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81132.843273                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        76613                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        72797                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           149410                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        49758                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        38883                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          88641                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4883178498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   4219147496                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9102325994                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.181594                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.174662                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.178486                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 98138.560593                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 108508.795515                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102687.537302                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        360918                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1997                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             362915                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        46146                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3645                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            49791                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3942942498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    337657497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4280599995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       407064                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5642                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         412706                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.113363                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.646048                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.120645                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85444.946431                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92635.801646                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85971.360186                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          204                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           77                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           281                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        45942                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3568                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        49510                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3470537500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    299167997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3769705497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.112862                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.632400                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.119964                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75541.715641                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83847.532791                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76140.284730                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      3819211                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      2821131                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6640342                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     13721351                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     10111909                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        23833260                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1478076121743                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1138102468952                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2616178590695                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17540562                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     12933040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30473602                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.782264                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.781866                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.782095                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 107720.888544                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112550.703230                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109770.068832                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        70190                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        51666                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       121856                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     13651161                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     10060243                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     23711404                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1337110436363                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1034131449567                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2371241885930                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.778262                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.777871                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.778097                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97948.477522                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102793.883763                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100004.280047                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           83                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                83                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          121                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             122                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3949500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3949500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          204                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           205                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.593137                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.595122                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 32640.495868                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 32372.950820                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           89                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           89                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           32                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           33                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       640998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        20500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       661498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.156863                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.160976                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20031.187500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20045.393939                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1070084310500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1070084310500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999996                       # Cycle average of tags in use
system.l2.tags.total_refs                    97436837                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  82700717                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.178186                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.847359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.135540                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.787124                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.419332                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    27.807325                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.263240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.199799                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.100302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.434489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 576570013                       # Number of tag accesses
system.l2.tags.data_accesses                576570013                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1070084310500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2940352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     876916096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        228352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     646381504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   2302358976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3828825280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2940352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       228352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3168704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    328175936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       328175936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          45943                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       13701814                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       10099711                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     35974359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            59825395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5127749                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5127749                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2747776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        819483182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           213396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        604047268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2151567828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3578059450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2747776                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       213396                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2961172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      306682317                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            306682317                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      306682317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2747776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       819483182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          213396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       604047268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2151567828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3884741768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5115221.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     45944.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  13622641.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3568.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  10058423.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  35883411.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000385775750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       307611                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       307611                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            90147455                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4829230                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    59825397                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5127749                       # Number of write requests accepted
system.mem_ctrls.readBursts                  59825397                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5127749                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 211410                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12528                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           3507096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           3506465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           3462865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3457621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3494076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4483082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           4353749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           4188041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           3804539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           4149123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          3654315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3457928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          3600025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3555564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          3481037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          3458461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            319918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            323322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            319535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            310487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            313246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            319095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            343356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            344620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            313047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            319190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           313437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           304070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           320115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           317644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           317820                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 2454872667574                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               298069935000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            3572634923824                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41179.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59929.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 40798737                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3477476                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              59825397                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5127749                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7023107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 8192760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 6511342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 6140147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 4942423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 4427324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 3695495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 3174168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2604950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2228562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                2126349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                3365578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                2089165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1041006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 791408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 588609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 392209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 219721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  47558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  12106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  47444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  59508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 213261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 281936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 304754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 313794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 319863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 325052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 327985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 329331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 333145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 343566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 322598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 318379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 315650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 313441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 312730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 312108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     20452996                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    202.545871                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   157.013058                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   186.840233                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2876201     14.06%     14.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     12672297     61.96%     76.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2071218     10.13%     86.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       909336      4.45%     90.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       808304      3.95%     94.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       475278      2.32%     96.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       198142      0.97%     97.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       100806      0.49%     98.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       341414      1.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     20452996                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       307611                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     193.796925                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    247.837544                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        175674     57.11%     57.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255        64354     20.92%     78.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383        32884     10.69%     88.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511         9054      2.94%     91.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639         6003      1.95%     93.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767         4766      1.55%     95.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895         3778      1.23%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023         3213      1.04%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151         2820      0.92%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279         2185      0.71%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407         1512      0.49%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535          850      0.28%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663          369      0.12%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791          115      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           25      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        307611                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       307611                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.628846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.568033                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.586366                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           240020     78.03%     78.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            10630      3.46%     81.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            30387      9.88%     91.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            13651      4.44%     95.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5235      1.70%     97.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             2296      0.75%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             1306      0.42%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              927      0.30%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              740      0.24%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              613      0.20%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26              495      0.16%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27              358      0.12%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28              264      0.09%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29              221      0.07%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30              131      0.04%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               85      0.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               61      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               50      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34               27      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35               21      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36               19      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37               20      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38               15      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::49                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        307611                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             3815295168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                13530240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               327373824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3828825408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            328175936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3565.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       305.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3578.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    306.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        30.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    27.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1070084306500                       # Total gap between requests
system.mem_ctrls.avgGap                      16474.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2940416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    871849024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       228352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    643739072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   2296538304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    327373824                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2747835.821110284422                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 814747974.010221719742                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 213396.269583003101                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 601577899.688306808472                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2146128376.489265441895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 305932738.932536661625                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        45944                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     13701814                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3568                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     10099711                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     35974360                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5127749                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1572468574                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 773790858756                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    150035798                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 619171470743                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 2177950089953                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 26300344954919                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34225.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56473.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42050.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     61305.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     60541.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5129023.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          72076879140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          38309781180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        208209482880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13162945140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      84471819120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     482044012500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4980575040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       903255495000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        844.097503                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8903574200                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35732580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1025448156300                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          73957469460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          39309338640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        217434362880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13538482380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      84471819120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     483682435320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3600850560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       915994758360                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        856.002419                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5294871419                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35732580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1029056859081                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                354                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          178                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1480376657.303371                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3157148703.536214                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          178    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        27000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  10589275000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            178                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   806577265500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 263507045000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1070084310500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    161580926                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       161580926                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    161580926                       # number of overall hits
system.cpu1.icache.overall_hits::total      161580926                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6007                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6007                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6007                       # number of overall misses
system.cpu1.icache.overall_misses::total         6007                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    391992500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    391992500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    391992500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    391992500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    161586933                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    161586933                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    161586933                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    161586933                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 65255.951390                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65255.951390                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 65255.951390                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65255.951390                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          513                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           57                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5642                       # number of writebacks
system.cpu1.icache.writebacks::total             5642                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          365                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          365                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          365                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          365                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5642                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5642                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5642                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5642                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    368493000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    368493000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    368493000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    368493000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 65312.477845                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 65312.477845                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 65312.477845                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 65312.477845                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5642                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    161580926                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      161580926                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6007                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6007                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    391992500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    391992500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    161586933                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    161586933                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 65255.951390                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65255.951390                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          365                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          365                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5642                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5642                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    368493000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    368493000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 65312.477845                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 65312.477845                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1070084310500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          162379929                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5674                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         28618.246211                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        323179508                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       323179508                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1070084310500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    152320467                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       152320467                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    152320467                       # number of overall hits
system.cpu1.dcache.overall_hits::total      152320467                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     28898115                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      28898115                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     28898115                       # number of overall misses
system.cpu1.dcache.overall_misses::total     28898115                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2208169632055                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2208169632055                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2208169632055                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2208169632055                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    181218582                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    181218582                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    181218582                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    181218582                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.159466                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.159466                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.159466                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.159466                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 76412.237686                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 76412.237686                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 76412.237686                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 76412.237686                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    154030690                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       278973                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2181185                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3897                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.617893                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    71.586605                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     13157171                       # number of writebacks
system.cpu1.dcache.writebacks::total         13157171                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     15738975                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     15738975                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     15738975                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     15738975                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     13159140                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     13159140                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     13159140                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     13159140                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1205681165217                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1205681165217                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1205681165217                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1205681165217                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.072615                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.072615                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.072615                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.072615                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91623.097347                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91623.097347                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91623.097347                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91623.097347                       # average overall mshr miss latency
system.cpu1.dcache.replacements              13157169                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    148390568                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      148390568                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     26916365                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     26916365                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2100258218500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2100258218500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    175306933                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    175306933                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.153539                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.153539                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78029.043613                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78029.043613                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     13981627                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     13981627                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     12934738                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     12934738                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1194888071500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1194888071500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.073783                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.073783                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 92378.219914                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92378.219914                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3929899                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3929899                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1981750                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1981750                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 107911413555                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 107911413555                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5911649                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5911649                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.335228                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.335228                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 54452.586631                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 54452.586631                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1757348                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1757348                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       224402                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       224402                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  10793093717                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  10793093717                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.037959                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037959                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 48097.136911                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 48097.136911                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2174852                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2174852                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         7611                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         7611                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    151881000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    151881000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      2182463                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2182463                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.003487                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.003487                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 19955.459204                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 19955.459204                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          949                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          949                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         6662                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6662                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    128644500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    128644500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003053                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003053                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 19310.192134                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19310.192134                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2181054                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2181054                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1096                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1096                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     18634000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     18634000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      2182150                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2182150                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000502                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000502                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 17001.824818                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 17001.824818                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1083                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1083                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     17553000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     17553000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000496                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000496                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 16207.756233                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 16207.756233                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        31000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        31000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          480                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            480                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1891                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1891                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     47683499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     47683499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         2371                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         2371                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.797554                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.797554                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 25216.022739                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 25216.022739                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1891                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1891                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     45792499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     45792499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.797554                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.797554                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 24216.022739                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 24216.022739                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1070084310500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.989254                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          169861512                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         13162498                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.904960                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.989254                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999664                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999664                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        384333598                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       384333598                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1070084310500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30900903                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10622759                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25891952                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        77572734                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         54940588                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            9514                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2112                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          11626                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           497011                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          497011                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        412706                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30488199                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          205                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          205                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1221188                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     53464466                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16926                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     39487154                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              94189734                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     52103936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2280426560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       722176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1684021184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4017273856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       137657817                       # Total snoops (count)
system.tol2bus.snoopTraffic                 329135616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        169094551                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.152736                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.373078                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              144094576     85.22%     85.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1               24173127     14.30%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 826848      0.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          169094551                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        62848961080                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       26749734215                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         610735215                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       19758816562                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8504916                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            15004                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
