RV32ZCFZFINX,Zcf Code Size Reduction extension for previous single precision FP loads/stores using integer registers,1.0
xlen,32
""
Extension,Subset,Instruction,Description,Covergroup,Coverpoint,Coverpoint Description,Coverage Level,Pass/Fail Criteria,Test Type,Coverage Method
RV32ZCFZFINX,"Zcf,ZcfZfinx",c.flw,,c_flw_cg,,,,,,
,,,,,cp_asm_count,Number of times instruction is executed,Compliance Basic,Check against Reference Model,Constrained-Random,Functional Coverage
,,,,,cp_fdp,FD register assignment,Compliance Basic,Check against Reference Model,Constrained-Random,Functional Coverage
,,,,,cp_rs1p,RS1 (GPR) register assignment,Compliance Basic,Check against Reference Model,Constrained-Random,Functional Coverage
,,,,,cp_imm_ones_zeros,Immediate value ones and zeros,Compliance Basic,Check against Reference Model,Constrained-Random,Functional Coverage
,,,,,cp_imm_sign,Immediate value sign,Compliance Basic,Check against Reference Model,Constrained-Random,Functional Coverage
RV32ZCFZFINX,"Zcf,ZcfZfinx",c.flwsp,,c_flwsp_cg,,,,,,
,,,,,cp_asm_count,Number of times instruction is executed,Compliance Basic,Check against Reference Model,Constrained-Random,Functional Coverage
,,,,,cp_fdp,FD register assignment,Compliance Basic,Check against Reference Model,Constrained-Random,Functional Coverage
,,,,,cp_rs1p,RS1 (GPR) register assignment,Compliance Basic,Check against Reference Model,Constrained-Random,Functional Coverage
,,,,,cp_imm_ones_zeros,Immediate value ones and zeros,Compliance Basic,Check against Reference Model,Constrained-Random,Functional Coverage
,,,,,cp_imm_sign,Immediate value sign,Compliance Basic,Check against Reference Model,Constrained-Random,Functional Coverage
RV32ZCFZFINX,"Zcf,ZcfZfinx",c.fsw,,c_fsw_cg,,,,,,
,,,,,cp_asm_count,Number of times instruction is executed,Compliance Basic,Check against Reference Model,Constrained-Random,Functional Coverage
,,,,,cp_fs2p,FS2 register assignment,Compliance Basic,Check against Reference Model,Constrained-Random,Functional Coverage
,,,,,cp_rs1p,RS1 (GPR) register assignment,Compliance Basic,Check against Reference Model,Constrained-Random,Functional Coverage
,,,,,cp_imm_ones_zeros,Immediate value ones and zeros,Compliance Basic,Check against Reference Model,Constrained-Random,Functional Coverage
,,,,,cp_imm_sign,Immediate value sign,Compliance Basic,Check against Reference Model,Constrained-Random,Functional Coverage
RV32ZCFZFINX,"Zcf,ZcfZfinx",c.fswsp,,c_fswsp_cg,,,,,,
,,,,,cp_asm_count,Number of times instruction is executed,Compliance Basic,Check against Reference Model,Constrained-Random,Functional Coverage
,,,,,cp_fs2p,FS2 register assignment,Compliance Basic,Check against Reference Model,Constrained-Random,Functional Coverage
,,,,,cp_rs1p,RS1 (GPR) register assignment,Compliance Basic,Check against Reference Model,Constrained-Random,Functional Coverage
,,,,,cp_imm_ones_zeros,Immediate value ones and zeros,Compliance Basic,Check against Reference Model,Constrained-Random,Functional Coverage
,,,,,cp_imm_sign,Immediate value sign,Compliance Basic,Check against Reference Model,Constrained-Random,Functional Coverage
