EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# AOD4184A-Transistor_FET
#
DEF AOD4184A-Transistor_FET Q 0 0 N Y 1 F N
F0 "Q" 200 75 50 H V L CNN
F1 "AOD4184A-Transistor_FET" 200 0 50 H V L CNN
F2 "Package_TO_SOT_SMD:TO-252-2" 200 -75 50 H I L CIN
F3 "" 0 0 50 H I L CNN
$FPLIST
 SOIC*3.9x4.9mm*P1.27mm*
$ENDFPLIST
DRAW
C 66 0 110 0 1 10 N
C 100 -70 10 0 1 0 F
C 100 70 10 0 1 0 F
P 2 0 1 0 10 0 -100 0 N
P 2 0 1 10 10 75 10 -75 N
P 2 0 1 10 30 -50 30 -90 N
P 2 0 1 10 30 20 30 -20 N
P 2 0 1 10 30 90 30 50 N
P 2 0 1 0 100 100 100 70 N
P 3 0 1 0 100 -100 100 0 30 0 N
P 4 0 1 0 30 -70 130 -70 130 70 30 70 N
P 4 0 1 0 46 0 86 -15 86 15 46 0 F
P 2 1 1 10 110 40 150 40 N
P 4 1 1 0 130 24 115 -16 145 -16 130 24 F
X G 1 -200 0 100 R 50 50 1 1 P
X D 2 100 200 100 D 50 50 1 1 P
X S 3 100 -200 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
#End Library
