<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the Ninth Conference on Design, Automation and Test in Europe</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/date.png" alt="Proceedings of the Ninth Conference on Design, Automation and Test in Europe" title="Proceedings of the Ninth Conference on Design, Automation and Test in Europe" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/AUTO/2005/DATE-2005.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2><br/><em>Proceedings of the Ninth Conference on Design, Automation and Test in Europe</em><br/>DATE, 2005.</h2>
<div class="rbox">
<strong><a href="AUTO.html">AUTO</a></strong><hr/><a href="http://dblp.uni-trier.de/rec/html/conf/date/2005">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+Ninth+Conference+on+Design,+Automation+and+Test+in+Europe%22">Scholar</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick="$('#publisher').text(this.checked?'IEEE Computer Society':'IEEE CS');"/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DATE-2005,
	address       = "Munich, Germany",
	booktitle     = "{DATE}",
<span id="isbn">	isbn          = "0-7695-2288-2",
</span>	publisher     = "{<span id="publisher">IEEE Computer Society</span>}",
	title         = "{Proceedings of the Ninth Conference on Design, Automation and Test in Europe}",
	year          = 2005,
}</pre>
</div>
<hr/>
<h3>Contents (312 items)</h3><dl class="toc"><div class="rbox"><span class="tag">51 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">36 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">30 ×<a href="tag/embedded.html">#embedded</a></span><br/><span class="tag">29 ×<a href="tag/modelling.html">#modelling</a></span><br/><span class="tag">29 ×<a href="tag/multi.html">#multi</a></span><br/><span class="tag">24 ×<a href="tag/analysis.html">#analysis</a></span><br/><span class="tag">24 ×<a href="tag/using.html">#using</a></span><br/><span class="tag">20 ×<a href="tag/architecture.html">#architecture</a></span><br/><span class="tag">19 ×<a href="tag/hardware.html">#hardware</a></span><br/><span class="tag">18 ×<a href="tag/configuration management.html">#configuration management</a></span><br/></div><dt><a href="DATE-2005-KirsteinSSHVH04.html">DATE-2005-KirsteinSSHVH04</a> <span class="tag"><a href="tag/monitoring.html" title="monitoring">#monitoring</a></span></dt><dd>A CMOS-Based Tactile Sensor for Continuous Blood Pressure Monitoring (<abbr title="Kay-Uwe Kirstein">KUK</abbr>, <abbr title="Jan Sedivý">JS</abbr>, <abbr title="Tomi Salo">TS</abbr>, <abbr title="Christoph Hagleitner">CH</abbr>, <abbr title="Tobias Vancura">TV</abbr>, <abbr title="Andreas Hierlemann">AH</abbr>), pp. 210–214.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2005-SturmLSGZ04.html">DATE-2005-SturmLSGZ04</a></dt><dd>Optical Receiver IC for CD/DVD/Blue-Laser Application (<abbr title="Johannes Sturm">JS</abbr>, <abbr title="Martin Leifhelm">ML</abbr>, <abbr title="Harald Schatzmayr">HS</abbr>, <abbr title="Stefan Groiss">SG</abbr>, <abbr title="Horst Zimmermann">HZ</abbr>), pp. 215–218.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2005-AndersenBTBBHM04.html">DATE-2005-AndersenBTBBHM04</a> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>A 97mW 110MS/s 12b Pipeline ADC Implemented in 0.18mum Digital CMOS (<abbr title="Terje N. Andersen">TNA</abbr>, <abbr title="Atle Briskemyr">AB</abbr>, <abbr title="Frode Telstø">FT</abbr>, <abbr title="Johnny Bjørnsen">JB</abbr>, <abbr title="Thomas E. Bonnerud">TEB</abbr>, <abbr title="Bjørnar Hernes">BH</abbr>, <abbr title="Øystein Moldsvor">ØM</abbr>), pp. 219–222.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2005-SandnerCSHK04.html">DATE-2005-SandnerCSHK04</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A 6bit, 1.2GSps Low-Power Flash-ADC in 0.13µm Digital CMOS (<abbr title="Christoph Sandner">CS</abbr>, <abbr title="Martin Clara">MC</abbr>, <abbr title="Andreas Santner">AS</abbr>, <abbr title="Thomas Hartig">TH</abbr>, <abbr title="Franz Kuttner">FK</abbr>), pp. 223–226.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2005-BernardiMQR04.html">DATE-2005-BernardiMQR04</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Testing Logic Cores using a BIST P1500 Compliant Approach: A Case of Study (<abbr title="Paolo Bernardi">PB</abbr>, <abbr title="Guido Masera">GM</abbr>, <abbr title="Federico Quaglio">FQ</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>), pp. 228–233.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-MelloMCM04.html">DATE-2005-MelloMCM04</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>MultiNoC: A Multiprocessing System Enabled by a Network on Chip (<abbr title="Aline Mello">AM</abbr>, <abbr title="Leandro Möller">LM</abbr>, <abbr title="Ney Calazans">NC</abbr>, <abbr title="Fernando Gehm Moraes">FGM</abbr>), pp. 234–239.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-Hillman04.html">DATE-2005-Hillman04</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Using Mobilize Power Management IP for Dynamic &amp; Static Power Reduction in SoC at 130 nm (<abbr title="Dan Hillman">DH</abbr>), pp. 240–246.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2005-GalanisMTSG04.html">DATE-2005-GalanisMTSG04</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span></dt><dd>A Partitioning Methodology for Accelerating Applications in Hybrid Reconfigurable Platforms (<abbr title="Michalis D. Galanis">MDG</abbr>, <abbr title="Athanasios Milidonis">AM</abbr>, <abbr title="George Theodoridis">GT</abbr>, <abbr title="Dimitrios Soudris">DS</abbr>, <abbr title="Constantinos E. Goutis">CEG</abbr>), pp. 247–252.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-RissaDL04.html">DATE-2005-RissaDL04</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Evaluation of SystemC Modelling of Reconfigurable Embedded Systems (<abbr title="Tero Rissa">TR</abbr>, <abbr title="Adam Donlin">AD</abbr>, <abbr title="Wayne Luk">WL</abbr>), pp. 253–258.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-UllmannJB04.html">DATE-2005-UllmannJB04</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Hardware Support for QoS-based Function Allocation in Reconfigurable Systems (<abbr title="Michael Ullmann">MU</abbr>, <abbr title="Wansheng Jin">WJ</abbr>, <abbr title="Jürgen Becker">JB</abbr>), pp. 259–264.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-BorgattiCRLMFP04.html">DATE-2005-BorgattiCRLMFP04</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>An Integrated Design and Verification Methodology for Reconfigurable Multimedia Systems (<abbr title="Michele Borgatti">MB</abbr>, <abbr title="Andrea Capello">AC</abbr>, <abbr title="Umberto Rossi">UR</abbr>, <abbr title="Jean-Luc Lambert">JLL</abbr>, <abbr title="Imed Moussa">IM</abbr>, <abbr title="Franco Fummi">FF</abbr>, <abbr title="Graziano Pravadelli">GP</abbr>), pp. 266–271.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-FalconeriNR04.html">DATE-2005-FalconeriNR04</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/reuse.html" title="reuse">#reuse</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Common Reusable Verification Environment for BCA and RTL Models (<abbr title="Giuseppe Falconeri">GF</abbr>, <abbr title="Walid Naifer">WN</abbr>, <abbr title="Nizar Romdhane">NR</abbr>), pp. 272–277.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-MacBethHG04a.html">DATE-2005-MacBethHG04a</a> <span class="tag"><a href="tag/assembly.html" title="assembly">#assembly</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>An Assembler Driven Verification Methodology (ADVM) (<abbr title="John S. MacBeth">JSM</abbr>, <abbr title="Dietmar Heinz">DH</abbr>, <abbr title="Ken Gray">KG</abbr>), pp. 278–283.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-UmezawaS04.html">DATE-2005-UmezawaS04</a> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A Formal Verification Methodology for Checking Data Integrity (<abbr title="Yasushi Umezawa">YU</abbr>, <abbr title="Takeshi Shimizu">TS</abbr>), pp. 284–289.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-HabibiAMT04.html">DATE-2005-HabibiAMT04</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>On the Design and Verification Methodology of the Look-Aside Interface (<abbr title="Ali Habibi">AH</abbr>, <abbr title="Asif Iqbal Ahmed">AIA</abbr>, <abbr title="Otmane Aït Mohamed">OAM</abbr>, <abbr title="Sofiène Tahar">ST</abbr>), pp. 290–295.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-Kong.html">DATE-2005-Kong</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span></dt><dd>SoC in Nanoera: Challenges and Endless Possibility (<abbr title="Jeong-Taek Kong">JTK</abbr>), p. 2.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2005-LopezCLS.html">DATE-2005-LopezCLS</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/quality.html" title="quality">#quality</a></span></dt><dd>A High Quality/Low Computational Cost Technique for Block Matching Motion Estimation (<abbr title="Sebastián López">SL</abbr>, <abbr title="Gustavo Marrero Callicó">GMC</abbr>, <abbr title="José Francisco López">JFL</abbr>, <abbr title="Roberto Sarmiento">RS</abbr>), pp. 2–7.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-Hughes.html">DATE-2005-Hughes</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span></dt><dd>Striking a New Balance in the Nanometer Era: First-Time-Right and Time-to-Market Demands Versus Technology Challenges (<abbr title="Garry Hughes">GH</abbr>), p. 3.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2005-BaradaranD.html">DATE-2005-BaradaranD</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>A Register Allocation Algorithm in the Presence of Scalar Replacement for Fine-Grain Configurable Architectures (<abbr title="Nastaran Baradaran">NB</abbr>, <abbr title="Pedro C. Diniz">PCD</abbr>), pp. 6–11.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-FahmyCL.html">DATE-2005-FahmyCL</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/markov.html" title="markov">#markov</a></span></dt><dd>Hardware Acceleration of Hidden Markov Model Decoding for Person Detection (<abbr title="Suhaib A. Fahmy">SAF</abbr>, <abbr title="Peter Y. K. Cheung">PYKC</abbr>, <abbr title="Wayne Luk">WL</abbr>), pp. 8–13.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-KimKPJC.html">DATE-2005-KimKPJC</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/resource%20management.html" title="resource management">#resource management</a></span></dt><dd>Resource Sharing and Pipelining in Coarse-Grained Reconfigurable Architecture for Domain-Specific Optimization (<abbr title="Yoonjin Kim">YK</abbr>, <abbr title="Mary Kiemb">MK</abbr>, <abbr title="Chulsoo Park">CP</abbr>, <abbr title="Jinyong Jung">JJ</abbr>, <abbr title="Kiyoung Choi">KC</abbr>), pp. 12–17.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-EeckhautDSCS.html">DATE-2005-EeckhautDSCS</a> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/video.html" title="video">#video</a></span></dt><dd>A Hardware-Friendly Wavelet Entropy Codec for Scalable Video (<abbr title="Hendrik Eeckhaut">HE</abbr>, <abbr title="Harald Devos">HD</abbr>, <abbr title="Benjamin Schrauwen">BS</abbr>, <abbr title="Mark Christiaens">MC</abbr>, <abbr title="Dirk Stroobandt">DS</abbr>), pp. 14–19.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-LyseckyV.html">DATE-2005-LyseckyV</a> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>A Study of the Speedups and Competitiveness of FPGA Soft Processor Cores using Dynamic Hardware/Software Partitioning (<abbr title="Roman L. Lysecky">RLL</abbr>, <abbr title="Frank Vahid">FV</abbr>), pp. 18–23.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-BurchardHC.html">DATE-2005-BurchardHC</a> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/streaming.html" title="streaming">#streaming</a></span></dt><dd>A Real-Time Streaming Memory Controller (<abbr title="Artur Burchard">AB</abbr>, <abbr title="Ewa Hekstra-Nowacka">EHN</abbr>, <abbr title="Atul Chauhan">AC</abbr>), pp. 20–25.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-CheungLC.html">DATE-2005-CheungLC</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Reconfigurable Elliptic Curve Cryptosystems on a Chip (<abbr title="Ray C. C. Cheung">RCCC</abbr>, <abbr title="Wayne Luk">WL</abbr>, <abbr title="Peter Y. K. Cheung">PYKC</abbr>), pp. 24–29.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-StecheleCHS.html">DATE-2005-StecheleCHS</a> <span class="tag"><a href="tag/information%20management.html" title="information management">#information management</a></span> <span class="tag"><a href="tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>A Coprocessor for Accelerating Visual Information Processing (<abbr title="Walter Stechele">WS</abbr>, <abbr title="L. Alvado Cárcel">LAC</abbr>, <abbr title="Stephan Herrmann">SH</abbr>, <abbr title="J. Lidón Simón">JLS</abbr>), pp. 26–31.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-RodriguesC.html">DATE-2005-RodriguesC</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span></dt><dd>An Infrastructure to Functionally Test Designs Generated by Compilers Targeting FPGAs (<abbr title="Rui Rodrigues">RR</abbr>, <abbr title="João M. P. Cardoso">JMPC</abbr>), pp. 30–31.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-HuotDFR.html">DATE-2005-HuotDFR</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>FPGA Architecture for Multi-Style Asynchronous Logic (<abbr title="N. Huot">NH</abbr>, <abbr title="H. Dubreuil">HD</abbr>, <abbr title="Laurent Fesquet">LF</abbr>, <abbr title="Marc Renaudin">MR</abbr>), pp. 32–33.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-SilvaB.html">DATE-2005-SilvaB</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/throughput.html" title="throughput">#throughput</a></span></dt><dd>Area and Throughput Trade-Offs in the Design of Pipelined Discrete Wavelet Transform Architectures (<abbr title="Sandro V. Silva">SVS</abbr>, <abbr title="Sergio Bampi">SB</abbr>), pp. 32–37.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-GielenDCDJMV.html">DATE-2005-GielenDCDJMV</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>Analog and Digital Circuit Design in 65 nm CMOS: End of the Road? (<abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Wim Dehaene">WD</abbr>, <abbr title="Phillip Christie">PC</abbr>, <abbr title="Dieter Draxelmayr">DD</abbr>, <abbr title="Edmond Janssens">EJ</abbr>, <abbr title="Karen Maex">KM</abbr>, <abbr title="Ted Vucurevich">TV</abbr>), pp. 36–42.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2005-ElbazTSGABBR.html">DATE-2005-ElbazTSGABBR</a> <span class="tag"><a href="tag/bibliography.html" title="bibliography">#bibliography</a></span> <span class="tag"><a href="tag/encryption.html" title="encryption">#encryption</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Hardware Engines for Bus Encryption: A Survey of Existing Techniques (<abbr title="Reouven Elbaz">RE</abbr>, <abbr title="Lionel Torres">LT</abbr>, <abbr title="Gilles Sassatelli">GS</abbr>, <abbr title="Pierre Guillemin">PG</abbr>, <abbr title="C. Anguille">CA</abbr>, <abbr title="Michel Bardouillet">MB</abbr>, <abbr title="Christian Buatois">CB</abbr>, <abbr title="Jean-Baptiste Rigaud">JBR</abbr>), pp. 40–45.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-GoelM.html">DATE-2005-GoelM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>On-Chip Test Infrastructure Design for Optimal Multi-Site Testing of System Chips (<abbr title="Sandeep Kumar Goel">SKG</abbr>, <abbr title="Erik Jan Marinissen">EJM</abbr>), pp. 44–49.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-ThullS.html">DATE-2005-ThullS</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance Considerations for an Embedded Implementation of OMA DRM 2 (<abbr title="Daniel Thull">DT</abbr>, <abbr title="Roberto Sannino">RS</abbr>), pp. 46–51.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-SehgalLOC.html">DATE-2005-SehgalLOC</a> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Test Planning for Mixed-Signal SOCs with Wrapped Analog Cores (<abbr title="Anuja Sehgal">AS</abbr>, <abbr title="Fang Liu">FL</abbr>, <abbr title="Sule Ozev">SO</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 50–55.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-CilardoMMR.html">DATE-2005-CilardoMMR</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/encryption.html" title="encryption">#encryption</a></span> <span class="tag"><a href="tag/novel.html" title="novel">#novel</a></span></dt><dd>A Novel Unified Architecture for Public-Key Cryptography (<abbr title="Alessandro Cilardo">AC</abbr>, <abbr title="Antonino Mazzeo">AM</abbr>, <abbr title="Nicola Mazzocca">NM</abbr>, <abbr title="Luigi Romano">LR</abbr>), pp. 52–57.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-BeckBKPLP.html">DATE-2005-BeckBKPLP</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/quality.html" title="quality">#quality</a></span></dt><dd>Logic Design for On-Chip Test Clock Generation — Implementation Details and Impact on Delay Test Quality (<abbr title="Matthias Beck">MB</abbr>, <abbr title="Olivier Barondeau">OB</abbr>, <abbr title="Martin Kaibel">MK</abbr>, <abbr title="Frank Poehl">FP</abbr>, <abbr title="Xijiang Lin">XL</abbr>, <abbr title="Ron Press">RP</abbr>), pp. 56–61.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-TiriV05a.html">DATE-2005-TiriV05a</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A VLSI Design Flow for Secure Side-Channel Attack Resistant ICs (<abbr title="Kris Tiri">KT</abbr>, <abbr title="Ingrid Verbauwhede">IV</abbr>), pp. 58–63.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-AmoryLMM.html">DATE-2005-AmoryLMM</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Test Time Reduction Reusing Multiple Processors in a Network-on-Chip Based Architecture (<abbr title="Alexandre M. Amory">AMA</abbr>, <abbr title="Marcelo Lubaszewski">ML</abbr>, <abbr title="Fernando Gehm Moraes">FGM</abbr>, <abbr title="Edson I. Moreno">EIM</abbr>), pp. 62–63.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-YangWVSX.html">DATE-2005-YangWVSX</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Power Attack Resistant Cryptosystem Design: A Dynamic Voltage and Frequency Switching Approach (<abbr title="Shengqi Yang">SY</abbr>, <abbr title="Wayne Wolf">WW</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Dimitrios N. Serpanos">DNS</abbr>, <abbr title="Yuan Xie">YX</abbr>), pp. 64–69.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-Edwards.html">DATE-2005-Edwards</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>The Challenges of Hardware Synthesis from C-Like Languages (<abbr title="Stephen A. Edwards">SAE</abbr>), pp. 66–67.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-Dean.html">DATE-2005-Dean</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/thread.html" title="thread">#thread</a></span></dt><dd>Software Thread Integration and Synthesis for Real-Time Applications (<abbr title="Alexander G. Dean">AGD</abbr>), pp. 68–69.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-DykaL.html">DATE-2005-DykaL</a> <span class="tag"><a href="tag/encryption.html" title="encryption">#encryption</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Area Efficient Hardware Implementation of Elliptic Curve Cryptography by Iteratively Applying Karatsuba’s Method (<abbr title="Zoya Dyka">ZD</abbr>, <abbr title="Peter Langendörfer">PL</abbr>), pp. 70–75.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-Oliver.html">DATE-2005-Oliver</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/uml.html" title="uml">#uml</a></span></dt><dd>Applying UML and MDA to Real Systems Design (<abbr title="Ian Oliver">IO</abbr>), pp. 70–71.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-Marculescu.html">DATE-2005-Marculescu</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span></dt><dd>Energy Bounds for Fault-Tolerant Nanoscale Designs (<abbr title="Diana Marculescu">DM</abbr>), pp. 74–79.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-FaroukS.html">DATE-2005-FaroukS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/encryption.html" title="encryption">#encryption</a></span> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/security.html" title="security">#security</a></span></dt><dd>An Improved FPGA Implementation of the Modified Hybrid Hiding Encryption Algorithm (MHHEA) for Data Communication Security (<abbr title="Hala A. Farouk">HAF</abbr>, <abbr title="Magdy Saeb">MS</abbr>), pp. 76–81.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-KaulSBMA.html">DATE-2005-KaulSBMA</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>DVS for On-Chip Bus Designs Based on Timing Error Correction (<abbr title="Himanshu Kaul">HK</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Trevor N. Mudge">TNM</abbr>, <abbr title="Todd M. Austin">TMA</abbr>), pp. 80–85.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-PradeepVBK.html">DATE-2005-PradeepVBK</a> <span class="tag"><a href="tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="tag/on-demand.html" title="on-demand">#on-demand</a></span></dt><dd>FPGA based Agile Algorithm-On-Demand Co-Processor (<abbr title="Ramachandran Pradeep">RP</abbr>, <abbr title="S. Vinay">SV</abbr>, <abbr title="Sanjay Burman">SB</abbr>, <abbr title="V. Kamakoti">VK</abbr>), pp. 82–83.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-CaiL.html">DATE-2005-CaiL</a> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Joint Power Management of Memory and Disk (<abbr title="Le Cai">LC</abbr>, <abbr title="Yung-Hsiang Lu">YHL</abbr>), pp. 86–91.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-Wolf.html">DATE-2005-Wolf</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Multimedia Applications of Multiprocessor Systems-on-Chips (<abbr title="Wayne Wolf">WW</abbr>), pp. 86–89.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2005-Holt.html">DATE-2005-Holt</a></dt><dd>Wireless LAN: Past, Present, and Future (<abbr title="Keith Holt">KH</abbr>), pp. 92–93.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-YuWCHYB.html">DATE-2005-YuWCHYB</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Assertion-Based Design Exploration of DVS in Network Processor Architectures (<abbr title="Jia Yu">JY</abbr>, <abbr title="Wei Wu">WW</abbr>, <abbr title="Xi Chen">XC</abbr>, <abbr title="Harry Hsieh">HH</abbr>, <abbr title="Jun Yang">JY</abbr>, <abbr title="Felice Balarin">FB</abbr>), pp. 92–97.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-BlazquezLWGPC.html">DATE-2005-BlazquezLWGPC</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Direct Conversion Pulsed UWB Transceiver Architecture (<abbr title="Raúl Blázquez">RB</abbr>, <abbr title="Fred S. Lee">FSL</abbr>, <abbr title="David D. Wentzloff">DDW</abbr>, <abbr title="Brian P. Ginsburg">BPG</abbr>, <abbr title="Johnna Powell">JP</abbr>, <abbr title="Anantha Chandrakasan">AC</abbr>), pp. 94–95.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-Simunic.html">DATE-2005-Simunic</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Power Saving Techniques for Wireless LANs (<abbr title="Tajana Simunic">TS</abbr>), pp. 96–97.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-KienleBW.html">DATE-2005-KienleBW</a></dt><dd>A Synthesizable IP Core for DVB-S2 LDPC Code Decoding (<abbr title="Frank Kienle">FK</abbr>, <abbr title="Torben Brack">TB</abbr>, <abbr title="Norbert Wehn">NW</abbr>), pp. 100–105.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-PanainteBV.html">DATE-2005-PanainteBV</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Instruction Scheduling for Dynamic Hardware Configurations (<abbr title="Elena Moscu Panainte">EMP</abbr>, <abbr title="Koen Bertels">KB</abbr>, <abbr title="Stamatis Vassiliadis">SV</abbr>), pp. 100–105.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-DullerTPGR.html">DATE-2005-DullerTPGR</a></dt><dd>picoArray Technology: The Tool’s Story (<abbr title="Andrew Duller">AD</abbr>, <abbr title="Daniel Towner">DT</abbr>, <abbr title="Gajinder Panesar">GP</abbr>, <abbr title="Alan Gray">AG</abbr>, <abbr title="Will Robbins">WR</abbr>), pp. 106–111.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-ResanoMC.html">DATE-2005-ResanoMC</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="tag/runtime.html" title="runtime">#runtime</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>A Hybrid Prefetch Scheduling Heuristic to Minimize at Run-Time the Reconfiguration Overhead of Dynamically Reconfigurable Hardware (<abbr title="Javier Resano">JR</abbr>, <abbr title="Daniel Mozos">DM</abbr>, <abbr title="Francky Catthoor">FC</abbr>), pp. 106–111.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-GuoBNV.html">DATE-2005-GuoBNV</a> <span class="tag"><a href="tag/c.html" title="c">#c</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>Optimized Generation of Data-Path from C Codes for FPGAs (<abbr title="Zhi Guo">ZG</abbr>, <abbr title="Betul Buyukkurt">BB</abbr>, <abbr title="Walid A. Najjar">WAN</abbr>, <abbr title="Kees A. Vissers">KAV</abbr>), pp. 112–117.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-PapaefstathiouOKKMN.html">DATE-2005-PapaefstathiouOKKMN</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/queue.html" title="queue">#queue</a></span></dt><dd>Queue Management in Network Processors (<abbr title="Ioannis Papaefstathiou">IP</abbr>, <abbr title="Theofanis Orphanoudakis">TO</abbr>, <abbr title="George Kornaros">GK</abbr>, <abbr title="Christopher Kachris">CK</abbr>, <abbr title="Ioannis Mavroidis">IM</abbr>, <abbr title="Aristides Nikologiannis">AN</abbr>), pp. 112–117.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-ContiM.html">DATE-2005-ContiM</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>System Level Analysis of the Bluetooth Standard (<abbr title="Massimo Conti">MC</abbr>, <abbr title="Daniele Moretti">DM</abbr>), pp. 118–123.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-MartensG.html">DATE-2005-MartensG</a> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="tag/orthogonal.html" title="orthogonal">#orthogonal</a></span> <span class="tag"><a href="tag/polynomial.html" title="polynomial">#polynomial</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Time-Domain Simulation of Sampled Weakly Nonlinear Systems Using Analytical Integration and Orthogonal Polynomial Series (<abbr title="Ewout Martens">EM</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 120–125.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-TakachBB.html">DATE-2005-TakachBB</a> <span class="tag"><a href="tag/c.html" title="c">#c</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>C Based Hardware Design for Wireless Applications (<abbr title="Andrés Takach">AT</abbr>, <abbr title="Bryan Bowyer">BB</abbr>, <abbr title="Thomas Bollaert">TB</abbr>), pp. 124–129.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-LiuFYO.html">DATE-2005-LiuFYO</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Hierarchical Variance Analysis for Analog Circuits Based on Graph Modelling and Correlation Loop Tracing (<abbr title="Fang Liu">FL</abbr>, <abbr title="Jacob J. Flomenberg">JJF</abbr>, <abbr title="Devaka V. Yasaratne">DVY</abbr>, <abbr title="Sule Ozev">SO</abbr>), pp. 126–131.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-RaabeBAZ.html">DATE-2005-RaabeBAZ</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Hardware Accelerated Collision Detection — An Architecture and Simulation Results (<abbr title="Andreas Raabe">AR</abbr>, <abbr title="Blazej Bartyzel">BB</abbr>, <abbr title="Joachim K. Anlauf">JKA</abbr>, <abbr title="Gabriel Zachmann">GZ</abbr>), pp. 130–135.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-MangassarianA.html">DATE-2005-MangassarianA</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>On Statistical Timing Analysis with Inter- and Intra-Die Variations (<abbr title="Hratch Mangassarian">HM</abbr>, <abbr title="Mohab Anis">MA</abbr>), pp. 132–137.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-HeusalaL.html">DATE-2005-HeusalaL</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/product%20line.html" title="product line">#product line</a></span></dt><dd>Modeling of a Reconfigurable OFDM IP Block Family For an RF System Simulator (<abbr title="Hannu Heusala">HH</abbr>, <abbr title="Jussi Liedes">JL</abbr>), pp. 136–137.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-BadaouiV.html">DATE-2005-BadaouiV</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Multi-Placement Structures for Fast and Optimized Placement in Analog Circuit Synthesis (<abbr title="Raoul F. Badaoui">RFB</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 138–143.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-KimKKSCCKE.html">DATE-2005-KimKKSCCKE</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>Fast and Accurate Transaction Level Modeling of an Extended AMBA2.0 Bus Architecture (<abbr title="Young-Taek Kim">YTK</abbr>, <abbr title="Taehun Kim">TK</abbr>, <abbr title="Youngduk Kim">YK</abbr>, <abbr title="Chulho Shin">CS</abbr>, <abbr title="Eui-Young Chung">EYC</abbr>, <abbr title="Kyu-Myung Choi">KMC</abbr>, <abbr title="Jeong-Taek Kong">JTK</abbr>, <abbr title="Soo-Kwan Eo">SKE</abbr>), pp. 138–139.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-Lyons.html">DATE-2005-Lyons</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Meeting the Embedded Design Needs of Automotive Applications (<abbr title="Wayne Lyons">WL</abbr>), pp. 142–147.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-NoguchiN.html">DATE-2005-NoguchiN</a> <span class="tag"><a href="tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>On-Chip Multi-Channel Waveform Monitoring for Diagnostics of Mixed-Signal VLSI Circuits (<abbr title="Koichiro Noguchi">KN</abbr>, <abbr title="Makoto Nagata">MN</abbr>), pp. 146–151.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-MayerSM.html">DATE-2005-MayerSM</a> <span class="tag"><a href="tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Debug Support, Calibration and Emulation for Multiple Processor and Powertrain Control SoCs (<abbr title="Albrecht Mayer">AM</abbr>, <abbr title="Harry Siebert">HS</abbr>, <abbr title="Klaus D. McDonald-Maier">KDMM</abbr>), pp. 148–152.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2005-KeezerGMT.html">DATE-2005-KeezerGMT</a> <span class="tag"><a href="tag/low%20cost.html" title="low cost">#low cost</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Low-Cost Multi-Gigahertz Test Systems Using CMOS FPGAs and PECL (<abbr title="David C. Keezer">DCK</abbr>, <abbr title="Carl Gray">CG</abbr>, <abbr title="A. M. Majid">AMM</abbr>, <abbr title="N. Taher">NT</abbr>), pp. 152–157.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-JeffreyCPLRR.html">DATE-2005-JeffreyCPLRR</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="tag/online.html" title="online">#online</a></span> <span class="tag"><a href="tag/safety.html" title="safety">#safety</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>The Integration of On-Line Monitoring and Reconfiguration Functions using IEEE1149.4 Into a Safety Critical Automotive Electronic Control Unit (<abbr title="Carl Jeffrey">CJ</abbr>, <abbr title="Reuben Cutajar">RC</abbr>, <abbr title="Stephen Prosser">SP</abbr>, <abbr title="M. Lickess">ML</abbr>, <abbr title="Andrew Richardson">AR</abbr>, <abbr title="Stephen Riches">SR</abbr>), pp. 153–158.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-NegreirosCS.html">DATE-2005-NegreirosCS</a> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/low%20cost.html" title="low cost">#low cost</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Noise Figure Evaluation Using Low Cost BIST (<abbr title="Marcelo Negreiros">MN</abbr>, <abbr title="Luigi Carro">LC</abbr>, <abbr title="Altamiro Amadeu Susin">AAS</abbr>), pp. 158–163.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-Horsky.html">DATE-2005-Horsky</a> <span class="tag"><a href="tag/safety.html" title="safety">#safety</a></span></dt><dd>LC Oscillator Driver for Safety Critical Applications (<abbr title="Pavel Horsky">PH</abbr>), pp. 159–164.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-BiswasLBP.html">DATE-2005-BiswasLBP</a> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>Specification Test Compaction for Analog Circuits and MEMS (<abbr title="Sounil Biswas">SB</abbr>, <abbr title="Peng Li">PL</abbr>, <abbr title="R. D. (Shawn) Blanton">RD(B</abbr>, <abbr title="Larry T. Pileggi">LTP</abbr>), pp. 164–169.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-StaschulatESW.html">DATE-2005-StaschulatESW</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Context Sensitive Performance Analysis of Automotive Applications (<abbr title="Jan Staschulat">JS</abbr>, <abbr title="Rolf Ernst">RE</abbr>, <abbr title="Andreas Schulze">AS</abbr>, <abbr title="Fabian Wolf">FW</abbr>), pp. 165–170.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-KherijiDCM.html">DATE-2005-KherijiDCM</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Optimising Test Sets for a Low Noise Amplifier with a Defect-Oriented Approach (<abbr title="Rabeb Kheriji">RK</abbr>, <abbr title="V. Danelon">VD</abbr>, <abbr title="Jean-Louis Carbonéro">JLC</abbr>, <abbr title="Salvador Mir">SM</abbr>), pp. 170–171.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-ZiegenbeinBFBRS.html">DATE-2005-ZiegenbeinBFBRS</a> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>AutoMoDe — Model-Based Development of Automotive Software (<abbr title="Dirk Ziegenbein">DZ</abbr>, <abbr title="Peter Braun">PB</abbr>, <abbr title="Ulrich Freund">UF</abbr>, <abbr title="Andreas Bauer">AB</abbr>, <abbr title="Jan Romberg">JR</abbr>, <abbr title="Bernhard Schätz">BS</abbr>), pp. 171–177.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2005-SyriHM.html">DATE-2005-SyriHM</a> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span></dt><dd>EEE 1149.4 Compatible ABMs for Basic RF Measurements (<abbr title="Pekka Syri">PS</abbr>, <abbr title="Juha Häkkinen">JH</abbr>, <abbr title="Markku Moilanen">MM</abbr>), pp. 172–173.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-SavioliCCF.html">DATE-2005-SavioliCCF</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>Fault-Trajectory Approach for Fault Diagnosis on Analog Circuits (<abbr title="Carlos Eduardo Savioli">CES</abbr>, <abbr title="Claudio C. Czendrodi">CCC</abbr>, <abbr title="José Vicente Calvano">JVC</abbr>, <abbr title="Antonio Carneiro de Mesquita Filho">ACdMF</abbr>), pp. 174–175.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-Conti.html">DATE-2005-Conti</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>SystemC Analysis of a New Dynamic Power Management Architectur (<abbr title="Massimo Conti">MC</abbr>), pp. 177–178.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-AroraRRJ.html">DATE-2005-AroraRRJ</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Secure Embedded Processing through Hardware-Assisted Run-Time Monitoring (<abbr title="Divya Arora">DA</abbr>, <abbr title="Srivaths Ravi">SR</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 178–183.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-ChappellMPOFS.html">DATE-2005-ChappellMPOFS</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/safety.html" title="safety">#safety</a></span></dt><dd>Exploiting Real-Time FPGA Based Adaptive Systems Technology for Real-Time Sensor Fusion in Next Generation Automotive Safety Systems (<abbr title="Steve Chappell">SC</abbr>, <abbr title="Alistair Macarthur">AM</abbr>, <abbr title="Dan Preston">DP</abbr>, <abbr title="Dave Olmstead">DO</abbr>, <abbr title="Bob Flint">BF</abbr>, <abbr title="Chris Sullivan">CS</abbr>), pp. 180–185.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-KaoM.html">DATE-2005-KaoM</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span></dt><dd>Energy-Aware Routing for E-Textile Applications (<abbr title="Jung-Chun Kao">JCK</abbr>, <abbr title="Radu Marculescu">RM</abbr>), pp. 184–189.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-FanucciGIMR.html">DATE-2005-FanucciGIMR</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span></dt><dd>Platform Based Design for Automotive Sensor Conditioning (<abbr title="Luca Fanucci">LF</abbr>, <abbr title="A. Giambastiani">AG</abbr>, <abbr title="Francesco Iozzi">FI</abbr>, <abbr title="Corrado Marino">CM</abbr>, <abbr title="Alessandro Rocchi">AR</abbr>), pp. 186–191.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-GhoshG.html">DATE-2005-GhoshG</a> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/locality.html" title="locality">#locality</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/protocol.html" title="protocol">#protocol</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>LORD: A Localized, Reactive and Distributed Protocol for Node Scheduling in Wireless Sensor Networks (<abbr title="Arijit Ghosh">AG</abbr>, <abbr title="Tony Givargis">TG</abbr>), pp. 190–195.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-AmatoCMP.html">DATE-2005-AmatoCMP</a> <span class="tag"><a href="tag/precise.html" title="precise">#precise</a></span></dt><dd>Realization of a Virtual Lambda Sensor on a Fixed Precision System (<abbr title="Paolo Amato">PA</abbr>, <abbr title="Nicola Cesario">NC</abbr>, <abbr title="M. Di Meglio">MDM</abbr>, <abbr title="Francesco Pirozzi">FP</abbr>), pp. 192–197.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-BougardCDCD.html">DATE-2005-BougardCDCD</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>Energy Efficiency of the IEEE 802.15.4 Standard in Dense Wireless Microsensor Networks: Modeling and Improvement Perspectives (<abbr title="Bruno Bougard">BB</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Denis C. Daly">DCD</abbr>, <abbr title="Anantha Chandrakasan">AC</abbr>, <abbr title="Wim Dehaene">WD</abbr>), pp. 196–201.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-StagniGLBR.html">DATE-2005-StagniGLBR</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span></dt><dd>Hardware-Software Design of a Smart Sensor for Fully-Electronic DNA Hybridization Detection (<abbr title="Claudio Stagni">CS</abbr>, <abbr title="Carlotta Guiducci">CG</abbr>, <abbr title="Massimo Lanzoni">ML</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Bruno Riccò">BR</abbr>), pp. 198–203.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-RaiM.html">DATE-2005-RaiM</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Lifetime Modeling of a Sensor Network (<abbr title="Vivek Rai">VR</abbr>, <abbr title="Rabi N. Mahapatra">RNM</abbr>), pp. 202–203.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-MilevB.html">DATE-2005-MilevB</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>A Tool and Methodology for AC-Stability Analysis of Continuous-Time Closed-Loop Systems (<abbr title="Momchil Milev">MM</abbr>, <abbr title="Rod Burt">RB</abbr>), pp. 204–208.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2005-RosselloCBKS.html">DATE-2005-RosselloCBKS</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A Fast Concurrent Power-Thermal Model for Sub-100nm Digital ICs (<abbr title="José Luis Rosselló">JLR</abbr>, <abbr title="Vicens Canals">VC</abbr>, <abbr title="Sebastiàn A. Bota">SAB</abbr>, <abbr title="Ali Keshavarzi">AK</abbr>, <abbr title="Jaume Segura">JS</abbr>), pp. 206–211.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-HassanADE.html">DATE-2005-HassanADE</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Activity Packing in FPGAs for Leakage Power Reduction (<abbr title="Hassan Hassan">HH</abbr>, <abbr title="Mohab Anis">MA</abbr>, <abbr title="Antoine El Daher">AED</abbr>, <abbr title="Mohamed I. Elmasry">MIE</abbr>), pp. 212–217.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-SrinivasanLV.html">DATE-2005-SrinivasanLV</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Simultaneous Partitioning and Frequency Assignment for On-Chip Bus Architectures (<abbr title="Suresh Srinivasan">SS</abbr>, <abbr title="Lin Li">LL</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>), pp. 218–223.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-MukhopadhyayBR.html">DATE-2005-MukhopadhyayBR</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Modeling and Analysis of Loading Effect in Leakage of Nano-Scaled Bulk-CMOS Logic Circuits (<abbr title="Saibal Mukhopadhyay">SM</abbr>, <abbr title="Swarup Bhunia">SB</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 224–229.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-TsaiVXI.html">DATE-2005-TsaiVXI</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Leakage-Aware Interconnect for On-Chip Network (<abbr title="Yuh-Fang Tsai">YFT</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Yuan Xie">YX</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 230–231.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-NolletMAM.html">DATE-2005-NolletMAM</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/resource%20management.html" title="resource management">#resource management</a></span> <span class="tag"><a href="tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Centralized Run-Time Resource Management in a Network-on-Chip Containing Reconfigurable Hardware Tiles (<abbr title="Vincent Nollet">VN</abbr>, <abbr title="Théodore Marescaux">TM</abbr>, <abbr title="Prabhat Avasare">PA</abbr>, <abbr title="Jean-Yves Mignolet">JYM</abbr>), pp. 234–239.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-HungBK.html">DATE-2005-HungBK</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span> <span class="tag"><a href="tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Symmetric Multiprocessing on Programmable Chips Made Easy (<abbr title="Austin Hung">AH</abbr>, <abbr title="William D. Bishop">WDB</abbr>, <abbr title="Andrew A. Kennings">AAK</abbr>), pp. 240–245.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-GenkoAMMHC.html">DATE-2005-GenkoAMMHC</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span></dt><dd>A Complete Network-On-Chip Emulation Framework (<abbr title="Nicolas Genko">NG</abbr>, <abbr title="David Atienza">DA</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>, <abbr title="Jose Manuel Mendias">JMM</abbr>, <abbr title="Román Hermida">RH</abbr>, <abbr title="Francky Catthoor">FC</abbr>), pp. 246–251.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-NolletAMV.html">DATE-2005-NolletAMV</a> <span class="tag"><a href="tag/low%20cost.html" title="low cost">#low cost</a></span> <span class="tag"><a href="tag/migration.html" title="migration">#migration</a></span></dt><dd>Low Cost Task Migration Initiation in a Heterogeneous MP-SoC (<abbr title="Vincent Nollet">VN</abbr>, <abbr title="Prabhat Avasare">PA</abbr>, <abbr title="Jean-Yves Mignolet">JYM</abbr>, <abbr title="Diederik Verkest">DV</abbr>), pp. 252–253.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-StuijkBMG.html">DATE-2005-StuijkBMG</a> <span class="tag"><a href="tag/data%20type.html" title="data type">#data type</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Predictable Embedding of Large Data Structures in Multiprocessor Networks-on-Chip (<abbr title="Sander Stuijk">SS</abbr>, <abbr title="Twan Basten">TB</abbr>, <abbr title="Bart Mesman">BM</abbr>, <abbr title="Marc Geilen">MG</abbr>), pp. 254–255.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-MullerTAL.html">DATE-2005-MullerTAL</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/top-down.html" title="top-down">#top-down</a></span></dt><dd>Top-Down Design of a Low-Power Multi-Channel 2.5-Gbit/s/Channel Gated Oscillator Clock-Recovery Circuit (<abbr title="Paul Muller">PM</abbr>, <abbr title="Armin Tajalli">AT</abbr>, <abbr title="Seyed Mojtaba Atarodi">SMA</abbr>, <abbr title="Yusuf Leblebici">YL</abbr>), pp. 258–263.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-TangWD.html">DATE-2005-TangWD</a> <span class="tag"><a href="tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>MINLP Based Topology Synthesis for Delta Sigma Modulators Optimized for Signal Path Complexity, Sensitivity and Power Consumption (<abbr title="Hua Tang">HT</abbr>, <abbr title="Ying Wei">YW</abbr>, <abbr title="Alex Doboli">AD</abbr>), pp. 264–269.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-SoensPWD.html">DATE-2005-SoensPWD</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Simulation Methodology for Analysis of Substrate Noise Impact on Analog / RF Circuits Including Interconnect Resistance (<abbr title="Charlotte Soens">CS</abbr>, <abbr title="Geert Van der Plas">GVdP</abbr>, <abbr title="Piet Wambacq">PW</abbr>, <abbr title="Stéphane Donnay">SD</abbr>), pp. 270–275.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-BarrandonCH.html">DATE-2005-BarrandonCH</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Systematic Figure of Merit Computation for the Design of Pipeline ADC (<abbr title="Ludovic Barrandon">LB</abbr>, <abbr title="S. Crand">SC</abbr>, <abbr title="Dominique Houzet">DH</abbr>), pp. 277–278.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-ChienCLMRM.html">DATE-2005-ChienCLMRM</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Designer-Driven Topology Optimization for Pipelined Analog to Digital Converters (<abbr title="Yu-Tsun Chien">YTC</abbr>, <abbr title="Dong Chen">DC</abbr>, <abbr title="Jea-Hong Lou">JHL</abbr>, <abbr title="Gin-Kou Ma">GKM</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>, <abbr title="Tamal Mukherjee">TM</abbr>), pp. 279–280.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-KrishnaswamyVMH.html">DATE-2005-KrishnaswamyVMH</a> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span></dt><dd>Accurate Reliability Evaluation and Enhancement via Probabilistic Transfer Matrices (<abbr title="Smita Krishnaswamy">SK</abbr>, <abbr title="George F. Viamontes">GFV</abbr>, <abbr title="Igor L. Markov">ILM</abbr>, <abbr title="John P. Hayes">JPH</abbr>), pp. 282–287.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-DhillonDC.html">DATE-2005-DhillonDC</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Soft-Error Tolerance Analysis and Optimization of Nanometer Circuits (<abbr title="Yuvraj Singh Dhillon">YSD</abbr>, <abbr title="Abdulkadir Utku Diril">AUD</abbr>, <abbr title="Abhijit Chatterjee">AC</abbr>), pp. 288–293.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-NeiroukhS.html">DATE-2005-NeiroukhS</a> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Improving the Process-Variation Tolerance of Digital Circuits Using Gate Sizing and Statistical Techniques (<abbr title="Osama Neiroukh">ON</abbr>, <abbr title="Xiaoyu Song">XS</abbr>), pp. 294–299.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-CarterOS.html">DATE-2005-CarterOS</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Circuit-Level Modeling for Concurrent Testing of Operational Defects due to Gate Oxide Breakdown (<abbr title="Jonathan R. Carter">JRC</abbr>, <abbr title="Sule Ozev">SO</abbr>, <abbr title="Daniel J. Sorin">DJS</abbr>), pp. 300–305.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-AsadiT.html">DATE-2005-AsadiT</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span></dt><dd>An Accurate SER Estimation Method Based on Propagation Probability (<abbr title="Ghazanfar Asadi">GA</abbr>, <abbr title="Mehdi Baradaran Tahoori">MBT</abbr>), pp. 306–307.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-Lopez-OngilGPE.html">DATE-2005-Lopez-OngilGPE</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Techniques for Fast Transient Fault Grading Based on Autonomous Emulation (<abbr title="Celia López-Ongil">CLO</abbr>, <abbr title="Mario García-Valderas">MGV</abbr>, <abbr title="Marta Portela-García">MPG</abbr>, <abbr title="Luis Entrena-Arrontes">LEA</abbr>), pp. 308–309.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-HamannE.html">DATE-2005-HamannE</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/search-based.html" title="search-based">#search-based</a></span></dt><dd>TDMA Time Slot and Turn Optimization with Evolutionary Search Techniques (<abbr title="Arne Hamann">AH</abbr>, <abbr title="Rolf Ernst">RE</abbr>), pp. 312–317.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-WongLLHP.html">DATE-2005-WongLLHP</a> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Scheduling of Soft Real-Time Systems for Context-Aware Applications (<abbr title="Jennifer L. Wong">JLW</abbr>, <abbr title="Weiping Liao">WL</abbr>, <abbr title="Fei Li">FL</abbr>, <abbr title="Lei He">LH</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 318–323.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-RinconMBL.html">DATE-2005-RinconMBL</a> <span class="tag"><a href="tag/design%20pattern.html" title="design pattern">#design pattern</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Model Reuse through Hardware Design Patterns (<abbr title="Fernando Rincón">FR</abbr>, <abbr title="Francisco Moya">FM</abbr>, <abbr title="Jesús Barba">JB</abbr>, <abbr title="Juan Carlos López">JCL</abbr>), pp. 324–329.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-Abdel-HamidTA.html">DATE-2005-Abdel-HamidTA</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A Public-Key Watermarking Technique for IP Designs (<abbr title="Amr T. Abdel-Hamid">ATAH</abbr>, <abbr title="Sofiène Tahar">ST</abbr>, <abbr title="El Mostapha Aboulhamid">EMA</abbr>), pp. 330–335.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-Martin.html">DATE-2005-Martin</a> <span class="tag"><a href="tag/component.html" title="component">#component</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>Design of a Virtual Component Neutral Network-on-Chip Transaction Layer (<abbr title="Philippe Martin">PM</abbr>), pp. 336–337.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-YardiHMH.html">DATE-2005-YardiHMH</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/quality.html" title="quality">#quality</a></span></dt><dd>Quality-Driven Proactive Computation Elimination for Power-Aware Multimedia Processing (<abbr title="Shrirang M. Yardi">SMY</abbr>, <abbr title="Michael S. Hsiao">MSH</abbr>, <abbr title="Thomas L. Martin">TLM</abbr>, <abbr title="Dong S. Ha">DSH</abbr>), pp. 340–345.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-IranliFP.html">DATE-2005-IranliFP</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>HEBS: Histogram Equalization for Backlight Scaling (<abbr title="Ali Iranli">AI</abbr>, <abbr title="Hanif Fatemi">HF</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 346–351.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-OgrasM.html">DATE-2005-OgrasM</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Energy- and Performance-Driven NoC Communication Architecture Synthesis Using a Decomposition Approach (<abbr title="Ümit Y. Ogras">ÜYO</abbr>, <abbr title="Radu Marculescu">RM</abbr>), pp. 352–357.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-IshiharaF.html">DATE-2005-IshiharaF</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A Way Memoization Technique for Reducing Power Consumption of Caches in Application Specific Integrated Processors (<abbr title="Tohru Ishihara">TI</abbr>, <abbr title="Farzan Fallah">FF</abbr>), pp. 358–363.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-MiramondD.html">DATE-2005-MiramondD</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Design Space Exploration for Dynamically Reconfigurable Architectures (<abbr title="Benoit Miramond">BM</abbr>, <abbr title="Jean-Marc Delosme">JMD</abbr>), pp. 366–371.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-JhumkaKH.html">DATE-2005-JhumkaKH</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>A Dependability-Driven System-Level Design Approach for Embedded Systems (<abbr title="Arshad Jhumka">AJ</abbr>, <abbr title="Stephan Klaus">SK</abbr>, <abbr title="Sorin A. Huss">SAH</abbr>), pp. 372–377.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-LavagnoPSW.html">DATE-2005-LavagnoPSW</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/slicing.html" title="slicing">#slicing</a></span></dt><dd>A Time Slice Based Scheduler Model for System Level Design (<abbr title="Luciano Lavagno">LL</abbr>, <abbr title="Claudio Passerone">CP</abbr>, <abbr title="Vishal Shah">VS</abbr>, <abbr title="Yosinori Watanabe">YW</abbr>), pp. 378–383.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-LeeCALK.html">DATE-2005-LeeCALK</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>A Prediction Packetizing Scheme for Reducing Channel Traffic in Transaction-Level Hardware/Software Co-Emulation (<abbr title="Jae-Gon Lee">JGL</abbr>, <abbr title="Moo-Kyoung Chung">MKC</abbr>, <abbr title="Ki-Yong Ahn">KYA</abbr>, <abbr title="Sang-Heon Lee">SHL</abbr>, <abbr title="Chong-Min Kyung">CMK</abbr>), pp. 384–389.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-GadkariR.html">DATE-2005-GadkariR</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>Automated Synthesis of Assertion Monitors using Visual Specifications (<abbr title="Ambar A. Gadkari">AAG</abbr>, <abbr title="S. Ramesh">SR</abbr>), pp. 390–395.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-StittV.html">DATE-2005-StittV</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/decompiler.html" title="decompiler">#decompiler</a></span></dt><dd>A Decompilation Approach to Partitioning Software for Microprocessor/FPGA Platforms (<abbr title="Greg Stitt">GS</abbr>, <abbr title="Frank Vahid">FV</abbr>), pp. 396–397.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-AgarwalCB.html">DATE-2005-AgarwalCB</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Statistical Timing Based Optimization using Gate Sizing (<abbr title="Aseem Agarwal">AA</abbr>, <abbr title="Kaviraj Chopra">KC</abbr>, <abbr title="David Blaauw">DB</abbr>), pp. 400–405.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-TeslenkoD.html">DATE-2005-TeslenkoD</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Algorithm for Finding Double-Vertex Dominators in Circuit Graphs (<abbr title="Maxim Teslenko">MT</abbr>, <abbr title="Elena Dubrova">ED</abbr>), pp. 406–411.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-MishchenkoB.html">DATE-2005-MishchenkoB</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>SAT-Based Complete Don’t-Care Computation for Network Optimization (<abbr title="Alan Mishchenko">AM</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>), pp. 412–417.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-MishchenkoBJVY.html">DATE-2005-MishchenkoBJVY</a> <span class="tag"><a href="tag/equation.html" title="equation">#equation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Efficient Solution of Language Equations Using Partitioned Representations (<abbr title="Alan Mishchenko">AM</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Jie-Hong Roland Jiang">JHRJ</abbr>, <abbr title="Tiziano Villa">TV</abbr>, <abbr title="Nina Yevtushenko">NY</abbr>), pp. 418–423.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-BouesseRDG.html">DATE-2005-BouesseRDG</a> <span class="tag"><a href="tag/formal%20method.html" title="formal method">#formal method</a></span></dt><dd>DPA on Quasi Delay Insensitive Asynchronous Circuits: Formalization and Improvement (<abbr title="G. Fraidy Bouesse">GFB</abbr>, <abbr title="Marc Renaudin">MR</abbr>, <abbr title="Sophie Dumont">SD</abbr>, <abbr title="Fabien Germain">FG</abbr>), pp. 424–429.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-MartinelliD.html">DATE-2005-MartinelliD</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/set.html" title="set">#set</a></span></dt><dd>Bound Set Selection and Circuit Re-Synthesis for Area/Delay Driven Decomposition (<abbr title="Andrés Martinelli">AM</abbr>, <abbr title="Elena Dubrova">ED</abbr>), pp. 430–431.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-MarkovM.html">DATE-2005-MarkovM</a> <span class="tag"><a href="tag/encryption.html" title="encryption">#encryption</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>Uniformly-Switching Logic for Cryptographic Hardware (<abbr title="Igor L. Markov">ILM</abbr>, <abbr title="Dmitri Maslov">DM</abbr>), pp. 432–433.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-YangHSP.html">DATE-2005-YangHSP</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/quantum.html" title="quantum">#quantum</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Exact Synthesis of 3-Qubit Quantum Circuits from Non-Binary Quantum Gates Using Multiple-Valued Logic and Group Theory (<abbr title="Guowu Yang">GY</abbr>, <abbr title="William N. N. Hung">WNNH</abbr>, <abbr title="Xiaoyu Song">XS</abbr>, <abbr title="Marek A. Perkowski">MAP</abbr>), pp. 434–435.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-MajhiAGLEB.html">DATE-2005-MajhiAGLEB</a> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Memory Testing Under Different Stress Conditions: An Industrial Evaluation (<abbr title="Ananta K. Majhi">AKM</abbr>, <abbr title="Mohamed Azimane">MA</abbr>, <abbr title="Guido Gronthoud">GG</abbr>, <abbr title="Maurice Lousberg">ML</abbr>, <abbr title="Stefan Eichenberger">SE</abbr>, <abbr title="Fred Bowen">FB</abbr>), pp. 438–443.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-PomeranzR.html">DATE-2005-PomeranzR</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Worst-Case and Average-Case Analysis of n-Detection Test Sets (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 444–449.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-TangCRWRP.html">DATE-2005-TangCRWRP</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>Defect Aware Test Patterns (<abbr title="Huaxing Tang">HT</abbr>, <abbr title="Gang Chen">GC</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>, <abbr title="Chen Wang">CW</abbr>, <abbr title="Janusz Rajski">JR</abbr>, <abbr title="Irith Pomeranz">IP</abbr>), pp. 450–455.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-LiauS.html">DATE-2005-LiauS</a></dt><dd>Computational Intelligence Characterization Method of Semiconductor Device (<abbr title="Eric Liau">EL</abbr>, <abbr title="Doris Schmitt-Landsiedel">DSL</abbr>), pp. 456–461.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-LopezPN.html">DATE-2005-LopezPN</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span></dt><dd>A New Embedded Measurement Structure for eDRAM Capacitor (<abbr title="Laurent Lopez">LL</abbr>, <abbr title="Jean Michel Portal">JMP</abbr>, <abbr title="Didier Née">DN</abbr>), pp. 462–463.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-BotaRRS.html">DATE-2005-BotaRRS</a> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Smart Temperature Sensor for Thermal Testing of Cell-Based ICs (<abbr title="Sebastiàn A. Bota">SAB</abbr>, <abbr title="M. Rosales">MR</abbr>, <abbr title="José Luis Rosselló">JLR</abbr>, <abbr title="Jaume Segura">JS</abbr>), pp. 464–465.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-YangCK.html">DATE-2005-YangCK</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>An Approximation Algorithm for Energy-Efficient Scheduling on A Chip Multiprocessor (<abbr title="Chuan-Yue Yang">CYY</abbr>, <abbr title="Jian-Jia Chen">JJC</abbr>, <abbr title="Tei-Wei Kuo">TWK</abbr>), pp. 468–473.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-WuRJ.html">DATE-2005-WuRJ</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Energy-Efficient, Utility Accrual Real-Time Scheduling Under the Unimodal Arbitrary Arrival Model (<abbr title="Haisang Wu">HW</abbr>, <abbr title="Binoy Ravindran">BR</abbr>, <abbr title="E. Douglas Jensen">EDJ</abbr>), pp. 474–479.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-HeniaE.html">DATE-2005-HeniaE</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Context-Aware Scheduling Analysis of Distributed Systems with Tree-Shaped Task-Dependencies (<abbr title="Rafik Henia">RH</abbr>, <abbr title="Rolf Ernst">RE</abbr>), pp. 480–485.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-ChakrabortyT.html">DATE-2005-ChakrabortyT</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/streaming.html" title="streaming">#streaming</a></span></dt><dd>A New Task Model for Streaming Applications and Its Schedulability Analysis (<abbr title="Samarjit Chakraborty">SC</abbr>, <abbr title="Lothar Thiele">LT</abbr>), pp. 486–491.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-AlbersS.html">DATE-2005-AlbersS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Efficient Feasibility Analysis for Real-Time Systems with EDF Scheduling (<abbr title="Karsten Albers">KA</abbr>, <abbr title="Frank Slomka">FS</abbr>), pp. 492–497.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-HaiYC.html">DATE-2005-HaiYC</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Unified Modeling of Complex Real-Time Control Systems (<abbr title="He Hai">HH</abbr>, <abbr title="Zhong Yi-fang">ZYf</abbr>, <abbr title="Cai Chi-lan">CCl</abbr>), pp. 498–499.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-MarconCMSRH.html">DATE-2005-MarconCMSRH</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span></dt><dd>Exploring NoC Mapping Strategies: An Energy and Timing Aware Technique (<abbr title="César A. M. Marcon">CAMM</abbr>, <abbr title="Ney Laert Vilar Calazans">NLVC</abbr>, <abbr title="Fernando Gehm Moraes">FGM</abbr>, <abbr title="Altamiro Amadeu Susin">AAS</abbr>, <abbr title="Igor M. Reis">IMR</abbr>, <abbr title="Fabiano Hessel">FH</abbr>), pp. 502–507.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-LoghiP.html">DATE-2005-LoghiP</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Exploring Energy/Performance Tradeoffs in Shared Memory MPSoCs: Snoop-Based Cache Coherence vs. Software Solutions (<abbr title="Mirko Loghi">ML</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 508–513.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-AndreiSEPH.html">DATE-2005-AndreiSEPH</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Quasi-Static Voltage Scaling for Energy Minimization with Time Constraints (<abbr title="Alexandru Andrei">AA</abbr>, <abbr title="Marcus T. Schmitz">MTS</abbr>, <abbr title="Petru Eles">PE</abbr>, <abbr title="Zebo Peng">ZP</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>), pp. 514–519.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-LoghiAP.html">DATE-2005-LoghiAP</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span></dt><dd>Tag Overflow Buffering: An Energy-Efficient Cache Architecture (<abbr title="Mirko Loghi">ML</abbr>, <abbr title="Paolo Azzoni">PA</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 520–525.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-LiWYY.html">DATE-2005-LiWYY</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Q-DPM: An Efficient Model-Free Dynamic Power Management Technique (<abbr title="Min Li">ML</abbr>, <abbr title="Xiaobo Wu">XW</abbr>, <abbr title="Richard Yao">RY</abbr>, <abbr title="Xiaolang Yan">XY</abbr>), pp. 526–527.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-CoburnRR.html">DATE-2005-CoburnRR</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Hardware Accelerated Power Estimation (<abbr title="Joel Coburn">JC</abbr>, <abbr title="Srivaths Ravi">SR</abbr>, <abbr title="Anand Raghunathan">AR</abbr>), pp. 528–529.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-Sangiovanni-Vincentelli.html">DATE-2005-Sangiovanni-Vincentelli</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/evolution.html" title="evolution">#evolution</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>Integrated Electronics in the Car and the Design Chain Evolution or Revolution? (<abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 532–533.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-Brinkmeyer.html">DATE-2005-Brinkmeyer</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/component.html" title="component">#component</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>A New Approach to Component Testing (<abbr title="Horst Brinkmeyer">HB</abbr>), pp. 534–535.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-IllgenO.html">DATE-2005-IllgenO</a> <span class="tag"><a href="tag/assurance.html" title="assurance">#assurance</a></span> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="tag/perspective.html" title="perspective">#perspective</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/quality.html" title="quality">#quality</a></span></dt><dd>Process Oriented Software Quality Assurance — An Experience Report in Process Improvement — OEM Perspective (<abbr title="Thomas Illgen">TI</abbr>, <abbr title="Stefan Ortmann">SO</abbr>), pp. 536–537.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-Langenwalter.html">DATE-2005-Langenwalter</a> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>Embedded Automotive System Development Process (<abbr title="Joachim Langenwalter">JL</abbr>), pp. 538–539.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-AbdiG.html">DATE-2005-AbdiG</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/validation.html" title="validation">#validation</a></span></dt><dd>Functional Validation of System Level Static Scheduling (<abbr title="Samar Abdi">SA</abbr>, <abbr title="Daniel D. Gajski">DDG</abbr>), pp. 542–547.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-ZhaoG.html">DATE-2005-ZhaoG</a> <span class="tag"><a href="tag/semantics.html" title="semantics">#semantics</a></span></dt><dd>Defining an Enhanced RTL Semantics (<abbr title="Shuqing Zhao">SZ</abbr>, <abbr title="Daniel D. Gajski">DDG</abbr>), pp. 548–553.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-HassanSTI.html">DATE-2005-HassanSTI</a> <span class="tag"><a href="tag/kernel.html" title="kernel">#kernel</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>RTK-Spec TRON: A Simulation Model of an ITRON Based RTOS Kernel in SystemC (<abbr title="M. Abdelsalam Hassan">MAH</abbr>, <abbr title="Keishi Sakanushi">KS</abbr>, <abbr title="Yoshinori Takeuchi">YT</abbr>, <abbr title="Masaharu Imai">MI</abbr>), pp. 554–559.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-HabibiT.html">DATE-2005-HabibiT</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/transaction.html" title="transaction">#transaction</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Design for Verification of SystemC Transaction Level Models (<abbr title="Ali Habibi">AH</abbr>, <abbr title="Sofiène Tahar">ST</abbr>), pp. 560–565.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-Klingauf.html">DATE-2005-Klingauf</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>Systematic Transaction Level Modeling of Embedded Systems with SystemC (<abbr title="Wolfgang Klingauf">WK</abbr>), pp. 566–567.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-DasguptaY.html">DATE-2005-DasguptaY</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Modeling and Verification of Globally Asynchronous and Locally Synchronous Ring Architectures (<abbr title="Sohini Dasgupta">SD</abbr>, <abbr title="Alexandre Yakovlev">AY</abbr>), pp. 568–569.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-ZorianFWESGR.html">DATE-2005-ZorianFWESGR</a> <span class="tag"><a href="tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>Semiconductor Industry Disaggregation vs Reaggregation: Who Will be the Shark? (<abbr title="Yervant Zorian">YZ</abbr>, <abbr title="Bill Frerichs">BF</abbr>, <abbr title="Dennis Wassung">DW</abbr>, <abbr title="Jim Ensel">JE</abbr>, <abbr title="Guri Stark">GS</abbr>, <abbr title="Mike Gianfagna">MG</abbr>, <abbr title="Kamalesh N. Ruparel">KNR</abbr>), p. 572.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2005-LiTW.html">DATE-2005-LiTW</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Transparent Test Scheme for Embedded Word-Oriented Memories (<abbr title="Jin-Fu Li">JFL</abbr>, <abbr title="Tsu-Wei Tseng">TWT</abbr>, <abbr title="Chin-Long Wey">CLW</abbr>), pp. 574–579.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-SchianoOLPS.html">DATE-2005-SchianoOLPS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the Analysis of Reed Solomon Coding for Resilience to Transient/Permanent Faults in Highly Reliable Memories (<abbr title="Luca Schiano">LS</abbr>, <abbr title="Marco Ottavi">MO</abbr>, <abbr title="Fabrizio Lombardi">FL</abbr>, <abbr title="Salvatore Pontarelli">SP</abbr>, <abbr title="Adelio Salsano">AS</abbr>), pp. 580–585.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-MemikKO.html">DATE-2005-MemikKO</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>Increasing Register File Immunity to Transient Errors (<abbr title="Gokhan Memik">GM</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Özcan Özturk">ÖÖ</abbr>), pp. 586–591.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-GillNWPG.html">DATE-2005-GillNWPG</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient BICS Design for SEUs Detection and Correction in Semiconductor Memories (<abbr title="Balkaran S. Gill">BSG</abbr>, <abbr title="Michael Nicolaidis">MN</abbr>, <abbr title="Francis G. Wolff">FGW</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>, <abbr title="Steven L. Garverick">SLG</abbr>), pp. 592–597.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-WehmeyerM.html">DATE-2005-WehmeyerM</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span></dt><dd>nfluence of Memory Hierarchies on Predictability for Time Constrained Embedded Software (<abbr title="Lars Wehmeyer">LW</abbr>, <abbr title="Peter Marwedel">PM</abbr>), pp. 600–605.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-WenzelRKP.html">DATE-2005-WenzelRKP</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/context-free%20grammar.html" title="context-free grammar">#context-free grammar</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/model%20checking.html" title="model checking">#model checking</a></span></dt><dd>utomatic Timing Model Generation by CFG Partitioning and Model Checking (<abbr title="Ingomar Wenzel">IW</abbr>, <abbr title="Bernhard Rieder">BR</abbr>, <abbr title="Raimund Kirner">RK</abbr>, <abbr title="Peter P. Puschner">PPP</abbr>), pp. 606–611.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-BurguiereR.html">DATE-2005-BurguiereR</a> <span class="tag"><a href="tag/branch.html" title="branch">#branch</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span></dt><dd>A Contribution to Branch Prediction Modeling in WCET Analysi (<abbr title="Claire Burguière">CB</abbr>, <abbr title="Christine Rochange">CR</abbr>), pp. 612–617.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-HeckmannF.html">DATE-2005-HeckmannF</a> <span class="tag"><a href="tag/abstract%20interpretation.html" title="abstract interpretation">#abstract interpretation</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/safety.html" title="safety">#safety</a></span></dt><dd>erifying Safety-Critical Timing and Memory-Usage Properties of Embedded Software by Abstract Interpretation (<abbr title="Reinhold Heckmann">RH</abbr>, <abbr title="Christian Ferdinand">CF</abbr>), pp. 618–619.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-KhanV.html">DATE-2005-KhanV</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>An Iterative Algorithm for Battery-Aware Task Scheduling on Portable Computing Platforms (<abbr title="Jawad Khan">JK</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 622–627.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-TiriV.html">DATE-2005-TiriV</a> <span class="tag"><a href="tag/constant.html" title="constant">#constant</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/difference.html" title="difference">#difference</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Design Method for Constant Power Consumption of Differential Logic Circuits (<abbr title="Kris Tiri">KT</abbr>, <abbr title="Ingrid Verbauwhede">IV</abbr>), pp. 628–633.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-LeungTH.html">DATE-2005-LeungTH</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Exploiting Dynamic Workload Variation in Low Energy Preemptive Task Scheduling (<abbr title="Lap-Fai Leung">LFL</abbr>, <abbr title="Chi-Ying Tsui">CYT</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>), pp. 634–639.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-VerleMAMA.html">DATE-2005-VerleMAMA</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/protocol.html" title="protocol">#protocol</a></span></dt><dd>Low Power Oriented CMOS Circuit Optimization Protocol (<abbr title="Alexandre Verle">AV</abbr>, <abbr title="Xavier Michel">XM</abbr>, <abbr title="Nadine Azémard">NA</abbr>, <abbr title="Philippe Maurine">PM</abbr>, <abbr title="Daniel Auvergne">DA</abbr>), pp. 640–645.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-KitaharaKMSF.html">DATE-2005-KitaharaKMSF</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Area-Efficient Selective Multi-Threshold CMOS Design Methodology for Standby Leakage Power Reduction (<abbr title="Takeshi Kitahara">TK</abbr>, <abbr title="Naoyuki Kawabe">NK</abbr>, <abbr title="Fumihiro Minami">FM</abbr>, <abbr title="Katsuhiro Seta">KS</abbr>, <abbr title="Toshiyuki Furusawa">TF</abbr>), pp. 646–647.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-LinkV.html">DATE-2005-LinkV</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Hotspot Prevention Through Runtime Reconfiguration in Network-On-Chip (<abbr title="Greg M. Link">GML</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>), pp. 648–649.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-BaiKKSM.html">DATE-2005-BaiKKSM</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Power-Performance Trade-Offs in Nanometer-Scale Multi-Level Caches Considering Total Leakage (<abbr title="Robert Bai">RB</abbr>, <abbr title="Nam Sung Kim">NSK</abbr>, <abbr title="Taeho Kgil">TK</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="Trevor N. Mudge">TNM</abbr>), pp. 650–651.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-BortolazziMBM.html">DATE-2005-BortolazziMBM</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Automotive System Architectures (Automotive Special Day) (<abbr title="Jürgen Bortolazzi">JB</abbr>, <abbr title="J.-L. Maté">JLM</abbr>, <abbr title="J. Becker">JB</abbr>, <abbr title="C. Morgano">CM</abbr>), p. 654.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2005-Heinecke.html">DATE-2005-Heinecke</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Automotive System Design — Challenges and Potential (<abbr title="Harald Heinecke">HH</abbr>), pp. 656–657.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-ManquinhoM.html">DATE-2005-ManquinhoM</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/pseudo.html" title="pseudo">#pseudo</a></span></dt><dd>Effective Lower Bounding Techniques for Pseudo-Boolean Optimization (<abbr title="Vasco M. Manquinho">VMM</abbr>, <abbr title="João P. Marques Silva">JPMS</abbr>), pp. 660–665.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-IyerPC.html">DATE-2005-IyerPC</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/theorem%20proving.html" title="theorem proving">#theorem proving</a></span></dt><dd>Efficient Conflict-Based Learning in an RTL Circuit Constraint Solver (<abbr title="Madhu K. Iyer">MKI</abbr>, <abbr title="Ganapathy Parthasarathy">GP</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 666–671.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-ShenQL.html">DATE-2005-ShenQL</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A Faster Counterexample Minimization Algorithm Based on Refutation Analysis (<abbr title="ShengYu Shen">SS</abbr>, <abbr title="Ying Qin">YQ</abbr>, <abbr title="Sikun Li">SL</abbr>), pp. 672–677.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-MishraD.html">DATE-2005-MishraD</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/validation.html" title="validation">#validation</a></span></dt><dd>Functional Coverage Driven Test Generation for Validation of Pipelined Processors (<abbr title="Prabhat Mishra">PM</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>), pp. 678–683.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-SheiniS.html">DATE-2005-SheiniS</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/pseudo.html" title="pseudo">#pseudo</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Pueblo: A Modern Pseudo-Boolean SAT Solver (<abbr title="Hossein M. Sheini">HMS</abbr>, <abbr title="Karem A. Sakallah">KAS</abbr>), pp. 684–685.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-KatzHD.html">DATE-2005-KatzHD</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/model%20checking.html" title="model checking">#model checking</a></span></dt><dd>Space-Efficient Bounded Model Checking (<abbr title="Jacob Katz">JK</abbr>, <abbr title="Ziyad Hanna">ZH</abbr>, <abbr title="Nachum Dershowitz">ND</abbr>), pp. 686–687.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-CabodiCNQ.html">DATE-2005-CabodiCNQ</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="tag/quantifier.html" title="quantifier">#quantifier</a></span> <span class="tag"><a href="tag/set.html" title="set">#set</a></span></dt><dd>Circuit Based Quantification: Back to State Set Manipulation within Unbounded Model Checking (<abbr title="Gianpiero Cabodi">GC</abbr>, <abbr title="Marco Crivellari">MC</abbr>, <abbr title="Sergio Nocco">SN</abbr>, <abbr title="Stefano Quer">SQ</abbr>), pp. 688–689.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-SchattkowskyMR.html">DATE-2005-SchattkowskyMR</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>A Model-Based Approach for Executable Specifications on Reconfigurable Hardware (<abbr title="Tim Schattkowsky">TS</abbr>, <abbr title="Wolfgang Müller">WM</abbr>, <abbr title="Achim Rettberg">AR</abbr>), pp. 692–697.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-ChureauSA.html">DATE-2005-ChureauSA</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/prototype.html" title="prototype">#prototype</a></span> <span class="tag"><a href="tag/uml.html" title="uml">#uml</a></span></dt><dd>The Role of Model-Level Transactors and UML in Functional Prototyping of Systems-on-Chip: A Software-Radio Application (<abbr title="Alexandre Chureau">AC</abbr>, <abbr title="Yvon Savaria">YS</abbr>, <abbr title="El Mostapha Aboulhamid">EMA</abbr>), pp. 698–703.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-RiccobeneSRB.html">DATE-2005-RiccobeneSRB</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/uml.html" title="uml">#uml</a></span></dt><dd>A SoC Design Methodology Involving a UML 2.0 Profile for SystemC (<abbr title="Elvinia Riccobene">ER</abbr>, <abbr title="Patrizia Scandurra">PS</abbr>, <abbr title="Alberto Rosti">AR</abbr>, <abbr title="Sara Bocchio">SB</abbr>), pp. 704–709.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-KukkalaRHHK.html">DATE-2005-KukkalaRHHK</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/uml.html" title="uml">#uml</a></span></dt><dd>UML 2.0 Profile for Embedded System Design (<abbr title="Petri Kukkala">PK</abbr>, <abbr title="Jouni Riihimäki">JR</abbr>, <abbr title="Marko Hännikäinen">MH</abbr>, <abbr title="Timo D. Hämäläinen">TDH</abbr>, <abbr title="Klaus Kronlöf">KK</abbr>), pp. 710–715.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-VanderperrenD.html">DATE-2005-VanderperrenD</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/uml.html" title="uml">#uml</a></span></dt><dd>UML 2 and SysML: An Approach to Deal with Complexity in SoC/NoC Design (<abbr title="Yves Vanderperren">YV</abbr>, <abbr title="Wim Dehaene">WD</abbr>), pp. 716–717.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-AhmedM.html">DATE-2005-AhmedM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/refinement.html" title="refinement">#refinement</a></span></dt><dd>Design Refinement for Efficient Cluste ing of Objects in Embedded Systems (<abbr title="Waseem Ahmed">WA</abbr>, <abbr title="Doug Myers">DM</abbr>), pp. 718–719.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-MarinissenPKZ.html">DATE-2005-MarinissenPKZ</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Challenges in Embedded Memory Design and Test (<abbr title="Erik Jan Marinissen">EJM</abbr>, <abbr title="Betty Prince">BP</abbr>, <abbr title="Doris Keitel-Schulz">DKS</abbr>, <abbr title="Yervant Zorian">YZ</abbr>), pp. 722–727.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-GangwarBPK.html">DATE-2005-GangwarBPK</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span></dt><dd>Evaluation of Bus Based Interconnect Mechanisms in Clustered VLIW Architectures (<abbr title="Anup Gangwar">AG</abbr>, <abbr title="M. Balakrishnan">MB</abbr>, <abbr title="Preeti Ranjan Panda">PRP</abbr>, <abbr title="Anshul Kumar">AK</abbr>), pp. 730–735.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-FrancescoAM.html">DATE-2005-FrancescoAM</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/message%20passing.html" title="message passing">#message passing</a></span></dt><dd>Flexible Hardware/Software Support for Message Passing on a Distributed Shared Memory Architecture (<abbr title="Francesco Poletti">FP</abbr>, <abbr title="Antonio Poggiali">AP</abbr>, <abbr title="Paul Marchal">PM</abbr>), pp. 736–741.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-NaculG.html">DATE-2005-NaculG</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/lightweight.html" title="lightweight">#lightweight</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Lightweight Multitasking Support for Embedded Systems using the Phantom Serializing Compiler (<abbr title="André C. Nácul">ACN</abbr>, <abbr title="Tony Givargis">TG</abbr>), pp. 742–747.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-BarrettaFSB.html">DATE-2005-BarrettaFSB</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/thread.html" title="thread">#thread</a></span></dt><dd>Multithreaded Extension to Multicluster VLIW Processors for Embedded Applications (<abbr title="Domenico Barretta">DB</abbr>, <abbr title="William Fornaciari">WF</abbr>, <abbr title="Mariagiovanna Sami">MS</abbr>, <abbr title="Daniele Bagni">DB</abbr>), pp. 748–749.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-LiS.html">DATE-2005-LiS</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>An Efficiently Preconditioned GMRES Method for Fast Parasitic-Sensitive Deep-Submicron VLSI Circuit Simulation (<abbr title="Zhao Li">ZL</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 752–757.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-SukhwaniPW.html">DATE-2005-SukhwaniPW</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Nano-Sim: A Step Wise Equivalent Conductance based Statistical Simulator for Nanotechnology Circuit Design (<abbr title="Bharat B. Sukhwani">BBS</abbr>, <abbr title="Uday Padmanabhan">UP</abbr>, <abbr title="Janet Meiling Wang">JMW</abbr>), pp. 758–763.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-KangPR.html">DATE-2005-KangPR</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Statistical Timing Analysis using Levelized Covariance Propagation (<abbr title="Kunhyuk Kang">KK</abbr>, <abbr title="Bipul Chandra Paul">BCP</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 764–769.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-KumarLTW.html">DATE-2005-KumarLTW</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>A Probabilistic Collocation Method Based Statistical Gate Delay Model Considering Process Variations and Multiple Input Switching (<abbr title="Y. Satish Kumar">YSK</abbr>, <abbr title="Jun Li">JL</abbr>, <abbr title="Claudio Talarico">CT</abbr>, <abbr title="Janet Meiling Wang">JMW</abbr>), pp. 770–775.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-NazarianPTLA.html">DATE-2005-NazarianPTLA</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Modeling and Propagation of Noisy Waveforms in Static Timing Analysis (<abbr title="Shahin Nazarian">SN</abbr>, <abbr title="Massoud Pedram">MP</abbr>, <abbr title="Emre Tuncer">ET</abbr>, <abbr title="Tao Lin">TL</abbr>, <abbr title="Amir H. Ajami">AHA</abbr>), pp. 776–777.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-MahadevanASOSM.html">DATE-2005-MahadevanASOSM</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A Network Traffic Generator Model for Fast Network-on-Chip Simulation (<abbr title="Shankar Mahadevan">SM</abbr>, <abbr title="Federico Angiolini">FA</abbr>, <abbr title="Michael Storgaard">MS</abbr>, <abbr title="Rasmus Grøndahl Olsen">RGO</abbr>, <abbr title="Jens Sparsø">JS</abbr>, <abbr title="Jan Madsen">JM</abbr>), pp. 780–785.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-ReshadiD.html">DATE-2005-ReshadiD</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Generic Pipelined Processor Modeling and High Performance Cycle-Accurate Simulator Generation (<abbr title="Mehrdad Reshadi">MR</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>), pp. 786–791.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-SchnerrBR.html">DATE-2005-SchnerrBR</a> <span class="tag"><a href="tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="tag/prototype.html" title="prototype">#prototype</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Cycle Accurate Binary Translation for Simulation Acceleration in Rapid Prototyping of SoCs (<abbr title="Jürgen Schnerr">JS</abbr>, <abbr title="Oliver Bringmann">OB</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 792–797.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-FummiLMMPP.html">DATE-2005-FummiLMMPP</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/prototype.html" title="prototype">#prototype</a></span></dt><dd>Virtual Hardware Prototyping through Timed Hardware-Software Co-Simulation (<abbr title="Franco Fummi">FF</abbr>, <abbr title="Mirko Loghi">ML</abbr>, <abbr title="Stefano Martini">SM</abbr>, <abbr title="Marco Monguzzi">MM</abbr>, <abbr title="Giovanni Perbellini">GP</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 798–803.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-VillaSVMP.html">DATE-2005-VillaSVMP</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast Dynamic Memory Integration in Co-Simulation Frameworks for Multiprocessor System on-Chip (<abbr title="Oreste Villa">OV</abbr>, <abbr title="Patrick Schaumont">PS</abbr>, <abbr title="Ingrid Verbauwhede">IV</abbr>, <abbr title="Matteo Monchiero">MM</abbr>, <abbr title="Gianluca Palermo">GP</abbr>), pp. 804–805.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-IsseninD.html">DATE-2005-IsseninD</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>FORAY-GEN: Automatic Generation of Affine Functions for Memory Optimizations (<abbr title="Ilya Issenin">II</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>), pp. 808–813.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-OzturkK.html">DATE-2005-OzturkK</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Nonuniform Banking for Reducing Memory Energy Consumption (<abbr title="Özcan Özturk">ÖÖ</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>), pp. 814–819.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-VargheseCY.html">DATE-2005-VargheseCY</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Systematic Analysis of Active Clock Deskewing Systems Using Control Theory (<abbr title="Vinil Varghese">VV</abbr>, <abbr title="Tom Chen">TC</abbr>, <abbr title="Peter Michael Young">PMY</abbr>), pp. 820–825.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-KallakuriDF.html">DATE-2005-KallakuriDF</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span></dt><dd>Buffer Insertion for Bridges and Optimal Buffer Sizing for Communication Sub-System of Systems-on-Chip (<abbr title="Sankalp Kallakuri">SK</abbr>, <abbr title="Alex Doboli">AD</abbr>, <abbr title="Eugene A. Feinberg">EAF</abbr>), pp. 826–827.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-HanlaiMJ.html">DATE-2005-HanlaiMJ</a> <span class="tag"><a href="tag/control%20flow.html" title="control flow">#control flow</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Extended Control Flow Graph Based Performance Optimization Using Scratch-Pad Memory (<abbr title="Pu Hanlai">PH</abbr>, <abbr title="Ling Ming">LM</abbr>, <abbr title="Jin Jing">JJ</abbr>), pp. 828–829.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-Schattkowsky.html">DATE-2005-Schattkowsky</a> <span class="tag"><a href="tag/bibliography.html" title="bibliography">#bibliography</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/uml.html" title="uml">#uml</a></span></dt><dd>UML 2.0 — Overview and Perspectives in SoC Design (<abbr title="Tim Schattkowsky">TS</abbr>), pp. 832–833.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-MellorWM.html">DATE-2005-MellorWM</a> <span class="tag"><a href="tag/uml.html" title="uml">#uml</a></span> <span class="tag"><a href="tag/why.html" title="why">#why</a></span></dt><dd>Why Systems-on-Chip Needs More UML like a Hole in the Head (<abbr title="Stephen J. Mellor">SJM</abbr>, <abbr title="John R. Wolfe">JRW</abbr>, <abbr title="Campbell McCausland">CM</abbr>), pp. 834–835.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-ZhuOHN.html">DATE-2005-ZhuOHN</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/uml.html" title="uml">#uml</a></span></dt><dd>Integrating UML into SoC Design Process (<abbr title="Qiang Zhu">QZ</abbr>, <abbr title="Ryosuke Oishi">RO</abbr>, <abbr title="Takashi Hasegawa">TH</abbr>, <abbr title="Tsuneo Nakata">TN</abbr>), pp. 836–837.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-RosingerAC.html">DATE-2005-RosingerAC</a> <span class="tag"><a href="tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>Rapid Generation of Thermal-Safe Test Schedules (<abbr title="Paul M. Rosinger">PMR</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 840–845.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-SharifiJHAN.html">DATE-2005-SharifiJHAN</a> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Simultaneous Reduction of Dynamic and Static Power in Scan Structures (<abbr title="Shervin Sharifi">SS</abbr>, <abbr title="Javid Jaffari">JJ</abbr>, <abbr title="Mohammad Hosseinabady">MH</abbr>, <abbr title="Ali Afzali-Kusha">AAK</abbr>, <abbr title="Zainalabedin Navabi">ZN</abbr>), pp. 846–851.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-WangWI.html">DATE-2005-WangWI</a> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A Fast Diagnosis Scheme for Distributed Small Embedded SRAMs (<abbr title="Baosheng Wang">BW</abbr>, <abbr title="Yuejian Wu">YW</abbr>, <abbr title="André Ivanov">AI</abbr>), pp. 852–857.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-BodeanBL.html">DATE-2005-BodeanBL</a> <span class="tag"><a href="tag/ram.html" title="ram">#ram</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span></dt><dd>New Schemes for Self-Testing RAM (<abbr title="Ghenadie Bodean">GB</abbr>, <abbr title="Diana Bodean">DB</abbr>, <abbr title="A. Labunetz">AL</abbr>), pp. 858–859.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-CheonLWWHCPCW.html">DATE-2005-CheonLWWHCPCW</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>At-Speed Logic BIST for IP Cores (<abbr title="B. Cheon">BC</abbr>, <abbr title="E. Lee">EL</abbr>, <abbr title="Laung-Terng Wang">LTW</abbr>, <abbr title="Xiaoqing Wen">XW</abbr>, <abbr title="P. Hsu">PH</abbr>, <abbr title="J. Cho">JC</abbr>, <abbr title="J. Park">JP</abbr>, <abbr title="H. Chao">HC</abbr>, <abbr title="Shianling Wu">SW</abbr>), pp. 860–861.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-IzosimovPEP.html">DATE-2005-IzosimovPEP</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Design Optimization of Time-and Cost-Constrained Fault-Tolerant Distributed Embedded Systems (<abbr title="Viacheslav Izosimov">VI</abbr>, <abbr title="Paul Pop">PP</abbr>, <abbr title="Petru Eles">PE</abbr>, <abbr title="Zebo Peng">ZP</abbr>), pp. 864–869.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-KandemirC.html">DATE-2005-KandemirC</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Locality-Aware Process Scheduling for Embedded MPSoCs (<abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Guilin Chen">GC</abbr>), pp. 870–875.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-KempfDLAMKV.html">DATE-2005-KempfDLAMKV</a> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A Modular Simulation Framework for Spatial and Temporal Task Mapping onto Multi-Processor SoC Platforms (<abbr title="Torsten Kempf">TK</abbr>, <abbr title="Malte Doerper">MD</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Gerd Ascheid">GA</abbr>, <abbr title="Heinrich Meyr">HM</abbr>, <abbr title="Tim Kogel">TK</abbr>, <abbr title="Bart Vanthournout">BV</abbr>), pp. 876–881.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-OzturkSKK.html">DATE-2005-OzturkSKK</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Access Pattern-Based Code Compression for Memory-Constrained Embedded Systems (<abbr title="Özcan Özturk">ÖÖ</abbr>, <abbr title="Hendra Saputra">HS</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Ibrahim Kolcu">IK</abbr>), pp. 882–887.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-MannionHCV.html">DATE-2005-MannionHCV</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>System Synthesis for Networks of Programmable Blocks (<abbr title="Ryan Mannion">RM</abbr>, <abbr title="Harry Hsieh">HH</abbr>, <abbr title="Susan Cotterell">SC</abbr>, <abbr title="Frank Vahid">FV</abbr>), pp. 888–893.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-StreichertHT.html">DATE-2005-StreichertHT</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Distributed HW/SW-Partitioning for Embedded Reconfigurable Networks (<abbr title="Thilo Streichert">TS</abbr>, <abbr title="Christian Haubelt">CH</abbr>, <abbr title="Jürgen Teich">JT</abbr>), pp. 894–895.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-BomelMB.html">DATE-2005-BomelMB</a> <span class="tag"><a href="tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synchronization Processor Synthesis for Latency Insensitive Systems (<abbr title="Pierre Bomel">PB</abbr>, <abbr title="Eric Martin">EM</abbr>, <abbr title="Emmanuel Boutillon">EB</abbr>), pp. 896–897.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-HungXVKI.html">DATE-2005-HungXVKI</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Thermal-Aware Task Allocation and Scheduling for Embedded Systems (<abbr title="Wei-Lun Hung">WLH</abbr>, <abbr title="Yuan Xie">YX</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 898–899.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-VorwerkK.html">DATE-2005-VorwerkK</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>An Improved Multi-Level Framework for Force-Directed Placement (<abbr title="Kristofer Vorwerk">KV</abbr>, <abbr title="Andrew A. Kennings">AAK</abbr>), pp. 902–907.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-ChiangKSXZ.html">DATE-2005-ChiangKSXZ</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span></dt><dd>Bright-Field AAPSM Conflict Detection and Correction (<abbr title="Charles Chiang">CC</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Subarna Sinha">SS</abbr>, <abbr title="Xu Xu">XX</abbr>, <abbr title="Alexander Zelikovsky">AZ</abbr>), pp. 908–913.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-WangMDCM.html">DATE-2005-WangMDCM</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/variability.html" title="variability">#variability</a></span></dt><dd>Systematic Analysis of Energy and Delay Impact of Very Deep Submicron Process Variability Effects in Embedded SRAM Modules (<abbr title="Hua Wang">HW</abbr>, <abbr title="Miguel Miranda">MM</abbr>, <abbr title="Wim Dehaene">WD</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Karen Maex">KM</abbr>), pp. 914–919.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-AlexandreCCSME.html">DATE-2005-AlexandreCCSME</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/research.html" title="research">#research</a></span></dt><dd>TSUNAMI: An Integrated Timing-Driven Place And Route Research Platform (<abbr title="Christophe Alexandre">CA</abbr>, <abbr title="Hugo Clément">HC</abbr>, <abbr title="Jean-Paul Chaput">JPC</abbr>, <abbr title="Marek Sroka">MS</abbr>, <abbr title="Christian Masson">CM</abbr>, <abbr title="Remy Escassut">RE</abbr>), pp. 920–921.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-BhaduriV.html">DATE-2005-BhaduriV</a> <span class="tag"><a href="tag/higher-order.html" title="higher-order">#higher-order</a></span> <span class="tag"><a href="tag/induction.html" title="induction">#induction</a></span> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span></dt><dd>Inductive and Capacitive Coupling Aware Routing Methodology Driven by a Higher Order RLCK Moment Metric (<abbr title="Amitava Bhaduri">AB</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 922–923.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-DattaBMBR.html">DATE-2005-DattaBMBR</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical Modeling of Pipeline Delay and Design of Pipeline under Process Variation to Enhance Yield in sub-100nm Technologies (<abbr title="Animesh Datta">AD</abbr>, <abbr title="Swarup Bhunia">SB</abbr>, <abbr title="Saibal Mukhopadhyay">SM</abbr>, <abbr title="Nilanjan Banerjee">NB</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 926–931.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-MolnosHCE.html">DATE-2005-MolnosHCE</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Compositional Memory Systems for Multimedia Communicating Tasks (<abbr title="Anca Mariana Molnos">AMM</abbr>, <abbr title="Marc J. M. Heijligers">MJMH</abbr>, <abbr title="Sorin Dan Cotofana">SDC</abbr>, <abbr title="Jos T. J. van Eijndhoven">JTJvE</abbr>), pp. 932–937.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-KruseTEVS.html">DATE-2005-KruseTEVS</a> <span class="tag"><a href="tag/contract.html" title="contract">#contract</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>Introducing Flexible Quantity Contracts into Distributed SoC and Embedded System Design Processes (<abbr title="Judita Kruse">JK</abbr>, <abbr title="Clive Thomsen">CT</abbr>, <abbr title="Rolf Ernst">RE</abbr>, <abbr title="Thomas Volling">TV</abbr>, <abbr title="Thomas Spengler">TS</abbr>), pp. 938–943.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-CasuM.html">DATE-2005-CasuM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>A New System Design Methodology for Wire Pipelined SoC (<abbr title="Mario R. Casu">MRC</abbr>, <abbr title="Luca Macchiarulo">LM</abbr>), pp. 944–945.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-DasygenisBDCST.html">DATE-2005-DasygenisBDCST</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A Memory Hierarchical Layer Assigning and Prefetching Technique to Overcome the Memory Performance/Energy Bottleneck (<abbr title="Minas Dasygenis">MD</abbr>, <abbr title="Erik Brockmeyer">EB</abbr>, <abbr title="Bart Durinck">BD</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Dimitrios Soudris">DS</abbr>, <abbr title="Antonios Thanailakis">AT</abbr>), pp. 946–947.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-RosenstielBGGKLMMMS.html">DATE-2005-RosenstielBGGKLMMMS</a> <span class="tag"><a href="tag/question.html" title="question">#question</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Is there a Market for SystemC Tools? (<abbr title="Wolfgang Rosenstiel">WR</abbr>, <abbr title="Reinaldo A. Bergamaschi">RAB</abbr>, <abbr title="Frank Ghenassia">FG</abbr>, <abbr title="Thorsten Grötker">TG</abbr>, <abbr title="Masamichi Kawarabayashi">MK</abbr>, <abbr title="Marinus C. van Lier">MCvL</abbr>, <abbr title="Albrecht Mayer">AM</abbr>, <abbr title="Mike Meredith">MM</abbr>, <abbr title="Mark Milligan">MM</abbr>, <abbr title="Stuart Swan">SS</abbr>), p. 950.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2005-ZhangCHC.html">DATE-2005-ZhangCHC</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/pseudo.html" title="pseudo">#pseudo</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical Timing Analysis with Extended Pseudo-Canonical Timing Model (<abbr title="Lizheng Zhang">LZ</abbr>, <abbr title="Weijen Chen">WC</abbr>, <abbr title="Yuhen Hu">YH</abbr>, <abbr title="Charlie Chung-Ping Chen">CCPC</abbr>), pp. 952–957.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-LiLLPN.html">DATE-2005-LiLLPN</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/order.html" title="order">#order</a></span> <span class="tag"><a href="tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/variability.html" title="variability">#variability</a></span></dt><dd>Modeling Interconnect Variability Using Efficient Parametric Model Order Reduction (<abbr title="Peng Li">PL</abbr>, <abbr title="Frank Liu">FL</abbr>, <abbr title="Xin Li">XL</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>, <abbr title="Sani R. Nassif">SRN</abbr>), pp. 958–963.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-GhantaVPW.html">DATE-2005-GhantaVPW</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/grid.html" title="grid">#grid</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>Stochastic Power Grid Analysis Considering Process Variations (<abbr title="Praveen Ghanta">PG</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>, <abbr title="Rajendran Panda">RP</abbr>, <abbr title="Janet Meiling Wang">JMW</abbr>), pp. 964–969.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-XiongTH.html">DATE-2005-XiongTH</a> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>Buffer Insertion Considering Process Variation (<abbr title="Jinjun Xiong">JX</abbr>, <abbr title="King Ho Tam">KHT</abbr>, <abbr title="Lei He">LH</abbr>), pp. 970–975.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-WangM.html">DATE-2005-WangM</a> <span class="tag"><a href="tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>EM Wave Coupling Noise Modeling Based on Chebyshev Approximation and Exact Moment Formulation (<abbr title="Baohua Wang">BW</abbr>, <abbr title="Pinaki Mazumder">PM</abbr>), pp. 976–981.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-ForzanP.html">DATE-2005-ForzanP</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/library.html" title="library">#library</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Modeling the Non-Linear Behavior of Library Cells for an Accurate Static Noise Analysis (<abbr title="Cristiano Forzan">CF</abbr>, <abbr title="Davide Pandini">DP</abbr>), pp. 982–983.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-ChandyC.html">DATE-2005-ChandyC</a> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance Driven Decoupling Capacitor Allocation Considering Data and Clock Interactions (<abbr title="Ajith Chandy">AC</abbr>, <abbr title="Tom Chen">TC</abbr>), pp. 984–985.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-ZuberWOSH.html">DATE-2005-ZuberWOSH</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Reduction of CMOS Power Consumption and Signal Integrity Issues by Routing Optimization (<abbr title="Paul Zuber">PZ</abbr>, <abbr title="Armin Windschiegl">AW</abbr>, <abbr title="Raúl Medina Beltán de Otálora">RMBdO</abbr>, <abbr title="Walter Stechele">WS</abbr>, <abbr title="Andreas Herkersdorf">AH</abbr>), pp. 986–987.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-KumarTCJ.html">DATE-2005-KumarTCJ</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>Implicit and Exact Path Delay Fault Grading in Sequential Circuits (<abbr title="Mahilchi Milir Vaseekar Kumar">MMVK</abbr>, <abbr title="Spyros Tragoudas">ST</abbr>, <abbr title="Sreejit Chakravarty">SC</abbr>, <abbr title="Rathish Jayabharathi">RJ</abbr>), pp. 990–995.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-YangVTV.html">DATE-2005-YangVTV</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Extraction Error Modeling and Automated Model Debugging in High-Performance Low Power Custom Designs (<abbr title="Yu-Shen Yang">YSY</abbr>, <abbr title="Andreas G. Veneris">AGV</abbr>, <abbr title="Paul J. Thadikaran">PJT</abbr>, <abbr title="Srikanth Venkataraman">SV</abbr>), pp. 996–1001.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-ChandrasekarH.html">DATE-2005-ChandrasekarH</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Integration of Learning Techniques into Incremental Satisfiability for Efficient Path-Delay Fault Test Generation (<abbr title="Kameshwar Chandrasekar">KC</abbr>, <abbr title="Michael S. Hsiao">MSH</abbr>), pp. 1002–1007.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-PomeranzR05a.html">DATE-2005-PomeranzR05a</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span></dt><dd>The Accidental Detection Index as a Fault Ordering Heuristic for Full-Scan Circuits (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 1008–1013.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-SandireddyA.html">DATE-2005-SandireddyA</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Diagnostic and Detection Fault Collapsing for Multiple Output Circuits (<abbr title="Raja K. K. R. Sandireddy">RKKRS</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>), pp. 1014–1019.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-Al-ArsHMG.html">DATE-2005-Al-ArsHMG</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Framework for Fault Analysis and Test Generation in DRAMs (<abbr title="Zaid Al-Ars">ZAA</abbr>, <abbr title="Said Hamdioui">SH</abbr>, <abbr title="Georg Mueller">GM</abbr>, <abbr title="A. J. van de Goor">AJvdG</abbr>), pp. 1020–1021.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-ScholiveBRFR.html">DATE-2005-ScholiveBRFR</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Mutation Sampling Technique for the Generation of Structural Test Data (<abbr title="Mathieu Scholivé">MS</abbr>, <abbr title="Vincent Beroulle">VB</abbr>, <abbr title="Chantal Robach">CR</abbr>, <abbr title="Marie-Lise Flottes">MLF</abbr>, <abbr title="Bruno Rouzeyre">BR</abbr>), pp. 1022–1023.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-KandemirLCCO.html">DATE-2005-KandemirLCCO</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Studying Storage-Recomputation Tradeoffs in Memory-Constrained Embedded Processing (<abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Feihui Li">FL</abbr>, <abbr title="Guilin Chen">GC</abbr>, <abbr title="Guangyu Chen">GC</abbr>, <abbr title="Özcan Özturk">ÖÖ</abbr>), pp. 1026–1031.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-OzturkKI.html">DATE-2005-OzturkKI</a> <span class="tag"><a href="tag/garbage%20collection.html" title="garbage collection">#garbage collection</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>BB-GC: Basic-Block Level Garbage Collection (<abbr title="Özcan Özturk">ÖÖ</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 1032–1037.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-CombazFLS.html">DATE-2005-CombazFLS</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Fine Grain QoS Control for Multimedia Application Software (<abbr title="Jacques Combaz">JC</abbr>, <abbr title="Jean-Claude Fernandez">JCF</abbr>, <abbr title="Thierry Lepley">TL</abbr>, <abbr title="Joseph Sifakis">JS</abbr>), pp. 1038–1043.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-BaleaniFMSFSW.html">DATE-2005-BaleaniFMSFSW</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Correct-by-Construction Transformations across Design Environments for Model-Based Embedded Software Development (<abbr title="Massimo Baleani">MB</abbr>, <abbr title="Alberto Ferrari">AF</abbr>, <abbr title="Leonardo Mangeruca">LM</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>, <abbr title="Ulrich Freund">UF</abbr>, <abbr title="Erhard Schlenker">ES</abbr>, <abbr title="Hans-Jörg Wolff">HJW</abbr>), pp. 1044–1049.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-CheongL.html">DATE-2005-CheongL</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>galsC: A Language for Event-Driven Embedded Systems (<abbr title="Elaine Cheong">EC</abbr>, <abbr title="Jie Liu">JL</abbr>), pp. 1050–1055.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-HuLDKVI.html">DATE-2005-HuLDKVI</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>Compiler-Directed Instruction Duplication for Soft Error Detection (<abbr title="Jie S. Hu">JSH</abbr>, <abbr title="Feihui Li">FL</abbr>, <abbr title="Vijay Degalahal">VD</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 1056–1057.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-Takeuchi.html">DATE-2005-Takeuchi</a> <span class="tag"><a href="tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="tag/lightweight.html" title="lightweight">#lightweight</a></span> <span class="tag"><a href="tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/virtual%20machine.html" title="virtual machine">#virtual machine</a></span></dt><dd>OS Debugging Method Using a Lightweight Virtual Machine Monitor (<abbr title="Tadashi Takeuchi">TT</abbr>), pp. 1058–1059.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-KavvadiasN.html">DATE-2005-KavvadiasN</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Hardware Support for Arbitrarily Complex Loop Structures in Embedded Applications (<abbr title="Nikolaos Kavvadias">NK</abbr>, <abbr title="Spiridon Nikolaidis">SN</abbr>), pp. 1060–1061.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-SomaniCP.html">DATE-2005-SomaniCP</a> <span class="tag"><a href="tag/contest.html" title="contest">#contest</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/search-based.html" title="search-based">#search-based</a></span></dt><dd>Mixing Global and Local Competition in Genetic Optimization based Design Space Exploration of Analog Circuits (<abbr title="Abhishek Somani">AS</abbr>, <abbr title="Partha Pratim Chakrabarti">PPC</abbr>, <abbr title="Amit Patra">AP</abbr>), pp. 1064–1069.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-EeckelaertMG.html">DATE-2005-EeckelaertMG</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Efficient Multiobjective Synthesis of Analog Circuits using Hierarchical Pareto-Optimal Performance Hypersurfaces (<abbr title="Tom Eeckelaert">TE</abbr>, <abbr title="Trent McConaghy">TM</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 1070–1075.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-VandersteenLJRP.html">DATE-2005-VandersteenLJRP</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Estimating Scalable Common-Denominator Laplace-Domain MIMO Models in an Errors-in-Variables Framework (<abbr title="Gerd Vandersteen">GV</abbr>, <abbr title="Ludwig De Locht">LDL</abbr>, <abbr title="Snezana Jenei">SJ</abbr>, <abbr title="Yves Rolain">YR</abbr>, <abbr title="Rik Pintelon">RP</abbr>), pp. 1076–1081.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-McConaghyEG.html">DATE-2005-McConaghyEG</a> <span class="tag"><a href="tag/canonical.html" title="canonical">#canonical</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="tag/search-based.html" title="search-based">#search-based</a></span></dt><dd>CAFFEINE: Template-Free Symbolic Model Generation of Analog Circuits via Canonical Form Functions and Genetic Programming (<abbr title="Trent McConaghy">TM</abbr>, <abbr title="Tom Eeckelaert">TE</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 1082–1087.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-DingV.html">DATE-2005-DingV</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/megamodelling.html" title="megamodelling">#megamodelling</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A Two-Level Modeling Approach to Analog Circuit Performance Macromodeling (<abbr title="Mengmeng Ding">MD</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 1088–1089.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-ManaresiMAAVRATG.html">DATE-2005-ManaresiMAAVRATG</a></dt><dd>New Perspectives and Opportunities From the Wild West of Microelectronic Biochips (<abbr title="Nicolò Manaresi">NM</abbr>, <abbr title="Gianni Medoro">GM</abbr>, <abbr title="Melanie Abonnenc">MA</abbr>, <abbr title="Vincent Auger">VA</abbr>, <abbr title="Paul Vulto">PV</abbr>, <abbr title="Aldo Romani">AR</abbr>, <abbr title="Luigi Altomare">LA</abbr>, <abbr title="Marco Tartagni">MT</abbr>, <abbr title="Roberto Guerrieri">RG</abbr>), pp. 1092–1093.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-GanaiGA.html">DATE-2005-GanaiGA</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification of Embedded Memory Systems using Efficient Memory Modeling (<abbr title="Malay K. Ganai">MKG</abbr>, <abbr title="Aarti Gupta">AG</abbr>, <abbr title="Pranav Ashar">PA</abbr>), pp. 1096–1101.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-LuIPWCC.html">DATE-2005-LuIPWCC</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>An Efficient Sequential SAT Solver With Improved Search Strategies (<abbr title="Feng Lu">FL</abbr>, <abbr title="Madhu K. Iyer">MKI</abbr>, <abbr title="Ganapathy Parthasarathy">GP</abbr>, <abbr title="Li-C. Wang">LCW</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Kuang-Chien Chen">KCC</abbr>), pp. 1102–1107.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-FuYM.html">DATE-2005-FuYM</a> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Considering Circuit Observability Don’t Cares in CNF Satisfiability (<abbr title="Zhaohui Fu">ZF</abbr>, <abbr title="Yinlei Yu">YY</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 1108–1113.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-ChenLL.html">DATE-2005-ChenLL</a> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Integration, Verification and Layout of a Complex Multimedia SOC (<abbr title="Chien-Liang Chen">CLC</abbr>, <abbr title="Jiing-Yuan Lin">JYL</abbr>, <abbr title="Youn-Long Lin">YLL</abbr>), pp. 1116–1117.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-LianHFCC.html">DATE-2005-LianHFCC</a> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/parsing%20expression%20grammar.html" title="parsing expression grammar">#parsing expression grammar</a></span></dt><dd>PEG, MPEG-4, and H.264 Codec IP Development (<abbr title="Chung-Jr Lian">CJL</abbr>, <abbr title="Yu-Wen Huang">YWH</abbr>, <abbr title="Hung-Chi Fang">HCF</abbr>, <abbr title="Yung-Chi Chang">YCC</abbr>, <abbr title="Liang-Gee Chen">LGC</abbr>), pp. 1118–1119.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-Wu.html">DATE-2005-Wu</a> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>SOC Testing Methodology and Practice (<abbr title="Cheng-Wen Wu">CWW</abbr>), pp. 1120–1121.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-PolianCB.html">DATE-2005-PolianCB</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Evolutionary Optimization in Code-Based Test Compression (<abbr title="Ilia Polian">IP</abbr>, <abbr title="Alejandro Czutro">AC</abbr>, <abbr title="Bernd Becker">BB</abbr>), pp. 1124–1129.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-BalakrishnanT.html">DATE-2005-BalakrishnanT</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Reconfigurable Linear Decompressors Using Symbolic Gaussian Elimination (<abbr title="Kedarnath J. Balakrishnan">KJB</abbr>, <abbr title="Nur A. Touba">NAT</abbr>), pp. 1130–1135.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-BhuniaMRR.html">DATE-2005-BhuniaMRR</a> <span class="tag"><a href="tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>A Novel Low-overhead Delay Testing Technique for Arbitrary Two-Pattern Test Application (<abbr title="Swarup Bhunia">SB</abbr>, <abbr title="Hamid Mahmoodi-Meimand">HMM</abbr>, <abbr title="Arijit Raychowdhury">AR</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 1136–1141.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-LiC.html">DATE-2005-LiC</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="tag/sequence.html" title="sequence">#sequence</a></span></dt><dd>Hybrid BIST Based on Repeating Sequences and Cluster Analysis (<abbr title="Lei Li">LL</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 1142–1147.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-CengHLAMB.html">DATE-2005-CengHLAMB</a> <span class="tag"><a href="tag/c.html" title="c">#c</a></span> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/semantics.html" title="semantics">#semantics</a></span></dt><dd>C Compiler Retargeting Based on Instruction Semantics Models (<abbr title="Jianjiang Ceng">JC</abbr>, <abbr title="Manuel Hohenauer">MH</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Gerd Ascheid">GA</abbr>, <abbr title="Heinrich Meyr">HM</abbr>, <abbr title="Gunnar Braun">GB</abbr>), pp. 1150–1155.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-ChenKK.html">DATE-2005-ChenKK</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>A Constraint Network Based Approach to Memory Layout Optimization (<abbr title="Guilin Chen">GC</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Mustafa Karaköy">MK</abbr>), pp. 1156–1161.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-AbsarC.html">DATE-2005-AbsarC</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/array.html" title="array">#array</a></span></dt><dd>Compiler-Based Approach for Exploiting Scratch-Pad in Presence of Irregular Array Access (<abbr title="Mohammed Javed Absar">MJA</abbr>, <abbr title="Francky Catthoor">FC</abbr>), pp. 1162–1167.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-Dubrova.html">DATE-2005-Dubrova</a> <span class="tag"><a href="tag/kernel.html" title="kernel">#kernel</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Structural Testing Based on Minimum Kernels (<abbr title="Elena Dubrova">ED</abbr>), pp. 1168–1173.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-MuraliM.html">DATE-2005-MuraliM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>An Application-Specific Design Methodology for STbus Crossbar Generation (<abbr title="Srinivasan Murali">SM</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 1176–1181.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-GoossensDGPRR.html">DATE-2005-GoossensDGPRR</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification (<abbr title="Kees Goossens">KG</abbr>, <abbr title="John Dielissen">JD</abbr>, <abbr title="Om Prakash Gangwal">OPG</abbr>, <abbr title="Santiago González Pestana">SGP</abbr>, <abbr title="Andrei Radulescu">AR</abbr>, <abbr title="Edwin Rijpkema">ER</abbr>), pp. 1182–1187.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-StergiouACRBM.html">DATE-2005-StergiouACRBM</a> <span class="tag"><a href="tag/abstract%20syntax%20tree.html" title="abstract syntax tree">#abstract syntax tree</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/library.html" title="library">#library</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>ast pipes Lite: A Synthesis Oriented Design Library For Networks on Chips (<abbr title="Stergios Stergiou">SS</abbr>, <abbr title="Federico Angiolini">FA</abbr>, <abbr title="Salvatore Carta">SC</abbr>, <abbr title="Luigi Raffo">LR</abbr>, <abbr title="Davide Bertozzi">DB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 1188–1193.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-SuCP.html">DATE-2005-SuCP</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Yield Enhancement of Digital Microfluidics-Based Biochips Using Space Redundancy and Local Reconfiguration (<abbr title="Fei Su">FS</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>, <abbr title="Vamsee K. Pamula">VKP</abbr>), pp. 1196–1201.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-SuC.html">DATE-2005-SuC</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span></dt><dd>Design of Fault-Tolerant and Dynamically-Reconfigurable Microfluidic Biochips (<abbr title="Fei Su">FS</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 1202–1207.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-MaslovYMD.html">DATE-2005-MaslovYMD</a> <span class="tag"><a href="tag/quantum.html" title="quantum">#quantum</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Quantum Circuit Simplification Using Templates (<abbr title="Dmitri Maslov">DM</abbr>, <abbr title="Christina Young">CY</abbr>, <abbr title="D. Michael Miller">DMM</abbr>, <abbr title="Gerhard W. Dueck">GWD</abbr>), pp. 1208–1213.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-KimWK.html">DATE-2005-KimWK</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/robust.html" title="robust">#robust</a></span></dt><dd>owards Designing Robust QCA Architectures in the Presence of Sneak Noise Paths (<abbr title="Kyosun Kim">KK</abbr>, <abbr title="Kaijie Wu">KW</abbr>, <abbr title="Ramesh Karri">RK</abbr>), pp. 1214–1219.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-ThewesPSHFBAJESAHBHH.html">DATE-2005-ThewesPSHFBAJESAHBHH</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span></dt><dd>CMOS-Based Biosensor Arrays (<abbr title="Roland Thewes">RT</abbr>, <abbr title="Christian Paulus">CP</abbr>, <abbr title="Meinrad Schienle">MS</abbr>, <abbr title="Franz Hofmann">FH</abbr>, <abbr title="Alexander Frey">AF</abbr>, <abbr title="Ralf Brederlow">RB</abbr>, <abbr title="M. Augustyniak">MA</abbr>, <abbr title="Martin Jenkner">MJ</abbr>, <abbr title="Björn Eversmann">BE</abbr>, <abbr title="Petra Schindler-Bauer">PSB</abbr>, <abbr title="Melanie Atzesberger">MA</abbr>, <abbr title="Birgit Holzapfl">BH</abbr>, <abbr title="Gottfried Beer">GB</abbr>, <abbr title="Thomas Haneder">TH</abbr>, <abbr title="Hans-Christian Hanke">HCH</abbr>), pp. 1222–1223.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-BjerregaardS.html">DATE-2005-BjerregaardS</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>A Router Architecture for Connection-Oriented Service Guarantees in the MANGO Clockless Network-on-Chip (<abbr title="Tobias Bjerregaard">TB</abbr>, <abbr title="Jens Sparsø">JS</abbr>), pp. 1226–1231.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-WeberCSW.html">DATE-2005-WeberCSW</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>A Quality-of-Service Mechanism for Interconnection Networks in System-on-Chips (<abbr title="Wolf-Dietrich Weber">WDW</abbr>, <abbr title="Joe Chou">JC</abbr>, <abbr title="Ian Swarbrick">IS</abbr>, <abbr title="Drew Wingard">DW</abbr>), pp. 1232–1237.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-WangPM.html">DATE-2005-WangPM</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>A Technology-Aware and Energy-Oriented Topology Exploration for On-Chip Networks (<abbr title="Hangsheng Wang">HW</abbr>, <abbr title="Li-Shiuan Peh">LSP</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 1238–1243.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-BiswasBDPI.html">DATE-2005-BiswasBDPI</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/set.html" title="set">#set</a></span></dt><dd>ISEGEN: Generation of High-Quality Instruction Set Extensions by Iterative Improvement (<abbr title="Partha Biswas">PB</abbr>, <abbr title="Sudarshan Banerjee">SB</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>, <abbr title="Laura Pozzi">LP</abbr>, <abbr title="Paolo Ienne">PI</abbr>), pp. 1246–1251.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-Ruiz-SautuaMMH.html">DATE-2005-Ruiz-SautuaMMH</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Behavioural Transformation to Improve Circuit Performance in High-Level Synthesis (<abbr title="Rafael Ruiz-Sautua">RRS</abbr>, <abbr title="María C. Molina">MCM</abbr>, <abbr title="José M. Mendías">JMM</abbr>, <abbr title="Román Hermida">RH</abbr>), pp. 1252–1257.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-TosunMAKX.html">DATE-2005-TosunMAKX</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Reliability-Centric High-Level Synthesis (<abbr title="Suleyman Tosun">ST</abbr>, <abbr title="Nazanin Mansouri">NM</abbr>, <abbr title="Ercument Arvas">EA</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Yuan Xie">YX</abbr>), pp. 1258–1263.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-ShrivastavaDNE.html">DATE-2005-ShrivastavaDNE</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>PBExplore: A Framework for Compiler-in-the-Loop Exploration of Partial Bypassing in Embedded Processors (<abbr title="Aviral Shrivastava">AS</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>, <abbr title="Alexandru Nicolau">AN</abbr>, <abbr title="Eugene Earlie">EE</abbr>), pp. 1264–1269.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-AlmukhaizimM.html">DATE-2005-AlmukhaizimM</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>Concurrent Error Detection in Asynchronous Burst-Mode Controllers (<abbr title="Sobeeh Almukhaizim">SA</abbr>, <abbr title="Yiorgos Makris">YM</abbr>), pp. 1272–1277.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-BolchiniSSP.html">DATE-2005-BolchiniSSP</a> <span class="tag"><a href="tag/self.html" title="self">#self</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>Reliable System Specification for Self-Checking Data-Paths (<abbr title="Cristiana Bolchini">CB</abbr>, <abbr title="Fabio Salice">FS</abbr>, <abbr title="Donatella Sciuto">DS</abbr>, <abbr title="Luigi Pomante">LP</abbr>), pp. 1278–1283.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-HashempourSL.html">DATE-2005-HashempourSL</a> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Evaluation of Error-Resilience for Reliable Compression of Test Data (<abbr title="Hamidreza Hashempour">HH</abbr>, <abbr title="Luca Schiano">LS</abbr>, <abbr title="Fabrizio Lombardi">FL</abbr>), pp. 1284–1289.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-KastensmidtSCR.html">DATE-2005-KastensmidtSCR</a> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the Optimal Design of Triple Modular Redundancy Logic for SRAM-based FPGAs (<abbr title="Fernanda Lima Kastensmidt">FLK</abbr>, <abbr title="Luca Sterpone">LS</abbr>, <abbr title="Luigi Carro">LC</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>), pp. 1290–1295.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-JacobiWPB.html">DATE-2005-JacobiWPB</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Automatic Formal Verification of Fused-Multiply-Add FPUs (<abbr title="Christian Jacobi">CJ</abbr>, <abbr title="Kai Weber">KW</abbr>, <abbr title="Viresh Paruthi">VP</abbr>, <abbr title="Jason Baumgartner">JB</abbr>), pp. 1298–1303.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-ManoliosS.html">DATE-2005-ManoliosS</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/refinement.html" title="refinement">#refinement</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Refinement Maps for Efficient Verification of Processor Models (<abbr title="Panagiotis Manolios">PM</abbr>, <abbr title="Sudarshan K. Srinivasan">SKS</abbr>), pp. 1304–1309.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-ShashidharBCJ.html">DATE-2005-ShashidharBCJ</a> <span class="tag"><a href="tag/algebra.html" title="algebra">#algebra</a></span> <span class="tag"><a href="tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/source%20code.html" title="source code">#source code</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Functional Equivalence Checking for Verification of Algebraic Transformations on Array-Intensive Source Code (<abbr title="K. C. Shashidhar">KCS</abbr>, <abbr title="Maurice Bruynooghe">MB</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Gerda Janssens">GJ</abbr>), pp. 1310–1315.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-LaMeresK.html">DATE-2005-LaMeresK</a> <span class="tag"><a href="tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="tag/induction.html" title="induction">#induction</a></span></dt><dd>Encoding-Based Minimization of Inductive Cross-Talk for Off-Chip Data Transmission (<abbr title="Brock J. LaMeres">BJL</abbr>, <abbr title="Sunil P. Khatri">SPK</abbr>), pp. 1318–1323.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-LiS05a.html">DATE-2005-LiS05a</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>An O(bn2) Time Algorithm for Optimal Buffer Insertion with b Buffer Types (<abbr title="Zhuo Li">ZL</abbr>, <abbr title="Weiping Shi">WS</abbr>), pp. 1324–1329.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-LiuPP.html">DATE-2005-LiuPP</a> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>RIP: An Efficient Hybrid Repeater Insertion Scheme for Low Power (<abbr title="Xun Liu">XL</abbr>, <abbr title="Yuantao Peng">YP</abbr>, <abbr title="Marios C. Papaefthymiou">MCP</abbr>), pp. 1330–1335.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2005-Campagnolo.html">DATE-2005-Campagnolo</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>eMICAM a New Generation of Active DNA Chip with in Situ Electrochemical Detection (<abbr title="Raymond Campagnolo">RC</abbr>), pp. 1338–1339.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2005-KirsteinLZVVSLH.html">DATE-2005-KirsteinLZVVSLH</a></dt><dd>Cantilever-Based Biosensors in CMOS Technology (<abbr title="Kay-Uwe Kirstein">KUK</abbr>, <abbr title="Yue Li">YL</abbr>, <abbr title="Martin Zimmermann">MZ</abbr>, <abbr title="Cyril Vancura">CV</abbr>, <abbr title="Tormod Volden">TV</abbr>, <abbr title="Wan Ho Song">WHS</abbr>, <abbr title="Jan Lichtenberg">JL</abbr>, <abbr title="Andreas Hierlemann">AH</abbr>), pp. 1340–1341.</dd> <div class="pagevis" style="width:1px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>