<dec f='llvm/llvm/lib/Target/AMDGPU/SIDefines.h' l='46' type='131072'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='445' u='r' c='_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='449' u='r' c='_ZNK4llvm11SIInstrInfo7isMUBUFEt'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIDefines.h' l='45'>// Memory instruction formats.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='382' u='r' c='_ZNK4llvm18AMDGPUDisassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPostRABundler.cpp' l='89' u='r' c='_ZN12_GLOBAL__N_115SIPostRABundler20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
