

================================================================
== Vivado HLS Report for 'matrix_mult'
================================================================
* Date:           Wed Dec 25 16:47:10 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        matrix_multiplier
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.170|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   23|   23|   13|   13| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 13, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 13, D = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [5 x i40]* %a, i64 0, i64 0" [matrix_mult.cpp:16]   --->   Operation 25 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%a_load = load i40* %a_addr, align 8" [matrix_mult.cpp:16]   --->   Operation 26 'load' 'a_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [5 x i40]* %b, i64 0, i64 0" [matrix_mult.cpp:16]   --->   Operation 27 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (2.32ns)   --->   "%b_load = load i40* %b_addr, align 8" [matrix_mult.cpp:16]   --->   Operation 28 'load' 'b_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr [5 x i40]* %b, i64 0, i64 1" [matrix_mult.cpp:16]   --->   Operation 29 'getelementptr' 'b_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%b_load_1 = load i40* %b_addr_1, align 8" [matrix_mult.cpp:16]   --->   Operation 30 'load' 'b_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [5 x i40]* %a, i64 0, i64 1" [matrix_mult.cpp:16]   --->   Operation 31 'getelementptr' 'a_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%a_load_1 = load i40* %a_addr_1, align 8" [matrix_mult.cpp:16]   --->   Operation 32 'load' 'a_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>

State 2 <SV = 1> <Delay = 3.37>
ST_2 : Operation 33 [1/2] (2.32ns)   --->   "%a_load = load i40* %a_addr, align 8" [matrix_mult.cpp:16]   --->   Operation 33 'load' 'a_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = trunc i40 %a_load to i8" [matrix_mult.cpp:16]   --->   Operation 34 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (2.32ns)   --->   "%b_load = load i40* %b_addr, align 8" [matrix_mult.cpp:16]   --->   Operation 35 'load' 'b_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i40 %b_load to i8" [matrix_mult.cpp:16]   --->   Operation 36 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load, i32 8, i32 15)" [matrix_mult.cpp:16]   --->   Operation 37 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load, i32 8, i32 15)" [matrix_mult.cpp:16]   --->   Operation 38 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load, i32 16, i32 23)" [matrix_mult.cpp:16]   --->   Operation 39 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load, i32 16, i32 23)" [matrix_mult.cpp:16]   --->   Operation 40 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load, i32 24, i32 31)" [matrix_mult.cpp:16]   --->   Operation 41 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_5_0_0_3 = sext i8 %tmp_6 to i16" [matrix_mult.cpp:16]   --->   Operation 42 'sext' 'tmp_5_0_0_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load, i32 24, i32 31)" [matrix_mult.cpp:16]   --->   Operation 43 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_6_0_0_3 = sext i8 %tmp_7 to i16" [matrix_mult.cpp:16]   --->   Operation 44 'sext' 'tmp_6_0_0_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [3/3] (1.05ns)   --->   "%tmp_7_0_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_0_0_3" [matrix_mult.cpp:16]   --->   Operation 45 'mul' 'tmp_7_0_0_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load, i32 32, i32 39)" [matrix_mult.cpp:16]   --->   Operation 46 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load, i32 32, i32 39)" [matrix_mult.cpp:16]   --->   Operation 47 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/2] (2.32ns)   --->   "%b_load_1 = load i40* %b_addr_1, align 8" [matrix_mult.cpp:16]   --->   Operation 48 'load' 'b_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i40 %b_load_1 to i8" [matrix_mult.cpp:16]   --->   Operation 49 'trunc' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_1, i32 8, i32 15)" [matrix_mult.cpp:16]   --->   Operation 50 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_1, i32 16, i32 23)" [matrix_mult.cpp:16]   --->   Operation 51 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_1, i32 24, i32 31)" [matrix_mult.cpp:16]   --->   Operation 52 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_6_0_1_3 = sext i8 %tmp_12 to i16" [matrix_mult.cpp:16]   --->   Operation 53 'sext' 'tmp_6_0_1_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [3/3] (1.05ns)   --->   "%tmp_7_0_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_0_0_3" [matrix_mult.cpp:16]   --->   Operation 54 'mul' 'tmp_7_0_1_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_1, i32 32, i32 39)" [matrix_mult.cpp:16]   --->   Operation 55 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr [5 x i40]* %b, i64 0, i64 2" [matrix_mult.cpp:16]   --->   Operation 56 'getelementptr' 'b_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (2.32ns)   --->   "%b_load_2 = load i40* %b_addr_2, align 8" [matrix_mult.cpp:16]   --->   Operation 57 'load' 'b_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%b_addr_3 = getelementptr [5 x i40]* %b, i64 0, i64 3" [matrix_mult.cpp:16]   --->   Operation 58 'getelementptr' 'b_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (2.32ns)   --->   "%b_load_3 = load i40* %b_addr_3, align 8" [matrix_mult.cpp:16]   --->   Operation 59 'load' 'b_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_2 : Operation 60 [1/2] (2.32ns)   --->   "%a_load_1 = load i40* %a_addr_1, align 8" [matrix_mult.cpp:16]   --->   Operation 60 'load' 'a_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_44 = trunc i40 %a_load_1 to i8" [matrix_mult.cpp:16]   --->   Operation 61 'trunc' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_1, i32 8, i32 15)" [matrix_mult.cpp:16]   --->   Operation 62 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_1, i32 16, i32 23)" [matrix_mult.cpp:16]   --->   Operation 63 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_1, i32 24, i32 31)" [matrix_mult.cpp:16]   --->   Operation 64 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_5_1_0_3 = sext i8 %tmp_32 to i16" [matrix_mult.cpp:16]   --->   Operation 65 'sext' 'tmp_5_1_0_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [3/3] (1.05ns)   --->   "%tmp_7_1_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_1_0_3" [matrix_mult.cpp:16]   --->   Operation 66 'mul' 'tmp_7_1_0_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_33 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_1, i32 32, i32 39)" [matrix_mult.cpp:16]   --->   Operation 67 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [3/3] (1.05ns)   --->   "%tmp_7_1_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_1_0_3" [matrix_mult.cpp:16]   --->   Operation 68 'mul' 'tmp_7_1_1_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr [5 x i40]* %a, i64 0, i64 2" [matrix_mult.cpp:16]   --->   Operation 69 'getelementptr' 'a_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (2.32ns)   --->   "%a_load_2 = load i40* %a_addr_2, align 8" [matrix_mult.cpp:16]   --->   Operation 70 'load' 'a_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr [5 x i40]* %a, i64 0, i64 3" [matrix_mult.cpp:16]   --->   Operation 71 'getelementptr' 'a_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (2.32ns)   --->   "%a_load_3 = load i40* %a_addr_3, align 8" [matrix_mult.cpp:16]   --->   Operation 72 'load' 'a_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>

State 3 <SV = 2> <Delay = 4.17>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_5_0_0_2 = sext i8 %tmp_4 to i16" [matrix_mult.cpp:16]   --->   Operation 73 'sext' 'tmp_5_0_0_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_6_0_0_2 = sext i8 %tmp_5 to i16" [matrix_mult.cpp:16]   --->   Operation 74 'sext' 'tmp_6_0_0_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [3/3] (1.05ns)   --->   "%tmp_7_0_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_0_0_2" [matrix_mult.cpp:16]   --->   Operation 75 'mul' 'tmp_7_0_0_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 76 [2/3] (1.05ns)   --->   "%tmp_7_0_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_0_0_3" [matrix_mult.cpp:16]   --->   Operation 76 'mul' 'tmp_7_0_0_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_5_0_0_4 = sext i8 %tmp_8 to i16" [matrix_mult.cpp:16]   --->   Operation 77 'sext' 'tmp_5_0_0_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_6_0_0_4 = sext i8 %tmp_9 to i16" [matrix_mult.cpp:16]   --->   Operation 78 'sext' 'tmp_6_0_0_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (4.17ns)   --->   "%tmp_7_0_0_4 = mul i16 %tmp_6_0_0_4, %tmp_5_0_0_4" [matrix_mult.cpp:16]   --->   Operation 79 'mul' 'tmp_7_0_0_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_6_0_1_2 = sext i8 %tmp_11 to i16" [matrix_mult.cpp:16]   --->   Operation 80 'sext' 'tmp_6_0_1_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [3/3] (1.05ns)   --->   "%tmp_7_0_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_0_0_2" [matrix_mult.cpp:16]   --->   Operation 81 'mul' 'tmp_7_0_1_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [2/3] (1.05ns)   --->   "%tmp_7_0_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_0_0_3" [matrix_mult.cpp:16]   --->   Operation 82 'mul' 'tmp_7_0_1_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_6_0_1_4 = sext i8 %tmp_13 to i16" [matrix_mult.cpp:16]   --->   Operation 83 'sext' 'tmp_6_0_1_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (4.17ns)   --->   "%tmp_7_0_1_4 = mul i16 %tmp_6_0_1_4, %tmp_5_0_0_4" [matrix_mult.cpp:16]   --->   Operation 84 'mul' 'tmp_7_0_1_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/2] (2.32ns)   --->   "%b_load_2 = load i40* %b_addr_2, align 8" [matrix_mult.cpp:16]   --->   Operation 85 'load' 'b_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_29 = trunc i40 %b_load_2 to i8" [matrix_mult.cpp:16]   --->   Operation 86 'trunc' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_2, i32 8, i32 15)" [matrix_mult.cpp:16]   --->   Operation 87 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_2, i32 16, i32 23)" [matrix_mult.cpp:16]   --->   Operation 88 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_2, i32 24, i32 31)" [matrix_mult.cpp:16]   --->   Operation 89 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_6_0_2_3 = sext i8 %tmp_17 to i16" [matrix_mult.cpp:16]   --->   Operation 90 'sext' 'tmp_6_0_2_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [3/3] (1.05ns)   --->   "%tmp_7_0_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_0_0_3" [matrix_mult.cpp:16]   --->   Operation 91 'mul' 'tmp_7_0_2_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_2, i32 32, i32 39)" [matrix_mult.cpp:16]   --->   Operation 92 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/2] (2.32ns)   --->   "%b_load_3 = load i40* %b_addr_3, align 8" [matrix_mult.cpp:16]   --->   Operation 93 'load' 'b_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_34 = trunc i40 %b_load_3 to i8" [matrix_mult.cpp:16]   --->   Operation 94 'trunc' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_3, i32 8, i32 15)" [matrix_mult.cpp:16]   --->   Operation 95 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_3, i32 16, i32 23)" [matrix_mult.cpp:16]   --->   Operation 96 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_3, i32 24, i32 31)" [matrix_mult.cpp:16]   --->   Operation 97 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_6_0_3_3 = sext i8 %tmp_22 to i16" [matrix_mult.cpp:16]   --->   Operation 98 'sext' 'tmp_6_0_3_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [3/3] (1.05ns)   --->   "%tmp_7_0_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_0_0_3" [matrix_mult.cpp:16]   --->   Operation 99 'mul' 'tmp_7_0_3_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_3, i32 32, i32 39)" [matrix_mult.cpp:16]   --->   Operation 100 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%b_addr_4 = getelementptr [5 x i40]* %b, i64 0, i64 4" [matrix_mult.cpp:16]   --->   Operation 101 'getelementptr' 'b_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [2/2] (2.32ns)   --->   "%b_load_4 = load i40* %b_addr_4, align 8" [matrix_mult.cpp:16]   --->   Operation 102 'load' 'b_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_3 : Operation 103 [2/3] (1.05ns)   --->   "%tmp_7_1_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_1_0_3" [matrix_mult.cpp:16]   --->   Operation 103 'mul' 'tmp_7_1_0_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_5_1_0_4 = sext i8 %tmp_33 to i16" [matrix_mult.cpp:16]   --->   Operation 104 'sext' 'tmp_5_1_0_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (4.17ns)   --->   "%tmp_7_1_0_4 = mul i16 %tmp_6_0_0_4, %tmp_5_1_0_4" [matrix_mult.cpp:16]   --->   Operation 105 'mul' 'tmp_7_1_0_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [2/3] (1.05ns)   --->   "%tmp_7_1_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_1_0_3" [matrix_mult.cpp:16]   --->   Operation 106 'mul' 'tmp_7_1_1_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 107 [1/1] (4.17ns)   --->   "%tmp_7_1_1_4 = mul i16 %tmp_6_0_1_4, %tmp_5_1_0_4" [matrix_mult.cpp:16]   --->   Operation 107 'mul' 'tmp_7_1_1_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [3/3] (1.05ns)   --->   "%tmp_7_1_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_1_0_3" [matrix_mult.cpp:16]   --->   Operation 108 'mul' 'tmp_7_1_2_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 109 [3/3] (1.05ns)   --->   "%tmp_7_1_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_1_0_3" [matrix_mult.cpp:16]   --->   Operation 109 'mul' 'tmp_7_1_3_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 110 [1/2] (2.32ns)   --->   "%a_load_2 = load i40* %a_addr_2, align 8" [matrix_mult.cpp:16]   --->   Operation 110 'load' 'a_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_49 = trunc i40 %a_load_2 to i8" [matrix_mult.cpp:16]   --->   Operation 111 'trunc' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_35 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_2, i32 8, i32 15)" [matrix_mult.cpp:16]   --->   Operation 112 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_2, i32 16, i32 23)" [matrix_mult.cpp:16]   --->   Operation 113 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_2, i32 24, i32 31)" [matrix_mult.cpp:16]   --->   Operation 114 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_38 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_2, i32 32, i32 39)" [matrix_mult.cpp:16]   --->   Operation 115 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/2] (2.32ns)   --->   "%a_load_3 = load i40* %a_addr_3, align 8" [matrix_mult.cpp:16]   --->   Operation 116 'load' 'a_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_50 = trunc i40 %a_load_3 to i8" [matrix_mult.cpp:16]   --->   Operation 117 'trunc' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_3, i32 8, i32 15)" [matrix_mult.cpp:16]   --->   Operation 118 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_3, i32 16, i32 23)" [matrix_mult.cpp:16]   --->   Operation 119 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_3, i32 24, i32 31)" [matrix_mult.cpp:16]   --->   Operation 120 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_43 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_3, i32 32, i32 39)" [matrix_mult.cpp:16]   --->   Operation 121 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%a_addr_4 = getelementptr [5 x i40]* %a, i64 0, i64 4" [matrix_mult.cpp:16]   --->   Operation 122 'getelementptr' 'a_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [2/2] (2.32ns)   --->   "%a_load_4 = load i40* %a_addr_4, align 8" [matrix_mult.cpp:16]   --->   Operation 123 'load' 'a_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>

State 4 <SV = 3> <Delay = 4.17>
ST_4 : Operation 124 [2/3] (1.05ns)   --->   "%tmp_7_0_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_0_0_2" [matrix_mult.cpp:16]   --->   Operation 124 'mul' 'tmp_7_0_0_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 125 [1/3] (0.00ns)   --->   "%tmp_7_0_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_0_0_3" [matrix_mult.cpp:16]   --->   Operation 125 'mul' 'tmp_7_0_0_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 126 [1/1] (3.02ns)   --->   "%tmp3 = add i16 %tmp_7_0_0_4, %tmp_7_0_0_3" [matrix_mult.cpp:16]   --->   Operation 126 'add' 'tmp3' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 127 [2/3] (1.05ns)   --->   "%tmp_7_0_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_0_0_2" [matrix_mult.cpp:16]   --->   Operation 127 'mul' 'tmp_7_0_1_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 128 [1/3] (0.00ns)   --->   "%tmp_7_0_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_0_0_3" [matrix_mult.cpp:16]   --->   Operation 128 'mul' 'tmp_7_0_1_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 129 [1/1] (3.02ns)   --->   "%tmp6 = add i16 %tmp_7_0_1_4, %tmp_7_0_1_3" [matrix_mult.cpp:16]   --->   Operation 129 'add' 'tmp6' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_6_0_2_2 = sext i8 %tmp_16 to i16" [matrix_mult.cpp:16]   --->   Operation 130 'sext' 'tmp_6_0_2_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [3/3] (1.05ns)   --->   "%tmp_7_0_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_0_0_2" [matrix_mult.cpp:16]   --->   Operation 131 'mul' 'tmp_7_0_2_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 132 [2/3] (1.05ns)   --->   "%tmp_7_0_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_0_0_3" [matrix_mult.cpp:16]   --->   Operation 132 'mul' 'tmp_7_0_2_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_6_0_2_4 = sext i8 %tmp_18 to i16" [matrix_mult.cpp:16]   --->   Operation 133 'sext' 'tmp_6_0_2_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (4.17ns)   --->   "%tmp_7_0_2_4 = mul i16 %tmp_6_0_2_4, %tmp_5_0_0_4" [matrix_mult.cpp:16]   --->   Operation 134 'mul' 'tmp_7_0_2_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_6_0_3_2 = sext i8 %tmp_21 to i16" [matrix_mult.cpp:16]   --->   Operation 135 'sext' 'tmp_6_0_3_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [3/3] (1.05ns)   --->   "%tmp_7_0_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_0_0_2" [matrix_mult.cpp:16]   --->   Operation 136 'mul' 'tmp_7_0_3_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 137 [2/3] (1.05ns)   --->   "%tmp_7_0_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_0_0_3" [matrix_mult.cpp:16]   --->   Operation 137 'mul' 'tmp_7_0_3_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_6_0_3_4 = sext i8 %tmp_23 to i16" [matrix_mult.cpp:16]   --->   Operation 138 'sext' 'tmp_6_0_3_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (4.17ns)   --->   "%tmp_7_0_3_4 = mul i16 %tmp_6_0_3_4, %tmp_5_0_0_4" [matrix_mult.cpp:16]   --->   Operation 139 'mul' 'tmp_7_0_3_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/2] (2.32ns)   --->   "%b_load_4 = load i40* %b_addr_4, align 8" [matrix_mult.cpp:16]   --->   Operation 140 'load' 'b_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_39 = trunc i40 %b_load_4 to i8" [matrix_mult.cpp:16]   --->   Operation 141 'trunc' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_4, i32 8, i32 15)" [matrix_mult.cpp:16]   --->   Operation 142 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_4, i32 16, i32 23)" [matrix_mult.cpp:16]   --->   Operation 143 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_4, i32 24, i32 31)" [matrix_mult.cpp:16]   --->   Operation 144 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_6_0_4_3 = sext i8 %tmp_27 to i16" [matrix_mult.cpp:16]   --->   Operation 145 'sext' 'tmp_6_0_4_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [3/3] (1.05ns)   --->   "%tmp_7_0_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_0_0_3" [matrix_mult.cpp:16]   --->   Operation 146 'mul' 'tmp_7_0_4_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_4, i32 32, i32 39)" [matrix_mult.cpp:16]   --->   Operation 147 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/3] (0.00ns)   --->   "%tmp_7_1_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_1_0_3" [matrix_mult.cpp:16]   --->   Operation 148 'mul' 'tmp_7_1_0_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 149 [1/1] (3.02ns)   --->   "%tmp18 = add i16 %tmp_7_1_0_4, %tmp_7_1_0_3" [matrix_mult.cpp:16]   --->   Operation 149 'add' 'tmp18' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 150 [1/3] (0.00ns)   --->   "%tmp_7_1_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_1_0_3" [matrix_mult.cpp:16]   --->   Operation 150 'mul' 'tmp_7_1_1_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 151 [1/1] (3.02ns)   --->   "%tmp21 = add i16 %tmp_7_1_1_4, %tmp_7_1_1_3" [matrix_mult.cpp:16]   --->   Operation 151 'add' 'tmp21' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 152 [2/3] (1.05ns)   --->   "%tmp_7_1_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_1_0_3" [matrix_mult.cpp:16]   --->   Operation 152 'mul' 'tmp_7_1_2_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 153 [1/1] (4.17ns)   --->   "%tmp_7_1_2_4 = mul i16 %tmp_6_0_2_4, %tmp_5_1_0_4" [matrix_mult.cpp:16]   --->   Operation 153 'mul' 'tmp_7_1_2_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [2/3] (1.05ns)   --->   "%tmp_7_1_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_1_0_3" [matrix_mult.cpp:16]   --->   Operation 154 'mul' 'tmp_7_1_3_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 155 [1/1] (4.17ns)   --->   "%tmp_7_1_3_4 = mul i16 %tmp_6_0_3_4, %tmp_5_1_0_4" [matrix_mult.cpp:16]   --->   Operation 155 'mul' 'tmp_7_1_3_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [3/3] (1.05ns)   --->   "%tmp_7_1_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_1_0_3" [matrix_mult.cpp:16]   --->   Operation 156 'mul' 'tmp_7_1_4_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_5_2_0_3 = sext i8 %tmp_37 to i16" [matrix_mult.cpp:16]   --->   Operation 157 'sext' 'tmp_5_2_0_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [3/3] (1.05ns)   --->   "%tmp_7_2_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_2_0_3" [matrix_mult.cpp:16]   --->   Operation 158 'mul' 'tmp_7_2_0_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 159 [3/3] (1.05ns)   --->   "%tmp_7_2_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_2_0_3" [matrix_mult.cpp:16]   --->   Operation 159 'mul' 'tmp_7_2_1_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 160 [1/2] (2.32ns)   --->   "%a_load_4 = load i40* %a_addr_4, align 8" [matrix_mult.cpp:16]   --->   Operation 160 'load' 'a_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i40 %a_load_4 to i8" [matrix_mult.cpp:16]   --->   Operation 161 'trunc' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_4, i32 8, i32 15)" [matrix_mult.cpp:16]   --->   Operation 162 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_46 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_4, i32 16, i32 23)" [matrix_mult.cpp:16]   --->   Operation 163 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_4, i32 24, i32 31)" [matrix_mult.cpp:16]   --->   Operation 164 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_4, i32 32, i32 39)" [matrix_mult.cpp:16]   --->   Operation 165 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.17>
ST_5 : Operation 166 [1/3] (0.00ns)   --->   "%tmp_7_0_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_0_0_2" [matrix_mult.cpp:16]   --->   Operation 166 'mul' 'tmp_7_0_0_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 167 [1/1] (3.02ns)   --->   "%tmp2 = add i16 %tmp_7_0_0_2, %tmp3" [matrix_mult.cpp:16]   --->   Operation 167 'add' 'tmp2' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 168 [1/3] (0.00ns)   --->   "%tmp_7_0_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_0_0_2" [matrix_mult.cpp:16]   --->   Operation 168 'mul' 'tmp_7_0_1_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 169 [1/1] (3.02ns)   --->   "%tmp5 = add i16 %tmp_7_0_1_2, %tmp6" [matrix_mult.cpp:16]   --->   Operation 169 'add' 'tmp5' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 170 [2/3] (1.05ns)   --->   "%tmp_7_0_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_0_0_2" [matrix_mult.cpp:16]   --->   Operation 170 'mul' 'tmp_7_0_2_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 171 [1/3] (0.00ns)   --->   "%tmp_7_0_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_0_0_3" [matrix_mult.cpp:16]   --->   Operation 171 'mul' 'tmp_7_0_2_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 172 [1/1] (3.02ns)   --->   "%tmp9 = add i16 %tmp_7_0_2_4, %tmp_7_0_2_3" [matrix_mult.cpp:16]   --->   Operation 172 'add' 'tmp9' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 173 [2/3] (1.05ns)   --->   "%tmp_7_0_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_0_0_2" [matrix_mult.cpp:16]   --->   Operation 173 'mul' 'tmp_7_0_3_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 174 [1/3] (0.00ns)   --->   "%tmp_7_0_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_0_0_3" [matrix_mult.cpp:16]   --->   Operation 174 'mul' 'tmp_7_0_3_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 175 [1/1] (3.02ns)   --->   "%tmp12 = add i16 %tmp_7_0_3_4, %tmp_7_0_3_3" [matrix_mult.cpp:16]   --->   Operation 175 'add' 'tmp12' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_6_0_4_2 = sext i8 %tmp_26 to i16" [matrix_mult.cpp:16]   --->   Operation 176 'sext' 'tmp_6_0_4_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [3/3] (1.05ns)   --->   "%tmp_7_0_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_0_0_2" [matrix_mult.cpp:16]   --->   Operation 177 'mul' 'tmp_7_0_4_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 178 [2/3] (1.05ns)   --->   "%tmp_7_0_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_0_0_3" [matrix_mult.cpp:16]   --->   Operation 178 'mul' 'tmp_7_0_4_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_6_0_4_4 = sext i8 %tmp_28 to i16" [matrix_mult.cpp:16]   --->   Operation 179 'sext' 'tmp_6_0_4_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (4.17ns)   --->   "%tmp_7_0_4_4 = mul i16 %tmp_6_0_4_4, %tmp_5_0_0_4" [matrix_mult.cpp:16]   --->   Operation 180 'mul' 'tmp_7_0_4_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_5_1_0_2 = sext i8 %tmp_31 to i16" [matrix_mult.cpp:16]   --->   Operation 181 'sext' 'tmp_5_1_0_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [3/3] (1.05ns)   --->   "%tmp_7_1_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_1_0_2" [matrix_mult.cpp:16]   --->   Operation 182 'mul' 'tmp_7_1_0_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 183 [1/3] (0.00ns)   --->   "%tmp_7_1_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_1_0_3" [matrix_mult.cpp:16]   --->   Operation 183 'mul' 'tmp_7_1_2_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 184 [1/1] (3.02ns)   --->   "%tmp24 = add i16 %tmp_7_1_2_4, %tmp_7_1_2_3" [matrix_mult.cpp:16]   --->   Operation 184 'add' 'tmp24' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 185 [1/3] (0.00ns)   --->   "%tmp_7_1_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_1_0_3" [matrix_mult.cpp:16]   --->   Operation 185 'mul' 'tmp_7_1_3_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 186 [1/1] (3.02ns)   --->   "%tmp27 = add i16 %tmp_7_1_3_4, %tmp_7_1_3_3" [matrix_mult.cpp:16]   --->   Operation 186 'add' 'tmp27' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 187 [2/3] (1.05ns)   --->   "%tmp_7_1_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_1_0_3" [matrix_mult.cpp:16]   --->   Operation 187 'mul' 'tmp_7_1_4_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 188 [1/1] (4.17ns)   --->   "%tmp_7_1_4_4 = mul i16 %tmp_6_0_4_4, %tmp_5_1_0_4" [matrix_mult.cpp:16]   --->   Operation 188 'mul' 'tmp_7_1_4_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [2/3] (1.05ns)   --->   "%tmp_7_2_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_2_0_3" [matrix_mult.cpp:16]   --->   Operation 189 'mul' 'tmp_7_2_0_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_5_2_0_4 = sext i8 %tmp_38 to i16" [matrix_mult.cpp:16]   --->   Operation 190 'sext' 'tmp_5_2_0_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (4.17ns)   --->   "%tmp_7_2_0_4 = mul i16 %tmp_6_0_0_4, %tmp_5_2_0_4" [matrix_mult.cpp:16]   --->   Operation 191 'mul' 'tmp_7_2_0_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [2/3] (1.05ns)   --->   "%tmp_7_2_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_2_0_3" [matrix_mult.cpp:16]   --->   Operation 192 'mul' 'tmp_7_2_1_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 193 [1/1] (4.17ns)   --->   "%tmp_7_2_1_4 = mul i16 %tmp_6_0_1_4, %tmp_5_2_0_4" [matrix_mult.cpp:16]   --->   Operation 193 'mul' 'tmp_7_2_1_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 194 [3/3] (1.05ns)   --->   "%tmp_7_2_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_2_0_3" [matrix_mult.cpp:16]   --->   Operation 194 'mul' 'tmp_7_2_2_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 195 [3/3] (1.05ns)   --->   "%tmp_7_2_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_2_0_3" [matrix_mult.cpp:16]   --->   Operation 195 'mul' 'tmp_7_2_3_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 196 [3/3] (1.05ns)   --->   "%tmp_7_2_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_2_0_3" [matrix_mult.cpp:16]   --->   Operation 196 'mul' 'tmp_7_2_4_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_5_3_0_3 = sext i8 %tmp_42 to i16" [matrix_mult.cpp:16]   --->   Operation 197 'sext' 'tmp_5_3_0_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 198 [3/3] (1.05ns)   --->   "%tmp_7_3_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_3_0_3" [matrix_mult.cpp:16]   --->   Operation 198 'mul' 'tmp_7_3_0_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.17>
ST_6 : Operation 199 [1/3] (0.00ns)   --->   "%tmp_7_0_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_0_0_2" [matrix_mult.cpp:16]   --->   Operation 199 'mul' 'tmp_7_0_2_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 200 [1/1] (3.02ns)   --->   "%tmp8 = add i16 %tmp_7_0_2_2, %tmp9" [matrix_mult.cpp:16]   --->   Operation 200 'add' 'tmp8' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 201 [1/3] (0.00ns)   --->   "%tmp_7_0_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_0_0_2" [matrix_mult.cpp:16]   --->   Operation 201 'mul' 'tmp_7_0_3_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 202 [1/1] (3.02ns)   --->   "%tmp11 = add i16 %tmp_7_0_3_2, %tmp12" [matrix_mult.cpp:16]   --->   Operation 202 'add' 'tmp11' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 203 [2/3] (1.05ns)   --->   "%tmp_7_0_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_0_0_2" [matrix_mult.cpp:16]   --->   Operation 203 'mul' 'tmp_7_0_4_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 204 [1/3] (0.00ns)   --->   "%tmp_7_0_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_0_0_3" [matrix_mult.cpp:16]   --->   Operation 204 'mul' 'tmp_7_0_4_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 205 [1/1] (3.02ns)   --->   "%tmp15 = add i16 %tmp_7_0_4_4, %tmp_7_0_4_3" [matrix_mult.cpp:16]   --->   Operation 205 'add' 'tmp15' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 206 [2/3] (1.05ns)   --->   "%tmp_7_1_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_1_0_2" [matrix_mult.cpp:16]   --->   Operation 206 'mul' 'tmp_7_1_0_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 207 [3/3] (1.05ns)   --->   "%tmp_7_1_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_1_0_2" [matrix_mult.cpp:16]   --->   Operation 207 'mul' 'tmp_7_1_1_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 208 [3/3] (1.05ns)   --->   "%tmp_7_1_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_1_0_2" [matrix_mult.cpp:16]   --->   Operation 208 'mul' 'tmp_7_1_2_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 209 [1/3] (0.00ns)   --->   "%tmp_7_1_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_1_0_3" [matrix_mult.cpp:16]   --->   Operation 209 'mul' 'tmp_7_1_4_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 210 [1/1] (3.02ns)   --->   "%tmp30 = add i16 %tmp_7_1_4_4, %tmp_7_1_4_3" [matrix_mult.cpp:16]   --->   Operation 210 'add' 'tmp30' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 211 [1/3] (0.00ns)   --->   "%tmp_7_2_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_2_0_3" [matrix_mult.cpp:16]   --->   Operation 211 'mul' 'tmp_7_2_0_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 212 [1/1] (3.02ns)   --->   "%tmp33 = add i16 %tmp_7_2_0_4, %tmp_7_2_0_3" [matrix_mult.cpp:16]   --->   Operation 212 'add' 'tmp33' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 213 [1/3] (0.00ns)   --->   "%tmp_7_2_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_2_0_3" [matrix_mult.cpp:16]   --->   Operation 213 'mul' 'tmp_7_2_1_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 214 [1/1] (3.02ns)   --->   "%tmp36 = add i16 %tmp_7_2_1_4, %tmp_7_2_1_3" [matrix_mult.cpp:16]   --->   Operation 214 'add' 'tmp36' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 215 [2/3] (1.05ns)   --->   "%tmp_7_2_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_2_0_3" [matrix_mult.cpp:16]   --->   Operation 215 'mul' 'tmp_7_2_2_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 216 [1/1] (4.17ns)   --->   "%tmp_7_2_2_4 = mul i16 %tmp_6_0_2_4, %tmp_5_2_0_4" [matrix_mult.cpp:16]   --->   Operation 216 'mul' 'tmp_7_2_2_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [2/3] (1.05ns)   --->   "%tmp_7_2_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_2_0_3" [matrix_mult.cpp:16]   --->   Operation 217 'mul' 'tmp_7_2_3_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 218 [1/1] (4.17ns)   --->   "%tmp_7_2_3_4 = mul i16 %tmp_6_0_3_4, %tmp_5_2_0_4" [matrix_mult.cpp:16]   --->   Operation 218 'mul' 'tmp_7_2_3_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 219 [2/3] (1.05ns)   --->   "%tmp_7_2_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_2_0_3" [matrix_mult.cpp:16]   --->   Operation 219 'mul' 'tmp_7_2_4_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 220 [1/1] (4.17ns)   --->   "%tmp_7_2_4_4 = mul i16 %tmp_6_0_4_4, %tmp_5_2_0_4" [matrix_mult.cpp:16]   --->   Operation 220 'mul' 'tmp_7_2_4_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 221 [2/3] (1.05ns)   --->   "%tmp_7_3_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_3_0_3" [matrix_mult.cpp:16]   --->   Operation 221 'mul' 'tmp_7_3_0_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_5_3_0_4 = sext i8 %tmp_43 to i16" [matrix_mult.cpp:16]   --->   Operation 222 'sext' 'tmp_5_3_0_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (4.17ns)   --->   "%tmp_7_3_0_4 = mul i16 %tmp_6_0_0_4, %tmp_5_3_0_4" [matrix_mult.cpp:16]   --->   Operation 223 'mul' 'tmp_7_3_0_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 224 [3/3] (1.05ns)   --->   "%tmp_7_3_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_3_0_3" [matrix_mult.cpp:16]   --->   Operation 224 'mul' 'tmp_7_3_1_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 225 [3/3] (1.05ns)   --->   "%tmp_7_3_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_3_0_3" [matrix_mult.cpp:16]   --->   Operation 225 'mul' 'tmp_7_3_2_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 226 [3/3] (1.05ns)   --->   "%tmp_7_3_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_3_0_3" [matrix_mult.cpp:16]   --->   Operation 226 'mul' 'tmp_7_3_3_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 227 [3/3] (1.05ns)   --->   "%tmp_7_3_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_3_0_3" [matrix_mult.cpp:16]   --->   Operation 227 'mul' 'tmp_7_3_4_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.17>
ST_7 : Operation 228 [1/3] (0.00ns)   --->   "%tmp_7_0_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_0_0_2" [matrix_mult.cpp:16]   --->   Operation 228 'mul' 'tmp_7_0_4_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 229 [1/1] (3.02ns)   --->   "%tmp14 = add i16 %tmp_7_0_4_2, %tmp15" [matrix_mult.cpp:16]   --->   Operation 229 'add' 'tmp14' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 230 [1/3] (0.00ns)   --->   "%tmp_7_1_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_1_0_2" [matrix_mult.cpp:16]   --->   Operation 230 'mul' 'tmp_7_1_0_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 231 [1/1] (3.02ns)   --->   "%tmp17 = add i16 %tmp_7_1_0_2, %tmp18" [matrix_mult.cpp:16]   --->   Operation 231 'add' 'tmp17' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 232 [2/3] (1.05ns)   --->   "%tmp_7_1_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_1_0_2" [matrix_mult.cpp:16]   --->   Operation 232 'mul' 'tmp_7_1_1_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 233 [2/3] (1.05ns)   --->   "%tmp_7_1_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_1_0_2" [matrix_mult.cpp:16]   --->   Operation 233 'mul' 'tmp_7_1_2_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 234 [3/3] (1.05ns)   --->   "%tmp_7_1_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_1_0_2" [matrix_mult.cpp:16]   --->   Operation 234 'mul' 'tmp_7_1_3_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 235 [3/3] (1.05ns)   --->   "%tmp_7_1_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_1_0_2" [matrix_mult.cpp:16]   --->   Operation 235 'mul' 'tmp_7_1_4_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 236 [1/3] (0.00ns)   --->   "%tmp_7_2_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_2_0_3" [matrix_mult.cpp:16]   --->   Operation 236 'mul' 'tmp_7_2_2_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 237 [1/1] (3.02ns)   --->   "%tmp39 = add i16 %tmp_7_2_2_4, %tmp_7_2_2_3" [matrix_mult.cpp:16]   --->   Operation 237 'add' 'tmp39' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 238 [1/3] (0.00ns)   --->   "%tmp_7_2_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_2_0_3" [matrix_mult.cpp:16]   --->   Operation 238 'mul' 'tmp_7_2_3_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 239 [1/1] (3.02ns)   --->   "%tmp42 = add i16 %tmp_7_2_3_4, %tmp_7_2_3_3" [matrix_mult.cpp:16]   --->   Operation 239 'add' 'tmp42' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 240 [1/3] (0.00ns)   --->   "%tmp_7_2_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_2_0_3" [matrix_mult.cpp:16]   --->   Operation 240 'mul' 'tmp_7_2_4_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 241 [1/1] (3.02ns)   --->   "%tmp45 = add i16 %tmp_7_2_4_4, %tmp_7_2_4_3" [matrix_mult.cpp:16]   --->   Operation 241 'add' 'tmp45' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 242 [1/3] (0.00ns)   --->   "%tmp_7_3_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_3_0_3" [matrix_mult.cpp:16]   --->   Operation 242 'mul' 'tmp_7_3_0_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 243 [1/1] (3.02ns)   --->   "%tmp48 = add i16 %tmp_7_3_0_4, %tmp_7_3_0_3" [matrix_mult.cpp:16]   --->   Operation 243 'add' 'tmp48' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 244 [2/3] (1.05ns)   --->   "%tmp_7_3_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_3_0_3" [matrix_mult.cpp:16]   --->   Operation 244 'mul' 'tmp_7_3_1_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 245 [1/1] (4.17ns)   --->   "%tmp_7_3_1_4 = mul i16 %tmp_6_0_1_4, %tmp_5_3_0_4" [matrix_mult.cpp:16]   --->   Operation 245 'mul' 'tmp_7_3_1_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 246 [2/3] (1.05ns)   --->   "%tmp_7_3_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_3_0_3" [matrix_mult.cpp:16]   --->   Operation 246 'mul' 'tmp_7_3_2_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 247 [1/1] (4.17ns)   --->   "%tmp_7_3_2_4 = mul i16 %tmp_6_0_2_4, %tmp_5_3_0_4" [matrix_mult.cpp:16]   --->   Operation 247 'mul' 'tmp_7_3_2_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 248 [2/3] (1.05ns)   --->   "%tmp_7_3_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_3_0_3" [matrix_mult.cpp:16]   --->   Operation 248 'mul' 'tmp_7_3_3_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 249 [1/1] (4.17ns)   --->   "%tmp_7_3_3_4 = mul i16 %tmp_6_0_3_4, %tmp_5_3_0_4" [matrix_mult.cpp:16]   --->   Operation 249 'mul' 'tmp_7_3_3_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 250 [2/3] (1.05ns)   --->   "%tmp_7_3_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_3_0_3" [matrix_mult.cpp:16]   --->   Operation 250 'mul' 'tmp_7_3_4_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 251 [1/1] (4.17ns)   --->   "%tmp_7_3_4_4 = mul i16 %tmp_6_0_4_4, %tmp_5_3_0_4" [matrix_mult.cpp:16]   --->   Operation 251 'mul' 'tmp_7_3_4_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_5_4_0_3 = sext i8 %tmp_47 to i16" [matrix_mult.cpp:16]   --->   Operation 252 'sext' 'tmp_5_4_0_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 253 [3/3] (1.05ns)   --->   "%tmp_7_4_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_4_0_3" [matrix_mult.cpp:16]   --->   Operation 253 'mul' 'tmp_7_4_0_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 254 [3/3] (1.05ns)   --->   "%tmp_7_4_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_4_0_3" [matrix_mult.cpp:16]   --->   Operation 254 'mul' 'tmp_7_4_1_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 255 [3/3] (1.05ns)   --->   "%tmp_7_4_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_4_0_3" [matrix_mult.cpp:16]   --->   Operation 255 'mul' 'tmp_7_4_2_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 256 [3/3] (1.05ns)   --->   "%tmp_7_4_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_4_0_3" [matrix_mult.cpp:16]   --->   Operation 256 'mul' 'tmp_7_4_3_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 4.17>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_5_0_0_1 = sext i8 %tmp_2 to i16" [matrix_mult.cpp:16]   --->   Operation 257 'sext' 'tmp_5_0_0_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_6_0_0_1 = sext i8 %tmp_3 to i16" [matrix_mult.cpp:16]   --->   Operation 258 'sext' 'tmp_6_0_0_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 259 [3/3] (1.05ns)   --->   "%tmp_7_0_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_0_0_1" [matrix_mult.cpp:16]   --->   Operation 259 'mul' 'tmp_7_0_0_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_6_0_1_1 = sext i8 %tmp_10 to i16" [matrix_mult.cpp:16]   --->   Operation 260 'sext' 'tmp_6_0_1_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 261 [3/3] (1.05ns)   --->   "%tmp_7_0_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_0_0_1" [matrix_mult.cpp:16]   --->   Operation 261 'mul' 'tmp_7_0_1_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_6_0_2_1 = sext i8 %tmp_15 to i16" [matrix_mult.cpp:16]   --->   Operation 262 'sext' 'tmp_6_0_2_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 263 [3/3] (1.05ns)   --->   "%tmp_7_0_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_0_0_1" [matrix_mult.cpp:16]   --->   Operation 263 'mul' 'tmp_7_0_2_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 264 [1/3] (0.00ns)   --->   "%tmp_7_1_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_1_0_2" [matrix_mult.cpp:16]   --->   Operation 264 'mul' 'tmp_7_1_1_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 265 [1/1] (3.02ns)   --->   "%tmp20 = add i16 %tmp_7_1_1_2, %tmp21" [matrix_mult.cpp:16]   --->   Operation 265 'add' 'tmp20' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 266 [1/3] (0.00ns)   --->   "%tmp_7_1_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_1_0_2" [matrix_mult.cpp:16]   --->   Operation 266 'mul' 'tmp_7_1_2_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 267 [1/1] (3.02ns)   --->   "%tmp23 = add i16 %tmp_7_1_2_2, %tmp24" [matrix_mult.cpp:16]   --->   Operation 267 'add' 'tmp23' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 268 [2/3] (1.05ns)   --->   "%tmp_7_1_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_1_0_2" [matrix_mult.cpp:16]   --->   Operation 268 'mul' 'tmp_7_1_3_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 269 [2/3] (1.05ns)   --->   "%tmp_7_1_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_1_0_2" [matrix_mult.cpp:16]   --->   Operation 269 'mul' 'tmp_7_1_4_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_5_2_0_2 = sext i8 %tmp_36 to i16" [matrix_mult.cpp:16]   --->   Operation 270 'sext' 'tmp_5_2_0_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 271 [3/3] (1.05ns)   --->   "%tmp_7_2_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_2_0_2" [matrix_mult.cpp:16]   --->   Operation 271 'mul' 'tmp_7_2_0_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 272 [3/3] (1.05ns)   --->   "%tmp_7_2_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_2_0_2" [matrix_mult.cpp:16]   --->   Operation 272 'mul' 'tmp_7_2_1_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 273 [1/3] (0.00ns)   --->   "%tmp_7_3_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_3_0_3" [matrix_mult.cpp:16]   --->   Operation 273 'mul' 'tmp_7_3_1_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 274 [1/1] (3.02ns)   --->   "%tmp51 = add i16 %tmp_7_3_1_4, %tmp_7_3_1_3" [matrix_mult.cpp:16]   --->   Operation 274 'add' 'tmp51' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 275 [1/3] (0.00ns)   --->   "%tmp_7_3_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_3_0_3" [matrix_mult.cpp:16]   --->   Operation 275 'mul' 'tmp_7_3_2_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 276 [1/1] (3.02ns)   --->   "%tmp54 = add i16 %tmp_7_3_2_4, %tmp_7_3_2_3" [matrix_mult.cpp:16]   --->   Operation 276 'add' 'tmp54' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 277 [1/3] (0.00ns)   --->   "%tmp_7_3_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_3_0_3" [matrix_mult.cpp:16]   --->   Operation 277 'mul' 'tmp_7_3_3_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 278 [1/1] (3.02ns)   --->   "%tmp57 = add i16 %tmp_7_3_3_4, %tmp_7_3_3_3" [matrix_mult.cpp:16]   --->   Operation 278 'add' 'tmp57' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 279 [1/3] (0.00ns)   --->   "%tmp_7_3_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_3_0_3" [matrix_mult.cpp:16]   --->   Operation 279 'mul' 'tmp_7_3_4_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 280 [1/1] (3.02ns)   --->   "%tmp60 = add i16 %tmp_7_3_4_4, %tmp_7_3_4_3" [matrix_mult.cpp:16]   --->   Operation 280 'add' 'tmp60' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 281 [2/3] (1.05ns)   --->   "%tmp_7_4_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_4_0_3" [matrix_mult.cpp:16]   --->   Operation 281 'mul' 'tmp_7_4_0_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_5_4_0_4 = sext i8 %tmp_48 to i16" [matrix_mult.cpp:16]   --->   Operation 282 'sext' 'tmp_5_4_0_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 283 [1/1] (4.17ns)   --->   "%tmp_7_4_0_4 = mul i16 %tmp_6_0_0_4, %tmp_5_4_0_4" [matrix_mult.cpp:16]   --->   Operation 283 'mul' 'tmp_7_4_0_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 284 [2/3] (1.05ns)   --->   "%tmp_7_4_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_4_0_3" [matrix_mult.cpp:16]   --->   Operation 284 'mul' 'tmp_7_4_1_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 285 [1/1] (4.17ns)   --->   "%tmp_7_4_1_4 = mul i16 %tmp_6_0_1_4, %tmp_5_4_0_4" [matrix_mult.cpp:16]   --->   Operation 285 'mul' 'tmp_7_4_1_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 286 [2/3] (1.05ns)   --->   "%tmp_7_4_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_4_0_3" [matrix_mult.cpp:16]   --->   Operation 286 'mul' 'tmp_7_4_2_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 287 [1/1] (4.17ns)   --->   "%tmp_7_4_2_4 = mul i16 %tmp_6_0_2_4, %tmp_5_4_0_4" [matrix_mult.cpp:16]   --->   Operation 287 'mul' 'tmp_7_4_2_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 288 [2/3] (1.05ns)   --->   "%tmp_7_4_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_4_0_3" [matrix_mult.cpp:16]   --->   Operation 288 'mul' 'tmp_7_4_3_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 289 [1/1] (4.17ns)   --->   "%tmp_7_4_3_4 = mul i16 %tmp_6_0_3_4, %tmp_5_4_0_4" [matrix_mult.cpp:16]   --->   Operation 289 'mul' 'tmp_7_4_3_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 290 [3/3] (1.05ns)   --->   "%tmp_7_4_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_4_0_3" [matrix_mult.cpp:16]   --->   Operation 290 'mul' 'tmp_7_4_4_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 4.17>
ST_9 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_s = sext i8 %tmp to i16" [matrix_mult.cpp:16]   --->   Operation 291 'sext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_14 = sext i8 %tmp_1 to i16" [matrix_mult.cpp:16]   --->   Operation 292 'sext' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 293 [1/1] (4.17ns)   --->   "%tmp_19 = mul i16 %tmp_14, %tmp_s" [matrix_mult.cpp:16]   --->   Operation 293 'mul' 'tmp_19' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 294 [2/3] (1.05ns)   --->   "%tmp_7_0_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_0_0_1" [matrix_mult.cpp:16]   --->   Operation 294 'mul' 'tmp_7_0_0_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_6_0_1 = sext i8 %tmp_24 to i16" [matrix_mult.cpp:16]   --->   Operation 295 'sext' 'tmp_6_0_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 296 [1/1] (4.17ns)   --->   "%tmp_7_0_1 = mul i16 %tmp_6_0_1, %tmp_s" [matrix_mult.cpp:16]   --->   Operation 296 'mul' 'tmp_7_0_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 297 [2/3] (1.05ns)   --->   "%tmp_7_0_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_0_0_1" [matrix_mult.cpp:16]   --->   Operation 297 'mul' 'tmp_7_0_1_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_6_0_2 = sext i8 %tmp_29 to i16" [matrix_mult.cpp:16]   --->   Operation 298 'sext' 'tmp_6_0_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 299 [1/1] (4.17ns)   --->   "%tmp_7_0_2 = mul i16 %tmp_6_0_2, %tmp_s" [matrix_mult.cpp:16]   --->   Operation 299 'mul' 'tmp_7_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 300 [2/3] (1.05ns)   --->   "%tmp_7_0_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_0_0_1" [matrix_mult.cpp:16]   --->   Operation 300 'mul' 'tmp_7_0_2_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_6_0_3_1 = sext i8 %tmp_20 to i16" [matrix_mult.cpp:16]   --->   Operation 301 'sext' 'tmp_6_0_3_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 302 [3/3] (1.05ns)   --->   "%tmp_7_0_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_0_0_1" [matrix_mult.cpp:16]   --->   Operation 302 'mul' 'tmp_7_0_3_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_6_0_4_1 = sext i8 %tmp_25 to i16" [matrix_mult.cpp:16]   --->   Operation 303 'sext' 'tmp_6_0_4_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 304 [3/3] (1.05ns)   --->   "%tmp_7_0_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_0_0_1" [matrix_mult.cpp:16]   --->   Operation 304 'mul' 'tmp_7_0_4_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_5_1_0_1 = sext i8 %tmp_30 to i16" [matrix_mult.cpp:16]   --->   Operation 305 'sext' 'tmp_5_1_0_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 306 [3/3] (1.05ns)   --->   "%tmp_7_1_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_1_0_1" [matrix_mult.cpp:16]   --->   Operation 306 'mul' 'tmp_7_1_0_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 307 [3/3] (1.05ns)   --->   "%tmp_7_1_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_1_0_1" [matrix_mult.cpp:16]   --->   Operation 307 'mul' 'tmp_7_1_1_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 308 [1/3] (0.00ns)   --->   "%tmp_7_1_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_1_0_2" [matrix_mult.cpp:16]   --->   Operation 308 'mul' 'tmp_7_1_3_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 309 [1/1] (3.02ns)   --->   "%tmp26 = add i16 %tmp_7_1_3_2, %tmp27" [matrix_mult.cpp:16]   --->   Operation 309 'add' 'tmp26' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 310 [1/3] (0.00ns)   --->   "%tmp_7_1_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_1_0_2" [matrix_mult.cpp:16]   --->   Operation 310 'mul' 'tmp_7_1_4_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 311 [1/1] (3.02ns)   --->   "%tmp29 = add i16 %tmp_7_1_4_2, %tmp30" [matrix_mult.cpp:16]   --->   Operation 311 'add' 'tmp29' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 312 [2/3] (1.05ns)   --->   "%tmp_7_2_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_2_0_2" [matrix_mult.cpp:16]   --->   Operation 312 'mul' 'tmp_7_2_0_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 313 [2/3] (1.05ns)   --->   "%tmp_7_2_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_2_0_2" [matrix_mult.cpp:16]   --->   Operation 313 'mul' 'tmp_7_2_1_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 314 [3/3] (1.05ns)   --->   "%tmp_7_2_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_2_0_2" [matrix_mult.cpp:16]   --->   Operation 314 'mul' 'tmp_7_2_2_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 315 [3/3] (1.05ns)   --->   "%tmp_7_2_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_2_0_2" [matrix_mult.cpp:16]   --->   Operation 315 'mul' 'tmp_7_2_3_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 316 [1/3] (0.00ns)   --->   "%tmp_7_4_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_4_0_3" [matrix_mult.cpp:16]   --->   Operation 316 'mul' 'tmp_7_4_0_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 317 [1/1] (3.02ns)   --->   "%tmp63 = add i16 %tmp_7_4_0_4, %tmp_7_4_0_3" [matrix_mult.cpp:16]   --->   Operation 317 'add' 'tmp63' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 318 [1/3] (0.00ns)   --->   "%tmp_7_4_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_4_0_3" [matrix_mult.cpp:16]   --->   Operation 318 'mul' 'tmp_7_4_1_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 319 [1/1] (3.02ns)   --->   "%tmp66 = add i16 %tmp_7_4_1_4, %tmp_7_4_1_3" [matrix_mult.cpp:16]   --->   Operation 319 'add' 'tmp66' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 320 [1/3] (0.00ns)   --->   "%tmp_7_4_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_4_0_3" [matrix_mult.cpp:16]   --->   Operation 320 'mul' 'tmp_7_4_2_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 321 [1/1] (3.02ns)   --->   "%tmp69 = add i16 %tmp_7_4_2_4, %tmp_7_4_2_3" [matrix_mult.cpp:16]   --->   Operation 321 'add' 'tmp69' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 322 [1/3] (0.00ns)   --->   "%tmp_7_4_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_4_0_3" [matrix_mult.cpp:16]   --->   Operation 322 'mul' 'tmp_7_4_3_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 323 [1/1] (3.02ns)   --->   "%tmp72 = add i16 %tmp_7_4_3_4, %tmp_7_4_3_3" [matrix_mult.cpp:16]   --->   Operation 323 'add' 'tmp72' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 324 [2/3] (1.05ns)   --->   "%tmp_7_4_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_4_0_3" [matrix_mult.cpp:16]   --->   Operation 324 'mul' 'tmp_7_4_4_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 325 [1/1] (4.17ns)   --->   "%tmp_7_4_4_4 = mul i16 %tmp_6_0_4_4, %tmp_5_4_0_4" [matrix_mult.cpp:16]   --->   Operation 325 'mul' 'tmp_7_4_4_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.17>
ST_10 : Operation 326 [1/3] (0.00ns)   --->   "%tmp_7_0_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_0_0_1" [matrix_mult.cpp:16]   --->   Operation 326 'mul' 'tmp_7_0_0_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 327 [1/1] (3.02ns)   --->   "%tmp1 = add i16 %tmp_19, %tmp_7_0_0_1" [matrix_mult.cpp:16]   --->   Operation 327 'add' 'tmp1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 328 [1/3] (0.00ns)   --->   "%tmp_7_0_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_0_0_1" [matrix_mult.cpp:16]   --->   Operation 328 'mul' 'tmp_7_0_1_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 329 [1/1] (3.02ns)   --->   "%tmp4 = add i16 %tmp_7_0_1, %tmp_7_0_1_1" [matrix_mult.cpp:16]   --->   Operation 329 'add' 'tmp4' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 330 [1/3] (0.00ns)   --->   "%tmp_7_0_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_0_0_1" [matrix_mult.cpp:16]   --->   Operation 330 'mul' 'tmp_7_0_2_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 331 [1/1] (3.02ns)   --->   "%tmp7 = add i16 %tmp_7_0_2, %tmp_7_0_2_1" [matrix_mult.cpp:16]   --->   Operation 331 'add' 'tmp7' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_6_0_3 = sext i8 %tmp_34 to i16" [matrix_mult.cpp:16]   --->   Operation 332 'sext' 'tmp_6_0_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 333 [1/1] (4.17ns)   --->   "%tmp_7_0_3 = mul i16 %tmp_6_0_3, %tmp_s" [matrix_mult.cpp:16]   --->   Operation 333 'mul' 'tmp_7_0_3' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 334 [2/3] (1.05ns)   --->   "%tmp_7_0_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_0_0_1" [matrix_mult.cpp:16]   --->   Operation 334 'mul' 'tmp_7_0_3_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_6_0_4 = sext i8 %tmp_39 to i16" [matrix_mult.cpp:16]   --->   Operation 335 'sext' 'tmp_6_0_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 336 [1/1] (4.17ns)   --->   "%tmp_7_0_4 = mul i16 %tmp_6_0_4, %tmp_s" [matrix_mult.cpp:16]   --->   Operation 336 'mul' 'tmp_7_0_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 337 [2/3] (1.05ns)   --->   "%tmp_7_0_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_0_0_1" [matrix_mult.cpp:16]   --->   Operation 337 'mul' 'tmp_7_0_4_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_5_1 = sext i8 %tmp_44 to i16" [matrix_mult.cpp:16]   --->   Operation 338 'sext' 'tmp_5_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 339 [1/1] (4.17ns)   --->   "%tmp_7_1 = mul i16 %tmp_14, %tmp_5_1" [matrix_mult.cpp:16]   --->   Operation 339 'mul' 'tmp_7_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 340 [2/3] (1.05ns)   --->   "%tmp_7_1_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_1_0_1" [matrix_mult.cpp:16]   --->   Operation 340 'mul' 'tmp_7_1_0_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 341 [1/1] (4.17ns)   --->   "%tmp_7_1_1 = mul i16 %tmp_6_0_1, %tmp_5_1" [matrix_mult.cpp:16]   --->   Operation 341 'mul' 'tmp_7_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 342 [2/3] (1.05ns)   --->   "%tmp_7_1_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_1_0_1" [matrix_mult.cpp:16]   --->   Operation 342 'mul' 'tmp_7_1_1_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 343 [3/3] (1.05ns)   --->   "%tmp_7_1_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_1_0_1" [matrix_mult.cpp:16]   --->   Operation 343 'mul' 'tmp_7_1_2_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 344 [3/3] (1.05ns)   --->   "%tmp_7_1_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_1_0_1" [matrix_mult.cpp:16]   --->   Operation 344 'mul' 'tmp_7_1_3_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 345 [3/3] (1.05ns)   --->   "%tmp_7_1_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_1_0_1" [matrix_mult.cpp:16]   --->   Operation 345 'mul' 'tmp_7_1_4_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_5_2_0_1 = sext i8 %tmp_35 to i16" [matrix_mult.cpp:16]   --->   Operation 346 'sext' 'tmp_5_2_0_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 347 [3/3] (1.05ns)   --->   "%tmp_7_2_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_2_0_1" [matrix_mult.cpp:16]   --->   Operation 347 'mul' 'tmp_7_2_0_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 348 [1/3] (0.00ns)   --->   "%tmp_7_2_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_2_0_2" [matrix_mult.cpp:16]   --->   Operation 348 'mul' 'tmp_7_2_0_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 349 [1/1] (3.02ns)   --->   "%tmp32 = add i16 %tmp_7_2_0_2, %tmp33" [matrix_mult.cpp:16]   --->   Operation 349 'add' 'tmp32' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 350 [1/3] (0.00ns)   --->   "%tmp_7_2_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_2_0_2" [matrix_mult.cpp:16]   --->   Operation 350 'mul' 'tmp_7_2_1_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 351 [1/1] (3.02ns)   --->   "%tmp35 = add i16 %tmp_7_2_1_2, %tmp36" [matrix_mult.cpp:16]   --->   Operation 351 'add' 'tmp35' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 352 [2/3] (1.05ns)   --->   "%tmp_7_2_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_2_0_2" [matrix_mult.cpp:16]   --->   Operation 352 'mul' 'tmp_7_2_2_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 353 [2/3] (1.05ns)   --->   "%tmp_7_2_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_2_0_2" [matrix_mult.cpp:16]   --->   Operation 353 'mul' 'tmp_7_2_3_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 354 [3/3] (1.05ns)   --->   "%tmp_7_2_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_2_0_2" [matrix_mult.cpp:16]   --->   Operation 354 'mul' 'tmp_7_2_4_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_5_3_0_2 = sext i8 %tmp_41 to i16" [matrix_mult.cpp:16]   --->   Operation 355 'sext' 'tmp_5_3_0_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 356 [3/3] (1.05ns)   --->   "%tmp_7_3_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_3_0_2" [matrix_mult.cpp:16]   --->   Operation 356 'mul' 'tmp_7_3_0_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 357 [1/3] (0.00ns)   --->   "%tmp_7_4_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_4_0_3" [matrix_mult.cpp:16]   --->   Operation 357 'mul' 'tmp_7_4_4_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 358 [1/1] (3.02ns)   --->   "%tmp75 = add i16 %tmp_7_4_4_4, %tmp_7_4_4_3" [matrix_mult.cpp:16]   --->   Operation 358 'add' 'tmp75' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 4.17>
ST_11 : Operation 359 [1/1] (2.07ns)   --->   "%tmp_8_0_0_4 = add i16 %tmp1, %tmp2" [matrix_mult.cpp:16]   --->   Operation 359 'add' 'tmp_8_0_0_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 360 [1/1] (2.07ns)   --->   "%tmp_8_0_1_4 = add i16 %tmp4, %tmp5" [matrix_mult.cpp:16]   --->   Operation 360 'add' 'tmp_8_0_1_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 361 [1/1] (2.07ns)   --->   "%tmp_8_0_2_4 = add i16 %tmp7, %tmp8" [matrix_mult.cpp:16]   --->   Operation 361 'add' 'tmp_8_0_2_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 362 [1/3] (0.00ns)   --->   "%tmp_7_0_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_0_0_1" [matrix_mult.cpp:16]   --->   Operation 362 'mul' 'tmp_7_0_3_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 363 [1/1] (3.02ns)   --->   "%tmp10 = add i16 %tmp_7_0_3, %tmp_7_0_3_1" [matrix_mult.cpp:16]   --->   Operation 363 'add' 'tmp10' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 364 [1/3] (0.00ns)   --->   "%tmp_7_0_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_0_0_1" [matrix_mult.cpp:16]   --->   Operation 364 'mul' 'tmp_7_0_4_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 365 [1/1] (3.02ns)   --->   "%tmp13 = add i16 %tmp_7_0_4, %tmp_7_0_4_1" [matrix_mult.cpp:16]   --->   Operation 365 'add' 'tmp13' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 366 [1/3] (0.00ns)   --->   "%tmp_7_1_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_1_0_1" [matrix_mult.cpp:16]   --->   Operation 366 'mul' 'tmp_7_1_0_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 367 [1/1] (3.02ns)   --->   "%tmp16 = add i16 %tmp_7_1, %tmp_7_1_0_1" [matrix_mult.cpp:16]   --->   Operation 367 'add' 'tmp16' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 368 [1/3] (0.00ns)   --->   "%tmp_7_1_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_1_0_1" [matrix_mult.cpp:16]   --->   Operation 368 'mul' 'tmp_7_1_1_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 369 [1/1] (3.02ns)   --->   "%tmp19 = add i16 %tmp_7_1_1, %tmp_7_1_1_1" [matrix_mult.cpp:16]   --->   Operation 369 'add' 'tmp19' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 370 [1/1] (4.17ns)   --->   "%tmp_7_1_2 = mul i16 %tmp_6_0_2, %tmp_5_1" [matrix_mult.cpp:16]   --->   Operation 370 'mul' 'tmp_7_1_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 371 [2/3] (1.05ns)   --->   "%tmp_7_1_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_1_0_1" [matrix_mult.cpp:16]   --->   Operation 371 'mul' 'tmp_7_1_2_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 372 [1/1] (4.17ns)   --->   "%tmp_7_1_3 = mul i16 %tmp_6_0_3, %tmp_5_1" [matrix_mult.cpp:16]   --->   Operation 372 'mul' 'tmp_7_1_3' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 373 [2/3] (1.05ns)   --->   "%tmp_7_1_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_1_0_1" [matrix_mult.cpp:16]   --->   Operation 373 'mul' 'tmp_7_1_3_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 374 [1/1] (4.17ns)   --->   "%tmp_7_1_4 = mul i16 %tmp_6_0_4, %tmp_5_1" [matrix_mult.cpp:16]   --->   Operation 374 'mul' 'tmp_7_1_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 375 [2/3] (1.05ns)   --->   "%tmp_7_1_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_1_0_1" [matrix_mult.cpp:16]   --->   Operation 375 'mul' 'tmp_7_1_4_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_5_2 = sext i8 %tmp_49 to i16" [matrix_mult.cpp:16]   --->   Operation 376 'sext' 'tmp_5_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 377 [1/1] (4.17ns)   --->   "%tmp_7_2 = mul i16 %tmp_14, %tmp_5_2" [matrix_mult.cpp:16]   --->   Operation 377 'mul' 'tmp_7_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 378 [2/3] (1.05ns)   --->   "%tmp_7_2_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_2_0_1" [matrix_mult.cpp:16]   --->   Operation 378 'mul' 'tmp_7_2_0_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 379 [3/3] (1.05ns)   --->   "%tmp_7_2_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_2_0_1" [matrix_mult.cpp:16]   --->   Operation 379 'mul' 'tmp_7_2_1_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 380 [3/3] (1.05ns)   --->   "%tmp_7_2_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_2_0_1" [matrix_mult.cpp:16]   --->   Operation 380 'mul' 'tmp_7_2_2_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 381 [1/3] (0.00ns)   --->   "%tmp_7_2_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_2_0_2" [matrix_mult.cpp:16]   --->   Operation 381 'mul' 'tmp_7_2_2_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 382 [1/1] (3.02ns)   --->   "%tmp38 = add i16 %tmp_7_2_2_2, %tmp39" [matrix_mult.cpp:16]   --->   Operation 382 'add' 'tmp38' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 383 [3/3] (1.05ns)   --->   "%tmp_7_2_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_2_0_1" [matrix_mult.cpp:16]   --->   Operation 383 'mul' 'tmp_7_2_3_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 384 [1/3] (0.00ns)   --->   "%tmp_7_2_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_2_0_2" [matrix_mult.cpp:16]   --->   Operation 384 'mul' 'tmp_7_2_3_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 385 [1/1] (3.02ns)   --->   "%tmp41 = add i16 %tmp_7_2_3_2, %tmp42" [matrix_mult.cpp:16]   --->   Operation 385 'add' 'tmp41' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 386 [3/3] (1.05ns)   --->   "%tmp_7_2_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_2_0_1" [matrix_mult.cpp:16]   --->   Operation 386 'mul' 'tmp_7_2_4_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 387 [2/3] (1.05ns)   --->   "%tmp_7_2_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_2_0_2" [matrix_mult.cpp:16]   --->   Operation 387 'mul' 'tmp_7_2_4_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 388 [2/3] (1.05ns)   --->   "%tmp_7_3_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_3_0_2" [matrix_mult.cpp:16]   --->   Operation 388 'mul' 'tmp_7_3_0_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 389 [3/3] (1.05ns)   --->   "%tmp_7_3_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_3_0_2" [matrix_mult.cpp:16]   --->   Operation 389 'mul' 'tmp_7_3_1_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 390 [3/3] (1.05ns)   --->   "%tmp_7_3_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_3_0_2" [matrix_mult.cpp:16]   --->   Operation 390 'mul' 'tmp_7_3_2_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 4.17>
ST_12 : Operation 391 [1/1] (0.00ns)   --->   "%prod_addr = getelementptr [25 x i16]* %prod, i64 0, i64 0" [matrix_mult.cpp:13]   --->   Operation 391 'getelementptr' 'prod_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 392 [1/1] (0.00ns)   --->   "%prod_addr_1 = getelementptr [25 x i16]* %prod, i64 0, i64 1" [matrix_mult.cpp:13]   --->   Operation 392 'getelementptr' 'prod_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 393 [1/1] (2.32ns)   --->   "store i16 %tmp_8_0_0_4, i16* %prod_addr, align 2" [matrix_mult.cpp:16]   --->   Operation 393 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_12 : Operation 394 [1/1] (2.32ns)   --->   "store i16 %tmp_8_0_1_4, i16* %prod_addr_1, align 2" [matrix_mult.cpp:16]   --->   Operation 394 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_12 : Operation 395 [1/1] (2.07ns)   --->   "%tmp_8_0_3_4 = add i16 %tmp10, %tmp11" [matrix_mult.cpp:16]   --->   Operation 395 'add' 'tmp_8_0_3_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 396 [1/1] (2.07ns)   --->   "%tmp_8_0_4_4 = add i16 %tmp13, %tmp14" [matrix_mult.cpp:16]   --->   Operation 396 'add' 'tmp_8_0_4_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 397 [1/1] (2.07ns)   --->   "%tmp_8_1_0_4 = add i16 %tmp16, %tmp17" [matrix_mult.cpp:16]   --->   Operation 397 'add' 'tmp_8_1_0_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 398 [1/1] (2.07ns)   --->   "%tmp_8_1_1_4 = add i16 %tmp19, %tmp20" [matrix_mult.cpp:16]   --->   Operation 398 'add' 'tmp_8_1_1_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 399 [1/3] (0.00ns)   --->   "%tmp_7_1_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_1_0_1" [matrix_mult.cpp:16]   --->   Operation 399 'mul' 'tmp_7_1_2_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 400 [1/1] (3.02ns)   --->   "%tmp22 = add i16 %tmp_7_1_2, %tmp_7_1_2_1" [matrix_mult.cpp:16]   --->   Operation 400 'add' 'tmp22' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 401 [1/3] (0.00ns)   --->   "%tmp_7_1_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_1_0_1" [matrix_mult.cpp:16]   --->   Operation 401 'mul' 'tmp_7_1_3_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 402 [1/1] (3.02ns)   --->   "%tmp25 = add i16 %tmp_7_1_3, %tmp_7_1_3_1" [matrix_mult.cpp:16]   --->   Operation 402 'add' 'tmp25' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 403 [1/3] (0.00ns)   --->   "%tmp_7_1_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_1_0_1" [matrix_mult.cpp:16]   --->   Operation 403 'mul' 'tmp_7_1_4_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 404 [1/1] (3.02ns)   --->   "%tmp28 = add i16 %tmp_7_1_4, %tmp_7_1_4_1" [matrix_mult.cpp:16]   --->   Operation 404 'add' 'tmp28' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 405 [1/3] (0.00ns)   --->   "%tmp_7_2_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_2_0_1" [matrix_mult.cpp:16]   --->   Operation 405 'mul' 'tmp_7_2_0_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 406 [1/1] (3.02ns)   --->   "%tmp31 = add i16 %tmp_7_2, %tmp_7_2_0_1" [matrix_mult.cpp:16]   --->   Operation 406 'add' 'tmp31' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 407 [1/1] (4.17ns)   --->   "%tmp_7_2_1 = mul i16 %tmp_6_0_1, %tmp_5_2" [matrix_mult.cpp:16]   --->   Operation 407 'mul' 'tmp_7_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 408 [2/3] (1.05ns)   --->   "%tmp_7_2_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_2_0_1" [matrix_mult.cpp:16]   --->   Operation 408 'mul' 'tmp_7_2_1_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 409 [1/1] (4.17ns)   --->   "%tmp_7_2_2 = mul i16 %tmp_6_0_2, %tmp_5_2" [matrix_mult.cpp:16]   --->   Operation 409 'mul' 'tmp_7_2_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 410 [2/3] (1.05ns)   --->   "%tmp_7_2_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_2_0_1" [matrix_mult.cpp:16]   --->   Operation 410 'mul' 'tmp_7_2_2_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 411 [1/1] (4.17ns)   --->   "%tmp_7_2_3 = mul i16 %tmp_6_0_3, %tmp_5_2" [matrix_mult.cpp:16]   --->   Operation 411 'mul' 'tmp_7_2_3' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 412 [2/3] (1.05ns)   --->   "%tmp_7_2_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_2_0_1" [matrix_mult.cpp:16]   --->   Operation 412 'mul' 'tmp_7_2_3_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 413 [1/1] (4.17ns)   --->   "%tmp_7_2_4 = mul i16 %tmp_6_0_4, %tmp_5_2" [matrix_mult.cpp:16]   --->   Operation 413 'mul' 'tmp_7_2_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 414 [2/3] (1.05ns)   --->   "%tmp_7_2_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_2_0_1" [matrix_mult.cpp:16]   --->   Operation 414 'mul' 'tmp_7_2_4_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 415 [1/3] (0.00ns)   --->   "%tmp_7_2_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_2_0_2" [matrix_mult.cpp:16]   --->   Operation 415 'mul' 'tmp_7_2_4_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 416 [1/1] (3.02ns)   --->   "%tmp44 = add i16 %tmp_7_2_4_2, %tmp45" [matrix_mult.cpp:16]   --->   Operation 416 'add' 'tmp44' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_5_3_0_1 = sext i8 %tmp_40 to i16" [matrix_mult.cpp:16]   --->   Operation 417 'sext' 'tmp_5_3_0_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 418 [3/3] (1.05ns)   --->   "%tmp_7_3_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_3_0_1" [matrix_mult.cpp:16]   --->   Operation 418 'mul' 'tmp_7_3_0_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 419 [1/3] (0.00ns)   --->   "%tmp_7_3_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_3_0_2" [matrix_mult.cpp:16]   --->   Operation 419 'mul' 'tmp_7_3_0_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 420 [1/1] (3.02ns)   --->   "%tmp47 = add i16 %tmp_7_3_0_2, %tmp48" [matrix_mult.cpp:16]   --->   Operation 420 'add' 'tmp47' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 421 [3/3] (1.05ns)   --->   "%tmp_7_3_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_3_0_1" [matrix_mult.cpp:16]   --->   Operation 421 'mul' 'tmp_7_3_1_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 422 [2/3] (1.05ns)   --->   "%tmp_7_3_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_3_0_2" [matrix_mult.cpp:16]   --->   Operation 422 'mul' 'tmp_7_3_1_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 423 [3/3] (1.05ns)   --->   "%tmp_7_3_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_3_0_1" [matrix_mult.cpp:16]   --->   Operation 423 'mul' 'tmp_7_3_2_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 424 [2/3] (1.05ns)   --->   "%tmp_7_3_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_3_0_2" [matrix_mult.cpp:16]   --->   Operation 424 'mul' 'tmp_7_3_2_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 425 [3/3] (1.05ns)   --->   "%tmp_7_3_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_3_0_1" [matrix_mult.cpp:16]   --->   Operation 425 'mul' 'tmp_7_3_3_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 426 [3/3] (1.05ns)   --->   "%tmp_7_3_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_3_0_2" [matrix_mult.cpp:16]   --->   Operation 426 'mul' 'tmp_7_3_3_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 427 [3/3] (1.05ns)   --->   "%tmp_7_3_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_3_0_2" [matrix_mult.cpp:16]   --->   Operation 427 'mul' 'tmp_7_3_4_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 4.17>
ST_13 : Operation 428 [1/1] (0.00ns)   --->   "%prod_addr_2 = getelementptr [25 x i16]* %prod, i64 0, i64 2" [matrix_mult.cpp:13]   --->   Operation 428 'getelementptr' 'prod_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 429 [1/1] (0.00ns)   --->   "%prod_addr_3 = getelementptr [25 x i16]* %prod, i64 0, i64 3" [matrix_mult.cpp:13]   --->   Operation 429 'getelementptr' 'prod_addr_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 430 [1/1] (2.32ns)   --->   "store i16 %tmp_8_0_2_4, i16* %prod_addr_2, align 2" [matrix_mult.cpp:16]   --->   Operation 430 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_13 : Operation 431 [1/1] (2.32ns)   --->   "store i16 %tmp_8_0_3_4, i16* %prod_addr_3, align 2" [matrix_mult.cpp:16]   --->   Operation 431 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_13 : Operation 432 [1/1] (2.07ns)   --->   "%tmp_8_1_2_4 = add i16 %tmp22, %tmp23" [matrix_mult.cpp:16]   --->   Operation 432 'add' 'tmp_8_1_2_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 433 [1/1] (2.07ns)   --->   "%tmp_8_1_3_4 = add i16 %tmp25, %tmp26" [matrix_mult.cpp:16]   --->   Operation 433 'add' 'tmp_8_1_3_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 434 [1/1] (2.07ns)   --->   "%tmp_8_1_4_4 = add i16 %tmp28, %tmp29" [matrix_mult.cpp:16]   --->   Operation 434 'add' 'tmp_8_1_4_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 435 [1/1] (2.07ns)   --->   "%tmp_8_2_0_4 = add i16 %tmp31, %tmp32" [matrix_mult.cpp:16]   --->   Operation 435 'add' 'tmp_8_2_0_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 436 [1/3] (0.00ns)   --->   "%tmp_7_2_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_2_0_1" [matrix_mult.cpp:16]   --->   Operation 436 'mul' 'tmp_7_2_1_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 437 [1/1] (3.02ns)   --->   "%tmp34 = add i16 %tmp_7_2_1, %tmp_7_2_1_1" [matrix_mult.cpp:16]   --->   Operation 437 'add' 'tmp34' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 438 [1/3] (0.00ns)   --->   "%tmp_7_2_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_2_0_1" [matrix_mult.cpp:16]   --->   Operation 438 'mul' 'tmp_7_2_2_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 439 [1/1] (3.02ns)   --->   "%tmp37 = add i16 %tmp_7_2_2, %tmp_7_2_2_1" [matrix_mult.cpp:16]   --->   Operation 439 'add' 'tmp37' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 440 [1/3] (0.00ns)   --->   "%tmp_7_2_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_2_0_1" [matrix_mult.cpp:16]   --->   Operation 440 'mul' 'tmp_7_2_3_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 441 [1/1] (3.02ns)   --->   "%tmp40 = add i16 %tmp_7_2_3, %tmp_7_2_3_1" [matrix_mult.cpp:16]   --->   Operation 441 'add' 'tmp40' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 442 [1/3] (0.00ns)   --->   "%tmp_7_2_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_2_0_1" [matrix_mult.cpp:16]   --->   Operation 442 'mul' 'tmp_7_2_4_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 443 [1/1] (3.02ns)   --->   "%tmp43 = add i16 %tmp_7_2_4, %tmp_7_2_4_1" [matrix_mult.cpp:16]   --->   Operation 443 'add' 'tmp43' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_5_3 = sext i8 %tmp_50 to i16" [matrix_mult.cpp:16]   --->   Operation 444 'sext' 'tmp_5_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 445 [1/1] (4.17ns)   --->   "%tmp_7_3 = mul i16 %tmp_14, %tmp_5_3" [matrix_mult.cpp:16]   --->   Operation 445 'mul' 'tmp_7_3' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 446 [2/3] (1.05ns)   --->   "%tmp_7_3_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_3_0_1" [matrix_mult.cpp:16]   --->   Operation 446 'mul' 'tmp_7_3_0_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 447 [1/1] (4.17ns)   --->   "%tmp_7_3_1 = mul i16 %tmp_6_0_1, %tmp_5_3" [matrix_mult.cpp:16]   --->   Operation 447 'mul' 'tmp_7_3_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 448 [2/3] (1.05ns)   --->   "%tmp_7_3_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_3_0_1" [matrix_mult.cpp:16]   --->   Operation 448 'mul' 'tmp_7_3_1_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 449 [1/3] (0.00ns)   --->   "%tmp_7_3_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_3_0_2" [matrix_mult.cpp:16]   --->   Operation 449 'mul' 'tmp_7_3_1_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 450 [1/1] (3.02ns)   --->   "%tmp50 = add i16 %tmp_7_3_1_2, %tmp51" [matrix_mult.cpp:16]   --->   Operation 450 'add' 'tmp50' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 451 [1/1] (4.17ns)   --->   "%tmp_7_3_2 = mul i16 %tmp_6_0_2, %tmp_5_3" [matrix_mult.cpp:16]   --->   Operation 451 'mul' 'tmp_7_3_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 452 [2/3] (1.05ns)   --->   "%tmp_7_3_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_3_0_1" [matrix_mult.cpp:16]   --->   Operation 452 'mul' 'tmp_7_3_2_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 453 [1/3] (0.00ns)   --->   "%tmp_7_3_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_3_0_2" [matrix_mult.cpp:16]   --->   Operation 453 'mul' 'tmp_7_3_2_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 454 [1/1] (3.02ns)   --->   "%tmp53 = add i16 %tmp_7_3_2_2, %tmp54" [matrix_mult.cpp:16]   --->   Operation 454 'add' 'tmp53' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 455 [1/1] (4.17ns)   --->   "%tmp_7_3_3 = mul i16 %tmp_6_0_3, %tmp_5_3" [matrix_mult.cpp:16]   --->   Operation 455 'mul' 'tmp_7_3_3' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 456 [2/3] (1.05ns)   --->   "%tmp_7_3_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_3_0_1" [matrix_mult.cpp:16]   --->   Operation 456 'mul' 'tmp_7_3_3_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 457 [2/3] (1.05ns)   --->   "%tmp_7_3_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_3_0_2" [matrix_mult.cpp:16]   --->   Operation 457 'mul' 'tmp_7_3_3_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 458 [3/3] (1.05ns)   --->   "%tmp_7_3_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_3_0_1" [matrix_mult.cpp:16]   --->   Operation 458 'mul' 'tmp_7_3_4_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 459 [2/3] (1.05ns)   --->   "%tmp_7_3_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_3_0_2" [matrix_mult.cpp:16]   --->   Operation 459 'mul' 'tmp_7_3_4_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_5_4_0_1 = sext i8 %tmp_45 to i16" [matrix_mult.cpp:16]   --->   Operation 460 'sext' 'tmp_5_4_0_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 461 [3/3] (1.05ns)   --->   "%tmp_7_4_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_4_0_1" [matrix_mult.cpp:16]   --->   Operation 461 'mul' 'tmp_7_4_0_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_5_4_0_2 = sext i8 %tmp_46 to i16" [matrix_mult.cpp:16]   --->   Operation 462 'sext' 'tmp_5_4_0_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 463 [3/3] (1.05ns)   --->   "%tmp_7_4_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_4_0_2" [matrix_mult.cpp:16]   --->   Operation 463 'mul' 'tmp_7_4_0_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 464 [3/3] (1.05ns)   --->   "%tmp_7_4_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_4_0_1" [matrix_mult.cpp:16]   --->   Operation 464 'mul' 'tmp_7_4_1_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 465 [3/3] (1.05ns)   --->   "%tmp_7_4_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_4_0_2" [matrix_mult.cpp:16]   --->   Operation 465 'mul' 'tmp_7_4_1_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 466 [3/3] (1.05ns)   --->   "%tmp_7_4_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_4_0_1" [matrix_mult.cpp:16]   --->   Operation 466 'mul' 'tmp_7_4_2_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 4.17>
ST_14 : Operation 467 [1/1] (0.00ns)   --->   "%prod_addr_4 = getelementptr [25 x i16]* %prod, i64 0, i64 4" [matrix_mult.cpp:13]   --->   Operation 467 'getelementptr' 'prod_addr_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 468 [1/1] (0.00ns)   --->   "%prod_addr_5 = getelementptr [25 x i16]* %prod, i64 0, i64 5" [matrix_mult.cpp:13]   --->   Operation 468 'getelementptr' 'prod_addr_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 469 [1/1] (2.32ns)   --->   "store i16 %tmp_8_0_4_4, i16* %prod_addr_4, align 2" [matrix_mult.cpp:16]   --->   Operation 469 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_14 : Operation 470 [1/1] (2.32ns)   --->   "store i16 %tmp_8_1_0_4, i16* %prod_addr_5, align 2" [matrix_mult.cpp:16]   --->   Operation 470 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_14 : Operation 471 [1/1] (2.07ns)   --->   "%tmp_8_2_1_4 = add i16 %tmp34, %tmp35" [matrix_mult.cpp:16]   --->   Operation 471 'add' 'tmp_8_2_1_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 472 [1/1] (2.07ns)   --->   "%tmp_8_2_2_4 = add i16 %tmp37, %tmp38" [matrix_mult.cpp:16]   --->   Operation 472 'add' 'tmp_8_2_2_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 473 [1/1] (2.07ns)   --->   "%tmp_8_2_3_4 = add i16 %tmp40, %tmp41" [matrix_mult.cpp:16]   --->   Operation 473 'add' 'tmp_8_2_3_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 474 [1/1] (2.07ns)   --->   "%tmp_8_2_4_4 = add i16 %tmp43, %tmp44" [matrix_mult.cpp:16]   --->   Operation 474 'add' 'tmp_8_2_4_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 475 [1/3] (0.00ns)   --->   "%tmp_7_3_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_3_0_1" [matrix_mult.cpp:16]   --->   Operation 475 'mul' 'tmp_7_3_0_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 476 [1/1] (3.02ns)   --->   "%tmp46 = add i16 %tmp_7_3, %tmp_7_3_0_1" [matrix_mult.cpp:16]   --->   Operation 476 'add' 'tmp46' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 477 [1/3] (0.00ns)   --->   "%tmp_7_3_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_3_0_1" [matrix_mult.cpp:16]   --->   Operation 477 'mul' 'tmp_7_3_1_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 478 [1/1] (3.02ns)   --->   "%tmp49 = add i16 %tmp_7_3_1, %tmp_7_3_1_1" [matrix_mult.cpp:16]   --->   Operation 478 'add' 'tmp49' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 479 [1/3] (0.00ns)   --->   "%tmp_7_3_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_3_0_1" [matrix_mult.cpp:16]   --->   Operation 479 'mul' 'tmp_7_3_2_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 480 [1/1] (3.02ns)   --->   "%tmp52 = add i16 %tmp_7_3_2, %tmp_7_3_2_1" [matrix_mult.cpp:16]   --->   Operation 480 'add' 'tmp52' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 481 [1/3] (0.00ns)   --->   "%tmp_7_3_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_3_0_1" [matrix_mult.cpp:16]   --->   Operation 481 'mul' 'tmp_7_3_3_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 482 [1/3] (0.00ns)   --->   "%tmp_7_3_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_3_0_2" [matrix_mult.cpp:16]   --->   Operation 482 'mul' 'tmp_7_3_3_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 483 [1/1] (3.02ns)   --->   "%tmp55 = add i16 %tmp_7_3_3, %tmp_7_3_3_1" [matrix_mult.cpp:16]   --->   Operation 483 'add' 'tmp55' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 484 [1/1] (3.02ns)   --->   "%tmp56 = add i16 %tmp_7_3_3_2, %tmp57" [matrix_mult.cpp:16]   --->   Operation 484 'add' 'tmp56' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 485 [1/1] (4.17ns)   --->   "%tmp_7_3_4 = mul i16 %tmp_6_0_4, %tmp_5_3" [matrix_mult.cpp:16]   --->   Operation 485 'mul' 'tmp_7_3_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 486 [2/3] (1.05ns)   --->   "%tmp_7_3_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_3_0_1" [matrix_mult.cpp:16]   --->   Operation 486 'mul' 'tmp_7_3_4_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 487 [1/3] (0.00ns)   --->   "%tmp_7_3_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_3_0_2" [matrix_mult.cpp:16]   --->   Operation 487 'mul' 'tmp_7_3_4_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 488 [1/1] (3.02ns)   --->   "%tmp59 = add i16 %tmp_7_3_4_2, %tmp60" [matrix_mult.cpp:16]   --->   Operation 488 'add' 'tmp59' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_5_4 = sext i8 %tmp_61 to i16" [matrix_mult.cpp:16]   --->   Operation 489 'sext' 'tmp_5_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 490 [1/1] (4.17ns)   --->   "%tmp_7_4 = mul i16 %tmp_14, %tmp_5_4" [matrix_mult.cpp:16]   --->   Operation 490 'mul' 'tmp_7_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 491 [2/3] (1.05ns)   --->   "%tmp_7_4_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_4_0_1" [matrix_mult.cpp:16]   --->   Operation 491 'mul' 'tmp_7_4_0_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 492 [2/3] (1.05ns)   --->   "%tmp_7_4_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_4_0_2" [matrix_mult.cpp:16]   --->   Operation 492 'mul' 'tmp_7_4_0_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 493 [1/1] (4.17ns)   --->   "%tmp_7_4_1 = mul i16 %tmp_6_0_1, %tmp_5_4" [matrix_mult.cpp:16]   --->   Operation 493 'mul' 'tmp_7_4_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 494 [2/3] (1.05ns)   --->   "%tmp_7_4_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_4_0_1" [matrix_mult.cpp:16]   --->   Operation 494 'mul' 'tmp_7_4_1_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 495 [2/3] (1.05ns)   --->   "%tmp_7_4_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_4_0_2" [matrix_mult.cpp:16]   --->   Operation 495 'mul' 'tmp_7_4_1_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 496 [1/1] (4.17ns)   --->   "%tmp_7_4_2 = mul i16 %tmp_6_0_2, %tmp_5_4" [matrix_mult.cpp:16]   --->   Operation 496 'mul' 'tmp_7_4_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 497 [2/3] (1.05ns)   --->   "%tmp_7_4_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_4_0_1" [matrix_mult.cpp:16]   --->   Operation 497 'mul' 'tmp_7_4_2_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 498 [3/3] (1.05ns)   --->   "%tmp_7_4_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_4_0_2" [matrix_mult.cpp:16]   --->   Operation 498 'mul' 'tmp_7_4_2_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 499 [3/3] (1.05ns)   --->   "%tmp_7_4_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_4_0_1" [matrix_mult.cpp:16]   --->   Operation 499 'mul' 'tmp_7_4_3_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 500 [3/3] (1.05ns)   --->   "%tmp_7_4_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_4_0_2" [matrix_mult.cpp:16]   --->   Operation 500 'mul' 'tmp_7_4_3_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 501 [3/3] (1.05ns)   --->   "%tmp_7_4_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_4_0_1" [matrix_mult.cpp:16]   --->   Operation 501 'mul' 'tmp_7_4_4_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 502 [3/3] (1.05ns)   --->   "%tmp_7_4_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_4_0_2" [matrix_mult.cpp:16]   --->   Operation 502 'mul' 'tmp_7_4_4_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 4.17>
ST_15 : Operation 503 [1/1] (0.00ns)   --->   "%prod_addr_6 = getelementptr [25 x i16]* %prod, i64 0, i64 6" [matrix_mult.cpp:13]   --->   Operation 503 'getelementptr' 'prod_addr_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 504 [1/1] (0.00ns)   --->   "%prod_addr_7 = getelementptr [25 x i16]* %prod, i64 0, i64 7" [matrix_mult.cpp:13]   --->   Operation 504 'getelementptr' 'prod_addr_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 505 [1/1] (2.32ns)   --->   "store i16 %tmp_8_1_1_4, i16* %prod_addr_6, align 2" [matrix_mult.cpp:16]   --->   Operation 505 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_15 : Operation 506 [1/1] (2.32ns)   --->   "store i16 %tmp_8_1_2_4, i16* %prod_addr_7, align 2" [matrix_mult.cpp:16]   --->   Operation 506 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_15 : Operation 507 [1/1] (2.07ns)   --->   "%tmp_8_3_0_4 = add i16 %tmp46, %tmp47" [matrix_mult.cpp:16]   --->   Operation 507 'add' 'tmp_8_3_0_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 508 [1/1] (2.07ns)   --->   "%tmp_8_3_1_4 = add i16 %tmp49, %tmp50" [matrix_mult.cpp:16]   --->   Operation 508 'add' 'tmp_8_3_1_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 509 [1/1] (2.07ns)   --->   "%tmp_8_3_2_4 = add i16 %tmp52, %tmp53" [matrix_mult.cpp:16]   --->   Operation 509 'add' 'tmp_8_3_2_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 510 [1/1] (2.07ns)   --->   "%tmp_8_3_3_4 = add i16 %tmp55, %tmp56" [matrix_mult.cpp:16]   --->   Operation 510 'add' 'tmp_8_3_3_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 511 [1/3] (0.00ns)   --->   "%tmp_7_3_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_3_0_1" [matrix_mult.cpp:16]   --->   Operation 511 'mul' 'tmp_7_3_4_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 512 [1/1] (3.02ns)   --->   "%tmp58 = add i16 %tmp_7_3_4, %tmp_7_3_4_1" [matrix_mult.cpp:16]   --->   Operation 512 'add' 'tmp58' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 513 [1/3] (0.00ns)   --->   "%tmp_7_4_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_4_0_1" [matrix_mult.cpp:16]   --->   Operation 513 'mul' 'tmp_7_4_0_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 514 [1/3] (0.00ns)   --->   "%tmp_7_4_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_4_0_2" [matrix_mult.cpp:16]   --->   Operation 514 'mul' 'tmp_7_4_0_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 515 [1/1] (3.02ns)   --->   "%tmp61 = add i16 %tmp_7_4, %tmp_7_4_0_1" [matrix_mult.cpp:16]   --->   Operation 515 'add' 'tmp61' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 516 [1/1] (3.02ns)   --->   "%tmp62 = add i16 %tmp_7_4_0_2, %tmp63" [matrix_mult.cpp:16]   --->   Operation 516 'add' 'tmp62' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 517 [1/3] (0.00ns)   --->   "%tmp_7_4_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_4_0_1" [matrix_mult.cpp:16]   --->   Operation 517 'mul' 'tmp_7_4_1_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 518 [1/3] (0.00ns)   --->   "%tmp_7_4_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_4_0_2" [matrix_mult.cpp:16]   --->   Operation 518 'mul' 'tmp_7_4_1_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 519 [1/1] (3.02ns)   --->   "%tmp64 = add i16 %tmp_7_4_1, %tmp_7_4_1_1" [matrix_mult.cpp:16]   --->   Operation 519 'add' 'tmp64' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 520 [1/1] (3.02ns)   --->   "%tmp65 = add i16 %tmp_7_4_1_2, %tmp66" [matrix_mult.cpp:16]   --->   Operation 520 'add' 'tmp65' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 521 [1/3] (0.00ns)   --->   "%tmp_7_4_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_4_0_1" [matrix_mult.cpp:16]   --->   Operation 521 'mul' 'tmp_7_4_2_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 522 [2/3] (1.05ns)   --->   "%tmp_7_4_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_4_0_2" [matrix_mult.cpp:16]   --->   Operation 522 'mul' 'tmp_7_4_2_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 523 [1/1] (3.02ns)   --->   "%tmp67 = add i16 %tmp_7_4_2, %tmp_7_4_2_1" [matrix_mult.cpp:16]   --->   Operation 523 'add' 'tmp67' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 524 [1/1] (4.17ns)   --->   "%tmp_7_4_3 = mul i16 %tmp_6_0_3, %tmp_5_4" [matrix_mult.cpp:16]   --->   Operation 524 'mul' 'tmp_7_4_3' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 525 [2/3] (1.05ns)   --->   "%tmp_7_4_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_4_0_1" [matrix_mult.cpp:16]   --->   Operation 525 'mul' 'tmp_7_4_3_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 526 [2/3] (1.05ns)   --->   "%tmp_7_4_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_4_0_2" [matrix_mult.cpp:16]   --->   Operation 526 'mul' 'tmp_7_4_3_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 527 [1/1] (4.17ns)   --->   "%tmp_7_4_4 = mul i16 %tmp_6_0_4, %tmp_5_4" [matrix_mult.cpp:16]   --->   Operation 527 'mul' 'tmp_7_4_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 528 [2/3] (1.05ns)   --->   "%tmp_7_4_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_4_0_1" [matrix_mult.cpp:16]   --->   Operation 528 'mul' 'tmp_7_4_4_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 529 [2/3] (1.05ns)   --->   "%tmp_7_4_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_4_0_2" [matrix_mult.cpp:16]   --->   Operation 529 'mul' 'tmp_7_4_4_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 3.02>
ST_16 : Operation 530 [1/1] (0.00ns)   --->   "%prod_addr_8 = getelementptr [25 x i16]* %prod, i64 0, i64 8" [matrix_mult.cpp:13]   --->   Operation 530 'getelementptr' 'prod_addr_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 531 [1/1] (0.00ns)   --->   "%prod_addr_9 = getelementptr [25 x i16]* %prod, i64 0, i64 9" [matrix_mult.cpp:13]   --->   Operation 531 'getelementptr' 'prod_addr_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 532 [1/1] (2.32ns)   --->   "store i16 %tmp_8_1_3_4, i16* %prod_addr_8, align 2" [matrix_mult.cpp:16]   --->   Operation 532 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_16 : Operation 533 [1/1] (2.32ns)   --->   "store i16 %tmp_8_1_4_4, i16* %prod_addr_9, align 2" [matrix_mult.cpp:16]   --->   Operation 533 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_16 : Operation 534 [1/1] (2.07ns)   --->   "%tmp_8_3_4_4 = add i16 %tmp58, %tmp59" [matrix_mult.cpp:16]   --->   Operation 534 'add' 'tmp_8_3_4_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 535 [1/1] (2.07ns)   --->   "%tmp_8_4_0_4 = add i16 %tmp61, %tmp62" [matrix_mult.cpp:16]   --->   Operation 535 'add' 'tmp_8_4_0_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 536 [1/1] (2.07ns)   --->   "%tmp_8_4_1_4 = add i16 %tmp64, %tmp65" [matrix_mult.cpp:16]   --->   Operation 536 'add' 'tmp_8_4_1_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 537 [1/3] (0.00ns)   --->   "%tmp_7_4_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_4_0_2" [matrix_mult.cpp:16]   --->   Operation 537 'mul' 'tmp_7_4_2_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 538 [1/1] (3.02ns)   --->   "%tmp68 = add i16 %tmp_7_4_2_2, %tmp69" [matrix_mult.cpp:16]   --->   Operation 538 'add' 'tmp68' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 539 [1/3] (0.00ns)   --->   "%tmp_7_4_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_4_0_1" [matrix_mult.cpp:16]   --->   Operation 539 'mul' 'tmp_7_4_3_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 540 [1/3] (0.00ns)   --->   "%tmp_7_4_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_4_0_2" [matrix_mult.cpp:16]   --->   Operation 540 'mul' 'tmp_7_4_3_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 541 [1/1] (3.02ns)   --->   "%tmp70 = add i16 %tmp_7_4_3, %tmp_7_4_3_1" [matrix_mult.cpp:16]   --->   Operation 541 'add' 'tmp70' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 542 [1/1] (3.02ns)   --->   "%tmp71 = add i16 %tmp_7_4_3_2, %tmp72" [matrix_mult.cpp:16]   --->   Operation 542 'add' 'tmp71' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 543 [1/3] (0.00ns)   --->   "%tmp_7_4_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_4_0_1" [matrix_mult.cpp:16]   --->   Operation 543 'mul' 'tmp_7_4_4_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 544 [1/3] (0.00ns)   --->   "%tmp_7_4_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_4_0_2" [matrix_mult.cpp:16]   --->   Operation 544 'mul' 'tmp_7_4_4_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 545 [1/1] (3.02ns)   --->   "%tmp73 = add i16 %tmp_7_4_4, %tmp_7_4_4_1" [matrix_mult.cpp:16]   --->   Operation 545 'add' 'tmp73' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 546 [1/1] (3.02ns)   --->   "%tmp74 = add i16 %tmp_7_4_4_2, %tmp75" [matrix_mult.cpp:16]   --->   Operation 546 'add' 'tmp74' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 547 [1/1] (0.00ns)   --->   "%prod_addr_10 = getelementptr [25 x i16]* %prod, i64 0, i64 10" [matrix_mult.cpp:13]   --->   Operation 547 'getelementptr' 'prod_addr_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 548 [1/1] (0.00ns)   --->   "%prod_addr_11 = getelementptr [25 x i16]* %prod, i64 0, i64 11" [matrix_mult.cpp:13]   --->   Operation 548 'getelementptr' 'prod_addr_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 549 [1/1] (2.32ns)   --->   "store i16 %tmp_8_2_0_4, i16* %prod_addr_10, align 2" [matrix_mult.cpp:16]   --->   Operation 549 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_17 : Operation 550 [1/1] (2.32ns)   --->   "store i16 %tmp_8_2_1_4, i16* %prod_addr_11, align 2" [matrix_mult.cpp:16]   --->   Operation 550 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_17 : Operation 551 [1/1] (2.07ns)   --->   "%tmp_8_4_2_4 = add i16 %tmp67, %tmp68" [matrix_mult.cpp:16]   --->   Operation 551 'add' 'tmp_8_4_2_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 552 [1/1] (2.07ns)   --->   "%tmp_8_4_3_4 = add i16 %tmp70, %tmp71" [matrix_mult.cpp:16]   --->   Operation 552 'add' 'tmp_8_4_3_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 553 [1/1] (2.07ns)   --->   "%tmp_8_4_4_4 = add i16 %tmp73, %tmp74" [matrix_mult.cpp:16]   --->   Operation 553 'add' 'tmp_8_4_4_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 554 [1/1] (0.00ns)   --->   "%prod_addr_12 = getelementptr [25 x i16]* %prod, i64 0, i64 12" [matrix_mult.cpp:13]   --->   Operation 554 'getelementptr' 'prod_addr_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 555 [1/1] (0.00ns)   --->   "%prod_addr_13 = getelementptr [25 x i16]* %prod, i64 0, i64 13" [matrix_mult.cpp:13]   --->   Operation 555 'getelementptr' 'prod_addr_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 556 [1/1] (2.32ns)   --->   "store i16 %tmp_8_2_2_4, i16* %prod_addr_12, align 2" [matrix_mult.cpp:16]   --->   Operation 556 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_18 : Operation 557 [1/1] (2.32ns)   --->   "store i16 %tmp_8_2_3_4, i16* %prod_addr_13, align 2" [matrix_mult.cpp:16]   --->   Operation 557 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>

State 19 <SV = 18> <Delay = 2.32>
ST_19 : Operation 558 [1/1] (0.00ns)   --->   "%prod_addr_14 = getelementptr [25 x i16]* %prod, i64 0, i64 14" [matrix_mult.cpp:13]   --->   Operation 558 'getelementptr' 'prod_addr_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 559 [1/1] (0.00ns)   --->   "%prod_addr_15 = getelementptr [25 x i16]* %prod, i64 0, i64 15" [matrix_mult.cpp:13]   --->   Operation 559 'getelementptr' 'prod_addr_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 560 [1/1] (2.32ns)   --->   "store i16 %tmp_8_2_4_4, i16* %prod_addr_14, align 2" [matrix_mult.cpp:16]   --->   Operation 560 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_19 : Operation 561 [1/1] (2.32ns)   --->   "store i16 %tmp_8_3_0_4, i16* %prod_addr_15, align 2" [matrix_mult.cpp:16]   --->   Operation 561 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 562 [1/1] (0.00ns)   --->   "%prod_addr_16 = getelementptr [25 x i16]* %prod, i64 0, i64 16" [matrix_mult.cpp:13]   --->   Operation 562 'getelementptr' 'prod_addr_16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 563 [1/1] (0.00ns)   --->   "%prod_addr_17 = getelementptr [25 x i16]* %prod, i64 0, i64 17" [matrix_mult.cpp:13]   --->   Operation 563 'getelementptr' 'prod_addr_17' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 564 [1/1] (2.32ns)   --->   "store i16 %tmp_8_3_1_4, i16* %prod_addr_16, align 2" [matrix_mult.cpp:16]   --->   Operation 564 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_20 : Operation 565 [1/1] (2.32ns)   --->   "store i16 %tmp_8_3_2_4, i16* %prod_addr_17, align 2" [matrix_mult.cpp:16]   --->   Operation 565 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>

State 21 <SV = 20> <Delay = 2.32>
ST_21 : Operation 566 [1/1] (0.00ns)   --->   "%prod_addr_18 = getelementptr [25 x i16]* %prod, i64 0, i64 18" [matrix_mult.cpp:13]   --->   Operation 566 'getelementptr' 'prod_addr_18' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 567 [1/1] (0.00ns)   --->   "%prod_addr_19 = getelementptr [25 x i16]* %prod, i64 0, i64 19" [matrix_mult.cpp:13]   --->   Operation 567 'getelementptr' 'prod_addr_19' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 568 [1/1] (2.32ns)   --->   "store i16 %tmp_8_3_3_4, i16* %prod_addr_18, align 2" [matrix_mult.cpp:16]   --->   Operation 568 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_21 : Operation 569 [1/1] (2.32ns)   --->   "store i16 %tmp_8_3_4_4, i16* %prod_addr_19, align 2" [matrix_mult.cpp:16]   --->   Operation 569 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>

State 22 <SV = 21> <Delay = 2.32>
ST_22 : Operation 570 [1/1] (0.00ns)   --->   "%prod_addr_20 = getelementptr [25 x i16]* %prod, i64 0, i64 20" [matrix_mult.cpp:13]   --->   Operation 570 'getelementptr' 'prod_addr_20' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 571 [1/1] (0.00ns)   --->   "%prod_addr_21 = getelementptr [25 x i16]* %prod, i64 0, i64 21" [matrix_mult.cpp:13]   --->   Operation 571 'getelementptr' 'prod_addr_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 572 [1/1] (2.32ns)   --->   "store i16 %tmp_8_4_0_4, i16* %prod_addr_20, align 2" [matrix_mult.cpp:16]   --->   Operation 572 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_22 : Operation 573 [1/1] (2.32ns)   --->   "store i16 %tmp_8_4_1_4, i16* %prod_addr_21, align 2" [matrix_mult.cpp:16]   --->   Operation 573 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>

State 23 <SV = 22> <Delay = 2.32>
ST_23 : Operation 574 [1/1] (0.00ns)   --->   "%prod_addr_22 = getelementptr [25 x i16]* %prod, i64 0, i64 22" [matrix_mult.cpp:13]   --->   Operation 574 'getelementptr' 'prod_addr_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 575 [1/1] (0.00ns)   --->   "%prod_addr_23 = getelementptr [25 x i16]* %prod, i64 0, i64 23" [matrix_mult.cpp:13]   --->   Operation 575 'getelementptr' 'prod_addr_23' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 576 [1/1] (2.32ns)   --->   "store i16 %tmp_8_4_2_4, i16* %prod_addr_22, align 2" [matrix_mult.cpp:16]   --->   Operation 576 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_23 : Operation 577 [1/1] (2.32ns)   --->   "store i16 %tmp_8_4_3_4, i16* %prod_addr_23, align 2" [matrix_mult.cpp:16]   --->   Operation 577 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>

State 24 <SV = 23> <Delay = 2.32>
ST_24 : Operation 578 [1/1] (0.00ns)   --->   "%prod_addr_24 = getelementptr [25 x i16]* %prod, i64 0, i64 24" [matrix_mult.cpp:13]   --->   Operation 578 'getelementptr' 'prod_addr_24' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 579 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i40]* %b), !map !7"   --->   Operation 579 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 580 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i40]* %a), !map !34"   --->   Operation 580 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 581 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i16]* %prod), !map !55"   --->   Operation 581 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 582 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @matrix_mult_str) nounwind"   --->   Operation 582 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 583 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [matrix_mult.cpp:9]   --->   Operation 583 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 584 [1/1] (2.32ns)   --->   "store i16 %tmp_8_4_4_4, i16* %prod_addr_24, align 2" [matrix_mult.cpp:16]   --->   Operation 584 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_24 : Operation 585 [1/1] (0.00ns)   --->   "ret void" [matrix_mult.cpp:21]   --->   Operation 585 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('a_addr', matrix_mult.cpp:16) [34]  (0 ns)
	'load' operation ('a_load', matrix_mult.cpp:16) on array 'a' [35]  (2.32 ns)

 <State 2>: 3.37ns
The critical path consists of the following:
	'load' operation ('a_load', matrix_mult.cpp:16) on array 'a' [35]  (2.32 ns)
	'mul' operation ('tmp_7_0_1_3', matrix_mult.cpp:16) [81]  (1.05 ns)

 <State 3>: 4.17ns
The critical path consists of the following:
	'mul' operation ('tmp_7_0_1_4', matrix_mult.cpp:16) [84]  (4.17 ns)

 <State 4>: 4.17ns
The critical path consists of the following:
	'mul' operation ('tmp_7_0_2_4', matrix_mult.cpp:16) [106]  (4.17 ns)

 <State 5>: 4.17ns
The critical path consists of the following:
	'mul' operation ('tmp_7_0_4_4', matrix_mult.cpp:16) [150]  (4.17 ns)

 <State 6>: 4.17ns
The critical path consists of the following:
	'mul' operation ('tmp_7_2_2_4', matrix_mult.cpp:16) [254]  (4.17 ns)

 <State 7>: 4.17ns
The critical path consists of the following:
	'mul' operation ('tmp_7_3_1_4', matrix_mult.cpp:16) [306]  (4.17 ns)

 <State 8>: 4.17ns
The critical path consists of the following:
	'mul' operation ('tmp_7_4_0_4', matrix_mult.cpp:16) [358]  (4.17 ns)

 <State 9>: 4.17ns
The critical path consists of the following:
	'mul' operation ('tmp_19', matrix_mult.cpp:16) [42]  (4.17 ns)

 <State 10>: 4.17ns
The critical path consists of the following:
	'mul' operation ('tmp_7_0_3', matrix_mult.cpp:16) [116]  (4.17 ns)

 <State 11>: 4.17ns
The critical path consists of the following:
	'mul' operation ('tmp_7_1_2', matrix_mult.cpp:16) [188]  (4.17 ns)

 <State 12>: 4.17ns
The critical path consists of the following:
	'mul' operation ('tmp_7_2_1', matrix_mult.cpp:16) [240]  (4.17 ns)

 <State 13>: 4.17ns
The critical path consists of the following:
	'mul' operation ('tmp_7_3', matrix_mult.cpp:16) [284]  (4.17 ns)

 <State 14>: 4.17ns
The critical path consists of the following:
	'mul' operation ('tmp_7_3_4', matrix_mult.cpp:16) [332]  (4.17 ns)

 <State 15>: 4.17ns
The critical path consists of the following:
	'mul' operation ('tmp_7_4_3', matrix_mult.cpp:16) [384]  (4.17 ns)

 <State 16>: 3.02ns
The critical path consists of the following:
	'mul' operation ('tmp_7_4_2_2', matrix_mult.cpp:16) [376]  (0 ns)
	'add' operation ('tmp68', matrix_mult.cpp:16) [381]  (3.02 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('prod_addr_10', matrix_mult.cpp:13) [14]  (0 ns)
	'store' operation (matrix_mult.cpp:16) of variable 'tmp_8_2_0_4', matrix_mult.cpp:16 on array 'prod' [239]  (2.32 ns)

 <State 18>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('prod_addr_12', matrix_mult.cpp:13) [16]  (0 ns)
	'store' operation (matrix_mult.cpp:16) of variable 'tmp_8_2_2_4', matrix_mult.cpp:16 on array 'prod' [259]  (2.32 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('prod_addr_14', matrix_mult.cpp:13) [18]  (0 ns)
	'store' operation (matrix_mult.cpp:16) of variable 'tmp_8_2_4_4', matrix_mult.cpp:16 on array 'prod' [279]  (2.32 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('prod_addr_16', matrix_mult.cpp:13) [20]  (0 ns)
	'store' operation (matrix_mult.cpp:16) of variable 'tmp_8_3_1_4', matrix_mult.cpp:16 on array 'prod' [311]  (2.32 ns)

 <State 21>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('prod_addr_18', matrix_mult.cpp:13) [22]  (0 ns)
	'store' operation (matrix_mult.cpp:16) of variable 'tmp_8_3_3_4', matrix_mult.cpp:16 on array 'prod' [331]  (2.32 ns)

 <State 22>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('prod_addr_20', matrix_mult.cpp:13) [24]  (0 ns)
	'store' operation (matrix_mult.cpp:16) of variable 'tmp_8_4_0_4', matrix_mult.cpp:16 on array 'prod' [363]  (2.32 ns)

 <State 23>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('prod_addr_22', matrix_mult.cpp:13) [26]  (0 ns)
	'store' operation (matrix_mult.cpp:16) of variable 'tmp_8_4_2_4', matrix_mult.cpp:16 on array 'prod' [383]  (2.32 ns)

 <State 24>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('prod_addr_24', matrix_mult.cpp:13) [28]  (0 ns)
	'store' operation (matrix_mult.cpp:16) of variable 'tmp_8_4_4_4', matrix_mult.cpp:16 on array 'prod' [403]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
