// Seed: 3260942976
module module_0;
endmodule
module module_1 #(
    parameter id_3 = 32'd76,
    parameter id_4 = 32'd98
) (
    id_1,
    id_2,
    _id_3,
    _id_4
);
  inout wire _id_4;
  input wire _id_3;
  inout wire id_2;
  inout wire id_1;
  logic [7:0][-1 : -1 'b0] id_5;
  assign id_5[id_4 : id_3-id_4] = 1'b0;
  module_0 modCall_1 ();
  assign id_2 = id_1;
endmodule
module module_2 #(
    parameter id_1 = 32'd53,
    parameter id_2 = 32'd33
) (
    _id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout tri0 id_3;
  inout wire _id_2;
  inout wire _id_1;
  wire [~  id_1 : id_2] id_6;
  assign id_3 = -1;
  localparam id_7#(
      .id_8 (id_7),
      .id_9 (1),
      .id_10(id_8)
  ) = -1'b0;
  module_0 modCall_1 ();
endmodule
