# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2025, RapidFlex
# This file is distributed under the same license as the ArkAngel package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: ArkAngel 1.0.0\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-09-30 09:49+0800\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../source/manual/file_formats/arch_template_file.rst:4
msgid "Arch Template File (.xml)"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:6
msgid "The arch template file includes a list of files required to define an eFPGA fabric. The files are the starting point for users to develop their eFPGA fabrics. The arch template file is provided to import files when user selected a specific eFPGA architecture."
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:10
#: ../../source/manual/file_formats/arch_template_file.rst:304
msgid "An example of file is shown as follows."
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:16
msgid "Reserved Words"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:18
msgid "The reserved words can be used in defining file paths"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:22
msgid "The current working directory when running ArkAngel. This keyword will be replaced during runtime"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:26
msgid "The root path which starting ArkAngel"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:29
msgid "Synthesis Settings"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:31
msgid "Netlist synthesis settings can be defined under the node ``synth``."
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:33
msgid "For each PDK, dedicated synthesis settings can be defined under the node ``pdk``. If user defines a PDK which is not supported here, custom synthesis settings will be required. User should provide through command-line options"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:38
msgid "Specify the name of the PDK which can be found in the PDK configuration file. The dedicated synthesis settings can only be available when the name of PDK matches."
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:42
msgid "The root directory that contains all the SDC files required by netlist synthesis"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:46
msgid "The synthesis strategy file required to run netlist synthesis. See details in :ref:`file_format_synth_strategy_file`"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:50
msgid "The integer to specify the maximum number of fan-out which is allowed for configuration chain optimization"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:53
msgid "Floorplan Settings"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:55
msgid "eFPGA fabric floorplan settings can be defined under the node ``floorplan``."
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:57
msgid "For each PDK, dedicated floorplan settings can be defined under the node ``pdk``. If user defines a PDK which is not supported here, custom floorplan settings will be required. User should provide through command-line options"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:62
#: ../../source/manual/file_formats/arch_template_file.rst:79
msgid "Specify the name of the PDK which can be found in the PDK configuration file. The dedicated floorplan settings can only be available when the name of PDK matches."
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:66
msgid "The floorplan strategy file required to run coarse flooplanning which will applied to physical design steps. See details in :ref:`file_format_floorplan_strategy_file`"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:69
msgid "Qorso Tasks"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:71
msgid "QoR Extraction settings can be defined under the node ``qorso``. A number of QoR tasks can be defined under the node ``qorso``, each of which has dedicated settings"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:74
msgid "For each PDK, dedicated QoR tasks can be defined under the node ``pdk``. If user defines a PDK which is not supported here, custom QoR tasks will be required. User should provide through command-line options"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:83
msgid "A unique name of the task"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:87
msgid "The type of the task. Can be [ ``leakage`` | ``power`` | ``timing`` ]. Used to perform selective QoR extraction"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:91
msgid "The strategy file required to run the QoR task. See details in :ref:`file_format_qorso_strategy_file`"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:96
msgid "Built-in Corners"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:98
msgid "The built-in corners for each PDK can be defined under the node ``builtin_corner_map``. For each PDK, a list of corners can be defined under the node ``pdk``."
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:103
msgid "Specify the name of the PDK which can be found in the PDK configuration file. The built-in corners can only be available when the name of PDK matches."
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:107
msgid "Default name of the corner to be considered when not specified by user during the development flow. For each PDK, a default corner can be specified"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:109
msgid "For each corner, the following attributes can be defined."
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:113
msgid "The unique name of the corner. The corner-related timing files are under the node ``arch_timing`` of arch template (See details in :ref:`file_format_arch_template_file_arch_template`), which is only applicable to the ``ultimate`` fabric."
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:117
msgid "The corner name of a standard cell library. See details in :ref:`file_format_pdk_file`"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:121
msgid "The corner name to be used when naming SPEF files"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:126
msgid "Arch Templates"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:128
msgid "Architecture-level settings can be defined under the node ``arch_templates``."
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:132
msgid "The number of routing channel wires to be applied"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:134
msgid "The configuration file required to parse QoR metrics from OpenFPGA logs are defined under the node ``openfpga_stats_conf_file``. See detailes in the :ref:`file_format_openfpga_stats_conf_file``."
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:136
msgid "The configuration file required to parse error from OpenFPGA logs are defined under the node ``openfpga_error_conf_file``. See detailes in the :ref:`file_format_log_check_conf_file``."
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:138
msgid "The configuration file required to parse error from Yosys logs are defined under the node ``yosys_error_conf_file``. See detailes in the :ref:`file_format_log_check_conf_file``."
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:140
msgid "The arch timing files are defined under the node ``arch_timing`` which only works for the ``ultimate`` fabric."
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:142
msgid "The type of each arch timing file should matches the arch timing tag in the corner map (See details in :ref:`file_format_project_file_corner_map`)"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:144
msgid "The fabric ``dp`` for design planning is defined under the node ``dp``. The fabric ``ultimate`` for actual eFPGA is defined under the node ``ultimate``."
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:149
#: ../../source/manual/file_formats/arch_template_file.rst:204
#: ../../source/manual/file_formats/arch_template_file.rst:232
#: ../../source/manual/file_formats/arch_template_file.rst:252
#: ../../source/manual/file_formats/arch_template_file.rst:275
msgid "Define the path to specific type of file"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:153
#: ../../source/manual/file_formats/arch_template_file.rst:208
#: ../../source/manual/file_formats/arch_template_file.rst:215
#: ../../source/manual/file_formats/arch_template_file.rst:236
#: ../../source/manual/file_formats/arch_template_file.rst:256
#: ../../source/manual/file_formats/arch_template_file.rst:279
msgid "Can be one of the following:"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:155
msgid "``vpr_arch``: The VPR architecture description"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:156
msgid "``openfpga_arch``: The OpenFPGA architecture description"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:157
msgid "``openfpga_global_network_arch``: The OpenFPGA global signal network architecture description"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:158
msgid "``openfpga_clock_buffer_location_map``: The OpenFPGA clock buffer location map"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:159
msgid "``design_variable``: The design variables which are applicable to the vpr architecture and openfpga architecture files"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:162
msgid "Arch Generator"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:164
msgid "Each architecture template requires a architecture generator whose binary exectuable should be specified"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:168
msgid "Define the path to binary of the architecture generator"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:172
msgid "Specify the type of the binary executable. Valid type must be one of the types in the boot config file (See details in :ref:`file_format_boot_config_file_boot_type`)"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:176
msgid "Netlist Flags"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:178
msgid "Custom netlist flags can be defined under the node ``netlist_flags``. All the flags will be applied during netlist generation. The flags may be required from external IP files."
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:182
msgid "For each PDK, dedicated netlist flags can be defined under the node ``pdk``. If user defines a PDK which is not supported here, netlist flags may be defined through project file"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:187
msgid "Specify the name of the PDK which can be found in the PDK configuration file. The dedicated netlist flags can only be available when the name of PDK matches."
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:195
msgid "Specify the name of the flag"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:198
msgid "IP Files"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:200
msgid "External IP files can be defined under the node ``ips``."
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:210
msgid "``ip_rtl``: RTL-level netlists which be optimized during netlist synthesis"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:211
msgid "``ip_gl``: Gate-level netlists which should stay don't touch during netlist synthesis"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:217
msgid "``verilog``: Verilog netlist. Support Verilog-1991, Verilog-2001 and Verilog-2005 standards"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:218
msgid "``system_verilog``: System Verilog netlist."
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:220
msgid "If not specified, all the IP files are inferred by their file names:"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:222
msgid "``verilog``: file whose names end with ``.v`` or ``.v.gz``"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:223
msgid "``system_verilog``: file whose names end with ``.sv`` or ``.sv.gz``"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:226
msgid "OpenFPGA Settings"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:228
msgid "OpenFPGA setting files can be defined under the node ``openfpga_settings``."
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:238
msgid "``openfpga_sim_setting``: The openfpga simulation setting files"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:239
msgid "``openfpga_bitstream_setting``: The openfpga bitstream setting files"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:240
msgid "``tile_config``: The tile configuration file"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:241
msgid "``gclk_pcf``: The default pin constraints file for global network. This is applied when the benchmark does not have any global signals, such as clock, reset, *etc*."
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:242
msgid "``vpr_sdc``: The default SDC file for VPR. This is applied when the benchmark does not have one"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:243
msgid "``pcf``: The default pin constraints file. This is applied when the benchmark does not have one"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:246
msgid "OpenFPGA Scripts"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:248
msgid "OpenFPGA shell scripts can be defined under the node ``openfpga_shell_scripts``. These are scripts that are applied during development steps."
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:258
msgid "``generate_bitstream``: Script to generate golden bitstream for a benchmark"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:259
msgid "``generate_base_bitstream``: Script to generate golden base bitstream file for an architecture"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:260
msgid "``generate_device_data``: Script to generate device data caches for an architecture"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:261
msgid "``generate_init_module_names``: Scripts to generate reference module names for an architecture"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:262
msgid "``generate_init_fabric_key``: Scripts to generate reference fabric key for an architecture"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:263
msgid "``generate_io_coordinate``: Scripts to generate I/O coordinates for an architecture"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:264
msgid "``generate_fabric``: Scripts to generate RTL netlists for an architecture"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:265
msgid "``generate_preconfig_testbench``: Scripts to generate preconfigured testbenches for a benchmark"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:266
msgid "``generate_full_testbench``: Scripts to generate full testbenches for a benchmark"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:269
msgid "Yosys Scripts"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:271
msgid "Yosys scripts can be defined under the node ``yosys_scripts``. These are scripts that are applied during development steps."
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:281
msgid "``synthesis``: Script to generate golden bitstream for a benchmark"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:282
msgid "``sweep_k``: Script to sweep various number of LUT size for a pre-arch analysis"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:285
msgid "Netlist Makeup"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:287
msgid "Netlist makeup settings can be defined under the node ``netlist_makeup_key``"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:291
msgid "Specify the root directory for netlist makeup scripts"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:293
msgid "For each PDK, dedicated netlist makeup configuration can be defined under the node ``pdk``. If user defines a PDK which is not supported here, netlist flags may be defined through project file"
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:298
msgid "Specify the name of the PDK which can be found in the PDK configuration file. The dedicated netlist makeup configuration files can only be available when the name of PDK matches."
msgstr ""

#: ../../source/manual/file_formats/arch_template_file.rst:302
msgid "Specify the path to the buffer configuration file required for ccff makeup. This should be a relative path to the root path defined in this section"
msgstr ""
