-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\test_phase_voltages_without_delays\hdlsrc\test_phase_voltages_without_delays\test_phase_voltages_without_delays_src_MATLAB_Function1_block.vhd
-- Created: 2022-10-14 14:00:46
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: test_phase_voltages_without_delays_src_MATLAB_Function1_block
-- Source Path: test_phase_voltages_without_delays/Phase_voltages_per_switching_state1/MATLAB Function1
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY test_phase_voltages_without_delays_src_MATLAB_Function1_block IS
  PORT( u                                 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En20
        y                                 :   OUT   std_logic_vector(47 DOWNTO 0)  -- sfix48_En45
        );
END test_phase_voltages_without_delays_src_MATLAB_Function1_block;


ARCHITECTURE rtl OF test_phase_voltages_without_delays_src_MATLAB_Function1_block IS

  -- Signals
  SIGNAL u_signed                         : signed(23 DOWNTO 0);  -- sfix24_En20
  SIGNAL y_tmp                            : signed(47 DOWNTO 0);  -- sfix48_En45

BEGIN
  u_signed <= signed(u);

  y_tmp <= u_signed * to_signed(16#517CC1#, 24);

  y <= std_logic_vector(y_tmp);

END rtl;

