-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    layer4_out_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    layer4_out_num_data_valid : IN STD_LOGIC_VECTOR (12 downto 0);
    layer4_out_fifo_cap : IN STD_LOGIC_VECTOR (12 downto 0);
    layer4_out_empty_n : IN STD_LOGIC;
    layer4_out_read : OUT STD_LOGIC;
    layer5_out_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    layer5_out_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    layer5_out_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    layer5_out_full_n : IN STD_LOGIC;
    layer5_out_write : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC );
end;


architecture behav of myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv6_2D : STD_LOGIC_VECTOR (5 downto 0) := "101101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv12_844 : STD_LOGIC_VECTOR (11 downto 0) := "100001000100";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_FFFFFFFD : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111101";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal internal_ap_ready : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal icmp_ln55_reg_4184 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_reg_4184_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln55_1_reg_4382 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln55_1_reg_4382_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op645_write_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln109_fu_414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal sY : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pY : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pX : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sX : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_93 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_86 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_75 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_66 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_65 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_64 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_47 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_46 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_45 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_44 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_43 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_42 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_41 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_40 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_23 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_22 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_21 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_20 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_19 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_18 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_17 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_16 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_92 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_91 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_90 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_89 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_88 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_87 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_85 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_84 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_63 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_62 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_61 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_60 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_59 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_58 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_57 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_56 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_39 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_38 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_37 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_36 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_35 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_34 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_33 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_32 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_15 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_14 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_13 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_12 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_11 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_10 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_9 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_8 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_83 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_82 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_81 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_80 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_79 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_78 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_77 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_76 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_55 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_54 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_53 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_52 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_51 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_50 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_49 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_48 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_31 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_30 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_29 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_28 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_27 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_26 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_25 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_24 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_74 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_73 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_72 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_71 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_70 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_69 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_68 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_67 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_23_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_23_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_23_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_22_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_22_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_22_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_22_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_21_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_21_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_21_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_21_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_20_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_20_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_20_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_20_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_19_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_19_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_19_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_19_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_18_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_18_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_18_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_18_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal layer5_out_blk_n : STD_LOGIC;
    signal icmp_ln109_reg_4180 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln55_fu_430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_reg_4184_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_2_fu_444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_2_reg_4188 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_3_fu_450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_3_reg_4193 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_fu_462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_4198 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_fu_516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_reg_4202 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_20_fu_539_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_20_reg_4206 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_115_reg_4213 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_17_reg_4220 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_18_reg_4227 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_15_reg_4234 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_16_reg_4241 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_31_reg_4248 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_33_reg_4255 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_11_reg_4262 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_7_reg_4269 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_27_reg_4277 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_23_reg_4284 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_36_reg_4292 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_39_reg_4299 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_43_reg_4307 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_47_reg_4314 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_55_reg_4322 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_59_reg_4329 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_67_reg_4337 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_71_reg_4344 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_79_reg_4352 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_83_reg_4359 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_91_reg_4367 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_95_reg_4374 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln55_1_fu_787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_6_fu_1962_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_6_reg_4386 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_13_fu_2098_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_13_reg_4392 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_21_fu_2236_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_21_reg_4398 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_28_fu_2372_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_28_reg_4404 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_36_fu_2510_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_36_reg_4410 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_43_fu_2646_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_43_reg_4416 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_51_fu_2784_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_51_reg_4422 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_58_fu_2920_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_58_reg_4428 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_66_fu_3058_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_66_reg_4434 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_73_fu_3194_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_73_reg_4440 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_81_fu_3332_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_81_reg_4446 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_88_fu_3468_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_88_reg_4452 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_96_fu_3606_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_96_reg_4458 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_103_fu_3742_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_103_reg_4464 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_111_fu_3880_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_111_reg_4470 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_118_fu_4016_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_118_reg_4476 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_storemerge_phi_fu_399_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln86_fu_811_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_storemerge_reg_395 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge_reg_395 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln80_fu_510_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln76_fu_456_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln91_fu_482_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten_fu_378 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln109_fu_420_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal select_ln91_fu_474_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln55_fu_783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_1_fu_777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln86_fu_797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln86_fu_803_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1651_fu_1832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_fu_1838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_1_fu_1852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_1_fu_1858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_fu_1844_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_1_fu_1864_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_2_fu_1872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_2_fu_1878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_3_fu_1892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_3_fu_1898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_4_fu_1912_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_4_fu_1917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_3_fu_1904_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_4_fu_1923_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_5_fu_1930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_5_fu_1936_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_2_fu_1884_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_5_fu_1942_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_6_fu_1950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_6_fu_1956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_7_fu_1970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_7_fu_1976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_8_fu_1990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_8_fu_1995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_7_fu_1982_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_8_fu_2001_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_9_fu_2008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_9_fu_2014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_10_fu_2028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_10_fu_2034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_11_fu_2048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_11_fu_2053_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_10_fu_2040_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_11_fu_2059_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_12_fu_2066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_12_fu_2072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_9_fu_2020_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_12_fu_2078_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_13_fu_2086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_13_fu_2092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_15_fu_2106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_15_fu_2112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_16_fu_2126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_16_fu_2132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_15_fu_2118_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_16_fu_2138_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_17_fu_2146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_17_fu_2152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_18_fu_2166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_18_fu_2172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_19_fu_2186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_19_fu_2191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_18_fu_2178_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_19_fu_2197_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_20_fu_2204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_20_fu_2210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_17_fu_2158_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_20_fu_2216_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_21_fu_2224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_21_fu_2230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_22_fu_2244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_22_fu_2250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_23_fu_2264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_23_fu_2269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_22_fu_2256_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_23_fu_2275_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_24_fu_2282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_24_fu_2288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_25_fu_2302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_25_fu_2308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_26_fu_2322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_26_fu_2327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_25_fu_2314_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_26_fu_2333_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_27_fu_2340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_27_fu_2346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_24_fu_2294_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_27_fu_2352_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_28_fu_2360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_28_fu_2366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_30_fu_2380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_30_fu_2386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_31_fu_2400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_31_fu_2406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_30_fu_2392_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_31_fu_2412_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_32_fu_2420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_32_fu_2426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_33_fu_2440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_33_fu_2446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_34_fu_2460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_34_fu_2465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_33_fu_2452_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_34_fu_2471_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_35_fu_2478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_35_fu_2484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_32_fu_2432_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_35_fu_2490_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_36_fu_2498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_36_fu_2504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_37_fu_2518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_37_fu_2524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_38_fu_2538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_38_fu_2543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_37_fu_2530_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_38_fu_2549_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_39_fu_2556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_39_fu_2562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_40_fu_2576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_40_fu_2582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_41_fu_2596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_41_fu_2601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_40_fu_2588_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_41_fu_2607_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_42_fu_2614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_42_fu_2620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_39_fu_2568_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_42_fu_2626_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_43_fu_2634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_43_fu_2640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_45_fu_2654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_45_fu_2660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_46_fu_2674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_46_fu_2680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_45_fu_2666_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_46_fu_2686_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_47_fu_2694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_47_fu_2700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_48_fu_2714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_48_fu_2720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_49_fu_2734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_49_fu_2739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_48_fu_2726_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_49_fu_2745_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_50_fu_2752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_50_fu_2758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_47_fu_2706_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_50_fu_2764_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_51_fu_2772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_51_fu_2778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_52_fu_2792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_52_fu_2798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_53_fu_2812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_53_fu_2817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_52_fu_2804_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_53_fu_2823_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_54_fu_2830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_54_fu_2836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_55_fu_2850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_55_fu_2856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_56_fu_2870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_56_fu_2875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_55_fu_2862_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_56_fu_2881_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_57_fu_2888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_57_fu_2894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_54_fu_2842_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_57_fu_2900_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_58_fu_2908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_58_fu_2914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_60_fu_2928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_60_fu_2934_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_61_fu_2948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_61_fu_2954_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_60_fu_2940_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_61_fu_2960_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_62_fu_2968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_62_fu_2974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_63_fu_2988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_63_fu_2994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_64_fu_3008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_64_fu_3013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_63_fu_3000_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_64_fu_3019_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_65_fu_3026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_65_fu_3032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_62_fu_2980_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_65_fu_3038_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_66_fu_3046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_66_fu_3052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_67_fu_3066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_67_fu_3072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_68_fu_3086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_68_fu_3091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_67_fu_3078_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_68_fu_3097_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_69_fu_3104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_69_fu_3110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_70_fu_3124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_70_fu_3130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_71_fu_3144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_71_fu_3149_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_70_fu_3136_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_71_fu_3155_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_72_fu_3162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_72_fu_3168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_69_fu_3116_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_72_fu_3174_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_73_fu_3182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_73_fu_3188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_75_fu_3202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_75_fu_3208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_76_fu_3222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_76_fu_3228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_75_fu_3214_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_76_fu_3234_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_77_fu_3242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_77_fu_3248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_78_fu_3262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_78_fu_3268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_79_fu_3282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_79_fu_3287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_78_fu_3274_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_79_fu_3293_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_80_fu_3300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_80_fu_3306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_77_fu_3254_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_80_fu_3312_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_81_fu_3320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_81_fu_3326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_82_fu_3340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_82_fu_3346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_83_fu_3360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_83_fu_3365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_82_fu_3352_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_83_fu_3371_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_84_fu_3378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_84_fu_3384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_85_fu_3398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_85_fu_3404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_86_fu_3418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_86_fu_3423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_85_fu_3410_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_86_fu_3429_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_87_fu_3436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_87_fu_3442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_84_fu_3390_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_87_fu_3448_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_88_fu_3456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_88_fu_3462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_90_fu_3476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_90_fu_3482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_91_fu_3496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_91_fu_3502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_90_fu_3488_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_91_fu_3508_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_92_fu_3516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_92_fu_3522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_93_fu_3536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_93_fu_3542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_94_fu_3556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_94_fu_3561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_93_fu_3548_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_94_fu_3567_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_95_fu_3574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_95_fu_3580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_92_fu_3528_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_95_fu_3586_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_96_fu_3594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_96_fu_3600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_97_fu_3614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_97_fu_3620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_98_fu_3634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_98_fu_3639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_97_fu_3626_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_98_fu_3645_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_99_fu_3652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_99_fu_3658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_100_fu_3672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_100_fu_3678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_101_fu_3692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_101_fu_3697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_100_fu_3684_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_101_fu_3703_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_102_fu_3710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_102_fu_3716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_99_fu_3664_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_102_fu_3722_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_103_fu_3730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_103_fu_3736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_105_fu_3750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_105_fu_3756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_106_fu_3770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_106_fu_3776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_105_fu_3762_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_106_fu_3782_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_107_fu_3790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_107_fu_3796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_108_fu_3810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_108_fu_3816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_109_fu_3830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_109_fu_3835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_108_fu_3822_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_109_fu_3841_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_110_fu_3848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_110_fu_3854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_107_fu_3802_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_110_fu_3860_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_111_fu_3868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_111_fu_3874_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_112_fu_3888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_112_fu_3894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_113_fu_3908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_113_fu_3913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_112_fu_3900_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_113_fu_3919_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_114_fu_3926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_114_fu_3932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_115_fu_3946_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_115_fu_3952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_116_fu_3966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_116_fu_3971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_115_fu_3958_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_116_fu_3977_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_117_fu_3984_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_117_fu_3990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_114_fu_3938_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_117_fu_3996_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_118_fu_4004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_118_fu_4010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_14_fu_4024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_14_fu_4028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_29_fu_4040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_29_fu_4044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_44_fu_4056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_44_fu_4060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_59_fu_4072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_59_fu_4076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_74_fu_4088_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_74_fu_4092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_89_fu_4104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_89_fu_4108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_104_fu_4120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_104_fu_4124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_119_fu_4136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_119_fu_4140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_pack_data_7_fu_4146_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_6_fu_4130_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_5_fu_4114_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_4_fu_4098_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_3_fu_4082_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_2_fu_4066_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_1_fu_4050_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_fu_4034_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_547 : BOOLEAN;
    signal ap_condition_545 : BOOLEAN;
    signal ap_condition_791 : BOOLEAN;
    signal ap_condition_571 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nfYi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component myproject_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_23_U : component myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nfYi
    generic map (
        DataWidth => 8,
        AddressRange => 46,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2D,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_23_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_23_we0,
        d0 => pool_window_V_20_fu_539_p1,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_23_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_U : component myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nfYi
    generic map (
        DataWidth => 8,
        AddressRange => 46,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2D,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_23_q0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_U : component myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nfYi
    generic map (
        DataWidth => 8,
        AddressRange => 46,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2D,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_we0,
        d0 => pool_window_V_7_reg_4269,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_22_U : component myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nfYi
    generic map (
        DataWidth => 8,
        AddressRange => 46,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2D,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_22_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_22_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_22_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_22_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_U : component myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nfYi
    generic map (
        DataWidth => 8,
        AddressRange => 46,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2D,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_22_q0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_U : component myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nfYi
    generic map (
        DataWidth => 8,
        AddressRange => 46,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2D,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_we0,
        d0 => pool_window_V_23_reg_4284,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_21_U : component myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nfYi
    generic map (
        DataWidth => 8,
        AddressRange => 46,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2D,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_21_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_21_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_21_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_21_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_U : component myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nfYi
    generic map (
        DataWidth => 8,
        AddressRange => 46,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2D,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_21_q0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_U : component myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nfYi
    generic map (
        DataWidth => 8,
        AddressRange => 46,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2D,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_we0,
        d0 => pool_window_V_39_reg_4299,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_20_U : component myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nfYi
    generic map (
        DataWidth => 8,
        AddressRange => 46,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2D,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_20_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_20_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_20_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_20_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_U : component myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nfYi
    generic map (
        DataWidth => 8,
        AddressRange => 46,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2D,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_20_q0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_U : component myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nfYi
    generic map (
        DataWidth => 8,
        AddressRange => 46,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2D,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_we0,
        d0 => pool_window_V_47_reg_4314,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_19_U : component myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nfYi
    generic map (
        DataWidth => 8,
        AddressRange => 46,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2D,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_19_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_19_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_19_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_19_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_U : component myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nfYi
    generic map (
        DataWidth => 8,
        AddressRange => 46,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2D,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_19_q0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_U : component myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nfYi
    generic map (
        DataWidth => 8,
        AddressRange => 46,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2D,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_we0,
        d0 => pool_window_V_59_reg_4329,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_18_U : component myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nfYi
    generic map (
        DataWidth => 8,
        AddressRange => 46,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2D,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_18_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_18_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_18_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_18_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_U : component myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nfYi
    generic map (
        DataWidth => 8,
        AddressRange => 46,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2D,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_18_q0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_U : component myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nfYi
    generic map (
        DataWidth => 8,
        AddressRange => 46,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2D,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_we0,
        d0 => pool_window_V_71_reg_4344,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_U : component myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nfYi
    generic map (
        DataWidth => 8,
        AddressRange => 46,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2D,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_U : component myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nfYi
    generic map (
        DataWidth => 8,
        AddressRange => 46,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2D,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_q0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_U : component myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nfYi
    generic map (
        DataWidth => 8,
        AddressRange => 46,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2D,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_we0,
        d0 => pool_window_V_83_reg_4359,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_U : component myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nfYi
    generic map (
        DataWidth => 8,
        AddressRange => 46,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2D,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_U : component myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nfYi
    generic map (
        DataWidth => 8,
        AddressRange => 46,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2D,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_q0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_U : component myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nfYi
    generic map (
        DataWidth => 8,
        AddressRange => 46,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2D,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_we0,
        d0 => pool_window_V_95_reg_4374,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_q0);

    flow_control_loop_pipe_U : component myproject_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => real_start,
        ap_ready => internal_ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_storemerge_reg_395_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_545)) then
                if ((ap_const_boolean_1 = ap_condition_547)) then 
                    ap_phi_reg_pp0_iter1_storemerge_reg_395 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_storemerge_reg_395 <= ap_phi_reg_pp0_iter0_storemerge_reg_395;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_378_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_545)) then
                if ((icmp_ln109_fu_414_p2 = ap_const_lv1_0)) then 
                    indvar_flatten_fu_378 <= add_ln109_fu_420_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_378 <= ap_const_lv12_0;
                end if;
            end if; 
        end if;
    end process;

    pX_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_791)) then
                if ((icmp_ln76_fu_462_p2 = ap_const_lv1_1)) then 
                    pX <= ap_const_lv32_0;
                elsif ((icmp_ln76_fu_462_p2 = ap_const_lv1_0)) then 
                    pX <= add_ln76_fu_456_p2;
                end if;
            end if; 
        end if;
    end process;

    pY_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_571)) then
                if ((icmp_ln80_fu_516_p2 = ap_const_lv1_1)) then 
                    pY <= ap_const_lv32_0;
                elsif ((icmp_ln80_fu_516_p2 = ap_const_lv1_0)) then 
                    pY <= add_ln80_fu_510_p2;
                end if;
            end if; 
        end if;
    end process;

    sX_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_791)) then
                if ((icmp_ln76_fu_462_p2 = ap_const_lv1_1)) then 
                    sX <= ap_const_lv32_0;
                elsif ((icmp_ln76_fu_462_p2 = ap_const_lv1_0)) then 
                    sX <= add_ln91_fu_482_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln55_reg_4184 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln55_1_reg_4382 <= and_ln55_1_fu_787_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                and_ln55_1_reg_4382_pp0_iter2_reg <= and_ln55_1_reg_4382;
                icmp_ln55_reg_4184_pp0_iter2_reg <= icmp_ln55_reg_4184_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln109_reg_4180 <= icmp_ln109_fu_414_p2;
                icmp_ln55_reg_4184_pp0_iter1_reg <= icmp_ln55_reg_4184;
                pool_window_V_115_reg_4213 <= layer4_out_dout(55 downto 48);
                pool_window_V_11_reg_4262 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_23_q0;
                pool_window_V_15_reg_4234 <= layer4_out_dout(23 downto 16);
                pool_window_V_16_reg_4241 <= layer4_out_dout(31 downto 24);
                pool_window_V_17_reg_4220 <= layer4_out_dout(63 downto 56);
                pool_window_V_18_reg_4227 <= layer4_out_dout(15 downto 8);
                pool_window_V_20_reg_4206 <= pool_window_V_20_fu_539_p1;
                pool_window_V_23_reg_4284 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_q0;
                pool_window_V_27_reg_4277 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_22_q0;
                pool_window_V_31_reg_4248 <= layer4_out_dout(39 downto 32);
                pool_window_V_33_reg_4255 <= layer4_out_dout(47 downto 40);
                pool_window_V_36_reg_4292 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_21_q0;
                pool_window_V_39_reg_4299 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_q0;
                pool_window_V_43_reg_4307 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_20_q0;
                pool_window_V_47_reg_4314 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_q0;
                pool_window_V_55_reg_4322 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_19_q0;
                pool_window_V_59_reg_4329 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_q0;
                pool_window_V_67_reg_4337 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_18_q0;
                pool_window_V_71_reg_4344 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_q0;
                pool_window_V_79_reg_4352 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_q0;
                pool_window_V_7_reg_4269 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_q0;
                pool_window_V_83_reg_4359 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_q0;
                pool_window_V_91_reg_4367 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_q0;
                pool_window_V_95_reg_4374 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_fu_414_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln55_fu_430_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln55_2_reg_4188 <= icmp_ln55_2_fu_444_p2;
                icmp_ln55_3_reg_4193 <= icmp_ln55_3_fu_450_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_fu_414_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln55_reg_4184 <= icmp_ln55_fu_430_p2;
                icmp_ln76_reg_4198 <= icmp_ln76_fu_462_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_fu_414_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln76_fu_462_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln80_reg_4202 <= icmp_ln80_fu_516_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap <= pool_window_V_91_reg_4367;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_1 <= pool_window_V_79_reg_4352;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_10 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_2;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_11 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_3;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_12 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_4;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_13 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_5;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_14 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_6;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_15 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_7;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_16 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_8;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_17 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_9;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_18 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_10;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_19 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_11;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_2 <= pool_window_V_67_reg_4337;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_20 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_12;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_21 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_13;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_22 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_14;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_23 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_15;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_24 <= pool_window_V_95_reg_4374;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_25 <= pool_window_V_83_reg_4359;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_26 <= pool_window_V_71_reg_4344;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_27 <= pool_window_V_59_reg_4329;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_28 <= pool_window_V_47_reg_4314;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_29 <= pool_window_V_39_reg_4299;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_3 <= pool_window_V_55_reg_4322;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_30 <= pool_window_V_23_reg_4284;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_31 <= pool_window_V_7_reg_4269;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_32 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_24;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_33 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_25;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_34 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_26;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_35 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_27;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_36 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_28;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_37 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_29;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_38 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_30;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_39 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_31;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_4 <= pool_window_V_43_reg_4307;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_40 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_32;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_41 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_33;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_42 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_34;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_43 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_35;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_44 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_36;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_45 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_37;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_46 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_38;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_47 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_39;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_48 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_49 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_5 <= pool_window_V_36_reg_4292;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_50 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_51 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_52 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_53 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_54 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_55 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_56 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_48;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_57 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_49;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_58 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_50;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_59 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_51;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_6 <= pool_window_V_27_reg_4277;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_60 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_52;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_61 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_53;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_62 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_54;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_63 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_55;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_64 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_56;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_65 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_57;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_66 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_58;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_67 <= pool_window_V_17_reg_4220;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_68 <= pool_window_V_115_reg_4213;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_69 <= pool_window_V_33_reg_4255;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_7 <= pool_window_V_11_reg_4262;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_70 <= pool_window_V_31_reg_4248;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_71 <= pool_window_V_16_reg_4241;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_72 <= pool_window_V_15_reg_4234;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_73 <= pool_window_V_18_reg_4227;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_74 <= pool_window_V_20_reg_4206;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_75 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_59;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_76 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_67;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_77 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_68;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_78 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_69;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_79 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_70;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_8 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_80 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_71;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_81 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_72;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_82 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_73;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_83 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_74;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_84 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_76;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_85 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_77;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_86 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_60;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_87 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_78;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_88 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_79;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_89 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_80;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_9 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_1;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_90 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_81;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_91 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_82;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_92 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_83;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_93 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_61;
                void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_62;
                void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_63;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln76_reg_4198 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                sY <= ap_phi_mux_storemerge_phi_fu_399_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln55_1_reg_4382) and (icmp_ln55_reg_4184_pp0_iter1_reg = ap_const_lv1_1))) then
                select_ln65_103_reg_4464 <= select_ln65_103_fu_3742_p3;
                select_ln65_111_reg_4470 <= select_ln65_111_fu_3880_p3;
                select_ln65_118_reg_4476 <= select_ln65_118_fu_4016_p3;
                select_ln65_13_reg_4392 <= select_ln65_13_fu_2098_p3;
                select_ln65_21_reg_4398 <= select_ln65_21_fu_2236_p3;
                select_ln65_28_reg_4404 <= select_ln65_28_fu_2372_p3;
                select_ln65_36_reg_4410 <= select_ln65_36_fu_2510_p3;
                select_ln65_43_reg_4416 <= select_ln65_43_fu_2646_p3;
                select_ln65_51_reg_4422 <= select_ln65_51_fu_2784_p3;
                select_ln65_58_reg_4428 <= select_ln65_58_fu_2920_p3;
                select_ln65_66_reg_4434 <= select_ln65_66_fu_3058_p3;
                select_ln65_6_reg_4386 <= select_ln65_6_fu_1962_p3;
                select_ln65_73_reg_4440 <= select_ln65_73_fu_3194_p3;
                select_ln65_81_reg_4446 <= select_ln65_81_fu_3332_p3;
                select_ln65_88_reg_4452 <= select_ln65_88_fu_3468_p3;
                select_ln65_96_reg_4458 <= select_ln65_96_fu_3606_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln109_fu_420_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv12_1));
    add_ln76_fu_456_p2 <= std_logic_vector(unsigned(pX) + unsigned(ap_const_lv32_1));
    add_ln80_fu_510_p2 <= std_logic_vector(unsigned(pY) + unsigned(ap_const_lv32_1));
    add_ln86_fu_811_p2 <= std_logic_vector(unsigned(sY) + unsigned(select_ln86_fu_803_p3));
    add_ln91_fu_482_p2 <= std_logic_vector(unsigned(sX) + unsigned(select_ln91_fu_474_p3));
    and_ln55_1_fu_787_p2 <= (icmp_ln55_1_fu_777_p2 and and_ln55_fu_783_p2);
    and_ln55_fu_783_p2 <= (icmp_ln55_3_reg_4193 and icmp_ln55_2_reg_4188);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_done_reg, layer4_out_empty_n, layer5_out_full_n, ap_predicate_op645_write_state4, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op645_write_state4 = ap_const_boolean_1) and (layer5_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((layer4_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_done_reg, layer4_out_empty_n, layer5_out_full_n, ap_predicate_op645_write_state4, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op645_write_state4 = ap_const_boolean_1) and (layer5_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((layer4_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_done_reg, layer4_out_empty_n, layer5_out_full_n, ap_predicate_op645_write_state4, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op645_write_state4 = ap_const_boolean_1) and (layer5_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((layer4_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(layer4_out_empty_n)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (layer4_out_empty_n = ap_const_logic_0);
    end process;

        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter3_assign_proc : process(layer5_out_full_n, ap_predicate_op645_write_state4)
    begin
                ap_block_state4_pp0_stage0_iter3 <= ((ap_predicate_op645_write_state4 = ap_const_boolean_1) and (layer5_out_full_n = ap_const_logic_0));
    end process;


    ap_condition_545_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_545 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_547_assign_proc : process(icmp_ln109_fu_414_p2, icmp_ln76_fu_462_p2, icmp_ln80_fu_516_p2)
    begin
                ap_condition_547 <= ((icmp_ln109_fu_414_p2 = ap_const_lv1_0) and (icmp_ln80_fu_516_p2 = ap_const_lv1_1) and (icmp_ln76_fu_462_p2 = ap_const_lv1_1));
    end process;


    ap_condition_571_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_414_p2, ap_block_pp0_stage0_11001, icmp_ln76_fu_462_p2, ap_start_int)
    begin
                ap_condition_571 <= ((icmp_ln109_fu_414_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln76_fu_462_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_791_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_414_p2, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_791 <= ((icmp_ln109_fu_414_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln109_fu_414_p2, ap_start_int)
    begin
        if (((icmp_ln109_fu_414_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_storemerge_phi_fu_399_p4_assign_proc : process(icmp_ln109_reg_4180, icmp_ln76_reg_4198, icmp_ln80_reg_4202, add_ln86_fu_811_p2, ap_phi_reg_pp0_iter1_storemerge_reg_395)
    begin
        if (((icmp_ln80_reg_4202 = ap_const_lv1_0) and (icmp_ln76_reg_4198 = ap_const_lv1_1) and (icmp_ln109_reg_4180 = ap_const_lv1_0))) then 
            ap_phi_mux_storemerge_phi_fu_399_p4 <= add_ln86_fu_811_p2;
        else 
            ap_phi_mux_storemerge_phi_fu_399_p4 <= ap_phi_reg_pp0_iter1_storemerge_reg_395;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_storemerge_reg_395 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op645_write_state4_assign_proc : process(icmp_ln55_reg_4184_pp0_iter2_reg, and_ln55_1_reg_4382_pp0_iter2_reg)
    begin
                ap_predicate_op645_write_state4 <= ((ap_const_lv1_1 = and_ln55_1_reg_4382_pp0_iter2_reg) and (icmp_ln55_reg_4184_pp0_iter2_reg = ap_const_lv1_1));
    end process;

    ap_ready <= internal_ap_ready;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, indvar_flatten_fu_378, ap_loop_init, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv12_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_378;
        end if; 
    end process;

    icmp_ln109_fu_414_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv12_844) else "0";
    icmp_ln1651_100_fu_3672_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_85) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_77)) else "0";
    icmp_ln1651_101_fu_3692_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_68) < signed(pool_window_V_115_reg_4213)) else "0";
    icmp_ln1651_102_fu_3710_p2 <= "1" when (signed(select_ln65_100_fu_3684_p3) < signed(select_ln65_101_fu_3703_p3)) else "0";
    icmp_ln1651_103_fu_3730_p2 <= "1" when (signed(select_ln65_99_fu_3664_p3) < signed(select_ln65_102_fu_3722_p3)) else "0";
    icmp_ln1651_104_fu_4120_p2 <= "1" when (signed(select_ln65_96_reg_4458) < signed(select_ln65_103_reg_4464)) else "0";
    icmp_ln1651_105_fu_3750_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_64) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_56)) else "0";
    icmp_ln1651_106_fu_3770_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_48) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_q0)) else "0";
    icmp_ln1651_107_fu_3790_p2 <= "1" when (signed(select_ln65_105_fu_3762_p3) < signed(select_ln65_106_fu_3782_p3)) else "0";
    icmp_ln1651_108_fu_3810_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_40) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_32)) else "0";
    icmp_ln1651_109_fu_3830_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_24) < signed(pool_window_V_95_reg_4374)) else "0";
    icmp_ln1651_10_fu_2028_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_92) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_83)) else "0";
    icmp_ln1651_110_fu_3848_p2 <= "1" when (signed(select_ln65_108_fu_3822_p3) < signed(select_ln65_109_fu_3841_p3)) else "0";
    icmp_ln1651_111_fu_3868_p2 <= "1" when (signed(select_ln65_107_fu_3802_p3) < signed(select_ln65_110_fu_3860_p3)) else "0";
    icmp_ln1651_112_fu_3888_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_16) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_8)) else "0";
    icmp_ln1651_113_fu_3908_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap) < signed(pool_window_V_91_reg_4367)) else "0";
    icmp_ln1651_114_fu_3926_p2 <= "1" when (signed(select_ln65_112_fu_3900_p3) < signed(select_ln65_113_fu_3919_p3)) else "0";
    icmp_ln1651_115_fu_3946_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_84) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_76)) else "0";
    icmp_ln1651_116_fu_3966_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_67) < signed(pool_window_V_17_reg_4220)) else "0";
    icmp_ln1651_117_fu_3984_p2 <= "1" when (signed(select_ln65_115_fu_3958_p3) < signed(select_ln65_116_fu_3977_p3)) else "0";
    icmp_ln1651_118_fu_4004_p2 <= "1" when (signed(select_ln65_114_fu_3938_p3) < signed(select_ln65_117_fu_3996_p3)) else "0";
    icmp_ln1651_119_fu_4136_p2 <= "1" when (signed(select_ln65_111_reg_4470) < signed(select_ln65_118_reg_4476)) else "0";
    icmp_ln1651_11_fu_2048_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_74) < signed(pool_window_V_20_reg_4206)) else "0";
    icmp_ln1651_12_fu_2066_p2 <= "1" when (signed(select_ln65_10_fu_2040_p3) < signed(select_ln65_11_fu_2059_p3)) else "0";
    icmp_ln1651_13_fu_2086_p2 <= "1" when (signed(select_ln65_9_fu_2020_p3) < signed(select_ln65_12_fu_2078_p3)) else "0";
    icmp_ln1651_14_fu_4024_p2 <= "1" when (signed(select_ln65_6_reg_4386) < signed(select_ln65_13_reg_4392)) else "0";
    icmp_ln1651_15_fu_2106_p2 <= "1" when (signed(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_62)) else "0";
    icmp_ln1651_16_fu_2126_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_54) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_q0)) else "0";
    icmp_ln1651_17_fu_2146_p2 <= "1" when (signed(select_ln65_15_fu_2118_p3) < signed(select_ln65_16_fu_2138_p3)) else "0";
    icmp_ln1651_18_fu_2166_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_46) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_38)) else "0";
    icmp_ln1651_19_fu_2186_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_30) < signed(pool_window_V_23_reg_4284)) else "0";
    icmp_ln1651_1_fu_1852_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_55) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_q0)) else "0";
    icmp_ln1651_20_fu_2204_p2 <= "1" when (signed(select_ln65_18_fu_2178_p3) < signed(select_ln65_19_fu_2197_p3)) else "0";
    icmp_ln1651_21_fu_2224_p2 <= "1" when (signed(select_ln65_17_fu_2158_p3) < signed(select_ln65_20_fu_2216_p3)) else "0";
    icmp_ln1651_22_fu_2244_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_22) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_14)) else "0";
    icmp_ln1651_23_fu_2264_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_6) < signed(pool_window_V_27_reg_4277)) else "0";
    icmp_ln1651_24_fu_2282_p2 <= "1" when (signed(select_ln65_22_fu_2256_p3) < signed(select_ln65_23_fu_2275_p3)) else "0";
    icmp_ln1651_25_fu_2302_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_91) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_82)) else "0";
    icmp_ln1651_26_fu_2322_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_73) < signed(pool_window_V_18_reg_4227)) else "0";
    icmp_ln1651_27_fu_2340_p2 <= "1" when (signed(select_ln65_25_fu_2314_p3) < signed(select_ln65_26_fu_2333_p3)) else "0";
    icmp_ln1651_28_fu_2360_p2 <= "1" when (signed(select_ln65_24_fu_2294_p3) < signed(select_ln65_27_fu_2352_p3)) else "0";
    icmp_ln1651_29_fu_4040_p2 <= "1" when (signed(select_ln65_21_reg_4398) < signed(select_ln65_28_reg_4404)) else "0";
    icmp_ln1651_2_fu_1872_p2 <= "1" when (signed(select_ln65_fu_1844_p3) < signed(select_ln65_1_fu_1864_p3)) else "0";
    icmp_ln1651_30_fu_2380_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_93) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_61)) else "0";
    icmp_ln1651_31_fu_2400_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_53) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_q0)) else "0";
    icmp_ln1651_32_fu_2420_p2 <= "1" when (signed(select_ln65_30_fu_2392_p3) < signed(select_ln65_31_fu_2412_p3)) else "0";
    icmp_ln1651_33_fu_2440_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_45) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_37)) else "0";
    icmp_ln1651_34_fu_2460_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_29) < signed(pool_window_V_39_reg_4299)) else "0";
    icmp_ln1651_35_fu_2478_p2 <= "1" when (signed(select_ln65_33_fu_2452_p3) < signed(select_ln65_34_fu_2471_p3)) else "0";
    icmp_ln1651_36_fu_2498_p2 <= "1" when (signed(select_ln65_32_fu_2432_p3) < signed(select_ln65_35_fu_2490_p3)) else "0";
    icmp_ln1651_37_fu_2518_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_21) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_13)) else "0";
    icmp_ln1651_38_fu_2538_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_5) < signed(pool_window_V_36_reg_4292)) else "0";
    icmp_ln1651_39_fu_2556_p2 <= "1" when (signed(select_ln65_37_fu_2530_p3) < signed(select_ln65_38_fu_2549_p3)) else "0";
    icmp_ln1651_3_fu_1892_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_47) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_39)) else "0";
    icmp_ln1651_40_fu_2576_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_90) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_81)) else "0";
    icmp_ln1651_41_fu_2596_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_72) < signed(pool_window_V_15_reg_4234)) else "0";
    icmp_ln1651_42_fu_2614_p2 <= "1" when (signed(select_ln65_40_fu_2588_p3) < signed(select_ln65_41_fu_2607_p3)) else "0";
    icmp_ln1651_43_fu_2634_p2 <= "1" when (signed(select_ln65_39_fu_2568_p3) < signed(select_ln65_42_fu_2626_p3)) else "0";
    icmp_ln1651_44_fu_4056_p2 <= "1" when (signed(select_ln65_36_reg_4410) < signed(select_ln65_43_reg_4416)) else "0";
    icmp_ln1651_45_fu_2654_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_86) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_60)) else "0";
    icmp_ln1651_46_fu_2674_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_52) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_q0)) else "0";
    icmp_ln1651_47_fu_2694_p2 <= "1" when (signed(select_ln65_45_fu_2666_p3) < signed(select_ln65_46_fu_2686_p3)) else "0";
    icmp_ln1651_48_fu_2714_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_44) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_36)) else "0";
    icmp_ln1651_49_fu_2734_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_28) < signed(pool_window_V_47_reg_4314)) else "0";
    icmp_ln1651_4_fu_1912_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_31) < signed(pool_window_V_7_reg_4269)) else "0";
    icmp_ln1651_50_fu_2752_p2 <= "1" when (signed(select_ln65_48_fu_2726_p3) < signed(select_ln65_49_fu_2745_p3)) else "0";
    icmp_ln1651_51_fu_2772_p2 <= "1" when (signed(select_ln65_47_fu_2706_p3) < signed(select_ln65_50_fu_2764_p3)) else "0";
    icmp_ln1651_52_fu_2792_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_20) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_12)) else "0";
    icmp_ln1651_53_fu_2812_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_4) < signed(pool_window_V_43_reg_4307)) else "0";
    icmp_ln1651_54_fu_2830_p2 <= "1" when (signed(select_ln65_52_fu_2804_p3) < signed(select_ln65_53_fu_2823_p3)) else "0";
    icmp_ln1651_55_fu_2850_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_89) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_80)) else "0";
    icmp_ln1651_56_fu_2870_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_71) < signed(pool_window_V_16_reg_4241)) else "0";
    icmp_ln1651_57_fu_2888_p2 <= "1" when (signed(select_ln65_55_fu_2862_p3) < signed(select_ln65_56_fu_2881_p3)) else "0";
    icmp_ln1651_58_fu_2908_p2 <= "1" when (signed(select_ln65_54_fu_2842_p3) < signed(select_ln65_57_fu_2900_p3)) else "0";
    icmp_ln1651_59_fu_4072_p2 <= "1" when (signed(select_ln65_51_reg_4422) < signed(select_ln65_58_reg_4428)) else "0";
    icmp_ln1651_5_fu_1930_p2 <= "1" when (signed(select_ln65_3_fu_1904_p3) < signed(select_ln65_4_fu_1923_p3)) else "0";
    icmp_ln1651_60_fu_2928_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_75) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_59)) else "0";
    icmp_ln1651_61_fu_2948_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_51) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_q0)) else "0";
    icmp_ln1651_62_fu_2968_p2 <= "1" when (signed(select_ln65_60_fu_2940_p3) < signed(select_ln65_61_fu_2960_p3)) else "0";
    icmp_ln1651_63_fu_2988_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_43) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_35)) else "0";
    icmp_ln1651_64_fu_3008_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_27) < signed(pool_window_V_59_reg_4329)) else "0";
    icmp_ln1651_65_fu_3026_p2 <= "1" when (signed(select_ln65_63_fu_3000_p3) < signed(select_ln65_64_fu_3019_p3)) else "0";
    icmp_ln1651_66_fu_3046_p2 <= "1" when (signed(select_ln65_62_fu_2980_p3) < signed(select_ln65_65_fu_3038_p3)) else "0";
    icmp_ln1651_67_fu_3066_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_19) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_11)) else "0";
    icmp_ln1651_68_fu_3086_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_3) < signed(pool_window_V_55_reg_4322)) else "0";
    icmp_ln1651_69_fu_3104_p2 <= "1" when (signed(select_ln65_67_fu_3078_p3) < signed(select_ln65_68_fu_3097_p3)) else "0";
    icmp_ln1651_6_fu_1950_p2 <= "1" when (signed(select_ln65_2_fu_1884_p3) < signed(select_ln65_5_fu_1942_p3)) else "0";
    icmp_ln1651_70_fu_3124_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_88) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_79)) else "0";
    icmp_ln1651_71_fu_3144_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_70) < signed(pool_window_V_31_reg_4248)) else "0";
    icmp_ln1651_72_fu_3162_p2 <= "1" when (signed(select_ln65_70_fu_3136_p3) < signed(select_ln65_71_fu_3155_p3)) else "0";
    icmp_ln1651_73_fu_3182_p2 <= "1" when (signed(select_ln65_69_fu_3116_p3) < signed(select_ln65_72_fu_3174_p3)) else "0";
    icmp_ln1651_74_fu_4088_p2 <= "1" when (signed(select_ln65_66_reg_4434) < signed(select_ln65_73_reg_4440)) else "0";
    icmp_ln1651_75_fu_3202_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_66) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_58)) else "0";
    icmp_ln1651_76_fu_3222_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_50) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_q0)) else "0";
    icmp_ln1651_77_fu_3242_p2 <= "1" when (signed(select_ln65_75_fu_3214_p3) < signed(select_ln65_76_fu_3234_p3)) else "0";
    icmp_ln1651_78_fu_3262_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_42) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_34)) else "0";
    icmp_ln1651_79_fu_3282_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_26) < signed(pool_window_V_71_reg_4344)) else "0";
    icmp_ln1651_7_fu_1970_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_23) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_15)) else "0";
    icmp_ln1651_80_fu_3300_p2 <= "1" when (signed(select_ln65_78_fu_3274_p3) < signed(select_ln65_79_fu_3293_p3)) else "0";
    icmp_ln1651_81_fu_3320_p2 <= "1" when (signed(select_ln65_77_fu_3254_p3) < signed(select_ln65_80_fu_3312_p3)) else "0";
    icmp_ln1651_82_fu_3340_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_18) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_10)) else "0";
    icmp_ln1651_83_fu_3360_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_2) < signed(pool_window_V_67_reg_4337)) else "0";
    icmp_ln1651_84_fu_3378_p2 <= "1" when (signed(select_ln65_82_fu_3352_p3) < signed(select_ln65_83_fu_3371_p3)) else "0";
    icmp_ln1651_85_fu_3398_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_87) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_78)) else "0";
    icmp_ln1651_86_fu_3418_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_69) < signed(pool_window_V_33_reg_4255)) else "0";
    icmp_ln1651_87_fu_3436_p2 <= "1" when (signed(select_ln65_85_fu_3410_p3) < signed(select_ln65_86_fu_3429_p3)) else "0";
    icmp_ln1651_88_fu_3456_p2 <= "1" when (signed(select_ln65_84_fu_3390_p3) < signed(select_ln65_87_fu_3448_p3)) else "0";
    icmp_ln1651_89_fu_4104_p2 <= "1" when (signed(select_ln65_81_reg_4446) < signed(select_ln65_88_reg_4452)) else "0";
    icmp_ln1651_8_fu_1990_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_7) < signed(pool_window_V_11_reg_4262)) else "0";
    icmp_ln1651_90_fu_3476_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_65) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_57)) else "0";
    icmp_ln1651_91_fu_3496_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_49) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_q0)) else "0";
    icmp_ln1651_92_fu_3516_p2 <= "1" when (signed(select_ln65_90_fu_3488_p3) < signed(select_ln65_91_fu_3508_p3)) else "0";
    icmp_ln1651_93_fu_3536_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_41) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_33)) else "0";
    icmp_ln1651_94_fu_3556_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_25) < signed(pool_window_V_83_reg_4359)) else "0";
    icmp_ln1651_95_fu_3574_p2 <= "1" when (signed(select_ln65_93_fu_3548_p3) < signed(select_ln65_94_fu_3567_p3)) else "0";
    icmp_ln1651_96_fu_3594_p2 <= "1" when (signed(select_ln65_92_fu_3528_p3) < signed(select_ln65_95_fu_3586_p3)) else "0";
    icmp_ln1651_97_fu_3614_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_17) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_9)) else "0";
    icmp_ln1651_98_fu_3634_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_1) < signed(pool_window_V_79_reg_4352)) else "0";
    icmp_ln1651_99_fu_3652_p2 <= "1" when (signed(select_ln65_97_fu_3626_p3) < signed(select_ln65_98_fu_3645_p3)) else "0";
    icmp_ln1651_9_fu_2008_p2 <= "1" when (signed(select_ln65_7_fu_1982_p3) < signed(select_ln65_8_fu_2001_p3)) else "0";
    icmp_ln1651_fu_1832_p2 <= "1" when (signed(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_63)) else "0";
    icmp_ln55_1_fu_777_p2 <= "1" when (sY = ap_const_lv32_3) else "0";
    icmp_ln55_2_fu_444_p2 <= "1" when (signed(pY) > signed(ap_const_lv32_2)) else "0";
    icmp_ln55_3_fu_450_p2 <= "1" when (signed(pX) > signed(ap_const_lv32_2)) else "0";
    icmp_ln55_fu_430_p2 <= "1" when (sX = ap_const_lv32_3) else "0";
    icmp_ln76_fu_462_p2 <= "1" when (add_ln76_fu_456_p2 = ap_const_lv32_2E) else "0";
    icmp_ln80_fu_516_p2 <= "1" when (add_ln80_fu_510_p2 = ap_const_lv32_2E) else "0";
    icmp_ln86_fu_797_p2 <= "1" when (sY = ap_const_lv32_3) else "0";

    layer4_out_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, layer4_out_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer4_out_blk_n <= layer4_out_empty_n;
        else 
            layer4_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    layer4_out_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer4_out_read <= ap_const_logic_1;
        else 
            layer4_out_read <= ap_const_logic_0;
        end if; 
    end process;


    layer5_out_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, layer5_out_full_n, ap_predicate_op645_write_state4, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op645_write_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            layer5_out_blk_n <= layer5_out_full_n;
        else 
            layer5_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    layer5_out_din <= (((((((res_pack_data_7_fu_4146_p3 & res_pack_data_6_fu_4130_p3) & res_pack_data_5_fu_4114_p3) & res_pack_data_4_fu_4098_p3) & res_pack_data_3_fu_4082_p3) & res_pack_data_2_fu_4066_p3) & res_pack_data_1_fu_4050_p3) & res_pack_data_fu_4034_p3);

    layer5_out_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_predicate_op645_write_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op645_write_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            layer5_out_write <= ap_const_logic_1;
        else 
            layer5_out_write <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_d0 <= layer4_out_dout(63 downto 56);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_d0 <= layer4_out_dout(55 downto 48);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_18_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_18_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_18_d0 <= layer4_out_dout(47 downto 40);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_18_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_18_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_19_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_19_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_19_d0 <= layer4_out_dout(39 downto 32);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_19_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_19_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_20_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_20_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_20_d0 <= layer4_out_dout(31 downto 24);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_20_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_20_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_21_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_21_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_21_d0 <= layer4_out_dout(23 downto 16);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_21_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_21_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_22_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_22_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_22_d0 <= layer4_out_dout(15 downto 8);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_22_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_22_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_23_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_23_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_23_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_23_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_we0 <= ap_const_logic_0;
        end if; 
    end process;

    pool_window_V_20_fu_539_p1 <= layer4_out_dout(8 - 1 downto 0);

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    res_pack_data_1_fu_4050_p3 <= 
        select_ln65_21_reg_4398 when (xor_ln1651_29_fu_4044_p2(0) = '1') else 
        select_ln65_28_reg_4404;
    res_pack_data_2_fu_4066_p3 <= 
        select_ln65_36_reg_4410 when (xor_ln1651_44_fu_4060_p2(0) = '1') else 
        select_ln65_43_reg_4416;
    res_pack_data_3_fu_4082_p3 <= 
        select_ln65_51_reg_4422 when (xor_ln1651_59_fu_4076_p2(0) = '1') else 
        select_ln65_58_reg_4428;
    res_pack_data_4_fu_4098_p3 <= 
        select_ln65_66_reg_4434 when (xor_ln1651_74_fu_4092_p2(0) = '1') else 
        select_ln65_73_reg_4440;
    res_pack_data_5_fu_4114_p3 <= 
        select_ln65_81_reg_4446 when (xor_ln1651_89_fu_4108_p2(0) = '1') else 
        select_ln65_88_reg_4452;
    res_pack_data_6_fu_4130_p3 <= 
        select_ln65_96_reg_4458 when (xor_ln1651_104_fu_4124_p2(0) = '1') else 
        select_ln65_103_reg_4464;
    res_pack_data_7_fu_4146_p3 <= 
        select_ln65_111_reg_4470 when (xor_ln1651_119_fu_4140_p2(0) = '1') else 
        select_ln65_118_reg_4476;
    res_pack_data_fu_4034_p3 <= 
        select_ln65_6_reg_4386 when (xor_ln1651_14_fu_4028_p2(0) = '1') else 
        select_ln65_13_reg_4392;
    select_ln65_100_fu_3684_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_85 when (xor_ln1651_100_fu_3678_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_77;
    select_ln65_101_fu_3703_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_68 when (xor_ln1651_101_fu_3697_p2(0) = '1') else 
        pool_window_V_115_reg_4213;
    select_ln65_102_fu_3722_p3 <= 
        select_ln65_100_fu_3684_p3 when (xor_ln1651_102_fu_3716_p2(0) = '1') else 
        select_ln65_101_fu_3703_p3;
    select_ln65_103_fu_3742_p3 <= 
        select_ln65_99_fu_3664_p3 when (xor_ln1651_103_fu_3736_p2(0) = '1') else 
        select_ln65_102_fu_3722_p3;
    select_ln65_105_fu_3762_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_64 when (xor_ln1651_105_fu_3756_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_56;
    select_ln65_106_fu_3782_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_48 when (xor_ln1651_106_fu_3776_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_q0;
    select_ln65_107_fu_3802_p3 <= 
        select_ln65_105_fu_3762_p3 when (xor_ln1651_107_fu_3796_p2(0) = '1') else 
        select_ln65_106_fu_3782_p3;
    select_ln65_108_fu_3822_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_40 when (xor_ln1651_108_fu_3816_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_32;
    select_ln65_109_fu_3841_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_24 when (xor_ln1651_109_fu_3835_p2(0) = '1') else 
        pool_window_V_95_reg_4374;
    select_ln65_10_fu_2040_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_92 when (xor_ln1651_10_fu_2034_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_83;
    select_ln65_110_fu_3860_p3 <= 
        select_ln65_108_fu_3822_p3 when (xor_ln1651_110_fu_3854_p2(0) = '1') else 
        select_ln65_109_fu_3841_p3;
    select_ln65_111_fu_3880_p3 <= 
        select_ln65_107_fu_3802_p3 when (xor_ln1651_111_fu_3874_p2(0) = '1') else 
        select_ln65_110_fu_3860_p3;
    select_ln65_112_fu_3900_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_16 when (xor_ln1651_112_fu_3894_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_8;
    select_ln65_113_fu_3919_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap when (xor_ln1651_113_fu_3913_p2(0) = '1') else 
        pool_window_V_91_reg_4367;
    select_ln65_114_fu_3938_p3 <= 
        select_ln65_112_fu_3900_p3 when (xor_ln1651_114_fu_3932_p2(0) = '1') else 
        select_ln65_113_fu_3919_p3;
    select_ln65_115_fu_3958_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_84 when (xor_ln1651_115_fu_3952_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_76;
    select_ln65_116_fu_3977_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_67 when (xor_ln1651_116_fu_3971_p2(0) = '1') else 
        pool_window_V_17_reg_4220;
    select_ln65_117_fu_3996_p3 <= 
        select_ln65_115_fu_3958_p3 when (xor_ln1651_117_fu_3990_p2(0) = '1') else 
        select_ln65_116_fu_3977_p3;
    select_ln65_118_fu_4016_p3 <= 
        select_ln65_114_fu_3938_p3 when (xor_ln1651_118_fu_4010_p2(0) = '1') else 
        select_ln65_117_fu_3996_p3;
    select_ln65_11_fu_2059_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_74 when (xor_ln1651_11_fu_2053_p2(0) = '1') else 
        pool_window_V_20_reg_4206;
    select_ln65_12_fu_2078_p3 <= 
        select_ln65_10_fu_2040_p3 when (xor_ln1651_12_fu_2072_p2(0) = '1') else 
        select_ln65_11_fu_2059_p3;
    select_ln65_13_fu_2098_p3 <= 
        select_ln65_9_fu_2020_p3 when (xor_ln1651_13_fu_2092_p2(0) = '1') else 
        select_ln65_12_fu_2078_p3;
    select_ln65_15_fu_2118_p3 <= 
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel when (xor_ln1651_15_fu_2112_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_62;
    select_ln65_16_fu_2138_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_54 when (xor_ln1651_16_fu_2132_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_q0;
    select_ln65_17_fu_2158_p3 <= 
        select_ln65_15_fu_2118_p3 when (xor_ln1651_17_fu_2152_p2(0) = '1') else 
        select_ln65_16_fu_2138_p3;
    select_ln65_18_fu_2178_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_46 when (xor_ln1651_18_fu_2172_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_38;
    select_ln65_19_fu_2197_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_30 when (xor_ln1651_19_fu_2191_p2(0) = '1') else 
        pool_window_V_23_reg_4284;
    select_ln65_1_fu_1864_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_55 when (xor_ln1651_1_fu_1858_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_q0;
    select_ln65_20_fu_2216_p3 <= 
        select_ln65_18_fu_2178_p3 when (xor_ln1651_20_fu_2210_p2(0) = '1') else 
        select_ln65_19_fu_2197_p3;
    select_ln65_21_fu_2236_p3 <= 
        select_ln65_17_fu_2158_p3 when (xor_ln1651_21_fu_2230_p2(0) = '1') else 
        select_ln65_20_fu_2216_p3;
    select_ln65_22_fu_2256_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_22 when (xor_ln1651_22_fu_2250_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_14;
    select_ln65_23_fu_2275_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_6 when (xor_ln1651_23_fu_2269_p2(0) = '1') else 
        pool_window_V_27_reg_4277;
    select_ln65_24_fu_2294_p3 <= 
        select_ln65_22_fu_2256_p3 when (xor_ln1651_24_fu_2288_p2(0) = '1') else 
        select_ln65_23_fu_2275_p3;
    select_ln65_25_fu_2314_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_91 when (xor_ln1651_25_fu_2308_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_82;
    select_ln65_26_fu_2333_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_73 when (xor_ln1651_26_fu_2327_p2(0) = '1') else 
        pool_window_V_18_reg_4227;
    select_ln65_27_fu_2352_p3 <= 
        select_ln65_25_fu_2314_p3 when (xor_ln1651_27_fu_2346_p2(0) = '1') else 
        select_ln65_26_fu_2333_p3;
    select_ln65_28_fu_2372_p3 <= 
        select_ln65_24_fu_2294_p3 when (xor_ln1651_28_fu_2366_p2(0) = '1') else 
        select_ln65_27_fu_2352_p3;
    select_ln65_2_fu_1884_p3 <= 
        select_ln65_fu_1844_p3 when (xor_ln1651_2_fu_1878_p2(0) = '1') else 
        select_ln65_1_fu_1864_p3;
    select_ln65_30_fu_2392_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_93 when (xor_ln1651_30_fu_2386_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_61;
    select_ln65_31_fu_2412_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_53 when (xor_ln1651_31_fu_2406_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_q0;
    select_ln65_32_fu_2432_p3 <= 
        select_ln65_30_fu_2392_p3 when (xor_ln1651_32_fu_2426_p2(0) = '1') else 
        select_ln65_31_fu_2412_p3;
    select_ln65_33_fu_2452_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_45 when (xor_ln1651_33_fu_2446_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_37;
    select_ln65_34_fu_2471_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_29 when (xor_ln1651_34_fu_2465_p2(0) = '1') else 
        pool_window_V_39_reg_4299;
    select_ln65_35_fu_2490_p3 <= 
        select_ln65_33_fu_2452_p3 when (xor_ln1651_35_fu_2484_p2(0) = '1') else 
        select_ln65_34_fu_2471_p3;
    select_ln65_36_fu_2510_p3 <= 
        select_ln65_32_fu_2432_p3 when (xor_ln1651_36_fu_2504_p2(0) = '1') else 
        select_ln65_35_fu_2490_p3;
    select_ln65_37_fu_2530_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_21 when (xor_ln1651_37_fu_2524_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_13;
    select_ln65_38_fu_2549_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_5 when (xor_ln1651_38_fu_2543_p2(0) = '1') else 
        pool_window_V_36_reg_4292;
    select_ln65_39_fu_2568_p3 <= 
        select_ln65_37_fu_2530_p3 when (xor_ln1651_39_fu_2562_p2(0) = '1') else 
        select_ln65_38_fu_2549_p3;
    select_ln65_3_fu_1904_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_47 when (xor_ln1651_3_fu_1898_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_39;
    select_ln65_40_fu_2588_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_90 when (xor_ln1651_40_fu_2582_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_81;
    select_ln65_41_fu_2607_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_72 when (xor_ln1651_41_fu_2601_p2(0) = '1') else 
        pool_window_V_15_reg_4234;
    select_ln65_42_fu_2626_p3 <= 
        select_ln65_40_fu_2588_p3 when (xor_ln1651_42_fu_2620_p2(0) = '1') else 
        select_ln65_41_fu_2607_p3;
    select_ln65_43_fu_2646_p3 <= 
        select_ln65_39_fu_2568_p3 when (xor_ln1651_43_fu_2640_p2(0) = '1') else 
        select_ln65_42_fu_2626_p3;
    select_ln65_45_fu_2666_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_86 when (xor_ln1651_45_fu_2660_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_60;
    select_ln65_46_fu_2686_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_52 when (xor_ln1651_46_fu_2680_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_q0;
    select_ln65_47_fu_2706_p3 <= 
        select_ln65_45_fu_2666_p3 when (xor_ln1651_47_fu_2700_p2(0) = '1') else 
        select_ln65_46_fu_2686_p3;
    select_ln65_48_fu_2726_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_44 when (xor_ln1651_48_fu_2720_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_36;
    select_ln65_49_fu_2745_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_28 when (xor_ln1651_49_fu_2739_p2(0) = '1') else 
        pool_window_V_47_reg_4314;
    select_ln65_4_fu_1923_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_31 when (xor_ln1651_4_fu_1917_p2(0) = '1') else 
        pool_window_V_7_reg_4269;
    select_ln65_50_fu_2764_p3 <= 
        select_ln65_48_fu_2726_p3 when (xor_ln1651_50_fu_2758_p2(0) = '1') else 
        select_ln65_49_fu_2745_p3;
    select_ln65_51_fu_2784_p3 <= 
        select_ln65_47_fu_2706_p3 when (xor_ln1651_51_fu_2778_p2(0) = '1') else 
        select_ln65_50_fu_2764_p3;
    select_ln65_52_fu_2804_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_20 when (xor_ln1651_52_fu_2798_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_12;
    select_ln65_53_fu_2823_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_4 when (xor_ln1651_53_fu_2817_p2(0) = '1') else 
        pool_window_V_43_reg_4307;
    select_ln65_54_fu_2842_p3 <= 
        select_ln65_52_fu_2804_p3 when (xor_ln1651_54_fu_2836_p2(0) = '1') else 
        select_ln65_53_fu_2823_p3;
    select_ln65_55_fu_2862_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_89 when (xor_ln1651_55_fu_2856_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_80;
    select_ln65_56_fu_2881_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_71 when (xor_ln1651_56_fu_2875_p2(0) = '1') else 
        pool_window_V_16_reg_4241;
    select_ln65_57_fu_2900_p3 <= 
        select_ln65_55_fu_2862_p3 when (xor_ln1651_57_fu_2894_p2(0) = '1') else 
        select_ln65_56_fu_2881_p3;
    select_ln65_58_fu_2920_p3 <= 
        select_ln65_54_fu_2842_p3 when (xor_ln1651_58_fu_2914_p2(0) = '1') else 
        select_ln65_57_fu_2900_p3;
    select_ln65_5_fu_1942_p3 <= 
        select_ln65_3_fu_1904_p3 when (xor_ln1651_5_fu_1936_p2(0) = '1') else 
        select_ln65_4_fu_1923_p3;
    select_ln65_60_fu_2940_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_75 when (xor_ln1651_60_fu_2934_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_59;
    select_ln65_61_fu_2960_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_51 when (xor_ln1651_61_fu_2954_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_q0;
    select_ln65_62_fu_2980_p3 <= 
        select_ln65_60_fu_2940_p3 when (xor_ln1651_62_fu_2974_p2(0) = '1') else 
        select_ln65_61_fu_2960_p3;
    select_ln65_63_fu_3000_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_43 when (xor_ln1651_63_fu_2994_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_35;
    select_ln65_64_fu_3019_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_27 when (xor_ln1651_64_fu_3013_p2(0) = '1') else 
        pool_window_V_59_reg_4329;
    select_ln65_65_fu_3038_p3 <= 
        select_ln65_63_fu_3000_p3 when (xor_ln1651_65_fu_3032_p2(0) = '1') else 
        select_ln65_64_fu_3019_p3;
    select_ln65_66_fu_3058_p3 <= 
        select_ln65_62_fu_2980_p3 when (xor_ln1651_66_fu_3052_p2(0) = '1') else 
        select_ln65_65_fu_3038_p3;
    select_ln65_67_fu_3078_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_19 when (xor_ln1651_67_fu_3072_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_11;
    select_ln65_68_fu_3097_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_3 when (xor_ln1651_68_fu_3091_p2(0) = '1') else 
        pool_window_V_55_reg_4322;
    select_ln65_69_fu_3116_p3 <= 
        select_ln65_67_fu_3078_p3 when (xor_ln1651_69_fu_3110_p2(0) = '1') else 
        select_ln65_68_fu_3097_p3;
    select_ln65_6_fu_1962_p3 <= 
        select_ln65_2_fu_1884_p3 when (xor_ln1651_6_fu_1956_p2(0) = '1') else 
        select_ln65_5_fu_1942_p3;
    select_ln65_70_fu_3136_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_88 when (xor_ln1651_70_fu_3130_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_79;
    select_ln65_71_fu_3155_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_70 when (xor_ln1651_71_fu_3149_p2(0) = '1') else 
        pool_window_V_31_reg_4248;
    select_ln65_72_fu_3174_p3 <= 
        select_ln65_70_fu_3136_p3 when (xor_ln1651_72_fu_3168_p2(0) = '1') else 
        select_ln65_71_fu_3155_p3;
    select_ln65_73_fu_3194_p3 <= 
        select_ln65_69_fu_3116_p3 when (xor_ln1651_73_fu_3188_p2(0) = '1') else 
        select_ln65_72_fu_3174_p3;
    select_ln65_75_fu_3214_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_66 when (xor_ln1651_75_fu_3208_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_58;
    select_ln65_76_fu_3234_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_50 when (xor_ln1651_76_fu_3228_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_q0;
    select_ln65_77_fu_3254_p3 <= 
        select_ln65_75_fu_3214_p3 when (xor_ln1651_77_fu_3248_p2(0) = '1') else 
        select_ln65_76_fu_3234_p3;
    select_ln65_78_fu_3274_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_42 when (xor_ln1651_78_fu_3268_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_34;
    select_ln65_79_fu_3293_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_26 when (xor_ln1651_79_fu_3287_p2(0) = '1') else 
        pool_window_V_71_reg_4344;
    select_ln65_7_fu_1982_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_23 when (xor_ln1651_7_fu_1976_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_15;
    select_ln65_80_fu_3312_p3 <= 
        select_ln65_78_fu_3274_p3 when (xor_ln1651_80_fu_3306_p2(0) = '1') else 
        select_ln65_79_fu_3293_p3;
    select_ln65_81_fu_3332_p3 <= 
        select_ln65_77_fu_3254_p3 when (xor_ln1651_81_fu_3326_p2(0) = '1') else 
        select_ln65_80_fu_3312_p3;
    select_ln65_82_fu_3352_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_18 when (xor_ln1651_82_fu_3346_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_10;
    select_ln65_83_fu_3371_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_2 when (xor_ln1651_83_fu_3365_p2(0) = '1') else 
        pool_window_V_67_reg_4337;
    select_ln65_84_fu_3390_p3 <= 
        select_ln65_82_fu_3352_p3 when (xor_ln1651_84_fu_3384_p2(0) = '1') else 
        select_ln65_83_fu_3371_p3;
    select_ln65_85_fu_3410_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_87 when (xor_ln1651_85_fu_3404_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_78;
    select_ln65_86_fu_3429_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_69 when (xor_ln1651_86_fu_3423_p2(0) = '1') else 
        pool_window_V_33_reg_4255;
    select_ln65_87_fu_3448_p3 <= 
        select_ln65_85_fu_3410_p3 when (xor_ln1651_87_fu_3442_p2(0) = '1') else 
        select_ln65_86_fu_3429_p3;
    select_ln65_88_fu_3468_p3 <= 
        select_ln65_84_fu_3390_p3 when (xor_ln1651_88_fu_3462_p2(0) = '1') else 
        select_ln65_87_fu_3448_p3;
    select_ln65_8_fu_2001_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_7 when (xor_ln1651_8_fu_1995_p2(0) = '1') else 
        pool_window_V_11_reg_4262;
    select_ln65_90_fu_3488_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_65 when (xor_ln1651_90_fu_3482_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_57;
    select_ln65_91_fu_3508_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_49 when (xor_ln1651_91_fu_3502_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_q0;
    select_ln65_92_fu_3528_p3 <= 
        select_ln65_90_fu_3488_p3 when (xor_ln1651_92_fu_3522_p2(0) = '1') else 
        select_ln65_91_fu_3508_p3;
    select_ln65_93_fu_3548_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_41 when (xor_ln1651_93_fu_3542_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_33;
    select_ln65_94_fu_3567_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_25 when (xor_ln1651_94_fu_3561_p2(0) = '1') else 
        pool_window_V_83_reg_4359;
    select_ln65_95_fu_3586_p3 <= 
        select_ln65_93_fu_3548_p3 when (xor_ln1651_95_fu_3580_p2(0) = '1') else 
        select_ln65_94_fu_3567_p3;
    select_ln65_96_fu_3606_p3 <= 
        select_ln65_92_fu_3528_p3 when (xor_ln1651_96_fu_3600_p2(0) = '1') else 
        select_ln65_95_fu_3586_p3;
    select_ln65_97_fu_3626_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_17 when (xor_ln1651_97_fu_3620_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_9;
    select_ln65_98_fu_3645_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_1 when (xor_ln1651_98_fu_3639_p2(0) = '1') else 
        pool_window_V_79_reg_4352;
    select_ln65_99_fu_3664_p3 <= 
        select_ln65_97_fu_3626_p3 when (xor_ln1651_99_fu_3658_p2(0) = '1') else 
        select_ln65_98_fu_3645_p3;
    select_ln65_9_fu_2020_p3 <= 
        select_ln65_7_fu_1982_p3 when (xor_ln1651_9_fu_2014_p2(0) = '1') else 
        select_ln65_8_fu_2001_p3;
    select_ln65_fu_1844_p3 <= 
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 when (xor_ln1651_fu_1838_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_63;
    select_ln86_fu_803_p3 <= 
        ap_const_lv32_FFFFFFFD when (icmp_ln86_fu_797_p2(0) = '1') else 
        ap_const_lv32_1;
    select_ln91_fu_474_p3 <= 
        ap_const_lv32_FFFFFFFD when (icmp_ln55_fu_430_p2(0) = '1') else 
        ap_const_lv32_1;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln1651_100_fu_3678_p2 <= (icmp_ln1651_100_fu_3672_p2 xor ap_const_lv1_1);
    xor_ln1651_101_fu_3697_p2 <= (icmp_ln1651_101_fu_3692_p2 xor ap_const_lv1_1);
    xor_ln1651_102_fu_3716_p2 <= (icmp_ln1651_102_fu_3710_p2 xor ap_const_lv1_1);
    xor_ln1651_103_fu_3736_p2 <= (icmp_ln1651_103_fu_3730_p2 xor ap_const_lv1_1);
    xor_ln1651_104_fu_4124_p2 <= (icmp_ln1651_104_fu_4120_p2 xor ap_const_lv1_1);
    xor_ln1651_105_fu_3756_p2 <= (icmp_ln1651_105_fu_3750_p2 xor ap_const_lv1_1);
    xor_ln1651_106_fu_3776_p2 <= (icmp_ln1651_106_fu_3770_p2 xor ap_const_lv1_1);
    xor_ln1651_107_fu_3796_p2 <= (icmp_ln1651_107_fu_3790_p2 xor ap_const_lv1_1);
    xor_ln1651_108_fu_3816_p2 <= (icmp_ln1651_108_fu_3810_p2 xor ap_const_lv1_1);
    xor_ln1651_109_fu_3835_p2 <= (icmp_ln1651_109_fu_3830_p2 xor ap_const_lv1_1);
    xor_ln1651_10_fu_2034_p2 <= (icmp_ln1651_10_fu_2028_p2 xor ap_const_lv1_1);
    xor_ln1651_110_fu_3854_p2 <= (icmp_ln1651_110_fu_3848_p2 xor ap_const_lv1_1);
    xor_ln1651_111_fu_3874_p2 <= (icmp_ln1651_111_fu_3868_p2 xor ap_const_lv1_1);
    xor_ln1651_112_fu_3894_p2 <= (icmp_ln1651_112_fu_3888_p2 xor ap_const_lv1_1);
    xor_ln1651_113_fu_3913_p2 <= (icmp_ln1651_113_fu_3908_p2 xor ap_const_lv1_1);
    xor_ln1651_114_fu_3932_p2 <= (icmp_ln1651_114_fu_3926_p2 xor ap_const_lv1_1);
    xor_ln1651_115_fu_3952_p2 <= (icmp_ln1651_115_fu_3946_p2 xor ap_const_lv1_1);
    xor_ln1651_116_fu_3971_p2 <= (icmp_ln1651_116_fu_3966_p2 xor ap_const_lv1_1);
    xor_ln1651_117_fu_3990_p2 <= (icmp_ln1651_117_fu_3984_p2 xor ap_const_lv1_1);
    xor_ln1651_118_fu_4010_p2 <= (icmp_ln1651_118_fu_4004_p2 xor ap_const_lv1_1);
    xor_ln1651_119_fu_4140_p2 <= (icmp_ln1651_119_fu_4136_p2 xor ap_const_lv1_1);
    xor_ln1651_11_fu_2053_p2 <= (icmp_ln1651_11_fu_2048_p2 xor ap_const_lv1_1);
    xor_ln1651_12_fu_2072_p2 <= (icmp_ln1651_12_fu_2066_p2 xor ap_const_lv1_1);
    xor_ln1651_13_fu_2092_p2 <= (icmp_ln1651_13_fu_2086_p2 xor ap_const_lv1_1);
    xor_ln1651_14_fu_4028_p2 <= (icmp_ln1651_14_fu_4024_p2 xor ap_const_lv1_1);
    xor_ln1651_15_fu_2112_p2 <= (icmp_ln1651_15_fu_2106_p2 xor ap_const_lv1_1);
    xor_ln1651_16_fu_2132_p2 <= (icmp_ln1651_16_fu_2126_p2 xor ap_const_lv1_1);
    xor_ln1651_17_fu_2152_p2 <= (icmp_ln1651_17_fu_2146_p2 xor ap_const_lv1_1);
    xor_ln1651_18_fu_2172_p2 <= (icmp_ln1651_18_fu_2166_p2 xor ap_const_lv1_1);
    xor_ln1651_19_fu_2191_p2 <= (icmp_ln1651_19_fu_2186_p2 xor ap_const_lv1_1);
    xor_ln1651_1_fu_1858_p2 <= (icmp_ln1651_1_fu_1852_p2 xor ap_const_lv1_1);
    xor_ln1651_20_fu_2210_p2 <= (icmp_ln1651_20_fu_2204_p2 xor ap_const_lv1_1);
    xor_ln1651_21_fu_2230_p2 <= (icmp_ln1651_21_fu_2224_p2 xor ap_const_lv1_1);
    xor_ln1651_22_fu_2250_p2 <= (icmp_ln1651_22_fu_2244_p2 xor ap_const_lv1_1);
    xor_ln1651_23_fu_2269_p2 <= (icmp_ln1651_23_fu_2264_p2 xor ap_const_lv1_1);
    xor_ln1651_24_fu_2288_p2 <= (icmp_ln1651_24_fu_2282_p2 xor ap_const_lv1_1);
    xor_ln1651_25_fu_2308_p2 <= (icmp_ln1651_25_fu_2302_p2 xor ap_const_lv1_1);
    xor_ln1651_26_fu_2327_p2 <= (icmp_ln1651_26_fu_2322_p2 xor ap_const_lv1_1);
    xor_ln1651_27_fu_2346_p2 <= (icmp_ln1651_27_fu_2340_p2 xor ap_const_lv1_1);
    xor_ln1651_28_fu_2366_p2 <= (icmp_ln1651_28_fu_2360_p2 xor ap_const_lv1_1);
    xor_ln1651_29_fu_4044_p2 <= (icmp_ln1651_29_fu_4040_p2 xor ap_const_lv1_1);
    xor_ln1651_2_fu_1878_p2 <= (icmp_ln1651_2_fu_1872_p2 xor ap_const_lv1_1);
    xor_ln1651_30_fu_2386_p2 <= (icmp_ln1651_30_fu_2380_p2 xor ap_const_lv1_1);
    xor_ln1651_31_fu_2406_p2 <= (icmp_ln1651_31_fu_2400_p2 xor ap_const_lv1_1);
    xor_ln1651_32_fu_2426_p2 <= (icmp_ln1651_32_fu_2420_p2 xor ap_const_lv1_1);
    xor_ln1651_33_fu_2446_p2 <= (icmp_ln1651_33_fu_2440_p2 xor ap_const_lv1_1);
    xor_ln1651_34_fu_2465_p2 <= (icmp_ln1651_34_fu_2460_p2 xor ap_const_lv1_1);
    xor_ln1651_35_fu_2484_p2 <= (icmp_ln1651_35_fu_2478_p2 xor ap_const_lv1_1);
    xor_ln1651_36_fu_2504_p2 <= (icmp_ln1651_36_fu_2498_p2 xor ap_const_lv1_1);
    xor_ln1651_37_fu_2524_p2 <= (icmp_ln1651_37_fu_2518_p2 xor ap_const_lv1_1);
    xor_ln1651_38_fu_2543_p2 <= (icmp_ln1651_38_fu_2538_p2 xor ap_const_lv1_1);
    xor_ln1651_39_fu_2562_p2 <= (icmp_ln1651_39_fu_2556_p2 xor ap_const_lv1_1);
    xor_ln1651_3_fu_1898_p2 <= (icmp_ln1651_3_fu_1892_p2 xor ap_const_lv1_1);
    xor_ln1651_40_fu_2582_p2 <= (icmp_ln1651_40_fu_2576_p2 xor ap_const_lv1_1);
    xor_ln1651_41_fu_2601_p2 <= (icmp_ln1651_41_fu_2596_p2 xor ap_const_lv1_1);
    xor_ln1651_42_fu_2620_p2 <= (icmp_ln1651_42_fu_2614_p2 xor ap_const_lv1_1);
    xor_ln1651_43_fu_2640_p2 <= (icmp_ln1651_43_fu_2634_p2 xor ap_const_lv1_1);
    xor_ln1651_44_fu_4060_p2 <= (icmp_ln1651_44_fu_4056_p2 xor ap_const_lv1_1);
    xor_ln1651_45_fu_2660_p2 <= (icmp_ln1651_45_fu_2654_p2 xor ap_const_lv1_1);
    xor_ln1651_46_fu_2680_p2 <= (icmp_ln1651_46_fu_2674_p2 xor ap_const_lv1_1);
    xor_ln1651_47_fu_2700_p2 <= (icmp_ln1651_47_fu_2694_p2 xor ap_const_lv1_1);
    xor_ln1651_48_fu_2720_p2 <= (icmp_ln1651_48_fu_2714_p2 xor ap_const_lv1_1);
    xor_ln1651_49_fu_2739_p2 <= (icmp_ln1651_49_fu_2734_p2 xor ap_const_lv1_1);
    xor_ln1651_4_fu_1917_p2 <= (icmp_ln1651_4_fu_1912_p2 xor ap_const_lv1_1);
    xor_ln1651_50_fu_2758_p2 <= (icmp_ln1651_50_fu_2752_p2 xor ap_const_lv1_1);
    xor_ln1651_51_fu_2778_p2 <= (icmp_ln1651_51_fu_2772_p2 xor ap_const_lv1_1);
    xor_ln1651_52_fu_2798_p2 <= (icmp_ln1651_52_fu_2792_p2 xor ap_const_lv1_1);
    xor_ln1651_53_fu_2817_p2 <= (icmp_ln1651_53_fu_2812_p2 xor ap_const_lv1_1);
    xor_ln1651_54_fu_2836_p2 <= (icmp_ln1651_54_fu_2830_p2 xor ap_const_lv1_1);
    xor_ln1651_55_fu_2856_p2 <= (icmp_ln1651_55_fu_2850_p2 xor ap_const_lv1_1);
    xor_ln1651_56_fu_2875_p2 <= (icmp_ln1651_56_fu_2870_p2 xor ap_const_lv1_1);
    xor_ln1651_57_fu_2894_p2 <= (icmp_ln1651_57_fu_2888_p2 xor ap_const_lv1_1);
    xor_ln1651_58_fu_2914_p2 <= (icmp_ln1651_58_fu_2908_p2 xor ap_const_lv1_1);
    xor_ln1651_59_fu_4076_p2 <= (icmp_ln1651_59_fu_4072_p2 xor ap_const_lv1_1);
    xor_ln1651_5_fu_1936_p2 <= (icmp_ln1651_5_fu_1930_p2 xor ap_const_lv1_1);
    xor_ln1651_60_fu_2934_p2 <= (icmp_ln1651_60_fu_2928_p2 xor ap_const_lv1_1);
    xor_ln1651_61_fu_2954_p2 <= (icmp_ln1651_61_fu_2948_p2 xor ap_const_lv1_1);
    xor_ln1651_62_fu_2974_p2 <= (icmp_ln1651_62_fu_2968_p2 xor ap_const_lv1_1);
    xor_ln1651_63_fu_2994_p2 <= (icmp_ln1651_63_fu_2988_p2 xor ap_const_lv1_1);
    xor_ln1651_64_fu_3013_p2 <= (icmp_ln1651_64_fu_3008_p2 xor ap_const_lv1_1);
    xor_ln1651_65_fu_3032_p2 <= (icmp_ln1651_65_fu_3026_p2 xor ap_const_lv1_1);
    xor_ln1651_66_fu_3052_p2 <= (icmp_ln1651_66_fu_3046_p2 xor ap_const_lv1_1);
    xor_ln1651_67_fu_3072_p2 <= (icmp_ln1651_67_fu_3066_p2 xor ap_const_lv1_1);
    xor_ln1651_68_fu_3091_p2 <= (icmp_ln1651_68_fu_3086_p2 xor ap_const_lv1_1);
    xor_ln1651_69_fu_3110_p2 <= (icmp_ln1651_69_fu_3104_p2 xor ap_const_lv1_1);
    xor_ln1651_6_fu_1956_p2 <= (icmp_ln1651_6_fu_1950_p2 xor ap_const_lv1_1);
    xor_ln1651_70_fu_3130_p2 <= (icmp_ln1651_70_fu_3124_p2 xor ap_const_lv1_1);
    xor_ln1651_71_fu_3149_p2 <= (icmp_ln1651_71_fu_3144_p2 xor ap_const_lv1_1);
    xor_ln1651_72_fu_3168_p2 <= (icmp_ln1651_72_fu_3162_p2 xor ap_const_lv1_1);
    xor_ln1651_73_fu_3188_p2 <= (icmp_ln1651_73_fu_3182_p2 xor ap_const_lv1_1);
    xor_ln1651_74_fu_4092_p2 <= (icmp_ln1651_74_fu_4088_p2 xor ap_const_lv1_1);
    xor_ln1651_75_fu_3208_p2 <= (icmp_ln1651_75_fu_3202_p2 xor ap_const_lv1_1);
    xor_ln1651_76_fu_3228_p2 <= (icmp_ln1651_76_fu_3222_p2 xor ap_const_lv1_1);
    xor_ln1651_77_fu_3248_p2 <= (icmp_ln1651_77_fu_3242_p2 xor ap_const_lv1_1);
    xor_ln1651_78_fu_3268_p2 <= (icmp_ln1651_78_fu_3262_p2 xor ap_const_lv1_1);
    xor_ln1651_79_fu_3287_p2 <= (icmp_ln1651_79_fu_3282_p2 xor ap_const_lv1_1);
    xor_ln1651_7_fu_1976_p2 <= (icmp_ln1651_7_fu_1970_p2 xor ap_const_lv1_1);
    xor_ln1651_80_fu_3306_p2 <= (icmp_ln1651_80_fu_3300_p2 xor ap_const_lv1_1);
    xor_ln1651_81_fu_3326_p2 <= (icmp_ln1651_81_fu_3320_p2 xor ap_const_lv1_1);
    xor_ln1651_82_fu_3346_p2 <= (icmp_ln1651_82_fu_3340_p2 xor ap_const_lv1_1);
    xor_ln1651_83_fu_3365_p2 <= (icmp_ln1651_83_fu_3360_p2 xor ap_const_lv1_1);
    xor_ln1651_84_fu_3384_p2 <= (icmp_ln1651_84_fu_3378_p2 xor ap_const_lv1_1);
    xor_ln1651_85_fu_3404_p2 <= (icmp_ln1651_85_fu_3398_p2 xor ap_const_lv1_1);
    xor_ln1651_86_fu_3423_p2 <= (icmp_ln1651_86_fu_3418_p2 xor ap_const_lv1_1);
    xor_ln1651_87_fu_3442_p2 <= (icmp_ln1651_87_fu_3436_p2 xor ap_const_lv1_1);
    xor_ln1651_88_fu_3462_p2 <= (icmp_ln1651_88_fu_3456_p2 xor ap_const_lv1_1);
    xor_ln1651_89_fu_4108_p2 <= (icmp_ln1651_89_fu_4104_p2 xor ap_const_lv1_1);
    xor_ln1651_8_fu_1995_p2 <= (icmp_ln1651_8_fu_1990_p2 xor ap_const_lv1_1);
    xor_ln1651_90_fu_3482_p2 <= (icmp_ln1651_90_fu_3476_p2 xor ap_const_lv1_1);
    xor_ln1651_91_fu_3502_p2 <= (icmp_ln1651_91_fu_3496_p2 xor ap_const_lv1_1);
    xor_ln1651_92_fu_3522_p2 <= (icmp_ln1651_92_fu_3516_p2 xor ap_const_lv1_1);
    xor_ln1651_93_fu_3542_p2 <= (icmp_ln1651_93_fu_3536_p2 xor ap_const_lv1_1);
    xor_ln1651_94_fu_3561_p2 <= (icmp_ln1651_94_fu_3556_p2 xor ap_const_lv1_1);
    xor_ln1651_95_fu_3580_p2 <= (icmp_ln1651_95_fu_3574_p2 xor ap_const_lv1_1);
    xor_ln1651_96_fu_3600_p2 <= (icmp_ln1651_96_fu_3594_p2 xor ap_const_lv1_1);
    xor_ln1651_97_fu_3620_p2 <= (icmp_ln1651_97_fu_3614_p2 xor ap_const_lv1_1);
    xor_ln1651_98_fu_3639_p2 <= (icmp_ln1651_98_fu_3634_p2 xor ap_const_lv1_1);
    xor_ln1651_99_fu_3658_p2 <= (icmp_ln1651_99_fu_3652_p2 xor ap_const_lv1_1);
    xor_ln1651_9_fu_2014_p2 <= (icmp_ln1651_9_fu_2008_p2 xor ap_const_lv1_1);
    xor_ln1651_fu_1838_p2 <= (icmp_ln1651_fu_1832_p2 xor ap_const_lv1_1);
end behav;
