{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668418944371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668418944380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 01:42:24 2022 " "Processing started: Mon Nov 14 01:42:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668418944380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418944380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418944380 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1668418944728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668418944728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zerocheck.sv 2 2 " "Found 2 design units, including 2 entities, in source file zerocheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zeroCheck " "Found entity 1: zeroCheck" {  } { { "zeroCheck.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/zeroCheck.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950724 ""} { "Info" "ISGN_ENTITY_NAME" "2 zeroCheck_tb " "Found entity 2: zeroCheck_tb" {  } { { "zeroCheck.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/zeroCheck.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_extender.sv 2 2 " "Found 2 design units, including 2 entities, in source file zero_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zero_extender " "Found entity 1: zero_extender" {  } { { "zero_extender.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/zero_extender.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950725 ""} { "Info" "ISGN_ENTITY_NAME" "2 zero_extender_tb " "Found entity 2: zero_extender_tb" {  } { { "zero_extender.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/zero_extender.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_64_bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file xor_64_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_64_bit " "Found entity 1: xor_64_bit" {  } { { "xor_64_bit.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/xor_64_bit.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950726 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor_64_bit_testbench " "Found entity 2: xor_64_bit_testbench" {  } { { "xor_64_bit.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/xor_64_bit.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.sv 2 2 " "Found 2 design units, including 2 entities, in source file sign_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "sign_extender.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/sign_extender.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950728 ""} { "Info" "ISGN_ENTITY_NAME" "2 se_tb " "Found entity 2: se_tb" {  } { { "sign_extender.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/sign_extender.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register64.sv 1 1 " "Found 1 design units, including 1 entities, in source file register64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register64 " "Found entity 1: register64" {  } { { "register64.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/register64.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/regfile.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.sv 2 2 " "Found 2 design units, including 2 entities, in source file programcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950732 ""} { "Info" "ISGN_ENTITY_NAME" "2 programCounter_tb " "Found entity 2: programCounter_tb" {  } { { "programCounter.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_64_bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file or_64_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_64_bit " "Found entity 1: or_64_bit" {  } { { "or_64_bit.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/or_64_bit.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950733 ""} { "Info" "ISGN_ENTITY_NAME" "2 or_64_bit_testbench " "Found entity 2: or_64_bit_testbench" {  } { { "or_64_bit.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/or_64_bit.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64x32_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux64x32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64x32_1 " "Found entity 1: mux64x32_1" {  } { { "mux64x32_1.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x32_1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64x8_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux64x8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64x8_1 " "Found entity 1: mux64x8_1" {  } { { "mux64x8_1.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x8_1.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950735 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux64x8_1_testbench " "Found entity 2: mux64x8_1_testbench" {  } { { "mux64x8_1.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x8_1.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64x4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux64x4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64x4_1 " "Found entity 1: mux64x4_1" {  } { { "mux64x4_1.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x4_1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950736 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux64x4_1_testbench " "Found entity 2: mux64x4_1_testbench" {  } { { "mux64x4_1.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x4_1.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64x2_1_2scomp.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux64x2_1_2scomp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64x2_1_2scomp " "Found entity 1: mux64x2_1_2scomp" {  } { { "mux64x2_1_2scomp.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x2_1_2scomp.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950737 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux64x2_1_2scomp_testbench " "Found entity 2: mux64x2_1_2scomp_testbench" {  } { { "mux64x2_1_2scomp.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x2_1_2scomp.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64x2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux64x2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64x2_1 " "Found entity 1: mux64x2_1" {  } { { "mux64x2_1.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x2_1.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950739 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux64x2_1_testbench " "Found entity 2: mux64x2_1_testbench" {  } { { "mux64x2_1.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x2_1.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "mux32_1.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux32_1.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux16_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "mux16_1.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux16_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux8_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux4_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux2_1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.sv 4 4 " "Found 4 design units, including 4 entities, in source file math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "math.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/math.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950745 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "math.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/math.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950745 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "math.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/math.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950745 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "math.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/math.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/instructmem.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950747 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/instructmem.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 2 2 " "Found 2 design units, including 2 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/fullAdder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950748 ""} { "Info" "ISGN_ENTITY_NAME" "2 fullAdder_testbench " "Found entity 2: fullAdder_testbench" {  } { { "fullAdder.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/fullAdder.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder5_32.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder5_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder5_32 " "Found entity 1: decoder5_32" {  } { { "decoder5_32.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/decoder5_32.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950749 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder5_32_testbench " "Found entity 2: decoder5_32_testbench" {  } { { "decoder5_32.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/decoder5_32.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3_8.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder3_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3_8 " "Found entity 1: decoder3_8" {  } { { "decoder3_8.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/decoder3_8.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950750 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder3_8_testbench " "Found entity 2: decoder3_8_testbench" {  } { { "decoder3_8.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/decoder3_8.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_4.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_4 " "Found entity 1: decoder2_4" {  } { { "decoder2_4.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/decoder2_4.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950752 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder2_4_testbench " "Found entity 2: decoder2_4_testbench" {  } { { "decoder2_4.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/decoder2_4.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950753 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950753 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "memToReg memtoReg CPU_single.sv(56) " "Verilog HDL Declaration information at CPU_single.sv(56): object \"memToReg\" differs only in case from object \"memtoReg\" in the same scope" {  } { { "CPU_single.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/CPU_single.sv" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668418950754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_single.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_single.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_single " "Found entity 1: CPU_single" {  } { { "CPU_single.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/CPU_single.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_64_bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file and_64_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_64_bit " "Found entity 1: and_64_bit" {  } { { "and_64_bit.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/and_64_bit.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950755 ""} { "Info" "ISGN_ENTITY_NAME" "2 and_64_bit_testbench " "Found entity 2: and_64_bit_testbench" {  } { { "and_64_bit.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/and_64_bit.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alustim.sv 1 1 " "Found 1 design units, including 1 entities, in source file alustim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alustim " "Found entity 1: alustim" {  } { { "alustim.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/alustim.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950757 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_pass_add_sub.sv(65) " "Verilog HDL warning at ALU_pass_add_sub.sv(65): extended using \"x\" or \"z\"" {  } { { "ALU_pass_add_sub.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/ALU_pass_add_sub.sv" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1668418950758 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_pass_add_sub.sv(66) " "Verilog HDL warning at ALU_pass_add_sub.sv(66): extended using \"x\" or \"z\"" {  } { { "ALU_pass_add_sub.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/ALU_pass_add_sub.sv" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1668418950758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_pass_add_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_pass_add_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU_pass_add_sub.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/ALU_pass_add_sub.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950758 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.sv(85) " "Verilog HDL warning at ALU.sv(85): extended using \"x\" or \"z\"" {  } { { "ALU.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/ALU.sv" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1668418950759 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.sv(86) " "Verilog HDL warning at ALU.sv(86): extended using \"x\" or \"z\"" {  } { { "ALU.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/ALU.sv" 86 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1668418950759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/ALU.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950759 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALUmini " "Found entity 2: ALUmini" {  } { { "ALU.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/ALU.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder64_bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder64_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder64_bit " "Found entity 1: adder64_bit" {  } { { "adder64_bit.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/adder64_bit.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950760 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder64_bit_testbench " "Found entity 2: adder64_bit_testbench" {  } { { "adder64_bit.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/adder64_bit.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4_pc.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder_4_pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4_pc " "Found entity 1: adder_4_pc" {  } { { "adder_4_pc.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/adder_4_pc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950762 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_4_pc_tb " "Found entity 2: adder_4_pc_tb" {  } { { "adder_4_pc.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/adder_4_pc.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/D_FF.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg2locmux.sv 2 2 " "Found 2 design units, including 2 entities, in source file reg2locmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg2locMux " "Found entity 1: reg2locMux" {  } { { "reg2locMux.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/reg2locMux.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950764 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg2locMux_tb " "Found entity 2: reg2locMux_tb" {  } { { "reg2locMux.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/reg2locMux.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668418950764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950764 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_single " "Elaborating entity \"CPU_single\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668418950790 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcode CPU_single.sv(22) " "Verilog HDL or VHDL warning at CPU_single.sv(22): object \"opcode\" assigned a value but never read" {  } { { "CPU_single.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/CPU_single.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668418950791 "|CPU_single"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shamt CPU_single.sv(32) " "Verilog HDL or VHDL warning at CPU_single.sv(32): object \"shamt\" assigned a value but never read" {  } { { "CPU_single.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/CPU_single.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668418950791 "|CPU_single"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "currPC 0 CPU_single.sv(11) " "Net \"currPC\" at CPU_single.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "CPU_single.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/CPU_single.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1668418950795 "|CPU_single"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ALU_cntrl 0 CPU_single.sv(58) " "Net \"ALU_cntrl\" at CPU_single.sv(58) has no driver or initial value, using a default initial value '0'" {  } { { "CPU_single.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/CPU_single.sv" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1668418950795 "|CPU_single"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xfer_size 0 CPU_single.sv(165) " "Net \"xfer_size\" at CPU_single.sv(165) has no driver or initial value, using a default initial value '0'" {  } { { "CPU_single.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/CPU_single.sv" 165 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1668418950795 "|CPU_single"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk 0 CPU_single.sv(8) " "Net \"clk\" at CPU_single.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "CPU_single.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/CPU_single.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1668418950795 "|CPU_single"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uncondBr 0 CPU_single.sv(55) " "Net \"uncondBr\" at CPU_single.sv(55) has no driver or initial value, using a default initial value '0'" {  } { { "CPU_single.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/CPU_single.sv" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1668418950795 "|CPU_single"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "brTaken 0 CPU_single.sv(55) " "Net \"brTaken\" at CPU_single.sv(55) has no driver or initial value, using a default initial value '0'" {  } { { "CPU_single.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/CPU_single.sv" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1668418950795 "|CPU_single"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RegWrite 0 CPU_single.sv(55) " "Net \"RegWrite\" at CPU_single.sv(55) has no driver or initial value, using a default initial value '0'" {  } { { "CPU_single.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/CPU_single.sv" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1668418950795 "|CPU_single"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memWrite 0 CPU_single.sv(56) " "Net \"memWrite\" at CPU_single.sv(56) has no driver or initial value, using a default initial value '0'" {  } { { "CPU_single.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/CPU_single.sv" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1668418950795 "|CPU_single"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter programCounter:pc " "Elaborating entity \"programCounter\" for hierarchy \"programCounter:pc\"" {  } { { "CPU_single.sv" "pc" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/CPU_single.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668418950807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender programCounter:pc\|sign_extender:condBranch " "Elaborating entity \"sign_extender\" for hierarchy \"programCounter:pc\|sign_extender:condBranch\"" {  } { { "programCounter.sv" "condBranch" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668418950808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender programCounter:pc\|sign_extender:uncondBranch " "Elaborating entity \"sign_extender\" for hierarchy \"programCounter:pc\|sign_extender:uncondBranch\"" {  } { { "programCounter.sv" "uncondBranch" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668418950817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux64x2_1 programCounter:pc\|mux64x2_1:branchType " "Elaborating entity \"mux64x2_1\" for hierarchy \"programCounter:pc\|mux64x2_1:branchType\"" {  } { { "programCounter.sv" "branchType" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668418950824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 programCounter:pc\|mux64x2_1:branchType\|mux2_1:muxy\[0\].miniboi " "Elaborating entity \"mux2_1\" for hierarchy \"programCounter:pc\|mux64x2_1:branchType\|mux2_1:muxy\[0\].miniboi\"" {  } { { "mux64x2_1.sv" "muxy\[0\].miniboi" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x2_1.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668418950831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter programCounter:pc\|shifter:leftShift2 " "Elaborating entity \"shifter\" for hierarchy \"programCounter:pc\|shifter:leftShift2\"" {  } { { "programCounter.sv" "leftShift2" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668418950842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4_pc programCounter:pc\|adder_4_pc:add4 " "Elaborating entity \"adder_4_pc\" for hierarchy \"programCounter:pc\|adder_4_pc:add4\"" {  } { { "programCounter.sv" "add4" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668418950849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder programCounter:pc\|adder_4_pc:add4\|fullAdder:fA " "Elaborating entity \"fullAdder\" for hierarchy \"programCounter:pc\|adder_4_pc:add4\|fullAdder:fA\"" {  } { { "adder_4_pc.sv" "fA" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/adder_4_pc.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668418950856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder64_bit programCounter:pc\|adder64_bit:branchAdd " "Elaborating entity \"adder64_bit\" for hierarchy \"programCounter:pc\|adder64_bit:branchAdd\"" {  } { { "programCounter.sv" "branchAdd" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668418950873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructmem instructmem:insts " "Elaborating entity \"instructmem\" for hierarchy \"instructmem:insts\"" {  } { { "CPU_single.sv" "insts" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/CPU_single.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668418950901 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "instructmem.sv(24) " "Verilog HDL warning at instructmem.sv(24): ignoring unsupported system task" {  } { { "instructmem.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/instructmem.sv" 24 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1668418950904 "|CPU_single|instructmem:insts"}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "../benchmarks/test01_AddiB.arm instructmem.sv(42) " "Verilog HDL File I/O error at instructmem.sv(42): can't open Verilog Design File \"../benchmarks/test01_AddiB.arm\"" {  } { { "instructmem.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/instructmem.sv" 42 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668418950904 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Running benchmark:  instructmem.sv(43) " "Verilog HDL Display System Task info at instructmem.sv(43): Running benchmark: " {  } { { "instructmem.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/instructmem.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950904 "|CPU_single|instructmem:insts"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "instructmem:insts " "Can't elaborate user hierarchy \"instructmem:insts\"" {  } { { "CPU_single.sv" "insts" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/CPU_single.sv" 106 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668418950905 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Gerin/Documents/GitHub/EE469_Labs/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/Gerin/Documents/GitHub/EE469_Labs/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950930 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668418950974 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 14 01:42:30 2022 " "Processing ended: Mon Nov 14 01:42:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668418950974 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668418950974 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668418950974 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668418950974 ""}
