#define SCI_REG_gate_l 0x00330006
#define SCI_REG_gate_u 0x00330007
#define SCI_REG_inhib 0x00330008
#define SCI_REG_delay 0x00330009
#define SCI_REG_polarity 0x0033000A
#define SCI_REG_thrsh_1 0x0033000B
#define SCI_REG_thrsh_2 0x0033000C
#define SCI_REG_thrsh_3 0x0033000D
#define SCI_REG_thrsh_4 0x0033000E
#define SCI_REG_thrsh_5 0x0033000F
#define SCI_REG_thrsh_6 0x00330010
#define SCI_REG_thrsh_7 0x00330011
#define SCI_REG_thrsh_8 0x00330012
#define SCI_REG_thrsh_9 0x00330013
#define SCI_REG_thrsh_10 0x00330014
#define SCI_REG_thrsh_11 0x00330015
#define SCI_REG_thrsh_12 0x00330016
#define SCI_REG_thrsh_13 0x00330017
#define SCI_REG_thrsh_14 0x00330018
#define SCI_REG_thrsh_15 0x00330019
#define SCI_REG_thrsh_16 0x0033001A
#define SCI_REG_thrsh_17 0x0033001B
#define SCI_REG_thrsh_18 0x0033001C
#define SCI_REG_thrsh_19 0x0033001D
#define SCI_REG_thrsh_20 0x0033001E
#define SCI_REG_thrsh_21 0x0033001F
#define SCI_REG_thrsh_22 0x00330020
#define SCI_REG_thrsh_23 0x00330021
#define SCI_REG_thrsh_0 0x00330022
#define SCI_REG_top_0 0x0033003A
#define SCI_REG_top_1 0x0033003B
#define SCI_REG_top_2 0x0033003C
#define SCI_REG_top_3 0x0033003D
#define SCI_REG_top_4 0x0033003E
#define SCI_REG_top_5 0x0033003F
#define SCI_REG_top_6 0x00330040
#define SCI_REG_top_7 0x00330041
#define SCI_REG_top_8 0x00330042
#define SCI_REG_top_9 0x00330043
#define SCI_REG_top_10 0x00330044
#define SCI_REG_top_11 0x00330045
#define SCI_REG_top_12 0x00330046
#define SCI_REG_top_13 0x00330047
#define SCI_REG_top_14 0x00330048
#define SCI_REG_top_15 0x00330049
#define SCI_REG_top_16 0x0033004A
#define SCI_REG_top_17 0x0033004B
#define SCI_REG_top_18 0x0033004C
#define SCI_REG_top_19 0x0033004D
#define SCI_REG_top_20 0x0033004E
#define SCI_REG_top_21 0x0033004F
#define SCI_REG_top_22 0x00330050
#define SCI_REG_top_23 0x00330051
#define SCI_REG_int_time 0x00330052
#define SCI_REG_pre_int 0x00330053
#define SCI_REG_baseline 0x00330054
#define SCI_REG_skip 0x00330055
#define SCI_REG_reset 0x00330056
#define SCI_REG_read 0x00330057
#define SCI_REG_write 0x00330058
#define SCI_REG_stopwrite 0x00330059
#define SCI_REG_fifo 0x0033005A
#define SCI_REG_empty 0x0033005B
#define SCI_REG_full 0x0033005C
#define SCI_REG_trigger_code 0x0033005E
#define SCI_REG_timestamp 0x0033005F
#define SCI_REG_RateMeter_NoSkip_FIFOADDRESS 0xA0000

#define SCI_REG_RateMeter_0_FIFOADDRESS 0x40000

#define SCI_REG_Spectrum_1_FIFOADDRESS 0x60000
#define SCI_REG_Spectrum_1_STATUS 0x70000
#define SCI_REG_Spectrum_1_CONFIG 0x70001
#define SCI_REG_Spectrum_1_CONFIG_LIMIT 0x70002
#define SCI_REG_Spectrum_1_CONFIG_REBIN 0x70003
#define SCI_REG_Spectrum_1_CONFIG_MIN 0x70004
#define SCI_REG_Spectrum_1_CONFIG_MAX 0x70005

#define SCI_REG_Spectrum_2_FIFOADDRESS 0xC0000
#define SCI_REG_Spectrum_2_STATUS 0xD0000
#define SCI_REG_Spectrum_2_CONFIG 0xD0001
#define SCI_REG_Spectrum_2_CONFIG_LIMIT 0xD0002
#define SCI_REG_Spectrum_2_CONFIG_REBIN 0xD0003
#define SCI_REG_Spectrum_2_CONFIG_MIN 0xD0004
#define SCI_REG_Spectrum_2_CONFIG_MAX 0xD0005

#define SCI_REG_Spectrum_3_FIFOADDRESS 0x100000
#define SCI_REG_Spectrum_3_STATUS 0x110000
#define SCI_REG_Spectrum_3_CONFIG 0x110001
#define SCI_REG_Spectrum_3_CONFIG_LIMIT 0x110002
#define SCI_REG_Spectrum_3_CONFIG_REBIN 0x110003
#define SCI_REG_Spectrum_3_CONFIG_MIN 0x110004
#define SCI_REG_Spectrum_3_CONFIG_MAX 0x110005

#define SCI_REG_Spectrum_4_FIFOADDRESS 0x140000
#define SCI_REG_Spectrum_4_STATUS 0x150000
#define SCI_REG_Spectrum_4_CONFIG 0x150001
#define SCI_REG_Spectrum_4_CONFIG_LIMIT 0x150002
#define SCI_REG_Spectrum_4_CONFIG_REBIN 0x150003
#define SCI_REG_Spectrum_4_CONFIG_MIN 0x150004
#define SCI_REG_Spectrum_4_CONFIG_MAX 0x150005

#define SCI_REG_Spectrum_5_FIFOADDRESS 0x180000
#define SCI_REG_Spectrum_5_STATUS 0x190000
#define SCI_REG_Spectrum_5_CONFIG 0x190001
#define SCI_REG_Spectrum_5_CONFIG_LIMIT 0x190002
#define SCI_REG_Spectrum_5_CONFIG_REBIN 0x190003
#define SCI_REG_Spectrum_5_CONFIG_MIN 0x190004
#define SCI_REG_Spectrum_5_CONFIG_MAX 0x190005

#define SCI_REG_Spectrum_6_FIFOADDRESS 0x1C0000
#define SCI_REG_Spectrum_6_STATUS 0x1D0000
#define SCI_REG_Spectrum_6_CONFIG 0x1D0001
#define SCI_REG_Spectrum_6_CONFIG_LIMIT 0x1D0002
#define SCI_REG_Spectrum_6_CONFIG_REBIN 0x1D0003
#define SCI_REG_Spectrum_6_CONFIG_MIN 0x1D0004
#define SCI_REG_Spectrum_6_CONFIG_MAX 0x1D0005

#define SCI_REG_Spectrum_7_FIFOADDRESS 0x200000
#define SCI_REG_Spectrum_7_STATUS 0x210000
#define SCI_REG_Spectrum_7_CONFIG 0x210001
#define SCI_REG_Spectrum_7_CONFIG_LIMIT 0x210002
#define SCI_REG_Spectrum_7_CONFIG_REBIN 0x210003
#define SCI_REG_Spectrum_7_CONFIG_MIN 0x210004
#define SCI_REG_Spectrum_7_CONFIG_MAX 0x210005

#define SCI_REG_Spectrum_8_FIFOADDRESS 0x240000
#define SCI_REG_Spectrum_8_STATUS 0x250000
#define SCI_REG_Spectrum_8_CONFIG 0x250001
#define SCI_REG_Spectrum_8_CONFIG_LIMIT 0x250002
#define SCI_REG_Spectrum_8_CONFIG_REBIN 0x250003
#define SCI_REG_Spectrum_8_CONFIG_MIN 0x250004
#define SCI_REG_Spectrum_8_CONFIG_MAX 0x250005

#define SCI_REG_Spectrum_9_FIFOADDRESS 0x280000
#define SCI_REG_Spectrum_9_STATUS 0x290000
#define SCI_REG_Spectrum_9_CONFIG 0x290001
#define SCI_REG_Spectrum_9_CONFIG_LIMIT 0x290002
#define SCI_REG_Spectrum_9_CONFIG_REBIN 0x290003
#define SCI_REG_Spectrum_9_CONFIG_MIN 0x290004
#define SCI_REG_Spectrum_9_CONFIG_MAX 0x290005

#define SCI_REG_Spectrum_10_FIFOADDRESS 0x2C0000
#define SCI_REG_Spectrum_10_STATUS 0x2D0000
#define SCI_REG_Spectrum_10_CONFIG 0x2D0001
#define SCI_REG_Spectrum_10_CONFIG_LIMIT 0x2D0002
#define SCI_REG_Spectrum_10_CONFIG_REBIN 0x2D0003
#define SCI_REG_Spectrum_10_CONFIG_MIN 0x2D0004
#define SCI_REG_Spectrum_10_CONFIG_MAX 0x2D0005

#define SCI_REG_Spectrum_11_FIFOADDRESS 0x300000
#define SCI_REG_Spectrum_11_STATUS 0x310000
#define SCI_REG_Spectrum_11_CONFIG 0x310001
#define SCI_REG_Spectrum_11_CONFIG_LIMIT 0x310002
#define SCI_REG_Spectrum_11_CONFIG_REBIN 0x310003
#define SCI_REG_Spectrum_11_CONFIG_MIN 0x310004
#define SCI_REG_Spectrum_11_CONFIG_MAX 0x310005

#define SCI_REG_Spectrum_12_FIFOADDRESS 0x20000
#define SCI_REG_Spectrum_12_STATUS 0x30000
#define SCI_REG_Spectrum_12_CONFIG 0x30001
#define SCI_REG_Spectrum_12_CONFIG_LIMIT 0x30002
#define SCI_REG_Spectrum_12_CONFIG_REBIN 0x30003
#define SCI_REG_Spectrum_12_CONFIG_MIN 0x30004
#define SCI_REG_Spectrum_12_CONFIG_MAX 0x30005

#define SCI_REG_Spectrum_13_FIFOADDRESS 0x80000
#define SCI_REG_Spectrum_13_STATUS 0x90000
#define SCI_REG_Spectrum_13_CONFIG 0x90001
#define SCI_REG_Spectrum_13_CONFIG_LIMIT 0x90002
#define SCI_REG_Spectrum_13_CONFIG_REBIN 0x90003
#define SCI_REG_Spectrum_13_CONFIG_MIN 0x90004
#define SCI_REG_Spectrum_13_CONFIG_MAX 0x90005

#define SCI_REG_Spectrum_14_FIFOADDRESS 0xE0000
#define SCI_REG_Spectrum_14_STATUS 0xF0000
#define SCI_REG_Spectrum_14_CONFIG 0xF0001
#define SCI_REG_Spectrum_14_CONFIG_LIMIT 0xF0002
#define SCI_REG_Spectrum_14_CONFIG_REBIN 0xF0003
#define SCI_REG_Spectrum_14_CONFIG_MIN 0xF0004
#define SCI_REG_Spectrum_14_CONFIG_MAX 0xF0005

#define SCI_REG_Spectrum_15_FIFOADDRESS 0x120000
#define SCI_REG_Spectrum_15_STATUS 0x130000
#define SCI_REG_Spectrum_15_CONFIG 0x130001
#define SCI_REG_Spectrum_15_CONFIG_LIMIT 0x130002
#define SCI_REG_Spectrum_15_CONFIG_REBIN 0x130003
#define SCI_REG_Spectrum_15_CONFIG_MIN 0x130004
#define SCI_REG_Spectrum_15_CONFIG_MAX 0x130005

#define SCI_REG_Spectrum_16_FIFOADDRESS 0x160000
#define SCI_REG_Spectrum_16_STATUS 0x170000
#define SCI_REG_Spectrum_16_CONFIG 0x170001
#define SCI_REG_Spectrum_16_CONFIG_LIMIT 0x170002
#define SCI_REG_Spectrum_16_CONFIG_REBIN 0x170003
#define SCI_REG_Spectrum_16_CONFIG_MIN 0x170004
#define SCI_REG_Spectrum_16_CONFIG_MAX 0x170005

#define SCI_REG_Spectrum_17_FIFOADDRESS 0x1A0000
#define SCI_REG_Spectrum_17_STATUS 0x1B0000
#define SCI_REG_Spectrum_17_CONFIG 0x1B0001
#define SCI_REG_Spectrum_17_CONFIG_LIMIT 0x1B0002
#define SCI_REG_Spectrum_17_CONFIG_REBIN 0x1B0003
#define SCI_REG_Spectrum_17_CONFIG_MIN 0x1B0004
#define SCI_REG_Spectrum_17_CONFIG_MAX 0x1B0005

#define SCI_REG_Spectrum_18_FIFOADDRESS 0x1E0000
#define SCI_REG_Spectrum_18_STATUS 0x1F0000
#define SCI_REG_Spectrum_18_CONFIG 0x1F0001
#define SCI_REG_Spectrum_18_CONFIG_LIMIT 0x1F0002
#define SCI_REG_Spectrum_18_CONFIG_REBIN 0x1F0003
#define SCI_REG_Spectrum_18_CONFIG_MIN 0x1F0004
#define SCI_REG_Spectrum_18_CONFIG_MAX 0x1F0005

#define SCI_REG_Spectrum_19_FIFOADDRESS 0x220000
#define SCI_REG_Spectrum_19_STATUS 0x230000
#define SCI_REG_Spectrum_19_CONFIG 0x230001
#define SCI_REG_Spectrum_19_CONFIG_LIMIT 0x230002
#define SCI_REG_Spectrum_19_CONFIG_REBIN 0x230003
#define SCI_REG_Spectrum_19_CONFIG_MIN 0x230004
#define SCI_REG_Spectrum_19_CONFIG_MAX 0x230005

#define SCI_REG_Spectrum_20_FIFOADDRESS 0x260000
#define SCI_REG_Spectrum_20_STATUS 0x270000
#define SCI_REG_Spectrum_20_CONFIG 0x270001
#define SCI_REG_Spectrum_20_CONFIG_LIMIT 0x270002
#define SCI_REG_Spectrum_20_CONFIG_REBIN 0x270003
#define SCI_REG_Spectrum_20_CONFIG_MIN 0x270004
#define SCI_REG_Spectrum_20_CONFIG_MAX 0x270005

#define SCI_REG_Spectrum_21_FIFOADDRESS 0x2A0000
#define SCI_REG_Spectrum_21_STATUS 0x2B0000
#define SCI_REG_Spectrum_21_CONFIG 0x2B0001
#define SCI_REG_Spectrum_21_CONFIG_LIMIT 0x2B0002
#define SCI_REG_Spectrum_21_CONFIG_REBIN 0x2B0003
#define SCI_REG_Spectrum_21_CONFIG_MIN 0x2B0004
#define SCI_REG_Spectrum_21_CONFIG_MAX 0x2B0005

#define SCI_REG_Spectrum_22_FIFOADDRESS 0x2E0000
#define SCI_REG_Spectrum_22_STATUS 0x2F0000
#define SCI_REG_Spectrum_22_CONFIG 0x2F0001
#define SCI_REG_Spectrum_22_CONFIG_LIMIT 0x2F0002
#define SCI_REG_Spectrum_22_CONFIG_REBIN 0x2F0003
#define SCI_REG_Spectrum_22_CONFIG_MIN 0x2F0004
#define SCI_REG_Spectrum_22_CONFIG_MAX 0x2F0005

#define SCI_REG_Spectrum_23_FIFOADDRESS 0x320000
#define SCI_REG_Spectrum_23_STATUS 0x330000
#define SCI_REG_Spectrum_23_CONFIG 0x330001
#define SCI_REG_Spectrum_23_CONFIG_LIMIT 0x330002
#define SCI_REG_Spectrum_23_CONFIG_REBIN 0x330003
#define SCI_REG_Spectrum_23_CONFIG_MIN 0x330004
#define SCI_REG_Spectrum_23_CONFIG_MAX 0x330005

#define SCI_REG_Spectrum_0_FIFOADDRESS 0x0
#define SCI_REG_Spectrum_0_STATUS 0x10000
#define SCI_REG_Spectrum_0_CONFIG 0x10001
#define SCI_REG_Spectrum_0_CONFIG_LIMIT 0x10002
#define SCI_REG_Spectrum_0_CONFIG_REBIN 0x10003
#define SCI_REG_Spectrum_0_CONFIG_MIN 0x10004
#define SCI_REG_Spectrum_0_CONFIG_MAX 0x10005

#define SCI_REG_Oscilloscope_0_FIFOADDRESS 0x338000
#define SCI_REG_Oscilloscope_0_READ_STATUS 0x340000
#define SCI_REG_Oscilloscope_0_READ_POSITION 0x340001
#define SCI_REG_Oscilloscope_0_CONFIG_TRIGGER_MODE 0x340002
#define SCI_REG_Oscilloscope_0_CONFIG_PRETRIGGER 0x340003
#define SCI_REG_Oscilloscope_0_CONFIG_TRIGGER_LEVEL 0x340004
#define SCI_REG_Oscilloscope_0_CONFIG_ARM 0x340005
#define SCI_REG_Oscilloscope_0_CONFIG_DECIMATOR 0x340006

#define SCI_REG_All_Energies_FIFOADDRESS 0x340008
#define SCI_REG_All_Energies_READ_STATUS 0x340009
#define SCI_REG_All_Energies_READ_VALID_WORDS 0x34000A
#define SCI_REG_All_Energies_CONFIG 0x34000B

#define SCI_REG_disable_det_0 0x34000E
#define SCI_REG_disable_det_1 0x34000F
#define SCI_REG_disable_det_2 0x340010
#define SCI_REG_disable_det_3 0x340011
#define SCI_REG_disable_det_4 0x340012
#define SCI_REG_disable_det_5 0x340013
#define SCI_REG_disable_det_6 0x340014
#define SCI_REG_disable_det_7 0x340015
#define SCI_REG_disable_det_8 0x340016
#define SCI_REG_disable_det_9 0x340017
#define SCI_REG_disable_det_10 0x340018
#define SCI_REG_disable_det_11 0x340019
#define SCI_REG_disable_det_12 0x34001A
#define SCI_REG_disable_det_13 0x34001B
#define SCI_REG_disable_det_14 0x34001C
#define SCI_REG_disable_det_15 0x34001D
#define SCI_REG_disable_det_16 0x34001E
#define SCI_REG_disable_det_17 0x34001F
#define SCI_REG_disable_det_18 0x340020
#define SCI_REG_disable_det_19 0x340021
#define SCI_REG_disable_det_20 0x340022
#define SCI_REG_disable_det_21 0x340023
#define SCI_REG_disable_det_22 0x340024
#define SCI_REG_disable_det_23 0x340025
#define SCI_REG_disable_det_24 0x340026
#define SCI_REG_disable_det_25 0x340027
#define SCI_REG_disable_det_26 0x340028
#define SCI_REG_disable_det_27 0x340029
#define SCI_REG_disable_det_28 0x34002A
#define SCI_REG_disable_det_29 0x34002B
#define SCI_REG_disable_det_30 0x34002C
#define SCI_REG_disable_det_31 0x34002D

