###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_read_row_hits              =       963251   # Number of read row buffer hits
num_write_buf_hits             =            0   # Number of write buffer hits
num_reads_done                 =      1228548   # Number of read requests issued
num_writes_done                =       340166   # Number of read requests issued
num_cycles                     =    114158567   # Number of DRAM cycles
num_srefx_cmds                 =            0   # Number of SREFX commands
epoch_num                      =           85   # Number of epochs
num_read_cmds                  =      1228372   # Number of READ/READP commands
num_act_cmds                   =       504183   # Number of ACT commands
num_write_row_hits             =       104060   # Number of write row buffer hits
num_pre_cmds                   =       504183   # Number of PRE commands
num_write_cmds                 =       340162   # Number of WRITE/WRITEP commands
num_ondemand_pres              =       334395   # Number of ondemend PRE commands
num_ref_cmds                   =        21957   # Number of REF commands
num_refb_cmds                  =            0   # Number of REFb commands
num_srefe_cmds                 =            0   # Number of SREFE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
all_bank_idle_cycles.0         =     37500794   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =     37267972   # Cyles of all bank idle in rank rank.1
rank_active_cycles.0           =     76657773   # Cyles of rank active rank.0
rank_active_cycles.1           =     76890595   # Cyles of rank active rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       432211   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =       231238   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =       173075   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =       128737   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =       110918   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        90280   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        67468   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =        53024   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        46253   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =        31644   # Request interarrival latency (cycles)
interarrival_latency[100-]     =       203866   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =          176   # Read request latency (cycles)
read_latency[20-39]            =       824906   # Read request latency (cycles)
read_latency[40-59]            =        20282   # Read request latency (cycles)
read_latency[60-79]            =        12170   # Read request latency (cycles)
read_latency[80-99]            =       120633   # Read request latency (cycles)
read_latency[100-119]          =       150137   # Read request latency (cycles)
read_latency[120-139]          =         8827   # Read request latency (cycles)
read_latency[140-159]          =         8385   # Read request latency (cycles)
read_latency[160-179]          =         5287   # Read request latency (cycles)
read_latency[180-199]          =         4990   # Read request latency (cycles)
read_latency[200-]             =        72755   # Read request latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           13   # Write cmd latency (cycles)
write_latency[20-39]           =         1460   # Write cmd latency (cycles)
write_latency[40-59]           =          485   # Write cmd latency (cycles)
write_latency[60-79]           =          452   # Write cmd latency (cycles)
write_latency[80-99]           =         6567   # Write cmd latency (cycles)
write_latency[100-119]         =        10611   # Write cmd latency (cycles)
write_latency[120-139]         =         5577   # Write cmd latency (cycles)
write_latency[140-159]         =         4226   # Write cmd latency (cycles)
write_latency[160-179]         =         4237   # Write cmd latency (cycles)
write_latency[180-199]         =         4169   # Write cmd latency (cycles)
write_latency[200-]            =       302365   # Write cmd latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
ref_energy                     =  4.11469e+10   # Refresh energy
write_energy                   =  1.85484e+09   # Write energy
act_energy                     =  5.89531e+09   # Activation energy
read_energy                    =  7.54712e+09   # Read energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
act_stb_energy.0               =   6.0345e+10   # Active standby energy rank.0
act_stb_energy.1               =  6.05283e+10   # Active standby energy rank.1
pre_stb_energy.0               =  2.52005e+10   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.50441e+10   # Precharge standby energy rank.1
average_interarrival           =      72.7631   # Average request interarrival latency (cycles)
average_read_latency           =      72.0711   # Average read request latency (cycles)
average_power                  =      1993.39   # Average power (mW)
average_bandwidth              =      1.17261   # Average bandwidth
total_energy                   =  2.27562e+11   # Total energy (pJ)
