
9s_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cc88  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b4  0800cf28  0800cf28  0000df28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d1dc  0800d1dc  0000f060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d1dc  0800d1dc  0000e1dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d1e4  0800d1e4  0000f060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d1e4  0800d1e4  0000e1e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d1e8  0800d1e8  0000e1e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  24000000  0800d1ec  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000468  24000060  0800d24c  0000f060  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  240004c8  0800d24c  0000f4c8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000f060  2**0
                  CONTENTS, READONLY
 12 .debug_info   000221c3  00000000  00000000  0000f08e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000454a  00000000  00000000  00031251  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018b0  00000000  00000000  000357a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012ea  00000000  00000000  00037050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00040a86  00000000  00000000  0003833a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025219  00000000  00000000  00078dc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00199fa5  00000000  00000000  0009dfd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00237f7e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006bc0  00000000  00000000  00237fc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  0023eb84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000060 	.word	0x24000060
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800cf10 	.word	0x0800cf10

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000064 	.word	0x24000064
 80002dc:	0800cf10 	.word	0x0800cf10

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80006c0:	4b49      	ldr	r3, [pc, #292]	@ (80007e8 <SystemInit+0x12c>)
 80006c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006c6:	4a48      	ldr	r2, [pc, #288]	@ (80007e8 <SystemInit+0x12c>)
 80006c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80006d0:	4b45      	ldr	r3, [pc, #276]	@ (80007e8 <SystemInit+0x12c>)
 80006d2:	691b      	ldr	r3, [r3, #16]
 80006d4:	4a44      	ldr	r2, [pc, #272]	@ (80007e8 <SystemInit+0x12c>)
 80006d6:	f043 0310 	orr.w	r3, r3, #16
 80006da:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006dc:	4b43      	ldr	r3, [pc, #268]	@ (80007ec <SystemInit+0x130>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	f003 030f 	and.w	r3, r3, #15
 80006e4:	2b06      	cmp	r3, #6
 80006e6:	d807      	bhi.n	80006f8 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006e8:	4b40      	ldr	r3, [pc, #256]	@ (80007ec <SystemInit+0x130>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	f023 030f 	bic.w	r3, r3, #15
 80006f0:	4a3e      	ldr	r2, [pc, #248]	@ (80007ec <SystemInit+0x130>)
 80006f2:	f043 0307 	orr.w	r3, r3, #7
 80006f6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006f8:	4b3d      	ldr	r3, [pc, #244]	@ (80007f0 <SystemInit+0x134>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a3c      	ldr	r2, [pc, #240]	@ (80007f0 <SystemInit+0x134>)
 80006fe:	f043 0301 	orr.w	r3, r3, #1
 8000702:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000704:	4b3a      	ldr	r3, [pc, #232]	@ (80007f0 <SystemInit+0x134>)
 8000706:	2200      	movs	r2, #0
 8000708:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800070a:	4b39      	ldr	r3, [pc, #228]	@ (80007f0 <SystemInit+0x134>)
 800070c:	681a      	ldr	r2, [r3, #0]
 800070e:	4938      	ldr	r1, [pc, #224]	@ (80007f0 <SystemInit+0x134>)
 8000710:	4b38      	ldr	r3, [pc, #224]	@ (80007f4 <SystemInit+0x138>)
 8000712:	4013      	ands	r3, r2
 8000714:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000716:	4b35      	ldr	r3, [pc, #212]	@ (80007ec <SystemInit+0x130>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	f003 0308 	and.w	r3, r3, #8
 800071e:	2b00      	cmp	r3, #0
 8000720:	d007      	beq.n	8000732 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000722:	4b32      	ldr	r3, [pc, #200]	@ (80007ec <SystemInit+0x130>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	f023 030f 	bic.w	r3, r3, #15
 800072a:	4a30      	ldr	r2, [pc, #192]	@ (80007ec <SystemInit+0x130>)
 800072c:	f043 0307 	orr.w	r3, r3, #7
 8000730:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000732:	4b2f      	ldr	r3, [pc, #188]	@ (80007f0 <SystemInit+0x134>)
 8000734:	2200      	movs	r2, #0
 8000736:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000738:	4b2d      	ldr	r3, [pc, #180]	@ (80007f0 <SystemInit+0x134>)
 800073a:	2200      	movs	r2, #0
 800073c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800073e:	4b2c      	ldr	r3, [pc, #176]	@ (80007f0 <SystemInit+0x134>)
 8000740:	2200      	movs	r2, #0
 8000742:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000744:	4b2a      	ldr	r3, [pc, #168]	@ (80007f0 <SystemInit+0x134>)
 8000746:	4a2c      	ldr	r2, [pc, #176]	@ (80007f8 <SystemInit+0x13c>)
 8000748:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800074a:	4b29      	ldr	r3, [pc, #164]	@ (80007f0 <SystemInit+0x134>)
 800074c:	4a2b      	ldr	r2, [pc, #172]	@ (80007fc <SystemInit+0x140>)
 800074e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000750:	4b27      	ldr	r3, [pc, #156]	@ (80007f0 <SystemInit+0x134>)
 8000752:	4a2b      	ldr	r2, [pc, #172]	@ (8000800 <SystemInit+0x144>)
 8000754:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000756:	4b26      	ldr	r3, [pc, #152]	@ (80007f0 <SystemInit+0x134>)
 8000758:	2200      	movs	r2, #0
 800075a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800075c:	4b24      	ldr	r3, [pc, #144]	@ (80007f0 <SystemInit+0x134>)
 800075e:	4a28      	ldr	r2, [pc, #160]	@ (8000800 <SystemInit+0x144>)
 8000760:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000762:	4b23      	ldr	r3, [pc, #140]	@ (80007f0 <SystemInit+0x134>)
 8000764:	2200      	movs	r2, #0
 8000766:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000768:	4b21      	ldr	r3, [pc, #132]	@ (80007f0 <SystemInit+0x134>)
 800076a:	4a25      	ldr	r2, [pc, #148]	@ (8000800 <SystemInit+0x144>)
 800076c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800076e:	4b20      	ldr	r3, [pc, #128]	@ (80007f0 <SystemInit+0x134>)
 8000770:	2200      	movs	r2, #0
 8000772:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000774:	4b1e      	ldr	r3, [pc, #120]	@ (80007f0 <SystemInit+0x134>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4a1d      	ldr	r2, [pc, #116]	@ (80007f0 <SystemInit+0x134>)
 800077a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800077e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000780:	4b1b      	ldr	r3, [pc, #108]	@ (80007f0 <SystemInit+0x134>)
 8000782:	2200      	movs	r2, #0
 8000784:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000786:	4b1f      	ldr	r3, [pc, #124]	@ (8000804 <SystemInit+0x148>)
 8000788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800078a:	4a1e      	ldr	r2, [pc, #120]	@ (8000804 <SystemInit+0x148>)
 800078c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000790:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000792:	4b1d      	ldr	r3, [pc, #116]	@ (8000808 <SystemInit+0x14c>)
 8000794:	681a      	ldr	r2, [r3, #0]
 8000796:	4b1d      	ldr	r3, [pc, #116]	@ (800080c <SystemInit+0x150>)
 8000798:	4013      	ands	r3, r2
 800079a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800079e:	d202      	bcs.n	80007a6 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80007a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000810 <SystemInit+0x154>)
 80007a2:	2201      	movs	r2, #1
 80007a4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80007a6:	4b12      	ldr	r3, [pc, #72]	@ (80007f0 <SystemInit+0x134>)
 80007a8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d113      	bne.n	80007dc <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007b4:	4b0e      	ldr	r3, [pc, #56]	@ (80007f0 <SystemInit+0x134>)
 80007b6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007ba:	4a0d      	ldr	r2, [pc, #52]	@ (80007f0 <SystemInit+0x134>)
 80007bc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80007c0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80007c4:	4b13      	ldr	r3, [pc, #76]	@ (8000814 <SystemInit+0x158>)
 80007c6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80007ca:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007cc:	4b08      	ldr	r3, [pc, #32]	@ (80007f0 <SystemInit+0x134>)
 80007ce:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007d2:	4a07      	ldr	r2, [pc, #28]	@ (80007f0 <SystemInit+0x134>)
 80007d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80007d8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80007dc:	bf00      	nop
 80007de:	46bd      	mov	sp, r7
 80007e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	e000ed00 	.word	0xe000ed00
 80007ec:	52002000 	.word	0x52002000
 80007f0:	58024400 	.word	0x58024400
 80007f4:	eaf6ed7f 	.word	0xeaf6ed7f
 80007f8:	02020200 	.word	0x02020200
 80007fc:	01ff0000 	.word	0x01ff0000
 8000800:	01010280 	.word	0x01010280
 8000804:	580000c0 	.word	0x580000c0
 8000808:	5c001000 	.word	0x5c001000
 800080c:	ffff0000 	.word	0xffff0000
 8000810:	51008108 	.word	0x51008108
 8000814:	52004000 	.word	0x52004000

08000818 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 800081c:	4b09      	ldr	r3, [pc, #36]	@ (8000844 <ExitRun0Mode+0x2c>)
 800081e:	68db      	ldr	r3, [r3, #12]
 8000820:	4a08      	ldr	r2, [pc, #32]	@ (8000844 <ExitRun0Mode+0x2c>)
 8000822:	f023 0302 	bic.w	r3, r3, #2
 8000826:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000828:	bf00      	nop
 800082a:	4b06      	ldr	r3, [pc, #24]	@ (8000844 <ExitRun0Mode+0x2c>)
 800082c:	685b      	ldr	r3, [r3, #4]
 800082e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000832:	2b00      	cmp	r3, #0
 8000834:	d0f9      	beq.n	800082a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000836:	bf00      	nop
 8000838:	bf00      	nop
 800083a:	46bd      	mov	sp, r7
 800083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop
 8000844:	58024800 	.word	0x58024800

08000848 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b08a      	sub	sp, #40	@ 0x28
 800084c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800084e:	f107 031c 	add.w	r3, r7, #28
 8000852:	2200      	movs	r2, #0
 8000854:	601a      	str	r2, [r3, #0]
 8000856:	605a      	str	r2, [r3, #4]
 8000858:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800085a:	463b      	mov	r3, r7
 800085c:	2200      	movs	r2, #0
 800085e:	601a      	str	r2, [r3, #0]
 8000860:	605a      	str	r2, [r3, #4]
 8000862:	609a      	str	r2, [r3, #8]
 8000864:	60da      	str	r2, [r3, #12]
 8000866:	611a      	str	r2, [r3, #16]
 8000868:	615a      	str	r2, [r3, #20]
 800086a:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800086c:	4b31      	ldr	r3, [pc, #196]	@ (8000934 <MX_ADC1_Init+0xec>)
 800086e:	4a32      	ldr	r2, [pc, #200]	@ (8000938 <MX_ADC1_Init+0xf0>)
 8000870:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000872:	4b30      	ldr	r3, [pc, #192]	@ (8000934 <MX_ADC1_Init+0xec>)
 8000874:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000878:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 800087a:	4b2e      	ldr	r3, [pc, #184]	@ (8000934 <MX_ADC1_Init+0xec>)
 800087c:	2200      	movs	r2, #0
 800087e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000880:	4b2c      	ldr	r3, [pc, #176]	@ (8000934 <MX_ADC1_Init+0xec>)
 8000882:	2200      	movs	r2, #0
 8000884:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000886:	4b2b      	ldr	r3, [pc, #172]	@ (8000934 <MX_ADC1_Init+0xec>)
 8000888:	2204      	movs	r2, #4
 800088a:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800088c:	4b29      	ldr	r3, [pc, #164]	@ (8000934 <MX_ADC1_Init+0xec>)
 800088e:	2200      	movs	r2, #0
 8000890:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000892:	4b28      	ldr	r3, [pc, #160]	@ (8000934 <MX_ADC1_Init+0xec>)
 8000894:	2200      	movs	r2, #0
 8000896:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8000898:	4b26      	ldr	r3, [pc, #152]	@ (8000934 <MX_ADC1_Init+0xec>)
 800089a:	2201      	movs	r2, #1
 800089c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800089e:	4b25      	ldr	r3, [pc, #148]	@ (8000934 <MX_ADC1_Init+0xec>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008a4:	4b23      	ldr	r3, [pc, #140]	@ (8000934 <MX_ADC1_Init+0xec>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80008aa:	4b22      	ldr	r3, [pc, #136]	@ (8000934 <MX_ADC1_Init+0xec>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80008b0:	4b20      	ldr	r3, [pc, #128]	@ (8000934 <MX_ADC1_Init+0xec>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80008b6:	4b1f      	ldr	r3, [pc, #124]	@ (8000934 <MX_ADC1_Init+0xec>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80008bc:	4b1d      	ldr	r3, [pc, #116]	@ (8000934 <MX_ADC1_Init+0xec>)
 80008be:	2200      	movs	r2, #0
 80008c0:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80008c2:	4b1c      	ldr	r3, [pc, #112]	@ (8000934 <MX_ADC1_Init+0xec>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 80008ca:	4b1a      	ldr	r3, [pc, #104]	@ (8000934 <MX_ADC1_Init+0xec>)
 80008cc:	2201      	movs	r2, #1
 80008ce:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80008d0:	4818      	ldr	r0, [pc, #96]	@ (8000934 <MX_ADC1_Init+0xec>)
 80008d2:	f001 f837 	bl	8001944 <HAL_ADC_Init>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80008dc:	f000 fa78 	bl	8000dd0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80008e0:	2300      	movs	r3, #0
 80008e2:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80008e4:	f107 031c 	add.w	r3, r7, #28
 80008e8:	4619      	mov	r1, r3
 80008ea:	4812      	ldr	r0, [pc, #72]	@ (8000934 <MX_ADC1_Init+0xec>)
 80008ec:	f001 fdee 	bl	80024cc <HAL_ADCEx_MultiModeConfigChannel>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d001      	beq.n	80008fa <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80008f6:	f000 fa6b 	bl	8000dd0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 80008fa:	4b10      	ldr	r3, [pc, #64]	@ (800093c <MX_ADC1_Init+0xf4>)
 80008fc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008fe:	2306      	movs	r3, #6
 8000900:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000902:	2300      	movs	r3, #0
 8000904:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000906:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800090a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800090c:	2304      	movs	r3, #4
 800090e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000910:	2300      	movs	r3, #0
 8000912:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000914:	2300      	movs	r3, #0
 8000916:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000918:	463b      	mov	r3, r7
 800091a:	4619      	mov	r1, r3
 800091c:	4805      	ldr	r0, [pc, #20]	@ (8000934 <MX_ADC1_Init+0xec>)
 800091e:	f001 f9b3 	bl	8001c88 <HAL_ADC_ConfigChannel>
 8000922:	4603      	mov	r3, r0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d001      	beq.n	800092c <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000928:	f000 fa52 	bl	8000dd0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800092c:	bf00      	nop
 800092e:	3728      	adds	r7, #40	@ 0x28
 8000930:	46bd      	mov	sp, r7
 8000932:	bd80      	pop	{r7, pc}
 8000934:	2400007c 	.word	0x2400007c
 8000938:	40022000 	.word	0x40022000
 800093c:	43210000 	.word	0x43210000

08000940 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b0ba      	sub	sp, #232	@ 0xe8
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000948:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800094c:	2200      	movs	r2, #0
 800094e:	601a      	str	r2, [r3, #0]
 8000950:	605a      	str	r2, [r3, #4]
 8000952:	609a      	str	r2, [r3, #8]
 8000954:	60da      	str	r2, [r3, #12]
 8000956:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000958:	f107 0310 	add.w	r3, r7, #16
 800095c:	22c0      	movs	r2, #192	@ 0xc0
 800095e:	2100      	movs	r1, #0
 8000960:	4618      	mov	r0, r3
 8000962:	f00b fe41 	bl	800c5e8 <memset>
  if(adcHandle->Instance==ADC1)
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	4a2b      	ldr	r2, [pc, #172]	@ (8000a18 <HAL_ADC_MspInit+0xd8>)
 800096c:	4293      	cmp	r3, r2
 800096e:	d14f      	bne.n	8000a10 <HAL_ADC_MspInit+0xd0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000970:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000974:	f04f 0300 	mov.w	r3, #0
 8000978:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 4;
 800097c:	2304      	movs	r3, #4
 800097e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 10;
 8000980:	230a      	movs	r3, #10
 8000982:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000984:	2302      	movs	r3, #2
 8000986:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000988:	2302      	movs	r3, #2
 800098a:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 800098c:	2302      	movs	r3, #2
 800098e:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000990:	23c0      	movs	r3, #192	@ 0xc0
 8000992:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8000994:	2320      	movs	r3, #32
 8000996:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000998:	2300      	movs	r3, #0
 800099a:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 800099c:	2300      	movs	r3, #0
 800099e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009a2:	f107 0310 	add.w	r3, r7, #16
 80009a6:	4618      	mov	r0, r3
 80009a8:	f004 f84e 	bl	8004a48 <HAL_RCCEx_PeriphCLKConfig>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d001      	beq.n	80009b6 <HAL_ADC_MspInit+0x76>
    {
      Error_Handler();
 80009b2:	f000 fa0d 	bl	8000dd0 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80009b6:	4b19      	ldr	r3, [pc, #100]	@ (8000a1c <HAL_ADC_MspInit+0xdc>)
 80009b8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80009bc:	4a17      	ldr	r2, [pc, #92]	@ (8000a1c <HAL_ADC_MspInit+0xdc>)
 80009be:	f043 0320 	orr.w	r3, r3, #32
 80009c2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80009c6:	4b15      	ldr	r3, [pc, #84]	@ (8000a1c <HAL_ADC_MspInit+0xdc>)
 80009c8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80009cc:	f003 0320 	and.w	r3, r3, #32
 80009d0:	60fb      	str	r3, [r7, #12]
 80009d2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009d4:	4b11      	ldr	r3, [pc, #68]	@ (8000a1c <HAL_ADC_MspInit+0xdc>)
 80009d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009da:	4a10      	ldr	r2, [pc, #64]	@ (8000a1c <HAL_ADC_MspInit+0xdc>)
 80009dc:	f043 0301 	orr.w	r3, r3, #1
 80009e0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009e4:	4b0d      	ldr	r3, [pc, #52]	@ (8000a1c <HAL_ADC_MspInit+0xdc>)
 80009e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009ea:	f003 0301 	and.w	r3, r3, #1
 80009ee:	60bb      	str	r3, [r7, #8]
 80009f0:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_INP16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80009f2:	2301      	movs	r3, #1
 80009f4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009f8:	2303      	movs	r3, #3
 80009fa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fe:	2300      	movs	r3, #0
 8000a00:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a04:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4805      	ldr	r0, [pc, #20]	@ (8000a20 <HAL_ADC_MspInit+0xe0>)
 8000a0c:	f002 fcb0 	bl	8003370 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000a10:	bf00      	nop
 8000a12:	37e8      	adds	r7, #232	@ 0xe8
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bd80      	pop	{r7, pc}
 8000a18:	40022000 	.word	0x40022000
 8000a1c:	58024400 	.word	0x58024400
 8000a20:	58020000 	.word	0x58020000

08000a24 <MX_GPIO_Init>:
     PA9   ------> USB_OTG_FS_VBUS
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
*/
void MX_GPIO_Init(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b08a      	sub	sp, #40	@ 0x28
 8000a28:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a2a:	f107 0314 	add.w	r3, r7, #20
 8000a2e:	2200      	movs	r2, #0
 8000a30:	601a      	str	r2, [r3, #0]
 8000a32:	605a      	str	r2, [r3, #4]
 8000a34:	609a      	str	r2, [r3, #8]
 8000a36:	60da      	str	r2, [r3, #12]
 8000a38:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a3a:	4b28      	ldr	r3, [pc, #160]	@ (8000adc <MX_GPIO_Init+0xb8>)
 8000a3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a40:	4a26      	ldr	r2, [pc, #152]	@ (8000adc <MX_GPIO_Init+0xb8>)
 8000a42:	f043 0301 	orr.w	r3, r3, #1
 8000a46:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a4a:	4b24      	ldr	r3, [pc, #144]	@ (8000adc <MX_GPIO_Init+0xb8>)
 8000a4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a50:	f003 0301 	and.w	r3, r3, #1
 8000a54:	613b      	str	r3, [r7, #16]
 8000a56:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a58:	4b20      	ldr	r3, [pc, #128]	@ (8000adc <MX_GPIO_Init+0xb8>)
 8000a5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a5e:	4a1f      	ldr	r2, [pc, #124]	@ (8000adc <MX_GPIO_Init+0xb8>)
 8000a60:	f043 0302 	orr.w	r3, r3, #2
 8000a64:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a68:	4b1c      	ldr	r3, [pc, #112]	@ (8000adc <MX_GPIO_Init+0xb8>)
 8000a6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a6e:	f003 0302 	and.w	r3, r3, #2
 8000a72:	60fb      	str	r3, [r7, #12]
 8000a74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a76:	4b19      	ldr	r3, [pc, #100]	@ (8000adc <MX_GPIO_Init+0xb8>)
 8000a78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a7c:	4a17      	ldr	r2, [pc, #92]	@ (8000adc <MX_GPIO_Init+0xb8>)
 8000a7e:	f043 0308 	orr.w	r3, r3, #8
 8000a82:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a86:	4b15      	ldr	r3, [pc, #84]	@ (8000adc <MX_GPIO_Init+0xb8>)
 8000a88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a8c:	f003 0308 	and.w	r3, r3, #8
 8000a90:	60bb      	str	r3, [r7, #8]
 8000a92:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a94:	4b11      	ldr	r3, [pc, #68]	@ (8000adc <MX_GPIO_Init+0xb8>)
 8000a96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a9a:	4a10      	ldr	r2, [pc, #64]	@ (8000adc <MX_GPIO_Init+0xb8>)
 8000a9c:	f043 0304 	orr.w	r3, r3, #4
 8000aa0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000aa4:	4b0d      	ldr	r3, [pc, #52]	@ (8000adc <MX_GPIO_Init+0xb8>)
 8000aa6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aaa:	f003 0304 	and.w	r3, r3, #4
 8000aae:	607b      	str	r3, [r7, #4]
 8000ab0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8000ab2:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8000ab6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ab8:	2302      	movs	r3, #2
 8000aba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000abc:	2300      	movs	r3, #0
 8000abe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8000ac4:	230a      	movs	r3, #10
 8000ac6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ac8:	f107 0314 	add.w	r3, r7, #20
 8000acc:	4619      	mov	r1, r3
 8000ace:	4804      	ldr	r0, [pc, #16]	@ (8000ae0 <MX_GPIO_Init+0xbc>)
 8000ad0:	f002 fc4e 	bl	8003370 <HAL_GPIO_Init>

}
 8000ad4:	bf00      	nop
 8000ad6:	3728      	adds	r7, #40	@ 0x28
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	58024400 	.word	0x58024400
 8000ae0:	58020000 	.word	0x58020000

08000ae4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000ae8:	4b1b      	ldr	r3, [pc, #108]	@ (8000b58 <MX_I2C1_Init+0x74>)
 8000aea:	4a1c      	ldr	r2, [pc, #112]	@ (8000b5c <MX_I2C1_Init+0x78>)
 8000aec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 8000aee:	4b1a      	ldr	r3, [pc, #104]	@ (8000b58 <MX_I2C1_Init+0x74>)
 8000af0:	4a1b      	ldr	r2, [pc, #108]	@ (8000b60 <MX_I2C1_Init+0x7c>)
 8000af2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000af4:	4b18      	ldr	r3, [pc, #96]	@ (8000b58 <MX_I2C1_Init+0x74>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000afa:	4b17      	ldr	r3, [pc, #92]	@ (8000b58 <MX_I2C1_Init+0x74>)
 8000afc:	2201      	movs	r2, #1
 8000afe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b00:	4b15      	ldr	r3, [pc, #84]	@ (8000b58 <MX_I2C1_Init+0x74>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000b06:	4b14      	ldr	r3, [pc, #80]	@ (8000b58 <MX_I2C1_Init+0x74>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000b0c:	4b12      	ldr	r3, [pc, #72]	@ (8000b58 <MX_I2C1_Init+0x74>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b12:	4b11      	ldr	r3, [pc, #68]	@ (8000b58 <MX_I2C1_Init+0x74>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b18:	4b0f      	ldr	r3, [pc, #60]	@ (8000b58 <MX_I2C1_Init+0x74>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b1e:	480e      	ldr	r0, [pc, #56]	@ (8000b58 <MX_I2C1_Init+0x74>)
 8000b20:	f002 fe04 	bl	800372c <HAL_I2C_Init>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d001      	beq.n	8000b2e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000b2a:	f000 f951 	bl	8000dd0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b2e:	2100      	movs	r1, #0
 8000b30:	4809      	ldr	r0, [pc, #36]	@ (8000b58 <MX_I2C1_Init+0x74>)
 8000b32:	f002 feb1 	bl	8003898 <HAL_I2CEx_ConfigAnalogFilter>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d001      	beq.n	8000b40 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000b3c:	f000 f948 	bl	8000dd0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000b40:	2100      	movs	r1, #0
 8000b42:	4805      	ldr	r0, [pc, #20]	@ (8000b58 <MX_I2C1_Init+0x74>)
 8000b44:	f002 fef3 	bl	800392e <HAL_I2CEx_ConfigDigitalFilter>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d001      	beq.n	8000b52 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000b4e:	f000 f93f 	bl	8000dd0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b52:	bf00      	nop
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	240000e0 	.word	0x240000e0
 8000b5c:	40005400 	.word	0x40005400
 8000b60:	00707cbb 	.word	0x00707cbb

08000b64 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b0ba      	sub	sp, #232	@ 0xe8
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b6c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000b70:	2200      	movs	r2, #0
 8000b72:	601a      	str	r2, [r3, #0]
 8000b74:	605a      	str	r2, [r3, #4]
 8000b76:	609a      	str	r2, [r3, #8]
 8000b78:	60da      	str	r2, [r3, #12]
 8000b7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b7c:	f107 0310 	add.w	r3, r7, #16
 8000b80:	22c0      	movs	r2, #192	@ 0xc0
 8000b82:	2100      	movs	r1, #0
 8000b84:	4618      	mov	r0, r3
 8000b86:	f00b fd2f 	bl	800c5e8 <memset>
  if(i2cHandle->Instance==I2C1)
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	4a2b      	ldr	r2, [pc, #172]	@ (8000c3c <HAL_I2C_MspInit+0xd8>)
 8000b90:	4293      	cmp	r3, r2
 8000b92:	d14e      	bne.n	8000c32 <HAL_I2C_MspInit+0xce>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000b94:	f04f 0208 	mov.w	r2, #8
 8000b98:	f04f 0300 	mov.w	r3, #0
 8000b9c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ba6:	f107 0310 	add.w	r3, r7, #16
 8000baa:	4618      	mov	r0, r3
 8000bac:	f003 ff4c 	bl	8004a48 <HAL_RCCEx_PeriphCLKConfig>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d001      	beq.n	8000bba <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8000bb6:	f000 f90b 	bl	8000dd0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bba:	4b21      	ldr	r3, [pc, #132]	@ (8000c40 <HAL_I2C_MspInit+0xdc>)
 8000bbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bc0:	4a1f      	ldr	r2, [pc, #124]	@ (8000c40 <HAL_I2C_MspInit+0xdc>)
 8000bc2:	f043 0302 	orr.w	r3, r3, #2
 8000bc6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bca:	4b1d      	ldr	r3, [pc, #116]	@ (8000c40 <HAL_I2C_MspInit+0xdc>)
 8000bcc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bd0:	f003 0302 	and.w	r3, r3, #2
 8000bd4:	60fb      	str	r3, [r7, #12]
 8000bd6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000bd8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000bdc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000be0:	2312      	movs	r3, #18
 8000be2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be6:	2300      	movs	r3, #0
 8000be8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bec:	2302      	movs	r3, #2
 8000bee:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000bf2:	2304      	movs	r3, #4
 8000bf4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bf8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000bfc:	4619      	mov	r1, r3
 8000bfe:	4811      	ldr	r0, [pc, #68]	@ (8000c44 <HAL_I2C_MspInit+0xe0>)
 8000c00:	f002 fbb6 	bl	8003370 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c04:	4b0e      	ldr	r3, [pc, #56]	@ (8000c40 <HAL_I2C_MspInit+0xdc>)
 8000c06:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000c0a:	4a0d      	ldr	r2, [pc, #52]	@ (8000c40 <HAL_I2C_MspInit+0xdc>)
 8000c0c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c10:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000c14:	4b0a      	ldr	r3, [pc, #40]	@ (8000c40 <HAL_I2C_MspInit+0xdc>)
 8000c16:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000c1a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c1e:	60bb      	str	r3, [r7, #8]
 8000c20:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8000c22:	2200      	movs	r2, #0
 8000c24:	2100      	movs	r1, #0
 8000c26:	201f      	movs	r0, #31
 8000c28:	f001 fe09 	bl	800283e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000c2c:	201f      	movs	r0, #31
 8000c2e:	f001 fe20 	bl	8002872 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000c32:	bf00      	nop
 8000c34:	37e8      	adds	r7, #232	@ 0xe8
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	40005400 	.word	0x40005400
 8000c40:	58024400 	.word	0x58024400
 8000c44:	58020400 	.word	0x58020400

08000c48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0
  //}
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c4e:	f000 fbf9 	bl	8001444 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c52:	f000 f83f 	bl	8000cd4 <SystemClock_Config>
	/* USER CODE BEGIN Boot_Mode_Sequence_2 */
	/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
	HSEM notification */
	/*HW semaphore Clock enable*/
	__HAL_RCC_HSEM_CLK_ENABLE();
 8000c56:	4b1e      	ldr	r3, [pc, #120]	@ (8000cd0 <main+0x88>)
 8000c58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c5c:	4a1c      	ldr	r2, [pc, #112]	@ (8000cd0 <main+0x88>)
 8000c5e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000c62:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c66:	4b1a      	ldr	r3, [pc, #104]	@ (8000cd0 <main+0x88>)
 8000c68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000c70:	603b      	str	r3, [r7, #0]
 8000c72:	683b      	ldr	r3, [r7, #0]
	/*Take HSEM */
	HAL_HSEM_FastTake(HSEM_ID_0);
 8000c74:	2000      	movs	r0, #0
 8000c76:	f002 fd2b 	bl	80036d0 <HAL_HSEM_FastTake>
	/*Release HSEM in order to notify the CPU2(CM4)*/
	HAL_HSEM_Release(HSEM_ID_0,0);
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	2000      	movs	r0, #0
 8000c7e:	f002 fd41 	bl	8003704 <HAL_HSEM_Release>
	/* wait until CPU2 wakes up from stop mode */
	timeout = 0xFFFF;
 8000c82:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c86:	607b      	str	r3, [r7, #4]
	while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000c88:	bf00      	nop
 8000c8a:	4b11      	ldr	r3, [pc, #68]	@ (8000cd0 <main+0x88>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d104      	bne.n	8000ca0 <main+0x58>
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	1e5a      	subs	r2, r3, #1
 8000c9a:	607a      	str	r2, [r7, #4]
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	dcf4      	bgt.n	8000c8a <main+0x42>
	if ( timeout < 0 )
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	da01      	bge.n	8000caa <main+0x62>
	{
	Error_Handler();
 8000ca6:	f000 f893 	bl	8000dd0 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000caa:	f7ff febb 	bl	8000a24 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000cae:	f7ff fdcb 	bl	8000848 <MX_ADC1_Init>
  MX_I2C1_Init();
 8000cb2:	f7ff ff17 	bl	8000ae4 <MX_I2C1_Init>
  MX_SDMMC1_SD_Init();
 8000cb6:	f000 f89d 	bl	8000df4 <MX_SDMMC1_SD_Init>
  MX_USART1_UART_Init();
 8000cba:	f000 fa1f 	bl	80010fc <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8000cbe:	f000 fa69 	bl	8001194 <MX_USART3_UART_Init>
  MX_FATFS_Init();
 8000cc2:	f00b f86d 	bl	800bda0 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  manager_init();
 8000cc6:	f00b fb1d 	bl	800c304 <manager_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  manager_update();
 8000cca:	f00b fb21 	bl	800c310 <manager_update>
 8000cce:	e7fc      	b.n	8000cca <main+0x82>
 8000cd0:	58024400 	.word	0x58024400

08000cd4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b09c      	sub	sp, #112	@ 0x70
 8000cd8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cda:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cde:	224c      	movs	r2, #76	@ 0x4c
 8000ce0:	2100      	movs	r1, #0
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f00b fc80 	bl	800c5e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ce8:	1d3b      	adds	r3, r7, #4
 8000cea:	2220      	movs	r2, #32
 8000cec:	2100      	movs	r1, #0
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f00b fc7a 	bl	800c5e8 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000cf4:	2004      	movs	r0, #4
 8000cf6:	f002 fe67 	bl	80039c8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	603b      	str	r3, [r7, #0]
 8000cfe:	4b32      	ldr	r3, [pc, #200]	@ (8000dc8 <SystemClock_Config+0xf4>)
 8000d00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d02:	4a31      	ldr	r2, [pc, #196]	@ (8000dc8 <SystemClock_Config+0xf4>)
 8000d04:	f023 0301 	bic.w	r3, r3, #1
 8000d08:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000d0a:	4b2f      	ldr	r3, [pc, #188]	@ (8000dc8 <SystemClock_Config+0xf4>)
 8000d0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d0e:	f003 0301 	and.w	r3, r3, #1
 8000d12:	603b      	str	r3, [r7, #0]
 8000d14:	4b2d      	ldr	r3, [pc, #180]	@ (8000dcc <SystemClock_Config+0xf8>)
 8000d16:	699b      	ldr	r3, [r3, #24]
 8000d18:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000d1c:	4a2b      	ldr	r2, [pc, #172]	@ (8000dcc <SystemClock_Config+0xf8>)
 8000d1e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d22:	6193      	str	r3, [r2, #24]
 8000d24:	4b29      	ldr	r3, [pc, #164]	@ (8000dcc <SystemClock_Config+0xf8>)
 8000d26:	699b      	ldr	r3, [r3, #24]
 8000d28:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000d2c:	603b      	str	r3, [r7, #0]
 8000d2e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000d30:	bf00      	nop
 8000d32:	4b26      	ldr	r3, [pc, #152]	@ (8000dcc <SystemClock_Config+0xf8>)
 8000d34:	699b      	ldr	r3, [r3, #24]
 8000d36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000d3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000d3e:	d1f8      	bne.n	8000d32 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d40:	2302      	movs	r3, #2
 8000d42:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000d44:	2301      	movs	r3, #1
 8000d46:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d48:	2340      	movs	r3, #64	@ 0x40
 8000d4a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d4c:	2302      	movs	r3, #2
 8000d4e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d50:	2300      	movs	r3, #0
 8000d52:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000d54:	2304      	movs	r3, #4
 8000d56:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000d58:	230a      	movs	r3, #10
 8000d5a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000d5c:	2302      	movs	r3, #2
 8000d5e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000d60:	2302      	movs	r3, #2
 8000d62:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000d64:	2302      	movs	r3, #2
 8000d66:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000d68:	230c      	movs	r3, #12
 8000d6a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8000d6c:	2302      	movs	r3, #2
 8000d6e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000d70:	2300      	movs	r3, #0
 8000d72:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d78:	4618      	mov	r0, r3
 8000d7a:	f002 fe7f 	bl	8003a7c <HAL_RCC_OscConfig>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d001      	beq.n	8000d88 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000d84:	f000 f824 	bl	8000dd0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d88:	233f      	movs	r3, #63	@ 0x3f
 8000d8a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000d90:	2300      	movs	r3, #0
 8000d92:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000d94:	2300      	movs	r3, #0
 8000d96:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000d9c:	2340      	movs	r3, #64	@ 0x40
 8000d9e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000da0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000da4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000da6:	2300      	movs	r3, #0
 8000da8:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000daa:	1d3b      	adds	r3, r7, #4
 8000dac:	2101      	movs	r1, #1
 8000dae:	4618      	mov	r0, r3
 8000db0:	f003 fabe 	bl	8004330 <HAL_RCC_ClockConfig>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d001      	beq.n	8000dbe <SystemClock_Config+0xea>
  {
    Error_Handler();
 8000dba:	f000 f809 	bl	8000dd0 <Error_Handler>
  }
}
 8000dbe:	bf00      	nop
 8000dc0:	3770      	adds	r7, #112	@ 0x70
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	58000400 	.word	0x58000400
 8000dcc:	58024800 	.word	0x58024800

08000dd0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  HAL_UART_Transmit(DEBUG_UART, ERROR_MSG  , sizeof ERROR_MSG , -1);
 8000dd4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000dd8:	2212      	movs	r2, #18
 8000dda:	4904      	ldr	r1, [pc, #16]	@ (8000dec <Error_Handler+0x1c>)
 8000ddc:	4804      	ldr	r0, [pc, #16]	@ (8000df0 <Error_Handler+0x20>)
 8000dde:	f008 f9ad 	bl	800913c <HAL_UART_Transmit>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000de2:	b672      	cpsid	i
}
 8000de4:	bf00      	nop
	__disable_irq();
  while (1)
 8000de6:	bf00      	nop
 8000de8:	e7fd      	b.n	8000de6 <Error_Handler+0x16>
 8000dea:	bf00      	nop
 8000dec:	0800cf28 	.word	0x0800cf28
 8000df0:	24000250 	.word	0x24000250

08000df4 <MX_SDMMC1_SD_Init>:
SD_HandleTypeDef hsd1;

/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000df8:	4b0d      	ldr	r3, [pc, #52]	@ (8000e30 <MX_SDMMC1_SD_Init+0x3c>)
 8000dfa:	4a0e      	ldr	r2, [pc, #56]	@ (8000e34 <MX_SDMMC1_SD_Init+0x40>)
 8000dfc:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8000dfe:	4b0c      	ldr	r3, [pc, #48]	@ (8000e30 <MX_SDMMC1_SD_Init+0x3c>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000e04:	4b0a      	ldr	r3, [pc, #40]	@ (8000e30 <MX_SDMMC1_SD_Init+0x3c>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 8000e0a:	4b09      	ldr	r3, [pc, #36]	@ (8000e30 <MX_SDMMC1_SD_Init+0x3c>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000e10:	4b07      	ldr	r3, [pc, #28]	@ (8000e30 <MX_SDMMC1_SD_Init+0x3c>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 8;
 8000e16:	4b06      	ldr	r3, [pc, #24]	@ (8000e30 <MX_SDMMC1_SD_Init+0x3c>)
 8000e18:	2208      	movs	r2, #8
 8000e1a:	615a      	str	r2, [r3, #20]
  if (HAL_SD_Init(&hsd1) != HAL_OK)
 8000e1c:	4804      	ldr	r0, [pc, #16]	@ (8000e30 <MX_SDMMC1_SD_Init+0x3c>)
 8000e1e:	f006 fb11 	bl	8007444 <HAL_SD_Init>
 8000e22:	4603      	mov	r3, r0
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d001      	beq.n	8000e2c <MX_SDMMC1_SD_Init+0x38>
  {
    Error_Handler();
 8000e28:	f7ff ffd2 	bl	8000dd0 <Error_Handler>
  }
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8000e2c:	bf00      	nop
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	24000134 	.word	0x24000134
 8000e34:	52007000 	.word	0x52007000

08000e38 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b0bc      	sub	sp, #240	@ 0xf0
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e40:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000e44:	2200      	movs	r2, #0
 8000e46:	601a      	str	r2, [r3, #0]
 8000e48:	605a      	str	r2, [r3, #4]
 8000e4a:	609a      	str	r2, [r3, #8]
 8000e4c:	60da      	str	r2, [r3, #12]
 8000e4e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e50:	f107 0318 	add.w	r3, r7, #24
 8000e54:	22c0      	movs	r2, #192	@ 0xc0
 8000e56:	2100      	movs	r1, #0
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f00b fbc5 	bl	800c5e8 <memset>
  if(sdHandle->Instance==SDMMC1)
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	4a48      	ldr	r2, [pc, #288]	@ (8000f84 <HAL_SD_MspInit+0x14c>)
 8000e64:	4293      	cmp	r3, r2
 8000e66:	f040 8088 	bne.w	8000f7a <HAL_SD_MspInit+0x142>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 8000e6a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000e6e:	f04f 0300 	mov.w	r3, #0
 8000e72:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 8000e76:	2300      	movs	r3, #0
 8000e78:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e7a:	f107 0318 	add.w	r3, r7, #24
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f003 fde2 	bl	8004a48 <HAL_RCCEx_PeriphCLKConfig>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d001      	beq.n	8000e8e <HAL_SD_MspInit+0x56>
    {
      Error_Handler();
 8000e8a:	f7ff ffa1 	bl	8000dd0 <Error_Handler>
    }

    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8000e8e:	4b3e      	ldr	r3, [pc, #248]	@ (8000f88 <HAL_SD_MspInit+0x150>)
 8000e90:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000e94:	4a3c      	ldr	r2, [pc, #240]	@ (8000f88 <HAL_SD_MspInit+0x150>)
 8000e96:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e9a:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8000e9e:	4b3a      	ldr	r3, [pc, #232]	@ (8000f88 <HAL_SD_MspInit+0x150>)
 8000ea0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000ea4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ea8:	617b      	str	r3, [r7, #20]
 8000eaa:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eac:	4b36      	ldr	r3, [pc, #216]	@ (8000f88 <HAL_SD_MspInit+0x150>)
 8000eae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eb2:	4a35      	ldr	r2, [pc, #212]	@ (8000f88 <HAL_SD_MspInit+0x150>)
 8000eb4:	f043 0304 	orr.w	r3, r3, #4
 8000eb8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ebc:	4b32      	ldr	r3, [pc, #200]	@ (8000f88 <HAL_SD_MspInit+0x150>)
 8000ebe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ec2:	f003 0304 	and.w	r3, r3, #4
 8000ec6:	613b      	str	r3, [r7, #16]
 8000ec8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000eca:	4b2f      	ldr	r3, [pc, #188]	@ (8000f88 <HAL_SD_MspInit+0x150>)
 8000ecc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ed0:	4a2d      	ldr	r2, [pc, #180]	@ (8000f88 <HAL_SD_MspInit+0x150>)
 8000ed2:	f043 0308 	orr.w	r3, r3, #8
 8000ed6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000eda:	4b2b      	ldr	r3, [pc, #172]	@ (8000f88 <HAL_SD_MspInit+0x150>)
 8000edc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ee0:	f003 0308 	and.w	r3, r3, #8
 8000ee4:	60fb      	str	r3, [r7, #12]
 8000ee6:	68fb      	ldr	r3, [r7, #12]
    /**SDMMC1 GPIO Configuration
    PC8     ------> SDMMC1_D0
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000ee8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000eec:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ef0:	2302      	movs	r3, #2
 8000ef2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000efc:	2303      	movs	r3, #3
 8000efe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8000f02:	230c      	movs	r3, #12
 8000f04:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f08:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	481f      	ldr	r0, [pc, #124]	@ (8000f8c <HAL_SD_MspInit+0x154>)
 8000f10:	f002 fa2e 	bl	8003370 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000f14:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f18:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f1c:	2302      	movs	r3, #2
 8000f1e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f22:	2300      	movs	r3, #0
 8000f24:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f28:	2303      	movs	r3, #3
 8000f2a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8000f2e:	230c      	movs	r3, #12
 8000f30:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f34:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000f38:	4619      	mov	r1, r3
 8000f3a:	4814      	ldr	r0, [pc, #80]	@ (8000f8c <HAL_SD_MspInit+0x154>)
 8000f3c:	f002 fa18 	bl	8003370 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000f40:	2304      	movs	r3, #4
 8000f42:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f46:	2302      	movs	r3, #2
 8000f48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f52:	2303      	movs	r3, #3
 8000f54:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8000f58:	230c      	movs	r3, #12
 8000f5a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f5e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000f62:	4619      	mov	r1, r3
 8000f64:	480a      	ldr	r0, [pc, #40]	@ (8000f90 <HAL_SD_MspInit+0x158>)
 8000f66:	f002 fa03 	bl	8003370 <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 0, 0);
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	2100      	movs	r1, #0
 8000f6e:	2031      	movs	r0, #49	@ 0x31
 8000f70:	f001 fc65 	bl	800283e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8000f74:	2031      	movs	r0, #49	@ 0x31
 8000f76:	f001 fc7c 	bl	8002872 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 8000f7a:	bf00      	nop
 8000f7c:	37f0      	adds	r7, #240	@ 0xf0
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	52007000 	.word	0x52007000
 8000f88:	58024400 	.word	0x58024400
 8000f8c:	58020800 	.word	0x58020800
 8000f90:	58020c00 	.word	0x58020c00

08000f94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f9a:	4b0a      	ldr	r3, [pc, #40]	@ (8000fc4 <HAL_MspInit+0x30>)
 8000f9c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000fa0:	4a08      	ldr	r2, [pc, #32]	@ (8000fc4 <HAL_MspInit+0x30>)
 8000fa2:	f043 0302 	orr.w	r3, r3, #2
 8000fa6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000faa:	4b06      	ldr	r3, [pc, #24]	@ (8000fc4 <HAL_MspInit+0x30>)
 8000fac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000fb0:	f003 0302 	and.w	r3, r3, #2
 8000fb4:	607b      	str	r3, [r7, #4]
 8000fb6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fb8:	bf00      	nop
 8000fba:	370c      	adds	r7, #12
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc2:	4770      	bx	lr
 8000fc4:	58024400 	.word	0x58024400

08000fc8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fcc:	bf00      	nop
 8000fce:	e7fd      	b.n	8000fcc <NMI_Handler+0x4>

08000fd0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fd4:	bf00      	nop
 8000fd6:	e7fd      	b.n	8000fd4 <HardFault_Handler+0x4>

08000fd8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fdc:	bf00      	nop
 8000fde:	e7fd      	b.n	8000fdc <MemManage_Handler+0x4>

08000fe0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fe4:	bf00      	nop
 8000fe6:	e7fd      	b.n	8000fe4 <BusFault_Handler+0x4>

08000fe8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fec:	bf00      	nop
 8000fee:	e7fd      	b.n	8000fec <UsageFault_Handler+0x4>

08000ff0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ff4:	bf00      	nop
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr

08000ffe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ffe:	b480      	push	{r7}
 8001000:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001002:	bf00      	nop
 8001004:	46bd      	mov	sp, r7
 8001006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100a:	4770      	bx	lr

0800100c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001010:	bf00      	nop
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr
	...

0800101c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  extended_tick++;
 8001020:	4b06      	ldr	r3, [pc, #24]	@ (800103c <SysTick_Handler+0x20>)
 8001022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001026:	1c50      	adds	r0, r2, #1
 8001028:	f143 0100 	adc.w	r1, r3, #0
 800102c:	4b03      	ldr	r3, [pc, #12]	@ (800103c <SysTick_Handler+0x20>)
 800102e:	e9c3 0100 	strd	r0, r1, [r3]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001032:	f000 fa79 	bl	8001528 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001036:	bf00      	nop
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	240001b0 	.word	0x240001b0

08001040 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001044:	4802      	ldr	r0, [pc, #8]	@ (8001050 <I2C1_EV_IRQHandler+0x10>)
 8001046:	f002 fc0d 	bl	8003864 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800104a:	bf00      	nop
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	240000e0 	.word	0x240000e0

08001054 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001058:	4802      	ldr	r0, [pc, #8]	@ (8001064 <USART1_IRQHandler+0x10>)
 800105a:	f008 fa59 	bl	8009510 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800105e:	bf00      	nop
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	240001bc 	.word	0x240001bc

08001068 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800106c:	4802      	ldr	r0, [pc, #8]	@ (8001078 <USART3_IRQHandler+0x10>)
 800106e:	f008 fa4f 	bl	8009510 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001072:	bf00      	nop
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	24000250 	.word	0x24000250

0800107c <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8001080:	4802      	ldr	r0, [pc, #8]	@ (800108c <SDMMC1_IRQHandler+0x10>)
 8001082:	f006 fe17 	bl	8007cb4 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	24000134 	.word	0x24000134

08001090 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b086      	sub	sp, #24
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001098:	4a14      	ldr	r2, [pc, #80]	@ (80010ec <_sbrk+0x5c>)
 800109a:	4b15      	ldr	r3, [pc, #84]	@ (80010f0 <_sbrk+0x60>)
 800109c:	1ad3      	subs	r3, r2, r3
 800109e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010a0:	697b      	ldr	r3, [r7, #20]
 80010a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010a4:	4b13      	ldr	r3, [pc, #76]	@ (80010f4 <_sbrk+0x64>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d102      	bne.n	80010b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010ac:	4b11      	ldr	r3, [pc, #68]	@ (80010f4 <_sbrk+0x64>)
 80010ae:	4a12      	ldr	r2, [pc, #72]	@ (80010f8 <_sbrk+0x68>)
 80010b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010b2:	4b10      	ldr	r3, [pc, #64]	@ (80010f4 <_sbrk+0x64>)
 80010b4:	681a      	ldr	r2, [r3, #0]
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	4413      	add	r3, r2
 80010ba:	693a      	ldr	r2, [r7, #16]
 80010bc:	429a      	cmp	r2, r3
 80010be:	d207      	bcs.n	80010d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010c0:	f00b fab0 	bl	800c624 <__errno>
 80010c4:	4603      	mov	r3, r0
 80010c6:	220c      	movs	r2, #12
 80010c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80010ce:	e009      	b.n	80010e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010d0:	4b08      	ldr	r3, [pc, #32]	@ (80010f4 <_sbrk+0x64>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010d6:	4b07      	ldr	r3, [pc, #28]	@ (80010f4 <_sbrk+0x64>)
 80010d8:	681a      	ldr	r2, [r3, #0]
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	4413      	add	r3, r2
 80010de:	4a05      	ldr	r2, [pc, #20]	@ (80010f4 <_sbrk+0x64>)
 80010e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010e2:	68fb      	ldr	r3, [r7, #12]
}
 80010e4:	4618      	mov	r0, r3
 80010e6:	3718      	adds	r7, #24
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	24080000 	.word	0x24080000
 80010f0:	00000400 	.word	0x00000400
 80010f4:	240001b8 	.word	0x240001b8
 80010f8:	240004c8 	.word	0x240004c8

080010fc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001100:	4b22      	ldr	r3, [pc, #136]	@ (800118c <MX_USART1_UART_Init+0x90>)
 8001102:	4a23      	ldr	r2, [pc, #140]	@ (8001190 <MX_USART1_UART_Init+0x94>)
 8001104:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001106:	4b21      	ldr	r3, [pc, #132]	@ (800118c <MX_USART1_UART_Init+0x90>)
 8001108:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800110c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800110e:	4b1f      	ldr	r3, [pc, #124]	@ (800118c <MX_USART1_UART_Init+0x90>)
 8001110:	2200      	movs	r2, #0
 8001112:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001114:	4b1d      	ldr	r3, [pc, #116]	@ (800118c <MX_USART1_UART_Init+0x90>)
 8001116:	2200      	movs	r2, #0
 8001118:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800111a:	4b1c      	ldr	r3, [pc, #112]	@ (800118c <MX_USART1_UART_Init+0x90>)
 800111c:	2200      	movs	r2, #0
 800111e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001120:	4b1a      	ldr	r3, [pc, #104]	@ (800118c <MX_USART1_UART_Init+0x90>)
 8001122:	220c      	movs	r2, #12
 8001124:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001126:	4b19      	ldr	r3, [pc, #100]	@ (800118c <MX_USART1_UART_Init+0x90>)
 8001128:	2200      	movs	r2, #0
 800112a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800112c:	4b17      	ldr	r3, [pc, #92]	@ (800118c <MX_USART1_UART_Init+0x90>)
 800112e:	2200      	movs	r2, #0
 8001130:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001132:	4b16      	ldr	r3, [pc, #88]	@ (800118c <MX_USART1_UART_Init+0x90>)
 8001134:	2200      	movs	r2, #0
 8001136:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001138:	4b14      	ldr	r3, [pc, #80]	@ (800118c <MX_USART1_UART_Init+0x90>)
 800113a:	2200      	movs	r2, #0
 800113c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800113e:	4b13      	ldr	r3, [pc, #76]	@ (800118c <MX_USART1_UART_Init+0x90>)
 8001140:	2200      	movs	r2, #0
 8001142:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001144:	4811      	ldr	r0, [pc, #68]	@ (800118c <MX_USART1_UART_Init+0x90>)
 8001146:	f007 ffa9 	bl	800909c <HAL_UART_Init>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001150:	f7ff fe3e 	bl	8000dd0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001154:	2100      	movs	r1, #0
 8001156:	480d      	ldr	r0, [pc, #52]	@ (800118c <MX_USART1_UART_Init+0x90>)
 8001158:	f009 ff8e 	bl	800b078 <HAL_UARTEx_SetTxFifoThreshold>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001162:	f7ff fe35 	bl	8000dd0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001166:	2100      	movs	r1, #0
 8001168:	4808      	ldr	r0, [pc, #32]	@ (800118c <MX_USART1_UART_Init+0x90>)
 800116a:	f009 ffc3 	bl	800b0f4 <HAL_UARTEx_SetRxFifoThreshold>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001174:	f7ff fe2c 	bl	8000dd0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001178:	4804      	ldr	r0, [pc, #16]	@ (800118c <MX_USART1_UART_Init+0x90>)
 800117a:	f009 ff44 	bl	800b006 <HAL_UARTEx_DisableFifoMode>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001184:	f7ff fe24 	bl	8000dd0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001188:	bf00      	nop
 800118a:	bd80      	pop	{r7, pc}
 800118c:	240001bc 	.word	0x240001bc
 8001190:	40011000 	.word	0x40011000

08001194 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001198:	4b22      	ldr	r3, [pc, #136]	@ (8001224 <MX_USART3_UART_Init+0x90>)
 800119a:	4a23      	ldr	r2, [pc, #140]	@ (8001228 <MX_USART3_UART_Init+0x94>)
 800119c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800119e:	4b21      	ldr	r3, [pc, #132]	@ (8001224 <MX_USART3_UART_Init+0x90>)
 80011a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011a4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80011a6:	4b1f      	ldr	r3, [pc, #124]	@ (8001224 <MX_USART3_UART_Init+0x90>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80011ac:	4b1d      	ldr	r3, [pc, #116]	@ (8001224 <MX_USART3_UART_Init+0x90>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80011b2:	4b1c      	ldr	r3, [pc, #112]	@ (8001224 <MX_USART3_UART_Init+0x90>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80011b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001224 <MX_USART3_UART_Init+0x90>)
 80011ba:	220c      	movs	r2, #12
 80011bc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011be:	4b19      	ldr	r3, [pc, #100]	@ (8001224 <MX_USART3_UART_Init+0x90>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80011c4:	4b17      	ldr	r3, [pc, #92]	@ (8001224 <MX_USART3_UART_Init+0x90>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011ca:	4b16      	ldr	r3, [pc, #88]	@ (8001224 <MX_USART3_UART_Init+0x90>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80011d0:	4b14      	ldr	r3, [pc, #80]	@ (8001224 <MX_USART3_UART_Init+0x90>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011d6:	4b13      	ldr	r3, [pc, #76]	@ (8001224 <MX_USART3_UART_Init+0x90>)
 80011d8:	2200      	movs	r2, #0
 80011da:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80011dc:	4811      	ldr	r0, [pc, #68]	@ (8001224 <MX_USART3_UART_Init+0x90>)
 80011de:	f007 ff5d 	bl	800909c <HAL_UART_Init>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80011e8:	f7ff fdf2 	bl	8000dd0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011ec:	2100      	movs	r1, #0
 80011ee:	480d      	ldr	r0, [pc, #52]	@ (8001224 <MX_USART3_UART_Init+0x90>)
 80011f0:	f009 ff42 	bl	800b078 <HAL_UARTEx_SetTxFifoThreshold>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80011fa:	f7ff fde9 	bl	8000dd0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011fe:	2100      	movs	r1, #0
 8001200:	4808      	ldr	r0, [pc, #32]	@ (8001224 <MX_USART3_UART_Init+0x90>)
 8001202:	f009 ff77 	bl	800b0f4 <HAL_UARTEx_SetRxFifoThreshold>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d001      	beq.n	8001210 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800120c:	f7ff fde0 	bl	8000dd0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001210:	4804      	ldr	r0, [pc, #16]	@ (8001224 <MX_USART3_UART_Init+0x90>)
 8001212:	f009 fef8 	bl	800b006 <HAL_UARTEx_DisableFifoMode>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800121c:	f7ff fdd8 	bl	8000dd0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001220:	bf00      	nop
 8001222:	bd80      	pop	{r7, pc}
 8001224:	24000250 	.word	0x24000250
 8001228:	40004800 	.word	0x40004800

0800122c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b0bc      	sub	sp, #240	@ 0xf0
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001234:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001238:	2200      	movs	r2, #0
 800123a:	601a      	str	r2, [r3, #0]
 800123c:	605a      	str	r2, [r3, #4]
 800123e:	609a      	str	r2, [r3, #8]
 8001240:	60da      	str	r2, [r3, #12]
 8001242:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001244:	f107 0318 	add.w	r3, r7, #24
 8001248:	22c0      	movs	r2, #192	@ 0xc0
 800124a:	2100      	movs	r1, #0
 800124c:	4618      	mov	r0, r3
 800124e:	f00b f9cb 	bl	800c5e8 <memset>
  if(uartHandle->Instance==USART1)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4a60      	ldr	r2, [pc, #384]	@ (80013d8 <HAL_UART_MspInit+0x1ac>)
 8001258:	4293      	cmp	r3, r2
 800125a:	d164      	bne.n	8001326 <HAL_UART_MspInit+0xfa>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800125c:	f04f 0201 	mov.w	r2, #1
 8001260:	f04f 0300 	mov.w	r3, #0
 8001264:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8001268:	2300      	movs	r3, #0
 800126a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800126e:	f107 0318 	add.w	r3, r7, #24
 8001272:	4618      	mov	r0, r3
 8001274:	f003 fbe8 	bl	8004a48 <HAL_RCCEx_PeriphCLKConfig>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800127e:	f7ff fda7 	bl	8000dd0 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001282:	4b56      	ldr	r3, [pc, #344]	@ (80013dc <HAL_UART_MspInit+0x1b0>)
 8001284:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001288:	4a54      	ldr	r2, [pc, #336]	@ (80013dc <HAL_UART_MspInit+0x1b0>)
 800128a:	f043 0310 	orr.w	r3, r3, #16
 800128e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001292:	4b52      	ldr	r3, [pc, #328]	@ (80013dc <HAL_UART_MspInit+0x1b0>)
 8001294:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001298:	f003 0310 	and.w	r3, r3, #16
 800129c:	617b      	str	r3, [r7, #20]
 800129e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012a0:	4b4e      	ldr	r3, [pc, #312]	@ (80013dc <HAL_UART_MspInit+0x1b0>)
 80012a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012a6:	4a4d      	ldr	r2, [pc, #308]	@ (80013dc <HAL_UART_MspInit+0x1b0>)
 80012a8:	f043 0302 	orr.w	r3, r3, #2
 80012ac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012b0:	4b4a      	ldr	r3, [pc, #296]	@ (80013dc <HAL_UART_MspInit+0x1b0>)
 80012b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012b6:	f003 0302 	and.w	r3, r3, #2
 80012ba:	613b      	str	r3, [r7, #16]
 80012bc:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB15     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80012be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80012c2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c6:	2302      	movs	r3, #2
 80012c8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012cc:	2300      	movs	r3, #0
 80012ce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d2:	2300      	movs	r3, #0
 80012d4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80012d8:	2304      	movs	r3, #4
 80012da:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012de:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80012e2:	4619      	mov	r1, r3
 80012e4:	483e      	ldr	r0, [pc, #248]	@ (80013e0 <HAL_UART_MspInit+0x1b4>)
 80012e6:	f002 f843 	bl	8003370 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80012ea:	2340      	movs	r3, #64	@ 0x40
 80012ec:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012f0:	2302      	movs	r3, #2
 80012f2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f6:	2300      	movs	r3, #0
 80012f8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012fc:	2300      	movs	r3, #0
 80012fe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001302:	2307      	movs	r3, #7
 8001304:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001308:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800130c:	4619      	mov	r1, r3
 800130e:	4834      	ldr	r0, [pc, #208]	@ (80013e0 <HAL_UART_MspInit+0x1b4>)
 8001310:	f002 f82e 	bl	8003370 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001314:	2200      	movs	r2, #0
 8001316:	2100      	movs	r1, #0
 8001318:	2025      	movs	r0, #37	@ 0x25
 800131a:	f001 fa90 	bl	800283e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800131e:	2025      	movs	r0, #37	@ 0x25
 8001320:	f001 faa7 	bl	8002872 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001324:	e053      	b.n	80013ce <HAL_UART_MspInit+0x1a2>
  else if(uartHandle->Instance==USART3)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4a2e      	ldr	r2, [pc, #184]	@ (80013e4 <HAL_UART_MspInit+0x1b8>)
 800132c:	4293      	cmp	r3, r2
 800132e:	d14e      	bne.n	80013ce <HAL_UART_MspInit+0x1a2>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001330:	f04f 0202 	mov.w	r2, #2
 8001334:	f04f 0300 	mov.w	r3, #0
 8001338:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800133c:	2300      	movs	r3, #0
 800133e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001342:	f107 0318 	add.w	r3, r7, #24
 8001346:	4618      	mov	r0, r3
 8001348:	f003 fb7e 	bl	8004a48 <HAL_RCCEx_PeriphCLKConfig>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <HAL_UART_MspInit+0x12a>
      Error_Handler();
 8001352:	f7ff fd3d 	bl	8000dd0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001356:	4b21      	ldr	r3, [pc, #132]	@ (80013dc <HAL_UART_MspInit+0x1b0>)
 8001358:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800135c:	4a1f      	ldr	r2, [pc, #124]	@ (80013dc <HAL_UART_MspInit+0x1b0>)
 800135e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001362:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001366:	4b1d      	ldr	r3, [pc, #116]	@ (80013dc <HAL_UART_MspInit+0x1b0>)
 8001368:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800136c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001370:	60fb      	str	r3, [r7, #12]
 8001372:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001374:	4b19      	ldr	r3, [pc, #100]	@ (80013dc <HAL_UART_MspInit+0x1b0>)
 8001376:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800137a:	4a18      	ldr	r2, [pc, #96]	@ (80013dc <HAL_UART_MspInit+0x1b0>)
 800137c:	f043 0308 	orr.w	r3, r3, #8
 8001380:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001384:	4b15      	ldr	r3, [pc, #84]	@ (80013dc <HAL_UART_MspInit+0x1b0>)
 8001386:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800138a:	f003 0308 	and.w	r3, r3, #8
 800138e:	60bb      	str	r3, [r7, #8]
 8001390:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001392:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001396:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800139a:	2302      	movs	r3, #2
 800139c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a0:	2300      	movs	r3, #0
 80013a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a6:	2300      	movs	r3, #0
 80013a8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80013ac:	2307      	movs	r3, #7
 80013ae:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013b2:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80013b6:	4619      	mov	r1, r3
 80013b8:	480b      	ldr	r0, [pc, #44]	@ (80013e8 <HAL_UART_MspInit+0x1bc>)
 80013ba:	f001 ffd9 	bl	8003370 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80013be:	2200      	movs	r2, #0
 80013c0:	2100      	movs	r1, #0
 80013c2:	2027      	movs	r0, #39	@ 0x27
 80013c4:	f001 fa3b 	bl	800283e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80013c8:	2027      	movs	r0, #39	@ 0x27
 80013ca:	f001 fa52 	bl	8002872 <HAL_NVIC_EnableIRQ>
}
 80013ce:	bf00      	nop
 80013d0:	37f0      	adds	r7, #240	@ 0xf0
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	40011000 	.word	0x40011000
 80013dc:	58024400 	.word	0x58024400
 80013e0:	58020400 	.word	0x58020400
 80013e4:	40004800 	.word	0x40004800
 80013e8:	58020c00 	.word	0x58020c00

080013ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80013ec:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001428 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80013f0:	f7ff fa12 	bl	8000818 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80013f4:	f7ff f962 	bl	80006bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013f8:	480c      	ldr	r0, [pc, #48]	@ (800142c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80013fa:	490d      	ldr	r1, [pc, #52]	@ (8001430 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80013fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001434 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80013fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001400:	e002      	b.n	8001408 <LoopCopyDataInit>

08001402 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001402:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001404:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001406:	3304      	adds	r3, #4

08001408 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001408:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800140a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800140c:	d3f9      	bcc.n	8001402 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800140e:	4a0a      	ldr	r2, [pc, #40]	@ (8001438 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001410:	4c0a      	ldr	r4, [pc, #40]	@ (800143c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001412:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001414:	e001      	b.n	800141a <LoopFillZerobss>

08001416 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001416:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001418:	3204      	adds	r2, #4

0800141a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800141a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800141c:	d3fb      	bcc.n	8001416 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800141e:	f00b f907 	bl	800c630 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001422:	f7ff fc11 	bl	8000c48 <main>
  bx  lr
 8001426:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001428:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800142c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001430:	24000060 	.word	0x24000060
  ldr r2, =_sidata
 8001434:	0800d1ec 	.word	0x0800d1ec
  ldr r2, =_sbss
 8001438:	24000060 	.word	0x24000060
  ldr r4, =_ebss
 800143c:	240004c8 	.word	0x240004c8

08001440 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001440:	e7fe      	b.n	8001440 <ADC3_IRQHandler>
	...

08001444 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b082      	sub	sp, #8
 8001448:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800144a:	2003      	movs	r0, #3
 800144c:	f001 f9ec 	bl	8002828 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001450:	f003 f924 	bl	800469c <HAL_RCC_GetSysClockFreq>
 8001454:	4602      	mov	r2, r0
 8001456:	4b15      	ldr	r3, [pc, #84]	@ (80014ac <HAL_Init+0x68>)
 8001458:	699b      	ldr	r3, [r3, #24]
 800145a:	0a1b      	lsrs	r3, r3, #8
 800145c:	f003 030f 	and.w	r3, r3, #15
 8001460:	4913      	ldr	r1, [pc, #76]	@ (80014b0 <HAL_Init+0x6c>)
 8001462:	5ccb      	ldrb	r3, [r1, r3]
 8001464:	f003 031f 	and.w	r3, r3, #31
 8001468:	fa22 f303 	lsr.w	r3, r2, r3
 800146c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800146e:	4b0f      	ldr	r3, [pc, #60]	@ (80014ac <HAL_Init+0x68>)
 8001470:	699b      	ldr	r3, [r3, #24]
 8001472:	f003 030f 	and.w	r3, r3, #15
 8001476:	4a0e      	ldr	r2, [pc, #56]	@ (80014b0 <HAL_Init+0x6c>)
 8001478:	5cd3      	ldrb	r3, [r2, r3]
 800147a:	f003 031f 	and.w	r3, r3, #31
 800147e:	687a      	ldr	r2, [r7, #4]
 8001480:	fa22 f303 	lsr.w	r3, r2, r3
 8001484:	4a0b      	ldr	r2, [pc, #44]	@ (80014b4 <HAL_Init+0x70>)
 8001486:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001488:	4a0b      	ldr	r2, [pc, #44]	@ (80014b8 <HAL_Init+0x74>)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800148e:	2000      	movs	r0, #0
 8001490:	f000 f814 	bl	80014bc <HAL_InitTick>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d001      	beq.n	800149e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800149a:	2301      	movs	r3, #1
 800149c:	e002      	b.n	80014a4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800149e:	f7ff fd79 	bl	8000f94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014a2:	2300      	movs	r3, #0
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	3708      	adds	r7, #8
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	58024400 	.word	0x58024400
 80014b0:	0800d15c 	.word	0x0800d15c
 80014b4:	24000004 	.word	0x24000004
 80014b8:	24000000 	.word	0x24000000

080014bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b082      	sub	sp, #8
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80014c4:	4b15      	ldr	r3, [pc, #84]	@ (800151c <HAL_InitTick+0x60>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d101      	bne.n	80014d0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80014cc:	2301      	movs	r3, #1
 80014ce:	e021      	b.n	8001514 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80014d0:	4b13      	ldr	r3, [pc, #76]	@ (8001520 <HAL_InitTick+0x64>)
 80014d2:	681a      	ldr	r2, [r3, #0]
 80014d4:	4b11      	ldr	r3, [pc, #68]	@ (800151c <HAL_InitTick+0x60>)
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	4619      	mov	r1, r3
 80014da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014de:	fbb3 f3f1 	udiv	r3, r3, r1
 80014e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80014e6:	4618      	mov	r0, r3
 80014e8:	f001 f9d1 	bl	800288e <HAL_SYSTICK_Config>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d001      	beq.n	80014f6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80014f2:	2301      	movs	r3, #1
 80014f4:	e00e      	b.n	8001514 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2b0f      	cmp	r3, #15
 80014fa:	d80a      	bhi.n	8001512 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014fc:	2200      	movs	r2, #0
 80014fe:	6879      	ldr	r1, [r7, #4]
 8001500:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001504:	f001 f99b 	bl	800283e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001508:	4a06      	ldr	r2, [pc, #24]	@ (8001524 <HAL_InitTick+0x68>)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800150e:	2300      	movs	r3, #0
 8001510:	e000      	b.n	8001514 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001512:	2301      	movs	r3, #1
}
 8001514:	4618      	mov	r0, r3
 8001516:	3708      	adds	r7, #8
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	2400000c 	.word	0x2400000c
 8001520:	24000000 	.word	0x24000000
 8001524:	24000008 	.word	0x24000008

08001528 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800152c:	4b06      	ldr	r3, [pc, #24]	@ (8001548 <HAL_IncTick+0x20>)
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	461a      	mov	r2, r3
 8001532:	4b06      	ldr	r3, [pc, #24]	@ (800154c <HAL_IncTick+0x24>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4413      	add	r3, r2
 8001538:	4a04      	ldr	r2, [pc, #16]	@ (800154c <HAL_IncTick+0x24>)
 800153a:	6013      	str	r3, [r2, #0]
}
 800153c:	bf00      	nop
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr
 8001546:	bf00      	nop
 8001548:	2400000c 	.word	0x2400000c
 800154c:	240002e4 	.word	0x240002e4

08001550 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0
  return uwTick;
 8001554:	4b03      	ldr	r3, [pc, #12]	@ (8001564 <HAL_GetTick+0x14>)
 8001556:	681b      	ldr	r3, [r3, #0]
}
 8001558:	4618      	mov	r0, r3
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop
 8001564:	240002e4 	.word	0x240002e4

08001568 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b084      	sub	sp, #16
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001570:	f7ff ffee 	bl	8001550 <HAL_GetTick>
 8001574:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001580:	d005      	beq.n	800158e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001582:	4b0a      	ldr	r3, [pc, #40]	@ (80015ac <HAL_Delay+0x44>)
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	461a      	mov	r2, r3
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	4413      	add	r3, r2
 800158c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800158e:	bf00      	nop
 8001590:	f7ff ffde 	bl	8001550 <HAL_GetTick>
 8001594:	4602      	mov	r2, r0
 8001596:	68bb      	ldr	r3, [r7, #8]
 8001598:	1ad3      	subs	r3, r2, r3
 800159a:	68fa      	ldr	r2, [r7, #12]
 800159c:	429a      	cmp	r2, r3
 800159e:	d8f7      	bhi.n	8001590 <HAL_Delay+0x28>
  {
  }
}
 80015a0:	bf00      	nop
 80015a2:	bf00      	nop
 80015a4:	3710      	adds	r7, #16
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	2400000c 	.word	0x2400000c

080015b0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80015b4:	4b03      	ldr	r3, [pc, #12]	@ (80015c4 <HAL_GetREVID+0x14>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	0c1b      	lsrs	r3, r3, #16
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	46bd      	mov	sp, r7
 80015be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c2:	4770      	bx	lr
 80015c4:	5c001000 	.word	0x5c001000

080015c8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b083      	sub	sp, #12
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	689b      	ldr	r3, [r3, #8]
 80015d6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	431a      	orrs	r2, r3
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	609a      	str	r2, [r3, #8]
}
 80015e2:	bf00      	nop
 80015e4:	370c      	adds	r7, #12
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr

080015ee <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80015ee:	b480      	push	{r7}
 80015f0:	b083      	sub	sp, #12
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	6078      	str	r0, [r7, #4]
 80015f6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	689b      	ldr	r3, [r3, #8]
 80015fc:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	431a      	orrs	r2, r3
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	609a      	str	r2, [r3, #8]
}
 8001608:	bf00      	nop
 800160a:	370c      	adds	r7, #12
 800160c:	46bd      	mov	sp, r7
 800160e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001612:	4770      	bx	lr

08001614 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001614:	b480      	push	{r7}
 8001616:	b083      	sub	sp, #12
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	689b      	ldr	r3, [r3, #8]
 8001620:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001624:	4618      	mov	r0, r3
 8001626:	370c      	adds	r7, #12
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr

08001630 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001630:	b480      	push	{r7}
 8001632:	b087      	sub	sp, #28
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
 8001638:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001640:	2b00      	cmp	r3, #0
 8001642:	d107      	bne.n	8001654 <LL_ADC_SetChannelPreselection+0x24>
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	0e9b      	lsrs	r3, r3, #26
 8001648:	f003 031f 	and.w	r3, r3, #31
 800164c:	2201      	movs	r2, #1
 800164e:	fa02 f303 	lsl.w	r3, r2, r3
 8001652:	e015      	b.n	8001680 <LL_ADC_SetChannelPreselection+0x50>
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001658:	693b      	ldr	r3, [r7, #16]
 800165a:	fa93 f3a3 	rbit	r3, r3
 800165e:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001664:	697b      	ldr	r3, [r7, #20]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d101      	bne.n	800166e <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 800166a:	2320      	movs	r3, #32
 800166c:	e003      	b.n	8001676 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 800166e:	697b      	ldr	r3, [r7, #20]
 8001670:	fab3 f383 	clz	r3, r3
 8001674:	b2db      	uxtb	r3, r3
 8001676:	f003 031f 	and.w	r3, r3, #31
 800167a:	2201      	movs	r2, #1
 800167c:	fa02 f303 	lsl.w	r3, r2, r3
 8001680:	687a      	ldr	r2, [r7, #4]
 8001682:	69d2      	ldr	r2, [r2, #28]
 8001684:	431a      	orrs	r2, r3
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 800168a:	bf00      	nop
 800168c:	371c      	adds	r7, #28
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr

08001696 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001696:	b480      	push	{r7}
 8001698:	b087      	sub	sp, #28
 800169a:	af00      	add	r7, sp, #0
 800169c:	60f8      	str	r0, [r7, #12]
 800169e:	60b9      	str	r1, [r7, #8]
 80016a0:	607a      	str	r2, [r7, #4]
 80016a2:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	3360      	adds	r3, #96	@ 0x60
 80016a8:	461a      	mov	r2, r3
 80016aa:	68bb      	ldr	r3, [r7, #8]
 80016ac:	009b      	lsls	r3, r3, #2
 80016ae:	4413      	add	r3, r2
 80016b0:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 80016b2:	697b      	ldr	r3, [r7, #20]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	430b      	orrs	r3, r1
 80016c4:	431a      	orrs	r2, r3
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 80016ca:	bf00      	nop
 80016cc:	371c      	adds	r7, #28
 80016ce:	46bd      	mov	sp, r7
 80016d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d4:	4770      	bx	lr

080016d6 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 80016d6:	b480      	push	{r7}
 80016d8:	b085      	sub	sp, #20
 80016da:	af00      	add	r7, sp, #0
 80016dc:	60f8      	str	r0, [r7, #12]
 80016de:	60b9      	str	r1, [r7, #8]
 80016e0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	691b      	ldr	r3, [r3, #16]
 80016e6:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 80016ea:	68bb      	ldr	r3, [r7, #8]
 80016ec:	f003 031f 	and.w	r3, r3, #31
 80016f0:	6879      	ldr	r1, [r7, #4]
 80016f2:	fa01 f303 	lsl.w	r3, r1, r3
 80016f6:	431a      	orrs	r2, r3
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	611a      	str	r2, [r3, #16]
}
 80016fc:	bf00      	nop
 80016fe:	3714      	adds	r7, #20
 8001700:	46bd      	mov	sp, r7
 8001702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001706:	4770      	bx	lr

08001708 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8001708:	b480      	push	{r7}
 800170a:	b087      	sub	sp, #28
 800170c:	af00      	add	r7, sp, #0
 800170e:	60f8      	str	r0, [r7, #12]
 8001710:	60b9      	str	r1, [r7, #8]
 8001712:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	3360      	adds	r3, #96	@ 0x60
 8001718:	461a      	mov	r2, r3
 800171a:	68bb      	ldr	r3, [r7, #8]
 800171c:	009b      	lsls	r3, r3, #2
 800171e:	4413      	add	r3, r2
 8001720:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	431a      	orrs	r2, r3
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	601a      	str	r2, [r3, #0]
  }
}
 8001732:	bf00      	nop
 8001734:	371c      	adds	r7, #28
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr

0800173e <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800173e:	b480      	push	{r7}
 8001740:	b087      	sub	sp, #28
 8001742:	af00      	add	r7, sp, #0
 8001744:	60f8      	str	r0, [r7, #12]
 8001746:	60b9      	str	r1, [r7, #8]
 8001748:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	3330      	adds	r3, #48	@ 0x30
 800174e:	461a      	mov	r2, r3
 8001750:	68bb      	ldr	r3, [r7, #8]
 8001752:	0a1b      	lsrs	r3, r3, #8
 8001754:	009b      	lsls	r3, r3, #2
 8001756:	f003 030c 	and.w	r3, r3, #12
 800175a:	4413      	add	r3, r2
 800175c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	681a      	ldr	r2, [r3, #0]
 8001762:	68bb      	ldr	r3, [r7, #8]
 8001764:	f003 031f 	and.w	r3, r3, #31
 8001768:	211f      	movs	r1, #31
 800176a:	fa01 f303 	lsl.w	r3, r1, r3
 800176e:	43db      	mvns	r3, r3
 8001770:	401a      	ands	r2, r3
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	0e9b      	lsrs	r3, r3, #26
 8001776:	f003 011f 	and.w	r1, r3, #31
 800177a:	68bb      	ldr	r3, [r7, #8]
 800177c:	f003 031f 	and.w	r3, r3, #31
 8001780:	fa01 f303 	lsl.w	r3, r1, r3
 8001784:	431a      	orrs	r2, r3
 8001786:	697b      	ldr	r3, [r7, #20]
 8001788:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800178a:	bf00      	nop
 800178c:	371c      	adds	r7, #28
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr

08001796 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001796:	b480      	push	{r7}
 8001798:	b087      	sub	sp, #28
 800179a:	af00      	add	r7, sp, #0
 800179c:	60f8      	str	r0, [r7, #12]
 800179e:	60b9      	str	r1, [r7, #8]
 80017a0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	3314      	adds	r3, #20
 80017a6:	461a      	mov	r2, r3
 80017a8:	68bb      	ldr	r3, [r7, #8]
 80017aa:	0e5b      	lsrs	r3, r3, #25
 80017ac:	009b      	lsls	r3, r3, #2
 80017ae:	f003 0304 	and.w	r3, r3, #4
 80017b2:	4413      	add	r3, r2
 80017b4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	681a      	ldr	r2, [r3, #0]
 80017ba:	68bb      	ldr	r3, [r7, #8]
 80017bc:	0d1b      	lsrs	r3, r3, #20
 80017be:	f003 031f 	and.w	r3, r3, #31
 80017c2:	2107      	movs	r1, #7
 80017c4:	fa01 f303 	lsl.w	r3, r1, r3
 80017c8:	43db      	mvns	r3, r3
 80017ca:	401a      	ands	r2, r3
 80017cc:	68bb      	ldr	r3, [r7, #8]
 80017ce:	0d1b      	lsrs	r3, r3, #20
 80017d0:	f003 031f 	and.w	r3, r3, #31
 80017d4:	6879      	ldr	r1, [r7, #4]
 80017d6:	fa01 f303 	lsl.w	r3, r1, r3
 80017da:	431a      	orrs	r2, r3
 80017dc:	697b      	ldr	r3, [r7, #20]
 80017de:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80017e0:	bf00      	nop
 80017e2:	371c      	adds	r7, #28
 80017e4:	46bd      	mov	sp, r7
 80017e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ea:	4770      	bx	lr

080017ec <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b085      	sub	sp, #20
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	60f8      	str	r0, [r7, #12]
 80017f4:	60b9      	str	r1, [r7, #8]
 80017f6:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80017fe:	68bb      	ldr	r3, [r7, #8]
 8001800:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001804:	43db      	mvns	r3, r3
 8001806:	401a      	ands	r2, r3
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	f003 0318 	and.w	r3, r3, #24
 800180e:	4908      	ldr	r1, [pc, #32]	@ (8001830 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001810:	40d9      	lsrs	r1, r3
 8001812:	68bb      	ldr	r3, [r7, #8]
 8001814:	400b      	ands	r3, r1
 8001816:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800181a:	431a      	orrs	r2, r3
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8001822:	bf00      	nop
 8001824:	3714      	adds	r7, #20
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop
 8001830:	000fffff 	.word	0x000fffff

08001834 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001834:	b480      	push	{r7}
 8001836:	b083      	sub	sp, #12
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	689a      	ldr	r2, [r3, #8]
 8001840:	4b04      	ldr	r3, [pc, #16]	@ (8001854 <LL_ADC_DisableDeepPowerDown+0x20>)
 8001842:	4013      	ands	r3, r2
 8001844:	687a      	ldr	r2, [r7, #4]
 8001846:	6093      	str	r3, [r2, #8]
}
 8001848:	bf00      	nop
 800184a:	370c      	adds	r7, #12
 800184c:	46bd      	mov	sp, r7
 800184e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001852:	4770      	bx	lr
 8001854:	5fffffc0 	.word	0x5fffffc0

08001858 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001858:	b480      	push	{r7}
 800185a:	b083      	sub	sp, #12
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	689b      	ldr	r3, [r3, #8]
 8001864:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001868:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800186c:	d101      	bne.n	8001872 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800186e:	2301      	movs	r3, #1
 8001870:	e000      	b.n	8001874 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001872:	2300      	movs	r3, #0
}
 8001874:	4618      	mov	r0, r3
 8001876:	370c      	adds	r7, #12
 8001878:	46bd      	mov	sp, r7
 800187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187e:	4770      	bx	lr

08001880 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	689a      	ldr	r2, [r3, #8]
 800188c:	4b05      	ldr	r3, [pc, #20]	@ (80018a4 <LL_ADC_EnableInternalRegulator+0x24>)
 800188e:	4013      	ands	r3, r2
 8001890:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001898:	bf00      	nop
 800189a:	370c      	adds	r7, #12
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr
 80018a4:	6fffffc0 	.word	0x6fffffc0

080018a8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b083      	sub	sp, #12
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	689b      	ldr	r3, [r3, #8]
 80018b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80018bc:	d101      	bne.n	80018c2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80018be:	2301      	movs	r3, #1
 80018c0:	e000      	b.n	80018c4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80018c2:	2300      	movs	r3, #0
}
 80018c4:	4618      	mov	r0, r3
 80018c6:	370c      	adds	r7, #12
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr

080018d0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b083      	sub	sp, #12
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	689b      	ldr	r3, [r3, #8]
 80018dc:	f003 0301 	and.w	r3, r3, #1
 80018e0:	2b01      	cmp	r3, #1
 80018e2:	d101      	bne.n	80018e8 <LL_ADC_IsEnabled+0x18>
 80018e4:	2301      	movs	r3, #1
 80018e6:	e000      	b.n	80018ea <LL_ADC_IsEnabled+0x1a>
 80018e8:	2300      	movs	r3, #0
}
 80018ea:	4618      	mov	r0, r3
 80018ec:	370c      	adds	r7, #12
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr

080018f6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80018f6:	b480      	push	{r7}
 80018f8:	b083      	sub	sp, #12
 80018fa:	af00      	add	r7, sp, #0
 80018fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	689b      	ldr	r3, [r3, #8]
 8001902:	f003 0304 	and.w	r3, r3, #4
 8001906:	2b04      	cmp	r3, #4
 8001908:	d101      	bne.n	800190e <LL_ADC_REG_IsConversionOngoing+0x18>
 800190a:	2301      	movs	r3, #1
 800190c:	e000      	b.n	8001910 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800190e:	2300      	movs	r3, #0
}
 8001910:	4618      	mov	r0, r3
 8001912:	370c      	adds	r7, #12
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr

0800191c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	689b      	ldr	r3, [r3, #8]
 8001928:	f003 0308 	and.w	r3, r3, #8
 800192c:	2b08      	cmp	r3, #8
 800192e:	d101      	bne.n	8001934 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001930:	2301      	movs	r3, #1
 8001932:	e000      	b.n	8001936 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001934:	2300      	movs	r3, #0
}
 8001936:	4618      	mov	r0, r3
 8001938:	370c      	adds	r7, #12
 800193a:	46bd      	mov	sp, r7
 800193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001940:	4770      	bx	lr
	...

08001944 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001944:	b590      	push	{r4, r7, lr}
 8001946:	b089      	sub	sp, #36	@ 0x24
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800194c:	2300      	movs	r3, #0
 800194e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001950:	2300      	movs	r3, #0
 8001952:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d101      	bne.n	800195e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800195a:	2301      	movs	r3, #1
 800195c:	e18f      	b.n	8001c7e <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	68db      	ldr	r3, [r3, #12]
 8001962:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001968:	2b00      	cmp	r3, #0
 800196a:	d109      	bne.n	8001980 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800196c:	6878      	ldr	r0, [r7, #4]
 800196e:	f7fe ffe7 	bl	8000940 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2200      	movs	r2, #0
 8001976:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2200      	movs	r2, #0
 800197c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4618      	mov	r0, r3
 8001986:	f7ff ff67 	bl	8001858 <LL_ADC_IsDeepPowerDownEnabled>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	d004      	beq.n	800199a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4618      	mov	r0, r3
 8001996:	f7ff ff4d 	bl	8001834 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4618      	mov	r0, r3
 80019a0:	f7ff ff82 	bl	80018a8 <LL_ADC_IsInternalRegulatorEnabled>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d114      	bne.n	80019d4 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4618      	mov	r0, r3
 80019b0:	f7ff ff66 	bl	8001880 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80019b4:	4b87      	ldr	r3, [pc, #540]	@ (8001bd4 <HAL_ADC_Init+0x290>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	099b      	lsrs	r3, r3, #6
 80019ba:	4a87      	ldr	r2, [pc, #540]	@ (8001bd8 <HAL_ADC_Init+0x294>)
 80019bc:	fba2 2303 	umull	r2, r3, r2, r3
 80019c0:	099b      	lsrs	r3, r3, #6
 80019c2:	3301      	adds	r3, #1
 80019c4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80019c6:	e002      	b.n	80019ce <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80019c8:	68bb      	ldr	r3, [r7, #8]
 80019ca:	3b01      	subs	r3, #1
 80019cc:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80019ce:	68bb      	ldr	r3, [r7, #8]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d1f9      	bne.n	80019c8 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4618      	mov	r0, r3
 80019da:	f7ff ff65 	bl	80018a8 <LL_ADC_IsInternalRegulatorEnabled>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d10d      	bne.n	8001a00 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019e8:	f043 0210 	orr.w	r2, r3, #16
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019f4:	f043 0201 	orr.w	r2, r3, #1
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80019fc:	2301      	movs	r3, #1
 80019fe:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4618      	mov	r0, r3
 8001a06:	f7ff ff76 	bl	80018f6 <LL_ADC_REG_IsConversionOngoing>
 8001a0a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a10:	f003 0310 	and.w	r3, r3, #16
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	f040 8129 	bne.w	8001c6c <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001a1a:	697b      	ldr	r3, [r7, #20]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	f040 8125 	bne.w	8001c6c <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a26:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001a2a:	f043 0202 	orr.w	r2, r3, #2
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4618      	mov	r0, r3
 8001a38:	f7ff ff4a 	bl	80018d0 <LL_ADC_IsEnabled>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d136      	bne.n	8001ab0 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4a65      	ldr	r2, [pc, #404]	@ (8001bdc <HAL_ADC_Init+0x298>)
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d004      	beq.n	8001a56 <HAL_ADC_Init+0x112>
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a63      	ldr	r2, [pc, #396]	@ (8001be0 <HAL_ADC_Init+0x29c>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d10e      	bne.n	8001a74 <HAL_ADC_Init+0x130>
 8001a56:	4861      	ldr	r0, [pc, #388]	@ (8001bdc <HAL_ADC_Init+0x298>)
 8001a58:	f7ff ff3a 	bl	80018d0 <LL_ADC_IsEnabled>
 8001a5c:	4604      	mov	r4, r0
 8001a5e:	4860      	ldr	r0, [pc, #384]	@ (8001be0 <HAL_ADC_Init+0x29c>)
 8001a60:	f7ff ff36 	bl	80018d0 <LL_ADC_IsEnabled>
 8001a64:	4603      	mov	r3, r0
 8001a66:	4323      	orrs	r3, r4
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	bf0c      	ite	eq
 8001a6c:	2301      	moveq	r3, #1
 8001a6e:	2300      	movne	r3, #0
 8001a70:	b2db      	uxtb	r3, r3
 8001a72:	e008      	b.n	8001a86 <HAL_ADC_Init+0x142>
 8001a74:	485b      	ldr	r0, [pc, #364]	@ (8001be4 <HAL_ADC_Init+0x2a0>)
 8001a76:	f7ff ff2b 	bl	80018d0 <LL_ADC_IsEnabled>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	bf0c      	ite	eq
 8001a80:	2301      	moveq	r3, #1
 8001a82:	2300      	movne	r3, #0
 8001a84:	b2db      	uxtb	r3, r3
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d012      	beq.n	8001ab0 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4a53      	ldr	r2, [pc, #332]	@ (8001bdc <HAL_ADC_Init+0x298>)
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d004      	beq.n	8001a9e <HAL_ADC_Init+0x15a>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a51      	ldr	r2, [pc, #324]	@ (8001be0 <HAL_ADC_Init+0x29c>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d101      	bne.n	8001aa2 <HAL_ADC_Init+0x15e>
 8001a9e:	4a52      	ldr	r2, [pc, #328]	@ (8001be8 <HAL_ADC_Init+0x2a4>)
 8001aa0:	e000      	b.n	8001aa4 <HAL_ADC_Init+0x160>
 8001aa2:	4a52      	ldr	r2, [pc, #328]	@ (8001bec <HAL_ADC_Init+0x2a8>)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	4610      	mov	r0, r2
 8001aac:	f7ff fd8c 	bl	80015c8 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8001ab0:	f7ff fd7e 	bl	80015b0 <HAL_GetREVID>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d914      	bls.n	8001ae8 <HAL_ADC_Init+0x1a4>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	689b      	ldr	r3, [r3, #8]
 8001ac2:	2b10      	cmp	r3, #16
 8001ac4:	d110      	bne.n	8001ae8 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	7d5b      	ldrb	r3, [r3, #21]
 8001aca:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001ad0:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001ad6:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	7f1b      	ldrb	r3, [r3, #28]
 8001adc:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8001ade:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001ae0:	f043 030c 	orr.w	r3, r3, #12
 8001ae4:	61bb      	str	r3, [r7, #24]
 8001ae6:	e00d      	b.n	8001b04 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	7d5b      	ldrb	r3, [r3, #21]
 8001aec:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001af2:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001af8:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	7f1b      	ldrb	r3, [r3, #28]
 8001afe:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001b00:	4313      	orrs	r3, r2
 8001b02:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	7f1b      	ldrb	r3, [r3, #28]
 8001b08:	2b01      	cmp	r3, #1
 8001b0a:	d106      	bne.n	8001b1a <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6a1b      	ldr	r3, [r3, #32]
 8001b10:	3b01      	subs	r3, #1
 8001b12:	045b      	lsls	r3, r3, #17
 8001b14:	69ba      	ldr	r2, [r7, #24]
 8001b16:	4313      	orrs	r3, r2
 8001b18:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d009      	beq.n	8001b36 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b26:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b2e:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001b30:	69ba      	ldr	r2, [r7, #24]
 8001b32:	4313      	orrs	r3, r2
 8001b34:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	68da      	ldr	r2, [r3, #12]
 8001b3c:	4b2c      	ldr	r3, [pc, #176]	@ (8001bf0 <HAL_ADC_Init+0x2ac>)
 8001b3e:	4013      	ands	r3, r2
 8001b40:	687a      	ldr	r2, [r7, #4]
 8001b42:	6812      	ldr	r2, [r2, #0]
 8001b44:	69b9      	ldr	r1, [r7, #24]
 8001b46:	430b      	orrs	r3, r1
 8001b48:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f7ff fed1 	bl	80018f6 <LL_ADC_REG_IsConversionOngoing>
 8001b54:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f7ff fede 	bl	800191c <LL_ADC_INJ_IsConversionOngoing>
 8001b60:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001b62:	693b      	ldr	r3, [r7, #16]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d15f      	bne.n	8001c28 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d15c      	bne.n	8001c28 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	7d1b      	ldrb	r3, [r3, #20]
 8001b72:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8001b78:	4313      	orrs	r3, r2
 8001b7a:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	68da      	ldr	r2, [r3, #12]
 8001b82:	4b1c      	ldr	r3, [pc, #112]	@ (8001bf4 <HAL_ADC_Init+0x2b0>)
 8001b84:	4013      	ands	r3, r2
 8001b86:	687a      	ldr	r2, [r7, #4]
 8001b88:	6812      	ldr	r2, [r2, #0]
 8001b8a:	69b9      	ldr	r1, [r7, #24]
 8001b8c:	430b      	orrs	r3, r1
 8001b8e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001b96:	2b01      	cmp	r3, #1
 8001b98:	d130      	bne.n	8001bfc <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b9e:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	691a      	ldr	r2, [r3, #16]
 8001ba6:	4b14      	ldr	r3, [pc, #80]	@ (8001bf8 <HAL_ADC_Init+0x2b4>)
 8001ba8:	4013      	ands	r3, r2
 8001baa:	687a      	ldr	r2, [r7, #4]
 8001bac:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001bae:	3a01      	subs	r2, #1
 8001bb0:	0411      	lsls	r1, r2, #16
 8001bb2:	687a      	ldr	r2, [r7, #4]
 8001bb4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001bb6:	4311      	orrs	r1, r2
 8001bb8:	687a      	ldr	r2, [r7, #4]
 8001bba:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001bbc:	4311      	orrs	r1, r2
 8001bbe:	687a      	ldr	r2, [r7, #4]
 8001bc0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001bc2:	430a      	orrs	r2, r1
 8001bc4:	431a      	orrs	r2, r3
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f042 0201 	orr.w	r2, r2, #1
 8001bce:	611a      	str	r2, [r3, #16]
 8001bd0:	e01c      	b.n	8001c0c <HAL_ADC_Init+0x2c8>
 8001bd2:	bf00      	nop
 8001bd4:	24000000 	.word	0x24000000
 8001bd8:	053e2d63 	.word	0x053e2d63
 8001bdc:	40022000 	.word	0x40022000
 8001be0:	40022100 	.word	0x40022100
 8001be4:	58026000 	.word	0x58026000
 8001be8:	40022300 	.word	0x40022300
 8001bec:	58026300 	.word	0x58026300
 8001bf0:	fff0c003 	.word	0xfff0c003
 8001bf4:	ffffbffc 	.word	0xffffbffc
 8001bf8:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	691a      	ldr	r2, [r3, #16]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f022 0201 	bic.w	r2, r2, #1
 8001c0a:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	691b      	ldr	r3, [r3, #16]
 8001c12:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	430a      	orrs	r2, r1
 8001c20:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8001c22:	6878      	ldr	r0, [r7, #4]
 8001c24:	f000 fb20 	bl	8002268 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	68db      	ldr	r3, [r3, #12]
 8001c2c:	2b01      	cmp	r3, #1
 8001c2e:	d10c      	bne.n	8001c4a <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c36:	f023 010f 	bic.w	r1, r3, #15
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	699b      	ldr	r3, [r3, #24]
 8001c3e:	1e5a      	subs	r2, r3, #1
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	430a      	orrs	r2, r1
 8001c46:	631a      	str	r2, [r3, #48]	@ 0x30
 8001c48:	e007      	b.n	8001c5a <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f022 020f 	bic.w	r2, r2, #15
 8001c58:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c5e:	f023 0303 	bic.w	r3, r3, #3
 8001c62:	f043 0201 	orr.w	r2, r3, #1
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	655a      	str	r2, [r3, #84]	@ 0x54
 8001c6a:	e007      	b.n	8001c7c <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c70:	f043 0210 	orr.w	r2, r3, #16
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001c7c:	7ffb      	ldrb	r3, [r7, #31]
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3724      	adds	r7, #36	@ 0x24
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd90      	pop	{r4, r7, pc}
 8001c86:	bf00      	nop

08001c88 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001c88:	b590      	push	{r4, r7, lr}
 8001c8a:	b08d      	sub	sp, #52	@ 0x34
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
 8001c90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c92:	2300      	movs	r3, #0
 8001c94:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	68db      	ldr	r3, [r3, #12]
 8001ca0:	4a65      	ldr	r2, [pc, #404]	@ (8001e38 <HAL_ADC_ConfigChannel+0x1b0>)
 8001ca2:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001caa:	2b01      	cmp	r3, #1
 8001cac:	d101      	bne.n	8001cb2 <HAL_ADC_ConfigChannel+0x2a>
 8001cae:	2302      	movs	r3, #2
 8001cb0:	e2c7      	b.n	8002242 <HAL_ADC_ConfigChannel+0x5ba>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f7ff fe19 	bl	80018f6 <LL_ADC_REG_IsConversionOngoing>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	f040 82ac 	bne.w	8002224 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	db2c      	blt.n	8001d2e <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d108      	bne.n	8001cf2 <HAL_ADC_ConfigChannel+0x6a>
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	0e9b      	lsrs	r3, r3, #26
 8001ce6:	f003 031f 	and.w	r3, r3, #31
 8001cea:	2201      	movs	r2, #1
 8001cec:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf0:	e016      	b.n	8001d20 <HAL_ADC_ConfigChannel+0x98>
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cf8:	697b      	ldr	r3, [r7, #20]
 8001cfa:	fa93 f3a3 	rbit	r3, r3
 8001cfe:	613b      	str	r3, [r7, #16]
  return result;
 8001d00:	693b      	ldr	r3, [r7, #16]
 8001d02:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001d04:	69bb      	ldr	r3, [r7, #24]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d101      	bne.n	8001d0e <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8001d0a:	2320      	movs	r3, #32
 8001d0c:	e003      	b.n	8001d16 <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8001d0e:	69bb      	ldr	r3, [r7, #24]
 8001d10:	fab3 f383 	clz	r3, r3
 8001d14:	b2db      	uxtb	r3, r3
 8001d16:	f003 031f 	and.w	r3, r3, #31
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d20:	687a      	ldr	r2, [r7, #4]
 8001d22:	6812      	ldr	r2, [r2, #0]
 8001d24:	69d1      	ldr	r1, [r2, #28]
 8001d26:	687a      	ldr	r2, [r7, #4]
 8001d28:	6812      	ldr	r2, [r2, #0]
 8001d2a:	430b      	orrs	r3, r1
 8001d2c:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	6818      	ldr	r0, [r3, #0]
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	6859      	ldr	r1, [r3, #4]
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	461a      	mov	r2, r3
 8001d3c:	f7ff fcff 	bl	800173e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4618      	mov	r0, r3
 8001d46:	f7ff fdd6 	bl	80018f6 <LL_ADC_REG_IsConversionOngoing>
 8001d4a:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4618      	mov	r0, r3
 8001d52:	f7ff fde3 	bl	800191c <LL_ADC_INJ_IsConversionOngoing>
 8001d56:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001d58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	f040 80b8 	bne.w	8001ed0 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	f040 80b4 	bne.w	8001ed0 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6818      	ldr	r0, [r3, #0]
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	6819      	ldr	r1, [r3, #0]
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	689b      	ldr	r3, [r3, #8]
 8001d74:	461a      	mov	r2, r3
 8001d76:	f7ff fd0e 	bl	8001796 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001d7a:	4b30      	ldr	r3, [pc, #192]	@ (8001e3c <HAL_ADC_ConfigChannel+0x1b4>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8001d82:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001d86:	d10b      	bne.n	8001da0 <HAL_ADC_ConfigChannel+0x118>
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	695a      	ldr	r2, [r3, #20]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	68db      	ldr	r3, [r3, #12]
 8001d92:	089b      	lsrs	r3, r3, #2
 8001d94:	f003 0307 	and.w	r3, r3, #7
 8001d98:	005b      	lsls	r3, r3, #1
 8001d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9e:	e01d      	b.n	8001ddc <HAL_ADC_ConfigChannel+0x154>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	68db      	ldr	r3, [r3, #12]
 8001da6:	f003 0310 	and.w	r3, r3, #16
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d10b      	bne.n	8001dc6 <HAL_ADC_ConfigChannel+0x13e>
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	695a      	ldr	r2, [r3, #20]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	68db      	ldr	r3, [r3, #12]
 8001db8:	089b      	lsrs	r3, r3, #2
 8001dba:	f003 0307 	and.w	r3, r3, #7
 8001dbe:	005b      	lsls	r3, r3, #1
 8001dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc4:	e00a      	b.n	8001ddc <HAL_ADC_ConfigChannel+0x154>
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	695a      	ldr	r2, [r3, #20]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	68db      	ldr	r3, [r3, #12]
 8001dd0:	089b      	lsrs	r3, r3, #2
 8001dd2:	f003 0304 	and.w	r3, r3, #4
 8001dd6:	005b      	lsls	r3, r3, #1
 8001dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ddc:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	691b      	ldr	r3, [r3, #16]
 8001de2:	2b04      	cmp	r3, #4
 8001de4:	d02c      	beq.n	8001e40 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6818      	ldr	r0, [r3, #0]
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	6919      	ldr	r1, [r3, #16]
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	6a3b      	ldr	r3, [r7, #32]
 8001df4:	f7ff fc4f 	bl	8001696 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6818      	ldr	r0, [r3, #0]
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	6919      	ldr	r1, [r3, #16]
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	7e5b      	ldrb	r3, [r3, #25]
 8001e04:	2b01      	cmp	r3, #1
 8001e06:	d102      	bne.n	8001e0e <HAL_ADC_ConfigChannel+0x186>
 8001e08:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8001e0c:	e000      	b.n	8001e10 <HAL_ADC_ConfigChannel+0x188>
 8001e0e:	2300      	movs	r3, #0
 8001e10:	461a      	mov	r2, r3
 8001e12:	f7ff fc79 	bl	8001708 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6818      	ldr	r0, [r3, #0]
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	6919      	ldr	r1, [r3, #16]
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	7e1b      	ldrb	r3, [r3, #24]
 8001e22:	2b01      	cmp	r3, #1
 8001e24:	d102      	bne.n	8001e2c <HAL_ADC_ConfigChannel+0x1a4>
 8001e26:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001e2a:	e000      	b.n	8001e2e <HAL_ADC_ConfigChannel+0x1a6>
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	461a      	mov	r2, r3
 8001e30:	f7ff fc51 	bl	80016d6 <LL_ADC_SetDataRightShift>
 8001e34:	e04c      	b.n	8001ed0 <HAL_ADC_ConfigChannel+0x248>
 8001e36:	bf00      	nop
 8001e38:	47ff0000 	.word	0x47ff0000
 8001e3c:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e46:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	069b      	lsls	r3, r3, #26
 8001e50:	429a      	cmp	r2, r3
 8001e52:	d107      	bne.n	8001e64 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001e62:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001e6a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	069b      	lsls	r3, r3, #26
 8001e74:	429a      	cmp	r2, r3
 8001e76:	d107      	bne.n	8001e88 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001e86:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001e8e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	069b      	lsls	r3, r3, #26
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	d107      	bne.n	8001eac <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001eaa:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001eb2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	069b      	lsls	r3, r3, #26
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	d107      	bne.n	8001ed0 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001ece:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f7ff fcfb 	bl	80018d0 <LL_ADC_IsEnabled>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	f040 81aa 	bne.w	8002236 <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6818      	ldr	r0, [r3, #0]
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	6819      	ldr	r1, [r3, #0]
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	68db      	ldr	r3, [r3, #12]
 8001eee:	461a      	mov	r2, r3
 8001ef0:	f7ff fc7c 	bl	80017ec <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	68db      	ldr	r3, [r3, #12]
 8001ef8:	4a87      	ldr	r2, [pc, #540]	@ (8002118 <HAL_ADC_ConfigChannel+0x490>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	f040 809a 	bne.w	8002034 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681a      	ldr	r2, [r3, #0]
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4984      	ldr	r1, [pc, #528]	@ (800211c <HAL_ADC_ConfigChannel+0x494>)
 8001f0a:	428b      	cmp	r3, r1
 8001f0c:	d147      	bne.n	8001f9e <HAL_ADC_ConfigChannel+0x316>
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4983      	ldr	r1, [pc, #524]	@ (8002120 <HAL_ADC_ConfigChannel+0x498>)
 8001f14:	428b      	cmp	r3, r1
 8001f16:	d040      	beq.n	8001f9a <HAL_ADC_ConfigChannel+0x312>
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4981      	ldr	r1, [pc, #516]	@ (8002124 <HAL_ADC_ConfigChannel+0x49c>)
 8001f1e:	428b      	cmp	r3, r1
 8001f20:	d039      	beq.n	8001f96 <HAL_ADC_ConfigChannel+0x30e>
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4980      	ldr	r1, [pc, #512]	@ (8002128 <HAL_ADC_ConfigChannel+0x4a0>)
 8001f28:	428b      	cmp	r3, r1
 8001f2a:	d032      	beq.n	8001f92 <HAL_ADC_ConfigChannel+0x30a>
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	497e      	ldr	r1, [pc, #504]	@ (800212c <HAL_ADC_ConfigChannel+0x4a4>)
 8001f32:	428b      	cmp	r3, r1
 8001f34:	d02b      	beq.n	8001f8e <HAL_ADC_ConfigChannel+0x306>
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	497d      	ldr	r1, [pc, #500]	@ (8002130 <HAL_ADC_ConfigChannel+0x4a8>)
 8001f3c:	428b      	cmp	r3, r1
 8001f3e:	d024      	beq.n	8001f8a <HAL_ADC_ConfigChannel+0x302>
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	497b      	ldr	r1, [pc, #492]	@ (8002134 <HAL_ADC_ConfigChannel+0x4ac>)
 8001f46:	428b      	cmp	r3, r1
 8001f48:	d01d      	beq.n	8001f86 <HAL_ADC_ConfigChannel+0x2fe>
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	497a      	ldr	r1, [pc, #488]	@ (8002138 <HAL_ADC_ConfigChannel+0x4b0>)
 8001f50:	428b      	cmp	r3, r1
 8001f52:	d016      	beq.n	8001f82 <HAL_ADC_ConfigChannel+0x2fa>
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4978      	ldr	r1, [pc, #480]	@ (800213c <HAL_ADC_ConfigChannel+0x4b4>)
 8001f5a:	428b      	cmp	r3, r1
 8001f5c:	d00f      	beq.n	8001f7e <HAL_ADC_ConfigChannel+0x2f6>
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4977      	ldr	r1, [pc, #476]	@ (8002140 <HAL_ADC_ConfigChannel+0x4b8>)
 8001f64:	428b      	cmp	r3, r1
 8001f66:	d008      	beq.n	8001f7a <HAL_ADC_ConfigChannel+0x2f2>
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4975      	ldr	r1, [pc, #468]	@ (8002144 <HAL_ADC_ConfigChannel+0x4bc>)
 8001f6e:	428b      	cmp	r3, r1
 8001f70:	d101      	bne.n	8001f76 <HAL_ADC_ConfigChannel+0x2ee>
 8001f72:	4b75      	ldr	r3, [pc, #468]	@ (8002148 <HAL_ADC_ConfigChannel+0x4c0>)
 8001f74:	e05a      	b.n	800202c <HAL_ADC_ConfigChannel+0x3a4>
 8001f76:	2300      	movs	r3, #0
 8001f78:	e058      	b.n	800202c <HAL_ADC_ConfigChannel+0x3a4>
 8001f7a:	4b74      	ldr	r3, [pc, #464]	@ (800214c <HAL_ADC_ConfigChannel+0x4c4>)
 8001f7c:	e056      	b.n	800202c <HAL_ADC_ConfigChannel+0x3a4>
 8001f7e:	4b74      	ldr	r3, [pc, #464]	@ (8002150 <HAL_ADC_ConfigChannel+0x4c8>)
 8001f80:	e054      	b.n	800202c <HAL_ADC_ConfigChannel+0x3a4>
 8001f82:	4b6e      	ldr	r3, [pc, #440]	@ (800213c <HAL_ADC_ConfigChannel+0x4b4>)
 8001f84:	e052      	b.n	800202c <HAL_ADC_ConfigChannel+0x3a4>
 8001f86:	4b6c      	ldr	r3, [pc, #432]	@ (8002138 <HAL_ADC_ConfigChannel+0x4b0>)
 8001f88:	e050      	b.n	800202c <HAL_ADC_ConfigChannel+0x3a4>
 8001f8a:	4b72      	ldr	r3, [pc, #456]	@ (8002154 <HAL_ADC_ConfigChannel+0x4cc>)
 8001f8c:	e04e      	b.n	800202c <HAL_ADC_ConfigChannel+0x3a4>
 8001f8e:	4b72      	ldr	r3, [pc, #456]	@ (8002158 <HAL_ADC_ConfigChannel+0x4d0>)
 8001f90:	e04c      	b.n	800202c <HAL_ADC_ConfigChannel+0x3a4>
 8001f92:	4b72      	ldr	r3, [pc, #456]	@ (800215c <HAL_ADC_ConfigChannel+0x4d4>)
 8001f94:	e04a      	b.n	800202c <HAL_ADC_ConfigChannel+0x3a4>
 8001f96:	4b72      	ldr	r3, [pc, #456]	@ (8002160 <HAL_ADC_ConfigChannel+0x4d8>)
 8001f98:	e048      	b.n	800202c <HAL_ADC_ConfigChannel+0x3a4>
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e046      	b.n	800202c <HAL_ADC_ConfigChannel+0x3a4>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4970      	ldr	r1, [pc, #448]	@ (8002164 <HAL_ADC_ConfigChannel+0x4dc>)
 8001fa4:	428b      	cmp	r3, r1
 8001fa6:	d140      	bne.n	800202a <HAL_ADC_ConfigChannel+0x3a2>
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	495c      	ldr	r1, [pc, #368]	@ (8002120 <HAL_ADC_ConfigChannel+0x498>)
 8001fae:	428b      	cmp	r3, r1
 8001fb0:	d039      	beq.n	8002026 <HAL_ADC_ConfigChannel+0x39e>
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	495b      	ldr	r1, [pc, #364]	@ (8002124 <HAL_ADC_ConfigChannel+0x49c>)
 8001fb8:	428b      	cmp	r3, r1
 8001fba:	d032      	beq.n	8002022 <HAL_ADC_ConfigChannel+0x39a>
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4959      	ldr	r1, [pc, #356]	@ (8002128 <HAL_ADC_ConfigChannel+0x4a0>)
 8001fc2:	428b      	cmp	r3, r1
 8001fc4:	d02b      	beq.n	800201e <HAL_ADC_ConfigChannel+0x396>
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4958      	ldr	r1, [pc, #352]	@ (800212c <HAL_ADC_ConfigChannel+0x4a4>)
 8001fcc:	428b      	cmp	r3, r1
 8001fce:	d024      	beq.n	800201a <HAL_ADC_ConfigChannel+0x392>
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4956      	ldr	r1, [pc, #344]	@ (8002130 <HAL_ADC_ConfigChannel+0x4a8>)
 8001fd6:	428b      	cmp	r3, r1
 8001fd8:	d01d      	beq.n	8002016 <HAL_ADC_ConfigChannel+0x38e>
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4955      	ldr	r1, [pc, #340]	@ (8002134 <HAL_ADC_ConfigChannel+0x4ac>)
 8001fe0:	428b      	cmp	r3, r1
 8001fe2:	d016      	beq.n	8002012 <HAL_ADC_ConfigChannel+0x38a>
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4953      	ldr	r1, [pc, #332]	@ (8002138 <HAL_ADC_ConfigChannel+0x4b0>)
 8001fea:	428b      	cmp	r3, r1
 8001fec:	d00f      	beq.n	800200e <HAL_ADC_ConfigChannel+0x386>
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4952      	ldr	r1, [pc, #328]	@ (800213c <HAL_ADC_ConfigChannel+0x4b4>)
 8001ff4:	428b      	cmp	r3, r1
 8001ff6:	d008      	beq.n	800200a <HAL_ADC_ConfigChannel+0x382>
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4951      	ldr	r1, [pc, #324]	@ (8002144 <HAL_ADC_ConfigChannel+0x4bc>)
 8001ffe:	428b      	cmp	r3, r1
 8002000:	d101      	bne.n	8002006 <HAL_ADC_ConfigChannel+0x37e>
 8002002:	4b51      	ldr	r3, [pc, #324]	@ (8002148 <HAL_ADC_ConfigChannel+0x4c0>)
 8002004:	e012      	b.n	800202c <HAL_ADC_ConfigChannel+0x3a4>
 8002006:	2300      	movs	r3, #0
 8002008:	e010      	b.n	800202c <HAL_ADC_ConfigChannel+0x3a4>
 800200a:	4b51      	ldr	r3, [pc, #324]	@ (8002150 <HAL_ADC_ConfigChannel+0x4c8>)
 800200c:	e00e      	b.n	800202c <HAL_ADC_ConfigChannel+0x3a4>
 800200e:	4b4b      	ldr	r3, [pc, #300]	@ (800213c <HAL_ADC_ConfigChannel+0x4b4>)
 8002010:	e00c      	b.n	800202c <HAL_ADC_ConfigChannel+0x3a4>
 8002012:	4b49      	ldr	r3, [pc, #292]	@ (8002138 <HAL_ADC_ConfigChannel+0x4b0>)
 8002014:	e00a      	b.n	800202c <HAL_ADC_ConfigChannel+0x3a4>
 8002016:	4b4f      	ldr	r3, [pc, #316]	@ (8002154 <HAL_ADC_ConfigChannel+0x4cc>)
 8002018:	e008      	b.n	800202c <HAL_ADC_ConfigChannel+0x3a4>
 800201a:	4b4f      	ldr	r3, [pc, #316]	@ (8002158 <HAL_ADC_ConfigChannel+0x4d0>)
 800201c:	e006      	b.n	800202c <HAL_ADC_ConfigChannel+0x3a4>
 800201e:	4b4f      	ldr	r3, [pc, #316]	@ (800215c <HAL_ADC_ConfigChannel+0x4d4>)
 8002020:	e004      	b.n	800202c <HAL_ADC_ConfigChannel+0x3a4>
 8002022:	4b4f      	ldr	r3, [pc, #316]	@ (8002160 <HAL_ADC_ConfigChannel+0x4d8>)
 8002024:	e002      	b.n	800202c <HAL_ADC_ConfigChannel+0x3a4>
 8002026:	2301      	movs	r3, #1
 8002028:	e000      	b.n	800202c <HAL_ADC_ConfigChannel+0x3a4>
 800202a:	2300      	movs	r3, #0
 800202c:	4619      	mov	r1, r3
 800202e:	4610      	mov	r0, r2
 8002030:	f7ff fafe 	bl	8001630 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	2b00      	cmp	r3, #0
 800203a:	f280 80fc 	bge.w	8002236 <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4a36      	ldr	r2, [pc, #216]	@ (800211c <HAL_ADC_ConfigChannel+0x494>)
 8002044:	4293      	cmp	r3, r2
 8002046:	d004      	beq.n	8002052 <HAL_ADC_ConfigChannel+0x3ca>
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a45      	ldr	r2, [pc, #276]	@ (8002164 <HAL_ADC_ConfigChannel+0x4dc>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d101      	bne.n	8002056 <HAL_ADC_ConfigChannel+0x3ce>
 8002052:	4b45      	ldr	r3, [pc, #276]	@ (8002168 <HAL_ADC_ConfigChannel+0x4e0>)
 8002054:	e000      	b.n	8002058 <HAL_ADC_ConfigChannel+0x3d0>
 8002056:	4b45      	ldr	r3, [pc, #276]	@ (800216c <HAL_ADC_ConfigChannel+0x4e4>)
 8002058:	4618      	mov	r0, r3
 800205a:	f7ff fadb 	bl	8001614 <LL_ADC_GetCommonPathInternalCh>
 800205e:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a2d      	ldr	r2, [pc, #180]	@ (800211c <HAL_ADC_ConfigChannel+0x494>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d004      	beq.n	8002074 <HAL_ADC_ConfigChannel+0x3ec>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a3d      	ldr	r2, [pc, #244]	@ (8002164 <HAL_ADC_ConfigChannel+0x4dc>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d10e      	bne.n	8002092 <HAL_ADC_ConfigChannel+0x40a>
 8002074:	4829      	ldr	r0, [pc, #164]	@ (800211c <HAL_ADC_ConfigChannel+0x494>)
 8002076:	f7ff fc2b 	bl	80018d0 <LL_ADC_IsEnabled>
 800207a:	4604      	mov	r4, r0
 800207c:	4839      	ldr	r0, [pc, #228]	@ (8002164 <HAL_ADC_ConfigChannel+0x4dc>)
 800207e:	f7ff fc27 	bl	80018d0 <LL_ADC_IsEnabled>
 8002082:	4603      	mov	r3, r0
 8002084:	4323      	orrs	r3, r4
 8002086:	2b00      	cmp	r3, #0
 8002088:	bf0c      	ite	eq
 800208a:	2301      	moveq	r3, #1
 800208c:	2300      	movne	r3, #0
 800208e:	b2db      	uxtb	r3, r3
 8002090:	e008      	b.n	80020a4 <HAL_ADC_ConfigChannel+0x41c>
 8002092:	4837      	ldr	r0, [pc, #220]	@ (8002170 <HAL_ADC_ConfigChannel+0x4e8>)
 8002094:	f7ff fc1c 	bl	80018d0 <LL_ADC_IsEnabled>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	bf0c      	ite	eq
 800209e:	2301      	moveq	r3, #1
 80020a0:	2300      	movne	r3, #0
 80020a2:	b2db      	uxtb	r3, r3
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	f000 80b3 	beq.w	8002210 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4a31      	ldr	r2, [pc, #196]	@ (8002174 <HAL_ADC_ConfigChannel+0x4ec>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d165      	bne.n	8002180 <HAL_ADC_ConfigChannel+0x4f8>
 80020b4:	69fb      	ldr	r3, [r7, #28]
 80020b6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d160      	bne.n	8002180 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4a2b      	ldr	r2, [pc, #172]	@ (8002170 <HAL_ADC_ConfigChannel+0x4e8>)
 80020c4:	4293      	cmp	r3, r2
 80020c6:	f040 80b6 	bne.w	8002236 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a13      	ldr	r2, [pc, #76]	@ (800211c <HAL_ADC_ConfigChannel+0x494>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d004      	beq.n	80020de <HAL_ADC_ConfigChannel+0x456>
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4a22      	ldr	r2, [pc, #136]	@ (8002164 <HAL_ADC_ConfigChannel+0x4dc>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d101      	bne.n	80020e2 <HAL_ADC_ConfigChannel+0x45a>
 80020de:	4a22      	ldr	r2, [pc, #136]	@ (8002168 <HAL_ADC_ConfigChannel+0x4e0>)
 80020e0:	e000      	b.n	80020e4 <HAL_ADC_ConfigChannel+0x45c>
 80020e2:	4a22      	ldr	r2, [pc, #136]	@ (800216c <HAL_ADC_ConfigChannel+0x4e4>)
 80020e4:	69fb      	ldr	r3, [r7, #28]
 80020e6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80020ea:	4619      	mov	r1, r3
 80020ec:	4610      	mov	r0, r2
 80020ee:	f7ff fa7e 	bl	80015ee <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80020f2:	4b21      	ldr	r3, [pc, #132]	@ (8002178 <HAL_ADC_ConfigChannel+0x4f0>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	099b      	lsrs	r3, r3, #6
 80020f8:	4a20      	ldr	r2, [pc, #128]	@ (800217c <HAL_ADC_ConfigChannel+0x4f4>)
 80020fa:	fba2 2303 	umull	r2, r3, r2, r3
 80020fe:	099b      	lsrs	r3, r3, #6
 8002100:	3301      	adds	r3, #1
 8002102:	005b      	lsls	r3, r3, #1
 8002104:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8002106:	e002      	b.n	800210e <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	3b01      	subs	r3, #1
 800210c:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d1f9      	bne.n	8002108 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002114:	e08f      	b.n	8002236 <HAL_ADC_ConfigChannel+0x5ae>
 8002116:	bf00      	nop
 8002118:	47ff0000 	.word	0x47ff0000
 800211c:	40022000 	.word	0x40022000
 8002120:	04300002 	.word	0x04300002
 8002124:	08600004 	.word	0x08600004
 8002128:	0c900008 	.word	0x0c900008
 800212c:	10c00010 	.word	0x10c00010
 8002130:	14f00020 	.word	0x14f00020
 8002134:	2a000400 	.word	0x2a000400
 8002138:	2e300800 	.word	0x2e300800
 800213c:	32601000 	.word	0x32601000
 8002140:	43210000 	.word	0x43210000
 8002144:	4b840000 	.word	0x4b840000
 8002148:	4fb80000 	.word	0x4fb80000
 800214c:	47520000 	.word	0x47520000
 8002150:	36902000 	.word	0x36902000
 8002154:	25b00200 	.word	0x25b00200
 8002158:	21800100 	.word	0x21800100
 800215c:	1d500080 	.word	0x1d500080
 8002160:	19200040 	.word	0x19200040
 8002164:	40022100 	.word	0x40022100
 8002168:	40022300 	.word	0x40022300
 800216c:	58026300 	.word	0x58026300
 8002170:	58026000 	.word	0x58026000
 8002174:	cb840000 	.word	0xcb840000
 8002178:	24000000 	.word	0x24000000
 800217c:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a31      	ldr	r2, [pc, #196]	@ (800224c <HAL_ADC_ConfigChannel+0x5c4>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d11e      	bne.n	80021c8 <HAL_ADC_ConfigChannel+0x540>
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002190:	2b00      	cmp	r3, #0
 8002192:	d119      	bne.n	80021c8 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a2d      	ldr	r2, [pc, #180]	@ (8002250 <HAL_ADC_ConfigChannel+0x5c8>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d14b      	bne.n	8002236 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4a2c      	ldr	r2, [pc, #176]	@ (8002254 <HAL_ADC_ConfigChannel+0x5cc>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d004      	beq.n	80021b2 <HAL_ADC_ConfigChannel+0x52a>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a2a      	ldr	r2, [pc, #168]	@ (8002258 <HAL_ADC_ConfigChannel+0x5d0>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d101      	bne.n	80021b6 <HAL_ADC_ConfigChannel+0x52e>
 80021b2:	4a2a      	ldr	r2, [pc, #168]	@ (800225c <HAL_ADC_ConfigChannel+0x5d4>)
 80021b4:	e000      	b.n	80021b8 <HAL_ADC_ConfigChannel+0x530>
 80021b6:	4a2a      	ldr	r2, [pc, #168]	@ (8002260 <HAL_ADC_ConfigChannel+0x5d8>)
 80021b8:	69fb      	ldr	r3, [r7, #28]
 80021ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80021be:	4619      	mov	r1, r3
 80021c0:	4610      	mov	r0, r2
 80021c2:	f7ff fa14 	bl	80015ee <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80021c6:	e036      	b.n	8002236 <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a25      	ldr	r2, [pc, #148]	@ (8002264 <HAL_ADC_ConfigChannel+0x5dc>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d131      	bne.n	8002236 <HAL_ADC_ConfigChannel+0x5ae>
 80021d2:	69fb      	ldr	r3, [r7, #28]
 80021d4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d12c      	bne.n	8002236 <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a1b      	ldr	r2, [pc, #108]	@ (8002250 <HAL_ADC_ConfigChannel+0x5c8>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d127      	bne.n	8002236 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a1a      	ldr	r2, [pc, #104]	@ (8002254 <HAL_ADC_ConfigChannel+0x5cc>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d004      	beq.n	80021fa <HAL_ADC_ConfigChannel+0x572>
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a18      	ldr	r2, [pc, #96]	@ (8002258 <HAL_ADC_ConfigChannel+0x5d0>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d101      	bne.n	80021fe <HAL_ADC_ConfigChannel+0x576>
 80021fa:	4a18      	ldr	r2, [pc, #96]	@ (800225c <HAL_ADC_ConfigChannel+0x5d4>)
 80021fc:	e000      	b.n	8002200 <HAL_ADC_ConfigChannel+0x578>
 80021fe:	4a18      	ldr	r2, [pc, #96]	@ (8002260 <HAL_ADC_ConfigChannel+0x5d8>)
 8002200:	69fb      	ldr	r3, [r7, #28]
 8002202:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002206:	4619      	mov	r1, r3
 8002208:	4610      	mov	r0, r2
 800220a:	f7ff f9f0 	bl	80015ee <LL_ADC_SetCommonPathInternalCh>
 800220e:	e012      	b.n	8002236 <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002214:	f043 0220 	orr.w	r2, r3, #32
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002222:	e008      	b.n	8002236 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002228:	f043 0220 	orr.w	r2, r3, #32
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002230:	2301      	movs	r3, #1
 8002232:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2200      	movs	r2, #0
 800223a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800223e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002242:	4618      	mov	r0, r3
 8002244:	3734      	adds	r7, #52	@ 0x34
 8002246:	46bd      	mov	sp, r7
 8002248:	bd90      	pop	{r4, r7, pc}
 800224a:	bf00      	nop
 800224c:	c7520000 	.word	0xc7520000
 8002250:	58026000 	.word	0x58026000
 8002254:	40022000 	.word	0x40022000
 8002258:	40022100 	.word	0x40022100
 800225c:	40022300 	.word	0x40022300
 8002260:	58026300 	.word	0x58026300
 8002264:	cfb80000 	.word	0xcfb80000

08002268 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b084      	sub	sp, #16
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a7a      	ldr	r2, [pc, #488]	@ (8002460 <ADC_ConfigureBoostMode+0x1f8>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d004      	beq.n	8002284 <ADC_ConfigureBoostMode+0x1c>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a79      	ldr	r2, [pc, #484]	@ (8002464 <ADC_ConfigureBoostMode+0x1fc>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d109      	bne.n	8002298 <ADC_ConfigureBoostMode+0x30>
 8002284:	4b78      	ldr	r3, [pc, #480]	@ (8002468 <ADC_ConfigureBoostMode+0x200>)
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800228c:	2b00      	cmp	r3, #0
 800228e:	bf14      	ite	ne
 8002290:	2301      	movne	r3, #1
 8002292:	2300      	moveq	r3, #0
 8002294:	b2db      	uxtb	r3, r3
 8002296:	e008      	b.n	80022aa <ADC_ConfigureBoostMode+0x42>
 8002298:	4b74      	ldr	r3, [pc, #464]	@ (800246c <ADC_ConfigureBoostMode+0x204>)
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	bf14      	ite	ne
 80022a4:	2301      	movne	r3, #1
 80022a6:	2300      	moveq	r3, #0
 80022a8:	b2db      	uxtb	r3, r3
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d01c      	beq.n	80022e8 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80022ae:	f002 fb6f 	bl	8004990 <HAL_RCC_GetHCLKFreq>
 80022b2:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80022bc:	d010      	beq.n	80022e0 <ADC_ConfigureBoostMode+0x78>
 80022be:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80022c2:	d873      	bhi.n	80023ac <ADC_ConfigureBoostMode+0x144>
 80022c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022c8:	d002      	beq.n	80022d0 <ADC_ConfigureBoostMode+0x68>
 80022ca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80022ce:	d16d      	bne.n	80023ac <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	0c1b      	lsrs	r3, r3, #16
 80022d6:	68fa      	ldr	r2, [r7, #12]
 80022d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80022dc:	60fb      	str	r3, [r7, #12]
        break;
 80022de:	e068      	b.n	80023b2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	089b      	lsrs	r3, r3, #2
 80022e4:	60fb      	str	r3, [r7, #12]
        break;
 80022e6:	e064      	b.n	80023b2 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80022e8:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80022ec:	f04f 0100 	mov.w	r1, #0
 80022f0:	f003 fdb4 	bl	8005e5c <HAL_RCCEx_GetPeriphCLKFreq>
 80022f4:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80022fe:	d051      	beq.n	80023a4 <ADC_ConfigureBoostMode+0x13c>
 8002300:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002304:	d854      	bhi.n	80023b0 <ADC_ConfigureBoostMode+0x148>
 8002306:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800230a:	d047      	beq.n	800239c <ADC_ConfigureBoostMode+0x134>
 800230c:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002310:	d84e      	bhi.n	80023b0 <ADC_ConfigureBoostMode+0x148>
 8002312:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002316:	d03d      	beq.n	8002394 <ADC_ConfigureBoostMode+0x12c>
 8002318:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800231c:	d848      	bhi.n	80023b0 <ADC_ConfigureBoostMode+0x148>
 800231e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002322:	d033      	beq.n	800238c <ADC_ConfigureBoostMode+0x124>
 8002324:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002328:	d842      	bhi.n	80023b0 <ADC_ConfigureBoostMode+0x148>
 800232a:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800232e:	d029      	beq.n	8002384 <ADC_ConfigureBoostMode+0x11c>
 8002330:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002334:	d83c      	bhi.n	80023b0 <ADC_ConfigureBoostMode+0x148>
 8002336:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800233a:	d01a      	beq.n	8002372 <ADC_ConfigureBoostMode+0x10a>
 800233c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002340:	d836      	bhi.n	80023b0 <ADC_ConfigureBoostMode+0x148>
 8002342:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002346:	d014      	beq.n	8002372 <ADC_ConfigureBoostMode+0x10a>
 8002348:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800234c:	d830      	bhi.n	80023b0 <ADC_ConfigureBoostMode+0x148>
 800234e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002352:	d00e      	beq.n	8002372 <ADC_ConfigureBoostMode+0x10a>
 8002354:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002358:	d82a      	bhi.n	80023b0 <ADC_ConfigureBoostMode+0x148>
 800235a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800235e:	d008      	beq.n	8002372 <ADC_ConfigureBoostMode+0x10a>
 8002360:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002364:	d824      	bhi.n	80023b0 <ADC_ConfigureBoostMode+0x148>
 8002366:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800236a:	d002      	beq.n	8002372 <ADC_ConfigureBoostMode+0x10a>
 800236c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002370:	d11e      	bne.n	80023b0 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	0c9b      	lsrs	r3, r3, #18
 8002378:	005b      	lsls	r3, r3, #1
 800237a:	68fa      	ldr	r2, [r7, #12]
 800237c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002380:	60fb      	str	r3, [r7, #12]
        break;
 8002382:	e016      	b.n	80023b2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	091b      	lsrs	r3, r3, #4
 8002388:	60fb      	str	r3, [r7, #12]
        break;
 800238a:	e012      	b.n	80023b2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	095b      	lsrs	r3, r3, #5
 8002390:	60fb      	str	r3, [r7, #12]
        break;
 8002392:	e00e      	b.n	80023b2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	099b      	lsrs	r3, r3, #6
 8002398:	60fb      	str	r3, [r7, #12]
        break;
 800239a:	e00a      	b.n	80023b2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	09db      	lsrs	r3, r3, #7
 80023a0:	60fb      	str	r3, [r7, #12]
        break;
 80023a2:	e006      	b.n	80023b2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	0a1b      	lsrs	r3, r3, #8
 80023a8:	60fb      	str	r3, [r7, #12]
        break;
 80023aa:	e002      	b.n	80023b2 <ADC_ConfigureBoostMode+0x14a>
        break;
 80023ac:	bf00      	nop
 80023ae:	e000      	b.n	80023b2 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80023b0:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80023b2:	f7ff f8fd 	bl	80015b0 <HAL_GetREVID>
 80023b6:	4603      	mov	r3, r0
 80023b8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80023bc:	4293      	cmp	r3, r2
 80023be:	d815      	bhi.n	80023ec <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	4a2b      	ldr	r2, [pc, #172]	@ (8002470 <ADC_ConfigureBoostMode+0x208>)
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d908      	bls.n	80023da <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	689a      	ldr	r2, [r3, #8]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80023d6:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80023d8:	e03e      	b.n	8002458 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	689a      	ldr	r2, [r3, #8]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80023e8:	609a      	str	r2, [r3, #8]
}
 80023ea:	e035      	b.n	8002458 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	085b      	lsrs	r3, r3, #1
 80023f0:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	4a1f      	ldr	r2, [pc, #124]	@ (8002474 <ADC_ConfigureBoostMode+0x20c>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d808      	bhi.n	800240c <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	689a      	ldr	r2, [r3, #8]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002408:	609a      	str	r2, [r3, #8]
}
 800240a:	e025      	b.n	8002458 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	4a1a      	ldr	r2, [pc, #104]	@ (8002478 <ADC_ConfigureBoostMode+0x210>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d80a      	bhi.n	800242a <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	689b      	ldr	r3, [r3, #8]
 800241a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002426:	609a      	str	r2, [r3, #8]
}
 8002428:	e016      	b.n	8002458 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	4a13      	ldr	r2, [pc, #76]	@ (800247c <ADC_ConfigureBoostMode+0x214>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d80a      	bhi.n	8002448 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	689b      	ldr	r3, [r3, #8]
 8002438:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002444:	609a      	str	r2, [r3, #8]
}
 8002446:	e007      	b.n	8002458 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	689a      	ldr	r2, [r3, #8]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8002456:	609a      	str	r2, [r3, #8]
}
 8002458:	bf00      	nop
 800245a:	3710      	adds	r7, #16
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}
 8002460:	40022000 	.word	0x40022000
 8002464:	40022100 	.word	0x40022100
 8002468:	40022300 	.word	0x40022300
 800246c:	58026300 	.word	0x58026300
 8002470:	01312d00 	.word	0x01312d00
 8002474:	005f5e10 	.word	0x005f5e10
 8002478:	00bebc20 	.word	0x00bebc20
 800247c:	017d7840 	.word	0x017d7840

08002480 <LL_ADC_IsEnabled>:
{
 8002480:	b480      	push	{r7}
 8002482:	b083      	sub	sp, #12
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	f003 0301 	and.w	r3, r3, #1
 8002490:	2b01      	cmp	r3, #1
 8002492:	d101      	bne.n	8002498 <LL_ADC_IsEnabled+0x18>
 8002494:	2301      	movs	r3, #1
 8002496:	e000      	b.n	800249a <LL_ADC_IsEnabled+0x1a>
 8002498:	2300      	movs	r3, #0
}
 800249a:	4618      	mov	r0, r3
 800249c:	370c      	adds	r7, #12
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr

080024a6 <LL_ADC_REG_IsConversionOngoing>:
{
 80024a6:	b480      	push	{r7}
 80024a8:	b083      	sub	sp, #12
 80024aa:	af00      	add	r7, sp, #0
 80024ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	689b      	ldr	r3, [r3, #8]
 80024b2:	f003 0304 	and.w	r3, r3, #4
 80024b6:	2b04      	cmp	r3, #4
 80024b8:	d101      	bne.n	80024be <LL_ADC_REG_IsConversionOngoing+0x18>
 80024ba:	2301      	movs	r3, #1
 80024bc:	e000      	b.n	80024c0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80024be:	2300      	movs	r3, #0
}
 80024c0:	4618      	mov	r0, r3
 80024c2:	370c      	adds	r7, #12
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr

080024cc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80024cc:	b590      	push	{r4, r7, lr}
 80024ce:	b09f      	sub	sp, #124	@ 0x7c
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
 80024d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024d6:	2300      	movs	r3, #0
 80024d8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80024e2:	2b01      	cmp	r3, #1
 80024e4:	d101      	bne.n	80024ea <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80024e6:	2302      	movs	r3, #2
 80024e8:	e0be      	b.n	8002668 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2201      	movs	r2, #1
 80024ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80024f2:	2300      	movs	r3, #0
 80024f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80024f6:	2300      	movs	r3, #0
 80024f8:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a5c      	ldr	r2, [pc, #368]	@ (8002670 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d102      	bne.n	800250a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002504:	4b5b      	ldr	r3, [pc, #364]	@ (8002674 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002506:	60bb      	str	r3, [r7, #8]
 8002508:	e001      	b.n	800250e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800250a:	2300      	movs	r3, #0
 800250c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800250e:	68bb      	ldr	r3, [r7, #8]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d10b      	bne.n	800252c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002518:	f043 0220 	orr.w	r2, r3, #32
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2200      	movs	r2, #0
 8002524:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	e09d      	b.n	8002668 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	4618      	mov	r0, r3
 8002530:	f7ff ffb9 	bl	80024a6 <LL_ADC_REG_IsConversionOngoing>
 8002534:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4618      	mov	r0, r3
 800253c:	f7ff ffb3 	bl	80024a6 <LL_ADC_REG_IsConversionOngoing>
 8002540:	4603      	mov	r3, r0
 8002542:	2b00      	cmp	r3, #0
 8002544:	d17f      	bne.n	8002646 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002546:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002548:	2b00      	cmp	r3, #0
 800254a:	d17c      	bne.n	8002646 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a47      	ldr	r2, [pc, #284]	@ (8002670 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002552:	4293      	cmp	r3, r2
 8002554:	d004      	beq.n	8002560 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4a46      	ldr	r2, [pc, #280]	@ (8002674 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800255c:	4293      	cmp	r3, r2
 800255e:	d101      	bne.n	8002564 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8002560:	4b45      	ldr	r3, [pc, #276]	@ (8002678 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8002562:	e000      	b.n	8002566 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8002564:	4b45      	ldr	r3, [pc, #276]	@ (800267c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8002566:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d039      	beq.n	80025e4 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8002570:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	431a      	orrs	r2, r3
 800257e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002580:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4a3a      	ldr	r2, [pc, #232]	@ (8002670 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d004      	beq.n	8002596 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a38      	ldr	r2, [pc, #224]	@ (8002674 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d10e      	bne.n	80025b4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8002596:	4836      	ldr	r0, [pc, #216]	@ (8002670 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002598:	f7ff ff72 	bl	8002480 <LL_ADC_IsEnabled>
 800259c:	4604      	mov	r4, r0
 800259e:	4835      	ldr	r0, [pc, #212]	@ (8002674 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80025a0:	f7ff ff6e 	bl	8002480 <LL_ADC_IsEnabled>
 80025a4:	4603      	mov	r3, r0
 80025a6:	4323      	orrs	r3, r4
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	bf0c      	ite	eq
 80025ac:	2301      	moveq	r3, #1
 80025ae:	2300      	movne	r3, #0
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	e008      	b.n	80025c6 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 80025b4:	4832      	ldr	r0, [pc, #200]	@ (8002680 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80025b6:	f7ff ff63 	bl	8002480 <LL_ADC_IsEnabled>
 80025ba:	4603      	mov	r3, r0
 80025bc:	2b00      	cmp	r3, #0
 80025be:	bf0c      	ite	eq
 80025c0:	2301      	moveq	r3, #1
 80025c2:	2300      	movne	r3, #0
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d047      	beq.n	800265a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80025ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80025cc:	689a      	ldr	r2, [r3, #8]
 80025ce:	4b2d      	ldr	r3, [pc, #180]	@ (8002684 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80025d0:	4013      	ands	r3, r2
 80025d2:	683a      	ldr	r2, [r7, #0]
 80025d4:	6811      	ldr	r1, [r2, #0]
 80025d6:	683a      	ldr	r2, [r7, #0]
 80025d8:	6892      	ldr	r2, [r2, #8]
 80025da:	430a      	orrs	r2, r1
 80025dc:	431a      	orrs	r2, r3
 80025de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80025e0:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80025e2:	e03a      	b.n	800265a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80025e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80025e6:	689b      	ldr	r3, [r3, #8]
 80025e8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80025ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80025ee:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a1e      	ldr	r2, [pc, #120]	@ (8002670 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d004      	beq.n	8002604 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a1d      	ldr	r2, [pc, #116]	@ (8002674 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d10e      	bne.n	8002622 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8002604:	481a      	ldr	r0, [pc, #104]	@ (8002670 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002606:	f7ff ff3b 	bl	8002480 <LL_ADC_IsEnabled>
 800260a:	4604      	mov	r4, r0
 800260c:	4819      	ldr	r0, [pc, #100]	@ (8002674 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800260e:	f7ff ff37 	bl	8002480 <LL_ADC_IsEnabled>
 8002612:	4603      	mov	r3, r0
 8002614:	4323      	orrs	r3, r4
 8002616:	2b00      	cmp	r3, #0
 8002618:	bf0c      	ite	eq
 800261a:	2301      	moveq	r3, #1
 800261c:	2300      	movne	r3, #0
 800261e:	b2db      	uxtb	r3, r3
 8002620:	e008      	b.n	8002634 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8002622:	4817      	ldr	r0, [pc, #92]	@ (8002680 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8002624:	f7ff ff2c 	bl	8002480 <LL_ADC_IsEnabled>
 8002628:	4603      	mov	r3, r0
 800262a:	2b00      	cmp	r3, #0
 800262c:	bf0c      	ite	eq
 800262e:	2301      	moveq	r3, #1
 8002630:	2300      	movne	r3, #0
 8002632:	b2db      	uxtb	r3, r3
 8002634:	2b00      	cmp	r3, #0
 8002636:	d010      	beq.n	800265a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002638:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800263a:	689a      	ldr	r2, [r3, #8]
 800263c:	4b11      	ldr	r3, [pc, #68]	@ (8002684 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 800263e:	4013      	ands	r3, r2
 8002640:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002642:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002644:	e009      	b.n	800265a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800264a:	f043 0220 	orr.w	r2, r3, #32
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002652:	2301      	movs	r3, #1
 8002654:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8002658:	e000      	b.n	800265c <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800265a:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2200      	movs	r2, #0
 8002660:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002664:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8002668:	4618      	mov	r0, r3
 800266a:	377c      	adds	r7, #124	@ 0x7c
 800266c:	46bd      	mov	sp, r7
 800266e:	bd90      	pop	{r4, r7, pc}
 8002670:	40022000 	.word	0x40022000
 8002674:	40022100 	.word	0x40022100
 8002678:	40022300 	.word	0x40022300
 800267c:	58026300 	.word	0x58026300
 8002680:	58026000 	.word	0x58026000
 8002684:	fffff0e0 	.word	0xfffff0e0

08002688 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002688:	b480      	push	{r7}
 800268a:	b085      	sub	sp, #20
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	f003 0307 	and.w	r3, r3, #7
 8002696:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002698:	4b0b      	ldr	r3, [pc, #44]	@ (80026c8 <__NVIC_SetPriorityGrouping+0x40>)
 800269a:	68db      	ldr	r3, [r3, #12]
 800269c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800269e:	68ba      	ldr	r2, [r7, #8]
 80026a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80026a4:	4013      	ands	r3, r2
 80026a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80026b0:	4b06      	ldr	r3, [pc, #24]	@ (80026cc <__NVIC_SetPriorityGrouping+0x44>)
 80026b2:	4313      	orrs	r3, r2
 80026b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026b6:	4a04      	ldr	r2, [pc, #16]	@ (80026c8 <__NVIC_SetPriorityGrouping+0x40>)
 80026b8:	68bb      	ldr	r3, [r7, #8]
 80026ba:	60d3      	str	r3, [r2, #12]
}
 80026bc:	bf00      	nop
 80026be:	3714      	adds	r7, #20
 80026c0:	46bd      	mov	sp, r7
 80026c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c6:	4770      	bx	lr
 80026c8:	e000ed00 	.word	0xe000ed00
 80026cc:	05fa0000 	.word	0x05fa0000

080026d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026d0:	b480      	push	{r7}
 80026d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026d4:	4b04      	ldr	r3, [pc, #16]	@ (80026e8 <__NVIC_GetPriorityGrouping+0x18>)
 80026d6:	68db      	ldr	r3, [r3, #12]
 80026d8:	0a1b      	lsrs	r3, r3, #8
 80026da:	f003 0307 	and.w	r3, r3, #7
}
 80026de:	4618      	mov	r0, r3
 80026e0:	46bd      	mov	sp, r7
 80026e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e6:	4770      	bx	lr
 80026e8:	e000ed00 	.word	0xe000ed00

080026ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b083      	sub	sp, #12
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	4603      	mov	r3, r0
 80026f4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80026f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	db0b      	blt.n	8002716 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026fe:	88fb      	ldrh	r3, [r7, #6]
 8002700:	f003 021f 	and.w	r2, r3, #31
 8002704:	4907      	ldr	r1, [pc, #28]	@ (8002724 <__NVIC_EnableIRQ+0x38>)
 8002706:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800270a:	095b      	lsrs	r3, r3, #5
 800270c:	2001      	movs	r0, #1
 800270e:	fa00 f202 	lsl.w	r2, r0, r2
 8002712:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002716:	bf00      	nop
 8002718:	370c      	adds	r7, #12
 800271a:	46bd      	mov	sp, r7
 800271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002720:	4770      	bx	lr
 8002722:	bf00      	nop
 8002724:	e000e100 	.word	0xe000e100

08002728 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002728:	b480      	push	{r7}
 800272a:	b083      	sub	sp, #12
 800272c:	af00      	add	r7, sp, #0
 800272e:	4603      	mov	r3, r0
 8002730:	6039      	str	r1, [r7, #0]
 8002732:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002734:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002738:	2b00      	cmp	r3, #0
 800273a:	db0a      	blt.n	8002752 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	b2da      	uxtb	r2, r3
 8002740:	490c      	ldr	r1, [pc, #48]	@ (8002774 <__NVIC_SetPriority+0x4c>)
 8002742:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002746:	0112      	lsls	r2, r2, #4
 8002748:	b2d2      	uxtb	r2, r2
 800274a:	440b      	add	r3, r1
 800274c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002750:	e00a      	b.n	8002768 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	b2da      	uxtb	r2, r3
 8002756:	4908      	ldr	r1, [pc, #32]	@ (8002778 <__NVIC_SetPriority+0x50>)
 8002758:	88fb      	ldrh	r3, [r7, #6]
 800275a:	f003 030f 	and.w	r3, r3, #15
 800275e:	3b04      	subs	r3, #4
 8002760:	0112      	lsls	r2, r2, #4
 8002762:	b2d2      	uxtb	r2, r2
 8002764:	440b      	add	r3, r1
 8002766:	761a      	strb	r2, [r3, #24]
}
 8002768:	bf00      	nop
 800276a:	370c      	adds	r7, #12
 800276c:	46bd      	mov	sp, r7
 800276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002772:	4770      	bx	lr
 8002774:	e000e100 	.word	0xe000e100
 8002778:	e000ed00 	.word	0xe000ed00

0800277c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800277c:	b480      	push	{r7}
 800277e:	b089      	sub	sp, #36	@ 0x24
 8002780:	af00      	add	r7, sp, #0
 8002782:	60f8      	str	r0, [r7, #12]
 8002784:	60b9      	str	r1, [r7, #8]
 8002786:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	f003 0307 	and.w	r3, r3, #7
 800278e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002790:	69fb      	ldr	r3, [r7, #28]
 8002792:	f1c3 0307 	rsb	r3, r3, #7
 8002796:	2b04      	cmp	r3, #4
 8002798:	bf28      	it	cs
 800279a:	2304      	movcs	r3, #4
 800279c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800279e:	69fb      	ldr	r3, [r7, #28]
 80027a0:	3304      	adds	r3, #4
 80027a2:	2b06      	cmp	r3, #6
 80027a4:	d902      	bls.n	80027ac <NVIC_EncodePriority+0x30>
 80027a6:	69fb      	ldr	r3, [r7, #28]
 80027a8:	3b03      	subs	r3, #3
 80027aa:	e000      	b.n	80027ae <NVIC_EncodePriority+0x32>
 80027ac:	2300      	movs	r3, #0
 80027ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80027b4:	69bb      	ldr	r3, [r7, #24]
 80027b6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ba:	43da      	mvns	r2, r3
 80027bc:	68bb      	ldr	r3, [r7, #8]
 80027be:	401a      	ands	r2, r3
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027c4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	fa01 f303 	lsl.w	r3, r1, r3
 80027ce:	43d9      	mvns	r1, r3
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027d4:	4313      	orrs	r3, r2
         );
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	3724      	adds	r7, #36	@ 0x24
 80027da:	46bd      	mov	sp, r7
 80027dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e0:	4770      	bx	lr
	...

080027e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b082      	sub	sp, #8
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	3b01      	subs	r3, #1
 80027f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027f4:	d301      	bcc.n	80027fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027f6:	2301      	movs	r3, #1
 80027f8:	e00f      	b.n	800281a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027fa:	4a0a      	ldr	r2, [pc, #40]	@ (8002824 <SysTick_Config+0x40>)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	3b01      	subs	r3, #1
 8002800:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002802:	210f      	movs	r1, #15
 8002804:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002808:	f7ff ff8e 	bl	8002728 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800280c:	4b05      	ldr	r3, [pc, #20]	@ (8002824 <SysTick_Config+0x40>)
 800280e:	2200      	movs	r2, #0
 8002810:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002812:	4b04      	ldr	r3, [pc, #16]	@ (8002824 <SysTick_Config+0x40>)
 8002814:	2207      	movs	r2, #7
 8002816:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002818:	2300      	movs	r3, #0
}
 800281a:	4618      	mov	r0, r3
 800281c:	3708      	adds	r7, #8
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	e000e010 	.word	0xe000e010

08002828 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b082      	sub	sp, #8
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002830:	6878      	ldr	r0, [r7, #4]
 8002832:	f7ff ff29 	bl	8002688 <__NVIC_SetPriorityGrouping>
}
 8002836:	bf00      	nop
 8002838:	3708      	adds	r7, #8
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}

0800283e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800283e:	b580      	push	{r7, lr}
 8002840:	b086      	sub	sp, #24
 8002842:	af00      	add	r7, sp, #0
 8002844:	4603      	mov	r3, r0
 8002846:	60b9      	str	r1, [r7, #8]
 8002848:	607a      	str	r2, [r7, #4]
 800284a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800284c:	f7ff ff40 	bl	80026d0 <__NVIC_GetPriorityGrouping>
 8002850:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002852:	687a      	ldr	r2, [r7, #4]
 8002854:	68b9      	ldr	r1, [r7, #8]
 8002856:	6978      	ldr	r0, [r7, #20]
 8002858:	f7ff ff90 	bl	800277c <NVIC_EncodePriority>
 800285c:	4602      	mov	r2, r0
 800285e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002862:	4611      	mov	r1, r2
 8002864:	4618      	mov	r0, r3
 8002866:	f7ff ff5f 	bl	8002728 <__NVIC_SetPriority>
}
 800286a:	bf00      	nop
 800286c:	3718      	adds	r7, #24
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}

08002872 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002872:	b580      	push	{r7, lr}
 8002874:	b082      	sub	sp, #8
 8002876:	af00      	add	r7, sp, #0
 8002878:	4603      	mov	r3, r0
 800287a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800287c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002880:	4618      	mov	r0, r3
 8002882:	f7ff ff33 	bl	80026ec <__NVIC_EnableIRQ>
}
 8002886:	bf00      	nop
 8002888:	3708      	adds	r7, #8
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}

0800288e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800288e:	b580      	push	{r7, lr}
 8002890:	b082      	sub	sp, #8
 8002892:	af00      	add	r7, sp, #0
 8002894:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002896:	6878      	ldr	r0, [r7, #4]
 8002898:	f7ff ffa4 	bl	80027e4 <SysTick_Config>
 800289c:	4603      	mov	r3, r0
}
 800289e:	4618      	mov	r0, r3
 80028a0:	3708      	adds	r7, #8
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}
	...

080028a8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b086      	sub	sp, #24
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80028b0:	f7fe fe4e 	bl	8001550 <HAL_GetTick>
 80028b4:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d101      	bne.n	80028c0 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	e2dc      	b.n	8002e7a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028c6:	b2db      	uxtb	r3, r3
 80028c8:	2b02      	cmp	r3, #2
 80028ca:	d008      	beq.n	80028de <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2280      	movs	r2, #128	@ 0x80
 80028d0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2200      	movs	r2, #0
 80028d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e2cd      	b.n	8002e7a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4a76      	ldr	r2, [pc, #472]	@ (8002abc <HAL_DMA_Abort+0x214>)
 80028e4:	4293      	cmp	r3, r2
 80028e6:	d04a      	beq.n	800297e <HAL_DMA_Abort+0xd6>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a74      	ldr	r2, [pc, #464]	@ (8002ac0 <HAL_DMA_Abort+0x218>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d045      	beq.n	800297e <HAL_DMA_Abort+0xd6>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a73      	ldr	r2, [pc, #460]	@ (8002ac4 <HAL_DMA_Abort+0x21c>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d040      	beq.n	800297e <HAL_DMA_Abort+0xd6>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a71      	ldr	r2, [pc, #452]	@ (8002ac8 <HAL_DMA_Abort+0x220>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d03b      	beq.n	800297e <HAL_DMA_Abort+0xd6>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4a70      	ldr	r2, [pc, #448]	@ (8002acc <HAL_DMA_Abort+0x224>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d036      	beq.n	800297e <HAL_DMA_Abort+0xd6>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a6e      	ldr	r2, [pc, #440]	@ (8002ad0 <HAL_DMA_Abort+0x228>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d031      	beq.n	800297e <HAL_DMA_Abort+0xd6>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4a6d      	ldr	r2, [pc, #436]	@ (8002ad4 <HAL_DMA_Abort+0x22c>)
 8002920:	4293      	cmp	r3, r2
 8002922:	d02c      	beq.n	800297e <HAL_DMA_Abort+0xd6>
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a6b      	ldr	r2, [pc, #428]	@ (8002ad8 <HAL_DMA_Abort+0x230>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d027      	beq.n	800297e <HAL_DMA_Abort+0xd6>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a6a      	ldr	r2, [pc, #424]	@ (8002adc <HAL_DMA_Abort+0x234>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d022      	beq.n	800297e <HAL_DMA_Abort+0xd6>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a68      	ldr	r2, [pc, #416]	@ (8002ae0 <HAL_DMA_Abort+0x238>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d01d      	beq.n	800297e <HAL_DMA_Abort+0xd6>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4a67      	ldr	r2, [pc, #412]	@ (8002ae4 <HAL_DMA_Abort+0x23c>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d018      	beq.n	800297e <HAL_DMA_Abort+0xd6>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a65      	ldr	r2, [pc, #404]	@ (8002ae8 <HAL_DMA_Abort+0x240>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d013      	beq.n	800297e <HAL_DMA_Abort+0xd6>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a64      	ldr	r2, [pc, #400]	@ (8002aec <HAL_DMA_Abort+0x244>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d00e      	beq.n	800297e <HAL_DMA_Abort+0xd6>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a62      	ldr	r2, [pc, #392]	@ (8002af0 <HAL_DMA_Abort+0x248>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d009      	beq.n	800297e <HAL_DMA_Abort+0xd6>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a61      	ldr	r2, [pc, #388]	@ (8002af4 <HAL_DMA_Abort+0x24c>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d004      	beq.n	800297e <HAL_DMA_Abort+0xd6>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a5f      	ldr	r2, [pc, #380]	@ (8002af8 <HAL_DMA_Abort+0x250>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d101      	bne.n	8002982 <HAL_DMA_Abort+0xda>
 800297e:	2301      	movs	r3, #1
 8002980:	e000      	b.n	8002984 <HAL_DMA_Abort+0xdc>
 8002982:	2300      	movs	r3, #0
 8002984:	2b00      	cmp	r3, #0
 8002986:	d013      	beq.n	80029b0 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f022 021e 	bic.w	r2, r2, #30
 8002996:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	695a      	ldr	r2, [r3, #20]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80029a6:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	617b      	str	r3, [r7, #20]
 80029ae:	e00a      	b.n	80029c6 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f022 020e 	bic.w	r2, r2, #14
 80029be:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a3c      	ldr	r2, [pc, #240]	@ (8002abc <HAL_DMA_Abort+0x214>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d072      	beq.n	8002ab6 <HAL_DMA_Abort+0x20e>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a3a      	ldr	r2, [pc, #232]	@ (8002ac0 <HAL_DMA_Abort+0x218>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d06d      	beq.n	8002ab6 <HAL_DMA_Abort+0x20e>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a39      	ldr	r2, [pc, #228]	@ (8002ac4 <HAL_DMA_Abort+0x21c>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d068      	beq.n	8002ab6 <HAL_DMA_Abort+0x20e>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a37      	ldr	r2, [pc, #220]	@ (8002ac8 <HAL_DMA_Abort+0x220>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d063      	beq.n	8002ab6 <HAL_DMA_Abort+0x20e>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a36      	ldr	r2, [pc, #216]	@ (8002acc <HAL_DMA_Abort+0x224>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d05e      	beq.n	8002ab6 <HAL_DMA_Abort+0x20e>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a34      	ldr	r2, [pc, #208]	@ (8002ad0 <HAL_DMA_Abort+0x228>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d059      	beq.n	8002ab6 <HAL_DMA_Abort+0x20e>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a33      	ldr	r2, [pc, #204]	@ (8002ad4 <HAL_DMA_Abort+0x22c>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d054      	beq.n	8002ab6 <HAL_DMA_Abort+0x20e>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a31      	ldr	r2, [pc, #196]	@ (8002ad8 <HAL_DMA_Abort+0x230>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d04f      	beq.n	8002ab6 <HAL_DMA_Abort+0x20e>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a30      	ldr	r2, [pc, #192]	@ (8002adc <HAL_DMA_Abort+0x234>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d04a      	beq.n	8002ab6 <HAL_DMA_Abort+0x20e>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a2e      	ldr	r2, [pc, #184]	@ (8002ae0 <HAL_DMA_Abort+0x238>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d045      	beq.n	8002ab6 <HAL_DMA_Abort+0x20e>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a2d      	ldr	r2, [pc, #180]	@ (8002ae4 <HAL_DMA_Abort+0x23c>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d040      	beq.n	8002ab6 <HAL_DMA_Abort+0x20e>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a2b      	ldr	r2, [pc, #172]	@ (8002ae8 <HAL_DMA_Abort+0x240>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d03b      	beq.n	8002ab6 <HAL_DMA_Abort+0x20e>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a2a      	ldr	r2, [pc, #168]	@ (8002aec <HAL_DMA_Abort+0x244>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d036      	beq.n	8002ab6 <HAL_DMA_Abort+0x20e>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a28      	ldr	r2, [pc, #160]	@ (8002af0 <HAL_DMA_Abort+0x248>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d031      	beq.n	8002ab6 <HAL_DMA_Abort+0x20e>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a27      	ldr	r2, [pc, #156]	@ (8002af4 <HAL_DMA_Abort+0x24c>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d02c      	beq.n	8002ab6 <HAL_DMA_Abort+0x20e>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a25      	ldr	r2, [pc, #148]	@ (8002af8 <HAL_DMA_Abort+0x250>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d027      	beq.n	8002ab6 <HAL_DMA_Abort+0x20e>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a24      	ldr	r2, [pc, #144]	@ (8002afc <HAL_DMA_Abort+0x254>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d022      	beq.n	8002ab6 <HAL_DMA_Abort+0x20e>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a22      	ldr	r2, [pc, #136]	@ (8002b00 <HAL_DMA_Abort+0x258>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d01d      	beq.n	8002ab6 <HAL_DMA_Abort+0x20e>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4a21      	ldr	r2, [pc, #132]	@ (8002b04 <HAL_DMA_Abort+0x25c>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d018      	beq.n	8002ab6 <HAL_DMA_Abort+0x20e>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a1f      	ldr	r2, [pc, #124]	@ (8002b08 <HAL_DMA_Abort+0x260>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d013      	beq.n	8002ab6 <HAL_DMA_Abort+0x20e>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a1e      	ldr	r2, [pc, #120]	@ (8002b0c <HAL_DMA_Abort+0x264>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d00e      	beq.n	8002ab6 <HAL_DMA_Abort+0x20e>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a1c      	ldr	r2, [pc, #112]	@ (8002b10 <HAL_DMA_Abort+0x268>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d009      	beq.n	8002ab6 <HAL_DMA_Abort+0x20e>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a1b      	ldr	r2, [pc, #108]	@ (8002b14 <HAL_DMA_Abort+0x26c>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d004      	beq.n	8002ab6 <HAL_DMA_Abort+0x20e>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a19      	ldr	r2, [pc, #100]	@ (8002b18 <HAL_DMA_Abort+0x270>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d132      	bne.n	8002b1c <HAL_DMA_Abort+0x274>
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	e031      	b.n	8002b1e <HAL_DMA_Abort+0x276>
 8002aba:	bf00      	nop
 8002abc:	40020010 	.word	0x40020010
 8002ac0:	40020028 	.word	0x40020028
 8002ac4:	40020040 	.word	0x40020040
 8002ac8:	40020058 	.word	0x40020058
 8002acc:	40020070 	.word	0x40020070
 8002ad0:	40020088 	.word	0x40020088
 8002ad4:	400200a0 	.word	0x400200a0
 8002ad8:	400200b8 	.word	0x400200b8
 8002adc:	40020410 	.word	0x40020410
 8002ae0:	40020428 	.word	0x40020428
 8002ae4:	40020440 	.word	0x40020440
 8002ae8:	40020458 	.word	0x40020458
 8002aec:	40020470 	.word	0x40020470
 8002af0:	40020488 	.word	0x40020488
 8002af4:	400204a0 	.word	0x400204a0
 8002af8:	400204b8 	.word	0x400204b8
 8002afc:	58025408 	.word	0x58025408
 8002b00:	5802541c 	.word	0x5802541c
 8002b04:	58025430 	.word	0x58025430
 8002b08:	58025444 	.word	0x58025444
 8002b0c:	58025458 	.word	0x58025458
 8002b10:	5802546c 	.word	0x5802546c
 8002b14:	58025480 	.word	0x58025480
 8002b18:	58025494 	.word	0x58025494
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d007      	beq.n	8002b32 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b2c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002b30:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a6d      	ldr	r2, [pc, #436]	@ (8002cec <HAL_DMA_Abort+0x444>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d04a      	beq.n	8002bd2 <HAL_DMA_Abort+0x32a>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a6b      	ldr	r2, [pc, #428]	@ (8002cf0 <HAL_DMA_Abort+0x448>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d045      	beq.n	8002bd2 <HAL_DMA_Abort+0x32a>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a6a      	ldr	r2, [pc, #424]	@ (8002cf4 <HAL_DMA_Abort+0x44c>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d040      	beq.n	8002bd2 <HAL_DMA_Abort+0x32a>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a68      	ldr	r2, [pc, #416]	@ (8002cf8 <HAL_DMA_Abort+0x450>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d03b      	beq.n	8002bd2 <HAL_DMA_Abort+0x32a>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a67      	ldr	r2, [pc, #412]	@ (8002cfc <HAL_DMA_Abort+0x454>)
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d036      	beq.n	8002bd2 <HAL_DMA_Abort+0x32a>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a65      	ldr	r2, [pc, #404]	@ (8002d00 <HAL_DMA_Abort+0x458>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d031      	beq.n	8002bd2 <HAL_DMA_Abort+0x32a>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a64      	ldr	r2, [pc, #400]	@ (8002d04 <HAL_DMA_Abort+0x45c>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d02c      	beq.n	8002bd2 <HAL_DMA_Abort+0x32a>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a62      	ldr	r2, [pc, #392]	@ (8002d08 <HAL_DMA_Abort+0x460>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d027      	beq.n	8002bd2 <HAL_DMA_Abort+0x32a>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a61      	ldr	r2, [pc, #388]	@ (8002d0c <HAL_DMA_Abort+0x464>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d022      	beq.n	8002bd2 <HAL_DMA_Abort+0x32a>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a5f      	ldr	r2, [pc, #380]	@ (8002d10 <HAL_DMA_Abort+0x468>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d01d      	beq.n	8002bd2 <HAL_DMA_Abort+0x32a>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a5e      	ldr	r2, [pc, #376]	@ (8002d14 <HAL_DMA_Abort+0x46c>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d018      	beq.n	8002bd2 <HAL_DMA_Abort+0x32a>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4a5c      	ldr	r2, [pc, #368]	@ (8002d18 <HAL_DMA_Abort+0x470>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d013      	beq.n	8002bd2 <HAL_DMA_Abort+0x32a>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4a5b      	ldr	r2, [pc, #364]	@ (8002d1c <HAL_DMA_Abort+0x474>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d00e      	beq.n	8002bd2 <HAL_DMA_Abort+0x32a>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a59      	ldr	r2, [pc, #356]	@ (8002d20 <HAL_DMA_Abort+0x478>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d009      	beq.n	8002bd2 <HAL_DMA_Abort+0x32a>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4a58      	ldr	r2, [pc, #352]	@ (8002d24 <HAL_DMA_Abort+0x47c>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d004      	beq.n	8002bd2 <HAL_DMA_Abort+0x32a>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a56      	ldr	r2, [pc, #344]	@ (8002d28 <HAL_DMA_Abort+0x480>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d108      	bne.n	8002be4 <HAL_DMA_Abort+0x33c>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	681a      	ldr	r2, [r3, #0]
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f022 0201 	bic.w	r2, r2, #1
 8002be0:	601a      	str	r2, [r3, #0]
 8002be2:	e007      	b.n	8002bf4 <HAL_DMA_Abort+0x34c>
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f022 0201 	bic.w	r2, r2, #1
 8002bf2:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002bf4:	e013      	b.n	8002c1e <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002bf6:	f7fe fcab 	bl	8001550 <HAL_GetTick>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	1ad3      	subs	r3, r2, r3
 8002c00:	2b05      	cmp	r3, #5
 8002c02:	d90c      	bls.n	8002c1e <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2220      	movs	r2, #32
 8002c08:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2203      	movs	r2, #3
 8002c0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2200      	movs	r2, #0
 8002c16:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e12d      	b.n	8002e7a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 0301 	and.w	r3, r3, #1
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d1e5      	bne.n	8002bf6 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4a2f      	ldr	r2, [pc, #188]	@ (8002cec <HAL_DMA_Abort+0x444>)
 8002c30:	4293      	cmp	r3, r2
 8002c32:	d04a      	beq.n	8002cca <HAL_DMA_Abort+0x422>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a2d      	ldr	r2, [pc, #180]	@ (8002cf0 <HAL_DMA_Abort+0x448>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d045      	beq.n	8002cca <HAL_DMA_Abort+0x422>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a2c      	ldr	r2, [pc, #176]	@ (8002cf4 <HAL_DMA_Abort+0x44c>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d040      	beq.n	8002cca <HAL_DMA_Abort+0x422>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a2a      	ldr	r2, [pc, #168]	@ (8002cf8 <HAL_DMA_Abort+0x450>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d03b      	beq.n	8002cca <HAL_DMA_Abort+0x422>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4a29      	ldr	r2, [pc, #164]	@ (8002cfc <HAL_DMA_Abort+0x454>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d036      	beq.n	8002cca <HAL_DMA_Abort+0x422>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a27      	ldr	r2, [pc, #156]	@ (8002d00 <HAL_DMA_Abort+0x458>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d031      	beq.n	8002cca <HAL_DMA_Abort+0x422>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a26      	ldr	r2, [pc, #152]	@ (8002d04 <HAL_DMA_Abort+0x45c>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d02c      	beq.n	8002cca <HAL_DMA_Abort+0x422>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a24      	ldr	r2, [pc, #144]	@ (8002d08 <HAL_DMA_Abort+0x460>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d027      	beq.n	8002cca <HAL_DMA_Abort+0x422>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4a23      	ldr	r2, [pc, #140]	@ (8002d0c <HAL_DMA_Abort+0x464>)
 8002c80:	4293      	cmp	r3, r2
 8002c82:	d022      	beq.n	8002cca <HAL_DMA_Abort+0x422>
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a21      	ldr	r2, [pc, #132]	@ (8002d10 <HAL_DMA_Abort+0x468>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d01d      	beq.n	8002cca <HAL_DMA_Abort+0x422>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4a20      	ldr	r2, [pc, #128]	@ (8002d14 <HAL_DMA_Abort+0x46c>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d018      	beq.n	8002cca <HAL_DMA_Abort+0x422>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a1e      	ldr	r2, [pc, #120]	@ (8002d18 <HAL_DMA_Abort+0x470>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d013      	beq.n	8002cca <HAL_DMA_Abort+0x422>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a1d      	ldr	r2, [pc, #116]	@ (8002d1c <HAL_DMA_Abort+0x474>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d00e      	beq.n	8002cca <HAL_DMA_Abort+0x422>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a1b      	ldr	r2, [pc, #108]	@ (8002d20 <HAL_DMA_Abort+0x478>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d009      	beq.n	8002cca <HAL_DMA_Abort+0x422>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a1a      	ldr	r2, [pc, #104]	@ (8002d24 <HAL_DMA_Abort+0x47c>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d004      	beq.n	8002cca <HAL_DMA_Abort+0x422>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a18      	ldr	r2, [pc, #96]	@ (8002d28 <HAL_DMA_Abort+0x480>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d101      	bne.n	8002cce <HAL_DMA_Abort+0x426>
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e000      	b.n	8002cd0 <HAL_DMA_Abort+0x428>
 8002cce:	2300      	movs	r3, #0
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d02b      	beq.n	8002d2c <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cd8:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cde:	f003 031f 	and.w	r3, r3, #31
 8002ce2:	223f      	movs	r2, #63	@ 0x3f
 8002ce4:	409a      	lsls	r2, r3
 8002ce6:	68bb      	ldr	r3, [r7, #8]
 8002ce8:	609a      	str	r2, [r3, #8]
 8002cea:	e02a      	b.n	8002d42 <HAL_DMA_Abort+0x49a>
 8002cec:	40020010 	.word	0x40020010
 8002cf0:	40020028 	.word	0x40020028
 8002cf4:	40020040 	.word	0x40020040
 8002cf8:	40020058 	.word	0x40020058
 8002cfc:	40020070 	.word	0x40020070
 8002d00:	40020088 	.word	0x40020088
 8002d04:	400200a0 	.word	0x400200a0
 8002d08:	400200b8 	.word	0x400200b8
 8002d0c:	40020410 	.word	0x40020410
 8002d10:	40020428 	.word	0x40020428
 8002d14:	40020440 	.word	0x40020440
 8002d18:	40020458 	.word	0x40020458
 8002d1c:	40020470 	.word	0x40020470
 8002d20:	40020488 	.word	0x40020488
 8002d24:	400204a0 	.word	0x400204a0
 8002d28:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d30:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d36:	f003 031f 	and.w	r3, r3, #31
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	409a      	lsls	r2, r3
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a4f      	ldr	r2, [pc, #316]	@ (8002e84 <HAL_DMA_Abort+0x5dc>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d072      	beq.n	8002e32 <HAL_DMA_Abort+0x58a>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a4d      	ldr	r2, [pc, #308]	@ (8002e88 <HAL_DMA_Abort+0x5e0>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d06d      	beq.n	8002e32 <HAL_DMA_Abort+0x58a>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a4c      	ldr	r2, [pc, #304]	@ (8002e8c <HAL_DMA_Abort+0x5e4>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d068      	beq.n	8002e32 <HAL_DMA_Abort+0x58a>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a4a      	ldr	r2, [pc, #296]	@ (8002e90 <HAL_DMA_Abort+0x5e8>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d063      	beq.n	8002e32 <HAL_DMA_Abort+0x58a>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a49      	ldr	r2, [pc, #292]	@ (8002e94 <HAL_DMA_Abort+0x5ec>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d05e      	beq.n	8002e32 <HAL_DMA_Abort+0x58a>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a47      	ldr	r2, [pc, #284]	@ (8002e98 <HAL_DMA_Abort+0x5f0>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d059      	beq.n	8002e32 <HAL_DMA_Abort+0x58a>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a46      	ldr	r2, [pc, #280]	@ (8002e9c <HAL_DMA_Abort+0x5f4>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d054      	beq.n	8002e32 <HAL_DMA_Abort+0x58a>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a44      	ldr	r2, [pc, #272]	@ (8002ea0 <HAL_DMA_Abort+0x5f8>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d04f      	beq.n	8002e32 <HAL_DMA_Abort+0x58a>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a43      	ldr	r2, [pc, #268]	@ (8002ea4 <HAL_DMA_Abort+0x5fc>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d04a      	beq.n	8002e32 <HAL_DMA_Abort+0x58a>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a41      	ldr	r2, [pc, #260]	@ (8002ea8 <HAL_DMA_Abort+0x600>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d045      	beq.n	8002e32 <HAL_DMA_Abort+0x58a>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a40      	ldr	r2, [pc, #256]	@ (8002eac <HAL_DMA_Abort+0x604>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d040      	beq.n	8002e32 <HAL_DMA_Abort+0x58a>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a3e      	ldr	r2, [pc, #248]	@ (8002eb0 <HAL_DMA_Abort+0x608>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d03b      	beq.n	8002e32 <HAL_DMA_Abort+0x58a>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a3d      	ldr	r2, [pc, #244]	@ (8002eb4 <HAL_DMA_Abort+0x60c>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d036      	beq.n	8002e32 <HAL_DMA_Abort+0x58a>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a3b      	ldr	r2, [pc, #236]	@ (8002eb8 <HAL_DMA_Abort+0x610>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d031      	beq.n	8002e32 <HAL_DMA_Abort+0x58a>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a3a      	ldr	r2, [pc, #232]	@ (8002ebc <HAL_DMA_Abort+0x614>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d02c      	beq.n	8002e32 <HAL_DMA_Abort+0x58a>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a38      	ldr	r2, [pc, #224]	@ (8002ec0 <HAL_DMA_Abort+0x618>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d027      	beq.n	8002e32 <HAL_DMA_Abort+0x58a>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a37      	ldr	r2, [pc, #220]	@ (8002ec4 <HAL_DMA_Abort+0x61c>)
 8002de8:	4293      	cmp	r3, r2
 8002dea:	d022      	beq.n	8002e32 <HAL_DMA_Abort+0x58a>
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a35      	ldr	r2, [pc, #212]	@ (8002ec8 <HAL_DMA_Abort+0x620>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d01d      	beq.n	8002e32 <HAL_DMA_Abort+0x58a>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a34      	ldr	r2, [pc, #208]	@ (8002ecc <HAL_DMA_Abort+0x624>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d018      	beq.n	8002e32 <HAL_DMA_Abort+0x58a>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a32      	ldr	r2, [pc, #200]	@ (8002ed0 <HAL_DMA_Abort+0x628>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d013      	beq.n	8002e32 <HAL_DMA_Abort+0x58a>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4a31      	ldr	r2, [pc, #196]	@ (8002ed4 <HAL_DMA_Abort+0x62c>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d00e      	beq.n	8002e32 <HAL_DMA_Abort+0x58a>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a2f      	ldr	r2, [pc, #188]	@ (8002ed8 <HAL_DMA_Abort+0x630>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d009      	beq.n	8002e32 <HAL_DMA_Abort+0x58a>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4a2e      	ldr	r2, [pc, #184]	@ (8002edc <HAL_DMA_Abort+0x634>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d004      	beq.n	8002e32 <HAL_DMA_Abort+0x58a>
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a2c      	ldr	r2, [pc, #176]	@ (8002ee0 <HAL_DMA_Abort+0x638>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d101      	bne.n	8002e36 <HAL_DMA_Abort+0x58e>
 8002e32:	2301      	movs	r3, #1
 8002e34:	e000      	b.n	8002e38 <HAL_DMA_Abort+0x590>
 8002e36:	2300      	movs	r3, #0
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d015      	beq.n	8002e68 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e40:	687a      	ldr	r2, [r7, #4]
 8002e42:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002e44:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d00c      	beq.n	8002e68 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e58:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e5c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002e66:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2200      	movs	r2, #0
 8002e74:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8002e78:	2300      	movs	r3, #0
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	3718      	adds	r7, #24
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	40020010 	.word	0x40020010
 8002e88:	40020028 	.word	0x40020028
 8002e8c:	40020040 	.word	0x40020040
 8002e90:	40020058 	.word	0x40020058
 8002e94:	40020070 	.word	0x40020070
 8002e98:	40020088 	.word	0x40020088
 8002e9c:	400200a0 	.word	0x400200a0
 8002ea0:	400200b8 	.word	0x400200b8
 8002ea4:	40020410 	.word	0x40020410
 8002ea8:	40020428 	.word	0x40020428
 8002eac:	40020440 	.word	0x40020440
 8002eb0:	40020458 	.word	0x40020458
 8002eb4:	40020470 	.word	0x40020470
 8002eb8:	40020488 	.word	0x40020488
 8002ebc:	400204a0 	.word	0x400204a0
 8002ec0:	400204b8 	.word	0x400204b8
 8002ec4:	58025408 	.word	0x58025408
 8002ec8:	5802541c 	.word	0x5802541c
 8002ecc:	58025430 	.word	0x58025430
 8002ed0:	58025444 	.word	0x58025444
 8002ed4:	58025458 	.word	0x58025458
 8002ed8:	5802546c 	.word	0x5802546c
 8002edc:	58025480 	.word	0x58025480
 8002ee0:	58025494 	.word	0x58025494

08002ee4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b084      	sub	sp, #16
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d101      	bne.n	8002ef6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e237      	b.n	8003366 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002efc:	b2db      	uxtb	r3, r3
 8002efe:	2b02      	cmp	r3, #2
 8002f00:	d004      	beq.n	8002f0c <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2280      	movs	r2, #128	@ 0x80
 8002f06:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002f08:	2301      	movs	r3, #1
 8002f0a:	e22c      	b.n	8003366 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a5c      	ldr	r2, [pc, #368]	@ (8003084 <HAL_DMA_Abort_IT+0x1a0>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d04a      	beq.n	8002fac <HAL_DMA_Abort_IT+0xc8>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a5b      	ldr	r2, [pc, #364]	@ (8003088 <HAL_DMA_Abort_IT+0x1a4>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d045      	beq.n	8002fac <HAL_DMA_Abort_IT+0xc8>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a59      	ldr	r2, [pc, #356]	@ (800308c <HAL_DMA_Abort_IT+0x1a8>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d040      	beq.n	8002fac <HAL_DMA_Abort_IT+0xc8>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a58      	ldr	r2, [pc, #352]	@ (8003090 <HAL_DMA_Abort_IT+0x1ac>)
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d03b      	beq.n	8002fac <HAL_DMA_Abort_IT+0xc8>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a56      	ldr	r2, [pc, #344]	@ (8003094 <HAL_DMA_Abort_IT+0x1b0>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d036      	beq.n	8002fac <HAL_DMA_Abort_IT+0xc8>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4a55      	ldr	r2, [pc, #340]	@ (8003098 <HAL_DMA_Abort_IT+0x1b4>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d031      	beq.n	8002fac <HAL_DMA_Abort_IT+0xc8>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a53      	ldr	r2, [pc, #332]	@ (800309c <HAL_DMA_Abort_IT+0x1b8>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d02c      	beq.n	8002fac <HAL_DMA_Abort_IT+0xc8>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a52      	ldr	r2, [pc, #328]	@ (80030a0 <HAL_DMA_Abort_IT+0x1bc>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d027      	beq.n	8002fac <HAL_DMA_Abort_IT+0xc8>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a50      	ldr	r2, [pc, #320]	@ (80030a4 <HAL_DMA_Abort_IT+0x1c0>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d022      	beq.n	8002fac <HAL_DMA_Abort_IT+0xc8>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a4f      	ldr	r2, [pc, #316]	@ (80030a8 <HAL_DMA_Abort_IT+0x1c4>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d01d      	beq.n	8002fac <HAL_DMA_Abort_IT+0xc8>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4a4d      	ldr	r2, [pc, #308]	@ (80030ac <HAL_DMA_Abort_IT+0x1c8>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d018      	beq.n	8002fac <HAL_DMA_Abort_IT+0xc8>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a4c      	ldr	r2, [pc, #304]	@ (80030b0 <HAL_DMA_Abort_IT+0x1cc>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d013      	beq.n	8002fac <HAL_DMA_Abort_IT+0xc8>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a4a      	ldr	r2, [pc, #296]	@ (80030b4 <HAL_DMA_Abort_IT+0x1d0>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d00e      	beq.n	8002fac <HAL_DMA_Abort_IT+0xc8>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4a49      	ldr	r2, [pc, #292]	@ (80030b8 <HAL_DMA_Abort_IT+0x1d4>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d009      	beq.n	8002fac <HAL_DMA_Abort_IT+0xc8>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4a47      	ldr	r2, [pc, #284]	@ (80030bc <HAL_DMA_Abort_IT+0x1d8>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d004      	beq.n	8002fac <HAL_DMA_Abort_IT+0xc8>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4a46      	ldr	r2, [pc, #280]	@ (80030c0 <HAL_DMA_Abort_IT+0x1dc>)
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d101      	bne.n	8002fb0 <HAL_DMA_Abort_IT+0xcc>
 8002fac:	2301      	movs	r3, #1
 8002fae:	e000      	b.n	8002fb2 <HAL_DMA_Abort_IT+0xce>
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	f000 8086 	beq.w	80030c4 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2204      	movs	r2, #4
 8002fbc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a2f      	ldr	r2, [pc, #188]	@ (8003084 <HAL_DMA_Abort_IT+0x1a0>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d04a      	beq.n	8003060 <HAL_DMA_Abort_IT+0x17c>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a2e      	ldr	r2, [pc, #184]	@ (8003088 <HAL_DMA_Abort_IT+0x1a4>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d045      	beq.n	8003060 <HAL_DMA_Abort_IT+0x17c>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a2c      	ldr	r2, [pc, #176]	@ (800308c <HAL_DMA_Abort_IT+0x1a8>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d040      	beq.n	8003060 <HAL_DMA_Abort_IT+0x17c>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a2b      	ldr	r2, [pc, #172]	@ (8003090 <HAL_DMA_Abort_IT+0x1ac>)
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d03b      	beq.n	8003060 <HAL_DMA_Abort_IT+0x17c>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a29      	ldr	r2, [pc, #164]	@ (8003094 <HAL_DMA_Abort_IT+0x1b0>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d036      	beq.n	8003060 <HAL_DMA_Abort_IT+0x17c>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a28      	ldr	r2, [pc, #160]	@ (8003098 <HAL_DMA_Abort_IT+0x1b4>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d031      	beq.n	8003060 <HAL_DMA_Abort_IT+0x17c>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a26      	ldr	r2, [pc, #152]	@ (800309c <HAL_DMA_Abort_IT+0x1b8>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d02c      	beq.n	8003060 <HAL_DMA_Abort_IT+0x17c>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4a25      	ldr	r2, [pc, #148]	@ (80030a0 <HAL_DMA_Abort_IT+0x1bc>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d027      	beq.n	8003060 <HAL_DMA_Abort_IT+0x17c>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a23      	ldr	r2, [pc, #140]	@ (80030a4 <HAL_DMA_Abort_IT+0x1c0>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d022      	beq.n	8003060 <HAL_DMA_Abort_IT+0x17c>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a22      	ldr	r2, [pc, #136]	@ (80030a8 <HAL_DMA_Abort_IT+0x1c4>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d01d      	beq.n	8003060 <HAL_DMA_Abort_IT+0x17c>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a20      	ldr	r2, [pc, #128]	@ (80030ac <HAL_DMA_Abort_IT+0x1c8>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d018      	beq.n	8003060 <HAL_DMA_Abort_IT+0x17c>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a1f      	ldr	r2, [pc, #124]	@ (80030b0 <HAL_DMA_Abort_IT+0x1cc>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d013      	beq.n	8003060 <HAL_DMA_Abort_IT+0x17c>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a1d      	ldr	r2, [pc, #116]	@ (80030b4 <HAL_DMA_Abort_IT+0x1d0>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d00e      	beq.n	8003060 <HAL_DMA_Abort_IT+0x17c>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a1c      	ldr	r2, [pc, #112]	@ (80030b8 <HAL_DMA_Abort_IT+0x1d4>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d009      	beq.n	8003060 <HAL_DMA_Abort_IT+0x17c>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a1a      	ldr	r2, [pc, #104]	@ (80030bc <HAL_DMA_Abort_IT+0x1d8>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d004      	beq.n	8003060 <HAL_DMA_Abort_IT+0x17c>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a19      	ldr	r2, [pc, #100]	@ (80030c0 <HAL_DMA_Abort_IT+0x1dc>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d108      	bne.n	8003072 <HAL_DMA_Abort_IT+0x18e>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f022 0201 	bic.w	r2, r2, #1
 800306e:	601a      	str	r2, [r3, #0]
 8003070:	e178      	b.n	8003364 <HAL_DMA_Abort_IT+0x480>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	681a      	ldr	r2, [r3, #0]
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f022 0201 	bic.w	r2, r2, #1
 8003080:	601a      	str	r2, [r3, #0]
 8003082:	e16f      	b.n	8003364 <HAL_DMA_Abort_IT+0x480>
 8003084:	40020010 	.word	0x40020010
 8003088:	40020028 	.word	0x40020028
 800308c:	40020040 	.word	0x40020040
 8003090:	40020058 	.word	0x40020058
 8003094:	40020070 	.word	0x40020070
 8003098:	40020088 	.word	0x40020088
 800309c:	400200a0 	.word	0x400200a0
 80030a0:	400200b8 	.word	0x400200b8
 80030a4:	40020410 	.word	0x40020410
 80030a8:	40020428 	.word	0x40020428
 80030ac:	40020440 	.word	0x40020440
 80030b0:	40020458 	.word	0x40020458
 80030b4:	40020470 	.word	0x40020470
 80030b8:	40020488 	.word	0x40020488
 80030bc:	400204a0 	.word	0x400204a0
 80030c0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	681a      	ldr	r2, [r3, #0]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f022 020e 	bic.w	r2, r2, #14
 80030d2:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a6c      	ldr	r2, [pc, #432]	@ (800328c <HAL_DMA_Abort_IT+0x3a8>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d04a      	beq.n	8003174 <HAL_DMA_Abort_IT+0x290>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a6b      	ldr	r2, [pc, #428]	@ (8003290 <HAL_DMA_Abort_IT+0x3ac>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d045      	beq.n	8003174 <HAL_DMA_Abort_IT+0x290>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a69      	ldr	r2, [pc, #420]	@ (8003294 <HAL_DMA_Abort_IT+0x3b0>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d040      	beq.n	8003174 <HAL_DMA_Abort_IT+0x290>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a68      	ldr	r2, [pc, #416]	@ (8003298 <HAL_DMA_Abort_IT+0x3b4>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d03b      	beq.n	8003174 <HAL_DMA_Abort_IT+0x290>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a66      	ldr	r2, [pc, #408]	@ (800329c <HAL_DMA_Abort_IT+0x3b8>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d036      	beq.n	8003174 <HAL_DMA_Abort_IT+0x290>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a65      	ldr	r2, [pc, #404]	@ (80032a0 <HAL_DMA_Abort_IT+0x3bc>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d031      	beq.n	8003174 <HAL_DMA_Abort_IT+0x290>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a63      	ldr	r2, [pc, #396]	@ (80032a4 <HAL_DMA_Abort_IT+0x3c0>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d02c      	beq.n	8003174 <HAL_DMA_Abort_IT+0x290>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a62      	ldr	r2, [pc, #392]	@ (80032a8 <HAL_DMA_Abort_IT+0x3c4>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d027      	beq.n	8003174 <HAL_DMA_Abort_IT+0x290>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a60      	ldr	r2, [pc, #384]	@ (80032ac <HAL_DMA_Abort_IT+0x3c8>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d022      	beq.n	8003174 <HAL_DMA_Abort_IT+0x290>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a5f      	ldr	r2, [pc, #380]	@ (80032b0 <HAL_DMA_Abort_IT+0x3cc>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d01d      	beq.n	8003174 <HAL_DMA_Abort_IT+0x290>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a5d      	ldr	r2, [pc, #372]	@ (80032b4 <HAL_DMA_Abort_IT+0x3d0>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d018      	beq.n	8003174 <HAL_DMA_Abort_IT+0x290>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a5c      	ldr	r2, [pc, #368]	@ (80032b8 <HAL_DMA_Abort_IT+0x3d4>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d013      	beq.n	8003174 <HAL_DMA_Abort_IT+0x290>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a5a      	ldr	r2, [pc, #360]	@ (80032bc <HAL_DMA_Abort_IT+0x3d8>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d00e      	beq.n	8003174 <HAL_DMA_Abort_IT+0x290>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a59      	ldr	r2, [pc, #356]	@ (80032c0 <HAL_DMA_Abort_IT+0x3dc>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d009      	beq.n	8003174 <HAL_DMA_Abort_IT+0x290>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a57      	ldr	r2, [pc, #348]	@ (80032c4 <HAL_DMA_Abort_IT+0x3e0>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d004      	beq.n	8003174 <HAL_DMA_Abort_IT+0x290>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a56      	ldr	r2, [pc, #344]	@ (80032c8 <HAL_DMA_Abort_IT+0x3e4>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d108      	bne.n	8003186 <HAL_DMA_Abort_IT+0x2a2>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f022 0201 	bic.w	r2, r2, #1
 8003182:	601a      	str	r2, [r3, #0]
 8003184:	e007      	b.n	8003196 <HAL_DMA_Abort_IT+0x2b2>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f022 0201 	bic.w	r2, r2, #1
 8003194:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a3c      	ldr	r2, [pc, #240]	@ (800328c <HAL_DMA_Abort_IT+0x3a8>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d072      	beq.n	8003286 <HAL_DMA_Abort_IT+0x3a2>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a3a      	ldr	r2, [pc, #232]	@ (8003290 <HAL_DMA_Abort_IT+0x3ac>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d06d      	beq.n	8003286 <HAL_DMA_Abort_IT+0x3a2>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a39      	ldr	r2, [pc, #228]	@ (8003294 <HAL_DMA_Abort_IT+0x3b0>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d068      	beq.n	8003286 <HAL_DMA_Abort_IT+0x3a2>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a37      	ldr	r2, [pc, #220]	@ (8003298 <HAL_DMA_Abort_IT+0x3b4>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d063      	beq.n	8003286 <HAL_DMA_Abort_IT+0x3a2>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a36      	ldr	r2, [pc, #216]	@ (800329c <HAL_DMA_Abort_IT+0x3b8>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d05e      	beq.n	8003286 <HAL_DMA_Abort_IT+0x3a2>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a34      	ldr	r2, [pc, #208]	@ (80032a0 <HAL_DMA_Abort_IT+0x3bc>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d059      	beq.n	8003286 <HAL_DMA_Abort_IT+0x3a2>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a33      	ldr	r2, [pc, #204]	@ (80032a4 <HAL_DMA_Abort_IT+0x3c0>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d054      	beq.n	8003286 <HAL_DMA_Abort_IT+0x3a2>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a31      	ldr	r2, [pc, #196]	@ (80032a8 <HAL_DMA_Abort_IT+0x3c4>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d04f      	beq.n	8003286 <HAL_DMA_Abort_IT+0x3a2>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a30      	ldr	r2, [pc, #192]	@ (80032ac <HAL_DMA_Abort_IT+0x3c8>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d04a      	beq.n	8003286 <HAL_DMA_Abort_IT+0x3a2>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4a2e      	ldr	r2, [pc, #184]	@ (80032b0 <HAL_DMA_Abort_IT+0x3cc>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d045      	beq.n	8003286 <HAL_DMA_Abort_IT+0x3a2>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4a2d      	ldr	r2, [pc, #180]	@ (80032b4 <HAL_DMA_Abort_IT+0x3d0>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d040      	beq.n	8003286 <HAL_DMA_Abort_IT+0x3a2>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a2b      	ldr	r2, [pc, #172]	@ (80032b8 <HAL_DMA_Abort_IT+0x3d4>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d03b      	beq.n	8003286 <HAL_DMA_Abort_IT+0x3a2>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a2a      	ldr	r2, [pc, #168]	@ (80032bc <HAL_DMA_Abort_IT+0x3d8>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d036      	beq.n	8003286 <HAL_DMA_Abort_IT+0x3a2>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a28      	ldr	r2, [pc, #160]	@ (80032c0 <HAL_DMA_Abort_IT+0x3dc>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d031      	beq.n	8003286 <HAL_DMA_Abort_IT+0x3a2>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a27      	ldr	r2, [pc, #156]	@ (80032c4 <HAL_DMA_Abort_IT+0x3e0>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d02c      	beq.n	8003286 <HAL_DMA_Abort_IT+0x3a2>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a25      	ldr	r2, [pc, #148]	@ (80032c8 <HAL_DMA_Abort_IT+0x3e4>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d027      	beq.n	8003286 <HAL_DMA_Abort_IT+0x3a2>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a24      	ldr	r2, [pc, #144]	@ (80032cc <HAL_DMA_Abort_IT+0x3e8>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d022      	beq.n	8003286 <HAL_DMA_Abort_IT+0x3a2>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a22      	ldr	r2, [pc, #136]	@ (80032d0 <HAL_DMA_Abort_IT+0x3ec>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d01d      	beq.n	8003286 <HAL_DMA_Abort_IT+0x3a2>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a21      	ldr	r2, [pc, #132]	@ (80032d4 <HAL_DMA_Abort_IT+0x3f0>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d018      	beq.n	8003286 <HAL_DMA_Abort_IT+0x3a2>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a1f      	ldr	r2, [pc, #124]	@ (80032d8 <HAL_DMA_Abort_IT+0x3f4>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d013      	beq.n	8003286 <HAL_DMA_Abort_IT+0x3a2>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a1e      	ldr	r2, [pc, #120]	@ (80032dc <HAL_DMA_Abort_IT+0x3f8>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d00e      	beq.n	8003286 <HAL_DMA_Abort_IT+0x3a2>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a1c      	ldr	r2, [pc, #112]	@ (80032e0 <HAL_DMA_Abort_IT+0x3fc>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d009      	beq.n	8003286 <HAL_DMA_Abort_IT+0x3a2>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a1b      	ldr	r2, [pc, #108]	@ (80032e4 <HAL_DMA_Abort_IT+0x400>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d004      	beq.n	8003286 <HAL_DMA_Abort_IT+0x3a2>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a19      	ldr	r2, [pc, #100]	@ (80032e8 <HAL_DMA_Abort_IT+0x404>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d132      	bne.n	80032ec <HAL_DMA_Abort_IT+0x408>
 8003286:	2301      	movs	r3, #1
 8003288:	e031      	b.n	80032ee <HAL_DMA_Abort_IT+0x40a>
 800328a:	bf00      	nop
 800328c:	40020010 	.word	0x40020010
 8003290:	40020028 	.word	0x40020028
 8003294:	40020040 	.word	0x40020040
 8003298:	40020058 	.word	0x40020058
 800329c:	40020070 	.word	0x40020070
 80032a0:	40020088 	.word	0x40020088
 80032a4:	400200a0 	.word	0x400200a0
 80032a8:	400200b8 	.word	0x400200b8
 80032ac:	40020410 	.word	0x40020410
 80032b0:	40020428 	.word	0x40020428
 80032b4:	40020440 	.word	0x40020440
 80032b8:	40020458 	.word	0x40020458
 80032bc:	40020470 	.word	0x40020470
 80032c0:	40020488 	.word	0x40020488
 80032c4:	400204a0 	.word	0x400204a0
 80032c8:	400204b8 	.word	0x400204b8
 80032cc:	58025408 	.word	0x58025408
 80032d0:	5802541c 	.word	0x5802541c
 80032d4:	58025430 	.word	0x58025430
 80032d8:	58025444 	.word	0x58025444
 80032dc:	58025458 	.word	0x58025458
 80032e0:	5802546c 	.word	0x5802546c
 80032e4:	58025480 	.word	0x58025480
 80032e8:	58025494 	.word	0x58025494
 80032ec:	2300      	movs	r3, #0
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d028      	beq.n	8003344 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032f6:	681a      	ldr	r2, [r3, #0]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032fc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003300:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003306:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800330c:	f003 031f 	and.w	r3, r3, #31
 8003310:	2201      	movs	r2, #1
 8003312:	409a      	lsls	r2, r3
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800331c:	687a      	ldr	r2, [r7, #4]
 800331e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003320:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003326:	2b00      	cmp	r3, #0
 8003328:	d00c      	beq.n	8003344 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800332e:	681a      	ldr	r2, [r3, #0]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003334:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003338:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800333e:	687a      	ldr	r2, [r7, #4]
 8003340:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003342:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2201      	movs	r2, #1
 8003348:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2200      	movs	r2, #0
 8003350:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003358:	2b00      	cmp	r3, #0
 800335a:	d003      	beq.n	8003364 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003360:	6878      	ldr	r0, [r7, #4]
 8003362:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003364:	2300      	movs	r3, #0
}
 8003366:	4618      	mov	r0, r3
 8003368:	3710      	adds	r7, #16
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}
 800336e:	bf00      	nop

08003370 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003370:	b480      	push	{r7}
 8003372:	b089      	sub	sp, #36	@ 0x24
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
 8003378:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800337a:	2300      	movs	r3, #0
 800337c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800337e:	4b89      	ldr	r3, [pc, #548]	@ (80035a4 <HAL_GPIO_Init+0x234>)
 8003380:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003382:	e194      	b.n	80036ae <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	681a      	ldr	r2, [r3, #0]
 8003388:	2101      	movs	r1, #1
 800338a:	69fb      	ldr	r3, [r7, #28]
 800338c:	fa01 f303 	lsl.w	r3, r1, r3
 8003390:	4013      	ands	r3, r2
 8003392:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003394:	693b      	ldr	r3, [r7, #16]
 8003396:	2b00      	cmp	r3, #0
 8003398:	f000 8186 	beq.w	80036a8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	f003 0303 	and.w	r3, r3, #3
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d005      	beq.n	80033b4 <HAL_GPIO_Init+0x44>
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	f003 0303 	and.w	r3, r3, #3
 80033b0:	2b02      	cmp	r3, #2
 80033b2:	d130      	bne.n	8003416 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80033ba:	69fb      	ldr	r3, [r7, #28]
 80033bc:	005b      	lsls	r3, r3, #1
 80033be:	2203      	movs	r2, #3
 80033c0:	fa02 f303 	lsl.w	r3, r2, r3
 80033c4:	43db      	mvns	r3, r3
 80033c6:	69ba      	ldr	r2, [r7, #24]
 80033c8:	4013      	ands	r3, r2
 80033ca:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	68da      	ldr	r2, [r3, #12]
 80033d0:	69fb      	ldr	r3, [r7, #28]
 80033d2:	005b      	lsls	r3, r3, #1
 80033d4:	fa02 f303 	lsl.w	r3, r2, r3
 80033d8:	69ba      	ldr	r2, [r7, #24]
 80033da:	4313      	orrs	r3, r2
 80033dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	69ba      	ldr	r2, [r7, #24]
 80033e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80033ea:	2201      	movs	r2, #1
 80033ec:	69fb      	ldr	r3, [r7, #28]
 80033ee:	fa02 f303 	lsl.w	r3, r2, r3
 80033f2:	43db      	mvns	r3, r3
 80033f4:	69ba      	ldr	r2, [r7, #24]
 80033f6:	4013      	ands	r3, r2
 80033f8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	091b      	lsrs	r3, r3, #4
 8003400:	f003 0201 	and.w	r2, r3, #1
 8003404:	69fb      	ldr	r3, [r7, #28]
 8003406:	fa02 f303 	lsl.w	r3, r2, r3
 800340a:	69ba      	ldr	r2, [r7, #24]
 800340c:	4313      	orrs	r3, r2
 800340e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	69ba      	ldr	r2, [r7, #24]
 8003414:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	f003 0303 	and.w	r3, r3, #3
 800341e:	2b03      	cmp	r3, #3
 8003420:	d017      	beq.n	8003452 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	68db      	ldr	r3, [r3, #12]
 8003426:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	005b      	lsls	r3, r3, #1
 800342c:	2203      	movs	r2, #3
 800342e:	fa02 f303 	lsl.w	r3, r2, r3
 8003432:	43db      	mvns	r3, r3
 8003434:	69ba      	ldr	r2, [r7, #24]
 8003436:	4013      	ands	r3, r2
 8003438:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	689a      	ldr	r2, [r3, #8]
 800343e:	69fb      	ldr	r3, [r7, #28]
 8003440:	005b      	lsls	r3, r3, #1
 8003442:	fa02 f303 	lsl.w	r3, r2, r3
 8003446:	69ba      	ldr	r2, [r7, #24]
 8003448:	4313      	orrs	r3, r2
 800344a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	69ba      	ldr	r2, [r7, #24]
 8003450:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	f003 0303 	and.w	r3, r3, #3
 800345a:	2b02      	cmp	r3, #2
 800345c:	d123      	bne.n	80034a6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800345e:	69fb      	ldr	r3, [r7, #28]
 8003460:	08da      	lsrs	r2, r3, #3
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	3208      	adds	r2, #8
 8003466:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800346a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800346c:	69fb      	ldr	r3, [r7, #28]
 800346e:	f003 0307 	and.w	r3, r3, #7
 8003472:	009b      	lsls	r3, r3, #2
 8003474:	220f      	movs	r2, #15
 8003476:	fa02 f303 	lsl.w	r3, r2, r3
 800347a:	43db      	mvns	r3, r3
 800347c:	69ba      	ldr	r2, [r7, #24]
 800347e:	4013      	ands	r3, r2
 8003480:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	691a      	ldr	r2, [r3, #16]
 8003486:	69fb      	ldr	r3, [r7, #28]
 8003488:	f003 0307 	and.w	r3, r3, #7
 800348c:	009b      	lsls	r3, r3, #2
 800348e:	fa02 f303 	lsl.w	r3, r2, r3
 8003492:	69ba      	ldr	r2, [r7, #24]
 8003494:	4313      	orrs	r3, r2
 8003496:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003498:	69fb      	ldr	r3, [r7, #28]
 800349a:	08da      	lsrs	r2, r3, #3
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	3208      	adds	r2, #8
 80034a0:	69b9      	ldr	r1, [r7, #24]
 80034a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80034ac:	69fb      	ldr	r3, [r7, #28]
 80034ae:	005b      	lsls	r3, r3, #1
 80034b0:	2203      	movs	r2, #3
 80034b2:	fa02 f303 	lsl.w	r3, r2, r3
 80034b6:	43db      	mvns	r3, r3
 80034b8:	69ba      	ldr	r2, [r7, #24]
 80034ba:	4013      	ands	r3, r2
 80034bc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	f003 0203 	and.w	r2, r3, #3
 80034c6:	69fb      	ldr	r3, [r7, #28]
 80034c8:	005b      	lsls	r3, r3, #1
 80034ca:	fa02 f303 	lsl.w	r3, r2, r3
 80034ce:	69ba      	ldr	r2, [r7, #24]
 80034d0:	4313      	orrs	r3, r2
 80034d2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	69ba      	ldr	r2, [r7, #24]
 80034d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	f000 80e0 	beq.w	80036a8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034e8:	4b2f      	ldr	r3, [pc, #188]	@ (80035a8 <HAL_GPIO_Init+0x238>)
 80034ea:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80034ee:	4a2e      	ldr	r2, [pc, #184]	@ (80035a8 <HAL_GPIO_Init+0x238>)
 80034f0:	f043 0302 	orr.w	r3, r3, #2
 80034f4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80034f8:	4b2b      	ldr	r3, [pc, #172]	@ (80035a8 <HAL_GPIO_Init+0x238>)
 80034fa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80034fe:	f003 0302 	and.w	r3, r3, #2
 8003502:	60fb      	str	r3, [r7, #12]
 8003504:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003506:	4a29      	ldr	r2, [pc, #164]	@ (80035ac <HAL_GPIO_Init+0x23c>)
 8003508:	69fb      	ldr	r3, [r7, #28]
 800350a:	089b      	lsrs	r3, r3, #2
 800350c:	3302      	adds	r3, #2
 800350e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003512:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003514:	69fb      	ldr	r3, [r7, #28]
 8003516:	f003 0303 	and.w	r3, r3, #3
 800351a:	009b      	lsls	r3, r3, #2
 800351c:	220f      	movs	r2, #15
 800351e:	fa02 f303 	lsl.w	r3, r2, r3
 8003522:	43db      	mvns	r3, r3
 8003524:	69ba      	ldr	r2, [r7, #24]
 8003526:	4013      	ands	r3, r2
 8003528:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	4a20      	ldr	r2, [pc, #128]	@ (80035b0 <HAL_GPIO_Init+0x240>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d052      	beq.n	80035d8 <HAL_GPIO_Init+0x268>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	4a1f      	ldr	r2, [pc, #124]	@ (80035b4 <HAL_GPIO_Init+0x244>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d031      	beq.n	800359e <HAL_GPIO_Init+0x22e>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	4a1e      	ldr	r2, [pc, #120]	@ (80035b8 <HAL_GPIO_Init+0x248>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d02b      	beq.n	800359a <HAL_GPIO_Init+0x22a>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	4a1d      	ldr	r2, [pc, #116]	@ (80035bc <HAL_GPIO_Init+0x24c>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d025      	beq.n	8003596 <HAL_GPIO_Init+0x226>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	4a1c      	ldr	r2, [pc, #112]	@ (80035c0 <HAL_GPIO_Init+0x250>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d01f      	beq.n	8003592 <HAL_GPIO_Init+0x222>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	4a1b      	ldr	r2, [pc, #108]	@ (80035c4 <HAL_GPIO_Init+0x254>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d019      	beq.n	800358e <HAL_GPIO_Init+0x21e>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	4a1a      	ldr	r2, [pc, #104]	@ (80035c8 <HAL_GPIO_Init+0x258>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d013      	beq.n	800358a <HAL_GPIO_Init+0x21a>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	4a19      	ldr	r2, [pc, #100]	@ (80035cc <HAL_GPIO_Init+0x25c>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d00d      	beq.n	8003586 <HAL_GPIO_Init+0x216>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	4a18      	ldr	r2, [pc, #96]	@ (80035d0 <HAL_GPIO_Init+0x260>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d007      	beq.n	8003582 <HAL_GPIO_Init+0x212>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	4a17      	ldr	r2, [pc, #92]	@ (80035d4 <HAL_GPIO_Init+0x264>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d101      	bne.n	800357e <HAL_GPIO_Init+0x20e>
 800357a:	2309      	movs	r3, #9
 800357c:	e02d      	b.n	80035da <HAL_GPIO_Init+0x26a>
 800357e:	230a      	movs	r3, #10
 8003580:	e02b      	b.n	80035da <HAL_GPIO_Init+0x26a>
 8003582:	2308      	movs	r3, #8
 8003584:	e029      	b.n	80035da <HAL_GPIO_Init+0x26a>
 8003586:	2307      	movs	r3, #7
 8003588:	e027      	b.n	80035da <HAL_GPIO_Init+0x26a>
 800358a:	2306      	movs	r3, #6
 800358c:	e025      	b.n	80035da <HAL_GPIO_Init+0x26a>
 800358e:	2305      	movs	r3, #5
 8003590:	e023      	b.n	80035da <HAL_GPIO_Init+0x26a>
 8003592:	2304      	movs	r3, #4
 8003594:	e021      	b.n	80035da <HAL_GPIO_Init+0x26a>
 8003596:	2303      	movs	r3, #3
 8003598:	e01f      	b.n	80035da <HAL_GPIO_Init+0x26a>
 800359a:	2302      	movs	r3, #2
 800359c:	e01d      	b.n	80035da <HAL_GPIO_Init+0x26a>
 800359e:	2301      	movs	r3, #1
 80035a0:	e01b      	b.n	80035da <HAL_GPIO_Init+0x26a>
 80035a2:	bf00      	nop
 80035a4:	58000080 	.word	0x58000080
 80035a8:	58024400 	.word	0x58024400
 80035ac:	58000400 	.word	0x58000400
 80035b0:	58020000 	.word	0x58020000
 80035b4:	58020400 	.word	0x58020400
 80035b8:	58020800 	.word	0x58020800
 80035bc:	58020c00 	.word	0x58020c00
 80035c0:	58021000 	.word	0x58021000
 80035c4:	58021400 	.word	0x58021400
 80035c8:	58021800 	.word	0x58021800
 80035cc:	58021c00 	.word	0x58021c00
 80035d0:	58022000 	.word	0x58022000
 80035d4:	58022400 	.word	0x58022400
 80035d8:	2300      	movs	r3, #0
 80035da:	69fa      	ldr	r2, [r7, #28]
 80035dc:	f002 0203 	and.w	r2, r2, #3
 80035e0:	0092      	lsls	r2, r2, #2
 80035e2:	4093      	lsls	r3, r2
 80035e4:	69ba      	ldr	r2, [r7, #24]
 80035e6:	4313      	orrs	r3, r2
 80035e8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80035ea:	4938      	ldr	r1, [pc, #224]	@ (80036cc <HAL_GPIO_Init+0x35c>)
 80035ec:	69fb      	ldr	r3, [r7, #28]
 80035ee:	089b      	lsrs	r3, r3, #2
 80035f0:	3302      	adds	r3, #2
 80035f2:	69ba      	ldr	r2, [r7, #24]
 80035f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80035f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	43db      	mvns	r3, r3
 8003604:	69ba      	ldr	r2, [r7, #24]
 8003606:	4013      	ands	r3, r2
 8003608:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003612:	2b00      	cmp	r3, #0
 8003614:	d003      	beq.n	800361e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003616:	69ba      	ldr	r2, [r7, #24]
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	4313      	orrs	r3, r2
 800361c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800361e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003622:	69bb      	ldr	r3, [r7, #24]
 8003624:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003626:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800362e:	693b      	ldr	r3, [r7, #16]
 8003630:	43db      	mvns	r3, r3
 8003632:	69ba      	ldr	r2, [r7, #24]
 8003634:	4013      	ands	r3, r2
 8003636:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003640:	2b00      	cmp	r3, #0
 8003642:	d003      	beq.n	800364c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003644:	69ba      	ldr	r2, [r7, #24]
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	4313      	orrs	r3, r2
 800364a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800364c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003650:	69bb      	ldr	r3, [r7, #24]
 8003652:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800365a:	693b      	ldr	r3, [r7, #16]
 800365c:	43db      	mvns	r3, r3
 800365e:	69ba      	ldr	r2, [r7, #24]
 8003660:	4013      	ands	r3, r2
 8003662:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800366c:	2b00      	cmp	r3, #0
 800366e:	d003      	beq.n	8003678 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003670:	69ba      	ldr	r2, [r7, #24]
 8003672:	693b      	ldr	r3, [r7, #16]
 8003674:	4313      	orrs	r3, r2
 8003676:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003678:	697b      	ldr	r3, [r7, #20]
 800367a:	69ba      	ldr	r2, [r7, #24]
 800367c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800367e:	697b      	ldr	r3, [r7, #20]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003684:	693b      	ldr	r3, [r7, #16]
 8003686:	43db      	mvns	r3, r3
 8003688:	69ba      	ldr	r2, [r7, #24]
 800368a:	4013      	ands	r3, r2
 800368c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003696:	2b00      	cmp	r3, #0
 8003698:	d003      	beq.n	80036a2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800369a:	69ba      	ldr	r2, [r7, #24]
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	4313      	orrs	r3, r2
 80036a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	69ba      	ldr	r2, [r7, #24]
 80036a6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80036a8:	69fb      	ldr	r3, [r7, #28]
 80036aa:	3301      	adds	r3, #1
 80036ac:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	681a      	ldr	r2, [r3, #0]
 80036b2:	69fb      	ldr	r3, [r7, #28]
 80036b4:	fa22 f303 	lsr.w	r3, r2, r3
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	f47f ae63 	bne.w	8003384 <HAL_GPIO_Init+0x14>
  }
}
 80036be:	bf00      	nop
 80036c0:	bf00      	nop
 80036c2:	3724      	adds	r7, #36	@ 0x24
 80036c4:	46bd      	mov	sp, r7
 80036c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ca:	4770      	bx	lr
 80036cc:	58000400 	.word	0x58000400

080036d0 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b083      	sub	sp, #12
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 80036d8:	4a08      	ldr	r2, [pc, #32]	@ (80036fc <HAL_HSEM_FastTake+0x2c>)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	3320      	adds	r3, #32
 80036de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036e2:	4a07      	ldr	r2, [pc, #28]	@ (8003700 <HAL_HSEM_FastTake+0x30>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d101      	bne.n	80036ec <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 80036e8:	2300      	movs	r3, #0
 80036ea:	e000      	b.n	80036ee <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	370c      	adds	r7, #12
 80036f2:	46bd      	mov	sp, r7
 80036f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f8:	4770      	bx	lr
 80036fa:	bf00      	nop
 80036fc:	58026400 	.word	0x58026400
 8003700:	80000300 	.word	0x80000300

08003704 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8003704:	b480      	push	{r7}
 8003706:	b083      	sub	sp, #12
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
 800370c:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 800370e:	4906      	ldr	r1, [pc, #24]	@ (8003728 <HAL_HSEM_Release+0x24>)
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 800371c:	bf00      	nop
 800371e:	370c      	adds	r7, #12
 8003720:	46bd      	mov	sp, r7
 8003722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003726:	4770      	bx	lr
 8003728:	58026400 	.word	0x58026400

0800372c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b082      	sub	sp, #8
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d101      	bne.n	800373e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	e08b      	b.n	8003856 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003744:	b2db      	uxtb	r3, r3
 8003746:	2b00      	cmp	r3, #0
 8003748:	d106      	bne.n	8003758 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2200      	movs	r2, #0
 800374e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003752:	6878      	ldr	r0, [r7, #4]
 8003754:	f7fd fa06 	bl	8000b64 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2224      	movs	r2, #36	@ 0x24
 800375c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f022 0201 	bic.w	r2, r2, #1
 800376e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	685a      	ldr	r2, [r3, #4]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800377c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	689a      	ldr	r2, [r3, #8]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800378c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	68db      	ldr	r3, [r3, #12]
 8003792:	2b01      	cmp	r3, #1
 8003794:	d107      	bne.n	80037a6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	689a      	ldr	r2, [r3, #8]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80037a2:	609a      	str	r2, [r3, #8]
 80037a4:	e006      	b.n	80037b4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	689a      	ldr	r2, [r3, #8]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80037b2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	68db      	ldr	r3, [r3, #12]
 80037b8:	2b02      	cmp	r3, #2
 80037ba:	d108      	bne.n	80037ce <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	685a      	ldr	r2, [r3, #4]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80037ca:	605a      	str	r2, [r3, #4]
 80037cc:	e007      	b.n	80037de <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	685a      	ldr	r2, [r3, #4]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80037dc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	6859      	ldr	r1, [r3, #4]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	4b1d      	ldr	r3, [pc, #116]	@ (8003860 <HAL_I2C_Init+0x134>)
 80037ea:	430b      	orrs	r3, r1
 80037ec:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	68da      	ldr	r2, [r3, #12]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80037fc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	691a      	ldr	r2, [r3, #16]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	695b      	ldr	r3, [r3, #20]
 8003806:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	699b      	ldr	r3, [r3, #24]
 800380e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	430a      	orrs	r2, r1
 8003816:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	69d9      	ldr	r1, [r3, #28]
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6a1a      	ldr	r2, [r3, #32]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	430a      	orrs	r2, r1
 8003826:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f042 0201 	orr.w	r2, r2, #1
 8003836:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2200      	movs	r2, #0
 800383c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2220      	movs	r2, #32
 8003842:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2200      	movs	r2, #0
 800384a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2200      	movs	r2, #0
 8003850:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003854:	2300      	movs	r3, #0
}
 8003856:	4618      	mov	r0, r3
 8003858:	3708      	adds	r7, #8
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}
 800385e:	bf00      	nop
 8003860:	02008000 	.word	0x02008000

08003864 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b084      	sub	sp, #16
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	699b      	ldr	r3, [r3, #24]
 8003872:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003880:	2b00      	cmp	r3, #0
 8003882:	d005      	beq.n	8003890 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003888:	68ba      	ldr	r2, [r7, #8]
 800388a:	68f9      	ldr	r1, [r7, #12]
 800388c:	6878      	ldr	r0, [r7, #4]
 800388e:	4798      	blx	r3
  }
}
 8003890:	bf00      	nop
 8003892:	3710      	adds	r7, #16
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}

08003898 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003898:	b480      	push	{r7}
 800389a:	b083      	sub	sp, #12
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
 80038a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038a8:	b2db      	uxtb	r3, r3
 80038aa:	2b20      	cmp	r3, #32
 80038ac:	d138      	bne.n	8003920 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80038b4:	2b01      	cmp	r3, #1
 80038b6:	d101      	bne.n	80038bc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80038b8:	2302      	movs	r3, #2
 80038ba:	e032      	b.n	8003922 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2201      	movs	r2, #1
 80038c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2224      	movs	r2, #36	@ 0x24
 80038c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f022 0201 	bic.w	r2, r2, #1
 80038da:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80038ea:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	6819      	ldr	r1, [r3, #0]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	683a      	ldr	r2, [r7, #0]
 80038f8:	430a      	orrs	r2, r1
 80038fa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f042 0201 	orr.w	r2, r2, #1
 800390a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2220      	movs	r2, #32
 8003910:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2200      	movs	r2, #0
 8003918:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800391c:	2300      	movs	r3, #0
 800391e:	e000      	b.n	8003922 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003920:	2302      	movs	r3, #2
  }
}
 8003922:	4618      	mov	r0, r3
 8003924:	370c      	adds	r7, #12
 8003926:	46bd      	mov	sp, r7
 8003928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392c:	4770      	bx	lr

0800392e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800392e:	b480      	push	{r7}
 8003930:	b085      	sub	sp, #20
 8003932:	af00      	add	r7, sp, #0
 8003934:	6078      	str	r0, [r7, #4]
 8003936:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800393e:	b2db      	uxtb	r3, r3
 8003940:	2b20      	cmp	r3, #32
 8003942:	d139      	bne.n	80039b8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800394a:	2b01      	cmp	r3, #1
 800394c:	d101      	bne.n	8003952 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800394e:	2302      	movs	r3, #2
 8003950:	e033      	b.n	80039ba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2201      	movs	r2, #1
 8003956:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2224      	movs	r2, #36	@ 0x24
 800395e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	681a      	ldr	r2, [r3, #0]
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f022 0201 	bic.w	r2, r2, #1
 8003970:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003980:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	021b      	lsls	r3, r3, #8
 8003986:	68fa      	ldr	r2, [r7, #12]
 8003988:	4313      	orrs	r3, r2
 800398a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	68fa      	ldr	r2, [r7, #12]
 8003992:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f042 0201 	orr.w	r2, r2, #1
 80039a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2220      	movs	r2, #32
 80039a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2200      	movs	r2, #0
 80039b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80039b4:	2300      	movs	r3, #0
 80039b6:	e000      	b.n	80039ba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80039b8:	2302      	movs	r3, #2
  }
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	3714      	adds	r7, #20
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr
	...

080039c8 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b084      	sub	sp, #16
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80039d0:	4b29      	ldr	r3, [pc, #164]	@ (8003a78 <HAL_PWREx_ConfigSupply+0xb0>)
 80039d2:	68db      	ldr	r3, [r3, #12]
 80039d4:	f003 0307 	and.w	r3, r3, #7
 80039d8:	2b06      	cmp	r3, #6
 80039da:	d00a      	beq.n	80039f2 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80039dc:	4b26      	ldr	r3, [pc, #152]	@ (8003a78 <HAL_PWREx_ConfigSupply+0xb0>)
 80039de:	68db      	ldr	r3, [r3, #12]
 80039e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80039e4:	687a      	ldr	r2, [r7, #4]
 80039e6:	429a      	cmp	r2, r3
 80039e8:	d001      	beq.n	80039ee <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	e040      	b.n	8003a70 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80039ee:	2300      	movs	r3, #0
 80039f0:	e03e      	b.n	8003a70 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80039f2:	4b21      	ldr	r3, [pc, #132]	@ (8003a78 <HAL_PWREx_ConfigSupply+0xb0>)
 80039f4:	68db      	ldr	r3, [r3, #12]
 80039f6:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 80039fa:	491f      	ldr	r1, [pc, #124]	@ (8003a78 <HAL_PWREx_ConfigSupply+0xb0>)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	4313      	orrs	r3, r2
 8003a00:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003a02:	f7fd fda5 	bl	8001550 <HAL_GetTick>
 8003a06:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003a08:	e009      	b.n	8003a1e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003a0a:	f7fd fda1 	bl	8001550 <HAL_GetTick>
 8003a0e:	4602      	mov	r2, r0
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	1ad3      	subs	r3, r2, r3
 8003a14:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003a18:	d901      	bls.n	8003a1e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e028      	b.n	8003a70 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003a1e:	4b16      	ldr	r3, [pc, #88]	@ (8003a78 <HAL_PWREx_ConfigSupply+0xb0>)
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a2a:	d1ee      	bne.n	8003a0a <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2b1e      	cmp	r3, #30
 8003a30:	d008      	beq.n	8003a44 <HAL_PWREx_ConfigSupply+0x7c>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2b2e      	cmp	r3, #46	@ 0x2e
 8003a36:	d005      	beq.n	8003a44 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2b1d      	cmp	r3, #29
 8003a3c:	d002      	beq.n	8003a44 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2b2d      	cmp	r3, #45	@ 0x2d
 8003a42:	d114      	bne.n	8003a6e <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8003a44:	f7fd fd84 	bl	8001550 <HAL_GetTick>
 8003a48:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8003a4a:	e009      	b.n	8003a60 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003a4c:	f7fd fd80 	bl	8001550 <HAL_GetTick>
 8003a50:	4602      	mov	r2, r0
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	1ad3      	subs	r3, r2, r3
 8003a56:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003a5a:	d901      	bls.n	8003a60 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	e007      	b.n	8003a70 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8003a60:	4b05      	ldr	r3, [pc, #20]	@ (8003a78 <HAL_PWREx_ConfigSupply+0xb0>)
 8003a62:	68db      	ldr	r3, [r3, #12]
 8003a64:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a6c:	d1ee      	bne.n	8003a4c <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003a6e:	2300      	movs	r3, #0
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	3710      	adds	r7, #16
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bd80      	pop	{r7, pc}
 8003a78:	58024800 	.word	0x58024800

08003a7c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b08c      	sub	sp, #48	@ 0x30
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d102      	bne.n	8003a90 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	f000 bc48 	b.w	8004320 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f003 0301 	and.w	r3, r3, #1
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	f000 8088 	beq.w	8003bae <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a9e:	4b99      	ldr	r3, [pc, #612]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003aa0:	691b      	ldr	r3, [r3, #16]
 8003aa2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003aa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003aa8:	4b96      	ldr	r3, [pc, #600]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003aaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aac:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003aae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ab0:	2b10      	cmp	r3, #16
 8003ab2:	d007      	beq.n	8003ac4 <HAL_RCC_OscConfig+0x48>
 8003ab4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ab6:	2b18      	cmp	r3, #24
 8003ab8:	d111      	bne.n	8003ade <HAL_RCC_OscConfig+0x62>
 8003aba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003abc:	f003 0303 	and.w	r3, r3, #3
 8003ac0:	2b02      	cmp	r3, #2
 8003ac2:	d10c      	bne.n	8003ade <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ac4:	4b8f      	ldr	r3, [pc, #572]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d06d      	beq.n	8003bac <HAL_RCC_OscConfig+0x130>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d169      	bne.n	8003bac <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	f000 bc21 	b.w	8004320 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ae6:	d106      	bne.n	8003af6 <HAL_RCC_OscConfig+0x7a>
 8003ae8:	4b86      	ldr	r3, [pc, #536]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4a85      	ldr	r2, [pc, #532]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003aee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003af2:	6013      	str	r3, [r2, #0]
 8003af4:	e02e      	b.n	8003b54 <HAL_RCC_OscConfig+0xd8>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d10c      	bne.n	8003b18 <HAL_RCC_OscConfig+0x9c>
 8003afe:	4b81      	ldr	r3, [pc, #516]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a80      	ldr	r2, [pc, #512]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003b04:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b08:	6013      	str	r3, [r2, #0]
 8003b0a:	4b7e      	ldr	r3, [pc, #504]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	4a7d      	ldr	r2, [pc, #500]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003b10:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b14:	6013      	str	r3, [r2, #0]
 8003b16:	e01d      	b.n	8003b54 <HAL_RCC_OscConfig+0xd8>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b20:	d10c      	bne.n	8003b3c <HAL_RCC_OscConfig+0xc0>
 8003b22:	4b78      	ldr	r3, [pc, #480]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4a77      	ldr	r2, [pc, #476]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003b28:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b2c:	6013      	str	r3, [r2, #0]
 8003b2e:	4b75      	ldr	r3, [pc, #468]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a74      	ldr	r2, [pc, #464]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003b34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b38:	6013      	str	r3, [r2, #0]
 8003b3a:	e00b      	b.n	8003b54 <HAL_RCC_OscConfig+0xd8>
 8003b3c:	4b71      	ldr	r3, [pc, #452]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a70      	ldr	r2, [pc, #448]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003b42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b46:	6013      	str	r3, [r2, #0]
 8003b48:	4b6e      	ldr	r3, [pc, #440]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a6d      	ldr	r2, [pc, #436]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003b4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b52:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d013      	beq.n	8003b84 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b5c:	f7fd fcf8 	bl	8001550 <HAL_GetTick>
 8003b60:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003b62:	e008      	b.n	8003b76 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b64:	f7fd fcf4 	bl	8001550 <HAL_GetTick>
 8003b68:	4602      	mov	r2, r0
 8003b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b6c:	1ad3      	subs	r3, r2, r3
 8003b6e:	2b64      	cmp	r3, #100	@ 0x64
 8003b70:	d901      	bls.n	8003b76 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003b72:	2303      	movs	r3, #3
 8003b74:	e3d4      	b.n	8004320 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003b76:	4b63      	ldr	r3, [pc, #396]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d0f0      	beq.n	8003b64 <HAL_RCC_OscConfig+0xe8>
 8003b82:	e014      	b.n	8003bae <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b84:	f7fd fce4 	bl	8001550 <HAL_GetTick>
 8003b88:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003b8a:	e008      	b.n	8003b9e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b8c:	f7fd fce0 	bl	8001550 <HAL_GetTick>
 8003b90:	4602      	mov	r2, r0
 8003b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b94:	1ad3      	subs	r3, r2, r3
 8003b96:	2b64      	cmp	r3, #100	@ 0x64
 8003b98:	d901      	bls.n	8003b9e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003b9a:	2303      	movs	r3, #3
 8003b9c:	e3c0      	b.n	8004320 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003b9e:	4b59      	ldr	r3, [pc, #356]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d1f0      	bne.n	8003b8c <HAL_RCC_OscConfig+0x110>
 8003baa:	e000      	b.n	8003bae <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f003 0302 	and.w	r3, r3, #2
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	f000 80ca 	beq.w	8003d50 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003bbc:	4b51      	ldr	r3, [pc, #324]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003bbe:	691b      	ldr	r3, [r3, #16]
 8003bc0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003bc4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003bc6:	4b4f      	ldr	r3, [pc, #316]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003bc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bca:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003bcc:	6a3b      	ldr	r3, [r7, #32]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d007      	beq.n	8003be2 <HAL_RCC_OscConfig+0x166>
 8003bd2:	6a3b      	ldr	r3, [r7, #32]
 8003bd4:	2b18      	cmp	r3, #24
 8003bd6:	d156      	bne.n	8003c86 <HAL_RCC_OscConfig+0x20a>
 8003bd8:	69fb      	ldr	r3, [r7, #28]
 8003bda:	f003 0303 	and.w	r3, r3, #3
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d151      	bne.n	8003c86 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003be2:	4b48      	ldr	r3, [pc, #288]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f003 0304 	and.w	r3, r3, #4
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d005      	beq.n	8003bfa <HAL_RCC_OscConfig+0x17e>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	68db      	ldr	r3, [r3, #12]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d101      	bne.n	8003bfa <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e392      	b.n	8004320 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003bfa:	4b42      	ldr	r3, [pc, #264]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f023 0219 	bic.w	r2, r3, #25
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	68db      	ldr	r3, [r3, #12]
 8003c06:	493f      	ldr	r1, [pc, #252]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c0c:	f7fd fca0 	bl	8001550 <HAL_GetTick>
 8003c10:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003c12:	e008      	b.n	8003c26 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c14:	f7fd fc9c 	bl	8001550 <HAL_GetTick>
 8003c18:	4602      	mov	r2, r0
 8003c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c1c:	1ad3      	subs	r3, r2, r3
 8003c1e:	2b02      	cmp	r3, #2
 8003c20:	d901      	bls.n	8003c26 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003c22:	2303      	movs	r3, #3
 8003c24:	e37c      	b.n	8004320 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003c26:	4b37      	ldr	r3, [pc, #220]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f003 0304 	and.w	r3, r3, #4
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d0f0      	beq.n	8003c14 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c32:	f7fd fcbd 	bl	80015b0 <HAL_GetREVID>
 8003c36:	4603      	mov	r3, r0
 8003c38:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d817      	bhi.n	8003c70 <HAL_RCC_OscConfig+0x1f4>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	691b      	ldr	r3, [r3, #16]
 8003c44:	2b40      	cmp	r3, #64	@ 0x40
 8003c46:	d108      	bne.n	8003c5a <HAL_RCC_OscConfig+0x1de>
 8003c48:	4b2e      	ldr	r3, [pc, #184]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003c50:	4a2c      	ldr	r2, [pc, #176]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003c52:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c56:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c58:	e07a      	b.n	8003d50 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c5a:	4b2a      	ldr	r3, [pc, #168]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	691b      	ldr	r3, [r3, #16]
 8003c66:	031b      	lsls	r3, r3, #12
 8003c68:	4926      	ldr	r1, [pc, #152]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c6e:	e06f      	b.n	8003d50 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c70:	4b24      	ldr	r3, [pc, #144]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	691b      	ldr	r3, [r3, #16]
 8003c7c:	061b      	lsls	r3, r3, #24
 8003c7e:	4921      	ldr	r1, [pc, #132]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003c80:	4313      	orrs	r3, r2
 8003c82:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c84:	e064      	b.n	8003d50 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	68db      	ldr	r3, [r3, #12]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d047      	beq.n	8003d1e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003c8e:	4b1d      	ldr	r3, [pc, #116]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f023 0219 	bic.w	r2, r3, #25
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	68db      	ldr	r3, [r3, #12]
 8003c9a:	491a      	ldr	r1, [pc, #104]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ca0:	f7fd fc56 	bl	8001550 <HAL_GetTick>
 8003ca4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003ca6:	e008      	b.n	8003cba <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ca8:	f7fd fc52 	bl	8001550 <HAL_GetTick>
 8003cac:	4602      	mov	r2, r0
 8003cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cb0:	1ad3      	subs	r3, r2, r3
 8003cb2:	2b02      	cmp	r3, #2
 8003cb4:	d901      	bls.n	8003cba <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8003cb6:	2303      	movs	r3, #3
 8003cb8:	e332      	b.n	8004320 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003cba:	4b12      	ldr	r3, [pc, #72]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f003 0304 	and.w	r3, r3, #4
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d0f0      	beq.n	8003ca8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cc6:	f7fd fc73 	bl	80015b0 <HAL_GetREVID>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d819      	bhi.n	8003d08 <HAL_RCC_OscConfig+0x28c>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	691b      	ldr	r3, [r3, #16]
 8003cd8:	2b40      	cmp	r3, #64	@ 0x40
 8003cda:	d108      	bne.n	8003cee <HAL_RCC_OscConfig+0x272>
 8003cdc:	4b09      	ldr	r3, [pc, #36]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003ce4:	4a07      	ldr	r2, [pc, #28]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003ce6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003cea:	6053      	str	r3, [r2, #4]
 8003cec:	e030      	b.n	8003d50 <HAL_RCC_OscConfig+0x2d4>
 8003cee:	4b05      	ldr	r3, [pc, #20]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	691b      	ldr	r3, [r3, #16]
 8003cfa:	031b      	lsls	r3, r3, #12
 8003cfc:	4901      	ldr	r1, [pc, #4]	@ (8003d04 <HAL_RCC_OscConfig+0x288>)
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	604b      	str	r3, [r1, #4]
 8003d02:	e025      	b.n	8003d50 <HAL_RCC_OscConfig+0x2d4>
 8003d04:	58024400 	.word	0x58024400
 8003d08:	4b9a      	ldr	r3, [pc, #616]	@ (8003f74 <HAL_RCC_OscConfig+0x4f8>)
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	691b      	ldr	r3, [r3, #16]
 8003d14:	061b      	lsls	r3, r3, #24
 8003d16:	4997      	ldr	r1, [pc, #604]	@ (8003f74 <HAL_RCC_OscConfig+0x4f8>)
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	604b      	str	r3, [r1, #4]
 8003d1c:	e018      	b.n	8003d50 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d1e:	4b95      	ldr	r3, [pc, #596]	@ (8003f74 <HAL_RCC_OscConfig+0x4f8>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a94      	ldr	r2, [pc, #592]	@ (8003f74 <HAL_RCC_OscConfig+0x4f8>)
 8003d24:	f023 0301 	bic.w	r3, r3, #1
 8003d28:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d2a:	f7fd fc11 	bl	8001550 <HAL_GetTick>
 8003d2e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003d30:	e008      	b.n	8003d44 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d32:	f7fd fc0d 	bl	8001550 <HAL_GetTick>
 8003d36:	4602      	mov	r2, r0
 8003d38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d3a:	1ad3      	subs	r3, r2, r3
 8003d3c:	2b02      	cmp	r3, #2
 8003d3e:	d901      	bls.n	8003d44 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8003d40:	2303      	movs	r3, #3
 8003d42:	e2ed      	b.n	8004320 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003d44:	4b8b      	ldr	r3, [pc, #556]	@ (8003f74 <HAL_RCC_OscConfig+0x4f8>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f003 0304 	and.w	r3, r3, #4
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d1f0      	bne.n	8003d32 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f003 0310 	and.w	r3, r3, #16
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	f000 80a9 	beq.w	8003eb0 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d5e:	4b85      	ldr	r3, [pc, #532]	@ (8003f74 <HAL_RCC_OscConfig+0x4f8>)
 8003d60:	691b      	ldr	r3, [r3, #16]
 8003d62:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003d66:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003d68:	4b82      	ldr	r3, [pc, #520]	@ (8003f74 <HAL_RCC_OscConfig+0x4f8>)
 8003d6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d6c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003d6e:	69bb      	ldr	r3, [r7, #24]
 8003d70:	2b08      	cmp	r3, #8
 8003d72:	d007      	beq.n	8003d84 <HAL_RCC_OscConfig+0x308>
 8003d74:	69bb      	ldr	r3, [r7, #24]
 8003d76:	2b18      	cmp	r3, #24
 8003d78:	d13a      	bne.n	8003df0 <HAL_RCC_OscConfig+0x374>
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	f003 0303 	and.w	r3, r3, #3
 8003d80:	2b01      	cmp	r3, #1
 8003d82:	d135      	bne.n	8003df0 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003d84:	4b7b      	ldr	r3, [pc, #492]	@ (8003f74 <HAL_RCC_OscConfig+0x4f8>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d005      	beq.n	8003d9c <HAL_RCC_OscConfig+0x320>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	69db      	ldr	r3, [r3, #28]
 8003d94:	2b80      	cmp	r3, #128	@ 0x80
 8003d96:	d001      	beq.n	8003d9c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e2c1      	b.n	8004320 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003d9c:	f7fd fc08 	bl	80015b0 <HAL_GetREVID>
 8003da0:	4603      	mov	r3, r0
 8003da2:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d817      	bhi.n	8003dda <HAL_RCC_OscConfig+0x35e>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6a1b      	ldr	r3, [r3, #32]
 8003dae:	2b20      	cmp	r3, #32
 8003db0:	d108      	bne.n	8003dc4 <HAL_RCC_OscConfig+0x348>
 8003db2:	4b70      	ldr	r3, [pc, #448]	@ (8003f74 <HAL_RCC_OscConfig+0x4f8>)
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003dba:	4a6e      	ldr	r2, [pc, #440]	@ (8003f74 <HAL_RCC_OscConfig+0x4f8>)
 8003dbc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003dc0:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003dc2:	e075      	b.n	8003eb0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003dc4:	4b6b      	ldr	r3, [pc, #428]	@ (8003f74 <HAL_RCC_OscConfig+0x4f8>)
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6a1b      	ldr	r3, [r3, #32]
 8003dd0:	069b      	lsls	r3, r3, #26
 8003dd2:	4968      	ldr	r1, [pc, #416]	@ (8003f74 <HAL_RCC_OscConfig+0x4f8>)
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003dd8:	e06a      	b.n	8003eb0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003dda:	4b66      	ldr	r3, [pc, #408]	@ (8003f74 <HAL_RCC_OscConfig+0x4f8>)
 8003ddc:	68db      	ldr	r3, [r3, #12]
 8003dde:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6a1b      	ldr	r3, [r3, #32]
 8003de6:	061b      	lsls	r3, r3, #24
 8003de8:	4962      	ldr	r1, [pc, #392]	@ (8003f74 <HAL_RCC_OscConfig+0x4f8>)
 8003dea:	4313      	orrs	r3, r2
 8003dec:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003dee:	e05f      	b.n	8003eb0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	69db      	ldr	r3, [r3, #28]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d042      	beq.n	8003e7e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003df8:	4b5e      	ldr	r3, [pc, #376]	@ (8003f74 <HAL_RCC_OscConfig+0x4f8>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a5d      	ldr	r2, [pc, #372]	@ (8003f74 <HAL_RCC_OscConfig+0x4f8>)
 8003dfe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e02:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e04:	f7fd fba4 	bl	8001550 <HAL_GetTick>
 8003e08:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003e0a:	e008      	b.n	8003e1e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003e0c:	f7fd fba0 	bl	8001550 <HAL_GetTick>
 8003e10:	4602      	mov	r2, r0
 8003e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e14:	1ad3      	subs	r3, r2, r3
 8003e16:	2b02      	cmp	r3, #2
 8003e18:	d901      	bls.n	8003e1e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8003e1a:	2303      	movs	r3, #3
 8003e1c:	e280      	b.n	8004320 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003e1e:	4b55      	ldr	r3, [pc, #340]	@ (8003f74 <HAL_RCC_OscConfig+0x4f8>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d0f0      	beq.n	8003e0c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003e2a:	f7fd fbc1 	bl	80015b0 <HAL_GetREVID>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d817      	bhi.n	8003e68 <HAL_RCC_OscConfig+0x3ec>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6a1b      	ldr	r3, [r3, #32]
 8003e3c:	2b20      	cmp	r3, #32
 8003e3e:	d108      	bne.n	8003e52 <HAL_RCC_OscConfig+0x3d6>
 8003e40:	4b4c      	ldr	r3, [pc, #304]	@ (8003f74 <HAL_RCC_OscConfig+0x4f8>)
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003e48:	4a4a      	ldr	r2, [pc, #296]	@ (8003f74 <HAL_RCC_OscConfig+0x4f8>)
 8003e4a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003e4e:	6053      	str	r3, [r2, #4]
 8003e50:	e02e      	b.n	8003eb0 <HAL_RCC_OscConfig+0x434>
 8003e52:	4b48      	ldr	r3, [pc, #288]	@ (8003f74 <HAL_RCC_OscConfig+0x4f8>)
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6a1b      	ldr	r3, [r3, #32]
 8003e5e:	069b      	lsls	r3, r3, #26
 8003e60:	4944      	ldr	r1, [pc, #272]	@ (8003f74 <HAL_RCC_OscConfig+0x4f8>)
 8003e62:	4313      	orrs	r3, r2
 8003e64:	604b      	str	r3, [r1, #4]
 8003e66:	e023      	b.n	8003eb0 <HAL_RCC_OscConfig+0x434>
 8003e68:	4b42      	ldr	r3, [pc, #264]	@ (8003f74 <HAL_RCC_OscConfig+0x4f8>)
 8003e6a:	68db      	ldr	r3, [r3, #12]
 8003e6c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6a1b      	ldr	r3, [r3, #32]
 8003e74:	061b      	lsls	r3, r3, #24
 8003e76:	493f      	ldr	r1, [pc, #252]	@ (8003f74 <HAL_RCC_OscConfig+0x4f8>)
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	60cb      	str	r3, [r1, #12]
 8003e7c:	e018      	b.n	8003eb0 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003e7e:	4b3d      	ldr	r3, [pc, #244]	@ (8003f74 <HAL_RCC_OscConfig+0x4f8>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a3c      	ldr	r2, [pc, #240]	@ (8003f74 <HAL_RCC_OscConfig+0x4f8>)
 8003e84:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003e88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e8a:	f7fd fb61 	bl	8001550 <HAL_GetTick>
 8003e8e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003e90:	e008      	b.n	8003ea4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003e92:	f7fd fb5d 	bl	8001550 <HAL_GetTick>
 8003e96:	4602      	mov	r2, r0
 8003e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e9a:	1ad3      	subs	r3, r2, r3
 8003e9c:	2b02      	cmp	r3, #2
 8003e9e:	d901      	bls.n	8003ea4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003ea0:	2303      	movs	r3, #3
 8003ea2:	e23d      	b.n	8004320 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003ea4:	4b33      	ldr	r3, [pc, #204]	@ (8003f74 <HAL_RCC_OscConfig+0x4f8>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d1f0      	bne.n	8003e92 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 0308 	and.w	r3, r3, #8
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d036      	beq.n	8003f2a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	695b      	ldr	r3, [r3, #20]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d019      	beq.n	8003ef8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ec4:	4b2b      	ldr	r3, [pc, #172]	@ (8003f74 <HAL_RCC_OscConfig+0x4f8>)
 8003ec6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ec8:	4a2a      	ldr	r2, [pc, #168]	@ (8003f74 <HAL_RCC_OscConfig+0x4f8>)
 8003eca:	f043 0301 	orr.w	r3, r3, #1
 8003ece:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ed0:	f7fd fb3e 	bl	8001550 <HAL_GetTick>
 8003ed4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003ed6:	e008      	b.n	8003eea <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ed8:	f7fd fb3a 	bl	8001550 <HAL_GetTick>
 8003edc:	4602      	mov	r2, r0
 8003ede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee0:	1ad3      	subs	r3, r2, r3
 8003ee2:	2b02      	cmp	r3, #2
 8003ee4:	d901      	bls.n	8003eea <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8003ee6:	2303      	movs	r3, #3
 8003ee8:	e21a      	b.n	8004320 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003eea:	4b22      	ldr	r3, [pc, #136]	@ (8003f74 <HAL_RCC_OscConfig+0x4f8>)
 8003eec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003eee:	f003 0302 	and.w	r3, r3, #2
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d0f0      	beq.n	8003ed8 <HAL_RCC_OscConfig+0x45c>
 8003ef6:	e018      	b.n	8003f2a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ef8:	4b1e      	ldr	r3, [pc, #120]	@ (8003f74 <HAL_RCC_OscConfig+0x4f8>)
 8003efa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003efc:	4a1d      	ldr	r2, [pc, #116]	@ (8003f74 <HAL_RCC_OscConfig+0x4f8>)
 8003efe:	f023 0301 	bic.w	r3, r3, #1
 8003f02:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f04:	f7fd fb24 	bl	8001550 <HAL_GetTick>
 8003f08:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003f0a:	e008      	b.n	8003f1e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f0c:	f7fd fb20 	bl	8001550 <HAL_GetTick>
 8003f10:	4602      	mov	r2, r0
 8003f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f14:	1ad3      	subs	r3, r2, r3
 8003f16:	2b02      	cmp	r3, #2
 8003f18:	d901      	bls.n	8003f1e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8003f1a:	2303      	movs	r3, #3
 8003f1c:	e200      	b.n	8004320 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003f1e:	4b15      	ldr	r3, [pc, #84]	@ (8003f74 <HAL_RCC_OscConfig+0x4f8>)
 8003f20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f22:	f003 0302 	and.w	r3, r3, #2
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d1f0      	bne.n	8003f0c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f003 0320 	and.w	r3, r3, #32
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d039      	beq.n	8003faa <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	699b      	ldr	r3, [r3, #24]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d01c      	beq.n	8003f78 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003f3e:	4b0d      	ldr	r3, [pc, #52]	@ (8003f74 <HAL_RCC_OscConfig+0x4f8>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4a0c      	ldr	r2, [pc, #48]	@ (8003f74 <HAL_RCC_OscConfig+0x4f8>)
 8003f44:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003f48:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003f4a:	f7fd fb01 	bl	8001550 <HAL_GetTick>
 8003f4e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003f50:	e008      	b.n	8003f64 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003f52:	f7fd fafd 	bl	8001550 <HAL_GetTick>
 8003f56:	4602      	mov	r2, r0
 8003f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f5a:	1ad3      	subs	r3, r2, r3
 8003f5c:	2b02      	cmp	r3, #2
 8003f5e:	d901      	bls.n	8003f64 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003f60:	2303      	movs	r3, #3
 8003f62:	e1dd      	b.n	8004320 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003f64:	4b03      	ldr	r3, [pc, #12]	@ (8003f74 <HAL_RCC_OscConfig+0x4f8>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d0f0      	beq.n	8003f52 <HAL_RCC_OscConfig+0x4d6>
 8003f70:	e01b      	b.n	8003faa <HAL_RCC_OscConfig+0x52e>
 8003f72:	bf00      	nop
 8003f74:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003f78:	4b9b      	ldr	r3, [pc, #620]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a9a      	ldr	r2, [pc, #616]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 8003f7e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003f82:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003f84:	f7fd fae4 	bl	8001550 <HAL_GetTick>
 8003f88:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003f8a:	e008      	b.n	8003f9e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003f8c:	f7fd fae0 	bl	8001550 <HAL_GetTick>
 8003f90:	4602      	mov	r2, r0
 8003f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f94:	1ad3      	subs	r3, r2, r3
 8003f96:	2b02      	cmp	r3, #2
 8003f98:	d901      	bls.n	8003f9e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8003f9a:	2303      	movs	r3, #3
 8003f9c:	e1c0      	b.n	8004320 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003f9e:	4b92      	ldr	r3, [pc, #584]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d1f0      	bne.n	8003f8c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f003 0304 	and.w	r3, r3, #4
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	f000 8081 	beq.w	80040ba <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003fb8:	4b8c      	ldr	r3, [pc, #560]	@ (80041ec <HAL_RCC_OscConfig+0x770>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a8b      	ldr	r2, [pc, #556]	@ (80041ec <HAL_RCC_OscConfig+0x770>)
 8003fbe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003fc2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003fc4:	f7fd fac4 	bl	8001550 <HAL_GetTick>
 8003fc8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003fca:	e008      	b.n	8003fde <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fcc:	f7fd fac0 	bl	8001550 <HAL_GetTick>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	2b64      	cmp	r3, #100	@ 0x64
 8003fd8:	d901      	bls.n	8003fde <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8003fda:	2303      	movs	r3, #3
 8003fdc:	e1a0      	b.n	8004320 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003fde:	4b83      	ldr	r3, [pc, #524]	@ (80041ec <HAL_RCC_OscConfig+0x770>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d0f0      	beq.n	8003fcc <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	689b      	ldr	r3, [r3, #8]
 8003fee:	2b01      	cmp	r3, #1
 8003ff0:	d106      	bne.n	8004000 <HAL_RCC_OscConfig+0x584>
 8003ff2:	4b7d      	ldr	r3, [pc, #500]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 8003ff4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ff6:	4a7c      	ldr	r2, [pc, #496]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 8003ff8:	f043 0301 	orr.w	r3, r3, #1
 8003ffc:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ffe:	e02d      	b.n	800405c <HAL_RCC_OscConfig+0x5e0>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	689b      	ldr	r3, [r3, #8]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d10c      	bne.n	8004022 <HAL_RCC_OscConfig+0x5a6>
 8004008:	4b77      	ldr	r3, [pc, #476]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 800400a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800400c:	4a76      	ldr	r2, [pc, #472]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 800400e:	f023 0301 	bic.w	r3, r3, #1
 8004012:	6713      	str	r3, [r2, #112]	@ 0x70
 8004014:	4b74      	ldr	r3, [pc, #464]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 8004016:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004018:	4a73      	ldr	r2, [pc, #460]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 800401a:	f023 0304 	bic.w	r3, r3, #4
 800401e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004020:	e01c      	b.n	800405c <HAL_RCC_OscConfig+0x5e0>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	689b      	ldr	r3, [r3, #8]
 8004026:	2b05      	cmp	r3, #5
 8004028:	d10c      	bne.n	8004044 <HAL_RCC_OscConfig+0x5c8>
 800402a:	4b6f      	ldr	r3, [pc, #444]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 800402c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800402e:	4a6e      	ldr	r2, [pc, #440]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 8004030:	f043 0304 	orr.w	r3, r3, #4
 8004034:	6713      	str	r3, [r2, #112]	@ 0x70
 8004036:	4b6c      	ldr	r3, [pc, #432]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 8004038:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800403a:	4a6b      	ldr	r2, [pc, #428]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 800403c:	f043 0301 	orr.w	r3, r3, #1
 8004040:	6713      	str	r3, [r2, #112]	@ 0x70
 8004042:	e00b      	b.n	800405c <HAL_RCC_OscConfig+0x5e0>
 8004044:	4b68      	ldr	r3, [pc, #416]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 8004046:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004048:	4a67      	ldr	r2, [pc, #412]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 800404a:	f023 0301 	bic.w	r3, r3, #1
 800404e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004050:	4b65      	ldr	r3, [pc, #404]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 8004052:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004054:	4a64      	ldr	r2, [pc, #400]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 8004056:	f023 0304 	bic.w	r3, r3, #4
 800405a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	689b      	ldr	r3, [r3, #8]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d015      	beq.n	8004090 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004064:	f7fd fa74 	bl	8001550 <HAL_GetTick>
 8004068:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800406a:	e00a      	b.n	8004082 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800406c:	f7fd fa70 	bl	8001550 <HAL_GetTick>
 8004070:	4602      	mov	r2, r0
 8004072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004074:	1ad3      	subs	r3, r2, r3
 8004076:	f241 3288 	movw	r2, #5000	@ 0x1388
 800407a:	4293      	cmp	r3, r2
 800407c:	d901      	bls.n	8004082 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800407e:	2303      	movs	r3, #3
 8004080:	e14e      	b.n	8004320 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004082:	4b59      	ldr	r3, [pc, #356]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 8004084:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004086:	f003 0302 	and.w	r3, r3, #2
 800408a:	2b00      	cmp	r3, #0
 800408c:	d0ee      	beq.n	800406c <HAL_RCC_OscConfig+0x5f0>
 800408e:	e014      	b.n	80040ba <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004090:	f7fd fa5e 	bl	8001550 <HAL_GetTick>
 8004094:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004096:	e00a      	b.n	80040ae <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004098:	f7fd fa5a 	bl	8001550 <HAL_GetTick>
 800409c:	4602      	mov	r2, r0
 800409e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a0:	1ad3      	subs	r3, r2, r3
 80040a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d901      	bls.n	80040ae <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80040aa:	2303      	movs	r3, #3
 80040ac:	e138      	b.n	8004320 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80040ae:	4b4e      	ldr	r3, [pc, #312]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 80040b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040b2:	f003 0302 	and.w	r3, r3, #2
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d1ee      	bne.n	8004098 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040be:	2b00      	cmp	r3, #0
 80040c0:	f000 812d 	beq.w	800431e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80040c4:	4b48      	ldr	r3, [pc, #288]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 80040c6:	691b      	ldr	r3, [r3, #16]
 80040c8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80040cc:	2b18      	cmp	r3, #24
 80040ce:	f000 80bd 	beq.w	800424c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040d6:	2b02      	cmp	r3, #2
 80040d8:	f040 809e 	bne.w	8004218 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040dc:	4b42      	ldr	r3, [pc, #264]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4a41      	ldr	r2, [pc, #260]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 80040e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80040e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040e8:	f7fd fa32 	bl	8001550 <HAL_GetTick>
 80040ec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80040ee:	e008      	b.n	8004102 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040f0:	f7fd fa2e 	bl	8001550 <HAL_GetTick>
 80040f4:	4602      	mov	r2, r0
 80040f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040f8:	1ad3      	subs	r3, r2, r3
 80040fa:	2b02      	cmp	r3, #2
 80040fc:	d901      	bls.n	8004102 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80040fe:	2303      	movs	r3, #3
 8004100:	e10e      	b.n	8004320 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004102:	4b39      	ldr	r3, [pc, #228]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800410a:	2b00      	cmp	r3, #0
 800410c:	d1f0      	bne.n	80040f0 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800410e:	4b36      	ldr	r3, [pc, #216]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 8004110:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004112:	4b37      	ldr	r3, [pc, #220]	@ (80041f0 <HAL_RCC_OscConfig+0x774>)
 8004114:	4013      	ands	r3, r2
 8004116:	687a      	ldr	r2, [r7, #4]
 8004118:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800411a:	687a      	ldr	r2, [r7, #4]
 800411c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800411e:	0112      	lsls	r2, r2, #4
 8004120:	430a      	orrs	r2, r1
 8004122:	4931      	ldr	r1, [pc, #196]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 8004124:	4313      	orrs	r3, r2
 8004126:	628b      	str	r3, [r1, #40]	@ 0x28
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800412c:	3b01      	subs	r3, #1
 800412e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004136:	3b01      	subs	r3, #1
 8004138:	025b      	lsls	r3, r3, #9
 800413a:	b29b      	uxth	r3, r3
 800413c:	431a      	orrs	r2, r3
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004142:	3b01      	subs	r3, #1
 8004144:	041b      	lsls	r3, r3, #16
 8004146:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800414a:	431a      	orrs	r2, r3
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004150:	3b01      	subs	r3, #1
 8004152:	061b      	lsls	r3, r3, #24
 8004154:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004158:	4923      	ldr	r1, [pc, #140]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 800415a:	4313      	orrs	r3, r2
 800415c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800415e:	4b22      	ldr	r3, [pc, #136]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 8004160:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004162:	4a21      	ldr	r2, [pc, #132]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 8004164:	f023 0301 	bic.w	r3, r3, #1
 8004168:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800416a:	4b1f      	ldr	r3, [pc, #124]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 800416c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800416e:	4b21      	ldr	r3, [pc, #132]	@ (80041f4 <HAL_RCC_OscConfig+0x778>)
 8004170:	4013      	ands	r3, r2
 8004172:	687a      	ldr	r2, [r7, #4]
 8004174:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004176:	00d2      	lsls	r2, r2, #3
 8004178:	491b      	ldr	r1, [pc, #108]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 800417a:	4313      	orrs	r3, r2
 800417c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800417e:	4b1a      	ldr	r3, [pc, #104]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 8004180:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004182:	f023 020c 	bic.w	r2, r3, #12
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800418a:	4917      	ldr	r1, [pc, #92]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 800418c:	4313      	orrs	r3, r2
 800418e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004190:	4b15      	ldr	r3, [pc, #84]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 8004192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004194:	f023 0202 	bic.w	r2, r3, #2
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800419c:	4912      	ldr	r1, [pc, #72]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 800419e:	4313      	orrs	r3, r2
 80041a0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80041a2:	4b11      	ldr	r3, [pc, #68]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 80041a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041a6:	4a10      	ldr	r2, [pc, #64]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 80041a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80041ae:	4b0e      	ldr	r3, [pc, #56]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 80041b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041b2:	4a0d      	ldr	r2, [pc, #52]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 80041b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80041b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80041ba:	4b0b      	ldr	r3, [pc, #44]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 80041bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041be:	4a0a      	ldr	r2, [pc, #40]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 80041c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80041c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80041c6:	4b08      	ldr	r3, [pc, #32]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 80041c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ca:	4a07      	ldr	r2, [pc, #28]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 80041cc:	f043 0301 	orr.w	r3, r3, #1
 80041d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80041d2:	4b05      	ldr	r3, [pc, #20]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a04      	ldr	r2, [pc, #16]	@ (80041e8 <HAL_RCC_OscConfig+0x76c>)
 80041d8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80041dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041de:	f7fd f9b7 	bl	8001550 <HAL_GetTick>
 80041e2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80041e4:	e011      	b.n	800420a <HAL_RCC_OscConfig+0x78e>
 80041e6:	bf00      	nop
 80041e8:	58024400 	.word	0x58024400
 80041ec:	58024800 	.word	0x58024800
 80041f0:	fffffc0c 	.word	0xfffffc0c
 80041f4:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041f8:	f7fd f9aa 	bl	8001550 <HAL_GetTick>
 80041fc:	4602      	mov	r2, r0
 80041fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004200:	1ad3      	subs	r3, r2, r3
 8004202:	2b02      	cmp	r3, #2
 8004204:	d901      	bls.n	800420a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8004206:	2303      	movs	r3, #3
 8004208:	e08a      	b.n	8004320 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800420a:	4b47      	ldr	r3, [pc, #284]	@ (8004328 <HAL_RCC_OscConfig+0x8ac>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004212:	2b00      	cmp	r3, #0
 8004214:	d0f0      	beq.n	80041f8 <HAL_RCC_OscConfig+0x77c>
 8004216:	e082      	b.n	800431e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004218:	4b43      	ldr	r3, [pc, #268]	@ (8004328 <HAL_RCC_OscConfig+0x8ac>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a42      	ldr	r2, [pc, #264]	@ (8004328 <HAL_RCC_OscConfig+0x8ac>)
 800421e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004222:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004224:	f7fd f994 	bl	8001550 <HAL_GetTick>
 8004228:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800422a:	e008      	b.n	800423e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800422c:	f7fd f990 	bl	8001550 <HAL_GetTick>
 8004230:	4602      	mov	r2, r0
 8004232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004234:	1ad3      	subs	r3, r2, r3
 8004236:	2b02      	cmp	r3, #2
 8004238:	d901      	bls.n	800423e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800423a:	2303      	movs	r3, #3
 800423c:	e070      	b.n	8004320 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800423e:	4b3a      	ldr	r3, [pc, #232]	@ (8004328 <HAL_RCC_OscConfig+0x8ac>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004246:	2b00      	cmp	r3, #0
 8004248:	d1f0      	bne.n	800422c <HAL_RCC_OscConfig+0x7b0>
 800424a:	e068      	b.n	800431e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800424c:	4b36      	ldr	r3, [pc, #216]	@ (8004328 <HAL_RCC_OscConfig+0x8ac>)
 800424e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004250:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004252:	4b35      	ldr	r3, [pc, #212]	@ (8004328 <HAL_RCC_OscConfig+0x8ac>)
 8004254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004256:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800425c:	2b01      	cmp	r3, #1
 800425e:	d031      	beq.n	80042c4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	f003 0203 	and.w	r2, r3, #3
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800426a:	429a      	cmp	r2, r3
 800426c:	d12a      	bne.n	80042c4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	091b      	lsrs	r3, r3, #4
 8004272:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800427a:	429a      	cmp	r2, r3
 800427c:	d122      	bne.n	80042c4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004288:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800428a:	429a      	cmp	r2, r3
 800428c:	d11a      	bne.n	80042c4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	0a5b      	lsrs	r3, r3, #9
 8004292:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800429a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800429c:	429a      	cmp	r2, r3
 800429e:	d111      	bne.n	80042c4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	0c1b      	lsrs	r3, r3, #16
 80042a4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042ac:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80042ae:	429a      	cmp	r2, r3
 80042b0:	d108      	bne.n	80042c4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	0e1b      	lsrs	r3, r3, #24
 80042b6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042be:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80042c0:	429a      	cmp	r2, r3
 80042c2:	d001      	beq.n	80042c8 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80042c4:	2301      	movs	r3, #1
 80042c6:	e02b      	b.n	8004320 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80042c8:	4b17      	ldr	r3, [pc, #92]	@ (8004328 <HAL_RCC_OscConfig+0x8ac>)
 80042ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042cc:	08db      	lsrs	r3, r3, #3
 80042ce:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80042d2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042d8:	693a      	ldr	r2, [r7, #16]
 80042da:	429a      	cmp	r2, r3
 80042dc:	d01f      	beq.n	800431e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80042de:	4b12      	ldr	r3, [pc, #72]	@ (8004328 <HAL_RCC_OscConfig+0x8ac>)
 80042e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042e2:	4a11      	ldr	r2, [pc, #68]	@ (8004328 <HAL_RCC_OscConfig+0x8ac>)
 80042e4:	f023 0301 	bic.w	r3, r3, #1
 80042e8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80042ea:	f7fd f931 	bl	8001550 <HAL_GetTick>
 80042ee:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80042f0:	bf00      	nop
 80042f2:	f7fd f92d 	bl	8001550 <HAL_GetTick>
 80042f6:	4602      	mov	r2, r0
 80042f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d0f9      	beq.n	80042f2 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80042fe:	4b0a      	ldr	r3, [pc, #40]	@ (8004328 <HAL_RCC_OscConfig+0x8ac>)
 8004300:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004302:	4b0a      	ldr	r3, [pc, #40]	@ (800432c <HAL_RCC_OscConfig+0x8b0>)
 8004304:	4013      	ands	r3, r2
 8004306:	687a      	ldr	r2, [r7, #4]
 8004308:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800430a:	00d2      	lsls	r2, r2, #3
 800430c:	4906      	ldr	r1, [pc, #24]	@ (8004328 <HAL_RCC_OscConfig+0x8ac>)
 800430e:	4313      	orrs	r3, r2
 8004310:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8004312:	4b05      	ldr	r3, [pc, #20]	@ (8004328 <HAL_RCC_OscConfig+0x8ac>)
 8004314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004316:	4a04      	ldr	r2, [pc, #16]	@ (8004328 <HAL_RCC_OscConfig+0x8ac>)
 8004318:	f043 0301 	orr.w	r3, r3, #1
 800431c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800431e:	2300      	movs	r3, #0
}
 8004320:	4618      	mov	r0, r3
 8004322:	3730      	adds	r7, #48	@ 0x30
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}
 8004328:	58024400 	.word	0x58024400
 800432c:	ffff0007 	.word	0xffff0007

08004330 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b086      	sub	sp, #24
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
 8004338:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d101      	bne.n	8004344 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	e19c      	b.n	800467e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004344:	4b8a      	ldr	r3, [pc, #552]	@ (8004570 <HAL_RCC_ClockConfig+0x240>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f003 030f 	and.w	r3, r3, #15
 800434c:	683a      	ldr	r2, [r7, #0]
 800434e:	429a      	cmp	r2, r3
 8004350:	d910      	bls.n	8004374 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004352:	4b87      	ldr	r3, [pc, #540]	@ (8004570 <HAL_RCC_ClockConfig+0x240>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f023 020f 	bic.w	r2, r3, #15
 800435a:	4985      	ldr	r1, [pc, #532]	@ (8004570 <HAL_RCC_ClockConfig+0x240>)
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	4313      	orrs	r3, r2
 8004360:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004362:	4b83      	ldr	r3, [pc, #524]	@ (8004570 <HAL_RCC_ClockConfig+0x240>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 030f 	and.w	r3, r3, #15
 800436a:	683a      	ldr	r2, [r7, #0]
 800436c:	429a      	cmp	r2, r3
 800436e:	d001      	beq.n	8004374 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	e184      	b.n	800467e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f003 0304 	and.w	r3, r3, #4
 800437c:	2b00      	cmp	r3, #0
 800437e:	d010      	beq.n	80043a2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	691a      	ldr	r2, [r3, #16]
 8004384:	4b7b      	ldr	r3, [pc, #492]	@ (8004574 <HAL_RCC_ClockConfig+0x244>)
 8004386:	699b      	ldr	r3, [r3, #24]
 8004388:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800438c:	429a      	cmp	r2, r3
 800438e:	d908      	bls.n	80043a2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004390:	4b78      	ldr	r3, [pc, #480]	@ (8004574 <HAL_RCC_ClockConfig+0x244>)
 8004392:	699b      	ldr	r3, [r3, #24]
 8004394:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	691b      	ldr	r3, [r3, #16]
 800439c:	4975      	ldr	r1, [pc, #468]	@ (8004574 <HAL_RCC_ClockConfig+0x244>)
 800439e:	4313      	orrs	r3, r2
 80043a0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f003 0308 	and.w	r3, r3, #8
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d010      	beq.n	80043d0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	695a      	ldr	r2, [r3, #20]
 80043b2:	4b70      	ldr	r3, [pc, #448]	@ (8004574 <HAL_RCC_ClockConfig+0x244>)
 80043b4:	69db      	ldr	r3, [r3, #28]
 80043b6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80043ba:	429a      	cmp	r2, r3
 80043bc:	d908      	bls.n	80043d0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80043be:	4b6d      	ldr	r3, [pc, #436]	@ (8004574 <HAL_RCC_ClockConfig+0x244>)
 80043c0:	69db      	ldr	r3, [r3, #28]
 80043c2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	695b      	ldr	r3, [r3, #20]
 80043ca:	496a      	ldr	r1, [pc, #424]	@ (8004574 <HAL_RCC_ClockConfig+0x244>)
 80043cc:	4313      	orrs	r3, r2
 80043ce:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f003 0310 	and.w	r3, r3, #16
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d010      	beq.n	80043fe <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	699a      	ldr	r2, [r3, #24]
 80043e0:	4b64      	ldr	r3, [pc, #400]	@ (8004574 <HAL_RCC_ClockConfig+0x244>)
 80043e2:	69db      	ldr	r3, [r3, #28]
 80043e4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80043e8:	429a      	cmp	r2, r3
 80043ea:	d908      	bls.n	80043fe <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80043ec:	4b61      	ldr	r3, [pc, #388]	@ (8004574 <HAL_RCC_ClockConfig+0x244>)
 80043ee:	69db      	ldr	r3, [r3, #28]
 80043f0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	699b      	ldr	r3, [r3, #24]
 80043f8:	495e      	ldr	r1, [pc, #376]	@ (8004574 <HAL_RCC_ClockConfig+0x244>)
 80043fa:	4313      	orrs	r3, r2
 80043fc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f003 0320 	and.w	r3, r3, #32
 8004406:	2b00      	cmp	r3, #0
 8004408:	d010      	beq.n	800442c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	69da      	ldr	r2, [r3, #28]
 800440e:	4b59      	ldr	r3, [pc, #356]	@ (8004574 <HAL_RCC_ClockConfig+0x244>)
 8004410:	6a1b      	ldr	r3, [r3, #32]
 8004412:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004416:	429a      	cmp	r2, r3
 8004418:	d908      	bls.n	800442c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800441a:	4b56      	ldr	r3, [pc, #344]	@ (8004574 <HAL_RCC_ClockConfig+0x244>)
 800441c:	6a1b      	ldr	r3, [r3, #32]
 800441e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	69db      	ldr	r3, [r3, #28]
 8004426:	4953      	ldr	r1, [pc, #332]	@ (8004574 <HAL_RCC_ClockConfig+0x244>)
 8004428:	4313      	orrs	r3, r2
 800442a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f003 0302 	and.w	r3, r3, #2
 8004434:	2b00      	cmp	r3, #0
 8004436:	d010      	beq.n	800445a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	68da      	ldr	r2, [r3, #12]
 800443c:	4b4d      	ldr	r3, [pc, #308]	@ (8004574 <HAL_RCC_ClockConfig+0x244>)
 800443e:	699b      	ldr	r3, [r3, #24]
 8004440:	f003 030f 	and.w	r3, r3, #15
 8004444:	429a      	cmp	r2, r3
 8004446:	d908      	bls.n	800445a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004448:	4b4a      	ldr	r3, [pc, #296]	@ (8004574 <HAL_RCC_ClockConfig+0x244>)
 800444a:	699b      	ldr	r3, [r3, #24]
 800444c:	f023 020f 	bic.w	r2, r3, #15
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	68db      	ldr	r3, [r3, #12]
 8004454:	4947      	ldr	r1, [pc, #284]	@ (8004574 <HAL_RCC_ClockConfig+0x244>)
 8004456:	4313      	orrs	r3, r2
 8004458:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 0301 	and.w	r3, r3, #1
 8004462:	2b00      	cmp	r3, #0
 8004464:	d055      	beq.n	8004512 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004466:	4b43      	ldr	r3, [pc, #268]	@ (8004574 <HAL_RCC_ClockConfig+0x244>)
 8004468:	699b      	ldr	r3, [r3, #24]
 800446a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	689b      	ldr	r3, [r3, #8]
 8004472:	4940      	ldr	r1, [pc, #256]	@ (8004574 <HAL_RCC_ClockConfig+0x244>)
 8004474:	4313      	orrs	r3, r2
 8004476:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	2b02      	cmp	r3, #2
 800447e:	d107      	bne.n	8004490 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004480:	4b3c      	ldr	r3, [pc, #240]	@ (8004574 <HAL_RCC_ClockConfig+0x244>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004488:	2b00      	cmp	r3, #0
 800448a:	d121      	bne.n	80044d0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	e0f6      	b.n	800467e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	2b03      	cmp	r3, #3
 8004496:	d107      	bne.n	80044a8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004498:	4b36      	ldr	r3, [pc, #216]	@ (8004574 <HAL_RCC_ClockConfig+0x244>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d115      	bne.n	80044d0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80044a4:	2301      	movs	r3, #1
 80044a6:	e0ea      	b.n	800467e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	2b01      	cmp	r3, #1
 80044ae:	d107      	bne.n	80044c0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80044b0:	4b30      	ldr	r3, [pc, #192]	@ (8004574 <HAL_RCC_ClockConfig+0x244>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d109      	bne.n	80044d0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80044bc:	2301      	movs	r3, #1
 80044be:	e0de      	b.n	800467e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80044c0:	4b2c      	ldr	r3, [pc, #176]	@ (8004574 <HAL_RCC_ClockConfig+0x244>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f003 0304 	and.w	r3, r3, #4
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d101      	bne.n	80044d0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80044cc:	2301      	movs	r3, #1
 80044ce:	e0d6      	b.n	800467e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80044d0:	4b28      	ldr	r3, [pc, #160]	@ (8004574 <HAL_RCC_ClockConfig+0x244>)
 80044d2:	691b      	ldr	r3, [r3, #16]
 80044d4:	f023 0207 	bic.w	r2, r3, #7
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	4925      	ldr	r1, [pc, #148]	@ (8004574 <HAL_RCC_ClockConfig+0x244>)
 80044de:	4313      	orrs	r3, r2
 80044e0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044e2:	f7fd f835 	bl	8001550 <HAL_GetTick>
 80044e6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044e8:	e00a      	b.n	8004500 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044ea:	f7fd f831 	bl	8001550 <HAL_GetTick>
 80044ee:	4602      	mov	r2, r0
 80044f0:	697b      	ldr	r3, [r7, #20]
 80044f2:	1ad3      	subs	r3, r2, r3
 80044f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d901      	bls.n	8004500 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80044fc:	2303      	movs	r3, #3
 80044fe:	e0be      	b.n	800467e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004500:	4b1c      	ldr	r3, [pc, #112]	@ (8004574 <HAL_RCC_ClockConfig+0x244>)
 8004502:	691b      	ldr	r3, [r3, #16]
 8004504:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	00db      	lsls	r3, r3, #3
 800450e:	429a      	cmp	r2, r3
 8004510:	d1eb      	bne.n	80044ea <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f003 0302 	and.w	r3, r3, #2
 800451a:	2b00      	cmp	r3, #0
 800451c:	d010      	beq.n	8004540 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	68da      	ldr	r2, [r3, #12]
 8004522:	4b14      	ldr	r3, [pc, #80]	@ (8004574 <HAL_RCC_ClockConfig+0x244>)
 8004524:	699b      	ldr	r3, [r3, #24]
 8004526:	f003 030f 	and.w	r3, r3, #15
 800452a:	429a      	cmp	r2, r3
 800452c:	d208      	bcs.n	8004540 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800452e:	4b11      	ldr	r3, [pc, #68]	@ (8004574 <HAL_RCC_ClockConfig+0x244>)
 8004530:	699b      	ldr	r3, [r3, #24]
 8004532:	f023 020f 	bic.w	r2, r3, #15
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	68db      	ldr	r3, [r3, #12]
 800453a:	490e      	ldr	r1, [pc, #56]	@ (8004574 <HAL_RCC_ClockConfig+0x244>)
 800453c:	4313      	orrs	r3, r2
 800453e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004540:	4b0b      	ldr	r3, [pc, #44]	@ (8004570 <HAL_RCC_ClockConfig+0x240>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f003 030f 	and.w	r3, r3, #15
 8004548:	683a      	ldr	r2, [r7, #0]
 800454a:	429a      	cmp	r2, r3
 800454c:	d214      	bcs.n	8004578 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800454e:	4b08      	ldr	r3, [pc, #32]	@ (8004570 <HAL_RCC_ClockConfig+0x240>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f023 020f 	bic.w	r2, r3, #15
 8004556:	4906      	ldr	r1, [pc, #24]	@ (8004570 <HAL_RCC_ClockConfig+0x240>)
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	4313      	orrs	r3, r2
 800455c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800455e:	4b04      	ldr	r3, [pc, #16]	@ (8004570 <HAL_RCC_ClockConfig+0x240>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f003 030f 	and.w	r3, r3, #15
 8004566:	683a      	ldr	r2, [r7, #0]
 8004568:	429a      	cmp	r2, r3
 800456a:	d005      	beq.n	8004578 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	e086      	b.n	800467e <HAL_RCC_ClockConfig+0x34e>
 8004570:	52002000 	.word	0x52002000
 8004574:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f003 0304 	and.w	r3, r3, #4
 8004580:	2b00      	cmp	r3, #0
 8004582:	d010      	beq.n	80045a6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	691a      	ldr	r2, [r3, #16]
 8004588:	4b3f      	ldr	r3, [pc, #252]	@ (8004688 <HAL_RCC_ClockConfig+0x358>)
 800458a:	699b      	ldr	r3, [r3, #24]
 800458c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004590:	429a      	cmp	r2, r3
 8004592:	d208      	bcs.n	80045a6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004594:	4b3c      	ldr	r3, [pc, #240]	@ (8004688 <HAL_RCC_ClockConfig+0x358>)
 8004596:	699b      	ldr	r3, [r3, #24]
 8004598:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	691b      	ldr	r3, [r3, #16]
 80045a0:	4939      	ldr	r1, [pc, #228]	@ (8004688 <HAL_RCC_ClockConfig+0x358>)
 80045a2:	4313      	orrs	r3, r2
 80045a4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f003 0308 	and.w	r3, r3, #8
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d010      	beq.n	80045d4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	695a      	ldr	r2, [r3, #20]
 80045b6:	4b34      	ldr	r3, [pc, #208]	@ (8004688 <HAL_RCC_ClockConfig+0x358>)
 80045b8:	69db      	ldr	r3, [r3, #28]
 80045ba:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80045be:	429a      	cmp	r2, r3
 80045c0:	d208      	bcs.n	80045d4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80045c2:	4b31      	ldr	r3, [pc, #196]	@ (8004688 <HAL_RCC_ClockConfig+0x358>)
 80045c4:	69db      	ldr	r3, [r3, #28]
 80045c6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	695b      	ldr	r3, [r3, #20]
 80045ce:	492e      	ldr	r1, [pc, #184]	@ (8004688 <HAL_RCC_ClockConfig+0x358>)
 80045d0:	4313      	orrs	r3, r2
 80045d2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f003 0310 	and.w	r3, r3, #16
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d010      	beq.n	8004602 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	699a      	ldr	r2, [r3, #24]
 80045e4:	4b28      	ldr	r3, [pc, #160]	@ (8004688 <HAL_RCC_ClockConfig+0x358>)
 80045e6:	69db      	ldr	r3, [r3, #28]
 80045e8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80045ec:	429a      	cmp	r2, r3
 80045ee:	d208      	bcs.n	8004602 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80045f0:	4b25      	ldr	r3, [pc, #148]	@ (8004688 <HAL_RCC_ClockConfig+0x358>)
 80045f2:	69db      	ldr	r3, [r3, #28]
 80045f4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	699b      	ldr	r3, [r3, #24]
 80045fc:	4922      	ldr	r1, [pc, #136]	@ (8004688 <HAL_RCC_ClockConfig+0x358>)
 80045fe:	4313      	orrs	r3, r2
 8004600:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f003 0320 	and.w	r3, r3, #32
 800460a:	2b00      	cmp	r3, #0
 800460c:	d010      	beq.n	8004630 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	69da      	ldr	r2, [r3, #28]
 8004612:	4b1d      	ldr	r3, [pc, #116]	@ (8004688 <HAL_RCC_ClockConfig+0x358>)
 8004614:	6a1b      	ldr	r3, [r3, #32]
 8004616:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800461a:	429a      	cmp	r2, r3
 800461c:	d208      	bcs.n	8004630 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800461e:	4b1a      	ldr	r3, [pc, #104]	@ (8004688 <HAL_RCC_ClockConfig+0x358>)
 8004620:	6a1b      	ldr	r3, [r3, #32]
 8004622:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	69db      	ldr	r3, [r3, #28]
 800462a:	4917      	ldr	r1, [pc, #92]	@ (8004688 <HAL_RCC_ClockConfig+0x358>)
 800462c:	4313      	orrs	r3, r2
 800462e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004630:	f000 f834 	bl	800469c <HAL_RCC_GetSysClockFreq>
 8004634:	4602      	mov	r2, r0
 8004636:	4b14      	ldr	r3, [pc, #80]	@ (8004688 <HAL_RCC_ClockConfig+0x358>)
 8004638:	699b      	ldr	r3, [r3, #24]
 800463a:	0a1b      	lsrs	r3, r3, #8
 800463c:	f003 030f 	and.w	r3, r3, #15
 8004640:	4912      	ldr	r1, [pc, #72]	@ (800468c <HAL_RCC_ClockConfig+0x35c>)
 8004642:	5ccb      	ldrb	r3, [r1, r3]
 8004644:	f003 031f 	and.w	r3, r3, #31
 8004648:	fa22 f303 	lsr.w	r3, r2, r3
 800464c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800464e:	4b0e      	ldr	r3, [pc, #56]	@ (8004688 <HAL_RCC_ClockConfig+0x358>)
 8004650:	699b      	ldr	r3, [r3, #24]
 8004652:	f003 030f 	and.w	r3, r3, #15
 8004656:	4a0d      	ldr	r2, [pc, #52]	@ (800468c <HAL_RCC_ClockConfig+0x35c>)
 8004658:	5cd3      	ldrb	r3, [r2, r3]
 800465a:	f003 031f 	and.w	r3, r3, #31
 800465e:	693a      	ldr	r2, [r7, #16]
 8004660:	fa22 f303 	lsr.w	r3, r2, r3
 8004664:	4a0a      	ldr	r2, [pc, #40]	@ (8004690 <HAL_RCC_ClockConfig+0x360>)
 8004666:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004668:	4a0a      	ldr	r2, [pc, #40]	@ (8004694 <HAL_RCC_ClockConfig+0x364>)
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800466e:	4b0a      	ldr	r3, [pc, #40]	@ (8004698 <HAL_RCC_ClockConfig+0x368>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4618      	mov	r0, r3
 8004674:	f7fc ff22 	bl	80014bc <HAL_InitTick>
 8004678:	4603      	mov	r3, r0
 800467a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800467c:	7bfb      	ldrb	r3, [r7, #15]
}
 800467e:	4618      	mov	r0, r3
 8004680:	3718      	adds	r7, #24
 8004682:	46bd      	mov	sp, r7
 8004684:	bd80      	pop	{r7, pc}
 8004686:	bf00      	nop
 8004688:	58024400 	.word	0x58024400
 800468c:	0800d15c 	.word	0x0800d15c
 8004690:	24000004 	.word	0x24000004
 8004694:	24000000 	.word	0x24000000
 8004698:	24000008 	.word	0x24000008

0800469c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800469c:	b480      	push	{r7}
 800469e:	b089      	sub	sp, #36	@ 0x24
 80046a0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80046a2:	4bb3      	ldr	r3, [pc, #716]	@ (8004970 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80046a4:	691b      	ldr	r3, [r3, #16]
 80046a6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80046aa:	2b18      	cmp	r3, #24
 80046ac:	f200 8155 	bhi.w	800495a <HAL_RCC_GetSysClockFreq+0x2be>
 80046b0:	a201      	add	r2, pc, #4	@ (adr r2, 80046b8 <HAL_RCC_GetSysClockFreq+0x1c>)
 80046b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046b6:	bf00      	nop
 80046b8:	0800471d 	.word	0x0800471d
 80046bc:	0800495b 	.word	0x0800495b
 80046c0:	0800495b 	.word	0x0800495b
 80046c4:	0800495b 	.word	0x0800495b
 80046c8:	0800495b 	.word	0x0800495b
 80046cc:	0800495b 	.word	0x0800495b
 80046d0:	0800495b 	.word	0x0800495b
 80046d4:	0800495b 	.word	0x0800495b
 80046d8:	08004743 	.word	0x08004743
 80046dc:	0800495b 	.word	0x0800495b
 80046e0:	0800495b 	.word	0x0800495b
 80046e4:	0800495b 	.word	0x0800495b
 80046e8:	0800495b 	.word	0x0800495b
 80046ec:	0800495b 	.word	0x0800495b
 80046f0:	0800495b 	.word	0x0800495b
 80046f4:	0800495b 	.word	0x0800495b
 80046f8:	08004749 	.word	0x08004749
 80046fc:	0800495b 	.word	0x0800495b
 8004700:	0800495b 	.word	0x0800495b
 8004704:	0800495b 	.word	0x0800495b
 8004708:	0800495b 	.word	0x0800495b
 800470c:	0800495b 	.word	0x0800495b
 8004710:	0800495b 	.word	0x0800495b
 8004714:	0800495b 	.word	0x0800495b
 8004718:	0800474f 	.word	0x0800474f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800471c:	4b94      	ldr	r3, [pc, #592]	@ (8004970 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f003 0320 	and.w	r3, r3, #32
 8004724:	2b00      	cmp	r3, #0
 8004726:	d009      	beq.n	800473c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004728:	4b91      	ldr	r3, [pc, #580]	@ (8004970 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	08db      	lsrs	r3, r3, #3
 800472e:	f003 0303 	and.w	r3, r3, #3
 8004732:	4a90      	ldr	r2, [pc, #576]	@ (8004974 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004734:	fa22 f303 	lsr.w	r3, r2, r3
 8004738:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800473a:	e111      	b.n	8004960 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800473c:	4b8d      	ldr	r3, [pc, #564]	@ (8004974 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800473e:	61bb      	str	r3, [r7, #24]
      break;
 8004740:	e10e      	b.n	8004960 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8004742:	4b8d      	ldr	r3, [pc, #564]	@ (8004978 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004744:	61bb      	str	r3, [r7, #24]
      break;
 8004746:	e10b      	b.n	8004960 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004748:	4b8c      	ldr	r3, [pc, #560]	@ (800497c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800474a:	61bb      	str	r3, [r7, #24]
      break;
 800474c:	e108      	b.n	8004960 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800474e:	4b88      	ldr	r3, [pc, #544]	@ (8004970 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004750:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004752:	f003 0303 	and.w	r3, r3, #3
 8004756:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004758:	4b85      	ldr	r3, [pc, #532]	@ (8004970 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800475a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800475c:	091b      	lsrs	r3, r3, #4
 800475e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004762:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004764:	4b82      	ldr	r3, [pc, #520]	@ (8004970 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004766:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004768:	f003 0301 	and.w	r3, r3, #1
 800476c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800476e:	4b80      	ldr	r3, [pc, #512]	@ (8004970 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004770:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004772:	08db      	lsrs	r3, r3, #3
 8004774:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004778:	68fa      	ldr	r2, [r7, #12]
 800477a:	fb02 f303 	mul.w	r3, r2, r3
 800477e:	ee07 3a90 	vmov	s15, r3
 8004782:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004786:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	2b00      	cmp	r3, #0
 800478e:	f000 80e1 	beq.w	8004954 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	2b02      	cmp	r3, #2
 8004796:	f000 8083 	beq.w	80048a0 <HAL_RCC_GetSysClockFreq+0x204>
 800479a:	697b      	ldr	r3, [r7, #20]
 800479c:	2b02      	cmp	r3, #2
 800479e:	f200 80a1 	bhi.w	80048e4 <HAL_RCC_GetSysClockFreq+0x248>
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d003      	beq.n	80047b0 <HAL_RCC_GetSysClockFreq+0x114>
 80047a8:	697b      	ldr	r3, [r7, #20]
 80047aa:	2b01      	cmp	r3, #1
 80047ac:	d056      	beq.n	800485c <HAL_RCC_GetSysClockFreq+0x1c0>
 80047ae:	e099      	b.n	80048e4 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80047b0:	4b6f      	ldr	r3, [pc, #444]	@ (8004970 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f003 0320 	and.w	r3, r3, #32
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d02d      	beq.n	8004818 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80047bc:	4b6c      	ldr	r3, [pc, #432]	@ (8004970 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	08db      	lsrs	r3, r3, #3
 80047c2:	f003 0303 	and.w	r3, r3, #3
 80047c6:	4a6b      	ldr	r2, [pc, #428]	@ (8004974 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80047c8:	fa22 f303 	lsr.w	r3, r2, r3
 80047cc:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	ee07 3a90 	vmov	s15, r3
 80047d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	ee07 3a90 	vmov	s15, r3
 80047de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047e6:	4b62      	ldr	r3, [pc, #392]	@ (8004970 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80047e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047ee:	ee07 3a90 	vmov	s15, r3
 80047f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047f6:	ed97 6a02 	vldr	s12, [r7, #8]
 80047fa:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004980 <HAL_RCC_GetSysClockFreq+0x2e4>
 80047fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004802:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004806:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800480a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800480e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004812:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8004816:	e087      	b.n	8004928 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004818:	693b      	ldr	r3, [r7, #16]
 800481a:	ee07 3a90 	vmov	s15, r3
 800481e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004822:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004984 <HAL_RCC_GetSysClockFreq+0x2e8>
 8004826:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800482a:	4b51      	ldr	r3, [pc, #324]	@ (8004970 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800482c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800482e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004832:	ee07 3a90 	vmov	s15, r3
 8004836:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800483a:	ed97 6a02 	vldr	s12, [r7, #8]
 800483e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004980 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004842:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004846:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800484a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800484e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004852:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004856:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800485a:	e065      	b.n	8004928 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800485c:	693b      	ldr	r3, [r7, #16]
 800485e:	ee07 3a90 	vmov	s15, r3
 8004862:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004866:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004988 <HAL_RCC_GetSysClockFreq+0x2ec>
 800486a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800486e:	4b40      	ldr	r3, [pc, #256]	@ (8004970 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004872:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004876:	ee07 3a90 	vmov	s15, r3
 800487a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800487e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004882:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004980 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004886:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800488a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800488e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004892:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004896:	ee67 7a27 	vmul.f32	s15, s14, s15
 800489a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800489e:	e043      	b.n	8004928 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	ee07 3a90 	vmov	s15, r3
 80048a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048aa:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800498c <HAL_RCC_GetSysClockFreq+0x2f0>
 80048ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048b2:	4b2f      	ldr	r3, [pc, #188]	@ (8004970 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80048b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048ba:	ee07 3a90 	vmov	s15, r3
 80048be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048c2:	ed97 6a02 	vldr	s12, [r7, #8]
 80048c6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004980 <HAL_RCC_GetSysClockFreq+0x2e4>
 80048ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80048d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048de:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80048e2:	e021      	b.n	8004928 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	ee07 3a90 	vmov	s15, r3
 80048ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048ee:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004988 <HAL_RCC_GetSysClockFreq+0x2ec>
 80048f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048f6:	4b1e      	ldr	r3, [pc, #120]	@ (8004970 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80048f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048fe:	ee07 3a90 	vmov	s15, r3
 8004902:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004906:	ed97 6a02 	vldr	s12, [r7, #8]
 800490a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004980 <HAL_RCC_GetSysClockFreq+0x2e4>
 800490e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004912:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004916:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800491a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800491e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004922:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004926:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004928:	4b11      	ldr	r3, [pc, #68]	@ (8004970 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800492a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800492c:	0a5b      	lsrs	r3, r3, #9
 800492e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004932:	3301      	adds	r3, #1
 8004934:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	ee07 3a90 	vmov	s15, r3
 800493c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004940:	edd7 6a07 	vldr	s13, [r7, #28]
 8004944:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004948:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800494c:	ee17 3a90 	vmov	r3, s15
 8004950:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004952:	e005      	b.n	8004960 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004954:	2300      	movs	r3, #0
 8004956:	61bb      	str	r3, [r7, #24]
      break;
 8004958:	e002      	b.n	8004960 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800495a:	4b07      	ldr	r3, [pc, #28]	@ (8004978 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800495c:	61bb      	str	r3, [r7, #24]
      break;
 800495e:	bf00      	nop
  }

  return sysclockfreq;
 8004960:	69bb      	ldr	r3, [r7, #24]
}
 8004962:	4618      	mov	r0, r3
 8004964:	3724      	adds	r7, #36	@ 0x24
 8004966:	46bd      	mov	sp, r7
 8004968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496c:	4770      	bx	lr
 800496e:	bf00      	nop
 8004970:	58024400 	.word	0x58024400
 8004974:	03d09000 	.word	0x03d09000
 8004978:	003d0900 	.word	0x003d0900
 800497c:	017d7840 	.word	0x017d7840
 8004980:	46000000 	.word	0x46000000
 8004984:	4c742400 	.word	0x4c742400
 8004988:	4a742400 	.word	0x4a742400
 800498c:	4bbebc20 	.word	0x4bbebc20

08004990 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b082      	sub	sp, #8
 8004994:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004996:	f7ff fe81 	bl	800469c <HAL_RCC_GetSysClockFreq>
 800499a:	4602      	mov	r2, r0
 800499c:	4b10      	ldr	r3, [pc, #64]	@ (80049e0 <HAL_RCC_GetHCLKFreq+0x50>)
 800499e:	699b      	ldr	r3, [r3, #24]
 80049a0:	0a1b      	lsrs	r3, r3, #8
 80049a2:	f003 030f 	and.w	r3, r3, #15
 80049a6:	490f      	ldr	r1, [pc, #60]	@ (80049e4 <HAL_RCC_GetHCLKFreq+0x54>)
 80049a8:	5ccb      	ldrb	r3, [r1, r3]
 80049aa:	f003 031f 	and.w	r3, r3, #31
 80049ae:	fa22 f303 	lsr.w	r3, r2, r3
 80049b2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80049b4:	4b0a      	ldr	r3, [pc, #40]	@ (80049e0 <HAL_RCC_GetHCLKFreq+0x50>)
 80049b6:	699b      	ldr	r3, [r3, #24]
 80049b8:	f003 030f 	and.w	r3, r3, #15
 80049bc:	4a09      	ldr	r2, [pc, #36]	@ (80049e4 <HAL_RCC_GetHCLKFreq+0x54>)
 80049be:	5cd3      	ldrb	r3, [r2, r3]
 80049c0:	f003 031f 	and.w	r3, r3, #31
 80049c4:	687a      	ldr	r2, [r7, #4]
 80049c6:	fa22 f303 	lsr.w	r3, r2, r3
 80049ca:	4a07      	ldr	r2, [pc, #28]	@ (80049e8 <HAL_RCC_GetHCLKFreq+0x58>)
 80049cc:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80049ce:	4a07      	ldr	r2, [pc, #28]	@ (80049ec <HAL_RCC_GetHCLKFreq+0x5c>)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80049d4:	4b04      	ldr	r3, [pc, #16]	@ (80049e8 <HAL_RCC_GetHCLKFreq+0x58>)
 80049d6:	681b      	ldr	r3, [r3, #0]
}
 80049d8:	4618      	mov	r0, r3
 80049da:	3708      	adds	r7, #8
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}
 80049e0:	58024400 	.word	0x58024400
 80049e4:	0800d15c 	.word	0x0800d15c
 80049e8:	24000004 	.word	0x24000004
 80049ec:	24000000 	.word	0x24000000

080049f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80049f4:	f7ff ffcc 	bl	8004990 <HAL_RCC_GetHCLKFreq>
 80049f8:	4602      	mov	r2, r0
 80049fa:	4b06      	ldr	r3, [pc, #24]	@ (8004a14 <HAL_RCC_GetPCLK1Freq+0x24>)
 80049fc:	69db      	ldr	r3, [r3, #28]
 80049fe:	091b      	lsrs	r3, r3, #4
 8004a00:	f003 0307 	and.w	r3, r3, #7
 8004a04:	4904      	ldr	r1, [pc, #16]	@ (8004a18 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004a06:	5ccb      	ldrb	r3, [r1, r3]
 8004a08:	f003 031f 	and.w	r3, r3, #31
 8004a0c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004a10:	4618      	mov	r0, r3
 8004a12:	bd80      	pop	{r7, pc}
 8004a14:	58024400 	.word	0x58024400
 8004a18:	0800d15c 	.word	0x0800d15c

08004a1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004a20:	f7ff ffb6 	bl	8004990 <HAL_RCC_GetHCLKFreq>
 8004a24:	4602      	mov	r2, r0
 8004a26:	4b06      	ldr	r3, [pc, #24]	@ (8004a40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a28:	69db      	ldr	r3, [r3, #28]
 8004a2a:	0a1b      	lsrs	r3, r3, #8
 8004a2c:	f003 0307 	and.w	r3, r3, #7
 8004a30:	4904      	ldr	r1, [pc, #16]	@ (8004a44 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004a32:	5ccb      	ldrb	r3, [r1, r3]
 8004a34:	f003 031f 	and.w	r3, r3, #31
 8004a38:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	bd80      	pop	{r7, pc}
 8004a40:	58024400 	.word	0x58024400
 8004a44:	0800d15c 	.word	0x0800d15c

08004a48 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004a48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a4c:	b0ca      	sub	sp, #296	@ 0x128
 8004a4e:	af00      	add	r7, sp, #0
 8004a50:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004a54:	2300      	movs	r3, #0
 8004a56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004a60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a68:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004a6c:	2500      	movs	r5, #0
 8004a6e:	ea54 0305 	orrs.w	r3, r4, r5
 8004a72:	d049      	beq.n	8004b08 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004a74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a78:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a7a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004a7e:	d02f      	beq.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004a80:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004a84:	d828      	bhi.n	8004ad8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004a86:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004a8a:	d01a      	beq.n	8004ac2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004a8c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004a90:	d822      	bhi.n	8004ad8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d003      	beq.n	8004a9e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004a96:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a9a:	d007      	beq.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004a9c:	e01c      	b.n	8004ad8 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a9e:	4bb8      	ldr	r3, [pc, #736]	@ (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004aa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aa2:	4ab7      	ldr	r2, [pc, #732]	@ (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004aa4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004aa8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004aaa:	e01a      	b.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004aac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ab0:	3308      	adds	r3, #8
 8004ab2:	2102      	movs	r1, #2
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	f002 fb61 	bl	800717c <RCCEx_PLL2_Config>
 8004aba:	4603      	mov	r3, r0
 8004abc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004ac0:	e00f      	b.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004ac2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ac6:	3328      	adds	r3, #40	@ 0x28
 8004ac8:	2102      	movs	r1, #2
 8004aca:	4618      	mov	r0, r3
 8004acc:	f002 fc08 	bl	80072e0 <RCCEx_PLL3_Config>
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004ad6:	e004      	b.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ad8:	2301      	movs	r3, #1
 8004ada:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ade:	e000      	b.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004ae0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ae2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d10a      	bne.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004aea:	4ba5      	ldr	r3, [pc, #660]	@ (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004aec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004aee:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004af2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004af6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004af8:	4aa1      	ldr	r2, [pc, #644]	@ (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004afa:	430b      	orrs	r3, r1
 8004afc:	6513      	str	r3, [r2, #80]	@ 0x50
 8004afe:	e003      	b.n	8004b08 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b04:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004b08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b10:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004b14:	f04f 0900 	mov.w	r9, #0
 8004b18:	ea58 0309 	orrs.w	r3, r8, r9
 8004b1c:	d047      	beq.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004b1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b24:	2b04      	cmp	r3, #4
 8004b26:	d82a      	bhi.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004b28:	a201      	add	r2, pc, #4	@ (adr r2, 8004b30 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004b2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b2e:	bf00      	nop
 8004b30:	08004b45 	.word	0x08004b45
 8004b34:	08004b53 	.word	0x08004b53
 8004b38:	08004b69 	.word	0x08004b69
 8004b3c:	08004b87 	.word	0x08004b87
 8004b40:	08004b87 	.word	0x08004b87
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b44:	4b8e      	ldr	r3, [pc, #568]	@ (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b48:	4a8d      	ldr	r2, [pc, #564]	@ (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b4a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b4e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004b50:	e01a      	b.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004b52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b56:	3308      	adds	r3, #8
 8004b58:	2100      	movs	r1, #0
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	f002 fb0e 	bl	800717c <RCCEx_PLL2_Config>
 8004b60:	4603      	mov	r3, r0
 8004b62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004b66:	e00f      	b.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004b68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b6c:	3328      	adds	r3, #40	@ 0x28
 8004b6e:	2100      	movs	r1, #0
 8004b70:	4618      	mov	r0, r3
 8004b72:	f002 fbb5 	bl	80072e0 <RCCEx_PLL3_Config>
 8004b76:	4603      	mov	r3, r0
 8004b78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004b7c:	e004      	b.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b84:	e000      	b.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8004b86:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d10a      	bne.n	8004ba6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004b90:	4b7b      	ldr	r3, [pc, #492]	@ (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b94:	f023 0107 	bic.w	r1, r3, #7
 8004b98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b9e:	4a78      	ldr	r2, [pc, #480]	@ (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004ba0:	430b      	orrs	r3, r1
 8004ba2:	6513      	str	r3, [r2, #80]	@ 0x50
 8004ba4:	e003      	b.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ba6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004baa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004bae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bb6:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8004bba:	f04f 0b00 	mov.w	fp, #0
 8004bbe:	ea5a 030b 	orrs.w	r3, sl, fp
 8004bc2:	d04c      	beq.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004bc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004bce:	d030      	beq.n	8004c32 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004bd0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004bd4:	d829      	bhi.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004bd6:	2bc0      	cmp	r3, #192	@ 0xc0
 8004bd8:	d02d      	beq.n	8004c36 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004bda:	2bc0      	cmp	r3, #192	@ 0xc0
 8004bdc:	d825      	bhi.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004bde:	2b80      	cmp	r3, #128	@ 0x80
 8004be0:	d018      	beq.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004be2:	2b80      	cmp	r3, #128	@ 0x80
 8004be4:	d821      	bhi.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d002      	beq.n	8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8004bea:	2b40      	cmp	r3, #64	@ 0x40
 8004bec:	d007      	beq.n	8004bfe <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8004bee:	e01c      	b.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004bf0:	4b63      	ldr	r3, [pc, #396]	@ (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004bf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bf4:	4a62      	ldr	r2, [pc, #392]	@ (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004bf6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004bfa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004bfc:	e01c      	b.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004bfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c02:	3308      	adds	r3, #8
 8004c04:	2100      	movs	r1, #0
 8004c06:	4618      	mov	r0, r3
 8004c08:	f002 fab8 	bl	800717c <RCCEx_PLL2_Config>
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004c12:	e011      	b.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004c14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c18:	3328      	adds	r3, #40	@ 0x28
 8004c1a:	2100      	movs	r1, #0
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	f002 fb5f 	bl	80072e0 <RCCEx_PLL3_Config>
 8004c22:	4603      	mov	r3, r0
 8004c24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004c28:	e006      	b.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c30:	e002      	b.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004c32:	bf00      	nop
 8004c34:	e000      	b.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004c36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d10a      	bne.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004c40:	4b4f      	ldr	r3, [pc, #316]	@ (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c44:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004c48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c4e:	4a4c      	ldr	r2, [pc, #304]	@ (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c50:	430b      	orrs	r3, r1
 8004c52:	6513      	str	r3, [r2, #80]	@ 0x50
 8004c54:	e003      	b.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c5a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004c5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c66:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004c6a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004c6e:	2300      	movs	r3, #0
 8004c70:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004c74:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004c78:	460b      	mov	r3, r1
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	d053      	beq.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004c7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c82:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004c86:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004c8a:	d035      	beq.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004c8c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004c90:	d82e      	bhi.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004c92:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004c96:	d031      	beq.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8004c98:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004c9c:	d828      	bhi.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004c9e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ca2:	d01a      	beq.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004ca4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ca8:	d822      	bhi.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d003      	beq.n	8004cb6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8004cae:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004cb2:	d007      	beq.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8004cb4:	e01c      	b.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004cb6:	4b32      	ldr	r3, [pc, #200]	@ (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004cb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cba:	4a31      	ldr	r2, [pc, #196]	@ (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004cbc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004cc0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004cc2:	e01c      	b.n	8004cfe <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004cc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cc8:	3308      	adds	r3, #8
 8004cca:	2100      	movs	r1, #0
 8004ccc:	4618      	mov	r0, r3
 8004cce:	f002 fa55 	bl	800717c <RCCEx_PLL2_Config>
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004cd8:	e011      	b.n	8004cfe <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004cda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cde:	3328      	adds	r3, #40	@ 0x28
 8004ce0:	2100      	movs	r1, #0
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	f002 fafc 	bl	80072e0 <RCCEx_PLL3_Config>
 8004ce8:	4603      	mov	r3, r0
 8004cea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004cee:	e006      	b.n	8004cfe <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004cf6:	e002      	b.n	8004cfe <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004cf8:	bf00      	nop
 8004cfa:	e000      	b.n	8004cfe <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004cfc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cfe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d10b      	bne.n	8004d1e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004d06:	4b1e      	ldr	r3, [pc, #120]	@ (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004d08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d0a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004d0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d12:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004d16:	4a1a      	ldr	r2, [pc, #104]	@ (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004d18:	430b      	orrs	r3, r1
 8004d1a:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d1c:	e003      	b.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d22:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004d26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d2e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004d32:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004d36:	2300      	movs	r3, #0
 8004d38:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004d3c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004d40:	460b      	mov	r3, r1
 8004d42:	4313      	orrs	r3, r2
 8004d44:	d056      	beq.n	8004df4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004d46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d4a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004d4e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004d52:	d038      	beq.n	8004dc6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004d54:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004d58:	d831      	bhi.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004d5a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004d5e:	d034      	beq.n	8004dca <HAL_RCCEx_PeriphCLKConfig+0x382>
 8004d60:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004d64:	d82b      	bhi.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004d66:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004d6a:	d01d      	beq.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004d6c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004d70:	d825      	bhi.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d006      	beq.n	8004d84 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8004d76:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004d7a:	d00a      	beq.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004d7c:	e01f      	b.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004d7e:	bf00      	nop
 8004d80:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d84:	4ba2      	ldr	r3, [pc, #648]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004d86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d88:	4aa1      	ldr	r2, [pc, #644]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004d8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d8e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004d90:	e01c      	b.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004d92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d96:	3308      	adds	r3, #8
 8004d98:	2100      	movs	r1, #0
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f002 f9ee 	bl	800717c <RCCEx_PLL2_Config>
 8004da0:	4603      	mov	r3, r0
 8004da2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004da6:	e011      	b.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004da8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dac:	3328      	adds	r3, #40	@ 0x28
 8004dae:	2100      	movs	r1, #0
 8004db0:	4618      	mov	r0, r3
 8004db2:	f002 fa95 	bl	80072e0 <RCCEx_PLL3_Config>
 8004db6:	4603      	mov	r3, r0
 8004db8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004dbc:	e006      	b.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004dc4:	e002      	b.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004dc6:	bf00      	nop
 8004dc8:	e000      	b.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004dca:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004dcc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d10b      	bne.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004dd4:	4b8e      	ldr	r3, [pc, #568]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004dd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dd8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004ddc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004de0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004de4:	4a8a      	ldr	r2, [pc, #552]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004de6:	430b      	orrs	r3, r1
 8004de8:	6593      	str	r3, [r2, #88]	@ 0x58
 8004dea:	e003      	b.n	8004df4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004df0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004df4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dfc:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004e00:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004e04:	2300      	movs	r3, #0
 8004e06:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004e0a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004e0e:	460b      	mov	r3, r1
 8004e10:	4313      	orrs	r3, r2
 8004e12:	d03a      	beq.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004e14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e1a:	2b30      	cmp	r3, #48	@ 0x30
 8004e1c:	d01f      	beq.n	8004e5e <HAL_RCCEx_PeriphCLKConfig+0x416>
 8004e1e:	2b30      	cmp	r3, #48	@ 0x30
 8004e20:	d819      	bhi.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004e22:	2b20      	cmp	r3, #32
 8004e24:	d00c      	beq.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8004e26:	2b20      	cmp	r3, #32
 8004e28:	d815      	bhi.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d019      	beq.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8004e2e:	2b10      	cmp	r3, #16
 8004e30:	d111      	bne.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e32:	4b77      	ldr	r3, [pc, #476]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e36:	4a76      	ldr	r2, [pc, #472]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e3c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004e3e:	e011      	b.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004e40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e44:	3308      	adds	r3, #8
 8004e46:	2102      	movs	r1, #2
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f002 f997 	bl	800717c <RCCEx_PLL2_Config>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004e54:	e006      	b.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004e56:	2301      	movs	r3, #1
 8004e58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e5c:	e002      	b.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004e5e:	bf00      	nop
 8004e60:	e000      	b.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004e62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d10a      	bne.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004e6c:	4b68      	ldr	r3, [pc, #416]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e70:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004e74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e7a:	4a65      	ldr	r2, [pc, #404]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e7c:	430b      	orrs	r3, r1
 8004e7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004e80:	e003      	b.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004e8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e92:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004e96:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004ea0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004ea4:	460b      	mov	r3, r1
 8004ea6:	4313      	orrs	r3, r2
 8004ea8:	d051      	beq.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004eaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004eb0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004eb4:	d035      	beq.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8004eb6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004eba:	d82e      	bhi.n	8004f1a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004ebc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004ec0:	d031      	beq.n	8004f26 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8004ec2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004ec6:	d828      	bhi.n	8004f1a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004ec8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ecc:	d01a      	beq.n	8004f04 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8004ece:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ed2:	d822      	bhi.n	8004f1a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d003      	beq.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8004ed8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004edc:	d007      	beq.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8004ede:	e01c      	b.n	8004f1a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ee0:	4b4b      	ldr	r3, [pc, #300]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004ee2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ee4:	4a4a      	ldr	r2, [pc, #296]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004ee6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004eea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004eec:	e01c      	b.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004eee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ef2:	3308      	adds	r3, #8
 8004ef4:	2100      	movs	r1, #0
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	f002 f940 	bl	800717c <RCCEx_PLL2_Config>
 8004efc:	4603      	mov	r3, r0
 8004efe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004f02:	e011      	b.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004f04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f08:	3328      	adds	r3, #40	@ 0x28
 8004f0a:	2100      	movs	r1, #0
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	f002 f9e7 	bl	80072e0 <RCCEx_PLL3_Config>
 8004f12:	4603      	mov	r3, r0
 8004f14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004f18:	e006      	b.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f20:	e002      	b.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004f22:	bf00      	nop
 8004f24:	e000      	b.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004f26:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d10a      	bne.n	8004f46 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004f30:	4b37      	ldr	r3, [pc, #220]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f34:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004f38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f3e:	4a34      	ldr	r2, [pc, #208]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f40:	430b      	orrs	r3, r1
 8004f42:	6513      	str	r3, [r2, #80]	@ 0x50
 8004f44:	e003      	b.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f4a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004f4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f56:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004f5a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004f5e:	2300      	movs	r3, #0
 8004f60:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004f64:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004f68:	460b      	mov	r3, r1
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	d056      	beq.n	800501c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004f6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004f74:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004f78:	d033      	beq.n	8004fe2 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8004f7a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004f7e:	d82c      	bhi.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004f80:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004f84:	d02f      	beq.n	8004fe6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8004f86:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004f8a:	d826      	bhi.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004f8c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004f90:	d02b      	beq.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8004f92:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004f96:	d820      	bhi.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004f98:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f9c:	d012      	beq.n	8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8004f9e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004fa2:	d81a      	bhi.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d022      	beq.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8004fa8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fac:	d115      	bne.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004fae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fb2:	3308      	adds	r3, #8
 8004fb4:	2101      	movs	r1, #1
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	f002 f8e0 	bl	800717c <RCCEx_PLL2_Config>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004fc2:	e015      	b.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004fc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fc8:	3328      	adds	r3, #40	@ 0x28
 8004fca:	2101      	movs	r1, #1
 8004fcc:	4618      	mov	r0, r3
 8004fce:	f002 f987 	bl	80072e0 <RCCEx_PLL3_Config>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004fd8:	e00a      	b.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004fda:	2301      	movs	r3, #1
 8004fdc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004fe0:	e006      	b.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004fe2:	bf00      	nop
 8004fe4:	e004      	b.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004fe6:	bf00      	nop
 8004fe8:	e002      	b.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004fea:	bf00      	nop
 8004fec:	e000      	b.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004fee:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ff0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d10d      	bne.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004ff8:	4b05      	ldr	r3, [pc, #20]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004ffa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ffc:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005000:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005004:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005006:	4a02      	ldr	r2, [pc, #8]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005008:	430b      	orrs	r3, r1
 800500a:	6513      	str	r3, [r2, #80]	@ 0x50
 800500c:	e006      	b.n	800501c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800500e:	bf00      	nop
 8005010:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005014:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005018:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800501c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005024:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005028:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800502c:	2300      	movs	r3, #0
 800502e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005032:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8005036:	460b      	mov	r3, r1
 8005038:	4313      	orrs	r3, r2
 800503a:	d055      	beq.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800503c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005040:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005044:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005048:	d033      	beq.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800504a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800504e:	d82c      	bhi.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005050:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005054:	d02f      	beq.n	80050b6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8005056:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800505a:	d826      	bhi.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x662>
 800505c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005060:	d02b      	beq.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0x672>
 8005062:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005066:	d820      	bhi.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005068:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800506c:	d012      	beq.n	8005094 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800506e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005072:	d81a      	bhi.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005074:	2b00      	cmp	r3, #0
 8005076:	d022      	beq.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x676>
 8005078:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800507c:	d115      	bne.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800507e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005082:	3308      	adds	r3, #8
 8005084:	2101      	movs	r1, #1
 8005086:	4618      	mov	r0, r3
 8005088:	f002 f878 	bl	800717c <RCCEx_PLL2_Config>
 800508c:	4603      	mov	r3, r0
 800508e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005092:	e015      	b.n	80050c0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005094:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005098:	3328      	adds	r3, #40	@ 0x28
 800509a:	2101      	movs	r1, #1
 800509c:	4618      	mov	r0, r3
 800509e:	f002 f91f 	bl	80072e0 <RCCEx_PLL3_Config>
 80050a2:	4603      	mov	r3, r0
 80050a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80050a8:	e00a      	b.n	80050c0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80050aa:	2301      	movs	r3, #1
 80050ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80050b0:	e006      	b.n	80050c0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80050b2:	bf00      	nop
 80050b4:	e004      	b.n	80050c0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80050b6:	bf00      	nop
 80050b8:	e002      	b.n	80050c0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80050ba:	bf00      	nop
 80050bc:	e000      	b.n	80050c0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80050be:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d10b      	bne.n	80050e0 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80050c8:	4ba3      	ldr	r3, [pc, #652]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80050ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050cc:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80050d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050d4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80050d8:	4a9f      	ldr	r2, [pc, #636]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80050da:	430b      	orrs	r3, r1
 80050dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80050de:	e003      	b.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80050e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050f0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80050f4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80050f8:	2300      	movs	r3, #0
 80050fa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80050fe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005102:	460b      	mov	r3, r1
 8005104:	4313      	orrs	r3, r2
 8005106:	d037      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8005108:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800510c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800510e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005112:	d00e      	beq.n	8005132 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8005114:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005118:	d816      	bhi.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800511a:	2b00      	cmp	r3, #0
 800511c:	d018      	beq.n	8005150 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800511e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005122:	d111      	bne.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005124:	4b8c      	ldr	r3, [pc, #560]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005128:	4a8b      	ldr	r2, [pc, #556]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800512a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800512e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005130:	e00f      	b.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005132:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005136:	3308      	adds	r3, #8
 8005138:	2101      	movs	r1, #1
 800513a:	4618      	mov	r0, r3
 800513c:	f002 f81e 	bl	800717c <RCCEx_PLL2_Config>
 8005140:	4603      	mov	r3, r0
 8005142:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005146:	e004      	b.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005148:	2301      	movs	r3, #1
 800514a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800514e:	e000      	b.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8005150:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005152:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005156:	2b00      	cmp	r3, #0
 8005158:	d10a      	bne.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800515a:	4b7f      	ldr	r3, [pc, #508]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800515c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800515e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005162:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005166:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005168:	4a7b      	ldr	r2, [pc, #492]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800516a:	430b      	orrs	r3, r1
 800516c:	6513      	str	r3, [r2, #80]	@ 0x50
 800516e:	e003      	b.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005170:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005174:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005178:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800517c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005180:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005184:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005188:	2300      	movs	r3, #0
 800518a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800518e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8005192:	460b      	mov	r3, r1
 8005194:	4313      	orrs	r3, r2
 8005196:	d039      	beq.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8005198:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800519c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800519e:	2b03      	cmp	r3, #3
 80051a0:	d81c      	bhi.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x794>
 80051a2:	a201      	add	r2, pc, #4	@ (adr r2, 80051a8 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80051a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051a8:	080051e5 	.word	0x080051e5
 80051ac:	080051b9 	.word	0x080051b9
 80051b0:	080051c7 	.word	0x080051c7
 80051b4:	080051e5 	.word	0x080051e5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80051b8:	4b67      	ldr	r3, [pc, #412]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80051ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051bc:	4a66      	ldr	r2, [pc, #408]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80051be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80051c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80051c4:	e00f      	b.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80051c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051ca:	3308      	adds	r3, #8
 80051cc:	2102      	movs	r1, #2
 80051ce:	4618      	mov	r0, r3
 80051d0:	f001 ffd4 	bl	800717c <RCCEx_PLL2_Config>
 80051d4:	4603      	mov	r3, r0
 80051d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80051da:	e004      	b.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80051dc:	2301      	movs	r3, #1
 80051de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80051e2:	e000      	b.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80051e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d10a      	bne.n	8005204 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80051ee:	4b5a      	ldr	r3, [pc, #360]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80051f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051f2:	f023 0103 	bic.w	r1, r3, #3
 80051f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051fc:	4a56      	ldr	r2, [pc, #344]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80051fe:	430b      	orrs	r3, r1
 8005200:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005202:	e003      	b.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005204:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005208:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800520c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005214:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005218:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800521c:	2300      	movs	r3, #0
 800521e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005222:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8005226:	460b      	mov	r3, r1
 8005228:	4313      	orrs	r3, r2
 800522a:	f000 809f 	beq.w	800536c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800522e:	4b4b      	ldr	r3, [pc, #300]	@ (800535c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	4a4a      	ldr	r2, [pc, #296]	@ (800535c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005234:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005238:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800523a:	f7fc f989 	bl	8001550 <HAL_GetTick>
 800523e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005242:	e00b      	b.n	800525c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005244:	f7fc f984 	bl	8001550 <HAL_GetTick>
 8005248:	4602      	mov	r2, r0
 800524a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800524e:	1ad3      	subs	r3, r2, r3
 8005250:	2b64      	cmp	r3, #100	@ 0x64
 8005252:	d903      	bls.n	800525c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8005254:	2303      	movs	r3, #3
 8005256:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800525a:	e005      	b.n	8005268 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800525c:	4b3f      	ldr	r3, [pc, #252]	@ (800535c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005264:	2b00      	cmp	r3, #0
 8005266:	d0ed      	beq.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8005268:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800526c:	2b00      	cmp	r3, #0
 800526e:	d179      	bne.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005270:	4b39      	ldr	r3, [pc, #228]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005272:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005274:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005278:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800527c:	4053      	eors	r3, r2
 800527e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005282:	2b00      	cmp	r3, #0
 8005284:	d015      	beq.n	80052b2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005286:	4b34      	ldr	r3, [pc, #208]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005288:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800528a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800528e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005292:	4b31      	ldr	r3, [pc, #196]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005294:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005296:	4a30      	ldr	r2, [pc, #192]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005298:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800529c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800529e:	4b2e      	ldr	r3, [pc, #184]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052a2:	4a2d      	ldr	r2, [pc, #180]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80052a8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80052aa:	4a2b      	ldr	r2, [pc, #172]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052ac:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80052b0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80052b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052b6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80052ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80052be:	d118      	bne.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052c0:	f7fc f946 	bl	8001550 <HAL_GetTick>
 80052c4:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80052c8:	e00d      	b.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052ca:	f7fc f941 	bl	8001550 <HAL_GetTick>
 80052ce:	4602      	mov	r2, r0
 80052d0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80052d4:	1ad2      	subs	r2, r2, r3
 80052d6:	f241 3388 	movw	r3, #5000	@ 0x1388
 80052da:	429a      	cmp	r2, r3
 80052dc:	d903      	bls.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80052de:	2303      	movs	r3, #3
 80052e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80052e4:	e005      	b.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80052e6:	4b1c      	ldr	r3, [pc, #112]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052ea:	f003 0302 	and.w	r3, r3, #2
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d0eb      	beq.n	80052ca <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80052f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d129      	bne.n	800534e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80052fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052fe:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005302:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005306:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800530a:	d10e      	bne.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800530c:	4b12      	ldr	r3, [pc, #72]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800530e:	691b      	ldr	r3, [r3, #16]
 8005310:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005314:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005318:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800531c:	091a      	lsrs	r2, r3, #4
 800531e:	4b10      	ldr	r3, [pc, #64]	@ (8005360 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8005320:	4013      	ands	r3, r2
 8005322:	4a0d      	ldr	r2, [pc, #52]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005324:	430b      	orrs	r3, r1
 8005326:	6113      	str	r3, [r2, #16]
 8005328:	e005      	b.n	8005336 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800532a:	4b0b      	ldr	r3, [pc, #44]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800532c:	691b      	ldr	r3, [r3, #16]
 800532e:	4a0a      	ldr	r2, [pc, #40]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005330:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005334:	6113      	str	r3, [r2, #16]
 8005336:	4b08      	ldr	r3, [pc, #32]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005338:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800533a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800533e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005342:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005346:	4a04      	ldr	r2, [pc, #16]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005348:	430b      	orrs	r3, r1
 800534a:	6713      	str	r3, [r2, #112]	@ 0x70
 800534c:	e00e      	b.n	800536c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800534e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005352:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8005356:	e009      	b.n	800536c <HAL_RCCEx_PeriphCLKConfig+0x924>
 8005358:	58024400 	.word	0x58024400
 800535c:	58024800 	.word	0x58024800
 8005360:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005364:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005368:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800536c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005374:	f002 0301 	and.w	r3, r2, #1
 8005378:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800537c:	2300      	movs	r3, #0
 800537e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005382:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005386:	460b      	mov	r3, r1
 8005388:	4313      	orrs	r3, r2
 800538a:	f000 8089 	beq.w	80054a0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800538e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005392:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005394:	2b28      	cmp	r3, #40	@ 0x28
 8005396:	d86b      	bhi.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8005398:	a201      	add	r2, pc, #4	@ (adr r2, 80053a0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800539a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800539e:	bf00      	nop
 80053a0:	08005479 	.word	0x08005479
 80053a4:	08005471 	.word	0x08005471
 80053a8:	08005471 	.word	0x08005471
 80053ac:	08005471 	.word	0x08005471
 80053b0:	08005471 	.word	0x08005471
 80053b4:	08005471 	.word	0x08005471
 80053b8:	08005471 	.word	0x08005471
 80053bc:	08005471 	.word	0x08005471
 80053c0:	08005445 	.word	0x08005445
 80053c4:	08005471 	.word	0x08005471
 80053c8:	08005471 	.word	0x08005471
 80053cc:	08005471 	.word	0x08005471
 80053d0:	08005471 	.word	0x08005471
 80053d4:	08005471 	.word	0x08005471
 80053d8:	08005471 	.word	0x08005471
 80053dc:	08005471 	.word	0x08005471
 80053e0:	0800545b 	.word	0x0800545b
 80053e4:	08005471 	.word	0x08005471
 80053e8:	08005471 	.word	0x08005471
 80053ec:	08005471 	.word	0x08005471
 80053f0:	08005471 	.word	0x08005471
 80053f4:	08005471 	.word	0x08005471
 80053f8:	08005471 	.word	0x08005471
 80053fc:	08005471 	.word	0x08005471
 8005400:	08005479 	.word	0x08005479
 8005404:	08005471 	.word	0x08005471
 8005408:	08005471 	.word	0x08005471
 800540c:	08005471 	.word	0x08005471
 8005410:	08005471 	.word	0x08005471
 8005414:	08005471 	.word	0x08005471
 8005418:	08005471 	.word	0x08005471
 800541c:	08005471 	.word	0x08005471
 8005420:	08005479 	.word	0x08005479
 8005424:	08005471 	.word	0x08005471
 8005428:	08005471 	.word	0x08005471
 800542c:	08005471 	.word	0x08005471
 8005430:	08005471 	.word	0x08005471
 8005434:	08005471 	.word	0x08005471
 8005438:	08005471 	.word	0x08005471
 800543c:	08005471 	.word	0x08005471
 8005440:	08005479 	.word	0x08005479
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005444:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005448:	3308      	adds	r3, #8
 800544a:	2101      	movs	r1, #1
 800544c:	4618      	mov	r0, r3
 800544e:	f001 fe95 	bl	800717c <RCCEx_PLL2_Config>
 8005452:	4603      	mov	r3, r0
 8005454:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005458:	e00f      	b.n	800547a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800545a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800545e:	3328      	adds	r3, #40	@ 0x28
 8005460:	2101      	movs	r1, #1
 8005462:	4618      	mov	r0, r3
 8005464:	f001 ff3c 	bl	80072e0 <RCCEx_PLL3_Config>
 8005468:	4603      	mov	r3, r0
 800546a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800546e:	e004      	b.n	800547a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005470:	2301      	movs	r3, #1
 8005472:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005476:	e000      	b.n	800547a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8005478:	bf00      	nop
    }

    if (ret == HAL_OK)
 800547a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800547e:	2b00      	cmp	r3, #0
 8005480:	d10a      	bne.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005482:	4bbf      	ldr	r3, [pc, #764]	@ (8005780 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005484:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005486:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800548a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800548e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005490:	4abb      	ldr	r2, [pc, #748]	@ (8005780 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005492:	430b      	orrs	r3, r1
 8005494:	6553      	str	r3, [r2, #84]	@ 0x54
 8005496:	e003      	b.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005498:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800549c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80054a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054a8:	f002 0302 	and.w	r3, r2, #2
 80054ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80054b0:	2300      	movs	r3, #0
 80054b2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80054b6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80054ba:	460b      	mov	r3, r1
 80054bc:	4313      	orrs	r3, r2
 80054be:	d041      	beq.n	8005544 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80054c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80054c6:	2b05      	cmp	r3, #5
 80054c8:	d824      	bhi.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80054ca:	a201      	add	r2, pc, #4	@ (adr r2, 80054d0 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80054cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054d0:	0800551d 	.word	0x0800551d
 80054d4:	080054e9 	.word	0x080054e9
 80054d8:	080054ff 	.word	0x080054ff
 80054dc:	0800551d 	.word	0x0800551d
 80054e0:	0800551d 	.word	0x0800551d
 80054e4:	0800551d 	.word	0x0800551d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80054e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054ec:	3308      	adds	r3, #8
 80054ee:	2101      	movs	r1, #1
 80054f0:	4618      	mov	r0, r3
 80054f2:	f001 fe43 	bl	800717c <RCCEx_PLL2_Config>
 80054f6:	4603      	mov	r3, r0
 80054f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80054fc:	e00f      	b.n	800551e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80054fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005502:	3328      	adds	r3, #40	@ 0x28
 8005504:	2101      	movs	r1, #1
 8005506:	4618      	mov	r0, r3
 8005508:	f001 feea 	bl	80072e0 <RCCEx_PLL3_Config>
 800550c:	4603      	mov	r3, r0
 800550e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005512:	e004      	b.n	800551e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005514:	2301      	movs	r3, #1
 8005516:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800551a:	e000      	b.n	800551e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800551c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800551e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005522:	2b00      	cmp	r3, #0
 8005524:	d10a      	bne.n	800553c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005526:	4b96      	ldr	r3, [pc, #600]	@ (8005780 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005528:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800552a:	f023 0107 	bic.w	r1, r3, #7
 800552e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005532:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005534:	4a92      	ldr	r2, [pc, #584]	@ (8005780 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005536:	430b      	orrs	r3, r1
 8005538:	6553      	str	r3, [r2, #84]	@ 0x54
 800553a:	e003      	b.n	8005544 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800553c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005540:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005544:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800554c:	f002 0304 	and.w	r3, r2, #4
 8005550:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005554:	2300      	movs	r3, #0
 8005556:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800555a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800555e:	460b      	mov	r3, r1
 8005560:	4313      	orrs	r3, r2
 8005562:	d044      	beq.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005564:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005568:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800556c:	2b05      	cmp	r3, #5
 800556e:	d825      	bhi.n	80055bc <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8005570:	a201      	add	r2, pc, #4	@ (adr r2, 8005578 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8005572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005576:	bf00      	nop
 8005578:	080055c5 	.word	0x080055c5
 800557c:	08005591 	.word	0x08005591
 8005580:	080055a7 	.word	0x080055a7
 8005584:	080055c5 	.word	0x080055c5
 8005588:	080055c5 	.word	0x080055c5
 800558c:	080055c5 	.word	0x080055c5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005590:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005594:	3308      	adds	r3, #8
 8005596:	2101      	movs	r1, #1
 8005598:	4618      	mov	r0, r3
 800559a:	f001 fdef 	bl	800717c <RCCEx_PLL2_Config>
 800559e:	4603      	mov	r3, r0
 80055a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80055a4:	e00f      	b.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80055a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055aa:	3328      	adds	r3, #40	@ 0x28
 80055ac:	2101      	movs	r1, #1
 80055ae:	4618      	mov	r0, r3
 80055b0:	f001 fe96 	bl	80072e0 <RCCEx_PLL3_Config>
 80055b4:	4603      	mov	r3, r0
 80055b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80055ba:	e004      	b.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80055bc:	2301      	movs	r3, #1
 80055be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80055c2:	e000      	b.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80055c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d10b      	bne.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80055ce:	4b6c      	ldr	r3, [pc, #432]	@ (8005780 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80055d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055d2:	f023 0107 	bic.w	r1, r3, #7
 80055d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80055de:	4a68      	ldr	r2, [pc, #416]	@ (8005780 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80055e0:	430b      	orrs	r3, r1
 80055e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80055e4:	e003      	b.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80055ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055f6:	f002 0320 	and.w	r3, r2, #32
 80055fa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80055fe:	2300      	movs	r3, #0
 8005600:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005604:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005608:	460b      	mov	r3, r1
 800560a:	4313      	orrs	r3, r2
 800560c:	d055      	beq.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800560e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005612:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005616:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800561a:	d033      	beq.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800561c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005620:	d82c      	bhi.n	800567c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005622:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005626:	d02f      	beq.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8005628:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800562c:	d826      	bhi.n	800567c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800562e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005632:	d02b      	beq.n	800568c <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8005634:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005638:	d820      	bhi.n	800567c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800563a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800563e:	d012      	beq.n	8005666 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8005640:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005644:	d81a      	bhi.n	800567c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005646:	2b00      	cmp	r3, #0
 8005648:	d022      	beq.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800564a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800564e:	d115      	bne.n	800567c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005650:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005654:	3308      	adds	r3, #8
 8005656:	2100      	movs	r1, #0
 8005658:	4618      	mov	r0, r3
 800565a:	f001 fd8f 	bl	800717c <RCCEx_PLL2_Config>
 800565e:	4603      	mov	r3, r0
 8005660:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005664:	e015      	b.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005666:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800566a:	3328      	adds	r3, #40	@ 0x28
 800566c:	2102      	movs	r1, #2
 800566e:	4618      	mov	r0, r3
 8005670:	f001 fe36 	bl	80072e0 <RCCEx_PLL3_Config>
 8005674:	4603      	mov	r3, r0
 8005676:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800567a:	e00a      	b.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800567c:	2301      	movs	r3, #1
 800567e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005682:	e006      	b.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005684:	bf00      	nop
 8005686:	e004      	b.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005688:	bf00      	nop
 800568a:	e002      	b.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800568c:	bf00      	nop
 800568e:	e000      	b.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005690:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005692:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005696:	2b00      	cmp	r3, #0
 8005698:	d10b      	bne.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800569a:	4b39      	ldr	r3, [pc, #228]	@ (8005780 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800569c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800569e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80056a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056aa:	4a35      	ldr	r2, [pc, #212]	@ (8005780 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80056ac:	430b      	orrs	r3, r1
 80056ae:	6553      	str	r3, [r2, #84]	@ 0x54
 80056b0:	e003      	b.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80056ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056c2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80056c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80056ca:	2300      	movs	r3, #0
 80056cc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80056d0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80056d4:	460b      	mov	r3, r1
 80056d6:	4313      	orrs	r3, r2
 80056d8:	d058      	beq.n	800578c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80056da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056de:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80056e2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80056e6:	d033      	beq.n	8005750 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80056e8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80056ec:	d82c      	bhi.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80056ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056f2:	d02f      	beq.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80056f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056f8:	d826      	bhi.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80056fa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80056fe:	d02b      	beq.n	8005758 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005700:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005704:	d820      	bhi.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005706:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800570a:	d012      	beq.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800570c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005710:	d81a      	bhi.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005712:	2b00      	cmp	r3, #0
 8005714:	d022      	beq.n	800575c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8005716:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800571a:	d115      	bne.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800571c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005720:	3308      	adds	r3, #8
 8005722:	2100      	movs	r1, #0
 8005724:	4618      	mov	r0, r3
 8005726:	f001 fd29 	bl	800717c <RCCEx_PLL2_Config>
 800572a:	4603      	mov	r3, r0
 800572c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005730:	e015      	b.n	800575e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005732:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005736:	3328      	adds	r3, #40	@ 0x28
 8005738:	2102      	movs	r1, #2
 800573a:	4618      	mov	r0, r3
 800573c:	f001 fdd0 	bl	80072e0 <RCCEx_PLL3_Config>
 8005740:	4603      	mov	r3, r0
 8005742:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005746:	e00a      	b.n	800575e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800574e:	e006      	b.n	800575e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005750:	bf00      	nop
 8005752:	e004      	b.n	800575e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005754:	bf00      	nop
 8005756:	e002      	b.n	800575e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005758:	bf00      	nop
 800575a:	e000      	b.n	800575e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800575c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800575e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005762:	2b00      	cmp	r3, #0
 8005764:	d10e      	bne.n	8005784 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005766:	4b06      	ldr	r3, [pc, #24]	@ (8005780 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005768:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800576a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800576e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005772:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005776:	4a02      	ldr	r2, [pc, #8]	@ (8005780 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005778:	430b      	orrs	r3, r1
 800577a:	6593      	str	r3, [r2, #88]	@ 0x58
 800577c:	e006      	b.n	800578c <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800577e:	bf00      	nop
 8005780:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005784:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005788:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800578c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005794:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005798:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800579c:	2300      	movs	r3, #0
 800579e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80057a2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80057a6:	460b      	mov	r3, r1
 80057a8:	4313      	orrs	r3, r2
 80057aa:	d055      	beq.n	8005858 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80057ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057b0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80057b4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80057b8:	d033      	beq.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80057ba:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80057be:	d82c      	bhi.n	800581a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80057c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057c4:	d02f      	beq.n	8005826 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80057c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057ca:	d826      	bhi.n	800581a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80057cc:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80057d0:	d02b      	beq.n	800582a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80057d2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80057d6:	d820      	bhi.n	800581a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80057d8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80057dc:	d012      	beq.n	8005804 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80057de:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80057e2:	d81a      	bhi.n	800581a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d022      	beq.n	800582e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80057e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057ec:	d115      	bne.n	800581a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80057ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057f2:	3308      	adds	r3, #8
 80057f4:	2100      	movs	r1, #0
 80057f6:	4618      	mov	r0, r3
 80057f8:	f001 fcc0 	bl	800717c <RCCEx_PLL2_Config>
 80057fc:	4603      	mov	r3, r0
 80057fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005802:	e015      	b.n	8005830 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005804:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005808:	3328      	adds	r3, #40	@ 0x28
 800580a:	2102      	movs	r1, #2
 800580c:	4618      	mov	r0, r3
 800580e:	f001 fd67 	bl	80072e0 <RCCEx_PLL3_Config>
 8005812:	4603      	mov	r3, r0
 8005814:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005818:	e00a      	b.n	8005830 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800581a:	2301      	movs	r3, #1
 800581c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005820:	e006      	b.n	8005830 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005822:	bf00      	nop
 8005824:	e004      	b.n	8005830 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005826:	bf00      	nop
 8005828:	e002      	b.n	8005830 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800582a:	bf00      	nop
 800582c:	e000      	b.n	8005830 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800582e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005830:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005834:	2b00      	cmp	r3, #0
 8005836:	d10b      	bne.n	8005850 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005838:	4ba1      	ldr	r3, [pc, #644]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800583a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800583c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005840:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005844:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005848:	4a9d      	ldr	r2, [pc, #628]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800584a:	430b      	orrs	r3, r1
 800584c:	6593      	str	r3, [r2, #88]	@ 0x58
 800584e:	e003      	b.n	8005858 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005850:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005854:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005858:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800585c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005860:	f002 0308 	and.w	r3, r2, #8
 8005864:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005868:	2300      	movs	r3, #0
 800586a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800586e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005872:	460b      	mov	r3, r1
 8005874:	4313      	orrs	r3, r2
 8005876:	d01e      	beq.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8005878:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800587c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005880:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005884:	d10c      	bne.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005886:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800588a:	3328      	adds	r3, #40	@ 0x28
 800588c:	2102      	movs	r1, #2
 800588e:	4618      	mov	r0, r3
 8005890:	f001 fd26 	bl	80072e0 <RCCEx_PLL3_Config>
 8005894:	4603      	mov	r3, r0
 8005896:	2b00      	cmp	r3, #0
 8005898:	d002      	beq.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800589a:	2301      	movs	r3, #1
 800589c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80058a0:	4b87      	ldr	r3, [pc, #540]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80058a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058a4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80058a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80058b0:	4a83      	ldr	r2, [pc, #524]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80058b2:	430b      	orrs	r3, r1
 80058b4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80058b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058be:	f002 0310 	and.w	r3, r2, #16
 80058c2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80058c6:	2300      	movs	r3, #0
 80058c8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80058cc:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80058d0:	460b      	mov	r3, r1
 80058d2:	4313      	orrs	r3, r2
 80058d4:	d01e      	beq.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80058d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058da:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80058de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80058e2:	d10c      	bne.n	80058fe <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80058e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058e8:	3328      	adds	r3, #40	@ 0x28
 80058ea:	2102      	movs	r1, #2
 80058ec:	4618      	mov	r0, r3
 80058ee:	f001 fcf7 	bl	80072e0 <RCCEx_PLL3_Config>
 80058f2:	4603      	mov	r3, r0
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d002      	beq.n	80058fe <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80058f8:	2301      	movs	r3, #1
 80058fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80058fe:	4b70      	ldr	r3, [pc, #448]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005902:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005906:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800590a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800590e:	4a6c      	ldr	r2, [pc, #432]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005910:	430b      	orrs	r3, r1
 8005912:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005914:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800591c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005920:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005924:	2300      	movs	r3, #0
 8005926:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800592a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800592e:	460b      	mov	r3, r1
 8005930:	4313      	orrs	r3, r2
 8005932:	d03e      	beq.n	80059b2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005934:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005938:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800593c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005940:	d022      	beq.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8005942:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005946:	d81b      	bhi.n	8005980 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8005948:	2b00      	cmp	r3, #0
 800594a:	d003      	beq.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800594c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005950:	d00b      	beq.n	800596a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8005952:	e015      	b.n	8005980 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005954:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005958:	3308      	adds	r3, #8
 800595a:	2100      	movs	r1, #0
 800595c:	4618      	mov	r0, r3
 800595e:	f001 fc0d 	bl	800717c <RCCEx_PLL2_Config>
 8005962:	4603      	mov	r3, r0
 8005964:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005968:	e00f      	b.n	800598a <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800596a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800596e:	3328      	adds	r3, #40	@ 0x28
 8005970:	2102      	movs	r1, #2
 8005972:	4618      	mov	r0, r3
 8005974:	f001 fcb4 	bl	80072e0 <RCCEx_PLL3_Config>
 8005978:	4603      	mov	r3, r0
 800597a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800597e:	e004      	b.n	800598a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005980:	2301      	movs	r3, #1
 8005982:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005986:	e000      	b.n	800598a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8005988:	bf00      	nop
    }

    if (ret == HAL_OK)
 800598a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800598e:	2b00      	cmp	r3, #0
 8005990:	d10b      	bne.n	80059aa <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005992:	4b4b      	ldr	r3, [pc, #300]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005994:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005996:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800599a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800599e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80059a2:	4a47      	ldr	r2, [pc, #284]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80059a4:	430b      	orrs	r3, r1
 80059a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80059a8:	e003      	b.n	80059b2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80059b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059ba:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80059be:	67bb      	str	r3, [r7, #120]	@ 0x78
 80059c0:	2300      	movs	r3, #0
 80059c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80059c4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80059c8:	460b      	mov	r3, r1
 80059ca:	4313      	orrs	r3, r2
 80059cc:	d03b      	beq.n	8005a46 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80059ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059d6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80059da:	d01f      	beq.n	8005a1c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80059dc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80059e0:	d818      	bhi.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80059e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80059e6:	d003      	beq.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80059e8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80059ec:	d007      	beq.n	80059fe <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80059ee:	e011      	b.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80059f0:	4b33      	ldr	r3, [pc, #204]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80059f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059f4:	4a32      	ldr	r2, [pc, #200]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80059f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80059fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80059fc:	e00f      	b.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80059fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a02:	3328      	adds	r3, #40	@ 0x28
 8005a04:	2101      	movs	r1, #1
 8005a06:	4618      	mov	r0, r3
 8005a08:	f001 fc6a 	bl	80072e0 <RCCEx_PLL3_Config>
 8005a0c:	4603      	mov	r3, r0
 8005a0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8005a12:	e004      	b.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a14:	2301      	movs	r3, #1
 8005a16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a1a:	e000      	b.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005a1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d10b      	bne.n	8005a3e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005a26:	4b26      	ldr	r3, [pc, #152]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a2a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005a2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a36:	4a22      	ldr	r2, [pc, #136]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a38:	430b      	orrs	r3, r1
 8005a3a:	6553      	str	r3, [r2, #84]	@ 0x54
 8005a3c:	e003      	b.n	8005a46 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a42:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005a46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a4e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005a52:	673b      	str	r3, [r7, #112]	@ 0x70
 8005a54:	2300      	movs	r3, #0
 8005a56:	677b      	str	r3, [r7, #116]	@ 0x74
 8005a58:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005a5c:	460b      	mov	r3, r1
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	d034      	beq.n	8005acc <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005a62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d003      	beq.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005a6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a70:	d007      	beq.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8005a72:	e011      	b.n	8005a98 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a74:	4b12      	ldr	r3, [pc, #72]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a78:	4a11      	ldr	r2, [pc, #68]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a7a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a7e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005a80:	e00e      	b.n	8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005a82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a86:	3308      	adds	r3, #8
 8005a88:	2102      	movs	r1, #2
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	f001 fb76 	bl	800717c <RCCEx_PLL2_Config>
 8005a90:	4603      	mov	r3, r0
 8005a92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005a96:	e003      	b.n	8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8005a98:	2301      	movs	r3, #1
 8005a9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a9e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005aa0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d10d      	bne.n	8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005aa8:	4b05      	ldr	r3, [pc, #20]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005aaa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005aac:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005ab0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ab4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ab6:	4a02      	ldr	r2, [pc, #8]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005ab8:	430b      	orrs	r3, r1
 8005aba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005abc:	e006      	b.n	8005acc <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8005abe:	bf00      	nop
 8005ac0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ac4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ac8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005acc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ad4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005ad8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005ada:	2300      	movs	r3, #0
 8005adc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005ade:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005ae2:	460b      	mov	r3, r1
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	d00c      	beq.n	8005b02 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005ae8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005aec:	3328      	adds	r3, #40	@ 0x28
 8005aee:	2102      	movs	r1, #2
 8005af0:	4618      	mov	r0, r3
 8005af2:	f001 fbf5 	bl	80072e0 <RCCEx_PLL3_Config>
 8005af6:	4603      	mov	r3, r0
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d002      	beq.n	8005b02 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005afc:	2301      	movs	r3, #1
 8005afe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005b02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b0a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005b0e:	663b      	str	r3, [r7, #96]	@ 0x60
 8005b10:	2300      	movs	r3, #0
 8005b12:	667b      	str	r3, [r7, #100]	@ 0x64
 8005b14:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005b18:	460b      	mov	r3, r1
 8005b1a:	4313      	orrs	r3, r2
 8005b1c:	d038      	beq.n	8005b90 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005b1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b26:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b2a:	d018      	beq.n	8005b5e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005b2c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b30:	d811      	bhi.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005b32:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b36:	d014      	beq.n	8005b62 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005b38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b3c:	d80b      	bhi.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d011      	beq.n	8005b66 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8005b42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b46:	d106      	bne.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b48:	4bc3      	ldr	r3, [pc, #780]	@ (8005e58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b4c:	4ac2      	ldr	r2, [pc, #776]	@ (8005e58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b4e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b52:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005b54:	e008      	b.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b56:	2301      	movs	r3, #1
 8005b58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005b5c:	e004      	b.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005b5e:	bf00      	nop
 8005b60:	e002      	b.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005b62:	bf00      	nop
 8005b64:	e000      	b.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005b66:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b68:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d10b      	bne.n	8005b88 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005b70:	4bb9      	ldr	r3, [pc, #740]	@ (8005e58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b74:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005b78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b80:	4ab5      	ldr	r2, [pc, #724]	@ (8005e58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b82:	430b      	orrs	r3, r1
 8005b84:	6553      	str	r3, [r2, #84]	@ 0x54
 8005b86:	e003      	b.n	8005b90 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b8c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005b90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b98:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005b9c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005ba2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005ba6:	460b      	mov	r3, r1
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	d009      	beq.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005bac:	4baa      	ldr	r3, [pc, #680]	@ (8005e58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005bae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bb0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005bb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bba:	4aa7      	ldr	r2, [pc, #668]	@ (8005e58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005bbc:	430b      	orrs	r3, r1
 8005bbe:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005bc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bc8:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005bcc:	653b      	str	r3, [r7, #80]	@ 0x50
 8005bce:	2300      	movs	r3, #0
 8005bd0:	657b      	str	r3, [r7, #84]	@ 0x54
 8005bd2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005bd6:	460b      	mov	r3, r1
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	d00a      	beq.n	8005bf2 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005bdc:	4b9e      	ldr	r3, [pc, #632]	@ (8005e58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005bde:	691b      	ldr	r3, [r3, #16]
 8005be0:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005be4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005be8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005bec:	4a9a      	ldr	r2, [pc, #616]	@ (8005e58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005bee:	430b      	orrs	r3, r1
 8005bf0:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005bf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bfa:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005bfe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c00:	2300      	movs	r3, #0
 8005c02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c04:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005c08:	460b      	mov	r3, r1
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	d009      	beq.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005c0e:	4b92      	ldr	r3, [pc, #584]	@ (8005e58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c12:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005c16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c1c:	4a8e      	ldr	r2, [pc, #568]	@ (8005e58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c1e:	430b      	orrs	r3, r1
 8005c20:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005c22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c2a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005c2e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c30:	2300      	movs	r3, #0
 8005c32:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c34:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005c38:	460b      	mov	r3, r1
 8005c3a:	4313      	orrs	r3, r2
 8005c3c:	d00e      	beq.n	8005c5c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005c3e:	4b86      	ldr	r3, [pc, #536]	@ (8005e58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c40:	691b      	ldr	r3, [r3, #16]
 8005c42:	4a85      	ldr	r2, [pc, #532]	@ (8005e58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c44:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005c48:	6113      	str	r3, [r2, #16]
 8005c4a:	4b83      	ldr	r3, [pc, #524]	@ (8005e58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c4c:	6919      	ldr	r1, [r3, #16]
 8005c4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c52:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005c56:	4a80      	ldr	r2, [pc, #512]	@ (8005e58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c58:	430b      	orrs	r3, r1
 8005c5a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005c5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c64:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005c68:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c6e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005c72:	460b      	mov	r3, r1
 8005c74:	4313      	orrs	r3, r2
 8005c76:	d009      	beq.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005c78:	4b77      	ldr	r3, [pc, #476]	@ (8005e58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c7c:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005c80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c86:	4a74      	ldr	r2, [pc, #464]	@ (8005e58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c88:	430b      	orrs	r3, r1
 8005c8a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005c8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c94:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005c98:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c9e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005ca2:	460b      	mov	r3, r1
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	d00a      	beq.n	8005cbe <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005ca8:	4b6b      	ldr	r3, [pc, #428]	@ (8005e58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005caa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cac:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005cb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005cb8:	4a67      	ldr	r2, [pc, #412]	@ (8005e58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005cba:	430b      	orrs	r3, r1
 8005cbc:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005cbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cc6:	2100      	movs	r1, #0
 8005cc8:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005cca:	f003 0301 	and.w	r3, r3, #1
 8005cce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005cd0:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005cd4:	460b      	mov	r3, r1
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	d011      	beq.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005cda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cde:	3308      	adds	r3, #8
 8005ce0:	2100      	movs	r1, #0
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	f001 fa4a 	bl	800717c <RCCEx_PLL2_Config>
 8005ce8:	4603      	mov	r3, r0
 8005cea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005cee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d003      	beq.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cf6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cfa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005cfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d06:	2100      	movs	r1, #0
 8005d08:	6239      	str	r1, [r7, #32]
 8005d0a:	f003 0302 	and.w	r3, r3, #2
 8005d0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d10:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005d14:	460b      	mov	r3, r1
 8005d16:	4313      	orrs	r3, r2
 8005d18:	d011      	beq.n	8005d3e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005d1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d1e:	3308      	adds	r3, #8
 8005d20:	2101      	movs	r1, #1
 8005d22:	4618      	mov	r0, r3
 8005d24:	f001 fa2a 	bl	800717c <RCCEx_PLL2_Config>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005d2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d003      	beq.n	8005d3e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d3a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005d3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d46:	2100      	movs	r1, #0
 8005d48:	61b9      	str	r1, [r7, #24]
 8005d4a:	f003 0304 	and.w	r3, r3, #4
 8005d4e:	61fb      	str	r3, [r7, #28]
 8005d50:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005d54:	460b      	mov	r3, r1
 8005d56:	4313      	orrs	r3, r2
 8005d58:	d011      	beq.n	8005d7e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005d5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d5e:	3308      	adds	r3, #8
 8005d60:	2102      	movs	r1, #2
 8005d62:	4618      	mov	r0, r3
 8005d64:	f001 fa0a 	bl	800717c <RCCEx_PLL2_Config>
 8005d68:	4603      	mov	r3, r0
 8005d6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005d6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d003      	beq.n	8005d7e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005d7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d86:	2100      	movs	r1, #0
 8005d88:	6139      	str	r1, [r7, #16]
 8005d8a:	f003 0308 	and.w	r3, r3, #8
 8005d8e:	617b      	str	r3, [r7, #20]
 8005d90:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005d94:	460b      	mov	r3, r1
 8005d96:	4313      	orrs	r3, r2
 8005d98:	d011      	beq.n	8005dbe <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005d9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d9e:	3328      	adds	r3, #40	@ 0x28
 8005da0:	2100      	movs	r1, #0
 8005da2:	4618      	mov	r0, r3
 8005da4:	f001 fa9c 	bl	80072e0 <RCCEx_PLL3_Config>
 8005da8:	4603      	mov	r3, r0
 8005daa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8005dae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d003      	beq.n	8005dbe <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005db6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005dbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dc6:	2100      	movs	r1, #0
 8005dc8:	60b9      	str	r1, [r7, #8]
 8005dca:	f003 0310 	and.w	r3, r3, #16
 8005dce:	60fb      	str	r3, [r7, #12]
 8005dd0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005dd4:	460b      	mov	r3, r1
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	d011      	beq.n	8005dfe <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005dda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dde:	3328      	adds	r3, #40	@ 0x28
 8005de0:	2101      	movs	r1, #1
 8005de2:	4618      	mov	r0, r3
 8005de4:	f001 fa7c 	bl	80072e0 <RCCEx_PLL3_Config>
 8005de8:	4603      	mov	r3, r0
 8005dea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005dee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d003      	beq.n	8005dfe <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005df6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dfa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005dfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e06:	2100      	movs	r1, #0
 8005e08:	6039      	str	r1, [r7, #0]
 8005e0a:	f003 0320 	and.w	r3, r3, #32
 8005e0e:	607b      	str	r3, [r7, #4]
 8005e10:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005e14:	460b      	mov	r3, r1
 8005e16:	4313      	orrs	r3, r2
 8005e18:	d011      	beq.n	8005e3e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005e1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e1e:	3328      	adds	r3, #40	@ 0x28
 8005e20:	2102      	movs	r1, #2
 8005e22:	4618      	mov	r0, r3
 8005e24:	f001 fa5c 	bl	80072e0 <RCCEx_PLL3_Config>
 8005e28:	4603      	mov	r3, r0
 8005e2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005e2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d003      	beq.n	8005e3e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e3a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8005e3e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d101      	bne.n	8005e4a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8005e46:	2300      	movs	r3, #0
 8005e48:	e000      	b.n	8005e4c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8005e4a:	2301      	movs	r3, #1
}
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8005e52:	46bd      	mov	sp, r7
 8005e54:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005e58:	58024400 	.word	0x58024400

08005e5c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b090      	sub	sp, #64	@ 0x40
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8005e66:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e6a:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8005e6e:	430b      	orrs	r3, r1
 8005e70:	f040 8094 	bne.w	8005f9c <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8005e74:	4b9e      	ldr	r3, [pc, #632]	@ (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005e76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e78:	f003 0307 	and.w	r3, r3, #7
 8005e7c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005e7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e80:	2b04      	cmp	r3, #4
 8005e82:	f200 8087 	bhi.w	8005f94 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8005e86:	a201      	add	r2, pc, #4	@ (adr r2, 8005e8c <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8005e88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e8c:	08005ea1 	.word	0x08005ea1
 8005e90:	08005ec9 	.word	0x08005ec9
 8005e94:	08005ef1 	.word	0x08005ef1
 8005e98:	08005f8d 	.word	0x08005f8d
 8005e9c:	08005f19 	.word	0x08005f19
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005ea0:	4b93      	ldr	r3, [pc, #588]	@ (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ea8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005eac:	d108      	bne.n	8005ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005eae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	f001 f810 	bl	8006ed8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005eb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005eba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005ebc:	f000 bd45 	b.w	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ec4:	f000 bd41 	b.w	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005ec8:	4b89      	ldr	r3, [pc, #548]	@ (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ed0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005ed4:	d108      	bne.n	8005ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005ed6:	f107 0318 	add.w	r3, r7, #24
 8005eda:	4618      	mov	r0, r3
 8005edc:	f000 fd54 	bl	8006988 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005ee0:	69bb      	ldr	r3, [r7, #24]
 8005ee2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005ee4:	f000 bd31 	b.w	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005ee8:	2300      	movs	r3, #0
 8005eea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005eec:	f000 bd2d 	b.w	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005ef0:	4b7f      	ldr	r3, [pc, #508]	@ (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005ef8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005efc:	d108      	bne.n	8005f10 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005efe:	f107 030c 	add.w	r3, r7, #12
 8005f02:	4618      	mov	r0, r3
 8005f04:	f000 fe94 	bl	8006c30 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005f0c:	f000 bd1d 	b.w	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005f10:	2300      	movs	r3, #0
 8005f12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f14:	f000 bd19 	b.w	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005f18:	4b75      	ldr	r3, [pc, #468]	@ (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005f1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f1c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005f20:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005f22:	4b73      	ldr	r3, [pc, #460]	@ (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f003 0304 	and.w	r3, r3, #4
 8005f2a:	2b04      	cmp	r3, #4
 8005f2c:	d10c      	bne.n	8005f48 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8005f2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d109      	bne.n	8005f48 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005f34:	4b6e      	ldr	r3, [pc, #440]	@ (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	08db      	lsrs	r3, r3, #3
 8005f3a:	f003 0303 	and.w	r3, r3, #3
 8005f3e:	4a6d      	ldr	r2, [pc, #436]	@ (80060f4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8005f40:	fa22 f303 	lsr.w	r3, r2, r3
 8005f44:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f46:	e01f      	b.n	8005f88 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005f48:	4b69      	ldr	r3, [pc, #420]	@ (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f54:	d106      	bne.n	8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8005f56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f58:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005f5c:	d102      	bne.n	8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005f5e:	4b66      	ldr	r3, [pc, #408]	@ (80060f8 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8005f60:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f62:	e011      	b.n	8005f88 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005f64:	4b62      	ldr	r3, [pc, #392]	@ (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f6c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f70:	d106      	bne.n	8005f80 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8005f72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f74:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f78:	d102      	bne.n	8005f80 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005f7a:	4b60      	ldr	r3, [pc, #384]	@ (80060fc <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8005f7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f7e:	e003      	b.n	8005f88 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005f80:	2300      	movs	r3, #0
 8005f82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005f84:	f000 bce1 	b.w	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005f88:	f000 bcdf 	b.w	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005f8c:	4b5c      	ldr	r3, [pc, #368]	@ (8006100 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8005f8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f90:	f000 bcdb 	b.w	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8005f94:	2300      	movs	r3, #0
 8005f96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f98:	f000 bcd7 	b.w	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8005f9c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005fa0:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8005fa4:	430b      	orrs	r3, r1
 8005fa6:	f040 80ad 	bne.w	8006104 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8005faa:	4b51      	ldr	r3, [pc, #324]	@ (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005fac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fae:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8005fb2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005fb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fb6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005fba:	d056      	beq.n	800606a <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8005fbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005fc2:	f200 8090 	bhi.w	80060e6 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8005fc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fc8:	2bc0      	cmp	r3, #192	@ 0xc0
 8005fca:	f000 8088 	beq.w	80060de <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8005fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fd0:	2bc0      	cmp	r3, #192	@ 0xc0
 8005fd2:	f200 8088 	bhi.w	80060e6 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8005fd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fd8:	2b80      	cmp	r3, #128	@ 0x80
 8005fda:	d032      	beq.n	8006042 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8005fdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fde:	2b80      	cmp	r3, #128	@ 0x80
 8005fe0:	f200 8081 	bhi.w	80060e6 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8005fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d003      	beq.n	8005ff2 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8005fea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fec:	2b40      	cmp	r3, #64	@ 0x40
 8005fee:	d014      	beq.n	800601a <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8005ff0:	e079      	b.n	80060e6 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005ff2:	4b3f      	ldr	r3, [pc, #252]	@ (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ffa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005ffe:	d108      	bne.n	8006012 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006000:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006004:	4618      	mov	r0, r3
 8006006:	f000 ff67 	bl	8006ed8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800600a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800600c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800600e:	f000 bc9c 	b.w	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006012:	2300      	movs	r3, #0
 8006014:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006016:	f000 bc98 	b.w	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800601a:	4b35      	ldr	r3, [pc, #212]	@ (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006022:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006026:	d108      	bne.n	800603a <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006028:	f107 0318 	add.w	r3, r7, #24
 800602c:	4618      	mov	r0, r3
 800602e:	f000 fcab 	bl	8006988 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006032:	69bb      	ldr	r3, [r7, #24]
 8006034:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006036:	f000 bc88 	b.w	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800603a:	2300      	movs	r3, #0
 800603c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800603e:	f000 bc84 	b.w	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006042:	4b2b      	ldr	r3, [pc, #172]	@ (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800604a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800604e:	d108      	bne.n	8006062 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006050:	f107 030c 	add.w	r3, r7, #12
 8006054:	4618      	mov	r0, r3
 8006056:	f000 fdeb 	bl	8006c30 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800605e:	f000 bc74 	b.w	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006062:	2300      	movs	r3, #0
 8006064:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006066:	f000 bc70 	b.w	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800606a:	4b21      	ldr	r3, [pc, #132]	@ (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800606c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800606e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006072:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006074:	4b1e      	ldr	r3, [pc, #120]	@ (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f003 0304 	and.w	r3, r3, #4
 800607c:	2b04      	cmp	r3, #4
 800607e:	d10c      	bne.n	800609a <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8006080:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006082:	2b00      	cmp	r3, #0
 8006084:	d109      	bne.n	800609a <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006086:	4b1a      	ldr	r3, [pc, #104]	@ (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	08db      	lsrs	r3, r3, #3
 800608c:	f003 0303 	and.w	r3, r3, #3
 8006090:	4a18      	ldr	r2, [pc, #96]	@ (80060f4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006092:	fa22 f303 	lsr.w	r3, r2, r3
 8006096:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006098:	e01f      	b.n	80060da <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800609a:	4b15      	ldr	r3, [pc, #84]	@ (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80060a6:	d106      	bne.n	80060b6 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 80060a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80060ae:	d102      	bne.n	80060b6 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80060b0:	4b11      	ldr	r3, [pc, #68]	@ (80060f8 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80060b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80060b4:	e011      	b.n	80060da <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80060b6:	4b0e      	ldr	r3, [pc, #56]	@ (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060be:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80060c2:	d106      	bne.n	80060d2 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 80060c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80060ca:	d102      	bne.n	80060d2 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80060cc:	4b0b      	ldr	r3, [pc, #44]	@ (80060fc <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80060ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80060d0:	e003      	b.n	80060da <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80060d2:	2300      	movs	r3, #0
 80060d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80060d6:	f000 bc38 	b.w	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80060da:	f000 bc36 	b.w	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80060de:	4b08      	ldr	r3, [pc, #32]	@ (8006100 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80060e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80060e2:	f000 bc32 	b.w	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80060e6:	2300      	movs	r3, #0
 80060e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80060ea:	f000 bc2e 	b.w	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80060ee:	bf00      	nop
 80060f0:	58024400 	.word	0x58024400
 80060f4:	03d09000 	.word	0x03d09000
 80060f8:	003d0900 	.word	0x003d0900
 80060fc:	017d7840 	.word	0x017d7840
 8006100:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8006104:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006108:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800610c:	430b      	orrs	r3, r1
 800610e:	f040 809c 	bne.w	800624a <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8006112:	4b9e      	ldr	r3, [pc, #632]	@ (800638c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006114:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006116:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800611a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800611c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800611e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006122:	d054      	beq.n	80061ce <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8006124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006126:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800612a:	f200 808b 	bhi.w	8006244 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800612e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006130:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006134:	f000 8083 	beq.w	800623e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8006138:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800613a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800613e:	f200 8081 	bhi.w	8006244 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006144:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006148:	d02f      	beq.n	80061aa <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800614a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800614c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006150:	d878      	bhi.n	8006244 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006154:	2b00      	cmp	r3, #0
 8006156:	d004      	beq.n	8006162 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8006158:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800615a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800615e:	d012      	beq.n	8006186 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8006160:	e070      	b.n	8006244 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006162:	4b8a      	ldr	r3, [pc, #552]	@ (800638c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800616a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800616e:	d107      	bne.n	8006180 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006170:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006174:	4618      	mov	r0, r3
 8006176:	f000 feaf 	bl	8006ed8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800617a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800617c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800617e:	e3e4      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006180:	2300      	movs	r3, #0
 8006182:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006184:	e3e1      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006186:	4b81      	ldr	r3, [pc, #516]	@ (800638c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800618e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006192:	d107      	bne.n	80061a4 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006194:	f107 0318 	add.w	r3, r7, #24
 8006198:	4618      	mov	r0, r3
 800619a:	f000 fbf5 	bl	8006988 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800619e:	69bb      	ldr	r3, [r7, #24]
 80061a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80061a2:	e3d2      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80061a4:	2300      	movs	r3, #0
 80061a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80061a8:	e3cf      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80061aa:	4b78      	ldr	r3, [pc, #480]	@ (800638c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80061b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80061b6:	d107      	bne.n	80061c8 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80061b8:	f107 030c 	add.w	r3, r7, #12
 80061bc:	4618      	mov	r0, r3
 80061be:	f000 fd37 	bl	8006c30 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80061c6:	e3c0      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80061c8:	2300      	movs	r3, #0
 80061ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80061cc:	e3bd      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80061ce:	4b6f      	ldr	r3, [pc, #444]	@ (800638c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80061d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061d2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80061d6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80061d8:	4b6c      	ldr	r3, [pc, #432]	@ (800638c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f003 0304 	and.w	r3, r3, #4
 80061e0:	2b04      	cmp	r3, #4
 80061e2:	d10c      	bne.n	80061fe <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 80061e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d109      	bne.n	80061fe <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80061ea:	4b68      	ldr	r3, [pc, #416]	@ (800638c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	08db      	lsrs	r3, r3, #3
 80061f0:	f003 0303 	and.w	r3, r3, #3
 80061f4:	4a66      	ldr	r2, [pc, #408]	@ (8006390 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80061f6:	fa22 f303 	lsr.w	r3, r2, r3
 80061fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80061fc:	e01e      	b.n	800623c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80061fe:	4b63      	ldr	r3, [pc, #396]	@ (800638c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006206:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800620a:	d106      	bne.n	800621a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800620c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800620e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006212:	d102      	bne.n	800621a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006214:	4b5f      	ldr	r3, [pc, #380]	@ (8006394 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8006216:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006218:	e010      	b.n	800623c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800621a:	4b5c      	ldr	r3, [pc, #368]	@ (800638c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006222:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006226:	d106      	bne.n	8006236 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8006228:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800622a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800622e:	d102      	bne.n	8006236 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006230:	4b59      	ldr	r3, [pc, #356]	@ (8006398 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8006232:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006234:	e002      	b.n	800623c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006236:	2300      	movs	r3, #0
 8006238:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800623a:	e386      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800623c:	e385      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800623e:	4b57      	ldr	r3, [pc, #348]	@ (800639c <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8006240:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006242:	e382      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8006244:	2300      	movs	r3, #0
 8006246:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006248:	e37f      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800624a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800624e:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8006252:	430b      	orrs	r3, r1
 8006254:	f040 80a7 	bne.w	80063a6 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8006258:	4b4c      	ldr	r3, [pc, #304]	@ (800638c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800625a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800625c:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8006260:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006264:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006268:	d055      	beq.n	8006316 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800626a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800626c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006270:	f200 8096 	bhi.w	80063a0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8006274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006276:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800627a:	f000 8084 	beq.w	8006386 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800627e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006280:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006284:	f200 808c 	bhi.w	80063a0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8006288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800628a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800628e:	d030      	beq.n	80062f2 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8006290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006292:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006296:	f200 8083 	bhi.w	80063a0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800629a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800629c:	2b00      	cmp	r3, #0
 800629e:	d004      	beq.n	80062aa <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 80062a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062a2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80062a6:	d012      	beq.n	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 80062a8:	e07a      	b.n	80063a0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80062aa:	4b38      	ldr	r3, [pc, #224]	@ (800638c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80062b2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80062b6:	d107      	bne.n	80062c8 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80062b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80062bc:	4618      	mov	r0, r3
 80062be:	f000 fe0b 	bl	8006ed8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80062c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80062c6:	e340      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80062c8:	2300      	movs	r3, #0
 80062ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80062cc:	e33d      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80062ce:	4b2f      	ldr	r3, [pc, #188]	@ (800638c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80062d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80062da:	d107      	bne.n	80062ec <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80062dc:	f107 0318 	add.w	r3, r7, #24
 80062e0:	4618      	mov	r0, r3
 80062e2:	f000 fb51 	bl	8006988 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80062e6:	69bb      	ldr	r3, [r7, #24]
 80062e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80062ea:	e32e      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80062ec:	2300      	movs	r3, #0
 80062ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80062f0:	e32b      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80062f2:	4b26      	ldr	r3, [pc, #152]	@ (800638c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80062fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80062fe:	d107      	bne.n	8006310 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006300:	f107 030c 	add.w	r3, r7, #12
 8006304:	4618      	mov	r0, r3
 8006306:	f000 fc93 	bl	8006c30 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800630e:	e31c      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006310:	2300      	movs	r3, #0
 8006312:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006314:	e319      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006316:	4b1d      	ldr	r3, [pc, #116]	@ (800638c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006318:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800631a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800631e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006320:	4b1a      	ldr	r3, [pc, #104]	@ (800638c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f003 0304 	and.w	r3, r3, #4
 8006328:	2b04      	cmp	r3, #4
 800632a:	d10c      	bne.n	8006346 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800632c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800632e:	2b00      	cmp	r3, #0
 8006330:	d109      	bne.n	8006346 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006332:	4b16      	ldr	r3, [pc, #88]	@ (800638c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	08db      	lsrs	r3, r3, #3
 8006338:	f003 0303 	and.w	r3, r3, #3
 800633c:	4a14      	ldr	r2, [pc, #80]	@ (8006390 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800633e:	fa22 f303 	lsr.w	r3, r2, r3
 8006342:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006344:	e01e      	b.n	8006384 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006346:	4b11      	ldr	r3, [pc, #68]	@ (800638c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800634e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006352:	d106      	bne.n	8006362 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8006354:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006356:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800635a:	d102      	bne.n	8006362 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800635c:	4b0d      	ldr	r3, [pc, #52]	@ (8006394 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800635e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006360:	e010      	b.n	8006384 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006362:	4b0a      	ldr	r3, [pc, #40]	@ (800638c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800636a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800636e:	d106      	bne.n	800637e <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8006370:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006372:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006376:	d102      	bne.n	800637e <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006378:	4b07      	ldr	r3, [pc, #28]	@ (8006398 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800637a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800637c:	e002      	b.n	8006384 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800637e:	2300      	movs	r3, #0
 8006380:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006382:	e2e2      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006384:	e2e1      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006386:	4b05      	ldr	r3, [pc, #20]	@ (800639c <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8006388:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800638a:	e2de      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800638c:	58024400 	.word	0x58024400
 8006390:	03d09000 	.word	0x03d09000
 8006394:	003d0900 	.word	0x003d0900
 8006398:	017d7840 	.word	0x017d7840
 800639c:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 80063a0:	2300      	movs	r3, #0
 80063a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80063a4:	e2d1      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80063a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80063aa:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 80063ae:	430b      	orrs	r3, r1
 80063b0:	f040 809c 	bne.w	80064ec <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 80063b4:	4b93      	ldr	r3, [pc, #588]	@ (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80063b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063b8:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80063bc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80063be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80063c4:	d054      	beq.n	8006470 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80063c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063c8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80063cc:	f200 808b 	bhi.w	80064e6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80063d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063d2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80063d6:	f000 8083 	beq.w	80064e0 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 80063da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063dc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80063e0:	f200 8081 	bhi.w	80064e6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80063e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063ea:	d02f      	beq.n	800644c <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 80063ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063f2:	d878      	bhi.n	80064e6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80063f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d004      	beq.n	8006404 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 80063fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006400:	d012      	beq.n	8006428 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8006402:	e070      	b.n	80064e6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006404:	4b7f      	ldr	r3, [pc, #508]	@ (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800640c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006410:	d107      	bne.n	8006422 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006412:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006416:	4618      	mov	r0, r3
 8006418:	f000 fd5e 	bl	8006ed8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800641c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800641e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006420:	e293      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006422:	2300      	movs	r3, #0
 8006424:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006426:	e290      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006428:	4b76      	ldr	r3, [pc, #472]	@ (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006430:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006434:	d107      	bne.n	8006446 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006436:	f107 0318 	add.w	r3, r7, #24
 800643a:	4618      	mov	r0, r3
 800643c:	f000 faa4 	bl	8006988 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006440:	69bb      	ldr	r3, [r7, #24]
 8006442:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006444:	e281      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006446:	2300      	movs	r3, #0
 8006448:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800644a:	e27e      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800644c:	4b6d      	ldr	r3, [pc, #436]	@ (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006454:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006458:	d107      	bne.n	800646a <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800645a:	f107 030c 	add.w	r3, r7, #12
 800645e:	4618      	mov	r0, r3
 8006460:	f000 fbe6 	bl	8006c30 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006468:	e26f      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800646a:	2300      	movs	r3, #0
 800646c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800646e:	e26c      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006470:	4b64      	ldr	r3, [pc, #400]	@ (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006472:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006474:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006478:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800647a:	4b62      	ldr	r3, [pc, #392]	@ (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f003 0304 	and.w	r3, r3, #4
 8006482:	2b04      	cmp	r3, #4
 8006484:	d10c      	bne.n	80064a0 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8006486:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006488:	2b00      	cmp	r3, #0
 800648a:	d109      	bne.n	80064a0 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800648c:	4b5d      	ldr	r3, [pc, #372]	@ (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	08db      	lsrs	r3, r3, #3
 8006492:	f003 0303 	and.w	r3, r3, #3
 8006496:	4a5c      	ldr	r2, [pc, #368]	@ (8006608 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8006498:	fa22 f303 	lsr.w	r3, r2, r3
 800649c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800649e:	e01e      	b.n	80064de <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80064a0:	4b58      	ldr	r3, [pc, #352]	@ (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80064ac:	d106      	bne.n	80064bc <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 80064ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80064b4:	d102      	bne.n	80064bc <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80064b6:	4b55      	ldr	r3, [pc, #340]	@ (800660c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80064b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80064ba:	e010      	b.n	80064de <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80064bc:	4b51      	ldr	r3, [pc, #324]	@ (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80064c8:	d106      	bne.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 80064ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80064d0:	d102      	bne.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80064d2:	4b4f      	ldr	r3, [pc, #316]	@ (8006610 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80064d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80064d6:	e002      	b.n	80064de <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80064d8:	2300      	movs	r3, #0
 80064da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80064dc:	e235      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80064de:	e234      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80064e0:	4b4c      	ldr	r3, [pc, #304]	@ (8006614 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 80064e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064e4:	e231      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80064e6:	2300      	movs	r3, #0
 80064e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064ea:	e22e      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 80064ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80064f0:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80064f4:	430b      	orrs	r3, r1
 80064f6:	f040 808f 	bne.w	8006618 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 80064fa:	4b42      	ldr	r3, [pc, #264]	@ (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80064fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064fe:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8006502:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8006504:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006506:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800650a:	d06b      	beq.n	80065e4 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800650c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800650e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006512:	d874      	bhi.n	80065fe <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8006514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006516:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800651a:	d056      	beq.n	80065ca <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800651c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800651e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006522:	d86c      	bhi.n	80065fe <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8006524:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006526:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800652a:	d03b      	beq.n	80065a4 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800652c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800652e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006532:	d864      	bhi.n	80065fe <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8006534:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006536:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800653a:	d021      	beq.n	8006580 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800653c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800653e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006542:	d85c      	bhi.n	80065fe <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8006544:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006546:	2b00      	cmp	r3, #0
 8006548:	d004      	beq.n	8006554 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800654a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800654c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006550:	d004      	beq.n	800655c <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8006552:	e054      	b.n	80065fe <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8006554:	f7fe fa4c 	bl	80049f0 <HAL_RCC_GetPCLK1Freq>
 8006558:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800655a:	e1f6      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800655c:	4b29      	ldr	r3, [pc, #164]	@ (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006564:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006568:	d107      	bne.n	800657a <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800656a:	f107 0318 	add.w	r3, r7, #24
 800656e:	4618      	mov	r0, r3
 8006570:	f000 fa0a 	bl	8006988 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006574:	69fb      	ldr	r3, [r7, #28]
 8006576:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006578:	e1e7      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800657a:	2300      	movs	r3, #0
 800657c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800657e:	e1e4      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006580:	4b20      	ldr	r3, [pc, #128]	@ (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006588:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800658c:	d107      	bne.n	800659e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800658e:	f107 030c 	add.w	r3, r7, #12
 8006592:	4618      	mov	r0, r3
 8006594:	f000 fb4c 	bl	8006c30 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006598:	693b      	ldr	r3, [r7, #16]
 800659a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800659c:	e1d5      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800659e:	2300      	movs	r3, #0
 80065a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065a2:	e1d2      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80065a4:	4b17      	ldr	r3, [pc, #92]	@ (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f003 0304 	and.w	r3, r3, #4
 80065ac:	2b04      	cmp	r3, #4
 80065ae:	d109      	bne.n	80065c4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80065b0:	4b14      	ldr	r3, [pc, #80]	@ (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	08db      	lsrs	r3, r3, #3
 80065b6:	f003 0303 	and.w	r3, r3, #3
 80065ba:	4a13      	ldr	r2, [pc, #76]	@ (8006608 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80065bc:	fa22 f303 	lsr.w	r3, r2, r3
 80065c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80065c2:	e1c2      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80065c4:	2300      	movs	r3, #0
 80065c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065c8:	e1bf      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80065ca:	4b0e      	ldr	r3, [pc, #56]	@ (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80065d6:	d102      	bne.n	80065de <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 80065d8:	4b0c      	ldr	r3, [pc, #48]	@ (800660c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80065da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80065dc:	e1b5      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80065de:	2300      	movs	r3, #0
 80065e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065e2:	e1b2      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80065e4:	4b07      	ldr	r3, [pc, #28]	@ (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065ec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80065f0:	d102      	bne.n	80065f8 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 80065f2:	4b07      	ldr	r3, [pc, #28]	@ (8006610 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80065f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80065f6:	e1a8      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80065f8:	2300      	movs	r3, #0
 80065fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065fc:	e1a5      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80065fe:	2300      	movs	r3, #0
 8006600:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006602:	e1a2      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006604:	58024400 	.word	0x58024400
 8006608:	03d09000 	.word	0x03d09000
 800660c:	003d0900 	.word	0x003d0900
 8006610:	017d7840 	.word	0x017d7840
 8006614:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8006618:	e9d7 2300 	ldrd	r2, r3, [r7]
 800661c:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8006620:	430b      	orrs	r3, r1
 8006622:	d173      	bne.n	800670c <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8006624:	4b9c      	ldr	r3, [pc, #624]	@ (8006898 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006626:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006628:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800662c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800662e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006630:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006634:	d02f      	beq.n	8006696 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8006636:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006638:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800663c:	d863      	bhi.n	8006706 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800663e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006640:	2b00      	cmp	r3, #0
 8006642:	d004      	beq.n	800664e <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8006644:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006646:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800664a:	d012      	beq.n	8006672 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800664c:	e05b      	b.n	8006706 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800664e:	4b92      	ldr	r3, [pc, #584]	@ (8006898 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006656:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800665a:	d107      	bne.n	800666c <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800665c:	f107 0318 	add.w	r3, r7, #24
 8006660:	4618      	mov	r0, r3
 8006662:	f000 f991 	bl	8006988 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006666:	69bb      	ldr	r3, [r7, #24]
 8006668:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800666a:	e16e      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800666c:	2300      	movs	r3, #0
 800666e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006670:	e16b      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006672:	4b89      	ldr	r3, [pc, #548]	@ (8006898 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800667a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800667e:	d107      	bne.n	8006690 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006680:	f107 030c 	add.w	r3, r7, #12
 8006684:	4618      	mov	r0, r3
 8006686:	f000 fad3 	bl	8006c30 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800668a:	697b      	ldr	r3, [r7, #20]
 800668c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800668e:	e15c      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006690:	2300      	movs	r3, #0
 8006692:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006694:	e159      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006696:	4b80      	ldr	r3, [pc, #512]	@ (8006898 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006698:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800669a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800669e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80066a0:	4b7d      	ldr	r3, [pc, #500]	@ (8006898 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f003 0304 	and.w	r3, r3, #4
 80066a8:	2b04      	cmp	r3, #4
 80066aa:	d10c      	bne.n	80066c6 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 80066ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d109      	bne.n	80066c6 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80066b2:	4b79      	ldr	r3, [pc, #484]	@ (8006898 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	08db      	lsrs	r3, r3, #3
 80066b8:	f003 0303 	and.w	r3, r3, #3
 80066bc:	4a77      	ldr	r2, [pc, #476]	@ (800689c <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 80066be:	fa22 f303 	lsr.w	r3, r2, r3
 80066c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80066c4:	e01e      	b.n	8006704 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80066c6:	4b74      	ldr	r3, [pc, #464]	@ (8006898 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80066d2:	d106      	bne.n	80066e2 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 80066d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066d6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80066da:	d102      	bne.n	80066e2 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80066dc:	4b70      	ldr	r3, [pc, #448]	@ (80068a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 80066de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80066e0:	e010      	b.n	8006704 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80066e2:	4b6d      	ldr	r3, [pc, #436]	@ (8006898 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80066ee:	d106      	bne.n	80066fe <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 80066f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80066f6:	d102      	bne.n	80066fe <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80066f8:	4b6a      	ldr	r3, [pc, #424]	@ (80068a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 80066fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80066fc:	e002      	b.n	8006704 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80066fe:	2300      	movs	r3, #0
 8006700:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006702:	e122      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006704:	e121      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8006706:	2300      	movs	r3, #0
 8006708:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800670a:	e11e      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800670c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006710:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8006714:	430b      	orrs	r3, r1
 8006716:	d133      	bne.n	8006780 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8006718:	4b5f      	ldr	r3, [pc, #380]	@ (8006898 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800671a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800671c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006720:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006722:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006724:	2b00      	cmp	r3, #0
 8006726:	d004      	beq.n	8006732 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8006728:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800672a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800672e:	d012      	beq.n	8006756 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8006730:	e023      	b.n	800677a <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006732:	4b59      	ldr	r3, [pc, #356]	@ (8006898 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800673a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800673e:	d107      	bne.n	8006750 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006740:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006744:	4618      	mov	r0, r3
 8006746:	f000 fbc7 	bl	8006ed8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800674a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800674c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800674e:	e0fc      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006750:	2300      	movs	r3, #0
 8006752:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006754:	e0f9      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006756:	4b50      	ldr	r3, [pc, #320]	@ (8006898 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800675e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006762:	d107      	bne.n	8006774 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006764:	f107 0318 	add.w	r3, r7, #24
 8006768:	4618      	mov	r0, r3
 800676a:	f000 f90d 	bl	8006988 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800676e:	6a3b      	ldr	r3, [r7, #32]
 8006770:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006772:	e0ea      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006774:	2300      	movs	r3, #0
 8006776:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006778:	e0e7      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800677a:	2300      	movs	r3, #0
 800677c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800677e:	e0e4      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8006780:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006784:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8006788:	430b      	orrs	r3, r1
 800678a:	f040 808d 	bne.w	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800678e:	4b42      	ldr	r3, [pc, #264]	@ (8006898 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006790:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006792:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8006796:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006798:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800679a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800679e:	d06b      	beq.n	8006878 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 80067a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80067a6:	d874      	bhi.n	8006892 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80067a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067ae:	d056      	beq.n	800685e <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 80067b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067b6:	d86c      	bhi.n	8006892 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80067b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067ba:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80067be:	d03b      	beq.n	8006838 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 80067c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067c2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80067c6:	d864      	bhi.n	8006892 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80067c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80067ce:	d021      	beq.n	8006814 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 80067d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80067d6:	d85c      	bhi.n	8006892 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80067d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d004      	beq.n	80067e8 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 80067de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80067e4:	d004      	beq.n	80067f0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 80067e6:	e054      	b.n	8006892 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80067e8:	f000 f8b8 	bl	800695c <HAL_RCCEx_GetD3PCLK1Freq>
 80067ec:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80067ee:	e0ac      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80067f0:	4b29      	ldr	r3, [pc, #164]	@ (8006898 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80067f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80067fc:	d107      	bne.n	800680e <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80067fe:	f107 0318 	add.w	r3, r7, #24
 8006802:	4618      	mov	r0, r3
 8006804:	f000 f8c0 	bl	8006988 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006808:	69fb      	ldr	r3, [r7, #28]
 800680a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800680c:	e09d      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800680e:	2300      	movs	r3, #0
 8006810:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006812:	e09a      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006814:	4b20      	ldr	r3, [pc, #128]	@ (8006898 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800681c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006820:	d107      	bne.n	8006832 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006822:	f107 030c 	add.w	r3, r7, #12
 8006826:	4618      	mov	r0, r3
 8006828:	f000 fa02 	bl	8006c30 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800682c:	693b      	ldr	r3, [r7, #16]
 800682e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006830:	e08b      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006832:	2300      	movs	r3, #0
 8006834:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006836:	e088      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006838:	4b17      	ldr	r3, [pc, #92]	@ (8006898 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f003 0304 	and.w	r3, r3, #4
 8006840:	2b04      	cmp	r3, #4
 8006842:	d109      	bne.n	8006858 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006844:	4b14      	ldr	r3, [pc, #80]	@ (8006898 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	08db      	lsrs	r3, r3, #3
 800684a:	f003 0303 	and.w	r3, r3, #3
 800684e:	4a13      	ldr	r2, [pc, #76]	@ (800689c <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8006850:	fa22 f303 	lsr.w	r3, r2, r3
 8006854:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006856:	e078      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006858:	2300      	movs	r3, #0
 800685a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800685c:	e075      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800685e:	4b0e      	ldr	r3, [pc, #56]	@ (8006898 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006866:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800686a:	d102      	bne.n	8006872 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800686c:	4b0c      	ldr	r3, [pc, #48]	@ (80068a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800686e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006870:	e06b      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006872:	2300      	movs	r3, #0
 8006874:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006876:	e068      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006878:	4b07      	ldr	r3, [pc, #28]	@ (8006898 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006880:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006884:	d102      	bne.n	800688c <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8006886:	4b07      	ldr	r3, [pc, #28]	@ (80068a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8006888:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800688a:	e05e      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800688c:	2300      	movs	r3, #0
 800688e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006890:	e05b      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8006892:	2300      	movs	r3, #0
 8006894:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006896:	e058      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006898:	58024400 	.word	0x58024400
 800689c:	03d09000 	.word	0x03d09000
 80068a0:	003d0900 	.word	0x003d0900
 80068a4:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80068a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068ac:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80068b0:	430b      	orrs	r3, r1
 80068b2:	d148      	bne.n	8006946 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80068b4:	4b27      	ldr	r3, [pc, #156]	@ (8006954 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80068b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068b8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80068bc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80068be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80068c4:	d02a      	beq.n	800691c <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 80068c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80068cc:	d838      	bhi.n	8006940 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 80068ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d004      	beq.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 80068d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068d6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80068da:	d00d      	beq.n	80068f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 80068dc:	e030      	b.n	8006940 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80068de:	4b1d      	ldr	r3, [pc, #116]	@ (8006954 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068e6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80068ea:	d102      	bne.n	80068f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 80068ec:	4b1a      	ldr	r3, [pc, #104]	@ (8006958 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 80068ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80068f0:	e02b      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80068f2:	2300      	movs	r3, #0
 80068f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068f6:	e028      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80068f8:	4b16      	ldr	r3, [pc, #88]	@ (8006954 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006900:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006904:	d107      	bne.n	8006916 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006906:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800690a:	4618      	mov	r0, r3
 800690c:	f000 fae4 	bl	8006ed8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006910:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006912:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006914:	e019      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006916:	2300      	movs	r3, #0
 8006918:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800691a:	e016      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800691c:	4b0d      	ldr	r3, [pc, #52]	@ (8006954 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006924:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006928:	d107      	bne.n	800693a <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800692a:	f107 0318 	add.w	r3, r7, #24
 800692e:	4618      	mov	r0, r3
 8006930:	f000 f82a 	bl	8006988 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006934:	69fb      	ldr	r3, [r7, #28]
 8006936:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006938:	e007      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800693a:	2300      	movs	r3, #0
 800693c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800693e:	e004      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006940:	2300      	movs	r3, #0
 8006942:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006944:	e001      	b.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8006946:	2300      	movs	r3, #0
 8006948:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800694a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800694c:	4618      	mov	r0, r3
 800694e:	3740      	adds	r7, #64	@ 0x40
 8006950:	46bd      	mov	sp, r7
 8006952:	bd80      	pop	{r7, pc}
 8006954:	58024400 	.word	0x58024400
 8006958:	017d7840 	.word	0x017d7840

0800695c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800695c:	b580      	push	{r7, lr}
 800695e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006960:	f7fe f816 	bl	8004990 <HAL_RCC_GetHCLKFreq>
 8006964:	4602      	mov	r2, r0
 8006966:	4b06      	ldr	r3, [pc, #24]	@ (8006980 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8006968:	6a1b      	ldr	r3, [r3, #32]
 800696a:	091b      	lsrs	r3, r3, #4
 800696c:	f003 0307 	and.w	r3, r3, #7
 8006970:	4904      	ldr	r1, [pc, #16]	@ (8006984 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8006972:	5ccb      	ldrb	r3, [r1, r3]
 8006974:	f003 031f 	and.w	r3, r3, #31
 8006978:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800697c:	4618      	mov	r0, r3
 800697e:	bd80      	pop	{r7, pc}
 8006980:	58024400 	.word	0x58024400
 8006984:	0800d15c 	.word	0x0800d15c

08006988 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8006988:	b480      	push	{r7}
 800698a:	b089      	sub	sp, #36	@ 0x24
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006990:	4ba1      	ldr	r3, [pc, #644]	@ (8006c18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006992:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006994:	f003 0303 	and.w	r3, r3, #3
 8006998:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800699a:	4b9f      	ldr	r3, [pc, #636]	@ (8006c18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800699c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800699e:	0b1b      	lsrs	r3, r3, #12
 80069a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80069a4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80069a6:	4b9c      	ldr	r3, [pc, #624]	@ (8006c18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80069a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069aa:	091b      	lsrs	r3, r3, #4
 80069ac:	f003 0301 	and.w	r3, r3, #1
 80069b0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80069b2:	4b99      	ldr	r3, [pc, #612]	@ (8006c18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80069b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069b6:	08db      	lsrs	r3, r3, #3
 80069b8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80069bc:	693a      	ldr	r2, [r7, #16]
 80069be:	fb02 f303 	mul.w	r3, r2, r3
 80069c2:	ee07 3a90 	vmov	s15, r3
 80069c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069ca:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80069ce:	697b      	ldr	r3, [r7, #20]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	f000 8111 	beq.w	8006bf8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80069d6:	69bb      	ldr	r3, [r7, #24]
 80069d8:	2b02      	cmp	r3, #2
 80069da:	f000 8083 	beq.w	8006ae4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80069de:	69bb      	ldr	r3, [r7, #24]
 80069e0:	2b02      	cmp	r3, #2
 80069e2:	f200 80a1 	bhi.w	8006b28 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80069e6:	69bb      	ldr	r3, [r7, #24]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d003      	beq.n	80069f4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80069ec:	69bb      	ldr	r3, [r7, #24]
 80069ee:	2b01      	cmp	r3, #1
 80069f0:	d056      	beq.n	8006aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80069f2:	e099      	b.n	8006b28 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80069f4:	4b88      	ldr	r3, [pc, #544]	@ (8006c18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f003 0320 	and.w	r3, r3, #32
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d02d      	beq.n	8006a5c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006a00:	4b85      	ldr	r3, [pc, #532]	@ (8006c18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	08db      	lsrs	r3, r3, #3
 8006a06:	f003 0303 	and.w	r3, r3, #3
 8006a0a:	4a84      	ldr	r2, [pc, #528]	@ (8006c1c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006a0c:	fa22 f303 	lsr.w	r3, r2, r3
 8006a10:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006a12:	68bb      	ldr	r3, [r7, #8]
 8006a14:	ee07 3a90 	vmov	s15, r3
 8006a18:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a1c:	697b      	ldr	r3, [r7, #20]
 8006a1e:	ee07 3a90 	vmov	s15, r3
 8006a22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a2a:	4b7b      	ldr	r3, [pc, #492]	@ (8006c18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006a2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a32:	ee07 3a90 	vmov	s15, r3
 8006a36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a3a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006a3e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006c20 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006a42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a56:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006a5a:	e087      	b.n	8006b6c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006a5c:	697b      	ldr	r3, [r7, #20]
 8006a5e:	ee07 3a90 	vmov	s15, r3
 8006a62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a66:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006c24 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8006a6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a6e:	4b6a      	ldr	r3, [pc, #424]	@ (8006c18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006a70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a76:	ee07 3a90 	vmov	s15, r3
 8006a7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a7e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006a82:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006c20 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006a86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a9a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006a9e:	e065      	b.n	8006b6c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006aa0:	697b      	ldr	r3, [r7, #20]
 8006aa2:	ee07 3a90 	vmov	s15, r3
 8006aa6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006aaa:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006c28 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006aae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ab2:	4b59      	ldr	r3, [pc, #356]	@ (8006c18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006ab4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ab6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006aba:	ee07 3a90 	vmov	s15, r3
 8006abe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ac2:	ed97 6a03 	vldr	s12, [r7, #12]
 8006ac6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006c20 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006aca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ace:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ad2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ad6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ada:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ade:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006ae2:	e043      	b.n	8006b6c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006ae4:	697b      	ldr	r3, [r7, #20]
 8006ae6:	ee07 3a90 	vmov	s15, r3
 8006aea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006aee:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006c2c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8006af2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006af6:	4b48      	ldr	r3, [pc, #288]	@ (8006c18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006af8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006afa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006afe:	ee07 3a90 	vmov	s15, r3
 8006b02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b06:	ed97 6a03 	vldr	s12, [r7, #12]
 8006b0a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006c20 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006b0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b22:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006b26:	e021      	b.n	8006b6c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006b28:	697b      	ldr	r3, [r7, #20]
 8006b2a:	ee07 3a90 	vmov	s15, r3
 8006b2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b32:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006c28 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006b36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b3a:	4b37      	ldr	r3, [pc, #220]	@ (8006c18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b42:	ee07 3a90 	vmov	s15, r3
 8006b46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b4a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006b4e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006c20 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006b52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b66:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006b6a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006b6c:	4b2a      	ldr	r3, [pc, #168]	@ (8006c18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b70:	0a5b      	lsrs	r3, r3, #9
 8006b72:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b76:	ee07 3a90 	vmov	s15, r3
 8006b7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b7e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006b82:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006b86:	edd7 6a07 	vldr	s13, [r7, #28]
 8006b8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b92:	ee17 2a90 	vmov	r2, s15
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8006b9a:	4b1f      	ldr	r3, [pc, #124]	@ (8006c18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b9e:	0c1b      	lsrs	r3, r3, #16
 8006ba0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ba4:	ee07 3a90 	vmov	s15, r3
 8006ba8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bac:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006bb0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006bb4:	edd7 6a07 	vldr	s13, [r7, #28]
 8006bb8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006bbc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006bc0:	ee17 2a90 	vmov	r2, s15
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006bc8:	4b13      	ldr	r3, [pc, #76]	@ (8006c18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006bca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bcc:	0e1b      	lsrs	r3, r3, #24
 8006bce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006bd2:	ee07 3a90 	vmov	s15, r3
 8006bd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bda:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006bde:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006be2:	edd7 6a07 	vldr	s13, [r7, #28]
 8006be6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006bea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006bee:	ee17 2a90 	vmov	r2, s15
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006bf6:	e008      	b.n	8006c0a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	2200      	movs	r2, #0
 8006c02:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2200      	movs	r2, #0
 8006c08:	609a      	str	r2, [r3, #8]
}
 8006c0a:	bf00      	nop
 8006c0c:	3724      	adds	r7, #36	@ 0x24
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c14:	4770      	bx	lr
 8006c16:	bf00      	nop
 8006c18:	58024400 	.word	0x58024400
 8006c1c:	03d09000 	.word	0x03d09000
 8006c20:	46000000 	.word	0x46000000
 8006c24:	4c742400 	.word	0x4c742400
 8006c28:	4a742400 	.word	0x4a742400
 8006c2c:	4bbebc20 	.word	0x4bbebc20

08006c30 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006c30:	b480      	push	{r7}
 8006c32:	b089      	sub	sp, #36	@ 0x24
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006c38:	4ba1      	ldr	r3, [pc, #644]	@ (8006ec0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006c3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c3c:	f003 0303 	and.w	r3, r3, #3
 8006c40:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8006c42:	4b9f      	ldr	r3, [pc, #636]	@ (8006ec0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006c44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c46:	0d1b      	lsrs	r3, r3, #20
 8006c48:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006c4c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006c4e:	4b9c      	ldr	r3, [pc, #624]	@ (8006ec0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006c50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c52:	0a1b      	lsrs	r3, r3, #8
 8006c54:	f003 0301 	and.w	r3, r3, #1
 8006c58:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006c5a:	4b99      	ldr	r3, [pc, #612]	@ (8006ec0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006c5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c5e:	08db      	lsrs	r3, r3, #3
 8006c60:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006c64:	693a      	ldr	r2, [r7, #16]
 8006c66:	fb02 f303 	mul.w	r3, r2, r3
 8006c6a:	ee07 3a90 	vmov	s15, r3
 8006c6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c72:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8006c76:	697b      	ldr	r3, [r7, #20]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	f000 8111 	beq.w	8006ea0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8006c7e:	69bb      	ldr	r3, [r7, #24]
 8006c80:	2b02      	cmp	r3, #2
 8006c82:	f000 8083 	beq.w	8006d8c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8006c86:	69bb      	ldr	r3, [r7, #24]
 8006c88:	2b02      	cmp	r3, #2
 8006c8a:	f200 80a1 	bhi.w	8006dd0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8006c8e:	69bb      	ldr	r3, [r7, #24]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d003      	beq.n	8006c9c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006c94:	69bb      	ldr	r3, [r7, #24]
 8006c96:	2b01      	cmp	r3, #1
 8006c98:	d056      	beq.n	8006d48 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8006c9a:	e099      	b.n	8006dd0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006c9c:	4b88      	ldr	r3, [pc, #544]	@ (8006ec0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f003 0320 	and.w	r3, r3, #32
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d02d      	beq.n	8006d04 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006ca8:	4b85      	ldr	r3, [pc, #532]	@ (8006ec0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	08db      	lsrs	r3, r3, #3
 8006cae:	f003 0303 	and.w	r3, r3, #3
 8006cb2:	4a84      	ldr	r2, [pc, #528]	@ (8006ec4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006cb4:	fa22 f303 	lsr.w	r3, r2, r3
 8006cb8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006cba:	68bb      	ldr	r3, [r7, #8]
 8006cbc:	ee07 3a90 	vmov	s15, r3
 8006cc0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006cc4:	697b      	ldr	r3, [r7, #20]
 8006cc6:	ee07 3a90 	vmov	s15, r3
 8006cca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006cd2:	4b7b      	ldr	r3, [pc, #492]	@ (8006ec0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cda:	ee07 3a90 	vmov	s15, r3
 8006cde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ce2:	ed97 6a03 	vldr	s12, [r7, #12]
 8006ce6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006ec8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006cea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006cee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006cf2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006cf6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006cfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006cfe:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006d02:	e087      	b.n	8006e14 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006d04:	697b      	ldr	r3, [r7, #20]
 8006d06:	ee07 3a90 	vmov	s15, r3
 8006d0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d0e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006ecc <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8006d12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d16:	4b6a      	ldr	r3, [pc, #424]	@ (8006ec0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d1e:	ee07 3a90 	vmov	s15, r3
 8006d22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d26:	ed97 6a03 	vldr	s12, [r7, #12]
 8006d2a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006ec8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006d2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d42:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006d46:	e065      	b.n	8006e14 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	ee07 3a90 	vmov	s15, r3
 8006d4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d52:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006ed0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006d56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d5a:	4b59      	ldr	r3, [pc, #356]	@ (8006ec0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d62:	ee07 3a90 	vmov	s15, r3
 8006d66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d6a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006d6e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006ec8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006d72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d86:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006d8a:	e043      	b.n	8006e14 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006d8c:	697b      	ldr	r3, [r7, #20]
 8006d8e:	ee07 3a90 	vmov	s15, r3
 8006d92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d96:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006ed4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8006d9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d9e:	4b48      	ldr	r3, [pc, #288]	@ (8006ec0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006da2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006da6:	ee07 3a90 	vmov	s15, r3
 8006daa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006dae:	ed97 6a03 	vldr	s12, [r7, #12]
 8006db2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006ec8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006db6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006dba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006dbe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006dc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006dc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006dca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006dce:	e021      	b.n	8006e14 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006dd0:	697b      	ldr	r3, [r7, #20]
 8006dd2:	ee07 3a90 	vmov	s15, r3
 8006dd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006dda:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006ed0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006dde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006de2:	4b37      	ldr	r3, [pc, #220]	@ (8006ec0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006de6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006dea:	ee07 3a90 	vmov	s15, r3
 8006dee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006df2:	ed97 6a03 	vldr	s12, [r7, #12]
 8006df6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006ec8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006dfa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006dfe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e0e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006e12:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006e14:	4b2a      	ldr	r3, [pc, #168]	@ (8006ec0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e18:	0a5b      	lsrs	r3, r3, #9
 8006e1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e1e:	ee07 3a90 	vmov	s15, r3
 8006e22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e26:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006e2a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006e2e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006e32:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e3a:	ee17 2a90 	vmov	r2, s15
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8006e42:	4b1f      	ldr	r3, [pc, #124]	@ (8006ec0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e46:	0c1b      	lsrs	r3, r3, #16
 8006e48:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e4c:	ee07 3a90 	vmov	s15, r3
 8006e50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e54:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006e58:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006e5c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006e60:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e64:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e68:	ee17 2a90 	vmov	r2, s15
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006e70:	4b13      	ldr	r3, [pc, #76]	@ (8006ec0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006e72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e74:	0e1b      	lsrs	r3, r3, #24
 8006e76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e7a:	ee07 3a90 	vmov	s15, r3
 8006e7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e82:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006e86:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006e8a:	edd7 6a07 	vldr	s13, [r7, #28]
 8006e8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e92:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e96:	ee17 2a90 	vmov	r2, s15
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006e9e:	e008      	b.n	8006eb2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2200      	movs	r2, #0
 8006eb0:	609a      	str	r2, [r3, #8]
}
 8006eb2:	bf00      	nop
 8006eb4:	3724      	adds	r7, #36	@ 0x24
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ebc:	4770      	bx	lr
 8006ebe:	bf00      	nop
 8006ec0:	58024400 	.word	0x58024400
 8006ec4:	03d09000 	.word	0x03d09000
 8006ec8:	46000000 	.word	0x46000000
 8006ecc:	4c742400 	.word	0x4c742400
 8006ed0:	4a742400 	.word	0x4a742400
 8006ed4:	4bbebc20 	.word	0x4bbebc20

08006ed8 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8006ed8:	b480      	push	{r7}
 8006eda:	b089      	sub	sp, #36	@ 0x24
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006ee0:	4ba0      	ldr	r3, [pc, #640]	@ (8007164 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006ee2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ee4:	f003 0303 	and.w	r3, r3, #3
 8006ee8:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8006eea:	4b9e      	ldr	r3, [pc, #632]	@ (8007164 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006eec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eee:	091b      	lsrs	r3, r3, #4
 8006ef0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006ef4:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8006ef6:	4b9b      	ldr	r3, [pc, #620]	@ (8007164 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006ef8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006efa:	f003 0301 	and.w	r3, r3, #1
 8006efe:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006f00:	4b98      	ldr	r3, [pc, #608]	@ (8007164 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006f02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f04:	08db      	lsrs	r3, r3, #3
 8006f06:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006f0a:	693a      	ldr	r2, [r7, #16]
 8006f0c:	fb02 f303 	mul.w	r3, r2, r3
 8006f10:	ee07 3a90 	vmov	s15, r3
 8006f14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f18:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8006f1c:	697b      	ldr	r3, [r7, #20]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	f000 8111 	beq.w	8007146 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8006f24:	69bb      	ldr	r3, [r7, #24]
 8006f26:	2b02      	cmp	r3, #2
 8006f28:	f000 8083 	beq.w	8007032 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8006f2c:	69bb      	ldr	r3, [r7, #24]
 8006f2e:	2b02      	cmp	r3, #2
 8006f30:	f200 80a1 	bhi.w	8007076 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8006f34:	69bb      	ldr	r3, [r7, #24]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d003      	beq.n	8006f42 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8006f3a:	69bb      	ldr	r3, [r7, #24]
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	d056      	beq.n	8006fee <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8006f40:	e099      	b.n	8007076 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006f42:	4b88      	ldr	r3, [pc, #544]	@ (8007164 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f003 0320 	and.w	r3, r3, #32
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d02d      	beq.n	8006faa <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006f4e:	4b85      	ldr	r3, [pc, #532]	@ (8007164 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	08db      	lsrs	r3, r3, #3
 8006f54:	f003 0303 	and.w	r3, r3, #3
 8006f58:	4a83      	ldr	r2, [pc, #524]	@ (8007168 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8006f5a:	fa22 f303 	lsr.w	r3, r2, r3
 8006f5e:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006f60:	68bb      	ldr	r3, [r7, #8]
 8006f62:	ee07 3a90 	vmov	s15, r3
 8006f66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f6a:	697b      	ldr	r3, [r7, #20]
 8006f6c:	ee07 3a90 	vmov	s15, r3
 8006f70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f74:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f78:	4b7a      	ldr	r3, [pc, #488]	@ (8007164 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006f7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f80:	ee07 3a90 	vmov	s15, r3
 8006f84:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f88:	ed97 6a03 	vldr	s12, [r7, #12]
 8006f8c:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800716c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006f90:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f94:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f98:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f9c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006fa0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fa4:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006fa8:	e087      	b.n	80070ba <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006faa:	697b      	ldr	r3, [r7, #20]
 8006fac:	ee07 3a90 	vmov	s15, r3
 8006fb0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fb4:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8007170 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8006fb8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006fbc:	4b69      	ldr	r3, [pc, #420]	@ (8007164 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006fbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fc0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fc4:	ee07 3a90 	vmov	s15, r3
 8006fc8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fcc:	ed97 6a03 	vldr	s12, [r7, #12]
 8006fd0:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800716c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006fd4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006fd8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006fdc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006fe0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006fe4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fe8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006fec:	e065      	b.n	80070ba <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006fee:	697b      	ldr	r3, [r7, #20]
 8006ff0:	ee07 3a90 	vmov	s15, r3
 8006ff4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ff8:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8007174 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8006ffc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007000:	4b58      	ldr	r3, [pc, #352]	@ (8007164 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007002:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007004:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007008:	ee07 3a90 	vmov	s15, r3
 800700c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007010:	ed97 6a03 	vldr	s12, [r7, #12]
 8007014:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800716c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007018:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800701c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007020:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007024:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007028:	ee67 7a27 	vmul.f32	s15, s14, s15
 800702c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007030:	e043      	b.n	80070ba <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007032:	697b      	ldr	r3, [r7, #20]
 8007034:	ee07 3a90 	vmov	s15, r3
 8007038:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800703c:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8007178 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8007040:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007044:	4b47      	ldr	r3, [pc, #284]	@ (8007164 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007046:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007048:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800704c:	ee07 3a90 	vmov	s15, r3
 8007050:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007054:	ed97 6a03 	vldr	s12, [r7, #12]
 8007058:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800716c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800705c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007060:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007064:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007068:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800706c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007070:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007074:	e021      	b.n	80070ba <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007076:	697b      	ldr	r3, [r7, #20]
 8007078:	ee07 3a90 	vmov	s15, r3
 800707c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007080:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8007170 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007084:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007088:	4b36      	ldr	r3, [pc, #216]	@ (8007164 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800708a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800708c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007090:	ee07 3a90 	vmov	s15, r3
 8007094:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007098:	ed97 6a03 	vldr	s12, [r7, #12]
 800709c:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800716c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80070a0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80070a4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80070a8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80070ac:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80070b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070b4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80070b8:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 80070ba:	4b2a      	ldr	r3, [pc, #168]	@ (8007164 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80070bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070be:	0a5b      	lsrs	r3, r3, #9
 80070c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80070c4:	ee07 3a90 	vmov	s15, r3
 80070c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070cc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80070d0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80070d4:	edd7 6a07 	vldr	s13, [r7, #28]
 80070d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80070dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80070e0:	ee17 2a90 	vmov	r2, s15
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 80070e8:	4b1e      	ldr	r3, [pc, #120]	@ (8007164 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80070ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070ec:	0c1b      	lsrs	r3, r3, #16
 80070ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80070f2:	ee07 3a90 	vmov	s15, r3
 80070f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070fa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80070fe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007102:	edd7 6a07 	vldr	s13, [r7, #28]
 8007106:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800710a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800710e:	ee17 2a90 	vmov	r2, s15
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8007116:	4b13      	ldr	r3, [pc, #76]	@ (8007164 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800711a:	0e1b      	lsrs	r3, r3, #24
 800711c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007120:	ee07 3a90 	vmov	s15, r3
 8007124:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007128:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800712c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007130:	edd7 6a07 	vldr	s13, [r7, #28]
 8007134:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007138:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800713c:	ee17 2a90 	vmov	r2, s15
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8007144:	e008      	b.n	8007158 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2200      	movs	r2, #0
 800714a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2200      	movs	r2, #0
 8007150:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2200      	movs	r2, #0
 8007156:	609a      	str	r2, [r3, #8]
}
 8007158:	bf00      	nop
 800715a:	3724      	adds	r7, #36	@ 0x24
 800715c:	46bd      	mov	sp, r7
 800715e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007162:	4770      	bx	lr
 8007164:	58024400 	.word	0x58024400
 8007168:	03d09000 	.word	0x03d09000
 800716c:	46000000 	.word	0x46000000
 8007170:	4c742400 	.word	0x4c742400
 8007174:	4a742400 	.word	0x4a742400
 8007178:	4bbebc20 	.word	0x4bbebc20

0800717c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800717c:	b580      	push	{r7, lr}
 800717e:	b084      	sub	sp, #16
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
 8007184:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007186:	2300      	movs	r3, #0
 8007188:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800718a:	4b53      	ldr	r3, [pc, #332]	@ (80072d8 <RCCEx_PLL2_Config+0x15c>)
 800718c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800718e:	f003 0303 	and.w	r3, r3, #3
 8007192:	2b03      	cmp	r3, #3
 8007194:	d101      	bne.n	800719a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8007196:	2301      	movs	r3, #1
 8007198:	e099      	b.n	80072ce <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800719a:	4b4f      	ldr	r3, [pc, #316]	@ (80072d8 <RCCEx_PLL2_Config+0x15c>)
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	4a4e      	ldr	r2, [pc, #312]	@ (80072d8 <RCCEx_PLL2_Config+0x15c>)
 80071a0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80071a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80071a6:	f7fa f9d3 	bl	8001550 <HAL_GetTick>
 80071aa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80071ac:	e008      	b.n	80071c0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80071ae:	f7fa f9cf 	bl	8001550 <HAL_GetTick>
 80071b2:	4602      	mov	r2, r0
 80071b4:	68bb      	ldr	r3, [r7, #8]
 80071b6:	1ad3      	subs	r3, r2, r3
 80071b8:	2b02      	cmp	r3, #2
 80071ba:	d901      	bls.n	80071c0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80071bc:	2303      	movs	r3, #3
 80071be:	e086      	b.n	80072ce <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80071c0:	4b45      	ldr	r3, [pc, #276]	@ (80072d8 <RCCEx_PLL2_Config+0x15c>)
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d1f0      	bne.n	80071ae <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80071cc:	4b42      	ldr	r3, [pc, #264]	@ (80072d8 <RCCEx_PLL2_Config+0x15c>)
 80071ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071d0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	031b      	lsls	r3, r3, #12
 80071da:	493f      	ldr	r1, [pc, #252]	@ (80072d8 <RCCEx_PLL2_Config+0x15c>)
 80071dc:	4313      	orrs	r3, r2
 80071de:	628b      	str	r3, [r1, #40]	@ 0x28
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	685b      	ldr	r3, [r3, #4]
 80071e4:	3b01      	subs	r3, #1
 80071e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	689b      	ldr	r3, [r3, #8]
 80071ee:	3b01      	subs	r3, #1
 80071f0:	025b      	lsls	r3, r3, #9
 80071f2:	b29b      	uxth	r3, r3
 80071f4:	431a      	orrs	r2, r3
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	68db      	ldr	r3, [r3, #12]
 80071fa:	3b01      	subs	r3, #1
 80071fc:	041b      	lsls	r3, r3, #16
 80071fe:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007202:	431a      	orrs	r2, r3
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	691b      	ldr	r3, [r3, #16]
 8007208:	3b01      	subs	r3, #1
 800720a:	061b      	lsls	r3, r3, #24
 800720c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007210:	4931      	ldr	r1, [pc, #196]	@ (80072d8 <RCCEx_PLL2_Config+0x15c>)
 8007212:	4313      	orrs	r3, r2
 8007214:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8007216:	4b30      	ldr	r3, [pc, #192]	@ (80072d8 <RCCEx_PLL2_Config+0x15c>)
 8007218:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800721a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	695b      	ldr	r3, [r3, #20]
 8007222:	492d      	ldr	r1, [pc, #180]	@ (80072d8 <RCCEx_PLL2_Config+0x15c>)
 8007224:	4313      	orrs	r3, r2
 8007226:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007228:	4b2b      	ldr	r3, [pc, #172]	@ (80072d8 <RCCEx_PLL2_Config+0x15c>)
 800722a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800722c:	f023 0220 	bic.w	r2, r3, #32
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	699b      	ldr	r3, [r3, #24]
 8007234:	4928      	ldr	r1, [pc, #160]	@ (80072d8 <RCCEx_PLL2_Config+0x15c>)
 8007236:	4313      	orrs	r3, r2
 8007238:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800723a:	4b27      	ldr	r3, [pc, #156]	@ (80072d8 <RCCEx_PLL2_Config+0x15c>)
 800723c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800723e:	4a26      	ldr	r2, [pc, #152]	@ (80072d8 <RCCEx_PLL2_Config+0x15c>)
 8007240:	f023 0310 	bic.w	r3, r3, #16
 8007244:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007246:	4b24      	ldr	r3, [pc, #144]	@ (80072d8 <RCCEx_PLL2_Config+0x15c>)
 8007248:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800724a:	4b24      	ldr	r3, [pc, #144]	@ (80072dc <RCCEx_PLL2_Config+0x160>)
 800724c:	4013      	ands	r3, r2
 800724e:	687a      	ldr	r2, [r7, #4]
 8007250:	69d2      	ldr	r2, [r2, #28]
 8007252:	00d2      	lsls	r2, r2, #3
 8007254:	4920      	ldr	r1, [pc, #128]	@ (80072d8 <RCCEx_PLL2_Config+0x15c>)
 8007256:	4313      	orrs	r3, r2
 8007258:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800725a:	4b1f      	ldr	r3, [pc, #124]	@ (80072d8 <RCCEx_PLL2_Config+0x15c>)
 800725c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800725e:	4a1e      	ldr	r2, [pc, #120]	@ (80072d8 <RCCEx_PLL2_Config+0x15c>)
 8007260:	f043 0310 	orr.w	r3, r3, #16
 8007264:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d106      	bne.n	800727a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800726c:	4b1a      	ldr	r3, [pc, #104]	@ (80072d8 <RCCEx_PLL2_Config+0x15c>)
 800726e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007270:	4a19      	ldr	r2, [pc, #100]	@ (80072d8 <RCCEx_PLL2_Config+0x15c>)
 8007272:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007276:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007278:	e00f      	b.n	800729a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	2b01      	cmp	r3, #1
 800727e:	d106      	bne.n	800728e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007280:	4b15      	ldr	r3, [pc, #84]	@ (80072d8 <RCCEx_PLL2_Config+0x15c>)
 8007282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007284:	4a14      	ldr	r2, [pc, #80]	@ (80072d8 <RCCEx_PLL2_Config+0x15c>)
 8007286:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800728a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800728c:	e005      	b.n	800729a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800728e:	4b12      	ldr	r3, [pc, #72]	@ (80072d8 <RCCEx_PLL2_Config+0x15c>)
 8007290:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007292:	4a11      	ldr	r2, [pc, #68]	@ (80072d8 <RCCEx_PLL2_Config+0x15c>)
 8007294:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007298:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800729a:	4b0f      	ldr	r3, [pc, #60]	@ (80072d8 <RCCEx_PLL2_Config+0x15c>)
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	4a0e      	ldr	r2, [pc, #56]	@ (80072d8 <RCCEx_PLL2_Config+0x15c>)
 80072a0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80072a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80072a6:	f7fa f953 	bl	8001550 <HAL_GetTick>
 80072aa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80072ac:	e008      	b.n	80072c0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80072ae:	f7fa f94f 	bl	8001550 <HAL_GetTick>
 80072b2:	4602      	mov	r2, r0
 80072b4:	68bb      	ldr	r3, [r7, #8]
 80072b6:	1ad3      	subs	r3, r2, r3
 80072b8:	2b02      	cmp	r3, #2
 80072ba:	d901      	bls.n	80072c0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80072bc:	2303      	movs	r3, #3
 80072be:	e006      	b.n	80072ce <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80072c0:	4b05      	ldr	r3, [pc, #20]	@ (80072d8 <RCCEx_PLL2_Config+0x15c>)
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d0f0      	beq.n	80072ae <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80072cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80072ce:	4618      	mov	r0, r3
 80072d0:	3710      	adds	r7, #16
 80072d2:	46bd      	mov	sp, r7
 80072d4:	bd80      	pop	{r7, pc}
 80072d6:	bf00      	nop
 80072d8:	58024400 	.word	0x58024400
 80072dc:	ffff0007 	.word	0xffff0007

080072e0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b084      	sub	sp, #16
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
 80072e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80072ea:	2300      	movs	r3, #0
 80072ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80072ee:	4b53      	ldr	r3, [pc, #332]	@ (800743c <RCCEx_PLL3_Config+0x15c>)
 80072f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072f2:	f003 0303 	and.w	r3, r3, #3
 80072f6:	2b03      	cmp	r3, #3
 80072f8:	d101      	bne.n	80072fe <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80072fa:	2301      	movs	r3, #1
 80072fc:	e099      	b.n	8007432 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80072fe:	4b4f      	ldr	r3, [pc, #316]	@ (800743c <RCCEx_PLL3_Config+0x15c>)
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	4a4e      	ldr	r2, [pc, #312]	@ (800743c <RCCEx_PLL3_Config+0x15c>)
 8007304:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007308:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800730a:	f7fa f921 	bl	8001550 <HAL_GetTick>
 800730e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007310:	e008      	b.n	8007324 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007312:	f7fa f91d 	bl	8001550 <HAL_GetTick>
 8007316:	4602      	mov	r2, r0
 8007318:	68bb      	ldr	r3, [r7, #8]
 800731a:	1ad3      	subs	r3, r2, r3
 800731c:	2b02      	cmp	r3, #2
 800731e:	d901      	bls.n	8007324 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007320:	2303      	movs	r3, #3
 8007322:	e086      	b.n	8007432 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007324:	4b45      	ldr	r3, [pc, #276]	@ (800743c <RCCEx_PLL3_Config+0x15c>)
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800732c:	2b00      	cmp	r3, #0
 800732e:	d1f0      	bne.n	8007312 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007330:	4b42      	ldr	r3, [pc, #264]	@ (800743c <RCCEx_PLL3_Config+0x15c>)
 8007332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007334:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	051b      	lsls	r3, r3, #20
 800733e:	493f      	ldr	r1, [pc, #252]	@ (800743c <RCCEx_PLL3_Config+0x15c>)
 8007340:	4313      	orrs	r3, r2
 8007342:	628b      	str	r3, [r1, #40]	@ 0x28
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	685b      	ldr	r3, [r3, #4]
 8007348:	3b01      	subs	r3, #1
 800734a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	689b      	ldr	r3, [r3, #8]
 8007352:	3b01      	subs	r3, #1
 8007354:	025b      	lsls	r3, r3, #9
 8007356:	b29b      	uxth	r3, r3
 8007358:	431a      	orrs	r2, r3
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	68db      	ldr	r3, [r3, #12]
 800735e:	3b01      	subs	r3, #1
 8007360:	041b      	lsls	r3, r3, #16
 8007362:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007366:	431a      	orrs	r2, r3
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	691b      	ldr	r3, [r3, #16]
 800736c:	3b01      	subs	r3, #1
 800736e:	061b      	lsls	r3, r3, #24
 8007370:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007374:	4931      	ldr	r1, [pc, #196]	@ (800743c <RCCEx_PLL3_Config+0x15c>)
 8007376:	4313      	orrs	r3, r2
 8007378:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800737a:	4b30      	ldr	r3, [pc, #192]	@ (800743c <RCCEx_PLL3_Config+0x15c>)
 800737c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800737e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	695b      	ldr	r3, [r3, #20]
 8007386:	492d      	ldr	r1, [pc, #180]	@ (800743c <RCCEx_PLL3_Config+0x15c>)
 8007388:	4313      	orrs	r3, r2
 800738a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800738c:	4b2b      	ldr	r3, [pc, #172]	@ (800743c <RCCEx_PLL3_Config+0x15c>)
 800738e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007390:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	699b      	ldr	r3, [r3, #24]
 8007398:	4928      	ldr	r1, [pc, #160]	@ (800743c <RCCEx_PLL3_Config+0x15c>)
 800739a:	4313      	orrs	r3, r2
 800739c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800739e:	4b27      	ldr	r3, [pc, #156]	@ (800743c <RCCEx_PLL3_Config+0x15c>)
 80073a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073a2:	4a26      	ldr	r2, [pc, #152]	@ (800743c <RCCEx_PLL3_Config+0x15c>)
 80073a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80073a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80073aa:	4b24      	ldr	r3, [pc, #144]	@ (800743c <RCCEx_PLL3_Config+0x15c>)
 80073ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80073ae:	4b24      	ldr	r3, [pc, #144]	@ (8007440 <RCCEx_PLL3_Config+0x160>)
 80073b0:	4013      	ands	r3, r2
 80073b2:	687a      	ldr	r2, [r7, #4]
 80073b4:	69d2      	ldr	r2, [r2, #28]
 80073b6:	00d2      	lsls	r2, r2, #3
 80073b8:	4920      	ldr	r1, [pc, #128]	@ (800743c <RCCEx_PLL3_Config+0x15c>)
 80073ba:	4313      	orrs	r3, r2
 80073bc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80073be:	4b1f      	ldr	r3, [pc, #124]	@ (800743c <RCCEx_PLL3_Config+0x15c>)
 80073c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073c2:	4a1e      	ldr	r2, [pc, #120]	@ (800743c <RCCEx_PLL3_Config+0x15c>)
 80073c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80073c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d106      	bne.n	80073de <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80073d0:	4b1a      	ldr	r3, [pc, #104]	@ (800743c <RCCEx_PLL3_Config+0x15c>)
 80073d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073d4:	4a19      	ldr	r2, [pc, #100]	@ (800743c <RCCEx_PLL3_Config+0x15c>)
 80073d6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80073da:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80073dc:	e00f      	b.n	80073fe <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80073de:	683b      	ldr	r3, [r7, #0]
 80073e0:	2b01      	cmp	r3, #1
 80073e2:	d106      	bne.n	80073f2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80073e4:	4b15      	ldr	r3, [pc, #84]	@ (800743c <RCCEx_PLL3_Config+0x15c>)
 80073e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073e8:	4a14      	ldr	r2, [pc, #80]	@ (800743c <RCCEx_PLL3_Config+0x15c>)
 80073ea:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80073ee:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80073f0:	e005      	b.n	80073fe <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80073f2:	4b12      	ldr	r3, [pc, #72]	@ (800743c <RCCEx_PLL3_Config+0x15c>)
 80073f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073f6:	4a11      	ldr	r2, [pc, #68]	@ (800743c <RCCEx_PLL3_Config+0x15c>)
 80073f8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80073fc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80073fe:	4b0f      	ldr	r3, [pc, #60]	@ (800743c <RCCEx_PLL3_Config+0x15c>)
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	4a0e      	ldr	r2, [pc, #56]	@ (800743c <RCCEx_PLL3_Config+0x15c>)
 8007404:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007408:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800740a:	f7fa f8a1 	bl	8001550 <HAL_GetTick>
 800740e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007410:	e008      	b.n	8007424 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007412:	f7fa f89d 	bl	8001550 <HAL_GetTick>
 8007416:	4602      	mov	r2, r0
 8007418:	68bb      	ldr	r3, [r7, #8]
 800741a:	1ad3      	subs	r3, r2, r3
 800741c:	2b02      	cmp	r3, #2
 800741e:	d901      	bls.n	8007424 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007420:	2303      	movs	r3, #3
 8007422:	e006      	b.n	8007432 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007424:	4b05      	ldr	r3, [pc, #20]	@ (800743c <RCCEx_PLL3_Config+0x15c>)
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800742c:	2b00      	cmp	r3, #0
 800742e:	d0f0      	beq.n	8007412 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007430:	7bfb      	ldrb	r3, [r7, #15]
}
 8007432:	4618      	mov	r0, r3
 8007434:	3710      	adds	r7, #16
 8007436:	46bd      	mov	sp, r7
 8007438:	bd80      	pop	{r7, pc}
 800743a:	bf00      	nop
 800743c:	58024400 	.word	0x58024400
 8007440:	ffff0007 	.word	0xffff0007

08007444 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b08a      	sub	sp, #40	@ 0x28
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d101      	bne.n	8007456 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8007452:	2301      	movs	r3, #1
 8007454:	e075      	b.n	8007542 <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800745c:	b2db      	uxtb	r3, r3
 800745e:	2b00      	cmp	r3, #0
 8007460:	d105      	bne.n	800746e <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2200      	movs	r2, #0
 8007466:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8007468:	6878      	ldr	r0, [r7, #4]
 800746a:	f7f9 fce5 	bl	8000e38 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2204      	movs	r2, #4
 8007472:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8007476:	6878      	ldr	r0, [r7, #4]
 8007478:	f000 f868 	bl	800754c <HAL_SD_InitCard>
 800747c:	4603      	mov	r3, r0
 800747e:	2b00      	cmp	r3, #0
 8007480:	d001      	beq.n	8007486 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8007482:	2301      	movs	r3, #1
 8007484:	e05d      	b.n	8007542 <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 8007486:	f107 0308 	add.w	r3, r7, #8
 800748a:	4619      	mov	r1, r3
 800748c:	6878      	ldr	r0, [r7, #4]
 800748e:	f000 ff77 	bl	8008380 <HAL_SD_GetCardStatus>
 8007492:	4603      	mov	r3, r0
 8007494:	2b00      	cmp	r3, #0
 8007496:	d001      	beq.n	800749c <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 8007498:	2301      	movs	r3, #1
 800749a:	e052      	b.n	8007542 <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 800749c:	7e3b      	ldrb	r3, [r7, #24]
 800749e:	b2db      	uxtb	r3, r3
 80074a0:	627b      	str	r3, [r7, #36]	@ 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 80074a2:	7e7b      	ldrb	r3, [r7, #25]
 80074a4:	b2db      	uxtb	r3, r3
 80074a6:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074ac:	2b01      	cmp	r3, #1
 80074ae:	d10a      	bne.n	80074c6 <HAL_SD_Init+0x82>
 80074b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d102      	bne.n	80074bc <HAL_SD_Init+0x78>
 80074b6:	6a3b      	ldr	r3, [r7, #32]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d004      	beq.n	80074c6 <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80074c2:	659a      	str	r2, [r3, #88]	@ 0x58
 80074c4:	e00b      	b.n	80074de <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074ca:	2b01      	cmp	r3, #1
 80074cc:	d104      	bne.n	80074d8 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80074d4:	659a      	str	r2, [r3, #88]	@ 0x58
 80074d6:	e002      	b.n	80074de <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2200      	movs	r2, #0
 80074dc:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	68db      	ldr	r3, [r3, #12]
 80074e2:	4619      	mov	r1, r3
 80074e4:	6878      	ldr	r0, [r7, #4]
 80074e6:	f001 f835 	bl	8008554 <HAL_SD_ConfigWideBusOperation>
 80074ea:	4603      	mov	r3, r0
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d001      	beq.n	80074f4 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 80074f0:	2301      	movs	r3, #1
 80074f2:	e026      	b.n	8007542 <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 80074f4:	f7fa f82c 	bl	8001550 <HAL_GetTick>
 80074f8:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 80074fa:	e011      	b.n	8007520 <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 80074fc:	f7fa f828 	bl	8001550 <HAL_GetTick>
 8007500:	4602      	mov	r2, r0
 8007502:	69fb      	ldr	r3, [r7, #28]
 8007504:	1ad3      	subs	r3, r2, r3
 8007506:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800750a:	d109      	bne.n	8007520 <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007512:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2201      	movs	r2, #1
 8007518:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
 800751c:	2303      	movs	r3, #3
 800751e:	e010      	b.n	8007542 <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8007520:	6878      	ldr	r0, [r7, #4]
 8007522:	f001 f929 	bl	8008778 <HAL_SD_GetCardState>
 8007526:	4603      	mov	r3, r0
 8007528:	2b04      	cmp	r3, #4
 800752a:	d1e7      	bne.n	80074fc <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2200      	movs	r2, #0
 8007530:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2200      	movs	r2, #0
 8007536:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2201      	movs	r2, #1
 800753c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 8007540:	2300      	movs	r3, #0
}
 8007542:	4618      	mov	r0, r3
 8007544:	3728      	adds	r7, #40	@ 0x28
 8007546:	46bd      	mov	sp, r7
 8007548:	bd80      	pop	{r7, pc}
	...

0800754c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800754c:	b590      	push	{r4, r7, lr}
 800754e:	b08d      	sub	sp, #52	@ 0x34
 8007550:	af02      	add	r7, sp, #8
 8007552:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8007554:	2300      	movs	r3, #0
 8007556:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8007558:	2300      	movs	r3, #0
 800755a:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800755c:	2300      	movs	r3, #0
 800755e:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8007560:	2300      	movs	r3, #0
 8007562:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8007564:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8007568:	f04f 0100 	mov.w	r1, #0
 800756c:	f7fe fc76 	bl	8005e5c <HAL_RCCEx_GetPeriphCLKFreq>
 8007570:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 8007572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007574:	2b00      	cmp	r3, #0
 8007576:	d109      	bne.n	800758c <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2201      	movs	r2, #1
 800757c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8007586:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8007588:	2301      	movs	r3, #1
 800758a:	e070      	b.n	800766e <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800758c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800758e:	0a1b      	lsrs	r3, r3, #8
 8007590:	4a39      	ldr	r2, [pc, #228]	@ (8007678 <HAL_SD_InitCard+0x12c>)
 8007592:	fba2 2303 	umull	r2, r3, r2, r3
 8007596:	091b      	lsrs	r3, r3, #4
 8007598:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681c      	ldr	r4, [r3, #0]
 800759e:	466a      	mov	r2, sp
 80075a0:	f107 0318 	add.w	r3, r7, #24
 80075a4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80075a8:	e882 0003 	stmia.w	r2, {r0, r1}
 80075ac:	f107 030c 	add.w	r3, r7, #12
 80075b0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80075b2:	4620      	mov	r0, r4
 80075b4:	f003 fe2a 	bl	800b20c <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	4618      	mov	r0, r3
 80075be:	f003 fe6d 	bl	800b29c <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 80075c2:	69fb      	ldr	r3, [r7, #28]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d005      	beq.n	80075d4 <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 80075c8:	69fb      	ldr	r3, [r7, #28]
 80075ca:	005b      	lsls	r3, r3, #1
 80075cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80075d2:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
 80075d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d007      	beq.n	80075ea <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 80075da:	4a28      	ldr	r2, [pc, #160]	@ (800767c <HAL_SD_InitCard+0x130>)
 80075dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075de:	fbb2 f3f3 	udiv	r3, r2, r3
 80075e2:	3301      	adds	r3, #1
 80075e4:	4618      	mov	r0, r3
 80075e6:	f7f9 ffbf 	bl	8001568 <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80075ea:	6878      	ldr	r0, [r7, #4]
 80075ec:	f001 f9b2 	bl	8008954 <SD_PowerON>
 80075f0:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 80075f2:	6a3b      	ldr	r3, [r7, #32]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d00b      	beq.n	8007610 <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2201      	movs	r2, #1
 80075fc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007604:	6a3b      	ldr	r3, [r7, #32]
 8007606:	431a      	orrs	r2, r3
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800760c:	2301      	movs	r3, #1
 800760e:	e02e      	b.n	800766e <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8007610:	6878      	ldr	r0, [r7, #4]
 8007612:	f001 f8d1 	bl	80087b8 <SD_InitCard>
 8007616:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8007618:	6a3b      	ldr	r3, [r7, #32]
 800761a:	2b00      	cmp	r3, #0
 800761c:	d00b      	beq.n	8007636 <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2201      	movs	r2, #1
 8007622:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800762a:	6a3b      	ldr	r3, [r7, #32]
 800762c:	431a      	orrs	r2, r3
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8007632:	2301      	movs	r3, #1
 8007634:	e01b      	b.n	800766e <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800763e:	4618      	mov	r0, r3
 8007640:	f003 fec2 	bl	800b3c8 <SDMMC_CmdBlockLength>
 8007644:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8007646:	6a3b      	ldr	r3, [r7, #32]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d00f      	beq.n	800766c <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	4a0b      	ldr	r2, [pc, #44]	@ (8007680 <HAL_SD_InitCard+0x134>)
 8007652:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007658:	6a3b      	ldr	r3, [r7, #32]
 800765a:	431a      	orrs	r2, r3
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2201      	movs	r2, #1
 8007664:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8007668:	2301      	movs	r3, #1
 800766a:	e000      	b.n	800766e <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 800766c:	2300      	movs	r3, #0
}
 800766e:	4618      	mov	r0, r3
 8007670:	372c      	adds	r7, #44	@ 0x2c
 8007672:	46bd      	mov	sp, r7
 8007674:	bd90      	pop	{r4, r7, pc}
 8007676:	bf00      	nop
 8007678:	014f8b59 	.word	0x014f8b59
 800767c:	00012110 	.word	0x00012110
 8007680:	1fe00fff 	.word	0x1fe00fff

08007684 <HAL_SD_ReadBlocks>:
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks,
                                    uint32_t Timeout)
{
 8007684:	b580      	push	{r7, lr}
 8007686:	b092      	sub	sp, #72	@ 0x48
 8007688:	af00      	add	r7, sp, #0
 800768a:	60f8      	str	r0, [r7, #12]
 800768c:	60b9      	str	r1, [r7, #8]
 800768e:	607a      	str	r2, [r7, #4]
 8007690:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8007692:	f7f9 ff5d 	bl	8001550 <HAL_GetTick>
 8007696:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count;
  uint32_t data;
  uint32_t dataremaining;
  uint32_t add = BlockAdd;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 800769c:	68bb      	ldr	r3, [r7, #8]
 800769e:	637b      	str	r3, [r7, #52]	@ 0x34

  if (NULL == pData)
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d107      	bne.n	80076b6 <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80076aa:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80076b2:	2301      	movs	r3, #1
 80076b4:	e167      	b.n	8007986 <HAL_SD_ReadBlocks+0x302>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80076bc:	b2db      	uxtb	r3, r3
 80076be:	2b01      	cmp	r3, #1
 80076c0:	f040 815a 	bne.w	8007978 <HAL_SD_ReadBlocks+0x2f4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	2200      	movs	r2, #0
 80076c8:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80076ca:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80076cc:	683b      	ldr	r3, [r7, #0]
 80076ce:	441a      	add	r2, r3
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076d4:	429a      	cmp	r2, r3
 80076d6:	d907      	bls.n	80076e8 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80076dc:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 80076e4:	2301      	movs	r3, #1
 80076e6:	e14e      	b.n	8007986 <HAL_SD_ReadBlocks+0x302>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	2203      	movs	r2, #3
 80076ec:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	2200      	movs	r2, #0
 80076f6:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076fc:	2b01      	cmp	r3, #1
 80076fe:	d002      	beq.n	8007706 <HAL_SD_ReadBlocks+0x82>
    {
      add *= BLOCKSIZE;
 8007700:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007702:	025b      	lsls	r3, r3, #9
 8007704:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007706:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800770a:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	025b      	lsls	r3, r3, #9
 8007710:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8007712:	2390      	movs	r3, #144	@ 0x90
 8007714:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8007716:	2302      	movs	r3, #2
 8007718:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800771a:	2300      	movs	r3, #0
 800771c:	627b      	str	r3, [r7, #36]	@ 0x24
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800771e:	2300      	movs	r3, #0
 8007720:	62bb      	str	r3, [r7, #40]	@ 0x28
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f107 0214 	add.w	r2, r7, #20
 800772a:	4611      	mov	r1, r2
 800772c:	4618      	mov	r0, r3
 800772e:	f003 fe1f 	bl	800b370 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	68da      	ldr	r2, [r3, #12]
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007740:	60da      	str	r2, [r3, #12]

    /* Read block(s) in polling mode */
    if (NumberOfBlocks > 1U)
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	2b01      	cmp	r3, #1
 8007746:	d90a      	bls.n	800775e <HAL_SD_ReadBlocks+0xda>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	2202      	movs	r2, #2
 800774c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007754:	4618      	mov	r0, r3
 8007756:	f003 fe7d 	bl	800b454 <SDMMC_CmdReadMultiBlock>
 800775a:	6478      	str	r0, [r7, #68]	@ 0x44
 800775c:	e009      	b.n	8007772 <HAL_SD_ReadBlocks+0xee>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	2201      	movs	r2, #1
 8007762:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800776a:	4618      	mov	r0, r3
 800776c:	f003 fe4f 	bl	800b40e <SDMMC_CmdReadSingleBlock>
 8007770:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 8007772:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007774:	2b00      	cmp	r3, #0
 8007776:	d012      	beq.n	800779e <HAL_SD_ReadBlocks+0x11a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	4a84      	ldr	r2, [pc, #528]	@ (8007990 <HAL_SD_ReadBlocks+0x30c>)
 800777e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007784:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007786:	431a      	orrs	r2, r3
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	2201      	movs	r2, #1
 8007790:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	2200      	movs	r2, #0
 8007798:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 800779a:	2301      	movs	r3, #1
 800779c:	e0f3      	b.n	8007986 <HAL_SD_ReadBlocks+0x302>
    }

    /* Poll on SDMMC flags */
    dataremaining = config.DataLength;
 800779e:	69bb      	ldr	r3, [r7, #24]
 80077a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 80077a2:	e058      	b.n	8007856 <HAL_SD_ReadBlocks+0x1d2>
    {
      if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) && (dataremaining >= SDMMC_FIFO_SIZE))
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80077aa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d033      	beq.n	800781a <HAL_SD_ReadBlocks+0x196>
 80077b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077b4:	2b1f      	cmp	r3, #31
 80077b6:	d930      	bls.n	800781a <HAL_SD_ReadBlocks+0x196>
      {
        /* Read data from SDMMC Rx FIFO */
        for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 80077b8:	2300      	movs	r3, #0
 80077ba:	643b      	str	r3, [r7, #64]	@ 0x40
 80077bc:	e027      	b.n	800780e <HAL_SD_ReadBlocks+0x18a>
        {
          data = SDMMC_ReadFIFO(hsd->Instance);
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	4618      	mov	r0, r3
 80077c4:	f003 fd4c 	bl	800b260 <SDMMC_ReadFIFO>
 80077c8:	62f8      	str	r0, [r7, #44]	@ 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 80077ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077cc:	b2da      	uxtb	r2, r3
 80077ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077d0:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80077d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077d4:	3301      	adds	r3, #1
 80077d6:	637b      	str	r3, [r7, #52]	@ 0x34
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80077d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077da:	0a1b      	lsrs	r3, r3, #8
 80077dc:	b2da      	uxtb	r2, r3
 80077de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077e0:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80077e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077e4:	3301      	adds	r3, #1
 80077e6:	637b      	str	r3, [r7, #52]	@ 0x34
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80077e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077ea:	0c1b      	lsrs	r3, r3, #16
 80077ec:	b2da      	uxtb	r2, r3
 80077ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077f0:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80077f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077f4:	3301      	adds	r3, #1
 80077f6:	637b      	str	r3, [r7, #52]	@ 0x34
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80077f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077fa:	0e1b      	lsrs	r3, r3, #24
 80077fc:	b2da      	uxtb	r2, r3
 80077fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007800:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8007802:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007804:	3301      	adds	r3, #1
 8007806:	637b      	str	r3, [r7, #52]	@ 0x34
        for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8007808:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800780a:	3301      	adds	r3, #1
 800780c:	643b      	str	r3, [r7, #64]	@ 0x40
 800780e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007810:	2b07      	cmp	r3, #7
 8007812:	d9d4      	bls.n	80077be <HAL_SD_ReadBlocks+0x13a>
        }
        dataremaining -= SDMMC_FIFO_SIZE;
 8007814:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007816:	3b20      	subs	r3, #32
 8007818:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }

      if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 800781a:	f7f9 fe99 	bl	8001550 <HAL_GetTick>
 800781e:	4602      	mov	r2, r0
 8007820:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007822:	1ad3      	subs	r3, r2, r3
 8007824:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007826:	429a      	cmp	r2, r3
 8007828:	d902      	bls.n	8007830 <HAL_SD_ReadBlocks+0x1ac>
 800782a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800782c:	2b00      	cmp	r3, #0
 800782e:	d112      	bne.n	8007856 <HAL_SD_ReadBlocks+0x1d2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	4a56      	ldr	r2, [pc, #344]	@ (8007990 <HAL_SD_ReadBlocks+0x30c>)
 8007836:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800783c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	635a      	str	r2, [r3, #52]	@ 0x34
        hsd->State = HAL_SD_STATE_READY;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	2201      	movs	r2, #1
 8007848:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        hsd->Context = SD_CONTEXT_NONE;
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	2200      	movs	r2, #0
 8007850:	62da      	str	r2, [r3, #44]	@ 0x2c
        return HAL_TIMEOUT;
 8007852:	2303      	movs	r3, #3
 8007854:	e097      	b.n	8007986 <HAL_SD_ReadBlocks+0x302>
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800785c:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 8007860:	2b00      	cmp	r3, #0
 8007862:	d09f      	beq.n	80077a4 <HAL_SD_ReadBlocks+0x120>
      }
    }
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	68da      	ldr	r2, [r3, #12]
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007872:	60da      	str	r2, [r3, #12]

    /* Send stop transmission command in case of multiblock read */
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800787a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800787e:	2b00      	cmp	r3, #0
 8007880:	d022      	beq.n	80078c8 <HAL_SD_ReadBlocks+0x244>
 8007882:	683b      	ldr	r3, [r7, #0]
 8007884:	2b01      	cmp	r3, #1
 8007886:	d91f      	bls.n	80078c8 <HAL_SD_ReadBlocks+0x244>
    {
      if (hsd->SdCard.CardType != CARD_SECURED)
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800788c:	2b03      	cmp	r3, #3
 800788e:	d01b      	beq.n	80078c8 <HAL_SD_ReadBlocks+0x244>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	4618      	mov	r0, r3
 8007896:	f003 fe47 	bl	800b528 <SDMMC_CmdStopTransfer>
 800789a:	6478      	str	r0, [r7, #68]	@ 0x44
        if (errorstate != HAL_SD_ERROR_NONE)
 800789c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d012      	beq.n	80078c8 <HAL_SD_ReadBlocks+0x244>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	4a3a      	ldr	r2, [pc, #232]	@ (8007990 <HAL_SD_ReadBlocks+0x30c>)
 80078a8:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80078ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80078b0:	431a      	orrs	r2, r3
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	635a      	str	r2, [r3, #52]	@ 0x34
          hsd->State = HAL_SD_STATE_READY;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	2201      	movs	r2, #1
 80078ba:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          hsd->Context = SD_CONTEXT_NONE;
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	2200      	movs	r2, #0
 80078c2:	62da      	str	r2, [r3, #44]	@ 0x2c
          return HAL_ERROR;
 80078c4:	2301      	movs	r3, #1
 80078c6:	e05e      	b.n	8007986 <HAL_SD_ReadBlocks+0x302>
        }
      }
    }

    /* Get error state */
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80078ce:	f003 0308 	and.w	r3, r3, #8
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d012      	beq.n	80078fc <HAL_SD_ReadBlocks+0x278>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	4a2d      	ldr	r2, [pc, #180]	@ (8007990 <HAL_SD_ReadBlocks+0x30c>)
 80078dc:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80078e2:	f043 0208 	orr.w	r2, r3, #8
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	2201      	movs	r2, #1
 80078ee:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	2200      	movs	r2, #0
 80078f6:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 80078f8:	2301      	movs	r3, #1
 80078fa:	e044      	b.n	8007986 <HAL_SD_ReadBlocks+0x302>
    }
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007902:	f003 0302 	and.w	r3, r3, #2
 8007906:	2b00      	cmp	r3, #0
 8007908:	d012      	beq.n	8007930 <HAL_SD_ReadBlocks+0x2ac>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	4a20      	ldr	r2, [pc, #128]	@ (8007990 <HAL_SD_ReadBlocks+0x30c>)
 8007910:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007916:	f043 0202 	orr.w	r2, r3, #2
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	2201      	movs	r2, #1
 8007922:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	2200      	movs	r2, #0
 800792a:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 800792c:	2301      	movs	r3, #1
 800792e:	e02a      	b.n	8007986 <HAL_SD_ReadBlocks+0x302>
    }
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007936:	f003 0320 	and.w	r3, r3, #32
 800793a:	2b00      	cmp	r3, #0
 800793c:	d012      	beq.n	8007964 <HAL_SD_ReadBlocks+0x2e0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	4a13      	ldr	r2, [pc, #76]	@ (8007990 <HAL_SD_ReadBlocks+0x30c>)
 8007944:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800794a:	f043 0220 	orr.w	r2, r3, #32
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	2201      	movs	r2, #1
 8007956:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	2200      	movs	r2, #0
 800795e:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 8007960:	2301      	movs	r3, #1
 8007962:	e010      	b.n	8007986 <HAL_SD_ReadBlocks+0x302>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	4a0a      	ldr	r2, [pc, #40]	@ (8007994 <HAL_SD_ReadBlocks+0x310>)
 800796a:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	2201      	movs	r2, #1
 8007970:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    return HAL_OK;
 8007974:	2300      	movs	r3, #0
 8007976:	e006      	b.n	8007986 <HAL_SD_ReadBlocks+0x302>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800797c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8007984:	2301      	movs	r3, #1
  }
}
 8007986:	4618      	mov	r0, r3
 8007988:	3748      	adds	r7, #72	@ 0x48
 800798a:	46bd      	mov	sp, r7
 800798c:	bd80      	pop	{r7, pc}
 800798e:	bf00      	nop
 8007990:	1fe00fff 	.word	0x1fe00fff
 8007994:	18000f3a 	.word	0x18000f3a

08007998 <HAL_SD_WriteBlocks>:
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, const uint8_t *pData, uint32_t BlockAdd,
                                     uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8007998:	b580      	push	{r7, lr}
 800799a:	b092      	sub	sp, #72	@ 0x48
 800799c:	af00      	add	r7, sp, #0
 800799e:	60f8      	str	r0, [r7, #12]
 80079a0:	60b9      	str	r1, [r7, #8]
 80079a2:	607a      	str	r2, [r7, #4]
 80079a4:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80079a6:	f7f9 fdd3 	bl	8001550 <HAL_GetTick>
 80079aa:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count;
  uint32_t data;
  uint32_t dataremaining;
  uint32_t add = BlockAdd;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	63bb      	str	r3, [r7, #56]	@ 0x38
  const uint8_t *tempbuff = pData;
 80079b0:	68bb      	ldr	r3, [r7, #8]
 80079b2:	637b      	str	r3, [r7, #52]	@ 0x34

  if (NULL == pData)
 80079b4:	68bb      	ldr	r3, [r7, #8]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d107      	bne.n	80079ca <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079be:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80079c6:	2301      	movs	r3, #1
 80079c8:	e16b      	b.n	8007ca2 <HAL_SD_WriteBlocks+0x30a>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80079d0:	b2db      	uxtb	r3, r3
 80079d2:	2b01      	cmp	r3, #1
 80079d4:	f040 815e 	bne.w	8007c94 <HAL_SD_WriteBlocks+0x2fc>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	2200      	movs	r2, #0
 80079dc:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80079de:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	441a      	add	r2, r3
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079e8:	429a      	cmp	r2, r3
 80079ea:	d907      	bls.n	80079fc <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079f0:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 80079f8:	2301      	movs	r3, #1
 80079fa:	e152      	b.n	8007ca2 <HAL_SD_WriteBlocks+0x30a>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	2203      	movs	r2, #3
 8007a00:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	2200      	movs	r2, #0
 8007a0a:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a10:	2b01      	cmp	r3, #1
 8007a12:	d002      	beq.n	8007a1a <HAL_SD_WriteBlocks+0x82>
    {
      add *= BLOCKSIZE;
 8007a14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a16:	025b      	lsls	r3, r3, #9
 8007a18:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007a1a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007a1e:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	025b      	lsls	r3, r3, #9
 8007a24:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8007a26:	2390      	movs	r3, #144	@ 0x90
 8007a28:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	627b      	str	r3, [r7, #36]	@ 0x24
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8007a2e:	2300      	movs	r3, #0
 8007a30:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8007a32:	2300      	movs	r3, #0
 8007a34:	62fb      	str	r3, [r7, #44]	@ 0x2c
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	f107 0218 	add.w	r2, r7, #24
 8007a3e:	4611      	mov	r1, r2
 8007a40:	4618      	mov	r0, r3
 8007a42:	f003 fc95 	bl	800b370 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	68da      	ldr	r2, [r3, #12]
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007a54:	60da      	str	r2, [r3, #12]

    /* Write Blocks in Polling mode */
    if (NumberOfBlocks > 1U)
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	2b01      	cmp	r3, #1
 8007a5a:	d90a      	bls.n	8007a72 <HAL_SD_WriteBlocks+0xda>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	2220      	movs	r2, #32
 8007a60:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007a68:	4618      	mov	r0, r3
 8007a6a:	f003 fd39 	bl	800b4e0 <SDMMC_CmdWriteMultiBlock>
 8007a6e:	6478      	str	r0, [r7, #68]	@ 0x44
 8007a70:	e009      	b.n	8007a86 <HAL_SD_WriteBlocks+0xee>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	2210      	movs	r2, #16
 8007a76:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007a7e:	4618      	mov	r0, r3
 8007a80:	f003 fd0b 	bl	800b49a <SDMMC_CmdWriteSingleBlock>
 8007a84:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 8007a86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d012      	beq.n	8007ab2 <HAL_SD_WriteBlocks+0x11a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	4a86      	ldr	r2, [pc, #536]	@ (8007cac <HAL_SD_WriteBlocks+0x314>)
 8007a92:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007a98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007a9a:	431a      	orrs	r2, r3
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	2201      	movs	r2, #1
 8007aa4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	2200      	movs	r2, #0
 8007aac:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 8007aae:	2301      	movs	r3, #1
 8007ab0:	e0f7      	b.n	8007ca2 <HAL_SD_WriteBlocks+0x30a>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8007ab2:	69fb      	ldr	r3, [r7, #28]
 8007ab4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT |
 8007ab6:	e05c      	b.n	8007b72 <HAL_SD_WriteBlocks+0x1da>
                              SDMMC_FLAG_DATAEND))
    {
      if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) && (dataremaining >= SDMMC_FIFO_SIZE))
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007abe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d037      	beq.n	8007b36 <HAL_SD_WriteBlocks+0x19e>
 8007ac6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ac8:	2b1f      	cmp	r3, #31
 8007aca:	d934      	bls.n	8007b36 <HAL_SD_WriteBlocks+0x19e>
      {
        /* Write data to SDMMC Tx FIFO */
        for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8007acc:	2300      	movs	r3, #0
 8007ace:	643b      	str	r3, [r7, #64]	@ 0x40
 8007ad0:	e02b      	b.n	8007b2a <HAL_SD_WriteBlocks+0x192>
        {
          data = (uint32_t)(*tempbuff);
 8007ad2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ad4:	781b      	ldrb	r3, [r3, #0]
 8007ad6:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8007ad8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ada:	3301      	adds	r3, #1
 8007adc:	637b      	str	r3, [r7, #52]	@ 0x34
          data |= ((uint32_t)(*tempbuff) << 8U);
 8007ade:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ae0:	781b      	ldrb	r3, [r3, #0]
 8007ae2:	021a      	lsls	r2, r3, #8
 8007ae4:	697b      	ldr	r3, [r7, #20]
 8007ae6:	4313      	orrs	r3, r2
 8007ae8:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8007aea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007aec:	3301      	adds	r3, #1
 8007aee:	637b      	str	r3, [r7, #52]	@ 0x34
          data |= ((uint32_t)(*tempbuff) << 16U);
 8007af0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007af2:	781b      	ldrb	r3, [r3, #0]
 8007af4:	041a      	lsls	r2, r3, #16
 8007af6:	697b      	ldr	r3, [r7, #20]
 8007af8:	4313      	orrs	r3, r2
 8007afa:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8007afc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007afe:	3301      	adds	r3, #1
 8007b00:	637b      	str	r3, [r7, #52]	@ 0x34
          data |= ((uint32_t)(*tempbuff) << 24U);
 8007b02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b04:	781b      	ldrb	r3, [r3, #0]
 8007b06:	061a      	lsls	r2, r3, #24
 8007b08:	697b      	ldr	r3, [r7, #20]
 8007b0a:	4313      	orrs	r3, r2
 8007b0c:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8007b0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b10:	3301      	adds	r3, #1
 8007b12:	637b      	str	r3, [r7, #52]	@ 0x34
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	f107 0214 	add.w	r2, r7, #20
 8007b1c:	4611      	mov	r1, r2
 8007b1e:	4618      	mov	r0, r3
 8007b20:	f003 fbab 	bl	800b27a <SDMMC_WriteFIFO>
        for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8007b24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b26:	3301      	adds	r3, #1
 8007b28:	643b      	str	r3, [r7, #64]	@ 0x40
 8007b2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b2c:	2b07      	cmp	r3, #7
 8007b2e:	d9d0      	bls.n	8007ad2 <HAL_SD_WriteBlocks+0x13a>
        }
        dataremaining -= SDMMC_FIFO_SIZE;
 8007b30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b32:	3b20      	subs	r3, #32
 8007b34:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }

      if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 8007b36:	f7f9 fd0b 	bl	8001550 <HAL_GetTick>
 8007b3a:	4602      	mov	r2, r0
 8007b3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b3e:	1ad3      	subs	r3, r2, r3
 8007b40:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007b42:	429a      	cmp	r2, r3
 8007b44:	d902      	bls.n	8007b4c <HAL_SD_WriteBlocks+0x1b4>
 8007b46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d112      	bne.n	8007b72 <HAL_SD_WriteBlocks+0x1da>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	4a56      	ldr	r2, [pc, #344]	@ (8007cac <HAL_SD_WriteBlocks+0x314>)
 8007b52:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007b58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b5a:	431a      	orrs	r2, r3
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	635a      	str	r2, [r3, #52]	@ 0x34
        hsd->State = HAL_SD_STATE_READY;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	2201      	movs	r2, #1
 8007b64:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        hsd->Context = SD_CONTEXT_NONE;
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	62da      	str	r2, [r3, #44]	@ 0x2c
        return HAL_TIMEOUT;
 8007b6e:	2303      	movs	r3, #3
 8007b70:	e097      	b.n	8007ca2 <HAL_SD_WriteBlocks+0x30a>
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT |
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b78:	f403 738d 	and.w	r3, r3, #282	@ 0x11a
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d09b      	beq.n	8007ab8 <HAL_SD_WriteBlocks+0x120>
      }
    }
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	68da      	ldr	r2, [r3, #12]
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007b8e:	60da      	str	r2, [r3, #12]

    /* Send stop transmission command in case of multiblock write */
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d022      	beq.n	8007be4 <HAL_SD_WriteBlocks+0x24c>
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	2b01      	cmp	r3, #1
 8007ba2:	d91f      	bls.n	8007be4 <HAL_SD_WriteBlocks+0x24c>
    {
      if (hsd->SdCard.CardType != CARD_SECURED)
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ba8:	2b03      	cmp	r3, #3
 8007baa:	d01b      	beq.n	8007be4 <HAL_SD_WriteBlocks+0x24c>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	f003 fcb9 	bl	800b528 <SDMMC_CmdStopTransfer>
 8007bb6:	6478      	str	r0, [r7, #68]	@ 0x44
        if (errorstate != HAL_SD_ERROR_NONE)
 8007bb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d012      	beq.n	8007be4 <HAL_SD_WriteBlocks+0x24c>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	4a3a      	ldr	r2, [pc, #232]	@ (8007cac <HAL_SD_WriteBlocks+0x314>)
 8007bc4:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007bca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007bcc:	431a      	orrs	r2, r3
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	635a      	str	r2, [r3, #52]	@ 0x34
          hsd->State = HAL_SD_STATE_READY;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	2201      	movs	r2, #1
 8007bd6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          hsd->Context = SD_CONTEXT_NONE;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	2200      	movs	r2, #0
 8007bde:	62da      	str	r2, [r3, #44]	@ 0x2c
          return HAL_ERROR;
 8007be0:	2301      	movs	r3, #1
 8007be2:	e05e      	b.n	8007ca2 <HAL_SD_WriteBlocks+0x30a>
        }
      }
    }

    /* Get error state */
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007bea:	f003 0308 	and.w	r3, r3, #8
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d012      	beq.n	8007c18 <HAL_SD_WriteBlocks+0x280>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	4a2d      	ldr	r2, [pc, #180]	@ (8007cac <HAL_SD_WriteBlocks+0x314>)
 8007bf8:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007bfe:	f043 0208 	orr.w	r2, r3, #8
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	2201      	movs	r2, #1
 8007c0a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	2200      	movs	r2, #0
 8007c12:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 8007c14:	2301      	movs	r3, #1
 8007c16:	e044      	b.n	8007ca2 <HAL_SD_WriteBlocks+0x30a>
    }
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c1e:	f003 0302 	and.w	r3, r3, #2
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d012      	beq.n	8007c4c <HAL_SD_WriteBlocks+0x2b4>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	4a20      	ldr	r2, [pc, #128]	@ (8007cac <HAL_SD_WriteBlocks+0x314>)
 8007c2c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c32:	f043 0202 	orr.w	r2, r3, #2
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	2201      	movs	r2, #1
 8007c3e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	2200      	movs	r2, #0
 8007c46:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 8007c48:	2301      	movs	r3, #1
 8007c4a:	e02a      	b.n	8007ca2 <HAL_SD_WriteBlocks+0x30a>
    }
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c52:	f003 0310 	and.w	r3, r3, #16
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d012      	beq.n	8007c80 <HAL_SD_WriteBlocks+0x2e8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	4a13      	ldr	r2, [pc, #76]	@ (8007cac <HAL_SD_WriteBlocks+0x314>)
 8007c60:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c66:	f043 0210 	orr.w	r2, r3, #16
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	2201      	movs	r2, #1
 8007c72:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	2200      	movs	r2, #0
 8007c7a:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 8007c7c:	2301      	movs	r3, #1
 8007c7e:	e010      	b.n	8007ca2 <HAL_SD_WriteBlocks+0x30a>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	4a0a      	ldr	r2, [pc, #40]	@ (8007cb0 <HAL_SD_WriteBlocks+0x318>)
 8007c86:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    return HAL_OK;
 8007c90:	2300      	movs	r3, #0
 8007c92:	e006      	b.n	8007ca2 <HAL_SD_WriteBlocks+0x30a>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c98:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8007ca0:	2301      	movs	r3, #1
  }
}
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	3748      	adds	r7, #72	@ 0x48
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	bd80      	pop	{r7, pc}
 8007caa:	bf00      	nop
 8007cac:	1fe00fff 	.word	0x1fe00fff
 8007cb0:	18000f3a 	.word	0x18000f3a

08007cb4 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b084      	sub	sp, #16
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cc0:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cc8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d008      	beq.n	8007ce2 <HAL_SD_IRQHandler+0x2e>
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	f003 0308 	and.w	r3, r3, #8
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d003      	beq.n	8007ce2 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8007cda:	6878      	ldr	r0, [r7, #4]
 8007cdc:	f001 f926 	bl	8008f2c <SD_Read_IT>
 8007ce0:	e19a      	b.n	8008018 <HAL_SD_IRQHandler+0x364>
  }

  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ce8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	f000 80ac 	beq.w	8007e4a <HAL_SD_IRQHandler+0x196>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007cfa:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681a      	ldr	r2, [r3, #0]
 8007d06:	4b59      	ldr	r3, [pc, #356]	@ (8007e6c <HAL_SD_IRQHandler+0x1b8>)
 8007d08:	400b      	ands	r3, r1
 8007d0a:	63d3      	str	r3, [r2, #60]	@ 0x3c
                        SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE | \
                        SDMMC_IT_RXFIFOHF);

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8007d1a:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	68da      	ldr	r2, [r3, #12]
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007d2a:	60da      	str	r2, [r3, #12]

    if ((context & SD_CONTEXT_IT) != 0U)
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	f003 0308 	and.w	r3, r3, #8
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d038      	beq.n	8007da8 <HAL_SD_IRQHandler+0xf4>
    {
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	f003 0302 	and.w	r3, r3, #2
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d104      	bne.n	8007d4a <HAL_SD_IRQHandler+0x96>
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	f003 0320 	and.w	r3, r3, #32
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d011      	beq.n	8007d6e <HAL_SD_IRQHandler+0xba>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	4618      	mov	r0, r3
 8007d50:	f003 fbea 	bl	800b528 <SDMMC_CmdStopTransfer>
 8007d54:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 8007d56:	68bb      	ldr	r3, [r7, #8]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d008      	beq.n	8007d6e <HAL_SD_IRQHandler+0xba>
        {
          hsd->ErrorCode |= errorstate;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007d60:	68bb      	ldr	r3, [r7, #8]
 8007d62:	431a      	orrs	r2, r3
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	635a      	str	r2, [r3, #52]	@ 0x34
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8007d68:	6878      	ldr	r0, [r7, #4]
 8007d6a:	f000 f95b 	bl	8008024 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	4a3f      	ldr	r2, [pc, #252]	@ (8007e70 <HAL_SD_IRQHandler+0x1bc>)
 8007d74:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	2201      	movs	r2, #1
 8007d7a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	2200      	movs	r2, #0
 8007d82:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	f003 0301 	and.w	r3, r3, #1
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d104      	bne.n	8007d98 <HAL_SD_IRQHandler+0xe4>
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	f003 0302 	and.w	r3, r3, #2
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d003      	beq.n	8007da0 <HAL_SD_IRQHandler+0xec>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8007d98:	6878      	ldr	r0, [r7, #4]
 8007d9a:	f004 f88f 	bl	800bebc <HAL_SD_RxCpltCallback>
 8007d9e:	e13b      	b.n	8008018 <HAL_SD_IRQHandler+0x364>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8007da0:	6878      	ldr	r0, [r7, #4]
 8007da2:	f004 f881 	bl	800bea8 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8007da6:	e137      	b.n	8008018 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	f000 8132 	beq.w	8008018 <HAL_SD_IRQHandler+0x364>
      hsd->Instance->DLEN = 0;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	2200      	movs	r2, #0
 8007dba:	629a      	str	r2, [r3, #40]	@ 0x28
      hsd->Instance->DCTRL = 0;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	62da      	str	r2, [r3, #44]	@ 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	2200      	movs	r2, #0
 8007dca:	651a      	str	r2, [r3, #80]	@ 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	f003 0302 	and.w	r3, r3, #2
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d104      	bne.n	8007de0 <HAL_SD_IRQHandler+0x12c>
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	f003 0320 	and.w	r3, r3, #32
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d011      	beq.n	8007e04 <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	4618      	mov	r0, r3
 8007de6:	f003 fb9f 	bl	800b528 <SDMMC_CmdStopTransfer>
 8007dea:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 8007dec:	68bb      	ldr	r3, [r7, #8]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d008      	beq.n	8007e04 <HAL_SD_IRQHandler+0x150>
          hsd->ErrorCode |= errorstate;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007df6:	68bb      	ldr	r3, [r7, #8]
 8007df8:	431a      	orrs	r2, r3
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	635a      	str	r2, [r3, #52]	@ 0x34
          HAL_SD_ErrorCallback(hsd);
 8007dfe:	6878      	ldr	r0, [r7, #4]
 8007e00:	f000 f910 	bl	8008024 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2201      	movs	r2, #1
 8007e08:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2200      	movs	r2, #0
 8007e10:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	f003 0310 	and.w	r3, r3, #16
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d104      	bne.n	8007e26 <HAL_SD_IRQHandler+0x172>
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	f003 0320 	and.w	r3, r3, #32
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d002      	beq.n	8007e2c <HAL_SD_IRQHandler+0x178>
        HAL_SD_TxCpltCallback(hsd);
 8007e26:	6878      	ldr	r0, [r7, #4]
 8007e28:	f004 f83e 	bl	800bea8 <HAL_SD_TxCpltCallback>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	f003 0301 	and.w	r3, r3, #1
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d105      	bne.n	8007e42 <HAL_SD_IRQHandler+0x18e>
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	f003 0302 	and.w	r3, r3, #2
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	f000 80eb 	beq.w	8008018 <HAL_SD_IRQHandler+0x364>
        HAL_SD_RxCpltCallback(hsd);
 8007e42:	6878      	ldr	r0, [r7, #4]
 8007e44:	f004 f83a 	bl	800bebc <HAL_SD_RxCpltCallback>
}
 8007e48:	e0e6      	b.n	8008018 <HAL_SD_IRQHandler+0x364>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e50:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d00d      	beq.n	8007e74 <HAL_SD_IRQHandler+0x1c0>
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	f003 0308 	and.w	r3, r3, #8
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d008      	beq.n	8007e74 <HAL_SD_IRQHandler+0x1c0>
    SD_Write_IT(hsd);
 8007e62:	6878      	ldr	r0, [r7, #4]
 8007e64:	f001 f8a8 	bl	8008fb8 <SD_Write_IT>
 8007e68:	e0d6      	b.n	8008018 <HAL_SD_IRQHandler+0x364>
 8007e6a:	bf00      	nop
 8007e6c:	ffff3ec5 	.word	0xffff3ec5
 8007e70:	18000f3a 	.word	0x18000f3a
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e7a:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	f000 809d 	beq.w	8007fbe <HAL_SD_IRQHandler+0x30a>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e8a:	f003 0302 	and.w	r3, r3, #2
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d005      	beq.n	8007e9e <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e96:	f043 0202 	orr.w	r2, r3, #2
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ea4:	f003 0308 	and.w	r3, r3, #8
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d005      	beq.n	8007eb8 <HAL_SD_IRQHandler+0x204>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007eb0:	f043 0208 	orr.w	r2, r3, #8
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ebe:	f003 0320 	and.w	r3, r3, #32
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d005      	beq.n	8007ed2 <HAL_SD_IRQHandler+0x21e>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007eca:	f043 0220 	orr.w	r2, r3, #32
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ed8:	f003 0310 	and.w	r3, r3, #16
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d005      	beq.n	8007eec <HAL_SD_IRQHandler+0x238>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ee4:	f043 0210 	orr.w	r2, r3, #16
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	4a4b      	ldr	r2, [pc, #300]	@ (8008020 <HAL_SD_IRQHandler+0x36c>)
 8007ef2:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8007f02:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	68da      	ldr	r2, [r3, #12]
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007f12:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007f22:	62da      	str	r2, [r3, #44]	@ 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	68da      	ldr	r2, [r3, #12]
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007f32:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	4618      	mov	r0, r3
 8007f3a:	f003 faf5 	bl	800b528 <SDMMC_CmdStopTransfer>
 8007f3e:	4602      	mov	r2, r0
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f44:	431a      	orrs	r2, r3
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	68da      	ldr	r2, [r3, #12]
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007f58:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007f62:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	f003 0308 	and.w	r3, r3, #8
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d00a      	beq.n	8007f84 <HAL_SD_IRQHandler+0x2d0>
      hsd->State = HAL_SD_STATE_READY;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2201      	movs	r2, #1
 8007f72:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2200      	movs	r2, #0
 8007f7a:	62da      	str	r2, [r3, #44]	@ 0x2c
      HAL_SD_ErrorCallback(hsd);
 8007f7c:	6878      	ldr	r0, [r7, #4]
 8007f7e:	f000 f851 	bl	8008024 <HAL_SD_ErrorCallback>
}
 8007f82:	e049      	b.n	8008018 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d044      	beq.n	8008018 <HAL_SD_IRQHandler+0x364>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d040      	beq.n	8008018 <HAL_SD_IRQHandler+0x364>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8007fa4:	63da      	str	r2, [r3, #60]	@ 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	2200      	movs	r2, #0
 8007fac:	651a      	str	r2, [r3, #80]	@ 0x50
        hsd->State = HAL_SD_STATE_READY;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	2201      	movs	r2, #1
 8007fb2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        HAL_SD_ErrorCallback(hsd);
 8007fb6:	6878      	ldr	r0, [r7, #4]
 8007fb8:	f000 f834 	bl	8008024 <HAL_SD_ErrorCallback>
}
 8007fbc:	e02c      	b.n	8008018 <HAL_SD_IRQHandler+0x364>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007fc4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d025      	beq.n	8008018 <HAL_SD_IRQHandler+0x364>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007fd4:	639a      	str	r2, [r3, #56]	@ 0x38
    if (READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007fdc:	f003 0304 	and.w	r3, r3, #4
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d10c      	bne.n	8007ffe <HAL_SD_IRQHandler+0x34a>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	f003 0320 	and.w	r3, r3, #32
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d003      	beq.n	8007ff6 <HAL_SD_IRQHandler+0x342>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 8007fee:	6878      	ldr	r0, [r7, #4]
 8007ff0:	f001 f84a 	bl	8009088 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
}
 8007ff4:	e010      	b.n	8008018 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 8007ff6:	6878      	ldr	r0, [r7, #4]
 8007ff8:	f001 f832 	bl	8009060 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
}
 8007ffc:	e00c      	b.n	8008018 <HAL_SD_IRQHandler+0x364>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	f003 0320 	and.w	r3, r3, #32
 8008004:	2b00      	cmp	r3, #0
 8008006:	d003      	beq.n	8008010 <HAL_SD_IRQHandler+0x35c>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 8008008:	6878      	ldr	r0, [r7, #4]
 800800a:	f001 f833 	bl	8009074 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
}
 800800e:	e003      	b.n	8008018 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 8008010:	6878      	ldr	r0, [r7, #4]
 8008012:	f001 f81b 	bl	800904c <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 8008016:	e7ff      	b.n	8008018 <HAL_SD_IRQHandler+0x364>
 8008018:	bf00      	nop
 800801a:	3710      	adds	r7, #16
 800801c:	46bd      	mov	sp, r7
 800801e:	bd80      	pop	{r7, pc}
 8008020:	18000f3a 	.word	0x18000f3a

08008024 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8008024:	b480      	push	{r7}
 8008026:	b083      	sub	sp, #12
 8008028:	af00      	add	r7, sp, #0
 800802a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800802c:	bf00      	nop
 800802e:	370c      	adds	r7, #12
 8008030:	46bd      	mov	sp, r7
 8008032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008036:	4770      	bx	lr

08008038 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8008038:	b480      	push	{r7}
 800803a:	b083      	sub	sp, #12
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
 8008040:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008046:	0f9b      	lsrs	r3, r3, #30
 8008048:	b2da      	uxtb	r2, r3
 800804a:	683b      	ldr	r3, [r7, #0]
 800804c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008052:	0e9b      	lsrs	r3, r3, #26
 8008054:	b2db      	uxtb	r3, r3
 8008056:	f003 030f 	and.w	r3, r3, #15
 800805a:	b2da      	uxtb	r2, r3
 800805c:	683b      	ldr	r3, [r7, #0]
 800805e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008064:	0e1b      	lsrs	r3, r3, #24
 8008066:	b2db      	uxtb	r3, r3
 8008068:	f003 0303 	and.w	r3, r3, #3
 800806c:	b2da      	uxtb	r2, r3
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008076:	0c1b      	lsrs	r3, r3, #16
 8008078:	b2da      	uxtb	r2, r3
 800807a:	683b      	ldr	r3, [r7, #0]
 800807c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008082:	0a1b      	lsrs	r3, r3, #8
 8008084:	b2da      	uxtb	r2, r3
 8008086:	683b      	ldr	r3, [r7, #0]
 8008088:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800808e:	b2da      	uxtb	r2, r3
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008098:	0d1b      	lsrs	r3, r3, #20
 800809a:	b29a      	uxth	r2, r3
 800809c:	683b      	ldr	r3, [r7, #0]
 800809e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80080a4:	0c1b      	lsrs	r3, r3, #16
 80080a6:	b2db      	uxtb	r3, r3
 80080a8:	f003 030f 	and.w	r3, r3, #15
 80080ac:	b2da      	uxtb	r2, r3
 80080ae:	683b      	ldr	r3, [r7, #0]
 80080b0:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80080b6:	0bdb      	lsrs	r3, r3, #15
 80080b8:	b2db      	uxtb	r3, r3
 80080ba:	f003 0301 	and.w	r3, r3, #1
 80080be:	b2da      	uxtb	r2, r3
 80080c0:	683b      	ldr	r3, [r7, #0]
 80080c2:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80080c8:	0b9b      	lsrs	r3, r3, #14
 80080ca:	b2db      	uxtb	r3, r3
 80080cc:	f003 0301 	and.w	r3, r3, #1
 80080d0:	b2da      	uxtb	r2, r3
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80080da:	0b5b      	lsrs	r3, r3, #13
 80080dc:	b2db      	uxtb	r3, r3
 80080de:	f003 0301 	and.w	r3, r3, #1
 80080e2:	b2da      	uxtb	r2, r3
 80080e4:	683b      	ldr	r3, [r7, #0]
 80080e6:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80080ec:	0b1b      	lsrs	r3, r3, #12
 80080ee:	b2db      	uxtb	r3, r3
 80080f0:	f003 0301 	and.w	r3, r3, #1
 80080f4:	b2da      	uxtb	r2, r3
 80080f6:	683b      	ldr	r3, [r7, #0]
 80080f8:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	2200      	movs	r2, #0
 80080fe:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008104:	2b00      	cmp	r3, #0
 8008106:	d163      	bne.n	80081d0 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800810c:	009a      	lsls	r2, r3, #2
 800810e:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8008112:	4013      	ands	r3, r2
 8008114:	687a      	ldr	r2, [r7, #4]
 8008116:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 8008118:	0f92      	lsrs	r2, r2, #30
 800811a:	431a      	orrs	r2, r3
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008124:	0edb      	lsrs	r3, r3, #27
 8008126:	b2db      	uxtb	r3, r3
 8008128:	f003 0307 	and.w	r3, r3, #7
 800812c:	b2da      	uxtb	r2, r3
 800812e:	683b      	ldr	r3, [r7, #0]
 8008130:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008136:	0e1b      	lsrs	r3, r3, #24
 8008138:	b2db      	uxtb	r3, r3
 800813a:	f003 0307 	and.w	r3, r3, #7
 800813e:	b2da      	uxtb	r2, r3
 8008140:	683b      	ldr	r3, [r7, #0]
 8008142:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008148:	0d5b      	lsrs	r3, r3, #21
 800814a:	b2db      	uxtb	r3, r3
 800814c:	f003 0307 	and.w	r3, r3, #7
 8008150:	b2da      	uxtb	r2, r3
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800815a:	0c9b      	lsrs	r3, r3, #18
 800815c:	b2db      	uxtb	r3, r3
 800815e:	f003 0307 	and.w	r3, r3, #7
 8008162:	b2da      	uxtb	r2, r3
 8008164:	683b      	ldr	r3, [r7, #0]
 8008166:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800816c:	0bdb      	lsrs	r3, r3, #15
 800816e:	b2db      	uxtb	r3, r3
 8008170:	f003 0307 	and.w	r3, r3, #7
 8008174:	b2da      	uxtb	r2, r3
 8008176:	683b      	ldr	r3, [r7, #0]
 8008178:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800817a:	683b      	ldr	r3, [r7, #0]
 800817c:	691b      	ldr	r3, [r3, #16]
 800817e:	1c5a      	adds	r2, r3, #1
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8008184:	683b      	ldr	r3, [r7, #0]
 8008186:	7e1b      	ldrb	r3, [r3, #24]
 8008188:	b2db      	uxtb	r3, r3
 800818a:	f003 0307 	and.w	r3, r3, #7
 800818e:	3302      	adds	r3, #2
 8008190:	2201      	movs	r2, #1
 8008192:	fa02 f303 	lsl.w	r3, r2, r3
 8008196:	687a      	ldr	r2, [r7, #4]
 8008198:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800819a:	fb03 f202 	mul.w	r2, r3, r2
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	7a1b      	ldrb	r3, [r3, #8]
 80081a6:	b2db      	uxtb	r3, r3
 80081a8:	f003 030f 	and.w	r3, r3, #15
 80081ac:	2201      	movs	r2, #1
 80081ae:	409a      	lsls	r2, r3
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	64da      	str	r2, [r3, #76]	@ 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / BLOCKSIZE);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80081b8:	687a      	ldr	r2, [r7, #4]
 80081ba:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80081bc:	0a52      	lsrs	r2, r2, #9
 80081be:	fb03 f202 	mul.w	r2, r3, r2
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = BLOCKSIZE;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80081cc:	655a      	str	r2, [r3, #84]	@ 0x54
 80081ce:	e031      	b.n	8008234 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081d4:	2b01      	cmp	r3, #1
 80081d6:	d11d      	bne.n	8008214 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80081dc:	041b      	lsls	r3, r3, #16
 80081de:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80081e6:	0c1b      	lsrs	r3, r3, #16
 80081e8:	431a      	orrs	r2, r3
 80081ea:	683b      	ldr	r3, [r7, #0]
 80081ec:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80081ee:	683b      	ldr	r3, [r7, #0]
 80081f0:	691b      	ldr	r3, [r3, #16]
 80081f2:	3301      	adds	r3, #1
 80081f4:	029a      	lsls	r2, r3, #10
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = BLOCKSIZE;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008208:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	655a      	str	r2, [r3, #84]	@ 0x54
 8008212:	e00f      	b.n	8008234 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	4a58      	ldr	r2, [pc, #352]	@ (800837c <HAL_SD_GetCardCSD+0x344>)
 800821a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008220:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2201      	movs	r2, #1
 800822c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8008230:	2301      	movs	r3, #1
 8008232:	e09d      	b.n	8008370 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008238:	0b9b      	lsrs	r3, r3, #14
 800823a:	b2db      	uxtb	r3, r3
 800823c:	f003 0301 	and.w	r3, r3, #1
 8008240:	b2da      	uxtb	r2, r3
 8008242:	683b      	ldr	r3, [r7, #0]
 8008244:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800824a:	09db      	lsrs	r3, r3, #7
 800824c:	b2db      	uxtb	r3, r3
 800824e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008252:	b2da      	uxtb	r2, r3
 8008254:	683b      	ldr	r3, [r7, #0]
 8008256:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800825c:	b2db      	uxtb	r3, r3
 800825e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008262:	b2da      	uxtb	r2, r3
 8008264:	683b      	ldr	r3, [r7, #0]
 8008266:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800826c:	0fdb      	lsrs	r3, r3, #31
 800826e:	b2da      	uxtb	r2, r3
 8008270:	683b      	ldr	r3, [r7, #0]
 8008272:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008278:	0f5b      	lsrs	r3, r3, #29
 800827a:	b2db      	uxtb	r3, r3
 800827c:	f003 0303 	and.w	r3, r3, #3
 8008280:	b2da      	uxtb	r2, r3
 8008282:	683b      	ldr	r3, [r7, #0]
 8008284:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800828a:	0e9b      	lsrs	r3, r3, #26
 800828c:	b2db      	uxtb	r3, r3
 800828e:	f003 0307 	and.w	r3, r3, #7
 8008292:	b2da      	uxtb	r2, r3
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800829c:	0d9b      	lsrs	r3, r3, #22
 800829e:	b2db      	uxtb	r3, r3
 80082a0:	f003 030f 	and.w	r3, r3, #15
 80082a4:	b2da      	uxtb	r2, r3
 80082a6:	683b      	ldr	r3, [r7, #0]
 80082a8:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80082ae:	0d5b      	lsrs	r3, r3, #21
 80082b0:	b2db      	uxtb	r3, r3
 80082b2:	f003 0301 	and.w	r3, r3, #1
 80082b6:	b2da      	uxtb	r2, r3
 80082b8:	683b      	ldr	r3, [r7, #0]
 80082ba:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80082be:	683b      	ldr	r3, [r7, #0]
 80082c0:	2200      	movs	r2, #0
 80082c2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80082ca:	0c1b      	lsrs	r3, r3, #16
 80082cc:	b2db      	uxtb	r3, r3
 80082ce:	f003 0301 	and.w	r3, r3, #1
 80082d2:	b2da      	uxtb	r2, r3
 80082d4:	683b      	ldr	r3, [r7, #0]
 80082d6:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80082de:	0bdb      	lsrs	r3, r3, #15
 80082e0:	b2db      	uxtb	r3, r3
 80082e2:	f003 0301 	and.w	r3, r3, #1
 80082e6:	b2da      	uxtb	r2, r3
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80082f2:	0b9b      	lsrs	r3, r3, #14
 80082f4:	b2db      	uxtb	r3, r3
 80082f6:	f003 0301 	and.w	r3, r3, #1
 80082fa:	b2da      	uxtb	r2, r3
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008306:	0b5b      	lsrs	r3, r3, #13
 8008308:	b2db      	uxtb	r3, r3
 800830a:	f003 0301 	and.w	r3, r3, #1
 800830e:	b2da      	uxtb	r2, r3
 8008310:	683b      	ldr	r3, [r7, #0]
 8008312:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800831a:	0b1b      	lsrs	r3, r3, #12
 800831c:	b2db      	uxtb	r3, r3
 800831e:	f003 0301 	and.w	r3, r3, #1
 8008322:	b2da      	uxtb	r2, r3
 8008324:	683b      	ldr	r3, [r7, #0]
 8008326:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800832e:	0a9b      	lsrs	r3, r3, #10
 8008330:	b2db      	uxtb	r3, r3
 8008332:	f003 0303 	and.w	r3, r3, #3
 8008336:	b2da      	uxtb	r2, r3
 8008338:	683b      	ldr	r3, [r7, #0]
 800833a:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008342:	0a1b      	lsrs	r3, r3, #8
 8008344:	b2db      	uxtb	r3, r3
 8008346:	f003 0303 	and.w	r3, r3, #3
 800834a:	b2da      	uxtb	r2, r3
 800834c:	683b      	ldr	r3, [r7, #0]
 800834e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008356:	085b      	lsrs	r3, r3, #1
 8008358:	b2db      	uxtb	r3, r3
 800835a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800835e:	b2da      	uxtb	r2, r3
 8008360:	683b      	ldr	r3, [r7, #0]
 8008362:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	2201      	movs	r2, #1
 800836a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800836e:	2300      	movs	r3, #0
}
 8008370:	4618      	mov	r0, r3
 8008372:	370c      	adds	r7, #12
 8008374:	46bd      	mov	sp, r7
 8008376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837a:	4770      	bx	lr
 800837c:	1fe00fff 	.word	0x1fe00fff

08008380 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 8008380:	b580      	push	{r7, lr}
 8008382:	b094      	sub	sp, #80	@ 0x50
 8008384:	af00      	add	r7, sp, #0
 8008386:	6078      	str	r0, [r7, #4]
 8008388:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800838a:	2300      	movs	r3, #0
 800838c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008396:	b2db      	uxtb	r3, r3
 8008398:	2b03      	cmp	r3, #3
 800839a:	d101      	bne.n	80083a0 <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 800839c:	2301      	movs	r3, #1
 800839e:	e0a7      	b.n	80084f0 <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 80083a0:	f107 0308 	add.w	r3, r7, #8
 80083a4:	4619      	mov	r1, r3
 80083a6:	6878      	ldr	r0, [r7, #4]
 80083a8:	f000 fb62 	bl	8008a70 <SD_SendSDStatus>
 80083ac:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 80083ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d011      	beq.n	80083d8 <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	4a4f      	ldr	r2, [pc, #316]	@ (80084f8 <HAL_SD_GetCardStatus+0x178>)
 80083ba:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80083c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80083c2:	431a      	orrs	r2, r3
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	2201      	movs	r2, #1
 80083cc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 80083d0:	2301      	movs	r3, #1
 80083d2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 80083d6:	e070      	b.n	80084ba <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 80083d8:	68bb      	ldr	r3, [r7, #8]
 80083da:	099b      	lsrs	r3, r3, #6
 80083dc:	b2db      	uxtb	r3, r3
 80083de:	f003 0303 	and.w	r3, r3, #3
 80083e2:	b2da      	uxtb	r2, r3
 80083e4:	683b      	ldr	r3, [r7, #0]
 80083e6:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 80083e8:	68bb      	ldr	r3, [r7, #8]
 80083ea:	095b      	lsrs	r3, r3, #5
 80083ec:	b2db      	uxtb	r3, r3
 80083ee:	f003 0301 	and.w	r3, r3, #1
 80083f2:	b2da      	uxtb	r2, r3
 80083f4:	683b      	ldr	r3, [r7, #0]
 80083f6:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 80083f8:	68bb      	ldr	r3, [r7, #8]
 80083fa:	0a1b      	lsrs	r3, r3, #8
 80083fc:	b29b      	uxth	r3, r3
 80083fe:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8008402:	b29a      	uxth	r2, r3
 8008404:	68bb      	ldr	r3, [r7, #8]
 8008406:	0e1b      	lsrs	r3, r3, #24
 8008408:	b29b      	uxth	r3, r3
 800840a:	4313      	orrs	r3, r2
 800840c:	b29a      	uxth	r2, r3
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	061a      	lsls	r2, r3, #24
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	021b      	lsls	r3, r3, #8
 800841a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800841e:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	0a1b      	lsrs	r3, r3, #8
 8008424:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8008428:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	0e1b      	lsrs	r3, r3, #24
 800842e:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8008430:	683b      	ldr	r3, [r7, #0]
 8008432:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 8008434:	693b      	ldr	r3, [r7, #16]
 8008436:	b2da      	uxtb	r2, r3
 8008438:	683b      	ldr	r3, [r7, #0]
 800843a:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800843c:	693b      	ldr	r3, [r7, #16]
 800843e:	0a1b      	lsrs	r3, r3, #8
 8008440:	b2da      	uxtb	r2, r3
 8008442:	683b      	ldr	r3, [r7, #0]
 8008444:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 8008446:	693b      	ldr	r3, [r7, #16]
 8008448:	0d1b      	lsrs	r3, r3, #20
 800844a:	b2db      	uxtb	r3, r3
 800844c:	f003 030f 	and.w	r3, r3, #15
 8008450:	b2da      	uxtb	r2, r3
 8008452:	683b      	ldr	r3, [r7, #0]
 8008454:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 8008456:	693b      	ldr	r3, [r7, #16]
 8008458:	0c1b      	lsrs	r3, r3, #16
 800845a:	b29b      	uxth	r3, r3
 800845c:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8008460:	b29a      	uxth	r2, r3
 8008462:	697b      	ldr	r3, [r7, #20]
 8008464:	b29b      	uxth	r3, r3
 8008466:	b2db      	uxtb	r3, r3
 8008468:	b29b      	uxth	r3, r3
 800846a:	4313      	orrs	r3, r2
 800846c:	b29a      	uxth	r2, r3
 800846e:	683b      	ldr	r3, [r7, #0]
 8008470:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 8008472:	697b      	ldr	r3, [r7, #20]
 8008474:	0a9b      	lsrs	r3, r3, #10
 8008476:	b2db      	uxtb	r3, r3
 8008478:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800847c:	b2da      	uxtb	r2, r3
 800847e:	683b      	ldr	r3, [r7, #0]
 8008480:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 8008482:	697b      	ldr	r3, [r7, #20]
 8008484:	0a1b      	lsrs	r3, r3, #8
 8008486:	b2db      	uxtb	r3, r3
 8008488:	f003 0303 	and.w	r3, r3, #3
 800848c:	b2da      	uxtb	r2, r3
 800848e:	683b      	ldr	r3, [r7, #0]
 8008490:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 8008492:	697b      	ldr	r3, [r7, #20]
 8008494:	091b      	lsrs	r3, r3, #4
 8008496:	b2db      	uxtb	r3, r3
 8008498:	f003 030f 	and.w	r3, r3, #15
 800849c:	b2da      	uxtb	r2, r3
 800849e:	683b      	ldr	r3, [r7, #0]
 80084a0:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 80084a2:	697b      	ldr	r3, [r7, #20]
 80084a4:	b2db      	uxtb	r3, r3
 80084a6:	f003 030f 	and.w	r3, r3, #15
 80084aa:	b2da      	uxtb	r2, r3
 80084ac:	683b      	ldr	r3, [r7, #0]
 80084ae:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 80084b0:	69bb      	ldr	r3, [r7, #24]
 80084b2:	0e1b      	lsrs	r3, r3, #24
 80084b4:	b2da      	uxtb	r2, r3
 80084b6:	683b      	ldr	r3, [r7, #0]
 80084b8:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80084c2:	4618      	mov	r0, r3
 80084c4:	f002 ff80 	bl	800b3c8 <SDMMC_CmdBlockLength>
 80084c8:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 80084ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d00d      	beq.n	80084ec <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	4a08      	ldr	r2, [pc, #32]	@ (80084f8 <HAL_SD_GetCardStatus+0x178>)
 80084d6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80084dc:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	2201      	movs	r2, #1
 80084e2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 80084e6:	2301      	movs	r3, #1
 80084e8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  }

  return status;
 80084ec:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 80084f0:	4618      	mov	r0, r3
 80084f2:	3750      	adds	r7, #80	@ 0x50
 80084f4:	46bd      	mov	sp, r7
 80084f6:	bd80      	pop	{r7, pc}
 80084f8:	1fe00fff 	.word	0x1fe00fff

080084fc <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(const SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80084fc:	b480      	push	{r7}
 80084fe:	b083      	sub	sp, #12
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]
 8008504:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800850a:	683b      	ldr	r3, [r7, #0]
 800850c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008512:	683b      	ldr	r3, [r7, #0]
 8008514:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800851a:	683b      	ldr	r3, [r7, #0]
 800851c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800852a:	683b      	ldr	r3, [r7, #0]
 800852c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008532:	683b      	ldr	r3, [r7, #0]
 8008534:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800853a:	683b      	ldr	r3, [r7, #0]
 800853c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8008546:	2300      	movs	r3, #0
}
 8008548:	4618      	mov	r0, r3
 800854a:	370c      	adds	r7, #12
 800854c:	46bd      	mov	sp, r7
 800854e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008552:	4770      	bx	lr

08008554 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8008554:	b590      	push	{r4, r7, lr}
 8008556:	b08d      	sub	sp, #52	@ 0x34
 8008558:	af02      	add	r7, sp, #8
 800855a:	6078      	str	r0, [r7, #4]
 800855c:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;

  HAL_StatusTypeDef status = HAL_OK;
 800855e:	2300      	movs	r3, #0
 8008560:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	2203      	movs	r2, #3
 8008568:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008570:	2b03      	cmp	r3, #3
 8008572:	d02e      	beq.n	80085d2 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800857a:	d106      	bne.n	800858a <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008580:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	635a      	str	r2, [r3, #52]	@ 0x34
 8008588:	e029      	b.n	80085de <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 800858a:	683b      	ldr	r3, [r7, #0]
 800858c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008590:	d10a      	bne.n	80085a8 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8008592:	6878      	ldr	r0, [r7, #4]
 8008594:	f000 fb64 	bl	8008c60 <SD_WideBus_Enable>
 8008598:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800859e:	6a3b      	ldr	r3, [r7, #32]
 80085a0:	431a      	orrs	r2, r3
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	635a      	str	r2, [r3, #52]	@ 0x34
 80085a6:	e01a      	b.n	80085de <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d10a      	bne.n	80085c4 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80085ae:	6878      	ldr	r0, [r7, #4]
 80085b0:	f000 fba1 	bl	8008cf6 <SD_WideBus_Disable>
 80085b4:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80085ba:	6a3b      	ldr	r3, [r7, #32]
 80085bc:	431a      	orrs	r2, r3
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	635a      	str	r2, [r3, #52]	@ 0x34
 80085c2:	e00c      	b.n	80085de <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80085c8:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	635a      	str	r2, [r3, #52]	@ 0x34
 80085d0:	e005      	b.n	80085de <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80085d6:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d007      	beq.n	80085f6 <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	4a5f      	ldr	r2, [pc, #380]	@ (8008768 <HAL_SD_ConfigWideBusOperation+0x214>)
 80085ec:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 80085ee:	2301      	movs	r3, #1
 80085f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80085f4:	e096      	b.n	8008724 <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 80085f6:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 80085fa:	f04f 0100 	mov.w	r1, #0
 80085fe:	f7fd fc2d 	bl	8005e5c <HAL_RCCEx_GetPeriphCLKFreq>
 8008602:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 8008604:	69fb      	ldr	r3, [r7, #28]
 8008606:	2b00      	cmp	r3, #0
 8008608:	f000 8083 	beq.w	8008712 <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	685b      	ldr	r3, [r3, #4]
 8008610:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	689b      	ldr	r3, [r3, #8]
 8008616:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 8008618:	683b      	ldr	r3, [r7, #0]
 800861a:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	691b      	ldr	r3, [r3, #16]
 8008620:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	695a      	ldr	r2, [r3, #20]
 8008626:	69fb      	ldr	r3, [r7, #28]
 8008628:	4950      	ldr	r1, [pc, #320]	@ (800876c <HAL_SD_ConfigWideBusOperation+0x218>)
 800862a:	fba1 1303 	umull	r1, r3, r1, r3
 800862e:	0e1b      	lsrs	r3, r3, #24
 8008630:	429a      	cmp	r2, r3
 8008632:	d303      	bcc.n	800863c <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	695b      	ldr	r3, [r3, #20]
 8008638:	61bb      	str	r3, [r7, #24]
 800863a:	e05a      	b.n	80086f2 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008640:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008644:	d103      	bne.n	800864e <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	695b      	ldr	r3, [r3, #20]
 800864a:	61bb      	str	r3, [r7, #24]
 800864c:	e051      	b.n	80086f2 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008652:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008656:	d126      	bne.n	80086a6 <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	695b      	ldr	r3, [r3, #20]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d10e      	bne.n	800867e <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 8008660:	69fb      	ldr	r3, [r7, #28]
 8008662:	4a43      	ldr	r2, [pc, #268]	@ (8008770 <HAL_SD_ConfigWideBusOperation+0x21c>)
 8008664:	4293      	cmp	r3, r2
 8008666:	d906      	bls.n	8008676 <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8008668:	69fb      	ldr	r3, [r7, #28]
 800866a:	4a40      	ldr	r2, [pc, #256]	@ (800876c <HAL_SD_ConfigWideBusOperation+0x218>)
 800866c:	fba2 2303 	umull	r2, r3, r2, r3
 8008670:	0e5b      	lsrs	r3, r3, #25
 8008672:	61bb      	str	r3, [r7, #24]
 8008674:	e03d      	b.n	80086f2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	695b      	ldr	r3, [r3, #20]
 800867a:	61bb      	str	r3, [r7, #24]
 800867c:	e039      	b.n	80086f2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	695b      	ldr	r3, [r3, #20]
 8008682:	005b      	lsls	r3, r3, #1
 8008684:	69fa      	ldr	r2, [r7, #28]
 8008686:	fbb2 f3f3 	udiv	r3, r2, r3
 800868a:	4a39      	ldr	r2, [pc, #228]	@ (8008770 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800868c:	4293      	cmp	r3, r2
 800868e:	d906      	bls.n	800869e <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8008690:	69fb      	ldr	r3, [r7, #28]
 8008692:	4a36      	ldr	r2, [pc, #216]	@ (800876c <HAL_SD_ConfigWideBusOperation+0x218>)
 8008694:	fba2 2303 	umull	r2, r3, r2, r3
 8008698:	0e5b      	lsrs	r3, r3, #25
 800869a:	61bb      	str	r3, [r7, #24]
 800869c:	e029      	b.n	80086f2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	695b      	ldr	r3, [r3, #20]
 80086a2:	61bb      	str	r3, [r7, #24]
 80086a4:	e025      	b.n	80086f2 <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	695b      	ldr	r3, [r3, #20]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d10e      	bne.n	80086cc <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 80086ae:	69fb      	ldr	r3, [r7, #28]
 80086b0:	4a30      	ldr	r2, [pc, #192]	@ (8008774 <HAL_SD_ConfigWideBusOperation+0x220>)
 80086b2:	4293      	cmp	r3, r2
 80086b4:	d906      	bls.n	80086c4 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 80086b6:	69fb      	ldr	r3, [r7, #28]
 80086b8:	4a2c      	ldr	r2, [pc, #176]	@ (800876c <HAL_SD_ConfigWideBusOperation+0x218>)
 80086ba:	fba2 2303 	umull	r2, r3, r2, r3
 80086be:	0e1b      	lsrs	r3, r3, #24
 80086c0:	61bb      	str	r3, [r7, #24]
 80086c2:	e016      	b.n	80086f2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	695b      	ldr	r3, [r3, #20]
 80086c8:	61bb      	str	r3, [r7, #24]
 80086ca:	e012      	b.n	80086f2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	695b      	ldr	r3, [r3, #20]
 80086d0:	005b      	lsls	r3, r3, #1
 80086d2:	69fa      	ldr	r2, [r7, #28]
 80086d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80086d8:	4a26      	ldr	r2, [pc, #152]	@ (8008774 <HAL_SD_ConfigWideBusOperation+0x220>)
 80086da:	4293      	cmp	r3, r2
 80086dc:	d906      	bls.n	80086ec <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 80086de:	69fb      	ldr	r3, [r7, #28]
 80086e0:	4a22      	ldr	r2, [pc, #136]	@ (800876c <HAL_SD_ConfigWideBusOperation+0x218>)
 80086e2:	fba2 2303 	umull	r2, r3, r2, r3
 80086e6:	0e1b      	lsrs	r3, r3, #24
 80086e8:	61bb      	str	r3, [r7, #24]
 80086ea:	e002      	b.n	80086f2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	695b      	ldr	r3, [r3, #20]
 80086f0:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681c      	ldr	r4, [r3, #0]
 80086f6:	466a      	mov	r2, sp
 80086f8:	f107 0314 	add.w	r3, r7, #20
 80086fc:	e893 0003 	ldmia.w	r3, {r0, r1}
 8008700:	e882 0003 	stmia.w	r2, {r0, r1}
 8008704:	f107 0308 	add.w	r3, r7, #8
 8008708:	cb0e      	ldmia	r3, {r1, r2, r3}
 800870a:	4620      	mov	r0, r4
 800870c:	f002 fd7e 	bl	800b20c <SDMMC_Init>
 8008710:	e008      	b.n	8008724 <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008716:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	635a      	str	r2, [r3, #52]	@ 0x34
      status = HAL_ERROR;
 800871e:	2301      	movs	r3, #1
 8008720:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800872c:	4618      	mov	r0, r3
 800872e:	f002 fe4b 	bl	800b3c8 <SDMMC_CmdBlockLength>
 8008732:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008734:	6a3b      	ldr	r3, [r7, #32]
 8008736:	2b00      	cmp	r3, #0
 8008738:	d00c      	beq.n	8008754 <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	4a0a      	ldr	r2, [pc, #40]	@ (8008768 <HAL_SD_ConfigWideBusOperation+0x214>)
 8008740:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008746:	6a3b      	ldr	r3, [r7, #32]
 8008748:	431a      	orrs	r2, r3
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	635a      	str	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800874e:	2301      	movs	r3, #1
 8008750:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	2201      	movs	r2, #1
 8008758:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 800875c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8008760:	4618      	mov	r0, r3
 8008762:	372c      	adds	r7, #44	@ 0x2c
 8008764:	46bd      	mov	sp, r7
 8008766:	bd90      	pop	{r4, r7, pc}
 8008768:	1fe00fff 	.word	0x1fe00fff
 800876c:	55e63b89 	.word	0x55e63b89
 8008770:	02faf080 	.word	0x02faf080
 8008774:	017d7840 	.word	0x017d7840

08008778 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8008778:	b580      	push	{r7, lr}
 800877a:	b086      	sub	sp, #24
 800877c:	af00      	add	r7, sp, #0
 800877e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8008780:	2300      	movs	r3, #0
 8008782:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8008784:	f107 030c 	add.w	r3, r7, #12
 8008788:	4619      	mov	r1, r3
 800878a:	6878      	ldr	r0, [r7, #4]
 800878c:	f000 fa40 	bl	8008c10 <SD_SendStatus>
 8008790:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008792:	697b      	ldr	r3, [r7, #20]
 8008794:	2b00      	cmp	r3, #0
 8008796:	d005      	beq.n	80087a4 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800879c:	697b      	ldr	r3, [r7, #20]
 800879e:	431a      	orrs	r2, r3
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	0a5b      	lsrs	r3, r3, #9
 80087a8:	f003 030f 	and.w	r3, r3, #15
 80087ac:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80087ae:	693b      	ldr	r3, [r7, #16]
}
 80087b0:	4618      	mov	r0, r3
 80087b2:	3718      	adds	r7, #24
 80087b4:	46bd      	mov	sp, r7
 80087b6:	bd80      	pop	{r7, pc}

080087b8 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b090      	sub	sp, #64	@ 0x40
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 80087c0:	2300      	movs	r3, #0
 80087c2:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 80087c4:	f7f8 fec4 	bl	8001550 <HAL_GetTick>
 80087c8:	63f8      	str	r0, [r7, #60]	@ 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	4618      	mov	r0, r3
 80087d0:	f002 fd75 	bl	800b2be <SDMMC_GetPowerState>
 80087d4:	4603      	mov	r3, r0
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d102      	bne.n	80087e0 <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80087da:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80087de:	e0b5      	b.n	800894c <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087e4:	2b03      	cmp	r3, #3
 80087e6:	d02e      	beq.n	8008846 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	4618      	mov	r0, r3
 80087ee:	f002 ffc0 	bl	800b772 <SDMMC_CmdSendCID>
 80087f2:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 80087f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d001      	beq.n	80087fe <SD_InitCard+0x46>
    {
      return errorstate;
 80087fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087fc:	e0a6      	b.n	800894c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	2100      	movs	r1, #0
 8008804:	4618      	mov	r0, r3
 8008806:	f002 fda0 	bl	800b34a <SDMMC_GetResponse>
 800880a:	4602      	mov	r2, r0
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	2104      	movs	r1, #4
 8008816:	4618      	mov	r0, r3
 8008818:	f002 fd97 	bl	800b34a <SDMMC_GetResponse>
 800881c:	4602      	mov	r2, r0
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	671a      	str	r2, [r3, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	2108      	movs	r1, #8
 8008828:	4618      	mov	r0, r3
 800882a:	f002 fd8e 	bl	800b34a <SDMMC_GetResponse>
 800882e:	4602      	mov	r2, r0
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	210c      	movs	r1, #12
 800883a:	4618      	mov	r0, r3
 800883c:	f002 fd85 	bl	800b34a <SDMMC_GetResponse>
 8008840:	4602      	mov	r2, r0
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800884a:	2b03      	cmp	r3, #3
 800884c:	d01d      	beq.n	800888a <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 800884e:	e019      	b.n	8008884 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	f107 020a 	add.w	r2, r7, #10
 8008858:	4611      	mov	r1, r2
 800885a:	4618      	mov	r0, r3
 800885c:	f002 ffc8 	bl	800b7f0 <SDMMC_CmdSetRelAdd>
 8008860:	63b8      	str	r0, [r7, #56]	@ 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 8008862:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008864:	2b00      	cmp	r3, #0
 8008866:	d001      	beq.n	800886c <SD_InitCard+0xb4>
      {
        return errorstate;
 8008868:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800886a:	e06f      	b.n	800894c <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 800886c:	f7f8 fe70 	bl	8001550 <HAL_GetTick>
 8008870:	4602      	mov	r2, r0
 8008872:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008874:	1ad3      	subs	r3, r2, r3
 8008876:	f241 3287 	movw	r2, #4999	@ 0x1387
 800887a:	4293      	cmp	r3, r2
 800887c:	d902      	bls.n	8008884 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 800887e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008882:	e063      	b.n	800894c <SD_InitCard+0x194>
    while (sd_rca == 0U)
 8008884:	897b      	ldrh	r3, [r7, #10]
 8008886:	2b00      	cmp	r3, #0
 8008888:	d0e2      	beq.n	8008850 <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800888e:	2b03      	cmp	r3, #3
 8008890:	d036      	beq.n	8008900 <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8008892:	897b      	ldrh	r3, [r7, #10]
 8008894:	461a      	mov	r2, r3
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681a      	ldr	r2, [r3, #0]
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088a2:	041b      	lsls	r3, r3, #16
 80088a4:	4619      	mov	r1, r3
 80088a6:	4610      	mov	r0, r2
 80088a8:	f002 ff82 	bl	800b7b0 <SDMMC_CmdSendCSD>
 80088ac:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 80088ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d001      	beq.n	80088b8 <SD_InitCard+0x100>
    {
      return errorstate;
 80088b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088b6:	e049      	b.n	800894c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	2100      	movs	r1, #0
 80088be:	4618      	mov	r0, r3
 80088c0:	f002 fd43 	bl	800b34a <SDMMC_GetResponse>
 80088c4:	4602      	mov	r2, r0
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	65da      	str	r2, [r3, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	2104      	movs	r1, #4
 80088d0:	4618      	mov	r0, r3
 80088d2:	f002 fd3a 	bl	800b34a <SDMMC_GetResponse>
 80088d6:	4602      	mov	r2, r0
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	661a      	str	r2, [r3, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	2108      	movs	r1, #8
 80088e2:	4618      	mov	r0, r3
 80088e4:	f002 fd31 	bl	800b34a <SDMMC_GetResponse>
 80088e8:	4602      	mov	r2, r0
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	210c      	movs	r1, #12
 80088f4:	4618      	mov	r0, r3
 80088f6:	f002 fd28 	bl	800b34a <SDMMC_GetResponse>
 80088fa:	4602      	mov	r2, r0
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	2104      	movs	r1, #4
 8008906:	4618      	mov	r0, r3
 8008908:	f002 fd1f 	bl	800b34a <SDMMC_GetResponse>
 800890c:	4603      	mov	r3, r0
 800890e:	0d1a      	lsrs	r2, r3, #20
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8008914:	f107 030c 	add.w	r3, r7, #12
 8008918:	4619      	mov	r1, r3
 800891a:	6878      	ldr	r0, [r7, #4]
 800891c:	f7ff fb8c 	bl	8008038 <HAL_SD_GetCardCSD>
 8008920:	4603      	mov	r3, r0
 8008922:	2b00      	cmp	r3, #0
 8008924:	d002      	beq.n	800892c <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008926:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800892a:	e00f      	b.n	800894c <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681a      	ldr	r2, [r3, #0]
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008934:	041b      	lsls	r3, r3, #16
 8008936:	4619      	mov	r1, r3
 8008938:	4610      	mov	r0, r2
 800893a:	f002 fe31 	bl	800b5a0 <SDMMC_CmdSelDesel>
 800893e:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 8008940:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008942:	2b00      	cmp	r3, #0
 8008944:	d001      	beq.n	800894a <SD_InitCard+0x192>
  {
    return errorstate;
 8008946:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008948:	e000      	b.n	800894c <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800894a:	2300      	movs	r3, #0
}
 800894c:	4618      	mov	r0, r3
 800894e:	3740      	adds	r7, #64	@ 0x40
 8008950:	46bd      	mov	sp, r7
 8008952:	bd80      	pop	{r7, pc}

08008954 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8008954:	b580      	push	{r7, lr}
 8008956:	b086      	sub	sp, #24
 8008958:	af00      	add	r7, sp, #0
 800895a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800895c:	2300      	movs	r3, #0
 800895e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 8008960:	2300      	movs	r3, #0
 8008962:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 8008964:	2300      	movs	r3, #0
 8008966:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	4618      	mov	r0, r3
 800896e:	f002 fe3a 	bl	800b5e6 <SDMMC_CmdGoIdleState>
 8008972:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d001      	beq.n	800897e <SD_PowerON+0x2a>
  {
    return errorstate;
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	e072      	b.n	8008a64 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	4618      	mov	r0, r3
 8008984:	f002 fe4d 	bl	800b622 <SDMMC_CmdOperCond>
 8008988:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008990:	d10d      	bne.n	80089ae <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	2200      	movs	r2, #0
 8008996:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	4618      	mov	r0, r3
 800899e:	f002 fe22 	bl	800b5e6 <SDMMC_CmdGoIdleState>
 80089a2:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d004      	beq.n	80089b4 <SD_PowerON+0x60>
    {
      return errorstate;
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	e05a      	b.n	8008a64 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	2201      	movs	r2, #1
 80089b2:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089b8:	2b01      	cmp	r3, #1
 80089ba:	d137      	bne.n	8008a2c <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	2100      	movs	r1, #0
 80089c2:	4618      	mov	r0, r3
 80089c4:	f002 fe4d 	bl	800b662 <SDMMC_CmdAppCommand>
 80089c8:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d02d      	beq.n	8008a2c <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80089d0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80089d4:	e046      	b.n	8008a64 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	2100      	movs	r1, #0
 80089dc:	4618      	mov	r0, r3
 80089de:	f002 fe40 	bl	800b662 <SDMMC_CmdAppCommand>
 80089e2:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d001      	beq.n	80089ee <SD_PowerON+0x9a>
    {
      return errorstate;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	e03a      	b.n	8008a64 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	491e      	ldr	r1, [pc, #120]	@ (8008a6c <SD_PowerON+0x118>)
 80089f4:	4618      	mov	r0, r3
 80089f6:	f002 fe57 	bl	800b6a8 <SDMMC_CmdAppOperCommand>
 80089fa:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d002      	beq.n	8008a08 <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008a02:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8008a06:	e02d      	b.n	8008a64 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	2100      	movs	r1, #0
 8008a0e:	4618      	mov	r0, r3
 8008a10:	f002 fc9b 	bl	800b34a <SDMMC_GetResponse>
 8008a14:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8008a16:	697b      	ldr	r3, [r7, #20]
 8008a18:	0fdb      	lsrs	r3, r3, #31
 8008a1a:	2b01      	cmp	r3, #1
 8008a1c:	d101      	bne.n	8008a22 <SD_PowerON+0xce>
 8008a1e:	2301      	movs	r3, #1
 8008a20:	e000      	b.n	8008a24 <SD_PowerON+0xd0>
 8008a22:	2300      	movs	r3, #0
 8008a24:	613b      	str	r3, [r7, #16]

    count++;
 8008a26:	68bb      	ldr	r3, [r7, #8]
 8008a28:	3301      	adds	r3, #1
 8008a2a:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8008a2c:	68bb      	ldr	r3, [r7, #8]
 8008a2e:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8008a32:	4293      	cmp	r3, r2
 8008a34:	d802      	bhi.n	8008a3c <SD_PowerON+0xe8>
 8008a36:	693b      	ldr	r3, [r7, #16]
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d0cc      	beq.n	80089d6 <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 8008a3c:	68bb      	ldr	r3, [r7, #8]
 8008a3e:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8008a42:	4293      	cmp	r3, r2
 8008a44:	d902      	bls.n	8008a4c <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8008a46:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008a4a:	e00b      	b.n	8008a64 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	2200      	movs	r2, #0
 8008a50:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 8008a52:	697b      	ldr	r3, [r7, #20]
 8008a54:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d002      	beq.n	8008a62 <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	2201      	movs	r2, #1
 8008a60:	639a      	str	r2, [r3, #56]	@ 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 8008a62:	2300      	movs	r3, #0
}
 8008a64:	4618      	mov	r0, r3
 8008a66:	3718      	adds	r7, #24
 8008a68:	46bd      	mov	sp, r7
 8008a6a:	bd80      	pop	{r7, pc}
 8008a6c:	c1100000 	.word	0xc1100000

08008a70 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 8008a70:	b580      	push	{r7, lr}
 8008a72:	b08c      	sub	sp, #48	@ 0x30
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	6078      	str	r0, [r7, #4]
 8008a78:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8008a7a:	f7f8 fd69 	bl	8001550 <HAL_GetTick>
 8008a7e:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 8008a80:	683b      	ldr	r3, [r7, #0]
 8008a82:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	2100      	movs	r1, #0
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	f002 fc5d 	bl	800b34a <SDMMC_GetResponse>
 8008a90:	4603      	mov	r3, r0
 8008a92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a96:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008a9a:	d102      	bne.n	8008aa2 <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008a9c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008aa0:	e0b0      	b.n	8008c04 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	2140      	movs	r1, #64	@ 0x40
 8008aa8:	4618      	mov	r0, r3
 8008aaa:	f002 fc8d 	bl	800b3c8 <SDMMC_CmdBlockLength>
 8008aae:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008ab0:	6a3b      	ldr	r3, [r7, #32]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d005      	beq.n	8008ac2 <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 8008abe:	6a3b      	ldr	r3, [r7, #32]
 8008ac0:	e0a0      	b.n	8008c04 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681a      	ldr	r2, [r3, #0]
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008aca:	041b      	lsls	r3, r3, #16
 8008acc:	4619      	mov	r1, r3
 8008ace:	4610      	mov	r0, r2
 8008ad0:	f002 fdc7 	bl	800b662 <SDMMC_CmdAppCommand>
 8008ad4:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008ad6:	6a3b      	ldr	r3, [r7, #32]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d005      	beq.n	8008ae8 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 8008ae4:	6a3b      	ldr	r3, [r7, #32]
 8008ae6:	e08d      	b.n	8008c04 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008ae8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008aec:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 8008aee:	2340      	movs	r3, #64	@ 0x40
 8008af0:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 8008af2:	2360      	movs	r3, #96	@ 0x60
 8008af4:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8008af6:	2302      	movs	r3, #2
 8008af8:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8008afa:	2300      	movs	r3, #0
 8008afc:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8008afe:	2301      	movs	r3, #1
 8008b00:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	f107 0208 	add.w	r2, r7, #8
 8008b0a:	4611      	mov	r1, r2
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	f002 fc2f 	bl	800b370 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	4618      	mov	r0, r3
 8008b18:	f002 feaf 	bl	800b87a <SDMMC_CmdStatusRegister>
 8008b1c:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008b1e:	6a3b      	ldr	r3, [r7, #32]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d02b      	beq.n	8008b7c <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 8008b2c:	6a3b      	ldr	r3, [r7, #32]
 8008b2e:	e069      	b.n	8008c04 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b36:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d013      	beq.n	8008b66 <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 8008b3e:	2300      	movs	r3, #0
 8008b40:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008b42:	e00d      	b.n	8008b60 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	4618      	mov	r0, r3
 8008b4a:	f002 fb89 	bl	800b260 <SDMMC_ReadFIFO>
 8008b4e:	4602      	mov	r2, r0
 8008b50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b52:	601a      	str	r2, [r3, #0]
        pData++;
 8008b54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b56:	3304      	adds	r3, #4
 8008b58:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (count = 0U; count < 8U; count++)
 8008b5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b5c:	3301      	adds	r3, #1
 8008b5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008b60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b62:	2b07      	cmp	r3, #7
 8008b64:	d9ee      	bls.n	8008b44 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8008b66:	f7f8 fcf3 	bl	8001550 <HAL_GetTick>
 8008b6a:	4602      	mov	r2, r0
 8008b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b6e:	1ad3      	subs	r3, r2, r3
 8008b70:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008b74:	d102      	bne.n	8008b7c <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8008b76:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008b7a:	e043      	b.n	8008c04 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b82:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d0d2      	beq.n	8008b30 <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b90:	f003 0308 	and.w	r3, r3, #8
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d001      	beq.n	8008b9c <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8008b98:	2308      	movs	r3, #8
 8008b9a:	e033      	b.n	8008c04 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ba2:	f003 0302 	and.w	r3, r3, #2
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d001      	beq.n	8008bae <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8008baa:	2302      	movs	r3, #2
 8008bac:	e02a      	b.n	8008c04 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008bb4:	f003 0320 	and.w	r3, r3, #32
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d017      	beq.n	8008bec <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 8008bbc:	2320      	movs	r3, #32
 8008bbe:	e021      	b.n	8008c04 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	f002 fb4b 	bl	800b260 <SDMMC_ReadFIFO>
 8008bca:	4602      	mov	r2, r0
 8008bcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bce:	601a      	str	r2, [r3, #0]
    pData++;
 8008bd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bd2:	3304      	adds	r3, #4
 8008bd4:	62bb      	str	r3, [r7, #40]	@ 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8008bd6:	f7f8 fcbb 	bl	8001550 <HAL_GetTick>
 8008bda:	4602      	mov	r2, r0
 8008bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bde:	1ad3      	subs	r3, r2, r3
 8008be0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008be4:	d102      	bne.n	8008bec <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8008be6:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008bea:	e00b      	b.n	8008c04 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008bf2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d1e2      	bne.n	8008bc0 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	4a03      	ldr	r2, [pc, #12]	@ (8008c0c <SD_SendSDStatus+0x19c>)
 8008c00:	639a      	str	r2, [r3, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
 8008c02:	2300      	movs	r3, #0
}
 8008c04:	4618      	mov	r0, r3
 8008c06:	3730      	adds	r7, #48	@ 0x30
 8008c08:	46bd      	mov	sp, r7
 8008c0a:	bd80      	pop	{r7, pc}
 8008c0c:	18000f3a 	.word	0x18000f3a

08008c10 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8008c10:	b580      	push	{r7, lr}
 8008c12:	b084      	sub	sp, #16
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	6078      	str	r0, [r7, #4]
 8008c18:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 8008c1a:	683b      	ldr	r3, [r7, #0]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d102      	bne.n	8008c26 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8008c20:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008c24:	e018      	b.n	8008c58 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681a      	ldr	r2, [r3, #0]
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c2e:	041b      	lsls	r3, r3, #16
 8008c30:	4619      	mov	r1, r3
 8008c32:	4610      	mov	r0, r2
 8008c34:	f002 fdfe 	bl	800b834 <SDMMC_CmdSendStatus>
 8008c38:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d001      	beq.n	8008c44 <SD_SendStatus+0x34>
  {
    return errorstate;
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	e009      	b.n	8008c58 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	2100      	movs	r1, #0
 8008c4a:	4618      	mov	r0, r3
 8008c4c:	f002 fb7d 	bl	800b34a <SDMMC_GetResponse>
 8008c50:	4602      	mov	r2, r0
 8008c52:	683b      	ldr	r3, [r7, #0]
 8008c54:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8008c56:	2300      	movs	r3, #0
}
 8008c58:	4618      	mov	r0, r3
 8008c5a:	3710      	adds	r7, #16
 8008c5c:	46bd      	mov	sp, r7
 8008c5e:	bd80      	pop	{r7, pc}

08008c60 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8008c60:	b580      	push	{r7, lr}
 8008c62:	b086      	sub	sp, #24
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8008c68:	2300      	movs	r3, #0
 8008c6a:	60fb      	str	r3, [r7, #12]
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	2100      	movs	r1, #0
 8008c76:	4618      	mov	r0, r3
 8008c78:	f002 fb67 	bl	800b34a <SDMMC_GetResponse>
 8008c7c:	4603      	mov	r3, r0
 8008c7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008c82:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008c86:	d102      	bne.n	8008c8e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008c88:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008c8c:	e02f      	b.n	8008cee <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8008c8e:	f107 030c 	add.w	r3, r7, #12
 8008c92:	4619      	mov	r1, r3
 8008c94:	6878      	ldr	r0, [r7, #4]
 8008c96:	f000 f879 	bl	8008d8c <SD_FindSCR>
 8008c9a:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008c9c:	697b      	ldr	r3, [r7, #20]
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d001      	beq.n	8008ca6 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8008ca2:	697b      	ldr	r3, [r7, #20]
 8008ca4:	e023      	b.n	8008cee <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8008ca6:	693b      	ldr	r3, [r7, #16]
 8008ca8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d01c      	beq.n	8008cea <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681a      	ldr	r2, [r3, #0]
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008cb8:	041b      	lsls	r3, r3, #16
 8008cba:	4619      	mov	r1, r3
 8008cbc:	4610      	mov	r0, r2
 8008cbe:	f002 fcd0 	bl	800b662 <SDMMC_CmdAppCommand>
 8008cc2:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8008cc4:	697b      	ldr	r3, [r7, #20]
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d001      	beq.n	8008cce <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8008cca:	697b      	ldr	r3, [r7, #20]
 8008ccc:	e00f      	b.n	8008cee <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	2102      	movs	r1, #2
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	f002 fd07 	bl	800b6e8 <SDMMC_CmdBusWidth>
 8008cda:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8008cdc:	697b      	ldr	r3, [r7, #20]
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d001      	beq.n	8008ce6 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8008ce2:	697b      	ldr	r3, [r7, #20]
 8008ce4:	e003      	b.n	8008cee <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	e001      	b.n	8008cee <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008cea:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8008cee:	4618      	mov	r0, r3
 8008cf0:	3718      	adds	r7, #24
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	bd80      	pop	{r7, pc}

08008cf6 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8008cf6:	b580      	push	{r7, lr}
 8008cf8:	b086      	sub	sp, #24
 8008cfa:	af00      	add	r7, sp, #0
 8008cfc:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8008cfe:	2300      	movs	r3, #0
 8008d00:	60fb      	str	r3, [r7, #12]
 8008d02:	2300      	movs	r3, #0
 8008d04:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	2100      	movs	r1, #0
 8008d0c:	4618      	mov	r0, r3
 8008d0e:	f002 fb1c 	bl	800b34a <SDMMC_GetResponse>
 8008d12:	4603      	mov	r3, r0
 8008d14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008d18:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008d1c:	d102      	bne.n	8008d24 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008d1e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008d22:	e02f      	b.n	8008d84 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8008d24:	f107 030c 	add.w	r3, r7, #12
 8008d28:	4619      	mov	r1, r3
 8008d2a:	6878      	ldr	r0, [r7, #4]
 8008d2c:	f000 f82e 	bl	8008d8c <SD_FindSCR>
 8008d30:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008d32:	697b      	ldr	r3, [r7, #20]
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d001      	beq.n	8008d3c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8008d38:	697b      	ldr	r3, [r7, #20]
 8008d3a:	e023      	b.n	8008d84 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8008d3c:	693b      	ldr	r3, [r7, #16]
 8008d3e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d01c      	beq.n	8008d80 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681a      	ldr	r2, [r3, #0]
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d4e:	041b      	lsls	r3, r3, #16
 8008d50:	4619      	mov	r1, r3
 8008d52:	4610      	mov	r0, r2
 8008d54:	f002 fc85 	bl	800b662 <SDMMC_CmdAppCommand>
 8008d58:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8008d5a:	697b      	ldr	r3, [r7, #20]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d001      	beq.n	8008d64 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8008d60:	697b      	ldr	r3, [r7, #20]
 8008d62:	e00f      	b.n	8008d84 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	2100      	movs	r1, #0
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	f002 fcbc 	bl	800b6e8 <SDMMC_CmdBusWidth>
 8008d70:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8008d72:	697b      	ldr	r3, [r7, #20]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d001      	beq.n	8008d7c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8008d78:	697b      	ldr	r3, [r7, #20]
 8008d7a:	e003      	b.n	8008d84 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	e001      	b.n	8008d84 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008d80:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8008d84:	4618      	mov	r0, r3
 8008d86:	3718      	adds	r7, #24
 8008d88:	46bd      	mov	sp, r7
 8008d8a:	bd80      	pop	{r7, pc}

08008d8c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	b08e      	sub	sp, #56	@ 0x38
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]
 8008d94:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8008d96:	f7f8 fbdb 	bl	8001550 <HAL_GetTick>
 8008d9a:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 8008da0:	2300      	movs	r3, #0
 8008da2:	60bb      	str	r3, [r7, #8]
 8008da4:	2300      	movs	r3, #0
 8008da6:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	2108      	movs	r1, #8
 8008db2:	4618      	mov	r0, r3
 8008db4:	f002 fb08 	bl	800b3c8 <SDMMC_CmdBlockLength>
 8008db8:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 8008dba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d001      	beq.n	8008dc4 <SD_FindSCR+0x38>
  {
    return errorstate;
 8008dc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dc2:	e0ad      	b.n	8008f20 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681a      	ldr	r2, [r3, #0]
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008dcc:	041b      	lsls	r3, r3, #16
 8008dce:	4619      	mov	r1, r3
 8008dd0:	4610      	mov	r0, r2
 8008dd2:	f002 fc46 	bl	800b662 <SDMMC_CmdAppCommand>
 8008dd6:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 8008dd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d001      	beq.n	8008de2 <SD_FindSCR+0x56>
  {
    return errorstate;
 8008dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008de0:	e09e      	b.n	8008f20 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008de2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008de6:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8008de8:	2308      	movs	r3, #8
 8008dea:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 8008dec:	2330      	movs	r3, #48	@ 0x30
 8008dee:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8008df0:	2302      	movs	r3, #2
 8008df2:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8008df4:	2300      	movs	r3, #0
 8008df6:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8008df8:	2301      	movs	r3, #1
 8008dfa:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	f107 0210 	add.w	r2, r7, #16
 8008e04:	4611      	mov	r1, r2
 8008e06:	4618      	mov	r0, r3
 8008e08:	f002 fab2 	bl	800b370 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	4618      	mov	r0, r3
 8008e12:	f002 fc8c 	bl	800b72e <SDMMC_CmdSendSCR>
 8008e16:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 8008e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d027      	beq.n	8008e6e <SD_FindSCR+0xe2>
  {
    return errorstate;
 8008e1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e20:	e07e      	b.n	8008f20 <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e28:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d113      	bne.n	8008e58 <SD_FindSCR+0xcc>
 8008e30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d110      	bne.n	8008e58 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	f002 fa10 	bl	800b260 <SDMMC_ReadFIFO>
 8008e40:	4603      	mov	r3, r0
 8008e42:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	4618      	mov	r0, r3
 8008e4a:	f002 fa09 	bl	800b260 <SDMMC_ReadFIFO>
 8008e4e:	4603      	mov	r3, r0
 8008e50:	60fb      	str	r3, [r7, #12]
      index++;
 8008e52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e54:	3301      	adds	r3, #1
 8008e56:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8008e58:	f7f8 fb7a 	bl	8001550 <HAL_GetTick>
 8008e5c:	4602      	mov	r2, r0
 8008e5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e60:	1ad3      	subs	r3, r2, r3
 8008e62:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008e66:	d102      	bne.n	8008e6e <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8008e68:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008e6c:	e058      	b.n	8008f20 <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008e74:	f240 532a 	movw	r3, #1322	@ 0x52a
 8008e78:	4013      	ands	r3, r2
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d0d1      	beq.n	8008e22 <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e84:	f003 0308 	and.w	r3, r3, #8
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d005      	beq.n	8008e98 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	2208      	movs	r2, #8
 8008e92:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8008e94:	2308      	movs	r3, #8
 8008e96:	e043      	b.n	8008f20 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e9e:	f003 0302 	and.w	r3, r3, #2
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d005      	beq.n	8008eb2 <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	2202      	movs	r2, #2
 8008eac:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8008eae:	2302      	movs	r3, #2
 8008eb0:	e036      	b.n	8008f20 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008eb8:	f003 0320 	and.w	r3, r3, #32
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d005      	beq.n	8008ecc <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	2220      	movs	r2, #32
 8008ec6:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8008ec8:	2320      	movs	r3, #32
 8008eca:	e029      	b.n	8008f20 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	4a15      	ldr	r2, [pc, #84]	@ (8008f28 <SD_FindSCR+0x19c>)
 8008ed2:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	061a      	lsls	r2, r3, #24
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	021b      	lsls	r3, r3, #8
 8008edc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008ee0:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	0a1b      	lsrs	r3, r3, #8
 8008ee6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8008eea:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	0e1b      	lsrs	r3, r3, #24
 8008ef0:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8008ef2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ef4:	601a      	str	r2, [r3, #0]
    scr++;
 8008ef6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ef8:	3304      	adds	r3, #4
 8008efa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8008efc:	68bb      	ldr	r3, [r7, #8]
 8008efe:	061a      	lsls	r2, r3, #24
 8008f00:	68bb      	ldr	r3, [r7, #8]
 8008f02:	021b      	lsls	r3, r3, #8
 8008f04:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008f08:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 8008f0a:	68bb      	ldr	r3, [r7, #8]
 8008f0c:	0a1b      	lsrs	r3, r3, #8
 8008f0e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8008f12:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 8008f14:	68bb      	ldr	r3, [r7, #8]
 8008f16:	0e1b      	lsrs	r3, r3, #24
 8008f18:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8008f1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f1c:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8008f1e:	2300      	movs	r3, #0
}
 8008f20:	4618      	mov	r0, r3
 8008f22:	3738      	adds	r7, #56	@ 0x38
 8008f24:	46bd      	mov	sp, r7
 8008f26:	bd80      	pop	{r7, pc}
 8008f28:	18000f3a 	.word	0x18000f3a

08008f2c <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	b086      	sub	sp, #24
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pRxBuffPtr;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f38:	613b      	str	r3, [r7, #16]

  if (hsd->RxXferSize >= SDMMC_FIFO_SIZE)
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f3e:	2b1f      	cmp	r3, #31
 8008f40:	d936      	bls.n	8008fb0 <SD_Read_IT+0x84>
  {
    /* Read data from SDMMC Rx FIFO */
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8008f42:	2300      	movs	r3, #0
 8008f44:	617b      	str	r3, [r7, #20]
 8008f46:	e027      	b.n	8008f98 <SD_Read_IT+0x6c>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	f002 f987 	bl	800b260 <SDMMC_ReadFIFO>
 8008f52:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)(data & 0xFFU);
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	b2da      	uxtb	r2, r3
 8008f58:	693b      	ldr	r3, [r7, #16]
 8008f5a:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008f5c:	693b      	ldr	r3, [r7, #16]
 8008f5e:	3301      	adds	r3, #1
 8008f60:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	0a1b      	lsrs	r3, r3, #8
 8008f66:	b2da      	uxtb	r2, r3
 8008f68:	693b      	ldr	r3, [r7, #16]
 8008f6a:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008f6c:	693b      	ldr	r3, [r7, #16]
 8008f6e:	3301      	adds	r3, #1
 8008f70:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	0c1b      	lsrs	r3, r3, #16
 8008f76:	b2da      	uxtb	r2, r3
 8008f78:	693b      	ldr	r3, [r7, #16]
 8008f7a:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008f7c:	693b      	ldr	r3, [r7, #16]
 8008f7e:	3301      	adds	r3, #1
 8008f80:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	0e1b      	lsrs	r3, r3, #24
 8008f86:	b2da      	uxtb	r2, r3
 8008f88:	693b      	ldr	r3, [r7, #16]
 8008f8a:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008f8c:	693b      	ldr	r3, [r7, #16]
 8008f8e:	3301      	adds	r3, #1
 8008f90:	613b      	str	r3, [r7, #16]
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8008f92:	697b      	ldr	r3, [r7, #20]
 8008f94:	3301      	adds	r3, #1
 8008f96:	617b      	str	r3, [r7, #20]
 8008f98:	697b      	ldr	r3, [r7, #20]
 8008f9a:	2b07      	cmp	r3, #7
 8008f9c:	d9d4      	bls.n	8008f48 <SD_Read_IT+0x1c>
    }

    hsd->pRxBuffPtr = tmp;
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	693a      	ldr	r2, [r7, #16]
 8008fa2:	625a      	str	r2, [r3, #36]	@ 0x24
    hsd->RxXferSize -= SDMMC_FIFO_SIZE;
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fa8:	f1a3 0220 	sub.w	r2, r3, #32
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	629a      	str	r2, [r3, #40]	@ 0x28
  }
}
 8008fb0:	bf00      	nop
 8008fb2:	3718      	adds	r7, #24
 8008fb4:	46bd      	mov	sp, r7
 8008fb6:	bd80      	pop	{r7, pc}

08008fb8 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8008fb8:	b580      	push	{r7, lr}
 8008fba:	b086      	sub	sp, #24
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  const uint8_t *tmp;

  tmp = hsd->pTxBuffPtr;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	69db      	ldr	r3, [r3, #28]
 8008fc4:	613b      	str	r3, [r7, #16]

  if (hsd->TxXferSize >= SDMMC_FIFO_SIZE)
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	6a1b      	ldr	r3, [r3, #32]
 8008fca:	2b1f      	cmp	r3, #31
 8008fcc:	d93a      	bls.n	8009044 <SD_Write_IT+0x8c>
  {
    /* Write data to SDMMC Tx FIFO */
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8008fce:	2300      	movs	r3, #0
 8008fd0:	617b      	str	r3, [r7, #20]
 8008fd2:	e02b      	b.n	800902c <SD_Write_IT+0x74>
    {
      data = (uint32_t)(*tmp);
 8008fd4:	693b      	ldr	r3, [r7, #16]
 8008fd6:	781b      	ldrb	r3, [r3, #0]
 8008fd8:	60fb      	str	r3, [r7, #12]
      tmp++;
 8008fda:	693b      	ldr	r3, [r7, #16]
 8008fdc:	3301      	adds	r3, #1
 8008fde:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8008fe0:	693b      	ldr	r3, [r7, #16]
 8008fe2:	781b      	ldrb	r3, [r3, #0]
 8008fe4:	021a      	lsls	r2, r3, #8
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	4313      	orrs	r3, r2
 8008fea:	60fb      	str	r3, [r7, #12]
      tmp++;
 8008fec:	693b      	ldr	r3, [r7, #16]
 8008fee:	3301      	adds	r3, #1
 8008ff0:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8008ff2:	693b      	ldr	r3, [r7, #16]
 8008ff4:	781b      	ldrb	r3, [r3, #0]
 8008ff6:	041a      	lsls	r2, r3, #16
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	4313      	orrs	r3, r2
 8008ffc:	60fb      	str	r3, [r7, #12]
      tmp++;
 8008ffe:	693b      	ldr	r3, [r7, #16]
 8009000:	3301      	adds	r3, #1
 8009002:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8009004:	693b      	ldr	r3, [r7, #16]
 8009006:	781b      	ldrb	r3, [r3, #0]
 8009008:	061a      	lsls	r2, r3, #24
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	4313      	orrs	r3, r2
 800900e:	60fb      	str	r3, [r7, #12]
      tmp++;
 8009010:	693b      	ldr	r3, [r7, #16]
 8009012:	3301      	adds	r3, #1
 8009014:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	f107 020c 	add.w	r2, r7, #12
 800901e:	4611      	mov	r1, r2
 8009020:	4618      	mov	r0, r3
 8009022:	f002 f92a 	bl	800b27a <SDMMC_WriteFIFO>
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8009026:	697b      	ldr	r3, [r7, #20]
 8009028:	3301      	adds	r3, #1
 800902a:	617b      	str	r3, [r7, #20]
 800902c:	697b      	ldr	r3, [r7, #20]
 800902e:	2b07      	cmp	r3, #7
 8009030:	d9d0      	bls.n	8008fd4 <SD_Write_IT+0x1c>
    }

    hsd->pTxBuffPtr = tmp;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	693a      	ldr	r2, [r7, #16]
 8009036:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize -= SDMMC_FIFO_SIZE;
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	6a1b      	ldr	r3, [r3, #32]
 800903c:	f1a3 0220 	sub.w	r2, r3, #32
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	621a      	str	r2, [r3, #32]
  }
}
 8009044:	bf00      	nop
 8009046:	3718      	adds	r7, #24
 8009048:	46bd      	mov	sp, r7
 800904a:	bd80      	pop	{r7, pc}

0800904c <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
  * @brief Read DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800904c:	b480      	push	{r7}
 800904e:	b083      	sub	sp, #12
 8009050:	af00      	add	r7, sp, #0
 8009052:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 8009054:	bf00      	nop
 8009056:	370c      	adds	r7, #12
 8009058:	46bd      	mov	sp, r7
 800905a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800905e:	4770      	bx	lr

08009060 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 8009060:	b480      	push	{r7}
 8009062:	b083      	sub	sp, #12
 8009064:	af00      	add	r7, sp, #0
 8009066:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 8009068:	bf00      	nop
 800906a:	370c      	adds	r7, #12
 800906c:	46bd      	mov	sp, r7
 800906e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009072:	4770      	bx	lr

08009074 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 8009074:	b480      	push	{r7}
 8009076:	b083      	sub	sp, #12
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800907c:	bf00      	nop
 800907e:	370c      	adds	r7, #12
 8009080:	46bd      	mov	sp, r7
 8009082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009086:	4770      	bx	lr

08009088 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 8009088:	b480      	push	{r7}
 800908a:	b083      	sub	sp, #12
 800908c:	af00      	add	r7, sp, #0
 800908e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 8009090:	bf00      	nop
 8009092:	370c      	adds	r7, #12
 8009094:	46bd      	mov	sp, r7
 8009096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909a:	4770      	bx	lr

0800909c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800909c:	b580      	push	{r7, lr}
 800909e:	b082      	sub	sp, #8
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d101      	bne.n	80090ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80090aa:	2301      	movs	r3, #1
 80090ac:	e042      	b.n	8009134 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d106      	bne.n	80090c6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	2200      	movs	r2, #0
 80090bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80090c0:	6878      	ldr	r0, [r7, #4]
 80090c2:	f7f8 f8b3 	bl	800122c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	2224      	movs	r2, #36	@ 0x24
 80090ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	681a      	ldr	r2, [r3, #0]
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	f022 0201 	bic.w	r2, r2, #1
 80090dc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d002      	beq.n	80090ec <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80090e6:	6878      	ldr	r0, [r7, #4]
 80090e8:	f001 fb70 	bl	800a7cc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80090ec:	6878      	ldr	r0, [r7, #4]
 80090ee:	f000 fe05 	bl	8009cfc <UART_SetConfig>
 80090f2:	4603      	mov	r3, r0
 80090f4:	2b01      	cmp	r3, #1
 80090f6:	d101      	bne.n	80090fc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80090f8:	2301      	movs	r3, #1
 80090fa:	e01b      	b.n	8009134 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	685a      	ldr	r2, [r3, #4]
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800910a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	689a      	ldr	r2, [r3, #8]
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800911a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	681a      	ldr	r2, [r3, #0]
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	f042 0201 	orr.w	r2, r2, #1
 800912a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800912c:	6878      	ldr	r0, [r7, #4]
 800912e:	f001 fbef 	bl	800a910 <UART_CheckIdleState>
 8009132:	4603      	mov	r3, r0
}
 8009134:	4618      	mov	r0, r3
 8009136:	3708      	adds	r7, #8
 8009138:	46bd      	mov	sp, r7
 800913a:	bd80      	pop	{r7, pc}

0800913c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b08a      	sub	sp, #40	@ 0x28
 8009140:	af02      	add	r7, sp, #8
 8009142:	60f8      	str	r0, [r7, #12]
 8009144:	60b9      	str	r1, [r7, #8]
 8009146:	603b      	str	r3, [r7, #0]
 8009148:	4613      	mov	r3, r2
 800914a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009152:	2b20      	cmp	r3, #32
 8009154:	d17b      	bne.n	800924e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8009156:	68bb      	ldr	r3, [r7, #8]
 8009158:	2b00      	cmp	r3, #0
 800915a:	d002      	beq.n	8009162 <HAL_UART_Transmit+0x26>
 800915c:	88fb      	ldrh	r3, [r7, #6]
 800915e:	2b00      	cmp	r3, #0
 8009160:	d101      	bne.n	8009166 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8009162:	2301      	movs	r3, #1
 8009164:	e074      	b.n	8009250 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	2200      	movs	r2, #0
 800916a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	2221      	movs	r2, #33	@ 0x21
 8009172:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009176:	f7f8 f9eb 	bl	8001550 <HAL_GetTick>
 800917a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	88fa      	ldrh	r2, [r7, #6]
 8009180:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	88fa      	ldrh	r2, [r7, #6]
 8009188:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	689b      	ldr	r3, [r3, #8]
 8009190:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009194:	d108      	bne.n	80091a8 <HAL_UART_Transmit+0x6c>
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	691b      	ldr	r3, [r3, #16]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d104      	bne.n	80091a8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800919e:	2300      	movs	r3, #0
 80091a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80091a2:	68bb      	ldr	r3, [r7, #8]
 80091a4:	61bb      	str	r3, [r7, #24]
 80091a6:	e003      	b.n	80091b0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80091a8:	68bb      	ldr	r3, [r7, #8]
 80091aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80091ac:	2300      	movs	r3, #0
 80091ae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80091b0:	e030      	b.n	8009214 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80091b2:	683b      	ldr	r3, [r7, #0]
 80091b4:	9300      	str	r3, [sp, #0]
 80091b6:	697b      	ldr	r3, [r7, #20]
 80091b8:	2200      	movs	r2, #0
 80091ba:	2180      	movs	r1, #128	@ 0x80
 80091bc:	68f8      	ldr	r0, [r7, #12]
 80091be:	f001 fc51 	bl	800aa64 <UART_WaitOnFlagUntilTimeout>
 80091c2:	4603      	mov	r3, r0
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d005      	beq.n	80091d4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	2220      	movs	r2, #32
 80091cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80091d0:	2303      	movs	r3, #3
 80091d2:	e03d      	b.n	8009250 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80091d4:	69fb      	ldr	r3, [r7, #28]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d10b      	bne.n	80091f2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80091da:	69bb      	ldr	r3, [r7, #24]
 80091dc:	881b      	ldrh	r3, [r3, #0]
 80091de:	461a      	mov	r2, r3
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80091e8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80091ea:	69bb      	ldr	r3, [r7, #24]
 80091ec:	3302      	adds	r3, #2
 80091ee:	61bb      	str	r3, [r7, #24]
 80091f0:	e007      	b.n	8009202 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80091f2:	69fb      	ldr	r3, [r7, #28]
 80091f4:	781a      	ldrb	r2, [r3, #0]
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80091fc:	69fb      	ldr	r3, [r7, #28]
 80091fe:	3301      	adds	r3, #1
 8009200:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009208:	b29b      	uxth	r3, r3
 800920a:	3b01      	subs	r3, #1
 800920c:	b29a      	uxth	r2, r3
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800921a:	b29b      	uxth	r3, r3
 800921c:	2b00      	cmp	r3, #0
 800921e:	d1c8      	bne.n	80091b2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009220:	683b      	ldr	r3, [r7, #0]
 8009222:	9300      	str	r3, [sp, #0]
 8009224:	697b      	ldr	r3, [r7, #20]
 8009226:	2200      	movs	r2, #0
 8009228:	2140      	movs	r1, #64	@ 0x40
 800922a:	68f8      	ldr	r0, [r7, #12]
 800922c:	f001 fc1a 	bl	800aa64 <UART_WaitOnFlagUntilTimeout>
 8009230:	4603      	mov	r3, r0
 8009232:	2b00      	cmp	r3, #0
 8009234:	d005      	beq.n	8009242 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	2220      	movs	r2, #32
 800923a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800923e:	2303      	movs	r3, #3
 8009240:	e006      	b.n	8009250 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	2220      	movs	r2, #32
 8009246:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800924a:	2300      	movs	r3, #0
 800924c:	e000      	b.n	8009250 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800924e:	2302      	movs	r3, #2
  }
}
 8009250:	4618      	mov	r0, r3
 8009252:	3720      	adds	r7, #32
 8009254:	46bd      	mov	sp, r7
 8009256:	bd80      	pop	{r7, pc}

08009258 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009258:	b580      	push	{r7, lr}
 800925a:	b08a      	sub	sp, #40	@ 0x28
 800925c:	af02      	add	r7, sp, #8
 800925e:	60f8      	str	r0, [r7, #12]
 8009260:	60b9      	str	r1, [r7, #8]
 8009262:	603b      	str	r3, [r7, #0]
 8009264:	4613      	mov	r3, r2
 8009266:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800926e:	2b20      	cmp	r3, #32
 8009270:	f040 80b5 	bne.w	80093de <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8009274:	68bb      	ldr	r3, [r7, #8]
 8009276:	2b00      	cmp	r3, #0
 8009278:	d002      	beq.n	8009280 <HAL_UART_Receive+0x28>
 800927a:	88fb      	ldrh	r3, [r7, #6]
 800927c:	2b00      	cmp	r3, #0
 800927e:	d101      	bne.n	8009284 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8009280:	2301      	movs	r3, #1
 8009282:	e0ad      	b.n	80093e0 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	2200      	movs	r2, #0
 8009288:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	2222      	movs	r2, #34	@ 0x22
 8009290:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	2200      	movs	r2, #0
 8009298:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800929a:	f7f8 f959 	bl	8001550 <HAL_GetTick>
 800929e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	88fa      	ldrh	r2, [r7, #6]
 80092a4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	88fa      	ldrh	r2, [r7, #6]
 80092ac:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	689b      	ldr	r3, [r3, #8]
 80092b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80092b8:	d10e      	bne.n	80092d8 <HAL_UART_Receive+0x80>
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	691b      	ldr	r3, [r3, #16]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d105      	bne.n	80092ce <HAL_UART_Receive+0x76>
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80092c8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80092cc:	e02d      	b.n	800932a <HAL_UART_Receive+0xd2>
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	22ff      	movs	r2, #255	@ 0xff
 80092d2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80092d6:	e028      	b.n	800932a <HAL_UART_Receive+0xd2>
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	689b      	ldr	r3, [r3, #8]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d10d      	bne.n	80092fc <HAL_UART_Receive+0xa4>
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	691b      	ldr	r3, [r3, #16]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d104      	bne.n	80092f2 <HAL_UART_Receive+0x9a>
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	22ff      	movs	r2, #255	@ 0xff
 80092ec:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80092f0:	e01b      	b.n	800932a <HAL_UART_Receive+0xd2>
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	227f      	movs	r2, #127	@ 0x7f
 80092f6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80092fa:	e016      	b.n	800932a <HAL_UART_Receive+0xd2>
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	689b      	ldr	r3, [r3, #8]
 8009300:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009304:	d10d      	bne.n	8009322 <HAL_UART_Receive+0xca>
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	691b      	ldr	r3, [r3, #16]
 800930a:	2b00      	cmp	r3, #0
 800930c:	d104      	bne.n	8009318 <HAL_UART_Receive+0xc0>
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	227f      	movs	r2, #127	@ 0x7f
 8009312:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009316:	e008      	b.n	800932a <HAL_UART_Receive+0xd2>
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	223f      	movs	r2, #63	@ 0x3f
 800931c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009320:	e003      	b.n	800932a <HAL_UART_Receive+0xd2>
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	2200      	movs	r2, #0
 8009326:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009330:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	689b      	ldr	r3, [r3, #8]
 8009336:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800933a:	d108      	bne.n	800934e <HAL_UART_Receive+0xf6>
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	691b      	ldr	r3, [r3, #16]
 8009340:	2b00      	cmp	r3, #0
 8009342:	d104      	bne.n	800934e <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8009344:	2300      	movs	r3, #0
 8009346:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009348:	68bb      	ldr	r3, [r7, #8]
 800934a:	61bb      	str	r3, [r7, #24]
 800934c:	e003      	b.n	8009356 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800934e:	68bb      	ldr	r3, [r7, #8]
 8009350:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009352:	2300      	movs	r3, #0
 8009354:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8009356:	e036      	b.n	80093c6 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8009358:	683b      	ldr	r3, [r7, #0]
 800935a:	9300      	str	r3, [sp, #0]
 800935c:	697b      	ldr	r3, [r7, #20]
 800935e:	2200      	movs	r2, #0
 8009360:	2120      	movs	r1, #32
 8009362:	68f8      	ldr	r0, [r7, #12]
 8009364:	f001 fb7e 	bl	800aa64 <UART_WaitOnFlagUntilTimeout>
 8009368:	4603      	mov	r3, r0
 800936a:	2b00      	cmp	r3, #0
 800936c:	d005      	beq.n	800937a <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	2220      	movs	r2, #32
 8009372:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 8009376:	2303      	movs	r3, #3
 8009378:	e032      	b.n	80093e0 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 800937a:	69fb      	ldr	r3, [r7, #28]
 800937c:	2b00      	cmp	r3, #0
 800937e:	d10c      	bne.n	800939a <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009386:	b29a      	uxth	r2, r3
 8009388:	8a7b      	ldrh	r3, [r7, #18]
 800938a:	4013      	ands	r3, r2
 800938c:	b29a      	uxth	r2, r3
 800938e:	69bb      	ldr	r3, [r7, #24]
 8009390:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8009392:	69bb      	ldr	r3, [r7, #24]
 8009394:	3302      	adds	r3, #2
 8009396:	61bb      	str	r3, [r7, #24]
 8009398:	e00c      	b.n	80093b4 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093a0:	b2da      	uxtb	r2, r3
 80093a2:	8a7b      	ldrh	r3, [r7, #18]
 80093a4:	b2db      	uxtb	r3, r3
 80093a6:	4013      	ands	r3, r2
 80093a8:	b2da      	uxtb	r2, r3
 80093aa:	69fb      	ldr	r3, [r7, #28]
 80093ac:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80093ae:	69fb      	ldr	r3, [r7, #28]
 80093b0:	3301      	adds	r3, #1
 80093b2:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80093ba:	b29b      	uxth	r3, r3
 80093bc:	3b01      	subs	r3, #1
 80093be:	b29a      	uxth	r2, r3
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80093cc:	b29b      	uxth	r3, r3
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d1c2      	bne.n	8009358 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	2220      	movs	r2, #32
 80093d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 80093da:	2300      	movs	r3, #0
 80093dc:	e000      	b.n	80093e0 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 80093de:	2302      	movs	r3, #2
  }
}
 80093e0:	4618      	mov	r0, r3
 80093e2:	3720      	adds	r7, #32
 80093e4:	46bd      	mov	sp, r7
 80093e6:	bd80      	pop	{r7, pc}

080093e8 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80093e8:	b480      	push	{r7}
 80093ea:	b091      	sub	sp, #68	@ 0x44
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	60f8      	str	r0, [r7, #12]
 80093f0:	60b9      	str	r1, [r7, #8]
 80093f2:	4613      	mov	r3, r2
 80093f4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80093fc:	2b20      	cmp	r3, #32
 80093fe:	d178      	bne.n	80094f2 <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009400:	68bb      	ldr	r3, [r7, #8]
 8009402:	2b00      	cmp	r3, #0
 8009404:	d002      	beq.n	800940c <HAL_UART_Transmit_IT+0x24>
 8009406:	88fb      	ldrh	r3, [r7, #6]
 8009408:	2b00      	cmp	r3, #0
 800940a:	d101      	bne.n	8009410 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 800940c:	2301      	movs	r3, #1
 800940e:	e071      	b.n	80094f4 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	68ba      	ldr	r2, [r7, #8]
 8009414:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	88fa      	ldrh	r2, [r7, #6]
 800941a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	88fa      	ldrh	r2, [r7, #6]
 8009422:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	2200      	movs	r2, #0
 800942a:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	2200      	movs	r2, #0
 8009430:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	2221      	movs	r2, #33	@ 0x21
 8009438:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009440:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009444:	d12a      	bne.n	800949c <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	689b      	ldr	r3, [r3, #8]
 800944a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800944e:	d107      	bne.n	8009460 <HAL_UART_Transmit_IT+0x78>
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	691b      	ldr	r3, [r3, #16]
 8009454:	2b00      	cmp	r3, #0
 8009456:	d103      	bne.n	8009460 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	4a29      	ldr	r2, [pc, #164]	@ (8009500 <HAL_UART_Transmit_IT+0x118>)
 800945c:	679a      	str	r2, [r3, #120]	@ 0x78
 800945e:	e002      	b.n	8009466 <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	4a28      	ldr	r2, [pc, #160]	@ (8009504 <HAL_UART_Transmit_IT+0x11c>)
 8009464:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	3308      	adds	r3, #8
 800946c:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800946e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009470:	e853 3f00 	ldrex	r3, [r3]
 8009474:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009478:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800947c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	3308      	adds	r3, #8
 8009484:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009486:	637a      	str	r2, [r7, #52]	@ 0x34
 8009488:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800948a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800948c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800948e:	e841 2300 	strex	r3, r2, [r1]
 8009492:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009494:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009496:	2b00      	cmp	r3, #0
 8009498:	d1e5      	bne.n	8009466 <HAL_UART_Transmit_IT+0x7e>
 800949a:	e028      	b.n	80094ee <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	689b      	ldr	r3, [r3, #8]
 80094a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80094a4:	d107      	bne.n	80094b6 <HAL_UART_Transmit_IT+0xce>
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	691b      	ldr	r3, [r3, #16]
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d103      	bne.n	80094b6 <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	4a15      	ldr	r2, [pc, #84]	@ (8009508 <HAL_UART_Transmit_IT+0x120>)
 80094b2:	679a      	str	r2, [r3, #120]	@ 0x78
 80094b4:	e002      	b.n	80094bc <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	4a14      	ldr	r2, [pc, #80]	@ (800950c <HAL_UART_Transmit_IT+0x124>)
 80094ba:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094c2:	697b      	ldr	r3, [r7, #20]
 80094c4:	e853 3f00 	ldrex	r3, [r3]
 80094c8:	613b      	str	r3, [r7, #16]
   return(result);
 80094ca:	693b      	ldr	r3, [r7, #16]
 80094cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80094d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	461a      	mov	r2, r3
 80094d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094da:	623b      	str	r3, [r7, #32]
 80094dc:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094de:	69f9      	ldr	r1, [r7, #28]
 80094e0:	6a3a      	ldr	r2, [r7, #32]
 80094e2:	e841 2300 	strex	r3, r2, [r1]
 80094e6:	61bb      	str	r3, [r7, #24]
   return(result);
 80094e8:	69bb      	ldr	r3, [r7, #24]
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d1e6      	bne.n	80094bc <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 80094ee:	2300      	movs	r3, #0
 80094f0:	e000      	b.n	80094f4 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80094f2:	2302      	movs	r3, #2
  }
}
 80094f4:	4618      	mov	r0, r3
 80094f6:	3744      	adds	r7, #68	@ 0x44
 80094f8:	46bd      	mov	sp, r7
 80094fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094fe:	4770      	bx	lr
 8009500:	0800ae8b 	.word	0x0800ae8b
 8009504:	0800adab 	.word	0x0800adab
 8009508:	0800ace9 	.word	0x0800ace9
 800950c:	0800ac31 	.word	0x0800ac31

08009510 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009510:	b580      	push	{r7, lr}
 8009512:	b0ba      	sub	sp, #232	@ 0xe8
 8009514:	af00      	add	r7, sp, #0
 8009516:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	69db      	ldr	r3, [r3, #28]
 800951e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	689b      	ldr	r3, [r3, #8]
 8009532:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009536:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800953a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800953e:	4013      	ands	r3, r2
 8009540:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8009544:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009548:	2b00      	cmp	r3, #0
 800954a:	d11b      	bne.n	8009584 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800954c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009550:	f003 0320 	and.w	r3, r3, #32
 8009554:	2b00      	cmp	r3, #0
 8009556:	d015      	beq.n	8009584 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009558:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800955c:	f003 0320 	and.w	r3, r3, #32
 8009560:	2b00      	cmp	r3, #0
 8009562:	d105      	bne.n	8009570 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009564:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009568:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800956c:	2b00      	cmp	r3, #0
 800956e:	d009      	beq.n	8009584 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009574:	2b00      	cmp	r3, #0
 8009576:	f000 8393 	beq.w	8009ca0 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800957e:	6878      	ldr	r0, [r7, #4]
 8009580:	4798      	blx	r3
      }
      return;
 8009582:	e38d      	b.n	8009ca0 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009584:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009588:	2b00      	cmp	r3, #0
 800958a:	f000 8123 	beq.w	80097d4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800958e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009592:	4b8d      	ldr	r3, [pc, #564]	@ (80097c8 <HAL_UART_IRQHandler+0x2b8>)
 8009594:	4013      	ands	r3, r2
 8009596:	2b00      	cmp	r3, #0
 8009598:	d106      	bne.n	80095a8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800959a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800959e:	4b8b      	ldr	r3, [pc, #556]	@ (80097cc <HAL_UART_IRQHandler+0x2bc>)
 80095a0:	4013      	ands	r3, r2
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	f000 8116 	beq.w	80097d4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80095a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095ac:	f003 0301 	and.w	r3, r3, #1
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d011      	beq.n	80095d8 <HAL_UART_IRQHandler+0xc8>
 80095b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80095b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d00b      	beq.n	80095d8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	2201      	movs	r2, #1
 80095c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095ce:	f043 0201 	orr.w	r2, r3, #1
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80095d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095dc:	f003 0302 	and.w	r3, r3, #2
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d011      	beq.n	8009608 <HAL_UART_IRQHandler+0xf8>
 80095e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80095e8:	f003 0301 	and.w	r3, r3, #1
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d00b      	beq.n	8009608 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	2202      	movs	r2, #2
 80095f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095fe:	f043 0204 	orr.w	r2, r3, #4
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009608:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800960c:	f003 0304 	and.w	r3, r3, #4
 8009610:	2b00      	cmp	r3, #0
 8009612:	d011      	beq.n	8009638 <HAL_UART_IRQHandler+0x128>
 8009614:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009618:	f003 0301 	and.w	r3, r3, #1
 800961c:	2b00      	cmp	r3, #0
 800961e:	d00b      	beq.n	8009638 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	2204      	movs	r2, #4
 8009626:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800962e:	f043 0202 	orr.w	r2, r3, #2
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009638:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800963c:	f003 0308 	and.w	r3, r3, #8
 8009640:	2b00      	cmp	r3, #0
 8009642:	d017      	beq.n	8009674 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009644:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009648:	f003 0320 	and.w	r3, r3, #32
 800964c:	2b00      	cmp	r3, #0
 800964e:	d105      	bne.n	800965c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8009650:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009654:	4b5c      	ldr	r3, [pc, #368]	@ (80097c8 <HAL_UART_IRQHandler+0x2b8>)
 8009656:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009658:	2b00      	cmp	r3, #0
 800965a:	d00b      	beq.n	8009674 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	2208      	movs	r2, #8
 8009662:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800966a:	f043 0208 	orr.w	r2, r3, #8
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009674:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009678:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800967c:	2b00      	cmp	r3, #0
 800967e:	d012      	beq.n	80096a6 <HAL_UART_IRQHandler+0x196>
 8009680:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009684:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009688:	2b00      	cmp	r3, #0
 800968a:	d00c      	beq.n	80096a6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009694:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800969c:	f043 0220 	orr.w	r2, r3, #32
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	f000 82f9 	beq.w	8009ca4 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80096b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80096b6:	f003 0320 	and.w	r3, r3, #32
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d013      	beq.n	80096e6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80096be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80096c2:	f003 0320 	and.w	r3, r3, #32
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d105      	bne.n	80096d6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80096ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80096ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d007      	beq.n	80096e6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d003      	beq.n	80096e6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80096e2:	6878      	ldr	r0, [r7, #4]
 80096e4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80096ec:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	689b      	ldr	r3, [r3, #8]
 80096f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096fa:	2b40      	cmp	r3, #64	@ 0x40
 80096fc:	d005      	beq.n	800970a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80096fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009702:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009706:	2b00      	cmp	r3, #0
 8009708:	d054      	beq.n	80097b4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800970a:	6878      	ldr	r0, [r7, #4]
 800970c:	f001 fa18 	bl	800ab40 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	689b      	ldr	r3, [r3, #8]
 8009716:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800971a:	2b40      	cmp	r3, #64	@ 0x40
 800971c:	d146      	bne.n	80097ac <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	3308      	adds	r3, #8
 8009724:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009728:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800972c:	e853 3f00 	ldrex	r3, [r3]
 8009730:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009734:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009738:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800973c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	3308      	adds	r3, #8
 8009746:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800974a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800974e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009752:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009756:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800975a:	e841 2300 	strex	r3, r2, [r1]
 800975e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009762:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009766:	2b00      	cmp	r3, #0
 8009768:	d1d9      	bne.n	800971e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009770:	2b00      	cmp	r3, #0
 8009772:	d017      	beq.n	80097a4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800977a:	4a15      	ldr	r2, [pc, #84]	@ (80097d0 <HAL_UART_IRQHandler+0x2c0>)
 800977c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009784:	4618      	mov	r0, r3
 8009786:	f7f9 fbad 	bl	8002ee4 <HAL_DMA_Abort_IT>
 800978a:	4603      	mov	r3, r0
 800978c:	2b00      	cmp	r3, #0
 800978e:	d019      	beq.n	80097c4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009796:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009798:	687a      	ldr	r2, [r7, #4]
 800979a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800979e:	4610      	mov	r0, r2
 80097a0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097a2:	e00f      	b.n	80097c4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80097a4:	6878      	ldr	r0, [r7, #4]
 80097a6:	f000 fa93 	bl	8009cd0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097aa:	e00b      	b.n	80097c4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80097ac:	6878      	ldr	r0, [r7, #4]
 80097ae:	f000 fa8f 	bl	8009cd0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097b2:	e007      	b.n	80097c4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80097b4:	6878      	ldr	r0, [r7, #4]
 80097b6:	f000 fa8b 	bl	8009cd0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	2200      	movs	r2, #0
 80097be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80097c2:	e26f      	b.n	8009ca4 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097c4:	bf00      	nop
    return;
 80097c6:	e26d      	b.n	8009ca4 <HAL_UART_IRQHandler+0x794>
 80097c8:	10000001 	.word	0x10000001
 80097cc:	04000120 	.word	0x04000120
 80097d0:	0800ac0d 	.word	0x0800ac0d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80097d8:	2b01      	cmp	r3, #1
 80097da:	f040 8203 	bne.w	8009be4 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80097de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80097e2:	f003 0310 	and.w	r3, r3, #16
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	f000 81fc 	beq.w	8009be4 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80097ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80097f0:	f003 0310 	and.w	r3, r3, #16
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	f000 81f5 	beq.w	8009be4 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	2210      	movs	r2, #16
 8009800:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	689b      	ldr	r3, [r3, #8]
 8009808:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800980c:	2b40      	cmp	r3, #64	@ 0x40
 800980e:	f040 816d 	bne.w	8009aec <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	4aa4      	ldr	r2, [pc, #656]	@ (8009aac <HAL_UART_IRQHandler+0x59c>)
 800981c:	4293      	cmp	r3, r2
 800981e:	d068      	beq.n	80098f2 <HAL_UART_IRQHandler+0x3e2>
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	4aa1      	ldr	r2, [pc, #644]	@ (8009ab0 <HAL_UART_IRQHandler+0x5a0>)
 800982a:	4293      	cmp	r3, r2
 800982c:	d061      	beq.n	80098f2 <HAL_UART_IRQHandler+0x3e2>
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	4a9f      	ldr	r2, [pc, #636]	@ (8009ab4 <HAL_UART_IRQHandler+0x5a4>)
 8009838:	4293      	cmp	r3, r2
 800983a:	d05a      	beq.n	80098f2 <HAL_UART_IRQHandler+0x3e2>
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	4a9c      	ldr	r2, [pc, #624]	@ (8009ab8 <HAL_UART_IRQHandler+0x5a8>)
 8009846:	4293      	cmp	r3, r2
 8009848:	d053      	beq.n	80098f2 <HAL_UART_IRQHandler+0x3e2>
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	4a9a      	ldr	r2, [pc, #616]	@ (8009abc <HAL_UART_IRQHandler+0x5ac>)
 8009854:	4293      	cmp	r3, r2
 8009856:	d04c      	beq.n	80098f2 <HAL_UART_IRQHandler+0x3e2>
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	4a97      	ldr	r2, [pc, #604]	@ (8009ac0 <HAL_UART_IRQHandler+0x5b0>)
 8009862:	4293      	cmp	r3, r2
 8009864:	d045      	beq.n	80098f2 <HAL_UART_IRQHandler+0x3e2>
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	4a95      	ldr	r2, [pc, #596]	@ (8009ac4 <HAL_UART_IRQHandler+0x5b4>)
 8009870:	4293      	cmp	r3, r2
 8009872:	d03e      	beq.n	80098f2 <HAL_UART_IRQHandler+0x3e2>
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	4a92      	ldr	r2, [pc, #584]	@ (8009ac8 <HAL_UART_IRQHandler+0x5b8>)
 800987e:	4293      	cmp	r3, r2
 8009880:	d037      	beq.n	80098f2 <HAL_UART_IRQHandler+0x3e2>
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	4a90      	ldr	r2, [pc, #576]	@ (8009acc <HAL_UART_IRQHandler+0x5bc>)
 800988c:	4293      	cmp	r3, r2
 800988e:	d030      	beq.n	80098f2 <HAL_UART_IRQHandler+0x3e2>
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	4a8d      	ldr	r2, [pc, #564]	@ (8009ad0 <HAL_UART_IRQHandler+0x5c0>)
 800989a:	4293      	cmp	r3, r2
 800989c:	d029      	beq.n	80098f2 <HAL_UART_IRQHandler+0x3e2>
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	4a8b      	ldr	r2, [pc, #556]	@ (8009ad4 <HAL_UART_IRQHandler+0x5c4>)
 80098a8:	4293      	cmp	r3, r2
 80098aa:	d022      	beq.n	80098f2 <HAL_UART_IRQHandler+0x3e2>
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	4a88      	ldr	r2, [pc, #544]	@ (8009ad8 <HAL_UART_IRQHandler+0x5c8>)
 80098b6:	4293      	cmp	r3, r2
 80098b8:	d01b      	beq.n	80098f2 <HAL_UART_IRQHandler+0x3e2>
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	4a86      	ldr	r2, [pc, #536]	@ (8009adc <HAL_UART_IRQHandler+0x5cc>)
 80098c4:	4293      	cmp	r3, r2
 80098c6:	d014      	beq.n	80098f2 <HAL_UART_IRQHandler+0x3e2>
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	4a83      	ldr	r2, [pc, #524]	@ (8009ae0 <HAL_UART_IRQHandler+0x5d0>)
 80098d2:	4293      	cmp	r3, r2
 80098d4:	d00d      	beq.n	80098f2 <HAL_UART_IRQHandler+0x3e2>
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	4a81      	ldr	r2, [pc, #516]	@ (8009ae4 <HAL_UART_IRQHandler+0x5d4>)
 80098e0:	4293      	cmp	r3, r2
 80098e2:	d006      	beq.n	80098f2 <HAL_UART_IRQHandler+0x3e2>
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	4a7e      	ldr	r2, [pc, #504]	@ (8009ae8 <HAL_UART_IRQHandler+0x5d8>)
 80098ee:	4293      	cmp	r3, r2
 80098f0:	d106      	bne.n	8009900 <HAL_UART_IRQHandler+0x3f0>
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	685b      	ldr	r3, [r3, #4]
 80098fc:	b29b      	uxth	r3, r3
 80098fe:	e005      	b.n	800990c <HAL_UART_IRQHandler+0x3fc>
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	685b      	ldr	r3, [r3, #4]
 800990a:	b29b      	uxth	r3, r3
 800990c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009910:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009914:	2b00      	cmp	r3, #0
 8009916:	f000 80ad 	beq.w	8009a74 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009920:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009924:	429a      	cmp	r2, r3
 8009926:	f080 80a5 	bcs.w	8009a74 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009930:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800993a:	69db      	ldr	r3, [r3, #28]
 800993c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009940:	f000 8087 	beq.w	8009a52 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800994c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009950:	e853 3f00 	ldrex	r3, [r3]
 8009954:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009958:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800995c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009960:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	461a      	mov	r2, r3
 800996a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800996e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009972:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009976:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800997a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800997e:	e841 2300 	strex	r3, r2, [r1]
 8009982:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009986:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800998a:	2b00      	cmp	r3, #0
 800998c:	d1da      	bne.n	8009944 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	3308      	adds	r3, #8
 8009994:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009996:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009998:	e853 3f00 	ldrex	r3, [r3]
 800999c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800999e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80099a0:	f023 0301 	bic.w	r3, r3, #1
 80099a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	3308      	adds	r3, #8
 80099ae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80099b2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80099b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099b8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80099ba:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80099be:	e841 2300 	strex	r3, r2, [r1]
 80099c2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80099c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d1e1      	bne.n	800998e <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	3308      	adds	r3, #8
 80099d0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80099d4:	e853 3f00 	ldrex	r3, [r3]
 80099d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80099da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80099dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80099e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	3308      	adds	r3, #8
 80099ea:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80099ee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80099f0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099f2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80099f4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80099f6:	e841 2300 	strex	r3, r2, [r1]
 80099fa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80099fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d1e3      	bne.n	80099ca <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	2220      	movs	r2, #32
 8009a06:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	2200      	movs	r2, #0
 8009a0e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a16:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a18:	e853 3f00 	ldrex	r3, [r3]
 8009a1c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009a1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009a20:	f023 0310 	bic.w	r3, r3, #16
 8009a24:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	461a      	mov	r2, r3
 8009a2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009a32:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009a34:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a36:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009a38:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009a3a:	e841 2300 	strex	r3, r2, [r1]
 8009a3e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009a40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d1e4      	bne.n	8009a10 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009a4c:	4618      	mov	r0, r3
 8009a4e:	f7f8 ff2b 	bl	80028a8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	2202      	movs	r2, #2
 8009a56:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009a64:	b29b      	uxth	r3, r3
 8009a66:	1ad3      	subs	r3, r2, r3
 8009a68:	b29b      	uxth	r3, r3
 8009a6a:	4619      	mov	r1, r3
 8009a6c:	6878      	ldr	r0, [r7, #4]
 8009a6e:	f000 f939 	bl	8009ce4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8009a72:	e119      	b.n	8009ca8 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009a7a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009a7e:	429a      	cmp	r2, r3
 8009a80:	f040 8112 	bne.w	8009ca8 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009a8a:	69db      	ldr	r3, [r3, #28]
 8009a8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009a90:	f040 810a 	bne.w	8009ca8 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	2202      	movs	r2, #2
 8009a98:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009aa0:	4619      	mov	r1, r3
 8009aa2:	6878      	ldr	r0, [r7, #4]
 8009aa4:	f000 f91e 	bl	8009ce4 <HAL_UARTEx_RxEventCallback>
      return;
 8009aa8:	e0fe      	b.n	8009ca8 <HAL_UART_IRQHandler+0x798>
 8009aaa:	bf00      	nop
 8009aac:	40020010 	.word	0x40020010
 8009ab0:	40020028 	.word	0x40020028
 8009ab4:	40020040 	.word	0x40020040
 8009ab8:	40020058 	.word	0x40020058
 8009abc:	40020070 	.word	0x40020070
 8009ac0:	40020088 	.word	0x40020088
 8009ac4:	400200a0 	.word	0x400200a0
 8009ac8:	400200b8 	.word	0x400200b8
 8009acc:	40020410 	.word	0x40020410
 8009ad0:	40020428 	.word	0x40020428
 8009ad4:	40020440 	.word	0x40020440
 8009ad8:	40020458 	.word	0x40020458
 8009adc:	40020470 	.word	0x40020470
 8009ae0:	40020488 	.word	0x40020488
 8009ae4:	400204a0 	.word	0x400204a0
 8009ae8:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009af8:	b29b      	uxth	r3, r3
 8009afa:	1ad3      	subs	r3, r2, r3
 8009afc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009b06:	b29b      	uxth	r3, r3
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	f000 80cf 	beq.w	8009cac <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8009b0e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	f000 80ca 	beq.w	8009cac <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b20:	e853 3f00 	ldrex	r3, [r3]
 8009b24:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009b26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b28:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009b2c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	461a      	mov	r2, r3
 8009b36:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009b3a:	647b      	str	r3, [r7, #68]	@ 0x44
 8009b3c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b3e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009b40:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009b42:	e841 2300 	strex	r3, r2, [r1]
 8009b46:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009b48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d1e4      	bne.n	8009b18 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	3308      	adds	r3, #8
 8009b54:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b58:	e853 3f00 	ldrex	r3, [r3]
 8009b5c:	623b      	str	r3, [r7, #32]
   return(result);
 8009b5e:	6a3a      	ldr	r2, [r7, #32]
 8009b60:	4b55      	ldr	r3, [pc, #340]	@ (8009cb8 <HAL_UART_IRQHandler+0x7a8>)
 8009b62:	4013      	ands	r3, r2
 8009b64:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	3308      	adds	r3, #8
 8009b6e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009b72:	633a      	str	r2, [r7, #48]	@ 0x30
 8009b74:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b76:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009b78:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b7a:	e841 2300 	strex	r3, r2, [r1]
 8009b7e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009b80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d1e3      	bne.n	8009b4e <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	2220      	movs	r2, #32
 8009b8a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	2200      	movs	r2, #0
 8009b92:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	2200      	movs	r2, #0
 8009b98:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ba0:	693b      	ldr	r3, [r7, #16]
 8009ba2:	e853 3f00 	ldrex	r3, [r3]
 8009ba6:	60fb      	str	r3, [r7, #12]
   return(result);
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	f023 0310 	bic.w	r3, r3, #16
 8009bae:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	461a      	mov	r2, r3
 8009bb8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009bbc:	61fb      	str	r3, [r7, #28]
 8009bbe:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bc0:	69b9      	ldr	r1, [r7, #24]
 8009bc2:	69fa      	ldr	r2, [r7, #28]
 8009bc4:	e841 2300 	strex	r3, r2, [r1]
 8009bc8:	617b      	str	r3, [r7, #20]
   return(result);
 8009bca:	697b      	ldr	r3, [r7, #20]
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d1e4      	bne.n	8009b9a <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	2202      	movs	r2, #2
 8009bd4:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009bd6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009bda:	4619      	mov	r1, r3
 8009bdc:	6878      	ldr	r0, [r7, #4]
 8009bde:	f000 f881 	bl	8009ce4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009be2:	e063      	b.n	8009cac <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009be4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009be8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d00e      	beq.n	8009c0e <HAL_UART_IRQHandler+0x6fe>
 8009bf0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009bf4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d008      	beq.n	8009c0e <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8009c04:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009c06:	6878      	ldr	r0, [r7, #4]
 8009c08:	f001 f9df 	bl	800afca <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009c0c:	e051      	b.n	8009cb2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009c0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d014      	beq.n	8009c44 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009c1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d105      	bne.n	8009c32 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009c26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009c2a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d008      	beq.n	8009c44 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d03a      	beq.n	8009cb0 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009c3e:	6878      	ldr	r0, [r7, #4]
 8009c40:	4798      	blx	r3
    }
    return;
 8009c42:	e035      	b.n	8009cb0 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009c44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d009      	beq.n	8009c64 <HAL_UART_IRQHandler+0x754>
 8009c50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d003      	beq.n	8009c64 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8009c5c:	6878      	ldr	r0, [r7, #4]
 8009c5e:	f001 f989 	bl	800af74 <UART_EndTransmit_IT>
    return;
 8009c62:	e026      	b.n	8009cb2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009c64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c68:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d009      	beq.n	8009c84 <HAL_UART_IRQHandler+0x774>
 8009c70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c74:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d003      	beq.n	8009c84 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009c7c:	6878      	ldr	r0, [r7, #4]
 8009c7e:	f001 f9b8 	bl	800aff2 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009c82:	e016      	b.n	8009cb2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009c84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c88:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d010      	beq.n	8009cb2 <HAL_UART_IRQHandler+0x7a2>
 8009c90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	da0c      	bge.n	8009cb2 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009c98:	6878      	ldr	r0, [r7, #4]
 8009c9a:	f001 f9a0 	bl	800afde <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009c9e:	e008      	b.n	8009cb2 <HAL_UART_IRQHandler+0x7a2>
      return;
 8009ca0:	bf00      	nop
 8009ca2:	e006      	b.n	8009cb2 <HAL_UART_IRQHandler+0x7a2>
    return;
 8009ca4:	bf00      	nop
 8009ca6:	e004      	b.n	8009cb2 <HAL_UART_IRQHandler+0x7a2>
      return;
 8009ca8:	bf00      	nop
 8009caa:	e002      	b.n	8009cb2 <HAL_UART_IRQHandler+0x7a2>
      return;
 8009cac:	bf00      	nop
 8009cae:	e000      	b.n	8009cb2 <HAL_UART_IRQHandler+0x7a2>
    return;
 8009cb0:	bf00      	nop
  }
}
 8009cb2:	37e8      	adds	r7, #232	@ 0xe8
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	bd80      	pop	{r7, pc}
 8009cb8:	effffffe 	.word	0xeffffffe

08009cbc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009cbc:	b480      	push	{r7}
 8009cbe:	b083      	sub	sp, #12
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009cc4:	bf00      	nop
 8009cc6:	370c      	adds	r7, #12
 8009cc8:	46bd      	mov	sp, r7
 8009cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cce:	4770      	bx	lr

08009cd0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009cd0:	b480      	push	{r7}
 8009cd2:	b083      	sub	sp, #12
 8009cd4:	af00      	add	r7, sp, #0
 8009cd6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009cd8:	bf00      	nop
 8009cda:	370c      	adds	r7, #12
 8009cdc:	46bd      	mov	sp, r7
 8009cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce2:	4770      	bx	lr

08009ce4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009ce4:	b480      	push	{r7}
 8009ce6:	b083      	sub	sp, #12
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	6078      	str	r0, [r7, #4]
 8009cec:	460b      	mov	r3, r1
 8009cee:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009cf0:	bf00      	nop
 8009cf2:	370c      	adds	r7, #12
 8009cf4:	46bd      	mov	sp, r7
 8009cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cfa:	4770      	bx	lr

08009cfc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009cfc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009d00:	b092      	sub	sp, #72	@ 0x48
 8009d02:	af00      	add	r7, sp, #0
 8009d04:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009d06:	2300      	movs	r3, #0
 8009d08:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009d0c:	697b      	ldr	r3, [r7, #20]
 8009d0e:	689a      	ldr	r2, [r3, #8]
 8009d10:	697b      	ldr	r3, [r7, #20]
 8009d12:	691b      	ldr	r3, [r3, #16]
 8009d14:	431a      	orrs	r2, r3
 8009d16:	697b      	ldr	r3, [r7, #20]
 8009d18:	695b      	ldr	r3, [r3, #20]
 8009d1a:	431a      	orrs	r2, r3
 8009d1c:	697b      	ldr	r3, [r7, #20]
 8009d1e:	69db      	ldr	r3, [r3, #28]
 8009d20:	4313      	orrs	r3, r2
 8009d22:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009d24:	697b      	ldr	r3, [r7, #20]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	681a      	ldr	r2, [r3, #0]
 8009d2a:	4bbe      	ldr	r3, [pc, #760]	@ (800a024 <UART_SetConfig+0x328>)
 8009d2c:	4013      	ands	r3, r2
 8009d2e:	697a      	ldr	r2, [r7, #20]
 8009d30:	6812      	ldr	r2, [r2, #0]
 8009d32:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009d34:	430b      	orrs	r3, r1
 8009d36:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009d38:	697b      	ldr	r3, [r7, #20]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	685b      	ldr	r3, [r3, #4]
 8009d3e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009d42:	697b      	ldr	r3, [r7, #20]
 8009d44:	68da      	ldr	r2, [r3, #12]
 8009d46:	697b      	ldr	r3, [r7, #20]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	430a      	orrs	r2, r1
 8009d4c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009d4e:	697b      	ldr	r3, [r7, #20]
 8009d50:	699b      	ldr	r3, [r3, #24]
 8009d52:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009d54:	697b      	ldr	r3, [r7, #20]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	4ab3      	ldr	r2, [pc, #716]	@ (800a028 <UART_SetConfig+0x32c>)
 8009d5a:	4293      	cmp	r3, r2
 8009d5c:	d004      	beq.n	8009d68 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009d5e:	697b      	ldr	r3, [r7, #20]
 8009d60:	6a1b      	ldr	r3, [r3, #32]
 8009d62:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009d64:	4313      	orrs	r3, r2
 8009d66:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009d68:	697b      	ldr	r3, [r7, #20]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	689a      	ldr	r2, [r3, #8]
 8009d6e:	4baf      	ldr	r3, [pc, #700]	@ (800a02c <UART_SetConfig+0x330>)
 8009d70:	4013      	ands	r3, r2
 8009d72:	697a      	ldr	r2, [r7, #20]
 8009d74:	6812      	ldr	r2, [r2, #0]
 8009d76:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009d78:	430b      	orrs	r3, r1
 8009d7a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009d7c:	697b      	ldr	r3, [r7, #20]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d82:	f023 010f 	bic.w	r1, r3, #15
 8009d86:	697b      	ldr	r3, [r7, #20]
 8009d88:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009d8a:	697b      	ldr	r3, [r7, #20]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	430a      	orrs	r2, r1
 8009d90:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009d92:	697b      	ldr	r3, [r7, #20]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	4aa6      	ldr	r2, [pc, #664]	@ (800a030 <UART_SetConfig+0x334>)
 8009d98:	4293      	cmp	r3, r2
 8009d9a:	d177      	bne.n	8009e8c <UART_SetConfig+0x190>
 8009d9c:	4ba5      	ldr	r3, [pc, #660]	@ (800a034 <UART_SetConfig+0x338>)
 8009d9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009da0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009da4:	2b28      	cmp	r3, #40	@ 0x28
 8009da6:	d86d      	bhi.n	8009e84 <UART_SetConfig+0x188>
 8009da8:	a201      	add	r2, pc, #4	@ (adr r2, 8009db0 <UART_SetConfig+0xb4>)
 8009daa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dae:	bf00      	nop
 8009db0:	08009e55 	.word	0x08009e55
 8009db4:	08009e85 	.word	0x08009e85
 8009db8:	08009e85 	.word	0x08009e85
 8009dbc:	08009e85 	.word	0x08009e85
 8009dc0:	08009e85 	.word	0x08009e85
 8009dc4:	08009e85 	.word	0x08009e85
 8009dc8:	08009e85 	.word	0x08009e85
 8009dcc:	08009e85 	.word	0x08009e85
 8009dd0:	08009e5d 	.word	0x08009e5d
 8009dd4:	08009e85 	.word	0x08009e85
 8009dd8:	08009e85 	.word	0x08009e85
 8009ddc:	08009e85 	.word	0x08009e85
 8009de0:	08009e85 	.word	0x08009e85
 8009de4:	08009e85 	.word	0x08009e85
 8009de8:	08009e85 	.word	0x08009e85
 8009dec:	08009e85 	.word	0x08009e85
 8009df0:	08009e65 	.word	0x08009e65
 8009df4:	08009e85 	.word	0x08009e85
 8009df8:	08009e85 	.word	0x08009e85
 8009dfc:	08009e85 	.word	0x08009e85
 8009e00:	08009e85 	.word	0x08009e85
 8009e04:	08009e85 	.word	0x08009e85
 8009e08:	08009e85 	.word	0x08009e85
 8009e0c:	08009e85 	.word	0x08009e85
 8009e10:	08009e6d 	.word	0x08009e6d
 8009e14:	08009e85 	.word	0x08009e85
 8009e18:	08009e85 	.word	0x08009e85
 8009e1c:	08009e85 	.word	0x08009e85
 8009e20:	08009e85 	.word	0x08009e85
 8009e24:	08009e85 	.word	0x08009e85
 8009e28:	08009e85 	.word	0x08009e85
 8009e2c:	08009e85 	.word	0x08009e85
 8009e30:	08009e75 	.word	0x08009e75
 8009e34:	08009e85 	.word	0x08009e85
 8009e38:	08009e85 	.word	0x08009e85
 8009e3c:	08009e85 	.word	0x08009e85
 8009e40:	08009e85 	.word	0x08009e85
 8009e44:	08009e85 	.word	0x08009e85
 8009e48:	08009e85 	.word	0x08009e85
 8009e4c:	08009e85 	.word	0x08009e85
 8009e50:	08009e7d 	.word	0x08009e7d
 8009e54:	2301      	movs	r3, #1
 8009e56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e5a:	e222      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 8009e5c:	2304      	movs	r3, #4
 8009e5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e62:	e21e      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 8009e64:	2308      	movs	r3, #8
 8009e66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e6a:	e21a      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 8009e6c:	2310      	movs	r3, #16
 8009e6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e72:	e216      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 8009e74:	2320      	movs	r3, #32
 8009e76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e7a:	e212      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 8009e7c:	2340      	movs	r3, #64	@ 0x40
 8009e7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e82:	e20e      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 8009e84:	2380      	movs	r3, #128	@ 0x80
 8009e86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e8a:	e20a      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 8009e8c:	697b      	ldr	r3, [r7, #20]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	4a69      	ldr	r2, [pc, #420]	@ (800a038 <UART_SetConfig+0x33c>)
 8009e92:	4293      	cmp	r3, r2
 8009e94:	d130      	bne.n	8009ef8 <UART_SetConfig+0x1fc>
 8009e96:	4b67      	ldr	r3, [pc, #412]	@ (800a034 <UART_SetConfig+0x338>)
 8009e98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e9a:	f003 0307 	and.w	r3, r3, #7
 8009e9e:	2b05      	cmp	r3, #5
 8009ea0:	d826      	bhi.n	8009ef0 <UART_SetConfig+0x1f4>
 8009ea2:	a201      	add	r2, pc, #4	@ (adr r2, 8009ea8 <UART_SetConfig+0x1ac>)
 8009ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ea8:	08009ec1 	.word	0x08009ec1
 8009eac:	08009ec9 	.word	0x08009ec9
 8009eb0:	08009ed1 	.word	0x08009ed1
 8009eb4:	08009ed9 	.word	0x08009ed9
 8009eb8:	08009ee1 	.word	0x08009ee1
 8009ebc:	08009ee9 	.word	0x08009ee9
 8009ec0:	2300      	movs	r3, #0
 8009ec2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ec6:	e1ec      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 8009ec8:	2304      	movs	r3, #4
 8009eca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ece:	e1e8      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 8009ed0:	2308      	movs	r3, #8
 8009ed2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ed6:	e1e4      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 8009ed8:	2310      	movs	r3, #16
 8009eda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ede:	e1e0      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 8009ee0:	2320      	movs	r3, #32
 8009ee2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ee6:	e1dc      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 8009ee8:	2340      	movs	r3, #64	@ 0x40
 8009eea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009eee:	e1d8      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 8009ef0:	2380      	movs	r3, #128	@ 0x80
 8009ef2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ef6:	e1d4      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 8009ef8:	697b      	ldr	r3, [r7, #20]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	4a4f      	ldr	r2, [pc, #316]	@ (800a03c <UART_SetConfig+0x340>)
 8009efe:	4293      	cmp	r3, r2
 8009f00:	d130      	bne.n	8009f64 <UART_SetConfig+0x268>
 8009f02:	4b4c      	ldr	r3, [pc, #304]	@ (800a034 <UART_SetConfig+0x338>)
 8009f04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f06:	f003 0307 	and.w	r3, r3, #7
 8009f0a:	2b05      	cmp	r3, #5
 8009f0c:	d826      	bhi.n	8009f5c <UART_SetConfig+0x260>
 8009f0e:	a201      	add	r2, pc, #4	@ (adr r2, 8009f14 <UART_SetConfig+0x218>)
 8009f10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f14:	08009f2d 	.word	0x08009f2d
 8009f18:	08009f35 	.word	0x08009f35
 8009f1c:	08009f3d 	.word	0x08009f3d
 8009f20:	08009f45 	.word	0x08009f45
 8009f24:	08009f4d 	.word	0x08009f4d
 8009f28:	08009f55 	.word	0x08009f55
 8009f2c:	2300      	movs	r3, #0
 8009f2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f32:	e1b6      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 8009f34:	2304      	movs	r3, #4
 8009f36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f3a:	e1b2      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 8009f3c:	2308      	movs	r3, #8
 8009f3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f42:	e1ae      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 8009f44:	2310      	movs	r3, #16
 8009f46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f4a:	e1aa      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 8009f4c:	2320      	movs	r3, #32
 8009f4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f52:	e1a6      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 8009f54:	2340      	movs	r3, #64	@ 0x40
 8009f56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f5a:	e1a2      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 8009f5c:	2380      	movs	r3, #128	@ 0x80
 8009f5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f62:	e19e      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 8009f64:	697b      	ldr	r3, [r7, #20]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	4a35      	ldr	r2, [pc, #212]	@ (800a040 <UART_SetConfig+0x344>)
 8009f6a:	4293      	cmp	r3, r2
 8009f6c:	d130      	bne.n	8009fd0 <UART_SetConfig+0x2d4>
 8009f6e:	4b31      	ldr	r3, [pc, #196]	@ (800a034 <UART_SetConfig+0x338>)
 8009f70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f72:	f003 0307 	and.w	r3, r3, #7
 8009f76:	2b05      	cmp	r3, #5
 8009f78:	d826      	bhi.n	8009fc8 <UART_SetConfig+0x2cc>
 8009f7a:	a201      	add	r2, pc, #4	@ (adr r2, 8009f80 <UART_SetConfig+0x284>)
 8009f7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f80:	08009f99 	.word	0x08009f99
 8009f84:	08009fa1 	.word	0x08009fa1
 8009f88:	08009fa9 	.word	0x08009fa9
 8009f8c:	08009fb1 	.word	0x08009fb1
 8009f90:	08009fb9 	.word	0x08009fb9
 8009f94:	08009fc1 	.word	0x08009fc1
 8009f98:	2300      	movs	r3, #0
 8009f9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f9e:	e180      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 8009fa0:	2304      	movs	r3, #4
 8009fa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fa6:	e17c      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 8009fa8:	2308      	movs	r3, #8
 8009faa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fae:	e178      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 8009fb0:	2310      	movs	r3, #16
 8009fb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fb6:	e174      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 8009fb8:	2320      	movs	r3, #32
 8009fba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fbe:	e170      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 8009fc0:	2340      	movs	r3, #64	@ 0x40
 8009fc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fc6:	e16c      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 8009fc8:	2380      	movs	r3, #128	@ 0x80
 8009fca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fce:	e168      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 8009fd0:	697b      	ldr	r3, [r7, #20]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	4a1b      	ldr	r2, [pc, #108]	@ (800a044 <UART_SetConfig+0x348>)
 8009fd6:	4293      	cmp	r3, r2
 8009fd8:	d142      	bne.n	800a060 <UART_SetConfig+0x364>
 8009fda:	4b16      	ldr	r3, [pc, #88]	@ (800a034 <UART_SetConfig+0x338>)
 8009fdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009fde:	f003 0307 	and.w	r3, r3, #7
 8009fe2:	2b05      	cmp	r3, #5
 8009fe4:	d838      	bhi.n	800a058 <UART_SetConfig+0x35c>
 8009fe6:	a201      	add	r2, pc, #4	@ (adr r2, 8009fec <UART_SetConfig+0x2f0>)
 8009fe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fec:	0800a005 	.word	0x0800a005
 8009ff0:	0800a00d 	.word	0x0800a00d
 8009ff4:	0800a015 	.word	0x0800a015
 8009ff8:	0800a01d 	.word	0x0800a01d
 8009ffc:	0800a049 	.word	0x0800a049
 800a000:	0800a051 	.word	0x0800a051
 800a004:	2300      	movs	r3, #0
 800a006:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a00a:	e14a      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 800a00c:	2304      	movs	r3, #4
 800a00e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a012:	e146      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 800a014:	2308      	movs	r3, #8
 800a016:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a01a:	e142      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 800a01c:	2310      	movs	r3, #16
 800a01e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a022:	e13e      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 800a024:	cfff69f3 	.word	0xcfff69f3
 800a028:	58000c00 	.word	0x58000c00
 800a02c:	11fff4ff 	.word	0x11fff4ff
 800a030:	40011000 	.word	0x40011000
 800a034:	58024400 	.word	0x58024400
 800a038:	40004400 	.word	0x40004400
 800a03c:	40004800 	.word	0x40004800
 800a040:	40004c00 	.word	0x40004c00
 800a044:	40005000 	.word	0x40005000
 800a048:	2320      	movs	r3, #32
 800a04a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a04e:	e128      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 800a050:	2340      	movs	r3, #64	@ 0x40
 800a052:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a056:	e124      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 800a058:	2380      	movs	r3, #128	@ 0x80
 800a05a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a05e:	e120      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 800a060:	697b      	ldr	r3, [r7, #20]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	4acb      	ldr	r2, [pc, #812]	@ (800a394 <UART_SetConfig+0x698>)
 800a066:	4293      	cmp	r3, r2
 800a068:	d176      	bne.n	800a158 <UART_SetConfig+0x45c>
 800a06a:	4bcb      	ldr	r3, [pc, #812]	@ (800a398 <UART_SetConfig+0x69c>)
 800a06c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a06e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a072:	2b28      	cmp	r3, #40	@ 0x28
 800a074:	d86c      	bhi.n	800a150 <UART_SetConfig+0x454>
 800a076:	a201      	add	r2, pc, #4	@ (adr r2, 800a07c <UART_SetConfig+0x380>)
 800a078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a07c:	0800a121 	.word	0x0800a121
 800a080:	0800a151 	.word	0x0800a151
 800a084:	0800a151 	.word	0x0800a151
 800a088:	0800a151 	.word	0x0800a151
 800a08c:	0800a151 	.word	0x0800a151
 800a090:	0800a151 	.word	0x0800a151
 800a094:	0800a151 	.word	0x0800a151
 800a098:	0800a151 	.word	0x0800a151
 800a09c:	0800a129 	.word	0x0800a129
 800a0a0:	0800a151 	.word	0x0800a151
 800a0a4:	0800a151 	.word	0x0800a151
 800a0a8:	0800a151 	.word	0x0800a151
 800a0ac:	0800a151 	.word	0x0800a151
 800a0b0:	0800a151 	.word	0x0800a151
 800a0b4:	0800a151 	.word	0x0800a151
 800a0b8:	0800a151 	.word	0x0800a151
 800a0bc:	0800a131 	.word	0x0800a131
 800a0c0:	0800a151 	.word	0x0800a151
 800a0c4:	0800a151 	.word	0x0800a151
 800a0c8:	0800a151 	.word	0x0800a151
 800a0cc:	0800a151 	.word	0x0800a151
 800a0d0:	0800a151 	.word	0x0800a151
 800a0d4:	0800a151 	.word	0x0800a151
 800a0d8:	0800a151 	.word	0x0800a151
 800a0dc:	0800a139 	.word	0x0800a139
 800a0e0:	0800a151 	.word	0x0800a151
 800a0e4:	0800a151 	.word	0x0800a151
 800a0e8:	0800a151 	.word	0x0800a151
 800a0ec:	0800a151 	.word	0x0800a151
 800a0f0:	0800a151 	.word	0x0800a151
 800a0f4:	0800a151 	.word	0x0800a151
 800a0f8:	0800a151 	.word	0x0800a151
 800a0fc:	0800a141 	.word	0x0800a141
 800a100:	0800a151 	.word	0x0800a151
 800a104:	0800a151 	.word	0x0800a151
 800a108:	0800a151 	.word	0x0800a151
 800a10c:	0800a151 	.word	0x0800a151
 800a110:	0800a151 	.word	0x0800a151
 800a114:	0800a151 	.word	0x0800a151
 800a118:	0800a151 	.word	0x0800a151
 800a11c:	0800a149 	.word	0x0800a149
 800a120:	2301      	movs	r3, #1
 800a122:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a126:	e0bc      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 800a128:	2304      	movs	r3, #4
 800a12a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a12e:	e0b8      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 800a130:	2308      	movs	r3, #8
 800a132:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a136:	e0b4      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 800a138:	2310      	movs	r3, #16
 800a13a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a13e:	e0b0      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 800a140:	2320      	movs	r3, #32
 800a142:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a146:	e0ac      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 800a148:	2340      	movs	r3, #64	@ 0x40
 800a14a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a14e:	e0a8      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 800a150:	2380      	movs	r3, #128	@ 0x80
 800a152:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a156:	e0a4      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 800a158:	697b      	ldr	r3, [r7, #20]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	4a8f      	ldr	r2, [pc, #572]	@ (800a39c <UART_SetConfig+0x6a0>)
 800a15e:	4293      	cmp	r3, r2
 800a160:	d130      	bne.n	800a1c4 <UART_SetConfig+0x4c8>
 800a162:	4b8d      	ldr	r3, [pc, #564]	@ (800a398 <UART_SetConfig+0x69c>)
 800a164:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a166:	f003 0307 	and.w	r3, r3, #7
 800a16a:	2b05      	cmp	r3, #5
 800a16c:	d826      	bhi.n	800a1bc <UART_SetConfig+0x4c0>
 800a16e:	a201      	add	r2, pc, #4	@ (adr r2, 800a174 <UART_SetConfig+0x478>)
 800a170:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a174:	0800a18d 	.word	0x0800a18d
 800a178:	0800a195 	.word	0x0800a195
 800a17c:	0800a19d 	.word	0x0800a19d
 800a180:	0800a1a5 	.word	0x0800a1a5
 800a184:	0800a1ad 	.word	0x0800a1ad
 800a188:	0800a1b5 	.word	0x0800a1b5
 800a18c:	2300      	movs	r3, #0
 800a18e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a192:	e086      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 800a194:	2304      	movs	r3, #4
 800a196:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a19a:	e082      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 800a19c:	2308      	movs	r3, #8
 800a19e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a1a2:	e07e      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 800a1a4:	2310      	movs	r3, #16
 800a1a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a1aa:	e07a      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 800a1ac:	2320      	movs	r3, #32
 800a1ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a1b2:	e076      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 800a1b4:	2340      	movs	r3, #64	@ 0x40
 800a1b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a1ba:	e072      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 800a1bc:	2380      	movs	r3, #128	@ 0x80
 800a1be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a1c2:	e06e      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 800a1c4:	697b      	ldr	r3, [r7, #20]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	4a75      	ldr	r2, [pc, #468]	@ (800a3a0 <UART_SetConfig+0x6a4>)
 800a1ca:	4293      	cmp	r3, r2
 800a1cc:	d130      	bne.n	800a230 <UART_SetConfig+0x534>
 800a1ce:	4b72      	ldr	r3, [pc, #456]	@ (800a398 <UART_SetConfig+0x69c>)
 800a1d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a1d2:	f003 0307 	and.w	r3, r3, #7
 800a1d6:	2b05      	cmp	r3, #5
 800a1d8:	d826      	bhi.n	800a228 <UART_SetConfig+0x52c>
 800a1da:	a201      	add	r2, pc, #4	@ (adr r2, 800a1e0 <UART_SetConfig+0x4e4>)
 800a1dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1e0:	0800a1f9 	.word	0x0800a1f9
 800a1e4:	0800a201 	.word	0x0800a201
 800a1e8:	0800a209 	.word	0x0800a209
 800a1ec:	0800a211 	.word	0x0800a211
 800a1f0:	0800a219 	.word	0x0800a219
 800a1f4:	0800a221 	.word	0x0800a221
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a1fe:	e050      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 800a200:	2304      	movs	r3, #4
 800a202:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a206:	e04c      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 800a208:	2308      	movs	r3, #8
 800a20a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a20e:	e048      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 800a210:	2310      	movs	r3, #16
 800a212:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a216:	e044      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 800a218:	2320      	movs	r3, #32
 800a21a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a21e:	e040      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 800a220:	2340      	movs	r3, #64	@ 0x40
 800a222:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a226:	e03c      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 800a228:	2380      	movs	r3, #128	@ 0x80
 800a22a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a22e:	e038      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 800a230:	697b      	ldr	r3, [r7, #20]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	4a5b      	ldr	r2, [pc, #364]	@ (800a3a4 <UART_SetConfig+0x6a8>)
 800a236:	4293      	cmp	r3, r2
 800a238:	d130      	bne.n	800a29c <UART_SetConfig+0x5a0>
 800a23a:	4b57      	ldr	r3, [pc, #348]	@ (800a398 <UART_SetConfig+0x69c>)
 800a23c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a23e:	f003 0307 	and.w	r3, r3, #7
 800a242:	2b05      	cmp	r3, #5
 800a244:	d826      	bhi.n	800a294 <UART_SetConfig+0x598>
 800a246:	a201      	add	r2, pc, #4	@ (adr r2, 800a24c <UART_SetConfig+0x550>)
 800a248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a24c:	0800a265 	.word	0x0800a265
 800a250:	0800a26d 	.word	0x0800a26d
 800a254:	0800a275 	.word	0x0800a275
 800a258:	0800a27d 	.word	0x0800a27d
 800a25c:	0800a285 	.word	0x0800a285
 800a260:	0800a28d 	.word	0x0800a28d
 800a264:	2302      	movs	r3, #2
 800a266:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a26a:	e01a      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 800a26c:	2304      	movs	r3, #4
 800a26e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a272:	e016      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 800a274:	2308      	movs	r3, #8
 800a276:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a27a:	e012      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 800a27c:	2310      	movs	r3, #16
 800a27e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a282:	e00e      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 800a284:	2320      	movs	r3, #32
 800a286:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a28a:	e00a      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 800a28c:	2340      	movs	r3, #64	@ 0x40
 800a28e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a292:	e006      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 800a294:	2380      	movs	r3, #128	@ 0x80
 800a296:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a29a:	e002      	b.n	800a2a2 <UART_SetConfig+0x5a6>
 800a29c:	2380      	movs	r3, #128	@ 0x80
 800a29e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a2a2:	697b      	ldr	r3, [r7, #20]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	4a3f      	ldr	r2, [pc, #252]	@ (800a3a4 <UART_SetConfig+0x6a8>)
 800a2a8:	4293      	cmp	r3, r2
 800a2aa:	f040 80f8 	bne.w	800a49e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a2ae:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a2b2:	2b20      	cmp	r3, #32
 800a2b4:	dc46      	bgt.n	800a344 <UART_SetConfig+0x648>
 800a2b6:	2b02      	cmp	r3, #2
 800a2b8:	f2c0 8082 	blt.w	800a3c0 <UART_SetConfig+0x6c4>
 800a2bc:	3b02      	subs	r3, #2
 800a2be:	2b1e      	cmp	r3, #30
 800a2c0:	d87e      	bhi.n	800a3c0 <UART_SetConfig+0x6c4>
 800a2c2:	a201      	add	r2, pc, #4	@ (adr r2, 800a2c8 <UART_SetConfig+0x5cc>)
 800a2c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2c8:	0800a34b 	.word	0x0800a34b
 800a2cc:	0800a3c1 	.word	0x0800a3c1
 800a2d0:	0800a353 	.word	0x0800a353
 800a2d4:	0800a3c1 	.word	0x0800a3c1
 800a2d8:	0800a3c1 	.word	0x0800a3c1
 800a2dc:	0800a3c1 	.word	0x0800a3c1
 800a2e0:	0800a363 	.word	0x0800a363
 800a2e4:	0800a3c1 	.word	0x0800a3c1
 800a2e8:	0800a3c1 	.word	0x0800a3c1
 800a2ec:	0800a3c1 	.word	0x0800a3c1
 800a2f0:	0800a3c1 	.word	0x0800a3c1
 800a2f4:	0800a3c1 	.word	0x0800a3c1
 800a2f8:	0800a3c1 	.word	0x0800a3c1
 800a2fc:	0800a3c1 	.word	0x0800a3c1
 800a300:	0800a373 	.word	0x0800a373
 800a304:	0800a3c1 	.word	0x0800a3c1
 800a308:	0800a3c1 	.word	0x0800a3c1
 800a30c:	0800a3c1 	.word	0x0800a3c1
 800a310:	0800a3c1 	.word	0x0800a3c1
 800a314:	0800a3c1 	.word	0x0800a3c1
 800a318:	0800a3c1 	.word	0x0800a3c1
 800a31c:	0800a3c1 	.word	0x0800a3c1
 800a320:	0800a3c1 	.word	0x0800a3c1
 800a324:	0800a3c1 	.word	0x0800a3c1
 800a328:	0800a3c1 	.word	0x0800a3c1
 800a32c:	0800a3c1 	.word	0x0800a3c1
 800a330:	0800a3c1 	.word	0x0800a3c1
 800a334:	0800a3c1 	.word	0x0800a3c1
 800a338:	0800a3c1 	.word	0x0800a3c1
 800a33c:	0800a3c1 	.word	0x0800a3c1
 800a340:	0800a3b3 	.word	0x0800a3b3
 800a344:	2b40      	cmp	r3, #64	@ 0x40
 800a346:	d037      	beq.n	800a3b8 <UART_SetConfig+0x6bc>
 800a348:	e03a      	b.n	800a3c0 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800a34a:	f7fc fb07 	bl	800695c <HAL_RCCEx_GetD3PCLK1Freq>
 800a34e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a350:	e03c      	b.n	800a3cc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a352:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a356:	4618      	mov	r0, r3
 800a358:	f7fc fb16 	bl	8006988 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a35c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a35e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a360:	e034      	b.n	800a3cc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a362:	f107 0318 	add.w	r3, r7, #24
 800a366:	4618      	mov	r0, r3
 800a368:	f7fc fc62 	bl	8006c30 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a36c:	69fb      	ldr	r3, [r7, #28]
 800a36e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a370:	e02c      	b.n	800a3cc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a372:	4b09      	ldr	r3, [pc, #36]	@ (800a398 <UART_SetConfig+0x69c>)
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	f003 0320 	and.w	r3, r3, #32
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d016      	beq.n	800a3ac <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a37e:	4b06      	ldr	r3, [pc, #24]	@ (800a398 <UART_SetConfig+0x69c>)
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	08db      	lsrs	r3, r3, #3
 800a384:	f003 0303 	and.w	r3, r3, #3
 800a388:	4a07      	ldr	r2, [pc, #28]	@ (800a3a8 <UART_SetConfig+0x6ac>)
 800a38a:	fa22 f303 	lsr.w	r3, r2, r3
 800a38e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a390:	e01c      	b.n	800a3cc <UART_SetConfig+0x6d0>
 800a392:	bf00      	nop
 800a394:	40011400 	.word	0x40011400
 800a398:	58024400 	.word	0x58024400
 800a39c:	40007800 	.word	0x40007800
 800a3a0:	40007c00 	.word	0x40007c00
 800a3a4:	58000c00 	.word	0x58000c00
 800a3a8:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800a3ac:	4b9d      	ldr	r3, [pc, #628]	@ (800a624 <UART_SetConfig+0x928>)
 800a3ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3b0:	e00c      	b.n	800a3cc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a3b2:	4b9d      	ldr	r3, [pc, #628]	@ (800a628 <UART_SetConfig+0x92c>)
 800a3b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3b6:	e009      	b.n	800a3cc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a3b8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a3bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3be:	e005      	b.n	800a3cc <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800a3c0:	2300      	movs	r3, #0
 800a3c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a3c4:	2301      	movs	r3, #1
 800a3c6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a3ca:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a3cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	f000 81de 	beq.w	800a790 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a3d4:	697b      	ldr	r3, [r7, #20]
 800a3d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3d8:	4a94      	ldr	r2, [pc, #592]	@ (800a62c <UART_SetConfig+0x930>)
 800a3da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a3de:	461a      	mov	r2, r3
 800a3e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3e2:	fbb3 f3f2 	udiv	r3, r3, r2
 800a3e6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a3e8:	697b      	ldr	r3, [r7, #20]
 800a3ea:	685a      	ldr	r2, [r3, #4]
 800a3ec:	4613      	mov	r3, r2
 800a3ee:	005b      	lsls	r3, r3, #1
 800a3f0:	4413      	add	r3, r2
 800a3f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a3f4:	429a      	cmp	r2, r3
 800a3f6:	d305      	bcc.n	800a404 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a3f8:	697b      	ldr	r3, [r7, #20]
 800a3fa:	685b      	ldr	r3, [r3, #4]
 800a3fc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a3fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a400:	429a      	cmp	r2, r3
 800a402:	d903      	bls.n	800a40c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800a404:	2301      	movs	r3, #1
 800a406:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a40a:	e1c1      	b.n	800a790 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a40c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a40e:	2200      	movs	r2, #0
 800a410:	60bb      	str	r3, [r7, #8]
 800a412:	60fa      	str	r2, [r7, #12]
 800a414:	697b      	ldr	r3, [r7, #20]
 800a416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a418:	4a84      	ldr	r2, [pc, #528]	@ (800a62c <UART_SetConfig+0x930>)
 800a41a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a41e:	b29b      	uxth	r3, r3
 800a420:	2200      	movs	r2, #0
 800a422:	603b      	str	r3, [r7, #0]
 800a424:	607a      	str	r2, [r7, #4]
 800a426:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a42a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a42e:	f7f5 ffaf 	bl	8000390 <__aeabi_uldivmod>
 800a432:	4602      	mov	r2, r0
 800a434:	460b      	mov	r3, r1
 800a436:	4610      	mov	r0, r2
 800a438:	4619      	mov	r1, r3
 800a43a:	f04f 0200 	mov.w	r2, #0
 800a43e:	f04f 0300 	mov.w	r3, #0
 800a442:	020b      	lsls	r3, r1, #8
 800a444:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a448:	0202      	lsls	r2, r0, #8
 800a44a:	6979      	ldr	r1, [r7, #20]
 800a44c:	6849      	ldr	r1, [r1, #4]
 800a44e:	0849      	lsrs	r1, r1, #1
 800a450:	2000      	movs	r0, #0
 800a452:	460c      	mov	r4, r1
 800a454:	4605      	mov	r5, r0
 800a456:	eb12 0804 	adds.w	r8, r2, r4
 800a45a:	eb43 0905 	adc.w	r9, r3, r5
 800a45e:	697b      	ldr	r3, [r7, #20]
 800a460:	685b      	ldr	r3, [r3, #4]
 800a462:	2200      	movs	r2, #0
 800a464:	469a      	mov	sl, r3
 800a466:	4693      	mov	fp, r2
 800a468:	4652      	mov	r2, sl
 800a46a:	465b      	mov	r3, fp
 800a46c:	4640      	mov	r0, r8
 800a46e:	4649      	mov	r1, r9
 800a470:	f7f5 ff8e 	bl	8000390 <__aeabi_uldivmod>
 800a474:	4602      	mov	r2, r0
 800a476:	460b      	mov	r3, r1
 800a478:	4613      	mov	r3, r2
 800a47a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a47c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a47e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a482:	d308      	bcc.n	800a496 <UART_SetConfig+0x79a>
 800a484:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a486:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a48a:	d204      	bcs.n	800a496 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800a48c:	697b      	ldr	r3, [r7, #20]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a492:	60da      	str	r2, [r3, #12]
 800a494:	e17c      	b.n	800a790 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800a496:	2301      	movs	r3, #1
 800a498:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a49c:	e178      	b.n	800a790 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a49e:	697b      	ldr	r3, [r7, #20]
 800a4a0:	69db      	ldr	r3, [r3, #28]
 800a4a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a4a6:	f040 80c5 	bne.w	800a634 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800a4aa:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a4ae:	2b20      	cmp	r3, #32
 800a4b0:	dc48      	bgt.n	800a544 <UART_SetConfig+0x848>
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	db7b      	blt.n	800a5ae <UART_SetConfig+0x8b2>
 800a4b6:	2b20      	cmp	r3, #32
 800a4b8:	d879      	bhi.n	800a5ae <UART_SetConfig+0x8b2>
 800a4ba:	a201      	add	r2, pc, #4	@ (adr r2, 800a4c0 <UART_SetConfig+0x7c4>)
 800a4bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4c0:	0800a54b 	.word	0x0800a54b
 800a4c4:	0800a553 	.word	0x0800a553
 800a4c8:	0800a5af 	.word	0x0800a5af
 800a4cc:	0800a5af 	.word	0x0800a5af
 800a4d0:	0800a55b 	.word	0x0800a55b
 800a4d4:	0800a5af 	.word	0x0800a5af
 800a4d8:	0800a5af 	.word	0x0800a5af
 800a4dc:	0800a5af 	.word	0x0800a5af
 800a4e0:	0800a56b 	.word	0x0800a56b
 800a4e4:	0800a5af 	.word	0x0800a5af
 800a4e8:	0800a5af 	.word	0x0800a5af
 800a4ec:	0800a5af 	.word	0x0800a5af
 800a4f0:	0800a5af 	.word	0x0800a5af
 800a4f4:	0800a5af 	.word	0x0800a5af
 800a4f8:	0800a5af 	.word	0x0800a5af
 800a4fc:	0800a5af 	.word	0x0800a5af
 800a500:	0800a57b 	.word	0x0800a57b
 800a504:	0800a5af 	.word	0x0800a5af
 800a508:	0800a5af 	.word	0x0800a5af
 800a50c:	0800a5af 	.word	0x0800a5af
 800a510:	0800a5af 	.word	0x0800a5af
 800a514:	0800a5af 	.word	0x0800a5af
 800a518:	0800a5af 	.word	0x0800a5af
 800a51c:	0800a5af 	.word	0x0800a5af
 800a520:	0800a5af 	.word	0x0800a5af
 800a524:	0800a5af 	.word	0x0800a5af
 800a528:	0800a5af 	.word	0x0800a5af
 800a52c:	0800a5af 	.word	0x0800a5af
 800a530:	0800a5af 	.word	0x0800a5af
 800a534:	0800a5af 	.word	0x0800a5af
 800a538:	0800a5af 	.word	0x0800a5af
 800a53c:	0800a5af 	.word	0x0800a5af
 800a540:	0800a5a1 	.word	0x0800a5a1
 800a544:	2b40      	cmp	r3, #64	@ 0x40
 800a546:	d02e      	beq.n	800a5a6 <UART_SetConfig+0x8aa>
 800a548:	e031      	b.n	800a5ae <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a54a:	f7fa fa51 	bl	80049f0 <HAL_RCC_GetPCLK1Freq>
 800a54e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a550:	e033      	b.n	800a5ba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a552:	f7fa fa63 	bl	8004a1c <HAL_RCC_GetPCLK2Freq>
 800a556:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a558:	e02f      	b.n	800a5ba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a55a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a55e:	4618      	mov	r0, r3
 800a560:	f7fc fa12 	bl	8006988 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a564:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a566:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a568:	e027      	b.n	800a5ba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a56a:	f107 0318 	add.w	r3, r7, #24
 800a56e:	4618      	mov	r0, r3
 800a570:	f7fc fb5e 	bl	8006c30 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a574:	69fb      	ldr	r3, [r7, #28]
 800a576:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a578:	e01f      	b.n	800a5ba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a57a:	4b2d      	ldr	r3, [pc, #180]	@ (800a630 <UART_SetConfig+0x934>)
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	f003 0320 	and.w	r3, r3, #32
 800a582:	2b00      	cmp	r3, #0
 800a584:	d009      	beq.n	800a59a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a586:	4b2a      	ldr	r3, [pc, #168]	@ (800a630 <UART_SetConfig+0x934>)
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	08db      	lsrs	r3, r3, #3
 800a58c:	f003 0303 	and.w	r3, r3, #3
 800a590:	4a24      	ldr	r2, [pc, #144]	@ (800a624 <UART_SetConfig+0x928>)
 800a592:	fa22 f303 	lsr.w	r3, r2, r3
 800a596:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a598:	e00f      	b.n	800a5ba <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800a59a:	4b22      	ldr	r3, [pc, #136]	@ (800a624 <UART_SetConfig+0x928>)
 800a59c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a59e:	e00c      	b.n	800a5ba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a5a0:	4b21      	ldr	r3, [pc, #132]	@ (800a628 <UART_SetConfig+0x92c>)
 800a5a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5a4:	e009      	b.n	800a5ba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a5a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a5aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5ac:	e005      	b.n	800a5ba <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800a5ae:	2300      	movs	r3, #0
 800a5b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a5b2:	2301      	movs	r3, #1
 800a5b4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a5b8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a5ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	f000 80e7 	beq.w	800a790 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a5c2:	697b      	ldr	r3, [r7, #20]
 800a5c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5c6:	4a19      	ldr	r2, [pc, #100]	@ (800a62c <UART_SetConfig+0x930>)
 800a5c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a5cc:	461a      	mov	r2, r3
 800a5ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a5d0:	fbb3 f3f2 	udiv	r3, r3, r2
 800a5d4:	005a      	lsls	r2, r3, #1
 800a5d6:	697b      	ldr	r3, [r7, #20]
 800a5d8:	685b      	ldr	r3, [r3, #4]
 800a5da:	085b      	lsrs	r3, r3, #1
 800a5dc:	441a      	add	r2, r3
 800a5de:	697b      	ldr	r3, [r7, #20]
 800a5e0:	685b      	ldr	r3, [r3, #4]
 800a5e2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a5e6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a5e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5ea:	2b0f      	cmp	r3, #15
 800a5ec:	d916      	bls.n	800a61c <UART_SetConfig+0x920>
 800a5ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a5f4:	d212      	bcs.n	800a61c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a5f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5f8:	b29b      	uxth	r3, r3
 800a5fa:	f023 030f 	bic.w	r3, r3, #15
 800a5fe:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a600:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a602:	085b      	lsrs	r3, r3, #1
 800a604:	b29b      	uxth	r3, r3
 800a606:	f003 0307 	and.w	r3, r3, #7
 800a60a:	b29a      	uxth	r2, r3
 800a60c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a60e:	4313      	orrs	r3, r2
 800a610:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800a612:	697b      	ldr	r3, [r7, #20]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800a618:	60da      	str	r2, [r3, #12]
 800a61a:	e0b9      	b.n	800a790 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800a61c:	2301      	movs	r3, #1
 800a61e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a622:	e0b5      	b.n	800a790 <UART_SetConfig+0xa94>
 800a624:	03d09000 	.word	0x03d09000
 800a628:	003d0900 	.word	0x003d0900
 800a62c:	0800d16c 	.word	0x0800d16c
 800a630:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800a634:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a638:	2b20      	cmp	r3, #32
 800a63a:	dc49      	bgt.n	800a6d0 <UART_SetConfig+0x9d4>
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	db7c      	blt.n	800a73a <UART_SetConfig+0xa3e>
 800a640:	2b20      	cmp	r3, #32
 800a642:	d87a      	bhi.n	800a73a <UART_SetConfig+0xa3e>
 800a644:	a201      	add	r2, pc, #4	@ (adr r2, 800a64c <UART_SetConfig+0x950>)
 800a646:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a64a:	bf00      	nop
 800a64c:	0800a6d7 	.word	0x0800a6d7
 800a650:	0800a6df 	.word	0x0800a6df
 800a654:	0800a73b 	.word	0x0800a73b
 800a658:	0800a73b 	.word	0x0800a73b
 800a65c:	0800a6e7 	.word	0x0800a6e7
 800a660:	0800a73b 	.word	0x0800a73b
 800a664:	0800a73b 	.word	0x0800a73b
 800a668:	0800a73b 	.word	0x0800a73b
 800a66c:	0800a6f7 	.word	0x0800a6f7
 800a670:	0800a73b 	.word	0x0800a73b
 800a674:	0800a73b 	.word	0x0800a73b
 800a678:	0800a73b 	.word	0x0800a73b
 800a67c:	0800a73b 	.word	0x0800a73b
 800a680:	0800a73b 	.word	0x0800a73b
 800a684:	0800a73b 	.word	0x0800a73b
 800a688:	0800a73b 	.word	0x0800a73b
 800a68c:	0800a707 	.word	0x0800a707
 800a690:	0800a73b 	.word	0x0800a73b
 800a694:	0800a73b 	.word	0x0800a73b
 800a698:	0800a73b 	.word	0x0800a73b
 800a69c:	0800a73b 	.word	0x0800a73b
 800a6a0:	0800a73b 	.word	0x0800a73b
 800a6a4:	0800a73b 	.word	0x0800a73b
 800a6a8:	0800a73b 	.word	0x0800a73b
 800a6ac:	0800a73b 	.word	0x0800a73b
 800a6b0:	0800a73b 	.word	0x0800a73b
 800a6b4:	0800a73b 	.word	0x0800a73b
 800a6b8:	0800a73b 	.word	0x0800a73b
 800a6bc:	0800a73b 	.word	0x0800a73b
 800a6c0:	0800a73b 	.word	0x0800a73b
 800a6c4:	0800a73b 	.word	0x0800a73b
 800a6c8:	0800a73b 	.word	0x0800a73b
 800a6cc:	0800a72d 	.word	0x0800a72d
 800a6d0:	2b40      	cmp	r3, #64	@ 0x40
 800a6d2:	d02e      	beq.n	800a732 <UART_SetConfig+0xa36>
 800a6d4:	e031      	b.n	800a73a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a6d6:	f7fa f98b 	bl	80049f0 <HAL_RCC_GetPCLK1Freq>
 800a6da:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a6dc:	e033      	b.n	800a746 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a6de:	f7fa f99d 	bl	8004a1c <HAL_RCC_GetPCLK2Freq>
 800a6e2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a6e4:	e02f      	b.n	800a746 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a6e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a6ea:	4618      	mov	r0, r3
 800a6ec:	f7fc f94c 	bl	8006988 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a6f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a6f4:	e027      	b.n	800a746 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a6f6:	f107 0318 	add.w	r3, r7, #24
 800a6fa:	4618      	mov	r0, r3
 800a6fc:	f7fc fa98 	bl	8006c30 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a700:	69fb      	ldr	r3, [r7, #28]
 800a702:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a704:	e01f      	b.n	800a746 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a706:	4b2d      	ldr	r3, [pc, #180]	@ (800a7bc <UART_SetConfig+0xac0>)
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	f003 0320 	and.w	r3, r3, #32
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d009      	beq.n	800a726 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a712:	4b2a      	ldr	r3, [pc, #168]	@ (800a7bc <UART_SetConfig+0xac0>)
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	08db      	lsrs	r3, r3, #3
 800a718:	f003 0303 	and.w	r3, r3, #3
 800a71c:	4a28      	ldr	r2, [pc, #160]	@ (800a7c0 <UART_SetConfig+0xac4>)
 800a71e:	fa22 f303 	lsr.w	r3, r2, r3
 800a722:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a724:	e00f      	b.n	800a746 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800a726:	4b26      	ldr	r3, [pc, #152]	@ (800a7c0 <UART_SetConfig+0xac4>)
 800a728:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a72a:	e00c      	b.n	800a746 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a72c:	4b25      	ldr	r3, [pc, #148]	@ (800a7c4 <UART_SetConfig+0xac8>)
 800a72e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a730:	e009      	b.n	800a746 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a732:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a736:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a738:	e005      	b.n	800a746 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800a73a:	2300      	movs	r3, #0
 800a73c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a73e:	2301      	movs	r3, #1
 800a740:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a744:	bf00      	nop
    }

    if (pclk != 0U)
 800a746:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d021      	beq.n	800a790 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a74c:	697b      	ldr	r3, [r7, #20]
 800a74e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a750:	4a1d      	ldr	r2, [pc, #116]	@ (800a7c8 <UART_SetConfig+0xacc>)
 800a752:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a756:	461a      	mov	r2, r3
 800a758:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a75a:	fbb3 f2f2 	udiv	r2, r3, r2
 800a75e:	697b      	ldr	r3, [r7, #20]
 800a760:	685b      	ldr	r3, [r3, #4]
 800a762:	085b      	lsrs	r3, r3, #1
 800a764:	441a      	add	r2, r3
 800a766:	697b      	ldr	r3, [r7, #20]
 800a768:	685b      	ldr	r3, [r3, #4]
 800a76a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a76e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a770:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a772:	2b0f      	cmp	r3, #15
 800a774:	d909      	bls.n	800a78a <UART_SetConfig+0xa8e>
 800a776:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a778:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a77c:	d205      	bcs.n	800a78a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a77e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a780:	b29a      	uxth	r2, r3
 800a782:	697b      	ldr	r3, [r7, #20]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	60da      	str	r2, [r3, #12]
 800a788:	e002      	b.n	800a790 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800a78a:	2301      	movs	r3, #1
 800a78c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a790:	697b      	ldr	r3, [r7, #20]
 800a792:	2201      	movs	r2, #1
 800a794:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a798:	697b      	ldr	r3, [r7, #20]
 800a79a:	2201      	movs	r2, #1
 800a79c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a7a0:	697b      	ldr	r3, [r7, #20]
 800a7a2:	2200      	movs	r2, #0
 800a7a4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a7a6:	697b      	ldr	r3, [r7, #20]
 800a7a8:	2200      	movs	r2, #0
 800a7aa:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a7ac:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800a7b0:	4618      	mov	r0, r3
 800a7b2:	3748      	adds	r7, #72	@ 0x48
 800a7b4:	46bd      	mov	sp, r7
 800a7b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a7ba:	bf00      	nop
 800a7bc:	58024400 	.word	0x58024400
 800a7c0:	03d09000 	.word	0x03d09000
 800a7c4:	003d0900 	.word	0x003d0900
 800a7c8:	0800d16c 	.word	0x0800d16c

0800a7cc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a7cc:	b480      	push	{r7}
 800a7ce:	b083      	sub	sp, #12
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7d8:	f003 0308 	and.w	r3, r3, #8
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d00a      	beq.n	800a7f6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	685b      	ldr	r3, [r3, #4]
 800a7e6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	430a      	orrs	r2, r1
 800a7f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7fa:	f003 0301 	and.w	r3, r3, #1
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d00a      	beq.n	800a818 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	685b      	ldr	r3, [r3, #4]
 800a808:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	430a      	orrs	r2, r1
 800a816:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a81c:	f003 0302 	and.w	r3, r3, #2
 800a820:	2b00      	cmp	r3, #0
 800a822:	d00a      	beq.n	800a83a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	685b      	ldr	r3, [r3, #4]
 800a82a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	430a      	orrs	r2, r1
 800a838:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a83e:	f003 0304 	and.w	r3, r3, #4
 800a842:	2b00      	cmp	r3, #0
 800a844:	d00a      	beq.n	800a85c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	685b      	ldr	r3, [r3, #4]
 800a84c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	430a      	orrs	r2, r1
 800a85a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a860:	f003 0310 	and.w	r3, r3, #16
 800a864:	2b00      	cmp	r3, #0
 800a866:	d00a      	beq.n	800a87e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	689b      	ldr	r3, [r3, #8]
 800a86e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	430a      	orrs	r2, r1
 800a87c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a882:	f003 0320 	and.w	r3, r3, #32
 800a886:	2b00      	cmp	r3, #0
 800a888:	d00a      	beq.n	800a8a0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	689b      	ldr	r3, [r3, #8]
 800a890:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	430a      	orrs	r2, r1
 800a89e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d01a      	beq.n	800a8e2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	685b      	ldr	r3, [r3, #4]
 800a8b2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	430a      	orrs	r2, r1
 800a8c0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a8c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a8ca:	d10a      	bne.n	800a8e2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	685b      	ldr	r3, [r3, #4]
 800a8d2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	430a      	orrs	r2, r1
 800a8e0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d00a      	beq.n	800a904 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	685b      	ldr	r3, [r3, #4]
 800a8f4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	430a      	orrs	r2, r1
 800a902:	605a      	str	r2, [r3, #4]
  }
}
 800a904:	bf00      	nop
 800a906:	370c      	adds	r7, #12
 800a908:	46bd      	mov	sp, r7
 800a90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a90e:	4770      	bx	lr

0800a910 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a910:	b580      	push	{r7, lr}
 800a912:	b098      	sub	sp, #96	@ 0x60
 800a914:	af02      	add	r7, sp, #8
 800a916:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	2200      	movs	r2, #0
 800a91c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a920:	f7f6 fe16 	bl	8001550 <HAL_GetTick>
 800a924:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	f003 0308 	and.w	r3, r3, #8
 800a930:	2b08      	cmp	r3, #8
 800a932:	d12f      	bne.n	800a994 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a934:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a938:	9300      	str	r3, [sp, #0]
 800a93a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a93c:	2200      	movs	r2, #0
 800a93e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a942:	6878      	ldr	r0, [r7, #4]
 800a944:	f000 f88e 	bl	800aa64 <UART_WaitOnFlagUntilTimeout>
 800a948:	4603      	mov	r3, r0
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d022      	beq.n	800a994 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a954:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a956:	e853 3f00 	ldrex	r3, [r3]
 800a95a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a95c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a95e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a962:	653b      	str	r3, [r7, #80]	@ 0x50
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	461a      	mov	r2, r3
 800a96a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a96c:	647b      	str	r3, [r7, #68]	@ 0x44
 800a96e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a970:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a972:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a974:	e841 2300 	strex	r3, r2, [r1]
 800a978:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a97a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d1e6      	bne.n	800a94e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	2220      	movs	r2, #32
 800a984:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	2200      	movs	r2, #0
 800a98c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a990:	2303      	movs	r3, #3
 800a992:	e063      	b.n	800aa5c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	f003 0304 	and.w	r3, r3, #4
 800a99e:	2b04      	cmp	r3, #4
 800a9a0:	d149      	bne.n	800aa36 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a9a2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a9a6:	9300      	str	r3, [sp, #0]
 800a9a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a9aa:	2200      	movs	r2, #0
 800a9ac:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a9b0:	6878      	ldr	r0, [r7, #4]
 800a9b2:	f000 f857 	bl	800aa64 <UART_WaitOnFlagUntilTimeout>
 800a9b6:	4603      	mov	r3, r0
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d03c      	beq.n	800aa36 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9c4:	e853 3f00 	ldrex	r3, [r3]
 800a9c8:	623b      	str	r3, [r7, #32]
   return(result);
 800a9ca:	6a3b      	ldr	r3, [r7, #32]
 800a9cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a9d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	461a      	mov	r2, r3
 800a9d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a9da:	633b      	str	r3, [r7, #48]	@ 0x30
 800a9dc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a9e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a9e2:	e841 2300 	strex	r3, r2, [r1]
 800a9e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a9e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d1e6      	bne.n	800a9bc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	3308      	adds	r3, #8
 800a9f4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9f6:	693b      	ldr	r3, [r7, #16]
 800a9f8:	e853 3f00 	ldrex	r3, [r3]
 800a9fc:	60fb      	str	r3, [r7, #12]
   return(result);
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	f023 0301 	bic.w	r3, r3, #1
 800aa04:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	3308      	adds	r3, #8
 800aa0c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800aa0e:	61fa      	str	r2, [r7, #28]
 800aa10:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa12:	69b9      	ldr	r1, [r7, #24]
 800aa14:	69fa      	ldr	r2, [r7, #28]
 800aa16:	e841 2300 	strex	r3, r2, [r1]
 800aa1a:	617b      	str	r3, [r7, #20]
   return(result);
 800aa1c:	697b      	ldr	r3, [r7, #20]
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d1e5      	bne.n	800a9ee <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	2220      	movs	r2, #32
 800aa26:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	2200      	movs	r2, #0
 800aa2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800aa32:	2303      	movs	r3, #3
 800aa34:	e012      	b.n	800aa5c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	2220      	movs	r2, #32
 800aa3a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	2220      	movs	r2, #32
 800aa42:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	2200      	movs	r2, #0
 800aa4a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	2200      	movs	r2, #0
 800aa50:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	2200      	movs	r2, #0
 800aa56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800aa5a:	2300      	movs	r3, #0
}
 800aa5c:	4618      	mov	r0, r3
 800aa5e:	3758      	adds	r7, #88	@ 0x58
 800aa60:	46bd      	mov	sp, r7
 800aa62:	bd80      	pop	{r7, pc}

0800aa64 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800aa64:	b580      	push	{r7, lr}
 800aa66:	b084      	sub	sp, #16
 800aa68:	af00      	add	r7, sp, #0
 800aa6a:	60f8      	str	r0, [r7, #12]
 800aa6c:	60b9      	str	r1, [r7, #8]
 800aa6e:	603b      	str	r3, [r7, #0]
 800aa70:	4613      	mov	r3, r2
 800aa72:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aa74:	e04f      	b.n	800ab16 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800aa76:	69bb      	ldr	r3, [r7, #24]
 800aa78:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800aa7c:	d04b      	beq.n	800ab16 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aa7e:	f7f6 fd67 	bl	8001550 <HAL_GetTick>
 800aa82:	4602      	mov	r2, r0
 800aa84:	683b      	ldr	r3, [r7, #0]
 800aa86:	1ad3      	subs	r3, r2, r3
 800aa88:	69ba      	ldr	r2, [r7, #24]
 800aa8a:	429a      	cmp	r2, r3
 800aa8c:	d302      	bcc.n	800aa94 <UART_WaitOnFlagUntilTimeout+0x30>
 800aa8e:	69bb      	ldr	r3, [r7, #24]
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d101      	bne.n	800aa98 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800aa94:	2303      	movs	r3, #3
 800aa96:	e04e      	b.n	800ab36 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	f003 0304 	and.w	r3, r3, #4
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d037      	beq.n	800ab16 <UART_WaitOnFlagUntilTimeout+0xb2>
 800aaa6:	68bb      	ldr	r3, [r7, #8]
 800aaa8:	2b80      	cmp	r3, #128	@ 0x80
 800aaaa:	d034      	beq.n	800ab16 <UART_WaitOnFlagUntilTimeout+0xb2>
 800aaac:	68bb      	ldr	r3, [r7, #8]
 800aaae:	2b40      	cmp	r3, #64	@ 0x40
 800aab0:	d031      	beq.n	800ab16 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	69db      	ldr	r3, [r3, #28]
 800aab8:	f003 0308 	and.w	r3, r3, #8
 800aabc:	2b08      	cmp	r3, #8
 800aabe:	d110      	bne.n	800aae2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	2208      	movs	r2, #8
 800aac6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800aac8:	68f8      	ldr	r0, [r7, #12]
 800aaca:	f000 f839 	bl	800ab40 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	2208      	movs	r2, #8
 800aad2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	2200      	movs	r2, #0
 800aada:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800aade:	2301      	movs	r3, #1
 800aae0:	e029      	b.n	800ab36 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	69db      	ldr	r3, [r3, #28]
 800aae8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800aaec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aaf0:	d111      	bne.n	800ab16 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800aafa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800aafc:	68f8      	ldr	r0, [r7, #12]
 800aafe:	f000 f81f 	bl	800ab40 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	2220      	movs	r2, #32
 800ab06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	2200      	movs	r2, #0
 800ab0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800ab12:	2303      	movs	r3, #3
 800ab14:	e00f      	b.n	800ab36 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	69da      	ldr	r2, [r3, #28]
 800ab1c:	68bb      	ldr	r3, [r7, #8]
 800ab1e:	4013      	ands	r3, r2
 800ab20:	68ba      	ldr	r2, [r7, #8]
 800ab22:	429a      	cmp	r2, r3
 800ab24:	bf0c      	ite	eq
 800ab26:	2301      	moveq	r3, #1
 800ab28:	2300      	movne	r3, #0
 800ab2a:	b2db      	uxtb	r3, r3
 800ab2c:	461a      	mov	r2, r3
 800ab2e:	79fb      	ldrb	r3, [r7, #7]
 800ab30:	429a      	cmp	r2, r3
 800ab32:	d0a0      	beq.n	800aa76 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ab34:	2300      	movs	r3, #0
}
 800ab36:	4618      	mov	r0, r3
 800ab38:	3710      	adds	r7, #16
 800ab3a:	46bd      	mov	sp, r7
 800ab3c:	bd80      	pop	{r7, pc}
	...

0800ab40 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ab40:	b480      	push	{r7}
 800ab42:	b095      	sub	sp, #84	@ 0x54
 800ab44:	af00      	add	r7, sp, #0
 800ab46:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab50:	e853 3f00 	ldrex	r3, [r3]
 800ab54:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ab56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab58:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ab5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	461a      	mov	r2, r3
 800ab64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ab66:	643b      	str	r3, [r7, #64]	@ 0x40
 800ab68:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab6a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ab6c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ab6e:	e841 2300 	strex	r3, r2, [r1]
 800ab72:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ab74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d1e6      	bne.n	800ab48 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	3308      	adds	r3, #8
 800ab80:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab82:	6a3b      	ldr	r3, [r7, #32]
 800ab84:	e853 3f00 	ldrex	r3, [r3]
 800ab88:	61fb      	str	r3, [r7, #28]
   return(result);
 800ab8a:	69fa      	ldr	r2, [r7, #28]
 800ab8c:	4b1e      	ldr	r3, [pc, #120]	@ (800ac08 <UART_EndRxTransfer+0xc8>)
 800ab8e:	4013      	ands	r3, r2
 800ab90:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	3308      	adds	r3, #8
 800ab98:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ab9a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ab9c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab9e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800aba0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aba2:	e841 2300 	strex	r3, r2, [r1]
 800aba6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800aba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d1e5      	bne.n	800ab7a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800abb2:	2b01      	cmp	r3, #1
 800abb4:	d118      	bne.n	800abe8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	e853 3f00 	ldrex	r3, [r3]
 800abc2:	60bb      	str	r3, [r7, #8]
   return(result);
 800abc4:	68bb      	ldr	r3, [r7, #8]
 800abc6:	f023 0310 	bic.w	r3, r3, #16
 800abca:	647b      	str	r3, [r7, #68]	@ 0x44
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	461a      	mov	r2, r3
 800abd2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800abd4:	61bb      	str	r3, [r7, #24]
 800abd6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abd8:	6979      	ldr	r1, [r7, #20]
 800abda:	69ba      	ldr	r2, [r7, #24]
 800abdc:	e841 2300 	strex	r3, r2, [r1]
 800abe0:	613b      	str	r3, [r7, #16]
   return(result);
 800abe2:	693b      	ldr	r3, [r7, #16]
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d1e6      	bne.n	800abb6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	2220      	movs	r2, #32
 800abec:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	2200      	movs	r2, #0
 800abf4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	2200      	movs	r2, #0
 800abfa:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800abfc:	bf00      	nop
 800abfe:	3754      	adds	r7, #84	@ 0x54
 800ac00:	46bd      	mov	sp, r7
 800ac02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac06:	4770      	bx	lr
 800ac08:	effffffe 	.word	0xeffffffe

0800ac0c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ac0c:	b580      	push	{r7, lr}
 800ac0e:	b084      	sub	sp, #16
 800ac10:	af00      	add	r7, sp, #0
 800ac12:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac18:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	2200      	movs	r2, #0
 800ac1e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ac22:	68f8      	ldr	r0, [r7, #12]
 800ac24:	f7ff f854 	bl	8009cd0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ac28:	bf00      	nop
 800ac2a:	3710      	adds	r7, #16
 800ac2c:	46bd      	mov	sp, r7
 800ac2e:	bd80      	pop	{r7, pc}

0800ac30 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800ac30:	b480      	push	{r7}
 800ac32:	b08f      	sub	sp, #60	@ 0x3c
 800ac34:	af00      	add	r7, sp, #0
 800ac36:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ac3e:	2b21      	cmp	r3, #33	@ 0x21
 800ac40:	d14c      	bne.n	800acdc <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ac48:	b29b      	uxth	r3, r3
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d132      	bne.n	800acb4 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac54:	6a3b      	ldr	r3, [r7, #32]
 800ac56:	e853 3f00 	ldrex	r3, [r3]
 800ac5a:	61fb      	str	r3, [r7, #28]
   return(result);
 800ac5c:	69fb      	ldr	r3, [r7, #28]
 800ac5e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ac62:	637b      	str	r3, [r7, #52]	@ 0x34
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	461a      	mov	r2, r3
 800ac6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ac6e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac70:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ac72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ac74:	e841 2300 	strex	r3, r2, [r1]
 800ac78:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ac7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d1e6      	bne.n	800ac4e <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	e853 3f00 	ldrex	r3, [r3]
 800ac8c:	60bb      	str	r3, [r7, #8]
   return(result);
 800ac8e:	68bb      	ldr	r3, [r7, #8]
 800ac90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ac94:	633b      	str	r3, [r7, #48]	@ 0x30
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	461a      	mov	r2, r3
 800ac9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac9e:	61bb      	str	r3, [r7, #24]
 800aca0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aca2:	6979      	ldr	r1, [r7, #20]
 800aca4:	69ba      	ldr	r2, [r7, #24]
 800aca6:	e841 2300 	strex	r3, r2, [r1]
 800acaa:	613b      	str	r3, [r7, #16]
   return(result);
 800acac:	693b      	ldr	r3, [r7, #16]
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d1e6      	bne.n	800ac80 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800acb2:	e013      	b.n	800acdc <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800acb8:	781a      	ldrb	r2, [r3, #0]
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800acc4:	1c5a      	adds	r2, r3, #1
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800acd0:	b29b      	uxth	r3, r3
 800acd2:	3b01      	subs	r3, #1
 800acd4:	b29a      	uxth	r2, r3
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800acdc:	bf00      	nop
 800acde:	373c      	adds	r7, #60	@ 0x3c
 800ace0:	46bd      	mov	sp, r7
 800ace2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace6:	4770      	bx	lr

0800ace8 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800ace8:	b480      	push	{r7}
 800acea:	b091      	sub	sp, #68	@ 0x44
 800acec:	af00      	add	r7, sp, #0
 800acee:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800acf6:	2b21      	cmp	r3, #33	@ 0x21
 800acf8:	d151      	bne.n	800ad9e <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ad00:	b29b      	uxth	r3, r3
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d132      	bne.n	800ad6c <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad0e:	e853 3f00 	ldrex	r3, [r3]
 800ad12:	623b      	str	r3, [r7, #32]
   return(result);
 800ad14:	6a3b      	ldr	r3, [r7, #32]
 800ad16:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ad1a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	461a      	mov	r2, r3
 800ad22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad24:	633b      	str	r3, [r7, #48]	@ 0x30
 800ad26:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad28:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ad2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ad2c:	e841 2300 	strex	r3, r2, [r1]
 800ad30:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ad32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d1e6      	bne.n	800ad06 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad3e:	693b      	ldr	r3, [r7, #16]
 800ad40:	e853 3f00 	ldrex	r3, [r3]
 800ad44:	60fb      	str	r3, [r7, #12]
   return(result);
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ad4c:	637b      	str	r3, [r7, #52]	@ 0x34
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	461a      	mov	r2, r3
 800ad54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad56:	61fb      	str	r3, [r7, #28]
 800ad58:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad5a:	69b9      	ldr	r1, [r7, #24]
 800ad5c:	69fa      	ldr	r2, [r7, #28]
 800ad5e:	e841 2300 	strex	r3, r2, [r1]
 800ad62:	617b      	str	r3, [r7, #20]
   return(result);
 800ad64:	697b      	ldr	r3, [r7, #20]
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d1e6      	bne.n	800ad38 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800ad6a:	e018      	b.n	800ad9e <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad70:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800ad72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad74:	881b      	ldrh	r3, [r3, #0]
 800ad76:	461a      	mov	r2, r3
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ad80:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad86:	1c9a      	adds	r2, r3, #2
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ad92:	b29b      	uxth	r3, r3
 800ad94:	3b01      	subs	r3, #1
 800ad96:	b29a      	uxth	r2, r3
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800ad9e:	bf00      	nop
 800ada0:	3744      	adds	r7, #68	@ 0x44
 800ada2:	46bd      	mov	sp, r7
 800ada4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ada8:	4770      	bx	lr

0800adaa <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800adaa:	b480      	push	{r7}
 800adac:	b091      	sub	sp, #68	@ 0x44
 800adae:	af00      	add	r7, sp, #0
 800adb0:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800adb8:	2b21      	cmp	r3, #33	@ 0x21
 800adba:	d160      	bne.n	800ae7e <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800adc2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800adc4:	e057      	b.n	800ae76 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800adcc:	b29b      	uxth	r3, r3
 800adce:	2b00      	cmp	r3, #0
 800add0:	d133      	bne.n	800ae3a <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	3308      	adds	r3, #8
 800add8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800addc:	e853 3f00 	ldrex	r3, [r3]
 800ade0:	623b      	str	r3, [r7, #32]
   return(result);
 800ade2:	6a3b      	ldr	r3, [r7, #32]
 800ade4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800ade8:	63bb      	str	r3, [r7, #56]	@ 0x38
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	3308      	adds	r3, #8
 800adf0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800adf2:	633a      	str	r2, [r7, #48]	@ 0x30
 800adf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adf6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800adf8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800adfa:	e841 2300 	strex	r3, r2, [r1]
 800adfe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ae00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d1e5      	bne.n	800add2 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae0c:	693b      	ldr	r3, [r7, #16]
 800ae0e:	e853 3f00 	ldrex	r3, [r3]
 800ae12:	60fb      	str	r3, [r7, #12]
   return(result);
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ae1a:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	461a      	mov	r2, r3
 800ae22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae24:	61fb      	str	r3, [r7, #28]
 800ae26:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae28:	69b9      	ldr	r1, [r7, #24]
 800ae2a:	69fa      	ldr	r2, [r7, #28]
 800ae2c:	e841 2300 	strex	r3, r2, [r1]
 800ae30:	617b      	str	r3, [r7, #20]
   return(result);
 800ae32:	697b      	ldr	r3, [r7, #20]
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d1e6      	bne.n	800ae06 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800ae38:	e021      	b.n	800ae7e <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	69db      	ldr	r3, [r3, #28]
 800ae40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d013      	beq.n	800ae70 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae4c:	781a      	ldrb	r2, [r3, #0]
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae58:	1c5a      	adds	r2, r3, #1
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ae64:	b29b      	uxth	r3, r3
 800ae66:	3b01      	subs	r3, #1
 800ae68:	b29a      	uxth	r2, r3
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800ae70:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800ae72:	3b01      	subs	r3, #1
 800ae74:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800ae76:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d1a4      	bne.n	800adc6 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800ae7c:	e7ff      	b.n	800ae7e <UART_TxISR_8BIT_FIFOEN+0xd4>
 800ae7e:	bf00      	nop
 800ae80:	3744      	adds	r7, #68	@ 0x44
 800ae82:	46bd      	mov	sp, r7
 800ae84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae88:	4770      	bx	lr

0800ae8a <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800ae8a:	b480      	push	{r7}
 800ae8c:	b091      	sub	sp, #68	@ 0x44
 800ae8e:	af00      	add	r7, sp, #0
 800ae90:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ae98:	2b21      	cmp	r3, #33	@ 0x21
 800ae9a:	d165      	bne.n	800af68 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800aea2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800aea4:	e05c      	b.n	800af60 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800aeac:	b29b      	uxth	r3, r3
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d133      	bne.n	800af1a <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	3308      	adds	r3, #8
 800aeb8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aeba:	6a3b      	ldr	r3, [r7, #32]
 800aebc:	e853 3f00 	ldrex	r3, [r3]
 800aec0:	61fb      	str	r3, [r7, #28]
   return(result);
 800aec2:	69fb      	ldr	r3, [r7, #28]
 800aec4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800aec8:	637b      	str	r3, [r7, #52]	@ 0x34
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	3308      	adds	r3, #8
 800aed0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800aed2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800aed4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aed6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800aed8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aeda:	e841 2300 	strex	r3, r2, [r1]
 800aede:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800aee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d1e5      	bne.n	800aeb2 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	e853 3f00 	ldrex	r3, [r3]
 800aef2:	60bb      	str	r3, [r7, #8]
   return(result);
 800aef4:	68bb      	ldr	r3, [r7, #8]
 800aef6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aefa:	633b      	str	r3, [r7, #48]	@ 0x30
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	461a      	mov	r2, r3
 800af02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af04:	61bb      	str	r3, [r7, #24]
 800af06:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af08:	6979      	ldr	r1, [r7, #20]
 800af0a:	69ba      	ldr	r2, [r7, #24]
 800af0c:	e841 2300 	strex	r3, r2, [r1]
 800af10:	613b      	str	r3, [r7, #16]
   return(result);
 800af12:	693b      	ldr	r3, [r7, #16]
 800af14:	2b00      	cmp	r3, #0
 800af16:	d1e6      	bne.n	800aee6 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800af18:	e026      	b.n	800af68 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	69db      	ldr	r3, [r3, #28]
 800af20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800af24:	2b00      	cmp	r3, #0
 800af26:	d018      	beq.n	800af5a <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800af2c:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800af2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af30:	881b      	ldrh	r3, [r3, #0]
 800af32:	461a      	mov	r2, r3
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800af3c:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800af42:	1c9a      	adds	r2, r3, #2
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800af4e:	b29b      	uxth	r3, r3
 800af50:	3b01      	subs	r3, #1
 800af52:	b29a      	uxth	r2, r3
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800af5a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800af5c:	3b01      	subs	r3, #1
 800af5e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800af60:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800af62:	2b00      	cmp	r3, #0
 800af64:	d19f      	bne.n	800aea6 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800af66:	e7ff      	b.n	800af68 <UART_TxISR_16BIT_FIFOEN+0xde>
 800af68:	bf00      	nop
 800af6a:	3744      	adds	r7, #68	@ 0x44
 800af6c:	46bd      	mov	sp, r7
 800af6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af72:	4770      	bx	lr

0800af74 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800af74:	b580      	push	{r7, lr}
 800af76:	b088      	sub	sp, #32
 800af78:	af00      	add	r7, sp, #0
 800af7a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	e853 3f00 	ldrex	r3, [r3]
 800af88:	60bb      	str	r3, [r7, #8]
   return(result);
 800af8a:	68bb      	ldr	r3, [r7, #8]
 800af8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800af90:	61fb      	str	r3, [r7, #28]
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	461a      	mov	r2, r3
 800af98:	69fb      	ldr	r3, [r7, #28]
 800af9a:	61bb      	str	r3, [r7, #24]
 800af9c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af9e:	6979      	ldr	r1, [r7, #20]
 800afa0:	69ba      	ldr	r2, [r7, #24]
 800afa2:	e841 2300 	strex	r3, r2, [r1]
 800afa6:	613b      	str	r3, [r7, #16]
   return(result);
 800afa8:	693b      	ldr	r3, [r7, #16]
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d1e6      	bne.n	800af7c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	2220      	movs	r2, #32
 800afb2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	2200      	movs	r2, #0
 800afba:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800afbc:	6878      	ldr	r0, [r7, #4]
 800afbe:	f7fe fe7d 	bl	8009cbc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800afc2:	bf00      	nop
 800afc4:	3720      	adds	r7, #32
 800afc6:	46bd      	mov	sp, r7
 800afc8:	bd80      	pop	{r7, pc}

0800afca <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800afca:	b480      	push	{r7}
 800afcc:	b083      	sub	sp, #12
 800afce:	af00      	add	r7, sp, #0
 800afd0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800afd2:	bf00      	nop
 800afd4:	370c      	adds	r7, #12
 800afd6:	46bd      	mov	sp, r7
 800afd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afdc:	4770      	bx	lr

0800afde <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800afde:	b480      	push	{r7}
 800afe0:	b083      	sub	sp, #12
 800afe2:	af00      	add	r7, sp, #0
 800afe4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800afe6:	bf00      	nop
 800afe8:	370c      	adds	r7, #12
 800afea:	46bd      	mov	sp, r7
 800afec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff0:	4770      	bx	lr

0800aff2 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800aff2:	b480      	push	{r7}
 800aff4:	b083      	sub	sp, #12
 800aff6:	af00      	add	r7, sp, #0
 800aff8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800affa:	bf00      	nop
 800affc:	370c      	adds	r7, #12
 800affe:	46bd      	mov	sp, r7
 800b000:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b004:	4770      	bx	lr

0800b006 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b006:	b480      	push	{r7}
 800b008:	b085      	sub	sp, #20
 800b00a:	af00      	add	r7, sp, #0
 800b00c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b014:	2b01      	cmp	r3, #1
 800b016:	d101      	bne.n	800b01c <HAL_UARTEx_DisableFifoMode+0x16>
 800b018:	2302      	movs	r3, #2
 800b01a:	e027      	b.n	800b06c <HAL_UARTEx_DisableFifoMode+0x66>
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	2201      	movs	r2, #1
 800b020:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	2224      	movs	r2, #36	@ 0x24
 800b028:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	681a      	ldr	r2, [r3, #0]
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	f022 0201 	bic.w	r2, r2, #1
 800b042:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b04a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	2200      	movs	r2, #0
 800b050:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	68fa      	ldr	r2, [r7, #12]
 800b058:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	2220      	movs	r2, #32
 800b05e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	2200      	movs	r2, #0
 800b066:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b06a:	2300      	movs	r3, #0
}
 800b06c:	4618      	mov	r0, r3
 800b06e:	3714      	adds	r7, #20
 800b070:	46bd      	mov	sp, r7
 800b072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b076:	4770      	bx	lr

0800b078 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b078:	b580      	push	{r7, lr}
 800b07a:	b084      	sub	sp, #16
 800b07c:	af00      	add	r7, sp, #0
 800b07e:	6078      	str	r0, [r7, #4]
 800b080:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b088:	2b01      	cmp	r3, #1
 800b08a:	d101      	bne.n	800b090 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b08c:	2302      	movs	r3, #2
 800b08e:	e02d      	b.n	800b0ec <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	2201      	movs	r2, #1
 800b094:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	2224      	movs	r2, #36	@ 0x24
 800b09c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	681a      	ldr	r2, [r3, #0]
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	f022 0201 	bic.w	r2, r2, #1
 800b0b6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	689b      	ldr	r3, [r3, #8]
 800b0be:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	683a      	ldr	r2, [r7, #0]
 800b0c8:	430a      	orrs	r2, r1
 800b0ca:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b0cc:	6878      	ldr	r0, [r7, #4]
 800b0ce:	f000 f84f 	bl	800b170 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	68fa      	ldr	r2, [r7, #12]
 800b0d8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	2220      	movs	r2, #32
 800b0de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	2200      	movs	r2, #0
 800b0e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b0ea:	2300      	movs	r3, #0
}
 800b0ec:	4618      	mov	r0, r3
 800b0ee:	3710      	adds	r7, #16
 800b0f0:	46bd      	mov	sp, r7
 800b0f2:	bd80      	pop	{r7, pc}

0800b0f4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b0f4:	b580      	push	{r7, lr}
 800b0f6:	b084      	sub	sp, #16
 800b0f8:	af00      	add	r7, sp, #0
 800b0fa:	6078      	str	r0, [r7, #4]
 800b0fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b104:	2b01      	cmp	r3, #1
 800b106:	d101      	bne.n	800b10c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b108:	2302      	movs	r3, #2
 800b10a:	e02d      	b.n	800b168 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	2201      	movs	r2, #1
 800b110:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	2224      	movs	r2, #36	@ 0x24
 800b118:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	681a      	ldr	r2, [r3, #0]
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	f022 0201 	bic.w	r2, r2, #1
 800b132:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	689b      	ldr	r3, [r3, #8]
 800b13a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	683a      	ldr	r2, [r7, #0]
 800b144:	430a      	orrs	r2, r1
 800b146:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b148:	6878      	ldr	r0, [r7, #4]
 800b14a:	f000 f811 	bl	800b170 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	68fa      	ldr	r2, [r7, #12]
 800b154:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	2220      	movs	r2, #32
 800b15a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	2200      	movs	r2, #0
 800b162:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b166:	2300      	movs	r3, #0
}
 800b168:	4618      	mov	r0, r3
 800b16a:	3710      	adds	r7, #16
 800b16c:	46bd      	mov	sp, r7
 800b16e:	bd80      	pop	{r7, pc}

0800b170 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b170:	b480      	push	{r7}
 800b172:	b085      	sub	sp, #20
 800b174:	af00      	add	r7, sp, #0
 800b176:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d108      	bne.n	800b192 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	2201      	movs	r2, #1
 800b184:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	2201      	movs	r2, #1
 800b18c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b190:	e031      	b.n	800b1f6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b192:	2310      	movs	r3, #16
 800b194:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b196:	2310      	movs	r3, #16
 800b198:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	689b      	ldr	r3, [r3, #8]
 800b1a0:	0e5b      	lsrs	r3, r3, #25
 800b1a2:	b2db      	uxtb	r3, r3
 800b1a4:	f003 0307 	and.w	r3, r3, #7
 800b1a8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	689b      	ldr	r3, [r3, #8]
 800b1b0:	0f5b      	lsrs	r3, r3, #29
 800b1b2:	b2db      	uxtb	r3, r3
 800b1b4:	f003 0307 	and.w	r3, r3, #7
 800b1b8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b1ba:	7bbb      	ldrb	r3, [r7, #14]
 800b1bc:	7b3a      	ldrb	r2, [r7, #12]
 800b1be:	4911      	ldr	r1, [pc, #68]	@ (800b204 <UARTEx_SetNbDataToProcess+0x94>)
 800b1c0:	5c8a      	ldrb	r2, [r1, r2]
 800b1c2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b1c6:	7b3a      	ldrb	r2, [r7, #12]
 800b1c8:	490f      	ldr	r1, [pc, #60]	@ (800b208 <UARTEx_SetNbDataToProcess+0x98>)
 800b1ca:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b1cc:	fb93 f3f2 	sdiv	r3, r3, r2
 800b1d0:	b29a      	uxth	r2, r3
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b1d8:	7bfb      	ldrb	r3, [r7, #15]
 800b1da:	7b7a      	ldrb	r2, [r7, #13]
 800b1dc:	4909      	ldr	r1, [pc, #36]	@ (800b204 <UARTEx_SetNbDataToProcess+0x94>)
 800b1de:	5c8a      	ldrb	r2, [r1, r2]
 800b1e0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b1e4:	7b7a      	ldrb	r2, [r7, #13]
 800b1e6:	4908      	ldr	r1, [pc, #32]	@ (800b208 <UARTEx_SetNbDataToProcess+0x98>)
 800b1e8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b1ea:	fb93 f3f2 	sdiv	r3, r3, r2
 800b1ee:	b29a      	uxth	r2, r3
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b1f6:	bf00      	nop
 800b1f8:	3714      	adds	r7, #20
 800b1fa:	46bd      	mov	sp, r7
 800b1fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b200:	4770      	bx	lr
 800b202:	bf00      	nop
 800b204:	0800d184 	.word	0x0800d184
 800b208:	0800d18c 	.word	0x0800d18c

0800b20c <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800b20c:	b084      	sub	sp, #16
 800b20e:	b480      	push	{r7}
 800b210:	b085      	sub	sp, #20
 800b212:	af00      	add	r7, sp, #0
 800b214:	6078      	str	r0, [r7, #4]
 800b216:	f107 001c 	add.w	r0, r7, #28
 800b21a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800b21e:	2300      	movs	r3, #0
 800b220:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 800b222:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 800b224:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 800b226:	431a      	orrs	r2, r3
             Init.BusWide             | \
 800b228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
 800b22a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 800b22c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
 800b22e:	431a      	orrs	r2, r3
             Init.ClockDiv
 800b230:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
 800b232:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 800b234:	68fa      	ldr	r2, [r7, #12]
 800b236:	4313      	orrs	r3, r2
 800b238:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	685a      	ldr	r2, [r3, #4]
 800b23e:	4b07      	ldr	r3, [pc, #28]	@ (800b25c <SDMMC_Init+0x50>)
 800b240:	4013      	ands	r3, r2
 800b242:	68fa      	ldr	r2, [r7, #12]
 800b244:	431a      	orrs	r2, r3
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800b24a:	2300      	movs	r3, #0
}
 800b24c:	4618      	mov	r0, r3
 800b24e:	3714      	adds	r7, #20
 800b250:	46bd      	mov	sp, r7
 800b252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b256:	b004      	add	sp, #16
 800b258:	4770      	bx	lr
 800b25a:	bf00      	nop
 800b25c:	ffc02c00 	.word	0xffc02c00

0800b260 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(const SDMMC_TypeDef *SDMMCx)
{
 800b260:	b480      	push	{r7}
 800b262:	b083      	sub	sp, #12
 800b264:	af00      	add	r7, sp, #0
 800b266:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800b26e:	4618      	mov	r0, r3
 800b270:	370c      	adds	r7, #12
 800b272:	46bd      	mov	sp, r7
 800b274:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b278:	4770      	bx	lr

0800b27a <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 800b27a:	b480      	push	{r7}
 800b27c:	b083      	sub	sp, #12
 800b27e:	af00      	add	r7, sp, #0
 800b280:	6078      	str	r0, [r7, #4]
 800b282:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 800b284:	683b      	ldr	r3, [r7, #0]
 800b286:	681a      	ldr	r2, [r3, #0]
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800b28e:	2300      	movs	r3, #0
}
 800b290:	4618      	mov	r0, r3
 800b292:	370c      	adds	r7, #12
 800b294:	46bd      	mov	sp, r7
 800b296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b29a:	4770      	bx	lr

0800b29c <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 800b29c:	b480      	push	{r7}
 800b29e:	b083      	sub	sp, #12
 800b2a0:	af00      	add	r7, sp, #0
 800b2a2:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	f043 0203 	orr.w	r2, r3, #3
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800b2b0:	2300      	movs	r3, #0
}
 800b2b2:	4618      	mov	r0, r3
 800b2b4:	370c      	adds	r7, #12
 800b2b6:	46bd      	mov	sp, r7
 800b2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2bc:	4770      	bx	lr

0800b2be <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(const SDMMC_TypeDef *SDMMCx)
{
 800b2be:	b480      	push	{r7}
 800b2c0:	b083      	sub	sp, #12
 800b2c2:	af00      	add	r7, sp, #0
 800b2c4:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	f003 0303 	and.w	r3, r3, #3
}
 800b2ce:	4618      	mov	r0, r3
 800b2d0:	370c      	adds	r7, #12
 800b2d2:	46bd      	mov	sp, r7
 800b2d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d8:	4770      	bx	lr
	...

0800b2dc <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, const SDMMC_CmdInitTypeDef *Command)
{
 800b2dc:	b480      	push	{r7}
 800b2de:	b085      	sub	sp, #20
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	6078      	str	r0, [r7, #4]
 800b2e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800b2e6:	2300      	movs	r3, #0
 800b2e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800b2ea:	683b      	ldr	r3, [r7, #0]
 800b2ec:	681a      	ldr	r2, [r3, #0]
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800b2f2:	683b      	ldr	r3, [r7, #0]
 800b2f4:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 800b2f6:	683b      	ldr	r3, [r7, #0]
 800b2f8:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800b2fa:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 800b2fc:	683b      	ldr	r3, [r7, #0]
 800b2fe:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 800b300:	431a      	orrs	r2, r3
                       Command->CPSM);
 800b302:	683b      	ldr	r3, [r7, #0]
 800b304:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 800b306:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800b308:	68fa      	ldr	r2, [r7, #12]
 800b30a:	4313      	orrs	r3, r2
 800b30c:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	68da      	ldr	r2, [r3, #12]
 800b312:	4b06      	ldr	r3, [pc, #24]	@ (800b32c <SDMMC_SendCommand+0x50>)
 800b314:	4013      	ands	r3, r2
 800b316:	68fa      	ldr	r2, [r7, #12]
 800b318:	431a      	orrs	r2, r3
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b31e:	2300      	movs	r3, #0
}
 800b320:	4618      	mov	r0, r3
 800b322:	3714      	adds	r7, #20
 800b324:	46bd      	mov	sp, r7
 800b326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b32a:	4770      	bx	lr
 800b32c:	fffee0c0 	.word	0xfffee0c0

0800b330 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(const SDMMC_TypeDef *SDMMCx)
{
 800b330:	b480      	push	{r7}
 800b332:	b083      	sub	sp, #12
 800b334:	af00      	add	r7, sp, #0
 800b336:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	691b      	ldr	r3, [r3, #16]
 800b33c:	b2db      	uxtb	r3, r3
}
 800b33e:	4618      	mov	r0, r3
 800b340:	370c      	adds	r7, #12
 800b342:	46bd      	mov	sp, r7
 800b344:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b348:	4770      	bx	lr

0800b34a <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(const SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800b34a:	b480      	push	{r7}
 800b34c:	b085      	sub	sp, #20
 800b34e:	af00      	add	r7, sp, #0
 800b350:	6078      	str	r0, [r7, #4]
 800b352:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	3314      	adds	r3, #20
 800b358:	461a      	mov	r2, r3
 800b35a:	683b      	ldr	r3, [r7, #0]
 800b35c:	4413      	add	r3, r2
 800b35e:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	681b      	ldr	r3, [r3, #0]
}
 800b364:	4618      	mov	r0, r3
 800b366:	3714      	adds	r7, #20
 800b368:	46bd      	mov	sp, r7
 800b36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b36e:	4770      	bx	lr

0800b370 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, const SDMMC_DataInitTypeDef *Data)
{
 800b370:	b480      	push	{r7}
 800b372:	b085      	sub	sp, #20
 800b374:	af00      	add	r7, sp, #0
 800b376:	6078      	str	r0, [r7, #4]
 800b378:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800b37a:	2300      	movs	r3, #0
 800b37c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800b37e:	683b      	ldr	r3, [r7, #0]
 800b380:	681a      	ldr	r2, [r3, #0]
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800b386:	683b      	ldr	r3, [r7, #0]
 800b388:	685a      	ldr	r2, [r3, #4]
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800b38e:	683b      	ldr	r3, [r7, #0]
 800b390:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 800b392:	683b      	ldr	r3, [r7, #0]
 800b394:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800b396:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 800b398:	683b      	ldr	r3, [r7, #0]
 800b39a:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 800b39c:	431a      	orrs	r2, r3
                       Data->DPSM);
 800b39e:	683b      	ldr	r3, [r7, #0]
 800b3a0:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 800b3a2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800b3a4:	68fa      	ldr	r2, [r7, #12]
 800b3a6:	4313      	orrs	r3, r2
 800b3a8:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3ae:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	431a      	orrs	r2, r3
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800b3ba:	2300      	movs	r3, #0

}
 800b3bc:	4618      	mov	r0, r3
 800b3be:	3714      	adds	r7, #20
 800b3c0:	46bd      	mov	sp, r7
 800b3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c6:	4770      	bx	lr

0800b3c8 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800b3c8:	b580      	push	{r7, lr}
 800b3ca:	b088      	sub	sp, #32
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	6078      	str	r0, [r7, #4]
 800b3d0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800b3d2:	683b      	ldr	r3, [r7, #0]
 800b3d4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800b3d6:	2310      	movs	r3, #16
 800b3d8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b3da:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b3de:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b3e0:	2300      	movs	r3, #0
 800b3e2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b3e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b3e8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b3ea:	f107 0308 	add.w	r3, r7, #8
 800b3ee:	4619      	mov	r1, r3
 800b3f0:	6878      	ldr	r0, [r7, #4]
 800b3f2:	f7ff ff73 	bl	800b2dc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800b3f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b3fa:	2110      	movs	r1, #16
 800b3fc:	6878      	ldr	r0, [r7, #4]
 800b3fe:	f000 fa5f 	bl	800b8c0 <SDMMC_GetCmdResp1>
 800b402:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b404:	69fb      	ldr	r3, [r7, #28]
}
 800b406:	4618      	mov	r0, r3
 800b408:	3720      	adds	r7, #32
 800b40a:	46bd      	mov	sp, r7
 800b40c:	bd80      	pop	{r7, pc}

0800b40e <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800b40e:	b580      	push	{r7, lr}
 800b410:	b088      	sub	sp, #32
 800b412:	af00      	add	r7, sp, #0
 800b414:	6078      	str	r0, [r7, #4]
 800b416:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b418:	683b      	ldr	r3, [r7, #0]
 800b41a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800b41c:	2311      	movs	r3, #17
 800b41e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b420:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b424:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b426:	2300      	movs	r3, #0
 800b428:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b42a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b42e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b430:	f107 0308 	add.w	r3, r7, #8
 800b434:	4619      	mov	r1, r3
 800b436:	6878      	ldr	r0, [r7, #4]
 800b438:	f7ff ff50 	bl	800b2dc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800b43c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b440:	2111      	movs	r1, #17
 800b442:	6878      	ldr	r0, [r7, #4]
 800b444:	f000 fa3c 	bl	800b8c0 <SDMMC_GetCmdResp1>
 800b448:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b44a:	69fb      	ldr	r3, [r7, #28]
}
 800b44c:	4618      	mov	r0, r3
 800b44e:	3720      	adds	r7, #32
 800b450:	46bd      	mov	sp, r7
 800b452:	bd80      	pop	{r7, pc}

0800b454 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800b454:	b580      	push	{r7, lr}
 800b456:	b088      	sub	sp, #32
 800b458:	af00      	add	r7, sp, #0
 800b45a:	6078      	str	r0, [r7, #4]
 800b45c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b45e:	683b      	ldr	r3, [r7, #0]
 800b460:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800b462:	2312      	movs	r3, #18
 800b464:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b466:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b46a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b46c:	2300      	movs	r3, #0
 800b46e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b470:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b474:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b476:	f107 0308 	add.w	r3, r7, #8
 800b47a:	4619      	mov	r1, r3
 800b47c:	6878      	ldr	r0, [r7, #4]
 800b47e:	f7ff ff2d 	bl	800b2dc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800b482:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b486:	2112      	movs	r1, #18
 800b488:	6878      	ldr	r0, [r7, #4]
 800b48a:	f000 fa19 	bl	800b8c0 <SDMMC_GetCmdResp1>
 800b48e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b490:	69fb      	ldr	r3, [r7, #28]
}
 800b492:	4618      	mov	r0, r3
 800b494:	3720      	adds	r7, #32
 800b496:	46bd      	mov	sp, r7
 800b498:	bd80      	pop	{r7, pc}

0800b49a <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800b49a:	b580      	push	{r7, lr}
 800b49c:	b088      	sub	sp, #32
 800b49e:	af00      	add	r7, sp, #0
 800b4a0:	6078      	str	r0, [r7, #4]
 800b4a2:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b4a4:	683b      	ldr	r3, [r7, #0]
 800b4a6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800b4a8:	2318      	movs	r3, #24
 800b4aa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b4ac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b4b0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b4b2:	2300      	movs	r3, #0
 800b4b4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b4b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b4ba:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b4bc:	f107 0308 	add.w	r3, r7, #8
 800b4c0:	4619      	mov	r1, r3
 800b4c2:	6878      	ldr	r0, [r7, #4]
 800b4c4:	f7ff ff0a 	bl	800b2dc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800b4c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b4cc:	2118      	movs	r1, #24
 800b4ce:	6878      	ldr	r0, [r7, #4]
 800b4d0:	f000 f9f6 	bl	800b8c0 <SDMMC_GetCmdResp1>
 800b4d4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b4d6:	69fb      	ldr	r3, [r7, #28]
}
 800b4d8:	4618      	mov	r0, r3
 800b4da:	3720      	adds	r7, #32
 800b4dc:	46bd      	mov	sp, r7
 800b4de:	bd80      	pop	{r7, pc}

0800b4e0 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800b4e0:	b580      	push	{r7, lr}
 800b4e2:	b088      	sub	sp, #32
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	6078      	str	r0, [r7, #4]
 800b4e8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b4ea:	683b      	ldr	r3, [r7, #0]
 800b4ec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800b4ee:	2319      	movs	r3, #25
 800b4f0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b4f2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b4f6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b4f8:	2300      	movs	r3, #0
 800b4fa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b4fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b500:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b502:	f107 0308 	add.w	r3, r7, #8
 800b506:	4619      	mov	r1, r3
 800b508:	6878      	ldr	r0, [r7, #4]
 800b50a:	f7ff fee7 	bl	800b2dc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800b50e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b512:	2119      	movs	r1, #25
 800b514:	6878      	ldr	r0, [r7, #4]
 800b516:	f000 f9d3 	bl	800b8c0 <SDMMC_GetCmdResp1>
 800b51a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b51c:	69fb      	ldr	r3, [r7, #28]
}
 800b51e:	4618      	mov	r0, r3
 800b520:	3720      	adds	r7, #32
 800b522:	46bd      	mov	sp, r7
 800b524:	bd80      	pop	{r7, pc}
	...

0800b528 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800b528:	b580      	push	{r7, lr}
 800b52a:	b088      	sub	sp, #32
 800b52c:	af00      	add	r7, sp, #0
 800b52e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800b530:	2300      	movs	r3, #0
 800b532:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800b534:	230c      	movs	r3, #12
 800b536:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b538:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b53c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b53e:	2300      	movs	r3, #0
 800b540:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b542:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b546:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	68db      	ldr	r3, [r3, #12]
 800b54c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	68db      	ldr	r3, [r3, #12]
 800b558:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b560:	f107 0308 	add.w	r3, r7, #8
 800b564:	4619      	mov	r1, r3
 800b566:	6878      	ldr	r0, [r7, #4]
 800b568:	f7ff feb8 	bl	800b2dc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800b56c:	4a0b      	ldr	r2, [pc, #44]	@ (800b59c <SDMMC_CmdStopTransfer+0x74>)
 800b56e:	210c      	movs	r1, #12
 800b570:	6878      	ldr	r0, [r7, #4]
 800b572:	f000 f9a5 	bl	800b8c0 <SDMMC_GetCmdResp1>
 800b576:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	68db      	ldr	r3, [r3, #12]
 800b57c:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800b584:	69fb      	ldr	r3, [r7, #28]
 800b586:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b58a:	d101      	bne.n	800b590 <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 800b58c:	2300      	movs	r3, #0
 800b58e:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 800b590:	69fb      	ldr	r3, [r7, #28]
}
 800b592:	4618      	mov	r0, r3
 800b594:	3720      	adds	r7, #32
 800b596:	46bd      	mov	sp, r7
 800b598:	bd80      	pop	{r7, pc}
 800b59a:	bf00      	nop
 800b59c:	05f5e100 	.word	0x05f5e100

0800b5a0 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 800b5a0:	b580      	push	{r7, lr}
 800b5a2:	b088      	sub	sp, #32
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	6078      	str	r0, [r7, #4]
 800b5a8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800b5aa:	683b      	ldr	r3, [r7, #0]
 800b5ac:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800b5ae:	2307      	movs	r3, #7
 800b5b0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b5b2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b5b6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b5b8:	2300      	movs	r3, #0
 800b5ba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b5bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b5c0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b5c2:	f107 0308 	add.w	r3, r7, #8
 800b5c6:	4619      	mov	r1, r3
 800b5c8:	6878      	ldr	r0, [r7, #4]
 800b5ca:	f7ff fe87 	bl	800b2dc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800b5ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b5d2:	2107      	movs	r1, #7
 800b5d4:	6878      	ldr	r0, [r7, #4]
 800b5d6:	f000 f973 	bl	800b8c0 <SDMMC_GetCmdResp1>
 800b5da:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b5dc:	69fb      	ldr	r3, [r7, #28]
}
 800b5de:	4618      	mov	r0, r3
 800b5e0:	3720      	adds	r7, #32
 800b5e2:	46bd      	mov	sp, r7
 800b5e4:	bd80      	pop	{r7, pc}

0800b5e6 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800b5e6:	b580      	push	{r7, lr}
 800b5e8:	b088      	sub	sp, #32
 800b5ea:	af00      	add	r7, sp, #0
 800b5ec:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800b5ee:	2300      	movs	r3, #0
 800b5f0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800b5f2:	2300      	movs	r3, #0
 800b5f4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800b5f6:	2300      	movs	r3, #0
 800b5f8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b5fa:	2300      	movs	r3, #0
 800b5fc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b5fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b602:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b604:	f107 0308 	add.w	r3, r7, #8
 800b608:	4619      	mov	r1, r3
 800b60a:	6878      	ldr	r0, [r7, #4]
 800b60c:	f7ff fe66 	bl	800b2dc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800b610:	6878      	ldr	r0, [r7, #4]
 800b612:	f000 fb97 	bl	800bd44 <SDMMC_GetCmdError>
 800b616:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b618:	69fb      	ldr	r3, [r7, #28]
}
 800b61a:	4618      	mov	r0, r3
 800b61c:	3720      	adds	r7, #32
 800b61e:	46bd      	mov	sp, r7
 800b620:	bd80      	pop	{r7, pc}

0800b622 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800b622:	b580      	push	{r7, lr}
 800b624:	b088      	sub	sp, #32
 800b626:	af00      	add	r7, sp, #0
 800b628:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800b62a:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800b62e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800b630:	2308      	movs	r3, #8
 800b632:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b634:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b638:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b63a:	2300      	movs	r3, #0
 800b63c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b63e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b642:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b644:	f107 0308 	add.w	r3, r7, #8
 800b648:	4619      	mov	r1, r3
 800b64a:	6878      	ldr	r0, [r7, #4]
 800b64c:	f7ff fe46 	bl	800b2dc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800b650:	6878      	ldr	r0, [r7, #4]
 800b652:	f000 fb29 	bl	800bca8 <SDMMC_GetCmdResp7>
 800b656:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b658:	69fb      	ldr	r3, [r7, #28]
}
 800b65a:	4618      	mov	r0, r3
 800b65c:	3720      	adds	r7, #32
 800b65e:	46bd      	mov	sp, r7
 800b660:	bd80      	pop	{r7, pc}

0800b662 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800b662:	b580      	push	{r7, lr}
 800b664:	b088      	sub	sp, #32
 800b666:	af00      	add	r7, sp, #0
 800b668:	6078      	str	r0, [r7, #4]
 800b66a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800b66c:	683b      	ldr	r3, [r7, #0]
 800b66e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800b670:	2337      	movs	r3, #55	@ 0x37
 800b672:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b674:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b678:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b67a:	2300      	movs	r3, #0
 800b67c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b67e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b682:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b684:	f107 0308 	add.w	r3, r7, #8
 800b688:	4619      	mov	r1, r3
 800b68a:	6878      	ldr	r0, [r7, #4]
 800b68c:	f7ff fe26 	bl	800b2dc <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800b690:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b694:	2137      	movs	r1, #55	@ 0x37
 800b696:	6878      	ldr	r0, [r7, #4]
 800b698:	f000 f912 	bl	800b8c0 <SDMMC_GetCmdResp1>
 800b69c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b69e:	69fb      	ldr	r3, [r7, #28]
}
 800b6a0:	4618      	mov	r0, r3
 800b6a2:	3720      	adds	r7, #32
 800b6a4:	46bd      	mov	sp, r7
 800b6a6:	bd80      	pop	{r7, pc}

0800b6a8 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800b6a8:	b580      	push	{r7, lr}
 800b6aa:	b088      	sub	sp, #32
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	6078      	str	r0, [r7, #4]
 800b6b0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800b6b2:	683b      	ldr	r3, [r7, #0]
 800b6b4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800b6b6:	2329      	movs	r3, #41	@ 0x29
 800b6b8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b6ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b6be:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b6c0:	2300      	movs	r3, #0
 800b6c2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b6c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b6c8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b6ca:	f107 0308 	add.w	r3, r7, #8
 800b6ce:	4619      	mov	r1, r3
 800b6d0:	6878      	ldr	r0, [r7, #4]
 800b6d2:	f7ff fe03 	bl	800b2dc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800b6d6:	6878      	ldr	r0, [r7, #4]
 800b6d8:	f000 fa2e 	bl	800bb38 <SDMMC_GetCmdResp3>
 800b6dc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b6de:	69fb      	ldr	r3, [r7, #28]
}
 800b6e0:	4618      	mov	r0, r3
 800b6e2:	3720      	adds	r7, #32
 800b6e4:	46bd      	mov	sp, r7
 800b6e6:	bd80      	pop	{r7, pc}

0800b6e8 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800b6e8:	b580      	push	{r7, lr}
 800b6ea:	b088      	sub	sp, #32
 800b6ec:	af00      	add	r7, sp, #0
 800b6ee:	6078      	str	r0, [r7, #4]
 800b6f0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800b6f2:	683b      	ldr	r3, [r7, #0]
 800b6f4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800b6f6:	2306      	movs	r3, #6
 800b6f8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b6fa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b6fe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b700:	2300      	movs	r3, #0
 800b702:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b704:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b708:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b70a:	f107 0308 	add.w	r3, r7, #8
 800b70e:	4619      	mov	r1, r3
 800b710:	6878      	ldr	r0, [r7, #4]
 800b712:	f7ff fde3 	bl	800b2dc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800b716:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b71a:	2106      	movs	r1, #6
 800b71c:	6878      	ldr	r0, [r7, #4]
 800b71e:	f000 f8cf 	bl	800b8c0 <SDMMC_GetCmdResp1>
 800b722:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b724:	69fb      	ldr	r3, [r7, #28]
}
 800b726:	4618      	mov	r0, r3
 800b728:	3720      	adds	r7, #32
 800b72a:	46bd      	mov	sp, r7
 800b72c:	bd80      	pop	{r7, pc}

0800b72e <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800b72e:	b580      	push	{r7, lr}
 800b730:	b088      	sub	sp, #32
 800b732:	af00      	add	r7, sp, #0
 800b734:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800b736:	2300      	movs	r3, #0
 800b738:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800b73a:	2333      	movs	r3, #51	@ 0x33
 800b73c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b73e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b742:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b744:	2300      	movs	r3, #0
 800b746:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b748:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b74c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b74e:	f107 0308 	add.w	r3, r7, #8
 800b752:	4619      	mov	r1, r3
 800b754:	6878      	ldr	r0, [r7, #4]
 800b756:	f7ff fdc1 	bl	800b2dc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800b75a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b75e:	2133      	movs	r1, #51	@ 0x33
 800b760:	6878      	ldr	r0, [r7, #4]
 800b762:	f000 f8ad 	bl	800b8c0 <SDMMC_GetCmdResp1>
 800b766:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b768:	69fb      	ldr	r3, [r7, #28]
}
 800b76a:	4618      	mov	r0, r3
 800b76c:	3720      	adds	r7, #32
 800b76e:	46bd      	mov	sp, r7
 800b770:	bd80      	pop	{r7, pc}

0800b772 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800b772:	b580      	push	{r7, lr}
 800b774:	b088      	sub	sp, #32
 800b776:	af00      	add	r7, sp, #0
 800b778:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800b77a:	2300      	movs	r3, #0
 800b77c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800b77e:	2302      	movs	r3, #2
 800b780:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800b782:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800b786:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b788:	2300      	movs	r3, #0
 800b78a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b78c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b790:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b792:	f107 0308 	add.w	r3, r7, #8
 800b796:	4619      	mov	r1, r3
 800b798:	6878      	ldr	r0, [r7, #4]
 800b79a:	f7ff fd9f 	bl	800b2dc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800b79e:	6878      	ldr	r0, [r7, #4]
 800b7a0:	f000 f980 	bl	800baa4 <SDMMC_GetCmdResp2>
 800b7a4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b7a6:	69fb      	ldr	r3, [r7, #28]
}
 800b7a8:	4618      	mov	r0, r3
 800b7aa:	3720      	adds	r7, #32
 800b7ac:	46bd      	mov	sp, r7
 800b7ae:	bd80      	pop	{r7, pc}

0800b7b0 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800b7b0:	b580      	push	{r7, lr}
 800b7b2:	b088      	sub	sp, #32
 800b7b4:	af00      	add	r7, sp, #0
 800b7b6:	6078      	str	r0, [r7, #4]
 800b7b8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800b7ba:	683b      	ldr	r3, [r7, #0]
 800b7bc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800b7be:	2309      	movs	r3, #9
 800b7c0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800b7c2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800b7c6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b7c8:	2300      	movs	r3, #0
 800b7ca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b7cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b7d0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b7d2:	f107 0308 	add.w	r3, r7, #8
 800b7d6:	4619      	mov	r1, r3
 800b7d8:	6878      	ldr	r0, [r7, #4]
 800b7da:	f7ff fd7f 	bl	800b2dc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800b7de:	6878      	ldr	r0, [r7, #4]
 800b7e0:	f000 f960 	bl	800baa4 <SDMMC_GetCmdResp2>
 800b7e4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b7e6:	69fb      	ldr	r3, [r7, #28]
}
 800b7e8:	4618      	mov	r0, r3
 800b7ea:	3720      	adds	r7, #32
 800b7ec:	46bd      	mov	sp, r7
 800b7ee:	bd80      	pop	{r7, pc}

0800b7f0 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800b7f0:	b580      	push	{r7, lr}
 800b7f2:	b088      	sub	sp, #32
 800b7f4:	af00      	add	r7, sp, #0
 800b7f6:	6078      	str	r0, [r7, #4]
 800b7f8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800b7fa:	2300      	movs	r3, #0
 800b7fc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800b7fe:	2303      	movs	r3, #3
 800b800:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b802:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b806:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b808:	2300      	movs	r3, #0
 800b80a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b80c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b810:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b812:	f107 0308 	add.w	r3, r7, #8
 800b816:	4619      	mov	r1, r3
 800b818:	6878      	ldr	r0, [r7, #4]
 800b81a:	f7ff fd5f 	bl	800b2dc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800b81e:	683a      	ldr	r2, [r7, #0]
 800b820:	2103      	movs	r1, #3
 800b822:	6878      	ldr	r0, [r7, #4]
 800b824:	f000 f9c8 	bl	800bbb8 <SDMMC_GetCmdResp6>
 800b828:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b82a:	69fb      	ldr	r3, [r7, #28]
}
 800b82c:	4618      	mov	r0, r3
 800b82e:	3720      	adds	r7, #32
 800b830:	46bd      	mov	sp, r7
 800b832:	bd80      	pop	{r7, pc}

0800b834 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800b834:	b580      	push	{r7, lr}
 800b836:	b088      	sub	sp, #32
 800b838:	af00      	add	r7, sp, #0
 800b83a:	6078      	str	r0, [r7, #4]
 800b83c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800b83e:	683b      	ldr	r3, [r7, #0]
 800b840:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800b842:	230d      	movs	r3, #13
 800b844:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b846:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b84a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b84c:	2300      	movs	r3, #0
 800b84e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b850:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b854:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b856:	f107 0308 	add.w	r3, r7, #8
 800b85a:	4619      	mov	r1, r3
 800b85c:	6878      	ldr	r0, [r7, #4]
 800b85e:	f7ff fd3d 	bl	800b2dc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800b862:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b866:	210d      	movs	r1, #13
 800b868:	6878      	ldr	r0, [r7, #4]
 800b86a:	f000 f829 	bl	800b8c0 <SDMMC_GetCmdResp1>
 800b86e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b870:	69fb      	ldr	r3, [r7, #28]
}
 800b872:	4618      	mov	r0, r3
 800b874:	3720      	adds	r7, #32
 800b876:	46bd      	mov	sp, r7
 800b878:	bd80      	pop	{r7, pc}

0800b87a <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 800b87a:	b580      	push	{r7, lr}
 800b87c:	b088      	sub	sp, #32
 800b87e:	af00      	add	r7, sp, #0
 800b880:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800b882:	2300      	movs	r3, #0
 800b884:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 800b886:	230d      	movs	r3, #13
 800b888:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b88a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b88e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b890:	2300      	movs	r3, #0
 800b892:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b894:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b898:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b89a:	f107 0308 	add.w	r3, r7, #8
 800b89e:	4619      	mov	r1, r3
 800b8a0:	6878      	ldr	r0, [r7, #4]
 800b8a2:	f7ff fd1b 	bl	800b2dc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 800b8a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b8aa:	210d      	movs	r1, #13
 800b8ac:	6878      	ldr	r0, [r7, #4]
 800b8ae:	f000 f807 	bl	800b8c0 <SDMMC_GetCmdResp1>
 800b8b2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b8b4:	69fb      	ldr	r3, [r7, #28]
}
 800b8b6:	4618      	mov	r0, r3
 800b8b8:	3720      	adds	r7, #32
 800b8ba:	46bd      	mov	sp, r7
 800b8bc:	bd80      	pop	{r7, pc}
	...

0800b8c0 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800b8c0:	b580      	push	{r7, lr}
 800b8c2:	b088      	sub	sp, #32
 800b8c4:	af00      	add	r7, sp, #0
 800b8c6:	60f8      	str	r0, [r7, #12]
 800b8c8:	460b      	mov	r3, r1
 800b8ca:	607a      	str	r2, [r7, #4]
 800b8cc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b8ce:	4b70      	ldr	r3, [pc, #448]	@ (800ba90 <SDMMC_GetCmdResp1+0x1d0>)
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	4a70      	ldr	r2, [pc, #448]	@ (800ba94 <SDMMC_GetCmdResp1+0x1d4>)
 800b8d4:	fba2 2303 	umull	r2, r3, r2, r3
 800b8d8:	0a5a      	lsrs	r2, r3, #9
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	fb02 f303 	mul.w	r3, r2, r3
 800b8e0:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800b8e2:	69fb      	ldr	r3, [r7, #28]
 800b8e4:	1e5a      	subs	r2, r3, #1
 800b8e6:	61fa      	str	r2, [r7, #28]
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d102      	bne.n	800b8f2 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b8ec:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b8f0:	e0c9      	b.n	800ba86 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b8f6:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800b8f8:	69ba      	ldr	r2, [r7, #24]
 800b8fa:	4b67      	ldr	r3, [pc, #412]	@ (800ba98 <SDMMC_GetCmdResp1+0x1d8>)
 800b8fc:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d0ef      	beq.n	800b8e2 <SDMMC_GetCmdResp1+0x22>
 800b902:	69bb      	ldr	r3, [r7, #24]
 800b904:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d1ea      	bne.n	800b8e2 <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b910:	f003 0304 	and.w	r3, r3, #4
 800b914:	2b00      	cmp	r3, #0
 800b916:	d004      	beq.n	800b922 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	2204      	movs	r2, #4
 800b91c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b91e:	2304      	movs	r3, #4
 800b920:	e0b1      	b.n	800ba86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b926:	f003 0301 	and.w	r3, r3, #1
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d004      	beq.n	800b938 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	2201      	movs	r2, #1
 800b932:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b934:	2301      	movs	r3, #1
 800b936:	e0a6      	b.n	800ba86 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	4a58      	ldr	r2, [pc, #352]	@ (800ba9c <SDMMC_GetCmdResp1+0x1dc>)
 800b93c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800b93e:	68f8      	ldr	r0, [r7, #12]
 800b940:	f7ff fcf6 	bl	800b330 <SDMMC_GetCommandResponse>
 800b944:	4603      	mov	r3, r0
 800b946:	461a      	mov	r2, r3
 800b948:	7afb      	ldrb	r3, [r7, #11]
 800b94a:	4293      	cmp	r3, r2
 800b94c:	d001      	beq.n	800b952 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b94e:	2301      	movs	r3, #1
 800b950:	e099      	b.n	800ba86 <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800b952:	2100      	movs	r1, #0
 800b954:	68f8      	ldr	r0, [r7, #12]
 800b956:	f7ff fcf8 	bl	800b34a <SDMMC_GetResponse>
 800b95a:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800b95c:	697a      	ldr	r2, [r7, #20]
 800b95e:	4b50      	ldr	r3, [pc, #320]	@ (800baa0 <SDMMC_GetCmdResp1+0x1e0>)
 800b960:	4013      	ands	r3, r2
 800b962:	2b00      	cmp	r3, #0
 800b964:	d101      	bne.n	800b96a <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800b966:	2300      	movs	r3, #0
 800b968:	e08d      	b.n	800ba86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800b96a:	697b      	ldr	r3, [r7, #20]
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	da02      	bge.n	800b976 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800b970:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b974:	e087      	b.n	800ba86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800b976:	697b      	ldr	r3, [r7, #20]
 800b978:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d001      	beq.n	800b984 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800b980:	2340      	movs	r3, #64	@ 0x40
 800b982:	e080      	b.n	800ba86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800b984:	697b      	ldr	r3, [r7, #20]
 800b986:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d001      	beq.n	800b992 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800b98e:	2380      	movs	r3, #128	@ 0x80
 800b990:	e079      	b.n	800ba86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800b992:	697b      	ldr	r3, [r7, #20]
 800b994:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d002      	beq.n	800b9a2 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800b99c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b9a0:	e071      	b.n	800ba86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800b9a2:	697b      	ldr	r3, [r7, #20]
 800b9a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d002      	beq.n	800b9b2 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800b9ac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b9b0:	e069      	b.n	800ba86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800b9b2:	697b      	ldr	r3, [r7, #20]
 800b9b4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d002      	beq.n	800b9c2 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800b9bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b9c0:	e061      	b.n	800ba86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800b9c2:	697b      	ldr	r3, [r7, #20]
 800b9c4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d002      	beq.n	800b9d2 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800b9cc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b9d0:	e059      	b.n	800ba86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800b9d2:	697b      	ldr	r3, [r7, #20]
 800b9d4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d002      	beq.n	800b9e2 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b9dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b9e0:	e051      	b.n	800ba86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800b9e2:	697b      	ldr	r3, [r7, #20]
 800b9e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d002      	beq.n	800b9f2 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b9ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b9f0:	e049      	b.n	800ba86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800b9f2:	697b      	ldr	r3, [r7, #20]
 800b9f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d002      	beq.n	800ba02 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800b9fc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800ba00:	e041      	b.n	800ba86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800ba02:	697b      	ldr	r3, [r7, #20]
 800ba04:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d002      	beq.n	800ba12 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800ba0c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ba10:	e039      	b.n	800ba86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800ba12:	697b      	ldr	r3, [r7, #20]
 800ba14:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d002      	beq.n	800ba22 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800ba1c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800ba20:	e031      	b.n	800ba86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800ba22:	697b      	ldr	r3, [r7, #20]
 800ba24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d002      	beq.n	800ba32 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800ba2c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800ba30:	e029      	b.n	800ba86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800ba32:	697b      	ldr	r3, [r7, #20]
 800ba34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d002      	beq.n	800ba42 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800ba3c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800ba40:	e021      	b.n	800ba86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800ba42:	697b      	ldr	r3, [r7, #20]
 800ba44:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d002      	beq.n	800ba52 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800ba4c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800ba50:	e019      	b.n	800ba86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800ba52:	697b      	ldr	r3, [r7, #20]
 800ba54:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d002      	beq.n	800ba62 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800ba5c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800ba60:	e011      	b.n	800ba86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800ba62:	697b      	ldr	r3, [r7, #20]
 800ba64:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d002      	beq.n	800ba72 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800ba6c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800ba70:	e009      	b.n	800ba86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800ba72:	697b      	ldr	r3, [r7, #20]
 800ba74:	f003 0308 	and.w	r3, r3, #8
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d002      	beq.n	800ba82 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800ba7c:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800ba80:	e001      	b.n	800ba86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800ba82:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800ba86:	4618      	mov	r0, r3
 800ba88:	3720      	adds	r7, #32
 800ba8a:	46bd      	mov	sp, r7
 800ba8c:	bd80      	pop	{r7, pc}
 800ba8e:	bf00      	nop
 800ba90:	24000000 	.word	0x24000000
 800ba94:	10624dd3 	.word	0x10624dd3
 800ba98:	00200045 	.word	0x00200045
 800ba9c:	002000c5 	.word	0x002000c5
 800baa0:	fdffe008 	.word	0xfdffe008

0800baa4 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800baa4:	b480      	push	{r7}
 800baa6:	b085      	sub	sp, #20
 800baa8:	af00      	add	r7, sp, #0
 800baaa:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800baac:	4b1f      	ldr	r3, [pc, #124]	@ (800bb2c <SDMMC_GetCmdResp2+0x88>)
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	4a1f      	ldr	r2, [pc, #124]	@ (800bb30 <SDMMC_GetCmdResp2+0x8c>)
 800bab2:	fba2 2303 	umull	r2, r3, r2, r3
 800bab6:	0a5b      	lsrs	r3, r3, #9
 800bab8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800babc:	fb02 f303 	mul.w	r3, r2, r3
 800bac0:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	1e5a      	subs	r2, r3, #1
 800bac6:	60fa      	str	r2, [r7, #12]
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d102      	bne.n	800bad2 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800bacc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800bad0:	e026      	b.n	800bb20 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bad6:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800bad8:	68bb      	ldr	r3, [r7, #8]
 800bada:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800bade:	2b00      	cmp	r3, #0
 800bae0:	d0ef      	beq.n	800bac2 <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800bae2:	68bb      	ldr	r3, [r7, #8]
 800bae4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d1ea      	bne.n	800bac2 <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800baf0:	f003 0304 	and.w	r3, r3, #4
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d004      	beq.n	800bb02 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	2204      	movs	r2, #4
 800bafc:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bafe:	2304      	movs	r3, #4
 800bb00:	e00e      	b.n	800bb20 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bb06:	f003 0301 	and.w	r3, r3, #1
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d004      	beq.n	800bb18 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	2201      	movs	r2, #1
 800bb12:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bb14:	2301      	movs	r3, #1
 800bb16:	e003      	b.n	800bb20 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	4a06      	ldr	r2, [pc, #24]	@ (800bb34 <SDMMC_GetCmdResp2+0x90>)
 800bb1c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800bb1e:	2300      	movs	r3, #0
}
 800bb20:	4618      	mov	r0, r3
 800bb22:	3714      	adds	r7, #20
 800bb24:	46bd      	mov	sp, r7
 800bb26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb2a:	4770      	bx	lr
 800bb2c:	24000000 	.word	0x24000000
 800bb30:	10624dd3 	.word	0x10624dd3
 800bb34:	002000c5 	.word	0x002000c5

0800bb38 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800bb38:	b480      	push	{r7}
 800bb3a:	b085      	sub	sp, #20
 800bb3c:	af00      	add	r7, sp, #0
 800bb3e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800bb40:	4b1a      	ldr	r3, [pc, #104]	@ (800bbac <SDMMC_GetCmdResp3+0x74>)
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	4a1a      	ldr	r2, [pc, #104]	@ (800bbb0 <SDMMC_GetCmdResp3+0x78>)
 800bb46:	fba2 2303 	umull	r2, r3, r2, r3
 800bb4a:	0a5b      	lsrs	r3, r3, #9
 800bb4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bb50:	fb02 f303 	mul.w	r3, r2, r3
 800bb54:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	1e5a      	subs	r2, r3, #1
 800bb5a:	60fa      	str	r2, [r7, #12]
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d102      	bne.n	800bb66 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800bb60:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800bb64:	e01b      	b.n	800bb9e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bb6a:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800bb6c:	68bb      	ldr	r3, [r7, #8]
 800bb6e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d0ef      	beq.n	800bb56 <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800bb76:	68bb      	ldr	r3, [r7, #8]
 800bb78:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d1ea      	bne.n	800bb56 <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bb84:	f003 0304 	and.w	r3, r3, #4
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d004      	beq.n	800bb96 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	2204      	movs	r2, #4
 800bb90:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bb92:	2304      	movs	r3, #4
 800bb94:	e003      	b.n	800bb9e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	4a06      	ldr	r2, [pc, #24]	@ (800bbb4 <SDMMC_GetCmdResp3+0x7c>)
 800bb9a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800bb9c:	2300      	movs	r3, #0
}
 800bb9e:	4618      	mov	r0, r3
 800bba0:	3714      	adds	r7, #20
 800bba2:	46bd      	mov	sp, r7
 800bba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bba8:	4770      	bx	lr
 800bbaa:	bf00      	nop
 800bbac:	24000000 	.word	0x24000000
 800bbb0:	10624dd3 	.word	0x10624dd3
 800bbb4:	002000c5 	.word	0x002000c5

0800bbb8 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800bbb8:	b580      	push	{r7, lr}
 800bbba:	b088      	sub	sp, #32
 800bbbc:	af00      	add	r7, sp, #0
 800bbbe:	60f8      	str	r0, [r7, #12]
 800bbc0:	460b      	mov	r3, r1
 800bbc2:	607a      	str	r2, [r7, #4]
 800bbc4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800bbc6:	4b35      	ldr	r3, [pc, #212]	@ (800bc9c <SDMMC_GetCmdResp6+0xe4>)
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	4a35      	ldr	r2, [pc, #212]	@ (800bca0 <SDMMC_GetCmdResp6+0xe8>)
 800bbcc:	fba2 2303 	umull	r2, r3, r2, r3
 800bbd0:	0a5b      	lsrs	r3, r3, #9
 800bbd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bbd6:	fb02 f303 	mul.w	r3, r2, r3
 800bbda:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800bbdc:	69fb      	ldr	r3, [r7, #28]
 800bbde:	1e5a      	subs	r2, r3, #1
 800bbe0:	61fa      	str	r2, [r7, #28]
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d102      	bne.n	800bbec <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800bbe6:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800bbea:	e052      	b.n	800bc92 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bbf0:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800bbf2:	69bb      	ldr	r3, [r7, #24]
 800bbf4:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d0ef      	beq.n	800bbdc <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800bbfc:	69bb      	ldr	r3, [r7, #24]
 800bbfe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d1ea      	bne.n	800bbdc <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bc0a:	f003 0304 	and.w	r3, r3, #4
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d004      	beq.n	800bc1c <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	2204      	movs	r2, #4
 800bc16:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bc18:	2304      	movs	r3, #4
 800bc1a:	e03a      	b.n	800bc92 <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800bc1c:	68fb      	ldr	r3, [r7, #12]
 800bc1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bc20:	f003 0301 	and.w	r3, r3, #1
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d004      	beq.n	800bc32 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	2201      	movs	r2, #1
 800bc2c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bc2e:	2301      	movs	r3, #1
 800bc30:	e02f      	b.n	800bc92 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800bc32:	68f8      	ldr	r0, [r7, #12]
 800bc34:	f7ff fb7c 	bl	800b330 <SDMMC_GetCommandResponse>
 800bc38:	4603      	mov	r3, r0
 800bc3a:	461a      	mov	r2, r3
 800bc3c:	7afb      	ldrb	r3, [r7, #11]
 800bc3e:	4293      	cmp	r3, r2
 800bc40:	d001      	beq.n	800bc46 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bc42:	2301      	movs	r3, #1
 800bc44:	e025      	b.n	800bc92 <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800bc46:	68fb      	ldr	r3, [r7, #12]
 800bc48:	4a16      	ldr	r2, [pc, #88]	@ (800bca4 <SDMMC_GetCmdResp6+0xec>)
 800bc4a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800bc4c:	2100      	movs	r1, #0
 800bc4e:	68f8      	ldr	r0, [r7, #12]
 800bc50:	f7ff fb7b 	bl	800b34a <SDMMC_GetResponse>
 800bc54:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 800bc56:	697b      	ldr	r3, [r7, #20]
 800bc58:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	d106      	bne.n	800bc6e <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 800bc60:	697b      	ldr	r3, [r7, #20]
 800bc62:	0c1b      	lsrs	r3, r3, #16
 800bc64:	b29a      	uxth	r2, r3
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 800bc6a:	2300      	movs	r3, #0
 800bc6c:	e011      	b.n	800bc92 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800bc6e:	697b      	ldr	r3, [r7, #20]
 800bc70:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	d002      	beq.n	800bc7e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800bc78:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800bc7c:	e009      	b.n	800bc92 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800bc7e:	697b      	ldr	r3, [r7, #20]
 800bc80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	d002      	beq.n	800bc8e <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800bc88:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bc8c:	e001      	b.n	800bc92 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800bc8e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800bc92:	4618      	mov	r0, r3
 800bc94:	3720      	adds	r7, #32
 800bc96:	46bd      	mov	sp, r7
 800bc98:	bd80      	pop	{r7, pc}
 800bc9a:	bf00      	nop
 800bc9c:	24000000 	.word	0x24000000
 800bca0:	10624dd3 	.word	0x10624dd3
 800bca4:	002000c5 	.word	0x002000c5

0800bca8 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800bca8:	b480      	push	{r7}
 800bcaa:	b085      	sub	sp, #20
 800bcac:	af00      	add	r7, sp, #0
 800bcae:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800bcb0:	4b22      	ldr	r3, [pc, #136]	@ (800bd3c <SDMMC_GetCmdResp7+0x94>)
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	4a22      	ldr	r2, [pc, #136]	@ (800bd40 <SDMMC_GetCmdResp7+0x98>)
 800bcb6:	fba2 2303 	umull	r2, r3, r2, r3
 800bcba:	0a5b      	lsrs	r3, r3, #9
 800bcbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bcc0:	fb02 f303 	mul.w	r3, r2, r3
 800bcc4:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800bcc6:	68fb      	ldr	r3, [r7, #12]
 800bcc8:	1e5a      	subs	r2, r3, #1
 800bcca:	60fa      	str	r2, [r7, #12]
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d102      	bne.n	800bcd6 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800bcd0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800bcd4:	e02c      	b.n	800bd30 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bcda:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800bcdc:	68bb      	ldr	r3, [r7, #8]
 800bcde:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d0ef      	beq.n	800bcc6 <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800bce6:	68bb      	ldr	r3, [r7, #8]
 800bce8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	d1ea      	bne.n	800bcc6 <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bcf4:	f003 0304 	and.w	r3, r3, #4
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d004      	beq.n	800bd06 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	2204      	movs	r2, #4
 800bd00:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bd02:	2304      	movs	r3, #4
 800bd04:	e014      	b.n	800bd30 <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bd0a:	f003 0301 	and.w	r3, r3, #1
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d004      	beq.n	800bd1c <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	2201      	movs	r2, #1
 800bd16:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bd18:	2301      	movs	r3, #1
 800bd1a:	e009      	b.n	800bd30 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bd20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d002      	beq.n	800bd2e <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	2240      	movs	r2, #64	@ 0x40
 800bd2c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800bd2e:	2300      	movs	r3, #0

}
 800bd30:	4618      	mov	r0, r3
 800bd32:	3714      	adds	r7, #20
 800bd34:	46bd      	mov	sp, r7
 800bd36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd3a:	4770      	bx	lr
 800bd3c:	24000000 	.word	0x24000000
 800bd40:	10624dd3 	.word	0x10624dd3

0800bd44 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800bd44:	b480      	push	{r7}
 800bd46:	b085      	sub	sp, #20
 800bd48:	af00      	add	r7, sp, #0
 800bd4a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800bd4c:	4b11      	ldr	r3, [pc, #68]	@ (800bd94 <SDMMC_GetCmdError+0x50>)
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	4a11      	ldr	r2, [pc, #68]	@ (800bd98 <SDMMC_GetCmdError+0x54>)
 800bd52:	fba2 2303 	umull	r2, r3, r2, r3
 800bd56:	0a5b      	lsrs	r3, r3, #9
 800bd58:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bd5c:	fb02 f303 	mul.w	r3, r2, r3
 800bd60:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	1e5a      	subs	r2, r3, #1
 800bd66:	60fa      	str	r2, [r7, #12]
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d102      	bne.n	800bd72 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800bd6c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800bd70:	e009      	b.n	800bd86 <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bd76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d0f1      	beq.n	800bd62 <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	4a06      	ldr	r2, [pc, #24]	@ (800bd9c <SDMMC_GetCmdError+0x58>)
 800bd82:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 800bd84:	2300      	movs	r3, #0
}
 800bd86:	4618      	mov	r0, r3
 800bd88:	3714      	adds	r7, #20
 800bd8a:	46bd      	mov	sp, r7
 800bd8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd90:	4770      	bx	lr
 800bd92:	bf00      	nop
 800bd94:	24000000 	.word	0x24000000
 800bd98:	10624dd3 	.word	0x10624dd3
 800bd9c:	002000c5 	.word	0x002000c5

0800bda0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800bda0:	b580      	push	{r7, lr}
 800bda2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800bda4:	4904      	ldr	r1, [pc, #16]	@ (800bdb8 <MX_FATFS_Init+0x18>)
 800bda6:	4805      	ldr	r0, [pc, #20]	@ (800bdbc <MX_FATFS_Init+0x1c>)
 800bda8:	f000 f9de 	bl	800c168 <FATFS_LinkDriver>
 800bdac:	4603      	mov	r3, r0
 800bdae:	461a      	mov	r2, r3
 800bdb0:	4b03      	ldr	r3, [pc, #12]	@ (800bdc0 <MX_FATFS_Init+0x20>)
 800bdb2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800bdb4:	bf00      	nop
 800bdb6:	bd80      	pop	{r7, pc}
 800bdb8:	240002ec 	.word	0x240002ec
 800bdbc:	0800d194 	.word	0x0800d194
 800bdc0:	240002e8 	.word	0x240002e8

0800bdc4 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800bdc4:	b580      	push	{r7, lr}
 800bdc6:	b082      	sub	sp, #8
 800bdc8:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800bdca:	2300      	movs	r3, #0
 800bdcc:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800bdce:	f000 f88d 	bl	800beec <BSP_SD_IsDetected>
 800bdd2:	4603      	mov	r3, r0
 800bdd4:	2b01      	cmp	r3, #1
 800bdd6:	d001      	beq.n	800bddc <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800bdd8:	2302      	movs	r3, #2
 800bdda:	e005      	b.n	800bde8 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800bddc:	4804      	ldr	r0, [pc, #16]	@ (800bdf0 <BSP_SD_Init+0x2c>)
 800bdde:	f7fb fb31 	bl	8007444 <HAL_SD_Init>
 800bde2:	4603      	mov	r3, r0
 800bde4:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 800bde6:	79fb      	ldrb	r3, [r7, #7]
}
 800bde8:	4618      	mov	r0, r3
 800bdea:	3708      	adds	r7, #8
 800bdec:	46bd      	mov	sp, r7
 800bdee:	bd80      	pop	{r7, pc}
 800bdf0:	24000134 	.word	0x24000134

0800bdf4 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800bdf4:	b580      	push	{r7, lr}
 800bdf6:	b088      	sub	sp, #32
 800bdf8:	af02      	add	r7, sp, #8
 800bdfa:	60f8      	str	r0, [r7, #12]
 800bdfc:	60b9      	str	r1, [r7, #8]
 800bdfe:	607a      	str	r2, [r7, #4]
 800be00:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800be02:	2300      	movs	r3, #0
 800be04:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800be06:	683b      	ldr	r3, [r7, #0]
 800be08:	9300      	str	r3, [sp, #0]
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	68ba      	ldr	r2, [r7, #8]
 800be0e:	68f9      	ldr	r1, [r7, #12]
 800be10:	4806      	ldr	r0, [pc, #24]	@ (800be2c <BSP_SD_ReadBlocks+0x38>)
 800be12:	f7fb fc37 	bl	8007684 <HAL_SD_ReadBlocks>
 800be16:	4603      	mov	r3, r0
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d001      	beq.n	800be20 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800be1c:	2301      	movs	r3, #1
 800be1e:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800be20:	7dfb      	ldrb	r3, [r7, #23]
}
 800be22:	4618      	mov	r0, r3
 800be24:	3718      	adds	r7, #24
 800be26:	46bd      	mov	sp, r7
 800be28:	bd80      	pop	{r7, pc}
 800be2a:	bf00      	nop
 800be2c:	24000134 	.word	0x24000134

0800be30 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800be30:	b580      	push	{r7, lr}
 800be32:	b088      	sub	sp, #32
 800be34:	af02      	add	r7, sp, #8
 800be36:	60f8      	str	r0, [r7, #12]
 800be38:	60b9      	str	r1, [r7, #8]
 800be3a:	607a      	str	r2, [r7, #4]
 800be3c:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800be3e:	2300      	movs	r3, #0
 800be40:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800be42:	683b      	ldr	r3, [r7, #0]
 800be44:	9300      	str	r3, [sp, #0]
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	68ba      	ldr	r2, [r7, #8]
 800be4a:	68f9      	ldr	r1, [r7, #12]
 800be4c:	4806      	ldr	r0, [pc, #24]	@ (800be68 <BSP_SD_WriteBlocks+0x38>)
 800be4e:	f7fb fda3 	bl	8007998 <HAL_SD_WriteBlocks>
 800be52:	4603      	mov	r3, r0
 800be54:	2b00      	cmp	r3, #0
 800be56:	d001      	beq.n	800be5c <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800be58:	2301      	movs	r3, #1
 800be5a:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800be5c:	7dfb      	ldrb	r3, [r7, #23]
}
 800be5e:	4618      	mov	r0, r3
 800be60:	3718      	adds	r7, #24
 800be62:	46bd      	mov	sp, r7
 800be64:	bd80      	pop	{r7, pc}
 800be66:	bf00      	nop
 800be68:	24000134 	.word	0x24000134

0800be6c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800be6c:	b580      	push	{r7, lr}
 800be6e:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800be70:	4805      	ldr	r0, [pc, #20]	@ (800be88 <BSP_SD_GetCardState+0x1c>)
 800be72:	f7fc fc81 	bl	8008778 <HAL_SD_GetCardState>
 800be76:	4603      	mov	r3, r0
 800be78:	2b04      	cmp	r3, #4
 800be7a:	bf14      	ite	ne
 800be7c:	2301      	movne	r3, #1
 800be7e:	2300      	moveq	r3, #0
 800be80:	b2db      	uxtb	r3, r3
}
 800be82:	4618      	mov	r0, r3
 800be84:	bd80      	pop	{r7, pc}
 800be86:	bf00      	nop
 800be88:	24000134 	.word	0x24000134

0800be8c <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800be8c:	b580      	push	{r7, lr}
 800be8e:	b082      	sub	sp, #8
 800be90:	af00      	add	r7, sp, #0
 800be92:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800be94:	6879      	ldr	r1, [r7, #4]
 800be96:	4803      	ldr	r0, [pc, #12]	@ (800bea4 <BSP_SD_GetCardInfo+0x18>)
 800be98:	f7fc fb30 	bl	80084fc <HAL_SD_GetCardInfo>
}
 800be9c:	bf00      	nop
 800be9e:	3708      	adds	r7, #8
 800bea0:	46bd      	mov	sp, r7
 800bea2:	bd80      	pop	{r7, pc}
 800bea4:	24000134 	.word	0x24000134

0800bea8 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800bea8:	b580      	push	{r7, lr}
 800beaa:	b082      	sub	sp, #8
 800beac:	af00      	add	r7, sp, #0
 800beae:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800beb0:	f000 f80e 	bl	800bed0 <BSP_SD_WriteCpltCallback>
}
 800beb4:	bf00      	nop
 800beb6:	3708      	adds	r7, #8
 800beb8:	46bd      	mov	sp, r7
 800beba:	bd80      	pop	{r7, pc}

0800bebc <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800bebc:	b580      	push	{r7, lr}
 800bebe:	b082      	sub	sp, #8
 800bec0:	af00      	add	r7, sp, #0
 800bec2:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800bec4:	f000 f80b 	bl	800bede <BSP_SD_ReadCpltCallback>
}
 800bec8:	bf00      	nop
 800beca:	3708      	adds	r7, #8
 800becc:	46bd      	mov	sp, r7
 800bece:	bd80      	pop	{r7, pc}

0800bed0 <BSP_SD_WriteCpltCallback>:
  * @brief BSP Tx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_WriteCpltCallback(void)
{
 800bed0:	b480      	push	{r7}
 800bed2:	af00      	add	r7, sp, #0

}
 800bed4:	bf00      	nop
 800bed6:	46bd      	mov	sp, r7
 800bed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bedc:	4770      	bx	lr

0800bede <BSP_SD_ReadCpltCallback>:
  * @brief BSP Rx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_ReadCpltCallback(void)
{
 800bede:	b480      	push	{r7}
 800bee0:	af00      	add	r7, sp, #0

}
 800bee2:	bf00      	nop
 800bee4:	46bd      	mov	sp, r7
 800bee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beea:	4770      	bx	lr

0800beec <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800beec:	b480      	push	{r7}
 800beee:	b083      	sub	sp, #12
 800bef0:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800bef2:	2301      	movs	r3, #1
 800bef4:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN IsDetectedSection */
  /* user code can be inserted here */
  /* USER CODE END IsDetectedSection */

  return status;
 800bef6:	79fb      	ldrb	r3, [r7, #7]
 800bef8:	b2db      	uxtb	r3, r3
}
 800befa:	4618      	mov	r0, r3
 800befc:	370c      	adds	r7, #12
 800befe:	46bd      	mov	sp, r7
 800bf00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf04:	4770      	bx	lr
	...

0800bf08 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800bf08:	b580      	push	{r7, lr}
 800bf0a:	b082      	sub	sp, #8
 800bf0c:	af00      	add	r7, sp, #0
 800bf0e:	4603      	mov	r3, r0
 800bf10:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800bf12:	4b0b      	ldr	r3, [pc, #44]	@ (800bf40 <SD_CheckStatus+0x38>)
 800bf14:	2201      	movs	r2, #1
 800bf16:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800bf18:	f7ff ffa8 	bl	800be6c <BSP_SD_GetCardState>
 800bf1c:	4603      	mov	r3, r0
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d107      	bne.n	800bf32 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800bf22:	4b07      	ldr	r3, [pc, #28]	@ (800bf40 <SD_CheckStatus+0x38>)
 800bf24:	781b      	ldrb	r3, [r3, #0]
 800bf26:	b2db      	uxtb	r3, r3
 800bf28:	f023 0301 	bic.w	r3, r3, #1
 800bf2c:	b2da      	uxtb	r2, r3
 800bf2e:	4b04      	ldr	r3, [pc, #16]	@ (800bf40 <SD_CheckStatus+0x38>)
 800bf30:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800bf32:	4b03      	ldr	r3, [pc, #12]	@ (800bf40 <SD_CheckStatus+0x38>)
 800bf34:	781b      	ldrb	r3, [r3, #0]
 800bf36:	b2db      	uxtb	r3, r3
}
 800bf38:	4618      	mov	r0, r3
 800bf3a:	3708      	adds	r7, #8
 800bf3c:	46bd      	mov	sp, r7
 800bf3e:	bd80      	pop	{r7, pc}
 800bf40:	2400000d 	.word	0x2400000d

0800bf44 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800bf44:	b580      	push	{r7, lr}
 800bf46:	b082      	sub	sp, #8
 800bf48:	af00      	add	r7, sp, #0
 800bf4a:	4603      	mov	r3, r0
 800bf4c:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800bf4e:	4b0b      	ldr	r3, [pc, #44]	@ (800bf7c <SD_initialize+0x38>)
 800bf50:	2201      	movs	r2, #1
 800bf52:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800bf54:	f7ff ff36 	bl	800bdc4 <BSP_SD_Init>
 800bf58:	4603      	mov	r3, r0
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d107      	bne.n	800bf6e <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 800bf5e:	79fb      	ldrb	r3, [r7, #7]
 800bf60:	4618      	mov	r0, r3
 800bf62:	f7ff ffd1 	bl	800bf08 <SD_CheckStatus>
 800bf66:	4603      	mov	r3, r0
 800bf68:	461a      	mov	r2, r3
 800bf6a:	4b04      	ldr	r3, [pc, #16]	@ (800bf7c <SD_initialize+0x38>)
 800bf6c:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800bf6e:	4b03      	ldr	r3, [pc, #12]	@ (800bf7c <SD_initialize+0x38>)
 800bf70:	781b      	ldrb	r3, [r3, #0]
 800bf72:	b2db      	uxtb	r3, r3
}
 800bf74:	4618      	mov	r0, r3
 800bf76:	3708      	adds	r7, #8
 800bf78:	46bd      	mov	sp, r7
 800bf7a:	bd80      	pop	{r7, pc}
 800bf7c:	2400000d 	.word	0x2400000d

0800bf80 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800bf80:	b580      	push	{r7, lr}
 800bf82:	b082      	sub	sp, #8
 800bf84:	af00      	add	r7, sp, #0
 800bf86:	4603      	mov	r3, r0
 800bf88:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800bf8a:	79fb      	ldrb	r3, [r7, #7]
 800bf8c:	4618      	mov	r0, r3
 800bf8e:	f7ff ffbb 	bl	800bf08 <SD_CheckStatus>
 800bf92:	4603      	mov	r3, r0
}
 800bf94:	4618      	mov	r0, r3
 800bf96:	3708      	adds	r7, #8
 800bf98:	46bd      	mov	sp, r7
 800bf9a:	bd80      	pop	{r7, pc}

0800bf9c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800bf9c:	b580      	push	{r7, lr}
 800bf9e:	b086      	sub	sp, #24
 800bfa0:	af00      	add	r7, sp, #0
 800bfa2:	60b9      	str	r1, [r7, #8]
 800bfa4:	607a      	str	r2, [r7, #4]
 800bfa6:	603b      	str	r3, [r7, #0]
 800bfa8:	4603      	mov	r3, r0
 800bfaa:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800bfac:	2301      	movs	r3, #1
 800bfae:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 800bfb0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800bfb4:	683a      	ldr	r2, [r7, #0]
 800bfb6:	6879      	ldr	r1, [r7, #4]
 800bfb8:	68b8      	ldr	r0, [r7, #8]
 800bfba:	f7ff ff1b 	bl	800bdf4 <BSP_SD_ReadBlocks>
 800bfbe:	4603      	mov	r3, r0
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d107      	bne.n	800bfd4 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 800bfc4:	bf00      	nop
 800bfc6:	f7ff ff51 	bl	800be6c <BSP_SD_GetCardState>
 800bfca:	4603      	mov	r3, r0
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d1fa      	bne.n	800bfc6 <SD_read+0x2a>
    {
    }
    res = RES_OK;
 800bfd0:	2300      	movs	r3, #0
 800bfd2:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800bfd4:	7dfb      	ldrb	r3, [r7, #23]
}
 800bfd6:	4618      	mov	r0, r3
 800bfd8:	3718      	adds	r7, #24
 800bfda:	46bd      	mov	sp, r7
 800bfdc:	bd80      	pop	{r7, pc}

0800bfde <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800bfde:	b580      	push	{r7, lr}
 800bfe0:	b086      	sub	sp, #24
 800bfe2:	af00      	add	r7, sp, #0
 800bfe4:	60b9      	str	r1, [r7, #8]
 800bfe6:	607a      	str	r2, [r7, #4]
 800bfe8:	603b      	str	r3, [r7, #0]
 800bfea:	4603      	mov	r3, r0
 800bfec:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800bfee:	2301      	movs	r3, #1
 800bff0:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800bff2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800bff6:	683a      	ldr	r2, [r7, #0]
 800bff8:	6879      	ldr	r1, [r7, #4]
 800bffa:	68b8      	ldr	r0, [r7, #8]
 800bffc:	f7ff ff18 	bl	800be30 <BSP_SD_WriteBlocks>
 800c000:	4603      	mov	r3, r0
 800c002:	2b00      	cmp	r3, #0
 800c004:	d107      	bne.n	800c016 <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 800c006:	bf00      	nop
 800c008:	f7ff ff30 	bl	800be6c <BSP_SD_GetCardState>
 800c00c:	4603      	mov	r3, r0
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d1fa      	bne.n	800c008 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 800c012:	2300      	movs	r3, #0
 800c014:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800c016:	7dfb      	ldrb	r3, [r7, #23]
}
 800c018:	4618      	mov	r0, r3
 800c01a:	3718      	adds	r7, #24
 800c01c:	46bd      	mov	sp, r7
 800c01e:	bd80      	pop	{r7, pc}

0800c020 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800c020:	b580      	push	{r7, lr}
 800c022:	b08c      	sub	sp, #48	@ 0x30
 800c024:	af00      	add	r7, sp, #0
 800c026:	4603      	mov	r3, r0
 800c028:	603a      	str	r2, [r7, #0]
 800c02a:	71fb      	strb	r3, [r7, #7]
 800c02c:	460b      	mov	r3, r1
 800c02e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800c030:	2301      	movs	r3, #1
 800c032:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800c036:	4b25      	ldr	r3, [pc, #148]	@ (800c0cc <SD_ioctl+0xac>)
 800c038:	781b      	ldrb	r3, [r3, #0]
 800c03a:	b2db      	uxtb	r3, r3
 800c03c:	f003 0301 	and.w	r3, r3, #1
 800c040:	2b00      	cmp	r3, #0
 800c042:	d001      	beq.n	800c048 <SD_ioctl+0x28>
 800c044:	2303      	movs	r3, #3
 800c046:	e03c      	b.n	800c0c2 <SD_ioctl+0xa2>

  switch (cmd)
 800c048:	79bb      	ldrb	r3, [r7, #6]
 800c04a:	2b03      	cmp	r3, #3
 800c04c:	d834      	bhi.n	800c0b8 <SD_ioctl+0x98>
 800c04e:	a201      	add	r2, pc, #4	@ (adr r2, 800c054 <SD_ioctl+0x34>)
 800c050:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c054:	0800c065 	.word	0x0800c065
 800c058:	0800c06d 	.word	0x0800c06d
 800c05c:	0800c085 	.word	0x0800c085
 800c060:	0800c09f 	.word	0x0800c09f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800c064:	2300      	movs	r3, #0
 800c066:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800c06a:	e028      	b.n	800c0be <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800c06c:	f107 0308 	add.w	r3, r7, #8
 800c070:	4618      	mov	r0, r3
 800c072:	f7ff ff0b 	bl	800be8c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800c076:	6a3a      	ldr	r2, [r7, #32]
 800c078:	683b      	ldr	r3, [r7, #0]
 800c07a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800c07c:	2300      	movs	r3, #0
 800c07e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800c082:	e01c      	b.n	800c0be <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800c084:	f107 0308 	add.w	r3, r7, #8
 800c088:	4618      	mov	r0, r3
 800c08a:	f7ff feff 	bl	800be8c <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800c08e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c090:	b29a      	uxth	r2, r3
 800c092:	683b      	ldr	r3, [r7, #0]
 800c094:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800c096:	2300      	movs	r3, #0
 800c098:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800c09c:	e00f      	b.n	800c0be <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800c09e:	f107 0308 	add.w	r3, r7, #8
 800c0a2:	4618      	mov	r0, r3
 800c0a4:	f7ff fef2 	bl	800be8c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800c0a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0aa:	0a5a      	lsrs	r2, r3, #9
 800c0ac:	683b      	ldr	r3, [r7, #0]
 800c0ae:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800c0b0:	2300      	movs	r3, #0
 800c0b2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800c0b6:	e002      	b.n	800c0be <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800c0b8:	2304      	movs	r3, #4
 800c0ba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800c0be:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800c0c2:	4618      	mov	r0, r3
 800c0c4:	3730      	adds	r7, #48	@ 0x30
 800c0c6:	46bd      	mov	sp, r7
 800c0c8:	bd80      	pop	{r7, pc}
 800c0ca:	bf00      	nop
 800c0cc:	2400000d 	.word	0x2400000d

0800c0d0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c0d0:	b480      	push	{r7}
 800c0d2:	b087      	sub	sp, #28
 800c0d4:	af00      	add	r7, sp, #0
 800c0d6:	60f8      	str	r0, [r7, #12]
 800c0d8:	60b9      	str	r1, [r7, #8]
 800c0da:	4613      	mov	r3, r2
 800c0dc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800c0de:	2301      	movs	r3, #1
 800c0e0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800c0e2:	2300      	movs	r3, #0
 800c0e4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800c0e6:	4b1f      	ldr	r3, [pc, #124]	@ (800c164 <FATFS_LinkDriverEx+0x94>)
 800c0e8:	7a5b      	ldrb	r3, [r3, #9]
 800c0ea:	b2db      	uxtb	r3, r3
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d131      	bne.n	800c154 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c0f0:	4b1c      	ldr	r3, [pc, #112]	@ (800c164 <FATFS_LinkDriverEx+0x94>)
 800c0f2:	7a5b      	ldrb	r3, [r3, #9]
 800c0f4:	b2db      	uxtb	r3, r3
 800c0f6:	461a      	mov	r2, r3
 800c0f8:	4b1a      	ldr	r3, [pc, #104]	@ (800c164 <FATFS_LinkDriverEx+0x94>)
 800c0fa:	2100      	movs	r1, #0
 800c0fc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800c0fe:	4b19      	ldr	r3, [pc, #100]	@ (800c164 <FATFS_LinkDriverEx+0x94>)
 800c100:	7a5b      	ldrb	r3, [r3, #9]
 800c102:	b2db      	uxtb	r3, r3
 800c104:	4a17      	ldr	r2, [pc, #92]	@ (800c164 <FATFS_LinkDriverEx+0x94>)
 800c106:	009b      	lsls	r3, r3, #2
 800c108:	4413      	add	r3, r2
 800c10a:	68fa      	ldr	r2, [r7, #12]
 800c10c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800c10e:	4b15      	ldr	r3, [pc, #84]	@ (800c164 <FATFS_LinkDriverEx+0x94>)
 800c110:	7a5b      	ldrb	r3, [r3, #9]
 800c112:	b2db      	uxtb	r3, r3
 800c114:	461a      	mov	r2, r3
 800c116:	4b13      	ldr	r3, [pc, #76]	@ (800c164 <FATFS_LinkDriverEx+0x94>)
 800c118:	4413      	add	r3, r2
 800c11a:	79fa      	ldrb	r2, [r7, #7]
 800c11c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c11e:	4b11      	ldr	r3, [pc, #68]	@ (800c164 <FATFS_LinkDriverEx+0x94>)
 800c120:	7a5b      	ldrb	r3, [r3, #9]
 800c122:	b2db      	uxtb	r3, r3
 800c124:	1c5a      	adds	r2, r3, #1
 800c126:	b2d1      	uxtb	r1, r2
 800c128:	4a0e      	ldr	r2, [pc, #56]	@ (800c164 <FATFS_LinkDriverEx+0x94>)
 800c12a:	7251      	strb	r1, [r2, #9]
 800c12c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800c12e:	7dbb      	ldrb	r3, [r7, #22]
 800c130:	3330      	adds	r3, #48	@ 0x30
 800c132:	b2da      	uxtb	r2, r3
 800c134:	68bb      	ldr	r3, [r7, #8]
 800c136:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c138:	68bb      	ldr	r3, [r7, #8]
 800c13a:	3301      	adds	r3, #1
 800c13c:	223a      	movs	r2, #58	@ 0x3a
 800c13e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c140:	68bb      	ldr	r3, [r7, #8]
 800c142:	3302      	adds	r3, #2
 800c144:	222f      	movs	r2, #47	@ 0x2f
 800c146:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c148:	68bb      	ldr	r3, [r7, #8]
 800c14a:	3303      	adds	r3, #3
 800c14c:	2200      	movs	r2, #0
 800c14e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c150:	2300      	movs	r3, #0
 800c152:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800c154:	7dfb      	ldrb	r3, [r7, #23]
}
 800c156:	4618      	mov	r0, r3
 800c158:	371c      	adds	r7, #28
 800c15a:	46bd      	mov	sp, r7
 800c15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c160:	4770      	bx	lr
 800c162:	bf00      	nop
 800c164:	240002f0 	.word	0x240002f0

0800c168 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800c168:	b580      	push	{r7, lr}
 800c16a:	b082      	sub	sp, #8
 800c16c:	af00      	add	r7, sp, #0
 800c16e:	6078      	str	r0, [r7, #4]
 800c170:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c172:	2200      	movs	r2, #0
 800c174:	6839      	ldr	r1, [r7, #0]
 800c176:	6878      	ldr	r0, [r7, #4]
 800c178:	f7ff ffaa 	bl	800c0d0 <FATFS_LinkDriverEx>
 800c17c:	4603      	mov	r3, r0
}
 800c17e:	4618      	mov	r0, r3
 800c180:	3708      	adds	r7, #8
 800c182:	46bd      	mov	sp, r7
 800c184:	bd80      	pop	{r7, pc}
	...

0800c188 <get_return_buffer>:
#include "at_commands_ST87M01.h"

char return_msg_buffer[AT_COMMANDS_RETURN_MSG_MAX_LEN];

char * get_return_buffer ()
{
 800c188:	b480      	push	{r7}
 800c18a:	af00      	add	r7, sp, #0
	return return_msg_buffer;
 800c18c:	4b02      	ldr	r3, [pc, #8]	@ (800c198 <get_return_buffer+0x10>)
}
 800c18e:	4618      	mov	r0, r3
 800c190:	46bd      	mov	sp, r7
 800c192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c196:	4770      	bx	lr
 800c198:	240002fc 	.word	0x240002fc

0800c19c <at_send_command>:
/* Returns 1  if the Return Size is bigger than the buffer
 * Returns 0  if goes well
 * Returns -1 if the module returns an error
 * */
int at_send_command(const char* command, unsigned int timeout, const unsigned int return_size)
{
 800c19c:	b580      	push	{r7, lr}
 800c19e:	b084      	sub	sp, #16
 800c1a0:	af00      	add	r7, sp, #0
 800c1a2:	60f8      	str	r0, [r7, #12]
 800c1a4:	60b9      	str	r1, [r7, #8]
 800c1a6:	607a      	str	r2, [r7, #4]

	#ifdef __DEBUG_AT_COMMANDS__
	HAL_UART_Transmit_IT(DEBUG_UART, command, strlen(command));
 800c1a8:	68f8      	ldr	r0, [r7, #12]
 800c1aa:	f7f4 f899 	bl	80002e0 <strlen>
 800c1ae:	4603      	mov	r3, r0
 800c1b0:	b29b      	uxth	r3, r3
 800c1b2:	461a      	mov	r2, r3
 800c1b4:	68f9      	ldr	r1, [r7, #12]
 800c1b6:	4816      	ldr	r0, [pc, #88]	@ (800c210 <at_send_command+0x74>)
 800c1b8:	f7fd f916 	bl	80093e8 <HAL_UART_Transmit_IT>
	#endif

	HAL_UART_Transmit(MOBILE_COMMS_UART, command, strlen(command),timeout); //Transmits
 800c1bc:	68f8      	ldr	r0, [r7, #12]
 800c1be:	f7f4 f88f 	bl	80002e0 <strlen>
 800c1c2:	4603      	mov	r3, r0
 800c1c4:	b29a      	uxth	r2, r3
 800c1c6:	68bb      	ldr	r3, [r7, #8]
 800c1c8:	68f9      	ldr	r1, [r7, #12]
 800c1ca:	4811      	ldr	r0, [pc, #68]	@ (800c210 <at_send_command+0x74>)
 800c1cc:	f7fc ffb6 	bl	800913c <HAL_UART_Transmit>

	if (return_size > AT_COMMANDS_RETURN_MSG_MAX_LEN)
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	2b60      	cmp	r3, #96	@ 0x60
 800c1d4:	d901      	bls.n	800c1da <at_send_command+0x3e>
		return 1;
 800c1d6:	2301      	movs	r3, #1
 800c1d8:	e016      	b.n	800c208 <at_send_command+0x6c>

	HAL_UART_Receive(MOBILE_COMMS_UART, return_msg_buffer, return_size, timeout); //Reads the module
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	b29a      	uxth	r2, r3
 800c1de:	68bb      	ldr	r3, [r7, #8]
 800c1e0:	490c      	ldr	r1, [pc, #48]	@ (800c214 <at_send_command+0x78>)
 800c1e2:	480b      	ldr	r0, [pc, #44]	@ (800c210 <at_send_command+0x74>)
 800c1e4:	f7fd f838 	bl	8009258 <HAL_UART_Receive>

	return_msg_buffer[return_size - 1] = '\0';
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	3b01      	subs	r3, #1
 800c1ec:	4a09      	ldr	r2, [pc, #36]	@ (800c214 <at_send_command+0x78>)
 800c1ee:	2100      	movs	r1, #0
 800c1f0:	54d1      	strb	r1, [r2, r3]

	if (strstr(return_msg_buffer,"ERROR"))
 800c1f2:	4909      	ldr	r1, [pc, #36]	@ (800c218 <at_send_command+0x7c>)
 800c1f4:	4807      	ldr	r0, [pc, #28]	@ (800c214 <at_send_command+0x78>)
 800c1f6:	f000 f9ff 	bl	800c5f8 <strstr>
 800c1fa:	4603      	mov	r3, r0
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d002      	beq.n	800c206 <at_send_command+0x6a>
		return -1;
 800c200:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c204:	e000      	b.n	800c208 <at_send_command+0x6c>
	return 0;
 800c206:	2300      	movs	r3, #0
}
 800c208:	4618      	mov	r0, r3
 800c20a:	3710      	adds	r7, #16
 800c20c:	46bd      	mov	sp, r7
 800c20e:	bd80      	pop	{r7, pc}
 800c210:	24000250 	.word	0x24000250
 800c214:	240002fc 	.word	0x240002fc
 800c218:	0800cf3c 	.word	0x0800cf3c

0800c21c <at_send_command_with_attempt>:
    unsigned int return_size,
    const char *true_str_1,
    const char *true_str_2,
    const char *false_str,
    unsigned int attempt_number)
{
 800c21c:	b580      	push	{r7, lr}
 800c21e:	b088      	sub	sp, #32
 800c220:	af00      	add	r7, sp, #0
 800c222:	60f8      	str	r0, [r7, #12]
 800c224:	60b9      	str	r1, [r7, #8]
 800c226:	607a      	str	r2, [r7, #4]
 800c228:	603b      	str	r3, [r7, #0]
    for (unsigned int i = 0; i < (attempt_number - 1); i++)
 800c22a:	2300      	movs	r3, #0
 800c22c:	61fb      	str	r3, [r7, #28]
 800c22e:	e036      	b.n	800c29e <at_send_command_with_attempt+0x82>
    {
        uint32_t start = HAL_GetTick();
 800c230:	f7f5 f98e 	bl	8001550 <HAL_GetTick>
 800c234:	6178      	str	r0, [r7, #20]

        at_send_command(command, timeout, return_size);
 800c236:	687a      	ldr	r2, [r7, #4]
 800c238:	68b9      	ldr	r1, [r7, #8]
 800c23a:	68f8      	ldr	r0, [r7, #12]
 800c23c:	f7ff ffae 	bl	800c19c <at_send_command>

        char *resp = get_return_buffer();
 800c240:	f7ff ffa2 	bl	800c188 <get_return_buffer>
 800c244:	6138      	str	r0, [r7, #16]

        if ( ((true_str_1 && strstr(resp, true_str_1)) ||
 800c246:	683b      	ldr	r3, [r7, #0]
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d006      	beq.n	800c25a <at_send_command_with_attempt+0x3e>
 800c24c:	6839      	ldr	r1, [r7, #0]
 800c24e:	6938      	ldr	r0, [r7, #16]
 800c250:	f000 f9d2 	bl	800c5f8 <strstr>
 800c254:	4603      	mov	r3, r0
 800c256:	2b00      	cmp	r3, #0
 800c258:	d109      	bne.n	800c26e <at_send_command_with_attempt+0x52>
 800c25a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d012      	beq.n	800c286 <at_send_command_with_attempt+0x6a>
              (true_str_2 && strstr(resp, true_str_2))) &&
 800c260:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c262:	6938      	ldr	r0, [r7, #16]
 800c264:	f000 f9c8 	bl	800c5f8 <strstr>
 800c268:	4603      	mov	r3, r0
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d00b      	beq.n	800c286 <at_send_command_with_attempt+0x6a>
 800c26e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c270:	2b00      	cmp	r3, #0
 800c272:	d006      	beq.n	800c282 <at_send_command_with_attempt+0x66>
             (!false_str || strstr(resp, false_str) == NULL) )
 800c274:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c276:	6938      	ldr	r0, [r7, #16]
 800c278:	f000 f9be 	bl	800c5f8 <strstr>
 800c27c:	4603      	mov	r3, r0
 800c27e:	2b00      	cmp	r3, #0
 800c280:	d101      	bne.n	800c286 <at_send_command_with_attempt+0x6a>
        {
            return 0;
 800c282:	2300      	movs	r3, #0
 800c284:	e03a      	b.n	800c2fc <at_send_command_with_attempt+0xe0>
        }

        // Wait ~1 second before retry
        while ((HAL_GetTick() - start) < 1000UL);
 800c286:	bf00      	nop
 800c288:	f7f5 f962 	bl	8001550 <HAL_GetTick>
 800c28c:	4602      	mov	r2, r0
 800c28e:	697b      	ldr	r3, [r7, #20]
 800c290:	1ad3      	subs	r3, r2, r3
 800c292:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c296:	d3f7      	bcc.n	800c288 <at_send_command_with_attempt+0x6c>
    for (unsigned int i = 0; i < (attempt_number - 1); i++)
 800c298:	69fb      	ldr	r3, [r7, #28]
 800c29a:	3301      	adds	r3, #1
 800c29c:	61fb      	str	r3, [r7, #28]
 800c29e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2a0:	3b01      	subs	r3, #1
 800c2a2:	69fa      	ldr	r2, [r7, #28]
 800c2a4:	429a      	cmp	r2, r3
 800c2a6:	d3c3      	bcc.n	800c230 <at_send_command_with_attempt+0x14>
    }

    // Final attempt (no wait)
    at_send_command(command, timeout, return_size);
 800c2a8:	687a      	ldr	r2, [r7, #4]
 800c2aa:	68b9      	ldr	r1, [r7, #8]
 800c2ac:	68f8      	ldr	r0, [r7, #12]
 800c2ae:	f7ff ff75 	bl	800c19c <at_send_command>
    char *resp = get_return_buffer();
 800c2b2:	f7ff ff69 	bl	800c188 <get_return_buffer>
 800c2b6:	61b8      	str	r0, [r7, #24]

    if ( ((true_str_1 && strstr(resp, true_str_1)) ||
 800c2b8:	683b      	ldr	r3, [r7, #0]
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d006      	beq.n	800c2cc <at_send_command_with_attempt+0xb0>
 800c2be:	6839      	ldr	r1, [r7, #0]
 800c2c0:	69b8      	ldr	r0, [r7, #24]
 800c2c2:	f000 f999 	bl	800c5f8 <strstr>
 800c2c6:	4603      	mov	r3, r0
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d109      	bne.n	800c2e0 <at_send_command_with_attempt+0xc4>
 800c2cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d012      	beq.n	800c2f8 <at_send_command_with_attempt+0xdc>
          (true_str_2 && strstr(resp, true_str_2))) &&
 800c2d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c2d4:	69b8      	ldr	r0, [r7, #24]
 800c2d6:	f000 f98f 	bl	800c5f8 <strstr>
 800c2da:	4603      	mov	r3, r0
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	d00b      	beq.n	800c2f8 <at_send_command_with_attempt+0xdc>
 800c2e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	d006      	beq.n	800c2f4 <at_send_command_with_attempt+0xd8>
         (!false_str || strstr(resp, false_str) == NULL) )
 800c2e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c2e8:	69b8      	ldr	r0, [r7, #24]
 800c2ea:	f000 f985 	bl	800c5f8 <strstr>
 800c2ee:	4603      	mov	r3, r0
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	d101      	bne.n	800c2f8 <at_send_command_with_attempt+0xdc>
    {
        return 0;
 800c2f4:	2300      	movs	r3, #0
 800c2f6:	e001      	b.n	800c2fc <at_send_command_with_attempt+0xe0>
    }

    return -1; // Failed all attempts
 800c2f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800c2fc:	4618      	mov	r0, r3
 800c2fe:	3720      	adds	r7, #32
 800c300:	46bd      	mov	sp, r7
 800c302:	bd80      	pop	{r7, pc}

0800c304 <manager_init>:
uint64_t prev_imu_timer = 0;
uint64_t prev_temperature_timer = 0;
uint64_t prev_send_timer = 0;

void manager_init(void)
{
 800c304:	b580      	push	{r7, lr}
 800c306:	af00      	add	r7, sp, #0
	//CNSS
	//cnss_init();
	//IMU
	//imu_init();
	//NB_IoT
	nb_iot_init();
 800c308:	f000 f856 	bl	800c3b8 <nb_iot_init>
	//SD_CARD
	//sd_card_init();

}
 800c30c:	bf00      	nop
 800c30e:	bd80      	pop	{r7, pc}

0800c310 <manager_update>:
void manager_update(void)
{
 800c310:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c314:	af00      	add	r7, sp, #0
	current_time = extended_tick;
 800c316:	4e23      	ldr	r6, [pc, #140]	@ (800c3a4 <manager_update+0x94>)
 800c318:	e9d6 8900 	ldrd	r8, r9, [r6]
 800c31c:	4e22      	ldr	r6, [pc, #136]	@ (800c3a8 <manager_update+0x98>)
 800c31e:	e9c6 8900 	strd	r8, r9, [r6]

	if (current_time - prev_imu_timer >= IMU_SAMPLE_PERIOD_UC)
 800c322:	4e21      	ldr	r6, [pc, #132]	@ (800c3a8 <manager_update+0x98>)
 800c324:	e9d6 ab00 	ldrd	sl, fp, [r6]
 800c328:	4e20      	ldr	r6, [pc, #128]	@ (800c3ac <manager_update+0x9c>)
 800c32a:	e9d6 8900 	ldrd	r8, r9, [r6]
 800c32e:	ebba 0408 	subs.w	r4, sl, r8
 800c332:	eb6b 0509 	sbc.w	r5, fp, r9
 800c336:	f241 3688 	movw	r6, #5000	@ 0x1388
 800c33a:	42b4      	cmp	r4, r6
 800c33c:	f175 0400 	sbcs.w	r4, r5, #0
 800c340:	d305      	bcc.n	800c34e <manager_update+0x3e>
	{
		//IMU
		//imu_update(); //not tested
		prev_imu_timer = current_time;
 800c342:	4c19      	ldr	r4, [pc, #100]	@ (800c3a8 <manager_update+0x98>)
 800c344:	e9d4 4500 	ldrd	r4, r5, [r4]
 800c348:	4e18      	ldr	r6, [pc, #96]	@ (800c3ac <manager_update+0x9c>)
 800c34a:	e9c6 4500 	strd	r4, r5, [r6]
	}

	if (current_time - prev_temperature_timer >= TEMP_SAMPLE_PERIOD_UC)
 800c34e:	4c16      	ldr	r4, [pc, #88]	@ (800c3a8 <manager_update+0x98>)
 800c350:	e9d4 8900 	ldrd	r8, r9, [r4]
 800c354:	4c16      	ldr	r4, [pc, #88]	@ (800c3b0 <manager_update+0xa0>)
 800c356:	e9d4 4500 	ldrd	r4, r5, [r4]
 800c35a:	ebb8 0004 	subs.w	r0, r8, r4
 800c35e:	eb69 0105 	sbc.w	r1, r9, r5
 800c362:	f241 3488 	movw	r4, #5000	@ 0x1388
 800c366:	42a0      	cmp	r0, r4
 800c368:	f171 0100 	sbcs.w	r1, r1, #0
 800c36c:	d305      	bcc.n	800c37a <manager_update+0x6a>
	{
		//Temperature
		//temperature_update();
		prev_temperature_timer = current_time;
 800c36e:	490e      	ldr	r1, [pc, #56]	@ (800c3a8 <manager_update+0x98>)
 800c370:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c374:	4c0e      	ldr	r4, [pc, #56]	@ (800c3b0 <manager_update+0xa0>)
 800c376:	e9c4 0100 	strd	r0, r1, [r4]
	}

	if (current_time - prev_send_timer >= SEND_SAMPLE_PERIOD_UC)
 800c37a:	490b      	ldr	r1, [pc, #44]	@ (800c3a8 <manager_update+0x98>)
 800c37c:	e9d1 4500 	ldrd	r4, r5, [r1]
 800c380:	490c      	ldr	r1, [pc, #48]	@ (800c3b4 <manager_update+0xa4>)
 800c382:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c386:	1a22      	subs	r2, r4, r0
 800c388:	eb65 0301 	sbc.w	r3, r5, r1
 800c38c:	f242 7110 	movw	r1, #10000	@ 0x2710
 800c390:	428a      	cmp	r2, r1
 800c392:	f173 0300 	sbcs.w	r3, r3, #0
 800c396:	d301      	bcc.n	800c39c <manager_update+0x8c>
		//Batteries
		//battery_update(); //verified
		//CNSS
		//cnss_update(); //working but not tested
		//NB_IoT
		nb_iot_update(); //not working
 800c398:	f000 f8fc 	bl	800c594 <nb_iot_update>
		//update_package_data();
		//sd_card_update();
		//prev_send_timer = current_time;
	}
	//HAL_Delay(1000);
}
 800c39c:	bf00      	nop
 800c39e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3a2:	bf00      	nop
 800c3a4:	240001b0 	.word	0x240001b0
 800c3a8:	24000360 	.word	0x24000360
 800c3ac:	24000368 	.word	0x24000368
 800c3b0:	24000370 	.word	0x24000370
 800c3b4:	24000378 	.word	0x24000378

0800c3b8 <nb_iot_init>:
 */

#include "nb_iot_behavior.h"

void nb_iot_init (void)
{
 800c3b8:	b580      	push	{r7, lr}
 800c3ba:	b094      	sub	sp, #80	@ 0x50
 800c3bc:	af04      	add	r7, sp, #16
	#ifdef __DEBUG_AT_COMMANDS__
	HAL_UART_Transmit_IT(DEBUG_UART, MOBILE_COMMS_INIT_MSG, sizeof MOBILE_COMMS_INIT_MSG);
 800c3be:	2216      	movs	r2, #22
 800c3c0:	4958      	ldr	r1, [pc, #352]	@ (800c524 <nb_iot_init+0x16c>)
 800c3c2:	4859      	ldr	r0, [pc, #356]	@ (800c528 <nb_iot_init+0x170>)
 800c3c4:	f7fd f810 	bl	80093e8 <HAL_UART_Transmit_IT>
	#endif

	//----------------------------------------
	// 1. COMMUNICATIONS INITIALIZATION
	//----------------------------------------
	at_send_command(
 800c3c8:	2220      	movs	r2, #32
 800c3ca:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800c3ce:	4857      	ldr	r0, [pc, #348]	@ (800c52c <nb_iot_init+0x174>)
 800c3d0:	f7ff fee4 	bl	800c19c <at_send_command>
			AT_CMD_LTE_ONLY,
			AT_CMD_LTE_ONLY_TIMEOUT,
			AT_CMD_LTE_ONLY_RETURN_SIZE);
	at_send_command(
 800c3d4:	2220      	movs	r2, #32
 800c3d6:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800c3da:	4855      	ldr	r0, [pc, #340]	@ (800c530 <nb_iot_init+0x178>)
 800c3dc:	f7ff fede 	bl	800c19c <at_send_command>
			AT_CMD_CAT_M_NB_AUTO,
			AT_CMD_CAT_M_NB_AUTO_TIMEOUT,
			AT_CMD_CAT_M_NB_AUTO_RETURN_SIZE);
	at_send_command(
 800c3e0:	2240      	movs	r2, #64	@ 0x40
 800c3e2:	f241 3188 	movw	r1, #5000	@ 0x1388
 800c3e6:	4853      	ldr	r0, [pc, #332]	@ (800c534 <nb_iot_init+0x17c>)
 800c3e8:	f7ff fed8 	bl	800c19c <at_send_command>
			AT_CMD_ATTACH_NETWORK,
			AT_CMD_ATTACH_NETWORK_TIMEOUT,
			AT_CMD_ATTACH_NETWORK_RETURN_SIZE);

	at_send_command_with_attempt(
 800c3ec:	230a      	movs	r3, #10
 800c3ee:	9302      	str	r3, [sp, #8]
 800c3f0:	4b51      	ldr	r3, [pc, #324]	@ (800c538 <nb_iot_init+0x180>)
 800c3f2:	9301      	str	r3, [sp, #4]
 800c3f4:	2300      	movs	r3, #0
 800c3f6:	9300      	str	r3, [sp, #0]
 800c3f8:	4b50      	ldr	r3, [pc, #320]	@ (800c53c <nb_iot_init+0x184>)
 800c3fa:	2240      	movs	r2, #64	@ 0x40
 800c3fc:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 800c400:	484f      	ldr	r0, [pc, #316]	@ (800c540 <nb_iot_init+0x188>)
 800c402:	f7ff ff0b 	bl	800c21c <at_send_command_with_attempt>
	//----------------------------------------
	// 2. PDP CONTEXT CONFIGURATION
	//----------------------------------------
	char temp_buffer[64];

	sprintf(temp_buffer,AT_CMD_SET_APN,SIMBASE_APN);
 800c406:	463b      	mov	r3, r7
 800c408:	4a4e      	ldr	r2, [pc, #312]	@ (800c544 <nb_iot_init+0x18c>)
 800c40a:	494f      	ldr	r1, [pc, #316]	@ (800c548 <nb_iot_init+0x190>)
 800c40c:	4618      	mov	r0, r3
 800c40e:	f000 f8c9 	bl	800c5a4 <siprintf>
	at_send_command(
 800c412:	463b      	mov	r3, r7
 800c414:	2220      	movs	r2, #32
 800c416:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800c41a:	4618      	mov	r0, r3
 800c41c:	f7ff febe 	bl	800c19c <at_send_command>
			temp_buffer,
			AT_CMD_SET_APN_TIMEOUT,
			AT_CMD_SET_APN_RETURN_SIZE);

	at_send_command(
 800c420:	2280      	movs	r2, #128	@ 0x80
 800c422:	f241 3188 	movw	r1, #5000	@ 0x1388
 800c426:	4849      	ldr	r0, [pc, #292]	@ (800c54c <nb_iot_init+0x194>)
 800c428:	f7ff feb8 	bl	800c19c <at_send_command>
			AT_CMD_ACTIVATE_CONTEXT,
			AT_CMD_ACTIVATE_CONTEXT_TIMEOUT,
			AT_CMD_ACTIVATE_CONTEXT_RETURN_SIZE);
	at_send_command(
 800c42c:	2240      	movs	r2, #64	@ 0x40
 800c42e:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800c432:	4847      	ldr	r0, [pc, #284]	@ (800c550 <nb_iot_init+0x198>)
 800c434:	f7ff feb2 	bl	800c19c <at_send_command>
			AT_CMD_CONTEXT_STATUS,
			AT_CMD_CONTEXT_STATUS_TIMEOUT,
			AT_CMD_CONTEXT_STATUS_RETURN_SIZE);

	at_send_command_with_attempt(
 800c438:	230a      	movs	r3, #10
 800c43a:	9302      	str	r3, [sp, #8]
 800c43c:	4b3e      	ldr	r3, [pc, #248]	@ (800c538 <nb_iot_init+0x180>)
 800c43e:	9301      	str	r3, [sp, #4]
 800c440:	2300      	movs	r3, #0
 800c442:	9300      	str	r3, [sp, #0]
 800c444:	4b43      	ldr	r3, [pc, #268]	@ (800c554 <nb_iot_init+0x19c>)
 800c446:	2240      	movs	r2, #64	@ 0x40
 800c448:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800c44c:	4840      	ldr	r0, [pc, #256]	@ (800c550 <nb_iot_init+0x198>)
 800c44e:	f7ff fee5 	bl	800c21c <at_send_command_with_attempt>
			AT_CMD_CONTEXT_STATUS_MAX_ATTEMPTS);

	//----------------------------------------
	// 3. SSL CONFIGURATION
	//----------------------------------------
	at_send_command(
 800c452:	2220      	movs	r2, #32
 800c454:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800c458:	483f      	ldr	r0, [pc, #252]	@ (800c558 <nb_iot_init+0x1a0>)
 800c45a:	f7ff fe9f 	bl	800c19c <at_send_command>
			AT_CMD_SSL_PROFILE,
			AT_CMD_SSL_PROFILE_TIMEOUT,
			AT_CMD_SSL_PROFILE_RETURN_SIZE);
	at_send_command(
 800c45e:	2220      	movs	r2, #32
 800c460:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800c464:	483d      	ldr	r0, [pc, #244]	@ (800c55c <nb_iot_init+0x1a4>)
 800c466:	f7ff fe99 	bl	800c19c <at_send_command>
			AT_CMD_SSL_VERSION,
			AT_CMD_SSL_VERSION_TIMEOUT,
			AT_CMD_SSL_VERSION_RETURN_SIZE);


	sprintf(temp_buffer,AT_CMD_SSL_SNI,HOST_URL);
 800c46a:	463b      	mov	r3, r7
 800c46c:	4a3c      	ldr	r2, [pc, #240]	@ (800c560 <nb_iot_init+0x1a8>)
 800c46e:	493d      	ldr	r1, [pc, #244]	@ (800c564 <nb_iot_init+0x1ac>)
 800c470:	4618      	mov	r0, r3
 800c472:	f000 f897 	bl	800c5a4 <siprintf>
	at_send_command(
 800c476:	463b      	mov	r3, r7
 800c478:	2240      	movs	r2, #64	@ 0x40
 800c47a:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 800c47e:	4618      	mov	r0, r3
 800c480:	f7ff fe8c 	bl	800c19c <at_send_command>

	//----------------------------------------
	// 4. HTTP CONFIGURATION
	//----------------------------------------

	sprintf(temp_buffer,AT_CMD_HTTP_URL,HOST_URL);
 800c484:	463b      	mov	r3, r7
 800c486:	4a36      	ldr	r2, [pc, #216]	@ (800c560 <nb_iot_init+0x1a8>)
 800c488:	4937      	ldr	r1, [pc, #220]	@ (800c568 <nb_iot_init+0x1b0>)
 800c48a:	4618      	mov	r0, r3
 800c48c:	f000 f88a 	bl	800c5a4 <siprintf>
	at_send_command(
 800c490:	463b      	mov	r3, r7
 800c492:	2240      	movs	r2, #64	@ 0x40
 800c494:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800c498:	4618      	mov	r0, r3
 800c49a:	f7ff fe7f 	bl	800c19c <at_send_command>
			temp_buffer,
			AT_CMD_HTTP_URL_TIMEOUT,
			AT_CMD_HTTP_URL_RETURN_SIZE);
	at_send_command(
 800c49e:	2220      	movs	r2, #32
 800c4a0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800c4a4:	4831      	ldr	r0, [pc, #196]	@ (800c56c <nb_iot_init+0x1b4>)
 800c4a6:	f7ff fe79 	bl	800c19c <at_send_command>
			AT_CMD_HTTP_BODYLEN,
			AT_CMD_HTTP_BODYLEN_TIMEOUT,
			AT_CMD_HTTP_BODYLEN_RETURN_SIZE);
	at_send_command(
 800c4aa:	2220      	movs	r2, #32
 800c4ac:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800c4b0:	482f      	ldr	r0, [pc, #188]	@ (800c570 <nb_iot_init+0x1b8>)
 800c4b2:	f7ff fe73 	bl	800c19c <at_send_command>
			AT_CMD_HTTP_HEADERLEN,
			AT_CMD_HTTP_HEADERLEN_TIMEOUT,
			AT_CMD_HTTP_HEADERLEN_RETURN_SIZE);
	at_send_command(
 800c4b6:	2220      	movs	r2, #32
 800c4b8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800c4bc:	482d      	ldr	r0, [pc, #180]	@ (800c574 <nb_iot_init+0x1bc>)
 800c4be:	f7ff fe6d 	bl	800c19c <at_send_command>


	//----------------------------------------
	// 5. HTTP REQUEST
	//----------------------------------------
	sprintf(temp_buffer,AT_CMD_HTTP_REQUEST,HOST_URL_PATH);
 800c4c2:	463b      	mov	r3, r7
 800c4c4:	4a2c      	ldr	r2, [pc, #176]	@ (800c578 <nb_iot_init+0x1c0>)
 800c4c6:	492d      	ldr	r1, [pc, #180]	@ (800c57c <nb_iot_init+0x1c4>)
 800c4c8:	4618      	mov	r0, r3
 800c4ca:	f000 f86b 	bl	800c5a4 <siprintf>
	sprintf(temp_buffer,temp_buffer,"MSG");
 800c4ce:	4639      	mov	r1, r7
 800c4d0:	463b      	mov	r3, r7
 800c4d2:	4a2b      	ldr	r2, [pc, #172]	@ (800c580 <nb_iot_init+0x1c8>)
 800c4d4:	4618      	mov	r0, r3
 800c4d6:	f000 f865 	bl	800c5a4 <siprintf>
	at_send_command(
 800c4da:	463b      	mov	r3, r7
 800c4dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c4e0:	f643 2198 	movw	r1, #15000	@ 0x3a98
 800c4e4:	4618      	mov	r0, r3
 800c4e6:	f7ff fe59 	bl	800c19c <at_send_command>
			temp_buffer,
			AT_CMD_HTTP_REQUEST_TIMEOUT,
			AT_CMD_HTTP_REQUEST_RETURN_SIZE);
	at_send_command(
 800c4ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800c4ee:	f241 3188 	movw	r1, #5000	@ 0x1388
 800c4f2:	4824      	ldr	r0, [pc, #144]	@ (800c584 <nb_iot_init+0x1cc>)
 800c4f4:	f7ff fe52 	bl	800c19c <at_send_command>
			AT_CMD_HTTP_READ,
			AT_CMD_HTTP_READ_TIMEOUT,
			AT_CMD_HTTP_READ_RETURN_SIZE);
	at_send_command(
 800c4f8:	2220      	movs	r2, #32
 800c4fa:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800c4fe:	4822      	ldr	r0, [pc, #136]	@ (800c588 <nb_iot_init+0x1d0>)
 800c500:	f7ff fe4c 	bl	800c19c <at_send_command>


	//----------------------------------------
	// 6. CLEANUP / SHUTDOWN
	//----------------------------------------
	at_send_command(
 800c504:	2220      	movs	r2, #32
 800c506:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800c50a:	4820      	ldr	r0, [pc, #128]	@ (800c58c <nb_iot_init+0x1d4>)
 800c50c:	f7ff fe46 	bl	800c19c <at_send_command>
			AT_CMD_DEACTIVATE_CONTEXT,
			AT_CMD_DEACTIVATE_CONTEXT_TIMEOUT,
			AT_CMD_DEACTIVATE_CONTEXT_RETURN_SIZE);

	#ifdef __DEBUG_AT_COMMANDS__
	HAL_UART_Transmit_IT(DEBUG_UART, MOBILE_COMMS_END_INIT_MSG, sizeof MOBILE_COMMS_END_INIT_MSG);
 800c510:	221a      	movs	r2, #26
 800c512:	491f      	ldr	r1, [pc, #124]	@ (800c590 <nb_iot_init+0x1d8>)
 800c514:	4804      	ldr	r0, [pc, #16]	@ (800c528 <nb_iot_init+0x170>)
 800c516:	f7fc ff67 	bl	80093e8 <HAL_UART_Transmit_IT>
	#endif
}
 800c51a:	bf00      	nop
 800c51c:	3740      	adds	r7, #64	@ 0x40
 800c51e:	46bd      	mov	sp, r7
 800c520:	bd80      	pop	{r7, pc}
 800c522:	bf00      	nop
 800c524:	0800cf44 	.word	0x0800cf44
 800c528:	24000250 	.word	0x24000250
 800c52c:	0800cf5c 	.word	0x0800cf5c
 800c530:	0800cf6c 	.word	0x0800cf6c
 800c534:	0800cf7c 	.word	0x0800cf7c
 800c538:	0800cfa0 	.word	0x0800cfa0
 800c53c:	0800cf8c 	.word	0x0800cf8c
 800c540:	0800cf90 	.word	0x0800cf90
 800c544:	0800cfac 	.word	0x0800cfac
 800c548:	0800cfb4 	.word	0x0800cfb4
 800c54c:	0800cfd0 	.word	0x0800cfd0
 800c550:	0800cfe4 	.word	0x0800cfe4
 800c554:	0800cff4 	.word	0x0800cff4
 800c558:	0800d000 	.word	0x0800d000
 800c55c:	0800d014 	.word	0x0800d014
 800c560:	0800d034 	.word	0x0800d034
 800c564:	0800d040 	.word	0x0800d040
 800c568:	0800d05c 	.word	0x0800d05c
 800c56c:	0800d080 	.word	0x0800d080
 800c570:	0800d0a0 	.word	0x0800d0a0
 800c574:	0800d0c0 	.word	0x0800d0c0
 800c578:	0800d0dc 	.word	0x0800d0dc
 800c57c:	0800d0f4 	.word	0x0800d0f4
 800c580:	0800d108 	.word	0x0800d108
 800c584:	0800d10c 	.word	0x0800d10c
 800c588:	0800d120 	.word	0x0800d120
 800c58c:	0800d130 	.word	0x0800d130
 800c590:	0800d140 	.word	0x0800d140

0800c594 <nb_iot_update>:

void nb_iot_update (void)
{
 800c594:	b580      	push	{r7, lr}
 800c596:	af00      	add	r7, sp, #0

	HAL_Delay(1000);
 800c598:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800c59c:	f7f4 ffe4 	bl	8001568 <HAL_Delay>
}
 800c5a0:	bf00      	nop
 800c5a2:	bd80      	pop	{r7, pc}

0800c5a4 <siprintf>:
 800c5a4:	b40e      	push	{r1, r2, r3}
 800c5a6:	b510      	push	{r4, lr}
 800c5a8:	b09d      	sub	sp, #116	@ 0x74
 800c5aa:	ab1f      	add	r3, sp, #124	@ 0x7c
 800c5ac:	9002      	str	r0, [sp, #8]
 800c5ae:	9006      	str	r0, [sp, #24]
 800c5b0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c5b4:	480a      	ldr	r0, [pc, #40]	@ (800c5e0 <siprintf+0x3c>)
 800c5b6:	9107      	str	r1, [sp, #28]
 800c5b8:	9104      	str	r1, [sp, #16]
 800c5ba:	490a      	ldr	r1, [pc, #40]	@ (800c5e4 <siprintf+0x40>)
 800c5bc:	f853 2b04 	ldr.w	r2, [r3], #4
 800c5c0:	9105      	str	r1, [sp, #20]
 800c5c2:	2400      	movs	r4, #0
 800c5c4:	a902      	add	r1, sp, #8
 800c5c6:	6800      	ldr	r0, [r0, #0]
 800c5c8:	9301      	str	r3, [sp, #4]
 800c5ca:	941b      	str	r4, [sp, #108]	@ 0x6c
 800c5cc:	f000 f9aa 	bl	800c924 <_svfiprintf_r>
 800c5d0:	9b02      	ldr	r3, [sp, #8]
 800c5d2:	701c      	strb	r4, [r3, #0]
 800c5d4:	b01d      	add	sp, #116	@ 0x74
 800c5d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c5da:	b003      	add	sp, #12
 800c5dc:	4770      	bx	lr
 800c5de:	bf00      	nop
 800c5e0:	24000010 	.word	0x24000010
 800c5e4:	ffff0208 	.word	0xffff0208

0800c5e8 <memset>:
 800c5e8:	4402      	add	r2, r0
 800c5ea:	4603      	mov	r3, r0
 800c5ec:	4293      	cmp	r3, r2
 800c5ee:	d100      	bne.n	800c5f2 <memset+0xa>
 800c5f0:	4770      	bx	lr
 800c5f2:	f803 1b01 	strb.w	r1, [r3], #1
 800c5f6:	e7f9      	b.n	800c5ec <memset+0x4>

0800c5f8 <strstr>:
 800c5f8:	780a      	ldrb	r2, [r1, #0]
 800c5fa:	b570      	push	{r4, r5, r6, lr}
 800c5fc:	b96a      	cbnz	r2, 800c61a <strstr+0x22>
 800c5fe:	bd70      	pop	{r4, r5, r6, pc}
 800c600:	429a      	cmp	r2, r3
 800c602:	d109      	bne.n	800c618 <strstr+0x20>
 800c604:	460c      	mov	r4, r1
 800c606:	4605      	mov	r5, r0
 800c608:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d0f6      	beq.n	800c5fe <strstr+0x6>
 800c610:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800c614:	429e      	cmp	r6, r3
 800c616:	d0f7      	beq.n	800c608 <strstr+0x10>
 800c618:	3001      	adds	r0, #1
 800c61a:	7803      	ldrb	r3, [r0, #0]
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d1ef      	bne.n	800c600 <strstr+0x8>
 800c620:	4618      	mov	r0, r3
 800c622:	e7ec      	b.n	800c5fe <strstr+0x6>

0800c624 <__errno>:
 800c624:	4b01      	ldr	r3, [pc, #4]	@ (800c62c <__errno+0x8>)
 800c626:	6818      	ldr	r0, [r3, #0]
 800c628:	4770      	bx	lr
 800c62a:	bf00      	nop
 800c62c:	24000010 	.word	0x24000010

0800c630 <__libc_init_array>:
 800c630:	b570      	push	{r4, r5, r6, lr}
 800c632:	4d0d      	ldr	r5, [pc, #52]	@ (800c668 <__libc_init_array+0x38>)
 800c634:	4c0d      	ldr	r4, [pc, #52]	@ (800c66c <__libc_init_array+0x3c>)
 800c636:	1b64      	subs	r4, r4, r5
 800c638:	10a4      	asrs	r4, r4, #2
 800c63a:	2600      	movs	r6, #0
 800c63c:	42a6      	cmp	r6, r4
 800c63e:	d109      	bne.n	800c654 <__libc_init_array+0x24>
 800c640:	4d0b      	ldr	r5, [pc, #44]	@ (800c670 <__libc_init_array+0x40>)
 800c642:	4c0c      	ldr	r4, [pc, #48]	@ (800c674 <__libc_init_array+0x44>)
 800c644:	f000 fc64 	bl	800cf10 <_init>
 800c648:	1b64      	subs	r4, r4, r5
 800c64a:	10a4      	asrs	r4, r4, #2
 800c64c:	2600      	movs	r6, #0
 800c64e:	42a6      	cmp	r6, r4
 800c650:	d105      	bne.n	800c65e <__libc_init_array+0x2e>
 800c652:	bd70      	pop	{r4, r5, r6, pc}
 800c654:	f855 3b04 	ldr.w	r3, [r5], #4
 800c658:	4798      	blx	r3
 800c65a:	3601      	adds	r6, #1
 800c65c:	e7ee      	b.n	800c63c <__libc_init_array+0xc>
 800c65e:	f855 3b04 	ldr.w	r3, [r5], #4
 800c662:	4798      	blx	r3
 800c664:	3601      	adds	r6, #1
 800c666:	e7f2      	b.n	800c64e <__libc_init_array+0x1e>
 800c668:	0800d1e4 	.word	0x0800d1e4
 800c66c:	0800d1e4 	.word	0x0800d1e4
 800c670:	0800d1e4 	.word	0x0800d1e4
 800c674:	0800d1e8 	.word	0x0800d1e8

0800c678 <__retarget_lock_acquire_recursive>:
 800c678:	4770      	bx	lr

0800c67a <__retarget_lock_release_recursive>:
 800c67a:	4770      	bx	lr

0800c67c <_free_r>:
 800c67c:	b538      	push	{r3, r4, r5, lr}
 800c67e:	4605      	mov	r5, r0
 800c680:	2900      	cmp	r1, #0
 800c682:	d041      	beq.n	800c708 <_free_r+0x8c>
 800c684:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c688:	1f0c      	subs	r4, r1, #4
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	bfb8      	it	lt
 800c68e:	18e4      	addlt	r4, r4, r3
 800c690:	f000 f8e0 	bl	800c854 <__malloc_lock>
 800c694:	4a1d      	ldr	r2, [pc, #116]	@ (800c70c <_free_r+0x90>)
 800c696:	6813      	ldr	r3, [r2, #0]
 800c698:	b933      	cbnz	r3, 800c6a8 <_free_r+0x2c>
 800c69a:	6063      	str	r3, [r4, #4]
 800c69c:	6014      	str	r4, [r2, #0]
 800c69e:	4628      	mov	r0, r5
 800c6a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c6a4:	f000 b8dc 	b.w	800c860 <__malloc_unlock>
 800c6a8:	42a3      	cmp	r3, r4
 800c6aa:	d908      	bls.n	800c6be <_free_r+0x42>
 800c6ac:	6820      	ldr	r0, [r4, #0]
 800c6ae:	1821      	adds	r1, r4, r0
 800c6b0:	428b      	cmp	r3, r1
 800c6b2:	bf01      	itttt	eq
 800c6b4:	6819      	ldreq	r1, [r3, #0]
 800c6b6:	685b      	ldreq	r3, [r3, #4]
 800c6b8:	1809      	addeq	r1, r1, r0
 800c6ba:	6021      	streq	r1, [r4, #0]
 800c6bc:	e7ed      	b.n	800c69a <_free_r+0x1e>
 800c6be:	461a      	mov	r2, r3
 800c6c0:	685b      	ldr	r3, [r3, #4]
 800c6c2:	b10b      	cbz	r3, 800c6c8 <_free_r+0x4c>
 800c6c4:	42a3      	cmp	r3, r4
 800c6c6:	d9fa      	bls.n	800c6be <_free_r+0x42>
 800c6c8:	6811      	ldr	r1, [r2, #0]
 800c6ca:	1850      	adds	r0, r2, r1
 800c6cc:	42a0      	cmp	r0, r4
 800c6ce:	d10b      	bne.n	800c6e8 <_free_r+0x6c>
 800c6d0:	6820      	ldr	r0, [r4, #0]
 800c6d2:	4401      	add	r1, r0
 800c6d4:	1850      	adds	r0, r2, r1
 800c6d6:	4283      	cmp	r3, r0
 800c6d8:	6011      	str	r1, [r2, #0]
 800c6da:	d1e0      	bne.n	800c69e <_free_r+0x22>
 800c6dc:	6818      	ldr	r0, [r3, #0]
 800c6de:	685b      	ldr	r3, [r3, #4]
 800c6e0:	6053      	str	r3, [r2, #4]
 800c6e2:	4408      	add	r0, r1
 800c6e4:	6010      	str	r0, [r2, #0]
 800c6e6:	e7da      	b.n	800c69e <_free_r+0x22>
 800c6e8:	d902      	bls.n	800c6f0 <_free_r+0x74>
 800c6ea:	230c      	movs	r3, #12
 800c6ec:	602b      	str	r3, [r5, #0]
 800c6ee:	e7d6      	b.n	800c69e <_free_r+0x22>
 800c6f0:	6820      	ldr	r0, [r4, #0]
 800c6f2:	1821      	adds	r1, r4, r0
 800c6f4:	428b      	cmp	r3, r1
 800c6f6:	bf04      	itt	eq
 800c6f8:	6819      	ldreq	r1, [r3, #0]
 800c6fa:	685b      	ldreq	r3, [r3, #4]
 800c6fc:	6063      	str	r3, [r4, #4]
 800c6fe:	bf04      	itt	eq
 800c700:	1809      	addeq	r1, r1, r0
 800c702:	6021      	streq	r1, [r4, #0]
 800c704:	6054      	str	r4, [r2, #4]
 800c706:	e7ca      	b.n	800c69e <_free_r+0x22>
 800c708:	bd38      	pop	{r3, r4, r5, pc}
 800c70a:	bf00      	nop
 800c70c:	240004c4 	.word	0x240004c4

0800c710 <sbrk_aligned>:
 800c710:	b570      	push	{r4, r5, r6, lr}
 800c712:	4e0f      	ldr	r6, [pc, #60]	@ (800c750 <sbrk_aligned+0x40>)
 800c714:	460c      	mov	r4, r1
 800c716:	6831      	ldr	r1, [r6, #0]
 800c718:	4605      	mov	r5, r0
 800c71a:	b911      	cbnz	r1, 800c722 <sbrk_aligned+0x12>
 800c71c:	f000 fba4 	bl	800ce68 <_sbrk_r>
 800c720:	6030      	str	r0, [r6, #0]
 800c722:	4621      	mov	r1, r4
 800c724:	4628      	mov	r0, r5
 800c726:	f000 fb9f 	bl	800ce68 <_sbrk_r>
 800c72a:	1c43      	adds	r3, r0, #1
 800c72c:	d103      	bne.n	800c736 <sbrk_aligned+0x26>
 800c72e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800c732:	4620      	mov	r0, r4
 800c734:	bd70      	pop	{r4, r5, r6, pc}
 800c736:	1cc4      	adds	r4, r0, #3
 800c738:	f024 0403 	bic.w	r4, r4, #3
 800c73c:	42a0      	cmp	r0, r4
 800c73e:	d0f8      	beq.n	800c732 <sbrk_aligned+0x22>
 800c740:	1a21      	subs	r1, r4, r0
 800c742:	4628      	mov	r0, r5
 800c744:	f000 fb90 	bl	800ce68 <_sbrk_r>
 800c748:	3001      	adds	r0, #1
 800c74a:	d1f2      	bne.n	800c732 <sbrk_aligned+0x22>
 800c74c:	e7ef      	b.n	800c72e <sbrk_aligned+0x1e>
 800c74e:	bf00      	nop
 800c750:	240004c0 	.word	0x240004c0

0800c754 <_malloc_r>:
 800c754:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c758:	1ccd      	adds	r5, r1, #3
 800c75a:	f025 0503 	bic.w	r5, r5, #3
 800c75e:	3508      	adds	r5, #8
 800c760:	2d0c      	cmp	r5, #12
 800c762:	bf38      	it	cc
 800c764:	250c      	movcc	r5, #12
 800c766:	2d00      	cmp	r5, #0
 800c768:	4606      	mov	r6, r0
 800c76a:	db01      	blt.n	800c770 <_malloc_r+0x1c>
 800c76c:	42a9      	cmp	r1, r5
 800c76e:	d904      	bls.n	800c77a <_malloc_r+0x26>
 800c770:	230c      	movs	r3, #12
 800c772:	6033      	str	r3, [r6, #0]
 800c774:	2000      	movs	r0, #0
 800c776:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c77a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c850 <_malloc_r+0xfc>
 800c77e:	f000 f869 	bl	800c854 <__malloc_lock>
 800c782:	f8d8 3000 	ldr.w	r3, [r8]
 800c786:	461c      	mov	r4, r3
 800c788:	bb44      	cbnz	r4, 800c7dc <_malloc_r+0x88>
 800c78a:	4629      	mov	r1, r5
 800c78c:	4630      	mov	r0, r6
 800c78e:	f7ff ffbf 	bl	800c710 <sbrk_aligned>
 800c792:	1c43      	adds	r3, r0, #1
 800c794:	4604      	mov	r4, r0
 800c796:	d158      	bne.n	800c84a <_malloc_r+0xf6>
 800c798:	f8d8 4000 	ldr.w	r4, [r8]
 800c79c:	4627      	mov	r7, r4
 800c79e:	2f00      	cmp	r7, #0
 800c7a0:	d143      	bne.n	800c82a <_malloc_r+0xd6>
 800c7a2:	2c00      	cmp	r4, #0
 800c7a4:	d04b      	beq.n	800c83e <_malloc_r+0xea>
 800c7a6:	6823      	ldr	r3, [r4, #0]
 800c7a8:	4639      	mov	r1, r7
 800c7aa:	4630      	mov	r0, r6
 800c7ac:	eb04 0903 	add.w	r9, r4, r3
 800c7b0:	f000 fb5a 	bl	800ce68 <_sbrk_r>
 800c7b4:	4581      	cmp	r9, r0
 800c7b6:	d142      	bne.n	800c83e <_malloc_r+0xea>
 800c7b8:	6821      	ldr	r1, [r4, #0]
 800c7ba:	1a6d      	subs	r5, r5, r1
 800c7bc:	4629      	mov	r1, r5
 800c7be:	4630      	mov	r0, r6
 800c7c0:	f7ff ffa6 	bl	800c710 <sbrk_aligned>
 800c7c4:	3001      	adds	r0, #1
 800c7c6:	d03a      	beq.n	800c83e <_malloc_r+0xea>
 800c7c8:	6823      	ldr	r3, [r4, #0]
 800c7ca:	442b      	add	r3, r5
 800c7cc:	6023      	str	r3, [r4, #0]
 800c7ce:	f8d8 3000 	ldr.w	r3, [r8]
 800c7d2:	685a      	ldr	r2, [r3, #4]
 800c7d4:	bb62      	cbnz	r2, 800c830 <_malloc_r+0xdc>
 800c7d6:	f8c8 7000 	str.w	r7, [r8]
 800c7da:	e00f      	b.n	800c7fc <_malloc_r+0xa8>
 800c7dc:	6822      	ldr	r2, [r4, #0]
 800c7de:	1b52      	subs	r2, r2, r5
 800c7e0:	d420      	bmi.n	800c824 <_malloc_r+0xd0>
 800c7e2:	2a0b      	cmp	r2, #11
 800c7e4:	d917      	bls.n	800c816 <_malloc_r+0xc2>
 800c7e6:	1961      	adds	r1, r4, r5
 800c7e8:	42a3      	cmp	r3, r4
 800c7ea:	6025      	str	r5, [r4, #0]
 800c7ec:	bf18      	it	ne
 800c7ee:	6059      	strne	r1, [r3, #4]
 800c7f0:	6863      	ldr	r3, [r4, #4]
 800c7f2:	bf08      	it	eq
 800c7f4:	f8c8 1000 	streq.w	r1, [r8]
 800c7f8:	5162      	str	r2, [r4, r5]
 800c7fa:	604b      	str	r3, [r1, #4]
 800c7fc:	4630      	mov	r0, r6
 800c7fe:	f000 f82f 	bl	800c860 <__malloc_unlock>
 800c802:	f104 000b 	add.w	r0, r4, #11
 800c806:	1d23      	adds	r3, r4, #4
 800c808:	f020 0007 	bic.w	r0, r0, #7
 800c80c:	1ac2      	subs	r2, r0, r3
 800c80e:	bf1c      	itt	ne
 800c810:	1a1b      	subne	r3, r3, r0
 800c812:	50a3      	strne	r3, [r4, r2]
 800c814:	e7af      	b.n	800c776 <_malloc_r+0x22>
 800c816:	6862      	ldr	r2, [r4, #4]
 800c818:	42a3      	cmp	r3, r4
 800c81a:	bf0c      	ite	eq
 800c81c:	f8c8 2000 	streq.w	r2, [r8]
 800c820:	605a      	strne	r2, [r3, #4]
 800c822:	e7eb      	b.n	800c7fc <_malloc_r+0xa8>
 800c824:	4623      	mov	r3, r4
 800c826:	6864      	ldr	r4, [r4, #4]
 800c828:	e7ae      	b.n	800c788 <_malloc_r+0x34>
 800c82a:	463c      	mov	r4, r7
 800c82c:	687f      	ldr	r7, [r7, #4]
 800c82e:	e7b6      	b.n	800c79e <_malloc_r+0x4a>
 800c830:	461a      	mov	r2, r3
 800c832:	685b      	ldr	r3, [r3, #4]
 800c834:	42a3      	cmp	r3, r4
 800c836:	d1fb      	bne.n	800c830 <_malloc_r+0xdc>
 800c838:	2300      	movs	r3, #0
 800c83a:	6053      	str	r3, [r2, #4]
 800c83c:	e7de      	b.n	800c7fc <_malloc_r+0xa8>
 800c83e:	230c      	movs	r3, #12
 800c840:	6033      	str	r3, [r6, #0]
 800c842:	4630      	mov	r0, r6
 800c844:	f000 f80c 	bl	800c860 <__malloc_unlock>
 800c848:	e794      	b.n	800c774 <_malloc_r+0x20>
 800c84a:	6005      	str	r5, [r0, #0]
 800c84c:	e7d6      	b.n	800c7fc <_malloc_r+0xa8>
 800c84e:	bf00      	nop
 800c850:	240004c4 	.word	0x240004c4

0800c854 <__malloc_lock>:
 800c854:	4801      	ldr	r0, [pc, #4]	@ (800c85c <__malloc_lock+0x8>)
 800c856:	f7ff bf0f 	b.w	800c678 <__retarget_lock_acquire_recursive>
 800c85a:	bf00      	nop
 800c85c:	240004bc 	.word	0x240004bc

0800c860 <__malloc_unlock>:
 800c860:	4801      	ldr	r0, [pc, #4]	@ (800c868 <__malloc_unlock+0x8>)
 800c862:	f7ff bf0a 	b.w	800c67a <__retarget_lock_release_recursive>
 800c866:	bf00      	nop
 800c868:	240004bc 	.word	0x240004bc

0800c86c <__ssputs_r>:
 800c86c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c870:	688e      	ldr	r6, [r1, #8]
 800c872:	461f      	mov	r7, r3
 800c874:	42be      	cmp	r6, r7
 800c876:	680b      	ldr	r3, [r1, #0]
 800c878:	4682      	mov	sl, r0
 800c87a:	460c      	mov	r4, r1
 800c87c:	4690      	mov	r8, r2
 800c87e:	d82d      	bhi.n	800c8dc <__ssputs_r+0x70>
 800c880:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c884:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c888:	d026      	beq.n	800c8d8 <__ssputs_r+0x6c>
 800c88a:	6965      	ldr	r5, [r4, #20]
 800c88c:	6909      	ldr	r1, [r1, #16]
 800c88e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c892:	eba3 0901 	sub.w	r9, r3, r1
 800c896:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c89a:	1c7b      	adds	r3, r7, #1
 800c89c:	444b      	add	r3, r9
 800c89e:	106d      	asrs	r5, r5, #1
 800c8a0:	429d      	cmp	r5, r3
 800c8a2:	bf38      	it	cc
 800c8a4:	461d      	movcc	r5, r3
 800c8a6:	0553      	lsls	r3, r2, #21
 800c8a8:	d527      	bpl.n	800c8fa <__ssputs_r+0x8e>
 800c8aa:	4629      	mov	r1, r5
 800c8ac:	f7ff ff52 	bl	800c754 <_malloc_r>
 800c8b0:	4606      	mov	r6, r0
 800c8b2:	b360      	cbz	r0, 800c90e <__ssputs_r+0xa2>
 800c8b4:	6921      	ldr	r1, [r4, #16]
 800c8b6:	464a      	mov	r2, r9
 800c8b8:	f000 fae6 	bl	800ce88 <memcpy>
 800c8bc:	89a3      	ldrh	r3, [r4, #12]
 800c8be:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c8c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c8c6:	81a3      	strh	r3, [r4, #12]
 800c8c8:	6126      	str	r6, [r4, #16]
 800c8ca:	6165      	str	r5, [r4, #20]
 800c8cc:	444e      	add	r6, r9
 800c8ce:	eba5 0509 	sub.w	r5, r5, r9
 800c8d2:	6026      	str	r6, [r4, #0]
 800c8d4:	60a5      	str	r5, [r4, #8]
 800c8d6:	463e      	mov	r6, r7
 800c8d8:	42be      	cmp	r6, r7
 800c8da:	d900      	bls.n	800c8de <__ssputs_r+0x72>
 800c8dc:	463e      	mov	r6, r7
 800c8de:	6820      	ldr	r0, [r4, #0]
 800c8e0:	4632      	mov	r2, r6
 800c8e2:	4641      	mov	r1, r8
 800c8e4:	f000 faa6 	bl	800ce34 <memmove>
 800c8e8:	68a3      	ldr	r3, [r4, #8]
 800c8ea:	1b9b      	subs	r3, r3, r6
 800c8ec:	60a3      	str	r3, [r4, #8]
 800c8ee:	6823      	ldr	r3, [r4, #0]
 800c8f0:	4433      	add	r3, r6
 800c8f2:	6023      	str	r3, [r4, #0]
 800c8f4:	2000      	movs	r0, #0
 800c8f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c8fa:	462a      	mov	r2, r5
 800c8fc:	f000 fad2 	bl	800cea4 <_realloc_r>
 800c900:	4606      	mov	r6, r0
 800c902:	2800      	cmp	r0, #0
 800c904:	d1e0      	bne.n	800c8c8 <__ssputs_r+0x5c>
 800c906:	6921      	ldr	r1, [r4, #16]
 800c908:	4650      	mov	r0, sl
 800c90a:	f7ff feb7 	bl	800c67c <_free_r>
 800c90e:	230c      	movs	r3, #12
 800c910:	f8ca 3000 	str.w	r3, [sl]
 800c914:	89a3      	ldrh	r3, [r4, #12]
 800c916:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c91a:	81a3      	strh	r3, [r4, #12]
 800c91c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c920:	e7e9      	b.n	800c8f6 <__ssputs_r+0x8a>
	...

0800c924 <_svfiprintf_r>:
 800c924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c928:	4698      	mov	r8, r3
 800c92a:	898b      	ldrh	r3, [r1, #12]
 800c92c:	061b      	lsls	r3, r3, #24
 800c92e:	b09d      	sub	sp, #116	@ 0x74
 800c930:	4607      	mov	r7, r0
 800c932:	460d      	mov	r5, r1
 800c934:	4614      	mov	r4, r2
 800c936:	d510      	bpl.n	800c95a <_svfiprintf_r+0x36>
 800c938:	690b      	ldr	r3, [r1, #16]
 800c93a:	b973      	cbnz	r3, 800c95a <_svfiprintf_r+0x36>
 800c93c:	2140      	movs	r1, #64	@ 0x40
 800c93e:	f7ff ff09 	bl	800c754 <_malloc_r>
 800c942:	6028      	str	r0, [r5, #0]
 800c944:	6128      	str	r0, [r5, #16]
 800c946:	b930      	cbnz	r0, 800c956 <_svfiprintf_r+0x32>
 800c948:	230c      	movs	r3, #12
 800c94a:	603b      	str	r3, [r7, #0]
 800c94c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c950:	b01d      	add	sp, #116	@ 0x74
 800c952:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c956:	2340      	movs	r3, #64	@ 0x40
 800c958:	616b      	str	r3, [r5, #20]
 800c95a:	2300      	movs	r3, #0
 800c95c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c95e:	2320      	movs	r3, #32
 800c960:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c964:	f8cd 800c 	str.w	r8, [sp, #12]
 800c968:	2330      	movs	r3, #48	@ 0x30
 800c96a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800cb08 <_svfiprintf_r+0x1e4>
 800c96e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c972:	f04f 0901 	mov.w	r9, #1
 800c976:	4623      	mov	r3, r4
 800c978:	469a      	mov	sl, r3
 800c97a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c97e:	b10a      	cbz	r2, 800c984 <_svfiprintf_r+0x60>
 800c980:	2a25      	cmp	r2, #37	@ 0x25
 800c982:	d1f9      	bne.n	800c978 <_svfiprintf_r+0x54>
 800c984:	ebba 0b04 	subs.w	fp, sl, r4
 800c988:	d00b      	beq.n	800c9a2 <_svfiprintf_r+0x7e>
 800c98a:	465b      	mov	r3, fp
 800c98c:	4622      	mov	r2, r4
 800c98e:	4629      	mov	r1, r5
 800c990:	4638      	mov	r0, r7
 800c992:	f7ff ff6b 	bl	800c86c <__ssputs_r>
 800c996:	3001      	adds	r0, #1
 800c998:	f000 80a7 	beq.w	800caea <_svfiprintf_r+0x1c6>
 800c99c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c99e:	445a      	add	r2, fp
 800c9a0:	9209      	str	r2, [sp, #36]	@ 0x24
 800c9a2:	f89a 3000 	ldrb.w	r3, [sl]
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	f000 809f 	beq.w	800caea <_svfiprintf_r+0x1c6>
 800c9ac:	2300      	movs	r3, #0
 800c9ae:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c9b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c9b6:	f10a 0a01 	add.w	sl, sl, #1
 800c9ba:	9304      	str	r3, [sp, #16]
 800c9bc:	9307      	str	r3, [sp, #28]
 800c9be:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c9c2:	931a      	str	r3, [sp, #104]	@ 0x68
 800c9c4:	4654      	mov	r4, sl
 800c9c6:	2205      	movs	r2, #5
 800c9c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c9cc:	484e      	ldr	r0, [pc, #312]	@ (800cb08 <_svfiprintf_r+0x1e4>)
 800c9ce:	f7f3 fc8f 	bl	80002f0 <memchr>
 800c9d2:	9a04      	ldr	r2, [sp, #16]
 800c9d4:	b9d8      	cbnz	r0, 800ca0e <_svfiprintf_r+0xea>
 800c9d6:	06d0      	lsls	r0, r2, #27
 800c9d8:	bf44      	itt	mi
 800c9da:	2320      	movmi	r3, #32
 800c9dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c9e0:	0711      	lsls	r1, r2, #28
 800c9e2:	bf44      	itt	mi
 800c9e4:	232b      	movmi	r3, #43	@ 0x2b
 800c9e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c9ea:	f89a 3000 	ldrb.w	r3, [sl]
 800c9ee:	2b2a      	cmp	r3, #42	@ 0x2a
 800c9f0:	d015      	beq.n	800ca1e <_svfiprintf_r+0xfa>
 800c9f2:	9a07      	ldr	r2, [sp, #28]
 800c9f4:	4654      	mov	r4, sl
 800c9f6:	2000      	movs	r0, #0
 800c9f8:	f04f 0c0a 	mov.w	ip, #10
 800c9fc:	4621      	mov	r1, r4
 800c9fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ca02:	3b30      	subs	r3, #48	@ 0x30
 800ca04:	2b09      	cmp	r3, #9
 800ca06:	d94b      	bls.n	800caa0 <_svfiprintf_r+0x17c>
 800ca08:	b1b0      	cbz	r0, 800ca38 <_svfiprintf_r+0x114>
 800ca0a:	9207      	str	r2, [sp, #28]
 800ca0c:	e014      	b.n	800ca38 <_svfiprintf_r+0x114>
 800ca0e:	eba0 0308 	sub.w	r3, r0, r8
 800ca12:	fa09 f303 	lsl.w	r3, r9, r3
 800ca16:	4313      	orrs	r3, r2
 800ca18:	9304      	str	r3, [sp, #16]
 800ca1a:	46a2      	mov	sl, r4
 800ca1c:	e7d2      	b.n	800c9c4 <_svfiprintf_r+0xa0>
 800ca1e:	9b03      	ldr	r3, [sp, #12]
 800ca20:	1d19      	adds	r1, r3, #4
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	9103      	str	r1, [sp, #12]
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	bfbb      	ittet	lt
 800ca2a:	425b      	neglt	r3, r3
 800ca2c:	f042 0202 	orrlt.w	r2, r2, #2
 800ca30:	9307      	strge	r3, [sp, #28]
 800ca32:	9307      	strlt	r3, [sp, #28]
 800ca34:	bfb8      	it	lt
 800ca36:	9204      	strlt	r2, [sp, #16]
 800ca38:	7823      	ldrb	r3, [r4, #0]
 800ca3a:	2b2e      	cmp	r3, #46	@ 0x2e
 800ca3c:	d10a      	bne.n	800ca54 <_svfiprintf_r+0x130>
 800ca3e:	7863      	ldrb	r3, [r4, #1]
 800ca40:	2b2a      	cmp	r3, #42	@ 0x2a
 800ca42:	d132      	bne.n	800caaa <_svfiprintf_r+0x186>
 800ca44:	9b03      	ldr	r3, [sp, #12]
 800ca46:	1d1a      	adds	r2, r3, #4
 800ca48:	681b      	ldr	r3, [r3, #0]
 800ca4a:	9203      	str	r2, [sp, #12]
 800ca4c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ca50:	3402      	adds	r4, #2
 800ca52:	9305      	str	r3, [sp, #20]
 800ca54:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800cb18 <_svfiprintf_r+0x1f4>
 800ca58:	7821      	ldrb	r1, [r4, #0]
 800ca5a:	2203      	movs	r2, #3
 800ca5c:	4650      	mov	r0, sl
 800ca5e:	f7f3 fc47 	bl	80002f0 <memchr>
 800ca62:	b138      	cbz	r0, 800ca74 <_svfiprintf_r+0x150>
 800ca64:	9b04      	ldr	r3, [sp, #16]
 800ca66:	eba0 000a 	sub.w	r0, r0, sl
 800ca6a:	2240      	movs	r2, #64	@ 0x40
 800ca6c:	4082      	lsls	r2, r0
 800ca6e:	4313      	orrs	r3, r2
 800ca70:	3401      	adds	r4, #1
 800ca72:	9304      	str	r3, [sp, #16]
 800ca74:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca78:	4824      	ldr	r0, [pc, #144]	@ (800cb0c <_svfiprintf_r+0x1e8>)
 800ca7a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ca7e:	2206      	movs	r2, #6
 800ca80:	f7f3 fc36 	bl	80002f0 <memchr>
 800ca84:	2800      	cmp	r0, #0
 800ca86:	d036      	beq.n	800caf6 <_svfiprintf_r+0x1d2>
 800ca88:	4b21      	ldr	r3, [pc, #132]	@ (800cb10 <_svfiprintf_r+0x1ec>)
 800ca8a:	bb1b      	cbnz	r3, 800cad4 <_svfiprintf_r+0x1b0>
 800ca8c:	9b03      	ldr	r3, [sp, #12]
 800ca8e:	3307      	adds	r3, #7
 800ca90:	f023 0307 	bic.w	r3, r3, #7
 800ca94:	3308      	adds	r3, #8
 800ca96:	9303      	str	r3, [sp, #12]
 800ca98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca9a:	4433      	add	r3, r6
 800ca9c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca9e:	e76a      	b.n	800c976 <_svfiprintf_r+0x52>
 800caa0:	fb0c 3202 	mla	r2, ip, r2, r3
 800caa4:	460c      	mov	r4, r1
 800caa6:	2001      	movs	r0, #1
 800caa8:	e7a8      	b.n	800c9fc <_svfiprintf_r+0xd8>
 800caaa:	2300      	movs	r3, #0
 800caac:	3401      	adds	r4, #1
 800caae:	9305      	str	r3, [sp, #20]
 800cab0:	4619      	mov	r1, r3
 800cab2:	f04f 0c0a 	mov.w	ip, #10
 800cab6:	4620      	mov	r0, r4
 800cab8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cabc:	3a30      	subs	r2, #48	@ 0x30
 800cabe:	2a09      	cmp	r2, #9
 800cac0:	d903      	bls.n	800caca <_svfiprintf_r+0x1a6>
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d0c6      	beq.n	800ca54 <_svfiprintf_r+0x130>
 800cac6:	9105      	str	r1, [sp, #20]
 800cac8:	e7c4      	b.n	800ca54 <_svfiprintf_r+0x130>
 800caca:	fb0c 2101 	mla	r1, ip, r1, r2
 800cace:	4604      	mov	r4, r0
 800cad0:	2301      	movs	r3, #1
 800cad2:	e7f0      	b.n	800cab6 <_svfiprintf_r+0x192>
 800cad4:	ab03      	add	r3, sp, #12
 800cad6:	9300      	str	r3, [sp, #0]
 800cad8:	462a      	mov	r2, r5
 800cada:	4b0e      	ldr	r3, [pc, #56]	@ (800cb14 <_svfiprintf_r+0x1f0>)
 800cadc:	a904      	add	r1, sp, #16
 800cade:	4638      	mov	r0, r7
 800cae0:	f3af 8000 	nop.w
 800cae4:	1c42      	adds	r2, r0, #1
 800cae6:	4606      	mov	r6, r0
 800cae8:	d1d6      	bne.n	800ca98 <_svfiprintf_r+0x174>
 800caea:	89ab      	ldrh	r3, [r5, #12]
 800caec:	065b      	lsls	r3, r3, #25
 800caee:	f53f af2d 	bmi.w	800c94c <_svfiprintf_r+0x28>
 800caf2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800caf4:	e72c      	b.n	800c950 <_svfiprintf_r+0x2c>
 800caf6:	ab03      	add	r3, sp, #12
 800caf8:	9300      	str	r3, [sp, #0]
 800cafa:	462a      	mov	r2, r5
 800cafc:	4b05      	ldr	r3, [pc, #20]	@ (800cb14 <_svfiprintf_r+0x1f0>)
 800cafe:	a904      	add	r1, sp, #16
 800cb00:	4638      	mov	r0, r7
 800cb02:	f000 f879 	bl	800cbf8 <_printf_i>
 800cb06:	e7ed      	b.n	800cae4 <_svfiprintf_r+0x1c0>
 800cb08:	0800d1a8 	.word	0x0800d1a8
 800cb0c:	0800d1b2 	.word	0x0800d1b2
 800cb10:	00000000 	.word	0x00000000
 800cb14:	0800c86d 	.word	0x0800c86d
 800cb18:	0800d1ae 	.word	0x0800d1ae

0800cb1c <_printf_common>:
 800cb1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb20:	4616      	mov	r6, r2
 800cb22:	4698      	mov	r8, r3
 800cb24:	688a      	ldr	r2, [r1, #8]
 800cb26:	690b      	ldr	r3, [r1, #16]
 800cb28:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cb2c:	4293      	cmp	r3, r2
 800cb2e:	bfb8      	it	lt
 800cb30:	4613      	movlt	r3, r2
 800cb32:	6033      	str	r3, [r6, #0]
 800cb34:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800cb38:	4607      	mov	r7, r0
 800cb3a:	460c      	mov	r4, r1
 800cb3c:	b10a      	cbz	r2, 800cb42 <_printf_common+0x26>
 800cb3e:	3301      	adds	r3, #1
 800cb40:	6033      	str	r3, [r6, #0]
 800cb42:	6823      	ldr	r3, [r4, #0]
 800cb44:	0699      	lsls	r1, r3, #26
 800cb46:	bf42      	ittt	mi
 800cb48:	6833      	ldrmi	r3, [r6, #0]
 800cb4a:	3302      	addmi	r3, #2
 800cb4c:	6033      	strmi	r3, [r6, #0]
 800cb4e:	6825      	ldr	r5, [r4, #0]
 800cb50:	f015 0506 	ands.w	r5, r5, #6
 800cb54:	d106      	bne.n	800cb64 <_printf_common+0x48>
 800cb56:	f104 0a19 	add.w	sl, r4, #25
 800cb5a:	68e3      	ldr	r3, [r4, #12]
 800cb5c:	6832      	ldr	r2, [r6, #0]
 800cb5e:	1a9b      	subs	r3, r3, r2
 800cb60:	42ab      	cmp	r3, r5
 800cb62:	dc26      	bgt.n	800cbb2 <_printf_common+0x96>
 800cb64:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800cb68:	6822      	ldr	r2, [r4, #0]
 800cb6a:	3b00      	subs	r3, #0
 800cb6c:	bf18      	it	ne
 800cb6e:	2301      	movne	r3, #1
 800cb70:	0692      	lsls	r2, r2, #26
 800cb72:	d42b      	bmi.n	800cbcc <_printf_common+0xb0>
 800cb74:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800cb78:	4641      	mov	r1, r8
 800cb7a:	4638      	mov	r0, r7
 800cb7c:	47c8      	blx	r9
 800cb7e:	3001      	adds	r0, #1
 800cb80:	d01e      	beq.n	800cbc0 <_printf_common+0xa4>
 800cb82:	6823      	ldr	r3, [r4, #0]
 800cb84:	6922      	ldr	r2, [r4, #16]
 800cb86:	f003 0306 	and.w	r3, r3, #6
 800cb8a:	2b04      	cmp	r3, #4
 800cb8c:	bf02      	ittt	eq
 800cb8e:	68e5      	ldreq	r5, [r4, #12]
 800cb90:	6833      	ldreq	r3, [r6, #0]
 800cb92:	1aed      	subeq	r5, r5, r3
 800cb94:	68a3      	ldr	r3, [r4, #8]
 800cb96:	bf0c      	ite	eq
 800cb98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cb9c:	2500      	movne	r5, #0
 800cb9e:	4293      	cmp	r3, r2
 800cba0:	bfc4      	itt	gt
 800cba2:	1a9b      	subgt	r3, r3, r2
 800cba4:	18ed      	addgt	r5, r5, r3
 800cba6:	2600      	movs	r6, #0
 800cba8:	341a      	adds	r4, #26
 800cbaa:	42b5      	cmp	r5, r6
 800cbac:	d11a      	bne.n	800cbe4 <_printf_common+0xc8>
 800cbae:	2000      	movs	r0, #0
 800cbb0:	e008      	b.n	800cbc4 <_printf_common+0xa8>
 800cbb2:	2301      	movs	r3, #1
 800cbb4:	4652      	mov	r2, sl
 800cbb6:	4641      	mov	r1, r8
 800cbb8:	4638      	mov	r0, r7
 800cbba:	47c8      	blx	r9
 800cbbc:	3001      	adds	r0, #1
 800cbbe:	d103      	bne.n	800cbc8 <_printf_common+0xac>
 800cbc0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cbc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cbc8:	3501      	adds	r5, #1
 800cbca:	e7c6      	b.n	800cb5a <_printf_common+0x3e>
 800cbcc:	18e1      	adds	r1, r4, r3
 800cbce:	1c5a      	adds	r2, r3, #1
 800cbd0:	2030      	movs	r0, #48	@ 0x30
 800cbd2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800cbd6:	4422      	add	r2, r4
 800cbd8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800cbdc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800cbe0:	3302      	adds	r3, #2
 800cbe2:	e7c7      	b.n	800cb74 <_printf_common+0x58>
 800cbe4:	2301      	movs	r3, #1
 800cbe6:	4622      	mov	r2, r4
 800cbe8:	4641      	mov	r1, r8
 800cbea:	4638      	mov	r0, r7
 800cbec:	47c8      	blx	r9
 800cbee:	3001      	adds	r0, #1
 800cbf0:	d0e6      	beq.n	800cbc0 <_printf_common+0xa4>
 800cbf2:	3601      	adds	r6, #1
 800cbf4:	e7d9      	b.n	800cbaa <_printf_common+0x8e>
	...

0800cbf8 <_printf_i>:
 800cbf8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cbfc:	7e0f      	ldrb	r7, [r1, #24]
 800cbfe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800cc00:	2f78      	cmp	r7, #120	@ 0x78
 800cc02:	4691      	mov	r9, r2
 800cc04:	4680      	mov	r8, r0
 800cc06:	460c      	mov	r4, r1
 800cc08:	469a      	mov	sl, r3
 800cc0a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800cc0e:	d807      	bhi.n	800cc20 <_printf_i+0x28>
 800cc10:	2f62      	cmp	r7, #98	@ 0x62
 800cc12:	d80a      	bhi.n	800cc2a <_printf_i+0x32>
 800cc14:	2f00      	cmp	r7, #0
 800cc16:	f000 80d1 	beq.w	800cdbc <_printf_i+0x1c4>
 800cc1a:	2f58      	cmp	r7, #88	@ 0x58
 800cc1c:	f000 80b8 	beq.w	800cd90 <_printf_i+0x198>
 800cc20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cc24:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800cc28:	e03a      	b.n	800cca0 <_printf_i+0xa8>
 800cc2a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800cc2e:	2b15      	cmp	r3, #21
 800cc30:	d8f6      	bhi.n	800cc20 <_printf_i+0x28>
 800cc32:	a101      	add	r1, pc, #4	@ (adr r1, 800cc38 <_printf_i+0x40>)
 800cc34:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cc38:	0800cc91 	.word	0x0800cc91
 800cc3c:	0800cca5 	.word	0x0800cca5
 800cc40:	0800cc21 	.word	0x0800cc21
 800cc44:	0800cc21 	.word	0x0800cc21
 800cc48:	0800cc21 	.word	0x0800cc21
 800cc4c:	0800cc21 	.word	0x0800cc21
 800cc50:	0800cca5 	.word	0x0800cca5
 800cc54:	0800cc21 	.word	0x0800cc21
 800cc58:	0800cc21 	.word	0x0800cc21
 800cc5c:	0800cc21 	.word	0x0800cc21
 800cc60:	0800cc21 	.word	0x0800cc21
 800cc64:	0800cda3 	.word	0x0800cda3
 800cc68:	0800cccf 	.word	0x0800cccf
 800cc6c:	0800cd5d 	.word	0x0800cd5d
 800cc70:	0800cc21 	.word	0x0800cc21
 800cc74:	0800cc21 	.word	0x0800cc21
 800cc78:	0800cdc5 	.word	0x0800cdc5
 800cc7c:	0800cc21 	.word	0x0800cc21
 800cc80:	0800cccf 	.word	0x0800cccf
 800cc84:	0800cc21 	.word	0x0800cc21
 800cc88:	0800cc21 	.word	0x0800cc21
 800cc8c:	0800cd65 	.word	0x0800cd65
 800cc90:	6833      	ldr	r3, [r6, #0]
 800cc92:	1d1a      	adds	r2, r3, #4
 800cc94:	681b      	ldr	r3, [r3, #0]
 800cc96:	6032      	str	r2, [r6, #0]
 800cc98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cc9c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800cca0:	2301      	movs	r3, #1
 800cca2:	e09c      	b.n	800cdde <_printf_i+0x1e6>
 800cca4:	6833      	ldr	r3, [r6, #0]
 800cca6:	6820      	ldr	r0, [r4, #0]
 800cca8:	1d19      	adds	r1, r3, #4
 800ccaa:	6031      	str	r1, [r6, #0]
 800ccac:	0606      	lsls	r6, r0, #24
 800ccae:	d501      	bpl.n	800ccb4 <_printf_i+0xbc>
 800ccb0:	681d      	ldr	r5, [r3, #0]
 800ccb2:	e003      	b.n	800ccbc <_printf_i+0xc4>
 800ccb4:	0645      	lsls	r5, r0, #25
 800ccb6:	d5fb      	bpl.n	800ccb0 <_printf_i+0xb8>
 800ccb8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ccbc:	2d00      	cmp	r5, #0
 800ccbe:	da03      	bge.n	800ccc8 <_printf_i+0xd0>
 800ccc0:	232d      	movs	r3, #45	@ 0x2d
 800ccc2:	426d      	negs	r5, r5
 800ccc4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ccc8:	4858      	ldr	r0, [pc, #352]	@ (800ce2c <_printf_i+0x234>)
 800ccca:	230a      	movs	r3, #10
 800cccc:	e011      	b.n	800ccf2 <_printf_i+0xfa>
 800ccce:	6821      	ldr	r1, [r4, #0]
 800ccd0:	6833      	ldr	r3, [r6, #0]
 800ccd2:	0608      	lsls	r0, r1, #24
 800ccd4:	f853 5b04 	ldr.w	r5, [r3], #4
 800ccd8:	d402      	bmi.n	800cce0 <_printf_i+0xe8>
 800ccda:	0649      	lsls	r1, r1, #25
 800ccdc:	bf48      	it	mi
 800ccde:	b2ad      	uxthmi	r5, r5
 800cce0:	2f6f      	cmp	r7, #111	@ 0x6f
 800cce2:	4852      	ldr	r0, [pc, #328]	@ (800ce2c <_printf_i+0x234>)
 800cce4:	6033      	str	r3, [r6, #0]
 800cce6:	bf14      	ite	ne
 800cce8:	230a      	movne	r3, #10
 800ccea:	2308      	moveq	r3, #8
 800ccec:	2100      	movs	r1, #0
 800ccee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ccf2:	6866      	ldr	r6, [r4, #4]
 800ccf4:	60a6      	str	r6, [r4, #8]
 800ccf6:	2e00      	cmp	r6, #0
 800ccf8:	db05      	blt.n	800cd06 <_printf_i+0x10e>
 800ccfa:	6821      	ldr	r1, [r4, #0]
 800ccfc:	432e      	orrs	r6, r5
 800ccfe:	f021 0104 	bic.w	r1, r1, #4
 800cd02:	6021      	str	r1, [r4, #0]
 800cd04:	d04b      	beq.n	800cd9e <_printf_i+0x1a6>
 800cd06:	4616      	mov	r6, r2
 800cd08:	fbb5 f1f3 	udiv	r1, r5, r3
 800cd0c:	fb03 5711 	mls	r7, r3, r1, r5
 800cd10:	5dc7      	ldrb	r7, [r0, r7]
 800cd12:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cd16:	462f      	mov	r7, r5
 800cd18:	42bb      	cmp	r3, r7
 800cd1a:	460d      	mov	r5, r1
 800cd1c:	d9f4      	bls.n	800cd08 <_printf_i+0x110>
 800cd1e:	2b08      	cmp	r3, #8
 800cd20:	d10b      	bne.n	800cd3a <_printf_i+0x142>
 800cd22:	6823      	ldr	r3, [r4, #0]
 800cd24:	07df      	lsls	r7, r3, #31
 800cd26:	d508      	bpl.n	800cd3a <_printf_i+0x142>
 800cd28:	6923      	ldr	r3, [r4, #16]
 800cd2a:	6861      	ldr	r1, [r4, #4]
 800cd2c:	4299      	cmp	r1, r3
 800cd2e:	bfde      	ittt	le
 800cd30:	2330      	movle	r3, #48	@ 0x30
 800cd32:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cd36:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800cd3a:	1b92      	subs	r2, r2, r6
 800cd3c:	6122      	str	r2, [r4, #16]
 800cd3e:	f8cd a000 	str.w	sl, [sp]
 800cd42:	464b      	mov	r3, r9
 800cd44:	aa03      	add	r2, sp, #12
 800cd46:	4621      	mov	r1, r4
 800cd48:	4640      	mov	r0, r8
 800cd4a:	f7ff fee7 	bl	800cb1c <_printf_common>
 800cd4e:	3001      	adds	r0, #1
 800cd50:	d14a      	bne.n	800cde8 <_printf_i+0x1f0>
 800cd52:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cd56:	b004      	add	sp, #16
 800cd58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd5c:	6823      	ldr	r3, [r4, #0]
 800cd5e:	f043 0320 	orr.w	r3, r3, #32
 800cd62:	6023      	str	r3, [r4, #0]
 800cd64:	4832      	ldr	r0, [pc, #200]	@ (800ce30 <_printf_i+0x238>)
 800cd66:	2778      	movs	r7, #120	@ 0x78
 800cd68:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800cd6c:	6823      	ldr	r3, [r4, #0]
 800cd6e:	6831      	ldr	r1, [r6, #0]
 800cd70:	061f      	lsls	r7, r3, #24
 800cd72:	f851 5b04 	ldr.w	r5, [r1], #4
 800cd76:	d402      	bmi.n	800cd7e <_printf_i+0x186>
 800cd78:	065f      	lsls	r7, r3, #25
 800cd7a:	bf48      	it	mi
 800cd7c:	b2ad      	uxthmi	r5, r5
 800cd7e:	6031      	str	r1, [r6, #0]
 800cd80:	07d9      	lsls	r1, r3, #31
 800cd82:	bf44      	itt	mi
 800cd84:	f043 0320 	orrmi.w	r3, r3, #32
 800cd88:	6023      	strmi	r3, [r4, #0]
 800cd8a:	b11d      	cbz	r5, 800cd94 <_printf_i+0x19c>
 800cd8c:	2310      	movs	r3, #16
 800cd8e:	e7ad      	b.n	800ccec <_printf_i+0xf4>
 800cd90:	4826      	ldr	r0, [pc, #152]	@ (800ce2c <_printf_i+0x234>)
 800cd92:	e7e9      	b.n	800cd68 <_printf_i+0x170>
 800cd94:	6823      	ldr	r3, [r4, #0]
 800cd96:	f023 0320 	bic.w	r3, r3, #32
 800cd9a:	6023      	str	r3, [r4, #0]
 800cd9c:	e7f6      	b.n	800cd8c <_printf_i+0x194>
 800cd9e:	4616      	mov	r6, r2
 800cda0:	e7bd      	b.n	800cd1e <_printf_i+0x126>
 800cda2:	6833      	ldr	r3, [r6, #0]
 800cda4:	6825      	ldr	r5, [r4, #0]
 800cda6:	6961      	ldr	r1, [r4, #20]
 800cda8:	1d18      	adds	r0, r3, #4
 800cdaa:	6030      	str	r0, [r6, #0]
 800cdac:	062e      	lsls	r6, r5, #24
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	d501      	bpl.n	800cdb6 <_printf_i+0x1be>
 800cdb2:	6019      	str	r1, [r3, #0]
 800cdb4:	e002      	b.n	800cdbc <_printf_i+0x1c4>
 800cdb6:	0668      	lsls	r0, r5, #25
 800cdb8:	d5fb      	bpl.n	800cdb2 <_printf_i+0x1ba>
 800cdba:	8019      	strh	r1, [r3, #0]
 800cdbc:	2300      	movs	r3, #0
 800cdbe:	6123      	str	r3, [r4, #16]
 800cdc0:	4616      	mov	r6, r2
 800cdc2:	e7bc      	b.n	800cd3e <_printf_i+0x146>
 800cdc4:	6833      	ldr	r3, [r6, #0]
 800cdc6:	1d1a      	adds	r2, r3, #4
 800cdc8:	6032      	str	r2, [r6, #0]
 800cdca:	681e      	ldr	r6, [r3, #0]
 800cdcc:	6862      	ldr	r2, [r4, #4]
 800cdce:	2100      	movs	r1, #0
 800cdd0:	4630      	mov	r0, r6
 800cdd2:	f7f3 fa8d 	bl	80002f0 <memchr>
 800cdd6:	b108      	cbz	r0, 800cddc <_printf_i+0x1e4>
 800cdd8:	1b80      	subs	r0, r0, r6
 800cdda:	6060      	str	r0, [r4, #4]
 800cddc:	6863      	ldr	r3, [r4, #4]
 800cdde:	6123      	str	r3, [r4, #16]
 800cde0:	2300      	movs	r3, #0
 800cde2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cde6:	e7aa      	b.n	800cd3e <_printf_i+0x146>
 800cde8:	6923      	ldr	r3, [r4, #16]
 800cdea:	4632      	mov	r2, r6
 800cdec:	4649      	mov	r1, r9
 800cdee:	4640      	mov	r0, r8
 800cdf0:	47d0      	blx	sl
 800cdf2:	3001      	adds	r0, #1
 800cdf4:	d0ad      	beq.n	800cd52 <_printf_i+0x15a>
 800cdf6:	6823      	ldr	r3, [r4, #0]
 800cdf8:	079b      	lsls	r3, r3, #30
 800cdfa:	d413      	bmi.n	800ce24 <_printf_i+0x22c>
 800cdfc:	68e0      	ldr	r0, [r4, #12]
 800cdfe:	9b03      	ldr	r3, [sp, #12]
 800ce00:	4298      	cmp	r0, r3
 800ce02:	bfb8      	it	lt
 800ce04:	4618      	movlt	r0, r3
 800ce06:	e7a6      	b.n	800cd56 <_printf_i+0x15e>
 800ce08:	2301      	movs	r3, #1
 800ce0a:	4632      	mov	r2, r6
 800ce0c:	4649      	mov	r1, r9
 800ce0e:	4640      	mov	r0, r8
 800ce10:	47d0      	blx	sl
 800ce12:	3001      	adds	r0, #1
 800ce14:	d09d      	beq.n	800cd52 <_printf_i+0x15a>
 800ce16:	3501      	adds	r5, #1
 800ce18:	68e3      	ldr	r3, [r4, #12]
 800ce1a:	9903      	ldr	r1, [sp, #12]
 800ce1c:	1a5b      	subs	r3, r3, r1
 800ce1e:	42ab      	cmp	r3, r5
 800ce20:	dcf2      	bgt.n	800ce08 <_printf_i+0x210>
 800ce22:	e7eb      	b.n	800cdfc <_printf_i+0x204>
 800ce24:	2500      	movs	r5, #0
 800ce26:	f104 0619 	add.w	r6, r4, #25
 800ce2a:	e7f5      	b.n	800ce18 <_printf_i+0x220>
 800ce2c:	0800d1b9 	.word	0x0800d1b9
 800ce30:	0800d1ca 	.word	0x0800d1ca

0800ce34 <memmove>:
 800ce34:	4288      	cmp	r0, r1
 800ce36:	b510      	push	{r4, lr}
 800ce38:	eb01 0402 	add.w	r4, r1, r2
 800ce3c:	d902      	bls.n	800ce44 <memmove+0x10>
 800ce3e:	4284      	cmp	r4, r0
 800ce40:	4623      	mov	r3, r4
 800ce42:	d807      	bhi.n	800ce54 <memmove+0x20>
 800ce44:	1e43      	subs	r3, r0, #1
 800ce46:	42a1      	cmp	r1, r4
 800ce48:	d008      	beq.n	800ce5c <memmove+0x28>
 800ce4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ce4e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ce52:	e7f8      	b.n	800ce46 <memmove+0x12>
 800ce54:	4402      	add	r2, r0
 800ce56:	4601      	mov	r1, r0
 800ce58:	428a      	cmp	r2, r1
 800ce5a:	d100      	bne.n	800ce5e <memmove+0x2a>
 800ce5c:	bd10      	pop	{r4, pc}
 800ce5e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ce62:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ce66:	e7f7      	b.n	800ce58 <memmove+0x24>

0800ce68 <_sbrk_r>:
 800ce68:	b538      	push	{r3, r4, r5, lr}
 800ce6a:	4d06      	ldr	r5, [pc, #24]	@ (800ce84 <_sbrk_r+0x1c>)
 800ce6c:	2300      	movs	r3, #0
 800ce6e:	4604      	mov	r4, r0
 800ce70:	4608      	mov	r0, r1
 800ce72:	602b      	str	r3, [r5, #0]
 800ce74:	f7f4 f90c 	bl	8001090 <_sbrk>
 800ce78:	1c43      	adds	r3, r0, #1
 800ce7a:	d102      	bne.n	800ce82 <_sbrk_r+0x1a>
 800ce7c:	682b      	ldr	r3, [r5, #0]
 800ce7e:	b103      	cbz	r3, 800ce82 <_sbrk_r+0x1a>
 800ce80:	6023      	str	r3, [r4, #0]
 800ce82:	bd38      	pop	{r3, r4, r5, pc}
 800ce84:	240004b8 	.word	0x240004b8

0800ce88 <memcpy>:
 800ce88:	440a      	add	r2, r1
 800ce8a:	4291      	cmp	r1, r2
 800ce8c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800ce90:	d100      	bne.n	800ce94 <memcpy+0xc>
 800ce92:	4770      	bx	lr
 800ce94:	b510      	push	{r4, lr}
 800ce96:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ce9a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ce9e:	4291      	cmp	r1, r2
 800cea0:	d1f9      	bne.n	800ce96 <memcpy+0xe>
 800cea2:	bd10      	pop	{r4, pc}

0800cea4 <_realloc_r>:
 800cea4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cea8:	4607      	mov	r7, r0
 800ceaa:	4614      	mov	r4, r2
 800ceac:	460d      	mov	r5, r1
 800ceae:	b921      	cbnz	r1, 800ceba <_realloc_r+0x16>
 800ceb0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ceb4:	4611      	mov	r1, r2
 800ceb6:	f7ff bc4d 	b.w	800c754 <_malloc_r>
 800ceba:	b92a      	cbnz	r2, 800cec8 <_realloc_r+0x24>
 800cebc:	f7ff fbde 	bl	800c67c <_free_r>
 800cec0:	4625      	mov	r5, r4
 800cec2:	4628      	mov	r0, r5
 800cec4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cec8:	f000 f81a 	bl	800cf00 <_malloc_usable_size_r>
 800cecc:	4284      	cmp	r4, r0
 800cece:	4606      	mov	r6, r0
 800ced0:	d802      	bhi.n	800ced8 <_realloc_r+0x34>
 800ced2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ced6:	d8f4      	bhi.n	800cec2 <_realloc_r+0x1e>
 800ced8:	4621      	mov	r1, r4
 800ceda:	4638      	mov	r0, r7
 800cedc:	f7ff fc3a 	bl	800c754 <_malloc_r>
 800cee0:	4680      	mov	r8, r0
 800cee2:	b908      	cbnz	r0, 800cee8 <_realloc_r+0x44>
 800cee4:	4645      	mov	r5, r8
 800cee6:	e7ec      	b.n	800cec2 <_realloc_r+0x1e>
 800cee8:	42b4      	cmp	r4, r6
 800ceea:	4622      	mov	r2, r4
 800ceec:	4629      	mov	r1, r5
 800ceee:	bf28      	it	cs
 800cef0:	4632      	movcs	r2, r6
 800cef2:	f7ff ffc9 	bl	800ce88 <memcpy>
 800cef6:	4629      	mov	r1, r5
 800cef8:	4638      	mov	r0, r7
 800cefa:	f7ff fbbf 	bl	800c67c <_free_r>
 800cefe:	e7f1      	b.n	800cee4 <_realloc_r+0x40>

0800cf00 <_malloc_usable_size_r>:
 800cf00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cf04:	1f18      	subs	r0, r3, #4
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	bfbc      	itt	lt
 800cf0a:	580b      	ldrlt	r3, [r1, r0]
 800cf0c:	18c0      	addlt	r0, r0, r3
 800cf0e:	4770      	bx	lr

0800cf10 <_init>:
 800cf10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf12:	bf00      	nop
 800cf14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cf16:	bc08      	pop	{r3}
 800cf18:	469e      	mov	lr, r3
 800cf1a:	4770      	bx	lr

0800cf1c <_fini>:
 800cf1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf1e:	bf00      	nop
 800cf20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cf22:	bc08      	pop	{r3}
 800cf24:	469e      	mov	lr, r3
 800cf26:	4770      	bx	lr
