#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Aug 21 09:35:13 2018
# Process ID: 1444
# Current directory: /home/iavendano/pynq-copter/pynqcopter/iicComm4
# Command line: vivado iicComm/iicComm.xpr
# Log file: /home/iavendano/pynq-copter/pynqcopter/iicComm4/vivado.log
# Journal file: /home/iavendano/pynq-copter/pynqcopter/iicComm4/vivado.jou
#-----------------------------------------------------------
start_gui
open_project iicComm/iicComm.xpr
INFO: [Project 1-313] Project file moved from '/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/iavendano/pynq-copter/pynqcopter/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/opt/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'iicComm.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
iicComm_iiccomm_0_0

open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 6255.207 ; gain = 98.164 ; free physical = 111079 ; free virtual = 502100
update_compile_order -fileset sources_1
open_bd_design {/home/iavendano/pynq-copter/pynqcopter/iicComm4/iicComm/iicComm.srcs/sources_1/bd/iicComm/iicComm.bd}
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding cell -- UCSD:hlsip:iiccomm:1.0 - iiccomm_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <iicComm> from BD file </home/iavendano/pynq-copter/pynqcopter/iicComm4/iicComm/iicComm.srcs/sources_1/bd/iicComm/iicComm.bd>
open_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 6328.840 ; gain = 35.434 ; free physical = 110929 ; free virtual = 501950
delete_bd_objs [get_bd_intf_nets iiccomm_0_m_axi_iic] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells iiccomm_0]
startgroup
create_bd_cell -type ip -vlnv UCSD:hlsip:iiccomm4:1.0 iiccomm4_0
endgroup
set_property location {3 887 120} [get_bd_cells iiccomm4_0]
connect_bd_net [get_bd_pins iiccomm4_0/ap_rst_n] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins iiccomm4_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M00_AXI] [get_bd_intf_pins iiccomm4_0/s_axi_AXILiteS]
connect_bd_intf_net [get_bd_intf_pins iiccomm4_0/m_axi_iic] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/S01_AXI]
assign_bd_address [get_bd_addr_segs {iiccomm4_0/s_axi_AXILiteS/Reg }]
</iiccomm4_0/s_axi_AXILiteS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_iiccomm4_0_Reg}]
set_property offset 0x40000000 [get_bd_addr_segs {processing_system7_0/Data/SEG_iiccomm4_0_Reg}]
assign_bd_address [get_bd_addr_segs {axi_iic_0/S_AXI/Reg }]
</axi_iic_0/S_AXI/Reg> is being mapped into </iiccomm4_0/Data_m_axi_iic> at <0x40001000 [ 4K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </axi_iic_0/S_AXI/Reg> does not match the usage <memory> of master </iiccomm4_0/Data_m_axi_iic> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </axi_iic_0/S_AXI/Reg> from </iiccomm4_0/Data_m_axi_iic>
include_bd_addr_seg [get_bd_addr_segs -excluded iiccomm4_0/Data_m_axi_iic/SEG_axi_iic_0_Reg]
Including </axi_iic_0/S_AXI/Reg> into </iiccomm4_0/Data_m_axi_iic>
save_bd_design
Wrote  : </home/iavendano/pynq-copter/pynqcopter/iicComm4/iicComm/iicComm.srcs/sources_1/bd/iicComm/iicComm.bd> 
Wrote  : </home/iavendano/pynq-copter/pynqcopter/iicComm4/iicComm/iicComm.srcs/sources_1/bd/iicComm/ui/bd_90c83d8f.ui> 
validate_bd_design
save_bd_design
Wrote  : </home/iavendano/pynq-copter/pynqcopter/iicComm4/iicComm/iicComm.srcs/sources_1/bd/iicComm/iicComm.bd> 
write_bd_tcl -force -hier_blks [get_bd_cells /] /home/iavendano/pynq-copter/pynqcopter/iicComm4/iicComm4.tcl
INFO: [BD 5-148] Tcl file written out </home/iavendano/pynq-copter/pynqcopter/iicComm4/iicComm4.tcl>.

exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 21 09:37:55 2018...
