# compile vhdl design source files
vhdl xil_defaultlib  "../../../lecture06_prep.srcs/sources_1/new/mod_m_counter_new.vhd"
vhdl xil_defaultlib  "../../../lecture06_prep.srcs/sim_1/new/mod_m_counter_new_tb.vhd"

# Do not sort compile order
nosort
