Simulator report for lab3
Fri Oct 25 11:11:11 2024
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |main|ram:inst3|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_f891:auto_generated|ALTSYNCRAM
  6. |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 160 nodes    ;
; Simulation Coverage         ;      53.75 % ;
; Total Number of Transitions ; 1189         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; main.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+------------------------------------------------------------------------------------------------------------+
; |main|ram:inst3|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_f891:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------------------------------------------+
; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ALTSYNCRAM ;
+--------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      53.75 % ;
; Total nodes checked                                 ; 160          ;
; Total output ports checked                          ; 160          ;
; Total output ports with complete 1/0-value coverage ; 86           ;
; Total output ports with no 1/0-value coverage       ; 9            ;
; Total output ports with no 1-value coverage         ; 74           ;
; Total output ports with no 0-value coverage         ; 9            ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                    ; Output Port Name                                                                                       ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+
; |main|0[3]                                                                                                   ; |main|0[3]                                                                                             ; pin_out          ;
; |main|0[2]                                                                                                   ; |main|0[2]                                                                                             ; pin_out          ;
; |main|0[1]                                                                                                   ; |main|0[1]                                                                                             ; pin_out          ;
; |main|0[0]                                                                                                   ; |main|0[0]                                                                                             ; pin_out          ;
; |main|clk                                                                                                    ; |main|clk                                                                                              ; out              ;
; |main|inst12                                                                                                 ; |main|inst12                                                                                           ; out0             ;
; |main|write                                                                                                  ; |main|write                                                                                            ; out              ;
; |main|read                                                                                                   ; |main|read                                                                                             ; out              ;
; |main|inst13                                                                                                 ; |main|inst13                                                                                           ; out0             ;
; |main|rom_ram                                                                                                ; |main|rom_ram                                                                                          ; out              ;
; |main|1[3]                                                                                                   ; |main|1[3]                                                                                             ; pin_out          ;
; |main|1[2]                                                                                                   ; |main|1[2]                                                                                             ; pin_out          ;
; |main|1[1]                                                                                                   ; |main|1[1]                                                                                             ; pin_out          ;
; |main|1[0]                                                                                                   ; |main|1[0]                                                                                             ; pin_out          ;
; |main|2[3]                                                                                                   ; |main|2[3]                                                                                             ; pin_out          ;
; |main|2[2]                                                                                                   ; |main|2[2]                                                                                             ; pin_out          ;
; |main|2[1]                                                                                                   ; |main|2[1]                                                                                             ; pin_out          ;
; |main|2[0]                                                                                                   ; |main|2[0]                                                                                             ; pin_out          ;
; |main|3[3]                                                                                                   ; |main|3[3]                                                                                             ; pin_out          ;
; |main|3[2]                                                                                                   ; |main|3[2]                                                                                             ; pin_out          ;
; |main|3[1]                                                                                                   ; |main|3[1]                                                                                             ; pin_out          ;
; |main|3[0]                                                                                                   ; |main|3[0]                                                                                             ; pin_out          ;
; |main|4[3]                                                                                                   ; |main|4[3]                                                                                             ; pin_out          ;
; |main|4[2]                                                                                                   ; |main|4[2]                                                                                             ; pin_out          ;
; |main|4[1]                                                                                                   ; |main|4[1]                                                                                             ; pin_out          ;
; |main|4[0]                                                                                                   ; |main|4[0]                                                                                             ; pin_out          ;
; |main|data[3]                                                                                                ; |main|data[3]                                                                                          ; pin_out          ;
; |main|data[2]                                                                                                ; |main|data[2]                                                                                          ; pin_out          ;
; |main|data[1]                                                                                                ; |main|data[1]                                                                                          ; pin_out          ;
; |main|data[0]                                                                                                ; |main|data[0]                                                                                          ; pin_out          ;
; |main|data~4                                                                                                 ; |main|data~4                                                                                           ; out0             ;
; |main|data~5                                                                                                 ; |main|data~5                                                                                           ; out0             ;
; |main|data~6                                                                                                 ; |main|data~6                                                                                           ; out0             ;
; |main|data~7                                                                                                 ; |main|data~7                                                                                           ; out0             ;
; |main|inst1                                                                                                  ; |main|inst1                                                                                            ; out0             ;
; |main|address[4]                                                                                             ; |main|address[4]                                                                                       ; out              ;
; |main|address[3]                                                                                             ; |main|address[3]                                                                                       ; out              ;
; |main|address[2]                                                                                             ; |main|address[2]                                                                                       ; out              ;
; |main|address[1]                                                                                             ; |main|address[1]                                                                                       ; out              ;
; |main|address[0]                                                                                             ; |main|address[0]                                                                                       ; out              ;
; |main|ram:inst3|lpm_ram_io:inst|_~1                                                                          ; |main|ram:inst3|lpm_ram_io:inst|_~1                                                                    ; out0             ;
; |main|ram:inst3|lpm_ram_io:inst|datatri[3]                                                                   ; |main|ram:inst3|lpm_ram_io:inst|datatri[3]                                                             ; out              ;
; |main|ram:inst3|lpm_ram_io:inst|datatri[2]                                                                   ; |main|ram:inst3|lpm_ram_io:inst|datatri[2]                                                             ; out              ;
; |main|ram:inst3|lpm_ram_io:inst|datatri[1]                                                                   ; |main|ram:inst3|lpm_ram_io:inst|datatri[1]                                                             ; out              ;
; |main|ram:inst3|lpm_ram_io:inst|datatri[0]                                                                   ; |main|ram:inst3|lpm_ram_io:inst|datatri[0]                                                             ; out              ;
; |main|ram:inst3|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_f891:auto_generated|ram_block1a0 ; |main|ram:inst3|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_f891:auto_generated|q_a[0] ; portadataout0    ;
; |main|ram:inst3|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_f891:auto_generated|ram_block1a1 ; |main|ram:inst3|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_f891:auto_generated|q_a[1] ; portadataout0    ;
; |main|ram:inst3|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_f891:auto_generated|ram_block1a2 ; |main|ram:inst3|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_f891:auto_generated|q_a[2] ; portadataout0    ;
; |main|ram:inst3|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_f891:auto_generated|ram_block1a3 ; |main|ram:inst3|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_f891:auto_generated|q_a[3] ; portadataout0    ;
; |main|lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_trf:auto_generated|eq_node[1]                 ; |main|lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_trf:auto_generated|eq_node[1]           ; out0             ;
; |main|lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_trf:auto_generated|eq_node[0]                 ; |main|lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_trf:auto_generated|eq_node[0]           ; out0             ;
; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0     ; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0]     ; portadataout0    ;
; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a1     ; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[1]     ; portadataout0    ;
; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a2     ; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[2]     ; portadataout0    ;
; |main|rom:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                     ; |main|rom:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]                               ; out              ;
; |main|rom:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                     ; |main|rom:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[1]                               ; out              ;
; |main|rom:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                     ; |main|rom:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[0]                               ; out              ;
; |main|buffer:inst4|inst                                                                                      ; |main|buffer:inst4|inst                                                                                ; out0             ;
; |main|buffer:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3]                                            ; |main|buffer:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3]                                      ; regout           ;
; |main|buffer:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]                                            ; |main|buffer:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]                                      ; regout           ;
; |main|buffer:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                            ; |main|buffer:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                      ; regout           ;
; |main|buffer:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]                                            ; |main|buffer:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]                                      ; regout           ;
; |main|buffer:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3]                                            ; |main|buffer:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3]                                      ; regout           ;
; |main|buffer:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2]                                            ; |main|buffer:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2]                                      ; regout           ;
; |main|buffer:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1]                                            ; |main|buffer:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1]                                      ; regout           ;
; |main|buffer:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                            ; |main|buffer:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                      ; regout           ;
; |main|buffer:inst4|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[3]                                           ; |main|buffer:inst4|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[3]                                     ; regout           ;
; |main|buffer:inst4|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[2]                                           ; |main|buffer:inst4|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[2]                                     ; regout           ;
; |main|buffer:inst4|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[1]                                           ; |main|buffer:inst4|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[1]                                     ; regout           ;
; |main|buffer:inst4|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[0]                                           ; |main|buffer:inst4|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[0]                                     ; regout           ;
; |main|buffer:inst4|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[3]                                           ; |main|buffer:inst4|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[3]                                     ; regout           ;
; |main|buffer:inst4|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[2]                                           ; |main|buffer:inst4|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[2]                                     ; regout           ;
; |main|buffer:inst4|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[1]                                           ; |main|buffer:inst4|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[1]                                     ; regout           ;
; |main|buffer:inst4|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[0]                                           ; |main|buffer:inst4|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[0]                                     ; regout           ;
; |main|buffer:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[3]                                 ; |main|buffer:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[3]                           ; out              ;
; |main|buffer:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[2]                                 ; |main|buffer:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[2]                           ; out              ;
; |main|buffer:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[1]                                 ; |main|buffer:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[1]                           ; out              ;
; |main|buffer:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[0]                                 ; |main|buffer:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[0]                           ; out              ;
; |main|buffer:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|din[3]                                  ; |main|buffer:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|din[3]                            ; out              ;
; |main|buffer:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|din[2]                                  ; |main|buffer:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|din[2]                            ; out              ;
; |main|buffer:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|din[1]                                  ; |main|buffer:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|din[1]                            ; out              ;
; |main|buffer:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|din[0]                                  ; |main|buffer:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|din[0]                            ; out              ;
; |main|buffer:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                                            ; |main|buffer:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                                      ; regout           ;
; |main|buffer:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                                            ; |main|buffer:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                                      ; regout           ;
; |main|buffer:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                                            ; |main|buffer:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                                      ; regout           ;
; |main|buffer:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                            ; |main|buffer:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                      ; regout           ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                    ; Output Port Name                                                                                       ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+
; |main|0[7]                                                                                                   ; |main|0[7]                                                                                             ; pin_out          ;
; |main|0[6]                                                                                                   ; |main|0[6]                                                                                             ; pin_out          ;
; |main|0[5]                                                                                                   ; |main|0[5]                                                                                             ; pin_out          ;
; |main|0[4]                                                                                                   ; |main|0[4]                                                                                             ; pin_out          ;
; |main|1[7]                                                                                                   ; |main|1[7]                                                                                             ; pin_out          ;
; |main|1[6]                                                                                                   ; |main|1[6]                                                                                             ; pin_out          ;
; |main|1[5]                                                                                                   ; |main|1[5]                                                                                             ; pin_out          ;
; |main|1[4]                                                                                                   ; |main|1[4]                                                                                             ; pin_out          ;
; |main|2[7]                                                                                                   ; |main|2[7]                                                                                             ; pin_out          ;
; |main|2[6]                                                                                                   ; |main|2[6]                                                                                             ; pin_out          ;
; |main|2[5]                                                                                                   ; |main|2[5]                                                                                             ; pin_out          ;
; |main|2[4]                                                                                                   ; |main|2[4]                                                                                             ; pin_out          ;
; |main|3[7]                                                                                                   ; |main|3[7]                                                                                             ; pin_out          ;
; |main|3[6]                                                                                                   ; |main|3[6]                                                                                             ; pin_out          ;
; |main|3[5]                                                                                                   ; |main|3[5]                                                                                             ; pin_out          ;
; |main|3[4]                                                                                                   ; |main|3[4]                                                                                             ; pin_out          ;
; |main|4[7]                                                                                                   ; |main|4[7]                                                                                             ; pin_out          ;
; |main|4[6]                                                                                                   ; |main|4[6]                                                                                             ; pin_out          ;
; |main|4[5]                                                                                                   ; |main|4[5]                                                                                             ; pin_out          ;
; |main|4[4]                                                                                                   ; |main|4[4]                                                                                             ; pin_out          ;
; |main|data[7]                                                                                                ; |main|data[7]                                                                                          ; pin_out          ;
; |main|data[6]                                                                                                ; |main|data[6]                                                                                          ; pin_out          ;
; |main|data[5]                                                                                                ; |main|data[5]                                                                                          ; pin_out          ;
; |main|data[4]                                                                                                ; |main|data[4]                                                                                          ; pin_out          ;
; |main|data~0                                                                                                 ; |main|data~0                                                                                           ; out0             ;
; |main|data~1                                                                                                 ; |main|data~1                                                                                           ; out0             ;
; |main|data~2                                                                                                 ; |main|data~2                                                                                           ; out0             ;
; |main|data~3                                                                                                 ; |main|data~3                                                                                           ; out0             ;
; |main|ram:inst3|lpm_ram_io:inst|datatri[7]                                                                   ; |main|ram:inst3|lpm_ram_io:inst|datatri[7]                                                             ; out              ;
; |main|ram:inst3|lpm_ram_io:inst|datatri[6]                                                                   ; |main|ram:inst3|lpm_ram_io:inst|datatri[6]                                                             ; out              ;
; |main|ram:inst3|lpm_ram_io:inst|datatri[5]                                                                   ; |main|ram:inst3|lpm_ram_io:inst|datatri[5]                                                             ; out              ;
; |main|ram:inst3|lpm_ram_io:inst|datatri[4]                                                                   ; |main|ram:inst3|lpm_ram_io:inst|datatri[4]                                                             ; out              ;
; |main|ram:inst3|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_f891:auto_generated|ram_block1a4 ; |main|ram:inst3|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_f891:auto_generated|q_a[4] ; portadataout0    ;
; |main|ram:inst3|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_f891:auto_generated|ram_block1a5 ; |main|ram:inst3|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_f891:auto_generated|q_a[5] ; portadataout0    ;
; |main|ram:inst3|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_f891:auto_generated|ram_block1a6 ; |main|ram:inst3|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_f891:auto_generated|q_a[6] ; portadataout0    ;
; |main|ram:inst3|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_f891:auto_generated|ram_block1a7 ; |main|ram:inst3|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_f891:auto_generated|q_a[7] ; portadataout0    ;
; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a3     ; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[3]     ; portadataout0    ;
; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a4     ; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[4]     ; portadataout0    ;
; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a5     ; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[5]     ; portadataout0    ;
; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a6     ; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[6]     ; portadataout0    ;
; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a7     ; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[7]     ; portadataout0    ;
; |main|rom:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                     ; |main|rom:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[7]                               ; out              ;
; |main|rom:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                     ; |main|rom:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[6]                               ; out              ;
; |main|rom:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                     ; |main|rom:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[5]                               ; out              ;
; |main|rom:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                     ; |main|rom:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[4]                               ; out              ;
; |main|rom:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                     ; |main|rom:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]                               ; out              ;
; |main|buffer:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]                                            ; |main|buffer:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]                                      ; regout           ;
; |main|buffer:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6]                                            ; |main|buffer:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6]                                      ; regout           ;
; |main|buffer:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]                                            ; |main|buffer:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]                                      ; regout           ;
; |main|buffer:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4]                                            ; |main|buffer:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4]                                      ; regout           ;
; |main|buffer:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[7]                                            ; |main|buffer:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[7]                                      ; regout           ;
; |main|buffer:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6]                                            ; |main|buffer:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6]                                      ; regout           ;
; |main|buffer:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5]                                            ; |main|buffer:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5]                                      ; regout           ;
; |main|buffer:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4]                                            ; |main|buffer:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4]                                      ; regout           ;
; |main|buffer:inst4|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[7]                                           ; |main|buffer:inst4|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[7]                                     ; regout           ;
; |main|buffer:inst4|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[6]                                           ; |main|buffer:inst4|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[6]                                     ; regout           ;
; |main|buffer:inst4|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[5]                                           ; |main|buffer:inst4|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[5]                                     ; regout           ;
; |main|buffer:inst4|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[4]                                           ; |main|buffer:inst4|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[4]                                     ; regout           ;
; |main|buffer:inst4|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[7]                                           ; |main|buffer:inst4|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[7]                                     ; regout           ;
; |main|buffer:inst4|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[6]                                           ; |main|buffer:inst4|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[6]                                     ; regout           ;
; |main|buffer:inst4|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[5]                                           ; |main|buffer:inst4|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[5]                                     ; regout           ;
; |main|buffer:inst4|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[4]                                           ; |main|buffer:inst4|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[4]                                     ; regout           ;
; |main|buffer:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[7]                                 ; |main|buffer:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[7]                           ; out              ;
; |main|buffer:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[6]                                 ; |main|buffer:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[6]                           ; out              ;
; |main|buffer:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[5]                                 ; |main|buffer:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[5]                           ; out              ;
; |main|buffer:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[4]                                 ; |main|buffer:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[4]                           ; out              ;
; |main|buffer:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|din[7]                                  ; |main|buffer:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|din[7]                            ; out              ;
; |main|buffer:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|din[6]                                  ; |main|buffer:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|din[6]                            ; out              ;
; |main|buffer:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|din[5]                                  ; |main|buffer:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|din[5]                            ; out              ;
; |main|buffer:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|din[4]                                  ; |main|buffer:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|din[4]                            ; out              ;
; |main|buffer:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                                            ; |main|buffer:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                                      ; regout           ;
; |main|buffer:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                            ; |main|buffer:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                      ; regout           ;
; |main|buffer:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                            ; |main|buffer:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                      ; regout           ;
; |main|buffer:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                                            ; |main|buffer:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                                      ; regout           ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                    ; Output Port Name                                                                                       ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+
; |main|ram:inst3|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_f891:auto_generated|ram_block1a4 ; |main|ram:inst3|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_f891:auto_generated|q_a[4] ; portadataout0    ;
; |main|ram:inst3|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_f891:auto_generated|ram_block1a5 ; |main|ram:inst3|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_f891:auto_generated|q_a[5] ; portadataout0    ;
; |main|ram:inst3|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_f891:auto_generated|ram_block1a6 ; |main|ram:inst3|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_f891:auto_generated|q_a[6] ; portadataout0    ;
; |main|ram:inst3|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_f891:auto_generated|ram_block1a7 ; |main|ram:inst3|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_f891:auto_generated|q_a[7] ; portadataout0    ;
; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a3     ; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[3]     ; portadataout0    ;
; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a4     ; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[4]     ; portadataout0    ;
; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a5     ; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[5]     ; portadataout0    ;
; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a6     ; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[6]     ; portadataout0    ;
; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a7     ; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[7]     ; portadataout0    ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri Oct 25 11:11:10 2024
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off lab3 -c lab3
Info: Using vector source file "C:/Users/lukya/OneDrive/ /BSUIR/third/5 sem/SiFOVM/lab3/main.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      53.75 %
Info: Number of transitions in simulation is 1189
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 143 megabytes
    Info: Processing ended: Fri Oct 25 11:11:11 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


