<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `library/core/src/../../stdarch/crates/core_arch/src/riscv_shared/mod.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>mod.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../../../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../../../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../../../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../../../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../../../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../../../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../../../../../../../../normalize1.60.0.css"><link rel="stylesheet" type="text/css" href="../../../../../../../../../rustdoc1.60.0.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../../../../../../../ayu1.60.0.css" disabled><link rel="stylesheet" type="text/css" href="../../../../../../../../../dark1.60.0.css" disabled><link rel="stylesheet" type="text/css" href="../../../../../../../../../light1.60.0.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../../../../../../../storage1.60.0.js"></script><script src="../../../../../../../../../crates1.60.0.js"></script><script defer src="../../../../../../../../../main1.60.0.js"></script><script defer src="../../../../../../../../../source-script1.60.0.js"></script><script defer src="../../../../../../../../../source-files1.60.0.js"></script>
    <noscript><link rel="stylesheet" href="../../../../../../../../../noscript1.60.0.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../../../../../../favicon-16x161.60.0.png"><link rel="alternate icon" type="image/png" href="../../../../../../../../../favicon-32x321.60.0.png"><link rel="icon" type="image/svg+xml" href="../../../../../../../../../favicon1.60.0.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../../../../../../../../core/index.html"><div class="logo-container"><img class="rust-logo" src="../../../../../../../../../rust-logo1.60.0.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../../../../../../../../core/index.html"><div class="logo-container"><img class="rust-logo" src="../../../../../../../../../rust-logo1.60.0.svg" alt="logo"></div>
        </a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../../../../../../../../core/index.html"><img class="rust-logo" src="../../../../../../../../../rust-logo1.60.0.svg" alt="logo"></a><nav class="sub"><div class="theme-picker hidden"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img width="18" height="18" alt="Pick another theme!" src="../../../../../../../../../brush1.60.0.svg"></button><div id="theme-choices" role="menu"></div></div><form class="search-form"><div class="search-container"><div>
                                <input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../../../../../../../../settings.html" title="settings"><img width="18" height="18" alt="Change settings" src="../../../../../../../../../wheel1.60.0.svg"></a></div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
<span id="423">423</span>
<span id="424">424</span>
<span id="425">425</span>
<span id="426">426</span>
<span id="427">427</span>
<span id="428">428</span>
<span id="429">429</span>
<span id="430">430</span>
<span id="431">431</span>
<span id="432">432</span>
<span id="433">433</span>
<span id="434">434</span>
<span id="435">435</span>
<span id="436">436</span>
<span id="437">437</span>
<span id="438">438</span>
<span id="439">439</span>
<span id="440">440</span>
<span id="441">441</span>
<span id="442">442</span>
<span id="443">443</span>
<span id="444">444</span>
<span id="445">445</span>
<span id="446">446</span>
<span id="447">447</span>
<span id="448">448</span>
<span id="449">449</span>
<span id="450">450</span>
<span id="451">451</span>
<span id="452">452</span>
<span id="453">453</span>
<span id="454">454</span>
<span id="455">455</span>
<span id="456">456</span>
<span id="457">457</span>
<span id="458">458</span>
<span id="459">459</span>
<span id="460">460</span>
<span id="461">461</span>
<span id="462">462</span>
<span id="463">463</span>
<span id="464">464</span>
<span id="465">465</span>
<span id="466">466</span>
<span id="467">467</span>
<span id="468">468</span>
<span id="469">469</span>
<span id="470">470</span>
<span id="471">471</span>
<span id="472">472</span>
<span id="473">473</span>
<span id="474">474</span>
<span id="475">475</span>
<span id="476">476</span>
<span id="477">477</span>
<span id="478">478</span>
<span id="479">479</span>
<span id="480">480</span>
<span id="481">481</span>
</pre><pre class="rust"><code><span class="doccomment">//! Shared RISC-V intrinsics</span>

<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::arch::asm</span>;

<span class="doccomment">/// Generates the `PAUSE` instruction</span>
<span class="doccomment">///</span>
<span class="doccomment">/// The PAUSE instruction is a HINT that indicates the current hart&#39;s rate of instruction retirement</span>
<span class="doccomment">/// should be temporarily reduced or paused. The duration of its effect must be bounded and may be zero.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">pause</span>() {
    <span class="kw">unsafe</span> { <span class="macro">asm!</span>(<span class="string">&quot;.insn i 0x0F, 0, x0, x0, 0x010&quot;</span>, <span class="ident">options</span>(<span class="ident">nomem</span>, <span class="ident">nostack</span>)) }
}

<span class="doccomment">/// Generates the `NOP` instruction</span>
<span class="doccomment">///</span>
<span class="doccomment">/// The NOP instruction does not change any architecturally visible state, except for</span>
<span class="doccomment">/// advancing the `pc` and incrementing any applicable performance counters.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">nop</span>() {
    <span class="kw">unsafe</span> { <span class="macro">asm!</span>(<span class="string">&quot;nop&quot;</span>, <span class="ident">options</span>(<span class="ident">nomem</span>, <span class="ident">nostack</span>)) }
}

<span class="doccomment">/// Generates the `WFI` instruction</span>
<span class="doccomment">///</span>
<span class="doccomment">/// The WFI instruction provides a hint to the implementation that the current hart can be stalled</span>
<span class="doccomment">/// until an interrupt might need servicing. This instruction is a hint,</span>
<span class="doccomment">/// and a legal implementation is to simply implement WFI as a NOP.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">wfi</span>() {
    <span class="macro">asm!</span>(<span class="string">&quot;wfi&quot;</span>, <span class="ident">options</span>(<span class="ident">nomem</span>, <span class="ident">nostack</span>))
}

<span class="doccomment">/// Generates the `FENCE.I` instruction</span>
<span class="doccomment">///</span>
<span class="doccomment">/// A FENCE.I instruction ensures that a subsequent instruction fetch on a RISC-V hart will see</span>
<span class="doccomment">/// any previous data stores already visible to the same RISC-V hart.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// FENCE.I does not ensure that other RISC-V harts&#39; instruction fetches will observe the</span>
<span class="doccomment">/// local hart&#39;s stores in a multiprocessor system.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">fence_i</span>() {
    <span class="macro">asm!</span>(<span class="string">&quot;fence.i&quot;</span>, <span class="ident">options</span>(<span class="ident">nostack</span>))
}

<span class="doccomment">/// Supervisor memory management fence for given virtual address and address space</span>
<span class="doccomment">///</span>
<span class="doccomment">/// The fence orders only reads and writes made to leaf page table entries corresponding to</span>
<span class="doccomment">/// the virtual address in parameter `vaddr`, for the address space identified by integer parameter</span>
<span class="doccomment">/// `asid`. Accesses to global mappings are not ordered. The fence also invalidates all</span>
<span class="doccomment">/// address-translation cache entries that contain leaf page table entries corresponding to the</span>
<span class="doccomment">/// virtual address in parameter `vaddr` and that match the address space identified by integer</span>
<span class="doccomment">/// parameter `asid`, except for entries containing global mappings.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">sfence_vma</span>(<span class="ident">vaddr</span>: <span class="ident">usize</span>, <span class="ident">asid</span>: <span class="ident">usize</span>) {
    <span class="macro">asm!</span>(<span class="string">&quot;sfence.vma {}, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">vaddr</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">asid</span>, <span class="ident">options</span>(<span class="ident">nostack</span>))
}

<span class="doccomment">/// Supervisor memory management fence for given virtual address</span>
<span class="doccomment">///</span>
<span class="doccomment">/// The fence orders only reads and writes made to leaf page table entries corresponding to</span>
<span class="doccomment">/// the virtual address in parameter `vaddr`, for all address spaces.</span>
<span class="doccomment">/// The fence also invalidates all address-translation cache entries that contain leaf page</span>
<span class="doccomment">/// table entries corresponding to the virtual address in parameter `vaddr`, for all address spaces.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">sfence_vma_vaddr</span>(<span class="ident">vaddr</span>: <span class="ident">usize</span>) {
    <span class="macro">asm!</span>(<span class="string">&quot;sfence.vma {}, x0&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">vaddr</span>, <span class="ident">options</span>(<span class="ident">nostack</span>))
}

<span class="doccomment">/// Supervisor memory management fence for given address space</span>
<span class="doccomment">///</span>
<span class="doccomment">/// The fence orders all reads and writes made to any level of the page tables,</span>
<span class="doccomment">/// but only for the address space identified by integer parameter `asid`.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Accesses to global mappings are not ordered. The fence also invalidates all</span>
<span class="doccomment">/// address-translation cache entries matching the address space identified by integer</span>
<span class="doccomment">/// parameter `asid`, except for entries containing global mappings.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">sfence_vma_asid</span>(<span class="ident">asid</span>: <span class="ident">usize</span>) {
    <span class="macro">asm!</span>(<span class="string">&quot;sfence.vma x0, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">asid</span>, <span class="ident">options</span>(<span class="ident">nostack</span>))
}

<span class="doccomment">/// Supervisor memory management fence for all address spaces and virtual addresses</span>
<span class="doccomment">///</span>
<span class="doccomment">/// The fence orders all reads and writes made to any level of the page</span>
<span class="doccomment">/// tables, for all address spaces. The fence also invalidates all address-translation cache entries,</span>
<span class="doccomment">/// for all address spaces.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">sfence_vma_all</span>() {
    <span class="macro">asm!</span>(<span class="string">&quot;sfence.vma&quot;</span>, <span class="ident">options</span>(<span class="ident">nostack</span>))
}

<span class="doccomment">/// Invalidate supervisor translation cache for given virtual address and address space</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This instruction invalidates any address-translation cache entries that an</span>
<span class="doccomment">/// `SFENCE.VMA` instruction with the same values of `vaddr` and `asid` would invalidate.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">sinval_vma</span>(<span class="ident">vaddr</span>: <span class="ident">usize</span>, <span class="ident">asid</span>: <span class="ident">usize</span>) {
    <span class="comment">// asm!(&quot;sinval.vma {}, {}&quot;, in(reg) vaddr, in(reg) asid, options(nostack))</span>
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x0B, x0, {}, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">vaddr</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">asid</span>, <span class="ident">options</span>(<span class="ident">nostack</span>))
}

<span class="doccomment">/// Invalidate supervisor translation cache for given virtual address</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This instruction invalidates any address-translation cache entries that an</span>
<span class="doccomment">/// `SFENCE.VMA` instruction with the same values of `vaddr` and `asid` would invalidate.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">sinval_vma_vaddr</span>(<span class="ident">vaddr</span>: <span class="ident">usize</span>) {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x0B, x0, {}, x0&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">vaddr</span>, <span class="ident">options</span>(<span class="ident">nostack</span>))
}

<span class="doccomment">/// Invalidate supervisor translation cache for given address space</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This instruction invalidates any address-translation cache entries that an</span>
<span class="doccomment">/// `SFENCE.VMA` instruction with the same values of `vaddr` and `asid` would invalidate.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">sinval_vma_asid</span>(<span class="ident">asid</span>: <span class="ident">usize</span>) {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x0B, x0, x0, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">asid</span>, <span class="ident">options</span>(<span class="ident">nostack</span>))
}

<span class="doccomment">/// Invalidate supervisor translation cache for all address spaces and virtual addresses</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This instruction invalidates any address-translation cache entries that an</span>
<span class="doccomment">/// `SFENCE.VMA` instruction with the same values of `vaddr` and `asid` would invalidate.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">sinval_vma_all</span>() {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x0B, x0, x0, x0&quot;</span>, <span class="ident">options</span>(<span class="ident">nostack</span>))
}

<span class="doccomment">/// Generates the `SFENCE.W.INVAL` instruction</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This instruction guarantees that any previous stores already visible to the current RISC-V hart</span>
<span class="doccomment">/// are ordered before subsequent `SINVAL.VMA` instructions executed by the same hart.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">sfence_w_inval</span>() {
    <span class="comment">// asm!(&quot;sfence.w.inval&quot;, options(nostack))</span>
    <span class="macro">asm!</span>(<span class="string">&quot;.insn i 0x73, 0, x0, x0, 0x180&quot;</span>, <span class="ident">options</span>(<span class="ident">nostack</span>))
}

<span class="doccomment">/// Generates the `SFENCE.INVAL.IR` instruction</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This instruction guarantees that any previous SINVAL.VMA instructions executed by the current hart</span>
<span class="doccomment">/// are ordered before subsequent implicit references by that hart to the memory-management data structures.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">sfence_inval_ir</span>() {
    <span class="comment">// asm!(&quot;sfence.inval.ir&quot;, options(nostack))</span>
    <span class="macro">asm!</span>(<span class="string">&quot;.insn i 0x73, 0, x0, x0, 0x181&quot;</span>, <span class="ident">options</span>(<span class="ident">nostack</span>))
}

<span class="doccomment">/// Loads virtual machine memory by signed byte integer</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This instruction performs an explicit memory access as though `V=1`;</span>
<span class="doccomment">/// i.e., with the address translation and protection, and the endianness, that apply to memory</span>
<span class="doccomment">/// accesses in either VS-mode or VU-mode.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This function is unsafe for it accesses the virtual supervisor or user via a `HLV.B`</span>
<span class="doccomment">/// instruction which is effectively an unreference to any memory address.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">hlv_b</span>(<span class="ident">src</span>: <span class="kw-2">*const</span> <span class="ident">i8</span>) -&gt; <span class="ident">i8</span> {
    <span class="kw">let</span> <span class="ident">value</span>: <span class="ident">i8</span>;
    <span class="macro">asm!</span>(<span class="string">&quot;.insn i 0x73, 0x4, {}, {}, 0x600&quot;</span>, <span class="ident">out</span>(<span class="ident">reg</span>) <span class="ident">value</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">src</span>, <span class="ident">options</span>(<span class="ident">readonly</span>, <span class="ident">nostack</span>));
    <span class="ident">value</span>
}

<span class="doccomment">/// Loads virtual machine memory by unsigned byte integer</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This instruction performs an explicit memory access as though `V=1`;</span>
<span class="doccomment">/// i.e., with the address translation and protection, and the endianness, that apply to memory</span>
<span class="doccomment">/// accesses in either VS-mode or VU-mode.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This function is unsafe for it accesses the virtual supervisor or user via a `HLV.BU`</span>
<span class="doccomment">/// instruction which is effectively an unreference to any memory address.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">hlv_bu</span>(<span class="ident">src</span>: <span class="kw-2">*const</span> <span class="ident">u8</span>) -&gt; <span class="ident">u8</span> {
    <span class="kw">let</span> <span class="ident">value</span>: <span class="ident">u8</span>;
    <span class="macro">asm!</span>(<span class="string">&quot;.insn i 0x73, 0x4, {}, {}, 0x601&quot;</span>, <span class="ident">out</span>(<span class="ident">reg</span>) <span class="ident">value</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">src</span>, <span class="ident">options</span>(<span class="ident">readonly</span>, <span class="ident">nostack</span>));
    <span class="ident">value</span>
}

<span class="doccomment">/// Loads virtual machine memory by signed half integer</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This instruction performs an explicit memory access as though `V=1`;</span>
<span class="doccomment">/// i.e., with the address translation and protection, and the endianness, that apply to memory</span>
<span class="doccomment">/// accesses in either VS-mode or VU-mode.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This function is unsafe for it accesses the virtual supervisor or user via a `HLV.H`</span>
<span class="doccomment">/// instruction which is effectively an unreference to any memory address.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">hlv_h</span>(<span class="ident">src</span>: <span class="kw-2">*const</span> <span class="ident">i16</span>) -&gt; <span class="ident">i16</span> {
    <span class="kw">let</span> <span class="ident">value</span>: <span class="ident">i16</span>;
    <span class="macro">asm!</span>(<span class="string">&quot;.insn i 0x73, 0x4, {}, {}, 0x640&quot;</span>, <span class="ident">out</span>(<span class="ident">reg</span>) <span class="ident">value</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">src</span>, <span class="ident">options</span>(<span class="ident">readonly</span>, <span class="ident">nostack</span>));
    <span class="ident">value</span>
}

<span class="doccomment">/// Loads virtual machine memory by unsigned half integer</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This instruction performs an explicit memory access as though `V=1`;</span>
<span class="doccomment">/// i.e., with the address translation and protection, and the endianness, that apply to memory</span>
<span class="doccomment">/// accesses in either VS-mode or VU-mode.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This function is unsafe for it accesses the virtual supervisor or user via a `HLV.HU`</span>
<span class="doccomment">/// instruction which is effectively an unreference to any memory address.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">hlv_hu</span>(<span class="ident">src</span>: <span class="kw-2">*const</span> <span class="ident">u16</span>) -&gt; <span class="ident">u16</span> {
    <span class="kw">let</span> <span class="ident">value</span>: <span class="ident">u16</span>;
    <span class="macro">asm!</span>(<span class="string">&quot;.insn i 0x73, 0x4, {}, {}, 0x641&quot;</span>, <span class="ident">out</span>(<span class="ident">reg</span>) <span class="ident">value</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">src</span>, <span class="ident">options</span>(<span class="ident">readonly</span>, <span class="ident">nostack</span>));
    <span class="ident">value</span>
}

<span class="doccomment">/// Accesses virtual machine instruction by unsigned half integer</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This instruction performs an explicit memory access as though `V=1`;</span>
<span class="doccomment">/// the memory being read must be executable in both stages of address translation,</span>
<span class="doccomment">/// but read permission is not required.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This function is unsafe for it accesses the virtual supervisor or user via a `HLVX.HU`</span>
<span class="doccomment">/// instruction which is effectively an unreference to any memory address.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">hlvx_hu</span>(<span class="ident">src</span>: <span class="kw-2">*const</span> <span class="ident">u16</span>) -&gt; <span class="ident">u16</span> {
    <span class="kw">let</span> <span class="ident">insn</span>: <span class="ident">u16</span>;
    <span class="macro">asm!</span>(<span class="string">&quot;.insn i 0x73, 0x4, {}, {}, 0x643&quot;</span>, <span class="ident">out</span>(<span class="ident">reg</span>) <span class="ident">insn</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">src</span>, <span class="ident">options</span>(<span class="ident">readonly</span>, <span class="ident">nostack</span>));
    <span class="ident">insn</span>
}

<span class="doccomment">/// Loads virtual machine memory by signed word integer</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This instruction performs an explicit memory access as though `V=1`;</span>
<span class="doccomment">/// i.e., with the address translation and protection, and the endianness, that apply to memory</span>
<span class="doccomment">/// accesses in either VS-mode or VU-mode.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This function is unsafe for it accesses the virtual supervisor or user via a `HLV.W`</span>
<span class="doccomment">/// instruction which is effectively an unreference to any memory address.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">hlv_w</span>(<span class="ident">src</span>: <span class="kw-2">*const</span> <span class="ident">i32</span>) -&gt; <span class="ident">i32</span> {
    <span class="kw">let</span> <span class="ident">value</span>: <span class="ident">i32</span>;
    <span class="macro">asm!</span>(<span class="string">&quot;.insn i 0x73, 0x4, {}, {}, 0x680&quot;</span>, <span class="ident">out</span>(<span class="ident">reg</span>) <span class="ident">value</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">src</span>, <span class="ident">options</span>(<span class="ident">readonly</span>, <span class="ident">nostack</span>));
    <span class="ident">value</span>
}

<span class="doccomment">/// Accesses virtual machine instruction by unsigned word integer</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This instruction performs an explicit memory access as though `V=1`;</span>
<span class="doccomment">/// the memory being read must be executable in both stages of address translation,</span>
<span class="doccomment">/// but read permission is not required.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This function is unsafe for it accesses the virtual supervisor or user via a `HLVX.WU`</span>
<span class="doccomment">/// instruction which is effectively an unreference to any memory address.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">hlvx_wu</span>(<span class="ident">src</span>: <span class="kw-2">*const</span> <span class="ident">u32</span>) -&gt; <span class="ident">u32</span> {
    <span class="kw">let</span> <span class="ident">insn</span>: <span class="ident">u32</span>;
    <span class="macro">asm!</span>(<span class="string">&quot;.insn i 0x73, 0x4, {}, {}, 0x683&quot;</span>, <span class="ident">out</span>(<span class="ident">reg</span>) <span class="ident">insn</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">src</span>, <span class="ident">options</span>(<span class="ident">readonly</span>, <span class="ident">nostack</span>));
    <span class="ident">insn</span>
}

<span class="doccomment">/// Stores virtual machine memory by byte integer</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This instruction performs an explicit memory access as though `V=1`;</span>
<span class="doccomment">/// i.e., with the address translation and protection, and the endianness, that apply to memory</span>
<span class="doccomment">/// accesses in either VS-mode or VU-mode.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This function is unsafe for it accesses the virtual supervisor or user via a `HSV.B`</span>
<span class="doccomment">/// instruction which is effectively an unreference to any memory address.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">hsv_b</span>(<span class="ident">dst</span>: <span class="kw-2">*mut</span> <span class="ident">i8</span>, <span class="ident">src</span>: <span class="ident">i8</span>) {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0x4, 0x31, x0, {}, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">dst</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">src</span>, <span class="ident">options</span>(<span class="ident">nostack</span>));
}

<span class="doccomment">/// Stores virtual machine memory by half integer</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This instruction performs an explicit memory access as though `V=1`;</span>
<span class="doccomment">/// i.e., with the address translation and protection, and the endianness, that apply to memory</span>
<span class="doccomment">/// accesses in either VS-mode or VU-mode.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This function is unsafe for it accesses the virtual supervisor or user via a `HSV.H`</span>
<span class="doccomment">/// instruction which is effectively an unreference to any memory address.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">hsv_h</span>(<span class="ident">dst</span>: <span class="kw-2">*mut</span> <span class="ident">i16</span>, <span class="ident">src</span>: <span class="ident">i16</span>) {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0x4, 0x33, x0, {}, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">dst</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">src</span>, <span class="ident">options</span>(<span class="ident">nostack</span>));
}

<span class="doccomment">/// Stores virtual machine memory by word integer</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This instruction performs an explicit memory access as though `V=1`;</span>
<span class="doccomment">/// i.e., with the address translation and protection, and the endianness, that apply to memory</span>
<span class="doccomment">/// accesses in either VS-mode or VU-mode.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This function is unsafe for it accesses the virtual supervisor or user via a `HSV.W`</span>
<span class="doccomment">/// instruction which is effectively an unreference to any memory address.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">hsv_w</span>(<span class="ident">dst</span>: <span class="kw-2">*mut</span> <span class="ident">i32</span>, <span class="ident">src</span>: <span class="ident">i32</span>) {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0x4, 0x35, x0, {}, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">dst</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">src</span>, <span class="ident">options</span>(<span class="ident">nostack</span>));
}

<span class="doccomment">/// Hypervisor memory management fence for given guest virtual address and guest address space</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Guarantees that any previous stores already visible to the current hart are ordered before all</span>
<span class="doccomment">/// implicit reads by that hart done for VS-stage address translation for instructions that:</span>
<span class="doccomment">/// - are subsequent to the `HFENCE.VVMA`, and</span>
<span class="doccomment">/// - execute when `hgatp.VMID` has the same setting as it did when `HFENCE.VVMA` executed.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This fence specifies a single guest virtual address, and a single guest address-space identifier.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">hfence_vvma</span>(<span class="ident">vaddr</span>: <span class="ident">usize</span>, <span class="ident">asid</span>: <span class="ident">usize</span>) {
    <span class="comment">// asm!(&quot;hfence.vvma {}, {}&quot;, in(reg) vaddr, in(reg) asid)</span>
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x11, x0, {}, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">vaddr</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">asid</span>, <span class="ident">options</span>(<span class="ident">nostack</span>))
}

<span class="doccomment">/// Hypervisor memory management fence for given guest virtual address</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Guarantees that any previous stores already visible to the current hart are ordered before all</span>
<span class="doccomment">/// implicit reads by that hart done for VS-stage address translation for instructions that:</span>
<span class="doccomment">/// - are subsequent to the `HFENCE.VVMA`, and</span>
<span class="doccomment">/// - execute when `hgatp.VMID` has the same setting as it did when `HFENCE.VVMA` executed.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This fence specifies a single guest virtual address.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">hfence_vvma_vaddr</span>(<span class="ident">vaddr</span>: <span class="ident">usize</span>) {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x11, x0, {}, x0&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">vaddr</span>, <span class="ident">options</span>(<span class="ident">nostack</span>))
}

<span class="doccomment">/// Hypervisor memory management fence for given guest address space</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Guarantees that any previous stores already visible to the current hart are ordered before all</span>
<span class="doccomment">/// implicit reads by that hart done for VS-stage address translation for instructions that:</span>
<span class="doccomment">/// - are subsequent to the `HFENCE.VVMA`, and</span>
<span class="doccomment">/// - execute when `hgatp.VMID` has the same setting as it did when `HFENCE.VVMA` executed.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This fence specifies a single guest address-space identifier.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">hfence_vvma_asid</span>(<span class="ident">asid</span>: <span class="ident">usize</span>) {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x11, x0, x0, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">asid</span>, <span class="ident">options</span>(<span class="ident">nostack</span>))
}

<span class="doccomment">/// Hypervisor memory management fence for all guest address spaces and guest virtual addresses</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Guarantees that any previous stores already visible to the current hart are ordered before all</span>
<span class="doccomment">/// implicit reads by that hart done for VS-stage address translation for instructions that:</span>
<span class="doccomment">/// - are subsequent to the `HFENCE.VVMA`, and</span>
<span class="doccomment">/// - execute when `hgatp.VMID` has the same setting as it did when `HFENCE.VVMA` executed.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This fence applies to any guest address spaces and guest virtual addresses.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">hfence_vvma_all</span>() {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x11, x0, x0, x0&quot;</span>, <span class="ident">options</span>(<span class="ident">nostack</span>))
}

<span class="doccomment">/// Hypervisor memory management fence for guest physical address and virtual machine</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Guarantees that any previous stores already visible to the current hart are ordered before all implicit reads</span>
<span class="doccomment">/// by that hart done for G-stage address translation for instructions that follow the HFENCE.GVMA.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This fence specifies a single guest physical address, **shifted right by 2 bits**, and a single virtual machine</span>
<span class="doccomment">/// by virtual machine identifier (VMID).</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">hfence_gvma</span>(<span class="ident">gaddr</span>: <span class="ident">usize</span>, <span class="ident">vmid</span>: <span class="ident">usize</span>) {
    <span class="comment">// asm!(&quot;hfence.gvma {}, {}&quot;, in(reg) gaddr, in(reg) vmid, options(nostack))</span>
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x31, x0, {}, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">gaddr</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">vmid</span>, <span class="ident">options</span>(<span class="ident">nostack</span>))
}

<span class="doccomment">/// Hypervisor memory management fence for guest physical address</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Guarantees that any previous stores already visible to the current hart are ordered before all implicit reads</span>
<span class="doccomment">/// by that hart done for G-stage address translation for instructions that follow the HFENCE.GVMA.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This fence specifies a single guest physical address; **the physical address should be shifted right by 2 bits**.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">hfence_gvma_gaddr</span>(<span class="ident">gaddr</span>: <span class="ident">usize</span>) {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x31, x0, {}, x0&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">gaddr</span>, <span class="ident">options</span>(<span class="ident">nostack</span>))
}

<span class="doccomment">/// Hypervisor memory management fence for given virtual machine</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Guarantees that any previous stores already visible to the current hart are ordered before all implicit reads</span>
<span class="doccomment">/// by that hart done for G-stage address translation for instructions that follow the HFENCE.GVMA.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This fence specifies a single virtual machine by virtual machine identifier (VMID).</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">hfence_gvma_vmid</span>(<span class="ident">vmid</span>: <span class="ident">usize</span>) {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x31, x0, x0, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">vmid</span>, <span class="ident">options</span>(<span class="ident">nostack</span>))
}

<span class="doccomment">/// Hypervisor memory management fence for all virtual machines and guest physical addresses</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Guarantees that any previous stores already visible to the current hart are ordered before all implicit reads</span>
<span class="doccomment">/// by that hart done for G-stage address translation for instructions that follow the HFENCE.GVMA.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This fence specifies all guest physical addresses and all virtual machines.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">hfence_gvma_all</span>() {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x31, x0, x0, x0&quot;</span>, <span class="ident">options</span>(<span class="ident">nostack</span>))
}

<span class="doccomment">/// Invalidate hypervisor translation cache for given guest virtual address and guest address space</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This instruction invalidates any address-translation cache entries that an</span>
<span class="doccomment">/// `HFENCE.VVMA` instruction with the same values of `vaddr` and `asid` would invalidate.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This fence specifies a single guest virtual address, and a single guest address-space identifier.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">hinval_vvma</span>(<span class="ident">vaddr</span>: <span class="ident">usize</span>, <span class="ident">asid</span>: <span class="ident">usize</span>) {
    <span class="comment">// asm!(&quot;hinval.vvma {}, {}&quot;, in(reg) vaddr, in(reg) asid, options(nostack))</span>
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x13, x0, {}, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">vaddr</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">asid</span>, <span class="ident">options</span>(<span class="ident">nostack</span>))
}

<span class="doccomment">/// Invalidate hypervisor translation cache for given guest virtual address</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This instruction invalidates any address-translation cache entries that an</span>
<span class="doccomment">/// `HFENCE.VVMA` instruction with the same values of `vaddr` and `asid` would invalidate.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This fence specifies a single guest virtual address.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">hinval_vvma_vaddr</span>(<span class="ident">vaddr</span>: <span class="ident">usize</span>) {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x13, x0, {}, x0&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">vaddr</span>, <span class="ident">options</span>(<span class="ident">nostack</span>))
}

<span class="doccomment">/// Invalidate hypervisor translation cache for given guest address space</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This instruction invalidates any address-translation cache entries that an</span>
<span class="doccomment">/// `HFENCE.VVMA` instruction with the same values of `vaddr` and `asid` would invalidate.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This fence specifies a single guest address-space identifier.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">hinval_vvma_asid</span>(<span class="ident">asid</span>: <span class="ident">usize</span>) {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x13, x0, x0, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">asid</span>, <span class="ident">options</span>(<span class="ident">nostack</span>))
}

<span class="doccomment">/// Invalidate hypervisor translation cache for all guest address spaces and guest virtual addresses</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This instruction invalidates any address-translation cache entries that an</span>
<span class="doccomment">/// `HFENCE.VVMA` instruction with the same values of `vaddr` and `asid` would invalidate.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This fence applies to any guest address spaces and guest virtual addresses.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">hinval_vvma_all</span>() {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x13, x0, x0, x0&quot;</span>, <span class="ident">options</span>(<span class="ident">nostack</span>))
}

<span class="doccomment">/// Invalidate hypervisor translation cache for guest physical address and virtual machine</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This instruction invalidates any address-translation cache entries that an</span>
<span class="doccomment">/// `HFENCE.GVMA` instruction with the same values of `gaddr` and `vmid` would invalidate.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This fence specifies a single guest physical address, **shifted right by 2 bits**, and a single virtual machine</span>
<span class="doccomment">/// by virtual machine identifier (VMID).</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">hinval_gvma</span>(<span class="ident">gaddr</span>: <span class="ident">usize</span>, <span class="ident">vmid</span>: <span class="ident">usize</span>) {
    <span class="comment">// asm!(&quot;hinval.gvma {}, {}&quot;, in(reg) gaddr, in(reg) vmid, options(nostack))</span>
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x33, x0, {}, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">gaddr</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">vmid</span>, <span class="ident">options</span>(<span class="ident">nostack</span>))
}

<span class="doccomment">/// Invalidate hypervisor translation cache for guest physical address</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This instruction invalidates any address-translation cache entries that an</span>
<span class="doccomment">/// `HFENCE.GVMA` instruction with the same values of `gaddr` and `vmid` would invalidate.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This fence specifies a single guest physical address; **the physical address should be shifted right by 2 bits**.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">hinval_gvma_gaddr</span>(<span class="ident">gaddr</span>: <span class="ident">usize</span>) {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x33, x0, {}, x0&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">gaddr</span>, <span class="ident">options</span>(<span class="ident">nostack</span>))
}

<span class="doccomment">/// Invalidate hypervisor translation cache for given virtual machine</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This instruction invalidates any address-translation cache entries that an</span>
<span class="doccomment">/// `HFENCE.GVMA` instruction with the same values of `gaddr` and `vmid` would invalidate.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This fence specifies a single virtual machine by virtual machine identifier (VMID).</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">hinval_gvma_vmid</span>(<span class="ident">vmid</span>: <span class="ident">usize</span>) {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x33, x0, x0, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">vmid</span>, <span class="ident">options</span>(<span class="ident">nostack</span>))
}

<span class="doccomment">/// Invalidate hypervisor translation cache for all virtual machines and guest physical addresses</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This instruction invalidates any address-translation cache entries that an</span>
<span class="doccomment">/// `HFENCE.GVMA` instruction with the same values of `gaddr` and `vmid` would invalidate.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This fence specifies all guest physical addresses and all virtual machines.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">hinval_gvma_all</span>() {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x33, x0, x0, x0&quot;</span>, <span class="ident">options</span>(<span class="ident">nostack</span>))
}
</code></pre></div>
</section><section id="search" class="content hidden"></section></div></main><div id="rustdoc-vars" data-root-path="../../../../../../../../../" data-current-crate="core" data-themes="ayu,dark,light" data-resource-suffix="1.60.0" data-rustdoc-version="1.60.0-nightly (5e57faa78 2022-01-19)" ></div>
</body></html>