// Seed: 387324505
module module_0 (
    input  tri0  id_0,
    output logic id_1,
    output tri   id_2,
    input  tri0  id_3,
    input  uwire id_4,
    input  wand  id_5
);
  always id_1 <= #id_3 1;
endmodule
module module_1 (
    output logic id_0,
    input supply0 id_1,
    input supply0 id_2,
    input wire id_3,
    output tri1 id_4,
    output uwire id_5,
    input wor id_6
    , id_15,
    input uwire id_7,
    input uwire id_8,
    output wor id_9,
    output uwire id_10,
    output supply0 id_11,
    input uwire id_12,
    input supply0 id_13
);
  initial id_0 = #1 1;
  assign #1 id_15 = {1{1'b0}};
  module_0(
      id_8, id_0, id_4, id_13, id_2, id_2
  );
  wire id_16;
endmodule
