/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  reg [4:0] _04_;
  wire [34:0] _05_;
  reg [5:0] _06_;
  wire [13:0] _07_;
  wire [14:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [3:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = !(celloutsig_1_3z ? celloutsig_1_0z : in_data[149]);
  assign celloutsig_1_8z = !(celloutsig_1_6z[7] ? in_data[133] : celloutsig_1_6z[0]);
  assign celloutsig_0_1z = !(in_data[7] ? in_data[47] : celloutsig_0_0z);
  assign celloutsig_0_23z = !(celloutsig_0_3z ? _00_ : celloutsig_0_6z[1]);
  assign celloutsig_0_32z = ~(_02_ | celloutsig_0_4z);
  assign celloutsig_1_19z = ~(celloutsig_1_2z | celloutsig_1_7z);
  assign celloutsig_0_9z = ~(celloutsig_0_4z | celloutsig_0_2z);
  assign celloutsig_0_19z = ~(celloutsig_0_1z | celloutsig_0_12z[4]);
  assign celloutsig_0_36z = ~celloutsig_0_1z;
  assign celloutsig_1_3z = ~celloutsig_1_2z;
  assign celloutsig_0_15z = ~((_03_ | celloutsig_0_6z[0]) & (in_data[61] | celloutsig_0_1z));
  assign celloutsig_0_29z = ~((celloutsig_0_21z | celloutsig_0_10z) & (celloutsig_0_23z | celloutsig_0_2z));
  assign celloutsig_1_1z = in_data[169] | celloutsig_1_0z;
  assign celloutsig_0_13z = _00_ | celloutsig_0_3z;
  assign celloutsig_0_22z = celloutsig_0_16z | celloutsig_0_15z;
  assign celloutsig_0_33z = ~(celloutsig_0_21z ^ celloutsig_0_30z[0]);
  assign celloutsig_0_41z = ~(celloutsig_0_3z ^ celloutsig_0_32z);
  assign celloutsig_0_4z = ~(in_data[57] ^ celloutsig_0_2z);
  assign celloutsig_1_0z = ~(in_data[188] ^ in_data[102]);
  assign celloutsig_1_10z = ~(celloutsig_1_3z ^ celloutsig_1_6z[0]);
  assign celloutsig_1_18z = ~(celloutsig_1_16z[1] ^ celloutsig_1_6z[7]);
  assign celloutsig_0_7z = ~(celloutsig_0_3z ^ celloutsig_0_5z);
  assign celloutsig_0_8z = ~(celloutsig_0_3z ^ celloutsig_0_0z);
  assign celloutsig_0_16z = ~(celloutsig_0_4z ^ celloutsig_0_9z);
  assign celloutsig_0_28z = ~(celloutsig_0_6z[2] ^ celloutsig_0_13z);
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 5'h00;
    else _04_ <= { celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_29z, celloutsig_0_14z };
  reg [11:0] _35_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _35_ <= 12'h000;
    else _35_ <= { celloutsig_0_48z[3:1], celloutsig_0_5z, celloutsig_0_38z, celloutsig_0_29z, _04_, celloutsig_0_40z };
  assign out_data[11:0] = _35_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _06_ <= 6'h00;
    else _06_ <= { celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_7z };
  reg [13:0] _37_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _37_ <= 14'h0000;
    else _37_ <= { in_data[92:84], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z };
  assign { _00_, _07_[12:5], _03_, _07_[3:0] } = _37_;
  reg [2:0] _38_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _38_ <= 3'h0;
    else _38_ <= { _07_[6], celloutsig_0_16z, celloutsig_0_13z };
  assign { _05_[18:17], _02_ } = _38_;
  reg [14:0] _39_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _39_ <= 15'h0000;
    else _39_ <= { celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_23z, celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_8z };
  assign { _08_[14:13], _01_, _08_[11:0] } = _39_;
  assign celloutsig_0_0z = in_data[75:73] == in_data[93:91];
  assign celloutsig_0_38z = { _08_[5:0], celloutsig_0_4z } == { _05_[18:17], _02_, celloutsig_0_36z, celloutsig_0_28z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_20z = celloutsig_0_12z[8:2] == { _07_[10:8], celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_3z = in_data[25:22] === { in_data[16:14], celloutsig_0_0z };
  assign celloutsig_1_2z = in_data[166:164] === in_data[169:167];
  assign celloutsig_1_7z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z } > celloutsig_1_6z[7:1];
  assign celloutsig_1_9z = { celloutsig_1_6z[7:2], celloutsig_1_1z, celloutsig_1_7z } > { celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_15z = { celloutsig_1_13z[3:1], celloutsig_1_2z } > { in_data[118:116], celloutsig_1_2z };
  assign celloutsig_0_14z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_13z } > celloutsig_0_12z[9:6];
  assign celloutsig_0_21z = { in_data[29:15], celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_15z } > { in_data[33:25], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_20z };
  assign celloutsig_0_2z = { in_data[10:3], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } > { in_data[83:76], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_48z = celloutsig_0_33z ? celloutsig_0_12z[3:0] : { celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_41z, celloutsig_0_9z };
  assign celloutsig_1_13z = celloutsig_1_0z ? { _06_[5:2], celloutsig_1_2z } : { celloutsig_1_6z[5:2], celloutsig_1_7z };
  assign celloutsig_0_31z = & { celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_12z[8:7], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_10z = ^ { celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_17z = ^ { celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_0_18z = ^ { celloutsig_0_12z[5:0], celloutsig_0_4z, _00_, _07_[12:5], _03_, _07_[3:0] };
  assign celloutsig_1_6z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z } <<< { in_data[101:96], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_30z = { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_1z } >>> { celloutsig_0_20z, celloutsig_0_29z, celloutsig_0_8z, celloutsig_0_17z };
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z } >>> { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_16z = { celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_8z } >>> { celloutsig_1_6z[7:6], celloutsig_1_5z };
  assign celloutsig_0_12z = { _07_[11:8], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z } >>> { in_data[95:87], celloutsig_0_2z };
  assign celloutsig_0_40z = ~((celloutsig_0_31z & celloutsig_0_22z) | celloutsig_0_8z);
  assign celloutsig_0_5z = ~((celloutsig_0_4z & in_data[64]) | celloutsig_0_4z);
  assign { _05_[34:19], _05_[16:13], _05_[11:2], _05_[0] } = { in_data[5:1], celloutsig_0_12z, celloutsig_0_4z, _02_, celloutsig_0_32z, celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_31z, celloutsig_0_0z };
  assign { _07_[13], _07_[4] } = { _00_, _03_ };
  assign _08_[12] = _01_;
  assign { out_data[128], out_data[96], out_data[35:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z };
endmodule
