
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 4.74

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.83 source latency CPU_Xreg_value_a4[10][11]$_SDFFE_PP0P_/CLK ^
  -0.80 target latency CPU_src2_value_a3[11]$_DFF_P_/CLK ^
   0.48 clock uncertainty
   0.00 CRPR
--------------
   0.51 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: CPU_Xreg_value_a4[14][29]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_src2_value_a3[29]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.07    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.35    0.36    0.34    0.34 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.36    0.00    0.35 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.13    0.14    0.30    0.64 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13_0_clk (net)
                  0.14    0.00    0.64 ^ clkbuf_leaf_66_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.04    0.06    0.17    0.82 ^ clkbuf_leaf_66_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_66_clk (net)
                  0.06    0.00    0.82 ^ CPU_Xreg_value_a4[14][29]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.10    0.35    1.16 ^ CPU_Xreg_value_a4[14][29]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         CPU_Xreg_value_a4[14][29] (net)
                  0.10    0.00    1.16 ^ _10977_/B2 (sky130_fd_sc_hd__a22oi_1)
     1    0.00    0.05    0.07    1.24 v _10977_/Y (sky130_fd_sc_hd__a22oi_1)
                                         _05023_ (net)
                  0.05    0.00    1.24 v _10978_/C (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.05    0.08    1.31 ^ _10978_/Y (sky130_fd_sc_hd__nand3_1)
                                         _05024_ (net)
                  0.05    0.00    1.31 ^ _10979_/B2 (sky130_fd_sc_hd__o22ai_1)
     1    0.00    0.04    0.06    1.37 v _10979_/Y (sky130_fd_sc_hd__o22ai_1)
                                         _05025_ (net)
                  0.04    0.00    1.37 v _10980_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.09    0.09    1.46 ^ _10980_/Y (sky130_fd_sc_hd__nor2_1)
                                         _05026_ (net)
                  0.09    0.00    1.46 ^ _10981_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.05    0.10    1.56 ^ _10981_/X (sky130_fd_sc_hd__a21o_1)
                                         CPU_src2_value_a2[29] (net)
                  0.05    0.00    1.56 ^ CPU_src2_value_a3[29]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.56   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.07    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.35    0.36    0.34    0.34 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.36    0.00    0.35 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.13    0.14    0.30    0.64 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13_0_clk (net)
                  0.14    0.00    0.64 ^ clkbuf_leaf_66_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.04    0.06    0.17    0.82 ^ clkbuf_leaf_66_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_66_clk (net)
                  0.06    0.00    0.82 ^ CPU_src2_value_a3[29]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.77    1.59   clock uncertainty
                          0.00    1.59   clock reconvergence pessimism
                         -0.03    1.56   library hold time
                                  1.56   data required time
-----------------------------------------------------------------------------
                                  1.56   data required time
                                 -1.56   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: CPU_valid_load_a5$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_Xreg_value_a4[1][20]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.07    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.35    0.36    0.34    0.34 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.36    0.00    0.35 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.13    0.15    0.30    0.65 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2_0_clk (net)
                  0.15    0.00    0.65 ^ clkbuf_leaf_9_clk/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.04    0.06    0.18    0.82 ^ clkbuf_leaf_9_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_9_clk (net)
                  0.06    0.00    0.82 ^ CPU_valid_load_a5$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.13    0.37    1.19 ^ CPU_valid_load_a5$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         CPU_valid_load_a5 (net)
                  0.13    0.00    1.19 ^ _05825_/A (sky130_fd_sc_hd__or4_4)
    57    0.42    1.19    0.94    2.13 ^ _05825_/X (sky130_fd_sc_hd__or4_4)
                                         _01035_ (net)
                  1.19    0.00    2.14 ^ _05826_/A (sky130_fd_sc_hd__clkinv_16)
    50    0.44    0.50    0.53    2.67 v _05826_/Y (sky130_fd_sc_hd__clkinv_16)
                                         _01036_ (net)
                  0.50    0.01    2.68 v _09202_/C (sky130_fd_sc_hd__nor3_1)
     1    0.01    0.44    0.51    3.18 ^ _09202_/Y (sky130_fd_sc_hd__nor3_1)
                                         _03619_ (net)
                  0.44    0.00    3.18 ^ _09203_/B1 (sky130_fd_sc_hd__a21oi_4)
     3    0.04    0.14    0.13    3.31 v _09203_/Y (sky130_fd_sc_hd__a21oi_4)
                                         _03620_ (net)
                  0.14    0.00    3.31 v _09211_/C (sky130_fd_sc_hd__nor3_4)
     9    0.08    0.82    0.66    3.97 ^ _09211_/Y (sky130_fd_sc_hd__nor3_4)
                                         _03627_ (net)
                  0.82    0.00    3.98 ^ max_cap13/A (sky130_fd_sc_hd__buf_16)
    11    0.10    0.12    0.24    4.22 ^ max_cap13/X (sky130_fd_sc_hd__buf_16)
                                         net13 (net)
                  0.12    0.00    4.22 ^ _09233_/B (sky130_fd_sc_hd__nand2_8)
    10    0.06    0.24    0.11    4.34 v _09233_/Y (sky130_fd_sc_hd__nand2_8)
                                         _03642_ (net)
                  0.24    0.00    4.34 v _09246_/B1 (sky130_fd_sc_hd__o221ai_1)
     1    0.00    0.19    0.23    4.56 ^ _09246_/Y (sky130_fd_sc_hd__o221ai_1)
                                         _00748_ (net)
                  0.19    0.00    4.56 ^ hold1512/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.57    5.13 ^ hold1512/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1622 (net)
                  0.05    0.00    5.13 ^ CPU_Xreg_value_a4[1][20]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.13   data arrival time

                          9.60    9.60   clock clk (rise edge)
                          0.00    9.60   clock source latency
     1    0.07    0.00    0.00    9.60 ^ clk (in)
                                         clk (net)
                  0.00    0.00    9.60 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.35    0.36    0.34    9.94 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.36    0.00    9.95 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.12    0.13    0.29   10.24 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_9_0_clk (net)
                  0.13    0.00   10.24 ^ clkbuf_leaf_40_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.17   10.41 ^ clkbuf_leaf_40_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_40_clk (net)
                  0.06    0.00   10.41 ^ CPU_Xreg_value_a4[1][20]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.48    9.93   clock uncertainty
                          0.00    9.93   clock reconvergence pessimism
                         -0.05    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -5.13   data arrival time
-----------------------------------------------------------------------------
                                  4.74   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: CPU_valid_load_a5$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_Xreg_value_a4[1][20]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.07    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.35    0.36    0.34    0.34 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.36    0.00    0.35 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.13    0.15    0.30    0.65 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2_0_clk (net)
                  0.15    0.00    0.65 ^ clkbuf_leaf_9_clk/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.04    0.06    0.18    0.82 ^ clkbuf_leaf_9_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_9_clk (net)
                  0.06    0.00    0.82 ^ CPU_valid_load_a5$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.13    0.37    1.19 ^ CPU_valid_load_a5$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         CPU_valid_load_a5 (net)
                  0.13    0.00    1.19 ^ _05825_/A (sky130_fd_sc_hd__or4_4)
    57    0.42    1.19    0.94    2.13 ^ _05825_/X (sky130_fd_sc_hd__or4_4)
                                         _01035_ (net)
                  1.19    0.00    2.14 ^ _05826_/A (sky130_fd_sc_hd__clkinv_16)
    50    0.44    0.50    0.53    2.67 v _05826_/Y (sky130_fd_sc_hd__clkinv_16)
                                         _01036_ (net)
                  0.50    0.01    2.68 v _09202_/C (sky130_fd_sc_hd__nor3_1)
     1    0.01    0.44    0.51    3.18 ^ _09202_/Y (sky130_fd_sc_hd__nor3_1)
                                         _03619_ (net)
                  0.44    0.00    3.18 ^ _09203_/B1 (sky130_fd_sc_hd__a21oi_4)
     3    0.04    0.14    0.13    3.31 v _09203_/Y (sky130_fd_sc_hd__a21oi_4)
                                         _03620_ (net)
                  0.14    0.00    3.31 v _09211_/C (sky130_fd_sc_hd__nor3_4)
     9    0.08    0.82    0.66    3.97 ^ _09211_/Y (sky130_fd_sc_hd__nor3_4)
                                         _03627_ (net)
                  0.82    0.00    3.98 ^ max_cap13/A (sky130_fd_sc_hd__buf_16)
    11    0.10    0.12    0.24    4.22 ^ max_cap13/X (sky130_fd_sc_hd__buf_16)
                                         net13 (net)
                  0.12    0.00    4.22 ^ _09233_/B (sky130_fd_sc_hd__nand2_8)
    10    0.06    0.24    0.11    4.34 v _09233_/Y (sky130_fd_sc_hd__nand2_8)
                                         _03642_ (net)
                  0.24    0.00    4.34 v _09246_/B1 (sky130_fd_sc_hd__o221ai_1)
     1    0.00    0.19    0.23    4.56 ^ _09246_/Y (sky130_fd_sc_hd__o221ai_1)
                                         _00748_ (net)
                  0.19    0.00    4.56 ^ hold1512/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.57    5.13 ^ hold1512/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1622 (net)
                  0.05    0.00    5.13 ^ CPU_Xreg_value_a4[1][20]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.13   data arrival time

                          9.60    9.60   clock clk (rise edge)
                          0.00    9.60   clock source latency
     1    0.07    0.00    0.00    9.60 ^ clk (in)
                                         clk (net)
                  0.00    0.00    9.60 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.35    0.36    0.34    9.94 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.36    0.00    9.95 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.12    0.13    0.29   10.24 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_9_0_clk (net)
                  0.13    0.00   10.24 ^ clkbuf_leaf_40_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.17   10.41 ^ clkbuf_leaf_40_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_40_clk (net)
                  0.06    0.00   10.41 ^ CPU_Xreg_value_a4[1][20]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.48    9.93   clock uncertainty
                          0.00    9.93   clock reconvergence pessimism
                         -0.05    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -5.13   data arrival time
-----------------------------------------------------------------------------
                                  4.74   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.05949119105935097

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.4968260526657104

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0397

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.010691317729651928

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.2545270025730133

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0420

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: CPU_valid_load_a5$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_Xreg_value_a4[1][20]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.34    0.34 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.30    0.65 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.82 ^ clkbuf_leaf_9_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.82 ^ CPU_valid_load_a5$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.37    1.19 ^ CPU_valid_load_a5$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.94    2.13 ^ _05825_/X (sky130_fd_sc_hd__or4_4)
   0.53    2.67 v _05826_/Y (sky130_fd_sc_hd__clkinv_16)
   0.52    3.18 ^ _09202_/Y (sky130_fd_sc_hd__nor3_1)
   0.13    3.31 v _09203_/Y (sky130_fd_sc_hd__a21oi_4)
   0.66    3.97 ^ _09211_/Y (sky130_fd_sc_hd__nor3_4)
   0.25    4.22 ^ max_cap13/X (sky130_fd_sc_hd__buf_16)
   0.12    4.34 v _09233_/Y (sky130_fd_sc_hd__nand2_8)
   0.23    4.56 ^ _09246_/Y (sky130_fd_sc_hd__o221ai_1)
   0.57    5.13 ^ hold1512/X (sky130_fd_sc_hd__dlygate4sd3_1)
   0.00    5.13 ^ CPU_Xreg_value_a4[1][20]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           5.13   data arrival time

   9.60    9.60   clock clk (rise edge)
   0.00    9.60   clock source latency
   0.00    9.60 ^ clk (in)
   0.34    9.94 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.29   10.24 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.17   10.41 ^ clkbuf_leaf_40_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00   10.41 ^ CPU_Xreg_value_a4[1][20]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.48    9.93   clock uncertainty
   0.00    9.93   clock reconvergence pessimism
  -0.05    9.88   library setup time
           9.88   data required time
---------------------------------------------------------
           9.88   data required time
          -5.13   data arrival time
---------------------------------------------------------
           4.74   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: CPU_Xreg_value_a4[14][29]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_src2_value_a3[29]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.34    0.34 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.30    0.64 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.17    0.82 ^ clkbuf_leaf_66_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.82 ^ CPU_Xreg_value_a4[14][29]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.35    1.16 ^ CPU_Xreg_value_a4[14][29]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.07    1.24 v _10977_/Y (sky130_fd_sc_hd__a22oi_1)
   0.08    1.31 ^ _10978_/Y (sky130_fd_sc_hd__nand3_1)
   0.06    1.37 v _10979_/Y (sky130_fd_sc_hd__o22ai_1)
   0.09    1.46 ^ _10980_/Y (sky130_fd_sc_hd__nor2_1)
   0.10    1.56 ^ _10981_/X (sky130_fd_sc_hd__a21o_1)
   0.00    1.56 ^ CPU_src2_value_a3[29]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_4)
           1.56   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.34    0.34 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.30    0.64 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.17    0.82 ^ clkbuf_leaf_66_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.82 ^ CPU_src2_value_a3[29]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_4)
   0.77    1.59   clock uncertainty
   0.00    1.59   clock reconvergence pessimism
  -0.03    1.56   library hold time
           1.56   data required time
---------------------------------------------------------
           1.56   data required time
          -1.56   data arrival time
---------------------------------------------------------
           0.00   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
5.1346

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
4.7431

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
92.375258

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.77e-03   7.23e-04   1.04e-08   6.50e-03  36.6%
Combinational          1.94e-03   3.79e-03   2.26e-08   5.72e-03  32.2%
Clock                  3.20e-03   2.35e-03   2.28e-09   5.55e-03  31.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.09e-02   6.86e-03   3.52e-08   1.78e-02 100.0%
                          61.4%      38.6%       0.0%
