// Seed: 1351485420
module module_0 (
    input tri id_0,
    input wor id_1,
    output supply0 id_2,
    input uwire id_3,
    output wand id_4,
    output supply0 id_5,
    output tri id_6,
    input supply0 id_7,
    output uwire id_8,
    output wor id_9,
    input uwire id_10,
    input uwire id_11,
    output tri id_12,
    input supply1 id_13,
    output tri id_14
);
endmodule
module module_1 #(
    parameter id_15 = 32'd72,
    parameter id_9  = 32'd50
) (
    output wand id_0,
    output wand id_1,
    input tri0 id_2,
    input wire id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input tri1 id_8,
    input tri0 _id_9,
    input uwire id_10,
    output tri1 id_11,
    output wire id_12,
    output tri id_13,
    output tri0 id_14,
    input supply0 _id_15
);
  wire id_17;
  logic [id_9 : ~  id_15] id_18 = 1 == id_6;
  parameter id_19 = 1;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_13,
      id_4,
      id_1,
      id_14,
      id_13,
      id_3,
      id_1,
      id_13,
      id_8,
      id_8,
      id_11,
      id_5,
      id_1
  );
  assign modCall_1.id_12 = 0;
  assign id_13 = 1'b0 == -1;
endmodule
