# Verilog-a-MIPS-single-cycle-CPU-and-a-pipelined-CPU
Using Verilog to build a MIPS single-cycle CPU and a pipelined CPU on FPGAs

Learned Verilog from class Fundamental of Digital Logic and Processor 
Build a MIPS single-cycle CPU and a pipelined CPU on FPGAs
