{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572739918458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572739918459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  3 05:41:58 2019 " "Processing started: Sun Nov  3 05:41:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572739918459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739918459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_pipelined -c RISC_pipelined " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_pipelined -c RISC_pipelined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739918459 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572739918727 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572739918727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/ALU.vhdl 13 6 " "Found 13 design units, including 6 entities, in source file codes/ALU.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project " "Found design unit 1: project" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933079 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder_16bit-Equations " "Found design unit 2: adder_16bit-Equations" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933079 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 nand_16bit-Equations " "Found design unit 3: nand_16bit-Equations" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933079 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 subtractor_16bit-Equations " "Found design unit 4: subtractor_16bit-Equations" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933079 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 MUX_4-arch " "Found design unit 5: MUX_4-arch" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933079 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 TwosCompliment-arch " "Found design unit 6: TwosCompliment-arch" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 170 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933079 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 ALU-arch " "Found design unit 7: ALU-arch" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 206 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933079 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_16bit " "Found entity 1: adder_16bit" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933079 ""} { "Info" "ISGN_ENTITY_NAME" "2 nand_16bit " "Found entity 2: nand_16bit" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933079 ""} { "Info" "ISGN_ENTITY_NAME" "3 subtractor_16bit " "Found entity 3: subtractor_16bit" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933079 ""} { "Info" "ISGN_ENTITY_NAME" "4 MUX_4 " "Found entity 4: MUX_4" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933079 ""} { "Info" "ISGN_ENTITY_NAME" "5 TwosCompliment " "Found entity 5: TwosCompliment" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933079 ""} { "Info" "ISGN_ENTITY_NAME" "6 ALU " "Found entity 6: ALU" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/stage6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/stage6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage6-behave " "Found design unit 1: stage6-behave" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933080 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage6 " "Found entity 1: stage6" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/stage5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/stage5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage5-behav " "Found design unit 1: stage5-behav" {  } { { "codes/stage5.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage5.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933081 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage5 " "Found entity 1: stage5" {  } { { "codes/stage5.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/stage4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/stage4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage4-behav " "Found design unit 1: stage4-behav" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933082 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage4 " "Found entity 1: stage4" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/stage3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/stage3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage3-behave " "Found design unit 1: stage3-behave" {  } { { "codes/stage3.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage3.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933083 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage3 " "Found entity 1: stage3" {  } { { "codes/stage3.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/stage2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/stage2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage2-behave " "Found design unit 1: stage2-behave" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933083 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage2 " "Found entity 1: stage2" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/stage1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/stage1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage1-behave " "Found design unit 1: stage1-behave" {  } { { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933084 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage1 " "Found entity 1: stage1" {  } { { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-kahipan " "Found design unit 1: shifter-kahipan" {  } { { "codes/shifter.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/shifter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933084 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "codes/shifter.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/shifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/risc_pipelining.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/risc_pipelining.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 risc_pipelining-behave " "Found design unit 1: risc_pipelining-behave" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933086 ""} { "Info" "ISGN_ENTITY_NAME" "1 risc_pipelining " "Found entity 1: risc_pipelining" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/reg_file.vhd 4 2 " "Found 4 design units, including 2 entities, in source file codes/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-behave " "Found design unit 1: reg_file-behave" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933087 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg_file_wrap-behave " "Found design unit 2: reg_file_wrap-behave" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 146 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933087 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933087 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_file_wrap " "Found entity 2: reg_file_wrap" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/memory.vhd 4 2 " "Found 4 design units, including 2 entities, in source file codes/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory1-Form " "Found design unit 1: memory1-Form" {  } { { "codes/memory.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/memory.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933088 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 memory2-Form " "Found design unit 2: memory2-Form" {  } { { "codes/memory.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/memory.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933088 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory1 " "Found entity 1: memory1" {  } { { "codes/memory.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/memory.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933088 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory2 " "Found entity 2: memory2" {  } { { "codes/memory.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/memory.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/lm_sm_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/lm_sm_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-atrangi " "Found design unit 1: controller-atrangi" {  } { { "codes/lm_sm_fsm.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/lm_sm_fsm.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933088 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "codes/lm_sm_fsm.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/lm_sm_fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739933088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933088 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "risc_pipelining " "Elaborating entity \"risc_pipelining\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572739933148 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t2_5 risc_pipelining.vhd(363) " "Verilog HDL or VHDL warning at risc_pipelining.vhd(363): object \"t2_5\" assigned a value but never read" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 363 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572739933151 "|risc_pipelining"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_out_6 risc_pipelining.vhd(372) " "Verilog HDL or VHDL warning at risc_pipelining.vhd(372): object \"valid_out_6\" assigned a value but never read" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 372 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572739933151 "|risc_pipelining"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lm_active risc_pipelining.vhd(426) " "VHDL Process Statement warning at risc_pipelining.vhd(426): signal \"lm_active\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 426 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572739933151 "|risc_pipelining"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sm_active risc_pipelining.vhd(426) " "VHDL Process Statement warning at risc_pipelining.vhd(426): signal \"sm_active\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 426 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572739933152 "|risc_pipelining"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load_init_mem_addr risc_pipelining.vhd(428) " "VHDL Process Statement warning at risc_pipelining.vhd(428): signal \"load_init_mem_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572739933152 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[0\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[0\]\" at risc_pipelining.vhd(410)" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933152 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[1\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[1\]\" at risc_pipelining.vhd(410)" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933152 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[2\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[2\]\" at risc_pipelining.vhd(410)" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933152 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[3\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[3\]\" at risc_pipelining.vhd(410)" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933152 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[4\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[4\]\" at risc_pipelining.vhd(410)" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933152 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[5\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[5\]\" at risc_pipelining.vhd(410)" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933152 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[6\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[6\]\" at risc_pipelining.vhd(410)" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933152 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[7\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[7\]\" at risc_pipelining.vhd(410)" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933152 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[8\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[8\]\" at risc_pipelining.vhd(410)" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933152 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[9\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[9\]\" at risc_pipelining.vhd(410)" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933152 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[10\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[10\]\" at risc_pipelining.vhd(410)" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933152 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[11\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[11\]\" at risc_pipelining.vhd(410)" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933152 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[12\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[12\]\" at risc_pipelining.vhd(410)" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933152 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[13\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[13\]\" at risc_pipelining.vhd(410)" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933152 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[14\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[14\]\" at risc_pipelining.vhd(410)" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933152 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[15\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[15\]\" at risc_pipelining.vhd(410)" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933152 "|risc_pipelining"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller1 " "Elaborating entity \"controller\" for hierarchy \"controller:controller1\"" {  } { { "codes/risc_pipelining.vhd" "controller1" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572739933153 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "car_dump lm_sm_fsm.vhd(39) " "Verilog HDL or VHDL warning at lm_sm_fsm.vhd(39): object \"car_dump\" assigned a value but never read" {  } { { "codes/lm_sm_fsm.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/lm_sm_fsm.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572739933155 "|risc_pipelining|controller:controller1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zer_dump lm_sm_fsm.vhd(39) " "Verilog HDL or VHDL warning at lm_sm_fsm.vhd(39): object \"zer_dump\" assigned a value but never read" {  } { { "codes/lm_sm_fsm.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/lm_sm_fsm.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572739933155 "|risc_pipelining|controller:controller1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU controller:controller1\|ALU:fsm_alu " "Elaborating entity \"ALU\" for hierarchy \"controller:controller1\|ALU:fsm_alu\"" {  } { { "codes/lm_sm_fsm.vhd" "fsm_alu" { Text "/home/parth/RISCwithPipelining/codes/lm_sm_fsm.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572739933155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_16bit controller:controller1\|ALU:fsm_alu\|adder_16bit:add " "Elaborating entity \"adder_16bit\" for hierarchy \"controller:controller1\|ALU:fsm_alu\|adder_16bit:add\"" {  } { { "codes/ALU.vhdl" "add" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572739933156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor_16bit controller:controller1\|ALU:fsm_alu\|subtractor_16bit:subtractor " "Elaborating entity \"subtractor_16bit\" for hierarchy \"controller:controller1\|ALU:fsm_alu\|subtractor_16bit:subtractor\"" {  } { { "codes/ALU.vhdl" "subtractor" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572739933157 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C_trash ALU.vhdl(116) " "Verilog HDL or VHDL warning at ALU.vhdl(116): object \"C_trash\" assigned a value but never read" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572739933158 "|stage1|ALU:pc_alu|subtractor_16bit:subtractor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwosCompliment controller:controller1\|ALU:fsm_alu\|subtractor_16bit:subtractor\|TwosCompliment:tc " "Elaborating entity \"TwosCompliment\" for hierarchy \"controller:controller1\|ALU:fsm_alu\|subtractor_16bit:subtractor\|TwosCompliment:tc\"" {  } { { "codes/ALU.vhdl" "tc" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572739933158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_16bit controller:controller1\|ALU:fsm_alu\|nand_16bit:nand1 " "Elaborating entity \"nand_16bit\" for hierarchy \"controller:controller1\|ALU:fsm_alu\|nand_16bit:nand1\"" {  } { { "codes/ALU.vhdl" "nand1" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572739933160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4 controller:controller1\|ALU:fsm_alu\|MUX_4:mux_alu " "Elaborating entity \"MUX_4\" for hierarchy \"controller:controller1\|ALU:fsm_alu\|MUX_4:mux_alu\"" {  } { { "codes/ALU.vhdl" "mux_alu" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572739933162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:shifter1 " "Elaborating entity \"shifter\" for hierarchy \"shifter:shifter1\"" {  } { { "codes/risc_pipelining.vhd" "shifter1" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572739933163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage1 stage1:stg1 " "Elaborating entity \"stage1\" for hierarchy \"stage1:stg1\"" {  } { { "codes/risc_pipelining.vhd" "stg1" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572739933164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory1 stage1:stg1\|memory1:code_mem " "Elaborating entity \"memory1\" for hierarchy \"stage1:stg1\|memory1:code_mem\"" {  } { { "codes/stage1.vhd" "code_mem" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572739933168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage2 stage2:stg2 " "Elaborating entity \"stage2\" for hierarchy \"stage2:stg2\"" {  } { { "codes/risc_pipelining.vhd" "stg2" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572739933169 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry1 stage2.vhd(63) " "Verilog HDL or VHDL warning at stage2.vhd(63): object \"carry1\" assigned a value but never read" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572739933171 "|risc_pipelining|stage2:stg2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero1 stage2.vhd(63) " "Verilog HDL or VHDL warning at stage2.vhd(63): object \"zero1\" assigned a value but never read" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572739933171 "|risc_pipelining|stage2:stg2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adi_yes1 stage2.vhd(64) " "Verilog HDL or VHDL warning at stage2.vhd(64): object \"adi_yes1\" assigned a value but never read" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572739933171 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[0\] stage2.vhd(90) " "Inferred latch for \"yin\[0\]\" at stage2.vhd(90)" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933176 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[1\] stage2.vhd(90) " "Inferred latch for \"yin\[1\]\" at stage2.vhd(90)" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933176 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[2\] stage2.vhd(90) " "Inferred latch for \"yin\[2\]\" at stage2.vhd(90)" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933176 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[3\] stage2.vhd(90) " "Inferred latch for \"yin\[3\]\" at stage2.vhd(90)" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933176 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[4\] stage2.vhd(90) " "Inferred latch for \"yin\[4\]\" at stage2.vhd(90)" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933176 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[5\] stage2.vhd(90) " "Inferred latch for \"yin\[5\]\" at stage2.vhd(90)" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933176 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[6\] stage2.vhd(90) " "Inferred latch for \"yin\[6\]\" at stage2.vhd(90)" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933176 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[7\] stage2.vhd(90) " "Inferred latch for \"yin\[7\]\" at stage2.vhd(90)" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933176 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[8\] stage2.vhd(90) " "Inferred latch for \"yin\[8\]\" at stage2.vhd(90)" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933176 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[9\] stage2.vhd(90) " "Inferred latch for \"yin\[9\]\" at stage2.vhd(90)" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933176 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[10\] stage2.vhd(90) " "Inferred latch for \"yin\[10\]\" at stage2.vhd(90)" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933177 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[11\] stage2.vhd(90) " "Inferred latch for \"yin\[11\]\" at stage2.vhd(90)" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933177 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[12\] stage2.vhd(90) " "Inferred latch for \"yin\[12\]\" at stage2.vhd(90)" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933177 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[13\] stage2.vhd(90) " "Inferred latch for \"yin\[13\]\" at stage2.vhd(90)" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933177 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[14\] stage2.vhd(90) " "Inferred latch for \"yin\[14\]\" at stage2.vhd(90)" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933177 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[15\] stage2.vhd(90) " "Inferred latch for \"yin\[15\]\" at stage2.vhd(90)" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933177 "|risc_pipelining|stage2:stg2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage3 stage3:stg3 " "Elaborating entity \"stage3\" for hierarchy \"stage3:stg3\"" {  } { { "codes/risc_pipelining.vhd" "stg3" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572739933189 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a2\[0\] stage3.vhd(126) " "Inferred latch for \"rf_a2\[0\]\" at stage3.vhd(126)" {  } { { "codes/stage3.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage3.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933191 "|risc_pipelining|stage3:stg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a2\[1\] stage3.vhd(126) " "Inferred latch for \"rf_a2\[1\]\" at stage3.vhd(126)" {  } { { "codes/stage3.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage3.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933191 "|risc_pipelining|stage3:stg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a2\[2\] stage3.vhd(126) " "Inferred latch for \"rf_a2\[2\]\" at stage3.vhd(126)" {  } { { "codes/stage3.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage3.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933191 "|risc_pipelining|stage3:stg3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage4 stage4:stg4 " "Elaborating entity \"stage4\" for hierarchy \"stage4:stg4\"" {  } { { "codes/risc_pipelining.vhd" "stg4" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572739933191 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[0\] stage4.vhd(90) " "Inferred latch for \"ALU2\[0\]\" at stage4.vhd(90)" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933193 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[1\] stage4.vhd(90) " "Inferred latch for \"ALU2\[1\]\" at stage4.vhd(90)" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933193 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[2\] stage4.vhd(90) " "Inferred latch for \"ALU2\[2\]\" at stage4.vhd(90)" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933193 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[3\] stage4.vhd(90) " "Inferred latch for \"ALU2\[3\]\" at stage4.vhd(90)" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933193 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[4\] stage4.vhd(90) " "Inferred latch for \"ALU2\[4\]\" at stage4.vhd(90)" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933193 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[5\] stage4.vhd(90) " "Inferred latch for \"ALU2\[5\]\" at stage4.vhd(90)" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933193 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[6\] stage4.vhd(90) " "Inferred latch for \"ALU2\[6\]\" at stage4.vhd(90)" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933193 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[7\] stage4.vhd(90) " "Inferred latch for \"ALU2\[7\]\" at stage4.vhd(90)" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933193 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[8\] stage4.vhd(90) " "Inferred latch for \"ALU2\[8\]\" at stage4.vhd(90)" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933193 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[9\] stage4.vhd(90) " "Inferred latch for \"ALU2\[9\]\" at stage4.vhd(90)" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933193 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[10\] stage4.vhd(90) " "Inferred latch for \"ALU2\[10\]\" at stage4.vhd(90)" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933193 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[11\] stage4.vhd(90) " "Inferred latch for \"ALU2\[11\]\" at stage4.vhd(90)" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933193 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[12\] stage4.vhd(90) " "Inferred latch for \"ALU2\[12\]\" at stage4.vhd(90)" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933193 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[13\] stage4.vhd(90) " "Inferred latch for \"ALU2\[13\]\" at stage4.vhd(90)" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933193 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[14\] stage4.vhd(90) " "Inferred latch for \"ALU2\[14\]\" at stage4.vhd(90)" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933193 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[15\] stage4.vhd(90) " "Inferred latch for \"ALU2\[15\]\" at stage4.vhd(90)" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933193 "|risc_pipelining|stage4:stg4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage5 stage5:stg5 " "Elaborating entity \"stage5\" for hierarchy \"stage5:stg5\"" {  } { { "codes/risc_pipelining.vhd" "stg5" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572739933196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory2 stage5:stg5\|memory2:data_mem " "Elaborating entity \"memory2\" for hierarchy \"stage5:stg5\|memory2:data_mem\"" {  } { { "codes/stage5.vhd" "data_mem" { Text "/home/parth/RISCwithPipelining/codes/stage5.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572739933197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage6 stage6:stg6 " "Elaborating entity \"stage6\" for hierarchy \"stage6:stg6\"" {  } { { "codes/risc_pipelining.vhd" "stg6" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572739933198 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d31\[0\] stage6.vhd(79) " "Inferred latch for \"rrf_d31\[0\]\" at stage6.vhd(79)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933199 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d31\[1\] stage6.vhd(79) " "Inferred latch for \"rrf_d31\[1\]\" at stage6.vhd(79)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933199 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d31\[2\] stage6.vhd(79) " "Inferred latch for \"rrf_d31\[2\]\" at stage6.vhd(79)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933199 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d31\[3\] stage6.vhd(79) " "Inferred latch for \"rrf_d31\[3\]\" at stage6.vhd(79)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933199 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d31\[4\] stage6.vhd(79) " "Inferred latch for \"rrf_d31\[4\]\" at stage6.vhd(79)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933199 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d31\[5\] stage6.vhd(79) " "Inferred latch for \"rrf_d31\[5\]\" at stage6.vhd(79)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933199 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d31\[6\] stage6.vhd(79) " "Inferred latch for \"rrf_d31\[6\]\" at stage6.vhd(79)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933199 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d31\[7\] stage6.vhd(79) " "Inferred latch for \"rrf_d31\[7\]\" at stage6.vhd(79)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933199 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d31\[8\] stage6.vhd(79) " "Inferred latch for \"rrf_d31\[8\]\" at stage6.vhd(79)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933199 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d31\[9\] stage6.vhd(79) " "Inferred latch for \"rrf_d31\[9\]\" at stage6.vhd(79)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933199 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d31\[10\] stage6.vhd(79) " "Inferred latch for \"rrf_d31\[10\]\" at stage6.vhd(79)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933199 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d31\[11\] stage6.vhd(79) " "Inferred latch for \"rrf_d31\[11\]\" at stage6.vhd(79)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933199 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d31\[12\] stage6.vhd(79) " "Inferred latch for \"rrf_d31\[12\]\" at stage6.vhd(79)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933199 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d31\[13\] stage6.vhd(79) " "Inferred latch for \"rrf_d31\[13\]\" at stage6.vhd(79)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933199 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d31\[14\] stage6.vhd(79) " "Inferred latch for \"rrf_d31\[14\]\" at stage6.vhd(79)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933199 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d31\[15\] stage6.vhd(79) " "Inferred latch for \"rrf_d31\[15\]\" at stage6.vhd(79)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933199 "|risc_pipelining|stage6:stg6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:reg_read_write " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:reg_read_write\"" {  } { { "codes/risc_pipelining.vhd" "reg_read_write" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572739933200 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[0\] reg_file.vhd(81) " "Inferred latch for \"rf_d2\[0\]\" at reg_file.vhd(81)" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933202 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[1\] reg_file.vhd(81) " "Inferred latch for \"rf_d2\[1\]\" at reg_file.vhd(81)" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933202 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[2\] reg_file.vhd(81) " "Inferred latch for \"rf_d2\[2\]\" at reg_file.vhd(81)" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933203 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[3\] reg_file.vhd(81) " "Inferred latch for \"rf_d2\[3\]\" at reg_file.vhd(81)" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933203 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[4\] reg_file.vhd(81) " "Inferred latch for \"rf_d2\[4\]\" at reg_file.vhd(81)" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933203 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[5\] reg_file.vhd(81) " "Inferred latch for \"rf_d2\[5\]\" at reg_file.vhd(81)" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933203 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[6\] reg_file.vhd(81) " "Inferred latch for \"rf_d2\[6\]\" at reg_file.vhd(81)" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933203 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[7\] reg_file.vhd(81) " "Inferred latch for \"rf_d2\[7\]\" at reg_file.vhd(81)" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933203 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[8\] reg_file.vhd(81) " "Inferred latch for \"rf_d2\[8\]\" at reg_file.vhd(81)" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933203 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[9\] reg_file.vhd(81) " "Inferred latch for \"rf_d2\[9\]\" at reg_file.vhd(81)" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933203 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[10\] reg_file.vhd(81) " "Inferred latch for \"rf_d2\[10\]\" at reg_file.vhd(81)" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933203 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[11\] reg_file.vhd(81) " "Inferred latch for \"rf_d2\[11\]\" at reg_file.vhd(81)" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933203 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[12\] reg_file.vhd(81) " "Inferred latch for \"rf_d2\[12\]\" at reg_file.vhd(81)" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933203 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[13\] reg_file.vhd(81) " "Inferred latch for \"rf_d2\[13\]\" at reg_file.vhd(81)" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933203 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[14\] reg_file.vhd(81) " "Inferred latch for \"rf_d2\[14\]\" at reg_file.vhd(81)" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933203 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[15\] reg_file.vhd(81) " "Inferred latch for \"rf_d2\[15\]\" at reg_file.vhd(81)" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933203 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[0\] reg_file.vhd(56) " "Inferred latch for \"rf_d1\[0\]\" at reg_file.vhd(56)" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933203 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[1\] reg_file.vhd(56) " "Inferred latch for \"rf_d1\[1\]\" at reg_file.vhd(56)" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933203 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[2\] reg_file.vhd(56) " "Inferred latch for \"rf_d1\[2\]\" at reg_file.vhd(56)" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933203 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[3\] reg_file.vhd(56) " "Inferred latch for \"rf_d1\[3\]\" at reg_file.vhd(56)" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933203 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[4\] reg_file.vhd(56) " "Inferred latch for \"rf_d1\[4\]\" at reg_file.vhd(56)" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933203 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[5\] reg_file.vhd(56) " "Inferred latch for \"rf_d1\[5\]\" at reg_file.vhd(56)" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933203 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[6\] reg_file.vhd(56) " "Inferred latch for \"rf_d1\[6\]\" at reg_file.vhd(56)" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933203 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[7\] reg_file.vhd(56) " "Inferred latch for \"rf_d1\[7\]\" at reg_file.vhd(56)" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933203 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[8\] reg_file.vhd(56) " "Inferred latch for \"rf_d1\[8\]\" at reg_file.vhd(56)" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933203 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[9\] reg_file.vhd(56) " "Inferred latch for \"rf_d1\[9\]\" at reg_file.vhd(56)" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933203 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[10\] reg_file.vhd(56) " "Inferred latch for \"rf_d1\[10\]\" at reg_file.vhd(56)" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933203 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[11\] reg_file.vhd(56) " "Inferred latch for \"rf_d1\[11\]\" at reg_file.vhd(56)" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933203 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[12\] reg_file.vhd(56) " "Inferred latch for \"rf_d1\[12\]\" at reg_file.vhd(56)" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933203 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[13\] reg_file.vhd(56) " "Inferred latch for \"rf_d1\[13\]\" at reg_file.vhd(56)" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933203 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[14\] reg_file.vhd(56) " "Inferred latch for \"rf_d1\[14\]\" at reg_file.vhd(56)" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933203 "|risc_pipelining|reg_file:reg_read_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[15\] reg_file.vhd(56) " "Inferred latch for \"rf_d1\[15\]\" at reg_file.vhd(56)" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739933203 "|risc_pipelining|reg_file:reg_read_write"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[1\] " "LATCH primitive \"stage4:stg4\|ALU2\[1\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[2\] " "LATCH primitive \"stage4:stg4\|ALU2\[2\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[3\] " "LATCH primitive \"stage4:stg4\|ALU2\[3\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[4\] " "LATCH primitive \"stage4:stg4\|ALU2\[4\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[5\] " "LATCH primitive \"stage4:stg4\|ALU2\[5\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[6\] " "LATCH primitive \"stage4:stg4\|ALU2\[6\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[7\] " "LATCH primitive \"stage4:stg4\|ALU2\[7\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[8\] " "LATCH primitive \"stage4:stg4\|ALU2\[8\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[9\] " "LATCH primitive \"stage4:stg4\|ALU2\[9\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[10\] " "LATCH primitive \"stage4:stg4\|ALU2\[10\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[11\] " "LATCH primitive \"stage4:stg4\|ALU2\[11\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[12\] " "LATCH primitive \"stage4:stg4\|ALU2\[12\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[13\] " "LATCH primitive \"stage4:stg4\|ALU2\[13\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[14\] " "LATCH primitive \"stage4:stg4\|ALU2\[14\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[15\] " "LATCH primitive \"stage4:stg4\|ALU2\[15\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[0\] " "LATCH primitive \"stage4:stg4\|ALU2\[0\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[1\] " "LATCH primitive \"stage4:stg4\|ALU2\[1\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933618 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[2\] " "LATCH primitive \"stage4:stg4\|ALU2\[2\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933618 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[3\] " "LATCH primitive \"stage4:stg4\|ALU2\[3\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933618 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[4\] " "LATCH primitive \"stage4:stg4\|ALU2\[4\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933618 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[5\] " "LATCH primitive \"stage4:stg4\|ALU2\[5\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933618 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[6\] " "LATCH primitive \"stage4:stg4\|ALU2\[6\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933618 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[7\] " "LATCH primitive \"stage4:stg4\|ALU2\[7\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933618 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[8\] " "LATCH primitive \"stage4:stg4\|ALU2\[8\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933618 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[9\] " "LATCH primitive \"stage4:stg4\|ALU2\[9\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933618 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[10\] " "LATCH primitive \"stage4:stg4\|ALU2\[10\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933618 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[11\] " "LATCH primitive \"stage4:stg4\|ALU2\[11\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933618 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[12\] " "LATCH primitive \"stage4:stg4\|ALU2\[12\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933618 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[13\] " "LATCH primitive \"stage4:stg4\|ALU2\[13\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933619 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[14\] " "LATCH primitive \"stage4:stg4\|ALU2\[14\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933619 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[15\] " "LATCH primitive \"stage4:stg4\|ALU2\[15\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933619 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[0\] " "LATCH primitive \"stage4:stg4\|ALU2\[0\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933619 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_read_write\|rf_d1\[15\] " "LATCH primitive \"reg_file:reg_read_write\|rf_d1\[15\]\" is permanently enabled" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_read_write\|rf_d2\[15\] " "LATCH primitive \"reg_file:reg_read_write\|rf_d2\[15\]\" is permanently enabled" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_read_write\|rf_d1\[14\] " "LATCH primitive \"reg_file:reg_read_write\|rf_d1\[14\]\" is permanently enabled" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_read_write\|rf_d2\[14\] " "LATCH primitive \"reg_file:reg_read_write\|rf_d2\[14\]\" is permanently enabled" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_read_write\|rf_d1\[13\] " "LATCH primitive \"reg_file:reg_read_write\|rf_d1\[13\]\" is permanently enabled" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_read_write\|rf_d2\[13\] " "LATCH primitive \"reg_file:reg_read_write\|rf_d2\[13\]\" is permanently enabled" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_read_write\|rf_d1\[12\] " "LATCH primitive \"reg_file:reg_read_write\|rf_d1\[12\]\" is permanently enabled" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_read_write\|rf_d2\[12\] " "LATCH primitive \"reg_file:reg_read_write\|rf_d2\[12\]\" is permanently enabled" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_read_write\|rf_d1\[11\] " "LATCH primitive \"reg_file:reg_read_write\|rf_d1\[11\]\" is permanently enabled" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_read_write\|rf_d2\[11\] " "LATCH primitive \"reg_file:reg_read_write\|rf_d2\[11\]\" is permanently enabled" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_read_write\|rf_d1\[10\] " "LATCH primitive \"reg_file:reg_read_write\|rf_d1\[10\]\" is permanently enabled" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_read_write\|rf_d2\[10\] " "LATCH primitive \"reg_file:reg_read_write\|rf_d2\[10\]\" is permanently enabled" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_read_write\|rf_d1\[9\] " "LATCH primitive \"reg_file:reg_read_write\|rf_d1\[9\]\" is permanently enabled" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_read_write\|rf_d2\[9\] " "LATCH primitive \"reg_file:reg_read_write\|rf_d2\[9\]\" is permanently enabled" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_read_write\|rf_d1\[8\] " "LATCH primitive \"reg_file:reg_read_write\|rf_d1\[8\]\" is permanently enabled" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_read_write\|rf_d2\[8\] " "LATCH primitive \"reg_file:reg_read_write\|rf_d2\[8\]\" is permanently enabled" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_read_write\|rf_d1\[7\] " "LATCH primitive \"reg_file:reg_read_write\|rf_d1\[7\]\" is permanently enabled" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_read_write\|rf_d2\[7\] " "LATCH primitive \"reg_file:reg_read_write\|rf_d2\[7\]\" is permanently enabled" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_read_write\|rf_d1\[6\] " "LATCH primitive \"reg_file:reg_read_write\|rf_d1\[6\]\" is permanently enabled" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_read_write\|rf_d2\[6\] " "LATCH primitive \"reg_file:reg_read_write\|rf_d2\[6\]\" is permanently enabled" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_read_write\|rf_d1\[5\] " "LATCH primitive \"reg_file:reg_read_write\|rf_d1\[5\]\" is permanently enabled" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_read_write\|rf_d2\[5\] " "LATCH primitive \"reg_file:reg_read_write\|rf_d2\[5\]\" is permanently enabled" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_read_write\|rf_d1\[4\] " "LATCH primitive \"reg_file:reg_read_write\|rf_d1\[4\]\" is permanently enabled" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_read_write\|rf_d2\[4\] " "LATCH primitive \"reg_file:reg_read_write\|rf_d2\[4\]\" is permanently enabled" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_read_write\|rf_d1\[3\] " "LATCH primitive \"reg_file:reg_read_write\|rf_d1\[3\]\" is permanently enabled" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_read_write\|rf_d2\[3\] " "LATCH primitive \"reg_file:reg_read_write\|rf_d2\[3\]\" is permanently enabled" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_read_write\|rf_d1\[2\] " "LATCH primitive \"reg_file:reg_read_write\|rf_d1\[2\]\" is permanently enabled" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_read_write\|rf_d2\[2\] " "LATCH primitive \"reg_file:reg_read_write\|rf_d2\[2\]\" is permanently enabled" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_read_write\|rf_d1\[1\] " "LATCH primitive \"reg_file:reg_read_write\|rf_d1\[1\]\" is permanently enabled" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_read_write\|rf_d2\[1\] " "LATCH primitive \"reg_file:reg_read_write\|rf_d2\[1\]\" is permanently enabled" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_read_write\|rf_d1\[0\] " "LATCH primitive \"reg_file:reg_read_write\|rf_d1\[0\]\" is permanently enabled" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_read_write\|rf_d2\[0\] " "LATCH primitive \"reg_file:reg_read_write\|rf_d2\[0\]\" is permanently enabled" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572739933661 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "stage5:stg5\|memory2:data_mem\|Memory2 " "RAM logic \"stage5:stg5\|memory2:data_mem\|Memory2\" is uninferred due to asynchronous read logic" {  } { { "codes/memory.vhd" "Memory2" { Text "/home/parth/RISCwithPipelining/codes/memory.vhd" 70 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1572739933688 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1572739933688 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "27 128 0 1 1 " "27 out of 128 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "101 127 " "Addresses ranging from 101 to 127 are not initialized" {  } { { "/home/parth/RISCwithPipelining/db/RISC_pipelined.ram0_memory2_5f521568.hdl.mif" "" { Text "/home/parth/RISCwithPipelining/db/RISC_pipelined.ram0_memory2_5f521568.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1572739933978 ""}  } { { "/home/parth/RISCwithPipelining/db/RISC_pipelined.ram0_memory2_5f521568.hdl.mif" "" { Text "/home/parth/RISCwithPipelining/db/RISC_pipelined.ram0_memory2_5f521568.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1572739933978 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "stage1:stg1\|memory1:code_mem\|Memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"stage1:stg1\|memory1:code_mem\|Memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572739934376 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572739934376 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572739934376 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 101 " "Parameter NUMWORDS_A set to 101" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572739934376 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572739934376 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572739934376 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572739934376 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572739934376 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572739934376 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RISC_pipelined.ram0_memory1_5f521577.hdl.mif " "Parameter INIT_FILE set to db/RISC_pipelined.ram0_memory1_5f521577.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572739934376 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1572739934376 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1572739934376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0 " "Elaborated megafunction instantiation \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572739934448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0 " "Instantiated megafunction \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572739934448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572739934448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572739934448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 101 " "Parameter \"NUMWORDS_A\" = \"101\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572739934448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572739934448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572739934448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572739934448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572739934448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572739934448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RISC_pipelined.ram0_memory1_5f521577.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RISC_pipelined.ram0_memory1_5f521577.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572739934448 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572739934448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2c81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2c81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2c81 " "Found entity 1: altsyncram_2c81" {  } { { "db/altsyncram_2c81.tdf" "" { Text "/home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572739934488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739934488 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a0 " "Synthesized away node \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_2c81.tdf" "" { Text "/home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "/home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 57 0 0 } } { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 473 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572739934769 "|risc_pipelining|stage1:stg1|memory1:code_mem|altsyncram:Memory_rtl_0|altsyncram_2c81:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a1 " "Synthesized away node \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_2c81.tdf" "" { Text "/home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "/home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 57 0 0 } } { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 473 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572739934769 "|risc_pipelining|stage1:stg1|memory1:code_mem|altsyncram:Memory_rtl_0|altsyncram_2c81:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a2 " "Synthesized away node \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_2c81.tdf" "" { Text "/home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "/home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 57 0 0 } } { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 473 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572739934769 "|risc_pipelining|stage1:stg1|memory1:code_mem|altsyncram:Memory_rtl_0|altsyncram_2c81:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a3 " "Synthesized away node \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_2c81.tdf" "" { Text "/home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "/home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 57 0 0 } } { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 473 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572739934769 "|risc_pipelining|stage1:stg1|memory1:code_mem|altsyncram:Memory_rtl_0|altsyncram_2c81:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a4 " "Synthesized away node \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_2c81.tdf" "" { Text "/home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "/home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 57 0 0 } } { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 473 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572739934769 "|risc_pipelining|stage1:stg1|memory1:code_mem|altsyncram:Memory_rtl_0|altsyncram_2c81:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a5 " "Synthesized away node \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_2c81.tdf" "" { Text "/home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "/home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 57 0 0 } } { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 473 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572739934769 "|risc_pipelining|stage1:stg1|memory1:code_mem|altsyncram:Memory_rtl_0|altsyncram_2c81:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a6 " "Synthesized away node \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_2c81.tdf" "" { Text "/home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "/home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 57 0 0 } } { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 473 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572739934769 "|risc_pipelining|stage1:stg1|memory1:code_mem|altsyncram:Memory_rtl_0|altsyncram_2c81:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a7 " "Synthesized away node \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_2c81.tdf" "" { Text "/home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "/home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 57 0 0 } } { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 473 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572739934769 "|risc_pipelining|stage1:stg1|memory1:code_mem|altsyncram:Memory_rtl_0|altsyncram_2c81:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a8 " "Synthesized away node \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_2c81.tdf" "" { Text "/home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "/home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 57 0 0 } } { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 473 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572739934769 "|risc_pipelining|stage1:stg1|memory1:code_mem|altsyncram:Memory_rtl_0|altsyncram_2c81:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a9 " "Synthesized away node \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_2c81.tdf" "" { Text "/home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "/home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 57 0 0 } } { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 473 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572739934769 "|risc_pipelining|stage1:stg1|memory1:code_mem|altsyncram:Memory_rtl_0|altsyncram_2c81:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a10 " "Synthesized away node \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_2c81.tdf" "" { Text "/home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "/home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 57 0 0 } } { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 473 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572739934769 "|risc_pipelining|stage1:stg1|memory1:code_mem|altsyncram:Memory_rtl_0|altsyncram_2c81:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a11 " "Synthesized away node \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_2c81.tdf" "" { Text "/home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "/home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 57 0 0 } } { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 473 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572739934769 "|risc_pipelining|stage1:stg1|memory1:code_mem|altsyncram:Memory_rtl_0|altsyncram_2c81:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a12 " "Synthesized away node \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_2c81.tdf" "" { Text "/home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "/home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 57 0 0 } } { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 473 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572739934769 "|risc_pipelining|stage1:stg1|memory1:code_mem|altsyncram:Memory_rtl_0|altsyncram_2c81:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a13 " "Synthesized away node \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_2c81.tdf" "" { Text "/home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "/home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 57 0 0 } } { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 473 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572739934769 "|risc_pipelining|stage1:stg1|memory1:code_mem|altsyncram:Memory_rtl_0|altsyncram_2c81:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a14 " "Synthesized away node \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_2c81.tdf" "" { Text "/home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "/home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 57 0 0 } } { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 473 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572739934769 "|risc_pipelining|stage1:stg1|memory1:code_mem|altsyncram:Memory_rtl_0|altsyncram_2c81:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a15 " "Synthesized away node \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_2c81.tdf" "" { Text "/home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "/home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 57 0 0 } } { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 473 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572739934769 "|risc_pipelining|stage1:stg1|memory1:code_mem|altsyncram:Memory_rtl_0|altsyncram_2c81:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1572739934769 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1572739934769 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1572739934808 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2095 " "2095 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572739934871 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572739934996 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572739934996 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572739935065 "|risc_pipelining|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572739935065 "|risc_pipelining|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572739935065 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572739935065 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572739935065 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572739935065 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 100 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1008 " "Peak virtual memory: 1008 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572739935079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov  3 05:42:15 2019 " "Processing ended: Sun Nov  3 05:42:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572739935079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572739935079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572739935079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572739935079 ""}
