{
  "processor": "Mitsubishi MELPS 41",
  "year": 1980,
  "historical_note": "Enhanced MELPS 4 with NMOS technology",
  "specifications": {
    "data_width_bits": 4,
    "clock_mhz": 0.5,
    "transistors": 8000,
    "technology": "NMOS",
    "package": "42-pin DIP",
    "architecture": "4-bit NMOS MCU"
  },
  "timing": {
    "cycles_per_instruction_range": [
      4,
      7
    ],
    "typical_cpi": 5.5,
    "notes": "Improved timing over PMOS MELPS 4"
  },
  "validated_performance": {
    "ips_min": 71000,
    "ips_max": 125000,
    "kips_typical": 90.9
  },
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "Medium"
  },
  "validation_date": "2026-01-29",
  "accuracy": {
    "expected_cpi": 5.5,
    "predicted_cpi": 5.5,
    "cpi_error_percent": 0.0,
    "validation_passed": true,
    "fully_validated": true,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control",
      "mixed"
    ],
    "sysid_loss_before": 0.0,
    "sysid_loss_after": 0.0,
    "sysid_cpi_error_percent": 0.0,
    "sysid_converged": true,
    "sysid_date": "2026-01-29"
  },
  "instruction_mix": {
    "alu": 0.2,
    "data_transfer": 0.2,
    "memory": 0.2,
    "io": 0.2,
    "control": 0.2
  }
}