<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>if_sipreg.h source code [netbsd/sys/dev/pci/if_sipreg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="sip_desc "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/if_sipreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='if_sipreg.h.html'>if_sipreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: if_sipreg.h,v 1.20 2018/02/08 09:05:19 dholland Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2001 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Jason R. Thorpe.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="21">21</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="22">22</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="23">23</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="24">24</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="25">25</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="26">26</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="27">27</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="28">28</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="29">29</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/*-</i></td></tr>
<tr><th id="33">33</th><td><i> * Copyright (c) 1999 Network Computer, Inc.</i></td></tr>
<tr><th id="34">34</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="35">35</th><td><i> *</i></td></tr>
<tr><th id="36">36</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="37">37</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="38">38</th><td><i> * are met:</i></td></tr>
<tr><th id="39">39</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="40">40</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="41">41</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="42">42</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="43">43</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="44">44</th><td><i> * 3. Neither the name of Network Computer, Inc. nor the names of its</i></td></tr>
<tr><th id="45">45</th><td><i> *    contributors may be used to endorse or promote products derived</i></td></tr>
<tr><th id="46">46</th><td><i> *    from this software without specific prior written permission.</i></td></tr>
<tr><th id="47">47</th><td><i> *</i></td></tr>
<tr><th id="48">48</th><td><i> * THIS SOFTWARE IS PROVIDED BY NETWORK COMPUTER, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="49">49</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="50">50</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="51">51</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="52">52</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="53">53</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="54">54</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="55">55</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="56">56</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="57">57</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="58">58</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="59">59</th><td><i> */</i></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><u>#<span data-ppcond="61">ifndef</span> <span class="macro" data-ref="_M/_DEV_PCI_IF_SIPREG_H_">_DEV_PCI_IF_SIPREG_H_</span></u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/_DEV_PCI_IF_SIPREG_H_" data-ref="_M/_DEV_PCI_IF_SIPREG_H_">_DEV_PCI_IF_SIPREG_H_</dfn></u></td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><i>/*</i></td></tr>
<tr><th id="65">65</th><td><i> * Register description for the Silicon Integrated Systems SiS 900,</i></td></tr>
<tr><th id="66">66</th><td><i> * SiS 7016, National Semiconductor DP83815 10/100, and National</i></td></tr>
<tr><th id="67">67</th><td><i> * Semiconduction DP83820 10/100/1000 PCI Ethernet controller.</i></td></tr>
<tr><th id="68">68</th><td><i> *</i></td></tr>
<tr><th id="69">69</th><td><i> * Written by Jason R. Thorpe for Network Computer, Inc.</i></td></tr>
<tr><th id="70">70</th><td><i> */</i></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><i>/*</i></td></tr>
<tr><th id="73">73</th><td><i> * Transmit FIFO size.  Used to compute the transmit drain threshold.</i></td></tr>
<tr><th id="74">74</th><td><i> *</i></td></tr>
<tr><th id="75">75</th><td><i> * On the SiS 900, the transmit FIFO is arranged as a 512 32-bit memory</i></td></tr>
<tr><th id="76">76</th><td><i> * array.</i></td></tr>
<tr><th id="77">77</th><td><i> *</i></td></tr>
<tr><th id="78">78</th><td><i> * On the DP83820, we have an 8KB transmit FIFO.</i></td></tr>
<tr><th id="79">79</th><td><i> */</i></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/DP83820_SIP_TXFIFO_SIZE" data-ref="_M/DP83820_SIP_TXFIFO_SIZE">DP83820_SIP_TXFIFO_SIZE</dfn>	8192</u></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/OTHER_SIP_TXFIFO_SIZE" data-ref="_M/OTHER_SIP_TXFIFO_SIZE">OTHER_SIP_TXFIFO_SIZE</dfn>	(512 * 4)</u></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><i>/*</i></td></tr>
<tr><th id="84">84</th><td><i> * The SiS900 uses a single descriptor format for both transmit</i></td></tr>
<tr><th id="85">85</th><td><i> * and receive descriptor chains.</i></td></tr>
<tr><th id="86">86</th><td><i> *</i></td></tr>
<tr><th id="87">87</th><td><i> * Note the DP83820 can use 64-bit DMA addresses for link and bufptr.</i></td></tr>
<tr><th id="88">88</th><td><i> * However, we do not yet support that.</i></td></tr>
<tr><th id="89">89</th><td><i> *</i></td></tr>
<tr><th id="90">90</th><td><i> * For transmit, buffers need not be aligned.  For receive, buffers</i></td></tr>
<tr><th id="91">91</th><td><i> * must be aligned to 4-byte (8-byte on DP83820) boundaries.</i></td></tr>
<tr><th id="92">92</th><td><i> */</i></td></tr>
<tr><th id="93">93</th><td><b>struct</b> <dfn class="type def" id="sip_desc" title='sip_desc' data-ref="sip_desc" data-ref-filename="sip_desc">sip_desc</dfn> {</td></tr>
<tr><th id="94">94</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="sip_desc::sipd_link" title='sip_desc::sipd_link' data-ref="sip_desc::sipd_link" data-ref-filename="sip_desc..sipd_link">sipd_link</dfn>;	<i>/* link to next descriptor */</i></td></tr>
<tr><th id="95">95</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sip_desc::sipd_cbs" title='sip_desc::sipd_cbs' data-ref="sip_desc::sipd_cbs" data-ref-filename="sip_desc..sipd_cbs">sipd_cbs</dfn>[<var>2</var>];	<i>/* command/status and pointer to</i></td></tr>
<tr><th id="96">96</th><td><i>					 * DMA segment</i></td></tr>
<tr><th id="97">97</th><td><i>					 */</i></td></tr>
<tr><th id="98">98</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="sip_desc::sipd_extsts" title='sip_desc::sipd_extsts' data-ref="sip_desc::sipd_extsts" data-ref-filename="sip_desc..sipd_extsts">sipd_extsts</dfn>;	<i>/* extended status */</i></td></tr>
<tr><th id="99">99</th><td>};</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><i>/*</i></td></tr>
<tr><th id="102">102</th><td><i> * CMDSTS bits common to transmit and receive.</i></td></tr>
<tr><th id="103">103</th><td><i> */</i></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/CMDSTS_OWN" data-ref="_M/CMDSTS_OWN">CMDSTS_OWN</dfn>	0x80000000	/* owned by consumer */</u></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/CMDSTS_MORE" data-ref="_M/CMDSTS_MORE">CMDSTS_MORE</dfn>	0x40000000	/* more descriptors */</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/CMDSTS_INTR" data-ref="_M/CMDSTS_INTR">CMDSTS_INTR</dfn>	0x20000000	/* interrupt when ownership changes */</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/CMDSTS_SUPCRC" data-ref="_M/CMDSTS_SUPCRC">CMDSTS_SUPCRC</dfn>	0x10000000	/* suppress CRC */</u></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/CMDSTS_OK" data-ref="_M/CMDSTS_OK">CMDSTS_OK</dfn>	0x08000000	/* packet ok */</u></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/DP83820_CMDSTS_SIZE_MASK" data-ref="_M/DP83820_CMDSTS_SIZE_MASK">DP83820_CMDSTS_SIZE_MASK</dfn> 0x0000ffff	/* packet size */</u></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/OTHER_CMDSTS_SIZE_MASK" data-ref="_M/OTHER_CMDSTS_SIZE_MASK">OTHER_CMDSTS_SIZE_MASK</dfn> 0x000007ff	/* packet size */</u></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><u>#define	<dfn class="macro" id="_M/CMDSTS_SIZE" data-ref="_M/CMDSTS_SIZE">CMDSTS_SIZE</dfn>(sc, x)	((x) &amp; sc-&gt;sc_bits.b_cmdsts_size_mask)</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><i>/*</i></td></tr>
<tr><th id="115">115</th><td><i> * CMDSTS bits for transmit.</i></td></tr>
<tr><th id="116">116</th><td><i> */</i></td></tr>
<tr><th id="117">117</th><td><u>#define	<dfn class="macro" id="_M/CMDSTS_Tx_TXA" data-ref="_M/CMDSTS_Tx_TXA">CMDSTS_Tx_TXA</dfn>	0x04000000	/* transmit abort */</u></td></tr>
<tr><th id="118">118</th><td><u>#define	<dfn class="macro" id="_M/CMDSTS_Tx_TFU" data-ref="_M/CMDSTS_Tx_TFU">CMDSTS_Tx_TFU</dfn>	0x02000000	/* transmit FIFO underrun */</u></td></tr>
<tr><th id="119">119</th><td><u>#define	<dfn class="macro" id="_M/CMDSTS_Tx_CRS" data-ref="_M/CMDSTS_Tx_CRS">CMDSTS_Tx_CRS</dfn>	0x01000000	/* carrier sense lost */</u></td></tr>
<tr><th id="120">120</th><td><u>#define	<dfn class="macro" id="_M/CMDSTS_Tx_TD" data-ref="_M/CMDSTS_Tx_TD">CMDSTS_Tx_TD</dfn>	0x00800000	/* transmit deferred */</u></td></tr>
<tr><th id="121">121</th><td><u>#define	<dfn class="macro" id="_M/CMDSTS_Tx_ED" data-ref="_M/CMDSTS_Tx_ED">CMDSTS_Tx_ED</dfn>	0x00400000	/* excessive deferral */</u></td></tr>
<tr><th id="122">122</th><td><u>#define	<dfn class="macro" id="_M/CMDSTS_Tx_OWC" data-ref="_M/CMDSTS_Tx_OWC">CMDSTS_Tx_OWC</dfn>	0x00200000	/* out of window collision */</u></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/CMDSTS_Tx_EC" data-ref="_M/CMDSTS_Tx_EC">CMDSTS_Tx_EC</dfn>	0x00100000	/* excessive collisions */</u></td></tr>
<tr><th id="124">124</th><td><u>#define	<dfn class="macro" id="_M/CMDSTS_Tx_CCNT" data-ref="_M/CMDSTS_Tx_CCNT">CMDSTS_Tx_CCNT</dfn>	0x000f0000	/* collision count */</u></td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><u>#define	<dfn class="macro" id="_M/CMDSTS_COLLISIONS" data-ref="_M/CMDSTS_COLLISIONS">CMDSTS_COLLISIONS</dfn>(x)	(((x) &amp; CMDSTS_Tx_CCNT) &gt;&gt; 16)</u></td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><i>/*</i></td></tr>
<tr><th id="129">129</th><td><i> * CMDSTS bits for receive.</i></td></tr>
<tr><th id="130">130</th><td><i> */</i></td></tr>
<tr><th id="131">131</th><td><u>#define	<dfn class="macro" id="_M/CMDSTS_Rx_RXA" data-ref="_M/CMDSTS_Rx_RXA">CMDSTS_Rx_RXA</dfn>	0x04000000	/* receive abort */</u></td></tr>
<tr><th id="132">132</th><td><u>#define	<dfn class="macro" id="_M/CMDSTS_Rx_RXO" data-ref="_M/CMDSTS_Rx_RXO">CMDSTS_Rx_RXO</dfn>	0x02000000	/* receive overrun */</u></td></tr>
<tr><th id="133">133</th><td><u>#define	<dfn class="macro" id="_M/CMDSTS_Rx_DEST" data-ref="_M/CMDSTS_Rx_DEST">CMDSTS_Rx_DEST</dfn>	0x01800000	/* destination class */</u></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/CMDSTS_Rx_LONG" data-ref="_M/CMDSTS_Rx_LONG">CMDSTS_Rx_LONG</dfn>	0x00400000	/* packet too long */</u></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/CMDSTS_Rx_RUNT" data-ref="_M/CMDSTS_Rx_RUNT">CMDSTS_Rx_RUNT</dfn>	0x00200000	/* runt packet */</u></td></tr>
<tr><th id="136">136</th><td><u>#define	<dfn class="macro" id="_M/CMDSTS_Rx_ISE" data-ref="_M/CMDSTS_Rx_ISE">CMDSTS_Rx_ISE</dfn>	0x00100000	/* invalid symbol error */</u></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/CMDSTS_Rx_CRCE" data-ref="_M/CMDSTS_Rx_CRCE">CMDSTS_Rx_CRCE</dfn>	0x00080000	/* CRC error */</u></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/CMDSTS_Rx_FAE" data-ref="_M/CMDSTS_Rx_FAE">CMDSTS_Rx_FAE</dfn>	0x00040000	/* frame alignment error */</u></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/CMDSTS_Rx_LBP" data-ref="_M/CMDSTS_Rx_LBP">CMDSTS_Rx_LBP</dfn>	0x00020000	/* loopback packet */</u></td></tr>
<tr><th id="140">140</th><td><i>/* #ifdef DP83820 */</i></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/CMDSTS_Rx_IRL" data-ref="_M/CMDSTS_Rx_IRL">CMDSTS_Rx_IRL</dfn>	0x00010000	/* in-range length error */</u></td></tr>
<tr><th id="142">142</th><td><i>/* #else */</i></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/CMDSTS_Rx_COL" data-ref="_M/CMDSTS_Rx_COL">CMDSTS_Rx_COL</dfn>	0x00010000	/* collision activity */</u></td></tr>
<tr><th id="144">144</th><td><i>/* #endif DP83820 */</i></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><u>#define	<dfn class="macro" id="_M/CMDSTS_Rx_DEST_REJ" data-ref="_M/CMDSTS_Rx_DEST_REJ">CMDSTS_Rx_DEST_REJ</dfn> 0x00000000	/* packet rejected */</u></td></tr>
<tr><th id="147">147</th><td><u>#define	<dfn class="macro" id="_M/CMDSTS_Rx_DEST_STA" data-ref="_M/CMDSTS_Rx_DEST_STA">CMDSTS_Rx_DEST_STA</dfn> 0x00800000	/* matched station address */</u></td></tr>
<tr><th id="148">148</th><td><u>#define	<dfn class="macro" id="_M/CMDSTS_Rx_DEST_MUL" data-ref="_M/CMDSTS_Rx_DEST_MUL">CMDSTS_Rx_DEST_MUL</dfn> 0x01000000	/* multicast address */</u></td></tr>
<tr><th id="149">149</th><td><u>#define	<dfn class="macro" id="_M/CMDSTS_Rx_DEST_BRD" data-ref="_M/CMDSTS_Rx_DEST_BRD">CMDSTS_Rx_DEST_BRD</dfn> 0x01800000	/* broadcast address */</u></td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><i>/*</i></td></tr>
<tr><th id="152">152</th><td><i> * EXTSTS bits.</i></td></tr>
<tr><th id="153">153</th><td><i> */</i></td></tr>
<tr><th id="154">154</th><td><u>#define	<dfn class="macro" id="_M/EXTSTS_Rx_UDPERR" data-ref="_M/EXTSTS_Rx_UDPERR">EXTSTS_Rx_UDPERR</dfn> 0x00400000	/* UDP checksum error */</u></td></tr>
<tr><th id="155">155</th><td><u>#define	<dfn class="macro" id="_M/EXTSTS_UDPPKT" data-ref="_M/EXTSTS_UDPPKT">EXTSTS_UDPPKT</dfn>	 0x00200000	/* perform UDP checksum */</u></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/EXTSTS_Rx_TCPERR" data-ref="_M/EXTSTS_Rx_TCPERR">EXTSTS_Rx_TCPERR</dfn> 0x00100000	/* TCP checksum error */</u></td></tr>
<tr><th id="157">157</th><td><u>#define	<dfn class="macro" id="_M/EXTSTS_TCPPKT" data-ref="_M/EXTSTS_TCPPKT">EXTSTS_TCPPKT</dfn>	 0x00080000	/* perform TCP checksum */</u></td></tr>
<tr><th id="158">158</th><td><u>#define	<dfn class="macro" id="_M/EXTSTS_Rx_IPERR" data-ref="_M/EXTSTS_Rx_IPERR">EXTSTS_Rx_IPERR</dfn>	 0x00040000	/* IP header checksum error */</u></td></tr>
<tr><th id="159">159</th><td><u>#define	<dfn class="macro" id="_M/EXTSTS_IPPKT" data-ref="_M/EXTSTS_IPPKT">EXTSTS_IPPKT</dfn>	 0x00020000	/* perform IP header checksum */</u></td></tr>
<tr><th id="160">160</th><td><u>#define	<dfn class="macro" id="_M/EXTSTS_VPKT" data-ref="_M/EXTSTS_VPKT">EXTSTS_VPKT</dfn>	 0x00010000	/* insert VLAN tag */</u></td></tr>
<tr><th id="161">161</th><td><u>#define	<dfn class="macro" id="_M/EXTSTS_VTCI" data-ref="_M/EXTSTS_VTCI">EXTSTS_VTCI</dfn>	 0x0000ffff	/* VLAN tag control information */</u></td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><i>/*</i></td></tr>
<tr><th id="164">164</th><td><i> * PCI Configuration space registers.</i></td></tr>
<tr><th id="165">165</th><td><i> */</i></td></tr>
<tr><th id="166">166</th><td><u>#define	<dfn class="macro" id="_M/SIP_PCI_CFGIOA" data-ref="_M/SIP_PCI_CFGIOA">SIP_PCI_CFGIOA</dfn>	(PCI_MAPREG_START + 0x00)</u></td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><u>#define	<dfn class="macro" id="_M/SIP_PCI_CFGMA" data-ref="_M/SIP_PCI_CFGMA">SIP_PCI_CFGMA</dfn>	(PCI_MAPREG_START + 0x04)</u></td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td><i>/* DP83820 only */</i></td></tr>
<tr><th id="171">171</th><td><u>#define	<dfn class="macro" id="_M/SIP_PCI_CFGMA1" data-ref="_M/SIP_PCI_CFGMA1">SIP_PCI_CFGMA1</dfn>	(PCI_MAPREG_START + 0x08)</u></td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><u>#define	<dfn class="macro" id="_M/SIP_PCI_CFGEROMA" data-ref="_M/SIP_PCI_CFGEROMA">SIP_PCI_CFGEROMA</dfn> 0x30		/* expansion ROM address */</u></td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><u>#define	<dfn class="macro" id="_M/SIP_PCI_CFGPMC" data-ref="_M/SIP_PCI_CFGPMC">SIP_PCI_CFGPMC</dfn>	 0x40		/* power management cap. */</u></td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><u>#define	<dfn class="macro" id="_M/SIP_PCI_CFGPMCSR" data-ref="_M/SIP_PCI_CFGPMCSR">SIP_PCI_CFGPMCSR</dfn> 0x44		/* power management ctl. */</u></td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><i>/*</i></td></tr>
<tr><th id="180">180</th><td><i> * MAC Operation Registers</i></td></tr>
<tr><th id="181">181</th><td><i> */</i></td></tr>
<tr><th id="182">182</th><td><u>#define	<dfn class="macro" id="_M/SIP_CR" data-ref="_M/SIP_CR">SIP_CR</dfn>		0x00	/* command register */</u></td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><i>/* DP83820 only */</i></td></tr>
<tr><th id="185">185</th><td><u>#define	<dfn class="macro" id="_M/CR_RXPRI3" data-ref="_M/CR_RXPRI3">CR_RXPRI3</dfn>	0x00010000	/* Rx priority queue select */</u></td></tr>
<tr><th id="186">186</th><td><u>#define	<dfn class="macro" id="_M/CR_RXPRI2" data-ref="_M/CR_RXPRI2">CR_RXPRI2</dfn>	0x00008000	/* Rx priority queue select */</u></td></tr>
<tr><th id="187">187</th><td><u>#define	<dfn class="macro" id="_M/CR_RXPRI1" data-ref="_M/CR_RXPRI1">CR_RXPRI1</dfn>	0x00004000	/* Rx priority queue select */</u></td></tr>
<tr><th id="188">188</th><td><u>#define	<dfn class="macro" id="_M/CR_RXPRI0" data-ref="_M/CR_RXPRI0">CR_RXPRI0</dfn>	0x00002000	/* Rx priority queue select */</u></td></tr>
<tr><th id="189">189</th><td><u>#define	<dfn class="macro" id="_M/CR_TXPRI3" data-ref="_M/CR_TXPRI3">CR_TXPRI3</dfn>	0x00001000	/* Tx priority queue select */</u></td></tr>
<tr><th id="190">190</th><td><u>#define	<dfn class="macro" id="_M/CR_TXPRI2" data-ref="_M/CR_TXPRI2">CR_TXPRI2</dfn>	0x00000800	/* Tx priority queue select */</u></td></tr>
<tr><th id="191">191</th><td><u>#define	<dfn class="macro" id="_M/CR_TXPRI1" data-ref="_M/CR_TXPRI1">CR_TXPRI1</dfn>	0x00000400	/* Tx priority queue select */</u></td></tr>
<tr><th id="192">192</th><td><u>#define	<dfn class="macro" id="_M/CR_TXPRI0" data-ref="_M/CR_TXPRI0">CR_TXPRI0</dfn>	0x00000200	/* Tx priority queue select */</u></td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td><u>#define	<dfn class="macro" id="_M/CR_RLD" data-ref="_M/CR_RLD">CR_RLD</dfn>		0x00000400	/* reload from NVRAM */</u></td></tr>
<tr><th id="195">195</th><td><u>#define	<dfn class="macro" id="_M/CR_RST" data-ref="_M/CR_RST">CR_RST</dfn>		0x00000100	/* software reset */</u></td></tr>
<tr><th id="196">196</th><td><u>#define	<dfn class="macro" id="_M/CR_SWI" data-ref="_M/CR_SWI">CR_SWI</dfn>		0x00000080	/* software interrupt */</u></td></tr>
<tr><th id="197">197</th><td><u>#define	<dfn class="macro" id="_M/CR_RXR" data-ref="_M/CR_RXR">CR_RXR</dfn>		0x00000020	/* receiver reset */</u></td></tr>
<tr><th id="198">198</th><td><u>#define	<dfn class="macro" id="_M/CR_TXR" data-ref="_M/CR_TXR">CR_TXR</dfn>		0x00000010	/* transmit reset */</u></td></tr>
<tr><th id="199">199</th><td><u>#define	<dfn class="macro" id="_M/CR_RXD" data-ref="_M/CR_RXD">CR_RXD</dfn>		0x00000008	/* receiver disable */</u></td></tr>
<tr><th id="200">200</th><td><u>#define	<dfn class="macro" id="_M/CR_RXE" data-ref="_M/CR_RXE">CR_RXE</dfn>		0x00000004	/* receiver enable */</u></td></tr>
<tr><th id="201">201</th><td><u>#define	<dfn class="macro" id="_M/CR_TXD" data-ref="_M/CR_TXD">CR_TXD</dfn>		0x00000002	/* transmit disable */</u></td></tr>
<tr><th id="202">202</th><td><u>#define	<dfn class="macro" id="_M/CR_TXE" data-ref="_M/CR_TXE">CR_TXE</dfn>		0x00000001	/* transmit enable */</u></td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td><u>#define	<dfn class="macro" id="_M/SIP_CFG" data-ref="_M/SIP_CFG">SIP_CFG</dfn>		0x04	/* configuration register */</u></td></tr>
<tr><th id="205">205</th><td><u>#define	<dfn class="macro" id="_M/CFG_LNKSTS" data-ref="_M/CFG_LNKSTS">CFG_LNKSTS</dfn>	0x80000000	/* link status (83815) */</u></td></tr>
<tr><th id="206">206</th><td><i>/* #ifdef DP83820 */</i></td></tr>
<tr><th id="207">207</th><td><u>#define	<dfn class="macro" id="_M/CFG_SPEED1000" data-ref="_M/CFG_SPEED1000">CFG_SPEED1000</dfn>	0x40000000	/* 1000Mb/s input pin */</u></td></tr>
<tr><th id="208">208</th><td><u>#define	<dfn class="macro" id="_M/CFG83820_SPEED100" data-ref="_M/CFG83820_SPEED100">CFG83820_SPEED100</dfn>	0x20000000	/* 100Mb/s input pin */</u></td></tr>
<tr><th id="209">209</th><td><u>#define	<dfn class="macro" id="_M/CFG_DUPSTS" data-ref="_M/CFG_DUPSTS">CFG_DUPSTS</dfn>	0x10000000	/* full-duplex status */</u></td></tr>
<tr><th id="210">210</th><td><u>#define	<dfn class="macro" id="_M/CFG_TBI_EN" data-ref="_M/CFG_TBI_EN">CFG_TBI_EN</dfn>	0x01000000	/* ten-bit interface enable */</u></td></tr>
<tr><th id="211">211</th><td><u>#define	<dfn class="macro" id="_M/CFG_MODE_1000" data-ref="_M/CFG_MODE_1000">CFG_MODE_1000</dfn>	0x00400000	/* 1000Mb/s mode enable */</u></td></tr>
<tr><th id="212">212</th><td><u>#define	<dfn class="macro" id="_M/CFG_PINT_DUP" data-ref="_M/CFG_PINT_DUP">CFG_PINT_DUP</dfn>	0x00100000	/* interrupt on PHY DUP change */</u></td></tr>
<tr><th id="213">213</th><td><u>#define	<dfn class="macro" id="_M/CFG_PINT_LNK" data-ref="_M/CFG_PINT_LNK">CFG_PINT_LNK</dfn>	0x00080000	/* interrupt on PHY LNK change */</u></td></tr>
<tr><th id="214">214</th><td><u>#define	<dfn class="macro" id="_M/CFG_PINT_SPD" data-ref="_M/CFG_PINT_SPD">CFG_PINT_SPD</dfn>	0x00040000	/* interrupt on PHY SPD change */</u></td></tr>
<tr><th id="215">215</th><td><u>#define	<dfn class="macro" id="_M/CFG_TMRTEST" data-ref="_M/CFG_TMRTEST">CFG_TMRTEST</dfn>	0x00020000	/* timer test mode */</u></td></tr>
<tr><th id="216">216</th><td><u>#define	<dfn class="macro" id="_M/CFG_MRM_DIS" data-ref="_M/CFG_MRM_DIS">CFG_MRM_DIS</dfn>	0x00010000	/* MRM disable */</u></td></tr>
<tr><th id="217">217</th><td><u>#define	<dfn class="macro" id="_M/CFG_MWI_DIS" data-ref="_M/CFG_MWI_DIS">CFG_MWI_DIS</dfn>	0x00008000	/* MWI disable */</u></td></tr>
<tr><th id="218">218</th><td><u>#define	<dfn class="macro" id="_M/CFG_T64ADDR" data-ref="_M/CFG_T64ADDR">CFG_T64ADDR</dfn>	0x00004000	/* target 64-bit addressing enable */</u></td></tr>
<tr><th id="219">219</th><td><u>#define	<dfn class="macro" id="_M/CFG_PCI64_DET" data-ref="_M/CFG_PCI64_DET">CFG_PCI64_DET</dfn>	0x00002000	/* 64-bit PCI bus detected */</u></td></tr>
<tr><th id="220">220</th><td><u>#define	<dfn class="macro" id="_M/CFG_DATA64_EN" data-ref="_M/CFG_DATA64_EN">CFG_DATA64_EN</dfn>	0x00001000	/* 64-bit data enable */</u></td></tr>
<tr><th id="221">221</th><td><u>#define	<dfn class="macro" id="_M/CFG_M64ADDR" data-ref="_M/CFG_M64ADDR">CFG_M64ADDR</dfn>	0x00000800	/* master 64-bit addressing enable */</u></td></tr>
<tr><th id="222">222</th><td><i>/* #else */</i></td></tr>
<tr><th id="223">223</th><td><u>#define	<dfn class="macro" id="_M/CFG83815_SPEED100" data-ref="_M/CFG83815_SPEED100">CFG83815_SPEED100</dfn>	0x40000000	/* 100Mb/s (83815) */</u></td></tr>
<tr><th id="224">224</th><td><u>#define	<dfn class="macro" id="_M/CFG_FDUP" data-ref="_M/CFG_FDUP">CFG_FDUP</dfn>	0x20000000	/* full duplex (83815) */</u></td></tr>
<tr><th id="225">225</th><td><u>#define	<dfn class="macro" id="_M/CFG_POL" data-ref="_M/CFG_POL">CFG_POL</dfn>		0x10000000	/* 10Mb/s polarity (83815) */</u></td></tr>
<tr><th id="226">226</th><td><u>#define	<dfn class="macro" id="_M/CFG_ANEG_DN" data-ref="_M/CFG_ANEG_DN">CFG_ANEG_DN</dfn>	0x08000000	/* autonegotiation done (83815) */</u></td></tr>
<tr><th id="227">227</th><td><u>#define	<dfn class="macro" id="_M/CFG_PHY_CFG" data-ref="_M/CFG_PHY_CFG">CFG_PHY_CFG</dfn>	0x00fc0000	/* PHY configuration (83815) */</u></td></tr>
<tr><th id="228">228</th><td><u>#define	<dfn class="macro" id="_M/CFG_PINT_ACEN" data-ref="_M/CFG_PINT_ACEN">CFG_PINT_ACEN</dfn>	0x00020000	/* PHY interrupt auto clear (83815) */</u></td></tr>
<tr><th id="229">229</th><td><u>#define	<dfn class="macro" id="_M/CFG_PAUSE_ADV" data-ref="_M/CFG_PAUSE_ADV">CFG_PAUSE_ADV</dfn>	0x00010000	/* pause advertise (83815) */</u></td></tr>
<tr><th id="230">230</th><td><u>#define	<dfn class="macro" id="_M/CFG_ANEG_SEL" data-ref="_M/CFG_ANEG_SEL">CFG_ANEG_SEL</dfn>	0x0000e000	/* autonegotiation select (83815) */</u></td></tr>
<tr><th id="231">231</th><td><i>/* #endif DP83820 */</i></td></tr>
<tr><th id="232">232</th><td><u>#define	<dfn class="macro" id="_M/CFG_PHY_RST" data-ref="_M/CFG_PHY_RST">CFG_PHY_RST</dfn>	0x00000400	/* PHY reset (83815) */</u></td></tr>
<tr><th id="233">233</th><td><u>#define	<dfn class="macro" id="_M/CFG_PHY_DIS" data-ref="_M/CFG_PHY_DIS">CFG_PHY_DIS</dfn>	0x00000200	/* PHY disable (83815) */</u></td></tr>
<tr><th id="234">234</th><td><i>/* #ifdef DP83820 */</i></td></tr>
<tr><th id="235">235</th><td><u>#define	<dfn class="macro" id="_M/CFG_EXTSTS_EN" data-ref="_M/CFG_EXTSTS_EN">CFG_EXTSTS_EN</dfn>	0x00000100	/* extended status enable */</u></td></tr>
<tr><th id="236">236</th><td><i>/* #else */</i></td></tr>
<tr><th id="237">237</th><td><u>#define	<dfn class="macro" id="_M/CFG_EUPHCOMP" data-ref="_M/CFG_EUPHCOMP">CFG_EUPHCOMP</dfn>	0x00000100	/* 83810 descriptor compat (83815) */</u></td></tr>
<tr><th id="238">238</th><td><i>/* #endif DP83820 */</i></td></tr>
<tr><th id="239">239</th><td><u>#define	<dfn class="macro" id="_M/CFG_EDBMASTEN" data-ref="_M/CFG_EDBMASTEN">CFG_EDBMASTEN</dfn>	0x00002000	/* 635,900B ?? from linux driver */</u></td></tr>
<tr><th id="240">240</th><td><u>#define	<dfn class="macro" id="_M/CFG_RNDCNT" data-ref="_M/CFG_RNDCNT">CFG_RNDCNT</dfn>	0x00000400	/* 635,900B ?? from linux driver */</u></td></tr>
<tr><th id="241">241</th><td><u>#define	<dfn class="macro" id="_M/CFG_FAIRBO" data-ref="_M/CFG_FAIRBO">CFG_FAIRBO</dfn>	0x00000200	/* 635,900B ?? from linux driver */</u></td></tr>
<tr><th id="242">242</th><td><u>#define	<dfn class="macro" id="_M/CFG_REQALG" data-ref="_M/CFG_REQALG">CFG_REQALG</dfn>	0x00000080	/* PCI bus request alg. */</u></td></tr>
<tr><th id="243">243</th><td><u>#define	<dfn class="macro" id="_M/CFG_SB" data-ref="_M/CFG_SB">CFG_SB</dfn>		0x00000040	/* single backoff */</u></td></tr>
<tr><th id="244">244</th><td><u>#define	<dfn class="macro" id="_M/CFG_POW" data-ref="_M/CFG_POW">CFG_POW</dfn>		0x00000020	/* program out of window timer */</u></td></tr>
<tr><th id="245">245</th><td><u>#define	<dfn class="macro" id="_M/CFG_EXD" data-ref="_M/CFG_EXD">CFG_EXD</dfn>		0x00000010	/* excessive defferal timer disable */</u></td></tr>
<tr><th id="246">246</th><td><u>#define	<dfn class="macro" id="_M/CFG_PESEL" data-ref="_M/CFG_PESEL">CFG_PESEL</dfn>	0x00000008	/* parity error detection action */</u></td></tr>
<tr><th id="247">247</th><td><i>/* #ifdef DP83820 */</i></td></tr>
<tr><th id="248">248</th><td><u>#define	<dfn class="macro" id="_M/CFG_BROM_DIS" data-ref="_M/CFG_BROM_DIS">CFG_BROM_DIS</dfn>	0x00000004	/* boot ROM disable */</u></td></tr>
<tr><th id="249">249</th><td><u>#define	<dfn class="macro" id="_M/CFG_EXT_125" data-ref="_M/CFG_EXT_125">CFG_EXT_125</dfn>	0x00000002	/* external 125MHz reference select */</u></td></tr>
<tr><th id="250">250</th><td><i>/* #endif DP83820 */</i></td></tr>
<tr><th id="251">251</th><td><u>#define	<dfn class="macro" id="_M/CFG_BEM" data-ref="_M/CFG_BEM">CFG_BEM</dfn>		0x00000001	/* big-endian mode */</u></td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><u>#define	<dfn class="macro" id="_M/SIP_EROMAR" data-ref="_M/SIP_EROMAR">SIP_EROMAR</dfn>	0x08	/* EEPROM access register */</u></td></tr>
<tr><th id="254">254</th><td><u>#define	<dfn class="macro" id="_M/EROMAR_REQ" data-ref="_M/EROMAR_REQ">EROMAR_REQ</dfn>	0x00000400	/* SiS 96x specific */</u></td></tr>
<tr><th id="255">255</th><td><u>#define	<dfn class="macro" id="_M/EROMAR_DONE" data-ref="_M/EROMAR_DONE">EROMAR_DONE</dfn>	0x00000200	/* SiS 96x specific */</u></td></tr>
<tr><th id="256">256</th><td><u>#define	<dfn class="macro" id="_M/EROMAR_GNT" data-ref="_M/EROMAR_GNT">EROMAR_GNT</dfn>	0x00000100	/* SiS 96x specific */</u></td></tr>
<tr><th id="257">257</th><td><u>#define	<dfn class="macro" id="_M/EROMAR_MDC" data-ref="_M/EROMAR_MDC">EROMAR_MDC</dfn>	0x00000040	/* MII clock */</u></td></tr>
<tr><th id="258">258</th><td><u>#define	<dfn class="macro" id="_M/EROMAR_MDDIR" data-ref="_M/EROMAR_MDDIR">EROMAR_MDDIR</dfn>	0x00000020	/* MII direction (1 == MAC-&gt;PHY) */</u></td></tr>
<tr><th id="259">259</th><td><u>#define	<dfn class="macro" id="_M/EROMAR_MDIO" data-ref="_M/EROMAR_MDIO">EROMAR_MDIO</dfn>	0x00000010	/* MII data */</u></td></tr>
<tr><th id="260">260</th><td><u>#define	<dfn class="macro" id="_M/EROMAR_EECS" data-ref="_M/EROMAR_EECS">EROMAR_EECS</dfn>	0x00000008	/* chip select */</u></td></tr>
<tr><th id="261">261</th><td><u>#define	<dfn class="macro" id="_M/EROMAR_EESK" data-ref="_M/EROMAR_EESK">EROMAR_EESK</dfn>	0x00000004	/* clock */</u></td></tr>
<tr><th id="262">262</th><td><u>#define	<dfn class="macro" id="_M/EROMAR_EEDO" data-ref="_M/EROMAR_EEDO">EROMAR_EEDO</dfn>	0x00000002	/* data out */</u></td></tr>
<tr><th id="263">263</th><td><u>#define	<dfn class="macro" id="_M/EROMAR_EEDI" data-ref="_M/EROMAR_EEDI">EROMAR_EEDI</dfn>	0x00000001	/* data in */</u></td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td><u>#define	<dfn class="macro" id="_M/SIP_PTSCR" data-ref="_M/SIP_PTSCR">SIP_PTSCR</dfn>	0x0c	/* PCI test control register */</u></td></tr>
<tr><th id="266">266</th><td><u>#define	<dfn class="macro" id="_M/PTSCR_RBIST_RST" data-ref="_M/PTSCR_RBIST_RST">PTSCR_RBIST_RST</dfn>	    0x00002000	/* SRAM BIST reset */</u></td></tr>
<tr><th id="267">267</th><td><u>#define	<dfn class="macro" id="_M/PTSCR_RBIST_EN" data-ref="_M/PTSCR_RBIST_EN">PTSCR_RBIST_EN</dfn>	    0x00000400	/* SRAM BIST enable */</u></td></tr>
<tr><th id="268">268</th><td><u>#define	<dfn class="macro" id="_M/PTSCR_RBIST_DONE" data-ref="_M/PTSCR_RBIST_DONE">PTSCR_RBIST_DONE</dfn>    0x00000200	/* SRAM BIST done */</u></td></tr>
<tr><th id="269">269</th><td><u>#define	<dfn class="macro" id="_M/PTSCR_RBIST_RX1FAIL" data-ref="_M/PTSCR_RBIST_RX1FAIL">PTSCR_RBIST_RX1FAIL</dfn> 0x00000100	/* Rx status FIFO BIST fail */</u></td></tr>
<tr><th id="270">270</th><td><u>#define	<dfn class="macro" id="_M/PTSCR_RBIST_RX0FAIL" data-ref="_M/PTSCR_RBIST_RX0FAIL">PTSCR_RBIST_RX0FAIL</dfn> 0x00000080	/* Rx data FIFO BIST fail */</u></td></tr>
<tr><th id="271">271</th><td><u>#define	<dfn class="macro" id="_M/PTSCR_RBIST_TX0FAIL" data-ref="_M/PTSCR_RBIST_TX0FAIL">PTSCR_RBIST_TX0FAIL</dfn> 0x00000020	/* Tx data FIFO BIST fail */</u></td></tr>
<tr><th id="272">272</th><td><u>#define	<dfn class="macro" id="_M/PTSCR_RBIST_HFFAIL" data-ref="_M/PTSCR_RBIST_HFFAIL">PTSCR_RBIST_HFFAIL</dfn>  0x00000010	/* hash filter BIST fail */</u></td></tr>
<tr><th id="273">273</th><td><u>#define	<dfn class="macro" id="_M/PTSCR_RBIST_RXFAIL" data-ref="_M/PTSCR_RBIST_RXFAIL">PTSCR_RBIST_RXFAIL</dfn>  0x00000008	/* Rx filter BIST failed */</u></td></tr>
<tr><th id="274">274</th><td><u>#define	<dfn class="macro" id="_M/PTSCR_EELOAD_EN" data-ref="_M/PTSCR_EELOAD_EN">PTSCR_EELOAD_EN</dfn>	    0x00000004	/* EEPROM load initiate */</u></td></tr>
<tr><th id="275">275</th><td><u>#define	<dfn class="macro" id="_M/PTSCR_EEBIST_EN" data-ref="_M/PTSCR_EEBIST_EN">PTSCR_EEBIST_EN</dfn>	    0x00000002	/* EEPROM BIST enable */</u></td></tr>
<tr><th id="276">276</th><td><u>#define	<dfn class="macro" id="_M/PTSCR_EEBIST_FAIL" data-ref="_M/PTSCR_EEBIST_FAIL">PTSCR_EEBIST_FAIL</dfn>   0x00000001	/* EEPROM BIST failed */</u></td></tr>
<tr><th id="277">277</th><td><u>#define	<dfn class="macro" id="_M/PTSCR_DIS_TEST" data-ref="_M/PTSCR_DIS_TEST">PTSCR_DIS_TEST</dfn>	0x40000000	/* discard timer test mode */</u></td></tr>
<tr><th id="278">278</th><td><u>#define	<dfn class="macro" id="_M/PTSCR_EROM_TACC" data-ref="_M/PTSCR_EROM_TACC">PTSCR_EROM_TACC</dfn>	0x0f000000	/* boot rom access time */</u></td></tr>
<tr><th id="279">279</th><td><u>#define	<dfn class="macro" id="_M/PTSCR_TRRAMADR" data-ref="_M/PTSCR_TRRAMADR">PTSCR_TRRAMADR</dfn>	0x001ff000	/* TX/RX RAM address */</u></td></tr>
<tr><th id="280">280</th><td><u>#define	<dfn class="macro" id="_M/PTSCR_BMTEN" data-ref="_M/PTSCR_BMTEN">PTSCR_BMTEN</dfn>	0x00000200	/* bus master test enable */</u></td></tr>
<tr><th id="281">281</th><td><u>#define	<dfn class="macro" id="_M/PTSCR_RRTMEN" data-ref="_M/PTSCR_RRTMEN">PTSCR_RRTMEN</dfn>	0x00000080	/* receive RAM test mode enable */</u></td></tr>
<tr><th id="282">282</th><td><u>#define	<dfn class="macro" id="_M/PTSCR_TRTMEN" data-ref="_M/PTSCR_TRTMEN">PTSCR_TRTMEN</dfn>	0x00000040	/* transmit RAM test mode enable */</u></td></tr>
<tr><th id="283">283</th><td><u>#define	<dfn class="macro" id="_M/PTSCR_SRTMEN" data-ref="_M/PTSCR_SRTMEN">PTSCR_SRTMEN</dfn>	0x00000020	/* status RAM test mode enable */</u></td></tr>
<tr><th id="284">284</th><td><u>#define	<dfn class="macro" id="_M/PTSCR_SRAMADR" data-ref="_M/PTSCR_SRAMADR">PTSCR_SRAMADR</dfn>	0x0000001f	/* status RAM address */</u></td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td><u>#define	<dfn class="macro" id="_M/SIP_ISR" data-ref="_M/SIP_ISR">SIP_ISR</dfn>		0x10	/* interrupt status register */</u></td></tr>
<tr><th id="287">287</th><td><i>/* DP83820 only */</i></td></tr>
<tr><th id="288">288</th><td><u>#define	<dfn class="macro" id="_M/ISR_TXDESC3" data-ref="_M/ISR_TXDESC3">ISR_TXDESC3</dfn>	0x40000000	/* Tx queue 3 */</u></td></tr>
<tr><th id="289">289</th><td><u>#define	<dfn class="macro" id="_M/ISR_TXDESC2" data-ref="_M/ISR_TXDESC2">ISR_TXDESC2</dfn>	0x20000000	/* Tx queue 2 */</u></td></tr>
<tr><th id="290">290</th><td><u>#define	<dfn class="macro" id="_M/ISR_TXDESC1" data-ref="_M/ISR_TXDESC1">ISR_TXDESC1</dfn>	0x10000000	/* Tx queue 1 */</u></td></tr>
<tr><th id="291">291</th><td><u>#define	<dfn class="macro" id="_M/ISR_TXDESC0" data-ref="_M/ISR_TXDESC0">ISR_TXDESC0</dfn>	0x08000000	/* Tx queue 0 */</u></td></tr>
<tr><th id="292">292</th><td><u>#define	<dfn class="macro" id="_M/ISR_RXDESC3" data-ref="_M/ISR_RXDESC3">ISR_RXDESC3</dfn>	0x04000000	/* Rx queue 3 */</u></td></tr>
<tr><th id="293">293</th><td><u>#define	<dfn class="macro" id="_M/ISR_RXDESC2" data-ref="_M/ISR_RXDESC2">ISR_RXDESC2</dfn>	0x02000000	/* Rx queue 2 */</u></td></tr>
<tr><th id="294">294</th><td><u>#define	<dfn class="macro" id="_M/ISR_RXDESC1" data-ref="_M/ISR_RXDESC1">ISR_RXDESC1</dfn>	0x01000000	/* Rx queue 1 */</u></td></tr>
<tr><th id="295">295</th><td><u>#define	<dfn class="macro" id="_M/ISR_RXDESC0" data-ref="_M/ISR_RXDESC0">ISR_RXDESC0</dfn>	0x00800000	/* Rx queue 0 */</u></td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><i>/* non-DP83820 only */</i></td></tr>
<tr><th id="298">298</th><td><u>#define	<dfn class="macro" id="_M/ISR_WAKEEVT" data-ref="_M/ISR_WAKEEVT">ISR_WAKEEVT</dfn>	0x10000000	/* wake up event */</u></td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td><u>#<span data-ppcond="300">if</span> 0</u></td></tr>
<tr><th id="301">301</th><td><u>#ifdef DP83820</u></td></tr>
<tr><th id="302">302</th><td><u>#define	ISR_TXRCMP	0x00400000	/* transmit reset complete */</u></td></tr>
<tr><th id="303">303</th><td><u>#define	ISR_RXRCMP	0x00200000	/* receive reset complete */</u></td></tr>
<tr><th id="304">304</th><td><u>#define	ISR_DPERR	0x00100000	/* detected parity error */</u></td></tr>
<tr><th id="305">305</th><td><u>#define	ISR_SSERR	0x00080000	/* signalled system error */</u></td></tr>
<tr><th id="306">306</th><td><u>#define	ISR_RMABT	0x00040000	/* received master abort */</u></td></tr>
<tr><th id="307">307</th><td><u>#define	ISR_RTABT	0x00020000	/* received target abort */</u></td></tr>
<tr><th id="308">308</th><td><u>#else</u></td></tr>
<tr><th id="309">309</th><td><u>#define	ISR_TXRCMP	0x02000000	/* transmit reset complete */</u></td></tr>
<tr><th id="310">310</th><td><u>#define	ISR_RXRCMP	0x01000000	/* receive reset complete */</u></td></tr>
<tr><th id="311">311</th><td><u>#define	ISR_DPERR	0x00800000	/* detected parity error */</u></td></tr>
<tr><th id="312">312</th><td><u>#define	ISR_SSERR	0x00400000	/* signalled system error */</u></td></tr>
<tr><th id="313">313</th><td><u>#define	ISR_RMABT	0x00200000	/* received master abort */</u></td></tr>
<tr><th id="314">314</th><td><u>#define	ISR_RTABT	0x00100000	/* received target abort */</u></td></tr>
<tr><th id="315">315</th><td><u>#endif /* DP83820 */</u></td></tr>
<tr><th id="316">316</th><td><u>#<span data-ppcond="300">endif</span> /* 0 */</u></td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td><i>/* SiS 900 only */</i></td></tr>
<tr><th id="319">319</th><td><u>#define	<dfn class="macro" id="_M/ISR_PAUSE_END" data-ref="_M/ISR_PAUSE_END">ISR_PAUSE_END</dfn>	0x08000000	/* end of transmission pause */</u></td></tr>
<tr><th id="320">320</th><td><u>#define	<dfn class="macro" id="_M/ISR_PAUSE_ST" data-ref="_M/ISR_PAUSE_ST">ISR_PAUSE_ST</dfn>	0x04000000	/* start of transmission pause */</u></td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><u>#define	<dfn class="macro" id="_M/ISR_RXSOVR" data-ref="_M/ISR_RXSOVR">ISR_RXSOVR</dfn>	0x00010000	/* Rx status FIFO overrun */</u></td></tr>
<tr><th id="323">323</th><td><u>#define	<dfn class="macro" id="_M/ISR_HIBERR" data-ref="_M/ISR_HIBERR">ISR_HIBERR</dfn>	0x00008000	/* high bits error set */</u></td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td><i>/* DP83820 only */</i></td></tr>
<tr><th id="326">326</th><td><u>#define	<dfn class="macro" id="_M/ISR_PHY" data-ref="_M/ISR_PHY">ISR_PHY</dfn>		0x00004000	/* PHY interrupt */</u></td></tr>
<tr><th id="327">327</th><td><u>#define	<dfn class="macro" id="_M/ISR_PME" data-ref="_M/ISR_PME">ISR_PME</dfn>		0x00002000	/* power management event */</u></td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td><u>#define	<dfn class="macro" id="_M/ISR_SWI" data-ref="_M/ISR_SWI">ISR_SWI</dfn>		0x00001000	/* software interrupt */</u></td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><i>/* DP83820 only */</i></td></tr>
<tr><th id="332">332</th><td><u>#define	<dfn class="macro" id="_M/ISR_MIB" data-ref="_M/ISR_MIB">ISR_MIB</dfn>		0x00000800	/* MIB service */</u></td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><u>#define	<dfn class="macro" id="_M/ISR_TXURN" data-ref="_M/ISR_TXURN">ISR_TXURN</dfn>	0x00000400	/* Tx underrun */</u></td></tr>
<tr><th id="335">335</th><td><u>#define	<dfn class="macro" id="_M/ISR_TXIDLE" data-ref="_M/ISR_TXIDLE">ISR_TXIDLE</dfn>	0x00000200	/* Tx idle */</u></td></tr>
<tr><th id="336">336</th><td><u>#define	<dfn class="macro" id="_M/ISR_TXERR" data-ref="_M/ISR_TXERR">ISR_TXERR</dfn>	0x00000100	/* Tx error */</u></td></tr>
<tr><th id="337">337</th><td><u>#define	<dfn class="macro" id="_M/ISR_TXDESC" data-ref="_M/ISR_TXDESC">ISR_TXDESC</dfn>	0x00000080	/* Tx descriptor interrupt */</u></td></tr>
<tr><th id="338">338</th><td><u>#define	<dfn class="macro" id="_M/ISR_TXOK" data-ref="_M/ISR_TXOK">ISR_TXOK</dfn>	0x00000040	/* Tx okay */</u></td></tr>
<tr><th id="339">339</th><td><u>#define	<dfn class="macro" id="_M/ISR_RXORN" data-ref="_M/ISR_RXORN">ISR_RXORN</dfn>	0x00000020	/* Rx overrun */</u></td></tr>
<tr><th id="340">340</th><td><u>#define	<dfn class="macro" id="_M/ISR_RXIDLE" data-ref="_M/ISR_RXIDLE">ISR_RXIDLE</dfn>	0x00000010	/* Rx idle */</u></td></tr>
<tr><th id="341">341</th><td><u>#define	<dfn class="macro" id="_M/ISR_RXEARLY" data-ref="_M/ISR_RXEARLY">ISR_RXEARLY</dfn>	0x00000008	/* Rx early */</u></td></tr>
<tr><th id="342">342</th><td><u>#define	<dfn class="macro" id="_M/ISR_RXERR" data-ref="_M/ISR_RXERR">ISR_RXERR</dfn>	0x00000004	/* Rx error */</u></td></tr>
<tr><th id="343">343</th><td><u>#define	<dfn class="macro" id="_M/ISR_RXDESC" data-ref="_M/ISR_RXDESC">ISR_RXDESC</dfn>	0x00000002	/* Rx descriptor interrupt */</u></td></tr>
<tr><th id="344">344</th><td><u>#define	<dfn class="macro" id="_M/ISR_RXOK" data-ref="_M/ISR_RXOK">ISR_RXOK</dfn>	0x00000001	/* Rx okay */</u></td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td><u>#define	<dfn class="macro" id="_M/SIP_IMR" data-ref="_M/SIP_IMR">SIP_IMR</dfn>		0x14	/* interrupt mask register */</u></td></tr>
<tr><th id="347">347</th><td><i>/* See bits in SIP_ISR */</i></td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><u>#define	<dfn class="macro" id="_M/SIP_IER" data-ref="_M/SIP_IER">SIP_IER</dfn>		0x18	/* interrupt enable register */</u></td></tr>
<tr><th id="350">350</th><td><u>#define	<dfn class="macro" id="_M/IER_IE" data-ref="_M/IER_IE">IER_IE</dfn>		0x00000001	/* master interrupt enable */</u></td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td><i>/* #ifdef DP83820 */</i></td></tr>
<tr><th id="353">353</th><td><u>#define	<dfn class="macro" id="_M/SIP_IHR" data-ref="_M/SIP_IHR">SIP_IHR</dfn>		0x1c	/* interrupt hold-off register */</u></td></tr>
<tr><th id="354">354</th><td><u>#define	<dfn class="macro" id="_M/IHR_IHCTL" data-ref="_M/IHR_IHCTL">IHR_IHCTL</dfn>	0x00000100	/* interrupt hold-off control */</u></td></tr>
<tr><th id="355">355</th><td><u>#define	<dfn class="macro" id="_M/IHR_IH" data-ref="_M/IHR_IH">IHR_IH</dfn>		0x000000ff	/* interrupt hold-off timer (100us) */</u></td></tr>
<tr><th id="356">356</th><td><i>/* #else */</i></td></tr>
<tr><th id="357">357</th><td><u>#define	<dfn class="macro" id="_M/SIP_ENPHY" data-ref="_M/SIP_ENPHY">SIP_ENPHY</dfn>	0x1c	/* enhanced PHY access register */</u></td></tr>
<tr><th id="358">358</th><td><u>#define	<dfn class="macro" id="_M/ENPHY_PHYDATA" data-ref="_M/ENPHY_PHYDATA">ENPHY_PHYDATA</dfn>	0xffff0000	/* PHY data */</u></td></tr>
<tr><th id="359">359</th><td><u>#define	<dfn class="macro" id="_M/ENPHY_DATA_SHIFT" data-ref="_M/ENPHY_DATA_SHIFT">ENPHY_DATA_SHIFT</dfn> 16</u></td></tr>
<tr><th id="360">360</th><td><u>#define	<dfn class="macro" id="_M/ENPHY_PHYADDR" data-ref="_M/ENPHY_PHYADDR">ENPHY_PHYADDR</dfn>	0x0000f800	/* PHY number (7016 only) */</u></td></tr>
<tr><th id="361">361</th><td><u>#define	<dfn class="macro" id="_M/ENPHY_PHYADDR_SHIFT" data-ref="_M/ENPHY_PHYADDR_SHIFT">ENPHY_PHYADDR_SHIFT</dfn> 11</u></td></tr>
<tr><th id="362">362</th><td><u>#define	<dfn class="macro" id="_M/ENPHY_REGADDR" data-ref="_M/ENPHY_REGADDR">ENPHY_REGADDR</dfn>	0x000007c0	/* PHY register */</u></td></tr>
<tr><th id="363">363</th><td><u>#define	<dfn class="macro" id="_M/ENPHY_REGADDR_SHIFT" data-ref="_M/ENPHY_REGADDR_SHIFT">ENPHY_REGADDR_SHIFT</dfn> 6</u></td></tr>
<tr><th id="364">364</th><td><u>#define	<dfn class="macro" id="_M/ENPHY_RWCMD" data-ref="_M/ENPHY_RWCMD">ENPHY_RWCMD</dfn>	0x00000020	/* 1 == read, 0 == write */</u></td></tr>
<tr><th id="365">365</th><td><u>#define	<dfn class="macro" id="_M/ENPHY_ACCESS" data-ref="_M/ENPHY_ACCESS">ENPHY_ACCESS</dfn>	0x00000010	/* PHY access enable */</u></td></tr>
<tr><th id="366">366</th><td><i>/* #endif DP83820 */</i></td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td><u>#define	<dfn class="macro" id="_M/SIP_TXDP" data-ref="_M/SIP_TXDP">SIP_TXDP</dfn>	0x20	/* transmit descriptor pointer reg */</u></td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td><i>/* DP83820 only */</i></td></tr>
<tr><th id="371">371</th><td><u>#define	<dfn class="macro" id="_M/SIP_TXDP_HI" data-ref="_M/SIP_TXDP_HI">SIP_TXDP_HI</dfn>	0x24	/* transmit descriptor pointer (high) reg */</u></td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td><u>#define	<dfn class="macro" id="_M/DP83820_SIP_TXCFG" data-ref="_M/DP83820_SIP_TXCFG">DP83820_SIP_TXCFG</dfn>	0x28	/* transmit configuration register */</u></td></tr>
<tr><th id="374">374</th><td><u>#define	<dfn class="macro" id="_M/OTHER_SIP_TXCFG" data-ref="_M/OTHER_SIP_TXCFG">OTHER_SIP_TXCFG</dfn>	0x24	/* transmit configuration register */</u></td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td><u>#define	<dfn class="macro" id="_M/TXCFG_CSI" data-ref="_M/TXCFG_CSI">TXCFG_CSI</dfn>	0x80000000	/* carrier sense ignore */</u></td></tr>
<tr><th id="377">377</th><td><u>#define	<dfn class="macro" id="_M/TXCFG_HBI" data-ref="_M/TXCFG_HBI">TXCFG_HBI</dfn>	0x40000000	/* heartbeat ignore */</u></td></tr>
<tr><th id="378">378</th><td><u>#define	<dfn class="macro" id="_M/TXCFG_MLB" data-ref="_M/TXCFG_MLB">TXCFG_MLB</dfn>	0x20000000	/* MAC loopback */</u></td></tr>
<tr><th id="379">379</th><td><u>#define	<dfn class="macro" id="_M/TXCFG_ATP" data-ref="_M/TXCFG_ATP">TXCFG_ATP</dfn>	0x10000000	/* automatic transmit padding */</u></td></tr>
<tr><th id="380">380</th><td><u>#define	<dfn class="macro" id="_M/TXCFG_MXDMA" data-ref="_M/TXCFG_MXDMA">TXCFG_MXDMA</dfn>	0x00700000	/* max DMA burst size */</u></td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td><i>/* DP83820 only */</i></td></tr>
<tr><th id="383">383</th><td><u>#define	<dfn class="macro" id="_M/TXCFG_ECRETRY" data-ref="_M/TXCFG_ECRETRY">TXCFG_ECRETRY</dfn>	0x008000000	/* excessive collision retry enable */</u></td></tr>
<tr><th id="384">384</th><td><u>#define	<dfn class="macro" id="_M/TXCFG_BRST_DIS" data-ref="_M/TXCFG_BRST_DIS">TXCFG_BRST_DIS</dfn>	0x00080000	/* 1000Mb/s burst disable */</u></td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td><i>/* DP83820 only */</i></td></tr>
<tr><th id="387">387</th><td><u>#define	<dfn class="macro" id="_M/TXCFG_MXDMA_1024" data-ref="_M/TXCFG_MXDMA_1024">TXCFG_MXDMA_1024</dfn> 0x00000000	/*    1024 bytes */</u></td></tr>
<tr><th id="388">388</th><td><u>#<span data-ppcond="388">if</span> 0</u></td></tr>
<tr><th id="389">389</th><td><u>#ifdef DP83820</u></td></tr>
<tr><th id="390">390</th><td><u>#define	TXCFG_MXDMA_8	 0x00100000	/*       8 bytes */</u></td></tr>
<tr><th id="391">391</th><td><u>#define	TXCFG_MXDMA_16	 0x00200000	/*      16 bytes */</u></td></tr>
<tr><th id="392">392</th><td><u>#define	TXCFG_MXDMA_32	 0x00300000	/*      32 bytes */</u></td></tr>
<tr><th id="393">393</th><td><u>#define	TXCFG_MXDMA_64	 0x00400000	/*      64 bytes */</u></td></tr>
<tr><th id="394">394</th><td><u>#define	TXCFG_MXDMA_128	 0x00500000	/*     128 bytes */</u></td></tr>
<tr><th id="395">395</th><td><u>#define	TXCFG_MXDMA_256	 0x00600000	/*     256 bytes */</u></td></tr>
<tr><th id="396">396</th><td><u>#define	TXCFG_MXDMA_512	 0x00700000	/*     512 bytes */</u></td></tr>
<tr><th id="397">397</th><td><u>#define	TXCFG_FLTH_MASK	0x0000ff00	/* Fx fill threshold */</u></td></tr>
<tr><th id="398">398</th><td><u>#define	TXCFG_DRTH_MASK	0x000000ff	/* Tx drain threshold */</u></td></tr>
<tr><th id="399">399</th><td><u>#else</u></td></tr>
<tr><th id="400">400</th><td><u>#define	TXCFG_MXDMA_512	0x00000000	/*     512 bytes */</u></td></tr>
<tr><th id="401">401</th><td><u>#define	TXCFG_MXDMA_8	0x00200000	/*       8 bytes */</u></td></tr>
<tr><th id="402">402</th><td><u>#define	TXCFG_MXDMA_16	0x00300000	/*      16 bytes */</u></td></tr>
<tr><th id="403">403</th><td><u>#define	TXCFG_MXDMA_32	0x00400000	/*      32 bytes */</u></td></tr>
<tr><th id="404">404</th><td><u>#define	TXCFG_MXDMA_64	0x00500000	/*      64 bytes */</u></td></tr>
<tr><th id="405">405</th><td><u>#define	TXCFG_MXDMA_128	0x00600000	/*     128 bytes */</u></td></tr>
<tr><th id="406">406</th><td><u>#define	TXCFG_MXDMA_256	0x00700000	/*     256 bytes */</u></td></tr>
<tr><th id="407">407</th><td><u>#define	TXCFG_FLTH_MASK	0x00003f00	/* Tx fill threshold */</u></td></tr>
<tr><th id="408">408</th><td><u>#define	TXCFG_DRTH_MASK	0x0000003f	/* Tx drain threshold */</u></td></tr>
<tr><th id="409">409</th><td><u>#endif /* DP83820 */</u></td></tr>
<tr><th id="410">410</th><td><u>#<span data-ppcond="388">endif</span> /* 0 */</u></td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td><i>/* non-DP83820 only */</i></td></tr>
<tr><th id="413">413</th><td><u>#define	<dfn class="macro" id="_M/TXCFG_MXDMA_4" data-ref="_M/TXCFG_MXDMA_4">TXCFG_MXDMA_4</dfn>	0x00100000	/*       4 bytes */</u></td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td><u>#define	<dfn class="macro" id="_M/SIP_GPIOR" data-ref="_M/SIP_GPIOR">SIP_GPIOR</dfn>	0x2c	/* general purpose i/o register */</u></td></tr>
<tr><th id="416">416</th><td><u>#define	<dfn class="macro" id="_M/GPIOR_GP5_IN" data-ref="_M/GPIOR_GP5_IN">GPIOR_GP5_IN</dfn>	0x00004000	/* GP 5 in */</u></td></tr>
<tr><th id="417">417</th><td><u>#define	<dfn class="macro" id="_M/GPIOR_GP4_IN" data-ref="_M/GPIOR_GP4_IN">GPIOR_GP4_IN</dfn>	0x00002000	/* GP 4 in */</u></td></tr>
<tr><th id="418">418</th><td><u>#define	<dfn class="macro" id="_M/GPIOR_GP3_IN" data-ref="_M/GPIOR_GP3_IN">GPIOR_GP3_IN</dfn>	0x00001000	/* GP 3 in */</u></td></tr>
<tr><th id="419">419</th><td><u>#define	<dfn class="macro" id="_M/GPIOR_GP2_IN" data-ref="_M/GPIOR_GP2_IN">GPIOR_GP2_IN</dfn>	0x00000800	/* GP 2 in */</u></td></tr>
<tr><th id="420">420</th><td><u>#define	<dfn class="macro" id="_M/GPIOR_GP1_IN" data-ref="_M/GPIOR_GP1_IN">GPIOR_GP1_IN</dfn>	0x00000400	/* GP 1 in */</u></td></tr>
<tr><th id="421">421</th><td><u>#define	<dfn class="macro" id="_M/GPIOR_GP5_OE" data-ref="_M/GPIOR_GP5_OE">GPIOR_GP5_OE</dfn>	0x00000200	/* GP 5 out enable */</u></td></tr>
<tr><th id="422">422</th><td><u>#define	<dfn class="macro" id="_M/GPIOR_GP4_OE" data-ref="_M/GPIOR_GP4_OE">GPIOR_GP4_OE</dfn>	0x00000100	/* GP 4 out enable */</u></td></tr>
<tr><th id="423">423</th><td><u>#define	<dfn class="macro" id="_M/GPIOR_GP3_OE" data-ref="_M/GPIOR_GP3_OE">GPIOR_GP3_OE</dfn>	0x00000080	/* GP 3 out enable */</u></td></tr>
<tr><th id="424">424</th><td><u>#define	<dfn class="macro" id="_M/GPIOR_GP2_OE" data-ref="_M/GPIOR_GP2_OE">GPIOR_GP2_OE</dfn>	0x00000040	/* GP 2 out enable */</u></td></tr>
<tr><th id="425">425</th><td><u>#define	<dfn class="macro" id="_M/GPIOR_GP1_OE" data-ref="_M/GPIOR_GP1_OE">GPIOR_GP1_OE</dfn>	0x00000020	/* GP 1 out enable */</u></td></tr>
<tr><th id="426">426</th><td><u>#define	<dfn class="macro" id="_M/GPIOR_GP5_OUT" data-ref="_M/GPIOR_GP5_OUT">GPIOR_GP5_OUT</dfn>	0x00000010	/* GP 5 out */</u></td></tr>
<tr><th id="427">427</th><td><u>#define	<dfn class="macro" id="_M/GPIOR_GP4_OUT" data-ref="_M/GPIOR_GP4_OUT">GPIOR_GP4_OUT</dfn>	0x00000008	/* GP 4 out */</u></td></tr>
<tr><th id="428">428</th><td><u>#define	<dfn class="macro" id="_M/GPIOR_GP3_OUT" data-ref="_M/GPIOR_GP3_OUT">GPIOR_GP3_OUT</dfn>	0x00000004	/* GP 3 out */</u></td></tr>
<tr><th id="429">429</th><td><u>#define	<dfn class="macro" id="_M/GPIOR_GP2_OUT" data-ref="_M/GPIOR_GP2_OUT">GPIOR_GP2_OUT</dfn>	0x00000002	/* GP 2 out */</u></td></tr>
<tr><th id="430">430</th><td><u>#define	<dfn class="macro" id="_M/GPIOR_GP1_OUT" data-ref="_M/GPIOR_GP1_OUT">GPIOR_GP1_OUT</dfn>	0x00000001	/* GP 1 out */</u></td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td><u>#define	<dfn class="macro" id="_M/SIP_RXDP" data-ref="_M/SIP_RXDP">SIP_RXDP</dfn>	0x30	/* receive descriptor pointer reg */</u></td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td><i>/* DP83820 only */</i></td></tr>
<tr><th id="435">435</th><td><u>#define	<dfn class="macro" id="_M/SIP_RXDP_HI" data-ref="_M/SIP_RXDP_HI">SIP_RXDP_HI</dfn>	0x34	/* receive descriptor pointer (high) reg */</u></td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td><u>#define	<dfn class="macro" id="_M/DP83820_SIP_RXCFG" data-ref="_M/DP83820_SIP_RXCFG">DP83820_SIP_RXCFG</dfn>	0x38	/* receive configuration register */</u></td></tr>
<tr><th id="438">438</th><td><u>#define	<dfn class="macro" id="_M/OTHER_SIP_RXCFG" data-ref="_M/OTHER_SIP_RXCFG">OTHER_SIP_RXCFG</dfn>	0x34	/* receive configuration register */</u></td></tr>
<tr><th id="439">439</th><td><u>#define	<dfn class="macro" id="_M/RXCFG_AEP" data-ref="_M/RXCFG_AEP">RXCFG_AEP</dfn>	0x80000000	/* accept error packets */</u></td></tr>
<tr><th id="440">440</th><td><u>#define	<dfn class="macro" id="_M/RXCFG_ARP" data-ref="_M/RXCFG_ARP">RXCFG_ARP</dfn>	0x40000000	/* accept runt packets */</u></td></tr>
<tr><th id="441">441</th><td><i>/* DP83820 only */</i></td></tr>
<tr><th id="442">442</th><td><u>#define	<dfn class="macro" id="_M/RXCFG_STRIPCRC" data-ref="_M/RXCFG_STRIPCRC">RXCFG_STRIPCRC</dfn>	0x20000000	/* strip CRC */</u></td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td><u>#define	<dfn class="macro" id="_M/RXCFG_ATX" data-ref="_M/RXCFG_ATX">RXCFG_ATX</dfn>	0x10000000	/* accept transmit packets */</u></td></tr>
<tr><th id="445">445</th><td><u>#define	<dfn class="macro" id="_M/RXCFG_ALP" data-ref="_M/RXCFG_ALP">RXCFG_ALP</dfn>	0x08000000	/* accept long packets */</u></td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td><i>/* DP83820 only */</i></td></tr>
<tr><th id="448">448</th><td><u>#define	<dfn class="macro" id="_M/RXCFG_AIRL" data-ref="_M/RXCFG_AIRL">RXCFG_AIRL</dfn>	0x04000000	/* accept in-range length err packets */</u></td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td><u>#define	<dfn class="macro" id="_M/RXCFG_MXDMA" data-ref="_M/RXCFG_MXDMA">RXCFG_MXDMA</dfn>	 0x00700000	/* max DMA burst size */</u></td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td><i>/* DP83820 only */</i></td></tr>
<tr><th id="453">453</th><td><u>#define	<dfn class="macro" id="_M/RXCFG_MXDMA_1024" data-ref="_M/RXCFG_MXDMA_1024">RXCFG_MXDMA_1024</dfn> 0x00000000	/*    1024 bytes */</u></td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td><u>#<span data-ppcond="455">if</span> 0</u></td></tr>
<tr><th id="456">456</th><td><u>#ifdef DP83820</u></td></tr>
<tr><th id="457">457</th><td><u>#define	RXCFG_MXDMA_8	 0x00100000	/*       8 bytes */</u></td></tr>
<tr><th id="458">458</th><td><u>#define	RXCFG_MXDMA_16	 0x00200000	/*      16 bytes */</u></td></tr>
<tr><th id="459">459</th><td><u>#define	RXCFG_MXDMA_32	 0x00300000	/*      32 bytes */</u></td></tr>
<tr><th id="460">460</th><td><u>#define	RXCFG_MXDMA_64	 0x00400000	/*      64 bytes */</u></td></tr>
<tr><th id="461">461</th><td><u>#define	RXCFG_MXDMA_128	 0x00500000	/*     128 bytes */</u></td></tr>
<tr><th id="462">462</th><td><u>#define	RXCFG_MXDMA_256	 0x00600000	/*     256 bytes */</u></td></tr>
<tr><th id="463">463</th><td><u>#define	RXCFG_MXDMA_512	 0x00700000	/*     512 bytes */</u></td></tr>
<tr><th id="464">464</th><td><u>#else</u></td></tr>
<tr><th id="465">465</th><td><u>#define	RXCFG_MXDMA_512	0x00000000	/*     512 bytes */</u></td></tr>
<tr><th id="466">466</th><td><u>#define	RXCFG_MXDMA_8	0x00200000	/*       8 bytes */</u></td></tr>
<tr><th id="467">467</th><td><u>#define	RXCFG_MXDMA_16	0x00300000	/*      16 bytes */</u></td></tr>
<tr><th id="468">468</th><td><u>#define	RXCFG_MXDMA_32	0x00400000	/*      32 bytes */</u></td></tr>
<tr><th id="469">469</th><td><u>#define	RXCFG_MXDMA_64	0x00500000	/*      64 bytes */</u></td></tr>
<tr><th id="470">470</th><td><u>#define	RXCFG_MXDMA_128	0x00600000	/*     128 bytes */</u></td></tr>
<tr><th id="471">471</th><td><u>#define	RXCFG_MXDMA_256	0x00700000	/*     256 bytes */</u></td></tr>
<tr><th id="472">472</th><td><u>#endif /* DP83820 */</u></td></tr>
<tr><th id="473">473</th><td><u>#<span data-ppcond="455">endif</span> /* 0 */</u></td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td><i>/* non-DP83820 only */</i></td></tr>
<tr><th id="476">476</th><td><u>#define	<dfn class="macro" id="_M/RXCFG_MXDMA_4" data-ref="_M/RXCFG_MXDMA_4">RXCFG_MXDMA_4</dfn>	0x00100000	/*       4 bytes */</u></td></tr>
<tr><th id="477">477</th><td><u>#define	<dfn class="macro" id="_M/RXCFG_DRTH_MASK" data-ref="_M/RXCFG_DRTH_MASK">RXCFG_DRTH_MASK</dfn>	0x0000003e</u></td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td><i>/* DP83820 only */</i></td></tr>
<tr><th id="480">480</th><td><u>#define	<dfn class="macro" id="_M/SIP_PQCR" data-ref="_M/SIP_PQCR">SIP_PQCR</dfn>	0x3c	/* priority queueing control register */</u></td></tr>
<tr><th id="481">481</th><td><u>#define	<dfn class="macro" id="_M/PQCR_RXPQ_4" data-ref="_M/PQCR_RXPQ_4">PQCR_RXPQ_4</dfn>	0x0000000c	/* 4 Rx queues */</u></td></tr>
<tr><th id="482">482</th><td><u>#define	<dfn class="macro" id="_M/PQCR_RXPQ_3" data-ref="_M/PQCR_RXPQ_3">PQCR_RXPQ_3</dfn>	0x00000008	/* 3 Rx queues */</u></td></tr>
<tr><th id="483">483</th><td><u>#define	<dfn class="macro" id="_M/PQCR_RXPQ_2" data-ref="_M/PQCR_RXPQ_2">PQCR_RXPQ_2</dfn>	0x00000004	/* 2 Rx queues */</u></td></tr>
<tr><th id="484">484</th><td><u>#define	<dfn class="macro" id="_M/PQCR_TXFAIR" data-ref="_M/PQCR_TXFAIR">PQCR_TXFAIR</dfn>	0x00000002	/* Tx fairness enable */</u></td></tr>
<tr><th id="485">485</th><td><u>#define	<dfn class="macro" id="_M/PQCR_TXPQEN" data-ref="_M/PQCR_TXPQEN">PQCR_TXPQEN</dfn>	0x00000001	/* Tx priority queueing enable */</u></td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td><i>/* DP83815 only */</i></td></tr>
<tr><th id="488">488</th><td><u>#define	<dfn class="macro" id="_M/SIP83815_NS_CCSR" data-ref="_M/SIP83815_NS_CCSR">SIP83815_NS_CCSR</dfn>	0x3c	/* CLKRUN control/status register (83815) */</u></td></tr>
<tr><th id="489">489</th><td><u>#define	<dfn class="macro" id="_M/CCSR_PMESTS" data-ref="_M/CCSR_PMESTS">CCSR_PMESTS</dfn>	0x00008000	/* PME status */</u></td></tr>
<tr><th id="490">490</th><td><u>#define	<dfn class="macro" id="_M/CCSR_PMEEN" data-ref="_M/CCSR_PMEEN">CCSR_PMEEN</dfn>	0x00000100	/* PME enable */</u></td></tr>
<tr><th id="491">491</th><td><u>#define	<dfn class="macro" id="_M/CCSR_CLKRUN_EN" data-ref="_M/CCSR_CLKRUN_EN">CCSR_CLKRUN_EN</dfn>	0x00000001	/* clkrun enable */</u></td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td><i>/* SiS 900 only */</i></td></tr>
<tr><th id="494">494</th><td><u>#define	<dfn class="macro" id="_M/SIP_FLOWCTL" data-ref="_M/SIP_FLOWCTL">SIP_FLOWCTL</dfn>	0x38	/* flow control register */</u></td></tr>
<tr><th id="495">495</th><td><u>#define	<dfn class="macro" id="_M/FLOWCTL_PAUSE" data-ref="_M/FLOWCTL_PAUSE">FLOWCTL_PAUSE</dfn>	0x00000002	/* PAUSE flag */</u></td></tr>
<tr><th id="496">496</th><td><u>#define	<dfn class="macro" id="_M/FLOWCTL_FLOWEN" data-ref="_M/FLOWCTL_FLOWEN">FLOWCTL_FLOWEN</dfn>	0x00000001	/* enable flow control */</u></td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td><u>#define	<dfn class="macro" id="_M/SIP_NS_WCSR" data-ref="_M/SIP_NS_WCSR">SIP_NS_WCSR</dfn>	0x40	/* WoL control/status register (83815/83820) */</u></td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td><u>#define	<dfn class="macro" id="_M/SIP_NS_PCR" data-ref="_M/SIP_NS_PCR">SIP_NS_PCR</dfn>	0x44	/* pause control/status reg (83815/83820) */</u></td></tr>
<tr><th id="501">501</th><td><u>#define	<dfn class="macro" id="_M/PCR_PSEN" data-ref="_M/PCR_PSEN">PCR_PSEN</dfn>	0x80000000 /* pause enable */</u></td></tr>
<tr><th id="502">502</th><td><u>#define	<dfn class="macro" id="_M/PCR_PS_MCAST" data-ref="_M/PCR_PS_MCAST">PCR_PS_MCAST</dfn>	0x40000000 /* pause on multicast */</u></td></tr>
<tr><th id="503">503</th><td><u>#define	<dfn class="macro" id="_M/PCR_PS_DA" data-ref="_M/PCR_PS_DA">PCR_PS_DA</dfn>	0x20000000 /* pause on DA */</u></td></tr>
<tr><th id="504">504</th><td><u>#define	<dfn class="macro" id="_M/PCR_PS_ACT" data-ref="_M/PCR_PS_ACT">PCR_PS_ACT</dfn>	0x10000000 /* pause active */</u></td></tr>
<tr><th id="505">505</th><td><u>#define	<dfn class="macro" id="_M/PCR_PS_RCVD" data-ref="_M/PCR_PS_RCVD">PCR_PS_RCVD</dfn>	0x08000000 /* pause packet received */</u></td></tr>
<tr><th id="506">506</th><td><i>/* #ifdef DP83820 */</i></td></tr>
<tr><th id="507">507</th><td><u>#define	<dfn class="macro" id="_M/PCR_PS_STHI_8" data-ref="_M/PCR_PS_STHI_8">PCR_PS_STHI_8</dfn>	0x03000000 /* Status FIFO Hi Threshold (8packets) */</u></td></tr>
<tr><th id="508">508</th><td><u>#define	<dfn class="macro" id="_M/PCR_PS_STHI_4" data-ref="_M/PCR_PS_STHI_4">PCR_PS_STHI_4</dfn>	0x02000000 /* Status FIFO Hi Threshold (4packets) */</u></td></tr>
<tr><th id="509">509</th><td><u>#define	<dfn class="macro" id="_M/PCR_PS_STHI_2" data-ref="_M/PCR_PS_STHI_2">PCR_PS_STHI_2</dfn>	0x01000000 /* Status FIFO Hi Threshold (2packets) */</u></td></tr>
<tr><th id="510">510</th><td><u>#define	<dfn class="macro" id="_M/PCR_PS_STHI_0" data-ref="_M/PCR_PS_STHI_0">PCR_PS_STHI_0</dfn>	0x00000000 /* Status FIFO Hi Threshold (disable) */</u></td></tr>
<tr><th id="511">511</th><td><u>#define	<dfn class="macro" id="_M/PCR_PS_STLO_8" data-ref="_M/PCR_PS_STLO_8">PCR_PS_STLO_8</dfn>	0x00c00000 /* Status FIFO Lo Threshold (8packets) */</u></td></tr>
<tr><th id="512">512</th><td><u>#define	<dfn class="macro" id="_M/PCR_PS_STLO_4" data-ref="_M/PCR_PS_STLO_4">PCR_PS_STLO_4</dfn>	0x00800000 /* Status FIFO Lo Threshold (4packets) */</u></td></tr>
<tr><th id="513">513</th><td><u>#define	<dfn class="macro" id="_M/PCR_PS_STLO_2" data-ref="_M/PCR_PS_STLO_2">PCR_PS_STLO_2</dfn>	0x00400000 /* Status FIFO Lo Threshold (2packets) */</u></td></tr>
<tr><th id="514">514</th><td><u>#define	<dfn class="macro" id="_M/PCR_PS_STLO_0" data-ref="_M/PCR_PS_STLO_0">PCR_PS_STLO_0</dfn>	0x00000000 /* Status FIFO Lo Threshold (disable) */</u></td></tr>
<tr><th id="515">515</th><td><u>#define	<dfn class="macro" id="_M/PCR_PS_FFHI_8" data-ref="_M/PCR_PS_FFHI_8">PCR_PS_FFHI_8</dfn>	0x00300000 /* Data FIFO Hi Threshold (8Kbyte) */</u></td></tr>
<tr><th id="516">516</th><td><u>#define	<dfn class="macro" id="_M/PCR_PS_FFHI_4" data-ref="_M/PCR_PS_FFHI_4">PCR_PS_FFHI_4</dfn>	0x00200000 /* Data FIFO Hi Threshold (4Kbyte) */</u></td></tr>
<tr><th id="517">517</th><td><u>#define	<dfn class="macro" id="_M/PCR_PS_FFHI_2" data-ref="_M/PCR_PS_FFHI_2">PCR_PS_FFHI_2</dfn>	0x00100000 /* Data FIFO Hi Threshold (2Kbyte) */</u></td></tr>
<tr><th id="518">518</th><td><u>#define	<dfn class="macro" id="_M/PCR_PS_FFHI_0" data-ref="_M/PCR_PS_FFHI_0">PCR_PS_FFHI_0</dfn>	0x00000000 /* Data FIFO Hi Threshold (disable) */</u></td></tr>
<tr><th id="519">519</th><td><u>#define	<dfn class="macro" id="_M/PCR_PS_FFLO_8" data-ref="_M/PCR_PS_FFLO_8">PCR_PS_FFLO_8</dfn>	0x000c0000 /* Data FIFO Lo Threshold (8Kbyte) */</u></td></tr>
<tr><th id="520">520</th><td><u>#define	<dfn class="macro" id="_M/PCR_PS_FFLO_4" data-ref="_M/PCR_PS_FFLO_4">PCR_PS_FFLO_4</dfn>	0x00080000 /* Data FIFO Lo Threshold (4Kbyte) */</u></td></tr>
<tr><th id="521">521</th><td><u>#define	<dfn class="macro" id="_M/PCR_PS_FFLO_2" data-ref="_M/PCR_PS_FFLO_2">PCR_PS_FFLO_2</dfn>	0x00040000 /* Data FIFO Lo Threshold (2Kbyte) */</u></td></tr>
<tr><th id="522">522</th><td><u>#define	<dfn class="macro" id="_M/PCR_PS_FFLO_0" data-ref="_M/PCR_PS_FFLO_0">PCR_PS_FFLO_0</dfn>	0x00000000 /* Data FIFO Lo Threshold (disable) */</u></td></tr>
<tr><th id="523">523</th><td><u>#define	<dfn class="macro" id="_M/PCR_PS_TX" data-ref="_M/PCR_PS_TX">PCR_PS_TX</dfn>	0x00020000 /* Transmit PAUSE frame manually */</u></td></tr>
<tr><th id="524">524</th><td><i>/* #else */</i></td></tr>
<tr><th id="525">525</th><td><u>#define	<dfn class="macro" id="_M/PCR_PSNEG" data-ref="_M/PCR_PSNEG">PCR_PSNEG</dfn>	0x00200000 /* Pause Negoticated (83815) */</u></td></tr>
<tr><th id="526">526</th><td><u>#define	<dfn class="macro" id="_M/PCR_MLD_EN" data-ref="_M/PCR_MLD_EN">PCR_MLD_EN</dfn>	0x00010000 /* Manual Load Enable (83815) */</u></td></tr>
<tr><th id="527">527</th><td><i>/* #endif DP83820 */</i></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/PCR_PAUSE_CNT_MASK" data-ref="_M/PCR_PAUSE_CNT_MASK">PCR_PAUSE_CNT_MASK</dfn> 0x0000ffff /* pause count mask */</u></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/PCR_PAUSE_CNT" data-ref="_M/PCR_PAUSE_CNT">PCR_PAUSE_CNT</dfn>	   65535      /* pause count (512bit-time) */</u></td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td><u>#define	<dfn class="macro" id="_M/SIP_RFCR" data-ref="_M/SIP_RFCR">SIP_RFCR</dfn>	0x48	/* receive filter control register */</u></td></tr>
<tr><th id="532">532</th><td><u>#define	<dfn class="macro" id="_M/RFCR_RFEN" data-ref="_M/RFCR_RFEN">RFCR_RFEN</dfn>	0x80000000	/* Rx filter enable */</u></td></tr>
<tr><th id="533">533</th><td><u>#define	<dfn class="macro" id="_M/RFCR_AAB" data-ref="_M/RFCR_AAB">RFCR_AAB</dfn>	0x40000000	/* accept all broadcast */</u></td></tr>
<tr><th id="534">534</th><td><u>#define	<dfn class="macro" id="_M/RFCR_AAM" data-ref="_M/RFCR_AAM">RFCR_AAM</dfn>	0x20000000	/* accept all multicast */</u></td></tr>
<tr><th id="535">535</th><td><u>#define	<dfn class="macro" id="_M/RFCR_AAP" data-ref="_M/RFCR_AAP">RFCR_AAP</dfn>	0x10000000	/* accept all physical */</u></td></tr>
<tr><th id="536">536</th><td><u>#define	<dfn class="macro" id="_M/RFCR_APM" data-ref="_M/RFCR_APM">RFCR_APM</dfn>	0x08000000	/* accept perfect match (83815) */</u></td></tr>
<tr><th id="537">537</th><td><u>#define	<dfn class="macro" id="_M/RFCR_APAT" data-ref="_M/RFCR_APAT">RFCR_APAT</dfn>	0x07800000	/* accept pattern match (83815) */</u></td></tr>
<tr><th id="538">538</th><td><u>#define	<dfn class="macro" id="_M/RFCR_AARP" data-ref="_M/RFCR_AARP">RFCR_AARP</dfn>	0x00400000	/* accept ARP (83815) */</u></td></tr>
<tr><th id="539">539</th><td><u>#define	<dfn class="macro" id="_M/RFCR_MHEN" data-ref="_M/RFCR_MHEN">RFCR_MHEN</dfn>	0x00200000	/* multicast hash enable (83815) */</u></td></tr>
<tr><th id="540">540</th><td><u>#define	<dfn class="macro" id="_M/RFCR_UHEN" data-ref="_M/RFCR_UHEN">RFCR_UHEN</dfn>	0x00100000	/* unicast hash enable (83815) */</u></td></tr>
<tr><th id="541">541</th><td><u>#define	<dfn class="macro" id="_M/RFCR_ULM" data-ref="_M/RFCR_ULM">RFCR_ULM</dfn>	0x00080000	/* U/L bit mask (83815) */</u></td></tr>
<tr><th id="542">542</th><td><u>#define	<dfn class="macro" id="_M/RFCR_NS_RFADDR" data-ref="_M/RFCR_NS_RFADDR">RFCR_NS_RFADDR</dfn>	0x000003ff	/* Rx filter ext reg address (83815) */</u></td></tr>
<tr><th id="543">543</th><td><u>#define	<dfn class="macro" id="_M/RFCR_RFADDR" data-ref="_M/RFCR_RFADDR">RFCR_RFADDR</dfn>	0x000f0000	/* Rx filter address */</u></td></tr>
<tr><th id="544">544</th><td><u>#define	<dfn class="macro" id="_M/RFCR_RFADDR_NODE0" data-ref="_M/RFCR_RFADDR_NODE0">RFCR_RFADDR_NODE0</dfn> 0x00000000	/* node address 1, 0 */</u></td></tr>
<tr><th id="545">545</th><td><u>#define	<dfn class="macro" id="_M/RFCR_RFADDR_NODE2" data-ref="_M/RFCR_RFADDR_NODE2">RFCR_RFADDR_NODE2</dfn> 0x00010000	/* node address 3, 2 */</u></td></tr>
<tr><th id="546">546</th><td><u>#define	<dfn class="macro" id="_M/RFCR_RFADDR_NODE4" data-ref="_M/RFCR_RFADDR_NODE4">RFCR_RFADDR_NODE4</dfn> 0x00020000	/* node address 5, 4 */</u></td></tr>
<tr><th id="547">547</th><td><u>#define	<dfn class="macro" id="_M/RFCR_RFADDR_MC0" data-ref="_M/RFCR_RFADDR_MC0">RFCR_RFADDR_MC0</dfn>	  0x00040000	/* multicast hash word 0 */</u></td></tr>
<tr><th id="548">548</th><td><u>#define	<dfn class="macro" id="_M/RFCR_RFADDR_MC1" data-ref="_M/RFCR_RFADDR_MC1">RFCR_RFADDR_MC1</dfn>	  0x00050000	/* multicast hash word 1 */</u></td></tr>
<tr><th id="549">549</th><td><u>#define	<dfn class="macro" id="_M/RFCR_RFADDR_MC2" data-ref="_M/RFCR_RFADDR_MC2">RFCR_RFADDR_MC2</dfn>	  0x00060000	/* multicast hash word 2 */</u></td></tr>
<tr><th id="550">550</th><td><u>#define	<dfn class="macro" id="_M/RFCR_RFADDR_MC3" data-ref="_M/RFCR_RFADDR_MC3">RFCR_RFADDR_MC3</dfn>	  0x00070000	/* multicast hash word 3 */</u></td></tr>
<tr><th id="551">551</th><td><u>#define	<dfn class="macro" id="_M/RFCR_RFADDR_MC4" data-ref="_M/RFCR_RFADDR_MC4">RFCR_RFADDR_MC4</dfn>	  0x00080000	/* multicast hash word 4 */</u></td></tr>
<tr><th id="552">552</th><td><u>#define	<dfn class="macro" id="_M/RFCR_RFADDR_MC5" data-ref="_M/RFCR_RFADDR_MC5">RFCR_RFADDR_MC5</dfn>	  0x00090000	/* multicast hash word 5 */</u></td></tr>
<tr><th id="553">553</th><td><u>#define	<dfn class="macro" id="_M/RFCR_RFADDR_MC6" data-ref="_M/RFCR_RFADDR_MC6">RFCR_RFADDR_MC6</dfn>	  0x000a0000	/* multicast hash word 6 */</u></td></tr>
<tr><th id="554">554</th><td><u>#define	<dfn class="macro" id="_M/RFCR_RFADDR_MC7" data-ref="_M/RFCR_RFADDR_MC7">RFCR_RFADDR_MC7</dfn>	  0x000b0000	/* multicast hash word 7 */</u></td></tr>
<tr><th id="555">555</th><td><i>/* For SiS900B and 635/735 only */</i></td></tr>
<tr><th id="556">556</th><td><u>#define	<dfn class="macro" id="_M/RFCR_RFADDR_MC8" data-ref="_M/RFCR_RFADDR_MC8">RFCR_RFADDR_MC8</dfn>	  0x000c0000	/* multicast hash word 8 */</u></td></tr>
<tr><th id="557">557</th><td><u>#define	<dfn class="macro" id="_M/RFCR_RFADDR_MC9" data-ref="_M/RFCR_RFADDR_MC9">RFCR_RFADDR_MC9</dfn>	  0x000d0000	/* multicast hash word 9 */</u></td></tr>
<tr><th id="558">558</th><td><u>#define	<dfn class="macro" id="_M/RFCR_RFADDR_MC10" data-ref="_M/RFCR_RFADDR_MC10">RFCR_RFADDR_MC10</dfn>  0x000e0000	/* multicast hash word 10 */</u></td></tr>
<tr><th id="559">559</th><td><u>#define	<dfn class="macro" id="_M/RFCR_RFADDR_MC11" data-ref="_M/RFCR_RFADDR_MC11">RFCR_RFADDR_MC11</dfn>  0x000f0000	/* multicast hash word 11 */</u></td></tr>
<tr><th id="560">560</th><td><u>#define	<dfn class="macro" id="_M/RFCR_RFADDR_MC12" data-ref="_M/RFCR_RFADDR_MC12">RFCR_RFADDR_MC12</dfn>  0x00100000	/* multicast hash word 12 */</u></td></tr>
<tr><th id="561">561</th><td><u>#define	<dfn class="macro" id="_M/RFCR_RFADDR_MC13" data-ref="_M/RFCR_RFADDR_MC13">RFCR_RFADDR_MC13</dfn>  0x00110000	/* multicast hash word 13 */</u></td></tr>
<tr><th id="562">562</th><td><u>#define	<dfn class="macro" id="_M/RFCR_RFADDR_MC14" data-ref="_M/RFCR_RFADDR_MC14">RFCR_RFADDR_MC14</dfn>  0x00120000	/* multicast hash word 14 */</u></td></tr>
<tr><th id="563">563</th><td><u>#define	<dfn class="macro" id="_M/RFCR_RFADDR_MC15" data-ref="_M/RFCR_RFADDR_MC15">RFCR_RFADDR_MC15</dfn>  0x00130000	/* multicast hash word 15 */</u></td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td><u>#define	<dfn class="macro" id="_M/RFCR_NS_RFADDR_PMATCH0" data-ref="_M/RFCR_NS_RFADDR_PMATCH0">RFCR_NS_RFADDR_PMATCH0</dfn>	0x0000	/* perfect match octets 1-0 */</u></td></tr>
<tr><th id="566">566</th><td><u>#define	<dfn class="macro" id="_M/RFCR_NS_RFADDR_PMATCH2" data-ref="_M/RFCR_NS_RFADDR_PMATCH2">RFCR_NS_RFADDR_PMATCH2</dfn>	0x0002	/* perfect match octets 3-2 */</u></td></tr>
<tr><th id="567">567</th><td><u>#define	<dfn class="macro" id="_M/RFCR_NS_RFADDR_PMATCH4" data-ref="_M/RFCR_NS_RFADDR_PMATCH4">RFCR_NS_RFADDR_PMATCH4</dfn>	0x0004	/* perfect match octets 5-4 */</u></td></tr>
<tr><th id="568">568</th><td><u>#define	<dfn class="macro" id="_M/RFCR_NS_RFADDR_PCOUNT" data-ref="_M/RFCR_NS_RFADDR_PCOUNT">RFCR_NS_RFADDR_PCOUNT</dfn>	0x0006	/* pattern count */</u></td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td><i>/* DP83820 only */</i></td></tr>
<tr><th id="571">571</th><td><u>#define	<dfn class="macro" id="_M/RFCR_NS_RFADDR_PCOUNT2" data-ref="_M/RFCR_NS_RFADDR_PCOUNT2">RFCR_NS_RFADDR_PCOUNT2</dfn>	0x0008	/* pattern count 2, 3 */</u></td></tr>
<tr><th id="572">572</th><td><u>#define	<dfn class="macro" id="_M/RFCR_NS_RFADDR_SOPAS0" data-ref="_M/RFCR_NS_RFADDR_SOPAS0">RFCR_NS_RFADDR_SOPAS0</dfn>	0x000a	/* SecureOn 0, 1 */</u></td></tr>
<tr><th id="573">573</th><td><u>#define	<dfn class="macro" id="_M/RFCR_NS_RFADDR_SOPAS2" data-ref="_M/RFCR_NS_RFADDR_SOPAS2">RFCR_NS_RFADDR_SOPAS2</dfn>	0x000c	/* SecureOn 2, 3 */</u></td></tr>
<tr><th id="574">574</th><td><u>#define	<dfn class="macro" id="_M/RFCR_NS_RFADDR_SOPAS4" data-ref="_M/RFCR_NS_RFADDR_SOPAS4">RFCR_NS_RFADDR_SOPAS4</dfn>	0x000e	/* SecureOn 4, 5 */</u></td></tr>
<tr><th id="575">575</th><td><u>#define	<dfn class="macro" id="_M/RFCR_NS_RFADDR_PATMEM" data-ref="_M/RFCR_NS_RFADDR_PATMEM">RFCR_NS_RFADDR_PATMEM</dfn>	0x0200	/* pattern memory */</u></td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td><u>#define	<dfn class="macro" id="_M/DP83820_RFCR_NS_RFADDR_FILTMEM" data-ref="_M/DP83820_RFCR_NS_RFADDR_FILTMEM">DP83820_RFCR_NS_RFADDR_FILTMEM</dfn>	0x0100	/* hash memory */</u></td></tr>
<tr><th id="578">578</th><td><u>#define	<dfn class="macro" id="_M/OTHER_RFCR_NS_RFADDR_FILTMEM" data-ref="_M/OTHER_RFCR_NS_RFADDR_FILTMEM">OTHER_RFCR_NS_RFADDR_FILTMEM</dfn>	0x0200	/* filter memory (hash/pattern) */</u></td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td><u>#define	<dfn class="macro" id="_M/SIP_RFDR" data-ref="_M/SIP_RFDR">SIP_RFDR</dfn>	0x4c	/* receive filter data register */</u></td></tr>
<tr><th id="581">581</th><td><u>#define	<dfn class="macro" id="_M/RFDR_BMASK" data-ref="_M/RFDR_BMASK">RFDR_BMASK</dfn>	0x00030000	/* byte mask (83815) */</u></td></tr>
<tr><th id="582">582</th><td><u>#define	<dfn class="macro" id="_M/RFDR_DATA" data-ref="_M/RFDR_DATA">RFDR_DATA</dfn>	0x0000ffff	/* data bits */</u></td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td><u>#define	<dfn class="macro" id="_M/SIP_NS_BRAR" data-ref="_M/SIP_NS_BRAR">SIP_NS_BRAR</dfn>	0x50	/* boot rom address (83815) */</u></td></tr>
<tr><th id="585">585</th><td><u>#define	<dfn class="macro" id="_M/BRAR_AUTOINC" data-ref="_M/BRAR_AUTOINC">BRAR_AUTOINC</dfn>	0x80000000	/* autoincrement */</u></td></tr>
<tr><th id="586">586</th><td><u>#define	<dfn class="macro" id="_M/BRAR_ADDR" data-ref="_M/BRAR_ADDR">BRAR_ADDR</dfn>	0x0000ffff	/* address */</u></td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td><u>#define	<dfn class="macro" id="_M/SIP_NS_BRDR" data-ref="_M/SIP_NS_BRDR">SIP_NS_BRDR</dfn>	0x54	/* boot rom data (83815) */</u></td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td><u>#define	<dfn class="macro" id="_M/SIP_NS_SRR" data-ref="_M/SIP_NS_SRR">SIP_NS_SRR</dfn>	0x58	/* silicon revision register (83815) */</u></td></tr>
<tr><th id="591">591</th><td><i>/* #ifdef DP83820 */</i></td></tr>
<tr><th id="592">592</th><td><u>#define	<dfn class="macro" id="_M/SRR_REV_B" data-ref="_M/SRR_REV_B">SRR_REV_B</dfn>	0x00000103</u></td></tr>
<tr><th id="593">593</th><td><i>/* #else */</i></td></tr>
<tr><th id="594">594</th><td><u>#define	<dfn class="macro" id="_M/SRR_REV_A" data-ref="_M/SRR_REV_A">SRR_REV_A</dfn>	0x00000101</u></td></tr>
<tr><th id="595">595</th><td><u>#define	<dfn class="macro" id="_M/SRR_REV_B_1" data-ref="_M/SRR_REV_B_1">SRR_REV_B_1</dfn>	0x00000200</u></td></tr>
<tr><th id="596">596</th><td><u>#define	<dfn class="macro" id="_M/SRR_REV_B_2" data-ref="_M/SRR_REV_B_2">SRR_REV_B_2</dfn>	0x00000201</u></td></tr>
<tr><th id="597">597</th><td><u>#define	<dfn class="macro" id="_M/SRR_REV_B_3" data-ref="_M/SRR_REV_B_3">SRR_REV_B_3</dfn>	0x00000203</u></td></tr>
<tr><th id="598">598</th><td><u>#define	<dfn class="macro" id="_M/SRR_REV_C_1" data-ref="_M/SRR_REV_C_1">SRR_REV_C_1</dfn>	0x00000300</u></td></tr>
<tr><th id="599">599</th><td><u>#define	<dfn class="macro" id="_M/SRR_REV_C_2" data-ref="_M/SRR_REV_C_2">SRR_REV_C_2</dfn>	0x00000302</u></td></tr>
<tr><th id="600">600</th><td><i>/* #endif DP83820 */</i></td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td><u>#define	<dfn class="macro" id="_M/SIP_NS_MIBC" data-ref="_M/SIP_NS_MIBC">SIP_NS_MIBC</dfn>	0x5c	/* mib control register (83815) */</u></td></tr>
<tr><th id="603">603</th><td><u>#define	<dfn class="macro" id="_M/MIBC_MIBS" data-ref="_M/MIBC_MIBS">MIBC_MIBS</dfn>	0x00000008	/* mib counter strobe */</u></td></tr>
<tr><th id="604">604</th><td><u>#define	<dfn class="macro" id="_M/MIBC_ACLR" data-ref="_M/MIBC_ACLR">MIBC_ACLR</dfn>	0x00000004	/* clear all counters */</u></td></tr>
<tr><th id="605">605</th><td><u>#define	<dfn class="macro" id="_M/MIBC_FRZ" data-ref="_M/MIBC_FRZ">MIBC_FRZ</dfn>	0x00000002	/* freeze all counters */</u></td></tr>
<tr><th id="606">606</th><td><u>#define	<dfn class="macro" id="_M/MIBC_WRN" data-ref="_M/MIBC_WRN">MIBC_WRN</dfn>	0x00000001	/* warning test indicator */</u></td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td><u>#define	<dfn class="macro" id="_M/SIP_NS_MIB" data-ref="_M/SIP_NS_MIB">SIP_NS_MIB</dfn>(mibreg)	/* mib data registers (83815) */	\</u></td></tr>
<tr><th id="609">609</th><td><u>	(0x60 + (mibreg))</u></td></tr>
<tr><th id="610">610</th><td><u>#define	<dfn class="macro" id="_M/MIB_RXErroredPkts" data-ref="_M/MIB_RXErroredPkts">MIB_RXErroredPkts</dfn>	0x00</u></td></tr>
<tr><th id="611">611</th><td><u>#define	<dfn class="macro" id="_M/MIB_RXFCSErrors" data-ref="_M/MIB_RXFCSErrors">MIB_RXFCSErrors</dfn>		0x04</u></td></tr>
<tr><th id="612">612</th><td><u>#define	<dfn class="macro" id="_M/MIB_RXMsdPktErrors" data-ref="_M/MIB_RXMsdPktErrors">MIB_RXMsdPktErrors</dfn>	0x08</u></td></tr>
<tr><th id="613">613</th><td><u>#define	<dfn class="macro" id="_M/MIB_RXFAErrors" data-ref="_M/MIB_RXFAErrors">MIB_RXFAErrors</dfn>		0x0c</u></td></tr>
<tr><th id="614">614</th><td><u>#define	<dfn class="macro" id="_M/MIB_RXSymbolErrors" data-ref="_M/MIB_RXSymbolErrors">MIB_RXSymbolErrors</dfn>	0x10</u></td></tr>
<tr><th id="615">615</th><td><u>#define	<dfn class="macro" id="_M/MIB_RXFrameTooLong" data-ref="_M/MIB_RXFrameTooLong">MIB_RXFrameTooLong</dfn>	0x14</u></td></tr>
<tr><th id="616">616</th><td><i>/* #ifdef DP83820 */</i></td></tr>
<tr><th id="617">617</th><td><u>#define	<dfn class="macro" id="_M/MIB_RXIRLErrors" data-ref="_M/MIB_RXIRLErrors">MIB_RXIRLErrors</dfn>		0x18</u></td></tr>
<tr><th id="618">618</th><td><u>#define	<dfn class="macro" id="_M/MIB_RXBadOpcodes" data-ref="_M/MIB_RXBadOpcodes">MIB_RXBadOpcodes</dfn>	0x1c</u></td></tr>
<tr><th id="619">619</th><td><u>#define	<dfn class="macro" id="_M/MIB_RXPauseFrames" data-ref="_M/MIB_RXPauseFrames">MIB_RXPauseFrames</dfn>	0x20</u></td></tr>
<tr><th id="620">620</th><td><u>#define	<dfn class="macro" id="_M/MIB_TXPauseFrames" data-ref="_M/MIB_TXPauseFrames">MIB_TXPauseFrames</dfn>	0x24</u></td></tr>
<tr><th id="621">621</th><td><u>#define	<dfn class="macro" id="_M/MIB_TXSQEErrors" data-ref="_M/MIB_TXSQEErrors">MIB_TXSQEErrors</dfn>		0x28</u></td></tr>
<tr><th id="622">622</th><td><i>/* #else */</i></td></tr>
<tr><th id="623">623</th><td><u>#define	<dfn class="macro" id="_M/MIB_RXTXSQEErrors" data-ref="_M/MIB_RXTXSQEErrors">MIB_RXTXSQEErrors</dfn>	0x18</u></td></tr>
<tr><th id="624">624</th><td><i>/* #endif DP83820 */</i></td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td><i>/* 83815 only */</i></td></tr>
<tr><th id="627">627</th><td><u>#define	<dfn class="macro" id="_M/SIP_NS_PHY" data-ref="_M/SIP_NS_PHY">SIP_NS_PHY</dfn>(miireg)	/* PHY registers (83815) */		\</u></td></tr>
<tr><th id="628">628</th><td><u>	(0x80 + ((miireg) &lt;&lt; 2))</u></td></tr>
<tr><th id="629">629</th><td></td></tr>
<tr><th id="630">630</th><td><i>/* #ifdef DP83820 */</i></td></tr>
<tr><th id="631">631</th><td><u>#define	<dfn class="macro" id="_M/SIP_TXDP1" data-ref="_M/SIP_TXDP1">SIP_TXDP1</dfn>	0xa0	/* transmit descriptor pointer (pri 1) */</u></td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td><u>#define	<dfn class="macro" id="_M/SIP_TXDP2" data-ref="_M/SIP_TXDP2">SIP_TXDP2</dfn>	0xa4	/* transmit descriptor pointer (pri 2) */</u></td></tr>
<tr><th id="634">634</th><td></td></tr>
<tr><th id="635">635</th><td><u>#define	<dfn class="macro" id="_M/SIP_TXDP3" data-ref="_M/SIP_TXDP3">SIP_TXDP3</dfn>	0xa8	/* transmit descriptor pointer (pri 3) */</u></td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td><u>#define	<dfn class="macro" id="_M/SIP_RXDP1" data-ref="_M/SIP_RXDP1">SIP_RXDP1</dfn>	0xb0	/* receive descriptor pointer (pri 1) */</u></td></tr>
<tr><th id="638">638</th><td></td></tr>
<tr><th id="639">639</th><td><u>#define	<dfn class="macro" id="_M/SIP_RXDP2" data-ref="_M/SIP_RXDP2">SIP_RXDP2</dfn>	0xb4	/* receive descriptor pointer (pri 2) */</u></td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td><u>#define	<dfn class="macro" id="_M/SIP_RXDP3" data-ref="_M/SIP_RXDP3">SIP_RXDP3</dfn>	0xb8	/* receive descriptor pointer (pri 3) */</u></td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td><u>#define	<dfn class="macro" id="_M/SIP_VRCR" data-ref="_M/SIP_VRCR">SIP_VRCR</dfn>	0xbc	/* VLAN/IP receive control register */</u></td></tr>
<tr><th id="644">644</th><td><u>#define	<dfn class="macro" id="_M/VRCR_RUDPE" data-ref="_M/VRCR_RUDPE">VRCR_RUDPE</dfn>	0x00000080	/* reject UDP checksum errors */</u></td></tr>
<tr><th id="645">645</th><td><u>#define	<dfn class="macro" id="_M/VRCR_RTCPE" data-ref="_M/VRCR_RTCPE">VRCR_RTCPE</dfn>	0x00000040	/* reject TCP checksum errors */</u></td></tr>
<tr><th id="646">646</th><td><u>#define	<dfn class="macro" id="_M/VRCR_RIPE" data-ref="_M/VRCR_RIPE">VRCR_RIPE</dfn>	0x00000020	/* reject IP checksum errors */</u></td></tr>
<tr><th id="647">647</th><td><u>#define	<dfn class="macro" id="_M/VRCR_IPEN" data-ref="_M/VRCR_IPEN">VRCR_IPEN</dfn>	0x00000010	/* IP checksum enable */</u></td></tr>
<tr><th id="648">648</th><td><u>#define	<dfn class="macro" id="_M/VRCR_DUTF" data-ref="_M/VRCR_DUTF">VRCR_DUTF</dfn>	0x00000008	/* discard untagged frames */</u></td></tr>
<tr><th id="649">649</th><td><u>#define	<dfn class="macro" id="_M/VRCR_DVTF" data-ref="_M/VRCR_DVTF">VRCR_DVTF</dfn>	0x00000004	/* discard VLAN tagged frames */</u></td></tr>
<tr><th id="650">650</th><td><u>#define	<dfn class="macro" id="_M/VRCR_VTREN" data-ref="_M/VRCR_VTREN">VRCR_VTREN</dfn>	0x00000002	/* VLAN tag removal enable */</u></td></tr>
<tr><th id="651">651</th><td><u>#define	<dfn class="macro" id="_M/VRCR_VTDEN" data-ref="_M/VRCR_VTDEN">VRCR_VTDEN</dfn>	0x00000001	/* VLAN tag detection enable */</u></td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td><u>#define	<dfn class="macro" id="_M/SIP_VTCR" data-ref="_M/SIP_VTCR">SIP_VTCR</dfn>	0xc0	/* VLAN/IP transmit control register */</u></td></tr>
<tr><th id="654">654</th><td><u>#define	<dfn class="macro" id="_M/VTCR_PPCHK" data-ref="_M/VTCR_PPCHK">VTCR_PPCHK</dfn>	0x00000008	/* per-packet checksum generation */</u></td></tr>
<tr><th id="655">655</th><td><u>#define	<dfn class="macro" id="_M/VTCR_GCHK" data-ref="_M/VTCR_GCHK">VTCR_GCHK</dfn>	0x00000004	/* global checksum generation */</u></td></tr>
<tr><th id="656">656</th><td><u>#define	<dfn class="macro" id="_M/VTCR_VPPTI" data-ref="_M/VTCR_VPPTI">VTCR_VPPTI</dfn>	0x00000002	/* VLAN per-packet tag insertion */</u></td></tr>
<tr><th id="657">657</th><td><u>#define	<dfn class="macro" id="_M/VTCR_VGTI" data-ref="_M/VTCR_VGTI">VTCR_VGTI</dfn>	0x00000001	/* VLAN global tag insertion */</u></td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td><u>#define	<dfn class="macro" id="_M/SIP_VDR" data-ref="_M/SIP_VDR">SIP_VDR</dfn>		0xc4	/* VLAN data register */</u></td></tr>
<tr><th id="660">660</th><td><u>#define	<dfn class="macro" id="_M/VDR_VTCI" data-ref="_M/VDR_VTCI">VDR_VTCI</dfn>	0xffff0000	/* VLAN tag control information */</u></td></tr>
<tr><th id="661">661</th><td><u>#define	<dfn class="macro" id="_M/VDR_VTYPE" data-ref="_M/VDR_VTYPE">VDR_VTYPE</dfn>	0x0000ffff	/* VLAN type field */</u></td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td><u>#define	<dfn class="macro" id="_M/SIP83820_NS_CCSR" data-ref="_M/SIP83820_NS_CCSR">SIP83820_NS_CCSR</dfn>	0xcc	/* CLKRUN control/status register (83820) */</u></td></tr>
<tr><th id="664">664</th><td><u>#<span data-ppcond="664">if</span> 0</u></td></tr>
<tr><th id="665">665</th><td><u>#define	CCSR_PMESTS	0x00008000	/* PME status */</u></td></tr>
<tr><th id="666">666</th><td><u>#define	CCSR_PMEEN	0x00000100	/* PME enable */</u></td></tr>
<tr><th id="667">667</th><td><u>#define	CCSR_CLKRUN_EN	0x00000001	/* clkrun enable */</u></td></tr>
<tr><th id="668">668</th><td><u>#<span data-ppcond="664">endif</span></u></td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td><u>#define	<dfn class="macro" id="_M/SIP_TBICR" data-ref="_M/SIP_TBICR">SIP_TBICR</dfn>	0xe0	/* TBI control register */</u></td></tr>
<tr><th id="671">671</th><td><u>#define	<dfn class="macro" id="_M/TBICR_MR_LOOPBACK" data-ref="_M/TBICR_MR_LOOPBACK">TBICR_MR_LOOPBACK</dfn>   0x00004000	/* TBI PCS loopback enable */</u></td></tr>
<tr><th id="672">672</th><td><u>#define	<dfn class="macro" id="_M/TBICR_MR_AN_ENABLE" data-ref="_M/TBICR_MR_AN_ENABLE">TBICR_MR_AN_ENABLE</dfn>  0x00001000	/* TBI autonegotiation enable */</u></td></tr>
<tr><th id="673">673</th><td><u>#define	<dfn class="macro" id="_M/TBICR_MR_RESTART_AN" data-ref="_M/TBICR_MR_RESTART_AN">TBICR_MR_RESTART_AN</dfn> 0x00000200	/* restart TBI autoneogtiation */</u></td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td><u>#define	<dfn class="macro" id="_M/SIP_TBISR" data-ref="_M/SIP_TBISR">SIP_TBISR</dfn>	0xe4	/* TBI status register */</u></td></tr>
<tr><th id="676">676</th><td><u>#define	<dfn class="macro" id="_M/TBISR_MR_LINK_STATUS" data-ref="_M/TBISR_MR_LINK_STATUS">TBISR_MR_LINK_STATUS</dfn> 0x00000020	/* TBI link status */</u></td></tr>
<tr><th id="677">677</th><td><u>#define	<dfn class="macro" id="_M/TBISR_MR_AN_COMPLETE" data-ref="_M/TBISR_MR_AN_COMPLETE">TBISR_MR_AN_COMPLETE</dfn> 0x00000004	/* TBI autonegotiation complete */</u></td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td><u>#define	<dfn class="macro" id="_M/SIP_TANAR" data-ref="_M/SIP_TANAR">SIP_TANAR</dfn>	0xe8	/* TBI autoneg adv. register */</u></td></tr>
<tr><th id="680">680</th><td><u>#define	<dfn class="macro" id="_M/TANAR_NP" data-ref="_M/TANAR_NP">TANAR_NP</dfn>	0x00008000	/* next page exchange required */</u></td></tr>
<tr><th id="681">681</th><td><u>#define	<dfn class="macro" id="_M/TANAR_RF2" data-ref="_M/TANAR_RF2">TANAR_RF2</dfn>	0x00002000	/* remote fault 2 */</u></td></tr>
<tr><th id="682">682</th><td><u>#define	<dfn class="macro" id="_M/TANAR_RF1" data-ref="_M/TANAR_RF1">TANAR_RF1</dfn>	0x00001000	/* remote fault 1 */</u></td></tr>
<tr><th id="683">683</th><td><u>#define	<dfn class="macro" id="_M/TANAR_PS2" data-ref="_M/TANAR_PS2">TANAR_PS2</dfn>	0x00000100	/* pause encoding 2 */</u></td></tr>
<tr><th id="684">684</th><td><u>#define	<dfn class="macro" id="_M/TANAR_PS1" data-ref="_M/TANAR_PS1">TANAR_PS1</dfn>	0x00000080	/* pause encoding 1 */</u></td></tr>
<tr><th id="685">685</th><td><u>#define	<dfn class="macro" id="_M/TANAR_HALF_DUP" data-ref="_M/TANAR_HALF_DUP">TANAR_HALF_DUP</dfn>	0x00000040	/* adv. half duplex */</u></td></tr>
<tr><th id="686">686</th><td><u>#define	<dfn class="macro" id="_M/TANAR_FULL_DUP" data-ref="_M/TANAR_FULL_DUP">TANAR_FULL_DUP</dfn>	0x00000020	/* adv. full duplex */</u></td></tr>
<tr><th id="687">687</th><td></td></tr>
<tr><th id="688">688</th><td><u>#define	<dfn class="macro" id="_M/SIP_TANLPAR" data-ref="_M/SIP_TANLPAR">SIP_TANLPAR</dfn>	0xec	/* TBI autoneg link partner ability register */</u></td></tr>
<tr><th id="689">689</th><td>	<i>/* See TANAR bits */</i></td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td><u>#define	<dfn class="macro" id="_M/SIP_TANER" data-ref="_M/SIP_TANER">SIP_TANER</dfn>	0xf0	/* TBI autoneg expansion register */</u></td></tr>
<tr><th id="692">692</th><td><u>#define	<dfn class="macro" id="_M/TANER_NPA" data-ref="_M/TANER_NPA">TANER_NPA</dfn>	0x00000004	/* we support next page function */</u></td></tr>
<tr><th id="693">693</th><td><u>#define	<dfn class="macro" id="_M/TANER_PR" data-ref="_M/TANER_PR">TANER_PR</dfn>	0x00000002	/* page received from link partner */</u></td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td><u>#define	<dfn class="macro" id="_M/SIP_TESR" data-ref="_M/SIP_TESR">SIP_TESR</dfn>	0xf4	/* TBI extended status register */</u></td></tr>
<tr><th id="696">696</th><td><u>#define	<dfn class="macro" id="_M/TESR_1000FDX" data-ref="_M/TESR_1000FDX">TESR_1000FDX</dfn>	0x00008000	/* we support 1000base FDX */</u></td></tr>
<tr><th id="697">697</th><td><u>#define	<dfn class="macro" id="_M/TESR_1000HDX" data-ref="_M/TESR_1000HDX">TESR_1000HDX</dfn>	0x00004000	/* we support 1000base HDX */</u></td></tr>
<tr><th id="698">698</th><td><i>/* #else */</i></td></tr>
<tr><th id="699">699</th><td><u>#define	<dfn class="macro" id="_M/SIP_PMCTL" data-ref="_M/SIP_PMCTL">SIP_PMCTL</dfn>	0xb0	/* power management control register */</u></td></tr>
<tr><th id="700">700</th><td><u>#define	<dfn class="macro" id="_M/PMCTL_GATECLK" data-ref="_M/PMCTL_GATECLK">PMCTL_GATECLK</dfn>	0x80000000	/* gate dual clock enable */</u></td></tr>
<tr><th id="701">701</th><td><u>#define	<dfn class="macro" id="_M/PMCTL_WAKEALL" data-ref="_M/PMCTL_WAKEALL">PMCTL_WAKEALL</dfn>	0x40000000	/* wake on all Rx OK */</u></td></tr>
<tr><th id="702">702</th><td><u>#define	<dfn class="macro" id="_M/PMCTL_FRM3ACS" data-ref="_M/PMCTL_FRM3ACS">PMCTL_FRM3ACS</dfn>	0x04000000	/* 3rd wake-up frame access */</u></td></tr>
<tr><th id="703">703</th><td><u>#define	<dfn class="macro" id="_M/PMCTL_FRM2ACS" data-ref="_M/PMCTL_FRM2ACS">PMCTL_FRM2ACS</dfn>	0x02000000	/* 2nd wake-up frame access */</u></td></tr>
<tr><th id="704">704</th><td><u>#define	<dfn class="macro" id="_M/PMCTL_FRM1ACS" data-ref="_M/PMCTL_FRM1ACS">PMCTL_FRM1ACS</dfn>	0x01000000	/* 1st wake-up frame access */</u></td></tr>
<tr><th id="705">705</th><td><u>#define	<dfn class="macro" id="_M/PMCTL_FRM3EN" data-ref="_M/PMCTL_FRM3EN">PMCTL_FRM3EN</dfn>	0x00400000	/* 3rd wake-up frame match enable */</u></td></tr>
<tr><th id="706">706</th><td><u>#define	<dfn class="macro" id="_M/PMCTL_FRM2EN" data-ref="_M/PMCTL_FRM2EN">PMCTL_FRM2EN</dfn>	0x00200000	/* 2nd wake-up frame match enable */</u></td></tr>
<tr><th id="707">707</th><td><u>#define	<dfn class="macro" id="_M/PMCTL_FRM1EN" data-ref="_M/PMCTL_FRM1EN">PMCTL_FRM1EN</dfn>	0x00100000	/* 1st wake-up frame match enable */</u></td></tr>
<tr><th id="708">708</th><td><u>#define	<dfn class="macro" id="_M/PMCTL_ALGORITHM" data-ref="_M/PMCTL_ALGORITHM">PMCTL_ALGORITHM</dfn>	0x00000800	/* Magic Packet match algorithm */</u></td></tr>
<tr><th id="709">709</th><td><u>#define	<dfn class="macro" id="_M/PMCTL_MAGICPKT" data-ref="_M/PMCTL_MAGICPKT">PMCTL_MAGICPKT</dfn>	0x00000400	/* Magic Packet match enable */</u></td></tr>
<tr><th id="710">710</th><td><u>#define	<dfn class="macro" id="_M/PMCTL_LINKON" data-ref="_M/PMCTL_LINKON">PMCTL_LINKON</dfn>	0x00000002	/* link on monitor enable */</u></td></tr>
<tr><th id="711">711</th><td><u>#define	<dfn class="macro" id="_M/PMCTL_LINKLOSS" data-ref="_M/PMCTL_LINKLOSS">PMCTL_LINKLOSS</dfn>	0x00000001	/* link loss monitor enable */</u></td></tr>
<tr><th id="712">712</th><td></td></tr>
<tr><th id="713">713</th><td><u>#define	<dfn class="macro" id="_M/SIP_PMEVT" data-ref="_M/SIP_PMEVT">SIP_PMEVT</dfn>	0xb4	/* power management wake-up evnt reg */</u></td></tr>
<tr><th id="714">714</th><td><u>#define	<dfn class="macro" id="_M/PMEVT_ALLFRMMAT" data-ref="_M/PMEVT_ALLFRMMAT">PMEVT_ALLFRMMAT</dfn>	0x40000000	/* receive packet ok */</u></td></tr>
<tr><th id="715">715</th><td><u>#define	<dfn class="macro" id="_M/PMEVT_FRM3MAT" data-ref="_M/PMEVT_FRM3MAT">PMEVT_FRM3MAT</dfn>	0x04000000	/* match 3rd wake-up frame */</u></td></tr>
<tr><th id="716">716</th><td><u>#define	<dfn class="macro" id="_M/PMEVT_FRM2MAT" data-ref="_M/PMEVT_FRM2MAT">PMEVT_FRM2MAT</dfn>	0x02000000	/* match 2nd wake-up frame */</u></td></tr>
<tr><th id="717">717</th><td><u>#define	<dfn class="macro" id="_M/PMEVT_FRM1MAT" data-ref="_M/PMEVT_FRM1MAT">PMEVT_FRM1MAT</dfn>	0x01000000	/* match 1st wake-up frame */</u></td></tr>
<tr><th id="718">718</th><td><u>#define	<dfn class="macro" id="_M/PMEVT_MAGICPKT" data-ref="_M/PMEVT_MAGICPKT">PMEVT_MAGICPKT</dfn>	0x00000400	/* Magic Packet */</u></td></tr>
<tr><th id="719">719</th><td><u>#define	<dfn class="macro" id="_M/PMEVT_ONEVT" data-ref="_M/PMEVT_ONEVT">PMEVT_ONEVT</dfn>	0x00000002	/* link on event */</u></td></tr>
<tr><th id="720">720</th><td><u>#define	<dfn class="macro" id="_M/PMEVT_LOSSEVT" data-ref="_M/PMEVT_LOSSEVT">PMEVT_LOSSEVT</dfn>	0x00000001	/* link loss event */</u></td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td><u>#define	<dfn class="macro" id="_M/SIP_WAKECRC" data-ref="_M/SIP_WAKECRC">SIP_WAKECRC</dfn>	0xbc	/* wake-up frame CRC register */</u></td></tr>
<tr><th id="723">723</th><td></td></tr>
<tr><th id="724">724</th><td><u>#define	<dfn class="macro" id="_M/SIP_WAKEMASK0" data-ref="_M/SIP_WAKEMASK0">SIP_WAKEMASK0</dfn>	0xc0	/* wake-up frame mask registers */</u></td></tr>
<tr><th id="725">725</th><td><u>#define	<dfn class="macro" id="_M/SIP_WAKEMASK1" data-ref="_M/SIP_WAKEMASK1">SIP_WAKEMASK1</dfn>	0xc4</u></td></tr>
<tr><th id="726">726</th><td><u>#define	<dfn class="macro" id="_M/SIP_WAKEMASK2" data-ref="_M/SIP_WAKEMASK2">SIP_WAKEMASK2</dfn>	0xc8</u></td></tr>
<tr><th id="727">727</th><td><u>#define	<dfn class="macro" id="_M/SIP_WAKEMASK3" data-ref="_M/SIP_WAKEMASK3">SIP_WAKEMASK3</dfn>	0xcc</u></td></tr>
<tr><th id="728">728</th><td><u>#define	<dfn class="macro" id="_M/SIP_WAKEMASK4" data-ref="_M/SIP_WAKEMASK4">SIP_WAKEMASK4</dfn>	0xe0</u></td></tr>
<tr><th id="729">729</th><td><u>#define	<dfn class="macro" id="_M/SIP_WAKEMASK5" data-ref="_M/SIP_WAKEMASK5">SIP_WAKEMASK5</dfn>	0xe4</u></td></tr>
<tr><th id="730">730</th><td><u>#define	<dfn class="macro" id="_M/SIP_WAKEMASK6" data-ref="_M/SIP_WAKEMASK6">SIP_WAKEMASK6</dfn>	0xe8</u></td></tr>
<tr><th id="731">731</th><td><u>#define	<dfn class="macro" id="_M/SIP_WAKEMASK7" data-ref="_M/SIP_WAKEMASK7">SIP_WAKEMASK7</dfn>	0xec</u></td></tr>
<tr><th id="732">732</th><td><i>/* #endif DP83820 */</i></td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td><i>/*</i></td></tr>
<tr><th id="735">735</th><td><i> * Revision codes for the SiS 630 chipset built-in Ethernet.</i></td></tr>
<tr><th id="736">736</th><td><i> */</i></td></tr>
<tr><th id="737">737</th><td><u>#define	<dfn class="macro" id="_M/SIS_REV_900B" data-ref="_M/SIS_REV_900B">SIS_REV_900B</dfn>	0x03</u></td></tr>
<tr><th id="738">738</th><td><u>#define	<dfn class="macro" id="_M/SIS_REV_630E" data-ref="_M/SIS_REV_630E">SIS_REV_630E</dfn>	0x81</u></td></tr>
<tr><th id="739">739</th><td><u>#define	<dfn class="macro" id="_M/SIS_REV_630S" data-ref="_M/SIS_REV_630S">SIS_REV_630S</dfn>	0x82</u></td></tr>
<tr><th id="740">740</th><td><u>#define	<dfn class="macro" id="_M/SIS_REV_630EA1" data-ref="_M/SIS_REV_630EA1">SIS_REV_630EA1</dfn>	0x83</u></td></tr>
<tr><th id="741">741</th><td><u>#define	<dfn class="macro" id="_M/SIS_REV_630ET" data-ref="_M/SIS_REV_630ET">SIS_REV_630ET</dfn>	0x84</u></td></tr>
<tr><th id="742">742</th><td><u>#define	<dfn class="macro" id="_M/SIS_REV_635" data-ref="_M/SIS_REV_635">SIS_REV_635</dfn>	0x90	/* same for 735 (745?) */</u></td></tr>
<tr><th id="743">743</th><td><u>#define	<dfn class="macro" id="_M/SIS_REV_960" data-ref="_M/SIS_REV_960">SIS_REV_960</dfn>	0x91</u></td></tr>
<tr><th id="744">744</th><td></td></tr>
<tr><th id="745">745</th><td><i>/*</i></td></tr>
<tr><th id="746">746</th><td><i> * MII operations for recent SiS chipsets</i></td></tr>
<tr><th id="747">747</th><td><i> */</i></td></tr>
<tr><th id="748">748</th><td><u>#define	<dfn class="macro" id="_M/SIS_MII_STARTDELIM" data-ref="_M/SIS_MII_STARTDELIM">SIS_MII_STARTDELIM</dfn>	0x01</u></td></tr>
<tr><th id="749">749</th><td><u>#define	<dfn class="macro" id="_M/SIS_MII_READOP" data-ref="_M/SIS_MII_READOP">SIS_MII_READOP</dfn>		0x02</u></td></tr>
<tr><th id="750">750</th><td><u>#define	<dfn class="macro" id="_M/SIS_MII_WRITEOP" data-ref="_M/SIS_MII_WRITEOP">SIS_MII_WRITEOP</dfn>		0x01</u></td></tr>
<tr><th id="751">751</th><td><u>#define	<dfn class="macro" id="_M/SIS_MII_TURNAROUND" data-ref="_M/SIS_MII_TURNAROUND">SIS_MII_TURNAROUND</dfn>	0x02</u></td></tr>
<tr><th id="752">752</th><td></td></tr>
<tr><th id="753">753</th><td><i>/*</i></td></tr>
<tr><th id="754">754</th><td><i> * Serial EEPROM opcodes, including the start bit.</i></td></tr>
<tr><th id="755">755</th><td><i> */</i></td></tr>
<tr><th id="756">756</th><td><u>#define	<dfn class="macro" id="_M/SIP_EEPROM_OPC_ERASE" data-ref="_M/SIP_EEPROM_OPC_ERASE">SIP_EEPROM_OPC_ERASE</dfn>	0x04</u></td></tr>
<tr><th id="757">757</th><td><u>#define	<dfn class="macro" id="_M/SIP_EEPROM_OPC_WRITE" data-ref="_M/SIP_EEPROM_OPC_WRITE">SIP_EEPROM_OPC_WRITE</dfn>	0x05</u></td></tr>
<tr><th id="758">758</th><td><u>#define	<dfn class="macro" id="_M/SIP_EEPROM_OPC_READ" data-ref="_M/SIP_EEPROM_OPC_READ">SIP_EEPROM_OPC_READ</dfn>	0x06</u></td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td><i>/*</i></td></tr>
<tr><th id="761">761</th><td><i> * Serial EEPROM address map (byte address) for the SiS900.</i></td></tr>
<tr><th id="762">762</th><td><i> */</i></td></tr>
<tr><th id="763">763</th><td><u>#define	<dfn class="macro" id="_M/SIP_EEPROM_SIGNATURE" data-ref="_M/SIP_EEPROM_SIGNATURE">SIP_EEPROM_SIGNATURE</dfn>	0x00	/* SiS 900 signature */</u></td></tr>
<tr><th id="764">764</th><td><u>#define	<dfn class="macro" id="_M/SIP_EEPROM_MASK" data-ref="_M/SIP_EEPROM_MASK">SIP_EEPROM_MASK</dfn>		0x02	/* `enable' mask */</u></td></tr>
<tr><th id="765">765</th><td><u>#define	<dfn class="macro" id="_M/SIP_EEPROM_VENDOR_ID" data-ref="_M/SIP_EEPROM_VENDOR_ID">SIP_EEPROM_VENDOR_ID</dfn>	0x04	/* PCI vendor ID */</u></td></tr>
<tr><th id="766">766</th><td><u>#define	<dfn class="macro" id="_M/SIP_EEPROM_DEVICE_ID" data-ref="_M/SIP_EEPROM_DEVICE_ID">SIP_EEPROM_DEVICE_ID</dfn>	0x06	/* PCI device ID */</u></td></tr>
<tr><th id="767">767</th><td><u>#define	<dfn class="macro" id="_M/SIP_EEPROM_SUBVENDOR_ID" data-ref="_M/SIP_EEPROM_SUBVENDOR_ID">SIP_EEPROM_SUBVENDOR_ID</dfn>	0x08	/* PCI subvendor ID */</u></td></tr>
<tr><th id="768">768</th><td><u>#define	<dfn class="macro" id="_M/SIP_EEPROM_SUBSYSTEM_ID" data-ref="_M/SIP_EEPROM_SUBSYSTEM_ID">SIP_EEPROM_SUBSYSTEM_ID</dfn>	0x0a	/* PCI subsystem ID */</u></td></tr>
<tr><th id="769">769</th><td><u>#define	<dfn class="macro" id="_M/SIP_EEPROM_PMC" data-ref="_M/SIP_EEPROM_PMC">SIP_EEPROM_PMC</dfn>		0x0c	/* PCI power management capabilities */</u></td></tr>
<tr><th id="770">770</th><td><u>#define	<dfn class="macro" id="_M/SIP_EEPROM_reserved" data-ref="_M/SIP_EEPROM_reserved">SIP_EEPROM_reserved</dfn>	0x0e	/* reserved */</u></td></tr>
<tr><th id="771">771</th><td><u>#define	<dfn class="macro" id="_M/SIP_EEPROM_ETHERNET_ID0" data-ref="_M/SIP_EEPROM_ETHERNET_ID0">SIP_EEPROM_ETHERNET_ID0</dfn>	0x10	/* Ethernet address 0, 1 */</u></td></tr>
<tr><th id="772">772</th><td><u>#define	<dfn class="macro" id="_M/SIP_EEPROM_ETHERNET_ID1" data-ref="_M/SIP_EEPROM_ETHERNET_ID1">SIP_EEPROM_ETHERNET_ID1</dfn>	0x12	/* Ethernet address 2, 3 */</u></td></tr>
<tr><th id="773">773</th><td><u>#define	<dfn class="macro" id="_M/SIP_EEPROM_ETHERNET_ID2" data-ref="_M/SIP_EEPROM_ETHERNET_ID2">SIP_EEPROM_ETHERNET_ID2</dfn>	0x14	/* Ethernet address 4, 5 */</u></td></tr>
<tr><th id="774">774</th><td><u>#define	<dfn class="macro" id="_M/SIP_EEPROM_CHECKSUM" data-ref="_M/SIP_EEPROM_CHECKSUM">SIP_EEPROM_CHECKSUM</dfn>	0x16	/* checksum */</u></td></tr>
<tr><th id="775">775</th><td></td></tr>
<tr><th id="776">776</th><td><i>/*</i></td></tr>
<tr><th id="777">777</th><td><i> * Serial EEPROM data (byte addresses) for the DP83815.</i></td></tr>
<tr><th id="778">778</th><td><i> */</i></td></tr>
<tr><th id="779">779</th><td><u>#define	<dfn class="macro" id="_M/SIP_DP83815_EEPROM_CHECKSUM" data-ref="_M/SIP_DP83815_EEPROM_CHECKSUM">SIP_DP83815_EEPROM_CHECKSUM</dfn>	0x16	/* checksum */</u></td></tr>
<tr><th id="780">780</th><td><u>#define	<dfn class="macro" id="_M/SIP_DP83815_EEPROM_LENGTH" data-ref="_M/SIP_DP83815_EEPROM_LENGTH">SIP_DP83815_EEPROM_LENGTH</dfn>	0x18	/* length of EEPROM data */</u></td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td><i>/*</i></td></tr>
<tr><th id="783">783</th><td><i> * Serial EEPROM data (byte addresses) for the DP83820.</i></td></tr>
<tr><th id="784">784</th><td><i> */</i></td></tr>
<tr><th id="785">785</th><td><u>#define	<dfn class="macro" id="_M/SIP_DP83820_EEPROM_SUBSYSTEM_ID" data-ref="_M/SIP_DP83820_EEPROM_SUBSYSTEM_ID">SIP_DP83820_EEPROM_SUBSYSTEM_ID</dfn>	0x00	/* PCI subsystem ID */</u></td></tr>
<tr><th id="786">786</th><td><u>#define	<dfn class="macro" id="_M/SIP_DP83820_EEPROM_SUBVENDOR_ID" data-ref="_M/SIP_DP83820_EEPROM_SUBVENDOR_ID">SIP_DP83820_EEPROM_SUBVENDOR_ID</dfn>	0x02	/* PCI subvendor ID */</u></td></tr>
<tr><th id="787">787</th><td><u>#define	<dfn class="macro" id="_M/SIP_DP83820_EEPROM_CFGINT" data-ref="_M/SIP_DP83820_EEPROM_CFGINT">SIP_DP83820_EEPROM_CFGINT</dfn>	0x04	/* PCI INT [31:16] */</u></td></tr>
<tr><th id="788">788</th><td><u>#define	<dfn class="macro" id="_M/SIP_DP83820_EEPROM_CONFIG0" data-ref="_M/SIP_DP83820_EEPROM_CONFIG0">SIP_DP83820_EEPROM_CONFIG0</dfn>	0x06	/* configuration word 0 */</u></td></tr>
<tr><th id="789">789</th><td><u>#define	<dfn class="macro" id="_M/SIP_DP83820_EEPROM_CONFIG1" data-ref="_M/SIP_DP83820_EEPROM_CONFIG1">SIP_DP83820_EEPROM_CONFIG1</dfn>	0x08	/* configuration word 1 */</u></td></tr>
<tr><th id="790">790</th><td><u>#define	<dfn class="macro" id="_M/SIP_DP83820_EEPROM_CONFIG2" data-ref="_M/SIP_DP83820_EEPROM_CONFIG2">SIP_DP83820_EEPROM_CONFIG2</dfn>	0x0a	/* configuration word 2 */</u></td></tr>
<tr><th id="791">791</th><td><u>#define	<dfn class="macro" id="_M/SIP_DP83820_EEPROM_CONFIG3" data-ref="_M/SIP_DP83820_EEPROM_CONFIG3">SIP_DP83820_EEPROM_CONFIG3</dfn>	0x0c	/* configuration word 3 */</u></td></tr>
<tr><th id="792">792</th><td><u>#define	<dfn class="macro" id="_M/SIP_DP83820_EEPROM_SOPAS0" data-ref="_M/SIP_DP83820_EEPROM_SOPAS0">SIP_DP83820_EEPROM_SOPAS0</dfn>	0x0e	/* SecureOn [47:32] */</u></td></tr>
<tr><th id="793">793</th><td><u>#define	<dfn class="macro" id="_M/SIP_DP83820_EEPROM_SOPAS1" data-ref="_M/SIP_DP83820_EEPROM_SOPAS1">SIP_DP83820_EEPROM_SOPAS1</dfn>	0x10	/* SecureOn [31:16] */</u></td></tr>
<tr><th id="794">794</th><td><u>#define	<dfn class="macro" id="_M/SIP_DP83820_EEPROM_SOPAS2" data-ref="_M/SIP_DP83820_EEPROM_SOPAS2">SIP_DP83820_EEPROM_SOPAS2</dfn>	0x12	/* SecureOn [15:0] */</u></td></tr>
<tr><th id="795">795</th><td><u>#define	<dfn class="macro" id="_M/SIP_DP83820_EEPROM_PMATCH0" data-ref="_M/SIP_DP83820_EEPROM_PMATCH0">SIP_DP83820_EEPROM_PMATCH0</dfn>	0x14	/* MAC [47:32] */</u></td></tr>
<tr><th id="796">796</th><td><u>#define	<dfn class="macro" id="_M/SIP_DP83820_EEPROM_PMATCH1" data-ref="_M/SIP_DP83820_EEPROM_PMATCH1">SIP_DP83820_EEPROM_PMATCH1</dfn>	0x16	/* MAC [31:16] */</u></td></tr>
<tr><th id="797">797</th><td><u>#define	<dfn class="macro" id="_M/SIP_DP83820_EEPROM_PMATCH2" data-ref="_M/SIP_DP83820_EEPROM_PMATCH2">SIP_DP83820_EEPROM_PMATCH2</dfn>	0x18	/* MAC [15:0] */</u></td></tr>
<tr><th id="798">798</th><td><u>#define	<dfn class="macro" id="_M/SIP_DP83820_EEPROM_CHECKSUM" data-ref="_M/SIP_DP83820_EEPROM_CHECKSUM">SIP_DP83820_EEPROM_CHECKSUM</dfn>	0x1a	/* checksum */</u></td></tr>
<tr><th id="799">799</th><td><u>#define	<dfn class="macro" id="_M/SIP_DP83820_EEPROM_LENGTH" data-ref="_M/SIP_DP83820_EEPROM_LENGTH">SIP_DP83820_EEPROM_LENGTH</dfn>	0x1c	/* length of EEPROM data */</u></td></tr>
<tr><th id="800">800</th><td></td></tr>
<tr><th id="801">801</th><td><u>#define	<dfn class="macro" id="_M/DP83820_CONFIG2_CFG_EXT_125" data-ref="_M/DP83820_CONFIG2_CFG_EXT_125">DP83820_CONFIG2_CFG_EXT_125</dfn>	(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="802">802</th><td><u>#define	<dfn class="macro" id="_M/DP83820_CONFIG2_CFG_M64ADDR" data-ref="_M/DP83820_CONFIG2_CFG_M64ADDR">DP83820_CONFIG2_CFG_M64ADDR</dfn>	(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="803">803</th><td><u>#define	<dfn class="macro" id="_M/DP83820_CONFIG2_CFG_DATA64_EN" data-ref="_M/DP83820_CONFIG2_CFG_DATA64_EN">DP83820_CONFIG2_CFG_DATA64_EN</dfn>	(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="804">804</th><td><u>#define	<dfn class="macro" id="_M/DP83820_CONFIG2_CFG_T64ADDR" data-ref="_M/DP83820_CONFIG2_CFG_T64ADDR">DP83820_CONFIG2_CFG_T64ADDR</dfn>	(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="805">805</th><td><u>#define	<dfn class="macro" id="_M/DP83820_CONFIG2_CFG_MWI_DIS" data-ref="_M/DP83820_CONFIG2_CFG_MWI_DIS">DP83820_CONFIG2_CFG_MWI_DIS</dfn>	(1U &lt;&lt; 4)</u></td></tr>
<tr><th id="806">806</th><td><u>#define	<dfn class="macro" id="_M/DP83820_CONFIG2_CFG_MRM_DIS" data-ref="_M/DP83820_CONFIG2_CFG_MRM_DIS">DP83820_CONFIG2_CFG_MRM_DIS</dfn>	(1U &lt;&lt; 5)</u></td></tr>
<tr><th id="807">807</th><td><u>#define	<dfn class="macro" id="_M/DP83820_CONFIG2_CFG_MODE_1000" data-ref="_M/DP83820_CONFIG2_CFG_MODE_1000">DP83820_CONFIG2_CFG_MODE_1000</dfn>	(1U &lt;&lt; 7)</u></td></tr>
<tr><th id="808">808</th><td><u>#define	<dfn class="macro" id="_M/DP83820_CONFIG2_CFG_TBI_EN" data-ref="_M/DP83820_CONFIG2_CFG_TBI_EN">DP83820_CONFIG2_CFG_TBI_EN</dfn>	(1U &lt;&lt; 9)</u></td></tr>
<tr><th id="809">809</th><td></td></tr>
<tr><th id="810">810</th><td><u>#<span data-ppcond="61">endif</span> /* _DEV_PCI_IF_SIPREG_H_ */</u></td></tr>
<tr><th id="811">811</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='if_sip.c.html'>netbsd/sys/dev/pci/if_sip.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
