<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="procesador3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="PSR_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PSRmd.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="instructionMemory.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="instructionMemory.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="instructionMemory.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="instructionMemory.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="procesador2_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="procesador2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_procesador2_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_procesador2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_procesador2_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_procesador2_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1508803419" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1508803419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508803419" xil_pn:in_ck="1073179558448483878" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1508803419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Alu.vhd"/>
      <outfile xil_pn:name="IM.vhd"/>
      <outfile xil_pn:name="PSR.vhd"/>
      <outfile xil_pn:name="PSRmd.vhd"/>
      <outfile xil_pn:name="SEU.vhd"/>
      <outfile xil_pn:name="U_control.vhd"/>
      <outfile xil_pn:name="nexPC.vhd"/>
      <outfile xil_pn:name="procesador2.vhd"/>
      <outfile xil_pn:name="remote_sources/_/_/_/_/Downloads/Nueva carpeta (3)/ArqComp2-2017-master/procesador2/MUX.vhd"/>
      <outfile xil_pn:name="resgisterfile.vhd"/>
      <outfile xil_pn:name="sumador.vhd"/>
      <outfile xil_pn:name="tb_Alu.vhd"/>
      <outfile xil_pn:name="tb_MUX.vhd"/>
      <outfile xil_pn:name="tb_PSR.vhd"/>
      <outfile xil_pn:name="tb_PSRmd.vhd"/>
      <outfile xil_pn:name="tb_SEU.vhd"/>
      <outfile xil_pn:name="tb_U_control.vhd"/>
      <outfile xil_pn:name="tb_instructionMemory.vhd"/>
      <outfile xil_pn:name="tb_nextProgramCounter.vhd"/>
      <outfile xil_pn:name="tb_procesador2.vhd"/>
      <outfile xil_pn:name="tb_resgisterfile.vhd"/>
      <outfile xil_pn:name="tb_sumador.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1508803439" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3568720060886857679" xil_pn:start_ts="1508803439">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508803439" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6544893882600762479" xil_pn:start_ts="1508803439">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508801124" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3173079047468831038" xil_pn:start_ts="1508801124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508803439" xil_pn:in_ck="1073179558448483878" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1508803439">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Alu.vhd"/>
      <outfile xil_pn:name="IM.vhd"/>
      <outfile xil_pn:name="PSR.vhd"/>
      <outfile xil_pn:name="PSRmd.vhd"/>
      <outfile xil_pn:name="SEU.vhd"/>
      <outfile xil_pn:name="U_control.vhd"/>
      <outfile xil_pn:name="nexPC.vhd"/>
      <outfile xil_pn:name="procesador2.vhd"/>
      <outfile xil_pn:name="remote_sources/_/_/_/_/Downloads/Nueva carpeta (3)/ArqComp2-2017-master/procesador2/MUX.vhd"/>
      <outfile xil_pn:name="resgisterfile.vhd"/>
      <outfile xil_pn:name="sumador.vhd"/>
      <outfile xil_pn:name="tb_Alu.vhd"/>
      <outfile xil_pn:name="tb_MUX.vhd"/>
      <outfile xil_pn:name="tb_PSR.vhd"/>
      <outfile xil_pn:name="tb_PSRmd.vhd"/>
      <outfile xil_pn:name="tb_SEU.vhd"/>
      <outfile xil_pn:name="tb_U_control.vhd"/>
      <outfile xil_pn:name="tb_instructionMemory.vhd"/>
      <outfile xil_pn:name="tb_nextProgramCounter.vhd"/>
      <outfile xil_pn:name="tb_procesador2.vhd"/>
      <outfile xil_pn:name="tb_resgisterfile.vhd"/>
      <outfile xil_pn:name="tb_sumador.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1508803448" xil_pn:in_ck="1073179558448483878" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4753406125028420256" xil_pn:start_ts="1508803439">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_procesador2_beh.prj"/>
      <outfile xil_pn:name="tb_procesador2_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1508803465" xil_pn:in_ck="696065315380261352" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-859526629202882931" xil_pn:start_ts="1508803465">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_procesador2_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
