
Lab2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000067a0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b0  08006930  08006930  00016930  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006ae0  08006ae0  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08006ae0  08006ae0  00016ae0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006ae8  08006ae8  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006ae8  08006ae8  00016ae8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006aec  08006aec  00016aec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006af0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
 10 .bss          000049ec  20000074  20000074  00020074  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004a60  20004a60  00020074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 13 .debug_info   000132d3  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002d5e  00000000  00000000  00033377  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f90  00000000  00000000  000360d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000e88  00000000  00000000  00037068  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000433d  00000000  00000000  00037ef0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000115c7  00000000  00000000  0003c22d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c399f  00000000  00000000  0004d7f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00111193  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000047ac  00000000  00000000  001111e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006918 	.word	0x08006918

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08006918 	.word	0x08006918

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <HAL_UART_RxCpltCallback>:
uint8_t indeX = 0;
uint8_t rcvFlag = 0, bufferFull = 0;


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b082      	sub	sp, #8
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]

  HAL_UART_Receive_IT(&huart1, &receiveData, 1);
 800057c:	2201      	movs	r2, #1
 800057e:	490c      	ldr	r1, [pc, #48]	; (80005b0 <HAL_UART_RxCpltCallback+0x3c>)
 8000580:	480c      	ldr	r0, [pc, #48]	; (80005b4 <HAL_UART_RxCpltCallback+0x40>)
 8000582:	f001 fcdc 	bl	8001f3e <HAL_UART_Receive_IT>
  buffer[indeX] = receiveData;
 8000586:	4b0c      	ldr	r3, [pc, #48]	; (80005b8 <HAL_UART_RxCpltCallback+0x44>)
 8000588:	781b      	ldrb	r3, [r3, #0]
 800058a:	461a      	mov	r2, r3
 800058c:	4b08      	ldr	r3, [pc, #32]	; (80005b0 <HAL_UART_RxCpltCallback+0x3c>)
 800058e:	7819      	ldrb	r1, [r3, #0]
 8000590:	4b0a      	ldr	r3, [pc, #40]	; (80005bc <HAL_UART_RxCpltCallback+0x48>)
 8000592:	5499      	strb	r1, [r3, r2]
  indeX++;
 8000594:	4b08      	ldr	r3, [pc, #32]	; (80005b8 <HAL_UART_RxCpltCallback+0x44>)
 8000596:	781b      	ldrb	r3, [r3, #0]
 8000598:	3301      	adds	r3, #1
 800059a:	b2da      	uxtb	r2, r3
 800059c:	4b06      	ldr	r3, [pc, #24]	; (80005b8 <HAL_UART_RxCpltCallback+0x44>)
 800059e:	701a      	strb	r2, [r3, #0]
  rcvFlag = 1;
 80005a0:	4b07      	ldr	r3, [pc, #28]	; (80005c0 <HAL_UART_RxCpltCallback+0x4c>)
 80005a2:	2201      	movs	r2, #1
 80005a4:	701a      	strb	r2, [r3, #0]
}
 80005a6:	bf00      	nop
 80005a8:	3708      	adds	r7, #8
 80005aa:	46bd      	mov	sp, r7
 80005ac:	bd80      	pop	{r7, pc}
 80005ae:	bf00      	nop
 80005b0:	200000e0 	.word	0x200000e0
 80005b4:	20000090 	.word	0x20000090
 80005b8:	200000f4 	.word	0x200000f4
 80005bc:	200000e4 	.word	0x200000e4
 80005c0:	200000f5 	.word	0x200000f5

080005c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c8:	f000 fb76 	bl	8000cb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005cc:	f000 f834 	bl	8000638 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005d0:	f000 f8c6 	bl	8000760 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80005d4:	f000 f89a 	bl	800070c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80005d8:	f002 fc7e 	bl	8002ed8 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of myTask01 */
  myTask01Handle = osThreadNew(StartDefaultTask, NULL, &myTask01_attributes);
 80005dc:	4a0d      	ldr	r2, [pc, #52]	; (8000614 <main+0x50>)
 80005de:	2100      	movs	r1, #0
 80005e0:	480d      	ldr	r0, [pc, #52]	; (8000618 <main+0x54>)
 80005e2:	f002 fcc3 	bl	8002f6c <osThreadNew>
 80005e6:	4603      	mov	r3, r0
 80005e8:	4a0c      	ldr	r2, [pc, #48]	; (800061c <main+0x58>)
 80005ea:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 80005ec:	4a0c      	ldr	r2, [pc, #48]	; (8000620 <main+0x5c>)
 80005ee:	2100      	movs	r1, #0
 80005f0:	480c      	ldr	r0, [pc, #48]	; (8000624 <main+0x60>)
 80005f2:	f002 fcbb 	bl	8002f6c <osThreadNew>
 80005f6:	4603      	mov	r3, r0
 80005f8:	4a0b      	ldr	r2, [pc, #44]	; (8000628 <main+0x64>)
 80005fa:	6013      	str	r3, [r2, #0]

  /* creation of myTask03 */
  myTask03Handle = osThreadNew(StartTask03, NULL, &myTask03_attributes);
 80005fc:	4a0b      	ldr	r2, [pc, #44]	; (800062c <main+0x68>)
 80005fe:	2100      	movs	r1, #0
 8000600:	480b      	ldr	r0, [pc, #44]	; (8000630 <main+0x6c>)
 8000602:	f002 fcb3 	bl	8002f6c <osThreadNew>
 8000606:	4603      	mov	r3, r0
 8000608:	4a0a      	ldr	r2, [pc, #40]	; (8000634 <main+0x70>)
 800060a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800060c:	f002 fc88 	bl	8002f20 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000610:	e7fe      	b.n	8000610 <main+0x4c>
 8000612:	bf00      	nop
 8000614:	080069c4 	.word	0x080069c4
 8000618:	08000825 	.word	0x08000825
 800061c:	200000d4 	.word	0x200000d4
 8000620:	080069e8 	.word	0x080069e8
 8000624:	080008c5 	.word	0x080008c5
 8000628:	200000d8 	.word	0x200000d8
 800062c:	08006a0c 	.word	0x08006a0c
 8000630:	08000939 	.word	0x08000939
 8000634:	200000dc 	.word	0x200000dc

08000638 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b094      	sub	sp, #80	; 0x50
 800063c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800063e:	f107 0320 	add.w	r3, r7, #32
 8000642:	2230      	movs	r2, #48	; 0x30
 8000644:	2100      	movs	r1, #0
 8000646:	4618      	mov	r0, r3
 8000648:	f005 f9d0 	bl	80059ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800064c:	f107 030c 	add.w	r3, r7, #12
 8000650:	2200      	movs	r2, #0
 8000652:	601a      	str	r2, [r3, #0]
 8000654:	605a      	str	r2, [r3, #4]
 8000656:	609a      	str	r2, [r3, #8]
 8000658:	60da      	str	r2, [r3, #12]
 800065a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800065c:	2300      	movs	r3, #0
 800065e:	60bb      	str	r3, [r7, #8]
 8000660:	4b28      	ldr	r3, [pc, #160]	; (8000704 <SystemClock_Config+0xcc>)
 8000662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000664:	4a27      	ldr	r2, [pc, #156]	; (8000704 <SystemClock_Config+0xcc>)
 8000666:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800066a:	6413      	str	r3, [r2, #64]	; 0x40
 800066c:	4b25      	ldr	r3, [pc, #148]	; (8000704 <SystemClock_Config+0xcc>)
 800066e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000670:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000674:	60bb      	str	r3, [r7, #8]
 8000676:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000678:	2300      	movs	r3, #0
 800067a:	607b      	str	r3, [r7, #4]
 800067c:	4b22      	ldr	r3, [pc, #136]	; (8000708 <SystemClock_Config+0xd0>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	4a21      	ldr	r2, [pc, #132]	; (8000708 <SystemClock_Config+0xd0>)
 8000682:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000686:	6013      	str	r3, [r2, #0]
 8000688:	4b1f      	ldr	r3, [pc, #124]	; (8000708 <SystemClock_Config+0xd0>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000690:	607b      	str	r3, [r7, #4]
 8000692:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000694:	2301      	movs	r3, #1
 8000696:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000698:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800069c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800069e:	2302      	movs	r3, #2
 80006a0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006a2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80006a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80006a8:	2304      	movs	r3, #4
 80006aa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80006ac:	23a8      	movs	r3, #168	; 0xa8
 80006ae:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006b0:	2302      	movs	r3, #2
 80006b2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006b4:	2304      	movs	r3, #4
 80006b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006b8:	f107 0320 	add.w	r3, r7, #32
 80006bc:	4618      	mov	r0, r3
 80006be:	f000 fec7 	bl	8001450 <HAL_RCC_OscConfig>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d001      	beq.n	80006cc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80006c8:	f000 f966 	bl	8000998 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006cc:	230f      	movs	r3, #15
 80006ce:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006d0:	2302      	movs	r3, #2
 80006d2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006d4:	2300      	movs	r3, #0
 80006d6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006d8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80006dc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006e2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006e4:	f107 030c 	add.w	r3, r7, #12
 80006e8:	2105      	movs	r1, #5
 80006ea:	4618      	mov	r0, r3
 80006ec:	f001 f928 	bl	8001940 <HAL_RCC_ClockConfig>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d001      	beq.n	80006fa <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80006f6:	f000 f94f 	bl	8000998 <Error_Handler>
  }
}
 80006fa:	bf00      	nop
 80006fc:	3750      	adds	r7, #80	; 0x50
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	40023800 	.word	0x40023800
 8000708:	40007000 	.word	0x40007000

0800070c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000710:	4b11      	ldr	r3, [pc, #68]	; (8000758 <MX_USART1_UART_Init+0x4c>)
 8000712:	4a12      	ldr	r2, [pc, #72]	; (800075c <MX_USART1_UART_Init+0x50>)
 8000714:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000716:	4b10      	ldr	r3, [pc, #64]	; (8000758 <MX_USART1_UART_Init+0x4c>)
 8000718:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800071c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800071e:	4b0e      	ldr	r3, [pc, #56]	; (8000758 <MX_USART1_UART_Init+0x4c>)
 8000720:	2200      	movs	r2, #0
 8000722:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000724:	4b0c      	ldr	r3, [pc, #48]	; (8000758 <MX_USART1_UART_Init+0x4c>)
 8000726:	2200      	movs	r2, #0
 8000728:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800072a:	4b0b      	ldr	r3, [pc, #44]	; (8000758 <MX_USART1_UART_Init+0x4c>)
 800072c:	2200      	movs	r2, #0
 800072e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000730:	4b09      	ldr	r3, [pc, #36]	; (8000758 <MX_USART1_UART_Init+0x4c>)
 8000732:	220c      	movs	r2, #12
 8000734:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000736:	4b08      	ldr	r3, [pc, #32]	; (8000758 <MX_USART1_UART_Init+0x4c>)
 8000738:	2200      	movs	r2, #0
 800073a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800073c:	4b06      	ldr	r3, [pc, #24]	; (8000758 <MX_USART1_UART_Init+0x4c>)
 800073e:	2200      	movs	r2, #0
 8000740:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000742:	4805      	ldr	r0, [pc, #20]	; (8000758 <MX_USART1_UART_Init+0x4c>)
 8000744:	f001 fb1c 	bl	8001d80 <HAL_UART_Init>
 8000748:	4603      	mov	r3, r0
 800074a:	2b00      	cmp	r3, #0
 800074c:	d001      	beq.n	8000752 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800074e:	f000 f923 	bl	8000998 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000752:	bf00      	nop
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	20000090 	.word	0x20000090
 800075c:	40011000 	.word	0x40011000

08000760 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b088      	sub	sp, #32
 8000764:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000766:	f107 030c 	add.w	r3, r7, #12
 800076a:	2200      	movs	r2, #0
 800076c:	601a      	str	r2, [r3, #0]
 800076e:	605a      	str	r2, [r3, #4]
 8000770:	609a      	str	r2, [r3, #8]
 8000772:	60da      	str	r2, [r3, #12]
 8000774:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000776:	2300      	movs	r3, #0
 8000778:	60bb      	str	r3, [r7, #8]
 800077a:	4b1f      	ldr	r3, [pc, #124]	; (80007f8 <MX_GPIO_Init+0x98>)
 800077c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077e:	4a1e      	ldr	r2, [pc, #120]	; (80007f8 <MX_GPIO_Init+0x98>)
 8000780:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000784:	6313      	str	r3, [r2, #48]	; 0x30
 8000786:	4b1c      	ldr	r3, [pc, #112]	; (80007f8 <MX_GPIO_Init+0x98>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800078e:	60bb      	str	r3, [r7, #8]
 8000790:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000792:	2300      	movs	r3, #0
 8000794:	607b      	str	r3, [r7, #4]
 8000796:	4b18      	ldr	r3, [pc, #96]	; (80007f8 <MX_GPIO_Init+0x98>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079a:	4a17      	ldr	r2, [pc, #92]	; (80007f8 <MX_GPIO_Init+0x98>)
 800079c:	f043 0302 	orr.w	r3, r3, #2
 80007a0:	6313      	str	r3, [r2, #48]	; 0x30
 80007a2:	4b15      	ldr	r3, [pc, #84]	; (80007f8 <MX_GPIO_Init+0x98>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a6:	f003 0302 	and.w	r3, r3, #2
 80007aa:	607b      	str	r3, [r7, #4]
 80007ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ae:	2300      	movs	r3, #0
 80007b0:	603b      	str	r3, [r7, #0]
 80007b2:	4b11      	ldr	r3, [pc, #68]	; (80007f8 <MX_GPIO_Init+0x98>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b6:	4a10      	ldr	r2, [pc, #64]	; (80007f8 <MX_GPIO_Init+0x98>)
 80007b8:	f043 0301 	orr.w	r3, r3, #1
 80007bc:	6313      	str	r3, [r2, #48]	; 0x30
 80007be:	4b0e      	ldr	r3, [pc, #56]	; (80007f8 <MX_GPIO_Init+0x98>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c2:	f003 0301 	and.w	r3, r3, #1
 80007c6:	603b      	str	r3, [r7, #0]
 80007c8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
 80007ca:	2200      	movs	r2, #0
 80007cc:	210f      	movs	r1, #15
 80007ce:	480b      	ldr	r0, [pc, #44]	; (80007fc <MX_GPIO_Init+0x9c>)
 80007d0:	f000 fe24 	bl	800141c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED0_Pin LED1_Pin LED2_Pin LED3_Pin */
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin;
 80007d4:	230f      	movs	r3, #15
 80007d6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007d8:	2301      	movs	r3, #1
 80007da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007dc:	2300      	movs	r3, #0
 80007de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007e0:	2300      	movs	r3, #0
 80007e2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007e4:	f107 030c 	add.w	r3, r7, #12
 80007e8:	4619      	mov	r1, r3
 80007ea:	4804      	ldr	r0, [pc, #16]	; (80007fc <MX_GPIO_Init+0x9c>)
 80007ec:	f000 fc7a 	bl	80010e4 <HAL_GPIO_Init>

}
 80007f0:	bf00      	nop
 80007f2:	3720      	adds	r7, #32
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	40023800 	.word	0x40023800
 80007fc:	40020400 	.word	0x40020400

08000800 <__io_putchar>:

/* USER CODE BEGIN 4 */
PUTCHAR_PROTOTYPE
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 100);
 8000808:	1d39      	adds	r1, r7, #4
 800080a:	2364      	movs	r3, #100	; 0x64
 800080c:	2201      	movs	r2, #1
 800080e:	4804      	ldr	r0, [pc, #16]	; (8000820 <__io_putchar+0x20>)
 8000810:	f001 fb03 	bl	8001e1a <HAL_UART_Transmit>
  return ch;
 8000814:	687b      	ldr	r3, [r7, #4]
}
 8000816:	4618      	mov	r0, r3
 8000818:	3708      	adds	r7, #8
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	20000090 	.word	0x20000090

08000824 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b084      	sub	sp, #16
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */

	  HAL_UART_Receive_IT(&huart1, &receiveData, 1);
 800082c:	2201      	movs	r2, #1
 800082e:	491e      	ldr	r1, [pc, #120]	; (80008a8 <StartDefaultTask+0x84>)
 8000830:	481e      	ldr	r0, [pc, #120]	; (80008ac <StartDefaultTask+0x88>)
 8000832:	f001 fb84 	bl	8001f3e <HAL_UART_Receive_IT>
	  int8_t j;
	  for(;;)
	  {
		  if(rcvFlag == 1){
 8000836:	4b1e      	ldr	r3, [pc, #120]	; (80008b0 <StartDefaultTask+0x8c>)
 8000838:	781b      	ldrb	r3, [r3, #0]
 800083a:	2b01      	cmp	r3, #1
 800083c:	d12f      	bne.n	800089e <StartDefaultTask+0x7a>
			  if (indeX >= 4){
 800083e:	4b1d      	ldr	r3, [pc, #116]	; (80008b4 <StartDefaultTask+0x90>)
 8000840:	781b      	ldrb	r3, [r3, #0]
 8000842:	2b03      	cmp	r3, #3
 8000844:	d928      	bls.n	8000898 <StartDefaultTask+0x74>
				  j = 3;
 8000846:	2303      	movs	r3, #3
 8000848:	73fb      	strb	r3, [r7, #15]
				  for (int8_t i = indeX - 1; i >= indeX - 4; i--){
 800084a:	4b1a      	ldr	r3, [pc, #104]	; (80008b4 <StartDefaultTask+0x90>)
 800084c:	781b      	ldrb	r3, [r3, #0]
 800084e:	3b01      	subs	r3, #1
 8000850:	b2db      	uxtb	r3, r3
 8000852:	73bb      	strb	r3, [r7, #14]
 8000854:	e013      	b.n	800087e <StartDefaultTask+0x5a>
					  ledControlData[j] = buffer[i];
 8000856:	f997 200e 	ldrsb.w	r2, [r7, #14]
 800085a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800085e:	4916      	ldr	r1, [pc, #88]	; (80008b8 <StartDefaultTask+0x94>)
 8000860:	5c89      	ldrb	r1, [r1, r2]
 8000862:	4a16      	ldr	r2, [pc, #88]	; (80008bc <StartDefaultTask+0x98>)
 8000864:	54d1      	strb	r1, [r2, r3]
					  j--;
 8000866:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800086a:	b2db      	uxtb	r3, r3
 800086c:	3b01      	subs	r3, #1
 800086e:	b2db      	uxtb	r3, r3
 8000870:	73fb      	strb	r3, [r7, #15]
				  for (int8_t i = indeX - 1; i >= indeX - 4; i--){
 8000872:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000876:	b2db      	uxtb	r3, r3
 8000878:	3b01      	subs	r3, #1
 800087a:	b2db      	uxtb	r3, r3
 800087c:	73bb      	strb	r3, [r7, #14]
 800087e:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8000882:	4b0c      	ldr	r3, [pc, #48]	; (80008b4 <StartDefaultTask+0x90>)
 8000884:	781b      	ldrb	r3, [r3, #0]
 8000886:	3b04      	subs	r3, #4
 8000888:	429a      	cmp	r2, r3
 800088a:	dae4      	bge.n	8000856 <StartDefaultTask+0x32>
				  }
			  bufferFull = 1;
 800088c:	4b0c      	ldr	r3, [pc, #48]	; (80008c0 <StartDefaultTask+0x9c>)
 800088e:	2201      	movs	r2, #1
 8000890:	701a      	strb	r2, [r3, #0]
			  indeX = 0;
 8000892:	4b08      	ldr	r3, [pc, #32]	; (80008b4 <StartDefaultTask+0x90>)
 8000894:	2200      	movs	r2, #0
 8000896:	701a      	strb	r2, [r3, #0]
		      }
		   rcvFlag = 0;
 8000898:	4b05      	ldr	r3, [pc, #20]	; (80008b0 <StartDefaultTask+0x8c>)
 800089a:	2200      	movs	r2, #0
 800089c:	701a      	strb	r2, [r3, #0]
	     }
		  osDelay(100);
 800089e:	2064      	movs	r0, #100	; 0x64
 80008a0:	f002 fbf6 	bl	8003090 <osDelay>
		  if(rcvFlag == 1){
 80008a4:	e7c7      	b.n	8000836 <StartDefaultTask+0x12>
 80008a6:	bf00      	nop
 80008a8:	200000e0 	.word	0x200000e0
 80008ac:	20000090 	.word	0x20000090
 80008b0:	200000f5 	.word	0x200000f5
 80008b4:	200000f4 	.word	0x200000f4
 80008b8:	200000e4 	.word	0x200000e4
 80008bc:	200000f0 	.word	0x200000f0
 80008c0:	200000f6 	.word	0x200000f6

080008c4 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
	  for(;;)
	  {
		  if (bufferFull == 1){
 80008cc:	4b13      	ldr	r3, [pc, #76]	; (800091c <StartTask02+0x58>)
 80008ce:	781b      	ldrb	r3, [r3, #0]
 80008d0:	2b01      	cmp	r3, #1
 80008d2:	d11a      	bne.n	800090a <StartTask02+0x46>
			  printf("\nLed0 Data: %d", ledControlData[0]);
 80008d4:	4b12      	ldr	r3, [pc, #72]	; (8000920 <StartTask02+0x5c>)
 80008d6:	781b      	ldrb	r3, [r3, #0]
 80008d8:	4619      	mov	r1, r3
 80008da:	4812      	ldr	r0, [pc, #72]	; (8000924 <StartTask02+0x60>)
 80008dc:	f005 f88e 	bl	80059fc <iprintf>
			  printf("\nLed1 Data: %d", ledControlData[1]);
 80008e0:	4b0f      	ldr	r3, [pc, #60]	; (8000920 <StartTask02+0x5c>)
 80008e2:	785b      	ldrb	r3, [r3, #1]
 80008e4:	4619      	mov	r1, r3
 80008e6:	4810      	ldr	r0, [pc, #64]	; (8000928 <StartTask02+0x64>)
 80008e8:	f005 f888 	bl	80059fc <iprintf>
			  printf("\nLed2 Data: %d", ledControlData[2]);
 80008ec:	4b0c      	ldr	r3, [pc, #48]	; (8000920 <StartTask02+0x5c>)
 80008ee:	789b      	ldrb	r3, [r3, #2]
 80008f0:	4619      	mov	r1, r3
 80008f2:	480e      	ldr	r0, [pc, #56]	; (800092c <StartTask02+0x68>)
 80008f4:	f005 f882 	bl	80059fc <iprintf>
			  printf("\nLed3 Data: %d", ledControlData[3]);
 80008f8:	4b09      	ldr	r3, [pc, #36]	; (8000920 <StartTask02+0x5c>)
 80008fa:	78db      	ldrb	r3, [r3, #3]
 80008fc:	4619      	mov	r1, r3
 80008fe:	480c      	ldr	r0, [pc, #48]	; (8000930 <StartTask02+0x6c>)
 8000900:	f005 f87c 	bl	80059fc <iprintf>
			  bufferFull = 0;
 8000904:	4b05      	ldr	r3, [pc, #20]	; (800091c <StartTask02+0x58>)
 8000906:	2200      	movs	r2, #0
 8000908:	701a      	strb	r2, [r3, #0]
		  }

		  printf("\nProgram's running...");
 800090a:	480a      	ldr	r0, [pc, #40]	; (8000934 <StartTask02+0x70>)
 800090c:	f005 f876 	bl	80059fc <iprintf>
		  osDelay(500);
 8000910:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000914:	f002 fbbc 	bl	8003090 <osDelay>
		  if (bufferFull == 1){
 8000918:	e7d8      	b.n	80008cc <StartTask02+0x8>
 800091a:	bf00      	nop
 800091c:	200000f6 	.word	0x200000f6
 8000920:	200000f0 	.word	0x200000f0
 8000924:	08006954 	.word	0x08006954
 8000928:	08006964 	.word	0x08006964
 800092c:	08006974 	.word	0x08006974
 8000930:	08006984 	.word	0x08006984
 8000934:	08006994 	.word	0x08006994

08000938 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b082      	sub	sp, #8
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_WritePin(GPIOB, LED0_Pin, (int8_t)ledControlData[0] - 48);
 8000940:	4b13      	ldr	r3, [pc, #76]	; (8000990 <StartTask03+0x58>)
 8000942:	781b      	ldrb	r3, [r3, #0]
 8000944:	3b30      	subs	r3, #48	; 0x30
 8000946:	b2db      	uxtb	r3, r3
 8000948:	461a      	mov	r2, r3
 800094a:	2101      	movs	r1, #1
 800094c:	4811      	ldr	r0, [pc, #68]	; (8000994 <StartTask03+0x5c>)
 800094e:	f000 fd65 	bl	800141c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, LED1_Pin, (int8_t)ledControlData[1] - 48);
 8000952:	4b0f      	ldr	r3, [pc, #60]	; (8000990 <StartTask03+0x58>)
 8000954:	785b      	ldrb	r3, [r3, #1]
 8000956:	3b30      	subs	r3, #48	; 0x30
 8000958:	b2db      	uxtb	r3, r3
 800095a:	461a      	mov	r2, r3
 800095c:	2102      	movs	r1, #2
 800095e:	480d      	ldr	r0, [pc, #52]	; (8000994 <StartTask03+0x5c>)
 8000960:	f000 fd5c 	bl	800141c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, LED2_Pin, (int8_t)ledControlData[2] - 48);
 8000964:	4b0a      	ldr	r3, [pc, #40]	; (8000990 <StartTask03+0x58>)
 8000966:	789b      	ldrb	r3, [r3, #2]
 8000968:	3b30      	subs	r3, #48	; 0x30
 800096a:	b2db      	uxtb	r3, r3
 800096c:	461a      	mov	r2, r3
 800096e:	2104      	movs	r1, #4
 8000970:	4808      	ldr	r0, [pc, #32]	; (8000994 <StartTask03+0x5c>)
 8000972:	f000 fd53 	bl	800141c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, LED3_Pin, (int8_t)ledControlData[3] - 48);
 8000976:	4b06      	ldr	r3, [pc, #24]	; (8000990 <StartTask03+0x58>)
 8000978:	78db      	ldrb	r3, [r3, #3]
 800097a:	3b30      	subs	r3, #48	; 0x30
 800097c:	b2db      	uxtb	r3, r3
 800097e:	461a      	mov	r2, r3
 8000980:	2108      	movs	r1, #8
 8000982:	4804      	ldr	r0, [pc, #16]	; (8000994 <StartTask03+0x5c>)
 8000984:	f000 fd4a 	bl	800141c <HAL_GPIO_WritePin>
	  osDelay(10);
 8000988:	200a      	movs	r0, #10
 800098a:	f002 fb81 	bl	8003090 <osDelay>
	  HAL_GPIO_WritePin(GPIOB, LED0_Pin, (int8_t)ledControlData[0] - 48);
 800098e:	e7d7      	b.n	8000940 <StartTask03+0x8>
 8000990:	200000f0 	.word	0x200000f0
 8000994:	40020400 	.word	0x40020400

08000998 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000998:	b480      	push	{r7}
 800099a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800099c:	b672      	cpsid	i
}
 800099e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009a0:	e7fe      	b.n	80009a0 <Error_Handler+0x8>
	...

080009a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b082      	sub	sp, #8
 80009a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009aa:	2300      	movs	r3, #0
 80009ac:	607b      	str	r3, [r7, #4]
 80009ae:	4b12      	ldr	r3, [pc, #72]	; (80009f8 <HAL_MspInit+0x54>)
 80009b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009b2:	4a11      	ldr	r2, [pc, #68]	; (80009f8 <HAL_MspInit+0x54>)
 80009b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009b8:	6453      	str	r3, [r2, #68]	; 0x44
 80009ba:	4b0f      	ldr	r3, [pc, #60]	; (80009f8 <HAL_MspInit+0x54>)
 80009bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009c2:	607b      	str	r3, [r7, #4]
 80009c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009c6:	2300      	movs	r3, #0
 80009c8:	603b      	str	r3, [r7, #0]
 80009ca:	4b0b      	ldr	r3, [pc, #44]	; (80009f8 <HAL_MspInit+0x54>)
 80009cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009ce:	4a0a      	ldr	r2, [pc, #40]	; (80009f8 <HAL_MspInit+0x54>)
 80009d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009d4:	6413      	str	r3, [r2, #64]	; 0x40
 80009d6:	4b08      	ldr	r3, [pc, #32]	; (80009f8 <HAL_MspInit+0x54>)
 80009d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009de:	603b      	str	r3, [r7, #0]
 80009e0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80009e2:	2200      	movs	r2, #0
 80009e4:	210f      	movs	r1, #15
 80009e6:	f06f 0001 	mvn.w	r0, #1
 80009ea:	f000 fab2 	bl	8000f52 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009ee:	bf00      	nop
 80009f0:	3708      	adds	r7, #8
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	40023800 	.word	0x40023800

080009fc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b08a      	sub	sp, #40	; 0x28
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a04:	f107 0314 	add.w	r3, r7, #20
 8000a08:	2200      	movs	r2, #0
 8000a0a:	601a      	str	r2, [r3, #0]
 8000a0c:	605a      	str	r2, [r3, #4]
 8000a0e:	609a      	str	r2, [r3, #8]
 8000a10:	60da      	str	r2, [r3, #12]
 8000a12:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	4a1d      	ldr	r2, [pc, #116]	; (8000a90 <HAL_UART_MspInit+0x94>)
 8000a1a:	4293      	cmp	r3, r2
 8000a1c:	d134      	bne.n	8000a88 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a1e:	2300      	movs	r3, #0
 8000a20:	613b      	str	r3, [r7, #16]
 8000a22:	4b1c      	ldr	r3, [pc, #112]	; (8000a94 <HAL_UART_MspInit+0x98>)
 8000a24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a26:	4a1b      	ldr	r2, [pc, #108]	; (8000a94 <HAL_UART_MspInit+0x98>)
 8000a28:	f043 0310 	orr.w	r3, r3, #16
 8000a2c:	6453      	str	r3, [r2, #68]	; 0x44
 8000a2e:	4b19      	ldr	r3, [pc, #100]	; (8000a94 <HAL_UART_MspInit+0x98>)
 8000a30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a32:	f003 0310 	and.w	r3, r3, #16
 8000a36:	613b      	str	r3, [r7, #16]
 8000a38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	60fb      	str	r3, [r7, #12]
 8000a3e:	4b15      	ldr	r3, [pc, #84]	; (8000a94 <HAL_UART_MspInit+0x98>)
 8000a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a42:	4a14      	ldr	r2, [pc, #80]	; (8000a94 <HAL_UART_MspInit+0x98>)
 8000a44:	f043 0301 	orr.w	r3, r3, #1
 8000a48:	6313      	str	r3, [r2, #48]	; 0x30
 8000a4a:	4b12      	ldr	r3, [pc, #72]	; (8000a94 <HAL_UART_MspInit+0x98>)
 8000a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a4e:	f003 0301 	and.w	r3, r3, #1
 8000a52:	60fb      	str	r3, [r7, #12]
 8000a54:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000a56:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000a5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a5c:	2302      	movs	r3, #2
 8000a5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a60:	2300      	movs	r3, #0
 8000a62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a64:	2303      	movs	r3, #3
 8000a66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000a68:	2307      	movs	r3, #7
 8000a6a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a6c:	f107 0314 	add.w	r3, r7, #20
 8000a70:	4619      	mov	r1, r3
 8000a72:	4809      	ldr	r0, [pc, #36]	; (8000a98 <HAL_UART_MspInit+0x9c>)
 8000a74:	f000 fb36 	bl	80010e4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8000a78:	2200      	movs	r2, #0
 8000a7a:	2105      	movs	r1, #5
 8000a7c:	2025      	movs	r0, #37	; 0x25
 8000a7e:	f000 fa68 	bl	8000f52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000a82:	2025      	movs	r0, #37	; 0x25
 8000a84:	f000 fa81 	bl	8000f8a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000a88:	bf00      	nop
 8000a8a:	3728      	adds	r7, #40	; 0x28
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	40011000 	.word	0x40011000
 8000a94:	40023800 	.word	0x40023800
 8000a98:	40020000 	.word	0x40020000

08000a9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000aa0:	e7fe      	b.n	8000aa0 <NMI_Handler+0x4>

08000aa2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000aa2:	b480      	push	{r7}
 8000aa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aa6:	e7fe      	b.n	8000aa6 <HardFault_Handler+0x4>

08000aa8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000aac:	e7fe      	b.n	8000aac <MemManage_Handler+0x4>

08000aae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000aae:	b480      	push	{r7}
 8000ab0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ab2:	e7fe      	b.n	8000ab2 <BusFault_Handler+0x4>

08000ab4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ab8:	e7fe      	b.n	8000ab8 <UsageFault_Handler+0x4>

08000aba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000aba:	b480      	push	{r7}
 8000abc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000abe:	bf00      	nop
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac6:	4770      	bx	lr

08000ac8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000acc:	f000 f946 	bl	8000d5c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000ad0:	f003 feec 	bl	80048ac <xTaskGetSchedulerState>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b01      	cmp	r3, #1
 8000ad8:	d001      	beq.n	8000ade <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000ada:	f004 fcd5 	bl	8005488 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ade:	bf00      	nop
 8000ae0:	bd80      	pop	{r7, pc}
	...

08000ae4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000ae8:	4802      	ldr	r0, [pc, #8]	; (8000af4 <USART1_IRQHandler+0x10>)
 8000aea:	f001 fa59 	bl	8001fa0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000aee:	bf00      	nop
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	20000090 	.word	0x20000090

08000af8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b086      	sub	sp, #24
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	60f8      	str	r0, [r7, #12]
 8000b00:	60b9      	str	r1, [r7, #8]
 8000b02:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b04:	2300      	movs	r3, #0
 8000b06:	617b      	str	r3, [r7, #20]
 8000b08:	e00a      	b.n	8000b20 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000b0a:	f3af 8000 	nop.w
 8000b0e:	4601      	mov	r1, r0
 8000b10:	68bb      	ldr	r3, [r7, #8]
 8000b12:	1c5a      	adds	r2, r3, #1
 8000b14:	60ba      	str	r2, [r7, #8]
 8000b16:	b2ca      	uxtb	r2, r1
 8000b18:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b1a:	697b      	ldr	r3, [r7, #20]
 8000b1c:	3301      	adds	r3, #1
 8000b1e:	617b      	str	r3, [r7, #20]
 8000b20:	697a      	ldr	r2, [r7, #20]
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	429a      	cmp	r2, r3
 8000b26:	dbf0      	blt.n	8000b0a <_read+0x12>
	}

return len;
 8000b28:	687b      	ldr	r3, [r7, #4]
}
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	3718      	adds	r7, #24
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}

08000b32 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b32:	b580      	push	{r7, lr}
 8000b34:	b086      	sub	sp, #24
 8000b36:	af00      	add	r7, sp, #0
 8000b38:	60f8      	str	r0, [r7, #12]
 8000b3a:	60b9      	str	r1, [r7, #8]
 8000b3c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b3e:	2300      	movs	r3, #0
 8000b40:	617b      	str	r3, [r7, #20]
 8000b42:	e009      	b.n	8000b58 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000b44:	68bb      	ldr	r3, [r7, #8]
 8000b46:	1c5a      	adds	r2, r3, #1
 8000b48:	60ba      	str	r2, [r7, #8]
 8000b4a:	781b      	ldrb	r3, [r3, #0]
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f7ff fe57 	bl	8000800 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b52:	697b      	ldr	r3, [r7, #20]
 8000b54:	3301      	adds	r3, #1
 8000b56:	617b      	str	r3, [r7, #20]
 8000b58:	697a      	ldr	r2, [r7, #20]
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	429a      	cmp	r2, r3
 8000b5e:	dbf1      	blt.n	8000b44 <_write+0x12>
	}
	return len;
 8000b60:	687b      	ldr	r3, [r7, #4]
}
 8000b62:	4618      	mov	r0, r3
 8000b64:	3718      	adds	r7, #24
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}

08000b6a <_close>:

int _close(int file)
{
 8000b6a:	b480      	push	{r7}
 8000b6c:	b083      	sub	sp, #12
 8000b6e:	af00      	add	r7, sp, #0
 8000b70:	6078      	str	r0, [r7, #4]
	return -1;
 8000b72:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b76:	4618      	mov	r0, r3
 8000b78:	370c      	adds	r7, #12
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b80:	4770      	bx	lr

08000b82 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b82:	b480      	push	{r7}
 8000b84:	b083      	sub	sp, #12
 8000b86:	af00      	add	r7, sp, #0
 8000b88:	6078      	str	r0, [r7, #4]
 8000b8a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000b8c:	683b      	ldr	r3, [r7, #0]
 8000b8e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b92:	605a      	str	r2, [r3, #4]
	return 0;
 8000b94:	2300      	movs	r3, #0
}
 8000b96:	4618      	mov	r0, r3
 8000b98:	370c      	adds	r7, #12
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba0:	4770      	bx	lr

08000ba2 <_isatty>:

int _isatty(int file)
{
 8000ba2:	b480      	push	{r7}
 8000ba4:	b083      	sub	sp, #12
 8000ba6:	af00      	add	r7, sp, #0
 8000ba8:	6078      	str	r0, [r7, #4]
	return 1;
 8000baa:	2301      	movs	r3, #1
}
 8000bac:	4618      	mov	r0, r3
 8000bae:	370c      	adds	r7, #12
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb6:	4770      	bx	lr

08000bb8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b085      	sub	sp, #20
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	60f8      	str	r0, [r7, #12]
 8000bc0:	60b9      	str	r1, [r7, #8]
 8000bc2:	607a      	str	r2, [r7, #4]
	return 0;
 8000bc4:	2300      	movs	r3, #0
}
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	3714      	adds	r7, #20
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd0:	4770      	bx	lr
	...

08000bd4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b086      	sub	sp, #24
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bdc:	4a14      	ldr	r2, [pc, #80]	; (8000c30 <_sbrk+0x5c>)
 8000bde:	4b15      	ldr	r3, [pc, #84]	; (8000c34 <_sbrk+0x60>)
 8000be0:	1ad3      	subs	r3, r2, r3
 8000be2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000be4:	697b      	ldr	r3, [r7, #20]
 8000be6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000be8:	4b13      	ldr	r3, [pc, #76]	; (8000c38 <_sbrk+0x64>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d102      	bne.n	8000bf6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bf0:	4b11      	ldr	r3, [pc, #68]	; (8000c38 <_sbrk+0x64>)
 8000bf2:	4a12      	ldr	r2, [pc, #72]	; (8000c3c <_sbrk+0x68>)
 8000bf4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bf6:	4b10      	ldr	r3, [pc, #64]	; (8000c38 <_sbrk+0x64>)
 8000bf8:	681a      	ldr	r2, [r3, #0]
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	4413      	add	r3, r2
 8000bfe:	693a      	ldr	r2, [r7, #16]
 8000c00:	429a      	cmp	r2, r3
 8000c02:	d207      	bcs.n	8000c14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c04:	f004 feba 	bl	800597c <__errno>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	220c      	movs	r2, #12
 8000c0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c0e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c12:	e009      	b.n	8000c28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c14:	4b08      	ldr	r3, [pc, #32]	; (8000c38 <_sbrk+0x64>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c1a:	4b07      	ldr	r3, [pc, #28]	; (8000c38 <_sbrk+0x64>)
 8000c1c:	681a      	ldr	r2, [r3, #0]
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	4413      	add	r3, r2
 8000c22:	4a05      	ldr	r2, [pc, #20]	; (8000c38 <_sbrk+0x64>)
 8000c24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c26:	68fb      	ldr	r3, [r7, #12]
}
 8000c28:	4618      	mov	r0, r3
 8000c2a:	3718      	adds	r7, #24
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	20020000 	.word	0x20020000
 8000c34:	00000400 	.word	0x00000400
 8000c38:	200000f8 	.word	0x200000f8
 8000c3c:	20004a60 	.word	0x20004a60

08000c40 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c44:	4b06      	ldr	r3, [pc, #24]	; (8000c60 <SystemInit+0x20>)
 8000c46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c4a:	4a05      	ldr	r2, [pc, #20]	; (8000c60 <SystemInit+0x20>)
 8000c4c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c50:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c54:	bf00      	nop
 8000c56:	46bd      	mov	sp, r7
 8000c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop
 8000c60:	e000ed00 	.word	0xe000ed00

08000c64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000c64:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c9c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c68:	480d      	ldr	r0, [pc, #52]	; (8000ca0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c6a:	490e      	ldr	r1, [pc, #56]	; (8000ca4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c6c:	4a0e      	ldr	r2, [pc, #56]	; (8000ca8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c70:	e002      	b.n	8000c78 <LoopCopyDataInit>

08000c72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c76:	3304      	adds	r3, #4

08000c78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c7c:	d3f9      	bcc.n	8000c72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c7e:	4a0b      	ldr	r2, [pc, #44]	; (8000cac <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c80:	4c0b      	ldr	r4, [pc, #44]	; (8000cb0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c84:	e001      	b.n	8000c8a <LoopFillZerobss>

08000c86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c88:	3204      	adds	r2, #4

08000c8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c8c:	d3fb      	bcc.n	8000c86 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000c8e:	f7ff ffd7 	bl	8000c40 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c92:	f004 fe79 	bl	8005988 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c96:	f7ff fc95 	bl	80005c4 <main>
  bx  lr    
 8000c9a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000c9c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ca0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ca4:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000ca8:	08006af0 	.word	0x08006af0
  ldr r2, =_sbss
 8000cac:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000cb0:	20004a60 	.word	0x20004a60

08000cb4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000cb4:	e7fe      	b.n	8000cb4 <ADC_IRQHandler>
	...

08000cb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000cbc:	4b0e      	ldr	r3, [pc, #56]	; (8000cf8 <HAL_Init+0x40>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	4a0d      	ldr	r2, [pc, #52]	; (8000cf8 <HAL_Init+0x40>)
 8000cc2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000cc6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000cc8:	4b0b      	ldr	r3, [pc, #44]	; (8000cf8 <HAL_Init+0x40>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4a0a      	ldr	r2, [pc, #40]	; (8000cf8 <HAL_Init+0x40>)
 8000cce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cd2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cd4:	4b08      	ldr	r3, [pc, #32]	; (8000cf8 <HAL_Init+0x40>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4a07      	ldr	r2, [pc, #28]	; (8000cf8 <HAL_Init+0x40>)
 8000cda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cde:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ce0:	2003      	movs	r0, #3
 8000ce2:	f000 f92b 	bl	8000f3c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ce6:	200f      	movs	r0, #15
 8000ce8:	f000 f808 	bl	8000cfc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cec:	f7ff fe5a 	bl	80009a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cf0:	2300      	movs	r3, #0
}
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	40023c00 	.word	0x40023c00

08000cfc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d04:	4b12      	ldr	r3, [pc, #72]	; (8000d50 <HAL_InitTick+0x54>)
 8000d06:	681a      	ldr	r2, [r3, #0]
 8000d08:	4b12      	ldr	r3, [pc, #72]	; (8000d54 <HAL_InitTick+0x58>)
 8000d0a:	781b      	ldrb	r3, [r3, #0]
 8000d0c:	4619      	mov	r1, r3
 8000d0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d12:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d16:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f000 f943 	bl	8000fa6 <HAL_SYSTICK_Config>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d001      	beq.n	8000d2a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d26:	2301      	movs	r3, #1
 8000d28:	e00e      	b.n	8000d48 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	2b0f      	cmp	r3, #15
 8000d2e:	d80a      	bhi.n	8000d46 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d30:	2200      	movs	r2, #0
 8000d32:	6879      	ldr	r1, [r7, #4]
 8000d34:	f04f 30ff 	mov.w	r0, #4294967295
 8000d38:	f000 f90b 	bl	8000f52 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d3c:	4a06      	ldr	r2, [pc, #24]	; (8000d58 <HAL_InitTick+0x5c>)
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d42:	2300      	movs	r3, #0
 8000d44:	e000      	b.n	8000d48 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d46:	2301      	movs	r3, #1
}
 8000d48:	4618      	mov	r0, r3
 8000d4a:	3708      	adds	r7, #8
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	20000000 	.word	0x20000000
 8000d54:	20000008 	.word	0x20000008
 8000d58:	20000004 	.word	0x20000004

08000d5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d60:	4b06      	ldr	r3, [pc, #24]	; (8000d7c <HAL_IncTick+0x20>)
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	461a      	mov	r2, r3
 8000d66:	4b06      	ldr	r3, [pc, #24]	; (8000d80 <HAL_IncTick+0x24>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	4413      	add	r3, r2
 8000d6c:	4a04      	ldr	r2, [pc, #16]	; (8000d80 <HAL_IncTick+0x24>)
 8000d6e:	6013      	str	r3, [r2, #0]
}
 8000d70:	bf00      	nop
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr
 8000d7a:	bf00      	nop
 8000d7c:	20000008 	.word	0x20000008
 8000d80:	200000fc 	.word	0x200000fc

08000d84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
  return uwTick;
 8000d88:	4b03      	ldr	r3, [pc, #12]	; (8000d98 <HAL_GetTick+0x14>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
}
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr
 8000d96:	bf00      	nop
 8000d98:	200000fc 	.word	0x200000fc

08000d9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b085      	sub	sp, #20
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	f003 0307 	and.w	r3, r3, #7
 8000daa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000dac:	4b0c      	ldr	r3, [pc, #48]	; (8000de0 <__NVIC_SetPriorityGrouping+0x44>)
 8000dae:	68db      	ldr	r3, [r3, #12]
 8000db0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000db2:	68ba      	ldr	r2, [r7, #8]
 8000db4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000db8:	4013      	ands	r3, r2
 8000dba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dc0:	68bb      	ldr	r3, [r7, #8]
 8000dc2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000dc4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000dc8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000dcc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dce:	4a04      	ldr	r2, [pc, #16]	; (8000de0 <__NVIC_SetPriorityGrouping+0x44>)
 8000dd0:	68bb      	ldr	r3, [r7, #8]
 8000dd2:	60d3      	str	r3, [r2, #12]
}
 8000dd4:	bf00      	nop
 8000dd6:	3714      	adds	r7, #20
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dde:	4770      	bx	lr
 8000de0:	e000ed00 	.word	0xe000ed00

08000de4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000de8:	4b04      	ldr	r3, [pc, #16]	; (8000dfc <__NVIC_GetPriorityGrouping+0x18>)
 8000dea:	68db      	ldr	r3, [r3, #12]
 8000dec:	0a1b      	lsrs	r3, r3, #8
 8000dee:	f003 0307 	and.w	r3, r3, #7
}
 8000df2:	4618      	mov	r0, r3
 8000df4:	46bd      	mov	sp, r7
 8000df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfa:	4770      	bx	lr
 8000dfc:	e000ed00 	.word	0xe000ed00

08000e00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b083      	sub	sp, #12
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	4603      	mov	r3, r0
 8000e08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	db0b      	blt.n	8000e2a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e12:	79fb      	ldrb	r3, [r7, #7]
 8000e14:	f003 021f 	and.w	r2, r3, #31
 8000e18:	4907      	ldr	r1, [pc, #28]	; (8000e38 <__NVIC_EnableIRQ+0x38>)
 8000e1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e1e:	095b      	lsrs	r3, r3, #5
 8000e20:	2001      	movs	r0, #1
 8000e22:	fa00 f202 	lsl.w	r2, r0, r2
 8000e26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e2a:	bf00      	nop
 8000e2c:	370c      	adds	r7, #12
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr
 8000e36:	bf00      	nop
 8000e38:	e000e100 	.word	0xe000e100

08000e3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b083      	sub	sp, #12
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	4603      	mov	r3, r0
 8000e44:	6039      	str	r1, [r7, #0]
 8000e46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	db0a      	blt.n	8000e66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	b2da      	uxtb	r2, r3
 8000e54:	490c      	ldr	r1, [pc, #48]	; (8000e88 <__NVIC_SetPriority+0x4c>)
 8000e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e5a:	0112      	lsls	r2, r2, #4
 8000e5c:	b2d2      	uxtb	r2, r2
 8000e5e:	440b      	add	r3, r1
 8000e60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e64:	e00a      	b.n	8000e7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	b2da      	uxtb	r2, r3
 8000e6a:	4908      	ldr	r1, [pc, #32]	; (8000e8c <__NVIC_SetPriority+0x50>)
 8000e6c:	79fb      	ldrb	r3, [r7, #7]
 8000e6e:	f003 030f 	and.w	r3, r3, #15
 8000e72:	3b04      	subs	r3, #4
 8000e74:	0112      	lsls	r2, r2, #4
 8000e76:	b2d2      	uxtb	r2, r2
 8000e78:	440b      	add	r3, r1
 8000e7a:	761a      	strb	r2, [r3, #24]
}
 8000e7c:	bf00      	nop
 8000e7e:	370c      	adds	r7, #12
 8000e80:	46bd      	mov	sp, r7
 8000e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e86:	4770      	bx	lr
 8000e88:	e000e100 	.word	0xe000e100
 8000e8c:	e000ed00 	.word	0xe000ed00

08000e90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e90:	b480      	push	{r7}
 8000e92:	b089      	sub	sp, #36	; 0x24
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	60f8      	str	r0, [r7, #12]
 8000e98:	60b9      	str	r1, [r7, #8]
 8000e9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	f003 0307 	and.w	r3, r3, #7
 8000ea2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ea4:	69fb      	ldr	r3, [r7, #28]
 8000ea6:	f1c3 0307 	rsb	r3, r3, #7
 8000eaa:	2b04      	cmp	r3, #4
 8000eac:	bf28      	it	cs
 8000eae:	2304      	movcs	r3, #4
 8000eb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	3304      	adds	r3, #4
 8000eb6:	2b06      	cmp	r3, #6
 8000eb8:	d902      	bls.n	8000ec0 <NVIC_EncodePriority+0x30>
 8000eba:	69fb      	ldr	r3, [r7, #28]
 8000ebc:	3b03      	subs	r3, #3
 8000ebe:	e000      	b.n	8000ec2 <NVIC_EncodePriority+0x32>
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ec4:	f04f 32ff 	mov.w	r2, #4294967295
 8000ec8:	69bb      	ldr	r3, [r7, #24]
 8000eca:	fa02 f303 	lsl.w	r3, r2, r3
 8000ece:	43da      	mvns	r2, r3
 8000ed0:	68bb      	ldr	r3, [r7, #8]
 8000ed2:	401a      	ands	r2, r3
 8000ed4:	697b      	ldr	r3, [r7, #20]
 8000ed6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ed8:	f04f 31ff 	mov.w	r1, #4294967295
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	fa01 f303 	lsl.w	r3, r1, r3
 8000ee2:	43d9      	mvns	r1, r3
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee8:	4313      	orrs	r3, r2
         );
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	3724      	adds	r7, #36	; 0x24
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
	...

08000ef8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	3b01      	subs	r3, #1
 8000f04:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f08:	d301      	bcc.n	8000f0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	e00f      	b.n	8000f2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f0e:	4a0a      	ldr	r2, [pc, #40]	; (8000f38 <SysTick_Config+0x40>)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	3b01      	subs	r3, #1
 8000f14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f16:	210f      	movs	r1, #15
 8000f18:	f04f 30ff 	mov.w	r0, #4294967295
 8000f1c:	f7ff ff8e 	bl	8000e3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f20:	4b05      	ldr	r3, [pc, #20]	; (8000f38 <SysTick_Config+0x40>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f26:	4b04      	ldr	r3, [pc, #16]	; (8000f38 <SysTick_Config+0x40>)
 8000f28:	2207      	movs	r2, #7
 8000f2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f2c:	2300      	movs	r3, #0
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	3708      	adds	r7, #8
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	e000e010 	.word	0xe000e010

08000f3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f44:	6878      	ldr	r0, [r7, #4]
 8000f46:	f7ff ff29 	bl	8000d9c <__NVIC_SetPriorityGrouping>
}
 8000f4a:	bf00      	nop
 8000f4c:	3708      	adds	r7, #8
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}

08000f52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f52:	b580      	push	{r7, lr}
 8000f54:	b086      	sub	sp, #24
 8000f56:	af00      	add	r7, sp, #0
 8000f58:	4603      	mov	r3, r0
 8000f5a:	60b9      	str	r1, [r7, #8]
 8000f5c:	607a      	str	r2, [r7, #4]
 8000f5e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f60:	2300      	movs	r3, #0
 8000f62:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f64:	f7ff ff3e 	bl	8000de4 <__NVIC_GetPriorityGrouping>
 8000f68:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f6a:	687a      	ldr	r2, [r7, #4]
 8000f6c:	68b9      	ldr	r1, [r7, #8]
 8000f6e:	6978      	ldr	r0, [r7, #20]
 8000f70:	f7ff ff8e 	bl	8000e90 <NVIC_EncodePriority>
 8000f74:	4602      	mov	r2, r0
 8000f76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f7a:	4611      	mov	r1, r2
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f7ff ff5d 	bl	8000e3c <__NVIC_SetPriority>
}
 8000f82:	bf00      	nop
 8000f84:	3718      	adds	r7, #24
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}

08000f8a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f8a:	b580      	push	{r7, lr}
 8000f8c:	b082      	sub	sp, #8
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	4603      	mov	r3, r0
 8000f92:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f7ff ff31 	bl	8000e00 <__NVIC_EnableIRQ>
}
 8000f9e:	bf00      	nop
 8000fa0:	3708      	adds	r7, #8
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}

08000fa6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000fa6:	b580      	push	{r7, lr}
 8000fa8:	b082      	sub	sp, #8
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000fae:	6878      	ldr	r0, [r7, #4]
 8000fb0:	f7ff ffa2 	bl	8000ef8 <SysTick_Config>
 8000fb4:	4603      	mov	r3, r0
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3708      	adds	r7, #8
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}

08000fbe <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000fbe:	b580      	push	{r7, lr}
 8000fc0:	b084      	sub	sp, #16
 8000fc2:	af00      	add	r7, sp, #0
 8000fc4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fca:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000fcc:	f7ff feda 	bl	8000d84 <HAL_GetTick>
 8000fd0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000fd8:	b2db      	uxtb	r3, r3
 8000fda:	2b02      	cmp	r3, #2
 8000fdc:	d008      	beq.n	8000ff0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	2280      	movs	r2, #128	; 0x80
 8000fe2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8000fec:	2301      	movs	r3, #1
 8000fee:	e052      	b.n	8001096 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	681a      	ldr	r2, [r3, #0]
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f022 0216 	bic.w	r2, r2, #22
 8000ffe:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	695a      	ldr	r2, [r3, #20]
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800100e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001014:	2b00      	cmp	r3, #0
 8001016:	d103      	bne.n	8001020 <HAL_DMA_Abort+0x62>
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800101c:	2b00      	cmp	r3, #0
 800101e:	d007      	beq.n	8001030 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	681a      	ldr	r2, [r3, #0]
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	f022 0208 	bic.w	r2, r2, #8
 800102e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	681a      	ldr	r2, [r3, #0]
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f022 0201 	bic.w	r2, r2, #1
 800103e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001040:	e013      	b.n	800106a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001042:	f7ff fe9f 	bl	8000d84 <HAL_GetTick>
 8001046:	4602      	mov	r2, r0
 8001048:	68bb      	ldr	r3, [r7, #8]
 800104a:	1ad3      	subs	r3, r2, r3
 800104c:	2b05      	cmp	r3, #5
 800104e:	d90c      	bls.n	800106a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	2220      	movs	r2, #32
 8001054:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2203      	movs	r2, #3
 800105a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	2200      	movs	r2, #0
 8001062:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001066:	2303      	movs	r3, #3
 8001068:	e015      	b.n	8001096 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f003 0301 	and.w	r3, r3, #1
 8001074:	2b00      	cmp	r3, #0
 8001076:	d1e4      	bne.n	8001042 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800107c:	223f      	movs	r2, #63	; 0x3f
 800107e:	409a      	lsls	r2, r3
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	2201      	movs	r2, #1
 8001088:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	2200      	movs	r2, #0
 8001090:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001094:	2300      	movs	r3, #0
}
 8001096:	4618      	mov	r0, r3
 8001098:	3710      	adds	r7, #16
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}

0800109e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800109e:	b480      	push	{r7}
 80010a0:	b083      	sub	sp, #12
 80010a2:	af00      	add	r7, sp, #0
 80010a4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80010ac:	b2db      	uxtb	r3, r3
 80010ae:	2b02      	cmp	r3, #2
 80010b0:	d004      	beq.n	80010bc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	2280      	movs	r2, #128	; 0x80
 80010b6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80010b8:	2301      	movs	r3, #1
 80010ba:	e00c      	b.n	80010d6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	2205      	movs	r2, #5
 80010c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	681a      	ldr	r2, [r3, #0]
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f022 0201 	bic.w	r2, r2, #1
 80010d2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80010d4:	2300      	movs	r3, #0
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
	...

080010e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b089      	sub	sp, #36	; 0x24
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
 80010ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80010ee:	2300      	movs	r3, #0
 80010f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80010f2:	2300      	movs	r3, #0
 80010f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80010f6:	2300      	movs	r3, #0
 80010f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010fa:	2300      	movs	r3, #0
 80010fc:	61fb      	str	r3, [r7, #28]
 80010fe:	e16b      	b.n	80013d8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001100:	2201      	movs	r2, #1
 8001102:	69fb      	ldr	r3, [r7, #28]
 8001104:	fa02 f303 	lsl.w	r3, r2, r3
 8001108:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	697a      	ldr	r2, [r7, #20]
 8001110:	4013      	ands	r3, r2
 8001112:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001114:	693a      	ldr	r2, [r7, #16]
 8001116:	697b      	ldr	r3, [r7, #20]
 8001118:	429a      	cmp	r2, r3
 800111a:	f040 815a 	bne.w	80013d2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	f003 0303 	and.w	r3, r3, #3
 8001126:	2b01      	cmp	r3, #1
 8001128:	d005      	beq.n	8001136 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	685b      	ldr	r3, [r3, #4]
 800112e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001132:	2b02      	cmp	r3, #2
 8001134:	d130      	bne.n	8001198 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	689b      	ldr	r3, [r3, #8]
 800113a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800113c:	69fb      	ldr	r3, [r7, #28]
 800113e:	005b      	lsls	r3, r3, #1
 8001140:	2203      	movs	r2, #3
 8001142:	fa02 f303 	lsl.w	r3, r2, r3
 8001146:	43db      	mvns	r3, r3
 8001148:	69ba      	ldr	r2, [r7, #24]
 800114a:	4013      	ands	r3, r2
 800114c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	68da      	ldr	r2, [r3, #12]
 8001152:	69fb      	ldr	r3, [r7, #28]
 8001154:	005b      	lsls	r3, r3, #1
 8001156:	fa02 f303 	lsl.w	r3, r2, r3
 800115a:	69ba      	ldr	r2, [r7, #24]
 800115c:	4313      	orrs	r3, r2
 800115e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	69ba      	ldr	r2, [r7, #24]
 8001164:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800116c:	2201      	movs	r2, #1
 800116e:	69fb      	ldr	r3, [r7, #28]
 8001170:	fa02 f303 	lsl.w	r3, r2, r3
 8001174:	43db      	mvns	r3, r3
 8001176:	69ba      	ldr	r2, [r7, #24]
 8001178:	4013      	ands	r3, r2
 800117a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	685b      	ldr	r3, [r3, #4]
 8001180:	091b      	lsrs	r3, r3, #4
 8001182:	f003 0201 	and.w	r2, r3, #1
 8001186:	69fb      	ldr	r3, [r7, #28]
 8001188:	fa02 f303 	lsl.w	r3, r2, r3
 800118c:	69ba      	ldr	r2, [r7, #24]
 800118e:	4313      	orrs	r3, r2
 8001190:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	69ba      	ldr	r2, [r7, #24]
 8001196:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	f003 0303 	and.w	r3, r3, #3
 80011a0:	2b03      	cmp	r3, #3
 80011a2:	d017      	beq.n	80011d4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	68db      	ldr	r3, [r3, #12]
 80011a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80011aa:	69fb      	ldr	r3, [r7, #28]
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	2203      	movs	r2, #3
 80011b0:	fa02 f303 	lsl.w	r3, r2, r3
 80011b4:	43db      	mvns	r3, r3
 80011b6:	69ba      	ldr	r2, [r7, #24]
 80011b8:	4013      	ands	r3, r2
 80011ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	689a      	ldr	r2, [r3, #8]
 80011c0:	69fb      	ldr	r3, [r7, #28]
 80011c2:	005b      	lsls	r3, r3, #1
 80011c4:	fa02 f303 	lsl.w	r3, r2, r3
 80011c8:	69ba      	ldr	r2, [r7, #24]
 80011ca:	4313      	orrs	r3, r2
 80011cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	69ba      	ldr	r2, [r7, #24]
 80011d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	f003 0303 	and.w	r3, r3, #3
 80011dc:	2b02      	cmp	r3, #2
 80011de:	d123      	bne.n	8001228 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80011e0:	69fb      	ldr	r3, [r7, #28]
 80011e2:	08da      	lsrs	r2, r3, #3
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	3208      	adds	r2, #8
 80011e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80011ee:	69fb      	ldr	r3, [r7, #28]
 80011f0:	f003 0307 	and.w	r3, r3, #7
 80011f4:	009b      	lsls	r3, r3, #2
 80011f6:	220f      	movs	r2, #15
 80011f8:	fa02 f303 	lsl.w	r3, r2, r3
 80011fc:	43db      	mvns	r3, r3
 80011fe:	69ba      	ldr	r2, [r7, #24]
 8001200:	4013      	ands	r3, r2
 8001202:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	691a      	ldr	r2, [r3, #16]
 8001208:	69fb      	ldr	r3, [r7, #28]
 800120a:	f003 0307 	and.w	r3, r3, #7
 800120e:	009b      	lsls	r3, r3, #2
 8001210:	fa02 f303 	lsl.w	r3, r2, r3
 8001214:	69ba      	ldr	r2, [r7, #24]
 8001216:	4313      	orrs	r3, r2
 8001218:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800121a:	69fb      	ldr	r3, [r7, #28]
 800121c:	08da      	lsrs	r2, r3, #3
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	3208      	adds	r2, #8
 8001222:	69b9      	ldr	r1, [r7, #24]
 8001224:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800122e:	69fb      	ldr	r3, [r7, #28]
 8001230:	005b      	lsls	r3, r3, #1
 8001232:	2203      	movs	r2, #3
 8001234:	fa02 f303 	lsl.w	r3, r2, r3
 8001238:	43db      	mvns	r3, r3
 800123a:	69ba      	ldr	r2, [r7, #24]
 800123c:	4013      	ands	r3, r2
 800123e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	f003 0203 	and.w	r2, r3, #3
 8001248:	69fb      	ldr	r3, [r7, #28]
 800124a:	005b      	lsls	r3, r3, #1
 800124c:	fa02 f303 	lsl.w	r3, r2, r3
 8001250:	69ba      	ldr	r2, [r7, #24]
 8001252:	4313      	orrs	r3, r2
 8001254:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	69ba      	ldr	r2, [r7, #24]
 800125a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001264:	2b00      	cmp	r3, #0
 8001266:	f000 80b4 	beq.w	80013d2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800126a:	2300      	movs	r3, #0
 800126c:	60fb      	str	r3, [r7, #12]
 800126e:	4b60      	ldr	r3, [pc, #384]	; (80013f0 <HAL_GPIO_Init+0x30c>)
 8001270:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001272:	4a5f      	ldr	r2, [pc, #380]	; (80013f0 <HAL_GPIO_Init+0x30c>)
 8001274:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001278:	6453      	str	r3, [r2, #68]	; 0x44
 800127a:	4b5d      	ldr	r3, [pc, #372]	; (80013f0 <HAL_GPIO_Init+0x30c>)
 800127c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800127e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001282:	60fb      	str	r3, [r7, #12]
 8001284:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001286:	4a5b      	ldr	r2, [pc, #364]	; (80013f4 <HAL_GPIO_Init+0x310>)
 8001288:	69fb      	ldr	r3, [r7, #28]
 800128a:	089b      	lsrs	r3, r3, #2
 800128c:	3302      	adds	r3, #2
 800128e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001292:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001294:	69fb      	ldr	r3, [r7, #28]
 8001296:	f003 0303 	and.w	r3, r3, #3
 800129a:	009b      	lsls	r3, r3, #2
 800129c:	220f      	movs	r2, #15
 800129e:	fa02 f303 	lsl.w	r3, r2, r3
 80012a2:	43db      	mvns	r3, r3
 80012a4:	69ba      	ldr	r2, [r7, #24]
 80012a6:	4013      	ands	r3, r2
 80012a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	4a52      	ldr	r2, [pc, #328]	; (80013f8 <HAL_GPIO_Init+0x314>)
 80012ae:	4293      	cmp	r3, r2
 80012b0:	d02b      	beq.n	800130a <HAL_GPIO_Init+0x226>
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	4a51      	ldr	r2, [pc, #324]	; (80013fc <HAL_GPIO_Init+0x318>)
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d025      	beq.n	8001306 <HAL_GPIO_Init+0x222>
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	4a50      	ldr	r2, [pc, #320]	; (8001400 <HAL_GPIO_Init+0x31c>)
 80012be:	4293      	cmp	r3, r2
 80012c0:	d01f      	beq.n	8001302 <HAL_GPIO_Init+0x21e>
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4a4f      	ldr	r2, [pc, #316]	; (8001404 <HAL_GPIO_Init+0x320>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d019      	beq.n	80012fe <HAL_GPIO_Init+0x21a>
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	4a4e      	ldr	r2, [pc, #312]	; (8001408 <HAL_GPIO_Init+0x324>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d013      	beq.n	80012fa <HAL_GPIO_Init+0x216>
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	4a4d      	ldr	r2, [pc, #308]	; (800140c <HAL_GPIO_Init+0x328>)
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d00d      	beq.n	80012f6 <HAL_GPIO_Init+0x212>
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	4a4c      	ldr	r2, [pc, #304]	; (8001410 <HAL_GPIO_Init+0x32c>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d007      	beq.n	80012f2 <HAL_GPIO_Init+0x20e>
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	4a4b      	ldr	r2, [pc, #300]	; (8001414 <HAL_GPIO_Init+0x330>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d101      	bne.n	80012ee <HAL_GPIO_Init+0x20a>
 80012ea:	2307      	movs	r3, #7
 80012ec:	e00e      	b.n	800130c <HAL_GPIO_Init+0x228>
 80012ee:	2308      	movs	r3, #8
 80012f0:	e00c      	b.n	800130c <HAL_GPIO_Init+0x228>
 80012f2:	2306      	movs	r3, #6
 80012f4:	e00a      	b.n	800130c <HAL_GPIO_Init+0x228>
 80012f6:	2305      	movs	r3, #5
 80012f8:	e008      	b.n	800130c <HAL_GPIO_Init+0x228>
 80012fa:	2304      	movs	r3, #4
 80012fc:	e006      	b.n	800130c <HAL_GPIO_Init+0x228>
 80012fe:	2303      	movs	r3, #3
 8001300:	e004      	b.n	800130c <HAL_GPIO_Init+0x228>
 8001302:	2302      	movs	r3, #2
 8001304:	e002      	b.n	800130c <HAL_GPIO_Init+0x228>
 8001306:	2301      	movs	r3, #1
 8001308:	e000      	b.n	800130c <HAL_GPIO_Init+0x228>
 800130a:	2300      	movs	r3, #0
 800130c:	69fa      	ldr	r2, [r7, #28]
 800130e:	f002 0203 	and.w	r2, r2, #3
 8001312:	0092      	lsls	r2, r2, #2
 8001314:	4093      	lsls	r3, r2
 8001316:	69ba      	ldr	r2, [r7, #24]
 8001318:	4313      	orrs	r3, r2
 800131a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800131c:	4935      	ldr	r1, [pc, #212]	; (80013f4 <HAL_GPIO_Init+0x310>)
 800131e:	69fb      	ldr	r3, [r7, #28]
 8001320:	089b      	lsrs	r3, r3, #2
 8001322:	3302      	adds	r3, #2
 8001324:	69ba      	ldr	r2, [r7, #24]
 8001326:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800132a:	4b3b      	ldr	r3, [pc, #236]	; (8001418 <HAL_GPIO_Init+0x334>)
 800132c:	689b      	ldr	r3, [r3, #8]
 800132e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001330:	693b      	ldr	r3, [r7, #16]
 8001332:	43db      	mvns	r3, r3
 8001334:	69ba      	ldr	r2, [r7, #24]
 8001336:	4013      	ands	r3, r2
 8001338:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001342:	2b00      	cmp	r3, #0
 8001344:	d003      	beq.n	800134e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001346:	69ba      	ldr	r2, [r7, #24]
 8001348:	693b      	ldr	r3, [r7, #16]
 800134a:	4313      	orrs	r3, r2
 800134c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800134e:	4a32      	ldr	r2, [pc, #200]	; (8001418 <HAL_GPIO_Init+0x334>)
 8001350:	69bb      	ldr	r3, [r7, #24]
 8001352:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001354:	4b30      	ldr	r3, [pc, #192]	; (8001418 <HAL_GPIO_Init+0x334>)
 8001356:	68db      	ldr	r3, [r3, #12]
 8001358:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800135a:	693b      	ldr	r3, [r7, #16]
 800135c:	43db      	mvns	r3, r3
 800135e:	69ba      	ldr	r2, [r7, #24]
 8001360:	4013      	ands	r3, r2
 8001362:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800136c:	2b00      	cmp	r3, #0
 800136e:	d003      	beq.n	8001378 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001370:	69ba      	ldr	r2, [r7, #24]
 8001372:	693b      	ldr	r3, [r7, #16]
 8001374:	4313      	orrs	r3, r2
 8001376:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001378:	4a27      	ldr	r2, [pc, #156]	; (8001418 <HAL_GPIO_Init+0x334>)
 800137a:	69bb      	ldr	r3, [r7, #24]
 800137c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800137e:	4b26      	ldr	r3, [pc, #152]	; (8001418 <HAL_GPIO_Init+0x334>)
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001384:	693b      	ldr	r3, [r7, #16]
 8001386:	43db      	mvns	r3, r3
 8001388:	69ba      	ldr	r2, [r7, #24]
 800138a:	4013      	ands	r3, r2
 800138c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001396:	2b00      	cmp	r3, #0
 8001398:	d003      	beq.n	80013a2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800139a:	69ba      	ldr	r2, [r7, #24]
 800139c:	693b      	ldr	r3, [r7, #16]
 800139e:	4313      	orrs	r3, r2
 80013a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80013a2:	4a1d      	ldr	r2, [pc, #116]	; (8001418 <HAL_GPIO_Init+0x334>)
 80013a4:	69bb      	ldr	r3, [r7, #24]
 80013a6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80013a8:	4b1b      	ldr	r3, [pc, #108]	; (8001418 <HAL_GPIO_Init+0x334>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013ae:	693b      	ldr	r3, [r7, #16]
 80013b0:	43db      	mvns	r3, r3
 80013b2:	69ba      	ldr	r2, [r7, #24]
 80013b4:	4013      	ands	r3, r2
 80013b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d003      	beq.n	80013cc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80013c4:	69ba      	ldr	r2, [r7, #24]
 80013c6:	693b      	ldr	r3, [r7, #16]
 80013c8:	4313      	orrs	r3, r2
 80013ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80013cc:	4a12      	ldr	r2, [pc, #72]	; (8001418 <HAL_GPIO_Init+0x334>)
 80013ce:	69bb      	ldr	r3, [r7, #24]
 80013d0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013d2:	69fb      	ldr	r3, [r7, #28]
 80013d4:	3301      	adds	r3, #1
 80013d6:	61fb      	str	r3, [r7, #28]
 80013d8:	69fb      	ldr	r3, [r7, #28]
 80013da:	2b0f      	cmp	r3, #15
 80013dc:	f67f ae90 	bls.w	8001100 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80013e0:	bf00      	nop
 80013e2:	bf00      	nop
 80013e4:	3724      	adds	r7, #36	; 0x24
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr
 80013ee:	bf00      	nop
 80013f0:	40023800 	.word	0x40023800
 80013f4:	40013800 	.word	0x40013800
 80013f8:	40020000 	.word	0x40020000
 80013fc:	40020400 	.word	0x40020400
 8001400:	40020800 	.word	0x40020800
 8001404:	40020c00 	.word	0x40020c00
 8001408:	40021000 	.word	0x40021000
 800140c:	40021400 	.word	0x40021400
 8001410:	40021800 	.word	0x40021800
 8001414:	40021c00 	.word	0x40021c00
 8001418:	40013c00 	.word	0x40013c00

0800141c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800141c:	b480      	push	{r7}
 800141e:	b083      	sub	sp, #12
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
 8001424:	460b      	mov	r3, r1
 8001426:	807b      	strh	r3, [r7, #2]
 8001428:	4613      	mov	r3, r2
 800142a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800142c:	787b      	ldrb	r3, [r7, #1]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d003      	beq.n	800143a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001432:	887a      	ldrh	r2, [r7, #2]
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001438:	e003      	b.n	8001442 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800143a:	887b      	ldrh	r3, [r7, #2]
 800143c:	041a      	lsls	r2, r3, #16
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	619a      	str	r2, [r3, #24]
}
 8001442:	bf00      	nop
 8001444:	370c      	adds	r7, #12
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr
	...

08001450 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b086      	sub	sp, #24
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d101      	bne.n	8001462 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800145e:	2301      	movs	r3, #1
 8001460:	e267      	b.n	8001932 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f003 0301 	and.w	r3, r3, #1
 800146a:	2b00      	cmp	r3, #0
 800146c:	d075      	beq.n	800155a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800146e:	4b88      	ldr	r3, [pc, #544]	; (8001690 <HAL_RCC_OscConfig+0x240>)
 8001470:	689b      	ldr	r3, [r3, #8]
 8001472:	f003 030c 	and.w	r3, r3, #12
 8001476:	2b04      	cmp	r3, #4
 8001478:	d00c      	beq.n	8001494 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800147a:	4b85      	ldr	r3, [pc, #532]	; (8001690 <HAL_RCC_OscConfig+0x240>)
 800147c:	689b      	ldr	r3, [r3, #8]
 800147e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001482:	2b08      	cmp	r3, #8
 8001484:	d112      	bne.n	80014ac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001486:	4b82      	ldr	r3, [pc, #520]	; (8001690 <HAL_RCC_OscConfig+0x240>)
 8001488:	685b      	ldr	r3, [r3, #4]
 800148a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800148e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001492:	d10b      	bne.n	80014ac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001494:	4b7e      	ldr	r3, [pc, #504]	; (8001690 <HAL_RCC_OscConfig+0x240>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800149c:	2b00      	cmp	r3, #0
 800149e:	d05b      	beq.n	8001558 <HAL_RCC_OscConfig+0x108>
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d157      	bne.n	8001558 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80014a8:	2301      	movs	r3, #1
 80014aa:	e242      	b.n	8001932 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014b4:	d106      	bne.n	80014c4 <HAL_RCC_OscConfig+0x74>
 80014b6:	4b76      	ldr	r3, [pc, #472]	; (8001690 <HAL_RCC_OscConfig+0x240>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4a75      	ldr	r2, [pc, #468]	; (8001690 <HAL_RCC_OscConfig+0x240>)
 80014bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014c0:	6013      	str	r3, [r2, #0]
 80014c2:	e01d      	b.n	8001500 <HAL_RCC_OscConfig+0xb0>
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80014cc:	d10c      	bne.n	80014e8 <HAL_RCC_OscConfig+0x98>
 80014ce:	4b70      	ldr	r3, [pc, #448]	; (8001690 <HAL_RCC_OscConfig+0x240>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4a6f      	ldr	r2, [pc, #444]	; (8001690 <HAL_RCC_OscConfig+0x240>)
 80014d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80014d8:	6013      	str	r3, [r2, #0]
 80014da:	4b6d      	ldr	r3, [pc, #436]	; (8001690 <HAL_RCC_OscConfig+0x240>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4a6c      	ldr	r2, [pc, #432]	; (8001690 <HAL_RCC_OscConfig+0x240>)
 80014e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014e4:	6013      	str	r3, [r2, #0]
 80014e6:	e00b      	b.n	8001500 <HAL_RCC_OscConfig+0xb0>
 80014e8:	4b69      	ldr	r3, [pc, #420]	; (8001690 <HAL_RCC_OscConfig+0x240>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4a68      	ldr	r2, [pc, #416]	; (8001690 <HAL_RCC_OscConfig+0x240>)
 80014ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014f2:	6013      	str	r3, [r2, #0]
 80014f4:	4b66      	ldr	r3, [pc, #408]	; (8001690 <HAL_RCC_OscConfig+0x240>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a65      	ldr	r2, [pc, #404]	; (8001690 <HAL_RCC_OscConfig+0x240>)
 80014fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d013      	beq.n	8001530 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001508:	f7ff fc3c 	bl	8000d84 <HAL_GetTick>
 800150c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800150e:	e008      	b.n	8001522 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001510:	f7ff fc38 	bl	8000d84 <HAL_GetTick>
 8001514:	4602      	mov	r2, r0
 8001516:	693b      	ldr	r3, [r7, #16]
 8001518:	1ad3      	subs	r3, r2, r3
 800151a:	2b64      	cmp	r3, #100	; 0x64
 800151c:	d901      	bls.n	8001522 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800151e:	2303      	movs	r3, #3
 8001520:	e207      	b.n	8001932 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001522:	4b5b      	ldr	r3, [pc, #364]	; (8001690 <HAL_RCC_OscConfig+0x240>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800152a:	2b00      	cmp	r3, #0
 800152c:	d0f0      	beq.n	8001510 <HAL_RCC_OscConfig+0xc0>
 800152e:	e014      	b.n	800155a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001530:	f7ff fc28 	bl	8000d84 <HAL_GetTick>
 8001534:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001536:	e008      	b.n	800154a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001538:	f7ff fc24 	bl	8000d84 <HAL_GetTick>
 800153c:	4602      	mov	r2, r0
 800153e:	693b      	ldr	r3, [r7, #16]
 8001540:	1ad3      	subs	r3, r2, r3
 8001542:	2b64      	cmp	r3, #100	; 0x64
 8001544:	d901      	bls.n	800154a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001546:	2303      	movs	r3, #3
 8001548:	e1f3      	b.n	8001932 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800154a:	4b51      	ldr	r3, [pc, #324]	; (8001690 <HAL_RCC_OscConfig+0x240>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001552:	2b00      	cmp	r3, #0
 8001554:	d1f0      	bne.n	8001538 <HAL_RCC_OscConfig+0xe8>
 8001556:	e000      	b.n	800155a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001558:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f003 0302 	and.w	r3, r3, #2
 8001562:	2b00      	cmp	r3, #0
 8001564:	d063      	beq.n	800162e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001566:	4b4a      	ldr	r3, [pc, #296]	; (8001690 <HAL_RCC_OscConfig+0x240>)
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	f003 030c 	and.w	r3, r3, #12
 800156e:	2b00      	cmp	r3, #0
 8001570:	d00b      	beq.n	800158a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001572:	4b47      	ldr	r3, [pc, #284]	; (8001690 <HAL_RCC_OscConfig+0x240>)
 8001574:	689b      	ldr	r3, [r3, #8]
 8001576:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800157a:	2b08      	cmp	r3, #8
 800157c:	d11c      	bne.n	80015b8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800157e:	4b44      	ldr	r3, [pc, #272]	; (8001690 <HAL_RCC_OscConfig+0x240>)
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001586:	2b00      	cmp	r3, #0
 8001588:	d116      	bne.n	80015b8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800158a:	4b41      	ldr	r3, [pc, #260]	; (8001690 <HAL_RCC_OscConfig+0x240>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f003 0302 	and.w	r3, r3, #2
 8001592:	2b00      	cmp	r3, #0
 8001594:	d005      	beq.n	80015a2 <HAL_RCC_OscConfig+0x152>
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	68db      	ldr	r3, [r3, #12]
 800159a:	2b01      	cmp	r3, #1
 800159c:	d001      	beq.n	80015a2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800159e:	2301      	movs	r3, #1
 80015a0:	e1c7      	b.n	8001932 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015a2:	4b3b      	ldr	r3, [pc, #236]	; (8001690 <HAL_RCC_OscConfig+0x240>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	691b      	ldr	r3, [r3, #16]
 80015ae:	00db      	lsls	r3, r3, #3
 80015b0:	4937      	ldr	r1, [pc, #220]	; (8001690 <HAL_RCC_OscConfig+0x240>)
 80015b2:	4313      	orrs	r3, r2
 80015b4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015b6:	e03a      	b.n	800162e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	68db      	ldr	r3, [r3, #12]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d020      	beq.n	8001602 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015c0:	4b34      	ldr	r3, [pc, #208]	; (8001694 <HAL_RCC_OscConfig+0x244>)
 80015c2:	2201      	movs	r2, #1
 80015c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015c6:	f7ff fbdd 	bl	8000d84 <HAL_GetTick>
 80015ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015cc:	e008      	b.n	80015e0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015ce:	f7ff fbd9 	bl	8000d84 <HAL_GetTick>
 80015d2:	4602      	mov	r2, r0
 80015d4:	693b      	ldr	r3, [r7, #16]
 80015d6:	1ad3      	subs	r3, r2, r3
 80015d8:	2b02      	cmp	r3, #2
 80015da:	d901      	bls.n	80015e0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80015dc:	2303      	movs	r3, #3
 80015de:	e1a8      	b.n	8001932 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015e0:	4b2b      	ldr	r3, [pc, #172]	; (8001690 <HAL_RCC_OscConfig+0x240>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f003 0302 	and.w	r3, r3, #2
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d0f0      	beq.n	80015ce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015ec:	4b28      	ldr	r3, [pc, #160]	; (8001690 <HAL_RCC_OscConfig+0x240>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	691b      	ldr	r3, [r3, #16]
 80015f8:	00db      	lsls	r3, r3, #3
 80015fa:	4925      	ldr	r1, [pc, #148]	; (8001690 <HAL_RCC_OscConfig+0x240>)
 80015fc:	4313      	orrs	r3, r2
 80015fe:	600b      	str	r3, [r1, #0]
 8001600:	e015      	b.n	800162e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001602:	4b24      	ldr	r3, [pc, #144]	; (8001694 <HAL_RCC_OscConfig+0x244>)
 8001604:	2200      	movs	r2, #0
 8001606:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001608:	f7ff fbbc 	bl	8000d84 <HAL_GetTick>
 800160c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800160e:	e008      	b.n	8001622 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001610:	f7ff fbb8 	bl	8000d84 <HAL_GetTick>
 8001614:	4602      	mov	r2, r0
 8001616:	693b      	ldr	r3, [r7, #16]
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	2b02      	cmp	r3, #2
 800161c:	d901      	bls.n	8001622 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800161e:	2303      	movs	r3, #3
 8001620:	e187      	b.n	8001932 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001622:	4b1b      	ldr	r3, [pc, #108]	; (8001690 <HAL_RCC_OscConfig+0x240>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f003 0302 	and.w	r3, r3, #2
 800162a:	2b00      	cmp	r3, #0
 800162c:	d1f0      	bne.n	8001610 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f003 0308 	and.w	r3, r3, #8
 8001636:	2b00      	cmp	r3, #0
 8001638:	d036      	beq.n	80016a8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	695b      	ldr	r3, [r3, #20]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d016      	beq.n	8001670 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001642:	4b15      	ldr	r3, [pc, #84]	; (8001698 <HAL_RCC_OscConfig+0x248>)
 8001644:	2201      	movs	r2, #1
 8001646:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001648:	f7ff fb9c 	bl	8000d84 <HAL_GetTick>
 800164c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800164e:	e008      	b.n	8001662 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001650:	f7ff fb98 	bl	8000d84 <HAL_GetTick>
 8001654:	4602      	mov	r2, r0
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	1ad3      	subs	r3, r2, r3
 800165a:	2b02      	cmp	r3, #2
 800165c:	d901      	bls.n	8001662 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800165e:	2303      	movs	r3, #3
 8001660:	e167      	b.n	8001932 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001662:	4b0b      	ldr	r3, [pc, #44]	; (8001690 <HAL_RCC_OscConfig+0x240>)
 8001664:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001666:	f003 0302 	and.w	r3, r3, #2
 800166a:	2b00      	cmp	r3, #0
 800166c:	d0f0      	beq.n	8001650 <HAL_RCC_OscConfig+0x200>
 800166e:	e01b      	b.n	80016a8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001670:	4b09      	ldr	r3, [pc, #36]	; (8001698 <HAL_RCC_OscConfig+0x248>)
 8001672:	2200      	movs	r2, #0
 8001674:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001676:	f7ff fb85 	bl	8000d84 <HAL_GetTick>
 800167a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800167c:	e00e      	b.n	800169c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800167e:	f7ff fb81 	bl	8000d84 <HAL_GetTick>
 8001682:	4602      	mov	r2, r0
 8001684:	693b      	ldr	r3, [r7, #16]
 8001686:	1ad3      	subs	r3, r2, r3
 8001688:	2b02      	cmp	r3, #2
 800168a:	d907      	bls.n	800169c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800168c:	2303      	movs	r3, #3
 800168e:	e150      	b.n	8001932 <HAL_RCC_OscConfig+0x4e2>
 8001690:	40023800 	.word	0x40023800
 8001694:	42470000 	.word	0x42470000
 8001698:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800169c:	4b88      	ldr	r3, [pc, #544]	; (80018c0 <HAL_RCC_OscConfig+0x470>)
 800169e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80016a0:	f003 0302 	and.w	r3, r3, #2
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d1ea      	bne.n	800167e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f003 0304 	and.w	r3, r3, #4
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	f000 8097 	beq.w	80017e4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016b6:	2300      	movs	r3, #0
 80016b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016ba:	4b81      	ldr	r3, [pc, #516]	; (80018c0 <HAL_RCC_OscConfig+0x470>)
 80016bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d10f      	bne.n	80016e6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016c6:	2300      	movs	r3, #0
 80016c8:	60bb      	str	r3, [r7, #8]
 80016ca:	4b7d      	ldr	r3, [pc, #500]	; (80018c0 <HAL_RCC_OscConfig+0x470>)
 80016cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ce:	4a7c      	ldr	r2, [pc, #496]	; (80018c0 <HAL_RCC_OscConfig+0x470>)
 80016d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016d4:	6413      	str	r3, [r2, #64]	; 0x40
 80016d6:	4b7a      	ldr	r3, [pc, #488]	; (80018c0 <HAL_RCC_OscConfig+0x470>)
 80016d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016de:	60bb      	str	r3, [r7, #8]
 80016e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80016e2:	2301      	movs	r3, #1
 80016e4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016e6:	4b77      	ldr	r3, [pc, #476]	; (80018c4 <HAL_RCC_OscConfig+0x474>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d118      	bne.n	8001724 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016f2:	4b74      	ldr	r3, [pc, #464]	; (80018c4 <HAL_RCC_OscConfig+0x474>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4a73      	ldr	r2, [pc, #460]	; (80018c4 <HAL_RCC_OscConfig+0x474>)
 80016f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016fe:	f7ff fb41 	bl	8000d84 <HAL_GetTick>
 8001702:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001704:	e008      	b.n	8001718 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001706:	f7ff fb3d 	bl	8000d84 <HAL_GetTick>
 800170a:	4602      	mov	r2, r0
 800170c:	693b      	ldr	r3, [r7, #16]
 800170e:	1ad3      	subs	r3, r2, r3
 8001710:	2b02      	cmp	r3, #2
 8001712:	d901      	bls.n	8001718 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001714:	2303      	movs	r3, #3
 8001716:	e10c      	b.n	8001932 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001718:	4b6a      	ldr	r3, [pc, #424]	; (80018c4 <HAL_RCC_OscConfig+0x474>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001720:	2b00      	cmp	r3, #0
 8001722:	d0f0      	beq.n	8001706 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	689b      	ldr	r3, [r3, #8]
 8001728:	2b01      	cmp	r3, #1
 800172a:	d106      	bne.n	800173a <HAL_RCC_OscConfig+0x2ea>
 800172c:	4b64      	ldr	r3, [pc, #400]	; (80018c0 <HAL_RCC_OscConfig+0x470>)
 800172e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001730:	4a63      	ldr	r2, [pc, #396]	; (80018c0 <HAL_RCC_OscConfig+0x470>)
 8001732:	f043 0301 	orr.w	r3, r3, #1
 8001736:	6713      	str	r3, [r2, #112]	; 0x70
 8001738:	e01c      	b.n	8001774 <HAL_RCC_OscConfig+0x324>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	689b      	ldr	r3, [r3, #8]
 800173e:	2b05      	cmp	r3, #5
 8001740:	d10c      	bne.n	800175c <HAL_RCC_OscConfig+0x30c>
 8001742:	4b5f      	ldr	r3, [pc, #380]	; (80018c0 <HAL_RCC_OscConfig+0x470>)
 8001744:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001746:	4a5e      	ldr	r2, [pc, #376]	; (80018c0 <HAL_RCC_OscConfig+0x470>)
 8001748:	f043 0304 	orr.w	r3, r3, #4
 800174c:	6713      	str	r3, [r2, #112]	; 0x70
 800174e:	4b5c      	ldr	r3, [pc, #368]	; (80018c0 <HAL_RCC_OscConfig+0x470>)
 8001750:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001752:	4a5b      	ldr	r2, [pc, #364]	; (80018c0 <HAL_RCC_OscConfig+0x470>)
 8001754:	f043 0301 	orr.w	r3, r3, #1
 8001758:	6713      	str	r3, [r2, #112]	; 0x70
 800175a:	e00b      	b.n	8001774 <HAL_RCC_OscConfig+0x324>
 800175c:	4b58      	ldr	r3, [pc, #352]	; (80018c0 <HAL_RCC_OscConfig+0x470>)
 800175e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001760:	4a57      	ldr	r2, [pc, #348]	; (80018c0 <HAL_RCC_OscConfig+0x470>)
 8001762:	f023 0301 	bic.w	r3, r3, #1
 8001766:	6713      	str	r3, [r2, #112]	; 0x70
 8001768:	4b55      	ldr	r3, [pc, #340]	; (80018c0 <HAL_RCC_OscConfig+0x470>)
 800176a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800176c:	4a54      	ldr	r2, [pc, #336]	; (80018c0 <HAL_RCC_OscConfig+0x470>)
 800176e:	f023 0304 	bic.w	r3, r3, #4
 8001772:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	689b      	ldr	r3, [r3, #8]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d015      	beq.n	80017a8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800177c:	f7ff fb02 	bl	8000d84 <HAL_GetTick>
 8001780:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001782:	e00a      	b.n	800179a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001784:	f7ff fafe 	bl	8000d84 <HAL_GetTick>
 8001788:	4602      	mov	r2, r0
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	1ad3      	subs	r3, r2, r3
 800178e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001792:	4293      	cmp	r3, r2
 8001794:	d901      	bls.n	800179a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001796:	2303      	movs	r3, #3
 8001798:	e0cb      	b.n	8001932 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800179a:	4b49      	ldr	r3, [pc, #292]	; (80018c0 <HAL_RCC_OscConfig+0x470>)
 800179c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800179e:	f003 0302 	and.w	r3, r3, #2
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d0ee      	beq.n	8001784 <HAL_RCC_OscConfig+0x334>
 80017a6:	e014      	b.n	80017d2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017a8:	f7ff faec 	bl	8000d84 <HAL_GetTick>
 80017ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017ae:	e00a      	b.n	80017c6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017b0:	f7ff fae8 	bl	8000d84 <HAL_GetTick>
 80017b4:	4602      	mov	r2, r0
 80017b6:	693b      	ldr	r3, [r7, #16]
 80017b8:	1ad3      	subs	r3, r2, r3
 80017ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80017be:	4293      	cmp	r3, r2
 80017c0:	d901      	bls.n	80017c6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80017c2:	2303      	movs	r3, #3
 80017c4:	e0b5      	b.n	8001932 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017c6:	4b3e      	ldr	r3, [pc, #248]	; (80018c0 <HAL_RCC_OscConfig+0x470>)
 80017c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017ca:	f003 0302 	and.w	r3, r3, #2
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d1ee      	bne.n	80017b0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80017d2:	7dfb      	ldrb	r3, [r7, #23]
 80017d4:	2b01      	cmp	r3, #1
 80017d6:	d105      	bne.n	80017e4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017d8:	4b39      	ldr	r3, [pc, #228]	; (80018c0 <HAL_RCC_OscConfig+0x470>)
 80017da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017dc:	4a38      	ldr	r2, [pc, #224]	; (80018c0 <HAL_RCC_OscConfig+0x470>)
 80017de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017e2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	699b      	ldr	r3, [r3, #24]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	f000 80a1 	beq.w	8001930 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80017ee:	4b34      	ldr	r3, [pc, #208]	; (80018c0 <HAL_RCC_OscConfig+0x470>)
 80017f0:	689b      	ldr	r3, [r3, #8]
 80017f2:	f003 030c 	and.w	r3, r3, #12
 80017f6:	2b08      	cmp	r3, #8
 80017f8:	d05c      	beq.n	80018b4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	699b      	ldr	r3, [r3, #24]
 80017fe:	2b02      	cmp	r3, #2
 8001800:	d141      	bne.n	8001886 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001802:	4b31      	ldr	r3, [pc, #196]	; (80018c8 <HAL_RCC_OscConfig+0x478>)
 8001804:	2200      	movs	r2, #0
 8001806:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001808:	f7ff fabc 	bl	8000d84 <HAL_GetTick>
 800180c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800180e:	e008      	b.n	8001822 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001810:	f7ff fab8 	bl	8000d84 <HAL_GetTick>
 8001814:	4602      	mov	r2, r0
 8001816:	693b      	ldr	r3, [r7, #16]
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	2b02      	cmp	r3, #2
 800181c:	d901      	bls.n	8001822 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800181e:	2303      	movs	r3, #3
 8001820:	e087      	b.n	8001932 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001822:	4b27      	ldr	r3, [pc, #156]	; (80018c0 <HAL_RCC_OscConfig+0x470>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800182a:	2b00      	cmp	r3, #0
 800182c:	d1f0      	bne.n	8001810 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	69da      	ldr	r2, [r3, #28]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6a1b      	ldr	r3, [r3, #32]
 8001836:	431a      	orrs	r2, r3
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800183c:	019b      	lsls	r3, r3, #6
 800183e:	431a      	orrs	r2, r3
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001844:	085b      	lsrs	r3, r3, #1
 8001846:	3b01      	subs	r3, #1
 8001848:	041b      	lsls	r3, r3, #16
 800184a:	431a      	orrs	r2, r3
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001850:	061b      	lsls	r3, r3, #24
 8001852:	491b      	ldr	r1, [pc, #108]	; (80018c0 <HAL_RCC_OscConfig+0x470>)
 8001854:	4313      	orrs	r3, r2
 8001856:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001858:	4b1b      	ldr	r3, [pc, #108]	; (80018c8 <HAL_RCC_OscConfig+0x478>)
 800185a:	2201      	movs	r2, #1
 800185c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800185e:	f7ff fa91 	bl	8000d84 <HAL_GetTick>
 8001862:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001864:	e008      	b.n	8001878 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001866:	f7ff fa8d 	bl	8000d84 <HAL_GetTick>
 800186a:	4602      	mov	r2, r0
 800186c:	693b      	ldr	r3, [r7, #16]
 800186e:	1ad3      	subs	r3, r2, r3
 8001870:	2b02      	cmp	r3, #2
 8001872:	d901      	bls.n	8001878 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001874:	2303      	movs	r3, #3
 8001876:	e05c      	b.n	8001932 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001878:	4b11      	ldr	r3, [pc, #68]	; (80018c0 <HAL_RCC_OscConfig+0x470>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001880:	2b00      	cmp	r3, #0
 8001882:	d0f0      	beq.n	8001866 <HAL_RCC_OscConfig+0x416>
 8001884:	e054      	b.n	8001930 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001886:	4b10      	ldr	r3, [pc, #64]	; (80018c8 <HAL_RCC_OscConfig+0x478>)
 8001888:	2200      	movs	r2, #0
 800188a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800188c:	f7ff fa7a 	bl	8000d84 <HAL_GetTick>
 8001890:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001892:	e008      	b.n	80018a6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001894:	f7ff fa76 	bl	8000d84 <HAL_GetTick>
 8001898:	4602      	mov	r2, r0
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	2b02      	cmp	r3, #2
 80018a0:	d901      	bls.n	80018a6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80018a2:	2303      	movs	r3, #3
 80018a4:	e045      	b.n	8001932 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018a6:	4b06      	ldr	r3, [pc, #24]	; (80018c0 <HAL_RCC_OscConfig+0x470>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d1f0      	bne.n	8001894 <HAL_RCC_OscConfig+0x444>
 80018b2:	e03d      	b.n	8001930 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	699b      	ldr	r3, [r3, #24]
 80018b8:	2b01      	cmp	r3, #1
 80018ba:	d107      	bne.n	80018cc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80018bc:	2301      	movs	r3, #1
 80018be:	e038      	b.n	8001932 <HAL_RCC_OscConfig+0x4e2>
 80018c0:	40023800 	.word	0x40023800
 80018c4:	40007000 	.word	0x40007000
 80018c8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80018cc:	4b1b      	ldr	r3, [pc, #108]	; (800193c <HAL_RCC_OscConfig+0x4ec>)
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	699b      	ldr	r3, [r3, #24]
 80018d6:	2b01      	cmp	r3, #1
 80018d8:	d028      	beq.n	800192c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80018e4:	429a      	cmp	r2, r3
 80018e6:	d121      	bne.n	800192c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018f2:	429a      	cmp	r2, r3
 80018f4:	d11a      	bne.n	800192c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80018f6:	68fa      	ldr	r2, [r7, #12]
 80018f8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80018fc:	4013      	ands	r3, r2
 80018fe:	687a      	ldr	r2, [r7, #4]
 8001900:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001902:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001904:	4293      	cmp	r3, r2
 8001906:	d111      	bne.n	800192c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001912:	085b      	lsrs	r3, r3, #1
 8001914:	3b01      	subs	r3, #1
 8001916:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001918:	429a      	cmp	r2, r3
 800191a:	d107      	bne.n	800192c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001926:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001928:	429a      	cmp	r2, r3
 800192a:	d001      	beq.n	8001930 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800192c:	2301      	movs	r3, #1
 800192e:	e000      	b.n	8001932 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001930:	2300      	movs	r3, #0
}
 8001932:	4618      	mov	r0, r3
 8001934:	3718      	adds	r7, #24
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	40023800 	.word	0x40023800

08001940 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b084      	sub	sp, #16
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
 8001948:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d101      	bne.n	8001954 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001950:	2301      	movs	r3, #1
 8001952:	e0cc      	b.n	8001aee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001954:	4b68      	ldr	r3, [pc, #416]	; (8001af8 <HAL_RCC_ClockConfig+0x1b8>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f003 0307 	and.w	r3, r3, #7
 800195c:	683a      	ldr	r2, [r7, #0]
 800195e:	429a      	cmp	r2, r3
 8001960:	d90c      	bls.n	800197c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001962:	4b65      	ldr	r3, [pc, #404]	; (8001af8 <HAL_RCC_ClockConfig+0x1b8>)
 8001964:	683a      	ldr	r2, [r7, #0]
 8001966:	b2d2      	uxtb	r2, r2
 8001968:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800196a:	4b63      	ldr	r3, [pc, #396]	; (8001af8 <HAL_RCC_ClockConfig+0x1b8>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f003 0307 	and.w	r3, r3, #7
 8001972:	683a      	ldr	r2, [r7, #0]
 8001974:	429a      	cmp	r2, r3
 8001976:	d001      	beq.n	800197c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001978:	2301      	movs	r3, #1
 800197a:	e0b8      	b.n	8001aee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f003 0302 	and.w	r3, r3, #2
 8001984:	2b00      	cmp	r3, #0
 8001986:	d020      	beq.n	80019ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f003 0304 	and.w	r3, r3, #4
 8001990:	2b00      	cmp	r3, #0
 8001992:	d005      	beq.n	80019a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001994:	4b59      	ldr	r3, [pc, #356]	; (8001afc <HAL_RCC_ClockConfig+0x1bc>)
 8001996:	689b      	ldr	r3, [r3, #8]
 8001998:	4a58      	ldr	r2, [pc, #352]	; (8001afc <HAL_RCC_ClockConfig+0x1bc>)
 800199a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800199e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f003 0308 	and.w	r3, r3, #8
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d005      	beq.n	80019b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019ac:	4b53      	ldr	r3, [pc, #332]	; (8001afc <HAL_RCC_ClockConfig+0x1bc>)
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	4a52      	ldr	r2, [pc, #328]	; (8001afc <HAL_RCC_ClockConfig+0x1bc>)
 80019b2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80019b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019b8:	4b50      	ldr	r3, [pc, #320]	; (8001afc <HAL_RCC_ClockConfig+0x1bc>)
 80019ba:	689b      	ldr	r3, [r3, #8]
 80019bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	689b      	ldr	r3, [r3, #8]
 80019c4:	494d      	ldr	r1, [pc, #308]	; (8001afc <HAL_RCC_ClockConfig+0x1bc>)
 80019c6:	4313      	orrs	r3, r2
 80019c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f003 0301 	and.w	r3, r3, #1
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d044      	beq.n	8001a60 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	2b01      	cmp	r3, #1
 80019dc:	d107      	bne.n	80019ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019de:	4b47      	ldr	r3, [pc, #284]	; (8001afc <HAL_RCC_ClockConfig+0x1bc>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d119      	bne.n	8001a1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019ea:	2301      	movs	r3, #1
 80019ec:	e07f      	b.n	8001aee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	2b02      	cmp	r3, #2
 80019f4:	d003      	beq.n	80019fe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019fa:	2b03      	cmp	r3, #3
 80019fc:	d107      	bne.n	8001a0e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019fe:	4b3f      	ldr	r3, [pc, #252]	; (8001afc <HAL_RCC_ClockConfig+0x1bc>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d109      	bne.n	8001a1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	e06f      	b.n	8001aee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a0e:	4b3b      	ldr	r3, [pc, #236]	; (8001afc <HAL_RCC_ClockConfig+0x1bc>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f003 0302 	and.w	r3, r3, #2
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d101      	bne.n	8001a1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	e067      	b.n	8001aee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a1e:	4b37      	ldr	r3, [pc, #220]	; (8001afc <HAL_RCC_ClockConfig+0x1bc>)
 8001a20:	689b      	ldr	r3, [r3, #8]
 8001a22:	f023 0203 	bic.w	r2, r3, #3
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	4934      	ldr	r1, [pc, #208]	; (8001afc <HAL_RCC_ClockConfig+0x1bc>)
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a30:	f7ff f9a8 	bl	8000d84 <HAL_GetTick>
 8001a34:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a36:	e00a      	b.n	8001a4e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a38:	f7ff f9a4 	bl	8000d84 <HAL_GetTick>
 8001a3c:	4602      	mov	r2, r0
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	1ad3      	subs	r3, r2, r3
 8001a42:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d901      	bls.n	8001a4e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a4a:	2303      	movs	r3, #3
 8001a4c:	e04f      	b.n	8001aee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a4e:	4b2b      	ldr	r3, [pc, #172]	; (8001afc <HAL_RCC_ClockConfig+0x1bc>)
 8001a50:	689b      	ldr	r3, [r3, #8]
 8001a52:	f003 020c 	and.w	r2, r3, #12
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	009b      	lsls	r3, r3, #2
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	d1eb      	bne.n	8001a38 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a60:	4b25      	ldr	r3, [pc, #148]	; (8001af8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f003 0307 	and.w	r3, r3, #7
 8001a68:	683a      	ldr	r2, [r7, #0]
 8001a6a:	429a      	cmp	r2, r3
 8001a6c:	d20c      	bcs.n	8001a88 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a6e:	4b22      	ldr	r3, [pc, #136]	; (8001af8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a70:	683a      	ldr	r2, [r7, #0]
 8001a72:	b2d2      	uxtb	r2, r2
 8001a74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a76:	4b20      	ldr	r3, [pc, #128]	; (8001af8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f003 0307 	and.w	r3, r3, #7
 8001a7e:	683a      	ldr	r2, [r7, #0]
 8001a80:	429a      	cmp	r2, r3
 8001a82:	d001      	beq.n	8001a88 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001a84:	2301      	movs	r3, #1
 8001a86:	e032      	b.n	8001aee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f003 0304 	and.w	r3, r3, #4
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d008      	beq.n	8001aa6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a94:	4b19      	ldr	r3, [pc, #100]	; (8001afc <HAL_RCC_ClockConfig+0x1bc>)
 8001a96:	689b      	ldr	r3, [r3, #8]
 8001a98:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	68db      	ldr	r3, [r3, #12]
 8001aa0:	4916      	ldr	r1, [pc, #88]	; (8001afc <HAL_RCC_ClockConfig+0x1bc>)
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f003 0308 	and.w	r3, r3, #8
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d009      	beq.n	8001ac6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ab2:	4b12      	ldr	r3, [pc, #72]	; (8001afc <HAL_RCC_ClockConfig+0x1bc>)
 8001ab4:	689b      	ldr	r3, [r3, #8]
 8001ab6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	691b      	ldr	r3, [r3, #16]
 8001abe:	00db      	lsls	r3, r3, #3
 8001ac0:	490e      	ldr	r1, [pc, #56]	; (8001afc <HAL_RCC_ClockConfig+0x1bc>)
 8001ac2:	4313      	orrs	r3, r2
 8001ac4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001ac6:	f000 f821 	bl	8001b0c <HAL_RCC_GetSysClockFreq>
 8001aca:	4602      	mov	r2, r0
 8001acc:	4b0b      	ldr	r3, [pc, #44]	; (8001afc <HAL_RCC_ClockConfig+0x1bc>)
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	091b      	lsrs	r3, r3, #4
 8001ad2:	f003 030f 	and.w	r3, r3, #15
 8001ad6:	490a      	ldr	r1, [pc, #40]	; (8001b00 <HAL_RCC_ClockConfig+0x1c0>)
 8001ad8:	5ccb      	ldrb	r3, [r1, r3]
 8001ada:	fa22 f303 	lsr.w	r3, r2, r3
 8001ade:	4a09      	ldr	r2, [pc, #36]	; (8001b04 <HAL_RCC_ClockConfig+0x1c4>)
 8001ae0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001ae2:	4b09      	ldr	r3, [pc, #36]	; (8001b08 <HAL_RCC_ClockConfig+0x1c8>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7ff f908 	bl	8000cfc <HAL_InitTick>

  return HAL_OK;
 8001aec:	2300      	movs	r3, #0
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	3710      	adds	r7, #16
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	40023c00 	.word	0x40023c00
 8001afc:	40023800 	.word	0x40023800
 8001b00:	08006a30 	.word	0x08006a30
 8001b04:	20000000 	.word	0x20000000
 8001b08:	20000004 	.word	0x20000004

08001b0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b10:	b094      	sub	sp, #80	; 0x50
 8001b12:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001b14:	2300      	movs	r3, #0
 8001b16:	647b      	str	r3, [r7, #68]	; 0x44
 8001b18:	2300      	movs	r3, #0
 8001b1a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001b20:	2300      	movs	r3, #0
 8001b22:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b24:	4b79      	ldr	r3, [pc, #484]	; (8001d0c <HAL_RCC_GetSysClockFreq+0x200>)
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	f003 030c 	and.w	r3, r3, #12
 8001b2c:	2b08      	cmp	r3, #8
 8001b2e:	d00d      	beq.n	8001b4c <HAL_RCC_GetSysClockFreq+0x40>
 8001b30:	2b08      	cmp	r3, #8
 8001b32:	f200 80e1 	bhi.w	8001cf8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d002      	beq.n	8001b40 <HAL_RCC_GetSysClockFreq+0x34>
 8001b3a:	2b04      	cmp	r3, #4
 8001b3c:	d003      	beq.n	8001b46 <HAL_RCC_GetSysClockFreq+0x3a>
 8001b3e:	e0db      	b.n	8001cf8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001b40:	4b73      	ldr	r3, [pc, #460]	; (8001d10 <HAL_RCC_GetSysClockFreq+0x204>)
 8001b42:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001b44:	e0db      	b.n	8001cfe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001b46:	4b73      	ldr	r3, [pc, #460]	; (8001d14 <HAL_RCC_GetSysClockFreq+0x208>)
 8001b48:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001b4a:	e0d8      	b.n	8001cfe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001b4c:	4b6f      	ldr	r3, [pc, #444]	; (8001d0c <HAL_RCC_GetSysClockFreq+0x200>)
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001b54:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001b56:	4b6d      	ldr	r3, [pc, #436]	; (8001d0c <HAL_RCC_GetSysClockFreq+0x200>)
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d063      	beq.n	8001c2a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b62:	4b6a      	ldr	r3, [pc, #424]	; (8001d0c <HAL_RCC_GetSysClockFreq+0x200>)
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	099b      	lsrs	r3, r3, #6
 8001b68:	2200      	movs	r2, #0
 8001b6a:	63bb      	str	r3, [r7, #56]	; 0x38
 8001b6c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001b6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001b70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b74:	633b      	str	r3, [r7, #48]	; 0x30
 8001b76:	2300      	movs	r3, #0
 8001b78:	637b      	str	r3, [r7, #52]	; 0x34
 8001b7a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001b7e:	4622      	mov	r2, r4
 8001b80:	462b      	mov	r3, r5
 8001b82:	f04f 0000 	mov.w	r0, #0
 8001b86:	f04f 0100 	mov.w	r1, #0
 8001b8a:	0159      	lsls	r1, r3, #5
 8001b8c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b90:	0150      	lsls	r0, r2, #5
 8001b92:	4602      	mov	r2, r0
 8001b94:	460b      	mov	r3, r1
 8001b96:	4621      	mov	r1, r4
 8001b98:	1a51      	subs	r1, r2, r1
 8001b9a:	6139      	str	r1, [r7, #16]
 8001b9c:	4629      	mov	r1, r5
 8001b9e:	eb63 0301 	sbc.w	r3, r3, r1
 8001ba2:	617b      	str	r3, [r7, #20]
 8001ba4:	f04f 0200 	mov.w	r2, #0
 8001ba8:	f04f 0300 	mov.w	r3, #0
 8001bac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001bb0:	4659      	mov	r1, fp
 8001bb2:	018b      	lsls	r3, r1, #6
 8001bb4:	4651      	mov	r1, sl
 8001bb6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001bba:	4651      	mov	r1, sl
 8001bbc:	018a      	lsls	r2, r1, #6
 8001bbe:	4651      	mov	r1, sl
 8001bc0:	ebb2 0801 	subs.w	r8, r2, r1
 8001bc4:	4659      	mov	r1, fp
 8001bc6:	eb63 0901 	sbc.w	r9, r3, r1
 8001bca:	f04f 0200 	mov.w	r2, #0
 8001bce:	f04f 0300 	mov.w	r3, #0
 8001bd2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001bd6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001bda:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001bde:	4690      	mov	r8, r2
 8001be0:	4699      	mov	r9, r3
 8001be2:	4623      	mov	r3, r4
 8001be4:	eb18 0303 	adds.w	r3, r8, r3
 8001be8:	60bb      	str	r3, [r7, #8]
 8001bea:	462b      	mov	r3, r5
 8001bec:	eb49 0303 	adc.w	r3, r9, r3
 8001bf0:	60fb      	str	r3, [r7, #12]
 8001bf2:	f04f 0200 	mov.w	r2, #0
 8001bf6:	f04f 0300 	mov.w	r3, #0
 8001bfa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001bfe:	4629      	mov	r1, r5
 8001c00:	024b      	lsls	r3, r1, #9
 8001c02:	4621      	mov	r1, r4
 8001c04:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001c08:	4621      	mov	r1, r4
 8001c0a:	024a      	lsls	r2, r1, #9
 8001c0c:	4610      	mov	r0, r2
 8001c0e:	4619      	mov	r1, r3
 8001c10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c12:	2200      	movs	r2, #0
 8001c14:	62bb      	str	r3, [r7, #40]	; 0x28
 8001c16:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001c18:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001c1c:	f7fe fb28 	bl	8000270 <__aeabi_uldivmod>
 8001c20:	4602      	mov	r2, r0
 8001c22:	460b      	mov	r3, r1
 8001c24:	4613      	mov	r3, r2
 8001c26:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001c28:	e058      	b.n	8001cdc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c2a:	4b38      	ldr	r3, [pc, #224]	; (8001d0c <HAL_RCC_GetSysClockFreq+0x200>)
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	099b      	lsrs	r3, r3, #6
 8001c30:	2200      	movs	r2, #0
 8001c32:	4618      	mov	r0, r3
 8001c34:	4611      	mov	r1, r2
 8001c36:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001c3a:	623b      	str	r3, [r7, #32]
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	627b      	str	r3, [r7, #36]	; 0x24
 8001c40:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001c44:	4642      	mov	r2, r8
 8001c46:	464b      	mov	r3, r9
 8001c48:	f04f 0000 	mov.w	r0, #0
 8001c4c:	f04f 0100 	mov.w	r1, #0
 8001c50:	0159      	lsls	r1, r3, #5
 8001c52:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c56:	0150      	lsls	r0, r2, #5
 8001c58:	4602      	mov	r2, r0
 8001c5a:	460b      	mov	r3, r1
 8001c5c:	4641      	mov	r1, r8
 8001c5e:	ebb2 0a01 	subs.w	sl, r2, r1
 8001c62:	4649      	mov	r1, r9
 8001c64:	eb63 0b01 	sbc.w	fp, r3, r1
 8001c68:	f04f 0200 	mov.w	r2, #0
 8001c6c:	f04f 0300 	mov.w	r3, #0
 8001c70:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001c74:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001c78:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001c7c:	ebb2 040a 	subs.w	r4, r2, sl
 8001c80:	eb63 050b 	sbc.w	r5, r3, fp
 8001c84:	f04f 0200 	mov.w	r2, #0
 8001c88:	f04f 0300 	mov.w	r3, #0
 8001c8c:	00eb      	lsls	r3, r5, #3
 8001c8e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001c92:	00e2      	lsls	r2, r4, #3
 8001c94:	4614      	mov	r4, r2
 8001c96:	461d      	mov	r5, r3
 8001c98:	4643      	mov	r3, r8
 8001c9a:	18e3      	adds	r3, r4, r3
 8001c9c:	603b      	str	r3, [r7, #0]
 8001c9e:	464b      	mov	r3, r9
 8001ca0:	eb45 0303 	adc.w	r3, r5, r3
 8001ca4:	607b      	str	r3, [r7, #4]
 8001ca6:	f04f 0200 	mov.w	r2, #0
 8001caa:	f04f 0300 	mov.w	r3, #0
 8001cae:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001cb2:	4629      	mov	r1, r5
 8001cb4:	028b      	lsls	r3, r1, #10
 8001cb6:	4621      	mov	r1, r4
 8001cb8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001cbc:	4621      	mov	r1, r4
 8001cbe:	028a      	lsls	r2, r1, #10
 8001cc0:	4610      	mov	r0, r2
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	61bb      	str	r3, [r7, #24]
 8001cca:	61fa      	str	r2, [r7, #28]
 8001ccc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001cd0:	f7fe face 	bl	8000270 <__aeabi_uldivmod>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	460b      	mov	r3, r1
 8001cd8:	4613      	mov	r3, r2
 8001cda:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001cdc:	4b0b      	ldr	r3, [pc, #44]	; (8001d0c <HAL_RCC_GetSysClockFreq+0x200>)
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	0c1b      	lsrs	r3, r3, #16
 8001ce2:	f003 0303 	and.w	r3, r3, #3
 8001ce6:	3301      	adds	r3, #1
 8001ce8:	005b      	lsls	r3, r3, #1
 8001cea:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001cec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001cee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001cf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cf4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001cf6:	e002      	b.n	8001cfe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001cf8:	4b05      	ldr	r3, [pc, #20]	; (8001d10 <HAL_RCC_GetSysClockFreq+0x204>)
 8001cfa:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001cfc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001cfe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	3750      	adds	r7, #80	; 0x50
 8001d04:	46bd      	mov	sp, r7
 8001d06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001d0a:	bf00      	nop
 8001d0c:	40023800 	.word	0x40023800
 8001d10:	00f42400 	.word	0x00f42400
 8001d14:	007a1200 	.word	0x007a1200

08001d18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d1c:	4b03      	ldr	r3, [pc, #12]	; (8001d2c <HAL_RCC_GetHCLKFreq+0x14>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr
 8001d2a:	bf00      	nop
 8001d2c:	20000000 	.word	0x20000000

08001d30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001d34:	f7ff fff0 	bl	8001d18 <HAL_RCC_GetHCLKFreq>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	4b05      	ldr	r3, [pc, #20]	; (8001d50 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d3c:	689b      	ldr	r3, [r3, #8]
 8001d3e:	0a9b      	lsrs	r3, r3, #10
 8001d40:	f003 0307 	and.w	r3, r3, #7
 8001d44:	4903      	ldr	r1, [pc, #12]	; (8001d54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d46:	5ccb      	ldrb	r3, [r1, r3]
 8001d48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	40023800 	.word	0x40023800
 8001d54:	08006a40 	.word	0x08006a40

08001d58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001d5c:	f7ff ffdc 	bl	8001d18 <HAL_RCC_GetHCLKFreq>
 8001d60:	4602      	mov	r2, r0
 8001d62:	4b05      	ldr	r3, [pc, #20]	; (8001d78 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d64:	689b      	ldr	r3, [r3, #8]
 8001d66:	0b5b      	lsrs	r3, r3, #13
 8001d68:	f003 0307 	and.w	r3, r3, #7
 8001d6c:	4903      	ldr	r1, [pc, #12]	; (8001d7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d6e:	5ccb      	ldrb	r3, [r1, r3]
 8001d70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	40023800 	.word	0x40023800
 8001d7c:	08006a40 	.word	0x08006a40

08001d80 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b082      	sub	sp, #8
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d101      	bne.n	8001d92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001d8e:	2301      	movs	r3, #1
 8001d90:	e03f      	b.n	8001e12 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d106      	bne.n	8001dac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2200      	movs	r2, #0
 8001da2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001da6:	6878      	ldr	r0, [r7, #4]
 8001da8:	f7fe fe28 	bl	80009fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2224      	movs	r2, #36	; 0x24
 8001db0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	68da      	ldr	r2, [r3, #12]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001dc2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001dc4:	6878      	ldr	r0, [r7, #4]
 8001dc6:	f000 fddf 	bl	8002988 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	691a      	ldr	r2, [r3, #16]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001dd8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	695a      	ldr	r2, [r3, #20]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001de8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	68da      	ldr	r2, [r3, #12]
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001df8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2220      	movs	r2, #32
 8001e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2220      	movs	r2, #32
 8001e0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001e10:	2300      	movs	r3, #0
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3708      	adds	r7, #8
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}

08001e1a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e1a:	b580      	push	{r7, lr}
 8001e1c:	b08a      	sub	sp, #40	; 0x28
 8001e1e:	af02      	add	r7, sp, #8
 8001e20:	60f8      	str	r0, [r7, #12]
 8001e22:	60b9      	str	r1, [r7, #8]
 8001e24:	603b      	str	r3, [r7, #0]
 8001e26:	4613      	mov	r3, r2
 8001e28:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	2b20      	cmp	r3, #32
 8001e38:	d17c      	bne.n	8001f34 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001e3a:	68bb      	ldr	r3, [r7, #8]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d002      	beq.n	8001e46 <HAL_UART_Transmit+0x2c>
 8001e40:	88fb      	ldrh	r3, [r7, #6]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d101      	bne.n	8001e4a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	e075      	b.n	8001f36 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e50:	2b01      	cmp	r3, #1
 8001e52:	d101      	bne.n	8001e58 <HAL_UART_Transmit+0x3e>
 8001e54:	2302      	movs	r3, #2
 8001e56:	e06e      	b.n	8001f36 <HAL_UART_Transmit+0x11c>
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	2200      	movs	r2, #0
 8001e64:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	2221      	movs	r2, #33	; 0x21
 8001e6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001e6e:	f7fe ff89 	bl	8000d84 <HAL_GetTick>
 8001e72:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	88fa      	ldrh	r2, [r7, #6]
 8001e78:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	88fa      	ldrh	r2, [r7, #6]
 8001e7e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	689b      	ldr	r3, [r3, #8]
 8001e84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e88:	d108      	bne.n	8001e9c <HAL_UART_Transmit+0x82>
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	691b      	ldr	r3, [r3, #16]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d104      	bne.n	8001e9c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001e92:	2300      	movs	r3, #0
 8001e94:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001e96:	68bb      	ldr	r3, [r7, #8]
 8001e98:	61bb      	str	r3, [r7, #24]
 8001e9a:	e003      	b.n	8001ea4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001eac:	e02a      	b.n	8001f04 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	9300      	str	r3, [sp, #0]
 8001eb2:	697b      	ldr	r3, [r7, #20]
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	2180      	movs	r1, #128	; 0x80
 8001eb8:	68f8      	ldr	r0, [r7, #12]
 8001eba:	f000 fb1f 	bl	80024fc <UART_WaitOnFlagUntilTimeout>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d001      	beq.n	8001ec8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001ec4:	2303      	movs	r3, #3
 8001ec6:	e036      	b.n	8001f36 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001ec8:	69fb      	ldr	r3, [r7, #28]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d10b      	bne.n	8001ee6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001ece:	69bb      	ldr	r3, [r7, #24]
 8001ed0:	881b      	ldrh	r3, [r3, #0]
 8001ed2:	461a      	mov	r2, r3
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001edc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001ede:	69bb      	ldr	r3, [r7, #24]
 8001ee0:	3302      	adds	r3, #2
 8001ee2:	61bb      	str	r3, [r7, #24]
 8001ee4:	e007      	b.n	8001ef6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001ee6:	69fb      	ldr	r3, [r7, #28]
 8001ee8:	781a      	ldrb	r2, [r3, #0]
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001ef0:	69fb      	ldr	r3, [r7, #28]
 8001ef2:	3301      	adds	r3, #1
 8001ef4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	3b01      	subs	r3, #1
 8001efe:	b29a      	uxth	r2, r3
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001f08:	b29b      	uxth	r3, r3
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d1cf      	bne.n	8001eae <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	9300      	str	r3, [sp, #0]
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	2200      	movs	r2, #0
 8001f16:	2140      	movs	r1, #64	; 0x40
 8001f18:	68f8      	ldr	r0, [r7, #12]
 8001f1a:	f000 faef 	bl	80024fc <UART_WaitOnFlagUntilTimeout>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d001      	beq.n	8001f28 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001f24:	2303      	movs	r3, #3
 8001f26:	e006      	b.n	8001f36 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	2220      	movs	r2, #32
 8001f2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001f30:	2300      	movs	r3, #0
 8001f32:	e000      	b.n	8001f36 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001f34:	2302      	movs	r3, #2
  }
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	3720      	adds	r7, #32
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}

08001f3e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001f3e:	b580      	push	{r7, lr}
 8001f40:	b084      	sub	sp, #16
 8001f42:	af00      	add	r7, sp, #0
 8001f44:	60f8      	str	r0, [r7, #12]
 8001f46:	60b9      	str	r1, [r7, #8]
 8001f48:	4613      	mov	r3, r2
 8001f4a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001f52:	b2db      	uxtb	r3, r3
 8001f54:	2b20      	cmp	r3, #32
 8001f56:	d11d      	bne.n	8001f94 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d002      	beq.n	8001f64 <HAL_UART_Receive_IT+0x26>
 8001f5e:	88fb      	ldrh	r3, [r7, #6]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d101      	bne.n	8001f68 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8001f64:	2301      	movs	r3, #1
 8001f66:	e016      	b.n	8001f96 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d101      	bne.n	8001f76 <HAL_UART_Receive_IT+0x38>
 8001f72:	2302      	movs	r3, #2
 8001f74:	e00f      	b.n	8001f96 <HAL_UART_Receive_IT+0x58>
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	2201      	movs	r2, #1
 8001f7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	2200      	movs	r2, #0
 8001f82:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8001f84:	88fb      	ldrh	r3, [r7, #6]
 8001f86:	461a      	mov	r2, r3
 8001f88:	68b9      	ldr	r1, [r7, #8]
 8001f8a:	68f8      	ldr	r0, [r7, #12]
 8001f8c:	f000 fb24 	bl	80025d8 <UART_Start_Receive_IT>
 8001f90:	4603      	mov	r3, r0
 8001f92:	e000      	b.n	8001f96 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8001f94:	2302      	movs	r3, #2
  }
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	3710      	adds	r7, #16
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}
	...

08001fa0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b0ba      	sub	sp, #232	; 0xe8
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	68db      	ldr	r3, [r3, #12]
 8001fb8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	695b      	ldr	r3, [r3, #20]
 8001fc2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001fd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001fd6:	f003 030f 	and.w	r3, r3, #15
 8001fda:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8001fde:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d10f      	bne.n	8002006 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001fe6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001fea:	f003 0320 	and.w	r3, r3, #32
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d009      	beq.n	8002006 <HAL_UART_IRQHandler+0x66>
 8001ff2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001ff6:	f003 0320 	and.w	r3, r3, #32
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d003      	beq.n	8002006 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8001ffe:	6878      	ldr	r0, [r7, #4]
 8002000:	f000 fc07 	bl	8002812 <UART_Receive_IT>
      return;
 8002004:	e256      	b.n	80024b4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002006:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800200a:	2b00      	cmp	r3, #0
 800200c:	f000 80de 	beq.w	80021cc <HAL_UART_IRQHandler+0x22c>
 8002010:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002014:	f003 0301 	and.w	r3, r3, #1
 8002018:	2b00      	cmp	r3, #0
 800201a:	d106      	bne.n	800202a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800201c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002020:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002024:	2b00      	cmp	r3, #0
 8002026:	f000 80d1 	beq.w	80021cc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800202a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800202e:	f003 0301 	and.w	r3, r3, #1
 8002032:	2b00      	cmp	r3, #0
 8002034:	d00b      	beq.n	800204e <HAL_UART_IRQHandler+0xae>
 8002036:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800203a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800203e:	2b00      	cmp	r3, #0
 8002040:	d005      	beq.n	800204e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002046:	f043 0201 	orr.w	r2, r3, #1
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800204e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002052:	f003 0304 	and.w	r3, r3, #4
 8002056:	2b00      	cmp	r3, #0
 8002058:	d00b      	beq.n	8002072 <HAL_UART_IRQHandler+0xd2>
 800205a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800205e:	f003 0301 	and.w	r3, r3, #1
 8002062:	2b00      	cmp	r3, #0
 8002064:	d005      	beq.n	8002072 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800206a:	f043 0202 	orr.w	r2, r3, #2
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002072:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002076:	f003 0302 	and.w	r3, r3, #2
 800207a:	2b00      	cmp	r3, #0
 800207c:	d00b      	beq.n	8002096 <HAL_UART_IRQHandler+0xf6>
 800207e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002082:	f003 0301 	and.w	r3, r3, #1
 8002086:	2b00      	cmp	r3, #0
 8002088:	d005      	beq.n	8002096 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800208e:	f043 0204 	orr.w	r2, r3, #4
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002096:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800209a:	f003 0308 	and.w	r3, r3, #8
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d011      	beq.n	80020c6 <HAL_UART_IRQHandler+0x126>
 80020a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80020a6:	f003 0320 	and.w	r3, r3, #32
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d105      	bne.n	80020ba <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80020ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80020b2:	f003 0301 	and.w	r3, r3, #1
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d005      	beq.n	80020c6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020be:	f043 0208 	orr.w	r2, r3, #8
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	f000 81ed 	beq.w	80024aa <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80020d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80020d4:	f003 0320 	and.w	r3, r3, #32
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d008      	beq.n	80020ee <HAL_UART_IRQHandler+0x14e>
 80020dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80020e0:	f003 0320 	and.w	r3, r3, #32
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d002      	beq.n	80020ee <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	f000 fb92 	bl	8002812 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	695b      	ldr	r3, [r3, #20]
 80020f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020f8:	2b40      	cmp	r3, #64	; 0x40
 80020fa:	bf0c      	ite	eq
 80020fc:	2301      	moveq	r3, #1
 80020fe:	2300      	movne	r3, #0
 8002100:	b2db      	uxtb	r3, r3
 8002102:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800210a:	f003 0308 	and.w	r3, r3, #8
 800210e:	2b00      	cmp	r3, #0
 8002110:	d103      	bne.n	800211a <HAL_UART_IRQHandler+0x17a>
 8002112:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002116:	2b00      	cmp	r3, #0
 8002118:	d04f      	beq.n	80021ba <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800211a:	6878      	ldr	r0, [r7, #4]
 800211c:	f000 fa9a 	bl	8002654 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	695b      	ldr	r3, [r3, #20]
 8002126:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800212a:	2b40      	cmp	r3, #64	; 0x40
 800212c:	d141      	bne.n	80021b2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	3314      	adds	r3, #20
 8002134:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002138:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800213c:	e853 3f00 	ldrex	r3, [r3]
 8002140:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002144:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002148:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800214c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	3314      	adds	r3, #20
 8002156:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800215a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800215e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002162:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002166:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800216a:	e841 2300 	strex	r3, r2, [r1]
 800216e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002172:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002176:	2b00      	cmp	r3, #0
 8002178:	d1d9      	bne.n	800212e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800217e:	2b00      	cmp	r3, #0
 8002180:	d013      	beq.n	80021aa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002186:	4a7d      	ldr	r2, [pc, #500]	; (800237c <HAL_UART_IRQHandler+0x3dc>)
 8002188:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800218e:	4618      	mov	r0, r3
 8002190:	f7fe ff85 	bl	800109e <HAL_DMA_Abort_IT>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d016      	beq.n	80021c8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800219e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80021a0:	687a      	ldr	r2, [r7, #4]
 80021a2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80021a4:	4610      	mov	r0, r2
 80021a6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80021a8:	e00e      	b.n	80021c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80021aa:	6878      	ldr	r0, [r7, #4]
 80021ac:	f000 f990 	bl	80024d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80021b0:	e00a      	b.n	80021c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80021b2:	6878      	ldr	r0, [r7, #4]
 80021b4:	f000 f98c 	bl	80024d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80021b8:	e006      	b.n	80021c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80021ba:	6878      	ldr	r0, [r7, #4]
 80021bc:	f000 f988 	bl	80024d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2200      	movs	r2, #0
 80021c4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80021c6:	e170      	b.n	80024aa <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80021c8:	bf00      	nop
    return;
 80021ca:	e16e      	b.n	80024aa <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d0:	2b01      	cmp	r3, #1
 80021d2:	f040 814a 	bne.w	800246a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80021d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80021da:	f003 0310 	and.w	r3, r3, #16
 80021de:	2b00      	cmp	r3, #0
 80021e0:	f000 8143 	beq.w	800246a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80021e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80021e8:	f003 0310 	and.w	r3, r3, #16
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	f000 813c 	beq.w	800246a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80021f2:	2300      	movs	r3, #0
 80021f4:	60bb      	str	r3, [r7, #8]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	60bb      	str	r3, [r7, #8]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	60bb      	str	r3, [r7, #8]
 8002206:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	695b      	ldr	r3, [r3, #20]
 800220e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002212:	2b40      	cmp	r3, #64	; 0x40
 8002214:	f040 80b4 	bne.w	8002380 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002224:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002228:	2b00      	cmp	r3, #0
 800222a:	f000 8140 	beq.w	80024ae <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002232:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002236:	429a      	cmp	r2, r3
 8002238:	f080 8139 	bcs.w	80024ae <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002242:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002248:	69db      	ldr	r3, [r3, #28]
 800224a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800224e:	f000 8088 	beq.w	8002362 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	330c      	adds	r3, #12
 8002258:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800225c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002260:	e853 3f00 	ldrex	r3, [r3]
 8002264:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002268:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800226c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002270:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	330c      	adds	r3, #12
 800227a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800227e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002282:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002286:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800228a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800228e:	e841 2300 	strex	r3, r2, [r1]
 8002292:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002296:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800229a:	2b00      	cmp	r3, #0
 800229c:	d1d9      	bne.n	8002252 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	3314      	adds	r3, #20
 80022a4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80022a8:	e853 3f00 	ldrex	r3, [r3]
 80022ac:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80022ae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80022b0:	f023 0301 	bic.w	r3, r3, #1
 80022b4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	3314      	adds	r3, #20
 80022be:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80022c2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80022c6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022c8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80022ca:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80022ce:	e841 2300 	strex	r3, r2, [r1]
 80022d2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80022d4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d1e1      	bne.n	800229e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	3314      	adds	r3, #20
 80022e0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022e2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80022e4:	e853 3f00 	ldrex	r3, [r3]
 80022e8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80022ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80022ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80022f0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	3314      	adds	r3, #20
 80022fa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80022fe:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002300:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002302:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002304:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002306:	e841 2300 	strex	r3, r2, [r1]
 800230a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800230c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800230e:	2b00      	cmp	r3, #0
 8002310:	d1e3      	bne.n	80022da <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2220      	movs	r2, #32
 8002316:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2200      	movs	r2, #0
 800231e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	330c      	adds	r3, #12
 8002326:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002328:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800232a:	e853 3f00 	ldrex	r3, [r3]
 800232e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002330:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002332:	f023 0310 	bic.w	r3, r3, #16
 8002336:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	330c      	adds	r3, #12
 8002340:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002344:	65ba      	str	r2, [r7, #88]	; 0x58
 8002346:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002348:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800234a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800234c:	e841 2300 	strex	r3, r2, [r1]
 8002350:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002352:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002354:	2b00      	cmp	r3, #0
 8002356:	d1e3      	bne.n	8002320 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800235c:	4618      	mov	r0, r3
 800235e:	f7fe fe2e 	bl	8000fbe <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800236a:	b29b      	uxth	r3, r3
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	b29b      	uxth	r3, r3
 8002370:	4619      	mov	r1, r3
 8002372:	6878      	ldr	r0, [r7, #4]
 8002374:	f000 f8b6 	bl	80024e4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002378:	e099      	b.n	80024ae <HAL_UART_IRQHandler+0x50e>
 800237a:	bf00      	nop
 800237c:	0800271b 	.word	0x0800271b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002388:	b29b      	uxth	r3, r3
 800238a:	1ad3      	subs	r3, r2, r3
 800238c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002394:	b29b      	uxth	r3, r3
 8002396:	2b00      	cmp	r3, #0
 8002398:	f000 808b 	beq.w	80024b2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800239c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	f000 8086 	beq.w	80024b2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	330c      	adds	r3, #12
 80023ac:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023b0:	e853 3f00 	ldrex	r3, [r3]
 80023b4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80023b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023b8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80023bc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	330c      	adds	r3, #12
 80023c6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80023ca:	647a      	str	r2, [r7, #68]	; 0x44
 80023cc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023ce:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80023d0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80023d2:	e841 2300 	strex	r3, r2, [r1]
 80023d6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80023d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d1e3      	bne.n	80023a6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	3314      	adds	r3, #20
 80023e4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023e8:	e853 3f00 	ldrex	r3, [r3]
 80023ec:	623b      	str	r3, [r7, #32]
   return(result);
 80023ee:	6a3b      	ldr	r3, [r7, #32]
 80023f0:	f023 0301 	bic.w	r3, r3, #1
 80023f4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	3314      	adds	r3, #20
 80023fe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002402:	633a      	str	r2, [r7, #48]	; 0x30
 8002404:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002406:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002408:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800240a:	e841 2300 	strex	r3, r2, [r1]
 800240e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002410:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002412:	2b00      	cmp	r3, #0
 8002414:	d1e3      	bne.n	80023de <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2220      	movs	r2, #32
 800241a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2200      	movs	r2, #0
 8002422:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	330c      	adds	r3, #12
 800242a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800242c:	693b      	ldr	r3, [r7, #16]
 800242e:	e853 3f00 	ldrex	r3, [r3]
 8002432:	60fb      	str	r3, [r7, #12]
   return(result);
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	f023 0310 	bic.w	r3, r3, #16
 800243a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	330c      	adds	r3, #12
 8002444:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002448:	61fa      	str	r2, [r7, #28]
 800244a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800244c:	69b9      	ldr	r1, [r7, #24]
 800244e:	69fa      	ldr	r2, [r7, #28]
 8002450:	e841 2300 	strex	r3, r2, [r1]
 8002454:	617b      	str	r3, [r7, #20]
   return(result);
 8002456:	697b      	ldr	r3, [r7, #20]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d1e3      	bne.n	8002424 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800245c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002460:	4619      	mov	r1, r3
 8002462:	6878      	ldr	r0, [r7, #4]
 8002464:	f000 f83e 	bl	80024e4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002468:	e023      	b.n	80024b2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800246a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800246e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002472:	2b00      	cmp	r3, #0
 8002474:	d009      	beq.n	800248a <HAL_UART_IRQHandler+0x4ea>
 8002476:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800247a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800247e:	2b00      	cmp	r3, #0
 8002480:	d003      	beq.n	800248a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8002482:	6878      	ldr	r0, [r7, #4]
 8002484:	f000 f95d 	bl	8002742 <UART_Transmit_IT>
    return;
 8002488:	e014      	b.n	80024b4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800248a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800248e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002492:	2b00      	cmp	r3, #0
 8002494:	d00e      	beq.n	80024b4 <HAL_UART_IRQHandler+0x514>
 8002496:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800249a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d008      	beq.n	80024b4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80024a2:	6878      	ldr	r0, [r7, #4]
 80024a4:	f000 f99d 	bl	80027e2 <UART_EndTransmit_IT>
    return;
 80024a8:	e004      	b.n	80024b4 <HAL_UART_IRQHandler+0x514>
    return;
 80024aa:	bf00      	nop
 80024ac:	e002      	b.n	80024b4 <HAL_UART_IRQHandler+0x514>
      return;
 80024ae:	bf00      	nop
 80024b0:	e000      	b.n	80024b4 <HAL_UART_IRQHandler+0x514>
      return;
 80024b2:	bf00      	nop
  }
}
 80024b4:	37e8      	adds	r7, #232	; 0xe8
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop

080024bc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80024bc:	b480      	push	{r7}
 80024be:	b083      	sub	sp, #12
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80024c4:	bf00      	nop
 80024c6:	370c      	adds	r7, #12
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr

080024d0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80024d8:	bf00      	nop
 80024da:	370c      	adds	r7, #12
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr

080024e4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b083      	sub	sp, #12
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	460b      	mov	r3, r1
 80024ee:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80024f0:	bf00      	nop
 80024f2:	370c      	adds	r7, #12
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr

080024fc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b090      	sub	sp, #64	; 0x40
 8002500:	af00      	add	r7, sp, #0
 8002502:	60f8      	str	r0, [r7, #12]
 8002504:	60b9      	str	r1, [r7, #8]
 8002506:	603b      	str	r3, [r7, #0]
 8002508:	4613      	mov	r3, r2
 800250a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800250c:	e050      	b.n	80025b0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800250e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002514:	d04c      	beq.n	80025b0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002516:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002518:	2b00      	cmp	r3, #0
 800251a:	d007      	beq.n	800252c <UART_WaitOnFlagUntilTimeout+0x30>
 800251c:	f7fe fc32 	bl	8000d84 <HAL_GetTick>
 8002520:	4602      	mov	r2, r0
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	1ad3      	subs	r3, r2, r3
 8002526:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002528:	429a      	cmp	r2, r3
 800252a:	d241      	bcs.n	80025b0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	330c      	adds	r3, #12
 8002532:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002534:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002536:	e853 3f00 	ldrex	r3, [r3]
 800253a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800253c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800253e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002542:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	330c      	adds	r3, #12
 800254a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800254c:	637a      	str	r2, [r7, #52]	; 0x34
 800254e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002550:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002552:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002554:	e841 2300 	strex	r3, r2, [r1]
 8002558:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800255a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800255c:	2b00      	cmp	r3, #0
 800255e:	d1e5      	bne.n	800252c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	3314      	adds	r3, #20
 8002566:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	e853 3f00 	ldrex	r3, [r3]
 800256e:	613b      	str	r3, [r7, #16]
   return(result);
 8002570:	693b      	ldr	r3, [r7, #16]
 8002572:	f023 0301 	bic.w	r3, r3, #1
 8002576:	63bb      	str	r3, [r7, #56]	; 0x38
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	3314      	adds	r3, #20
 800257e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002580:	623a      	str	r2, [r7, #32]
 8002582:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002584:	69f9      	ldr	r1, [r7, #28]
 8002586:	6a3a      	ldr	r2, [r7, #32]
 8002588:	e841 2300 	strex	r3, r2, [r1]
 800258c:	61bb      	str	r3, [r7, #24]
   return(result);
 800258e:	69bb      	ldr	r3, [r7, #24]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d1e5      	bne.n	8002560 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2220      	movs	r2, #32
 8002598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	2220      	movs	r2, #32
 80025a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	2200      	movs	r2, #0
 80025a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80025ac:	2303      	movs	r3, #3
 80025ae:	e00f      	b.n	80025d0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	4013      	ands	r3, r2
 80025ba:	68ba      	ldr	r2, [r7, #8]
 80025bc:	429a      	cmp	r2, r3
 80025be:	bf0c      	ite	eq
 80025c0:	2301      	moveq	r3, #1
 80025c2:	2300      	movne	r3, #0
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	461a      	mov	r2, r3
 80025c8:	79fb      	ldrb	r3, [r7, #7]
 80025ca:	429a      	cmp	r2, r3
 80025cc:	d09f      	beq.n	800250e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80025ce:	2300      	movs	r3, #0
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	3740      	adds	r7, #64	; 0x40
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}

080025d8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80025d8:	b480      	push	{r7}
 80025da:	b085      	sub	sp, #20
 80025dc:	af00      	add	r7, sp, #0
 80025de:	60f8      	str	r0, [r7, #12]
 80025e0:	60b9      	str	r1, [r7, #8]
 80025e2:	4613      	mov	r3, r2
 80025e4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	68ba      	ldr	r2, [r7, #8]
 80025ea:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	88fa      	ldrh	r2, [r7, #6]
 80025f0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	88fa      	ldrh	r2, [r7, #6]
 80025f6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	2200      	movs	r2, #0
 80025fc:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	2222      	movs	r2, #34	; 0x22
 8002602:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	2200      	movs	r2, #0
 800260a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	691b      	ldr	r3, [r3, #16]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d007      	beq.n	8002626 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	68da      	ldr	r2, [r3, #12]
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002624:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	695a      	ldr	r2, [r3, #20]
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f042 0201 	orr.w	r2, r2, #1
 8002634:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	68da      	ldr	r2, [r3, #12]
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f042 0220 	orr.w	r2, r2, #32
 8002644:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002646:	2300      	movs	r3, #0
}
 8002648:	4618      	mov	r0, r3
 800264a:	3714      	adds	r7, #20
 800264c:	46bd      	mov	sp, r7
 800264e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002652:	4770      	bx	lr

08002654 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002654:	b480      	push	{r7}
 8002656:	b095      	sub	sp, #84	; 0x54
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	330c      	adds	r3, #12
 8002662:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002664:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002666:	e853 3f00 	ldrex	r3, [r3]
 800266a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800266c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800266e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002672:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	330c      	adds	r3, #12
 800267a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800267c:	643a      	str	r2, [r7, #64]	; 0x40
 800267e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002680:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002682:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002684:	e841 2300 	strex	r3, r2, [r1]
 8002688:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800268a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800268c:	2b00      	cmp	r3, #0
 800268e:	d1e5      	bne.n	800265c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	3314      	adds	r3, #20
 8002696:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002698:	6a3b      	ldr	r3, [r7, #32]
 800269a:	e853 3f00 	ldrex	r3, [r3]
 800269e:	61fb      	str	r3, [r7, #28]
   return(result);
 80026a0:	69fb      	ldr	r3, [r7, #28]
 80026a2:	f023 0301 	bic.w	r3, r3, #1
 80026a6:	64bb      	str	r3, [r7, #72]	; 0x48
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	3314      	adds	r3, #20
 80026ae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80026b0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80026b2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026b4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80026b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80026b8:	e841 2300 	strex	r3, r2, [r1]
 80026bc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80026be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d1e5      	bne.n	8002690 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c8:	2b01      	cmp	r3, #1
 80026ca:	d119      	bne.n	8002700 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	330c      	adds	r3, #12
 80026d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	e853 3f00 	ldrex	r3, [r3]
 80026da:	60bb      	str	r3, [r7, #8]
   return(result);
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	f023 0310 	bic.w	r3, r3, #16
 80026e2:	647b      	str	r3, [r7, #68]	; 0x44
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	330c      	adds	r3, #12
 80026ea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80026ec:	61ba      	str	r2, [r7, #24]
 80026ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026f0:	6979      	ldr	r1, [r7, #20]
 80026f2:	69ba      	ldr	r2, [r7, #24]
 80026f4:	e841 2300 	strex	r3, r2, [r1]
 80026f8:	613b      	str	r3, [r7, #16]
   return(result);
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d1e5      	bne.n	80026cc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2220      	movs	r2, #32
 8002704:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2200      	movs	r2, #0
 800270c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800270e:	bf00      	nop
 8002710:	3754      	adds	r7, #84	; 0x54
 8002712:	46bd      	mov	sp, r7
 8002714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002718:	4770      	bx	lr

0800271a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800271a:	b580      	push	{r7, lr}
 800271c:	b084      	sub	sp, #16
 800271e:	af00      	add	r7, sp, #0
 8002720:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002726:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	2200      	movs	r2, #0
 800272c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	2200      	movs	r2, #0
 8002732:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002734:	68f8      	ldr	r0, [r7, #12]
 8002736:	f7ff fecb 	bl	80024d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800273a:	bf00      	nop
 800273c:	3710      	adds	r7, #16
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}

08002742 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002742:	b480      	push	{r7}
 8002744:	b085      	sub	sp, #20
 8002746:	af00      	add	r7, sp, #0
 8002748:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002750:	b2db      	uxtb	r3, r3
 8002752:	2b21      	cmp	r3, #33	; 0x21
 8002754:	d13e      	bne.n	80027d4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	689b      	ldr	r3, [r3, #8]
 800275a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800275e:	d114      	bne.n	800278a <UART_Transmit_IT+0x48>
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	691b      	ldr	r3, [r3, #16]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d110      	bne.n	800278a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6a1b      	ldr	r3, [r3, #32]
 800276c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	881b      	ldrh	r3, [r3, #0]
 8002772:	461a      	mov	r2, r3
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800277c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6a1b      	ldr	r3, [r3, #32]
 8002782:	1c9a      	adds	r2, r3, #2
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	621a      	str	r2, [r3, #32]
 8002788:	e008      	b.n	800279c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6a1b      	ldr	r3, [r3, #32]
 800278e:	1c59      	adds	r1, r3, #1
 8002790:	687a      	ldr	r2, [r7, #4]
 8002792:	6211      	str	r1, [r2, #32]
 8002794:	781a      	ldrb	r2, [r3, #0]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80027a0:	b29b      	uxth	r3, r3
 80027a2:	3b01      	subs	r3, #1
 80027a4:	b29b      	uxth	r3, r3
 80027a6:	687a      	ldr	r2, [r7, #4]
 80027a8:	4619      	mov	r1, r3
 80027aa:	84d1      	strh	r1, [r2, #38]	; 0x26
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d10f      	bne.n	80027d0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	68da      	ldr	r2, [r3, #12]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80027be:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	68da      	ldr	r2, [r3, #12]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80027ce:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80027d0:	2300      	movs	r3, #0
 80027d2:	e000      	b.n	80027d6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80027d4:	2302      	movs	r3, #2
  }
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	3714      	adds	r7, #20
 80027da:	46bd      	mov	sp, r7
 80027dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e0:	4770      	bx	lr

080027e2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80027e2:	b580      	push	{r7, lr}
 80027e4:	b082      	sub	sp, #8
 80027e6:	af00      	add	r7, sp, #0
 80027e8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	68da      	ldr	r2, [r3, #12]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80027f8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2220      	movs	r2, #32
 80027fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002802:	6878      	ldr	r0, [r7, #4]
 8002804:	f7ff fe5a 	bl	80024bc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002808:	2300      	movs	r3, #0
}
 800280a:	4618      	mov	r0, r3
 800280c:	3708      	adds	r7, #8
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}

08002812 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002812:	b580      	push	{r7, lr}
 8002814:	b08c      	sub	sp, #48	; 0x30
 8002816:	af00      	add	r7, sp, #0
 8002818:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002820:	b2db      	uxtb	r3, r3
 8002822:	2b22      	cmp	r3, #34	; 0x22
 8002824:	f040 80ab 	bne.w	800297e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002830:	d117      	bne.n	8002862 <UART_Receive_IT+0x50>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	691b      	ldr	r3, [r3, #16]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d113      	bne.n	8002862 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800283a:	2300      	movs	r3, #0
 800283c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002842:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	b29b      	uxth	r3, r3
 800284c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002850:	b29a      	uxth	r2, r3
 8002852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002854:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800285a:	1c9a      	adds	r2, r3, #2
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	629a      	str	r2, [r3, #40]	; 0x28
 8002860:	e026      	b.n	80028b0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002866:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8002868:	2300      	movs	r3, #0
 800286a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002874:	d007      	beq.n	8002886 <UART_Receive_IT+0x74>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	689b      	ldr	r3, [r3, #8]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d10a      	bne.n	8002894 <UART_Receive_IT+0x82>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	691b      	ldr	r3, [r3, #16]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d106      	bne.n	8002894 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	b2da      	uxtb	r2, r3
 800288e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002890:	701a      	strb	r2, [r3, #0]
 8002892:	e008      	b.n	80028a6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	b2db      	uxtb	r3, r3
 800289c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80028a0:	b2da      	uxtb	r2, r3
 80028a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028a4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028aa:	1c5a      	adds	r2, r3, #1
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80028b4:	b29b      	uxth	r3, r3
 80028b6:	3b01      	subs	r3, #1
 80028b8:	b29b      	uxth	r3, r3
 80028ba:	687a      	ldr	r2, [r7, #4]
 80028bc:	4619      	mov	r1, r3
 80028be:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d15a      	bne.n	800297a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	68da      	ldr	r2, [r3, #12]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f022 0220 	bic.w	r2, r2, #32
 80028d2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	68da      	ldr	r2, [r3, #12]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80028e2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	695a      	ldr	r2, [r3, #20]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f022 0201 	bic.w	r2, r2, #1
 80028f2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2220      	movs	r2, #32
 80028f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002900:	2b01      	cmp	r3, #1
 8002902:	d135      	bne.n	8002970 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2200      	movs	r2, #0
 8002908:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	330c      	adds	r3, #12
 8002910:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002912:	697b      	ldr	r3, [r7, #20]
 8002914:	e853 3f00 	ldrex	r3, [r3]
 8002918:	613b      	str	r3, [r7, #16]
   return(result);
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	f023 0310 	bic.w	r3, r3, #16
 8002920:	627b      	str	r3, [r7, #36]	; 0x24
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	330c      	adds	r3, #12
 8002928:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800292a:	623a      	str	r2, [r7, #32]
 800292c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800292e:	69f9      	ldr	r1, [r7, #28]
 8002930:	6a3a      	ldr	r2, [r7, #32]
 8002932:	e841 2300 	strex	r3, r2, [r1]
 8002936:	61bb      	str	r3, [r7, #24]
   return(result);
 8002938:	69bb      	ldr	r3, [r7, #24]
 800293a:	2b00      	cmp	r3, #0
 800293c:	d1e5      	bne.n	800290a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f003 0310 	and.w	r3, r3, #16
 8002948:	2b10      	cmp	r3, #16
 800294a:	d10a      	bne.n	8002962 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800294c:	2300      	movs	r3, #0
 800294e:	60fb      	str	r3, [r7, #12]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	60fb      	str	r3, [r7, #12]
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	60fb      	str	r3, [r7, #12]
 8002960:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002966:	4619      	mov	r1, r3
 8002968:	6878      	ldr	r0, [r7, #4]
 800296a:	f7ff fdbb 	bl	80024e4 <HAL_UARTEx_RxEventCallback>
 800296e:	e002      	b.n	8002976 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002970:	6878      	ldr	r0, [r7, #4]
 8002972:	f7fd fdff 	bl	8000574 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002976:	2300      	movs	r3, #0
 8002978:	e002      	b.n	8002980 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800297a:	2300      	movs	r3, #0
 800297c:	e000      	b.n	8002980 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800297e:	2302      	movs	r3, #2
  }
}
 8002980:	4618      	mov	r0, r3
 8002982:	3730      	adds	r7, #48	; 0x30
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}

08002988 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002988:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800298c:	b0c0      	sub	sp, #256	; 0x100
 800298e:	af00      	add	r7, sp, #0
 8002990:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002994:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	691b      	ldr	r3, [r3, #16]
 800299c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80029a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029a4:	68d9      	ldr	r1, [r3, #12]
 80029a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	ea40 0301 	orr.w	r3, r0, r1
 80029b0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80029b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029b6:	689a      	ldr	r2, [r3, #8]
 80029b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029bc:	691b      	ldr	r3, [r3, #16]
 80029be:	431a      	orrs	r2, r3
 80029c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029c4:	695b      	ldr	r3, [r3, #20]
 80029c6:	431a      	orrs	r2, r3
 80029c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029cc:	69db      	ldr	r3, [r3, #28]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80029d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	68db      	ldr	r3, [r3, #12]
 80029dc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80029e0:	f021 010c 	bic.w	r1, r1, #12
 80029e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029e8:	681a      	ldr	r2, [r3, #0]
 80029ea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80029ee:	430b      	orrs	r3, r1
 80029f0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80029f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	695b      	ldr	r3, [r3, #20]
 80029fa:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80029fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a02:	6999      	ldr	r1, [r3, #24]
 8002a04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	ea40 0301 	orr.w	r3, r0, r1
 8002a0e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002a10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	4b8f      	ldr	r3, [pc, #572]	; (8002c54 <UART_SetConfig+0x2cc>)
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d005      	beq.n	8002a28 <UART_SetConfig+0xa0>
 8002a1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	4b8d      	ldr	r3, [pc, #564]	; (8002c58 <UART_SetConfig+0x2d0>)
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d104      	bne.n	8002a32 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002a28:	f7ff f996 	bl	8001d58 <HAL_RCC_GetPCLK2Freq>
 8002a2c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002a30:	e003      	b.n	8002a3a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002a32:	f7ff f97d 	bl	8001d30 <HAL_RCC_GetPCLK1Freq>
 8002a36:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a3e:	69db      	ldr	r3, [r3, #28]
 8002a40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a44:	f040 810c 	bne.w	8002c60 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002a48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002a52:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002a56:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002a5a:	4622      	mov	r2, r4
 8002a5c:	462b      	mov	r3, r5
 8002a5e:	1891      	adds	r1, r2, r2
 8002a60:	65b9      	str	r1, [r7, #88]	; 0x58
 8002a62:	415b      	adcs	r3, r3
 8002a64:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002a66:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002a6a:	4621      	mov	r1, r4
 8002a6c:	eb12 0801 	adds.w	r8, r2, r1
 8002a70:	4629      	mov	r1, r5
 8002a72:	eb43 0901 	adc.w	r9, r3, r1
 8002a76:	f04f 0200 	mov.w	r2, #0
 8002a7a:	f04f 0300 	mov.w	r3, #0
 8002a7e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002a82:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002a86:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002a8a:	4690      	mov	r8, r2
 8002a8c:	4699      	mov	r9, r3
 8002a8e:	4623      	mov	r3, r4
 8002a90:	eb18 0303 	adds.w	r3, r8, r3
 8002a94:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002a98:	462b      	mov	r3, r5
 8002a9a:	eb49 0303 	adc.w	r3, r9, r3
 8002a9e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002aa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002aae:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002ab2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002ab6:	460b      	mov	r3, r1
 8002ab8:	18db      	adds	r3, r3, r3
 8002aba:	653b      	str	r3, [r7, #80]	; 0x50
 8002abc:	4613      	mov	r3, r2
 8002abe:	eb42 0303 	adc.w	r3, r2, r3
 8002ac2:	657b      	str	r3, [r7, #84]	; 0x54
 8002ac4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002ac8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002acc:	f7fd fbd0 	bl	8000270 <__aeabi_uldivmod>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	460b      	mov	r3, r1
 8002ad4:	4b61      	ldr	r3, [pc, #388]	; (8002c5c <UART_SetConfig+0x2d4>)
 8002ad6:	fba3 2302 	umull	r2, r3, r3, r2
 8002ada:	095b      	lsrs	r3, r3, #5
 8002adc:	011c      	lsls	r4, r3, #4
 8002ade:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002ae8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002aec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002af0:	4642      	mov	r2, r8
 8002af2:	464b      	mov	r3, r9
 8002af4:	1891      	adds	r1, r2, r2
 8002af6:	64b9      	str	r1, [r7, #72]	; 0x48
 8002af8:	415b      	adcs	r3, r3
 8002afa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002afc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002b00:	4641      	mov	r1, r8
 8002b02:	eb12 0a01 	adds.w	sl, r2, r1
 8002b06:	4649      	mov	r1, r9
 8002b08:	eb43 0b01 	adc.w	fp, r3, r1
 8002b0c:	f04f 0200 	mov.w	r2, #0
 8002b10:	f04f 0300 	mov.w	r3, #0
 8002b14:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002b18:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002b1c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002b20:	4692      	mov	sl, r2
 8002b22:	469b      	mov	fp, r3
 8002b24:	4643      	mov	r3, r8
 8002b26:	eb1a 0303 	adds.w	r3, sl, r3
 8002b2a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002b2e:	464b      	mov	r3, r9
 8002b30:	eb4b 0303 	adc.w	r3, fp, r3
 8002b34:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002b38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	2200      	movs	r2, #0
 8002b40:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002b44:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002b48:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002b4c:	460b      	mov	r3, r1
 8002b4e:	18db      	adds	r3, r3, r3
 8002b50:	643b      	str	r3, [r7, #64]	; 0x40
 8002b52:	4613      	mov	r3, r2
 8002b54:	eb42 0303 	adc.w	r3, r2, r3
 8002b58:	647b      	str	r3, [r7, #68]	; 0x44
 8002b5a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002b5e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002b62:	f7fd fb85 	bl	8000270 <__aeabi_uldivmod>
 8002b66:	4602      	mov	r2, r0
 8002b68:	460b      	mov	r3, r1
 8002b6a:	4611      	mov	r1, r2
 8002b6c:	4b3b      	ldr	r3, [pc, #236]	; (8002c5c <UART_SetConfig+0x2d4>)
 8002b6e:	fba3 2301 	umull	r2, r3, r3, r1
 8002b72:	095b      	lsrs	r3, r3, #5
 8002b74:	2264      	movs	r2, #100	; 0x64
 8002b76:	fb02 f303 	mul.w	r3, r2, r3
 8002b7a:	1acb      	subs	r3, r1, r3
 8002b7c:	00db      	lsls	r3, r3, #3
 8002b7e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002b82:	4b36      	ldr	r3, [pc, #216]	; (8002c5c <UART_SetConfig+0x2d4>)
 8002b84:	fba3 2302 	umull	r2, r3, r3, r2
 8002b88:	095b      	lsrs	r3, r3, #5
 8002b8a:	005b      	lsls	r3, r3, #1
 8002b8c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002b90:	441c      	add	r4, r3
 8002b92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002b96:	2200      	movs	r2, #0
 8002b98:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002b9c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002ba0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002ba4:	4642      	mov	r2, r8
 8002ba6:	464b      	mov	r3, r9
 8002ba8:	1891      	adds	r1, r2, r2
 8002baa:	63b9      	str	r1, [r7, #56]	; 0x38
 8002bac:	415b      	adcs	r3, r3
 8002bae:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002bb0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002bb4:	4641      	mov	r1, r8
 8002bb6:	1851      	adds	r1, r2, r1
 8002bb8:	6339      	str	r1, [r7, #48]	; 0x30
 8002bba:	4649      	mov	r1, r9
 8002bbc:	414b      	adcs	r3, r1
 8002bbe:	637b      	str	r3, [r7, #52]	; 0x34
 8002bc0:	f04f 0200 	mov.w	r2, #0
 8002bc4:	f04f 0300 	mov.w	r3, #0
 8002bc8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002bcc:	4659      	mov	r1, fp
 8002bce:	00cb      	lsls	r3, r1, #3
 8002bd0:	4651      	mov	r1, sl
 8002bd2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002bd6:	4651      	mov	r1, sl
 8002bd8:	00ca      	lsls	r2, r1, #3
 8002bda:	4610      	mov	r0, r2
 8002bdc:	4619      	mov	r1, r3
 8002bde:	4603      	mov	r3, r0
 8002be0:	4642      	mov	r2, r8
 8002be2:	189b      	adds	r3, r3, r2
 8002be4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002be8:	464b      	mov	r3, r9
 8002bea:	460a      	mov	r2, r1
 8002bec:	eb42 0303 	adc.w	r3, r2, r3
 8002bf0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002c00:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002c04:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002c08:	460b      	mov	r3, r1
 8002c0a:	18db      	adds	r3, r3, r3
 8002c0c:	62bb      	str	r3, [r7, #40]	; 0x28
 8002c0e:	4613      	mov	r3, r2
 8002c10:	eb42 0303 	adc.w	r3, r2, r3
 8002c14:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c16:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002c1a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002c1e:	f7fd fb27 	bl	8000270 <__aeabi_uldivmod>
 8002c22:	4602      	mov	r2, r0
 8002c24:	460b      	mov	r3, r1
 8002c26:	4b0d      	ldr	r3, [pc, #52]	; (8002c5c <UART_SetConfig+0x2d4>)
 8002c28:	fba3 1302 	umull	r1, r3, r3, r2
 8002c2c:	095b      	lsrs	r3, r3, #5
 8002c2e:	2164      	movs	r1, #100	; 0x64
 8002c30:	fb01 f303 	mul.w	r3, r1, r3
 8002c34:	1ad3      	subs	r3, r2, r3
 8002c36:	00db      	lsls	r3, r3, #3
 8002c38:	3332      	adds	r3, #50	; 0x32
 8002c3a:	4a08      	ldr	r2, [pc, #32]	; (8002c5c <UART_SetConfig+0x2d4>)
 8002c3c:	fba2 2303 	umull	r2, r3, r2, r3
 8002c40:	095b      	lsrs	r3, r3, #5
 8002c42:	f003 0207 	and.w	r2, r3, #7
 8002c46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4422      	add	r2, r4
 8002c4e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002c50:	e105      	b.n	8002e5e <UART_SetConfig+0x4d6>
 8002c52:	bf00      	nop
 8002c54:	40011000 	.word	0x40011000
 8002c58:	40011400 	.word	0x40011400
 8002c5c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002c60:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002c64:	2200      	movs	r2, #0
 8002c66:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002c6a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002c6e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002c72:	4642      	mov	r2, r8
 8002c74:	464b      	mov	r3, r9
 8002c76:	1891      	adds	r1, r2, r2
 8002c78:	6239      	str	r1, [r7, #32]
 8002c7a:	415b      	adcs	r3, r3
 8002c7c:	627b      	str	r3, [r7, #36]	; 0x24
 8002c7e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002c82:	4641      	mov	r1, r8
 8002c84:	1854      	adds	r4, r2, r1
 8002c86:	4649      	mov	r1, r9
 8002c88:	eb43 0501 	adc.w	r5, r3, r1
 8002c8c:	f04f 0200 	mov.w	r2, #0
 8002c90:	f04f 0300 	mov.w	r3, #0
 8002c94:	00eb      	lsls	r3, r5, #3
 8002c96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002c9a:	00e2      	lsls	r2, r4, #3
 8002c9c:	4614      	mov	r4, r2
 8002c9e:	461d      	mov	r5, r3
 8002ca0:	4643      	mov	r3, r8
 8002ca2:	18e3      	adds	r3, r4, r3
 8002ca4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002ca8:	464b      	mov	r3, r9
 8002caa:	eb45 0303 	adc.w	r3, r5, r3
 8002cae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002cb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002cbe:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002cc2:	f04f 0200 	mov.w	r2, #0
 8002cc6:	f04f 0300 	mov.w	r3, #0
 8002cca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002cce:	4629      	mov	r1, r5
 8002cd0:	008b      	lsls	r3, r1, #2
 8002cd2:	4621      	mov	r1, r4
 8002cd4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002cd8:	4621      	mov	r1, r4
 8002cda:	008a      	lsls	r2, r1, #2
 8002cdc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002ce0:	f7fd fac6 	bl	8000270 <__aeabi_uldivmod>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	460b      	mov	r3, r1
 8002ce8:	4b60      	ldr	r3, [pc, #384]	; (8002e6c <UART_SetConfig+0x4e4>)
 8002cea:	fba3 2302 	umull	r2, r3, r3, r2
 8002cee:	095b      	lsrs	r3, r3, #5
 8002cf0:	011c      	lsls	r4, r3, #4
 8002cf2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002cfc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002d00:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002d04:	4642      	mov	r2, r8
 8002d06:	464b      	mov	r3, r9
 8002d08:	1891      	adds	r1, r2, r2
 8002d0a:	61b9      	str	r1, [r7, #24]
 8002d0c:	415b      	adcs	r3, r3
 8002d0e:	61fb      	str	r3, [r7, #28]
 8002d10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d14:	4641      	mov	r1, r8
 8002d16:	1851      	adds	r1, r2, r1
 8002d18:	6139      	str	r1, [r7, #16]
 8002d1a:	4649      	mov	r1, r9
 8002d1c:	414b      	adcs	r3, r1
 8002d1e:	617b      	str	r3, [r7, #20]
 8002d20:	f04f 0200 	mov.w	r2, #0
 8002d24:	f04f 0300 	mov.w	r3, #0
 8002d28:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002d2c:	4659      	mov	r1, fp
 8002d2e:	00cb      	lsls	r3, r1, #3
 8002d30:	4651      	mov	r1, sl
 8002d32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002d36:	4651      	mov	r1, sl
 8002d38:	00ca      	lsls	r2, r1, #3
 8002d3a:	4610      	mov	r0, r2
 8002d3c:	4619      	mov	r1, r3
 8002d3e:	4603      	mov	r3, r0
 8002d40:	4642      	mov	r2, r8
 8002d42:	189b      	adds	r3, r3, r2
 8002d44:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002d48:	464b      	mov	r3, r9
 8002d4a:	460a      	mov	r2, r1
 8002d4c:	eb42 0303 	adc.w	r3, r2, r3
 8002d50:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002d54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	67bb      	str	r3, [r7, #120]	; 0x78
 8002d5e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002d60:	f04f 0200 	mov.w	r2, #0
 8002d64:	f04f 0300 	mov.w	r3, #0
 8002d68:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002d6c:	4649      	mov	r1, r9
 8002d6e:	008b      	lsls	r3, r1, #2
 8002d70:	4641      	mov	r1, r8
 8002d72:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002d76:	4641      	mov	r1, r8
 8002d78:	008a      	lsls	r2, r1, #2
 8002d7a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002d7e:	f7fd fa77 	bl	8000270 <__aeabi_uldivmod>
 8002d82:	4602      	mov	r2, r0
 8002d84:	460b      	mov	r3, r1
 8002d86:	4b39      	ldr	r3, [pc, #228]	; (8002e6c <UART_SetConfig+0x4e4>)
 8002d88:	fba3 1302 	umull	r1, r3, r3, r2
 8002d8c:	095b      	lsrs	r3, r3, #5
 8002d8e:	2164      	movs	r1, #100	; 0x64
 8002d90:	fb01 f303 	mul.w	r3, r1, r3
 8002d94:	1ad3      	subs	r3, r2, r3
 8002d96:	011b      	lsls	r3, r3, #4
 8002d98:	3332      	adds	r3, #50	; 0x32
 8002d9a:	4a34      	ldr	r2, [pc, #208]	; (8002e6c <UART_SetConfig+0x4e4>)
 8002d9c:	fba2 2303 	umull	r2, r3, r2, r3
 8002da0:	095b      	lsrs	r3, r3, #5
 8002da2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002da6:	441c      	add	r4, r3
 8002da8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002dac:	2200      	movs	r2, #0
 8002dae:	673b      	str	r3, [r7, #112]	; 0x70
 8002db0:	677a      	str	r2, [r7, #116]	; 0x74
 8002db2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002db6:	4642      	mov	r2, r8
 8002db8:	464b      	mov	r3, r9
 8002dba:	1891      	adds	r1, r2, r2
 8002dbc:	60b9      	str	r1, [r7, #8]
 8002dbe:	415b      	adcs	r3, r3
 8002dc0:	60fb      	str	r3, [r7, #12]
 8002dc2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002dc6:	4641      	mov	r1, r8
 8002dc8:	1851      	adds	r1, r2, r1
 8002dca:	6039      	str	r1, [r7, #0]
 8002dcc:	4649      	mov	r1, r9
 8002dce:	414b      	adcs	r3, r1
 8002dd0:	607b      	str	r3, [r7, #4]
 8002dd2:	f04f 0200 	mov.w	r2, #0
 8002dd6:	f04f 0300 	mov.w	r3, #0
 8002dda:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002dde:	4659      	mov	r1, fp
 8002de0:	00cb      	lsls	r3, r1, #3
 8002de2:	4651      	mov	r1, sl
 8002de4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002de8:	4651      	mov	r1, sl
 8002dea:	00ca      	lsls	r2, r1, #3
 8002dec:	4610      	mov	r0, r2
 8002dee:	4619      	mov	r1, r3
 8002df0:	4603      	mov	r3, r0
 8002df2:	4642      	mov	r2, r8
 8002df4:	189b      	adds	r3, r3, r2
 8002df6:	66bb      	str	r3, [r7, #104]	; 0x68
 8002df8:	464b      	mov	r3, r9
 8002dfa:	460a      	mov	r2, r1
 8002dfc:	eb42 0303 	adc.w	r3, r2, r3
 8002e00:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002e02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	663b      	str	r3, [r7, #96]	; 0x60
 8002e0c:	667a      	str	r2, [r7, #100]	; 0x64
 8002e0e:	f04f 0200 	mov.w	r2, #0
 8002e12:	f04f 0300 	mov.w	r3, #0
 8002e16:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002e1a:	4649      	mov	r1, r9
 8002e1c:	008b      	lsls	r3, r1, #2
 8002e1e:	4641      	mov	r1, r8
 8002e20:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002e24:	4641      	mov	r1, r8
 8002e26:	008a      	lsls	r2, r1, #2
 8002e28:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002e2c:	f7fd fa20 	bl	8000270 <__aeabi_uldivmod>
 8002e30:	4602      	mov	r2, r0
 8002e32:	460b      	mov	r3, r1
 8002e34:	4b0d      	ldr	r3, [pc, #52]	; (8002e6c <UART_SetConfig+0x4e4>)
 8002e36:	fba3 1302 	umull	r1, r3, r3, r2
 8002e3a:	095b      	lsrs	r3, r3, #5
 8002e3c:	2164      	movs	r1, #100	; 0x64
 8002e3e:	fb01 f303 	mul.w	r3, r1, r3
 8002e42:	1ad3      	subs	r3, r2, r3
 8002e44:	011b      	lsls	r3, r3, #4
 8002e46:	3332      	adds	r3, #50	; 0x32
 8002e48:	4a08      	ldr	r2, [pc, #32]	; (8002e6c <UART_SetConfig+0x4e4>)
 8002e4a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e4e:	095b      	lsrs	r3, r3, #5
 8002e50:	f003 020f 	and.w	r2, r3, #15
 8002e54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4422      	add	r2, r4
 8002e5c:	609a      	str	r2, [r3, #8]
}
 8002e5e:	bf00      	nop
 8002e60:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002e64:	46bd      	mov	sp, r7
 8002e66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e6a:	bf00      	nop
 8002e6c:	51eb851f 	.word	0x51eb851f

08002e70 <__NVIC_SetPriority>:
{
 8002e70:	b480      	push	{r7}
 8002e72:	b083      	sub	sp, #12
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	4603      	mov	r3, r0
 8002e78:	6039      	str	r1, [r7, #0]
 8002e7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	db0a      	blt.n	8002e9a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	b2da      	uxtb	r2, r3
 8002e88:	490c      	ldr	r1, [pc, #48]	; (8002ebc <__NVIC_SetPriority+0x4c>)
 8002e8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e8e:	0112      	lsls	r2, r2, #4
 8002e90:	b2d2      	uxtb	r2, r2
 8002e92:	440b      	add	r3, r1
 8002e94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002e98:	e00a      	b.n	8002eb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	b2da      	uxtb	r2, r3
 8002e9e:	4908      	ldr	r1, [pc, #32]	; (8002ec0 <__NVIC_SetPriority+0x50>)
 8002ea0:	79fb      	ldrb	r3, [r7, #7]
 8002ea2:	f003 030f 	and.w	r3, r3, #15
 8002ea6:	3b04      	subs	r3, #4
 8002ea8:	0112      	lsls	r2, r2, #4
 8002eaa:	b2d2      	uxtb	r2, r2
 8002eac:	440b      	add	r3, r1
 8002eae:	761a      	strb	r2, [r3, #24]
}
 8002eb0:	bf00      	nop
 8002eb2:	370c      	adds	r7, #12
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eba:	4770      	bx	lr
 8002ebc:	e000e100 	.word	0xe000e100
 8002ec0:	e000ed00 	.word	0xe000ed00

08002ec4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8002ec8:	2100      	movs	r1, #0
 8002eca:	f06f 0004 	mvn.w	r0, #4
 8002ece:	f7ff ffcf 	bl	8002e70 <__NVIC_SetPriority>
#endif
}
 8002ed2:	bf00      	nop
 8002ed4:	bd80      	pop	{r7, pc}
	...

08002ed8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002ede:	f3ef 8305 	mrs	r3, IPSR
 8002ee2:	603b      	str	r3, [r7, #0]
  return(result);
 8002ee4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d003      	beq.n	8002ef2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8002eea:	f06f 0305 	mvn.w	r3, #5
 8002eee:	607b      	str	r3, [r7, #4]
 8002ef0:	e00c      	b.n	8002f0c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8002ef2:	4b0a      	ldr	r3, [pc, #40]	; (8002f1c <osKernelInitialize+0x44>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d105      	bne.n	8002f06 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8002efa:	4b08      	ldr	r3, [pc, #32]	; (8002f1c <osKernelInitialize+0x44>)
 8002efc:	2201      	movs	r2, #1
 8002efe:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8002f00:	2300      	movs	r3, #0
 8002f02:	607b      	str	r3, [r7, #4]
 8002f04:	e002      	b.n	8002f0c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8002f06:	f04f 33ff 	mov.w	r3, #4294967295
 8002f0a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002f0c:	687b      	ldr	r3, [r7, #4]
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	370c      	adds	r7, #12
 8002f12:	46bd      	mov	sp, r7
 8002f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f18:	4770      	bx	lr
 8002f1a:	bf00      	nop
 8002f1c:	20000100 	.word	0x20000100

08002f20 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b082      	sub	sp, #8
 8002f24:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002f26:	f3ef 8305 	mrs	r3, IPSR
 8002f2a:	603b      	str	r3, [r7, #0]
  return(result);
 8002f2c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d003      	beq.n	8002f3a <osKernelStart+0x1a>
    stat = osErrorISR;
 8002f32:	f06f 0305 	mvn.w	r3, #5
 8002f36:	607b      	str	r3, [r7, #4]
 8002f38:	e010      	b.n	8002f5c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8002f3a:	4b0b      	ldr	r3, [pc, #44]	; (8002f68 <osKernelStart+0x48>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	2b01      	cmp	r3, #1
 8002f40:	d109      	bne.n	8002f56 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8002f42:	f7ff ffbf 	bl	8002ec4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8002f46:	4b08      	ldr	r3, [pc, #32]	; (8002f68 <osKernelStart+0x48>)
 8002f48:	2202      	movs	r2, #2
 8002f4a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8002f4c:	f001 f866 	bl	800401c <vTaskStartScheduler>
      stat = osOK;
 8002f50:	2300      	movs	r3, #0
 8002f52:	607b      	str	r3, [r7, #4]
 8002f54:	e002      	b.n	8002f5c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8002f56:	f04f 33ff 	mov.w	r3, #4294967295
 8002f5a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002f5c:	687b      	ldr	r3, [r7, #4]
}
 8002f5e:	4618      	mov	r0, r3
 8002f60:	3708      	adds	r7, #8
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	bf00      	nop
 8002f68:	20000100 	.word	0x20000100

08002f6c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b08e      	sub	sp, #56	; 0x38
 8002f70:	af04      	add	r7, sp, #16
 8002f72:	60f8      	str	r0, [r7, #12]
 8002f74:	60b9      	str	r1, [r7, #8]
 8002f76:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002f7c:	f3ef 8305 	mrs	r3, IPSR
 8002f80:	617b      	str	r3, [r7, #20]
  return(result);
 8002f82:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d17e      	bne.n	8003086 <osThreadNew+0x11a>
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d07b      	beq.n	8003086 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8002f8e:	2380      	movs	r3, #128	; 0x80
 8002f90:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8002f92:	2318      	movs	r3, #24
 8002f94:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8002f96:	2300      	movs	r3, #0
 8002f98:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8002f9a:	f04f 33ff 	mov.w	r3, #4294967295
 8002f9e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d045      	beq.n	8003032 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d002      	beq.n	8002fb4 <osThreadNew+0x48>
        name = attr->name;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	699b      	ldr	r3, [r3, #24]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d002      	beq.n	8002fc2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	699b      	ldr	r3, [r3, #24]
 8002fc0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8002fc2:	69fb      	ldr	r3, [r7, #28]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d008      	beq.n	8002fda <osThreadNew+0x6e>
 8002fc8:	69fb      	ldr	r3, [r7, #28]
 8002fca:	2b38      	cmp	r3, #56	; 0x38
 8002fcc:	d805      	bhi.n	8002fda <osThreadNew+0x6e>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	f003 0301 	and.w	r3, r3, #1
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d001      	beq.n	8002fde <osThreadNew+0x72>
        return (NULL);
 8002fda:	2300      	movs	r3, #0
 8002fdc:	e054      	b.n	8003088 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	695b      	ldr	r3, [r3, #20]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d003      	beq.n	8002fee <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	695b      	ldr	r3, [r3, #20]
 8002fea:	089b      	lsrs	r3, r3, #2
 8002fec:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d00e      	beq.n	8003014 <osThreadNew+0xa8>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	68db      	ldr	r3, [r3, #12]
 8002ffa:	2b5b      	cmp	r3, #91	; 0x5b
 8002ffc:	d90a      	bls.n	8003014 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003002:	2b00      	cmp	r3, #0
 8003004:	d006      	beq.n	8003014 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	695b      	ldr	r3, [r3, #20]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d002      	beq.n	8003014 <osThreadNew+0xa8>
        mem = 1;
 800300e:	2301      	movs	r3, #1
 8003010:	61bb      	str	r3, [r7, #24]
 8003012:	e010      	b.n	8003036 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	689b      	ldr	r3, [r3, #8]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d10c      	bne.n	8003036 <osThreadNew+0xca>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	68db      	ldr	r3, [r3, #12]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d108      	bne.n	8003036 <osThreadNew+0xca>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	691b      	ldr	r3, [r3, #16]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d104      	bne.n	8003036 <osThreadNew+0xca>
          mem = 0;
 800302c:	2300      	movs	r3, #0
 800302e:	61bb      	str	r3, [r7, #24]
 8003030:	e001      	b.n	8003036 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8003032:	2300      	movs	r3, #0
 8003034:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003036:	69bb      	ldr	r3, [r7, #24]
 8003038:	2b01      	cmp	r3, #1
 800303a:	d110      	bne.n	800305e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003040:	687a      	ldr	r2, [r7, #4]
 8003042:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003044:	9202      	str	r2, [sp, #8]
 8003046:	9301      	str	r3, [sp, #4]
 8003048:	69fb      	ldr	r3, [r7, #28]
 800304a:	9300      	str	r3, [sp, #0]
 800304c:	68bb      	ldr	r3, [r7, #8]
 800304e:	6a3a      	ldr	r2, [r7, #32]
 8003050:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003052:	68f8      	ldr	r0, [r7, #12]
 8003054:	f000 fe0c 	bl	8003c70 <xTaskCreateStatic>
 8003058:	4603      	mov	r3, r0
 800305a:	613b      	str	r3, [r7, #16]
 800305c:	e013      	b.n	8003086 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800305e:	69bb      	ldr	r3, [r7, #24]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d110      	bne.n	8003086 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003064:	6a3b      	ldr	r3, [r7, #32]
 8003066:	b29a      	uxth	r2, r3
 8003068:	f107 0310 	add.w	r3, r7, #16
 800306c:	9301      	str	r3, [sp, #4]
 800306e:	69fb      	ldr	r3, [r7, #28]
 8003070:	9300      	str	r3, [sp, #0]
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003076:	68f8      	ldr	r0, [r7, #12]
 8003078:	f000 fe57 	bl	8003d2a <xTaskCreate>
 800307c:	4603      	mov	r3, r0
 800307e:	2b01      	cmp	r3, #1
 8003080:	d001      	beq.n	8003086 <osThreadNew+0x11a>
            hTask = NULL;
 8003082:	2300      	movs	r3, #0
 8003084:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003086:	693b      	ldr	r3, [r7, #16]
}
 8003088:	4618      	mov	r0, r3
 800308a:	3728      	adds	r7, #40	; 0x28
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}

08003090 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003090:	b580      	push	{r7, lr}
 8003092:	b084      	sub	sp, #16
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003098:	f3ef 8305 	mrs	r3, IPSR
 800309c:	60bb      	str	r3, [r7, #8]
  return(result);
 800309e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d003      	beq.n	80030ac <osDelay+0x1c>
    stat = osErrorISR;
 80030a4:	f06f 0305 	mvn.w	r3, #5
 80030a8:	60fb      	str	r3, [r7, #12]
 80030aa:	e007      	b.n	80030bc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80030ac:	2300      	movs	r3, #0
 80030ae:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d002      	beq.n	80030bc <osDelay+0x2c>
      vTaskDelay(ticks);
 80030b6:	6878      	ldr	r0, [r7, #4]
 80030b8:	f000 ff7c 	bl	8003fb4 <vTaskDelay>
    }
  }

  return (stat);
 80030bc:	68fb      	ldr	r3, [r7, #12]
}
 80030be:	4618      	mov	r0, r3
 80030c0:	3710      	adds	r7, #16
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}
	...

080030c8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80030c8:	b480      	push	{r7}
 80030ca:	b085      	sub	sp, #20
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	60f8      	str	r0, [r7, #12]
 80030d0:	60b9      	str	r1, [r7, #8]
 80030d2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	4a07      	ldr	r2, [pc, #28]	; (80030f4 <vApplicationGetIdleTaskMemory+0x2c>)
 80030d8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	4a06      	ldr	r2, [pc, #24]	; (80030f8 <vApplicationGetIdleTaskMemory+0x30>)
 80030de:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2280      	movs	r2, #128	; 0x80
 80030e4:	601a      	str	r2, [r3, #0]
}
 80030e6:	bf00      	nop
 80030e8:	3714      	adds	r7, #20
 80030ea:	46bd      	mov	sp, r7
 80030ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f0:	4770      	bx	lr
 80030f2:	bf00      	nop
 80030f4:	20000104 	.word	0x20000104
 80030f8:	20000160 	.word	0x20000160

080030fc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80030fc:	b480      	push	{r7}
 80030fe:	b085      	sub	sp, #20
 8003100:	af00      	add	r7, sp, #0
 8003102:	60f8      	str	r0, [r7, #12]
 8003104:	60b9      	str	r1, [r7, #8]
 8003106:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	4a07      	ldr	r2, [pc, #28]	; (8003128 <vApplicationGetTimerTaskMemory+0x2c>)
 800310c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	4a06      	ldr	r2, [pc, #24]	; (800312c <vApplicationGetTimerTaskMemory+0x30>)
 8003112:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	f44f 7280 	mov.w	r2, #256	; 0x100
 800311a:	601a      	str	r2, [r3, #0]
}
 800311c:	bf00      	nop
 800311e:	3714      	adds	r7, #20
 8003120:	46bd      	mov	sp, r7
 8003122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003126:	4770      	bx	lr
 8003128:	20000360 	.word	0x20000360
 800312c:	200003bc 	.word	0x200003bc

08003130 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003130:	b480      	push	{r7}
 8003132:	b083      	sub	sp, #12
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	f103 0208 	add.w	r2, r3, #8
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	f04f 32ff 	mov.w	r2, #4294967295
 8003148:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	f103 0208 	add.w	r2, r3, #8
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	f103 0208 	add.w	r2, r3, #8
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2200      	movs	r2, #0
 8003162:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003164:	bf00      	nop
 8003166:	370c      	adds	r7, #12
 8003168:	46bd      	mov	sp, r7
 800316a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316e:	4770      	bx	lr

08003170 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003170:	b480      	push	{r7}
 8003172:	b083      	sub	sp, #12
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2200      	movs	r2, #0
 800317c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800317e:	bf00      	nop
 8003180:	370c      	adds	r7, #12
 8003182:	46bd      	mov	sp, r7
 8003184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003188:	4770      	bx	lr

0800318a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800318a:	b480      	push	{r7}
 800318c:	b085      	sub	sp, #20
 800318e:	af00      	add	r7, sp, #0
 8003190:	6078      	str	r0, [r7, #4]
 8003192:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	68fa      	ldr	r2, [r7, #12]
 800319e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	689a      	ldr	r2, [r3, #8]
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	689b      	ldr	r3, [r3, #8]
 80031ac:	683a      	ldr	r2, [r7, #0]
 80031ae:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	683a      	ldr	r2, [r7, #0]
 80031b4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	687a      	ldr	r2, [r7, #4]
 80031ba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	1c5a      	adds	r2, r3, #1
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	601a      	str	r2, [r3, #0]
}
 80031c6:	bf00      	nop
 80031c8:	3714      	adds	r7, #20
 80031ca:	46bd      	mov	sp, r7
 80031cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d0:	4770      	bx	lr

080031d2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80031d2:	b480      	push	{r7}
 80031d4:	b085      	sub	sp, #20
 80031d6:	af00      	add	r7, sp, #0
 80031d8:	6078      	str	r0, [r7, #4]
 80031da:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80031e2:	68bb      	ldr	r3, [r7, #8]
 80031e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031e8:	d103      	bne.n	80031f2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	691b      	ldr	r3, [r3, #16]
 80031ee:	60fb      	str	r3, [r7, #12]
 80031f0:	e00c      	b.n	800320c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	3308      	adds	r3, #8
 80031f6:	60fb      	str	r3, [r7, #12]
 80031f8:	e002      	b.n	8003200 <vListInsert+0x2e>
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	60fb      	str	r3, [r7, #12]
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	68ba      	ldr	r2, [r7, #8]
 8003208:	429a      	cmp	r2, r3
 800320a:	d2f6      	bcs.n	80031fa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	685a      	ldr	r2, [r3, #4]
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	683a      	ldr	r2, [r7, #0]
 800321a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	68fa      	ldr	r2, [r7, #12]
 8003220:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	683a      	ldr	r2, [r7, #0]
 8003226:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	687a      	ldr	r2, [r7, #4]
 800322c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	1c5a      	adds	r2, r3, #1
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	601a      	str	r2, [r3, #0]
}
 8003238:	bf00      	nop
 800323a:	3714      	adds	r7, #20
 800323c:	46bd      	mov	sp, r7
 800323e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003242:	4770      	bx	lr

08003244 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003244:	b480      	push	{r7}
 8003246:	b085      	sub	sp, #20
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	691b      	ldr	r3, [r3, #16]
 8003250:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	687a      	ldr	r2, [r7, #4]
 8003258:	6892      	ldr	r2, [r2, #8]
 800325a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	687a      	ldr	r2, [r7, #4]
 8003262:	6852      	ldr	r2, [r2, #4]
 8003264:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	687a      	ldr	r2, [r7, #4]
 800326c:	429a      	cmp	r2, r3
 800326e:	d103      	bne.n	8003278 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	689a      	ldr	r2, [r3, #8]
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2200      	movs	r2, #0
 800327c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	1e5a      	subs	r2, r3, #1
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
}
 800328c:	4618      	mov	r0, r3
 800328e:	3714      	adds	r7, #20
 8003290:	46bd      	mov	sp, r7
 8003292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003296:	4770      	bx	lr

08003298 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b084      	sub	sp, #16
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
 80032a0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d10a      	bne.n	80032c2 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80032ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032b0:	f383 8811 	msr	BASEPRI, r3
 80032b4:	f3bf 8f6f 	isb	sy
 80032b8:	f3bf 8f4f 	dsb	sy
 80032bc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80032be:	bf00      	nop
 80032c0:	e7fe      	b.n	80032c0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80032c2:	f002 f84f 	bl	8005364 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032ce:	68f9      	ldr	r1, [r7, #12]
 80032d0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80032d2:	fb01 f303 	mul.w	r3, r1, r3
 80032d6:	441a      	add	r2, r3
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	2200      	movs	r2, #0
 80032e0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681a      	ldr	r2, [r3, #0]
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032f2:	3b01      	subs	r3, #1
 80032f4:	68f9      	ldr	r1, [r7, #12]
 80032f6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80032f8:	fb01 f303 	mul.w	r3, r1, r3
 80032fc:	441a      	add	r2, r3
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	22ff      	movs	r2, #255	; 0xff
 8003306:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	22ff      	movs	r2, #255	; 0xff
 800330e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d114      	bne.n	8003342 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	691b      	ldr	r3, [r3, #16]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d01a      	beq.n	8003356 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	3310      	adds	r3, #16
 8003324:	4618      	mov	r0, r3
 8003326:	f001 f903 	bl	8004530 <xTaskRemoveFromEventList>
 800332a:	4603      	mov	r3, r0
 800332c:	2b00      	cmp	r3, #0
 800332e:	d012      	beq.n	8003356 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003330:	4b0c      	ldr	r3, [pc, #48]	; (8003364 <xQueueGenericReset+0xcc>)
 8003332:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003336:	601a      	str	r2, [r3, #0]
 8003338:	f3bf 8f4f 	dsb	sy
 800333c:	f3bf 8f6f 	isb	sy
 8003340:	e009      	b.n	8003356 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	3310      	adds	r3, #16
 8003346:	4618      	mov	r0, r3
 8003348:	f7ff fef2 	bl	8003130 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	3324      	adds	r3, #36	; 0x24
 8003350:	4618      	mov	r0, r3
 8003352:	f7ff feed 	bl	8003130 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003356:	f002 f835 	bl	80053c4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800335a:	2301      	movs	r3, #1
}
 800335c:	4618      	mov	r0, r3
 800335e:	3710      	adds	r7, #16
 8003360:	46bd      	mov	sp, r7
 8003362:	bd80      	pop	{r7, pc}
 8003364:	e000ed04 	.word	0xe000ed04

08003368 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003368:	b580      	push	{r7, lr}
 800336a:	b08e      	sub	sp, #56	; 0x38
 800336c:	af02      	add	r7, sp, #8
 800336e:	60f8      	str	r0, [r7, #12]
 8003370:	60b9      	str	r1, [r7, #8]
 8003372:	607a      	str	r2, [r7, #4]
 8003374:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d10a      	bne.n	8003392 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800337c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003380:	f383 8811 	msr	BASEPRI, r3
 8003384:	f3bf 8f6f 	isb	sy
 8003388:	f3bf 8f4f 	dsb	sy
 800338c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800338e:	bf00      	nop
 8003390:	e7fe      	b.n	8003390 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d10a      	bne.n	80033ae <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8003398:	f04f 0350 	mov.w	r3, #80	; 0x50
 800339c:	f383 8811 	msr	BASEPRI, r3
 80033a0:	f3bf 8f6f 	isb	sy
 80033a4:	f3bf 8f4f 	dsb	sy
 80033a8:	627b      	str	r3, [r7, #36]	; 0x24
}
 80033aa:	bf00      	nop
 80033ac:	e7fe      	b.n	80033ac <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d002      	beq.n	80033ba <xQueueGenericCreateStatic+0x52>
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d001      	beq.n	80033be <xQueueGenericCreateStatic+0x56>
 80033ba:	2301      	movs	r3, #1
 80033bc:	e000      	b.n	80033c0 <xQueueGenericCreateStatic+0x58>
 80033be:	2300      	movs	r3, #0
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d10a      	bne.n	80033da <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80033c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033c8:	f383 8811 	msr	BASEPRI, r3
 80033cc:	f3bf 8f6f 	isb	sy
 80033d0:	f3bf 8f4f 	dsb	sy
 80033d4:	623b      	str	r3, [r7, #32]
}
 80033d6:	bf00      	nop
 80033d8:	e7fe      	b.n	80033d8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d102      	bne.n	80033e6 <xQueueGenericCreateStatic+0x7e>
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d101      	bne.n	80033ea <xQueueGenericCreateStatic+0x82>
 80033e6:	2301      	movs	r3, #1
 80033e8:	e000      	b.n	80033ec <xQueueGenericCreateStatic+0x84>
 80033ea:	2300      	movs	r3, #0
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d10a      	bne.n	8003406 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80033f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033f4:	f383 8811 	msr	BASEPRI, r3
 80033f8:	f3bf 8f6f 	isb	sy
 80033fc:	f3bf 8f4f 	dsb	sy
 8003400:	61fb      	str	r3, [r7, #28]
}
 8003402:	bf00      	nop
 8003404:	e7fe      	b.n	8003404 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003406:	2350      	movs	r3, #80	; 0x50
 8003408:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800340a:	697b      	ldr	r3, [r7, #20]
 800340c:	2b50      	cmp	r3, #80	; 0x50
 800340e:	d00a      	beq.n	8003426 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8003410:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003414:	f383 8811 	msr	BASEPRI, r3
 8003418:	f3bf 8f6f 	isb	sy
 800341c:	f3bf 8f4f 	dsb	sy
 8003420:	61bb      	str	r3, [r7, #24]
}
 8003422:	bf00      	nop
 8003424:	e7fe      	b.n	8003424 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003426:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800342c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800342e:	2b00      	cmp	r3, #0
 8003430:	d00d      	beq.n	800344e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003432:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003434:	2201      	movs	r2, #1
 8003436:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800343a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800343e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003440:	9300      	str	r3, [sp, #0]
 8003442:	4613      	mov	r3, r2
 8003444:	687a      	ldr	r2, [r7, #4]
 8003446:	68b9      	ldr	r1, [r7, #8]
 8003448:	68f8      	ldr	r0, [r7, #12]
 800344a:	f000 f805 	bl	8003458 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800344e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8003450:	4618      	mov	r0, r3
 8003452:	3730      	adds	r7, #48	; 0x30
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}

08003458 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b084      	sub	sp, #16
 800345c:	af00      	add	r7, sp, #0
 800345e:	60f8      	str	r0, [r7, #12]
 8003460:	60b9      	str	r1, [r7, #8]
 8003462:	607a      	str	r2, [r7, #4]
 8003464:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d103      	bne.n	8003474 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	69ba      	ldr	r2, [r7, #24]
 8003470:	601a      	str	r2, [r3, #0]
 8003472:	e002      	b.n	800347a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003474:	69bb      	ldr	r3, [r7, #24]
 8003476:	687a      	ldr	r2, [r7, #4]
 8003478:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800347a:	69bb      	ldr	r3, [r7, #24]
 800347c:	68fa      	ldr	r2, [r7, #12]
 800347e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003480:	69bb      	ldr	r3, [r7, #24]
 8003482:	68ba      	ldr	r2, [r7, #8]
 8003484:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003486:	2101      	movs	r1, #1
 8003488:	69b8      	ldr	r0, [r7, #24]
 800348a:	f7ff ff05 	bl	8003298 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800348e:	69bb      	ldr	r3, [r7, #24]
 8003490:	78fa      	ldrb	r2, [r7, #3]
 8003492:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003496:	bf00      	nop
 8003498:	3710      	adds	r7, #16
 800349a:	46bd      	mov	sp, r7
 800349c:	bd80      	pop	{r7, pc}
	...

080034a0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b08e      	sub	sp, #56	; 0x38
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	60f8      	str	r0, [r7, #12]
 80034a8:	60b9      	str	r1, [r7, #8]
 80034aa:	607a      	str	r2, [r7, #4]
 80034ac:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80034ae:	2300      	movs	r3, #0
 80034b0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80034b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d10a      	bne.n	80034d2 <xQueueGenericSend+0x32>
	__asm volatile
 80034bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034c0:	f383 8811 	msr	BASEPRI, r3
 80034c4:	f3bf 8f6f 	isb	sy
 80034c8:	f3bf 8f4f 	dsb	sy
 80034cc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80034ce:	bf00      	nop
 80034d0:	e7fe      	b.n	80034d0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80034d2:	68bb      	ldr	r3, [r7, #8]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d103      	bne.n	80034e0 <xQueueGenericSend+0x40>
 80034d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d101      	bne.n	80034e4 <xQueueGenericSend+0x44>
 80034e0:	2301      	movs	r3, #1
 80034e2:	e000      	b.n	80034e6 <xQueueGenericSend+0x46>
 80034e4:	2300      	movs	r3, #0
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d10a      	bne.n	8003500 <xQueueGenericSend+0x60>
	__asm volatile
 80034ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034ee:	f383 8811 	msr	BASEPRI, r3
 80034f2:	f3bf 8f6f 	isb	sy
 80034f6:	f3bf 8f4f 	dsb	sy
 80034fa:	627b      	str	r3, [r7, #36]	; 0x24
}
 80034fc:	bf00      	nop
 80034fe:	e7fe      	b.n	80034fe <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	2b02      	cmp	r3, #2
 8003504:	d103      	bne.n	800350e <xQueueGenericSend+0x6e>
 8003506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003508:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800350a:	2b01      	cmp	r3, #1
 800350c:	d101      	bne.n	8003512 <xQueueGenericSend+0x72>
 800350e:	2301      	movs	r3, #1
 8003510:	e000      	b.n	8003514 <xQueueGenericSend+0x74>
 8003512:	2300      	movs	r3, #0
 8003514:	2b00      	cmp	r3, #0
 8003516:	d10a      	bne.n	800352e <xQueueGenericSend+0x8e>
	__asm volatile
 8003518:	f04f 0350 	mov.w	r3, #80	; 0x50
 800351c:	f383 8811 	msr	BASEPRI, r3
 8003520:	f3bf 8f6f 	isb	sy
 8003524:	f3bf 8f4f 	dsb	sy
 8003528:	623b      	str	r3, [r7, #32]
}
 800352a:	bf00      	nop
 800352c:	e7fe      	b.n	800352c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800352e:	f001 f9bd 	bl	80048ac <xTaskGetSchedulerState>
 8003532:	4603      	mov	r3, r0
 8003534:	2b00      	cmp	r3, #0
 8003536:	d102      	bne.n	800353e <xQueueGenericSend+0x9e>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d101      	bne.n	8003542 <xQueueGenericSend+0xa2>
 800353e:	2301      	movs	r3, #1
 8003540:	e000      	b.n	8003544 <xQueueGenericSend+0xa4>
 8003542:	2300      	movs	r3, #0
 8003544:	2b00      	cmp	r3, #0
 8003546:	d10a      	bne.n	800355e <xQueueGenericSend+0xbe>
	__asm volatile
 8003548:	f04f 0350 	mov.w	r3, #80	; 0x50
 800354c:	f383 8811 	msr	BASEPRI, r3
 8003550:	f3bf 8f6f 	isb	sy
 8003554:	f3bf 8f4f 	dsb	sy
 8003558:	61fb      	str	r3, [r7, #28]
}
 800355a:	bf00      	nop
 800355c:	e7fe      	b.n	800355c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800355e:	f001 ff01 	bl	8005364 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003562:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003564:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003566:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003568:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800356a:	429a      	cmp	r2, r3
 800356c:	d302      	bcc.n	8003574 <xQueueGenericSend+0xd4>
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	2b02      	cmp	r3, #2
 8003572:	d129      	bne.n	80035c8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003574:	683a      	ldr	r2, [r7, #0]
 8003576:	68b9      	ldr	r1, [r7, #8]
 8003578:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800357a:	f000 fa0b 	bl	8003994 <prvCopyDataToQueue>
 800357e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003580:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003584:	2b00      	cmp	r3, #0
 8003586:	d010      	beq.n	80035aa <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003588:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800358a:	3324      	adds	r3, #36	; 0x24
 800358c:	4618      	mov	r0, r3
 800358e:	f000 ffcf 	bl	8004530 <xTaskRemoveFromEventList>
 8003592:	4603      	mov	r3, r0
 8003594:	2b00      	cmp	r3, #0
 8003596:	d013      	beq.n	80035c0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003598:	4b3f      	ldr	r3, [pc, #252]	; (8003698 <xQueueGenericSend+0x1f8>)
 800359a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800359e:	601a      	str	r2, [r3, #0]
 80035a0:	f3bf 8f4f 	dsb	sy
 80035a4:	f3bf 8f6f 	isb	sy
 80035a8:	e00a      	b.n	80035c0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80035aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d007      	beq.n	80035c0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80035b0:	4b39      	ldr	r3, [pc, #228]	; (8003698 <xQueueGenericSend+0x1f8>)
 80035b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80035b6:	601a      	str	r2, [r3, #0]
 80035b8:	f3bf 8f4f 	dsb	sy
 80035bc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80035c0:	f001 ff00 	bl	80053c4 <vPortExitCritical>
				return pdPASS;
 80035c4:	2301      	movs	r3, #1
 80035c6:	e063      	b.n	8003690 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d103      	bne.n	80035d6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80035ce:	f001 fef9 	bl	80053c4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80035d2:	2300      	movs	r3, #0
 80035d4:	e05c      	b.n	8003690 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80035d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d106      	bne.n	80035ea <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80035dc:	f107 0314 	add.w	r3, r7, #20
 80035e0:	4618      	mov	r0, r3
 80035e2:	f001 f809 	bl	80045f8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80035e6:	2301      	movs	r3, #1
 80035e8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80035ea:	f001 feeb 	bl	80053c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80035ee:	f000 fd7b 	bl	80040e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80035f2:	f001 feb7 	bl	8005364 <vPortEnterCritical>
 80035f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035f8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80035fc:	b25b      	sxtb	r3, r3
 80035fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003602:	d103      	bne.n	800360c <xQueueGenericSend+0x16c>
 8003604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003606:	2200      	movs	r2, #0
 8003608:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800360c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800360e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003612:	b25b      	sxtb	r3, r3
 8003614:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003618:	d103      	bne.n	8003622 <xQueueGenericSend+0x182>
 800361a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800361c:	2200      	movs	r2, #0
 800361e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003622:	f001 fecf 	bl	80053c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003626:	1d3a      	adds	r2, r7, #4
 8003628:	f107 0314 	add.w	r3, r7, #20
 800362c:	4611      	mov	r1, r2
 800362e:	4618      	mov	r0, r3
 8003630:	f000 fff8 	bl	8004624 <xTaskCheckForTimeOut>
 8003634:	4603      	mov	r3, r0
 8003636:	2b00      	cmp	r3, #0
 8003638:	d124      	bne.n	8003684 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800363a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800363c:	f000 faa2 	bl	8003b84 <prvIsQueueFull>
 8003640:	4603      	mov	r3, r0
 8003642:	2b00      	cmp	r3, #0
 8003644:	d018      	beq.n	8003678 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003646:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003648:	3310      	adds	r3, #16
 800364a:	687a      	ldr	r2, [r7, #4]
 800364c:	4611      	mov	r1, r2
 800364e:	4618      	mov	r0, r3
 8003650:	f000 ff1e 	bl	8004490 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003654:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003656:	f000 fa2d 	bl	8003ab4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800365a:	f000 fd53 	bl	8004104 <xTaskResumeAll>
 800365e:	4603      	mov	r3, r0
 8003660:	2b00      	cmp	r3, #0
 8003662:	f47f af7c 	bne.w	800355e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8003666:	4b0c      	ldr	r3, [pc, #48]	; (8003698 <xQueueGenericSend+0x1f8>)
 8003668:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800366c:	601a      	str	r2, [r3, #0]
 800366e:	f3bf 8f4f 	dsb	sy
 8003672:	f3bf 8f6f 	isb	sy
 8003676:	e772      	b.n	800355e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003678:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800367a:	f000 fa1b 	bl	8003ab4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800367e:	f000 fd41 	bl	8004104 <xTaskResumeAll>
 8003682:	e76c      	b.n	800355e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003684:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003686:	f000 fa15 	bl	8003ab4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800368a:	f000 fd3b 	bl	8004104 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800368e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003690:	4618      	mov	r0, r3
 8003692:	3738      	adds	r7, #56	; 0x38
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}
 8003698:	e000ed04 	.word	0xe000ed04

0800369c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b090      	sub	sp, #64	; 0x40
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	60f8      	str	r0, [r7, #12]
 80036a4:	60b9      	str	r1, [r7, #8]
 80036a6:	607a      	str	r2, [r7, #4]
 80036a8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80036ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d10a      	bne.n	80036ca <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80036b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036b8:	f383 8811 	msr	BASEPRI, r3
 80036bc:	f3bf 8f6f 	isb	sy
 80036c0:	f3bf 8f4f 	dsb	sy
 80036c4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80036c6:	bf00      	nop
 80036c8:	e7fe      	b.n	80036c8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d103      	bne.n	80036d8 <xQueueGenericSendFromISR+0x3c>
 80036d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d101      	bne.n	80036dc <xQueueGenericSendFromISR+0x40>
 80036d8:	2301      	movs	r3, #1
 80036da:	e000      	b.n	80036de <xQueueGenericSendFromISR+0x42>
 80036dc:	2300      	movs	r3, #0
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d10a      	bne.n	80036f8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80036e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036e6:	f383 8811 	msr	BASEPRI, r3
 80036ea:	f3bf 8f6f 	isb	sy
 80036ee:	f3bf 8f4f 	dsb	sy
 80036f2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80036f4:	bf00      	nop
 80036f6:	e7fe      	b.n	80036f6 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	2b02      	cmp	r3, #2
 80036fc:	d103      	bne.n	8003706 <xQueueGenericSendFromISR+0x6a>
 80036fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003700:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003702:	2b01      	cmp	r3, #1
 8003704:	d101      	bne.n	800370a <xQueueGenericSendFromISR+0x6e>
 8003706:	2301      	movs	r3, #1
 8003708:	e000      	b.n	800370c <xQueueGenericSendFromISR+0x70>
 800370a:	2300      	movs	r3, #0
 800370c:	2b00      	cmp	r3, #0
 800370e:	d10a      	bne.n	8003726 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8003710:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003714:	f383 8811 	msr	BASEPRI, r3
 8003718:	f3bf 8f6f 	isb	sy
 800371c:	f3bf 8f4f 	dsb	sy
 8003720:	623b      	str	r3, [r7, #32]
}
 8003722:	bf00      	nop
 8003724:	e7fe      	b.n	8003724 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003726:	f001 feff 	bl	8005528 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800372a:	f3ef 8211 	mrs	r2, BASEPRI
 800372e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003732:	f383 8811 	msr	BASEPRI, r3
 8003736:	f3bf 8f6f 	isb	sy
 800373a:	f3bf 8f4f 	dsb	sy
 800373e:	61fa      	str	r2, [r7, #28]
 8003740:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003742:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003744:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003746:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003748:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800374a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800374c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800374e:	429a      	cmp	r2, r3
 8003750:	d302      	bcc.n	8003758 <xQueueGenericSendFromISR+0xbc>
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	2b02      	cmp	r3, #2
 8003756:	d12f      	bne.n	80037b8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003758:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800375a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800375e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003762:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003764:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003766:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003768:	683a      	ldr	r2, [r7, #0]
 800376a:	68b9      	ldr	r1, [r7, #8]
 800376c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800376e:	f000 f911 	bl	8003994 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003772:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8003776:	f1b3 3fff 	cmp.w	r3, #4294967295
 800377a:	d112      	bne.n	80037a2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800377c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800377e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003780:	2b00      	cmp	r3, #0
 8003782:	d016      	beq.n	80037b2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003784:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003786:	3324      	adds	r3, #36	; 0x24
 8003788:	4618      	mov	r0, r3
 800378a:	f000 fed1 	bl	8004530 <xTaskRemoveFromEventList>
 800378e:	4603      	mov	r3, r0
 8003790:	2b00      	cmp	r3, #0
 8003792:	d00e      	beq.n	80037b2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d00b      	beq.n	80037b2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2201      	movs	r2, #1
 800379e:	601a      	str	r2, [r3, #0]
 80037a0:	e007      	b.n	80037b2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80037a2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80037a6:	3301      	adds	r3, #1
 80037a8:	b2db      	uxtb	r3, r3
 80037aa:	b25a      	sxtb	r2, r3
 80037ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80037b2:	2301      	movs	r3, #1
 80037b4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80037b6:	e001      	b.n	80037bc <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80037b8:	2300      	movs	r3, #0
 80037ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80037bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037be:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80037c6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80037c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80037ca:	4618      	mov	r0, r3
 80037cc:	3740      	adds	r7, #64	; 0x40
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}
	...

080037d4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b08c      	sub	sp, #48	; 0x30
 80037d8:	af00      	add	r7, sp, #0
 80037da:	60f8      	str	r0, [r7, #12]
 80037dc:	60b9      	str	r1, [r7, #8]
 80037de:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80037e0:	2300      	movs	r3, #0
 80037e2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80037e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d10a      	bne.n	8003804 <xQueueReceive+0x30>
	__asm volatile
 80037ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037f2:	f383 8811 	msr	BASEPRI, r3
 80037f6:	f3bf 8f6f 	isb	sy
 80037fa:	f3bf 8f4f 	dsb	sy
 80037fe:	623b      	str	r3, [r7, #32]
}
 8003800:	bf00      	nop
 8003802:	e7fe      	b.n	8003802 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d103      	bne.n	8003812 <xQueueReceive+0x3e>
 800380a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800380c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800380e:	2b00      	cmp	r3, #0
 8003810:	d101      	bne.n	8003816 <xQueueReceive+0x42>
 8003812:	2301      	movs	r3, #1
 8003814:	e000      	b.n	8003818 <xQueueReceive+0x44>
 8003816:	2300      	movs	r3, #0
 8003818:	2b00      	cmp	r3, #0
 800381a:	d10a      	bne.n	8003832 <xQueueReceive+0x5e>
	__asm volatile
 800381c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003820:	f383 8811 	msr	BASEPRI, r3
 8003824:	f3bf 8f6f 	isb	sy
 8003828:	f3bf 8f4f 	dsb	sy
 800382c:	61fb      	str	r3, [r7, #28]
}
 800382e:	bf00      	nop
 8003830:	e7fe      	b.n	8003830 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003832:	f001 f83b 	bl	80048ac <xTaskGetSchedulerState>
 8003836:	4603      	mov	r3, r0
 8003838:	2b00      	cmp	r3, #0
 800383a:	d102      	bne.n	8003842 <xQueueReceive+0x6e>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d101      	bne.n	8003846 <xQueueReceive+0x72>
 8003842:	2301      	movs	r3, #1
 8003844:	e000      	b.n	8003848 <xQueueReceive+0x74>
 8003846:	2300      	movs	r3, #0
 8003848:	2b00      	cmp	r3, #0
 800384a:	d10a      	bne.n	8003862 <xQueueReceive+0x8e>
	__asm volatile
 800384c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003850:	f383 8811 	msr	BASEPRI, r3
 8003854:	f3bf 8f6f 	isb	sy
 8003858:	f3bf 8f4f 	dsb	sy
 800385c:	61bb      	str	r3, [r7, #24]
}
 800385e:	bf00      	nop
 8003860:	e7fe      	b.n	8003860 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003862:	f001 fd7f 	bl	8005364 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003866:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003868:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800386a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800386c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800386e:	2b00      	cmp	r3, #0
 8003870:	d01f      	beq.n	80038b2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003872:	68b9      	ldr	r1, [r7, #8]
 8003874:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003876:	f000 f8f7 	bl	8003a68 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800387a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800387c:	1e5a      	subs	r2, r3, #1
 800387e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003880:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003882:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003884:	691b      	ldr	r3, [r3, #16]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d00f      	beq.n	80038aa <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800388a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800388c:	3310      	adds	r3, #16
 800388e:	4618      	mov	r0, r3
 8003890:	f000 fe4e 	bl	8004530 <xTaskRemoveFromEventList>
 8003894:	4603      	mov	r3, r0
 8003896:	2b00      	cmp	r3, #0
 8003898:	d007      	beq.n	80038aa <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800389a:	4b3d      	ldr	r3, [pc, #244]	; (8003990 <xQueueReceive+0x1bc>)
 800389c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80038a0:	601a      	str	r2, [r3, #0]
 80038a2:	f3bf 8f4f 	dsb	sy
 80038a6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80038aa:	f001 fd8b 	bl	80053c4 <vPortExitCritical>
				return pdPASS;
 80038ae:	2301      	movs	r3, #1
 80038b0:	e069      	b.n	8003986 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d103      	bne.n	80038c0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80038b8:	f001 fd84 	bl	80053c4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80038bc:	2300      	movs	r3, #0
 80038be:	e062      	b.n	8003986 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80038c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d106      	bne.n	80038d4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80038c6:	f107 0310 	add.w	r3, r7, #16
 80038ca:	4618      	mov	r0, r3
 80038cc:	f000 fe94 	bl	80045f8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80038d0:	2301      	movs	r3, #1
 80038d2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80038d4:	f001 fd76 	bl	80053c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80038d8:	f000 fc06 	bl	80040e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80038dc:	f001 fd42 	bl	8005364 <vPortEnterCritical>
 80038e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038e2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80038e6:	b25b      	sxtb	r3, r3
 80038e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038ec:	d103      	bne.n	80038f6 <xQueueReceive+0x122>
 80038ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038f0:	2200      	movs	r2, #0
 80038f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80038f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038f8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80038fc:	b25b      	sxtb	r3, r3
 80038fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003902:	d103      	bne.n	800390c <xQueueReceive+0x138>
 8003904:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003906:	2200      	movs	r2, #0
 8003908:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800390c:	f001 fd5a 	bl	80053c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003910:	1d3a      	adds	r2, r7, #4
 8003912:	f107 0310 	add.w	r3, r7, #16
 8003916:	4611      	mov	r1, r2
 8003918:	4618      	mov	r0, r3
 800391a:	f000 fe83 	bl	8004624 <xTaskCheckForTimeOut>
 800391e:	4603      	mov	r3, r0
 8003920:	2b00      	cmp	r3, #0
 8003922:	d123      	bne.n	800396c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003924:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003926:	f000 f917 	bl	8003b58 <prvIsQueueEmpty>
 800392a:	4603      	mov	r3, r0
 800392c:	2b00      	cmp	r3, #0
 800392e:	d017      	beq.n	8003960 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003930:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003932:	3324      	adds	r3, #36	; 0x24
 8003934:	687a      	ldr	r2, [r7, #4]
 8003936:	4611      	mov	r1, r2
 8003938:	4618      	mov	r0, r3
 800393a:	f000 fda9 	bl	8004490 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800393e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003940:	f000 f8b8 	bl	8003ab4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003944:	f000 fbde 	bl	8004104 <xTaskResumeAll>
 8003948:	4603      	mov	r3, r0
 800394a:	2b00      	cmp	r3, #0
 800394c:	d189      	bne.n	8003862 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800394e:	4b10      	ldr	r3, [pc, #64]	; (8003990 <xQueueReceive+0x1bc>)
 8003950:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003954:	601a      	str	r2, [r3, #0]
 8003956:	f3bf 8f4f 	dsb	sy
 800395a:	f3bf 8f6f 	isb	sy
 800395e:	e780      	b.n	8003862 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003960:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003962:	f000 f8a7 	bl	8003ab4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003966:	f000 fbcd 	bl	8004104 <xTaskResumeAll>
 800396a:	e77a      	b.n	8003862 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800396c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800396e:	f000 f8a1 	bl	8003ab4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003972:	f000 fbc7 	bl	8004104 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003976:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003978:	f000 f8ee 	bl	8003b58 <prvIsQueueEmpty>
 800397c:	4603      	mov	r3, r0
 800397e:	2b00      	cmp	r3, #0
 8003980:	f43f af6f 	beq.w	8003862 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003984:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003986:	4618      	mov	r0, r3
 8003988:	3730      	adds	r7, #48	; 0x30
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}
 800398e:	bf00      	nop
 8003990:	e000ed04 	.word	0xe000ed04

08003994 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b086      	sub	sp, #24
 8003998:	af00      	add	r7, sp, #0
 800399a:	60f8      	str	r0, [r7, #12]
 800399c:	60b9      	str	r1, [r7, #8]
 800399e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80039a0:	2300      	movs	r3, #0
 80039a2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039a8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d10d      	bne.n	80039ce <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d14d      	bne.n	8003a56 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	4618      	mov	r0, r3
 80039c0:	f000 ff92 	bl	80048e8 <xTaskPriorityDisinherit>
 80039c4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2200      	movs	r2, #0
 80039ca:	609a      	str	r2, [r3, #8]
 80039cc:	e043      	b.n	8003a56 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d119      	bne.n	8003a08 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	6858      	ldr	r0, [r3, #4]
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039dc:	461a      	mov	r2, r3
 80039de:	68b9      	ldr	r1, [r7, #8]
 80039e0:	f001 fff6 	bl	80059d0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	685a      	ldr	r2, [r3, #4]
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ec:	441a      	add	r2, r3
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	685a      	ldr	r2, [r3, #4]
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	429a      	cmp	r2, r3
 80039fc:	d32b      	bcc.n	8003a56 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	605a      	str	r2, [r3, #4]
 8003a06:	e026      	b.n	8003a56 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	68d8      	ldr	r0, [r3, #12]
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a10:	461a      	mov	r2, r3
 8003a12:	68b9      	ldr	r1, [r7, #8]
 8003a14:	f001 ffdc 	bl	80059d0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	68da      	ldr	r2, [r3, #12]
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a20:	425b      	negs	r3, r3
 8003a22:	441a      	add	r2, r3
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	68da      	ldr	r2, [r3, #12]
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d207      	bcs.n	8003a44 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	689a      	ldr	r2, [r3, #8]
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a3c:	425b      	negs	r3, r3
 8003a3e:	441a      	add	r2, r3
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2b02      	cmp	r3, #2
 8003a48:	d105      	bne.n	8003a56 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003a4a:	693b      	ldr	r3, [r7, #16]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d002      	beq.n	8003a56 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	3b01      	subs	r3, #1
 8003a54:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	1c5a      	adds	r2, r3, #1
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003a5e:	697b      	ldr	r3, [r7, #20]
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	3718      	adds	r7, #24
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}

08003a68 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b082      	sub	sp, #8
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
 8003a70:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d018      	beq.n	8003aac <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	68da      	ldr	r2, [r3, #12]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a82:	441a      	add	r2, r3
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	68da      	ldr	r2, [r3, #12]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	429a      	cmp	r2, r3
 8003a92:	d303      	bcc.n	8003a9c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681a      	ldr	r2, [r3, #0]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	68d9      	ldr	r1, [r3, #12]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa4:	461a      	mov	r2, r3
 8003aa6:	6838      	ldr	r0, [r7, #0]
 8003aa8:	f001 ff92 	bl	80059d0 <memcpy>
	}
}
 8003aac:	bf00      	nop
 8003aae:	3708      	adds	r7, #8
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}

08003ab4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b084      	sub	sp, #16
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003abc:	f001 fc52 	bl	8005364 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003ac6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003ac8:	e011      	b.n	8003aee <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d012      	beq.n	8003af8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	3324      	adds	r3, #36	; 0x24
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f000 fd2a 	bl	8004530 <xTaskRemoveFromEventList>
 8003adc:	4603      	mov	r3, r0
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d001      	beq.n	8003ae6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003ae2:	f000 fe01 	bl	80046e8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003ae6:	7bfb      	ldrb	r3, [r7, #15]
 8003ae8:	3b01      	subs	r3, #1
 8003aea:	b2db      	uxtb	r3, r3
 8003aec:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003aee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	dce9      	bgt.n	8003aca <prvUnlockQueue+0x16>
 8003af6:	e000      	b.n	8003afa <prvUnlockQueue+0x46>
					break;
 8003af8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	22ff      	movs	r2, #255	; 0xff
 8003afe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003b02:	f001 fc5f 	bl	80053c4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003b06:	f001 fc2d 	bl	8005364 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003b10:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003b12:	e011      	b.n	8003b38 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	691b      	ldr	r3, [r3, #16]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d012      	beq.n	8003b42 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	3310      	adds	r3, #16
 8003b20:	4618      	mov	r0, r3
 8003b22:	f000 fd05 	bl	8004530 <xTaskRemoveFromEventList>
 8003b26:	4603      	mov	r3, r0
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d001      	beq.n	8003b30 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003b2c:	f000 fddc 	bl	80046e8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003b30:	7bbb      	ldrb	r3, [r7, #14]
 8003b32:	3b01      	subs	r3, #1
 8003b34:	b2db      	uxtb	r3, r3
 8003b36:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003b38:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	dce9      	bgt.n	8003b14 <prvUnlockQueue+0x60>
 8003b40:	e000      	b.n	8003b44 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003b42:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	22ff      	movs	r2, #255	; 0xff
 8003b48:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003b4c:	f001 fc3a 	bl	80053c4 <vPortExitCritical>
}
 8003b50:	bf00      	nop
 8003b52:	3710      	adds	r7, #16
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bd80      	pop	{r7, pc}

08003b58 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b084      	sub	sp, #16
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003b60:	f001 fc00 	bl	8005364 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d102      	bne.n	8003b72 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	60fb      	str	r3, [r7, #12]
 8003b70:	e001      	b.n	8003b76 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003b72:	2300      	movs	r3, #0
 8003b74:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003b76:	f001 fc25 	bl	80053c4 <vPortExitCritical>

	return xReturn;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
}
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	3710      	adds	r7, #16
 8003b80:	46bd      	mov	sp, r7
 8003b82:	bd80      	pop	{r7, pc}

08003b84 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b084      	sub	sp, #16
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003b8c:	f001 fbea 	bl	8005364 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b98:	429a      	cmp	r2, r3
 8003b9a:	d102      	bne.n	8003ba2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	60fb      	str	r3, [r7, #12]
 8003ba0:	e001      	b.n	8003ba6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003ba6:	f001 fc0d 	bl	80053c4 <vPortExitCritical>

	return xReturn;
 8003baa:	68fb      	ldr	r3, [r7, #12]
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	3710      	adds	r7, #16
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}

08003bb4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b085      	sub	sp, #20
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
 8003bbc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	60fb      	str	r3, [r7, #12]
 8003bc2:	e014      	b.n	8003bee <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003bc4:	4a0f      	ldr	r2, [pc, #60]	; (8003c04 <vQueueAddToRegistry+0x50>)
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d10b      	bne.n	8003be8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003bd0:	490c      	ldr	r1, [pc, #48]	; (8003c04 <vQueueAddToRegistry+0x50>)
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	683a      	ldr	r2, [r7, #0]
 8003bd6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003bda:	4a0a      	ldr	r2, [pc, #40]	; (8003c04 <vQueueAddToRegistry+0x50>)
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	00db      	lsls	r3, r3, #3
 8003be0:	4413      	add	r3, r2
 8003be2:	687a      	ldr	r2, [r7, #4]
 8003be4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003be6:	e006      	b.n	8003bf6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	3301      	adds	r3, #1
 8003bec:	60fb      	str	r3, [r7, #12]
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	2b07      	cmp	r3, #7
 8003bf2:	d9e7      	bls.n	8003bc4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003bf4:	bf00      	nop
 8003bf6:	bf00      	nop
 8003bf8:	3714      	adds	r7, #20
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c00:	4770      	bx	lr
 8003c02:	bf00      	nop
 8003c04:	200007bc 	.word	0x200007bc

08003c08 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b086      	sub	sp, #24
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	60f8      	str	r0, [r7, #12]
 8003c10:	60b9      	str	r1, [r7, #8]
 8003c12:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003c18:	f001 fba4 	bl	8005364 <vPortEnterCritical>
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003c22:	b25b      	sxtb	r3, r3
 8003c24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c28:	d103      	bne.n	8003c32 <vQueueWaitForMessageRestricted+0x2a>
 8003c2a:	697b      	ldr	r3, [r7, #20]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003c38:	b25b      	sxtb	r3, r3
 8003c3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c3e:	d103      	bne.n	8003c48 <vQueueWaitForMessageRestricted+0x40>
 8003c40:	697b      	ldr	r3, [r7, #20]
 8003c42:	2200      	movs	r2, #0
 8003c44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003c48:	f001 fbbc 	bl	80053c4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003c4c:	697b      	ldr	r3, [r7, #20]
 8003c4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d106      	bne.n	8003c62 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003c54:	697b      	ldr	r3, [r7, #20]
 8003c56:	3324      	adds	r3, #36	; 0x24
 8003c58:	687a      	ldr	r2, [r7, #4]
 8003c5a:	68b9      	ldr	r1, [r7, #8]
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f000 fc3b 	bl	80044d8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003c62:	6978      	ldr	r0, [r7, #20]
 8003c64:	f7ff ff26 	bl	8003ab4 <prvUnlockQueue>
	}
 8003c68:	bf00      	nop
 8003c6a:	3718      	adds	r7, #24
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}

08003c70 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b08e      	sub	sp, #56	; 0x38
 8003c74:	af04      	add	r7, sp, #16
 8003c76:	60f8      	str	r0, [r7, #12]
 8003c78:	60b9      	str	r1, [r7, #8]
 8003c7a:	607a      	str	r2, [r7, #4]
 8003c7c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003c7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d10a      	bne.n	8003c9a <xTaskCreateStatic+0x2a>
	__asm volatile
 8003c84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c88:	f383 8811 	msr	BASEPRI, r3
 8003c8c:	f3bf 8f6f 	isb	sy
 8003c90:	f3bf 8f4f 	dsb	sy
 8003c94:	623b      	str	r3, [r7, #32]
}
 8003c96:	bf00      	nop
 8003c98:	e7fe      	b.n	8003c98 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003c9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d10a      	bne.n	8003cb6 <xTaskCreateStatic+0x46>
	__asm volatile
 8003ca0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ca4:	f383 8811 	msr	BASEPRI, r3
 8003ca8:	f3bf 8f6f 	isb	sy
 8003cac:	f3bf 8f4f 	dsb	sy
 8003cb0:	61fb      	str	r3, [r7, #28]
}
 8003cb2:	bf00      	nop
 8003cb4:	e7fe      	b.n	8003cb4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003cb6:	235c      	movs	r3, #92	; 0x5c
 8003cb8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	2b5c      	cmp	r3, #92	; 0x5c
 8003cbe:	d00a      	beq.n	8003cd6 <xTaskCreateStatic+0x66>
	__asm volatile
 8003cc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cc4:	f383 8811 	msr	BASEPRI, r3
 8003cc8:	f3bf 8f6f 	isb	sy
 8003ccc:	f3bf 8f4f 	dsb	sy
 8003cd0:	61bb      	str	r3, [r7, #24]
}
 8003cd2:	bf00      	nop
 8003cd4:	e7fe      	b.n	8003cd4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003cd6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003cd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d01e      	beq.n	8003d1c <xTaskCreateStatic+0xac>
 8003cde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d01b      	beq.n	8003d1c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003ce4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ce6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003cec:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cf0:	2202      	movs	r2, #2
 8003cf2:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	9303      	str	r3, [sp, #12]
 8003cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cfc:	9302      	str	r3, [sp, #8]
 8003cfe:	f107 0314 	add.w	r3, r7, #20
 8003d02:	9301      	str	r3, [sp, #4]
 8003d04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d06:	9300      	str	r3, [sp, #0]
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	687a      	ldr	r2, [r7, #4]
 8003d0c:	68b9      	ldr	r1, [r7, #8]
 8003d0e:	68f8      	ldr	r0, [r7, #12]
 8003d10:	f000 f850 	bl	8003db4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003d14:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003d16:	f000 f8dd 	bl	8003ed4 <prvAddNewTaskToReadyList>
 8003d1a:	e001      	b.n	8003d20 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003d20:	697b      	ldr	r3, [r7, #20]
	}
 8003d22:	4618      	mov	r0, r3
 8003d24:	3728      	adds	r7, #40	; 0x28
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}

08003d2a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003d2a:	b580      	push	{r7, lr}
 8003d2c:	b08c      	sub	sp, #48	; 0x30
 8003d2e:	af04      	add	r7, sp, #16
 8003d30:	60f8      	str	r0, [r7, #12]
 8003d32:	60b9      	str	r1, [r7, #8]
 8003d34:	603b      	str	r3, [r7, #0]
 8003d36:	4613      	mov	r3, r2
 8003d38:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003d3a:	88fb      	ldrh	r3, [r7, #6]
 8003d3c:	009b      	lsls	r3, r3, #2
 8003d3e:	4618      	mov	r0, r3
 8003d40:	f001 fc32 	bl	80055a8 <pvPortMalloc>
 8003d44:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d00e      	beq.n	8003d6a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003d4c:	205c      	movs	r0, #92	; 0x5c
 8003d4e:	f001 fc2b 	bl	80055a8 <pvPortMalloc>
 8003d52:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003d54:	69fb      	ldr	r3, [r7, #28]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d003      	beq.n	8003d62 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003d5a:	69fb      	ldr	r3, [r7, #28]
 8003d5c:	697a      	ldr	r2, [r7, #20]
 8003d5e:	631a      	str	r2, [r3, #48]	; 0x30
 8003d60:	e005      	b.n	8003d6e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003d62:	6978      	ldr	r0, [r7, #20]
 8003d64:	f001 fcec 	bl	8005740 <vPortFree>
 8003d68:	e001      	b.n	8003d6e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003d6e:	69fb      	ldr	r3, [r7, #28]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d017      	beq.n	8003da4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003d74:	69fb      	ldr	r3, [r7, #28]
 8003d76:	2200      	movs	r2, #0
 8003d78:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003d7c:	88fa      	ldrh	r2, [r7, #6]
 8003d7e:	2300      	movs	r3, #0
 8003d80:	9303      	str	r3, [sp, #12]
 8003d82:	69fb      	ldr	r3, [r7, #28]
 8003d84:	9302      	str	r3, [sp, #8]
 8003d86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d88:	9301      	str	r3, [sp, #4]
 8003d8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d8c:	9300      	str	r3, [sp, #0]
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	68b9      	ldr	r1, [r7, #8]
 8003d92:	68f8      	ldr	r0, [r7, #12]
 8003d94:	f000 f80e 	bl	8003db4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003d98:	69f8      	ldr	r0, [r7, #28]
 8003d9a:	f000 f89b 	bl	8003ed4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003d9e:	2301      	movs	r3, #1
 8003da0:	61bb      	str	r3, [r7, #24]
 8003da2:	e002      	b.n	8003daa <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003da4:	f04f 33ff 	mov.w	r3, #4294967295
 8003da8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003daa:	69bb      	ldr	r3, [r7, #24]
	}
 8003dac:	4618      	mov	r0, r3
 8003dae:	3720      	adds	r7, #32
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd80      	pop	{r7, pc}

08003db4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b088      	sub	sp, #32
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	60f8      	str	r0, [r7, #12]
 8003dbc:	60b9      	str	r1, [r7, #8]
 8003dbe:	607a      	str	r2, [r7, #4]
 8003dc0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003dc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dc4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	009b      	lsls	r3, r3, #2
 8003dca:	461a      	mov	r2, r3
 8003dcc:	21a5      	movs	r1, #165	; 0xa5
 8003dce:	f001 fe0d 	bl	80059ec <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003dd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dd4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003ddc:	3b01      	subs	r3, #1
 8003dde:	009b      	lsls	r3, r3, #2
 8003de0:	4413      	add	r3, r2
 8003de2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003de4:	69bb      	ldr	r3, [r7, #24]
 8003de6:	f023 0307 	bic.w	r3, r3, #7
 8003dea:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003dec:	69bb      	ldr	r3, [r7, #24]
 8003dee:	f003 0307 	and.w	r3, r3, #7
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d00a      	beq.n	8003e0c <prvInitialiseNewTask+0x58>
	__asm volatile
 8003df6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dfa:	f383 8811 	msr	BASEPRI, r3
 8003dfe:	f3bf 8f6f 	isb	sy
 8003e02:	f3bf 8f4f 	dsb	sy
 8003e06:	617b      	str	r3, [r7, #20]
}
 8003e08:	bf00      	nop
 8003e0a:	e7fe      	b.n	8003e0a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d01f      	beq.n	8003e52 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003e12:	2300      	movs	r3, #0
 8003e14:	61fb      	str	r3, [r7, #28]
 8003e16:	e012      	b.n	8003e3e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003e18:	68ba      	ldr	r2, [r7, #8]
 8003e1a:	69fb      	ldr	r3, [r7, #28]
 8003e1c:	4413      	add	r3, r2
 8003e1e:	7819      	ldrb	r1, [r3, #0]
 8003e20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e22:	69fb      	ldr	r3, [r7, #28]
 8003e24:	4413      	add	r3, r2
 8003e26:	3334      	adds	r3, #52	; 0x34
 8003e28:	460a      	mov	r2, r1
 8003e2a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003e2c:	68ba      	ldr	r2, [r7, #8]
 8003e2e:	69fb      	ldr	r3, [r7, #28]
 8003e30:	4413      	add	r3, r2
 8003e32:	781b      	ldrb	r3, [r3, #0]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d006      	beq.n	8003e46 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003e38:	69fb      	ldr	r3, [r7, #28]
 8003e3a:	3301      	adds	r3, #1
 8003e3c:	61fb      	str	r3, [r7, #28]
 8003e3e:	69fb      	ldr	r3, [r7, #28]
 8003e40:	2b0f      	cmp	r3, #15
 8003e42:	d9e9      	bls.n	8003e18 <prvInitialiseNewTask+0x64>
 8003e44:	e000      	b.n	8003e48 <prvInitialiseNewTask+0x94>
			{
				break;
 8003e46:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003e48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003e50:	e003      	b.n	8003e5a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003e52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e54:	2200      	movs	r2, #0
 8003e56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003e5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e5c:	2b37      	cmp	r3, #55	; 0x37
 8003e5e:	d901      	bls.n	8003e64 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003e60:	2337      	movs	r3, #55	; 0x37
 8003e62:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003e64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e66:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e68:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003e6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e6c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e6e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003e70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e72:	2200      	movs	r2, #0
 8003e74:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003e76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e78:	3304      	adds	r3, #4
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f7ff f978 	bl	8003170 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003e80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e82:	3318      	adds	r3, #24
 8003e84:	4618      	mov	r0, r3
 8003e86:	f7ff f973 	bl	8003170 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003e8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e8e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003e90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e92:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003e96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e98:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003e9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e9e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003ea0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003ea6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003eae:	683a      	ldr	r2, [r7, #0]
 8003eb0:	68f9      	ldr	r1, [r7, #12]
 8003eb2:	69b8      	ldr	r0, [r7, #24]
 8003eb4:	f001 f928 	bl	8005108 <pxPortInitialiseStack>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ebc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003ebe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d002      	beq.n	8003eca <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003ec4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ec6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ec8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003eca:	bf00      	nop
 8003ecc:	3720      	adds	r7, #32
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}
	...

08003ed4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b082      	sub	sp, #8
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003edc:	f001 fa42 	bl	8005364 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003ee0:	4b2d      	ldr	r3, [pc, #180]	; (8003f98 <prvAddNewTaskToReadyList+0xc4>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	3301      	adds	r3, #1
 8003ee6:	4a2c      	ldr	r2, [pc, #176]	; (8003f98 <prvAddNewTaskToReadyList+0xc4>)
 8003ee8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003eea:	4b2c      	ldr	r3, [pc, #176]	; (8003f9c <prvAddNewTaskToReadyList+0xc8>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d109      	bne.n	8003f06 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003ef2:	4a2a      	ldr	r2, [pc, #168]	; (8003f9c <prvAddNewTaskToReadyList+0xc8>)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003ef8:	4b27      	ldr	r3, [pc, #156]	; (8003f98 <prvAddNewTaskToReadyList+0xc4>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	2b01      	cmp	r3, #1
 8003efe:	d110      	bne.n	8003f22 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003f00:	f000 fc16 	bl	8004730 <prvInitialiseTaskLists>
 8003f04:	e00d      	b.n	8003f22 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003f06:	4b26      	ldr	r3, [pc, #152]	; (8003fa0 <prvAddNewTaskToReadyList+0xcc>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d109      	bne.n	8003f22 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003f0e:	4b23      	ldr	r3, [pc, #140]	; (8003f9c <prvAddNewTaskToReadyList+0xc8>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f18:	429a      	cmp	r2, r3
 8003f1a:	d802      	bhi.n	8003f22 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003f1c:	4a1f      	ldr	r2, [pc, #124]	; (8003f9c <prvAddNewTaskToReadyList+0xc8>)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003f22:	4b20      	ldr	r3, [pc, #128]	; (8003fa4 <prvAddNewTaskToReadyList+0xd0>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	3301      	adds	r3, #1
 8003f28:	4a1e      	ldr	r2, [pc, #120]	; (8003fa4 <prvAddNewTaskToReadyList+0xd0>)
 8003f2a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003f2c:	4b1d      	ldr	r3, [pc, #116]	; (8003fa4 <prvAddNewTaskToReadyList+0xd0>)
 8003f2e:	681a      	ldr	r2, [r3, #0]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f38:	4b1b      	ldr	r3, [pc, #108]	; (8003fa8 <prvAddNewTaskToReadyList+0xd4>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	429a      	cmp	r2, r3
 8003f3e:	d903      	bls.n	8003f48 <prvAddNewTaskToReadyList+0x74>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f44:	4a18      	ldr	r2, [pc, #96]	; (8003fa8 <prvAddNewTaskToReadyList+0xd4>)
 8003f46:	6013      	str	r3, [r2, #0]
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f4c:	4613      	mov	r3, r2
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	4413      	add	r3, r2
 8003f52:	009b      	lsls	r3, r3, #2
 8003f54:	4a15      	ldr	r2, [pc, #84]	; (8003fac <prvAddNewTaskToReadyList+0xd8>)
 8003f56:	441a      	add	r2, r3
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	3304      	adds	r3, #4
 8003f5c:	4619      	mov	r1, r3
 8003f5e:	4610      	mov	r0, r2
 8003f60:	f7ff f913 	bl	800318a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003f64:	f001 fa2e 	bl	80053c4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003f68:	4b0d      	ldr	r3, [pc, #52]	; (8003fa0 <prvAddNewTaskToReadyList+0xcc>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d00e      	beq.n	8003f8e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003f70:	4b0a      	ldr	r3, [pc, #40]	; (8003f9c <prvAddNewTaskToReadyList+0xc8>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f7a:	429a      	cmp	r2, r3
 8003f7c:	d207      	bcs.n	8003f8e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003f7e:	4b0c      	ldr	r3, [pc, #48]	; (8003fb0 <prvAddNewTaskToReadyList+0xdc>)
 8003f80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f84:	601a      	str	r2, [r3, #0]
 8003f86:	f3bf 8f4f 	dsb	sy
 8003f8a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003f8e:	bf00      	nop
 8003f90:	3708      	adds	r7, #8
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bd80      	pop	{r7, pc}
 8003f96:	bf00      	nop
 8003f98:	20000cd0 	.word	0x20000cd0
 8003f9c:	200007fc 	.word	0x200007fc
 8003fa0:	20000cdc 	.word	0x20000cdc
 8003fa4:	20000cec 	.word	0x20000cec
 8003fa8:	20000cd8 	.word	0x20000cd8
 8003fac:	20000800 	.word	0x20000800
 8003fb0:	e000ed04 	.word	0xe000ed04

08003fb4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b084      	sub	sp, #16
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d017      	beq.n	8003ff6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003fc6:	4b13      	ldr	r3, [pc, #76]	; (8004014 <vTaskDelay+0x60>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d00a      	beq.n	8003fe4 <vTaskDelay+0x30>
	__asm volatile
 8003fce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fd2:	f383 8811 	msr	BASEPRI, r3
 8003fd6:	f3bf 8f6f 	isb	sy
 8003fda:	f3bf 8f4f 	dsb	sy
 8003fde:	60bb      	str	r3, [r7, #8]
}
 8003fe0:	bf00      	nop
 8003fe2:	e7fe      	b.n	8003fe2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003fe4:	f000 f880 	bl	80040e8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003fe8:	2100      	movs	r1, #0
 8003fea:	6878      	ldr	r0, [r7, #4]
 8003fec:	f000 fcea 	bl	80049c4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003ff0:	f000 f888 	bl	8004104 <xTaskResumeAll>
 8003ff4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d107      	bne.n	800400c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8003ffc:	4b06      	ldr	r3, [pc, #24]	; (8004018 <vTaskDelay+0x64>)
 8003ffe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004002:	601a      	str	r2, [r3, #0]
 8004004:	f3bf 8f4f 	dsb	sy
 8004008:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800400c:	bf00      	nop
 800400e:	3710      	adds	r7, #16
 8004010:	46bd      	mov	sp, r7
 8004012:	bd80      	pop	{r7, pc}
 8004014:	20000cf8 	.word	0x20000cf8
 8004018:	e000ed04 	.word	0xe000ed04

0800401c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b08a      	sub	sp, #40	; 0x28
 8004020:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004022:	2300      	movs	r3, #0
 8004024:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004026:	2300      	movs	r3, #0
 8004028:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800402a:	463a      	mov	r2, r7
 800402c:	1d39      	adds	r1, r7, #4
 800402e:	f107 0308 	add.w	r3, r7, #8
 8004032:	4618      	mov	r0, r3
 8004034:	f7ff f848 	bl	80030c8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004038:	6839      	ldr	r1, [r7, #0]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	68ba      	ldr	r2, [r7, #8]
 800403e:	9202      	str	r2, [sp, #8]
 8004040:	9301      	str	r3, [sp, #4]
 8004042:	2300      	movs	r3, #0
 8004044:	9300      	str	r3, [sp, #0]
 8004046:	2300      	movs	r3, #0
 8004048:	460a      	mov	r2, r1
 800404a:	4921      	ldr	r1, [pc, #132]	; (80040d0 <vTaskStartScheduler+0xb4>)
 800404c:	4821      	ldr	r0, [pc, #132]	; (80040d4 <vTaskStartScheduler+0xb8>)
 800404e:	f7ff fe0f 	bl	8003c70 <xTaskCreateStatic>
 8004052:	4603      	mov	r3, r0
 8004054:	4a20      	ldr	r2, [pc, #128]	; (80040d8 <vTaskStartScheduler+0xbc>)
 8004056:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004058:	4b1f      	ldr	r3, [pc, #124]	; (80040d8 <vTaskStartScheduler+0xbc>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d002      	beq.n	8004066 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004060:	2301      	movs	r3, #1
 8004062:	617b      	str	r3, [r7, #20]
 8004064:	e001      	b.n	800406a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004066:	2300      	movs	r3, #0
 8004068:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800406a:	697b      	ldr	r3, [r7, #20]
 800406c:	2b01      	cmp	r3, #1
 800406e:	d102      	bne.n	8004076 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004070:	f000 fcfc 	bl	8004a6c <xTimerCreateTimerTask>
 8004074:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004076:	697b      	ldr	r3, [r7, #20]
 8004078:	2b01      	cmp	r3, #1
 800407a:	d116      	bne.n	80040aa <vTaskStartScheduler+0x8e>
	__asm volatile
 800407c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004080:	f383 8811 	msr	BASEPRI, r3
 8004084:	f3bf 8f6f 	isb	sy
 8004088:	f3bf 8f4f 	dsb	sy
 800408c:	613b      	str	r3, [r7, #16]
}
 800408e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004090:	4b12      	ldr	r3, [pc, #72]	; (80040dc <vTaskStartScheduler+0xc0>)
 8004092:	f04f 32ff 	mov.w	r2, #4294967295
 8004096:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004098:	4b11      	ldr	r3, [pc, #68]	; (80040e0 <vTaskStartScheduler+0xc4>)
 800409a:	2201      	movs	r2, #1
 800409c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800409e:	4b11      	ldr	r3, [pc, #68]	; (80040e4 <vTaskStartScheduler+0xc8>)
 80040a0:	2200      	movs	r2, #0
 80040a2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80040a4:	f001 f8bc 	bl	8005220 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80040a8:	e00e      	b.n	80040c8 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80040aa:	697b      	ldr	r3, [r7, #20]
 80040ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040b0:	d10a      	bne.n	80040c8 <vTaskStartScheduler+0xac>
	__asm volatile
 80040b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040b6:	f383 8811 	msr	BASEPRI, r3
 80040ba:	f3bf 8f6f 	isb	sy
 80040be:	f3bf 8f4f 	dsb	sy
 80040c2:	60fb      	str	r3, [r7, #12]
}
 80040c4:	bf00      	nop
 80040c6:	e7fe      	b.n	80040c6 <vTaskStartScheduler+0xaa>
}
 80040c8:	bf00      	nop
 80040ca:	3718      	adds	r7, #24
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd80      	pop	{r7, pc}
 80040d0:	080069ac 	.word	0x080069ac
 80040d4:	08004701 	.word	0x08004701
 80040d8:	20000cf4 	.word	0x20000cf4
 80040dc:	20000cf0 	.word	0x20000cf0
 80040e0:	20000cdc 	.word	0x20000cdc
 80040e4:	20000cd4 	.word	0x20000cd4

080040e8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80040e8:	b480      	push	{r7}
 80040ea:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80040ec:	4b04      	ldr	r3, [pc, #16]	; (8004100 <vTaskSuspendAll+0x18>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	3301      	adds	r3, #1
 80040f2:	4a03      	ldr	r2, [pc, #12]	; (8004100 <vTaskSuspendAll+0x18>)
 80040f4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80040f6:	bf00      	nop
 80040f8:	46bd      	mov	sp, r7
 80040fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fe:	4770      	bx	lr
 8004100:	20000cf8 	.word	0x20000cf8

08004104 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b084      	sub	sp, #16
 8004108:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800410a:	2300      	movs	r3, #0
 800410c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800410e:	2300      	movs	r3, #0
 8004110:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004112:	4b42      	ldr	r3, [pc, #264]	; (800421c <xTaskResumeAll+0x118>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d10a      	bne.n	8004130 <xTaskResumeAll+0x2c>
	__asm volatile
 800411a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800411e:	f383 8811 	msr	BASEPRI, r3
 8004122:	f3bf 8f6f 	isb	sy
 8004126:	f3bf 8f4f 	dsb	sy
 800412a:	603b      	str	r3, [r7, #0]
}
 800412c:	bf00      	nop
 800412e:	e7fe      	b.n	800412e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004130:	f001 f918 	bl	8005364 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004134:	4b39      	ldr	r3, [pc, #228]	; (800421c <xTaskResumeAll+0x118>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	3b01      	subs	r3, #1
 800413a:	4a38      	ldr	r2, [pc, #224]	; (800421c <xTaskResumeAll+0x118>)
 800413c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800413e:	4b37      	ldr	r3, [pc, #220]	; (800421c <xTaskResumeAll+0x118>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d162      	bne.n	800420c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004146:	4b36      	ldr	r3, [pc, #216]	; (8004220 <xTaskResumeAll+0x11c>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d05e      	beq.n	800420c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800414e:	e02f      	b.n	80041b0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004150:	4b34      	ldr	r3, [pc, #208]	; (8004224 <xTaskResumeAll+0x120>)
 8004152:	68db      	ldr	r3, [r3, #12]
 8004154:	68db      	ldr	r3, [r3, #12]
 8004156:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	3318      	adds	r3, #24
 800415c:	4618      	mov	r0, r3
 800415e:	f7ff f871 	bl	8003244 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	3304      	adds	r3, #4
 8004166:	4618      	mov	r0, r3
 8004168:	f7ff f86c 	bl	8003244 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004170:	4b2d      	ldr	r3, [pc, #180]	; (8004228 <xTaskResumeAll+0x124>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	429a      	cmp	r2, r3
 8004176:	d903      	bls.n	8004180 <xTaskResumeAll+0x7c>
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800417c:	4a2a      	ldr	r2, [pc, #168]	; (8004228 <xTaskResumeAll+0x124>)
 800417e:	6013      	str	r3, [r2, #0]
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004184:	4613      	mov	r3, r2
 8004186:	009b      	lsls	r3, r3, #2
 8004188:	4413      	add	r3, r2
 800418a:	009b      	lsls	r3, r3, #2
 800418c:	4a27      	ldr	r2, [pc, #156]	; (800422c <xTaskResumeAll+0x128>)
 800418e:	441a      	add	r2, r3
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	3304      	adds	r3, #4
 8004194:	4619      	mov	r1, r3
 8004196:	4610      	mov	r0, r2
 8004198:	f7fe fff7 	bl	800318a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041a0:	4b23      	ldr	r3, [pc, #140]	; (8004230 <xTaskResumeAll+0x12c>)
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041a6:	429a      	cmp	r2, r3
 80041a8:	d302      	bcc.n	80041b0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80041aa:	4b22      	ldr	r3, [pc, #136]	; (8004234 <xTaskResumeAll+0x130>)
 80041ac:	2201      	movs	r2, #1
 80041ae:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80041b0:	4b1c      	ldr	r3, [pc, #112]	; (8004224 <xTaskResumeAll+0x120>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d1cb      	bne.n	8004150 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d001      	beq.n	80041c2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80041be:	f000 fb55 	bl	800486c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80041c2:	4b1d      	ldr	r3, [pc, #116]	; (8004238 <xTaskResumeAll+0x134>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d010      	beq.n	80041f0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80041ce:	f000 f847 	bl	8004260 <xTaskIncrementTick>
 80041d2:	4603      	mov	r3, r0
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d002      	beq.n	80041de <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80041d8:	4b16      	ldr	r3, [pc, #88]	; (8004234 <xTaskResumeAll+0x130>)
 80041da:	2201      	movs	r2, #1
 80041dc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	3b01      	subs	r3, #1
 80041e2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d1f1      	bne.n	80041ce <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80041ea:	4b13      	ldr	r3, [pc, #76]	; (8004238 <xTaskResumeAll+0x134>)
 80041ec:	2200      	movs	r2, #0
 80041ee:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80041f0:	4b10      	ldr	r3, [pc, #64]	; (8004234 <xTaskResumeAll+0x130>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d009      	beq.n	800420c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80041f8:	2301      	movs	r3, #1
 80041fa:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80041fc:	4b0f      	ldr	r3, [pc, #60]	; (800423c <xTaskResumeAll+0x138>)
 80041fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004202:	601a      	str	r2, [r3, #0]
 8004204:	f3bf 8f4f 	dsb	sy
 8004208:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800420c:	f001 f8da 	bl	80053c4 <vPortExitCritical>

	return xAlreadyYielded;
 8004210:	68bb      	ldr	r3, [r7, #8]
}
 8004212:	4618      	mov	r0, r3
 8004214:	3710      	adds	r7, #16
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}
 800421a:	bf00      	nop
 800421c:	20000cf8 	.word	0x20000cf8
 8004220:	20000cd0 	.word	0x20000cd0
 8004224:	20000c90 	.word	0x20000c90
 8004228:	20000cd8 	.word	0x20000cd8
 800422c:	20000800 	.word	0x20000800
 8004230:	200007fc 	.word	0x200007fc
 8004234:	20000ce4 	.word	0x20000ce4
 8004238:	20000ce0 	.word	0x20000ce0
 800423c:	e000ed04 	.word	0xe000ed04

08004240 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004240:	b480      	push	{r7}
 8004242:	b083      	sub	sp, #12
 8004244:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004246:	4b05      	ldr	r3, [pc, #20]	; (800425c <xTaskGetTickCount+0x1c>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800424c:	687b      	ldr	r3, [r7, #4]
}
 800424e:	4618      	mov	r0, r3
 8004250:	370c      	adds	r7, #12
 8004252:	46bd      	mov	sp, r7
 8004254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004258:	4770      	bx	lr
 800425a:	bf00      	nop
 800425c:	20000cd4 	.word	0x20000cd4

08004260 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b086      	sub	sp, #24
 8004264:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004266:	2300      	movs	r3, #0
 8004268:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800426a:	4b4f      	ldr	r3, [pc, #316]	; (80043a8 <xTaskIncrementTick+0x148>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	2b00      	cmp	r3, #0
 8004270:	f040 808f 	bne.w	8004392 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004274:	4b4d      	ldr	r3, [pc, #308]	; (80043ac <xTaskIncrementTick+0x14c>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	3301      	adds	r3, #1
 800427a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800427c:	4a4b      	ldr	r2, [pc, #300]	; (80043ac <xTaskIncrementTick+0x14c>)
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d120      	bne.n	80042ca <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004288:	4b49      	ldr	r3, [pc, #292]	; (80043b0 <xTaskIncrementTick+0x150>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d00a      	beq.n	80042a8 <xTaskIncrementTick+0x48>
	__asm volatile
 8004292:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004296:	f383 8811 	msr	BASEPRI, r3
 800429a:	f3bf 8f6f 	isb	sy
 800429e:	f3bf 8f4f 	dsb	sy
 80042a2:	603b      	str	r3, [r7, #0]
}
 80042a4:	bf00      	nop
 80042a6:	e7fe      	b.n	80042a6 <xTaskIncrementTick+0x46>
 80042a8:	4b41      	ldr	r3, [pc, #260]	; (80043b0 <xTaskIncrementTick+0x150>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	60fb      	str	r3, [r7, #12]
 80042ae:	4b41      	ldr	r3, [pc, #260]	; (80043b4 <xTaskIncrementTick+0x154>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a3f      	ldr	r2, [pc, #252]	; (80043b0 <xTaskIncrementTick+0x150>)
 80042b4:	6013      	str	r3, [r2, #0]
 80042b6:	4a3f      	ldr	r2, [pc, #252]	; (80043b4 <xTaskIncrementTick+0x154>)
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	6013      	str	r3, [r2, #0]
 80042bc:	4b3e      	ldr	r3, [pc, #248]	; (80043b8 <xTaskIncrementTick+0x158>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	3301      	adds	r3, #1
 80042c2:	4a3d      	ldr	r2, [pc, #244]	; (80043b8 <xTaskIncrementTick+0x158>)
 80042c4:	6013      	str	r3, [r2, #0]
 80042c6:	f000 fad1 	bl	800486c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80042ca:	4b3c      	ldr	r3, [pc, #240]	; (80043bc <xTaskIncrementTick+0x15c>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	693a      	ldr	r2, [r7, #16]
 80042d0:	429a      	cmp	r2, r3
 80042d2:	d349      	bcc.n	8004368 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80042d4:	4b36      	ldr	r3, [pc, #216]	; (80043b0 <xTaskIncrementTick+0x150>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d104      	bne.n	80042e8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80042de:	4b37      	ldr	r3, [pc, #220]	; (80043bc <xTaskIncrementTick+0x15c>)
 80042e0:	f04f 32ff 	mov.w	r2, #4294967295
 80042e4:	601a      	str	r2, [r3, #0]
					break;
 80042e6:	e03f      	b.n	8004368 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80042e8:	4b31      	ldr	r3, [pc, #196]	; (80043b0 <xTaskIncrementTick+0x150>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	68db      	ldr	r3, [r3, #12]
 80042ee:	68db      	ldr	r3, [r3, #12]
 80042f0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80042f8:	693a      	ldr	r2, [r7, #16]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	429a      	cmp	r2, r3
 80042fe:	d203      	bcs.n	8004308 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004300:	4a2e      	ldr	r2, [pc, #184]	; (80043bc <xTaskIncrementTick+0x15c>)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004306:	e02f      	b.n	8004368 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	3304      	adds	r3, #4
 800430c:	4618      	mov	r0, r3
 800430e:	f7fe ff99 	bl	8003244 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004316:	2b00      	cmp	r3, #0
 8004318:	d004      	beq.n	8004324 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	3318      	adds	r3, #24
 800431e:	4618      	mov	r0, r3
 8004320:	f7fe ff90 	bl	8003244 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004328:	4b25      	ldr	r3, [pc, #148]	; (80043c0 <xTaskIncrementTick+0x160>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	429a      	cmp	r2, r3
 800432e:	d903      	bls.n	8004338 <xTaskIncrementTick+0xd8>
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004334:	4a22      	ldr	r2, [pc, #136]	; (80043c0 <xTaskIncrementTick+0x160>)
 8004336:	6013      	str	r3, [r2, #0]
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800433c:	4613      	mov	r3, r2
 800433e:	009b      	lsls	r3, r3, #2
 8004340:	4413      	add	r3, r2
 8004342:	009b      	lsls	r3, r3, #2
 8004344:	4a1f      	ldr	r2, [pc, #124]	; (80043c4 <xTaskIncrementTick+0x164>)
 8004346:	441a      	add	r2, r3
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	3304      	adds	r3, #4
 800434c:	4619      	mov	r1, r3
 800434e:	4610      	mov	r0, r2
 8004350:	f7fe ff1b 	bl	800318a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004358:	4b1b      	ldr	r3, [pc, #108]	; (80043c8 <xTaskIncrementTick+0x168>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800435e:	429a      	cmp	r2, r3
 8004360:	d3b8      	bcc.n	80042d4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004362:	2301      	movs	r3, #1
 8004364:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004366:	e7b5      	b.n	80042d4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004368:	4b17      	ldr	r3, [pc, #92]	; (80043c8 <xTaskIncrementTick+0x168>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800436e:	4915      	ldr	r1, [pc, #84]	; (80043c4 <xTaskIncrementTick+0x164>)
 8004370:	4613      	mov	r3, r2
 8004372:	009b      	lsls	r3, r3, #2
 8004374:	4413      	add	r3, r2
 8004376:	009b      	lsls	r3, r3, #2
 8004378:	440b      	add	r3, r1
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	2b01      	cmp	r3, #1
 800437e:	d901      	bls.n	8004384 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8004380:	2301      	movs	r3, #1
 8004382:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004384:	4b11      	ldr	r3, [pc, #68]	; (80043cc <xTaskIncrementTick+0x16c>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d007      	beq.n	800439c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800438c:	2301      	movs	r3, #1
 800438e:	617b      	str	r3, [r7, #20]
 8004390:	e004      	b.n	800439c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004392:	4b0f      	ldr	r3, [pc, #60]	; (80043d0 <xTaskIncrementTick+0x170>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	3301      	adds	r3, #1
 8004398:	4a0d      	ldr	r2, [pc, #52]	; (80043d0 <xTaskIncrementTick+0x170>)
 800439a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800439c:	697b      	ldr	r3, [r7, #20]
}
 800439e:	4618      	mov	r0, r3
 80043a0:	3718      	adds	r7, #24
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}
 80043a6:	bf00      	nop
 80043a8:	20000cf8 	.word	0x20000cf8
 80043ac:	20000cd4 	.word	0x20000cd4
 80043b0:	20000c88 	.word	0x20000c88
 80043b4:	20000c8c 	.word	0x20000c8c
 80043b8:	20000ce8 	.word	0x20000ce8
 80043bc:	20000cf0 	.word	0x20000cf0
 80043c0:	20000cd8 	.word	0x20000cd8
 80043c4:	20000800 	.word	0x20000800
 80043c8:	200007fc 	.word	0x200007fc
 80043cc:	20000ce4 	.word	0x20000ce4
 80043d0:	20000ce0 	.word	0x20000ce0

080043d4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80043d4:	b480      	push	{r7}
 80043d6:	b085      	sub	sp, #20
 80043d8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80043da:	4b28      	ldr	r3, [pc, #160]	; (800447c <vTaskSwitchContext+0xa8>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d003      	beq.n	80043ea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80043e2:	4b27      	ldr	r3, [pc, #156]	; (8004480 <vTaskSwitchContext+0xac>)
 80043e4:	2201      	movs	r2, #1
 80043e6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80043e8:	e041      	b.n	800446e <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 80043ea:	4b25      	ldr	r3, [pc, #148]	; (8004480 <vTaskSwitchContext+0xac>)
 80043ec:	2200      	movs	r2, #0
 80043ee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80043f0:	4b24      	ldr	r3, [pc, #144]	; (8004484 <vTaskSwitchContext+0xb0>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	60fb      	str	r3, [r7, #12]
 80043f6:	e010      	b.n	800441a <vTaskSwitchContext+0x46>
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d10a      	bne.n	8004414 <vTaskSwitchContext+0x40>
	__asm volatile
 80043fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004402:	f383 8811 	msr	BASEPRI, r3
 8004406:	f3bf 8f6f 	isb	sy
 800440a:	f3bf 8f4f 	dsb	sy
 800440e:	607b      	str	r3, [r7, #4]
}
 8004410:	bf00      	nop
 8004412:	e7fe      	b.n	8004412 <vTaskSwitchContext+0x3e>
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	3b01      	subs	r3, #1
 8004418:	60fb      	str	r3, [r7, #12]
 800441a:	491b      	ldr	r1, [pc, #108]	; (8004488 <vTaskSwitchContext+0xb4>)
 800441c:	68fa      	ldr	r2, [r7, #12]
 800441e:	4613      	mov	r3, r2
 8004420:	009b      	lsls	r3, r3, #2
 8004422:	4413      	add	r3, r2
 8004424:	009b      	lsls	r3, r3, #2
 8004426:	440b      	add	r3, r1
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d0e4      	beq.n	80043f8 <vTaskSwitchContext+0x24>
 800442e:	68fa      	ldr	r2, [r7, #12]
 8004430:	4613      	mov	r3, r2
 8004432:	009b      	lsls	r3, r3, #2
 8004434:	4413      	add	r3, r2
 8004436:	009b      	lsls	r3, r3, #2
 8004438:	4a13      	ldr	r2, [pc, #76]	; (8004488 <vTaskSwitchContext+0xb4>)
 800443a:	4413      	add	r3, r2
 800443c:	60bb      	str	r3, [r7, #8]
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	685a      	ldr	r2, [r3, #4]
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	605a      	str	r2, [r3, #4]
 8004448:	68bb      	ldr	r3, [r7, #8]
 800444a:	685a      	ldr	r2, [r3, #4]
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	3308      	adds	r3, #8
 8004450:	429a      	cmp	r2, r3
 8004452:	d104      	bne.n	800445e <vTaskSwitchContext+0x8a>
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	685a      	ldr	r2, [r3, #4]
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	605a      	str	r2, [r3, #4]
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	68db      	ldr	r3, [r3, #12]
 8004464:	4a09      	ldr	r2, [pc, #36]	; (800448c <vTaskSwitchContext+0xb8>)
 8004466:	6013      	str	r3, [r2, #0]
 8004468:	4a06      	ldr	r2, [pc, #24]	; (8004484 <vTaskSwitchContext+0xb0>)
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	6013      	str	r3, [r2, #0]
}
 800446e:	bf00      	nop
 8004470:	3714      	adds	r7, #20
 8004472:	46bd      	mov	sp, r7
 8004474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004478:	4770      	bx	lr
 800447a:	bf00      	nop
 800447c:	20000cf8 	.word	0x20000cf8
 8004480:	20000ce4 	.word	0x20000ce4
 8004484:	20000cd8 	.word	0x20000cd8
 8004488:	20000800 	.word	0x20000800
 800448c:	200007fc 	.word	0x200007fc

08004490 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b084      	sub	sp, #16
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
 8004498:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d10a      	bne.n	80044b6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80044a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044a4:	f383 8811 	msr	BASEPRI, r3
 80044a8:	f3bf 8f6f 	isb	sy
 80044ac:	f3bf 8f4f 	dsb	sy
 80044b0:	60fb      	str	r3, [r7, #12]
}
 80044b2:	bf00      	nop
 80044b4:	e7fe      	b.n	80044b4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80044b6:	4b07      	ldr	r3, [pc, #28]	; (80044d4 <vTaskPlaceOnEventList+0x44>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	3318      	adds	r3, #24
 80044bc:	4619      	mov	r1, r3
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	f7fe fe87 	bl	80031d2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80044c4:	2101      	movs	r1, #1
 80044c6:	6838      	ldr	r0, [r7, #0]
 80044c8:	f000 fa7c 	bl	80049c4 <prvAddCurrentTaskToDelayedList>
}
 80044cc:	bf00      	nop
 80044ce:	3710      	adds	r7, #16
 80044d0:	46bd      	mov	sp, r7
 80044d2:	bd80      	pop	{r7, pc}
 80044d4:	200007fc 	.word	0x200007fc

080044d8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b086      	sub	sp, #24
 80044dc:	af00      	add	r7, sp, #0
 80044de:	60f8      	str	r0, [r7, #12]
 80044e0:	60b9      	str	r1, [r7, #8]
 80044e2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d10a      	bne.n	8004500 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80044ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044ee:	f383 8811 	msr	BASEPRI, r3
 80044f2:	f3bf 8f6f 	isb	sy
 80044f6:	f3bf 8f4f 	dsb	sy
 80044fa:	617b      	str	r3, [r7, #20]
}
 80044fc:	bf00      	nop
 80044fe:	e7fe      	b.n	80044fe <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004500:	4b0a      	ldr	r3, [pc, #40]	; (800452c <vTaskPlaceOnEventListRestricted+0x54>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	3318      	adds	r3, #24
 8004506:	4619      	mov	r1, r3
 8004508:	68f8      	ldr	r0, [r7, #12]
 800450a:	f7fe fe3e 	bl	800318a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d002      	beq.n	800451a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8004514:	f04f 33ff 	mov.w	r3, #4294967295
 8004518:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800451a:	6879      	ldr	r1, [r7, #4]
 800451c:	68b8      	ldr	r0, [r7, #8]
 800451e:	f000 fa51 	bl	80049c4 <prvAddCurrentTaskToDelayedList>
	}
 8004522:	bf00      	nop
 8004524:	3718      	adds	r7, #24
 8004526:	46bd      	mov	sp, r7
 8004528:	bd80      	pop	{r7, pc}
 800452a:	bf00      	nop
 800452c:	200007fc 	.word	0x200007fc

08004530 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b086      	sub	sp, #24
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	68db      	ldr	r3, [r3, #12]
 800453c:	68db      	ldr	r3, [r3, #12]
 800453e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004540:	693b      	ldr	r3, [r7, #16]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d10a      	bne.n	800455c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8004546:	f04f 0350 	mov.w	r3, #80	; 0x50
 800454a:	f383 8811 	msr	BASEPRI, r3
 800454e:	f3bf 8f6f 	isb	sy
 8004552:	f3bf 8f4f 	dsb	sy
 8004556:	60fb      	str	r3, [r7, #12]
}
 8004558:	bf00      	nop
 800455a:	e7fe      	b.n	800455a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800455c:	693b      	ldr	r3, [r7, #16]
 800455e:	3318      	adds	r3, #24
 8004560:	4618      	mov	r0, r3
 8004562:	f7fe fe6f 	bl	8003244 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004566:	4b1e      	ldr	r3, [pc, #120]	; (80045e0 <xTaskRemoveFromEventList+0xb0>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d11d      	bne.n	80045aa <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800456e:	693b      	ldr	r3, [r7, #16]
 8004570:	3304      	adds	r3, #4
 8004572:	4618      	mov	r0, r3
 8004574:	f7fe fe66 	bl	8003244 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004578:	693b      	ldr	r3, [r7, #16]
 800457a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800457c:	4b19      	ldr	r3, [pc, #100]	; (80045e4 <xTaskRemoveFromEventList+0xb4>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	429a      	cmp	r2, r3
 8004582:	d903      	bls.n	800458c <xTaskRemoveFromEventList+0x5c>
 8004584:	693b      	ldr	r3, [r7, #16]
 8004586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004588:	4a16      	ldr	r2, [pc, #88]	; (80045e4 <xTaskRemoveFromEventList+0xb4>)
 800458a:	6013      	str	r3, [r2, #0]
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004590:	4613      	mov	r3, r2
 8004592:	009b      	lsls	r3, r3, #2
 8004594:	4413      	add	r3, r2
 8004596:	009b      	lsls	r3, r3, #2
 8004598:	4a13      	ldr	r2, [pc, #76]	; (80045e8 <xTaskRemoveFromEventList+0xb8>)
 800459a:	441a      	add	r2, r3
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	3304      	adds	r3, #4
 80045a0:	4619      	mov	r1, r3
 80045a2:	4610      	mov	r0, r2
 80045a4:	f7fe fdf1 	bl	800318a <vListInsertEnd>
 80045a8:	e005      	b.n	80045b6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80045aa:	693b      	ldr	r3, [r7, #16]
 80045ac:	3318      	adds	r3, #24
 80045ae:	4619      	mov	r1, r3
 80045b0:	480e      	ldr	r0, [pc, #56]	; (80045ec <xTaskRemoveFromEventList+0xbc>)
 80045b2:	f7fe fdea 	bl	800318a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045ba:	4b0d      	ldr	r3, [pc, #52]	; (80045f0 <xTaskRemoveFromEventList+0xc0>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045c0:	429a      	cmp	r2, r3
 80045c2:	d905      	bls.n	80045d0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80045c4:	2301      	movs	r3, #1
 80045c6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80045c8:	4b0a      	ldr	r3, [pc, #40]	; (80045f4 <xTaskRemoveFromEventList+0xc4>)
 80045ca:	2201      	movs	r2, #1
 80045cc:	601a      	str	r2, [r3, #0]
 80045ce:	e001      	b.n	80045d4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80045d0:	2300      	movs	r3, #0
 80045d2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80045d4:	697b      	ldr	r3, [r7, #20]
}
 80045d6:	4618      	mov	r0, r3
 80045d8:	3718      	adds	r7, #24
 80045da:	46bd      	mov	sp, r7
 80045dc:	bd80      	pop	{r7, pc}
 80045de:	bf00      	nop
 80045e0:	20000cf8 	.word	0x20000cf8
 80045e4:	20000cd8 	.word	0x20000cd8
 80045e8:	20000800 	.word	0x20000800
 80045ec:	20000c90 	.word	0x20000c90
 80045f0:	200007fc 	.word	0x200007fc
 80045f4:	20000ce4 	.word	0x20000ce4

080045f8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80045f8:	b480      	push	{r7}
 80045fa:	b083      	sub	sp, #12
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004600:	4b06      	ldr	r3, [pc, #24]	; (800461c <vTaskInternalSetTimeOutState+0x24>)
 8004602:	681a      	ldr	r2, [r3, #0]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004608:	4b05      	ldr	r3, [pc, #20]	; (8004620 <vTaskInternalSetTimeOutState+0x28>)
 800460a:	681a      	ldr	r2, [r3, #0]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	605a      	str	r2, [r3, #4]
}
 8004610:	bf00      	nop
 8004612:	370c      	adds	r7, #12
 8004614:	46bd      	mov	sp, r7
 8004616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461a:	4770      	bx	lr
 800461c:	20000ce8 	.word	0x20000ce8
 8004620:	20000cd4 	.word	0x20000cd4

08004624 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b088      	sub	sp, #32
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
 800462c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d10a      	bne.n	800464a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8004634:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004638:	f383 8811 	msr	BASEPRI, r3
 800463c:	f3bf 8f6f 	isb	sy
 8004640:	f3bf 8f4f 	dsb	sy
 8004644:	613b      	str	r3, [r7, #16]
}
 8004646:	bf00      	nop
 8004648:	e7fe      	b.n	8004648 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d10a      	bne.n	8004666 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8004650:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004654:	f383 8811 	msr	BASEPRI, r3
 8004658:	f3bf 8f6f 	isb	sy
 800465c:	f3bf 8f4f 	dsb	sy
 8004660:	60fb      	str	r3, [r7, #12]
}
 8004662:	bf00      	nop
 8004664:	e7fe      	b.n	8004664 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8004666:	f000 fe7d 	bl	8005364 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800466a:	4b1d      	ldr	r3, [pc, #116]	; (80046e0 <xTaskCheckForTimeOut+0xbc>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	69ba      	ldr	r2, [r7, #24]
 8004676:	1ad3      	subs	r3, r2, r3
 8004678:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004682:	d102      	bne.n	800468a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004684:	2300      	movs	r3, #0
 8004686:	61fb      	str	r3, [r7, #28]
 8004688:	e023      	b.n	80046d2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681a      	ldr	r2, [r3, #0]
 800468e:	4b15      	ldr	r3, [pc, #84]	; (80046e4 <xTaskCheckForTimeOut+0xc0>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	429a      	cmp	r2, r3
 8004694:	d007      	beq.n	80046a6 <xTaskCheckForTimeOut+0x82>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	69ba      	ldr	r2, [r7, #24]
 800469c:	429a      	cmp	r2, r3
 800469e:	d302      	bcc.n	80046a6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80046a0:	2301      	movs	r3, #1
 80046a2:	61fb      	str	r3, [r7, #28]
 80046a4:	e015      	b.n	80046d2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	697a      	ldr	r2, [r7, #20]
 80046ac:	429a      	cmp	r2, r3
 80046ae:	d20b      	bcs.n	80046c8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	681a      	ldr	r2, [r3, #0]
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	1ad2      	subs	r2, r2, r3
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80046bc:	6878      	ldr	r0, [r7, #4]
 80046be:	f7ff ff9b 	bl	80045f8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80046c2:	2300      	movs	r3, #0
 80046c4:	61fb      	str	r3, [r7, #28]
 80046c6:	e004      	b.n	80046d2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	2200      	movs	r2, #0
 80046cc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80046ce:	2301      	movs	r3, #1
 80046d0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80046d2:	f000 fe77 	bl	80053c4 <vPortExitCritical>

	return xReturn;
 80046d6:	69fb      	ldr	r3, [r7, #28]
}
 80046d8:	4618      	mov	r0, r3
 80046da:	3720      	adds	r7, #32
 80046dc:	46bd      	mov	sp, r7
 80046de:	bd80      	pop	{r7, pc}
 80046e0:	20000cd4 	.word	0x20000cd4
 80046e4:	20000ce8 	.word	0x20000ce8

080046e8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80046e8:	b480      	push	{r7}
 80046ea:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80046ec:	4b03      	ldr	r3, [pc, #12]	; (80046fc <vTaskMissedYield+0x14>)
 80046ee:	2201      	movs	r2, #1
 80046f0:	601a      	str	r2, [r3, #0]
}
 80046f2:	bf00      	nop
 80046f4:	46bd      	mov	sp, r7
 80046f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fa:	4770      	bx	lr
 80046fc:	20000ce4 	.word	0x20000ce4

08004700 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b082      	sub	sp, #8
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004708:	f000 f852 	bl	80047b0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800470c:	4b06      	ldr	r3, [pc, #24]	; (8004728 <prvIdleTask+0x28>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	2b01      	cmp	r3, #1
 8004712:	d9f9      	bls.n	8004708 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004714:	4b05      	ldr	r3, [pc, #20]	; (800472c <prvIdleTask+0x2c>)
 8004716:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800471a:	601a      	str	r2, [r3, #0]
 800471c:	f3bf 8f4f 	dsb	sy
 8004720:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004724:	e7f0      	b.n	8004708 <prvIdleTask+0x8>
 8004726:	bf00      	nop
 8004728:	20000800 	.word	0x20000800
 800472c:	e000ed04 	.word	0xe000ed04

08004730 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b082      	sub	sp, #8
 8004734:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004736:	2300      	movs	r3, #0
 8004738:	607b      	str	r3, [r7, #4]
 800473a:	e00c      	b.n	8004756 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800473c:	687a      	ldr	r2, [r7, #4]
 800473e:	4613      	mov	r3, r2
 8004740:	009b      	lsls	r3, r3, #2
 8004742:	4413      	add	r3, r2
 8004744:	009b      	lsls	r3, r3, #2
 8004746:	4a12      	ldr	r2, [pc, #72]	; (8004790 <prvInitialiseTaskLists+0x60>)
 8004748:	4413      	add	r3, r2
 800474a:	4618      	mov	r0, r3
 800474c:	f7fe fcf0 	bl	8003130 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	3301      	adds	r3, #1
 8004754:	607b      	str	r3, [r7, #4]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2b37      	cmp	r3, #55	; 0x37
 800475a:	d9ef      	bls.n	800473c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800475c:	480d      	ldr	r0, [pc, #52]	; (8004794 <prvInitialiseTaskLists+0x64>)
 800475e:	f7fe fce7 	bl	8003130 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004762:	480d      	ldr	r0, [pc, #52]	; (8004798 <prvInitialiseTaskLists+0x68>)
 8004764:	f7fe fce4 	bl	8003130 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004768:	480c      	ldr	r0, [pc, #48]	; (800479c <prvInitialiseTaskLists+0x6c>)
 800476a:	f7fe fce1 	bl	8003130 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800476e:	480c      	ldr	r0, [pc, #48]	; (80047a0 <prvInitialiseTaskLists+0x70>)
 8004770:	f7fe fcde 	bl	8003130 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004774:	480b      	ldr	r0, [pc, #44]	; (80047a4 <prvInitialiseTaskLists+0x74>)
 8004776:	f7fe fcdb 	bl	8003130 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800477a:	4b0b      	ldr	r3, [pc, #44]	; (80047a8 <prvInitialiseTaskLists+0x78>)
 800477c:	4a05      	ldr	r2, [pc, #20]	; (8004794 <prvInitialiseTaskLists+0x64>)
 800477e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004780:	4b0a      	ldr	r3, [pc, #40]	; (80047ac <prvInitialiseTaskLists+0x7c>)
 8004782:	4a05      	ldr	r2, [pc, #20]	; (8004798 <prvInitialiseTaskLists+0x68>)
 8004784:	601a      	str	r2, [r3, #0]
}
 8004786:	bf00      	nop
 8004788:	3708      	adds	r7, #8
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}
 800478e:	bf00      	nop
 8004790:	20000800 	.word	0x20000800
 8004794:	20000c60 	.word	0x20000c60
 8004798:	20000c74 	.word	0x20000c74
 800479c:	20000c90 	.word	0x20000c90
 80047a0:	20000ca4 	.word	0x20000ca4
 80047a4:	20000cbc 	.word	0x20000cbc
 80047a8:	20000c88 	.word	0x20000c88
 80047ac:	20000c8c 	.word	0x20000c8c

080047b0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b082      	sub	sp, #8
 80047b4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80047b6:	e019      	b.n	80047ec <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80047b8:	f000 fdd4 	bl	8005364 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80047bc:	4b10      	ldr	r3, [pc, #64]	; (8004800 <prvCheckTasksWaitingTermination+0x50>)
 80047be:	68db      	ldr	r3, [r3, #12]
 80047c0:	68db      	ldr	r3, [r3, #12]
 80047c2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	3304      	adds	r3, #4
 80047c8:	4618      	mov	r0, r3
 80047ca:	f7fe fd3b 	bl	8003244 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80047ce:	4b0d      	ldr	r3, [pc, #52]	; (8004804 <prvCheckTasksWaitingTermination+0x54>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	3b01      	subs	r3, #1
 80047d4:	4a0b      	ldr	r2, [pc, #44]	; (8004804 <prvCheckTasksWaitingTermination+0x54>)
 80047d6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80047d8:	4b0b      	ldr	r3, [pc, #44]	; (8004808 <prvCheckTasksWaitingTermination+0x58>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	3b01      	subs	r3, #1
 80047de:	4a0a      	ldr	r2, [pc, #40]	; (8004808 <prvCheckTasksWaitingTermination+0x58>)
 80047e0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80047e2:	f000 fdef 	bl	80053c4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f000 f810 	bl	800480c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80047ec:	4b06      	ldr	r3, [pc, #24]	; (8004808 <prvCheckTasksWaitingTermination+0x58>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d1e1      	bne.n	80047b8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80047f4:	bf00      	nop
 80047f6:	bf00      	nop
 80047f8:	3708      	adds	r7, #8
 80047fa:	46bd      	mov	sp, r7
 80047fc:	bd80      	pop	{r7, pc}
 80047fe:	bf00      	nop
 8004800:	20000ca4 	.word	0x20000ca4
 8004804:	20000cd0 	.word	0x20000cd0
 8004808:	20000cb8 	.word	0x20000cb8

0800480c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800480c:	b580      	push	{r7, lr}
 800480e:	b084      	sub	sp, #16
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800481a:	2b00      	cmp	r3, #0
 800481c:	d108      	bne.n	8004830 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004822:	4618      	mov	r0, r3
 8004824:	f000 ff8c 	bl	8005740 <vPortFree>
				vPortFree( pxTCB );
 8004828:	6878      	ldr	r0, [r7, #4]
 800482a:	f000 ff89 	bl	8005740 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800482e:	e018      	b.n	8004862 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004836:	2b01      	cmp	r3, #1
 8004838:	d103      	bne.n	8004842 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800483a:	6878      	ldr	r0, [r7, #4]
 800483c:	f000 ff80 	bl	8005740 <vPortFree>
	}
 8004840:	e00f      	b.n	8004862 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004848:	2b02      	cmp	r3, #2
 800484a:	d00a      	beq.n	8004862 <prvDeleteTCB+0x56>
	__asm volatile
 800484c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004850:	f383 8811 	msr	BASEPRI, r3
 8004854:	f3bf 8f6f 	isb	sy
 8004858:	f3bf 8f4f 	dsb	sy
 800485c:	60fb      	str	r3, [r7, #12]
}
 800485e:	bf00      	nop
 8004860:	e7fe      	b.n	8004860 <prvDeleteTCB+0x54>
	}
 8004862:	bf00      	nop
 8004864:	3710      	adds	r7, #16
 8004866:	46bd      	mov	sp, r7
 8004868:	bd80      	pop	{r7, pc}
	...

0800486c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800486c:	b480      	push	{r7}
 800486e:	b083      	sub	sp, #12
 8004870:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004872:	4b0c      	ldr	r3, [pc, #48]	; (80048a4 <prvResetNextTaskUnblockTime+0x38>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d104      	bne.n	8004886 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800487c:	4b0a      	ldr	r3, [pc, #40]	; (80048a8 <prvResetNextTaskUnblockTime+0x3c>)
 800487e:	f04f 32ff 	mov.w	r2, #4294967295
 8004882:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004884:	e008      	b.n	8004898 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004886:	4b07      	ldr	r3, [pc, #28]	; (80048a4 <prvResetNextTaskUnblockTime+0x38>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	68db      	ldr	r3, [r3, #12]
 800488c:	68db      	ldr	r3, [r3, #12]
 800488e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	4a04      	ldr	r2, [pc, #16]	; (80048a8 <prvResetNextTaskUnblockTime+0x3c>)
 8004896:	6013      	str	r3, [r2, #0]
}
 8004898:	bf00      	nop
 800489a:	370c      	adds	r7, #12
 800489c:	46bd      	mov	sp, r7
 800489e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a2:	4770      	bx	lr
 80048a4:	20000c88 	.word	0x20000c88
 80048a8:	20000cf0 	.word	0x20000cf0

080048ac <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80048ac:	b480      	push	{r7}
 80048ae:	b083      	sub	sp, #12
 80048b0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80048b2:	4b0b      	ldr	r3, [pc, #44]	; (80048e0 <xTaskGetSchedulerState+0x34>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d102      	bne.n	80048c0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80048ba:	2301      	movs	r3, #1
 80048bc:	607b      	str	r3, [r7, #4]
 80048be:	e008      	b.n	80048d2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80048c0:	4b08      	ldr	r3, [pc, #32]	; (80048e4 <xTaskGetSchedulerState+0x38>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d102      	bne.n	80048ce <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80048c8:	2302      	movs	r3, #2
 80048ca:	607b      	str	r3, [r7, #4]
 80048cc:	e001      	b.n	80048d2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80048ce:	2300      	movs	r3, #0
 80048d0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80048d2:	687b      	ldr	r3, [r7, #4]
	}
 80048d4:	4618      	mov	r0, r3
 80048d6:	370c      	adds	r7, #12
 80048d8:	46bd      	mov	sp, r7
 80048da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048de:	4770      	bx	lr
 80048e0:	20000cdc 	.word	0x20000cdc
 80048e4:	20000cf8 	.word	0x20000cf8

080048e8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b086      	sub	sp, #24
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80048f4:	2300      	movs	r3, #0
 80048f6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d056      	beq.n	80049ac <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80048fe:	4b2e      	ldr	r3, [pc, #184]	; (80049b8 <xTaskPriorityDisinherit+0xd0>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	693a      	ldr	r2, [r7, #16]
 8004904:	429a      	cmp	r2, r3
 8004906:	d00a      	beq.n	800491e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8004908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800490c:	f383 8811 	msr	BASEPRI, r3
 8004910:	f3bf 8f6f 	isb	sy
 8004914:	f3bf 8f4f 	dsb	sy
 8004918:	60fb      	str	r3, [r7, #12]
}
 800491a:	bf00      	nop
 800491c:	e7fe      	b.n	800491c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004922:	2b00      	cmp	r3, #0
 8004924:	d10a      	bne.n	800493c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8004926:	f04f 0350 	mov.w	r3, #80	; 0x50
 800492a:	f383 8811 	msr	BASEPRI, r3
 800492e:	f3bf 8f6f 	isb	sy
 8004932:	f3bf 8f4f 	dsb	sy
 8004936:	60bb      	str	r3, [r7, #8]
}
 8004938:	bf00      	nop
 800493a:	e7fe      	b.n	800493a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800493c:	693b      	ldr	r3, [r7, #16]
 800493e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004940:	1e5a      	subs	r2, r3, #1
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004946:	693b      	ldr	r3, [r7, #16]
 8004948:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800494a:	693b      	ldr	r3, [r7, #16]
 800494c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800494e:	429a      	cmp	r2, r3
 8004950:	d02c      	beq.n	80049ac <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004952:	693b      	ldr	r3, [r7, #16]
 8004954:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004956:	2b00      	cmp	r3, #0
 8004958:	d128      	bne.n	80049ac <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800495a:	693b      	ldr	r3, [r7, #16]
 800495c:	3304      	adds	r3, #4
 800495e:	4618      	mov	r0, r3
 8004960:	f7fe fc70 	bl	8003244 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004968:	693b      	ldr	r3, [r7, #16]
 800496a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800496c:	693b      	ldr	r3, [r7, #16]
 800496e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004970:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004978:	693b      	ldr	r3, [r7, #16]
 800497a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800497c:	4b0f      	ldr	r3, [pc, #60]	; (80049bc <xTaskPriorityDisinherit+0xd4>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	429a      	cmp	r2, r3
 8004982:	d903      	bls.n	800498c <xTaskPriorityDisinherit+0xa4>
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004988:	4a0c      	ldr	r2, [pc, #48]	; (80049bc <xTaskPriorityDisinherit+0xd4>)
 800498a:	6013      	str	r3, [r2, #0]
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004990:	4613      	mov	r3, r2
 8004992:	009b      	lsls	r3, r3, #2
 8004994:	4413      	add	r3, r2
 8004996:	009b      	lsls	r3, r3, #2
 8004998:	4a09      	ldr	r2, [pc, #36]	; (80049c0 <xTaskPriorityDisinherit+0xd8>)
 800499a:	441a      	add	r2, r3
 800499c:	693b      	ldr	r3, [r7, #16]
 800499e:	3304      	adds	r3, #4
 80049a0:	4619      	mov	r1, r3
 80049a2:	4610      	mov	r0, r2
 80049a4:	f7fe fbf1 	bl	800318a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80049a8:	2301      	movs	r3, #1
 80049aa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80049ac:	697b      	ldr	r3, [r7, #20]
	}
 80049ae:	4618      	mov	r0, r3
 80049b0:	3718      	adds	r7, #24
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bd80      	pop	{r7, pc}
 80049b6:	bf00      	nop
 80049b8:	200007fc 	.word	0x200007fc
 80049bc:	20000cd8 	.word	0x20000cd8
 80049c0:	20000800 	.word	0x20000800

080049c4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b084      	sub	sp, #16
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
 80049cc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80049ce:	4b21      	ldr	r3, [pc, #132]	; (8004a54 <prvAddCurrentTaskToDelayedList+0x90>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80049d4:	4b20      	ldr	r3, [pc, #128]	; (8004a58 <prvAddCurrentTaskToDelayedList+0x94>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	3304      	adds	r3, #4
 80049da:	4618      	mov	r0, r3
 80049dc:	f7fe fc32 	bl	8003244 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049e6:	d10a      	bne.n	80049fe <prvAddCurrentTaskToDelayedList+0x3a>
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d007      	beq.n	80049fe <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80049ee:	4b1a      	ldr	r3, [pc, #104]	; (8004a58 <prvAddCurrentTaskToDelayedList+0x94>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	3304      	adds	r3, #4
 80049f4:	4619      	mov	r1, r3
 80049f6:	4819      	ldr	r0, [pc, #100]	; (8004a5c <prvAddCurrentTaskToDelayedList+0x98>)
 80049f8:	f7fe fbc7 	bl	800318a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80049fc:	e026      	b.n	8004a4c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80049fe:	68fa      	ldr	r2, [r7, #12]
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	4413      	add	r3, r2
 8004a04:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004a06:	4b14      	ldr	r3, [pc, #80]	; (8004a58 <prvAddCurrentTaskToDelayedList+0x94>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	68ba      	ldr	r2, [r7, #8]
 8004a0c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004a0e:	68ba      	ldr	r2, [r7, #8]
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	429a      	cmp	r2, r3
 8004a14:	d209      	bcs.n	8004a2a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004a16:	4b12      	ldr	r3, [pc, #72]	; (8004a60 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004a18:	681a      	ldr	r2, [r3, #0]
 8004a1a:	4b0f      	ldr	r3, [pc, #60]	; (8004a58 <prvAddCurrentTaskToDelayedList+0x94>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	3304      	adds	r3, #4
 8004a20:	4619      	mov	r1, r3
 8004a22:	4610      	mov	r0, r2
 8004a24:	f7fe fbd5 	bl	80031d2 <vListInsert>
}
 8004a28:	e010      	b.n	8004a4c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004a2a:	4b0e      	ldr	r3, [pc, #56]	; (8004a64 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004a2c:	681a      	ldr	r2, [r3, #0]
 8004a2e:	4b0a      	ldr	r3, [pc, #40]	; (8004a58 <prvAddCurrentTaskToDelayedList+0x94>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	3304      	adds	r3, #4
 8004a34:	4619      	mov	r1, r3
 8004a36:	4610      	mov	r0, r2
 8004a38:	f7fe fbcb 	bl	80031d2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004a3c:	4b0a      	ldr	r3, [pc, #40]	; (8004a68 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	68ba      	ldr	r2, [r7, #8]
 8004a42:	429a      	cmp	r2, r3
 8004a44:	d202      	bcs.n	8004a4c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004a46:	4a08      	ldr	r2, [pc, #32]	; (8004a68 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	6013      	str	r3, [r2, #0]
}
 8004a4c:	bf00      	nop
 8004a4e:	3710      	adds	r7, #16
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bd80      	pop	{r7, pc}
 8004a54:	20000cd4 	.word	0x20000cd4
 8004a58:	200007fc 	.word	0x200007fc
 8004a5c:	20000cbc 	.word	0x20000cbc
 8004a60:	20000c8c 	.word	0x20000c8c
 8004a64:	20000c88 	.word	0x20000c88
 8004a68:	20000cf0 	.word	0x20000cf0

08004a6c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b08a      	sub	sp, #40	; 0x28
 8004a70:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004a72:	2300      	movs	r3, #0
 8004a74:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004a76:	f000 fb07 	bl	8005088 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004a7a:	4b1c      	ldr	r3, [pc, #112]	; (8004aec <xTimerCreateTimerTask+0x80>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d021      	beq.n	8004ac6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004a82:	2300      	movs	r3, #0
 8004a84:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004a86:	2300      	movs	r3, #0
 8004a88:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004a8a:	1d3a      	adds	r2, r7, #4
 8004a8c:	f107 0108 	add.w	r1, r7, #8
 8004a90:	f107 030c 	add.w	r3, r7, #12
 8004a94:	4618      	mov	r0, r3
 8004a96:	f7fe fb31 	bl	80030fc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004a9a:	6879      	ldr	r1, [r7, #4]
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	68fa      	ldr	r2, [r7, #12]
 8004aa0:	9202      	str	r2, [sp, #8]
 8004aa2:	9301      	str	r3, [sp, #4]
 8004aa4:	2302      	movs	r3, #2
 8004aa6:	9300      	str	r3, [sp, #0]
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	460a      	mov	r2, r1
 8004aac:	4910      	ldr	r1, [pc, #64]	; (8004af0 <xTimerCreateTimerTask+0x84>)
 8004aae:	4811      	ldr	r0, [pc, #68]	; (8004af4 <xTimerCreateTimerTask+0x88>)
 8004ab0:	f7ff f8de 	bl	8003c70 <xTaskCreateStatic>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	4a10      	ldr	r2, [pc, #64]	; (8004af8 <xTimerCreateTimerTask+0x8c>)
 8004ab8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004aba:	4b0f      	ldr	r3, [pc, #60]	; (8004af8 <xTimerCreateTimerTask+0x8c>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d001      	beq.n	8004ac6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d10a      	bne.n	8004ae2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8004acc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ad0:	f383 8811 	msr	BASEPRI, r3
 8004ad4:	f3bf 8f6f 	isb	sy
 8004ad8:	f3bf 8f4f 	dsb	sy
 8004adc:	613b      	str	r3, [r7, #16]
}
 8004ade:	bf00      	nop
 8004ae0:	e7fe      	b.n	8004ae0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004ae2:	697b      	ldr	r3, [r7, #20]
}
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	3718      	adds	r7, #24
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bd80      	pop	{r7, pc}
 8004aec:	20000d2c 	.word	0x20000d2c
 8004af0:	080069b4 	.word	0x080069b4
 8004af4:	08004c31 	.word	0x08004c31
 8004af8:	20000d30 	.word	0x20000d30

08004afc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b08a      	sub	sp, #40	; 0x28
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	60f8      	str	r0, [r7, #12]
 8004b04:	60b9      	str	r1, [r7, #8]
 8004b06:	607a      	str	r2, [r7, #4]
 8004b08:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d10a      	bne.n	8004b2a <xTimerGenericCommand+0x2e>
	__asm volatile
 8004b14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b18:	f383 8811 	msr	BASEPRI, r3
 8004b1c:	f3bf 8f6f 	isb	sy
 8004b20:	f3bf 8f4f 	dsb	sy
 8004b24:	623b      	str	r3, [r7, #32]
}
 8004b26:	bf00      	nop
 8004b28:	e7fe      	b.n	8004b28 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004b2a:	4b1a      	ldr	r3, [pc, #104]	; (8004b94 <xTimerGenericCommand+0x98>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d02a      	beq.n	8004b88 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004b32:	68bb      	ldr	r3, [r7, #8]
 8004b34:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004b3e:	68bb      	ldr	r3, [r7, #8]
 8004b40:	2b05      	cmp	r3, #5
 8004b42:	dc18      	bgt.n	8004b76 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004b44:	f7ff feb2 	bl	80048ac <xTaskGetSchedulerState>
 8004b48:	4603      	mov	r3, r0
 8004b4a:	2b02      	cmp	r3, #2
 8004b4c:	d109      	bne.n	8004b62 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004b4e:	4b11      	ldr	r3, [pc, #68]	; (8004b94 <xTimerGenericCommand+0x98>)
 8004b50:	6818      	ldr	r0, [r3, #0]
 8004b52:	f107 0110 	add.w	r1, r7, #16
 8004b56:	2300      	movs	r3, #0
 8004b58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b5a:	f7fe fca1 	bl	80034a0 <xQueueGenericSend>
 8004b5e:	6278      	str	r0, [r7, #36]	; 0x24
 8004b60:	e012      	b.n	8004b88 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004b62:	4b0c      	ldr	r3, [pc, #48]	; (8004b94 <xTimerGenericCommand+0x98>)
 8004b64:	6818      	ldr	r0, [r3, #0]
 8004b66:	f107 0110 	add.w	r1, r7, #16
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	f7fe fc97 	bl	80034a0 <xQueueGenericSend>
 8004b72:	6278      	str	r0, [r7, #36]	; 0x24
 8004b74:	e008      	b.n	8004b88 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004b76:	4b07      	ldr	r3, [pc, #28]	; (8004b94 <xTimerGenericCommand+0x98>)
 8004b78:	6818      	ldr	r0, [r3, #0]
 8004b7a:	f107 0110 	add.w	r1, r7, #16
 8004b7e:	2300      	movs	r3, #0
 8004b80:	683a      	ldr	r2, [r7, #0]
 8004b82:	f7fe fd8b 	bl	800369c <xQueueGenericSendFromISR>
 8004b86:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	3728      	adds	r7, #40	; 0x28
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}
 8004b92:	bf00      	nop
 8004b94:	20000d2c 	.word	0x20000d2c

08004b98 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b088      	sub	sp, #32
 8004b9c:	af02      	add	r7, sp, #8
 8004b9e:	6078      	str	r0, [r7, #4]
 8004ba0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004ba2:	4b22      	ldr	r3, [pc, #136]	; (8004c2c <prvProcessExpiredTimer+0x94>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	68db      	ldr	r3, [r3, #12]
 8004ba8:	68db      	ldr	r3, [r3, #12]
 8004baa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	3304      	adds	r3, #4
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	f7fe fb47 	bl	8003244 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004bbc:	f003 0304 	and.w	r3, r3, #4
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d022      	beq.n	8004c0a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	699a      	ldr	r2, [r3, #24]
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	18d1      	adds	r1, r2, r3
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	683a      	ldr	r2, [r7, #0]
 8004bd0:	6978      	ldr	r0, [r7, #20]
 8004bd2:	f000 f8d1 	bl	8004d78 <prvInsertTimerInActiveList>
 8004bd6:	4603      	mov	r3, r0
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d01f      	beq.n	8004c1c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004bdc:	2300      	movs	r3, #0
 8004bde:	9300      	str	r3, [sp, #0]
 8004be0:	2300      	movs	r3, #0
 8004be2:	687a      	ldr	r2, [r7, #4]
 8004be4:	2100      	movs	r1, #0
 8004be6:	6978      	ldr	r0, [r7, #20]
 8004be8:	f7ff ff88 	bl	8004afc <xTimerGenericCommand>
 8004bec:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004bee:	693b      	ldr	r3, [r7, #16]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d113      	bne.n	8004c1c <prvProcessExpiredTimer+0x84>
	__asm volatile
 8004bf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bf8:	f383 8811 	msr	BASEPRI, r3
 8004bfc:	f3bf 8f6f 	isb	sy
 8004c00:	f3bf 8f4f 	dsb	sy
 8004c04:	60fb      	str	r3, [r7, #12]
}
 8004c06:	bf00      	nop
 8004c08:	e7fe      	b.n	8004c08 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004c10:	f023 0301 	bic.w	r3, r3, #1
 8004c14:	b2da      	uxtb	r2, r3
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	6a1b      	ldr	r3, [r3, #32]
 8004c20:	6978      	ldr	r0, [r7, #20]
 8004c22:	4798      	blx	r3
}
 8004c24:	bf00      	nop
 8004c26:	3718      	adds	r7, #24
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	bd80      	pop	{r7, pc}
 8004c2c:	20000d24 	.word	0x20000d24

08004c30 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b084      	sub	sp, #16
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004c38:	f107 0308 	add.w	r3, r7, #8
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	f000 f857 	bl	8004cf0 <prvGetNextExpireTime>
 8004c42:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004c44:	68bb      	ldr	r3, [r7, #8]
 8004c46:	4619      	mov	r1, r3
 8004c48:	68f8      	ldr	r0, [r7, #12]
 8004c4a:	f000 f803 	bl	8004c54 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004c4e:	f000 f8d5 	bl	8004dfc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004c52:	e7f1      	b.n	8004c38 <prvTimerTask+0x8>

08004c54 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b084      	sub	sp, #16
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
 8004c5c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004c5e:	f7ff fa43 	bl	80040e8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004c62:	f107 0308 	add.w	r3, r7, #8
 8004c66:	4618      	mov	r0, r3
 8004c68:	f000 f866 	bl	8004d38 <prvSampleTimeNow>
 8004c6c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004c6e:	68bb      	ldr	r3, [r7, #8]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d130      	bne.n	8004cd6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d10a      	bne.n	8004c90 <prvProcessTimerOrBlockTask+0x3c>
 8004c7a:	687a      	ldr	r2, [r7, #4]
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	d806      	bhi.n	8004c90 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004c82:	f7ff fa3f 	bl	8004104 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004c86:	68f9      	ldr	r1, [r7, #12]
 8004c88:	6878      	ldr	r0, [r7, #4]
 8004c8a:	f7ff ff85 	bl	8004b98 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004c8e:	e024      	b.n	8004cda <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d008      	beq.n	8004ca8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004c96:	4b13      	ldr	r3, [pc, #76]	; (8004ce4 <prvProcessTimerOrBlockTask+0x90>)
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d101      	bne.n	8004ca4 <prvProcessTimerOrBlockTask+0x50>
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	e000      	b.n	8004ca6 <prvProcessTimerOrBlockTask+0x52>
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004ca8:	4b0f      	ldr	r3, [pc, #60]	; (8004ce8 <prvProcessTimerOrBlockTask+0x94>)
 8004caa:	6818      	ldr	r0, [r3, #0]
 8004cac:	687a      	ldr	r2, [r7, #4]
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	1ad3      	subs	r3, r2, r3
 8004cb2:	683a      	ldr	r2, [r7, #0]
 8004cb4:	4619      	mov	r1, r3
 8004cb6:	f7fe ffa7 	bl	8003c08 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004cba:	f7ff fa23 	bl	8004104 <xTaskResumeAll>
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d10a      	bne.n	8004cda <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004cc4:	4b09      	ldr	r3, [pc, #36]	; (8004cec <prvProcessTimerOrBlockTask+0x98>)
 8004cc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004cca:	601a      	str	r2, [r3, #0]
 8004ccc:	f3bf 8f4f 	dsb	sy
 8004cd0:	f3bf 8f6f 	isb	sy
}
 8004cd4:	e001      	b.n	8004cda <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004cd6:	f7ff fa15 	bl	8004104 <xTaskResumeAll>
}
 8004cda:	bf00      	nop
 8004cdc:	3710      	adds	r7, #16
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}
 8004ce2:	bf00      	nop
 8004ce4:	20000d28 	.word	0x20000d28
 8004ce8:	20000d2c 	.word	0x20000d2c
 8004cec:	e000ed04 	.word	0xe000ed04

08004cf0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	b085      	sub	sp, #20
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004cf8:	4b0e      	ldr	r3, [pc, #56]	; (8004d34 <prvGetNextExpireTime+0x44>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d101      	bne.n	8004d06 <prvGetNextExpireTime+0x16>
 8004d02:	2201      	movs	r2, #1
 8004d04:	e000      	b.n	8004d08 <prvGetNextExpireTime+0x18>
 8004d06:	2200      	movs	r2, #0
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d105      	bne.n	8004d20 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004d14:	4b07      	ldr	r3, [pc, #28]	; (8004d34 <prvGetNextExpireTime+0x44>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	68db      	ldr	r3, [r3, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	60fb      	str	r3, [r7, #12]
 8004d1e:	e001      	b.n	8004d24 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004d20:	2300      	movs	r3, #0
 8004d22:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004d24:	68fb      	ldr	r3, [r7, #12]
}
 8004d26:	4618      	mov	r0, r3
 8004d28:	3714      	adds	r7, #20
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d30:	4770      	bx	lr
 8004d32:	bf00      	nop
 8004d34:	20000d24 	.word	0x20000d24

08004d38 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b084      	sub	sp, #16
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004d40:	f7ff fa7e 	bl	8004240 <xTaskGetTickCount>
 8004d44:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004d46:	4b0b      	ldr	r3, [pc, #44]	; (8004d74 <prvSampleTimeNow+0x3c>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	68fa      	ldr	r2, [r7, #12]
 8004d4c:	429a      	cmp	r2, r3
 8004d4e:	d205      	bcs.n	8004d5c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004d50:	f000 f936 	bl	8004fc0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2201      	movs	r2, #1
 8004d58:	601a      	str	r2, [r3, #0]
 8004d5a:	e002      	b.n	8004d62 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004d62:	4a04      	ldr	r2, [pc, #16]	; (8004d74 <prvSampleTimeNow+0x3c>)
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004d68:	68fb      	ldr	r3, [r7, #12]
}
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	3710      	adds	r7, #16
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}
 8004d72:	bf00      	nop
 8004d74:	20000d34 	.word	0x20000d34

08004d78 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b086      	sub	sp, #24
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	60f8      	str	r0, [r7, #12]
 8004d80:	60b9      	str	r1, [r7, #8]
 8004d82:	607a      	str	r2, [r7, #4]
 8004d84:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004d86:	2300      	movs	r3, #0
 8004d88:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	68ba      	ldr	r2, [r7, #8]
 8004d8e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	68fa      	ldr	r2, [r7, #12]
 8004d94:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004d96:	68ba      	ldr	r2, [r7, #8]
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	429a      	cmp	r2, r3
 8004d9c:	d812      	bhi.n	8004dc4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d9e:	687a      	ldr	r2, [r7, #4]
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	1ad2      	subs	r2, r2, r3
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	699b      	ldr	r3, [r3, #24]
 8004da8:	429a      	cmp	r2, r3
 8004daa:	d302      	bcc.n	8004db2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004dac:	2301      	movs	r3, #1
 8004dae:	617b      	str	r3, [r7, #20]
 8004db0:	e01b      	b.n	8004dea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004db2:	4b10      	ldr	r3, [pc, #64]	; (8004df4 <prvInsertTimerInActiveList+0x7c>)
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	3304      	adds	r3, #4
 8004dba:	4619      	mov	r1, r3
 8004dbc:	4610      	mov	r0, r2
 8004dbe:	f7fe fa08 	bl	80031d2 <vListInsert>
 8004dc2:	e012      	b.n	8004dea <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004dc4:	687a      	ldr	r2, [r7, #4]
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	429a      	cmp	r2, r3
 8004dca:	d206      	bcs.n	8004dda <prvInsertTimerInActiveList+0x62>
 8004dcc:	68ba      	ldr	r2, [r7, #8]
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	429a      	cmp	r2, r3
 8004dd2:	d302      	bcc.n	8004dda <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	617b      	str	r3, [r7, #20]
 8004dd8:	e007      	b.n	8004dea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004dda:	4b07      	ldr	r3, [pc, #28]	; (8004df8 <prvInsertTimerInActiveList+0x80>)
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	3304      	adds	r3, #4
 8004de2:	4619      	mov	r1, r3
 8004de4:	4610      	mov	r0, r2
 8004de6:	f7fe f9f4 	bl	80031d2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004dea:	697b      	ldr	r3, [r7, #20]
}
 8004dec:	4618      	mov	r0, r3
 8004dee:	3718      	adds	r7, #24
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd80      	pop	{r7, pc}
 8004df4:	20000d28 	.word	0x20000d28
 8004df8:	20000d24 	.word	0x20000d24

08004dfc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b08e      	sub	sp, #56	; 0x38
 8004e00:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004e02:	e0ca      	b.n	8004f9a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	da18      	bge.n	8004e3c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004e0a:	1d3b      	adds	r3, r7, #4
 8004e0c:	3304      	adds	r3, #4
 8004e0e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004e10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d10a      	bne.n	8004e2c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8004e16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e1a:	f383 8811 	msr	BASEPRI, r3
 8004e1e:	f3bf 8f6f 	isb	sy
 8004e22:	f3bf 8f4f 	dsb	sy
 8004e26:	61fb      	str	r3, [r7, #28]
}
 8004e28:	bf00      	nop
 8004e2a:	e7fe      	b.n	8004e2a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004e2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004e32:	6850      	ldr	r0, [r2, #4]
 8004e34:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004e36:	6892      	ldr	r2, [r2, #8]
 8004e38:	4611      	mov	r1, r2
 8004e3a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	f2c0 80aa 	blt.w	8004f98 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004e48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e4a:	695b      	ldr	r3, [r3, #20]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d004      	beq.n	8004e5a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004e50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e52:	3304      	adds	r3, #4
 8004e54:	4618      	mov	r0, r3
 8004e56:	f7fe f9f5 	bl	8003244 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004e5a:	463b      	mov	r3, r7
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	f7ff ff6b 	bl	8004d38 <prvSampleTimeNow>
 8004e62:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2b09      	cmp	r3, #9
 8004e68:	f200 8097 	bhi.w	8004f9a <prvProcessReceivedCommands+0x19e>
 8004e6c:	a201      	add	r2, pc, #4	; (adr r2, 8004e74 <prvProcessReceivedCommands+0x78>)
 8004e6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e72:	bf00      	nop
 8004e74:	08004e9d 	.word	0x08004e9d
 8004e78:	08004e9d 	.word	0x08004e9d
 8004e7c:	08004e9d 	.word	0x08004e9d
 8004e80:	08004f11 	.word	0x08004f11
 8004e84:	08004f25 	.word	0x08004f25
 8004e88:	08004f6f 	.word	0x08004f6f
 8004e8c:	08004e9d 	.word	0x08004e9d
 8004e90:	08004e9d 	.word	0x08004e9d
 8004e94:	08004f11 	.word	0x08004f11
 8004e98:	08004f25 	.word	0x08004f25
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004e9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e9e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004ea2:	f043 0301 	orr.w	r3, r3, #1
 8004ea6:	b2da      	uxtb	r2, r3
 8004ea8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eaa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004eae:	68ba      	ldr	r2, [r7, #8]
 8004eb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eb2:	699b      	ldr	r3, [r3, #24]
 8004eb4:	18d1      	adds	r1, r2, r3
 8004eb6:	68bb      	ldr	r3, [r7, #8]
 8004eb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004eba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ebc:	f7ff ff5c 	bl	8004d78 <prvInsertTimerInActiveList>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d069      	beq.n	8004f9a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004ec6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ec8:	6a1b      	ldr	r3, [r3, #32]
 8004eca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ecc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004ece:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ed0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004ed4:	f003 0304 	and.w	r3, r3, #4
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d05e      	beq.n	8004f9a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004edc:	68ba      	ldr	r2, [r7, #8]
 8004ede:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ee0:	699b      	ldr	r3, [r3, #24]
 8004ee2:	441a      	add	r2, r3
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	9300      	str	r3, [sp, #0]
 8004ee8:	2300      	movs	r3, #0
 8004eea:	2100      	movs	r1, #0
 8004eec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004eee:	f7ff fe05 	bl	8004afc <xTimerGenericCommand>
 8004ef2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004ef4:	6a3b      	ldr	r3, [r7, #32]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d14f      	bne.n	8004f9a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8004efa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004efe:	f383 8811 	msr	BASEPRI, r3
 8004f02:	f3bf 8f6f 	isb	sy
 8004f06:	f3bf 8f4f 	dsb	sy
 8004f0a:	61bb      	str	r3, [r7, #24]
}
 8004f0c:	bf00      	nop
 8004f0e:	e7fe      	b.n	8004f0e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004f10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f12:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004f16:	f023 0301 	bic.w	r3, r3, #1
 8004f1a:	b2da      	uxtb	r2, r3
 8004f1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f1e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8004f22:	e03a      	b.n	8004f9a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004f24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f26:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004f2a:	f043 0301 	orr.w	r3, r3, #1
 8004f2e:	b2da      	uxtb	r2, r3
 8004f30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f32:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004f36:	68ba      	ldr	r2, [r7, #8]
 8004f38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f3a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004f3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f3e:	699b      	ldr	r3, [r3, #24]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d10a      	bne.n	8004f5a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8004f44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f48:	f383 8811 	msr	BASEPRI, r3
 8004f4c:	f3bf 8f6f 	isb	sy
 8004f50:	f3bf 8f4f 	dsb	sy
 8004f54:	617b      	str	r3, [r7, #20]
}
 8004f56:	bf00      	nop
 8004f58:	e7fe      	b.n	8004f58 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004f5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f5c:	699a      	ldr	r2, [r3, #24]
 8004f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f60:	18d1      	adds	r1, r2, r3
 8004f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f66:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004f68:	f7ff ff06 	bl	8004d78 <prvInsertTimerInActiveList>
					break;
 8004f6c:	e015      	b.n	8004f9a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004f6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f70:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004f74:	f003 0302 	and.w	r3, r3, #2
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d103      	bne.n	8004f84 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8004f7c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004f7e:	f000 fbdf 	bl	8005740 <vPortFree>
 8004f82:	e00a      	b.n	8004f9a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004f84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f86:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004f8a:	f023 0301 	bic.w	r3, r3, #1
 8004f8e:	b2da      	uxtb	r2, r3
 8004f90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f92:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004f96:	e000      	b.n	8004f9a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8004f98:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004f9a:	4b08      	ldr	r3, [pc, #32]	; (8004fbc <prvProcessReceivedCommands+0x1c0>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	1d39      	adds	r1, r7, #4
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	f7fe fc16 	bl	80037d4 <xQueueReceive>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	f47f af2a 	bne.w	8004e04 <prvProcessReceivedCommands+0x8>
	}
}
 8004fb0:	bf00      	nop
 8004fb2:	bf00      	nop
 8004fb4:	3730      	adds	r7, #48	; 0x30
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bd80      	pop	{r7, pc}
 8004fba:	bf00      	nop
 8004fbc:	20000d2c 	.word	0x20000d2c

08004fc0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b088      	sub	sp, #32
 8004fc4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004fc6:	e048      	b.n	800505a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004fc8:	4b2d      	ldr	r3, [pc, #180]	; (8005080 <prvSwitchTimerLists+0xc0>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	68db      	ldr	r3, [r3, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004fd2:	4b2b      	ldr	r3, [pc, #172]	; (8005080 <prvSwitchTimerLists+0xc0>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	68db      	ldr	r3, [r3, #12]
 8004fd8:	68db      	ldr	r3, [r3, #12]
 8004fda:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	3304      	adds	r3, #4
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f7fe f92f 	bl	8003244 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	6a1b      	ldr	r3, [r3, #32]
 8004fea:	68f8      	ldr	r0, [r7, #12]
 8004fec:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004ff4:	f003 0304 	and.w	r3, r3, #4
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d02e      	beq.n	800505a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	699b      	ldr	r3, [r3, #24]
 8005000:	693a      	ldr	r2, [r7, #16]
 8005002:	4413      	add	r3, r2
 8005004:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005006:	68ba      	ldr	r2, [r7, #8]
 8005008:	693b      	ldr	r3, [r7, #16]
 800500a:	429a      	cmp	r2, r3
 800500c:	d90e      	bls.n	800502c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	68ba      	ldr	r2, [r7, #8]
 8005012:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	68fa      	ldr	r2, [r7, #12]
 8005018:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800501a:	4b19      	ldr	r3, [pc, #100]	; (8005080 <prvSwitchTimerLists+0xc0>)
 800501c:	681a      	ldr	r2, [r3, #0]
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	3304      	adds	r3, #4
 8005022:	4619      	mov	r1, r3
 8005024:	4610      	mov	r0, r2
 8005026:	f7fe f8d4 	bl	80031d2 <vListInsert>
 800502a:	e016      	b.n	800505a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800502c:	2300      	movs	r3, #0
 800502e:	9300      	str	r3, [sp, #0]
 8005030:	2300      	movs	r3, #0
 8005032:	693a      	ldr	r2, [r7, #16]
 8005034:	2100      	movs	r1, #0
 8005036:	68f8      	ldr	r0, [r7, #12]
 8005038:	f7ff fd60 	bl	8004afc <xTimerGenericCommand>
 800503c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d10a      	bne.n	800505a <prvSwitchTimerLists+0x9a>
	__asm volatile
 8005044:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005048:	f383 8811 	msr	BASEPRI, r3
 800504c:	f3bf 8f6f 	isb	sy
 8005050:	f3bf 8f4f 	dsb	sy
 8005054:	603b      	str	r3, [r7, #0]
}
 8005056:	bf00      	nop
 8005058:	e7fe      	b.n	8005058 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800505a:	4b09      	ldr	r3, [pc, #36]	; (8005080 <prvSwitchTimerLists+0xc0>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d1b1      	bne.n	8004fc8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005064:	4b06      	ldr	r3, [pc, #24]	; (8005080 <prvSwitchTimerLists+0xc0>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800506a:	4b06      	ldr	r3, [pc, #24]	; (8005084 <prvSwitchTimerLists+0xc4>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a04      	ldr	r2, [pc, #16]	; (8005080 <prvSwitchTimerLists+0xc0>)
 8005070:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005072:	4a04      	ldr	r2, [pc, #16]	; (8005084 <prvSwitchTimerLists+0xc4>)
 8005074:	697b      	ldr	r3, [r7, #20]
 8005076:	6013      	str	r3, [r2, #0]
}
 8005078:	bf00      	nop
 800507a:	3718      	adds	r7, #24
 800507c:	46bd      	mov	sp, r7
 800507e:	bd80      	pop	{r7, pc}
 8005080:	20000d24 	.word	0x20000d24
 8005084:	20000d28 	.word	0x20000d28

08005088 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b082      	sub	sp, #8
 800508c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800508e:	f000 f969 	bl	8005364 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005092:	4b15      	ldr	r3, [pc, #84]	; (80050e8 <prvCheckForValidListAndQueue+0x60>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d120      	bne.n	80050dc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800509a:	4814      	ldr	r0, [pc, #80]	; (80050ec <prvCheckForValidListAndQueue+0x64>)
 800509c:	f7fe f848 	bl	8003130 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80050a0:	4813      	ldr	r0, [pc, #76]	; (80050f0 <prvCheckForValidListAndQueue+0x68>)
 80050a2:	f7fe f845 	bl	8003130 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80050a6:	4b13      	ldr	r3, [pc, #76]	; (80050f4 <prvCheckForValidListAndQueue+0x6c>)
 80050a8:	4a10      	ldr	r2, [pc, #64]	; (80050ec <prvCheckForValidListAndQueue+0x64>)
 80050aa:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80050ac:	4b12      	ldr	r3, [pc, #72]	; (80050f8 <prvCheckForValidListAndQueue+0x70>)
 80050ae:	4a10      	ldr	r2, [pc, #64]	; (80050f0 <prvCheckForValidListAndQueue+0x68>)
 80050b0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80050b2:	2300      	movs	r3, #0
 80050b4:	9300      	str	r3, [sp, #0]
 80050b6:	4b11      	ldr	r3, [pc, #68]	; (80050fc <prvCheckForValidListAndQueue+0x74>)
 80050b8:	4a11      	ldr	r2, [pc, #68]	; (8005100 <prvCheckForValidListAndQueue+0x78>)
 80050ba:	2110      	movs	r1, #16
 80050bc:	200a      	movs	r0, #10
 80050be:	f7fe f953 	bl	8003368 <xQueueGenericCreateStatic>
 80050c2:	4603      	mov	r3, r0
 80050c4:	4a08      	ldr	r2, [pc, #32]	; (80050e8 <prvCheckForValidListAndQueue+0x60>)
 80050c6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80050c8:	4b07      	ldr	r3, [pc, #28]	; (80050e8 <prvCheckForValidListAndQueue+0x60>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d005      	beq.n	80050dc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80050d0:	4b05      	ldr	r3, [pc, #20]	; (80050e8 <prvCheckForValidListAndQueue+0x60>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	490b      	ldr	r1, [pc, #44]	; (8005104 <prvCheckForValidListAndQueue+0x7c>)
 80050d6:	4618      	mov	r0, r3
 80050d8:	f7fe fd6c 	bl	8003bb4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80050dc:	f000 f972 	bl	80053c4 <vPortExitCritical>
}
 80050e0:	bf00      	nop
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bd80      	pop	{r7, pc}
 80050e6:	bf00      	nop
 80050e8:	20000d2c 	.word	0x20000d2c
 80050ec:	20000cfc 	.word	0x20000cfc
 80050f0:	20000d10 	.word	0x20000d10
 80050f4:	20000d24 	.word	0x20000d24
 80050f8:	20000d28 	.word	0x20000d28
 80050fc:	20000dd8 	.word	0x20000dd8
 8005100:	20000d38 	.word	0x20000d38
 8005104:	080069bc 	.word	0x080069bc

08005108 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005108:	b480      	push	{r7}
 800510a:	b085      	sub	sp, #20
 800510c:	af00      	add	r7, sp, #0
 800510e:	60f8      	str	r0, [r7, #12]
 8005110:	60b9      	str	r1, [r7, #8]
 8005112:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	3b04      	subs	r3, #4
 8005118:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005120:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	3b04      	subs	r3, #4
 8005126:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	f023 0201 	bic.w	r2, r3, #1
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	3b04      	subs	r3, #4
 8005136:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005138:	4a0c      	ldr	r2, [pc, #48]	; (800516c <pxPortInitialiseStack+0x64>)
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	3b14      	subs	r3, #20
 8005142:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005144:	687a      	ldr	r2, [r7, #4]
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	3b04      	subs	r3, #4
 800514e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	f06f 0202 	mvn.w	r2, #2
 8005156:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	3b20      	subs	r3, #32
 800515c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800515e:	68fb      	ldr	r3, [r7, #12]
}
 8005160:	4618      	mov	r0, r3
 8005162:	3714      	adds	r7, #20
 8005164:	46bd      	mov	sp, r7
 8005166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516a:	4770      	bx	lr
 800516c:	08005171 	.word	0x08005171

08005170 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005170:	b480      	push	{r7}
 8005172:	b085      	sub	sp, #20
 8005174:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005176:	2300      	movs	r3, #0
 8005178:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800517a:	4b12      	ldr	r3, [pc, #72]	; (80051c4 <prvTaskExitError+0x54>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005182:	d00a      	beq.n	800519a <prvTaskExitError+0x2a>
	__asm volatile
 8005184:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005188:	f383 8811 	msr	BASEPRI, r3
 800518c:	f3bf 8f6f 	isb	sy
 8005190:	f3bf 8f4f 	dsb	sy
 8005194:	60fb      	str	r3, [r7, #12]
}
 8005196:	bf00      	nop
 8005198:	e7fe      	b.n	8005198 <prvTaskExitError+0x28>
	__asm volatile
 800519a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800519e:	f383 8811 	msr	BASEPRI, r3
 80051a2:	f3bf 8f6f 	isb	sy
 80051a6:	f3bf 8f4f 	dsb	sy
 80051aa:	60bb      	str	r3, [r7, #8]
}
 80051ac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80051ae:	bf00      	nop
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d0fc      	beq.n	80051b0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80051b6:	bf00      	nop
 80051b8:	bf00      	nop
 80051ba:	3714      	adds	r7, #20
 80051bc:	46bd      	mov	sp, r7
 80051be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c2:	4770      	bx	lr
 80051c4:	2000000c 	.word	0x2000000c
	...

080051d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80051d0:	4b07      	ldr	r3, [pc, #28]	; (80051f0 <pxCurrentTCBConst2>)
 80051d2:	6819      	ldr	r1, [r3, #0]
 80051d4:	6808      	ldr	r0, [r1, #0]
 80051d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051da:	f380 8809 	msr	PSP, r0
 80051de:	f3bf 8f6f 	isb	sy
 80051e2:	f04f 0000 	mov.w	r0, #0
 80051e6:	f380 8811 	msr	BASEPRI, r0
 80051ea:	4770      	bx	lr
 80051ec:	f3af 8000 	nop.w

080051f0 <pxCurrentTCBConst2>:
 80051f0:	200007fc 	.word	0x200007fc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80051f4:	bf00      	nop
 80051f6:	bf00      	nop

080051f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80051f8:	4808      	ldr	r0, [pc, #32]	; (800521c <prvPortStartFirstTask+0x24>)
 80051fa:	6800      	ldr	r0, [r0, #0]
 80051fc:	6800      	ldr	r0, [r0, #0]
 80051fe:	f380 8808 	msr	MSP, r0
 8005202:	f04f 0000 	mov.w	r0, #0
 8005206:	f380 8814 	msr	CONTROL, r0
 800520a:	b662      	cpsie	i
 800520c:	b661      	cpsie	f
 800520e:	f3bf 8f4f 	dsb	sy
 8005212:	f3bf 8f6f 	isb	sy
 8005216:	df00      	svc	0
 8005218:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800521a:	bf00      	nop
 800521c:	e000ed08 	.word	0xe000ed08

08005220 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b086      	sub	sp, #24
 8005224:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005226:	4b46      	ldr	r3, [pc, #280]	; (8005340 <xPortStartScheduler+0x120>)
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	4a46      	ldr	r2, [pc, #280]	; (8005344 <xPortStartScheduler+0x124>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d10a      	bne.n	8005246 <xPortStartScheduler+0x26>
	__asm volatile
 8005230:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005234:	f383 8811 	msr	BASEPRI, r3
 8005238:	f3bf 8f6f 	isb	sy
 800523c:	f3bf 8f4f 	dsb	sy
 8005240:	613b      	str	r3, [r7, #16]
}
 8005242:	bf00      	nop
 8005244:	e7fe      	b.n	8005244 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005246:	4b3e      	ldr	r3, [pc, #248]	; (8005340 <xPortStartScheduler+0x120>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a3f      	ldr	r2, [pc, #252]	; (8005348 <xPortStartScheduler+0x128>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d10a      	bne.n	8005266 <xPortStartScheduler+0x46>
	__asm volatile
 8005250:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005254:	f383 8811 	msr	BASEPRI, r3
 8005258:	f3bf 8f6f 	isb	sy
 800525c:	f3bf 8f4f 	dsb	sy
 8005260:	60fb      	str	r3, [r7, #12]
}
 8005262:	bf00      	nop
 8005264:	e7fe      	b.n	8005264 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005266:	4b39      	ldr	r3, [pc, #228]	; (800534c <xPortStartScheduler+0x12c>)
 8005268:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800526a:	697b      	ldr	r3, [r7, #20]
 800526c:	781b      	ldrb	r3, [r3, #0]
 800526e:	b2db      	uxtb	r3, r3
 8005270:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	22ff      	movs	r2, #255	; 0xff
 8005276:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005278:	697b      	ldr	r3, [r7, #20]
 800527a:	781b      	ldrb	r3, [r3, #0]
 800527c:	b2db      	uxtb	r3, r3
 800527e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005280:	78fb      	ldrb	r3, [r7, #3]
 8005282:	b2db      	uxtb	r3, r3
 8005284:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005288:	b2da      	uxtb	r2, r3
 800528a:	4b31      	ldr	r3, [pc, #196]	; (8005350 <xPortStartScheduler+0x130>)
 800528c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800528e:	4b31      	ldr	r3, [pc, #196]	; (8005354 <xPortStartScheduler+0x134>)
 8005290:	2207      	movs	r2, #7
 8005292:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005294:	e009      	b.n	80052aa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8005296:	4b2f      	ldr	r3, [pc, #188]	; (8005354 <xPortStartScheduler+0x134>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	3b01      	subs	r3, #1
 800529c:	4a2d      	ldr	r2, [pc, #180]	; (8005354 <xPortStartScheduler+0x134>)
 800529e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80052a0:	78fb      	ldrb	r3, [r7, #3]
 80052a2:	b2db      	uxtb	r3, r3
 80052a4:	005b      	lsls	r3, r3, #1
 80052a6:	b2db      	uxtb	r3, r3
 80052a8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80052aa:	78fb      	ldrb	r3, [r7, #3]
 80052ac:	b2db      	uxtb	r3, r3
 80052ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052b2:	2b80      	cmp	r3, #128	; 0x80
 80052b4:	d0ef      	beq.n	8005296 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80052b6:	4b27      	ldr	r3, [pc, #156]	; (8005354 <xPortStartScheduler+0x134>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f1c3 0307 	rsb	r3, r3, #7
 80052be:	2b04      	cmp	r3, #4
 80052c0:	d00a      	beq.n	80052d8 <xPortStartScheduler+0xb8>
	__asm volatile
 80052c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052c6:	f383 8811 	msr	BASEPRI, r3
 80052ca:	f3bf 8f6f 	isb	sy
 80052ce:	f3bf 8f4f 	dsb	sy
 80052d2:	60bb      	str	r3, [r7, #8]
}
 80052d4:	bf00      	nop
 80052d6:	e7fe      	b.n	80052d6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80052d8:	4b1e      	ldr	r3, [pc, #120]	; (8005354 <xPortStartScheduler+0x134>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	021b      	lsls	r3, r3, #8
 80052de:	4a1d      	ldr	r2, [pc, #116]	; (8005354 <xPortStartScheduler+0x134>)
 80052e0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80052e2:	4b1c      	ldr	r3, [pc, #112]	; (8005354 <xPortStartScheduler+0x134>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80052ea:	4a1a      	ldr	r2, [pc, #104]	; (8005354 <xPortStartScheduler+0x134>)
 80052ec:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	b2da      	uxtb	r2, r3
 80052f2:	697b      	ldr	r3, [r7, #20]
 80052f4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80052f6:	4b18      	ldr	r3, [pc, #96]	; (8005358 <xPortStartScheduler+0x138>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a17      	ldr	r2, [pc, #92]	; (8005358 <xPortStartScheduler+0x138>)
 80052fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005300:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005302:	4b15      	ldr	r3, [pc, #84]	; (8005358 <xPortStartScheduler+0x138>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4a14      	ldr	r2, [pc, #80]	; (8005358 <xPortStartScheduler+0x138>)
 8005308:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800530c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800530e:	f000 f8dd 	bl	80054cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005312:	4b12      	ldr	r3, [pc, #72]	; (800535c <xPortStartScheduler+0x13c>)
 8005314:	2200      	movs	r2, #0
 8005316:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005318:	f000 f8fc 	bl	8005514 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800531c:	4b10      	ldr	r3, [pc, #64]	; (8005360 <xPortStartScheduler+0x140>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4a0f      	ldr	r2, [pc, #60]	; (8005360 <xPortStartScheduler+0x140>)
 8005322:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005326:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005328:	f7ff ff66 	bl	80051f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800532c:	f7ff f852 	bl	80043d4 <vTaskSwitchContext>
	prvTaskExitError();
 8005330:	f7ff ff1e 	bl	8005170 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005334:	2300      	movs	r3, #0
}
 8005336:	4618      	mov	r0, r3
 8005338:	3718      	adds	r7, #24
 800533a:	46bd      	mov	sp, r7
 800533c:	bd80      	pop	{r7, pc}
 800533e:	bf00      	nop
 8005340:	e000ed00 	.word	0xe000ed00
 8005344:	410fc271 	.word	0x410fc271
 8005348:	410fc270 	.word	0x410fc270
 800534c:	e000e400 	.word	0xe000e400
 8005350:	20000e28 	.word	0x20000e28
 8005354:	20000e2c 	.word	0x20000e2c
 8005358:	e000ed20 	.word	0xe000ed20
 800535c:	2000000c 	.word	0x2000000c
 8005360:	e000ef34 	.word	0xe000ef34

08005364 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005364:	b480      	push	{r7}
 8005366:	b083      	sub	sp, #12
 8005368:	af00      	add	r7, sp, #0
	__asm volatile
 800536a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800536e:	f383 8811 	msr	BASEPRI, r3
 8005372:	f3bf 8f6f 	isb	sy
 8005376:	f3bf 8f4f 	dsb	sy
 800537a:	607b      	str	r3, [r7, #4]
}
 800537c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800537e:	4b0f      	ldr	r3, [pc, #60]	; (80053bc <vPortEnterCritical+0x58>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	3301      	adds	r3, #1
 8005384:	4a0d      	ldr	r2, [pc, #52]	; (80053bc <vPortEnterCritical+0x58>)
 8005386:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005388:	4b0c      	ldr	r3, [pc, #48]	; (80053bc <vPortEnterCritical+0x58>)
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	2b01      	cmp	r3, #1
 800538e:	d10f      	bne.n	80053b0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005390:	4b0b      	ldr	r3, [pc, #44]	; (80053c0 <vPortEnterCritical+0x5c>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	b2db      	uxtb	r3, r3
 8005396:	2b00      	cmp	r3, #0
 8005398:	d00a      	beq.n	80053b0 <vPortEnterCritical+0x4c>
	__asm volatile
 800539a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800539e:	f383 8811 	msr	BASEPRI, r3
 80053a2:	f3bf 8f6f 	isb	sy
 80053a6:	f3bf 8f4f 	dsb	sy
 80053aa:	603b      	str	r3, [r7, #0]
}
 80053ac:	bf00      	nop
 80053ae:	e7fe      	b.n	80053ae <vPortEnterCritical+0x4a>
	}
}
 80053b0:	bf00      	nop
 80053b2:	370c      	adds	r7, #12
 80053b4:	46bd      	mov	sp, r7
 80053b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ba:	4770      	bx	lr
 80053bc:	2000000c 	.word	0x2000000c
 80053c0:	e000ed04 	.word	0xe000ed04

080053c4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80053c4:	b480      	push	{r7}
 80053c6:	b083      	sub	sp, #12
 80053c8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80053ca:	4b12      	ldr	r3, [pc, #72]	; (8005414 <vPortExitCritical+0x50>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d10a      	bne.n	80053e8 <vPortExitCritical+0x24>
	__asm volatile
 80053d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053d6:	f383 8811 	msr	BASEPRI, r3
 80053da:	f3bf 8f6f 	isb	sy
 80053de:	f3bf 8f4f 	dsb	sy
 80053e2:	607b      	str	r3, [r7, #4]
}
 80053e4:	bf00      	nop
 80053e6:	e7fe      	b.n	80053e6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80053e8:	4b0a      	ldr	r3, [pc, #40]	; (8005414 <vPortExitCritical+0x50>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	3b01      	subs	r3, #1
 80053ee:	4a09      	ldr	r2, [pc, #36]	; (8005414 <vPortExitCritical+0x50>)
 80053f0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80053f2:	4b08      	ldr	r3, [pc, #32]	; (8005414 <vPortExitCritical+0x50>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d105      	bne.n	8005406 <vPortExitCritical+0x42>
 80053fa:	2300      	movs	r3, #0
 80053fc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	f383 8811 	msr	BASEPRI, r3
}
 8005404:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005406:	bf00      	nop
 8005408:	370c      	adds	r7, #12
 800540a:	46bd      	mov	sp, r7
 800540c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005410:	4770      	bx	lr
 8005412:	bf00      	nop
 8005414:	2000000c 	.word	0x2000000c
	...

08005420 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005420:	f3ef 8009 	mrs	r0, PSP
 8005424:	f3bf 8f6f 	isb	sy
 8005428:	4b15      	ldr	r3, [pc, #84]	; (8005480 <pxCurrentTCBConst>)
 800542a:	681a      	ldr	r2, [r3, #0]
 800542c:	f01e 0f10 	tst.w	lr, #16
 8005430:	bf08      	it	eq
 8005432:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005436:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800543a:	6010      	str	r0, [r2, #0]
 800543c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005440:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005444:	f380 8811 	msr	BASEPRI, r0
 8005448:	f3bf 8f4f 	dsb	sy
 800544c:	f3bf 8f6f 	isb	sy
 8005450:	f7fe ffc0 	bl	80043d4 <vTaskSwitchContext>
 8005454:	f04f 0000 	mov.w	r0, #0
 8005458:	f380 8811 	msr	BASEPRI, r0
 800545c:	bc09      	pop	{r0, r3}
 800545e:	6819      	ldr	r1, [r3, #0]
 8005460:	6808      	ldr	r0, [r1, #0]
 8005462:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005466:	f01e 0f10 	tst.w	lr, #16
 800546a:	bf08      	it	eq
 800546c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005470:	f380 8809 	msr	PSP, r0
 8005474:	f3bf 8f6f 	isb	sy
 8005478:	4770      	bx	lr
 800547a:	bf00      	nop
 800547c:	f3af 8000 	nop.w

08005480 <pxCurrentTCBConst>:
 8005480:	200007fc 	.word	0x200007fc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005484:	bf00      	nop
 8005486:	bf00      	nop

08005488 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b082      	sub	sp, #8
 800548c:	af00      	add	r7, sp, #0
	__asm volatile
 800548e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005492:	f383 8811 	msr	BASEPRI, r3
 8005496:	f3bf 8f6f 	isb	sy
 800549a:	f3bf 8f4f 	dsb	sy
 800549e:	607b      	str	r3, [r7, #4]
}
 80054a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80054a2:	f7fe fedd 	bl	8004260 <xTaskIncrementTick>
 80054a6:	4603      	mov	r3, r0
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d003      	beq.n	80054b4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80054ac:	4b06      	ldr	r3, [pc, #24]	; (80054c8 <xPortSysTickHandler+0x40>)
 80054ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80054b2:	601a      	str	r2, [r3, #0]
 80054b4:	2300      	movs	r3, #0
 80054b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	f383 8811 	msr	BASEPRI, r3
}
 80054be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80054c0:	bf00      	nop
 80054c2:	3708      	adds	r7, #8
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bd80      	pop	{r7, pc}
 80054c8:	e000ed04 	.word	0xe000ed04

080054cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80054cc:	b480      	push	{r7}
 80054ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80054d0:	4b0b      	ldr	r3, [pc, #44]	; (8005500 <vPortSetupTimerInterrupt+0x34>)
 80054d2:	2200      	movs	r2, #0
 80054d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80054d6:	4b0b      	ldr	r3, [pc, #44]	; (8005504 <vPortSetupTimerInterrupt+0x38>)
 80054d8:	2200      	movs	r2, #0
 80054da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80054dc:	4b0a      	ldr	r3, [pc, #40]	; (8005508 <vPortSetupTimerInterrupt+0x3c>)
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	4a0a      	ldr	r2, [pc, #40]	; (800550c <vPortSetupTimerInterrupt+0x40>)
 80054e2:	fba2 2303 	umull	r2, r3, r2, r3
 80054e6:	099b      	lsrs	r3, r3, #6
 80054e8:	4a09      	ldr	r2, [pc, #36]	; (8005510 <vPortSetupTimerInterrupt+0x44>)
 80054ea:	3b01      	subs	r3, #1
 80054ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80054ee:	4b04      	ldr	r3, [pc, #16]	; (8005500 <vPortSetupTimerInterrupt+0x34>)
 80054f0:	2207      	movs	r2, #7
 80054f2:	601a      	str	r2, [r3, #0]
}
 80054f4:	bf00      	nop
 80054f6:	46bd      	mov	sp, r7
 80054f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fc:	4770      	bx	lr
 80054fe:	bf00      	nop
 8005500:	e000e010 	.word	0xe000e010
 8005504:	e000e018 	.word	0xe000e018
 8005508:	20000000 	.word	0x20000000
 800550c:	10624dd3 	.word	0x10624dd3
 8005510:	e000e014 	.word	0xe000e014

08005514 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005514:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005524 <vPortEnableVFP+0x10>
 8005518:	6801      	ldr	r1, [r0, #0]
 800551a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800551e:	6001      	str	r1, [r0, #0]
 8005520:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005522:	bf00      	nop
 8005524:	e000ed88 	.word	0xe000ed88

08005528 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005528:	b480      	push	{r7}
 800552a:	b085      	sub	sp, #20
 800552c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800552e:	f3ef 8305 	mrs	r3, IPSR
 8005532:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2b0f      	cmp	r3, #15
 8005538:	d914      	bls.n	8005564 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800553a:	4a17      	ldr	r2, [pc, #92]	; (8005598 <vPortValidateInterruptPriority+0x70>)
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	4413      	add	r3, r2
 8005540:	781b      	ldrb	r3, [r3, #0]
 8005542:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005544:	4b15      	ldr	r3, [pc, #84]	; (800559c <vPortValidateInterruptPriority+0x74>)
 8005546:	781b      	ldrb	r3, [r3, #0]
 8005548:	7afa      	ldrb	r2, [r7, #11]
 800554a:	429a      	cmp	r2, r3
 800554c:	d20a      	bcs.n	8005564 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800554e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005552:	f383 8811 	msr	BASEPRI, r3
 8005556:	f3bf 8f6f 	isb	sy
 800555a:	f3bf 8f4f 	dsb	sy
 800555e:	607b      	str	r3, [r7, #4]
}
 8005560:	bf00      	nop
 8005562:	e7fe      	b.n	8005562 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005564:	4b0e      	ldr	r3, [pc, #56]	; (80055a0 <vPortValidateInterruptPriority+0x78>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800556c:	4b0d      	ldr	r3, [pc, #52]	; (80055a4 <vPortValidateInterruptPriority+0x7c>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	429a      	cmp	r2, r3
 8005572:	d90a      	bls.n	800558a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8005574:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005578:	f383 8811 	msr	BASEPRI, r3
 800557c:	f3bf 8f6f 	isb	sy
 8005580:	f3bf 8f4f 	dsb	sy
 8005584:	603b      	str	r3, [r7, #0]
}
 8005586:	bf00      	nop
 8005588:	e7fe      	b.n	8005588 <vPortValidateInterruptPriority+0x60>
	}
 800558a:	bf00      	nop
 800558c:	3714      	adds	r7, #20
 800558e:	46bd      	mov	sp, r7
 8005590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005594:	4770      	bx	lr
 8005596:	bf00      	nop
 8005598:	e000e3f0 	.word	0xe000e3f0
 800559c:	20000e28 	.word	0x20000e28
 80055a0:	e000ed0c 	.word	0xe000ed0c
 80055a4:	20000e2c 	.word	0x20000e2c

080055a8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b08a      	sub	sp, #40	; 0x28
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80055b0:	2300      	movs	r3, #0
 80055b2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80055b4:	f7fe fd98 	bl	80040e8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80055b8:	4b5b      	ldr	r3, [pc, #364]	; (8005728 <pvPortMalloc+0x180>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d101      	bne.n	80055c4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80055c0:	f000 f920 	bl	8005804 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80055c4:	4b59      	ldr	r3, [pc, #356]	; (800572c <pvPortMalloc+0x184>)
 80055c6:	681a      	ldr	r2, [r3, #0]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	4013      	ands	r3, r2
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	f040 8093 	bne.w	80056f8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d01d      	beq.n	8005614 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80055d8:	2208      	movs	r2, #8
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	4413      	add	r3, r2
 80055de:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	f003 0307 	and.w	r3, r3, #7
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d014      	beq.n	8005614 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	f023 0307 	bic.w	r3, r3, #7
 80055f0:	3308      	adds	r3, #8
 80055f2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	f003 0307 	and.w	r3, r3, #7
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d00a      	beq.n	8005614 <pvPortMalloc+0x6c>
	__asm volatile
 80055fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005602:	f383 8811 	msr	BASEPRI, r3
 8005606:	f3bf 8f6f 	isb	sy
 800560a:	f3bf 8f4f 	dsb	sy
 800560e:	617b      	str	r3, [r7, #20]
}
 8005610:	bf00      	nop
 8005612:	e7fe      	b.n	8005612 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d06e      	beq.n	80056f8 <pvPortMalloc+0x150>
 800561a:	4b45      	ldr	r3, [pc, #276]	; (8005730 <pvPortMalloc+0x188>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	687a      	ldr	r2, [r7, #4]
 8005620:	429a      	cmp	r2, r3
 8005622:	d869      	bhi.n	80056f8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005624:	4b43      	ldr	r3, [pc, #268]	; (8005734 <pvPortMalloc+0x18c>)
 8005626:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005628:	4b42      	ldr	r3, [pc, #264]	; (8005734 <pvPortMalloc+0x18c>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800562e:	e004      	b.n	800563a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005632:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800563a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	687a      	ldr	r2, [r7, #4]
 8005640:	429a      	cmp	r2, r3
 8005642:	d903      	bls.n	800564c <pvPortMalloc+0xa4>
 8005644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d1f1      	bne.n	8005630 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800564c:	4b36      	ldr	r3, [pc, #216]	; (8005728 <pvPortMalloc+0x180>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005652:	429a      	cmp	r2, r3
 8005654:	d050      	beq.n	80056f8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005656:	6a3b      	ldr	r3, [r7, #32]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	2208      	movs	r2, #8
 800565c:	4413      	add	r3, r2
 800565e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005662:	681a      	ldr	r2, [r3, #0]
 8005664:	6a3b      	ldr	r3, [r7, #32]
 8005666:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800566a:	685a      	ldr	r2, [r3, #4]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	1ad2      	subs	r2, r2, r3
 8005670:	2308      	movs	r3, #8
 8005672:	005b      	lsls	r3, r3, #1
 8005674:	429a      	cmp	r2, r3
 8005676:	d91f      	bls.n	80056b8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005678:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	4413      	add	r3, r2
 800567e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005680:	69bb      	ldr	r3, [r7, #24]
 8005682:	f003 0307 	and.w	r3, r3, #7
 8005686:	2b00      	cmp	r3, #0
 8005688:	d00a      	beq.n	80056a0 <pvPortMalloc+0xf8>
	__asm volatile
 800568a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800568e:	f383 8811 	msr	BASEPRI, r3
 8005692:	f3bf 8f6f 	isb	sy
 8005696:	f3bf 8f4f 	dsb	sy
 800569a:	613b      	str	r3, [r7, #16]
}
 800569c:	bf00      	nop
 800569e:	e7fe      	b.n	800569e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80056a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056a2:	685a      	ldr	r2, [r3, #4]
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	1ad2      	subs	r2, r2, r3
 80056a8:	69bb      	ldr	r3, [r7, #24]
 80056aa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80056ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056ae:	687a      	ldr	r2, [r7, #4]
 80056b0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80056b2:	69b8      	ldr	r0, [r7, #24]
 80056b4:	f000 f908 	bl	80058c8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80056b8:	4b1d      	ldr	r3, [pc, #116]	; (8005730 <pvPortMalloc+0x188>)
 80056ba:	681a      	ldr	r2, [r3, #0]
 80056bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056be:	685b      	ldr	r3, [r3, #4]
 80056c0:	1ad3      	subs	r3, r2, r3
 80056c2:	4a1b      	ldr	r2, [pc, #108]	; (8005730 <pvPortMalloc+0x188>)
 80056c4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80056c6:	4b1a      	ldr	r3, [pc, #104]	; (8005730 <pvPortMalloc+0x188>)
 80056c8:	681a      	ldr	r2, [r3, #0]
 80056ca:	4b1b      	ldr	r3, [pc, #108]	; (8005738 <pvPortMalloc+0x190>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	429a      	cmp	r2, r3
 80056d0:	d203      	bcs.n	80056da <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80056d2:	4b17      	ldr	r3, [pc, #92]	; (8005730 <pvPortMalloc+0x188>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4a18      	ldr	r2, [pc, #96]	; (8005738 <pvPortMalloc+0x190>)
 80056d8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80056da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056dc:	685a      	ldr	r2, [r3, #4]
 80056de:	4b13      	ldr	r3, [pc, #76]	; (800572c <pvPortMalloc+0x184>)
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	431a      	orrs	r2, r3
 80056e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056e6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80056e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056ea:	2200      	movs	r2, #0
 80056ec:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80056ee:	4b13      	ldr	r3, [pc, #76]	; (800573c <pvPortMalloc+0x194>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	3301      	adds	r3, #1
 80056f4:	4a11      	ldr	r2, [pc, #68]	; (800573c <pvPortMalloc+0x194>)
 80056f6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80056f8:	f7fe fd04 	bl	8004104 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80056fc:	69fb      	ldr	r3, [r7, #28]
 80056fe:	f003 0307 	and.w	r3, r3, #7
 8005702:	2b00      	cmp	r3, #0
 8005704:	d00a      	beq.n	800571c <pvPortMalloc+0x174>
	__asm volatile
 8005706:	f04f 0350 	mov.w	r3, #80	; 0x50
 800570a:	f383 8811 	msr	BASEPRI, r3
 800570e:	f3bf 8f6f 	isb	sy
 8005712:	f3bf 8f4f 	dsb	sy
 8005716:	60fb      	str	r3, [r7, #12]
}
 8005718:	bf00      	nop
 800571a:	e7fe      	b.n	800571a <pvPortMalloc+0x172>
	return pvReturn;
 800571c:	69fb      	ldr	r3, [r7, #28]
}
 800571e:	4618      	mov	r0, r3
 8005720:	3728      	adds	r7, #40	; 0x28
 8005722:	46bd      	mov	sp, r7
 8005724:	bd80      	pop	{r7, pc}
 8005726:	bf00      	nop
 8005728:	20004a38 	.word	0x20004a38
 800572c:	20004a4c 	.word	0x20004a4c
 8005730:	20004a3c 	.word	0x20004a3c
 8005734:	20004a30 	.word	0x20004a30
 8005738:	20004a40 	.word	0x20004a40
 800573c:	20004a44 	.word	0x20004a44

08005740 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b086      	sub	sp, #24
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d04d      	beq.n	80057ee <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005752:	2308      	movs	r3, #8
 8005754:	425b      	negs	r3, r3
 8005756:	697a      	ldr	r2, [r7, #20]
 8005758:	4413      	add	r3, r2
 800575a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005760:	693b      	ldr	r3, [r7, #16]
 8005762:	685a      	ldr	r2, [r3, #4]
 8005764:	4b24      	ldr	r3, [pc, #144]	; (80057f8 <vPortFree+0xb8>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4013      	ands	r3, r2
 800576a:	2b00      	cmp	r3, #0
 800576c:	d10a      	bne.n	8005784 <vPortFree+0x44>
	__asm volatile
 800576e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005772:	f383 8811 	msr	BASEPRI, r3
 8005776:	f3bf 8f6f 	isb	sy
 800577a:	f3bf 8f4f 	dsb	sy
 800577e:	60fb      	str	r3, [r7, #12]
}
 8005780:	bf00      	nop
 8005782:	e7fe      	b.n	8005782 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d00a      	beq.n	80057a2 <vPortFree+0x62>
	__asm volatile
 800578c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005790:	f383 8811 	msr	BASEPRI, r3
 8005794:	f3bf 8f6f 	isb	sy
 8005798:	f3bf 8f4f 	dsb	sy
 800579c:	60bb      	str	r3, [r7, #8]
}
 800579e:	bf00      	nop
 80057a0:	e7fe      	b.n	80057a0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80057a2:	693b      	ldr	r3, [r7, #16]
 80057a4:	685a      	ldr	r2, [r3, #4]
 80057a6:	4b14      	ldr	r3, [pc, #80]	; (80057f8 <vPortFree+0xb8>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4013      	ands	r3, r2
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d01e      	beq.n	80057ee <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80057b0:	693b      	ldr	r3, [r7, #16]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d11a      	bne.n	80057ee <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80057b8:	693b      	ldr	r3, [r7, #16]
 80057ba:	685a      	ldr	r2, [r3, #4]
 80057bc:	4b0e      	ldr	r3, [pc, #56]	; (80057f8 <vPortFree+0xb8>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	43db      	mvns	r3, r3
 80057c2:	401a      	ands	r2, r3
 80057c4:	693b      	ldr	r3, [r7, #16]
 80057c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80057c8:	f7fe fc8e 	bl	80040e8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80057cc:	693b      	ldr	r3, [r7, #16]
 80057ce:	685a      	ldr	r2, [r3, #4]
 80057d0:	4b0a      	ldr	r3, [pc, #40]	; (80057fc <vPortFree+0xbc>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4413      	add	r3, r2
 80057d6:	4a09      	ldr	r2, [pc, #36]	; (80057fc <vPortFree+0xbc>)
 80057d8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80057da:	6938      	ldr	r0, [r7, #16]
 80057dc:	f000 f874 	bl	80058c8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80057e0:	4b07      	ldr	r3, [pc, #28]	; (8005800 <vPortFree+0xc0>)
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	3301      	adds	r3, #1
 80057e6:	4a06      	ldr	r2, [pc, #24]	; (8005800 <vPortFree+0xc0>)
 80057e8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80057ea:	f7fe fc8b 	bl	8004104 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80057ee:	bf00      	nop
 80057f0:	3718      	adds	r7, #24
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}
 80057f6:	bf00      	nop
 80057f8:	20004a4c 	.word	0x20004a4c
 80057fc:	20004a3c 	.word	0x20004a3c
 8005800:	20004a48 	.word	0x20004a48

08005804 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005804:	b480      	push	{r7}
 8005806:	b085      	sub	sp, #20
 8005808:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800580a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800580e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005810:	4b27      	ldr	r3, [pc, #156]	; (80058b0 <prvHeapInit+0xac>)
 8005812:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	f003 0307 	and.w	r3, r3, #7
 800581a:	2b00      	cmp	r3, #0
 800581c:	d00c      	beq.n	8005838 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	3307      	adds	r3, #7
 8005822:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	f023 0307 	bic.w	r3, r3, #7
 800582a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800582c:	68ba      	ldr	r2, [r7, #8]
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	1ad3      	subs	r3, r2, r3
 8005832:	4a1f      	ldr	r2, [pc, #124]	; (80058b0 <prvHeapInit+0xac>)
 8005834:	4413      	add	r3, r2
 8005836:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800583c:	4a1d      	ldr	r2, [pc, #116]	; (80058b4 <prvHeapInit+0xb0>)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005842:	4b1c      	ldr	r3, [pc, #112]	; (80058b4 <prvHeapInit+0xb0>)
 8005844:	2200      	movs	r2, #0
 8005846:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	68ba      	ldr	r2, [r7, #8]
 800584c:	4413      	add	r3, r2
 800584e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005850:	2208      	movs	r2, #8
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	1a9b      	subs	r3, r3, r2
 8005856:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	f023 0307 	bic.w	r3, r3, #7
 800585e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	4a15      	ldr	r2, [pc, #84]	; (80058b8 <prvHeapInit+0xb4>)
 8005864:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005866:	4b14      	ldr	r3, [pc, #80]	; (80058b8 <prvHeapInit+0xb4>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	2200      	movs	r2, #0
 800586c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800586e:	4b12      	ldr	r3, [pc, #72]	; (80058b8 <prvHeapInit+0xb4>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	2200      	movs	r2, #0
 8005874:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	68fa      	ldr	r2, [r7, #12]
 800587e:	1ad2      	subs	r2, r2, r3
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005884:	4b0c      	ldr	r3, [pc, #48]	; (80058b8 <prvHeapInit+0xb4>)
 8005886:	681a      	ldr	r2, [r3, #0]
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	685b      	ldr	r3, [r3, #4]
 8005890:	4a0a      	ldr	r2, [pc, #40]	; (80058bc <prvHeapInit+0xb8>)
 8005892:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	685b      	ldr	r3, [r3, #4]
 8005898:	4a09      	ldr	r2, [pc, #36]	; (80058c0 <prvHeapInit+0xbc>)
 800589a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800589c:	4b09      	ldr	r3, [pc, #36]	; (80058c4 <prvHeapInit+0xc0>)
 800589e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80058a2:	601a      	str	r2, [r3, #0]
}
 80058a4:	bf00      	nop
 80058a6:	3714      	adds	r7, #20
 80058a8:	46bd      	mov	sp, r7
 80058aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ae:	4770      	bx	lr
 80058b0:	20000e30 	.word	0x20000e30
 80058b4:	20004a30 	.word	0x20004a30
 80058b8:	20004a38 	.word	0x20004a38
 80058bc:	20004a40 	.word	0x20004a40
 80058c0:	20004a3c 	.word	0x20004a3c
 80058c4:	20004a4c 	.word	0x20004a4c

080058c8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80058c8:	b480      	push	{r7}
 80058ca:	b085      	sub	sp, #20
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80058d0:	4b28      	ldr	r3, [pc, #160]	; (8005974 <prvInsertBlockIntoFreeList+0xac>)
 80058d2:	60fb      	str	r3, [r7, #12]
 80058d4:	e002      	b.n	80058dc <prvInsertBlockIntoFreeList+0x14>
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	60fb      	str	r3, [r7, #12]
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	687a      	ldr	r2, [r7, #4]
 80058e2:	429a      	cmp	r2, r3
 80058e4:	d8f7      	bhi.n	80058d6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	68ba      	ldr	r2, [r7, #8]
 80058f0:	4413      	add	r3, r2
 80058f2:	687a      	ldr	r2, [r7, #4]
 80058f4:	429a      	cmp	r2, r3
 80058f6:	d108      	bne.n	800590a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	685a      	ldr	r2, [r3, #4]
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	685b      	ldr	r3, [r3, #4]
 8005900:	441a      	add	r2, r3
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	68ba      	ldr	r2, [r7, #8]
 8005914:	441a      	add	r2, r3
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	429a      	cmp	r2, r3
 800591c:	d118      	bne.n	8005950 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681a      	ldr	r2, [r3, #0]
 8005922:	4b15      	ldr	r3, [pc, #84]	; (8005978 <prvInsertBlockIntoFreeList+0xb0>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	429a      	cmp	r2, r3
 8005928:	d00d      	beq.n	8005946 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	685a      	ldr	r2, [r3, #4]
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	685b      	ldr	r3, [r3, #4]
 8005934:	441a      	add	r2, r3
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	681a      	ldr	r2, [r3, #0]
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	601a      	str	r2, [r3, #0]
 8005944:	e008      	b.n	8005958 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005946:	4b0c      	ldr	r3, [pc, #48]	; (8005978 <prvInsertBlockIntoFreeList+0xb0>)
 8005948:	681a      	ldr	r2, [r3, #0]
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	601a      	str	r2, [r3, #0]
 800594e:	e003      	b.n	8005958 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681a      	ldr	r2, [r3, #0]
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005958:	68fa      	ldr	r2, [r7, #12]
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	429a      	cmp	r2, r3
 800595e:	d002      	beq.n	8005966 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	687a      	ldr	r2, [r7, #4]
 8005964:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005966:	bf00      	nop
 8005968:	3714      	adds	r7, #20
 800596a:	46bd      	mov	sp, r7
 800596c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005970:	4770      	bx	lr
 8005972:	bf00      	nop
 8005974:	20004a30 	.word	0x20004a30
 8005978:	20004a38 	.word	0x20004a38

0800597c <__errno>:
 800597c:	4b01      	ldr	r3, [pc, #4]	; (8005984 <__errno+0x8>)
 800597e:	6818      	ldr	r0, [r3, #0]
 8005980:	4770      	bx	lr
 8005982:	bf00      	nop
 8005984:	20000010 	.word	0x20000010

08005988 <__libc_init_array>:
 8005988:	b570      	push	{r4, r5, r6, lr}
 800598a:	4d0d      	ldr	r5, [pc, #52]	; (80059c0 <__libc_init_array+0x38>)
 800598c:	4c0d      	ldr	r4, [pc, #52]	; (80059c4 <__libc_init_array+0x3c>)
 800598e:	1b64      	subs	r4, r4, r5
 8005990:	10a4      	asrs	r4, r4, #2
 8005992:	2600      	movs	r6, #0
 8005994:	42a6      	cmp	r6, r4
 8005996:	d109      	bne.n	80059ac <__libc_init_array+0x24>
 8005998:	4d0b      	ldr	r5, [pc, #44]	; (80059c8 <__libc_init_array+0x40>)
 800599a:	4c0c      	ldr	r4, [pc, #48]	; (80059cc <__libc_init_array+0x44>)
 800599c:	f000 ffbc 	bl	8006918 <_init>
 80059a0:	1b64      	subs	r4, r4, r5
 80059a2:	10a4      	asrs	r4, r4, #2
 80059a4:	2600      	movs	r6, #0
 80059a6:	42a6      	cmp	r6, r4
 80059a8:	d105      	bne.n	80059b6 <__libc_init_array+0x2e>
 80059aa:	bd70      	pop	{r4, r5, r6, pc}
 80059ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80059b0:	4798      	blx	r3
 80059b2:	3601      	adds	r6, #1
 80059b4:	e7ee      	b.n	8005994 <__libc_init_array+0xc>
 80059b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80059ba:	4798      	blx	r3
 80059bc:	3601      	adds	r6, #1
 80059be:	e7f2      	b.n	80059a6 <__libc_init_array+0x1e>
 80059c0:	08006ae8 	.word	0x08006ae8
 80059c4:	08006ae8 	.word	0x08006ae8
 80059c8:	08006ae8 	.word	0x08006ae8
 80059cc:	08006aec 	.word	0x08006aec

080059d0 <memcpy>:
 80059d0:	440a      	add	r2, r1
 80059d2:	4291      	cmp	r1, r2
 80059d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80059d8:	d100      	bne.n	80059dc <memcpy+0xc>
 80059da:	4770      	bx	lr
 80059dc:	b510      	push	{r4, lr}
 80059de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80059e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80059e6:	4291      	cmp	r1, r2
 80059e8:	d1f9      	bne.n	80059de <memcpy+0xe>
 80059ea:	bd10      	pop	{r4, pc}

080059ec <memset>:
 80059ec:	4402      	add	r2, r0
 80059ee:	4603      	mov	r3, r0
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d100      	bne.n	80059f6 <memset+0xa>
 80059f4:	4770      	bx	lr
 80059f6:	f803 1b01 	strb.w	r1, [r3], #1
 80059fa:	e7f9      	b.n	80059f0 <memset+0x4>

080059fc <iprintf>:
 80059fc:	b40f      	push	{r0, r1, r2, r3}
 80059fe:	4b0a      	ldr	r3, [pc, #40]	; (8005a28 <iprintf+0x2c>)
 8005a00:	b513      	push	{r0, r1, r4, lr}
 8005a02:	681c      	ldr	r4, [r3, #0]
 8005a04:	b124      	cbz	r4, 8005a10 <iprintf+0x14>
 8005a06:	69a3      	ldr	r3, [r4, #24]
 8005a08:	b913      	cbnz	r3, 8005a10 <iprintf+0x14>
 8005a0a:	4620      	mov	r0, r4
 8005a0c:	f000 f866 	bl	8005adc <__sinit>
 8005a10:	ab05      	add	r3, sp, #20
 8005a12:	9a04      	ldr	r2, [sp, #16]
 8005a14:	68a1      	ldr	r1, [r4, #8]
 8005a16:	9301      	str	r3, [sp, #4]
 8005a18:	4620      	mov	r0, r4
 8005a1a:	f000 f9bd 	bl	8005d98 <_vfiprintf_r>
 8005a1e:	b002      	add	sp, #8
 8005a20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a24:	b004      	add	sp, #16
 8005a26:	4770      	bx	lr
 8005a28:	20000010 	.word	0x20000010

08005a2c <std>:
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	b510      	push	{r4, lr}
 8005a30:	4604      	mov	r4, r0
 8005a32:	e9c0 3300 	strd	r3, r3, [r0]
 8005a36:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005a3a:	6083      	str	r3, [r0, #8]
 8005a3c:	8181      	strh	r1, [r0, #12]
 8005a3e:	6643      	str	r3, [r0, #100]	; 0x64
 8005a40:	81c2      	strh	r2, [r0, #14]
 8005a42:	6183      	str	r3, [r0, #24]
 8005a44:	4619      	mov	r1, r3
 8005a46:	2208      	movs	r2, #8
 8005a48:	305c      	adds	r0, #92	; 0x5c
 8005a4a:	f7ff ffcf 	bl	80059ec <memset>
 8005a4e:	4b05      	ldr	r3, [pc, #20]	; (8005a64 <std+0x38>)
 8005a50:	6263      	str	r3, [r4, #36]	; 0x24
 8005a52:	4b05      	ldr	r3, [pc, #20]	; (8005a68 <std+0x3c>)
 8005a54:	62a3      	str	r3, [r4, #40]	; 0x28
 8005a56:	4b05      	ldr	r3, [pc, #20]	; (8005a6c <std+0x40>)
 8005a58:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005a5a:	4b05      	ldr	r3, [pc, #20]	; (8005a70 <std+0x44>)
 8005a5c:	6224      	str	r4, [r4, #32]
 8005a5e:	6323      	str	r3, [r4, #48]	; 0x30
 8005a60:	bd10      	pop	{r4, pc}
 8005a62:	bf00      	nop
 8005a64:	08006341 	.word	0x08006341
 8005a68:	08006363 	.word	0x08006363
 8005a6c:	0800639b 	.word	0x0800639b
 8005a70:	080063bf 	.word	0x080063bf

08005a74 <_cleanup_r>:
 8005a74:	4901      	ldr	r1, [pc, #4]	; (8005a7c <_cleanup_r+0x8>)
 8005a76:	f000 b8af 	b.w	8005bd8 <_fwalk_reent>
 8005a7a:	bf00      	nop
 8005a7c:	08006699 	.word	0x08006699

08005a80 <__sfmoreglue>:
 8005a80:	b570      	push	{r4, r5, r6, lr}
 8005a82:	2268      	movs	r2, #104	; 0x68
 8005a84:	1e4d      	subs	r5, r1, #1
 8005a86:	4355      	muls	r5, r2
 8005a88:	460e      	mov	r6, r1
 8005a8a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005a8e:	f000 f8e5 	bl	8005c5c <_malloc_r>
 8005a92:	4604      	mov	r4, r0
 8005a94:	b140      	cbz	r0, 8005aa8 <__sfmoreglue+0x28>
 8005a96:	2100      	movs	r1, #0
 8005a98:	e9c0 1600 	strd	r1, r6, [r0]
 8005a9c:	300c      	adds	r0, #12
 8005a9e:	60a0      	str	r0, [r4, #8]
 8005aa0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005aa4:	f7ff ffa2 	bl	80059ec <memset>
 8005aa8:	4620      	mov	r0, r4
 8005aaa:	bd70      	pop	{r4, r5, r6, pc}

08005aac <__sfp_lock_acquire>:
 8005aac:	4801      	ldr	r0, [pc, #4]	; (8005ab4 <__sfp_lock_acquire+0x8>)
 8005aae:	f000 b8b3 	b.w	8005c18 <__retarget_lock_acquire_recursive>
 8005ab2:	bf00      	nop
 8005ab4:	20004a51 	.word	0x20004a51

08005ab8 <__sfp_lock_release>:
 8005ab8:	4801      	ldr	r0, [pc, #4]	; (8005ac0 <__sfp_lock_release+0x8>)
 8005aba:	f000 b8ae 	b.w	8005c1a <__retarget_lock_release_recursive>
 8005abe:	bf00      	nop
 8005ac0:	20004a51 	.word	0x20004a51

08005ac4 <__sinit_lock_acquire>:
 8005ac4:	4801      	ldr	r0, [pc, #4]	; (8005acc <__sinit_lock_acquire+0x8>)
 8005ac6:	f000 b8a7 	b.w	8005c18 <__retarget_lock_acquire_recursive>
 8005aca:	bf00      	nop
 8005acc:	20004a52 	.word	0x20004a52

08005ad0 <__sinit_lock_release>:
 8005ad0:	4801      	ldr	r0, [pc, #4]	; (8005ad8 <__sinit_lock_release+0x8>)
 8005ad2:	f000 b8a2 	b.w	8005c1a <__retarget_lock_release_recursive>
 8005ad6:	bf00      	nop
 8005ad8:	20004a52 	.word	0x20004a52

08005adc <__sinit>:
 8005adc:	b510      	push	{r4, lr}
 8005ade:	4604      	mov	r4, r0
 8005ae0:	f7ff fff0 	bl	8005ac4 <__sinit_lock_acquire>
 8005ae4:	69a3      	ldr	r3, [r4, #24]
 8005ae6:	b11b      	cbz	r3, 8005af0 <__sinit+0x14>
 8005ae8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005aec:	f7ff bff0 	b.w	8005ad0 <__sinit_lock_release>
 8005af0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005af4:	6523      	str	r3, [r4, #80]	; 0x50
 8005af6:	4b13      	ldr	r3, [pc, #76]	; (8005b44 <__sinit+0x68>)
 8005af8:	4a13      	ldr	r2, [pc, #76]	; (8005b48 <__sinit+0x6c>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	62a2      	str	r2, [r4, #40]	; 0x28
 8005afe:	42a3      	cmp	r3, r4
 8005b00:	bf04      	itt	eq
 8005b02:	2301      	moveq	r3, #1
 8005b04:	61a3      	streq	r3, [r4, #24]
 8005b06:	4620      	mov	r0, r4
 8005b08:	f000 f820 	bl	8005b4c <__sfp>
 8005b0c:	6060      	str	r0, [r4, #4]
 8005b0e:	4620      	mov	r0, r4
 8005b10:	f000 f81c 	bl	8005b4c <__sfp>
 8005b14:	60a0      	str	r0, [r4, #8]
 8005b16:	4620      	mov	r0, r4
 8005b18:	f000 f818 	bl	8005b4c <__sfp>
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	60e0      	str	r0, [r4, #12]
 8005b20:	2104      	movs	r1, #4
 8005b22:	6860      	ldr	r0, [r4, #4]
 8005b24:	f7ff ff82 	bl	8005a2c <std>
 8005b28:	68a0      	ldr	r0, [r4, #8]
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	2109      	movs	r1, #9
 8005b2e:	f7ff ff7d 	bl	8005a2c <std>
 8005b32:	68e0      	ldr	r0, [r4, #12]
 8005b34:	2202      	movs	r2, #2
 8005b36:	2112      	movs	r1, #18
 8005b38:	f7ff ff78 	bl	8005a2c <std>
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	61a3      	str	r3, [r4, #24]
 8005b40:	e7d2      	b.n	8005ae8 <__sinit+0xc>
 8005b42:	bf00      	nop
 8005b44:	08006a48 	.word	0x08006a48
 8005b48:	08005a75 	.word	0x08005a75

08005b4c <__sfp>:
 8005b4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b4e:	4607      	mov	r7, r0
 8005b50:	f7ff ffac 	bl	8005aac <__sfp_lock_acquire>
 8005b54:	4b1e      	ldr	r3, [pc, #120]	; (8005bd0 <__sfp+0x84>)
 8005b56:	681e      	ldr	r6, [r3, #0]
 8005b58:	69b3      	ldr	r3, [r6, #24]
 8005b5a:	b913      	cbnz	r3, 8005b62 <__sfp+0x16>
 8005b5c:	4630      	mov	r0, r6
 8005b5e:	f7ff ffbd 	bl	8005adc <__sinit>
 8005b62:	3648      	adds	r6, #72	; 0x48
 8005b64:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005b68:	3b01      	subs	r3, #1
 8005b6a:	d503      	bpl.n	8005b74 <__sfp+0x28>
 8005b6c:	6833      	ldr	r3, [r6, #0]
 8005b6e:	b30b      	cbz	r3, 8005bb4 <__sfp+0x68>
 8005b70:	6836      	ldr	r6, [r6, #0]
 8005b72:	e7f7      	b.n	8005b64 <__sfp+0x18>
 8005b74:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005b78:	b9d5      	cbnz	r5, 8005bb0 <__sfp+0x64>
 8005b7a:	4b16      	ldr	r3, [pc, #88]	; (8005bd4 <__sfp+0x88>)
 8005b7c:	60e3      	str	r3, [r4, #12]
 8005b7e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005b82:	6665      	str	r5, [r4, #100]	; 0x64
 8005b84:	f000 f847 	bl	8005c16 <__retarget_lock_init_recursive>
 8005b88:	f7ff ff96 	bl	8005ab8 <__sfp_lock_release>
 8005b8c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005b90:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005b94:	6025      	str	r5, [r4, #0]
 8005b96:	61a5      	str	r5, [r4, #24]
 8005b98:	2208      	movs	r2, #8
 8005b9a:	4629      	mov	r1, r5
 8005b9c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005ba0:	f7ff ff24 	bl	80059ec <memset>
 8005ba4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005ba8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005bac:	4620      	mov	r0, r4
 8005bae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005bb0:	3468      	adds	r4, #104	; 0x68
 8005bb2:	e7d9      	b.n	8005b68 <__sfp+0x1c>
 8005bb4:	2104      	movs	r1, #4
 8005bb6:	4638      	mov	r0, r7
 8005bb8:	f7ff ff62 	bl	8005a80 <__sfmoreglue>
 8005bbc:	4604      	mov	r4, r0
 8005bbe:	6030      	str	r0, [r6, #0]
 8005bc0:	2800      	cmp	r0, #0
 8005bc2:	d1d5      	bne.n	8005b70 <__sfp+0x24>
 8005bc4:	f7ff ff78 	bl	8005ab8 <__sfp_lock_release>
 8005bc8:	230c      	movs	r3, #12
 8005bca:	603b      	str	r3, [r7, #0]
 8005bcc:	e7ee      	b.n	8005bac <__sfp+0x60>
 8005bce:	bf00      	nop
 8005bd0:	08006a48 	.word	0x08006a48
 8005bd4:	ffff0001 	.word	0xffff0001

08005bd8 <_fwalk_reent>:
 8005bd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005bdc:	4606      	mov	r6, r0
 8005bde:	4688      	mov	r8, r1
 8005be0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005be4:	2700      	movs	r7, #0
 8005be6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005bea:	f1b9 0901 	subs.w	r9, r9, #1
 8005bee:	d505      	bpl.n	8005bfc <_fwalk_reent+0x24>
 8005bf0:	6824      	ldr	r4, [r4, #0]
 8005bf2:	2c00      	cmp	r4, #0
 8005bf4:	d1f7      	bne.n	8005be6 <_fwalk_reent+0xe>
 8005bf6:	4638      	mov	r0, r7
 8005bf8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005bfc:	89ab      	ldrh	r3, [r5, #12]
 8005bfe:	2b01      	cmp	r3, #1
 8005c00:	d907      	bls.n	8005c12 <_fwalk_reent+0x3a>
 8005c02:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005c06:	3301      	adds	r3, #1
 8005c08:	d003      	beq.n	8005c12 <_fwalk_reent+0x3a>
 8005c0a:	4629      	mov	r1, r5
 8005c0c:	4630      	mov	r0, r6
 8005c0e:	47c0      	blx	r8
 8005c10:	4307      	orrs	r7, r0
 8005c12:	3568      	adds	r5, #104	; 0x68
 8005c14:	e7e9      	b.n	8005bea <_fwalk_reent+0x12>

08005c16 <__retarget_lock_init_recursive>:
 8005c16:	4770      	bx	lr

08005c18 <__retarget_lock_acquire_recursive>:
 8005c18:	4770      	bx	lr

08005c1a <__retarget_lock_release_recursive>:
 8005c1a:	4770      	bx	lr

08005c1c <sbrk_aligned>:
 8005c1c:	b570      	push	{r4, r5, r6, lr}
 8005c1e:	4e0e      	ldr	r6, [pc, #56]	; (8005c58 <sbrk_aligned+0x3c>)
 8005c20:	460c      	mov	r4, r1
 8005c22:	6831      	ldr	r1, [r6, #0]
 8005c24:	4605      	mov	r5, r0
 8005c26:	b911      	cbnz	r1, 8005c2e <sbrk_aligned+0x12>
 8005c28:	f000 fb7a 	bl	8006320 <_sbrk_r>
 8005c2c:	6030      	str	r0, [r6, #0]
 8005c2e:	4621      	mov	r1, r4
 8005c30:	4628      	mov	r0, r5
 8005c32:	f000 fb75 	bl	8006320 <_sbrk_r>
 8005c36:	1c43      	adds	r3, r0, #1
 8005c38:	d00a      	beq.n	8005c50 <sbrk_aligned+0x34>
 8005c3a:	1cc4      	adds	r4, r0, #3
 8005c3c:	f024 0403 	bic.w	r4, r4, #3
 8005c40:	42a0      	cmp	r0, r4
 8005c42:	d007      	beq.n	8005c54 <sbrk_aligned+0x38>
 8005c44:	1a21      	subs	r1, r4, r0
 8005c46:	4628      	mov	r0, r5
 8005c48:	f000 fb6a 	bl	8006320 <_sbrk_r>
 8005c4c:	3001      	adds	r0, #1
 8005c4e:	d101      	bne.n	8005c54 <sbrk_aligned+0x38>
 8005c50:	f04f 34ff 	mov.w	r4, #4294967295
 8005c54:	4620      	mov	r0, r4
 8005c56:	bd70      	pop	{r4, r5, r6, pc}
 8005c58:	20004a58 	.word	0x20004a58

08005c5c <_malloc_r>:
 8005c5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c60:	1ccd      	adds	r5, r1, #3
 8005c62:	f025 0503 	bic.w	r5, r5, #3
 8005c66:	3508      	adds	r5, #8
 8005c68:	2d0c      	cmp	r5, #12
 8005c6a:	bf38      	it	cc
 8005c6c:	250c      	movcc	r5, #12
 8005c6e:	2d00      	cmp	r5, #0
 8005c70:	4607      	mov	r7, r0
 8005c72:	db01      	blt.n	8005c78 <_malloc_r+0x1c>
 8005c74:	42a9      	cmp	r1, r5
 8005c76:	d905      	bls.n	8005c84 <_malloc_r+0x28>
 8005c78:	230c      	movs	r3, #12
 8005c7a:	603b      	str	r3, [r7, #0]
 8005c7c:	2600      	movs	r6, #0
 8005c7e:	4630      	mov	r0, r6
 8005c80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c84:	4e2e      	ldr	r6, [pc, #184]	; (8005d40 <_malloc_r+0xe4>)
 8005c86:	f000 fdbb 	bl	8006800 <__malloc_lock>
 8005c8a:	6833      	ldr	r3, [r6, #0]
 8005c8c:	461c      	mov	r4, r3
 8005c8e:	bb34      	cbnz	r4, 8005cde <_malloc_r+0x82>
 8005c90:	4629      	mov	r1, r5
 8005c92:	4638      	mov	r0, r7
 8005c94:	f7ff ffc2 	bl	8005c1c <sbrk_aligned>
 8005c98:	1c43      	adds	r3, r0, #1
 8005c9a:	4604      	mov	r4, r0
 8005c9c:	d14d      	bne.n	8005d3a <_malloc_r+0xde>
 8005c9e:	6834      	ldr	r4, [r6, #0]
 8005ca0:	4626      	mov	r6, r4
 8005ca2:	2e00      	cmp	r6, #0
 8005ca4:	d140      	bne.n	8005d28 <_malloc_r+0xcc>
 8005ca6:	6823      	ldr	r3, [r4, #0]
 8005ca8:	4631      	mov	r1, r6
 8005caa:	4638      	mov	r0, r7
 8005cac:	eb04 0803 	add.w	r8, r4, r3
 8005cb0:	f000 fb36 	bl	8006320 <_sbrk_r>
 8005cb4:	4580      	cmp	r8, r0
 8005cb6:	d13a      	bne.n	8005d2e <_malloc_r+0xd2>
 8005cb8:	6821      	ldr	r1, [r4, #0]
 8005cba:	3503      	adds	r5, #3
 8005cbc:	1a6d      	subs	r5, r5, r1
 8005cbe:	f025 0503 	bic.w	r5, r5, #3
 8005cc2:	3508      	adds	r5, #8
 8005cc4:	2d0c      	cmp	r5, #12
 8005cc6:	bf38      	it	cc
 8005cc8:	250c      	movcc	r5, #12
 8005cca:	4629      	mov	r1, r5
 8005ccc:	4638      	mov	r0, r7
 8005cce:	f7ff ffa5 	bl	8005c1c <sbrk_aligned>
 8005cd2:	3001      	adds	r0, #1
 8005cd4:	d02b      	beq.n	8005d2e <_malloc_r+0xd2>
 8005cd6:	6823      	ldr	r3, [r4, #0]
 8005cd8:	442b      	add	r3, r5
 8005cda:	6023      	str	r3, [r4, #0]
 8005cdc:	e00e      	b.n	8005cfc <_malloc_r+0xa0>
 8005cde:	6822      	ldr	r2, [r4, #0]
 8005ce0:	1b52      	subs	r2, r2, r5
 8005ce2:	d41e      	bmi.n	8005d22 <_malloc_r+0xc6>
 8005ce4:	2a0b      	cmp	r2, #11
 8005ce6:	d916      	bls.n	8005d16 <_malloc_r+0xba>
 8005ce8:	1961      	adds	r1, r4, r5
 8005cea:	42a3      	cmp	r3, r4
 8005cec:	6025      	str	r5, [r4, #0]
 8005cee:	bf18      	it	ne
 8005cf0:	6059      	strne	r1, [r3, #4]
 8005cf2:	6863      	ldr	r3, [r4, #4]
 8005cf4:	bf08      	it	eq
 8005cf6:	6031      	streq	r1, [r6, #0]
 8005cf8:	5162      	str	r2, [r4, r5]
 8005cfa:	604b      	str	r3, [r1, #4]
 8005cfc:	4638      	mov	r0, r7
 8005cfe:	f104 060b 	add.w	r6, r4, #11
 8005d02:	f000 fd83 	bl	800680c <__malloc_unlock>
 8005d06:	f026 0607 	bic.w	r6, r6, #7
 8005d0a:	1d23      	adds	r3, r4, #4
 8005d0c:	1af2      	subs	r2, r6, r3
 8005d0e:	d0b6      	beq.n	8005c7e <_malloc_r+0x22>
 8005d10:	1b9b      	subs	r3, r3, r6
 8005d12:	50a3      	str	r3, [r4, r2]
 8005d14:	e7b3      	b.n	8005c7e <_malloc_r+0x22>
 8005d16:	6862      	ldr	r2, [r4, #4]
 8005d18:	42a3      	cmp	r3, r4
 8005d1a:	bf0c      	ite	eq
 8005d1c:	6032      	streq	r2, [r6, #0]
 8005d1e:	605a      	strne	r2, [r3, #4]
 8005d20:	e7ec      	b.n	8005cfc <_malloc_r+0xa0>
 8005d22:	4623      	mov	r3, r4
 8005d24:	6864      	ldr	r4, [r4, #4]
 8005d26:	e7b2      	b.n	8005c8e <_malloc_r+0x32>
 8005d28:	4634      	mov	r4, r6
 8005d2a:	6876      	ldr	r6, [r6, #4]
 8005d2c:	e7b9      	b.n	8005ca2 <_malloc_r+0x46>
 8005d2e:	230c      	movs	r3, #12
 8005d30:	603b      	str	r3, [r7, #0]
 8005d32:	4638      	mov	r0, r7
 8005d34:	f000 fd6a 	bl	800680c <__malloc_unlock>
 8005d38:	e7a1      	b.n	8005c7e <_malloc_r+0x22>
 8005d3a:	6025      	str	r5, [r4, #0]
 8005d3c:	e7de      	b.n	8005cfc <_malloc_r+0xa0>
 8005d3e:	bf00      	nop
 8005d40:	20004a54 	.word	0x20004a54

08005d44 <__sfputc_r>:
 8005d44:	6893      	ldr	r3, [r2, #8]
 8005d46:	3b01      	subs	r3, #1
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	b410      	push	{r4}
 8005d4c:	6093      	str	r3, [r2, #8]
 8005d4e:	da08      	bge.n	8005d62 <__sfputc_r+0x1e>
 8005d50:	6994      	ldr	r4, [r2, #24]
 8005d52:	42a3      	cmp	r3, r4
 8005d54:	db01      	blt.n	8005d5a <__sfputc_r+0x16>
 8005d56:	290a      	cmp	r1, #10
 8005d58:	d103      	bne.n	8005d62 <__sfputc_r+0x1e>
 8005d5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005d5e:	f000 bb33 	b.w	80063c8 <__swbuf_r>
 8005d62:	6813      	ldr	r3, [r2, #0]
 8005d64:	1c58      	adds	r0, r3, #1
 8005d66:	6010      	str	r0, [r2, #0]
 8005d68:	7019      	strb	r1, [r3, #0]
 8005d6a:	4608      	mov	r0, r1
 8005d6c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005d70:	4770      	bx	lr

08005d72 <__sfputs_r>:
 8005d72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d74:	4606      	mov	r6, r0
 8005d76:	460f      	mov	r7, r1
 8005d78:	4614      	mov	r4, r2
 8005d7a:	18d5      	adds	r5, r2, r3
 8005d7c:	42ac      	cmp	r4, r5
 8005d7e:	d101      	bne.n	8005d84 <__sfputs_r+0x12>
 8005d80:	2000      	movs	r0, #0
 8005d82:	e007      	b.n	8005d94 <__sfputs_r+0x22>
 8005d84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d88:	463a      	mov	r2, r7
 8005d8a:	4630      	mov	r0, r6
 8005d8c:	f7ff ffda 	bl	8005d44 <__sfputc_r>
 8005d90:	1c43      	adds	r3, r0, #1
 8005d92:	d1f3      	bne.n	8005d7c <__sfputs_r+0xa>
 8005d94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005d98 <_vfiprintf_r>:
 8005d98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d9c:	460d      	mov	r5, r1
 8005d9e:	b09d      	sub	sp, #116	; 0x74
 8005da0:	4614      	mov	r4, r2
 8005da2:	4698      	mov	r8, r3
 8005da4:	4606      	mov	r6, r0
 8005da6:	b118      	cbz	r0, 8005db0 <_vfiprintf_r+0x18>
 8005da8:	6983      	ldr	r3, [r0, #24]
 8005daa:	b90b      	cbnz	r3, 8005db0 <_vfiprintf_r+0x18>
 8005dac:	f7ff fe96 	bl	8005adc <__sinit>
 8005db0:	4b89      	ldr	r3, [pc, #548]	; (8005fd8 <_vfiprintf_r+0x240>)
 8005db2:	429d      	cmp	r5, r3
 8005db4:	d11b      	bne.n	8005dee <_vfiprintf_r+0x56>
 8005db6:	6875      	ldr	r5, [r6, #4]
 8005db8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005dba:	07d9      	lsls	r1, r3, #31
 8005dbc:	d405      	bmi.n	8005dca <_vfiprintf_r+0x32>
 8005dbe:	89ab      	ldrh	r3, [r5, #12]
 8005dc0:	059a      	lsls	r2, r3, #22
 8005dc2:	d402      	bmi.n	8005dca <_vfiprintf_r+0x32>
 8005dc4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005dc6:	f7ff ff27 	bl	8005c18 <__retarget_lock_acquire_recursive>
 8005dca:	89ab      	ldrh	r3, [r5, #12]
 8005dcc:	071b      	lsls	r3, r3, #28
 8005dce:	d501      	bpl.n	8005dd4 <_vfiprintf_r+0x3c>
 8005dd0:	692b      	ldr	r3, [r5, #16]
 8005dd2:	b9eb      	cbnz	r3, 8005e10 <_vfiprintf_r+0x78>
 8005dd4:	4629      	mov	r1, r5
 8005dd6:	4630      	mov	r0, r6
 8005dd8:	f000 fb5a 	bl	8006490 <__swsetup_r>
 8005ddc:	b1c0      	cbz	r0, 8005e10 <_vfiprintf_r+0x78>
 8005dde:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005de0:	07dc      	lsls	r4, r3, #31
 8005de2:	d50e      	bpl.n	8005e02 <_vfiprintf_r+0x6a>
 8005de4:	f04f 30ff 	mov.w	r0, #4294967295
 8005de8:	b01d      	add	sp, #116	; 0x74
 8005dea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dee:	4b7b      	ldr	r3, [pc, #492]	; (8005fdc <_vfiprintf_r+0x244>)
 8005df0:	429d      	cmp	r5, r3
 8005df2:	d101      	bne.n	8005df8 <_vfiprintf_r+0x60>
 8005df4:	68b5      	ldr	r5, [r6, #8]
 8005df6:	e7df      	b.n	8005db8 <_vfiprintf_r+0x20>
 8005df8:	4b79      	ldr	r3, [pc, #484]	; (8005fe0 <_vfiprintf_r+0x248>)
 8005dfa:	429d      	cmp	r5, r3
 8005dfc:	bf08      	it	eq
 8005dfe:	68f5      	ldreq	r5, [r6, #12]
 8005e00:	e7da      	b.n	8005db8 <_vfiprintf_r+0x20>
 8005e02:	89ab      	ldrh	r3, [r5, #12]
 8005e04:	0598      	lsls	r0, r3, #22
 8005e06:	d4ed      	bmi.n	8005de4 <_vfiprintf_r+0x4c>
 8005e08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005e0a:	f7ff ff06 	bl	8005c1a <__retarget_lock_release_recursive>
 8005e0e:	e7e9      	b.n	8005de4 <_vfiprintf_r+0x4c>
 8005e10:	2300      	movs	r3, #0
 8005e12:	9309      	str	r3, [sp, #36]	; 0x24
 8005e14:	2320      	movs	r3, #32
 8005e16:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005e1a:	f8cd 800c 	str.w	r8, [sp, #12]
 8005e1e:	2330      	movs	r3, #48	; 0x30
 8005e20:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005fe4 <_vfiprintf_r+0x24c>
 8005e24:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005e28:	f04f 0901 	mov.w	r9, #1
 8005e2c:	4623      	mov	r3, r4
 8005e2e:	469a      	mov	sl, r3
 8005e30:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005e34:	b10a      	cbz	r2, 8005e3a <_vfiprintf_r+0xa2>
 8005e36:	2a25      	cmp	r2, #37	; 0x25
 8005e38:	d1f9      	bne.n	8005e2e <_vfiprintf_r+0x96>
 8005e3a:	ebba 0b04 	subs.w	fp, sl, r4
 8005e3e:	d00b      	beq.n	8005e58 <_vfiprintf_r+0xc0>
 8005e40:	465b      	mov	r3, fp
 8005e42:	4622      	mov	r2, r4
 8005e44:	4629      	mov	r1, r5
 8005e46:	4630      	mov	r0, r6
 8005e48:	f7ff ff93 	bl	8005d72 <__sfputs_r>
 8005e4c:	3001      	adds	r0, #1
 8005e4e:	f000 80aa 	beq.w	8005fa6 <_vfiprintf_r+0x20e>
 8005e52:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005e54:	445a      	add	r2, fp
 8005e56:	9209      	str	r2, [sp, #36]	; 0x24
 8005e58:	f89a 3000 	ldrb.w	r3, [sl]
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	f000 80a2 	beq.w	8005fa6 <_vfiprintf_r+0x20e>
 8005e62:	2300      	movs	r3, #0
 8005e64:	f04f 32ff 	mov.w	r2, #4294967295
 8005e68:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005e6c:	f10a 0a01 	add.w	sl, sl, #1
 8005e70:	9304      	str	r3, [sp, #16]
 8005e72:	9307      	str	r3, [sp, #28]
 8005e74:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005e78:	931a      	str	r3, [sp, #104]	; 0x68
 8005e7a:	4654      	mov	r4, sl
 8005e7c:	2205      	movs	r2, #5
 8005e7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e82:	4858      	ldr	r0, [pc, #352]	; (8005fe4 <_vfiprintf_r+0x24c>)
 8005e84:	f7fa f9a4 	bl	80001d0 <memchr>
 8005e88:	9a04      	ldr	r2, [sp, #16]
 8005e8a:	b9d8      	cbnz	r0, 8005ec4 <_vfiprintf_r+0x12c>
 8005e8c:	06d1      	lsls	r1, r2, #27
 8005e8e:	bf44      	itt	mi
 8005e90:	2320      	movmi	r3, #32
 8005e92:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005e96:	0713      	lsls	r3, r2, #28
 8005e98:	bf44      	itt	mi
 8005e9a:	232b      	movmi	r3, #43	; 0x2b
 8005e9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005ea0:	f89a 3000 	ldrb.w	r3, [sl]
 8005ea4:	2b2a      	cmp	r3, #42	; 0x2a
 8005ea6:	d015      	beq.n	8005ed4 <_vfiprintf_r+0x13c>
 8005ea8:	9a07      	ldr	r2, [sp, #28]
 8005eaa:	4654      	mov	r4, sl
 8005eac:	2000      	movs	r0, #0
 8005eae:	f04f 0c0a 	mov.w	ip, #10
 8005eb2:	4621      	mov	r1, r4
 8005eb4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005eb8:	3b30      	subs	r3, #48	; 0x30
 8005eba:	2b09      	cmp	r3, #9
 8005ebc:	d94e      	bls.n	8005f5c <_vfiprintf_r+0x1c4>
 8005ebe:	b1b0      	cbz	r0, 8005eee <_vfiprintf_r+0x156>
 8005ec0:	9207      	str	r2, [sp, #28]
 8005ec2:	e014      	b.n	8005eee <_vfiprintf_r+0x156>
 8005ec4:	eba0 0308 	sub.w	r3, r0, r8
 8005ec8:	fa09 f303 	lsl.w	r3, r9, r3
 8005ecc:	4313      	orrs	r3, r2
 8005ece:	9304      	str	r3, [sp, #16]
 8005ed0:	46a2      	mov	sl, r4
 8005ed2:	e7d2      	b.n	8005e7a <_vfiprintf_r+0xe2>
 8005ed4:	9b03      	ldr	r3, [sp, #12]
 8005ed6:	1d19      	adds	r1, r3, #4
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	9103      	str	r1, [sp, #12]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	bfbb      	ittet	lt
 8005ee0:	425b      	neglt	r3, r3
 8005ee2:	f042 0202 	orrlt.w	r2, r2, #2
 8005ee6:	9307      	strge	r3, [sp, #28]
 8005ee8:	9307      	strlt	r3, [sp, #28]
 8005eea:	bfb8      	it	lt
 8005eec:	9204      	strlt	r2, [sp, #16]
 8005eee:	7823      	ldrb	r3, [r4, #0]
 8005ef0:	2b2e      	cmp	r3, #46	; 0x2e
 8005ef2:	d10c      	bne.n	8005f0e <_vfiprintf_r+0x176>
 8005ef4:	7863      	ldrb	r3, [r4, #1]
 8005ef6:	2b2a      	cmp	r3, #42	; 0x2a
 8005ef8:	d135      	bne.n	8005f66 <_vfiprintf_r+0x1ce>
 8005efa:	9b03      	ldr	r3, [sp, #12]
 8005efc:	1d1a      	adds	r2, r3, #4
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	9203      	str	r2, [sp, #12]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	bfb8      	it	lt
 8005f06:	f04f 33ff 	movlt.w	r3, #4294967295
 8005f0a:	3402      	adds	r4, #2
 8005f0c:	9305      	str	r3, [sp, #20]
 8005f0e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005ff4 <_vfiprintf_r+0x25c>
 8005f12:	7821      	ldrb	r1, [r4, #0]
 8005f14:	2203      	movs	r2, #3
 8005f16:	4650      	mov	r0, sl
 8005f18:	f7fa f95a 	bl	80001d0 <memchr>
 8005f1c:	b140      	cbz	r0, 8005f30 <_vfiprintf_r+0x198>
 8005f1e:	2340      	movs	r3, #64	; 0x40
 8005f20:	eba0 000a 	sub.w	r0, r0, sl
 8005f24:	fa03 f000 	lsl.w	r0, r3, r0
 8005f28:	9b04      	ldr	r3, [sp, #16]
 8005f2a:	4303      	orrs	r3, r0
 8005f2c:	3401      	adds	r4, #1
 8005f2e:	9304      	str	r3, [sp, #16]
 8005f30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f34:	482c      	ldr	r0, [pc, #176]	; (8005fe8 <_vfiprintf_r+0x250>)
 8005f36:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005f3a:	2206      	movs	r2, #6
 8005f3c:	f7fa f948 	bl	80001d0 <memchr>
 8005f40:	2800      	cmp	r0, #0
 8005f42:	d03f      	beq.n	8005fc4 <_vfiprintf_r+0x22c>
 8005f44:	4b29      	ldr	r3, [pc, #164]	; (8005fec <_vfiprintf_r+0x254>)
 8005f46:	bb1b      	cbnz	r3, 8005f90 <_vfiprintf_r+0x1f8>
 8005f48:	9b03      	ldr	r3, [sp, #12]
 8005f4a:	3307      	adds	r3, #7
 8005f4c:	f023 0307 	bic.w	r3, r3, #7
 8005f50:	3308      	adds	r3, #8
 8005f52:	9303      	str	r3, [sp, #12]
 8005f54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f56:	443b      	add	r3, r7
 8005f58:	9309      	str	r3, [sp, #36]	; 0x24
 8005f5a:	e767      	b.n	8005e2c <_vfiprintf_r+0x94>
 8005f5c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005f60:	460c      	mov	r4, r1
 8005f62:	2001      	movs	r0, #1
 8005f64:	e7a5      	b.n	8005eb2 <_vfiprintf_r+0x11a>
 8005f66:	2300      	movs	r3, #0
 8005f68:	3401      	adds	r4, #1
 8005f6a:	9305      	str	r3, [sp, #20]
 8005f6c:	4619      	mov	r1, r3
 8005f6e:	f04f 0c0a 	mov.w	ip, #10
 8005f72:	4620      	mov	r0, r4
 8005f74:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005f78:	3a30      	subs	r2, #48	; 0x30
 8005f7a:	2a09      	cmp	r2, #9
 8005f7c:	d903      	bls.n	8005f86 <_vfiprintf_r+0x1ee>
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d0c5      	beq.n	8005f0e <_vfiprintf_r+0x176>
 8005f82:	9105      	str	r1, [sp, #20]
 8005f84:	e7c3      	b.n	8005f0e <_vfiprintf_r+0x176>
 8005f86:	fb0c 2101 	mla	r1, ip, r1, r2
 8005f8a:	4604      	mov	r4, r0
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	e7f0      	b.n	8005f72 <_vfiprintf_r+0x1da>
 8005f90:	ab03      	add	r3, sp, #12
 8005f92:	9300      	str	r3, [sp, #0]
 8005f94:	462a      	mov	r2, r5
 8005f96:	4b16      	ldr	r3, [pc, #88]	; (8005ff0 <_vfiprintf_r+0x258>)
 8005f98:	a904      	add	r1, sp, #16
 8005f9a:	4630      	mov	r0, r6
 8005f9c:	f3af 8000 	nop.w
 8005fa0:	4607      	mov	r7, r0
 8005fa2:	1c78      	adds	r0, r7, #1
 8005fa4:	d1d6      	bne.n	8005f54 <_vfiprintf_r+0x1bc>
 8005fa6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005fa8:	07d9      	lsls	r1, r3, #31
 8005faa:	d405      	bmi.n	8005fb8 <_vfiprintf_r+0x220>
 8005fac:	89ab      	ldrh	r3, [r5, #12]
 8005fae:	059a      	lsls	r2, r3, #22
 8005fb0:	d402      	bmi.n	8005fb8 <_vfiprintf_r+0x220>
 8005fb2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005fb4:	f7ff fe31 	bl	8005c1a <__retarget_lock_release_recursive>
 8005fb8:	89ab      	ldrh	r3, [r5, #12]
 8005fba:	065b      	lsls	r3, r3, #25
 8005fbc:	f53f af12 	bmi.w	8005de4 <_vfiprintf_r+0x4c>
 8005fc0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005fc2:	e711      	b.n	8005de8 <_vfiprintf_r+0x50>
 8005fc4:	ab03      	add	r3, sp, #12
 8005fc6:	9300      	str	r3, [sp, #0]
 8005fc8:	462a      	mov	r2, r5
 8005fca:	4b09      	ldr	r3, [pc, #36]	; (8005ff0 <_vfiprintf_r+0x258>)
 8005fcc:	a904      	add	r1, sp, #16
 8005fce:	4630      	mov	r0, r6
 8005fd0:	f000 f880 	bl	80060d4 <_printf_i>
 8005fd4:	e7e4      	b.n	8005fa0 <_vfiprintf_r+0x208>
 8005fd6:	bf00      	nop
 8005fd8:	08006a6c 	.word	0x08006a6c
 8005fdc:	08006a8c 	.word	0x08006a8c
 8005fe0:	08006a4c 	.word	0x08006a4c
 8005fe4:	08006aac 	.word	0x08006aac
 8005fe8:	08006ab6 	.word	0x08006ab6
 8005fec:	00000000 	.word	0x00000000
 8005ff0:	08005d73 	.word	0x08005d73
 8005ff4:	08006ab2 	.word	0x08006ab2

08005ff8 <_printf_common>:
 8005ff8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ffc:	4616      	mov	r6, r2
 8005ffe:	4699      	mov	r9, r3
 8006000:	688a      	ldr	r2, [r1, #8]
 8006002:	690b      	ldr	r3, [r1, #16]
 8006004:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006008:	4293      	cmp	r3, r2
 800600a:	bfb8      	it	lt
 800600c:	4613      	movlt	r3, r2
 800600e:	6033      	str	r3, [r6, #0]
 8006010:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006014:	4607      	mov	r7, r0
 8006016:	460c      	mov	r4, r1
 8006018:	b10a      	cbz	r2, 800601e <_printf_common+0x26>
 800601a:	3301      	adds	r3, #1
 800601c:	6033      	str	r3, [r6, #0]
 800601e:	6823      	ldr	r3, [r4, #0]
 8006020:	0699      	lsls	r1, r3, #26
 8006022:	bf42      	ittt	mi
 8006024:	6833      	ldrmi	r3, [r6, #0]
 8006026:	3302      	addmi	r3, #2
 8006028:	6033      	strmi	r3, [r6, #0]
 800602a:	6825      	ldr	r5, [r4, #0]
 800602c:	f015 0506 	ands.w	r5, r5, #6
 8006030:	d106      	bne.n	8006040 <_printf_common+0x48>
 8006032:	f104 0a19 	add.w	sl, r4, #25
 8006036:	68e3      	ldr	r3, [r4, #12]
 8006038:	6832      	ldr	r2, [r6, #0]
 800603a:	1a9b      	subs	r3, r3, r2
 800603c:	42ab      	cmp	r3, r5
 800603e:	dc26      	bgt.n	800608e <_printf_common+0x96>
 8006040:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006044:	1e13      	subs	r3, r2, #0
 8006046:	6822      	ldr	r2, [r4, #0]
 8006048:	bf18      	it	ne
 800604a:	2301      	movne	r3, #1
 800604c:	0692      	lsls	r2, r2, #26
 800604e:	d42b      	bmi.n	80060a8 <_printf_common+0xb0>
 8006050:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006054:	4649      	mov	r1, r9
 8006056:	4638      	mov	r0, r7
 8006058:	47c0      	blx	r8
 800605a:	3001      	adds	r0, #1
 800605c:	d01e      	beq.n	800609c <_printf_common+0xa4>
 800605e:	6823      	ldr	r3, [r4, #0]
 8006060:	68e5      	ldr	r5, [r4, #12]
 8006062:	6832      	ldr	r2, [r6, #0]
 8006064:	f003 0306 	and.w	r3, r3, #6
 8006068:	2b04      	cmp	r3, #4
 800606a:	bf08      	it	eq
 800606c:	1aad      	subeq	r5, r5, r2
 800606e:	68a3      	ldr	r3, [r4, #8]
 8006070:	6922      	ldr	r2, [r4, #16]
 8006072:	bf0c      	ite	eq
 8006074:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006078:	2500      	movne	r5, #0
 800607a:	4293      	cmp	r3, r2
 800607c:	bfc4      	itt	gt
 800607e:	1a9b      	subgt	r3, r3, r2
 8006080:	18ed      	addgt	r5, r5, r3
 8006082:	2600      	movs	r6, #0
 8006084:	341a      	adds	r4, #26
 8006086:	42b5      	cmp	r5, r6
 8006088:	d11a      	bne.n	80060c0 <_printf_common+0xc8>
 800608a:	2000      	movs	r0, #0
 800608c:	e008      	b.n	80060a0 <_printf_common+0xa8>
 800608e:	2301      	movs	r3, #1
 8006090:	4652      	mov	r2, sl
 8006092:	4649      	mov	r1, r9
 8006094:	4638      	mov	r0, r7
 8006096:	47c0      	blx	r8
 8006098:	3001      	adds	r0, #1
 800609a:	d103      	bne.n	80060a4 <_printf_common+0xac>
 800609c:	f04f 30ff 	mov.w	r0, #4294967295
 80060a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060a4:	3501      	adds	r5, #1
 80060a6:	e7c6      	b.n	8006036 <_printf_common+0x3e>
 80060a8:	18e1      	adds	r1, r4, r3
 80060aa:	1c5a      	adds	r2, r3, #1
 80060ac:	2030      	movs	r0, #48	; 0x30
 80060ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80060b2:	4422      	add	r2, r4
 80060b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80060b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80060bc:	3302      	adds	r3, #2
 80060be:	e7c7      	b.n	8006050 <_printf_common+0x58>
 80060c0:	2301      	movs	r3, #1
 80060c2:	4622      	mov	r2, r4
 80060c4:	4649      	mov	r1, r9
 80060c6:	4638      	mov	r0, r7
 80060c8:	47c0      	blx	r8
 80060ca:	3001      	adds	r0, #1
 80060cc:	d0e6      	beq.n	800609c <_printf_common+0xa4>
 80060ce:	3601      	adds	r6, #1
 80060d0:	e7d9      	b.n	8006086 <_printf_common+0x8e>
	...

080060d4 <_printf_i>:
 80060d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80060d8:	7e0f      	ldrb	r7, [r1, #24]
 80060da:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80060dc:	2f78      	cmp	r7, #120	; 0x78
 80060de:	4691      	mov	r9, r2
 80060e0:	4680      	mov	r8, r0
 80060e2:	460c      	mov	r4, r1
 80060e4:	469a      	mov	sl, r3
 80060e6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80060ea:	d807      	bhi.n	80060fc <_printf_i+0x28>
 80060ec:	2f62      	cmp	r7, #98	; 0x62
 80060ee:	d80a      	bhi.n	8006106 <_printf_i+0x32>
 80060f0:	2f00      	cmp	r7, #0
 80060f2:	f000 80d8 	beq.w	80062a6 <_printf_i+0x1d2>
 80060f6:	2f58      	cmp	r7, #88	; 0x58
 80060f8:	f000 80a3 	beq.w	8006242 <_printf_i+0x16e>
 80060fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006100:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006104:	e03a      	b.n	800617c <_printf_i+0xa8>
 8006106:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800610a:	2b15      	cmp	r3, #21
 800610c:	d8f6      	bhi.n	80060fc <_printf_i+0x28>
 800610e:	a101      	add	r1, pc, #4	; (adr r1, 8006114 <_printf_i+0x40>)
 8006110:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006114:	0800616d 	.word	0x0800616d
 8006118:	08006181 	.word	0x08006181
 800611c:	080060fd 	.word	0x080060fd
 8006120:	080060fd 	.word	0x080060fd
 8006124:	080060fd 	.word	0x080060fd
 8006128:	080060fd 	.word	0x080060fd
 800612c:	08006181 	.word	0x08006181
 8006130:	080060fd 	.word	0x080060fd
 8006134:	080060fd 	.word	0x080060fd
 8006138:	080060fd 	.word	0x080060fd
 800613c:	080060fd 	.word	0x080060fd
 8006140:	0800628d 	.word	0x0800628d
 8006144:	080061b1 	.word	0x080061b1
 8006148:	0800626f 	.word	0x0800626f
 800614c:	080060fd 	.word	0x080060fd
 8006150:	080060fd 	.word	0x080060fd
 8006154:	080062af 	.word	0x080062af
 8006158:	080060fd 	.word	0x080060fd
 800615c:	080061b1 	.word	0x080061b1
 8006160:	080060fd 	.word	0x080060fd
 8006164:	080060fd 	.word	0x080060fd
 8006168:	08006277 	.word	0x08006277
 800616c:	682b      	ldr	r3, [r5, #0]
 800616e:	1d1a      	adds	r2, r3, #4
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	602a      	str	r2, [r5, #0]
 8006174:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006178:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800617c:	2301      	movs	r3, #1
 800617e:	e0a3      	b.n	80062c8 <_printf_i+0x1f4>
 8006180:	6820      	ldr	r0, [r4, #0]
 8006182:	6829      	ldr	r1, [r5, #0]
 8006184:	0606      	lsls	r6, r0, #24
 8006186:	f101 0304 	add.w	r3, r1, #4
 800618a:	d50a      	bpl.n	80061a2 <_printf_i+0xce>
 800618c:	680e      	ldr	r6, [r1, #0]
 800618e:	602b      	str	r3, [r5, #0]
 8006190:	2e00      	cmp	r6, #0
 8006192:	da03      	bge.n	800619c <_printf_i+0xc8>
 8006194:	232d      	movs	r3, #45	; 0x2d
 8006196:	4276      	negs	r6, r6
 8006198:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800619c:	485e      	ldr	r0, [pc, #376]	; (8006318 <_printf_i+0x244>)
 800619e:	230a      	movs	r3, #10
 80061a0:	e019      	b.n	80061d6 <_printf_i+0x102>
 80061a2:	680e      	ldr	r6, [r1, #0]
 80061a4:	602b      	str	r3, [r5, #0]
 80061a6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80061aa:	bf18      	it	ne
 80061ac:	b236      	sxthne	r6, r6
 80061ae:	e7ef      	b.n	8006190 <_printf_i+0xbc>
 80061b0:	682b      	ldr	r3, [r5, #0]
 80061b2:	6820      	ldr	r0, [r4, #0]
 80061b4:	1d19      	adds	r1, r3, #4
 80061b6:	6029      	str	r1, [r5, #0]
 80061b8:	0601      	lsls	r1, r0, #24
 80061ba:	d501      	bpl.n	80061c0 <_printf_i+0xec>
 80061bc:	681e      	ldr	r6, [r3, #0]
 80061be:	e002      	b.n	80061c6 <_printf_i+0xf2>
 80061c0:	0646      	lsls	r6, r0, #25
 80061c2:	d5fb      	bpl.n	80061bc <_printf_i+0xe8>
 80061c4:	881e      	ldrh	r6, [r3, #0]
 80061c6:	4854      	ldr	r0, [pc, #336]	; (8006318 <_printf_i+0x244>)
 80061c8:	2f6f      	cmp	r7, #111	; 0x6f
 80061ca:	bf0c      	ite	eq
 80061cc:	2308      	moveq	r3, #8
 80061ce:	230a      	movne	r3, #10
 80061d0:	2100      	movs	r1, #0
 80061d2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80061d6:	6865      	ldr	r5, [r4, #4]
 80061d8:	60a5      	str	r5, [r4, #8]
 80061da:	2d00      	cmp	r5, #0
 80061dc:	bfa2      	ittt	ge
 80061de:	6821      	ldrge	r1, [r4, #0]
 80061e0:	f021 0104 	bicge.w	r1, r1, #4
 80061e4:	6021      	strge	r1, [r4, #0]
 80061e6:	b90e      	cbnz	r6, 80061ec <_printf_i+0x118>
 80061e8:	2d00      	cmp	r5, #0
 80061ea:	d04d      	beq.n	8006288 <_printf_i+0x1b4>
 80061ec:	4615      	mov	r5, r2
 80061ee:	fbb6 f1f3 	udiv	r1, r6, r3
 80061f2:	fb03 6711 	mls	r7, r3, r1, r6
 80061f6:	5dc7      	ldrb	r7, [r0, r7]
 80061f8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80061fc:	4637      	mov	r7, r6
 80061fe:	42bb      	cmp	r3, r7
 8006200:	460e      	mov	r6, r1
 8006202:	d9f4      	bls.n	80061ee <_printf_i+0x11a>
 8006204:	2b08      	cmp	r3, #8
 8006206:	d10b      	bne.n	8006220 <_printf_i+0x14c>
 8006208:	6823      	ldr	r3, [r4, #0]
 800620a:	07de      	lsls	r6, r3, #31
 800620c:	d508      	bpl.n	8006220 <_printf_i+0x14c>
 800620e:	6923      	ldr	r3, [r4, #16]
 8006210:	6861      	ldr	r1, [r4, #4]
 8006212:	4299      	cmp	r1, r3
 8006214:	bfde      	ittt	le
 8006216:	2330      	movle	r3, #48	; 0x30
 8006218:	f805 3c01 	strble.w	r3, [r5, #-1]
 800621c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006220:	1b52      	subs	r2, r2, r5
 8006222:	6122      	str	r2, [r4, #16]
 8006224:	f8cd a000 	str.w	sl, [sp]
 8006228:	464b      	mov	r3, r9
 800622a:	aa03      	add	r2, sp, #12
 800622c:	4621      	mov	r1, r4
 800622e:	4640      	mov	r0, r8
 8006230:	f7ff fee2 	bl	8005ff8 <_printf_common>
 8006234:	3001      	adds	r0, #1
 8006236:	d14c      	bne.n	80062d2 <_printf_i+0x1fe>
 8006238:	f04f 30ff 	mov.w	r0, #4294967295
 800623c:	b004      	add	sp, #16
 800623e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006242:	4835      	ldr	r0, [pc, #212]	; (8006318 <_printf_i+0x244>)
 8006244:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006248:	6829      	ldr	r1, [r5, #0]
 800624a:	6823      	ldr	r3, [r4, #0]
 800624c:	f851 6b04 	ldr.w	r6, [r1], #4
 8006250:	6029      	str	r1, [r5, #0]
 8006252:	061d      	lsls	r5, r3, #24
 8006254:	d514      	bpl.n	8006280 <_printf_i+0x1ac>
 8006256:	07df      	lsls	r7, r3, #31
 8006258:	bf44      	itt	mi
 800625a:	f043 0320 	orrmi.w	r3, r3, #32
 800625e:	6023      	strmi	r3, [r4, #0]
 8006260:	b91e      	cbnz	r6, 800626a <_printf_i+0x196>
 8006262:	6823      	ldr	r3, [r4, #0]
 8006264:	f023 0320 	bic.w	r3, r3, #32
 8006268:	6023      	str	r3, [r4, #0]
 800626a:	2310      	movs	r3, #16
 800626c:	e7b0      	b.n	80061d0 <_printf_i+0xfc>
 800626e:	6823      	ldr	r3, [r4, #0]
 8006270:	f043 0320 	orr.w	r3, r3, #32
 8006274:	6023      	str	r3, [r4, #0]
 8006276:	2378      	movs	r3, #120	; 0x78
 8006278:	4828      	ldr	r0, [pc, #160]	; (800631c <_printf_i+0x248>)
 800627a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800627e:	e7e3      	b.n	8006248 <_printf_i+0x174>
 8006280:	0659      	lsls	r1, r3, #25
 8006282:	bf48      	it	mi
 8006284:	b2b6      	uxthmi	r6, r6
 8006286:	e7e6      	b.n	8006256 <_printf_i+0x182>
 8006288:	4615      	mov	r5, r2
 800628a:	e7bb      	b.n	8006204 <_printf_i+0x130>
 800628c:	682b      	ldr	r3, [r5, #0]
 800628e:	6826      	ldr	r6, [r4, #0]
 8006290:	6961      	ldr	r1, [r4, #20]
 8006292:	1d18      	adds	r0, r3, #4
 8006294:	6028      	str	r0, [r5, #0]
 8006296:	0635      	lsls	r5, r6, #24
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	d501      	bpl.n	80062a0 <_printf_i+0x1cc>
 800629c:	6019      	str	r1, [r3, #0]
 800629e:	e002      	b.n	80062a6 <_printf_i+0x1d2>
 80062a0:	0670      	lsls	r0, r6, #25
 80062a2:	d5fb      	bpl.n	800629c <_printf_i+0x1c8>
 80062a4:	8019      	strh	r1, [r3, #0]
 80062a6:	2300      	movs	r3, #0
 80062a8:	6123      	str	r3, [r4, #16]
 80062aa:	4615      	mov	r5, r2
 80062ac:	e7ba      	b.n	8006224 <_printf_i+0x150>
 80062ae:	682b      	ldr	r3, [r5, #0]
 80062b0:	1d1a      	adds	r2, r3, #4
 80062b2:	602a      	str	r2, [r5, #0]
 80062b4:	681d      	ldr	r5, [r3, #0]
 80062b6:	6862      	ldr	r2, [r4, #4]
 80062b8:	2100      	movs	r1, #0
 80062ba:	4628      	mov	r0, r5
 80062bc:	f7f9 ff88 	bl	80001d0 <memchr>
 80062c0:	b108      	cbz	r0, 80062c6 <_printf_i+0x1f2>
 80062c2:	1b40      	subs	r0, r0, r5
 80062c4:	6060      	str	r0, [r4, #4]
 80062c6:	6863      	ldr	r3, [r4, #4]
 80062c8:	6123      	str	r3, [r4, #16]
 80062ca:	2300      	movs	r3, #0
 80062cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80062d0:	e7a8      	b.n	8006224 <_printf_i+0x150>
 80062d2:	6923      	ldr	r3, [r4, #16]
 80062d4:	462a      	mov	r2, r5
 80062d6:	4649      	mov	r1, r9
 80062d8:	4640      	mov	r0, r8
 80062da:	47d0      	blx	sl
 80062dc:	3001      	adds	r0, #1
 80062de:	d0ab      	beq.n	8006238 <_printf_i+0x164>
 80062e0:	6823      	ldr	r3, [r4, #0]
 80062e2:	079b      	lsls	r3, r3, #30
 80062e4:	d413      	bmi.n	800630e <_printf_i+0x23a>
 80062e6:	68e0      	ldr	r0, [r4, #12]
 80062e8:	9b03      	ldr	r3, [sp, #12]
 80062ea:	4298      	cmp	r0, r3
 80062ec:	bfb8      	it	lt
 80062ee:	4618      	movlt	r0, r3
 80062f0:	e7a4      	b.n	800623c <_printf_i+0x168>
 80062f2:	2301      	movs	r3, #1
 80062f4:	4632      	mov	r2, r6
 80062f6:	4649      	mov	r1, r9
 80062f8:	4640      	mov	r0, r8
 80062fa:	47d0      	blx	sl
 80062fc:	3001      	adds	r0, #1
 80062fe:	d09b      	beq.n	8006238 <_printf_i+0x164>
 8006300:	3501      	adds	r5, #1
 8006302:	68e3      	ldr	r3, [r4, #12]
 8006304:	9903      	ldr	r1, [sp, #12]
 8006306:	1a5b      	subs	r3, r3, r1
 8006308:	42ab      	cmp	r3, r5
 800630a:	dcf2      	bgt.n	80062f2 <_printf_i+0x21e>
 800630c:	e7eb      	b.n	80062e6 <_printf_i+0x212>
 800630e:	2500      	movs	r5, #0
 8006310:	f104 0619 	add.w	r6, r4, #25
 8006314:	e7f5      	b.n	8006302 <_printf_i+0x22e>
 8006316:	bf00      	nop
 8006318:	08006abd 	.word	0x08006abd
 800631c:	08006ace 	.word	0x08006ace

08006320 <_sbrk_r>:
 8006320:	b538      	push	{r3, r4, r5, lr}
 8006322:	4d06      	ldr	r5, [pc, #24]	; (800633c <_sbrk_r+0x1c>)
 8006324:	2300      	movs	r3, #0
 8006326:	4604      	mov	r4, r0
 8006328:	4608      	mov	r0, r1
 800632a:	602b      	str	r3, [r5, #0]
 800632c:	f7fa fc52 	bl	8000bd4 <_sbrk>
 8006330:	1c43      	adds	r3, r0, #1
 8006332:	d102      	bne.n	800633a <_sbrk_r+0x1a>
 8006334:	682b      	ldr	r3, [r5, #0]
 8006336:	b103      	cbz	r3, 800633a <_sbrk_r+0x1a>
 8006338:	6023      	str	r3, [r4, #0]
 800633a:	bd38      	pop	{r3, r4, r5, pc}
 800633c:	20004a5c 	.word	0x20004a5c

08006340 <__sread>:
 8006340:	b510      	push	{r4, lr}
 8006342:	460c      	mov	r4, r1
 8006344:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006348:	f000 fab2 	bl	80068b0 <_read_r>
 800634c:	2800      	cmp	r0, #0
 800634e:	bfab      	itete	ge
 8006350:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006352:	89a3      	ldrhlt	r3, [r4, #12]
 8006354:	181b      	addge	r3, r3, r0
 8006356:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800635a:	bfac      	ite	ge
 800635c:	6563      	strge	r3, [r4, #84]	; 0x54
 800635e:	81a3      	strhlt	r3, [r4, #12]
 8006360:	bd10      	pop	{r4, pc}

08006362 <__swrite>:
 8006362:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006366:	461f      	mov	r7, r3
 8006368:	898b      	ldrh	r3, [r1, #12]
 800636a:	05db      	lsls	r3, r3, #23
 800636c:	4605      	mov	r5, r0
 800636e:	460c      	mov	r4, r1
 8006370:	4616      	mov	r6, r2
 8006372:	d505      	bpl.n	8006380 <__swrite+0x1e>
 8006374:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006378:	2302      	movs	r3, #2
 800637a:	2200      	movs	r2, #0
 800637c:	f000 f9c8 	bl	8006710 <_lseek_r>
 8006380:	89a3      	ldrh	r3, [r4, #12]
 8006382:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006386:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800638a:	81a3      	strh	r3, [r4, #12]
 800638c:	4632      	mov	r2, r6
 800638e:	463b      	mov	r3, r7
 8006390:	4628      	mov	r0, r5
 8006392:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006396:	f000 b869 	b.w	800646c <_write_r>

0800639a <__sseek>:
 800639a:	b510      	push	{r4, lr}
 800639c:	460c      	mov	r4, r1
 800639e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063a2:	f000 f9b5 	bl	8006710 <_lseek_r>
 80063a6:	1c43      	adds	r3, r0, #1
 80063a8:	89a3      	ldrh	r3, [r4, #12]
 80063aa:	bf15      	itete	ne
 80063ac:	6560      	strne	r0, [r4, #84]	; 0x54
 80063ae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80063b2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80063b6:	81a3      	strheq	r3, [r4, #12]
 80063b8:	bf18      	it	ne
 80063ba:	81a3      	strhne	r3, [r4, #12]
 80063bc:	bd10      	pop	{r4, pc}

080063be <__sclose>:
 80063be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063c2:	f000 b8d3 	b.w	800656c <_close_r>
	...

080063c8 <__swbuf_r>:
 80063c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063ca:	460e      	mov	r6, r1
 80063cc:	4614      	mov	r4, r2
 80063ce:	4605      	mov	r5, r0
 80063d0:	b118      	cbz	r0, 80063da <__swbuf_r+0x12>
 80063d2:	6983      	ldr	r3, [r0, #24]
 80063d4:	b90b      	cbnz	r3, 80063da <__swbuf_r+0x12>
 80063d6:	f7ff fb81 	bl	8005adc <__sinit>
 80063da:	4b21      	ldr	r3, [pc, #132]	; (8006460 <__swbuf_r+0x98>)
 80063dc:	429c      	cmp	r4, r3
 80063de:	d12b      	bne.n	8006438 <__swbuf_r+0x70>
 80063e0:	686c      	ldr	r4, [r5, #4]
 80063e2:	69a3      	ldr	r3, [r4, #24]
 80063e4:	60a3      	str	r3, [r4, #8]
 80063e6:	89a3      	ldrh	r3, [r4, #12]
 80063e8:	071a      	lsls	r2, r3, #28
 80063ea:	d52f      	bpl.n	800644c <__swbuf_r+0x84>
 80063ec:	6923      	ldr	r3, [r4, #16]
 80063ee:	b36b      	cbz	r3, 800644c <__swbuf_r+0x84>
 80063f0:	6923      	ldr	r3, [r4, #16]
 80063f2:	6820      	ldr	r0, [r4, #0]
 80063f4:	1ac0      	subs	r0, r0, r3
 80063f6:	6963      	ldr	r3, [r4, #20]
 80063f8:	b2f6      	uxtb	r6, r6
 80063fa:	4283      	cmp	r3, r0
 80063fc:	4637      	mov	r7, r6
 80063fe:	dc04      	bgt.n	800640a <__swbuf_r+0x42>
 8006400:	4621      	mov	r1, r4
 8006402:	4628      	mov	r0, r5
 8006404:	f000 f948 	bl	8006698 <_fflush_r>
 8006408:	bb30      	cbnz	r0, 8006458 <__swbuf_r+0x90>
 800640a:	68a3      	ldr	r3, [r4, #8]
 800640c:	3b01      	subs	r3, #1
 800640e:	60a3      	str	r3, [r4, #8]
 8006410:	6823      	ldr	r3, [r4, #0]
 8006412:	1c5a      	adds	r2, r3, #1
 8006414:	6022      	str	r2, [r4, #0]
 8006416:	701e      	strb	r6, [r3, #0]
 8006418:	6963      	ldr	r3, [r4, #20]
 800641a:	3001      	adds	r0, #1
 800641c:	4283      	cmp	r3, r0
 800641e:	d004      	beq.n	800642a <__swbuf_r+0x62>
 8006420:	89a3      	ldrh	r3, [r4, #12]
 8006422:	07db      	lsls	r3, r3, #31
 8006424:	d506      	bpl.n	8006434 <__swbuf_r+0x6c>
 8006426:	2e0a      	cmp	r6, #10
 8006428:	d104      	bne.n	8006434 <__swbuf_r+0x6c>
 800642a:	4621      	mov	r1, r4
 800642c:	4628      	mov	r0, r5
 800642e:	f000 f933 	bl	8006698 <_fflush_r>
 8006432:	b988      	cbnz	r0, 8006458 <__swbuf_r+0x90>
 8006434:	4638      	mov	r0, r7
 8006436:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006438:	4b0a      	ldr	r3, [pc, #40]	; (8006464 <__swbuf_r+0x9c>)
 800643a:	429c      	cmp	r4, r3
 800643c:	d101      	bne.n	8006442 <__swbuf_r+0x7a>
 800643e:	68ac      	ldr	r4, [r5, #8]
 8006440:	e7cf      	b.n	80063e2 <__swbuf_r+0x1a>
 8006442:	4b09      	ldr	r3, [pc, #36]	; (8006468 <__swbuf_r+0xa0>)
 8006444:	429c      	cmp	r4, r3
 8006446:	bf08      	it	eq
 8006448:	68ec      	ldreq	r4, [r5, #12]
 800644a:	e7ca      	b.n	80063e2 <__swbuf_r+0x1a>
 800644c:	4621      	mov	r1, r4
 800644e:	4628      	mov	r0, r5
 8006450:	f000 f81e 	bl	8006490 <__swsetup_r>
 8006454:	2800      	cmp	r0, #0
 8006456:	d0cb      	beq.n	80063f0 <__swbuf_r+0x28>
 8006458:	f04f 37ff 	mov.w	r7, #4294967295
 800645c:	e7ea      	b.n	8006434 <__swbuf_r+0x6c>
 800645e:	bf00      	nop
 8006460:	08006a6c 	.word	0x08006a6c
 8006464:	08006a8c 	.word	0x08006a8c
 8006468:	08006a4c 	.word	0x08006a4c

0800646c <_write_r>:
 800646c:	b538      	push	{r3, r4, r5, lr}
 800646e:	4d07      	ldr	r5, [pc, #28]	; (800648c <_write_r+0x20>)
 8006470:	4604      	mov	r4, r0
 8006472:	4608      	mov	r0, r1
 8006474:	4611      	mov	r1, r2
 8006476:	2200      	movs	r2, #0
 8006478:	602a      	str	r2, [r5, #0]
 800647a:	461a      	mov	r2, r3
 800647c:	f7fa fb59 	bl	8000b32 <_write>
 8006480:	1c43      	adds	r3, r0, #1
 8006482:	d102      	bne.n	800648a <_write_r+0x1e>
 8006484:	682b      	ldr	r3, [r5, #0]
 8006486:	b103      	cbz	r3, 800648a <_write_r+0x1e>
 8006488:	6023      	str	r3, [r4, #0]
 800648a:	bd38      	pop	{r3, r4, r5, pc}
 800648c:	20004a5c 	.word	0x20004a5c

08006490 <__swsetup_r>:
 8006490:	4b32      	ldr	r3, [pc, #200]	; (800655c <__swsetup_r+0xcc>)
 8006492:	b570      	push	{r4, r5, r6, lr}
 8006494:	681d      	ldr	r5, [r3, #0]
 8006496:	4606      	mov	r6, r0
 8006498:	460c      	mov	r4, r1
 800649a:	b125      	cbz	r5, 80064a6 <__swsetup_r+0x16>
 800649c:	69ab      	ldr	r3, [r5, #24]
 800649e:	b913      	cbnz	r3, 80064a6 <__swsetup_r+0x16>
 80064a0:	4628      	mov	r0, r5
 80064a2:	f7ff fb1b 	bl	8005adc <__sinit>
 80064a6:	4b2e      	ldr	r3, [pc, #184]	; (8006560 <__swsetup_r+0xd0>)
 80064a8:	429c      	cmp	r4, r3
 80064aa:	d10f      	bne.n	80064cc <__swsetup_r+0x3c>
 80064ac:	686c      	ldr	r4, [r5, #4]
 80064ae:	89a3      	ldrh	r3, [r4, #12]
 80064b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80064b4:	0719      	lsls	r1, r3, #28
 80064b6:	d42c      	bmi.n	8006512 <__swsetup_r+0x82>
 80064b8:	06dd      	lsls	r5, r3, #27
 80064ba:	d411      	bmi.n	80064e0 <__swsetup_r+0x50>
 80064bc:	2309      	movs	r3, #9
 80064be:	6033      	str	r3, [r6, #0]
 80064c0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80064c4:	81a3      	strh	r3, [r4, #12]
 80064c6:	f04f 30ff 	mov.w	r0, #4294967295
 80064ca:	e03e      	b.n	800654a <__swsetup_r+0xba>
 80064cc:	4b25      	ldr	r3, [pc, #148]	; (8006564 <__swsetup_r+0xd4>)
 80064ce:	429c      	cmp	r4, r3
 80064d0:	d101      	bne.n	80064d6 <__swsetup_r+0x46>
 80064d2:	68ac      	ldr	r4, [r5, #8]
 80064d4:	e7eb      	b.n	80064ae <__swsetup_r+0x1e>
 80064d6:	4b24      	ldr	r3, [pc, #144]	; (8006568 <__swsetup_r+0xd8>)
 80064d8:	429c      	cmp	r4, r3
 80064da:	bf08      	it	eq
 80064dc:	68ec      	ldreq	r4, [r5, #12]
 80064de:	e7e6      	b.n	80064ae <__swsetup_r+0x1e>
 80064e0:	0758      	lsls	r0, r3, #29
 80064e2:	d512      	bpl.n	800650a <__swsetup_r+0x7a>
 80064e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80064e6:	b141      	cbz	r1, 80064fa <__swsetup_r+0x6a>
 80064e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80064ec:	4299      	cmp	r1, r3
 80064ee:	d002      	beq.n	80064f6 <__swsetup_r+0x66>
 80064f0:	4630      	mov	r0, r6
 80064f2:	f000 f991 	bl	8006818 <_free_r>
 80064f6:	2300      	movs	r3, #0
 80064f8:	6363      	str	r3, [r4, #52]	; 0x34
 80064fa:	89a3      	ldrh	r3, [r4, #12]
 80064fc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006500:	81a3      	strh	r3, [r4, #12]
 8006502:	2300      	movs	r3, #0
 8006504:	6063      	str	r3, [r4, #4]
 8006506:	6923      	ldr	r3, [r4, #16]
 8006508:	6023      	str	r3, [r4, #0]
 800650a:	89a3      	ldrh	r3, [r4, #12]
 800650c:	f043 0308 	orr.w	r3, r3, #8
 8006510:	81a3      	strh	r3, [r4, #12]
 8006512:	6923      	ldr	r3, [r4, #16]
 8006514:	b94b      	cbnz	r3, 800652a <__swsetup_r+0x9a>
 8006516:	89a3      	ldrh	r3, [r4, #12]
 8006518:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800651c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006520:	d003      	beq.n	800652a <__swsetup_r+0x9a>
 8006522:	4621      	mov	r1, r4
 8006524:	4630      	mov	r0, r6
 8006526:	f000 f92b 	bl	8006780 <__smakebuf_r>
 800652a:	89a0      	ldrh	r0, [r4, #12]
 800652c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006530:	f010 0301 	ands.w	r3, r0, #1
 8006534:	d00a      	beq.n	800654c <__swsetup_r+0xbc>
 8006536:	2300      	movs	r3, #0
 8006538:	60a3      	str	r3, [r4, #8]
 800653a:	6963      	ldr	r3, [r4, #20]
 800653c:	425b      	negs	r3, r3
 800653e:	61a3      	str	r3, [r4, #24]
 8006540:	6923      	ldr	r3, [r4, #16]
 8006542:	b943      	cbnz	r3, 8006556 <__swsetup_r+0xc6>
 8006544:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006548:	d1ba      	bne.n	80064c0 <__swsetup_r+0x30>
 800654a:	bd70      	pop	{r4, r5, r6, pc}
 800654c:	0781      	lsls	r1, r0, #30
 800654e:	bf58      	it	pl
 8006550:	6963      	ldrpl	r3, [r4, #20]
 8006552:	60a3      	str	r3, [r4, #8]
 8006554:	e7f4      	b.n	8006540 <__swsetup_r+0xb0>
 8006556:	2000      	movs	r0, #0
 8006558:	e7f7      	b.n	800654a <__swsetup_r+0xba>
 800655a:	bf00      	nop
 800655c:	20000010 	.word	0x20000010
 8006560:	08006a6c 	.word	0x08006a6c
 8006564:	08006a8c 	.word	0x08006a8c
 8006568:	08006a4c 	.word	0x08006a4c

0800656c <_close_r>:
 800656c:	b538      	push	{r3, r4, r5, lr}
 800656e:	4d06      	ldr	r5, [pc, #24]	; (8006588 <_close_r+0x1c>)
 8006570:	2300      	movs	r3, #0
 8006572:	4604      	mov	r4, r0
 8006574:	4608      	mov	r0, r1
 8006576:	602b      	str	r3, [r5, #0]
 8006578:	f7fa faf7 	bl	8000b6a <_close>
 800657c:	1c43      	adds	r3, r0, #1
 800657e:	d102      	bne.n	8006586 <_close_r+0x1a>
 8006580:	682b      	ldr	r3, [r5, #0]
 8006582:	b103      	cbz	r3, 8006586 <_close_r+0x1a>
 8006584:	6023      	str	r3, [r4, #0]
 8006586:	bd38      	pop	{r3, r4, r5, pc}
 8006588:	20004a5c 	.word	0x20004a5c

0800658c <__sflush_r>:
 800658c:	898a      	ldrh	r2, [r1, #12]
 800658e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006592:	4605      	mov	r5, r0
 8006594:	0710      	lsls	r0, r2, #28
 8006596:	460c      	mov	r4, r1
 8006598:	d458      	bmi.n	800664c <__sflush_r+0xc0>
 800659a:	684b      	ldr	r3, [r1, #4]
 800659c:	2b00      	cmp	r3, #0
 800659e:	dc05      	bgt.n	80065ac <__sflush_r+0x20>
 80065a0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	dc02      	bgt.n	80065ac <__sflush_r+0x20>
 80065a6:	2000      	movs	r0, #0
 80065a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80065ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80065ae:	2e00      	cmp	r6, #0
 80065b0:	d0f9      	beq.n	80065a6 <__sflush_r+0x1a>
 80065b2:	2300      	movs	r3, #0
 80065b4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80065b8:	682f      	ldr	r7, [r5, #0]
 80065ba:	602b      	str	r3, [r5, #0]
 80065bc:	d032      	beq.n	8006624 <__sflush_r+0x98>
 80065be:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80065c0:	89a3      	ldrh	r3, [r4, #12]
 80065c2:	075a      	lsls	r2, r3, #29
 80065c4:	d505      	bpl.n	80065d2 <__sflush_r+0x46>
 80065c6:	6863      	ldr	r3, [r4, #4]
 80065c8:	1ac0      	subs	r0, r0, r3
 80065ca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80065cc:	b10b      	cbz	r3, 80065d2 <__sflush_r+0x46>
 80065ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80065d0:	1ac0      	subs	r0, r0, r3
 80065d2:	2300      	movs	r3, #0
 80065d4:	4602      	mov	r2, r0
 80065d6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80065d8:	6a21      	ldr	r1, [r4, #32]
 80065da:	4628      	mov	r0, r5
 80065dc:	47b0      	blx	r6
 80065de:	1c43      	adds	r3, r0, #1
 80065e0:	89a3      	ldrh	r3, [r4, #12]
 80065e2:	d106      	bne.n	80065f2 <__sflush_r+0x66>
 80065e4:	6829      	ldr	r1, [r5, #0]
 80065e6:	291d      	cmp	r1, #29
 80065e8:	d82c      	bhi.n	8006644 <__sflush_r+0xb8>
 80065ea:	4a2a      	ldr	r2, [pc, #168]	; (8006694 <__sflush_r+0x108>)
 80065ec:	40ca      	lsrs	r2, r1
 80065ee:	07d6      	lsls	r6, r2, #31
 80065f0:	d528      	bpl.n	8006644 <__sflush_r+0xb8>
 80065f2:	2200      	movs	r2, #0
 80065f4:	6062      	str	r2, [r4, #4]
 80065f6:	04d9      	lsls	r1, r3, #19
 80065f8:	6922      	ldr	r2, [r4, #16]
 80065fa:	6022      	str	r2, [r4, #0]
 80065fc:	d504      	bpl.n	8006608 <__sflush_r+0x7c>
 80065fe:	1c42      	adds	r2, r0, #1
 8006600:	d101      	bne.n	8006606 <__sflush_r+0x7a>
 8006602:	682b      	ldr	r3, [r5, #0]
 8006604:	b903      	cbnz	r3, 8006608 <__sflush_r+0x7c>
 8006606:	6560      	str	r0, [r4, #84]	; 0x54
 8006608:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800660a:	602f      	str	r7, [r5, #0]
 800660c:	2900      	cmp	r1, #0
 800660e:	d0ca      	beq.n	80065a6 <__sflush_r+0x1a>
 8006610:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006614:	4299      	cmp	r1, r3
 8006616:	d002      	beq.n	800661e <__sflush_r+0x92>
 8006618:	4628      	mov	r0, r5
 800661a:	f000 f8fd 	bl	8006818 <_free_r>
 800661e:	2000      	movs	r0, #0
 8006620:	6360      	str	r0, [r4, #52]	; 0x34
 8006622:	e7c1      	b.n	80065a8 <__sflush_r+0x1c>
 8006624:	6a21      	ldr	r1, [r4, #32]
 8006626:	2301      	movs	r3, #1
 8006628:	4628      	mov	r0, r5
 800662a:	47b0      	blx	r6
 800662c:	1c41      	adds	r1, r0, #1
 800662e:	d1c7      	bne.n	80065c0 <__sflush_r+0x34>
 8006630:	682b      	ldr	r3, [r5, #0]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d0c4      	beq.n	80065c0 <__sflush_r+0x34>
 8006636:	2b1d      	cmp	r3, #29
 8006638:	d001      	beq.n	800663e <__sflush_r+0xb2>
 800663a:	2b16      	cmp	r3, #22
 800663c:	d101      	bne.n	8006642 <__sflush_r+0xb6>
 800663e:	602f      	str	r7, [r5, #0]
 8006640:	e7b1      	b.n	80065a6 <__sflush_r+0x1a>
 8006642:	89a3      	ldrh	r3, [r4, #12]
 8006644:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006648:	81a3      	strh	r3, [r4, #12]
 800664a:	e7ad      	b.n	80065a8 <__sflush_r+0x1c>
 800664c:	690f      	ldr	r7, [r1, #16]
 800664e:	2f00      	cmp	r7, #0
 8006650:	d0a9      	beq.n	80065a6 <__sflush_r+0x1a>
 8006652:	0793      	lsls	r3, r2, #30
 8006654:	680e      	ldr	r6, [r1, #0]
 8006656:	bf08      	it	eq
 8006658:	694b      	ldreq	r3, [r1, #20]
 800665a:	600f      	str	r7, [r1, #0]
 800665c:	bf18      	it	ne
 800665e:	2300      	movne	r3, #0
 8006660:	eba6 0807 	sub.w	r8, r6, r7
 8006664:	608b      	str	r3, [r1, #8]
 8006666:	f1b8 0f00 	cmp.w	r8, #0
 800666a:	dd9c      	ble.n	80065a6 <__sflush_r+0x1a>
 800666c:	6a21      	ldr	r1, [r4, #32]
 800666e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006670:	4643      	mov	r3, r8
 8006672:	463a      	mov	r2, r7
 8006674:	4628      	mov	r0, r5
 8006676:	47b0      	blx	r6
 8006678:	2800      	cmp	r0, #0
 800667a:	dc06      	bgt.n	800668a <__sflush_r+0xfe>
 800667c:	89a3      	ldrh	r3, [r4, #12]
 800667e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006682:	81a3      	strh	r3, [r4, #12]
 8006684:	f04f 30ff 	mov.w	r0, #4294967295
 8006688:	e78e      	b.n	80065a8 <__sflush_r+0x1c>
 800668a:	4407      	add	r7, r0
 800668c:	eba8 0800 	sub.w	r8, r8, r0
 8006690:	e7e9      	b.n	8006666 <__sflush_r+0xda>
 8006692:	bf00      	nop
 8006694:	20400001 	.word	0x20400001

08006698 <_fflush_r>:
 8006698:	b538      	push	{r3, r4, r5, lr}
 800669a:	690b      	ldr	r3, [r1, #16]
 800669c:	4605      	mov	r5, r0
 800669e:	460c      	mov	r4, r1
 80066a0:	b913      	cbnz	r3, 80066a8 <_fflush_r+0x10>
 80066a2:	2500      	movs	r5, #0
 80066a4:	4628      	mov	r0, r5
 80066a6:	bd38      	pop	{r3, r4, r5, pc}
 80066a8:	b118      	cbz	r0, 80066b2 <_fflush_r+0x1a>
 80066aa:	6983      	ldr	r3, [r0, #24]
 80066ac:	b90b      	cbnz	r3, 80066b2 <_fflush_r+0x1a>
 80066ae:	f7ff fa15 	bl	8005adc <__sinit>
 80066b2:	4b14      	ldr	r3, [pc, #80]	; (8006704 <_fflush_r+0x6c>)
 80066b4:	429c      	cmp	r4, r3
 80066b6:	d11b      	bne.n	80066f0 <_fflush_r+0x58>
 80066b8:	686c      	ldr	r4, [r5, #4]
 80066ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d0ef      	beq.n	80066a2 <_fflush_r+0xa>
 80066c2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80066c4:	07d0      	lsls	r0, r2, #31
 80066c6:	d404      	bmi.n	80066d2 <_fflush_r+0x3a>
 80066c8:	0599      	lsls	r1, r3, #22
 80066ca:	d402      	bmi.n	80066d2 <_fflush_r+0x3a>
 80066cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80066ce:	f7ff faa3 	bl	8005c18 <__retarget_lock_acquire_recursive>
 80066d2:	4628      	mov	r0, r5
 80066d4:	4621      	mov	r1, r4
 80066d6:	f7ff ff59 	bl	800658c <__sflush_r>
 80066da:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80066dc:	07da      	lsls	r2, r3, #31
 80066de:	4605      	mov	r5, r0
 80066e0:	d4e0      	bmi.n	80066a4 <_fflush_r+0xc>
 80066e2:	89a3      	ldrh	r3, [r4, #12]
 80066e4:	059b      	lsls	r3, r3, #22
 80066e6:	d4dd      	bmi.n	80066a4 <_fflush_r+0xc>
 80066e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80066ea:	f7ff fa96 	bl	8005c1a <__retarget_lock_release_recursive>
 80066ee:	e7d9      	b.n	80066a4 <_fflush_r+0xc>
 80066f0:	4b05      	ldr	r3, [pc, #20]	; (8006708 <_fflush_r+0x70>)
 80066f2:	429c      	cmp	r4, r3
 80066f4:	d101      	bne.n	80066fa <_fflush_r+0x62>
 80066f6:	68ac      	ldr	r4, [r5, #8]
 80066f8:	e7df      	b.n	80066ba <_fflush_r+0x22>
 80066fa:	4b04      	ldr	r3, [pc, #16]	; (800670c <_fflush_r+0x74>)
 80066fc:	429c      	cmp	r4, r3
 80066fe:	bf08      	it	eq
 8006700:	68ec      	ldreq	r4, [r5, #12]
 8006702:	e7da      	b.n	80066ba <_fflush_r+0x22>
 8006704:	08006a6c 	.word	0x08006a6c
 8006708:	08006a8c 	.word	0x08006a8c
 800670c:	08006a4c 	.word	0x08006a4c

08006710 <_lseek_r>:
 8006710:	b538      	push	{r3, r4, r5, lr}
 8006712:	4d07      	ldr	r5, [pc, #28]	; (8006730 <_lseek_r+0x20>)
 8006714:	4604      	mov	r4, r0
 8006716:	4608      	mov	r0, r1
 8006718:	4611      	mov	r1, r2
 800671a:	2200      	movs	r2, #0
 800671c:	602a      	str	r2, [r5, #0]
 800671e:	461a      	mov	r2, r3
 8006720:	f7fa fa4a 	bl	8000bb8 <_lseek>
 8006724:	1c43      	adds	r3, r0, #1
 8006726:	d102      	bne.n	800672e <_lseek_r+0x1e>
 8006728:	682b      	ldr	r3, [r5, #0]
 800672a:	b103      	cbz	r3, 800672e <_lseek_r+0x1e>
 800672c:	6023      	str	r3, [r4, #0]
 800672e:	bd38      	pop	{r3, r4, r5, pc}
 8006730:	20004a5c 	.word	0x20004a5c

08006734 <__swhatbuf_r>:
 8006734:	b570      	push	{r4, r5, r6, lr}
 8006736:	460e      	mov	r6, r1
 8006738:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800673c:	2900      	cmp	r1, #0
 800673e:	b096      	sub	sp, #88	; 0x58
 8006740:	4614      	mov	r4, r2
 8006742:	461d      	mov	r5, r3
 8006744:	da08      	bge.n	8006758 <__swhatbuf_r+0x24>
 8006746:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800674a:	2200      	movs	r2, #0
 800674c:	602a      	str	r2, [r5, #0]
 800674e:	061a      	lsls	r2, r3, #24
 8006750:	d410      	bmi.n	8006774 <__swhatbuf_r+0x40>
 8006752:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006756:	e00e      	b.n	8006776 <__swhatbuf_r+0x42>
 8006758:	466a      	mov	r2, sp
 800675a:	f000 f8bb 	bl	80068d4 <_fstat_r>
 800675e:	2800      	cmp	r0, #0
 8006760:	dbf1      	blt.n	8006746 <__swhatbuf_r+0x12>
 8006762:	9a01      	ldr	r2, [sp, #4]
 8006764:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006768:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800676c:	425a      	negs	r2, r3
 800676e:	415a      	adcs	r2, r3
 8006770:	602a      	str	r2, [r5, #0]
 8006772:	e7ee      	b.n	8006752 <__swhatbuf_r+0x1e>
 8006774:	2340      	movs	r3, #64	; 0x40
 8006776:	2000      	movs	r0, #0
 8006778:	6023      	str	r3, [r4, #0]
 800677a:	b016      	add	sp, #88	; 0x58
 800677c:	bd70      	pop	{r4, r5, r6, pc}
	...

08006780 <__smakebuf_r>:
 8006780:	898b      	ldrh	r3, [r1, #12]
 8006782:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006784:	079d      	lsls	r5, r3, #30
 8006786:	4606      	mov	r6, r0
 8006788:	460c      	mov	r4, r1
 800678a:	d507      	bpl.n	800679c <__smakebuf_r+0x1c>
 800678c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006790:	6023      	str	r3, [r4, #0]
 8006792:	6123      	str	r3, [r4, #16]
 8006794:	2301      	movs	r3, #1
 8006796:	6163      	str	r3, [r4, #20]
 8006798:	b002      	add	sp, #8
 800679a:	bd70      	pop	{r4, r5, r6, pc}
 800679c:	ab01      	add	r3, sp, #4
 800679e:	466a      	mov	r2, sp
 80067a0:	f7ff ffc8 	bl	8006734 <__swhatbuf_r>
 80067a4:	9900      	ldr	r1, [sp, #0]
 80067a6:	4605      	mov	r5, r0
 80067a8:	4630      	mov	r0, r6
 80067aa:	f7ff fa57 	bl	8005c5c <_malloc_r>
 80067ae:	b948      	cbnz	r0, 80067c4 <__smakebuf_r+0x44>
 80067b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80067b4:	059a      	lsls	r2, r3, #22
 80067b6:	d4ef      	bmi.n	8006798 <__smakebuf_r+0x18>
 80067b8:	f023 0303 	bic.w	r3, r3, #3
 80067bc:	f043 0302 	orr.w	r3, r3, #2
 80067c0:	81a3      	strh	r3, [r4, #12]
 80067c2:	e7e3      	b.n	800678c <__smakebuf_r+0xc>
 80067c4:	4b0d      	ldr	r3, [pc, #52]	; (80067fc <__smakebuf_r+0x7c>)
 80067c6:	62b3      	str	r3, [r6, #40]	; 0x28
 80067c8:	89a3      	ldrh	r3, [r4, #12]
 80067ca:	6020      	str	r0, [r4, #0]
 80067cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80067d0:	81a3      	strh	r3, [r4, #12]
 80067d2:	9b00      	ldr	r3, [sp, #0]
 80067d4:	6163      	str	r3, [r4, #20]
 80067d6:	9b01      	ldr	r3, [sp, #4]
 80067d8:	6120      	str	r0, [r4, #16]
 80067da:	b15b      	cbz	r3, 80067f4 <__smakebuf_r+0x74>
 80067dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80067e0:	4630      	mov	r0, r6
 80067e2:	f000 f889 	bl	80068f8 <_isatty_r>
 80067e6:	b128      	cbz	r0, 80067f4 <__smakebuf_r+0x74>
 80067e8:	89a3      	ldrh	r3, [r4, #12]
 80067ea:	f023 0303 	bic.w	r3, r3, #3
 80067ee:	f043 0301 	orr.w	r3, r3, #1
 80067f2:	81a3      	strh	r3, [r4, #12]
 80067f4:	89a0      	ldrh	r0, [r4, #12]
 80067f6:	4305      	orrs	r5, r0
 80067f8:	81a5      	strh	r5, [r4, #12]
 80067fa:	e7cd      	b.n	8006798 <__smakebuf_r+0x18>
 80067fc:	08005a75 	.word	0x08005a75

08006800 <__malloc_lock>:
 8006800:	4801      	ldr	r0, [pc, #4]	; (8006808 <__malloc_lock+0x8>)
 8006802:	f7ff ba09 	b.w	8005c18 <__retarget_lock_acquire_recursive>
 8006806:	bf00      	nop
 8006808:	20004a50 	.word	0x20004a50

0800680c <__malloc_unlock>:
 800680c:	4801      	ldr	r0, [pc, #4]	; (8006814 <__malloc_unlock+0x8>)
 800680e:	f7ff ba04 	b.w	8005c1a <__retarget_lock_release_recursive>
 8006812:	bf00      	nop
 8006814:	20004a50 	.word	0x20004a50

08006818 <_free_r>:
 8006818:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800681a:	2900      	cmp	r1, #0
 800681c:	d044      	beq.n	80068a8 <_free_r+0x90>
 800681e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006822:	9001      	str	r0, [sp, #4]
 8006824:	2b00      	cmp	r3, #0
 8006826:	f1a1 0404 	sub.w	r4, r1, #4
 800682a:	bfb8      	it	lt
 800682c:	18e4      	addlt	r4, r4, r3
 800682e:	f7ff ffe7 	bl	8006800 <__malloc_lock>
 8006832:	4a1e      	ldr	r2, [pc, #120]	; (80068ac <_free_r+0x94>)
 8006834:	9801      	ldr	r0, [sp, #4]
 8006836:	6813      	ldr	r3, [r2, #0]
 8006838:	b933      	cbnz	r3, 8006848 <_free_r+0x30>
 800683a:	6063      	str	r3, [r4, #4]
 800683c:	6014      	str	r4, [r2, #0]
 800683e:	b003      	add	sp, #12
 8006840:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006844:	f7ff bfe2 	b.w	800680c <__malloc_unlock>
 8006848:	42a3      	cmp	r3, r4
 800684a:	d908      	bls.n	800685e <_free_r+0x46>
 800684c:	6825      	ldr	r5, [r4, #0]
 800684e:	1961      	adds	r1, r4, r5
 8006850:	428b      	cmp	r3, r1
 8006852:	bf01      	itttt	eq
 8006854:	6819      	ldreq	r1, [r3, #0]
 8006856:	685b      	ldreq	r3, [r3, #4]
 8006858:	1949      	addeq	r1, r1, r5
 800685a:	6021      	streq	r1, [r4, #0]
 800685c:	e7ed      	b.n	800683a <_free_r+0x22>
 800685e:	461a      	mov	r2, r3
 8006860:	685b      	ldr	r3, [r3, #4]
 8006862:	b10b      	cbz	r3, 8006868 <_free_r+0x50>
 8006864:	42a3      	cmp	r3, r4
 8006866:	d9fa      	bls.n	800685e <_free_r+0x46>
 8006868:	6811      	ldr	r1, [r2, #0]
 800686a:	1855      	adds	r5, r2, r1
 800686c:	42a5      	cmp	r5, r4
 800686e:	d10b      	bne.n	8006888 <_free_r+0x70>
 8006870:	6824      	ldr	r4, [r4, #0]
 8006872:	4421      	add	r1, r4
 8006874:	1854      	adds	r4, r2, r1
 8006876:	42a3      	cmp	r3, r4
 8006878:	6011      	str	r1, [r2, #0]
 800687a:	d1e0      	bne.n	800683e <_free_r+0x26>
 800687c:	681c      	ldr	r4, [r3, #0]
 800687e:	685b      	ldr	r3, [r3, #4]
 8006880:	6053      	str	r3, [r2, #4]
 8006882:	4421      	add	r1, r4
 8006884:	6011      	str	r1, [r2, #0]
 8006886:	e7da      	b.n	800683e <_free_r+0x26>
 8006888:	d902      	bls.n	8006890 <_free_r+0x78>
 800688a:	230c      	movs	r3, #12
 800688c:	6003      	str	r3, [r0, #0]
 800688e:	e7d6      	b.n	800683e <_free_r+0x26>
 8006890:	6825      	ldr	r5, [r4, #0]
 8006892:	1961      	adds	r1, r4, r5
 8006894:	428b      	cmp	r3, r1
 8006896:	bf04      	itt	eq
 8006898:	6819      	ldreq	r1, [r3, #0]
 800689a:	685b      	ldreq	r3, [r3, #4]
 800689c:	6063      	str	r3, [r4, #4]
 800689e:	bf04      	itt	eq
 80068a0:	1949      	addeq	r1, r1, r5
 80068a2:	6021      	streq	r1, [r4, #0]
 80068a4:	6054      	str	r4, [r2, #4]
 80068a6:	e7ca      	b.n	800683e <_free_r+0x26>
 80068a8:	b003      	add	sp, #12
 80068aa:	bd30      	pop	{r4, r5, pc}
 80068ac:	20004a54 	.word	0x20004a54

080068b0 <_read_r>:
 80068b0:	b538      	push	{r3, r4, r5, lr}
 80068b2:	4d07      	ldr	r5, [pc, #28]	; (80068d0 <_read_r+0x20>)
 80068b4:	4604      	mov	r4, r0
 80068b6:	4608      	mov	r0, r1
 80068b8:	4611      	mov	r1, r2
 80068ba:	2200      	movs	r2, #0
 80068bc:	602a      	str	r2, [r5, #0]
 80068be:	461a      	mov	r2, r3
 80068c0:	f7fa f91a 	bl	8000af8 <_read>
 80068c4:	1c43      	adds	r3, r0, #1
 80068c6:	d102      	bne.n	80068ce <_read_r+0x1e>
 80068c8:	682b      	ldr	r3, [r5, #0]
 80068ca:	b103      	cbz	r3, 80068ce <_read_r+0x1e>
 80068cc:	6023      	str	r3, [r4, #0]
 80068ce:	bd38      	pop	{r3, r4, r5, pc}
 80068d0:	20004a5c 	.word	0x20004a5c

080068d4 <_fstat_r>:
 80068d4:	b538      	push	{r3, r4, r5, lr}
 80068d6:	4d07      	ldr	r5, [pc, #28]	; (80068f4 <_fstat_r+0x20>)
 80068d8:	2300      	movs	r3, #0
 80068da:	4604      	mov	r4, r0
 80068dc:	4608      	mov	r0, r1
 80068de:	4611      	mov	r1, r2
 80068e0:	602b      	str	r3, [r5, #0]
 80068e2:	f7fa f94e 	bl	8000b82 <_fstat>
 80068e6:	1c43      	adds	r3, r0, #1
 80068e8:	d102      	bne.n	80068f0 <_fstat_r+0x1c>
 80068ea:	682b      	ldr	r3, [r5, #0]
 80068ec:	b103      	cbz	r3, 80068f0 <_fstat_r+0x1c>
 80068ee:	6023      	str	r3, [r4, #0]
 80068f0:	bd38      	pop	{r3, r4, r5, pc}
 80068f2:	bf00      	nop
 80068f4:	20004a5c 	.word	0x20004a5c

080068f8 <_isatty_r>:
 80068f8:	b538      	push	{r3, r4, r5, lr}
 80068fa:	4d06      	ldr	r5, [pc, #24]	; (8006914 <_isatty_r+0x1c>)
 80068fc:	2300      	movs	r3, #0
 80068fe:	4604      	mov	r4, r0
 8006900:	4608      	mov	r0, r1
 8006902:	602b      	str	r3, [r5, #0]
 8006904:	f7fa f94d 	bl	8000ba2 <_isatty>
 8006908:	1c43      	adds	r3, r0, #1
 800690a:	d102      	bne.n	8006912 <_isatty_r+0x1a>
 800690c:	682b      	ldr	r3, [r5, #0]
 800690e:	b103      	cbz	r3, 8006912 <_isatty_r+0x1a>
 8006910:	6023      	str	r3, [r4, #0]
 8006912:	bd38      	pop	{r3, r4, r5, pc}
 8006914:	20004a5c 	.word	0x20004a5c

08006918 <_init>:
 8006918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800691a:	bf00      	nop
 800691c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800691e:	bc08      	pop	{r3}
 8006920:	469e      	mov	lr, r3
 8006922:	4770      	bx	lr

08006924 <_fini>:
 8006924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006926:	bf00      	nop
 8006928:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800692a:	bc08      	pop	{r3}
 800692c:	469e      	mov	lr, r3
 800692e:	4770      	bx	lr
