
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max 2.23

==========================================================================
finish report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 2.77 fmax = 360.77

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.41 source latency rready$_DFFE_PN0P_/CLK ^
  -0.41 target latency read_data[4]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: read_data[14]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold292/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.08    0.54    0.74 ^ hold292/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net292 (net)
                  0.08    0.00    0.74 ^ input69/A (sky130_fd_sc_hd__buf_6)
    57    0.26    0.51    0.43    1.17 ^ input69/X (sky130_fd_sc_hd__buf_6)
                                         net69 (net)
                  0.51    0.00    1.18 ^ read_data[14]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.18   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.17    0.18    0.22    0.22 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.18    0.00    0.22 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.18    0.41 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_15_0_clk (net)
                  0.05    0.00    0.41 ^ read_data[14]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.41   clock reconvergence pessimism
                          0.45    0.86   library removal time
                                  0.86   data required time
-----------------------------------------------------------------------------
                                  0.86   data required time
                                 -1.18   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: write_addr[13] (input port clocked by core_clock)
Endpoint: awaddr[13]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ write_addr[13] (in)
                                         write_addr[13] (net)
                  0.00    0.00    0.20 ^ input76/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.00    0.04    0.45    0.65 ^ input76/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net76 (net)
                  0.04    0.00    0.65 ^ _253_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.76 ^ _253_/X (sky130_fd_sc_hd__mux2_1)
                                         _037_ (net)
                  0.04    0.00    0.76 ^ awaddr[13]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.17    0.18    0.22    0.22 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.18    0.00    0.22 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.18    0.41 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_3_0_clk (net)
                  0.05    0.00    0.41 ^ awaddr[13]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.41   clock reconvergence pessimism
                         -0.03    0.37   library hold time
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: araddr[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold292/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.08    0.54    0.74 ^ hold292/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net292 (net)
                  0.08    0.00    0.74 ^ input69/A (sky130_fd_sc_hd__buf_6)
    57    0.26    0.51    0.43    1.17 ^ input69/X (sky130_fd_sc_hd__buf_6)
                                         net69 (net)
                  0.51    0.02    1.19 ^ place291/A (sky130_fd_sc_hd__buf_4)
    46    0.21    0.56    0.57    1.77 ^ place291/X (sky130_fd_sc_hd__buf_4)
                                         net291 (net)
                  0.57    0.02    1.79 ^ araddr[3]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.79   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.17    0.18    0.22    5.22 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.18    0.00    5.22 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.18    5.40 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4_0_clk (net)
                  0.05    0.00    5.41 ^ araddr[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.41   clock reconvergence pessimism
                          0.10    5.50   library recovery time
                                  5.50   data required time
-----------------------------------------------------------------------------
                                  5.50   data required time
                                 -1.79   data arrival time
-----------------------------------------------------------------------------
                                  3.71   slack (MET)


Startpoint: state_r[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wdata[25]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.17    0.18    0.22    0.22 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.18    0.00    0.22 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.18    0.41 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_12_0_clk (net)
                  0.05    0.00    0.41 ^ state_r[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
    14    0.06    0.28    0.57    0.97 v state_r[2]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         state_r[2] (net)
                  0.28    0.00    0.98 v _246_/A (sky130_fd_sc_hd__nor4b_4)
    15    0.07    0.98    0.95    1.93 ^ _246_/Y (sky130_fd_sc_hd__nor4b_4)
                                         _154_ (net)
                  0.98    0.00    1.93 ^ place289/A (sky130_fd_sc_hd__buf_4)
    55    0.25    0.68    0.70    2.63 ^ place289/X (sky130_fd_sc_hd__buf_4)
                                         net289 (net)
                  0.69    0.03    2.66 ^ _375_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.41    3.07 v _375_/X (sky130_fd_sc_hd__mux2_2)
                                         _121_ (net)
                  0.05    0.00    3.07 v wdata[25]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  3.07   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.17    0.18    0.22    5.22 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.18    0.00    5.22 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.06    0.18    5.41 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10_0_clk (net)
                  0.06    0.00    5.41 ^ wdata[25]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.41   clock reconvergence pessimism
                         -0.11    5.30   library setup time
                                  5.30   data required time
-----------------------------------------------------------------------------
                                  5.30   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  2.23   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: araddr[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold292/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.08    0.54    0.74 ^ hold292/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net292 (net)
                  0.08    0.00    0.74 ^ input69/A (sky130_fd_sc_hd__buf_6)
    57    0.26    0.51    0.43    1.17 ^ input69/X (sky130_fd_sc_hd__buf_6)
                                         net69 (net)
                  0.51    0.02    1.19 ^ place291/A (sky130_fd_sc_hd__buf_4)
    46    0.21    0.56    0.57    1.77 ^ place291/X (sky130_fd_sc_hd__buf_4)
                                         net291 (net)
                  0.57    0.02    1.79 ^ araddr[3]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.79   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.17    0.18    0.22    5.22 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.18    0.00    5.22 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.18    5.40 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4_0_clk (net)
                  0.05    0.00    5.41 ^ araddr[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.41   clock reconvergence pessimism
                          0.10    5.50   library recovery time
                                  5.50   data required time
-----------------------------------------------------------------------------
                                  5.50   data required time
                                 -1.79   data arrival time
-----------------------------------------------------------------------------
                                  3.71   slack (MET)


Startpoint: state_r[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wdata[25]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.17    0.18    0.22    0.22 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.18    0.00    0.22 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.18    0.41 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_12_0_clk (net)
                  0.05    0.00    0.41 ^ state_r[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
    14    0.06    0.28    0.57    0.97 v state_r[2]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         state_r[2] (net)
                  0.28    0.00    0.98 v _246_/A (sky130_fd_sc_hd__nor4b_4)
    15    0.07    0.98    0.95    1.93 ^ _246_/Y (sky130_fd_sc_hd__nor4b_4)
                                         _154_ (net)
                  0.98    0.00    1.93 ^ place289/A (sky130_fd_sc_hd__buf_4)
    55    0.25    0.68    0.70    2.63 ^ place289/X (sky130_fd_sc_hd__buf_4)
                                         net289 (net)
                  0.69    0.03    2.66 ^ _375_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.41    3.07 v _375_/X (sky130_fd_sc_hd__mux2_2)
                                         _121_ (net)
                  0.05    0.00    3.07 v wdata[25]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  3.07   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.17    0.18    0.22    5.22 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.18    0.00    5.22 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.06    0.18    5.41 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10_0_clk (net)
                  0.06    0.00    5.41 ^ wdata[25]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.41   clock reconvergence pessimism
                         -0.11    5.30   library setup time
                                  5.30   data required time
-----------------------------------------------------------------------------
                                  5.30   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  2.23   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.5113351941108704

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.4936779737472534

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3423

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.03856911137700081

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.043954998254776

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8775

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: state_r[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wdata[25]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.22    0.22 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    0.41 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.41 ^ state_r[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.57    0.97 v state_r[2]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.95    1.93 ^ _246_/Y (sky130_fd_sc_hd__nor4b_4)
   0.70    2.63 ^ place289/X (sky130_fd_sc_hd__buf_4)
   0.44    3.07 v _375_/X (sky130_fd_sc_hd__mux2_2)
   0.00    3.07 v wdata[25]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           3.07   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.22    5.22 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    5.41 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    5.41 ^ wdata[25]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.41   clock reconvergence pessimism
  -0.11    5.30   library setup time
           5.30   data required time
---------------------------------------------------------
           5.30   data required time
          -3.07   data arrival time
---------------------------------------------------------
           2.23   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: awaddr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: awaddr[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.22    0.22 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    0.41 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.41 ^ awaddr[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.33    0.74 ^ awaddr[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.12    0.86 ^ _249_/X (sky130_fd_sc_hd__mux2_1)
   0.00    0.86 ^ awaddr[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.86   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.22    0.22 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    0.41 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.41 ^ awaddr[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.41   clock reconvergence pessimism
  -0.03    0.37   library hold time
           0.37   data required time
---------------------------------------------------------
           0.37   data required time
          -0.86   data arrival time
---------------------------------------------------------
           0.48   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.4053

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.4076

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
3.0672

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
2.2281

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
72.642801

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.75e-03   3.47e-04   1.66e-09   2.10e-03  38.0%
Combinational          1.64e-03   5.13e-04   1.76e-09   2.15e-03  39.1%
Clock                  8.28e-04   4.34e-04   2.99e-10   1.26e-03  22.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.22e-03   1.29e-03   3.72e-09   5.51e-03 100.0%
                          76.5%      23.5%       0.0%
