Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Dec 19 09:21:37 2017
| Host         : DESKTOP-147MREP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file VGA_timing_summary_routed.rpt -rpx VGA_timing_summary_routed.rpx
| Design       : VGA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: C1/bottomLifes_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C1/bottomLifes_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C1/bottomLifes_reg[2]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: C1/counter_reg[0]/Q (HIGH)

 There are 87 register/latch pins with no clock driven by root clock pin: C1/counter_reg[10]/Q (HIGH)

 There are 87 register/latch pins with no clock driven by root clock pin: C1/counter_reg[11]/Q (HIGH)

 There are 87 register/latch pins with no clock driven by root clock pin: C1/counter_reg[12]/Q (HIGH)

 There are 87 register/latch pins with no clock driven by root clock pin: C1/counter_reg[13]/Q (HIGH)

 There are 87 register/latch pins with no clock driven by root clock pin: C1/counter_reg[14]/Q (HIGH)

 There are 87 register/latch pins with no clock driven by root clock pin: C1/counter_reg[15]/Q (HIGH)

 There are 87 register/latch pins with no clock driven by root clock pin: C1/counter_reg[16]/Q (HIGH)

 There are 87 register/latch pins with no clock driven by root clock pin: C1/counter_reg[17]/Q (HIGH)

 There are 87 register/latch pins with no clock driven by root clock pin: C1/counter_reg[18]/Q (HIGH)

 There are 87 register/latch pins with no clock driven by root clock pin: C1/counter_reg[19]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: C1/counter_reg[1]/Q (HIGH)

 There are 87 register/latch pins with no clock driven by root clock pin: C1/counter_reg[20]/Q (HIGH)

 There are 87 register/latch pins with no clock driven by root clock pin: C1/counter_reg[21]/Q (HIGH)

 There are 87 register/latch pins with no clock driven by root clock pin: C1/counter_reg[22]/Q (HIGH)

 There are 87 register/latch pins with no clock driven by root clock pin: C1/counter_reg[23]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: C1/counter_reg[2]/Q (HIGH)

 There are 86 register/latch pins with no clock driven by root clock pin: C1/counter_reg[3]/Q (HIGH)

 There are 87 register/latch pins with no clock driven by root clock pin: C1/counter_reg[4]/Q (HIGH)

 There are 87 register/latch pins with no clock driven by root clock pin: C1/counter_reg[5]/Q (HIGH)

 There are 87 register/latch pins with no clock driven by root clock pin: C1/counter_reg[6]/Q (HIGH)

 There are 87 register/latch pins with no clock driven by root clock pin: C1/counter_reg[7]/Q (HIGH)

 There are 87 register/latch pins with no clock driven by root clock pin: C1/counter_reg[8]/Q (HIGH)

 There are 87 register/latch pins with no clock driven by root clock pin: C1/counter_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: C1/refresh_counter_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: C1/refresh_counter_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: C1/temp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C1/topLifes_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C1/topLifes_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C1/topLifes_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 241 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.203      -28.816                     20                  334        0.104        0.000                      0                  334        4.500        0.000                       0                   162  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.203      -28.816                     20                  334        0.104        0.000                      0                  334        4.500        0.000                       0                   162  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           20  Failing Endpoints,  Worst Slack       -2.203ns,  Total Violation      -28.816ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.203ns  (required time - arrival time)
  Source:                 C1/HPOS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/R_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.602ns  (logic 8.309ns (71.615%)  route 3.293ns (28.385%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.556     5.077    C1/CLOCK_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  C1/HPOS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  C1/HPOS_reg[1]/Q
                         net (fo=29, routed)          0.468     6.063    C1/HPOS_reg__0[1]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124     6.187 r  C1/DRAW_out1_i_26/O
                         net (fo=1, routed)           0.000     6.187    C1/DRAW_out1_i_26_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.737 r  C1/DRAW_out1_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.737    C1/DRAW_out1_i_4_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.851 r  C1/DRAW_out1_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.851    C1/DRAW_out1_i_3_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.164 r  C1/DRAW_out1_i_2/O[3]
                         net (fo=7, routed)           0.634     7.798    C1/DRAW_out1_i_2_n_4
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.033    11.831 r  C1/DRAW_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.833    C1/DRAW_out1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    13.351 r  C1/DRAW_out0/P[5]
                         net (fo=2, routed)           0.814    14.165    C1/DRAW_out0_n_100
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124    14.289 r  C1/R[3]_i_35/O
                         net (fo=1, routed)           0.000    14.289    C1/R[3]_i_35_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.822 r  C1/R_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.822    C1/R_reg[3]_i_20_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.939 r  C1/R_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.939    C1/R_reg[3]_i_11_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.056 f  C1/R_reg[3]_i_7/CO[3]
                         net (fo=5, routed)           0.781    15.837    C1/DRAW3
    SLICE_X13Y23         LUT5 (Prop_lut5_I3_O)        0.124    15.961 r  C1/R[3]_i_6/O
                         net (fo=1, routed)           0.264    16.225    C1/R[3]_i_6_n_0
    SLICE_X13Y23         LUT3 (Prop_lut3_I2_O)        0.124    16.349 r  C1/R[3]_i_1/O
                         net (fo=4, routed)           0.330    16.680    C1/R[3]_i_1_n_0
    SLICE_X14Y23         FDRE                                         r  C1/R_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.435    14.776    C1/CLOCK_IBUF_BUFG
    SLICE_X14Y23         FDRE                                         r  C1/R_reg[3]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X14Y23         FDRE (Setup_fdre_C_R)       -0.524    14.477    C1/R_reg[3]
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                         -16.680    
  -------------------------------------------------------------------
                         slack                                 -2.203    

Slack (VIOLATED) :        -2.203ns  (required time - arrival time)
  Source:                 C1/HPOS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/R_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.602ns  (logic 8.309ns (71.615%)  route 3.293ns (28.385%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.556     5.077    C1/CLOCK_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  C1/HPOS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  C1/HPOS_reg[1]/Q
                         net (fo=29, routed)          0.468     6.063    C1/HPOS_reg__0[1]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124     6.187 r  C1/DRAW_out1_i_26/O
                         net (fo=1, routed)           0.000     6.187    C1/DRAW_out1_i_26_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.737 r  C1/DRAW_out1_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.737    C1/DRAW_out1_i_4_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.851 r  C1/DRAW_out1_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.851    C1/DRAW_out1_i_3_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.164 r  C1/DRAW_out1_i_2/O[3]
                         net (fo=7, routed)           0.634     7.798    C1/DRAW_out1_i_2_n_4
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.033    11.831 r  C1/DRAW_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.833    C1/DRAW_out1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    13.351 r  C1/DRAW_out0/P[5]
                         net (fo=2, routed)           0.814    14.165    C1/DRAW_out0_n_100
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124    14.289 r  C1/R[3]_i_35/O
                         net (fo=1, routed)           0.000    14.289    C1/R[3]_i_35_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.822 r  C1/R_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.822    C1/R_reg[3]_i_20_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.939 r  C1/R_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.939    C1/R_reg[3]_i_11_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.056 f  C1/R_reg[3]_i_7/CO[3]
                         net (fo=5, routed)           0.781    15.837    C1/DRAW3
    SLICE_X13Y23         LUT5 (Prop_lut5_I3_O)        0.124    15.961 r  C1/R[3]_i_6/O
                         net (fo=1, routed)           0.264    16.225    C1/R[3]_i_6_n_0
    SLICE_X13Y23         LUT3 (Prop_lut3_I2_O)        0.124    16.349 r  C1/R[3]_i_1/O
                         net (fo=4, routed)           0.330    16.680    C1/R[3]_i_1_n_0
    SLICE_X14Y23         FDRE                                         r  C1/R_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.435    14.776    C1/CLOCK_IBUF_BUFG
    SLICE_X14Y23         FDRE                                         r  C1/R_reg[3]_lopt_replica/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X14Y23         FDRE (Setup_fdre_C_R)       -0.524    14.477    C1/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                         -16.680    
  -------------------------------------------------------------------
                         slack                                 -2.203    

Slack (VIOLATED) :        -2.203ns  (required time - arrival time)
  Source:                 C1/HPOS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/R_reg[3]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.602ns  (logic 8.309ns (71.615%)  route 3.293ns (28.385%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.556     5.077    C1/CLOCK_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  C1/HPOS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  C1/HPOS_reg[1]/Q
                         net (fo=29, routed)          0.468     6.063    C1/HPOS_reg__0[1]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124     6.187 r  C1/DRAW_out1_i_26/O
                         net (fo=1, routed)           0.000     6.187    C1/DRAW_out1_i_26_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.737 r  C1/DRAW_out1_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.737    C1/DRAW_out1_i_4_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.851 r  C1/DRAW_out1_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.851    C1/DRAW_out1_i_3_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.164 r  C1/DRAW_out1_i_2/O[3]
                         net (fo=7, routed)           0.634     7.798    C1/DRAW_out1_i_2_n_4
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.033    11.831 r  C1/DRAW_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.833    C1/DRAW_out1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    13.351 r  C1/DRAW_out0/P[5]
                         net (fo=2, routed)           0.814    14.165    C1/DRAW_out0_n_100
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124    14.289 r  C1/R[3]_i_35/O
                         net (fo=1, routed)           0.000    14.289    C1/R[3]_i_35_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.822 r  C1/R_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.822    C1/R_reg[3]_i_20_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.939 r  C1/R_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.939    C1/R_reg[3]_i_11_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.056 f  C1/R_reg[3]_i_7/CO[3]
                         net (fo=5, routed)           0.781    15.837    C1/DRAW3
    SLICE_X13Y23         LUT5 (Prop_lut5_I3_O)        0.124    15.961 r  C1/R[3]_i_6/O
                         net (fo=1, routed)           0.264    16.225    C1/R[3]_i_6_n_0
    SLICE_X13Y23         LUT3 (Prop_lut3_I2_O)        0.124    16.349 r  C1/R[3]_i_1/O
                         net (fo=4, routed)           0.330    16.680    C1/R[3]_i_1_n_0
    SLICE_X14Y23         FDRE                                         r  C1/R_reg[3]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.435    14.776    C1/CLOCK_IBUF_BUFG
    SLICE_X14Y23         FDRE                                         r  C1/R_reg[3]_lopt_replica_2/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X14Y23         FDRE (Setup_fdre_C_R)       -0.524    14.477    C1/R_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                         -16.680    
  -------------------------------------------------------------------
                         slack                                 -2.203    

Slack (VIOLATED) :        -2.203ns  (required time - arrival time)
  Source:                 C1/HPOS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/R_reg[3]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.602ns  (logic 8.309ns (71.615%)  route 3.293ns (28.385%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.556     5.077    C1/CLOCK_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  C1/HPOS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  C1/HPOS_reg[1]/Q
                         net (fo=29, routed)          0.468     6.063    C1/HPOS_reg__0[1]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124     6.187 r  C1/DRAW_out1_i_26/O
                         net (fo=1, routed)           0.000     6.187    C1/DRAW_out1_i_26_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.737 r  C1/DRAW_out1_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.737    C1/DRAW_out1_i_4_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.851 r  C1/DRAW_out1_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.851    C1/DRAW_out1_i_3_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.164 r  C1/DRAW_out1_i_2/O[3]
                         net (fo=7, routed)           0.634     7.798    C1/DRAW_out1_i_2_n_4
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.033    11.831 r  C1/DRAW_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.833    C1/DRAW_out1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    13.351 r  C1/DRAW_out0/P[5]
                         net (fo=2, routed)           0.814    14.165    C1/DRAW_out0_n_100
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124    14.289 r  C1/R[3]_i_35/O
                         net (fo=1, routed)           0.000    14.289    C1/R[3]_i_35_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.822 r  C1/R_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.822    C1/R_reg[3]_i_20_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.939 r  C1/R_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.939    C1/R_reg[3]_i_11_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.056 f  C1/R_reg[3]_i_7/CO[3]
                         net (fo=5, routed)           0.781    15.837    C1/DRAW3
    SLICE_X13Y23         LUT5 (Prop_lut5_I3_O)        0.124    15.961 r  C1/R[3]_i_6/O
                         net (fo=1, routed)           0.264    16.225    C1/R[3]_i_6_n_0
    SLICE_X13Y23         LUT3 (Prop_lut3_I2_O)        0.124    16.349 r  C1/R[3]_i_1/O
                         net (fo=4, routed)           0.330    16.680    C1/R[3]_i_1_n_0
    SLICE_X14Y23         FDRE                                         r  C1/R_reg[3]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.435    14.776    C1/CLOCK_IBUF_BUFG
    SLICE_X14Y23         FDRE                                         r  C1/R_reg[3]_lopt_replica_3/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X14Y23         FDRE (Setup_fdre_C_R)       -0.524    14.477    C1/R_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                         -16.680    
  -------------------------------------------------------------------
                         slack                                 -2.203    

Slack (VIOLATED) :        -1.514ns  (required time - arrival time)
  Source:                 C1/HPOS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/R_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.268ns  (logic 8.185ns (72.638%)  route 3.083ns (27.362%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.556     5.077    C1/CLOCK_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  C1/HPOS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  C1/HPOS_reg[1]/Q
                         net (fo=29, routed)          0.468     6.063    C1/HPOS_reg__0[1]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124     6.187 r  C1/DRAW_out1_i_26/O
                         net (fo=1, routed)           0.000     6.187    C1/DRAW_out1_i_26_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.737 r  C1/DRAW_out1_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.737    C1/DRAW_out1_i_4_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.851 r  C1/DRAW_out1_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.851    C1/DRAW_out1_i_3_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.164 r  C1/DRAW_out1_i_2/O[3]
                         net (fo=7, routed)           0.634     7.798    C1/DRAW_out1_i_2_n_4
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.033    11.831 r  C1/DRAW_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.833    C1/DRAW_out1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    13.351 r  C1/DRAW_out0/P[5]
                         net (fo=2, routed)           0.814    14.165    C1/DRAW_out0_n_100
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124    14.289 r  C1/R[3]_i_35/O
                         net (fo=1, routed)           0.000    14.289    C1/R[3]_i_35_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.822 r  C1/R_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.822    C1/R_reg[3]_i_20_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.939 r  C1/R_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.939    C1/R_reg[3]_i_11_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.056 r  C1/R_reg[3]_i_7/CO[3]
                         net (fo=5, routed)           0.703    15.759    C1/DRAW3
    SLICE_X13Y22         LUT5 (Prop_lut5_I3_O)        0.124    15.883 r  C1/R[3]_i_2/O
                         net (fo=4, routed)           0.463    16.345    C1/R[3]_i_2_n_0
    SLICE_X14Y23         FDRE                                         r  C1/R_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.435    14.776    C1/CLOCK_IBUF_BUFG
    SLICE_X14Y23         FDRE                                         r  C1/R_reg[3]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X14Y23         FDRE (Setup_fdre_C_CE)      -0.169    14.832    C1/R_reg[3]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -16.345    
  -------------------------------------------------------------------
                         slack                                 -1.514    

Slack (VIOLATED) :        -1.514ns  (required time - arrival time)
  Source:                 C1/HPOS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/R_reg[3]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.268ns  (logic 8.185ns (72.638%)  route 3.083ns (27.362%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.556     5.077    C1/CLOCK_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  C1/HPOS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  C1/HPOS_reg[1]/Q
                         net (fo=29, routed)          0.468     6.063    C1/HPOS_reg__0[1]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124     6.187 r  C1/DRAW_out1_i_26/O
                         net (fo=1, routed)           0.000     6.187    C1/DRAW_out1_i_26_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.737 r  C1/DRAW_out1_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.737    C1/DRAW_out1_i_4_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.851 r  C1/DRAW_out1_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.851    C1/DRAW_out1_i_3_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.164 r  C1/DRAW_out1_i_2/O[3]
                         net (fo=7, routed)           0.634     7.798    C1/DRAW_out1_i_2_n_4
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.033    11.831 r  C1/DRAW_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.833    C1/DRAW_out1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    13.351 r  C1/DRAW_out0/P[5]
                         net (fo=2, routed)           0.814    14.165    C1/DRAW_out0_n_100
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124    14.289 r  C1/R[3]_i_35/O
                         net (fo=1, routed)           0.000    14.289    C1/R[3]_i_35_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.822 r  C1/R_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.822    C1/R_reg[3]_i_20_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.939 r  C1/R_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.939    C1/R_reg[3]_i_11_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.056 r  C1/R_reg[3]_i_7/CO[3]
                         net (fo=5, routed)           0.703    15.759    C1/DRAW3
    SLICE_X13Y22         LUT5 (Prop_lut5_I3_O)        0.124    15.883 r  C1/R[3]_i_2/O
                         net (fo=4, routed)           0.463    16.345    C1/R[3]_i_2_n_0
    SLICE_X14Y23         FDRE                                         r  C1/R_reg[3]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.435    14.776    C1/CLOCK_IBUF_BUFG
    SLICE_X14Y23         FDRE                                         r  C1/R_reg[3]_lopt_replica/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X14Y23         FDRE (Setup_fdre_C_CE)      -0.169    14.832    C1/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -16.345    
  -------------------------------------------------------------------
                         slack                                 -1.514    

Slack (VIOLATED) :        -1.514ns  (required time - arrival time)
  Source:                 C1/HPOS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/R_reg[3]_lopt_replica_2/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.268ns  (logic 8.185ns (72.638%)  route 3.083ns (27.362%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.556     5.077    C1/CLOCK_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  C1/HPOS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  C1/HPOS_reg[1]/Q
                         net (fo=29, routed)          0.468     6.063    C1/HPOS_reg__0[1]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124     6.187 r  C1/DRAW_out1_i_26/O
                         net (fo=1, routed)           0.000     6.187    C1/DRAW_out1_i_26_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.737 r  C1/DRAW_out1_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.737    C1/DRAW_out1_i_4_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.851 r  C1/DRAW_out1_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.851    C1/DRAW_out1_i_3_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.164 r  C1/DRAW_out1_i_2/O[3]
                         net (fo=7, routed)           0.634     7.798    C1/DRAW_out1_i_2_n_4
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.033    11.831 r  C1/DRAW_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.833    C1/DRAW_out1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    13.351 r  C1/DRAW_out0/P[5]
                         net (fo=2, routed)           0.814    14.165    C1/DRAW_out0_n_100
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124    14.289 r  C1/R[3]_i_35/O
                         net (fo=1, routed)           0.000    14.289    C1/R[3]_i_35_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.822 r  C1/R_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.822    C1/R_reg[3]_i_20_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.939 r  C1/R_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.939    C1/R_reg[3]_i_11_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.056 r  C1/R_reg[3]_i_7/CO[3]
                         net (fo=5, routed)           0.703    15.759    C1/DRAW3
    SLICE_X13Y22         LUT5 (Prop_lut5_I3_O)        0.124    15.883 r  C1/R[3]_i_2/O
                         net (fo=4, routed)           0.463    16.345    C1/R[3]_i_2_n_0
    SLICE_X14Y23         FDRE                                         r  C1/R_reg[3]_lopt_replica_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.435    14.776    C1/CLOCK_IBUF_BUFG
    SLICE_X14Y23         FDRE                                         r  C1/R_reg[3]_lopt_replica_2/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X14Y23         FDRE (Setup_fdre_C_CE)      -0.169    14.832    C1/R_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -16.345    
  -------------------------------------------------------------------
                         slack                                 -1.514    

Slack (VIOLATED) :        -1.514ns  (required time - arrival time)
  Source:                 C1/HPOS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/R_reg[3]_lopt_replica_3/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.268ns  (logic 8.185ns (72.638%)  route 3.083ns (27.362%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.556     5.077    C1/CLOCK_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  C1/HPOS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  C1/HPOS_reg[1]/Q
                         net (fo=29, routed)          0.468     6.063    C1/HPOS_reg__0[1]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124     6.187 r  C1/DRAW_out1_i_26/O
                         net (fo=1, routed)           0.000     6.187    C1/DRAW_out1_i_26_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.737 r  C1/DRAW_out1_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.737    C1/DRAW_out1_i_4_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.851 r  C1/DRAW_out1_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.851    C1/DRAW_out1_i_3_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.164 r  C1/DRAW_out1_i_2/O[3]
                         net (fo=7, routed)           0.634     7.798    C1/DRAW_out1_i_2_n_4
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.033    11.831 r  C1/DRAW_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.833    C1/DRAW_out1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    13.351 r  C1/DRAW_out0/P[5]
                         net (fo=2, routed)           0.814    14.165    C1/DRAW_out0_n_100
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124    14.289 r  C1/R[3]_i_35/O
                         net (fo=1, routed)           0.000    14.289    C1/R[3]_i_35_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.822 r  C1/R_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.822    C1/R_reg[3]_i_20_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.939 r  C1/R_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.939    C1/R_reg[3]_i_11_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.056 r  C1/R_reg[3]_i_7/CO[3]
                         net (fo=5, routed)           0.703    15.759    C1/DRAW3
    SLICE_X13Y22         LUT5 (Prop_lut5_I3_O)        0.124    15.883 r  C1/R[3]_i_2/O
                         net (fo=4, routed)           0.463    16.345    C1/R[3]_i_2_n_0
    SLICE_X14Y23         FDRE                                         r  C1/R_reg[3]_lopt_replica_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.435    14.776    C1/CLOCK_IBUF_BUFG
    SLICE_X14Y23         FDRE                                         r  C1/R_reg[3]_lopt_replica_3/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X14Y23         FDRE (Setup_fdre_C_CE)      -0.169    14.832    C1/R_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -16.345    
  -------------------------------------------------------------------
                         slack                                 -1.514    

Slack (VIOLATED) :        -1.294ns  (required time - arrival time)
  Source:                 C1/HPOS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.151ns  (logic 8.185ns (73.401%)  route 2.966ns (26.599%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.556     5.077    C1/CLOCK_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  C1/HPOS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  C1/HPOS_reg[1]/Q
                         net (fo=29, routed)          0.468     6.063    C1/HPOS_reg__0[1]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124     6.187 r  C1/DRAW_out1_i_26/O
                         net (fo=1, routed)           0.000     6.187    C1/DRAW_out1_i_26_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.737 r  C1/DRAW_out1_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.737    C1/DRAW_out1_i_4_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.851 r  C1/DRAW_out1_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.851    C1/DRAW_out1_i_3_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.164 r  C1/DRAW_out1_i_2/O[3]
                         net (fo=7, routed)           0.634     7.798    C1/DRAW_out1_i_2_n_4
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.033    11.831 r  C1/DRAW_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.833    C1/DRAW_out1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    13.351 r  C1/DRAW_out0/P[5]
                         net (fo=2, routed)           0.814    14.165    C1/DRAW_out0_n_100
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124    14.289 r  C1/R[3]_i_35/O
                         net (fo=1, routed)           0.000    14.289    C1/R[3]_i_35_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.822 r  C1/R_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.822    C1/R_reg[3]_i_20_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.939 r  C1/R_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.939    C1/R_reg[3]_i_11_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.056 f  C1/R_reg[3]_i_7/CO[3]
                         net (fo=5, routed)           0.706    15.762    C1/DRAW3
    SLICE_X13Y22         LUT5 (Prop_lut5_I3_O)        0.124    15.886 r  C1/G[3]_i_2/O
                         net (fo=4, routed)           0.343    16.228    C1/G[3]_i_2_n_0
    SLICE_X13Y23         FDRE                                         r  C1/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.435    14.776    C1/CLOCK_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  C1/G_reg[3]_lopt_replica/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X13Y23         FDRE (Setup_fdre_C_D)       -0.066    14.935    C1/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -16.228    
  -------------------------------------------------------------------
                         slack                                 -1.294    

Slack (VIOLATED) :        -1.282ns  (required time - arrival time)
  Source:                 C1/HPOS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.151ns  (logic 8.185ns (73.401%)  route 2.966ns (26.599%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.556     5.077    C1/CLOCK_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  C1/HPOS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  C1/HPOS_reg[1]/Q
                         net (fo=29, routed)          0.468     6.063    C1/HPOS_reg__0[1]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124     6.187 r  C1/DRAW_out1_i_26/O
                         net (fo=1, routed)           0.000     6.187    C1/DRAW_out1_i_26_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.737 r  C1/DRAW_out1_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.737    C1/DRAW_out1_i_4_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.851 r  C1/DRAW_out1_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.851    C1/DRAW_out1_i_3_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.164 r  C1/DRAW_out1_i_2/O[3]
                         net (fo=7, routed)           0.634     7.798    C1/DRAW_out1_i_2_n_4
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.033    11.831 r  C1/DRAW_out1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.833    C1/DRAW_out1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    13.351 r  C1/DRAW_out0/P[5]
                         net (fo=2, routed)           0.814    14.165    C1/DRAW_out0_n_100
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124    14.289 r  C1/R[3]_i_35/O
                         net (fo=1, routed)           0.000    14.289    C1/R[3]_i_35_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.822 r  C1/R_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.822    C1/R_reg[3]_i_20_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.939 r  C1/R_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.939    C1/R_reg[3]_i_11_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.056 f  C1/R_reg[3]_i_7/CO[3]
                         net (fo=5, routed)           0.706    15.762    C1/DRAW3
    SLICE_X13Y22         LUT5 (Prop_lut5_I3_O)        0.124    15.886 r  C1/G[3]_i_2/O
                         net (fo=4, routed)           0.343    16.228    C1/G[3]_i_2_n_0
    SLICE_X13Y23         FDRE                                         r  C1/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.435    14.776    C1/CLOCK_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  C1/G_reg[3]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X13Y23         FDRE (Setup_fdre_C_D)       -0.054    14.947    C1/G_reg[3]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                         -16.228    
  -------------------------------------------------------------------
                         slack                                 -1.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 C1/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.563     1.446    C1/CLOCK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  C1/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  C1/count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.707    C1/count_reg_n_0_[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  C1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    C1/count_reg[24]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  C1/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.922    C1/count_reg[28]_i_1_n_7
    SLICE_X35Y50         FDRE                                         r  C1/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.829     1.957    C1/CLOCK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  C1/count_reg[25]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    C1/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 C1/random3_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/random3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.707%)  route 0.133ns (27.293%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.596     1.479    C1/CLOCK_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  C1/random3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  C1/random3_reg[12]/Q
                         net (fo=14, routed)          0.133     1.753    C1/random3_reg_n_0_[12]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.913 r  C1/random3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.913    C1/random3_reg[12]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.967 r  C1/random3_reg[13]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.967    C1/random3_reg[13]_i_2_n_7
    SLICE_X1Y50          FDRE                                         r  C1/random3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.864     1.992    C1/CLOCK_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  C1/random3_reg[13]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    C1/random3_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 C1/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.563     1.446    C1/CLOCK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  C1/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  C1/count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.707    C1/count_reg_n_0_[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  C1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    C1/count_reg[24]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  C1/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.933    C1/count_reg[28]_i_1_n_5
    SLICE_X35Y50         FDRE                                         r  C1/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.829     1.957    C1/CLOCK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  C1/count_reg[27]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    C1/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 C1/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.563     1.446    C1/CLOCK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  C1/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  C1/count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.707    C1/count_reg_n_0_[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  C1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    C1/count_reg[24]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  C1/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.958    C1/count_reg[28]_i_1_n_6
    SLICE_X35Y50         FDRE                                         r  C1/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.829     1.957    C1/CLOCK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  C1/count_reg[26]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    C1/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 C1/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.563     1.446    C1/CLOCK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  C1/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  C1/count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.707    C1/count_reg_n_0_[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  C1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    C1/count_reg[24]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  C1/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.958    C1/count_reg[28]_i_1_n_4
    SLICE_X35Y50         FDRE                                         r  C1/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.829     1.957    C1/CLOCK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  C1/count_reg[28]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    C1/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 C1/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.563     1.446    C1/CLOCK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  C1/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  C1/count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.707    C1/count_reg_n_0_[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  C1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    C1/count_reg[24]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  C1/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.907    C1/count_reg[28]_i_1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  C1/count_reg[29]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.961    C1/count_reg[29]_i_2_n_7
    SLICE_X35Y51         FDRE                                         r  C1/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.829     1.957    C1/CLOCK_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  C1/count_reg[29]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    C1/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 C1/SQ_X1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/SQ_X1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.399%)  route 0.156ns (45.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.586     1.469    C1/CLOCK_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  C1/SQ_X1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  C1/SQ_X1_reg[1]/Q
                         net (fo=17, routed)          0.156     1.766    C1/SQ_X1_reg__0[1]
    SLICE_X3Y20          LUT6 (Prop_lut6_I3_O)        0.045     1.811 r  C1/SQ_X1[5]_i_1/O
                         net (fo=1, routed)           0.000     1.811    C1/p_0_in__1[5]
    SLICE_X3Y20          FDRE                                         r  C1/SQ_X1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.855     1.982    C1/CLOCK_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  C1/SQ_X1_reg[5]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.092     1.561    C1/SQ_X1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 C1/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.556     1.439    C1/CLOCK_IBUF_BUFG
    SLICE_X15Y22         FDRE                                         r  C1/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  C1/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.688    C1/refresh_counter_reg_n_0_[3]
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.796 r  C1/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.796    C1/refresh_counter_reg[0]_i_1_n_4
    SLICE_X15Y22         FDRE                                         r  C1/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.823     1.950    C1/CLOCK_IBUF_BUFG
    SLICE_X15Y22         FDRE                                         r  C1/refresh_counter_reg[3]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X15Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    C1/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 C1/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.554     1.437    C1/CLOCK_IBUF_BUFG
    SLICE_X15Y23         FDRE                                         r  C1/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  C1/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.686    C1/refresh_counter_reg_n_0_[7]
    SLICE_X15Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.794 r  C1/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.794    C1/refresh_counter_reg[4]_i_1_n_4
    SLICE_X15Y23         FDRE                                         r  C1/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.821     1.948    C1/CLOCK_IBUF_BUFG
    SLICE_X15Y23         FDRE                                         r  C1/refresh_counter_reg[7]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X15Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    C1/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 C1/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.553     1.436    C1/CLOCK_IBUF_BUFG
    SLICE_X15Y24         FDRE                                         r  C1/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  C1/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.685    C1/refresh_counter_reg_n_0_[11]
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.793 r  C1/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.793    C1/refresh_counter_reg[8]_i_1_n_4
    SLICE_X15Y24         FDRE                                         r  C1/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.820     1.947    C1/CLOCK_IBUF_BUFG
    SLICE_X15Y24         FDRE                                         r  C1/refresh_counter_reg[11]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X15Y24         FDRE (Hold_fdre_C_D)         0.105     1.541    C1/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y23   C1/refresh_counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y23   C1/refresh_counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y23   C1/refresh_counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y24   C1/refresh_counter_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y24   C1/refresh_counter_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   C1/temp_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y23   C1/G_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y23   C1/G_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y23   C1/G_reg[3]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y24   C1/refresh_counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y24   C1/refresh_counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   C1/temp_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   C1/temp_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y21   C1/HPOS_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y21   C1/HPOS_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y21   C1/HPOS_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y21   C1/HPOS_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y21   C1/HPOS_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y21   C1/HPOS_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y24   C1/refresh_counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y24   C1/refresh_counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y20   C1/HPOS_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y20   C1/HPOS_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y20    C1/HPOS_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25    C1/HSYNC_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    C1/SQ_X2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    C1/SQ_X2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    C1/SQ_X2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    C1/SQ_X2_reg[2]/C



