# verification
Will be implementing verification excellence assignments
features and verification plan can look like this :
1. Verification of Dual port RAM
Directed Feature Test:
------> Verification of Basic Read
------> Verification of Basic Write
------> Verification of back to back read (5 nos)
------> Verification of back to back write (5 nos)
Random Delays and corner cases:
------> Verification of back to back read with contrained random delays (1,2,3 clock cycles)
------> Verification of back to back write with contrained random delays (1,2,3 clock cycles)
------> Verification of rd followed by wr and vice versa

2. Verification of Synchronous FIFO 

To be contibued...
