/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_16z;
  reg [4:0] celloutsig_0_18z;
  wire [10:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_25z;
  wire [4:0] celloutsig_0_2z;
  wire [32:0] celloutsig_0_34z;
  wire [15:0] celloutsig_0_35z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  reg [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [3:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = celloutsig_0_2z[4] | ~(celloutsig_0_8z);
  assign celloutsig_0_10z = celloutsig_0_2z + { celloutsig_0_2z[3:1], celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_1_6z = { celloutsig_1_3z[2:0], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z } & { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_16z = { celloutsig_0_10z[2:1], celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_0z } & { celloutsig_0_7z[2:0], celloutsig_0_13z, celloutsig_0_9z };
  assign celloutsig_1_2z = { in_data[159:154], celloutsig_1_0z } <= in_data[182:176];
  assign celloutsig_1_15z = { celloutsig_1_8z, celloutsig_1_12z } <= { celloutsig_1_7z[3:0], celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[63:55] && in_data[44:36];
  assign celloutsig_1_13z = { celloutsig_1_3z[3:2], celloutsig_1_10z, celloutsig_1_12z } && in_data[138:127];
  assign celloutsig_1_1z = celloutsig_1_0z & ~(in_data[191]);
  assign celloutsig_0_6z = in_data[3] & ~(celloutsig_0_3z[1]);
  assign celloutsig_0_12z = celloutsig_0_2z[0] & ~(1'h1);
  assign celloutsig_0_1z = in_data[44] & ~(in_data[65]);
  assign celloutsig_0_13z = celloutsig_0_8z & ~(celloutsig_0_3z[1]);
  assign celloutsig_1_4z = in_data[136:132] % { 1'h1, celloutsig_1_3z };
  assign celloutsig_1_7z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z } % { 1'h1, celloutsig_1_4z };
  assign celloutsig_0_3z = in_data[79:77] % { 1'h1, celloutsig_0_2z[1], celloutsig_0_1z };
  assign celloutsig_0_34z = - { celloutsig_0_19z, celloutsig_0_25z, celloutsig_0_19z, celloutsig_0_10z };
  assign celloutsig_0_35z = - { in_data[85:74], celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_19z = - { celloutsig_0_18z[1], celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_2z = - { in_data[11:8], celloutsig_0_1z };
  assign celloutsig_0_25z = - { celloutsig_0_19z[10:9], celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_6z };
  assign celloutsig_1_12z = | celloutsig_1_5z[9:5];
  assign celloutsig_0_8z = | { celloutsig_0_3z[2], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_4z = | { celloutsig_0_1z, in_data[43:38], celloutsig_0_0z };
  assign celloutsig_1_19z = | { celloutsig_1_18z[3:0], celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_1_8z = celloutsig_1_6z[3:0] >> celloutsig_1_7z[3:0];
  assign celloutsig_1_5z = { celloutsig_1_3z[2:0], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z } >>> { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_9z = { in_data[122:119], celloutsig_1_0z, celloutsig_1_7z } ~^ { celloutsig_1_7z[2:1], celloutsig_1_6z };
  assign celloutsig_1_10z = celloutsig_1_5z[10:2] ~^ celloutsig_1_6z;
  assign celloutsig_1_18z = { in_data[183], celloutsig_1_4z } ~^ { celloutsig_1_6z[4:1], celloutsig_1_15z, celloutsig_1_13z };
  assign celloutsig_1_14z = { celloutsig_1_8z[1:0], celloutsig_1_13z } ^ in_data[104:102];
  always_latch
    if (!clkin_data[64]) celloutsig_1_3z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_3z = { in_data[173:172], celloutsig_1_1z, celloutsig_1_0z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_7z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_7z = in_data[18:14];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_18z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_18z = 5'h1f;
  assign celloutsig_1_0z = ~((in_data[183] & in_data[160]) | (in_data[153] & in_data[157]));
  assign celloutsig_0_9z = ~((celloutsig_0_0z & celloutsig_0_0z) | (celloutsig_0_7z[3] & celloutsig_0_7z[1]));
  assign { out_data[133:128], out_data[96], out_data[63:32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z[32:1], celloutsig_0_35z };
endmodule
