+---------------------------------------------------------------------+
|  Log file: pa.results.log                                           |
|  Compiler version: 9.13.2                                           |
|  Created on: Wed Oct 23 15:06:43 2024                               |
|  Run ID: ecebbea5b3f94ca9                                           |
+---------------------------------------------------------------------+

Allocation state: Final Allocation
------------------------------------------------------------------------------
|       PHV Group        | Containers Used |   Bits Used   | Bits Available |
| (container bit widths) |     (% used)    |    (% used)   |                |
------------------------------------------------------------------------------
|         0 (32)         |   16 (100.00%)  |  474 (92.58%) |      512       |
|         1 (32)         |    0 (0.00%)    |   0 (0.00%)   |      512       |
|         2 (32)         |    2 (12.50%)   |  64 (12.50%)  |      512       |
|         3 (32)         |    0 (0.00%)    |   0 (0.00%)   |      512       |
|    Total for 32 bit    |   18 (28.12%)   |  538 (26.27%) |      2048      |
|                        |                 |               |                |
|         4 (8)          |   10 (62.50%)   |  70 (54.69%)  |      128       |
|         5 (8)          |   10 (62.50%)   |  72 (56.25%)  |      128       |
|         6 (8)          |    0 (0.00%)    |   0 (0.00%)   |      128       |
|         7 (8)          |    0 (0.00%)    |   0 (0.00%)   |      128       |
|    Total for 8 bit     |   20 (31.25%)   |  142 (27.73%) |      512       |
|                        |                 |               |                |
|         8 (16)         |    6 (37.50%)   |  90 (35.16%)  |      256       |
|         9 (16)         |   13 (81.25%)   |  194 (75.78%) |      256       |
|        10 (16)         |    0 (0.00%)    |   0 (0.00%)   |      256       |
|        11 (16)         |    0 (0.00%)    |   0 (0.00%)   |      256       |
|        12 (16)         |    0 (0.00%)    |   0 (0.00%)   |      256       |
|        13 (16)         |    0 (0.00%)    |   0 (0.00%)   |      256       |
|    Total for 16 bit    |   19 (19.79%)   |  284 (18.49%) |      1536      |
|                        |                 |               |                |
|       14 (32) T        |   13 (81.25%)   |  416 (81.25%) |      512       |
|       15 (32) T        |    0 (0.00%)    |   0 (0.00%)   |      512       |
|    Total for 32 bit    |   13 (40.62%)   |  416 (40.62%) |      1024      |
|                        |                 |               |                |
|        16 (8) T        |    8 (50.00%)   |  64 (50.00%)  |      128       |
|        17 (8) T        |    0 (0.00%)    |   0 (0.00%)   |      128       |
|    Total for 8 bit     |    8 (25.00%)   |  64 (25.00%)  |      256       |
|                        |                 |               |                |
|       18 (16) T        |   11 (68.75%)   |  176 (68.75%) |      256       |
|       19 (16) T        |    2 (12.50%)   |  32 (12.50%)  |      256       |
|       20 (16) T        |    0 (0.00%)    |   0 (0.00%)   |      256       |
|    Total for 16 bit    |   13 (27.08%)   |  208 (27.08%) |      768       |
|                        |                 |               |                |
|       MAU total        |   57 (25.45%)   |  964 (23.54%) |      4096      |
|     Tagalong total     |   34 (30.36%)   |  688 (33.59%) |      2048      |
|     Overall total      |   91 (27.08%)   | 1652 (26.89%) |      6144      |
------------------------------------------------------------------------------

--------------------------------------------
PHV Allocation
--------------------------------------------

Allocations in Group 0 32 bits
  32-bit PHV 0 (ingress): phv0[31:0] = ig_intr_md_from_prsr.global_tstamp[47:16]
  32-bit PHV 1 (ingress): phv1[31:16] = hdr.tempforward.temp_port[15:0]
  32-bit PHV 1 (ingress): phv1[31:0] = hdr.fleptopo.sendtstamp[47:16] (deparsed)
  32-bit PHV 2 (ingress): phv2[31:0] = hdr.topoinfo.latency[31:0]
  32-bit PHV 3 (ingress): phv3[24:16] = ig_intr_md.ingress_port[8:0]
  32-bit PHV 3 (ingress): phv3[15:0] = hdr.topoinfo.label[15:0]
  32-bit PHV 4 (ingress): phv4[31:16] = hdr.fleptopo.replylabel[15:0] (deparsed)
  32-bit PHV 4 (ingress): phv4[15:0] = hdr.fleptopo.replyport[15:0] (deparsed)
  32-bit PHV 5 (ingress): phv5[23:16] = meta.portindex[7:0]
  32-bit PHV 5 (ingress): phv5[15:0] = hdr.topoinfo.port[15:0]
  32-bit PHV 6 (ingress): phv6[8:0] = ig_intr_md_for_tm.ucast_egress_port[8:0] (deparsed)
  32-bit PHV 7 (ingress): phv7[31:16] = hdr.fleptopo.sourcelabel[15:0] (deparsed)
  32-bit PHV 7 (ingress): phv7[15:0] = hdr.fleptopo.sourceport[15:0] (deparsed)
  32-bit PHV 8 (ingress): phv8[31:16] = hdr.udp.srcPort[15:0] (deparsed)
  32-bit PHV 8 (ingress): phv8[31:16] = hdr.tcp.srcPort[15:0] (deparsed)
  32-bit PHV 8 (ingress): phv8[15:0] = hdr.udp.dstPort[15:0] (deparsed)
  32-bit PHV 8 (ingress): phv8[15:0] = hdr.tcp.dstPort[15:0] (deparsed)
  32-bit PHV 9 (ingress): phv9[31:0] = hdr.ipv4.dstAddr[31:0] (deparsed)
  32-bit PHV 9 (ingress): phv9[31:0] = hdr.ipv6.dstAddr[31:0] (deparsed)
  32-bit PHV 10 (ingress): phv10[31:0] = hdr.ipv4.srcAddr[31:0] (deparsed)
  32-bit PHV 10 (ingress): phv10[31:0] = hdr.ipv6.dstAddr[63:32] (deparsed)
  32-bit PHV 11 (ingress): phv11[31:0] = hdr.ipv6.dstAddr[95:64] (deparsed)
  32-bit PHV 12 (ingress): phv12[31:0] = hdr.ipv6.dstAddr[127:96] (deparsed)
  32-bit PHV 13 (ingress): phv13[31:0] = hdr.ipv6.srcAddr[31:0] (deparsed)
  32-bit PHV 14 (ingress): phv14[31:0] = hdr.ipv6.srcAddr[63:32] (deparsed)
  32-bit PHV 15 (ingress): phv15[31:0] = hdr.ipv6.srcAddr[95:64] (deparsed)
  >> 16 in ingress and 0 in egress

Allocations in Group 2 32 bits
  32-bit PHV 32 (ingress): phv32[31:0] = hdr.ipv6.srcAddr[127:96] (deparsed)
  32-bit PHV 33 (ingress): phv33[31:0] = hdr.flep.key[31:0] (deparsed)
  >> 2 in ingress and 0 in egress

Allocations in Group 4 8 bits
  8-bit PHV 64 (ingress): phv64[7:0] = hdr.insert.recir_count[7:0] (deparsed)
  8-bit PHV 64 (ingress): phv64[7:0] = hdr.flep.active_label[15:8] (deparsed)
  8-bit PHV 64 (ingress): phv64[7:0] = hdr.flep.active_label[7:0] (deparsed)
  8-bit PHV 64 (ingress): phv64[7:0] = hdr.flep.key_index[7:0] (deparsed)
  8-bit PHV 65 (ingress): phv65[2:0] = ig_intr_md_for_dprsr.mirror_type[2:0] (deparsed)
  8-bit PHV 66 (ingress): phv66[2:0] = ig_intr_md_for_dprsr.drop_ctl[2:0] (deparsed)
  8-bit PHV 67 (ingress): phv67[7:0] = hdr.flep.label_depth[7:0] (deparsed)
  8-bit PHV 68 (ingress): phv68[7:0] = hdr.insert.remain_labels_count[7:0] (deparsed)
  8-bit PHV 69 (ingress): phv69[7:4] = hdr.fleptopo.messagetype[3:0] (deparsed)
  8-bit PHV 69 (ingress): phv69[3:0] = hdr.fleptopo.option[3:0] (deparsed)
  8-bit PHV 70 (ingress): phv70[7:0] = hdr.flep.flags[7:0] (deparsed)
  8-bit PHV 71 (ingress): phv71[7:0] = meta.identify_index[7:0] (deparsed)
  8-bit PHV 71 (ingress): phv71[7:0] = hdr.insert.identify_index[7:0] (deparsed)
  8-bit PHV 72 (ingress): phv72[7:0] = hdr.ipv4.protocol[7:0] (deparsed)
  8-bit PHV 72 (ingress): phv72[7:0] = hdr.ipv6.nextheader[7:0] (deparsed)
  8-bit PHV 73 (ingress): phv73[7:7] = hdr.flep.$valid[0:0] (deparsed)
  8-bit PHV 73 (ingress): phv73[6:6] = hdr.fleptopo.$valid[0:0] (deparsed)
  8-bit PHV 73 (ingress): phv73[5:5] = hdr.ipv6.$valid[0:0] (deparsed)
  8-bit PHV 73 (ingress): phv73[4:4] = hdr.tcp.$valid[0:0] (deparsed)
  8-bit PHV 73 (ingress): phv73[3:3] = hdr.udp.$valid[0:0] (deparsed)
  8-bit PHV 73 (ingress): phv73[2:2] = hdr.ipv4.$valid[0:0] (deparsed)
  8-bit PHV 73 (ingress): phv73[1:1] = hdr.ethernet.$valid[0:0] (deparsed)
  8-bit PHV 73 (ingress): phv73[0:0] = hdr.insert.$valid[0:0] (deparsed)
  >> 10 in ingress and 0 in egress

Allocations in Group 5 8 bits
  8-bit PHV 80 (egress): phv80[7:0] = hdr.insert.remain_labels_count[7:0] (deparsed)
  8-bit PHV 81 (egress): phv81[7:0] = hdr.insert.recir_count[7:0] (deparsed)
  8-bit PHV 82 (egress): phv82[7:0] = hdr.flep.label_depth[7:0] (deparsed)
  8-bit PHV 83 (egress): phv83[5:0] = hdr.flabels.$stkvalid[5:0]
  8-bit PHV 83 (egress): phv83[5:5] = hdr.flabels[0].$valid[0:0] (deparsed)
  8-bit PHV 83 (egress): phv83[4:4] = hdr.flabels[1].$valid[0:0] (deparsed)
  8-bit PHV 83 (egress): phv83[3:3] = hdr.flabels[2].$valid[0:0] (deparsed)
  8-bit PHV 83 (egress): phv83[2:2] = hdr.flabels[3].$valid[0:0] (deparsed)
  8-bit PHV 83 (egress): phv83[1:1] = hdr.flabels[4].$valid[0:0] (deparsed)
  8-bit PHV 84 (egress): phv84[5:3] = eg_intr_md_for_dprsr.drop_ctl[2:0] (deparsed)
  8-bit PHV 84 (egress): phv84[2:0] = hdr.min_parse_depth_padding_0.$stkvalid[2:0]
  8-bit PHV 84 (egress): phv84[2:2] = hdr.min_parse_depth_padding_0[0].$valid[0:0] (deparsed)
  8-bit PHV 84 (egress): phv84[1:1] = hdr.min_parse_depth_padding_0[1].$valid[0:0] (deparsed)
  8-bit PHV 84 (egress): phv84[0:0] = hdr.min_parse_depth_padding_0[2].$valid[0:0] (deparsed)
  8-bit PHV 85 (egress): phv85[7:0] = hdr.insert.identify_index[7:0] (deparsed)
  8-bit PHV 86 (egress): phv86[7:0] = hdr.flep.flags[7:0] (deparsed)
  8-bit PHV 87 (egress): phv87[7:0] = hdr.flep.key[31:24] (deparsed)
  8-bit PHV 88 (egress): phv88[3:3] = hdr.tempforward.$valid[0:0] (deparsed)
  8-bit PHV 88 (egress): phv88[2:2] = hdr.flep.$valid[0:0] (deparsed)
  8-bit PHV 88 (egress): phv88[1:1] = hdr.insert.$valid[0:0] (deparsed)
  8-bit PHV 88 (egress): phv88[0:0] = hdr.ethernet.$valid[0:0] (deparsed)
  8-bit PHV 89 (egress): phv89[7:0] = meta.is_verify_start[7:0]
  >> 0 in ingress and 10 in egress

Allocations in Group 8 16 bits
  16-bit PHV 128 (ingress): phv128[15:0] = ig_intr_md_for_tm.mcast_grp_a[15:0] (deparsed)
  16-bit PHV 129 (ingress): phv129[9:0] = $tmp2[9:0] (deparsed)
  16-bit PHV 130 (ingress): phv130[15:0] = ig_intr_md_from_prsr.global_tstamp[15:0]
  16-bit PHV 131 (ingress): phv131[15:0] = hdr.tempforward.temp_routing_type[15:0]
  16-bit PHV 131 (ingress): phv131[15:0] = hdr.fleptopo.sendtstamp[15:0] (deparsed)
  16-bit PHV 132 (ingress): phv132[15:0] = hdr.ethernet.ethernetType[15:0] (deparsed)
  16-bit PHV 133 (ingress): phv133[15:0] = hdr.flep.routing_type[15:0] (deparsed)
  >> 6 in ingress and 0 in egress

Allocations in Group 9 16 bits
  16-bit PHV 144 (egress): phv144[8:0] = eg_intr_md.egress_port[8:0] (deparsed)
  16-bit PHV 145 (egress): phv145[15:8] = hdr.flep.key[7:0] (deparsed)
  16-bit PHV 145 (egress): phv145[7:0] = hdr.flep.key_index[7:0] (deparsed)
  16-bit PHV 146 (egress): phv146[15:0] = hdr.flep.routing_type[15:0] (deparsed)
  16-bit PHV 147 (egress): phv147[15:0] = hdr.ethernet.ethernetType[15:0] (deparsed)
  16-bit PHV 148 (egress): phv148[15:0] = hdr.tempforward.temp_routing_type[15:0] (deparsed)
  16-bit PHV 149 (egress): phv149[15:0] = hdr.tempforward.temp_port[15:0] (deparsed)
  16-bit PHV 150 (egress): phv150[8:0] = meta.forward_port[8:0]
  16-bit PHV 151 (egress): phv151[15:0] = hdr.flep.key[23:8] (deparsed)
  16-bit PHV 152 (egress): phv152[15:0] = hdr.flabels[4].label[15:0] (deparsed)
  16-bit PHV 153 (egress): phv153[15:0] = hdr.flabels[3].label[15:0] (deparsed)
  16-bit PHV 154 (egress): phv154[15:0] = hdr.flabels[2].label[15:0] (deparsed)
  16-bit PHV 155 (egress): phv155[15:0] = hdr.flabels[1].label[15:0] (deparsed)
  16-bit PHV 156 (egress): phv156[15:0] = hdr.flabels[0].label[15:0] (deparsed)
  >> 0 in ingress and 13 in egress

Allocations in Group 14 32 bits (tagalong)
  32-bit PHV 256 (egress): phv256[31:0] = hdr.ethernet.srcAddr[47:16] (tagalong capable) (deparsed)
  32-bit PHV 257 (egress): phv257[31:0] = hdr.ethernet.dstAddr[31:0] (tagalong capable) (deparsed)
  32-bit PHV 258 (egress): phv258[31:0] = hdr.min_parse_depth_padding_0[0].packet_payload[31:0] (tagalong capable) (deparsed)
  32-bit PHV 259 (egress): phv259[31:0] = hdr.min_parse_depth_padding_0[0].packet_payload[63:32] (tagalong capable) (deparsed)
  32-bit PHV 260 (ingress): phv260[31:16] = hdr.udp.udplength[15:0] (tagalong capable) (deparsed)
  32-bit PHV 260 (ingress): phv260[31:28] = hdr.tcp.dataOffset[3:0] (tagalong capable) (deparsed)
  32-bit PHV 260 (ingress): phv260[27:25] = hdr.tcp.res[2:0] (tagalong capable) (deparsed)
  32-bit PHV 260 (ingress): phv260[24:22] = hdr.tcp.ecn[2:0] (tagalong capable) (deparsed)
  32-bit PHV 260 (ingress): phv260[21:16] = hdr.tcp.ctrl[5:0] (tagalong capable) (deparsed)
  32-bit PHV 260 (ingress): phv260[15:0] = hdr.udp.checksum[15:0] (tagalong capable) (deparsed)
  32-bit PHV 260 (ingress): phv260[15:0] = hdr.tcp.window[15:0] (tagalong capable) (deparsed)
  32-bit PHV 261 (ingress): phv261[31:28] = hdr.ipv4.version[3:0] (tagalong capable) (deparsed)
  32-bit PHV 261 (ingress): phv261[31:28] = hdr.ipv6.version[3:0] (tagalong capable) (deparsed)
  32-bit PHV 261 (ingress): phv261[27:24] = hdr.ipv4.ihl[3:0] (tagalong capable) (deparsed)
  32-bit PHV 261 (ingress): phv261[27:20] = hdr.ipv6.class[7:0] (tagalong capable) (deparsed)
  32-bit PHV 261 (ingress): phv261[23:16] = hdr.ipv4.tos[7:0] (tagalong capable) (deparsed)
  32-bit PHV 261 (ingress): phv261[19:0] = hdr.ipv6.flowlabel[19:0] (tagalong capable) (deparsed)
  32-bit PHV 261 (ingress): phv261[15:0] = hdr.ipv4.totallength[15:0] (tagalong capable) (deparsed)
  32-bit PHV 262 (ingress): phv262[31:16] = hdr.ipv4.identification[15:0] (tagalong capable) (deparsed)
  32-bit PHV 262 (ingress): phv262[15:13] = hdr.ipv4.flags[2:0] (tagalong capable) (deparsed)
  32-bit PHV 262 (ingress): phv262[12:0] = hdr.ipv4.fragmentoffset[12:0] (tagalong capable) (deparsed)
  32-bit PHV 263 (ingress): phv263[31:16] = hdr.tcp.checksum[15:0] (tagalong capable) (deparsed)
  32-bit PHV 263 (ingress): phv263[15:0] = hdr.tcp.urgentPtr[15:0] (tagalong capable) (deparsed)
  32-bit PHV 264 (egress): phv264[31:0] = hdr.min_parse_depth_padding_0[1].packet_payload[31:0] (tagalong capable) (deparsed)
  32-bit PHV 265 (egress): phv265[31:0] = hdr.min_parse_depth_padding_0[1].packet_payload[63:32] (tagalong capable) (deparsed)
  32-bit PHV 266 (egress): phv266[31:0] = hdr.min_parse_depth_padding_0[2].packet_payload[31:0] (tagalong capable) (deparsed)
  32-bit PHV 267 (egress): phv267[31:0] = hdr.min_parse_depth_padding_0[2].packet_payload[63:32] (tagalong capable) (deparsed)
  32-bit PHV 268 (ingress): phv268[31:0] = hdr.tcp.seqNo[31:0] (tagalong capable) (deparsed)
  >> 5 in ingress and 8 in egress

Allocations in Group 16 8 bits (tagalong)
  8-bit PHV 288 (egress): phv288[7:0] = hdr.flep.active_label[15:8] (tagalong capable) (deparsed)
  8-bit PHV 289 (egress): phv289[7:0] = hdr.min_parse_depth_padding_0[0].packet_payload[87:80] (tagalong capable) (deparsed)
  8-bit PHV 290 (egress): phv290[7:0] = hdr.min_parse_depth_padding_0[1].packet_payload[87:80] (tagalong capable) (deparsed)
  8-bit PHV 291 (egress): phv291[7:0] = hdr.min_parse_depth_padding_0[2].packet_payload[87:80] (tagalong capable) (deparsed)
  8-bit PHV 292 (ingress): phv292[7:0] = hdr.ipv4.ttl[7:0] (tagalong capable) (deparsed)
  8-bit PHV 292 (ingress): phv292[7:0] = hdr.ipv6.hoplimit[7:0] (tagalong capable) (deparsed)
  8-bit PHV 293 (ingress): phv293[7:0] = hdr.tcp.ackNo[23:16] (tagalong capable) (deparsed)
  8-bit PHV 294 (ingress): phv294[7:0] = hdr.tcp.ackNo[31:24] (tagalong capable) (deparsed)
  8-bit PHV 296 (egress): phv296[7:0] = hdr.flep.active_label[7:0] (tagalong capable) (deparsed)
  >> 3 in ingress and 5 in egress

Allocations in Group 18 16 bits (tagalong)
  16-bit PHV 320 (egress): phv320[15:0] = hdr.ethernet.srcAddr[15:0] (tagalong capable) (deparsed)
  16-bit PHV 321 (egress): phv321[15:0] = hdr.ethernet.dstAddr[47:32] (tagalong capable) (deparsed)
  16-bit PHV 322 (egress): phv322[15:0] = hdr.min_parse_depth_padding_0[0].packet_payload[79:64] (tagalong capable) (deparsed)
  16-bit PHV 323 (egress): phv323[15:0] = hdr.min_parse_depth_padding_0[1].packet_payload[79:64] (tagalong capable) (deparsed)
  16-bit PHV 324 (egress): phv324[15:0] = hdr.min_parse_depth_padding_0[2].packet_payload[79:64] (tagalong capable) (deparsed)
  16-bit PHV 326 (ingress): phv326[15:0] = hdr.ipv4.headerchecksum[15:0] (tagalong capable) (deparsed)
  16-bit PHV 326 (ingress): phv326[15:0] = hdr.ipv6.payloadlength[15:0] (tagalong capable) (deparsed)
  16-bit PHV 327 (ingress): phv327[15:0] = hdr.ethernet.srcAddr[15:0] (tagalong capable) (deparsed)
  16-bit PHV 328 (ingress): phv328[15:0] = hdr.ethernet.srcAddr[31:16] (tagalong capable) (deparsed)
  16-bit PHV 329 (ingress): phv329[15:0] = hdr.ethernet.dstAddr[15:0] (tagalong capable) (deparsed)
  16-bit PHV 330 (ingress): phv330[15:0] = hdr.ethernet.dstAddr[31:16] (tagalong capable) (deparsed)
  16-bit PHV 331 (ingress): phv331[15:0] = hdr.tcp.ackNo[15:0] (tagalong capable) (deparsed)
  >> 6 in ingress and 5 in egress

Allocations in Group 19 16 bits (tagalong)
  16-bit PHV 338 (ingress): phv338[15:0] = hdr.ethernet.srcAddr[47:32] (tagalong capable) (deparsed)
  16-bit PHV 339 (ingress): phv339[15:0] = hdr.ethernet.dstAddr[47:32] (tagalong capable) (deparsed)
  >> 2 in ingress and 0 in egress


Final POV layout (ingress):

Final POV layout (egress):
