{"vcs1":{"timestamp_begin":1680385307.658828282, "rt":0.76, "ut":0.18, "st":0.15}}
{"vcselab":{"timestamp_begin":1680385308.451699843, "rt":1.05, "ut":0.19, "st":0.09}}
{"link":{"timestamp_begin":1680385309.526148738, "rt":0.39, "ut":0.05, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680385307.367425239}
{"VCS_COMP_START_TIME": 1680385307.367425239}
{"VCS_COMP_END_TIME": 1680385311.024530135}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338896}}
{"stitch_vcselab": {"peak_mem": 239016}}
