Analysis & Synthesis report for Digital_Radio_Interface
Wed Aug 25 12:35:44 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Digital_Radio_Interface|lcd:lcd_map|pr_state
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: debounce:debounce_b3
 15. Parameter Settings for User Entity Instance: debounce:debounce_b4
 16. Parameter Settings for User Entity Instance: lcd:lcd_map
 17. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 18. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 19. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 20. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 21. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 22. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 23. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3
 24. Parameter Settings for Inferred Entity Instance: contador2:cont|divisor_clock:clock2Hz|lpm_divide:Mod0
 25. Port Connectivity Checks: "lcd:lcd_map"
 26. Port Connectivity Checks: "contador2:cont"
 27. Port Connectivity Checks: "tempo_pressionado:tempo_pressionado_port"
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Aug 25 12:35:44 2021       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; Digital_Radio_Interface                     ;
; Top-level Entity Name              ; Digital_Radio_Interface                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,013                                       ;
;     Total combinational functions  ; 1,949                                       ;
;     Dedicated logic registers      ; 237                                         ;
; Total registers                    ; 237                                         ;
; Total pins                         ; 20                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+------------------------------------------------------------------+-------------------------+-------------------------+
; Option                                                           ; Setting                 ; Default Value           ;
+------------------------------------------------------------------+-------------------------+-------------------------+
; Device                                                           ; EP4CE6E22C8             ;                         ;
; Top-level entity name                                            ; Digital_Radio_Interface ; Digital_Radio_Interface ;
; Family name                                                      ; Cyclone IV E            ; Cyclone V               ;
; Maximum processors allowed for parallel compilation              ; 4                       ;                         ;
; Use smart compilation                                            ; Off                     ; Off                     ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                      ; On                      ;
; Enable compact report table                                      ; Off                     ; Off                     ;
; Restructure Multiplexers                                         ; Auto                    ; Auto                    ;
; Create Debugging Nodes for IP Cores                              ; Off                     ; Off                     ;
; Preserve fewer node names                                        ; On                      ; On                      ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                  ; Enable                  ;
; Verilog Version                                                  ; Verilog_2001            ; Verilog_2001            ;
; VHDL Version                                                     ; VHDL_1993               ; VHDL_1993               ;
; State Machine Processing                                         ; Auto                    ; Auto                    ;
; Safe State Machine                                               ; Off                     ; Off                     ;
; Extract Verilog State Machines                                   ; On                      ; On                      ;
; Extract VHDL State Machines                                      ; On                      ; On                      ;
; Ignore Verilog initial constructs                                ; Off                     ; Off                     ;
; Iteration limit for constant Verilog loops                       ; 5000                    ; 5000                    ;
; Iteration limit for non-constant Verilog loops                   ; 250                     ; 250                     ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                      ; On                      ;
; Infer RAMs from Raw Logic                                        ; On                      ; On                      ;
; Parallel Synthesis                                               ; On                      ; On                      ;
; DSP Block Balancing                                              ; Auto                    ; Auto                    ;
; NOT Gate Push-Back                                               ; On                      ; On                      ;
; Power-Up Don't Care                                              ; On                      ; On                      ;
; Remove Redundant Logic Cells                                     ; Off                     ; Off                     ;
; Remove Duplicate Registers                                       ; On                      ; On                      ;
; Ignore CARRY Buffers                                             ; Off                     ; Off                     ;
; Ignore CASCADE Buffers                                           ; Off                     ; Off                     ;
; Ignore GLOBAL Buffers                                            ; Off                     ; Off                     ;
; Ignore ROW GLOBAL Buffers                                        ; Off                     ; Off                     ;
; Ignore LCELL Buffers                                             ; Off                     ; Off                     ;
; Ignore SOFT Buffers                                              ; On                      ; On                      ;
; Limit AHDL Integers to 32 Bits                                   ; Off                     ; Off                     ;
; Optimization Technique                                           ; Balanced                ; Balanced                ;
; Carry Chain Length                                               ; 70                      ; 70                      ;
; Auto Carry Chains                                                ; On                      ; On                      ;
; Auto Open-Drain Pins                                             ; On                      ; On                      ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                     ; Off                     ;
; Auto ROM Replacement                                             ; On                      ; On                      ;
; Auto RAM Replacement                                             ; On                      ; On                      ;
; Auto DSP Block Replacement                                       ; On                      ; On                      ;
; Auto Shift Register Replacement                                  ; Auto                    ; Auto                    ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                    ; Auto                    ;
; Auto Clock Enable Replacement                                    ; On                      ; On                      ;
; Strict RAM Replacement                                           ; Off                     ; Off                     ;
; Allow Synchronous Control Signals                                ; On                      ; On                      ;
; Force Use of Synchronous Clear Signals                           ; Off                     ; Off                     ;
; Auto RAM Block Balancing                                         ; On                      ; On                      ;
; Auto RAM to Logic Cell Conversion                                ; Off                     ; Off                     ;
; Auto Resource Sharing                                            ; Off                     ; Off                     ;
; Allow Any RAM Size For Recognition                               ; Off                     ; Off                     ;
; Allow Any ROM Size For Recognition                               ; Off                     ; Off                     ;
; Allow Any Shift Register Size For Recognition                    ; Off                     ; Off                     ;
; Use LogicLock Constraints during Resource Balancing              ; On                      ; On                      ;
; Ignore translate_off and synthesis_off directives                ; Off                     ; Off                     ;
; Timing-Driven Synthesis                                          ; On                      ; On                      ;
; Report Parameter Settings                                        ; On                      ; On                      ;
; Report Source Assignments                                        ; On                      ; On                      ;
; Report Connectivity Checks                                       ; On                      ; On                      ;
; Ignore Maximum Fan-Out Assignments                               ; Off                     ; Off                     ;
; Synchronization Register Chain Length                            ; 2                       ; 2                       ;
; Power Optimization During Synthesis                              ; Normal compilation      ; Normal compilation      ;
; HDL message level                                                ; Level2                  ; Level2                  ;
; Suppress Register Optimization Related Messages                  ; Off                     ; Off                     ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                    ; 5000                    ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                    ; 5000                    ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                     ; 100                     ;
; Clock MUX Protection                                             ; On                      ; On                      ;
; Auto Gated Clock Conversion                                      ; Off                     ; Off                     ;
; Block Design Naming                                              ; Auto                    ; Auto                    ;
; SDC constraint protection                                        ; Off                     ; Off                     ;
; Synthesis Effort                                                 ; Auto                    ; Auto                    ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                      ; On                      ;
; Pre-Mapping Resynthesis Optimization                             ; Off                     ; Off                     ;
; Analysis & Synthesis Message Level                               ; Medium                  ; Medium                  ;
; Disable Register Merging Across Hierarchies                      ; Auto                    ; Auto                    ;
; Resource Aware Inference For Block RAM                           ; On                      ; On                      ;
+------------------------------------------------------------------+-------------------------+-------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; lcd.vhd                          ; yes             ; User VHDL File               ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/lcd.vhd                     ;         ;
; debounce.vhd                     ; yes             ; User VHDL File               ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/debounce.vhd                ;         ;
; tempo_pressionado.vhd            ; yes             ; User VHDL File               ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/tempo_pressionado.vhd       ;         ;
; divisor_clock.vhd                ; yes             ; User VHDL File               ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/divisor_clock.vhd           ;         ;
; Digital_Radio_Interface.vhd      ; yes             ; User VHDL File               ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd ;         ;
; btn_key.vhd                      ; yes             ; User VHDL File               ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/btn_key.vhd                 ;         ;
; listar_estacoes.vhd              ; yes             ; User VHDL File               ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/listar_estacoes.vhd         ;         ;
; contador2.vhd                    ; yes             ; User VHDL File               ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/contador2.vhd               ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; g:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; g:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; g:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; g:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc          ;         ;
; db/lpm_divide_ecm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/lpm_divide_ecm.tdf       ;         ;
; db/sign_div_unsign_3nh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/sign_div_unsign_3nh.tdf  ;         ;
; db/alt_u_div_q9f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/alt_u_div_q9f.tdf        ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/add_sub_7pc.tdf          ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/add_sub_8pc.tdf          ;         ;
; db/lpm_divide_o0p.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/lpm_divide_o0p.tdf       ;         ;
; db/abs_divider_jbg.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/abs_divider_jbg.tdf      ;         ;
; db/alt_u_div_47f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/alt_u_div_47f.tdf        ;         ;
; db/lpm_abs_2v9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/lpm_abs_2v9.tdf          ;         ;
; db/lpm_abs_h0a.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/lpm_abs_h0a.tdf          ;         ;
; db/lpm_divide_q9m.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/lpm_divide_q9m.tdf       ;         ;
; db/sign_div_unsign_fkh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/sign_div_unsign_fkh.tdf  ;         ;
; db/alt_u_div_i4f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/alt_u_div_i4f.tdf        ;         ;
; db/lpm_divide_l0p.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/lpm_divide_l0p.tdf       ;         ;
; db/abs_divider_gbg.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/abs_divider_gbg.tdf      ;         ;
; db/alt_u_div_u6f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/alt_u_div_u6f.tdf        ;         ;
; db/lpm_abs_e0a.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/lpm_abs_e0a.tdf          ;         ;
; db/lpm_divide_k9m.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/lpm_divide_k9m.tdf       ;         ;
; db/sign_div_unsign_9kh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/sign_div_unsign_9kh.tdf  ;         ;
; db/alt_u_div_64f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/alt_u_div_64f.tdf        ;         ;
; db/lpm_divide_bvo.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/lpm_divide_bvo.tdf       ;         ;
; db/abs_divider_6ag.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/abs_divider_6ag.tdf      ;         ;
; db/alt_u_div_a4f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/alt_u_div_a4f.tdf        ;         ;
; db/lpm_abs_4v9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/lpm_abs_4v9.tdf          ;         ;
; db/lpm_divide_f9m.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/lpm_divide_f9m.tdf       ;         ;
; db/sign_div_unsign_7kh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/sign_div_unsign_7kh.tdf  ;         ;
; db/alt_u_div_24f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/alt_u_div_24f.tdf        ;         ;
; db/lpm_divide_cqo.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/lpm_divide_cqo.tdf       ;         ;
; db/abs_divider_4dg.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/abs_divider_4dg.tdf      ;         ;
; db/alt_u_div_6af.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/alt_u_div_6af.tdf        ;         ;
; db/lpm_abs_i0a.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/lpm_abs_i0a.tdf          ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                 ;
+---------------------------------------------+-----------------------------------------------+
; Resource                                    ; Usage                                         ;
+---------------------------------------------+-----------------------------------------------+
; Estimated Total logic elements              ; 2,013                                         ;
;                                             ;                                               ;
; Total combinational functions               ; 1949                                          ;
; Logic element usage by number of LUT inputs ;                                               ;
;     -- 4 input functions                    ; 610                                           ;
;     -- 3 input functions                    ; 550                                           ;
;     -- <=2 input functions                  ; 789                                           ;
;                                             ;                                               ;
; Logic elements by mode                      ;                                               ;
;     -- normal mode                          ; 1324                                          ;
;     -- arithmetic mode                      ; 625                                           ;
;                                             ;                                               ;
; Total registers                             ; 237                                           ;
;     -- Dedicated logic registers            ; 237                                           ;
;     -- I/O registers                        ; 0                                             ;
;                                             ;                                               ;
; I/O pins                                    ; 20                                            ;
;                                             ;                                               ;
; Embedded Multiplier 9-bit elements          ; 0                                             ;
;                                             ;                                               ;
; Maximum fan-out node                        ; contador2:cont|divisor_clock:clock2Hz|Add0~62 ;
; Maximum fan-out                             ; 132                                           ;
; Total fan-out                               ; 6187                                          ;
; Average fan-out                             ; 2.78                                          ;
+---------------------------------------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                         ; Entity Name             ; Library Name ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |Digital_Radio_Interface                      ; 1949 (75)           ; 237 (0)                   ; 0           ; 0            ; 0       ; 0         ; 20   ; 0            ; |Digital_Radio_Interface                                                                                                                                    ; Digital_Radio_Interface ; work         ;
;    |btn_key:chave_chave_b3|                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|btn_key:chave_chave_b3                                                                                                             ; btn_key                 ; work         ;
;    |btn_key:chave_chave_b4|                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|btn_key:chave_chave_b4                                                                                                             ; btn_key                 ; work         ;
;    |contador2:cont|                           ; 1030 (101)          ; 66 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|contador2:cont                                                                                                                     ; contador2               ; work         ;
;       |divisor_clock:clock2Hz|                ; 929 (158)           ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|contador2:cont|divisor_clock:clock2Hz                                                                                              ; divisor_clock           ; work         ;
;          |lpm_divide:Mod0|                    ; 771 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|contador2:cont|divisor_clock:clock2Hz|lpm_divide:Mod0                                                                              ; lpm_divide              ; work         ;
;             |lpm_divide_cqo:auto_generated|   ; 771 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|contador2:cont|divisor_clock:clock2Hz|lpm_divide:Mod0|lpm_divide_cqo:auto_generated                                                ; lpm_divide_cqo          ; work         ;
;                |abs_divider_4dg:divider|      ; 771 (58)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|contador2:cont|divisor_clock:clock2Hz|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider                        ; abs_divider_4dg         ; work         ;
;                   |alt_u_div_6af:divider|     ; 659 (659)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|contador2:cont|divisor_clock:clock2Hz|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider  ; alt_u_div_6af           ; work         ;
;                   |lpm_abs_i0a:my_abs_num|    ; 54 (54)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|contador2:cont|divisor_clock:clock2Hz|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num ; lpm_abs_i0a             ; work         ;
;    |debounce:debounce_b3|                     ; 43 (43)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|debounce:debounce_b3                                                                                                               ; debounce                ; work         ;
;    |debounce:debounce_b4|                     ; 43 (43)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|debounce:debounce_b4                                                                                                               ; debounce                ; work         ;
;    |lcd:lcd_map|                              ; 92 (92)             ; 78 (78)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|lcd:lcd_map                                                                                                                        ; lcd                     ; work         ;
;    |listar_estacoes:listagem_port|            ; 23 (23)             ; 13 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|listar_estacoes:listagem_port                                                                                                      ; listar_estacoes         ; work         ;
;       |divisor_clock:clock_div_map|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|listar_estacoes:listagem_port|divisor_clock:clock_div_map                                                                          ; divisor_clock           ; work         ;
;    |lpm_divide:Div0|                          ; 176 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|lpm_divide:Div0                                                                                                                    ; lpm_divide              ; work         ;
;       |lpm_divide_o0p:auto_generated|         ; 176 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|lpm_divide:Div0|lpm_divide_o0p:auto_generated                                                                                      ; lpm_divide_o0p          ; work         ;
;          |abs_divider_jbg:divider|            ; 176 (32)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|lpm_divide:Div0|lpm_divide_o0p:auto_generated|abs_divider_jbg:divider                                                              ; abs_divider_jbg         ; work         ;
;             |alt_u_div_47f:divider|           ; 132 (132)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|lpm_divide:Div0|lpm_divide_o0p:auto_generated|abs_divider_jbg:divider|alt_u_div_47f:divider                                        ; alt_u_div_47f           ; work         ;
;             |lpm_abs_h0a:my_abs_num|          ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|lpm_divide:Div0|lpm_divide_o0p:auto_generated|abs_divider_jbg:divider|lpm_abs_h0a:my_abs_num                                       ; lpm_abs_h0a             ; work         ;
;    |lpm_divide:Div1|                          ; 114 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|lpm_divide:Div1                                                                                                                    ; lpm_divide              ; work         ;
;       |lpm_divide_l0p:auto_generated|         ; 114 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|lpm_divide:Div1|lpm_divide_l0p:auto_generated                                                                                      ; lpm_divide_l0p          ; work         ;
;          |abs_divider_gbg:divider|            ; 114 (20)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|lpm_divide:Div1|lpm_divide_l0p:auto_generated|abs_divider_gbg:divider                                                              ; abs_divider_gbg         ; work         ;
;             |alt_u_div_u6f:divider|           ; 84 (84)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|lpm_divide:Div1|lpm_divide_l0p:auto_generated|abs_divider_gbg:divider|alt_u_div_u6f:divider                                        ; alt_u_div_u6f           ; work         ;
;             |lpm_abs_e0a:my_abs_num|          ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|lpm_divide:Div1|lpm_divide_l0p:auto_generated|abs_divider_gbg:divider|lpm_abs_e0a:my_abs_num                                       ; lpm_abs_e0a             ; work         ;
;    |lpm_divide:Div2|                          ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|lpm_divide:Div2                                                                                                                    ; lpm_divide              ; work         ;
;       |lpm_divide_bvo:auto_generated|         ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|lpm_divide:Div2|lpm_divide_bvo:auto_generated                                                                                      ; lpm_divide_bvo          ; work         ;
;          |abs_divider_6ag:divider|            ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|lpm_divide:Div2|lpm_divide_bvo:auto_generated|abs_divider_6ag:divider                                                              ; abs_divider_6ag         ; work         ;
;             |alt_u_div_a4f:divider|           ; 36 (36)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|lpm_divide:Div2|lpm_divide_bvo:auto_generated|abs_divider_6ag:divider|alt_u_div_a4f:divider                                        ; alt_u_div_a4f           ; work         ;
;             |lpm_abs_4v9:my_abs_num|          ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|lpm_divide:Div2|lpm_divide_bvo:auto_generated|abs_divider_6ag:divider|lpm_abs_4v9:my_abs_num                                       ; lpm_abs_4v9             ; work         ;
;    |lpm_divide:Mod0|                          ; 161 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|lpm_divide:Mod0                                                                                                                    ; lpm_divide              ; work         ;
;       |lpm_divide_ecm:auto_generated|         ; 161 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|lpm_divide:Mod0|lpm_divide_ecm:auto_generated                                                                                      ; lpm_divide_ecm          ; work         ;
;          |sign_div_unsign_3nh:divider|        ; 161 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_3nh:divider                                                          ; sign_div_unsign_3nh     ; work         ;
;             |alt_u_div_q9f:divider|           ; 161 (161)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider                                    ; alt_u_div_q9f           ; work         ;
;    |lpm_divide:Mod1|                          ; 83 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|lpm_divide:Mod1                                                                                                                    ; lpm_divide              ; work         ;
;       |lpm_divide_q9m:auto_generated|         ; 83 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|lpm_divide:Mod1|lpm_divide_q9m:auto_generated                                                                                      ; lpm_divide_q9m          ; work         ;
;          |sign_div_unsign_fkh:divider|        ; 83 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|lpm_divide:Mod1|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider                                                          ; sign_div_unsign_fkh     ; work         ;
;             |alt_u_div_i4f:divider|           ; 83 (83)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|lpm_divide:Mod1|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider                                    ; alt_u_div_i4f           ; work         ;
;    |lpm_divide:Mod2|                          ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|lpm_divide:Mod2                                                                                                                    ; lpm_divide              ; work         ;
;       |lpm_divide_k9m:auto_generated|         ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|lpm_divide:Mod2|lpm_divide_k9m:auto_generated                                                                                      ; lpm_divide_k9m          ; work         ;
;          |sign_div_unsign_9kh:divider|        ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|lpm_divide:Mod2|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider                                                          ; sign_div_unsign_9kh     ; work         ;
;             |alt_u_div_64f:divider|           ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|lpm_divide:Mod2|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider                                    ; alt_u_div_64f           ; work         ;
;    |tempo_pressionado:tempo_pressionado_port| ; 43 (43)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Digital_Radio_Interface|tempo_pressionado:tempo_pressionado_port                                                                                           ; tempo_pressionado       ; work         ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Digital_Radio_Interface|lcd:lcd_map|pr_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+---------------------+----------------------+---------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+-------------------------+-----------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+
; Name                    ; pr_state.ReturnHome ; pr_state.SetAddress1 ; pr_state.SetAddress ; pr_state.WriteData28 ; pr_state.WriteData27 ; pr_state.WriteData26 ; pr_state.WriteData25 ; pr_state.WriteData24 ; pr_state.WriteData23 ; pr_state.WriteData22 ; pr_state.WriteData21 ; pr_state.WriteData20 ; pr_state.WriteData19 ; pr_state.WriteData18 ; pr_state.WriteData17 ; pr_state.WriteData16 ; pr_state.WriteData15 ; pr_state.WriteData14 ; pr_state.WriteData13 ; pr_state.WriteData12 ; pr_state.WriteData11 ; pr_state.WriteData10 ; pr_state.WriteData9 ; pr_state.WriteData8 ; pr_state.WriteData7 ; pr_state.WriteData6 ; pr_state.WriteData5 ; pr_state.WriteData4 ; pr_state.WriteData3 ; pr_state.WriteData2 ; pr_state.WriteDatal ; pr_state.EntryMode ; pr_state.DisplayControl ; pr_state.ClearDisplay ; pr_state.FunctionSet27 ; pr_state.FunctionSet26 ; pr_state.FunctionSet25 ; pr_state.FunctionSet24 ; pr_state.FunctionSet23 ; pr_state.FunctionSet22 ; pr_state.FunctionSet21 ; pr_state.FunctionSet20 ; pr_state.FunctionSet19 ; pr_state.FunctionSet18 ; pr_state.FunctionSet17 ; pr_state.FunctionSet16 ; pr_state.FunctionSet15 ; pr_state.FunctionSet14 ; pr_state.FunctionSet13 ; pr_state.FunctionSet12 ; pr_state.FunctionSet11 ; pr_state.FunctionSet10 ; pr_state.FunctionSet9 ; pr_state.FunctionSet8 ; pr_state.FunctionSet7 ; pr_state.FunctionSet6 ; pr_state.FunctionSet5 ; pr_state.FunctionSet4 ; pr_state.FunctionSet3 ; pr_state.FunctionSet2 ; pr_state.FunctionSetl ;
+-------------------------+---------------------+----------------------+---------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+-------------------------+-----------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+
; pr_state.FunctionSetl   ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ;
; pr_state.FunctionSet2   ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 1                     ;
; pr_state.FunctionSet3   ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 1                     ;
; pr_state.FunctionSet4   ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 1                     ;
; pr_state.FunctionSet5   ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.FunctionSet6   ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.FunctionSet7   ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.FunctionSet8   ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.FunctionSet9   ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.FunctionSet10  ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.FunctionSet11  ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.FunctionSet12  ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.FunctionSet13  ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.FunctionSet14  ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.FunctionSet15  ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.FunctionSet16  ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.FunctionSet17  ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.FunctionSet18  ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.FunctionSet19  ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.FunctionSet20  ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.FunctionSet21  ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.FunctionSet22  ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.FunctionSet23  ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.FunctionSet24  ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.FunctionSet25  ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.FunctionSet26  ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.FunctionSet27  ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.ClearDisplay   ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 1                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.DisplayControl ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 1                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.EntryMode      ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.WriteDatal     ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.WriteData2     ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.WriteData3     ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.WriteData4     ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.WriteData5     ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.WriteData6     ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.WriteData7     ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.WriteData8     ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.WriteData9     ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.WriteData10    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.WriteData11    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.WriteData12    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.WriteData13    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.WriteData14    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.WriteData15    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.WriteData16    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.WriteData17    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.WriteData18    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.WriteData19    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.WriteData20    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.WriteData21    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.WriteData22    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.WriteData23    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.WriteData24    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.WriteData25    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.WriteData26    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.WriteData27    ; 0                   ; 0                    ; 0                   ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.WriteData28    ; 0                   ; 0                    ; 0                   ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.SetAddress     ; 0                   ; 0                    ; 1                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.SetAddress1    ; 0                   ; 1                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; pr_state.ReturnHome     ; 1                   ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                       ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
+-------------------------+---------------------+----------------------+---------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+-------------------------+-----------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; AM_Slot2[0]                                         ; AM_Slot2[0]         ; yes                    ;
; FM_Slot1[0]                                         ; FM_Slot1[0]         ; yes                    ;
; AM_Slot1[0]                                         ; AM_Slot1[0]         ; yes                    ;
; FM_Slot2[0]                                         ; FM_Slot2[1]         ; yes                    ;
; AM_Slot2[10]                                        ; AM_Slot2[0]         ; yes                    ;
; FM_Slot1[10]                                        ; FM_Slot1[0]         ; yes                    ;
; AM_Slot1[10]                                        ; AM_Slot1[0]         ; yes                    ;
; FM_Slot2[10]                                        ; FM_Slot2[1]         ; yes                    ;
; AM_Slot2[9]                                         ; AM_Slot2[0]         ; yes                    ;
; FM_Slot1[9]                                         ; FM_Slot1[0]         ; yes                    ;
; AM_Slot1[9]                                         ; AM_Slot1[0]         ; yes                    ;
; FM_Slot2[9]                                         ; FM_Slot2[1]         ; yes                    ;
; AM_Slot2[8]                                         ; AM_Slot2[0]         ; yes                    ;
; FM_Slot1[8]                                         ; FM_Slot1[0]         ; yes                    ;
; AM_Slot1[8]                                         ; AM_Slot1[0]         ; yes                    ;
; FM_Slot2[8]                                         ; FM_Slot2[1]         ; yes                    ;
; AM_Slot2[7]                                         ; AM_Slot2[0]         ; yes                    ;
; FM_Slot1[7]                                         ; FM_Slot1[0]         ; yes                    ;
; AM_Slot1[7]                                         ; AM_Slot1[0]         ; yes                    ;
; FM_Slot2[7]                                         ; FM_Slot2[1]         ; yes                    ;
; AM_Slot2[6]                                         ; AM_Slot2[0]         ; yes                    ;
; FM_Slot1[6]                                         ; FM_Slot1[0]         ; yes                    ;
; AM_Slot1[6]                                         ; AM_Slot1[0]         ; yes                    ;
; FM_Slot2[6]                                         ; FM_Slot2[1]         ; yes                    ;
; AM_Slot2[5]                                         ; AM_Slot2[0]         ; yes                    ;
; FM_Slot1[5]                                         ; FM_Slot1[0]         ; yes                    ;
; AM_Slot1[5]                                         ; AM_Slot1[0]         ; yes                    ;
; FM_Slot2[5]                                         ; FM_Slot2[1]         ; yes                    ;
; AM_Slot2[4]                                         ; AM_Slot2[0]         ; yes                    ;
; FM_Slot1[4]                                         ; FM_Slot1[0]         ; yes                    ;
; AM_Slot1[4]                                         ; AM_Slot1[0]         ; yes                    ;
; FM_Slot2[4]                                         ; FM_Slot2[1]         ; yes                    ;
; AM_Slot2[3]                                         ; AM_Slot2[0]         ; yes                    ;
; FM_Slot1[3]                                         ; FM_Slot1[0]         ; yes                    ;
; AM_Slot1[3]                                         ; AM_Slot1[0]         ; yes                    ;
; FM_Slot2[3]                                         ; FM_Slot2[1]         ; yes                    ;
; AM_Slot2[2]                                         ; AM_Slot2[0]         ; yes                    ;
; FM_Slot1[2]                                         ; FM_Slot1[0]         ; yes                    ;
; AM_Slot1[2]                                         ; AM_Slot1[0]         ; yes                    ;
; FM_Slot2[2]                                         ; FM_Slot2[1]         ; yes                    ;
; AM_Slot2[1]                                         ; AM_Slot2[0]         ; yes                    ;
; FM_Slot1[1]                                         ; FM_Slot1[0]         ; yes                    ;
; AM_Slot1[1]                                         ; AM_Slot1[0]         ; yes                    ;
; FM_Slot2[1]                                         ; FM_Slot2[1]         ; yes                    ;
; Number of user-specified and inferred latches = 44  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                              ;
+--------------------------------------------------------------------+------------------------------------------------------------+
; Register name                                                      ; Reason for Removal                                         ;
+--------------------------------------------------------------------+------------------------------------------------------------+
; listar_estacoes:listagem_port|divisor_clock:clock_div_map|cont[31] ; Merged with contador2:cont|divisor_clock:clock2Hz|cont[31] ;
; listar_estacoes:listagem_port|divisor_clock:clock_div_map|cont[30] ; Merged with contador2:cont|divisor_clock:clock2Hz|cont[30] ;
; listar_estacoes:listagem_port|divisor_clock:clock_div_map|cont[29] ; Merged with contador2:cont|divisor_clock:clock2Hz|cont[29] ;
; listar_estacoes:listagem_port|divisor_clock:clock_div_map|cont[28] ; Merged with contador2:cont|divisor_clock:clock2Hz|cont[28] ;
; listar_estacoes:listagem_port|divisor_clock:clock_div_map|cont[27] ; Merged with contador2:cont|divisor_clock:clock2Hz|cont[27] ;
; listar_estacoes:listagem_port|divisor_clock:clock_div_map|cont[26] ; Merged with contador2:cont|divisor_clock:clock2Hz|cont[26] ;
; listar_estacoes:listagem_port|divisor_clock:clock_div_map|cont[25] ; Merged with contador2:cont|divisor_clock:clock2Hz|cont[25] ;
; listar_estacoes:listagem_port|divisor_clock:clock_div_map|cont[24] ; Merged with contador2:cont|divisor_clock:clock2Hz|cont[24] ;
; listar_estacoes:listagem_port|divisor_clock:clock_div_map|cont[23] ; Merged with contador2:cont|divisor_clock:clock2Hz|cont[23] ;
; listar_estacoes:listagem_port|divisor_clock:clock_div_map|cont[22] ; Merged with contador2:cont|divisor_clock:clock2Hz|cont[22] ;
; listar_estacoes:listagem_port|divisor_clock:clock_div_map|cont[21] ; Merged with contador2:cont|divisor_clock:clock2Hz|cont[21] ;
; listar_estacoes:listagem_port|divisor_clock:clock_div_map|cont[20] ; Merged with contador2:cont|divisor_clock:clock2Hz|cont[20] ;
; listar_estacoes:listagem_port|divisor_clock:clock_div_map|cont[19] ; Merged with contador2:cont|divisor_clock:clock2Hz|cont[19] ;
; listar_estacoes:listagem_port|divisor_clock:clock_div_map|cont[18] ; Merged with contador2:cont|divisor_clock:clock2Hz|cont[18] ;
; listar_estacoes:listagem_port|divisor_clock:clock_div_map|cont[17] ; Merged with contador2:cont|divisor_clock:clock2Hz|cont[17] ;
; listar_estacoes:listagem_port|divisor_clock:clock_div_map|cont[16] ; Merged with contador2:cont|divisor_clock:clock2Hz|cont[16] ;
; listar_estacoes:listagem_port|divisor_clock:clock_div_map|cont[15] ; Merged with contador2:cont|divisor_clock:clock2Hz|cont[15] ;
; listar_estacoes:listagem_port|divisor_clock:clock_div_map|cont[14] ; Merged with contador2:cont|divisor_clock:clock2Hz|cont[14] ;
; listar_estacoes:listagem_port|divisor_clock:clock_div_map|cont[13] ; Merged with contador2:cont|divisor_clock:clock2Hz|cont[13] ;
; listar_estacoes:listagem_port|divisor_clock:clock_div_map|cont[12] ; Merged with contador2:cont|divisor_clock:clock2Hz|cont[12] ;
; listar_estacoes:listagem_port|divisor_clock:clock_div_map|cont[11] ; Merged with contador2:cont|divisor_clock:clock2Hz|cont[11] ;
; listar_estacoes:listagem_port|divisor_clock:clock_div_map|cont[10] ; Merged with contador2:cont|divisor_clock:clock2Hz|cont[10] ;
; listar_estacoes:listagem_port|divisor_clock:clock_div_map|cont[9]  ; Merged with contador2:cont|divisor_clock:clock2Hz|cont[9]  ;
; listar_estacoes:listagem_port|divisor_clock:clock_div_map|cont[8]  ; Merged with contador2:cont|divisor_clock:clock2Hz|cont[8]  ;
; listar_estacoes:listagem_port|divisor_clock:clock_div_map|cont[7]  ; Merged with contador2:cont|divisor_clock:clock2Hz|cont[7]  ;
; listar_estacoes:listagem_port|divisor_clock:clock_div_map|cont[6]  ; Merged with contador2:cont|divisor_clock:clock2Hz|cont[6]  ;
; listar_estacoes:listagem_port|divisor_clock:clock_div_map|cont[5]  ; Merged with contador2:cont|divisor_clock:clock2Hz|cont[5]  ;
; listar_estacoes:listagem_port|divisor_clock:clock_div_map|cont[4]  ; Merged with contador2:cont|divisor_clock:clock2Hz|cont[4]  ;
; listar_estacoes:listagem_port|divisor_clock:clock_div_map|cont[3]  ; Merged with contador2:cont|divisor_clock:clock2Hz|cont[3]  ;
; listar_estacoes:listagem_port|divisor_clock:clock_div_map|cont[2]  ; Merged with contador2:cont|divisor_clock:clock2Hz|cont[2]  ;
; listar_estacoes:listagem_port|divisor_clock:clock_div_map|cont[1]  ; Merged with contador2:cont|divisor_clock:clock2Hz|cont[1]  ;
; listar_estacoes:listagem_port|divisor_clock:clock_div_map|cont[0]  ; Merged with contador2:cont|divisor_clock:clock2Hz|cont[0]  ;
; listar_estacoes:listagem_port|cont[1]                              ; Stuck at GND due to stuck port data_in                     ;
; contador2:cont|contador_am[0]                                      ; Stuck at GND due to stuck port data_in                     ;
; btn_key:chave_chave_b3|cont[1..31]                                 ; Stuck at GND due to stuck port data_in                     ;
; btn_key:chave_chave_b4|cont[1..31]                                 ; Stuck at GND due to stuck port data_in                     ;
; btn_key:chave_chave_b3|cont[0]                                     ; Merged with btn_key:chave_chave_b3|key                     ;
; btn_key:chave_chave_b4|cont[0]                                     ; Merged with btn_key:chave_chave_b4|key                     ;
; Total Number of Removed Registers = 98                             ;                                                            ;
+--------------------------------------------------------------------+------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 237   ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 15    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 59    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; contador2:cont|estacao[0]               ; 5       ;
; contador2:cont|contador_fm[0]           ; 5       ;
; contador2:cont|contador_am[9]           ; 5       ;
; contador2:cont|contador_fm[9]           ; 5       ;
; contador2:cont|contador_fm[8]           ; 5       ;
; contador2:cont|contador_fm[6]           ; 5       ;
; contador2:cont|contador_fm[5]           ; 4       ;
; contador2:cont|contador_am[4]           ; 5       ;
; contador2:cont|contador_am[3]           ; 5       ;
; contador2:cont|contador_fm[3]           ; 4       ;
; contador2:cont|contador_am[2]           ; 5       ;
; contador2:cont|contador_fm[1]           ; 5       ;
; Total number of inverted registers = 12 ;         ;
+-----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Digital_Radio_Interface|btn_key:chave_chave_b3|cont[12]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Digital_Radio_Interface|btn_key:chave_chave_b4|cont[27]                ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |Digital_Radio_Interface|listar_estacoes:listagem_port|sel[10]          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |Digital_Radio_Interface|contador2:cont|estacao[1]                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Digital_Radio_Interface|contador2:cont|divisor_clock:clock2Hz|saida    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Digital_Radio_Interface|contador2:cont|divisor_clock:clock2Hz|cont[0]  ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |Digital_Radio_Interface|debounce:debounce_b3|counter_out[14]           ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |Digital_Radio_Interface|debounce:debounce_b4|counter_out[15]           ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |Digital_Radio_Interface|contador2:cont|divisor_clock:clock2Hz|cont[13] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Digital_Radio_Interface|contador2:cont|contador_fm[10]                 ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Digital_Radio_Interface|contador2:cont|contador_am[10]                 ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |Digital_Radio_Interface|contador2:cont|contador_fm[0]                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Digital_Radio_Interface|contador2:cont|contador_am[4]                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:debounce_b3 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; counter_size   ; 19    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:debounce_b4 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; counter_size   ; 19    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd:lcd_map ;
+----------------+----------+------------------------------+
; Parameter Name ; Value    ; Type                         ;
+----------------+----------+------------------------------+
; fclk           ; 50000000 ; Signed Integer               ;
+----------------+----------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                ;
; LPM_WIDTHD             ; 11             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ecm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_o0p ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                ;
; LPM_WIDTHD             ; 8              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_q9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_l0p ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_k9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_bvo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 1              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_f9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: contador2:cont|divisor_clock:clock2Hz|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                      ;
; LPM_WIDTHD             ; 32             ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_cqo ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------+
; Port Connectivity Checks: "lcd:lcd_map"         ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; d1[5..4]      ; Input ; Info     ; Stuck at VCC ;
; d1[7..6]      ; Input ; Info     ; Stuck at GND ;
; d2[5..4]      ; Input ; Info     ; Stuck at VCC ;
; d2[7..6]      ; Input ; Info     ; Stuck at GND ;
; d3[5..4]      ; Input ; Info     ; Stuck at VCC ;
; d3[7..6]      ; Input ; Info     ; Stuck at GND ;
; d4[7..6]      ; Input ; Info     ; Stuck at GND ;
; d4[5]         ; Input ; Info     ; Stuck at VCC ;
; d5[7..6]      ; Input ; Info     ; Stuck at GND ;
; d5[5]         ; Input ; Info     ; Stuck at VCC ;
; m1[7]         ; Input ; Info     ; Stuck at GND ;
; m1[6]         ; Input ; Info     ; Stuck at VCC ;
; m1[5]         ; Input ; Info     ; Stuck at GND ;
; m1[3]         ; Input ; Info     ; Stuck at GND ;
; m1[1]         ; Input ; Info     ; Stuck at VCC ;
; m2[3..2]      ; Input ; Info     ; Stuck at GND ;
; m2[7]         ; Input ; Info     ; Stuck at GND ;
; m2[6]         ; Input ; Info     ; Stuck at VCC ;
; m2[5]         ; Input ; Info     ; Stuck at GND ;
; m3[5..3]      ; Input ; Info     ; Stuck at GND ;
; m3[7]         ; Input ; Info     ; Stuck at GND ;
; m3[6]         ; Input ; Info     ; Stuck at VCC ;
; m3[1]         ; Input ; Info     ; Stuck at GND ;
; m4[7]         ; Input ; Info     ; Stuck at GND ;
; m4[6]         ; Input ; Info     ; Stuck at VCC ;
; m4[5]         ; Input ; Info     ; Stuck at GND ;
; m5[3..1]      ; Input ; Info     ; Stuck at VCC ;
; m5[7]         ; Input ; Info     ; Stuck at GND ;
; m5[4]         ; Input ; Info     ; Stuck at GND ;
; s1_freq[5..4] ; Input ; Info     ; Stuck at GND ;
; s1_freq[7]    ; Input ; Info     ; Stuck at GND ;
; s1_freq[6]    ; Input ; Info     ; Stuck at VCC ;
; s1_freq[3]    ; Input ; Info     ; Stuck at VCC ;
; s1_freq[0]    ; Input ; Info     ; Stuck at VCC ;
; s1_modo[5..3] ; Input ; Info     ; Stuck at GND ;
; s1_modo[7]    ; Input ; Info     ; Stuck at GND ;
; s1_modo[6]    ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "contador2:cont"                                                                                ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; estacao[31..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tempo_pressionado:tempo_pressionado_port"                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; led_cont ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 20                          ;
; cycloneiii_ff         ; 237                         ;
;     ENA               ; 59                          ;
;     SCLR              ; 32                          ;
;     SLD               ; 15                          ;
;     plain             ; 131                         ;
; cycloneiii_lcell_comb ; 1950                        ;
;     arith             ; 625                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 223                         ;
;         3 data inputs ; 399                         ;
;     normal            ; 1325                        ;
;         0 data inputs ; 46                          ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 502                         ;
;         3 data inputs ; 151                         ;
;         4 data inputs ; 610                         ;
;                       ;                             ;
; Max LUT depth         ; 100.10                      ;
; Average LUT depth     ; 51.91                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Wed Aug 25 12:35:27 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Digital_Radio_Interface -c Digital_Radio_Interface
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 2 design units, including 1 entities, in source file lcd.vhd
    Info (12022): Found design unit 1: lcd-hardware File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/lcd.vhd Line: 39
    Info (12023): Found entity 1: lcd File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/lcd.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file debounce.vhd
    Info (12022): Found design unit 1: debounce-logic File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/debounce.vhd Line: 36
    Info (12023): Found entity 1: debounce File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/debounce.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file tempo_pressionado.vhd
    Info (12022): Found design unit 1: tempo_pressionado-tempo File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/tempo_pressionado.vhd Line: 14
    Info (12023): Found entity 1: tempo_pressionado File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/tempo_pressionado.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file contador.vhd
    Info (12022): Found design unit 1: contador-contando File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/contador.vhd Line: 18
    Info (12023): Found entity 1: contador File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/contador.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file divisor_clock.vhd
    Info (12022): Found design unit 1: divisor_clock-divisao File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/divisor_clock.vhd Line: 11
    Info (12023): Found entity 1: divisor_clock File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/divisor_clock.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file digital_radio_interface.vhd
    Info (12022): Found design unit 1: Digital_Radio_Interface-main File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 23
    Info (12023): Found entity 1: Digital_Radio_Interface File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file btn_key.vhd
    Info (12022): Found design unit 1: btn_key-hardware File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/btn_key.vhd Line: 11
    Info (12023): Found entity 1: btn_key File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/btn_key.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file lcd2.vhd
    Info (12022): Found design unit 1: lcd2-controller File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/lcd2.vhd Line: 55
    Info (12023): Found entity 1: lcd2 File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/lcd2.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file listar_estacoes.vhd
    Info (12022): Found design unit 1: listar_estacoes-listagem File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/listar_estacoes.vhd Line: 18
    Info (12023): Found entity 1: listar_estacoes File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/listar_estacoes.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file contador2.vhd
    Info (12022): Found design unit 1: contador2-contando File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/contador2.vhd Line: 20
    Info (12023): Found entity 1: contador2 File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/contador2.vhd Line: 7
Info (12127): Elaborating entity "Digital_Radio_Interface" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at Digital_Radio_Interface.vhd(99): signal "b3_d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 99
Warning (10492): VHDL Process Statement warning at Digital_Radio_Interface.vhd(101): signal "b4_d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 101
Warning (10492): VHDL Process Statement warning at Digital_Radio_Interface.vhd(105): signal "b3_d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 105
Warning (10492): VHDL Process Statement warning at Digital_Radio_Interface.vhd(107): signal "b4_d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 107
Warning (10631): VHDL Process Statement warning at Digital_Radio_Interface.vhd(95): inferring latch(es) for signal or variable "AM_Slot1", which holds its previous value in one or more paths through the process File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Warning (10631): VHDL Process Statement warning at Digital_Radio_Interface.vhd(95): inferring latch(es) for signal or variable "AM_Slot2", which holds its previous value in one or more paths through the process File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Warning (10631): VHDL Process Statement warning at Digital_Radio_Interface.vhd(95): inferring latch(es) for signal or variable "FM_Slot1", which holds its previous value in one or more paths through the process File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Warning (10631): VHDL Process Statement warning at Digital_Radio_Interface.vhd(95): inferring latch(es) for signal or variable "FM_Slot2", which holds its previous value in one or more paths through the process File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Warning (10492): VHDL Process Statement warning at Digital_Radio_Interface.vhd(145): signal "s1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 145
Info (10041): Inferred latch for "FM_Slot2[0]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "FM_Slot2[1]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "FM_Slot2[2]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "FM_Slot2[3]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "FM_Slot2[4]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "FM_Slot2[5]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "FM_Slot2[6]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "FM_Slot2[7]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "FM_Slot2[8]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "FM_Slot2[9]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "FM_Slot2[10]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "FM_Slot1[0]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "FM_Slot1[1]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "FM_Slot1[2]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "FM_Slot1[3]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "FM_Slot1[4]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "FM_Slot1[5]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "FM_Slot1[6]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "FM_Slot1[7]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "FM_Slot1[8]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "FM_Slot1[9]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "FM_Slot1[10]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "AM_Slot2[0]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "AM_Slot2[1]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "AM_Slot2[2]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "AM_Slot2[3]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "AM_Slot2[4]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "AM_Slot2[5]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "AM_Slot2[6]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "AM_Slot2[7]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "AM_Slot2[8]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "AM_Slot2[9]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "AM_Slot2[10]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "AM_Slot1[0]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "AM_Slot1[1]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "AM_Slot1[2]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "AM_Slot1[3]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "AM_Slot1[4]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "AM_Slot1[5]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "AM_Slot1[6]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "AM_Slot1[7]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "AM_Slot1[8]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "AM_Slot1[9]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (10041): Inferred latch for "AM_Slot1[10]" at Digital_Radio_Interface.vhd(95) File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 95
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:debounce_b3" File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 67
Info (12128): Elaborating entity "btn_key" for hierarchy "btn_key:chave_chave_b3" File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 70
Info (12128): Elaborating entity "tempo_pressionado" for hierarchy "tempo_pressionado:tempo_pressionado_port" File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 82
Warning (10541): VHDL Signal Declaration warning at tempo_pressionado.vhd(10): used implicit default value for signal "led_cont" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/tempo_pressionado.vhd Line: 10
Warning (10492): VHDL Process Statement warning at tempo_pressionado.vhd(29): signal "contador" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/tempo_pressionado.vhd Line: 29
Info (12128): Elaborating entity "listar_estacoes" for hierarchy "listar_estacoes:listagem_port" File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 86
Warning (10492): VHDL Process Statement warning at listar_estacoes.vhd(27): signal "tempo_pressionado" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/listar_estacoes.vhd Line: 27
Info (12128): Elaborating entity "divisor_clock" for hierarchy "listar_estacoes:listagem_port|divisor_clock:clock_div_map" File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/listar_estacoes.vhd Line: 23
Warning (10540): VHDL Signal Declaration warning at divisor_clock.vhd(14): used explicit default value for signal "N" because signal was never assigned a value File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/divisor_clock.vhd Line: 14
Info (12128): Elaborating entity "contador2" for hierarchy "contador2:cont" File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 92
Info (12129): Elaborating entity "lcd" using architecture "A:hardware" for hierarchy "lcd:lcd_map" File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 258
Warning (10492): VHDL Process Statement warning at lcd.vhd(269): signal "M1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/lcd.vhd Line: 269
Warning (10492): VHDL Process Statement warning at lcd.vhd(274): signal "M2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/lcd.vhd Line: 274
Warning (10492): VHDL Process Statement warning at lcd.vhd(279): signal "M3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/lcd.vhd Line: 279
Warning (10492): VHDL Process Statement warning at lcd.vhd(284): signal "M4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/lcd.vhd Line: 284
Warning (10492): VHDL Process Statement warning at lcd.vhd(289): signal "M5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/lcd.vhd Line: 289
Warning (10492): VHDL Process Statement warning at lcd.vhd(299): signal "S1_Modo" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/lcd.vhd Line: 299
Warning (10492): VHDL Process Statement warning at lcd.vhd(347): signal "D1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/lcd.vhd Line: 347
Warning (10492): VHDL Process Statement warning at lcd.vhd(352): signal "D2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/lcd.vhd Line: 352
Warning (10492): VHDL Process Statement warning at lcd.vhd(357): signal "D3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/lcd.vhd Line: 357
Warning (10492): VHDL Process Statement warning at lcd.vhd(362): signal "D4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/lcd.vhd Line: 362
Warning (10492): VHDL Process Statement warning at lcd.vhd(368): signal "D5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/lcd.vhd Line: 368
Warning (10492): VHDL Process Statement warning at lcd.vhd(373): signal "S1_Freq" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/lcd.vhd Line: 373
Info (278001): Inferred 8 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 121
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 126
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 127
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 132
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2" File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 133
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2" File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 138
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod3" File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 139
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "contador2:cont|divisor_clock:clock2Hz|Mod0" File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/divisor_clock.vhd Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 121
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 121
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "11"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ecm.tdf
    Info (12023): Found entity 1: lpm_divide_ecm File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/lpm_divide_ecm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_3nh File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/sign_div_unsign_3nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_q9f.tdf
    Info (12023): Found entity 1: alt_u_div_q9f File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/alt_u_div_q9f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 126
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 126
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_o0p.tdf
    Info (12023): Found entity 1: lpm_divide_o0p File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/lpm_divide_o0p.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf
    Info (12023): Found entity 1: abs_divider_jbg File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/abs_divider_jbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf
    Info (12023): Found entity 1: alt_u_div_47f File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/alt_u_div_47f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf
    Info (12023): Found entity 1: lpm_abs_2v9 File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/lpm_abs_2v9.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_h0a.tdf
    Info (12023): Found entity 1: lpm_abs_h0a File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/lpm_abs_h0a.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod1" File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 127
Info (12133): Instantiated megafunction "lpm_divide:Mod1" with the following parameter: File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 127
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf
    Info (12023): Found entity 1: lpm_divide_q9m File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/lpm_divide_q9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/sign_div_unsign_fkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf
    Info (12023): Found entity 1: alt_u_div_i4f File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/alt_u_div_i4f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1" File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 132
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter: File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 132
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_l0p.tdf
    Info (12023): Found entity 1: lpm_divide_l0p File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/lpm_divide_l0p.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_gbg.tdf
    Info (12023): Found entity 1: abs_divider_gbg File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/abs_divider_gbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf
    Info (12023): Found entity 1: alt_u_div_u6f File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/alt_u_div_u6f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_e0a.tdf
    Info (12023): Found entity 1: lpm_abs_e0a File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/lpm_abs_e0a.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod2" File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 133
Info (12133): Instantiated megafunction "lpm_divide:Mod2" with the following parameter: File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 133
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf
    Info (12023): Found entity 1: lpm_divide_k9m File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/lpm_divide_k9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/sign_div_unsign_9kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf
    Info (12023): Found entity 1: alt_u_div_64f File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/alt_u_div_64f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div2" File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 138
Info (12133): Instantiated megafunction "lpm_divide:Div2" with the following parameter: File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 138
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_bvo.tdf
    Info (12023): Found entity 1: lpm_divide_bvo File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/lpm_divide_bvo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_6ag.tdf
    Info (12023): Found entity 1: abs_divider_6ag File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/abs_divider_6ag.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf
    Info (12023): Found entity 1: alt_u_div_a4f File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/alt_u_div_a4f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4v9.tdf
    Info (12023): Found entity 1: lpm_abs_4v9 File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/lpm_abs_4v9.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod3" File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 139
Info (12133): Instantiated megafunction "lpm_divide:Mod3" with the following parameter: File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 139
    Info (12134): Parameter "LPM_WIDTHN" = "1"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_f9m.tdf
    Info (12023): Found entity 1: lpm_divide_f9m File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/lpm_divide_f9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7kh File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/sign_div_unsign_7kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_24f.tdf
    Info (12023): Found entity 1: alt_u_div_24f File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/alt_u_div_24f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "contador2:cont|divisor_clock:clock2Hz|lpm_divide:Mod0" File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/divisor_clock.vhd Line: 23
Info (12133): Instantiated megafunction "contador2:cont|divisor_clock:clock2Hz|lpm_divide:Mod0" with the following parameter: File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/divisor_clock.vhd Line: 23
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf
    Info (12023): Found entity 1: lpm_divide_cqo File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/lpm_divide_cqo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/abs_divider_4dg.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/alt_u_div_6af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info (12023): Found entity 1: lpm_abs_i0a File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/lpm_abs_i0a.tdf Line: 25
Info (13014): Ignored 55 buffer(s)
    Info (13016): Ignored 55 CARRY_SUM buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "RW" is stuck at GND File: D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd Line: 14
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2044 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 15 output pins
    Info (21061): Implemented 2024 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 701 megabytes
    Info: Processing ended: Wed Aug 25 12:35:44 2021
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:29


