<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>cacheinfo.h source code [netbsd/sys/arch/x86/include/cacheinfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="x86_cache_info "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/arch/x86/include/cacheinfo.h'; var root_path = '../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>netbsd</a>/<a href='../../..'>sys</a>/<a href='../..'>arch</a>/<a href='..'>x86</a>/<a href='./'>include</a>/<a href='cacheinfo.h.html'>cacheinfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: cacheinfo.h,v 1.26 2018/03/12 07:35:45 msaitoh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><u>#<span data-ppcond="3">ifndef</span> <span class="macro" data-ref="_M/_X86_CACHEINFO_H_">_X86_CACHEINFO_H_</span></u></td></tr>
<tr><th id="4">4</th><td><u>#define <dfn class="macro" id="_M/_X86_CACHEINFO_H_" data-ref="_M/_X86_CACHEINFO_H_">_X86_CACHEINFO_H_</dfn></u></td></tr>
<tr><th id="5">5</th><td></td></tr>
<tr><th id="6">6</th><td><b>struct</b> <dfn class="type def" id="x86_cache_info" title='x86_cache_info' data-ref="x86_cache_info" data-ref-filename="x86_cache_info">x86_cache_info</dfn> {</td></tr>
<tr><th id="7">7</th><td>	<a class="typedef" href="../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="x86_cache_info::cai_index" title='x86_cache_info::cai_index' data-ref="x86_cache_info::cai_index" data-ref-filename="x86_cache_info..cai_index">cai_index</dfn>;</td></tr>
<tr><th id="8">8</th><td>	<a class="typedef" href="../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="x86_cache_info::cai_desc" title='x86_cache_info::cai_desc' data-ref="x86_cache_info::cai_desc" data-ref-filename="x86_cache_info..cai_desc">cai_desc</dfn>;</td></tr>
<tr><th id="9">9</th><td>	<a class="typedef" href="../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="x86_cache_info::cai_associativity" title='x86_cache_info::cai_associativity' data-ref="x86_cache_info::cai_associativity" data-ref-filename="x86_cache_info..cai_associativity">cai_associativity</dfn>;</td></tr>
<tr><th id="10">10</th><td>	<a class="typedef" href="../../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a>		<dfn class="decl field" id="x86_cache_info::cai_totalsize" title='x86_cache_info::cai_totalsize' data-ref="x86_cache_info::cai_totalsize" data-ref-filename="x86_cache_info..cai_totalsize">cai_totalsize</dfn>; <i>/* #entries for TLB, bytes for cache */</i></td></tr>
<tr><th id="11">11</th><td>	<a class="typedef" href="../../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a>		<dfn class="decl field" id="x86_cache_info::cai_linesize" title='x86_cache_info::cai_linesize' data-ref="x86_cache_info::cai_linesize" data-ref-filename="x86_cache_info..cai_linesize">cai_linesize</dfn>;	<i>/*</i></td></tr>
<tr><th id="12">12</th><td><i>					 * or page size for TLB,</i></td></tr>
<tr><th id="13">13</th><td><i>					 * or prefetch size</i></td></tr>
<tr><th id="14">14</th><td><i>					 */</i></td></tr>
<tr><th id="15">15</th><td><u>#<span data-ppcond="15">ifndef</span> <a class="macro" href="../../../rump/include/opt/opt_rumpkernel.h.html#7" data-ref="_M/_KERNEL">_KERNEL</a></u></td></tr>
<tr><th id="16">16</th><td>	<em>const</em> <em>char</em>	*cai_string;</td></tr>
<tr><th id="17">17</th><td><u>#<span data-ppcond="15">endif</span></u></td></tr>
<tr><th id="18">18</th><td>};</td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><u>#define	<dfn class="macro" id="_M/CAI_ITLB" data-ref="_M/CAI_ITLB">CAI_ITLB</dfn>	0		/* Instruction TLB (4K pages) */</u></td></tr>
<tr><th id="21">21</th><td><u>#define	<dfn class="macro" id="_M/CAI_ITLB2" data-ref="_M/CAI_ITLB2">CAI_ITLB2</dfn>	1		/* Instruction TLB (2/4M pages) */</u></td></tr>
<tr><th id="22">22</th><td><u>#define	<dfn class="macro" id="_M/CAI_DTLB" data-ref="_M/CAI_DTLB">CAI_DTLB</dfn>	2		/* Data TLB (4K pages) */</u></td></tr>
<tr><th id="23">23</th><td><u>#define	<dfn class="macro" id="_M/CAI_DTLB2" data-ref="_M/CAI_DTLB2">CAI_DTLB2</dfn>	3		/* Data TLB (2/4M pages) */</u></td></tr>
<tr><th id="24">24</th><td><u>#define	<dfn class="macro" id="_M/CAI_ICACHE" data-ref="_M/CAI_ICACHE">CAI_ICACHE</dfn>	4		/* Instruction cache */</u></td></tr>
<tr><th id="25">25</th><td><u>#define	<dfn class="macro" id="_M/CAI_DCACHE" data-ref="_M/CAI_DCACHE">CAI_DCACHE</dfn>	5		/* Data cache */</u></td></tr>
<tr><th id="26">26</th><td><u>#define	<dfn class="macro" id="_M/CAI_L2CACHE" data-ref="_M/CAI_L2CACHE">CAI_L2CACHE</dfn>	6		/* Level 2 cache */</u></td></tr>
<tr><th id="27">27</th><td><u>#define	<dfn class="macro" id="_M/CAI_L3CACHE" data-ref="_M/CAI_L3CACHE">CAI_L3CACHE</dfn>	7		/* Level 3 cache */</u></td></tr>
<tr><th id="28">28</th><td><u>#define	<dfn class="macro" id="_M/CAI_L1_1GBITLB" data-ref="_M/CAI_L1_1GBITLB">CAI_L1_1GBITLB</dfn>	8		/* L1 1GB Page instruction TLB */</u></td></tr>
<tr><th id="29">29</th><td><u>#define	<dfn class="macro" id="_M/CAI_L1_1GBDTLB" data-ref="_M/CAI_L1_1GBDTLB">CAI_L1_1GBDTLB</dfn>	9		/* L1 1GB Page data TLB */</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/CAI_L2_1GBITLB" data-ref="_M/CAI_L2_1GBITLB">CAI_L2_1GBITLB</dfn>	10		/* L2 1GB Page instruction TLB */</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/CAI_L2_1GBDTLB" data-ref="_M/CAI_L2_1GBDTLB">CAI_L2_1GBDTLB</dfn>	11		/* L2 1GB Page data TLB */</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/CAI_L2_ITLB" data-ref="_M/CAI_L2_ITLB">CAI_L2_ITLB</dfn>	12		/* L2 Instruction TLB (4K pages) */</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/CAI_L2_ITLB2" data-ref="_M/CAI_L2_ITLB2">CAI_L2_ITLB2</dfn>	13		/* L2 Instruction TLB (2/4M pages) */</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/CAI_L2_DTLB" data-ref="_M/CAI_L2_DTLB">CAI_L2_DTLB</dfn>	14		/* L2 Data TLB (4K pages) */</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/CAI_L2_DTLB2" data-ref="_M/CAI_L2_DTLB2">CAI_L2_DTLB2</dfn>	15		/* L2 Data TLB (2/4M pages) */</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/CAI_L2_STLB" data-ref="_M/CAI_L2_STLB">CAI_L2_STLB</dfn>	16		/* Shared L2 TLB (4K pages) */</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/CAI_L2_STLB2" data-ref="_M/CAI_L2_STLB2">CAI_L2_STLB2</dfn>	17		/* Shared L2 TLB (4K/2M pages) */</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/CAI_L2_STLB3" data-ref="_M/CAI_L2_STLB3">CAI_L2_STLB3</dfn>	18		/* Shared L2 TLB (2M/4M pages) */</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/CAI_PREFETCH" data-ref="_M/CAI_PREFETCH">CAI_PREFETCH</dfn>	19		/* Prefetch */</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#define	<dfn class="macro" id="_M/CAI_COUNT" data-ref="_M/CAI_COUNT">CAI_COUNT</dfn>	20</u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><i>/*</i></td></tr>
<tr><th id="44">44</th><td><i> * AMD Cache Info:</i></td></tr>
<tr><th id="45">45</th><td><i> *</i></td></tr>
<tr><th id="46">46</th><td><i> *      Barcelona, Phenom:</i></td></tr>
<tr><th id="47">47</th><td><i> *</i></td></tr>
<tr><th id="48">48</th><td><i> *		Function 8000.0005 L1 TLB/Cache Information</i></td></tr>
<tr><th id="49">49</th><td><i> *		EAX -- L1 TLB 2/4MB pages</i></td></tr>
<tr><th id="50">50</th><td><i> *		EBX -- L1 TLB 4K pages</i></td></tr>
<tr><th id="51">51</th><td><i> *		ECX -- L1 D-cache</i></td></tr>
<tr><th id="52">52</th><td><i> *		EDX -- L1 I-cache</i></td></tr>
<tr><th id="53">53</th><td><i> *</i></td></tr>
<tr><th id="54">54</th><td><i> *		Function 8000.0006 L2 TLB/Cache Information</i></td></tr>
<tr><th id="55">55</th><td><i> *		EAX -- L2 TLB 2/4MB pages</i></td></tr>
<tr><th id="56">56</th><td><i> *		EBX -- L2 TLB 4K pages</i></td></tr>
<tr><th id="57">57</th><td><i> *		ECX -- L2 Unified cache</i></td></tr>
<tr><th id="58">58</th><td><i> *		EDX -- L3 Unified Cache</i></td></tr>
<tr><th id="59">59</th><td><i> *</i></td></tr>
<tr><th id="60">60</th><td><i> *		Function 8000.0019 TLB 1GB Page Information</i></td></tr>
<tr><th id="61">61</th><td><i> *		EAX -- L1 1GB pages</i></td></tr>
<tr><th id="62">62</th><td><i> *		EBX -- L2 1GB pages</i></td></tr>
<tr><th id="63">63</th><td><i> *		ECX -- reserved</i></td></tr>
<tr><th id="64">64</th><td><i> *		EDX -- reserved</i></td></tr>
<tr><th id="65">65</th><td><i> *</i></td></tr>
<tr><th id="66">66</th><td><i> *	Athlon, Duron:</i></td></tr>
<tr><th id="67">67</th><td><i> *</i></td></tr>
<tr><th id="68">68</th><td><i> *		Function 8000.0005 L1 TLB/Cache Information</i></td></tr>
<tr><th id="69">69</th><td><i> *		EAX -- L1 TLB 2/4MB pages</i></td></tr>
<tr><th id="70">70</th><td><i> *		EBX -- L1 TLB 4K pages</i></td></tr>
<tr><th id="71">71</th><td><i> *		ECX -- L1 D-cache</i></td></tr>
<tr><th id="72">72</th><td><i> *		EDX -- L1 I-cache</i></td></tr>
<tr><th id="73">73</th><td><i> *</i></td></tr>
<tr><th id="74">74</th><td><i> *		Function 8000.0006 L2 TLB/Cache Information</i></td></tr>
<tr><th id="75">75</th><td><i> *		EAX -- L2 TLB 2/4MB pages</i></td></tr>
<tr><th id="76">76</th><td><i> *		EBX -- L2 TLB 4K pages</i></td></tr>
<tr><th id="77">77</th><td><i> *		ECX -- L2 Unified cache</i></td></tr>
<tr><th id="78">78</th><td><i> *		EDX -- reserved</i></td></tr>
<tr><th id="79">79</th><td><i> *</i></td></tr>
<tr><th id="80">80</th><td><i> *	K5, K6:</i></td></tr>
<tr><th id="81">81</th><td><i> *</i></td></tr>
<tr><th id="82">82</th><td><i> *		Function 8000.0005 L1 TLB/Cache Information</i></td></tr>
<tr><th id="83">83</th><td><i> *		EAX -- reserved</i></td></tr>
<tr><th id="84">84</th><td><i> *		EBX -- TLB 4K pages</i></td></tr>
<tr><th id="85">85</th><td><i> *		ECX -- L1 D-cache</i></td></tr>
<tr><th id="86">86</th><td><i> *		EDX -- L1 I-cache</i></td></tr>
<tr><th id="87">87</th><td><i> *</i></td></tr>
<tr><th id="88">88</th><td><i> *	K6-III:</i></td></tr>
<tr><th id="89">89</th><td><i> *</i></td></tr>
<tr><th id="90">90</th><td><i> *		Function 8000.0006 L2 Cache Information</i></td></tr>
<tr><th id="91">91</th><td><i> *		EAX -- reserved</i></td></tr>
<tr><th id="92">92</th><td><i> *		EBX -- reserved</i></td></tr>
<tr><th id="93">93</th><td><i> *		ECX -- L2 Unified cache</i></td></tr>
<tr><th id="94">94</th><td><i> *		EDX -- reserved</i></td></tr>
<tr><th id="95">95</th><td><i> */</i></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><i>/* L1 TLB 2/4MB pages */</i></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/AMD_L1_EAX_DTLB_ASSOC" data-ref="_M/AMD_L1_EAX_DTLB_ASSOC">AMD_L1_EAX_DTLB_ASSOC</dfn>(x)	(((x) &gt;&gt; 24) &amp; 0xff)</u></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/AMD_L1_EAX_DTLB_ENTRIES" data-ref="_M/AMD_L1_EAX_DTLB_ENTRIES">AMD_L1_EAX_DTLB_ENTRIES</dfn>(x)	(((x) &gt;&gt; 16) &amp; 0xff)</u></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/AMD_L1_EAX_ITLB_ASSOC" data-ref="_M/AMD_L1_EAX_ITLB_ASSOC">AMD_L1_EAX_ITLB_ASSOC</dfn>(x)	(((x) &gt;&gt; 8)  &amp; 0xff)</u></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/AMD_L1_EAX_ITLB_ENTRIES" data-ref="_M/AMD_L1_EAX_ITLB_ENTRIES">AMD_L1_EAX_ITLB_ENTRIES</dfn>(x)	( (x)        &amp; 0xff)</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><i>/* L1 TLB 4K pages */</i></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/AMD_L1_EBX_DTLB_ASSOC" data-ref="_M/AMD_L1_EBX_DTLB_ASSOC">AMD_L1_EBX_DTLB_ASSOC</dfn>(x)	(((x) &gt;&gt; 24) &amp; 0xff)</u></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/AMD_L1_EBX_DTLB_ENTRIES" data-ref="_M/AMD_L1_EBX_DTLB_ENTRIES">AMD_L1_EBX_DTLB_ENTRIES</dfn>(x)	(((x) &gt;&gt; 16) &amp; 0xff)</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/AMD_L1_EBX_ITLB_ASSOC" data-ref="_M/AMD_L1_EBX_ITLB_ASSOC">AMD_L1_EBX_ITLB_ASSOC</dfn>(x)	(((x) &gt;&gt; 8)  &amp; 0xff)</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/AMD_L1_EBX_ITLB_ENTRIES" data-ref="_M/AMD_L1_EBX_ITLB_ENTRIES">AMD_L1_EBX_ITLB_ENTRIES</dfn>(x)	( (x)        &amp; 0xff)</u></td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><i>/* L1 Data Cache */</i></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/AMD_L1_ECX_DC_SIZE" data-ref="_M/AMD_L1_ECX_DC_SIZE">AMD_L1_ECX_DC_SIZE</dfn>(x)		((((x) &gt;&gt; 24) &amp; 0xff) * 1024)</u></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/AMD_L1_ECX_DC_ASSOC" data-ref="_M/AMD_L1_ECX_DC_ASSOC">AMD_L1_ECX_DC_ASSOC</dfn>(x)		 (((x) &gt;&gt; 16) &amp; 0xff)</u></td></tr>
<tr><th id="112">112</th><td><u>#define	<dfn class="macro" id="_M/AMD_L1_ECX_DC_LPT" data-ref="_M/AMD_L1_ECX_DC_LPT">AMD_L1_ECX_DC_LPT</dfn>(x)		 (((x) &gt;&gt; 8)  &amp; 0xff)</u></td></tr>
<tr><th id="113">113</th><td><u>#define	<dfn class="macro" id="_M/AMD_L1_ECX_DC_LS" data-ref="_M/AMD_L1_ECX_DC_LS">AMD_L1_ECX_DC_LS</dfn>(x)		 ( (x)        &amp; 0xff)</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><i>/* L1 Instruction Cache */</i></td></tr>
<tr><th id="116">116</th><td><u>#define	<dfn class="macro" id="_M/AMD_L1_EDX_IC_SIZE" data-ref="_M/AMD_L1_EDX_IC_SIZE">AMD_L1_EDX_IC_SIZE</dfn>(x)		((((x) &gt;&gt; 24) &amp; 0xff) * 1024)</u></td></tr>
<tr><th id="117">117</th><td><u>#define	<dfn class="macro" id="_M/AMD_L1_EDX_IC_ASSOC" data-ref="_M/AMD_L1_EDX_IC_ASSOC">AMD_L1_EDX_IC_ASSOC</dfn>(x)		 (((x) &gt;&gt; 16) &amp; 0xff)</u></td></tr>
<tr><th id="118">118</th><td><u>#define	<dfn class="macro" id="_M/AMD_L1_EDX_IC_LPT" data-ref="_M/AMD_L1_EDX_IC_LPT">AMD_L1_EDX_IC_LPT</dfn>(x)		 (((x) &gt;&gt; 8)  &amp; 0xff)</u></td></tr>
<tr><th id="119">119</th><td><u>#define	<dfn class="macro" id="_M/AMD_L1_EDX_IC_LS" data-ref="_M/AMD_L1_EDX_IC_LS">AMD_L1_EDX_IC_LS</dfn>(x)		 ( (x)        &amp; 0xff)</u></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><i>/* Note for L2 TLB -- if the upper 16 bits are 0, it is a unified TLB */</i></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><i>/* L2 TLB 2/4MB pages */</i></td></tr>
<tr><th id="124">124</th><td><u>#define	<dfn class="macro" id="_M/AMD_L2_EAX_DTLB_ASSOC" data-ref="_M/AMD_L2_EAX_DTLB_ASSOC">AMD_L2_EAX_DTLB_ASSOC</dfn>(x)	(((x) &gt;&gt; 28)  &amp; 0xf)</u></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/AMD_L2_EAX_DTLB_ENTRIES" data-ref="_M/AMD_L2_EAX_DTLB_ENTRIES">AMD_L2_EAX_DTLB_ENTRIES</dfn>(x)	(((x) &gt;&gt; 16)  &amp; 0xfff)</u></td></tr>
<tr><th id="126">126</th><td><u>#define	<dfn class="macro" id="_M/AMD_L2_EAX_IUTLB_ASSOC" data-ref="_M/AMD_L2_EAX_IUTLB_ASSOC">AMD_L2_EAX_IUTLB_ASSOC</dfn>(x)	(((x) &gt;&gt; 12)  &amp; 0xf)</u></td></tr>
<tr><th id="127">127</th><td><u>#define	<dfn class="macro" id="_M/AMD_L2_EAX_IUTLB_ENTRIES" data-ref="_M/AMD_L2_EAX_IUTLB_ENTRIES">AMD_L2_EAX_IUTLB_ENTRIES</dfn>(x)	( (x)         &amp; 0xfff)</u></td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><i>/* L2 TLB 4K pages */</i></td></tr>
<tr><th id="130">130</th><td><u>#define	<dfn class="macro" id="_M/AMD_L2_EBX_DTLB_ASSOC" data-ref="_M/AMD_L2_EBX_DTLB_ASSOC">AMD_L2_EBX_DTLB_ASSOC</dfn>(x)	(((x) &gt;&gt; 28)  &amp; 0xf)</u></td></tr>
<tr><th id="131">131</th><td><u>#define	<dfn class="macro" id="_M/AMD_L2_EBX_DTLB_ENTRIES" data-ref="_M/AMD_L2_EBX_DTLB_ENTRIES">AMD_L2_EBX_DTLB_ENTRIES</dfn>(x)	(((x) &gt;&gt; 16)  &amp; 0xfff)</u></td></tr>
<tr><th id="132">132</th><td><u>#define	<dfn class="macro" id="_M/AMD_L2_EBX_IUTLB_ASSOC" data-ref="_M/AMD_L2_EBX_IUTLB_ASSOC">AMD_L2_EBX_IUTLB_ASSOC</dfn>(x)	(((x) &gt;&gt; 12)  &amp; 0xf)</u></td></tr>
<tr><th id="133">133</th><td><u>#define	<dfn class="macro" id="_M/AMD_L2_EBX_IUTLB_ENTRIES" data-ref="_M/AMD_L2_EBX_IUTLB_ENTRIES">AMD_L2_EBX_IUTLB_ENTRIES</dfn>(x)	( (x)         &amp; 0xfff)</u></td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><i>/* L2 Cache */</i></td></tr>
<tr><th id="136">136</th><td><u>#define	<dfn class="macro" id="_M/AMD_L2_ECX_C_SIZE" data-ref="_M/AMD_L2_ECX_C_SIZE">AMD_L2_ECX_C_SIZE</dfn>(x)		((((x) &gt;&gt; 16) &amp; 0xffff) * 1024)</u></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/AMD_L2_ECX_C_ASSOC" data-ref="_M/AMD_L2_ECX_C_ASSOC">AMD_L2_ECX_C_ASSOC</dfn>(x)		 (((x) &gt;&gt; 12) &amp; 0xf)</u></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/AMD_L2_ECX_C_LPT" data-ref="_M/AMD_L2_ECX_C_LPT">AMD_L2_ECX_C_LPT</dfn>(x)		 (((x) &gt;&gt; 8)  &amp; 0xf)</u></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/AMD_L2_ECX_C_LS" data-ref="_M/AMD_L2_ECX_C_LS">AMD_L2_ECX_C_LS</dfn>(x)		 ( (x)        &amp; 0xff)</u></td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><i>/* L3 Cache */</i></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/AMD_L3_EDX_C_SIZE" data-ref="_M/AMD_L3_EDX_C_SIZE">AMD_L3_EDX_C_SIZE</dfn>(x)		((((x) &gt;&gt; 18) &amp; 0xffff) * 1024 * 512)</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/AMD_L3_EDX_C_ASSOC" data-ref="_M/AMD_L3_EDX_C_ASSOC">AMD_L3_EDX_C_ASSOC</dfn>(x)		 (((x) &gt;&gt; 12) &amp; 0xf)</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/AMD_L3_EDX_C_LPT" data-ref="_M/AMD_L3_EDX_C_LPT">AMD_L3_EDX_C_LPT</dfn>(x)		 (((x) &gt;&gt; 8)  &amp; 0xf)</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/AMD_L3_EDX_C_LS" data-ref="_M/AMD_L3_EDX_C_LS">AMD_L3_EDX_C_LS</dfn>(x)		 ( (x)        &amp; 0xff)</u></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><i>/* L1 TLB 1GB pages */</i></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/AMD_L1_1GB_EAX_DTLB_ASSOC" data-ref="_M/AMD_L1_1GB_EAX_DTLB_ASSOC">AMD_L1_1GB_EAX_DTLB_ASSOC</dfn>(x)	(((x) &gt;&gt; 28) &amp; 0xf)</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/AMD_L1_1GB_EAX_DTLB_ENTRIES" data-ref="_M/AMD_L1_1GB_EAX_DTLB_ENTRIES">AMD_L1_1GB_EAX_DTLB_ENTRIES</dfn>(x)	(((x) &gt;&gt; 16) &amp; 0xfff)</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/AMD_L1_1GB_EAX_IUTLB_ASSOC" data-ref="_M/AMD_L1_1GB_EAX_IUTLB_ASSOC">AMD_L1_1GB_EAX_IUTLB_ASSOC</dfn>(x)	(((x) &gt;&gt; 12) &amp; 0xf)</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/AMD_L1_1GB_EAX_IUTLB_ENTRIES" data-ref="_M/AMD_L1_1GB_EAX_IUTLB_ENTRIES">AMD_L1_1GB_EAX_IUTLB_ENTRIES</dfn>(x)	( (x)        &amp; 0xfff)</u></td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><i>/* L2 TLB 1GB pages */</i></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/AMD_L2_1GB_EBX_DUTLB_ASSOC" data-ref="_M/AMD_L2_1GB_EBX_DUTLB_ASSOC">AMD_L2_1GB_EBX_DUTLB_ASSOC</dfn>(x)	(((x) &gt;&gt; 28) &amp; 0xf)</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/AMD_L2_1GB_EBX_DUTLB_ENTRIES" data-ref="_M/AMD_L2_1GB_EBX_DUTLB_ENTRIES">AMD_L2_1GB_EBX_DUTLB_ENTRIES</dfn>(x)	(((x) &gt;&gt; 16) &amp; 0xfff)</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/AMD_L2_1GB_EBX_IUTLB_ASSOC" data-ref="_M/AMD_L2_1GB_EBX_IUTLB_ASSOC">AMD_L2_1GB_EBX_IUTLB_ASSOC</dfn>(x)	(((x) &gt;&gt; 12) &amp; 0xf)</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/AMD_L2_1GB_EBX_IUTLB_ENTRIES" data-ref="_M/AMD_L2_1GB_EBX_IUTLB_ENTRIES">AMD_L2_1GB_EBX_IUTLB_ENTRIES</dfn>(x)	( (x)        &amp; 0xfff)</u></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><i>/*</i></td></tr>
<tr><th id="160">160</th><td><i> * VIA Cache Info:</i></td></tr>
<tr><th id="161">161</th><td><i> *</i></td></tr>
<tr><th id="162">162</th><td><i> *	Nehemiah (at least)</i></td></tr>
<tr><th id="163">163</th><td><i> *</i></td></tr>
<tr><th id="164">164</th><td><i> *		Function 8000.0005 L1 TLB/Cache Information</i></td></tr>
<tr><th id="165">165</th><td><i> *		EAX -- reserved</i></td></tr>
<tr><th id="166">166</th><td><i> *		EBX -- L1 TLB 4K pages</i></td></tr>
<tr><th id="167">167</th><td><i> *		ECX -- L1 D-cache</i></td></tr>
<tr><th id="168">168</th><td><i> *		EDX -- L1 I-cache</i></td></tr>
<tr><th id="169">169</th><td><i> *</i></td></tr>
<tr><th id="170">170</th><td><i> *		Function 8000.0006 L2 Cache Information</i></td></tr>
<tr><th id="171">171</th><td><i> *		EAX -- reserved</i></td></tr>
<tr><th id="172">172</th><td><i> *		EBX -- reserved</i></td></tr>
<tr><th id="173">173</th><td><i> *		ECX -- L2 Unified cache</i></td></tr>
<tr><th id="174">174</th><td><i> *		EDX -- reserved</i></td></tr>
<tr><th id="175">175</th><td><i> */</i></td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><i>/* L1 TLB 4K pages */</i></td></tr>
<tr><th id="178">178</th><td><u>#define	<dfn class="macro" id="_M/VIA_L1_EBX_DTLB_ASSOC" data-ref="_M/VIA_L1_EBX_DTLB_ASSOC">VIA_L1_EBX_DTLB_ASSOC</dfn>(x)	(((x) &gt;&gt; 24) &amp; 0xff)</u></td></tr>
<tr><th id="179">179</th><td><u>#define	<dfn class="macro" id="_M/VIA_L1_EBX_DTLB_ENTRIES" data-ref="_M/VIA_L1_EBX_DTLB_ENTRIES">VIA_L1_EBX_DTLB_ENTRIES</dfn>(x)	(((x) &gt;&gt; 16) &amp; 0xff)</u></td></tr>
<tr><th id="180">180</th><td><u>#define	<dfn class="macro" id="_M/VIA_L1_EBX_ITLB_ASSOC" data-ref="_M/VIA_L1_EBX_ITLB_ASSOC">VIA_L1_EBX_ITLB_ASSOC</dfn>(x)	(((x) &gt;&gt; 8)  &amp; 0xff)</u></td></tr>
<tr><th id="181">181</th><td><u>#define	<dfn class="macro" id="_M/VIA_L1_EBX_ITLB_ENTRIES" data-ref="_M/VIA_L1_EBX_ITLB_ENTRIES">VIA_L1_EBX_ITLB_ENTRIES</dfn>(x)	( (x)        &amp; 0xff)</u></td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><i>/* L1 Data Cache */</i></td></tr>
<tr><th id="184">184</th><td><u>#define	<dfn class="macro" id="_M/VIA_L1_ECX_DC_SIZE" data-ref="_M/VIA_L1_ECX_DC_SIZE">VIA_L1_ECX_DC_SIZE</dfn>(x)		((((x) &gt;&gt; 24) &amp; 0xff) * 1024)</u></td></tr>
<tr><th id="185">185</th><td><u>#define	<dfn class="macro" id="_M/VIA_L1_ECX_DC_ASSOC" data-ref="_M/VIA_L1_ECX_DC_ASSOC">VIA_L1_ECX_DC_ASSOC</dfn>(x)		 (((x) &gt;&gt; 16) &amp; 0xff)</u></td></tr>
<tr><th id="186">186</th><td><u>#define	<dfn class="macro" id="_M/VIA_L1_ECX_DC_LPT" data-ref="_M/VIA_L1_ECX_DC_LPT">VIA_L1_ECX_DC_LPT</dfn>(x)		 (((x) &gt;&gt; 8)  &amp; 0xff)</u></td></tr>
<tr><th id="187">187</th><td><u>#define	<dfn class="macro" id="_M/VIA_L1_ECX_DC_LS" data-ref="_M/VIA_L1_ECX_DC_LS">VIA_L1_ECX_DC_LS</dfn>(x)		 ( (x)        &amp; 0xff)</u></td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><i>/* L1 Instruction Cache */</i></td></tr>
<tr><th id="190">190</th><td><u>#define	<dfn class="macro" id="_M/VIA_L1_EDX_IC_SIZE" data-ref="_M/VIA_L1_EDX_IC_SIZE">VIA_L1_EDX_IC_SIZE</dfn>(x)		((((x) &gt;&gt; 24) &amp; 0xff) * 1024)</u></td></tr>
<tr><th id="191">191</th><td><u>#define	<dfn class="macro" id="_M/VIA_L1_EDX_IC_ASSOC" data-ref="_M/VIA_L1_EDX_IC_ASSOC">VIA_L1_EDX_IC_ASSOC</dfn>(x)		 (((x) &gt;&gt; 16) &amp; 0xff)</u></td></tr>
<tr><th id="192">192</th><td><u>#define	<dfn class="macro" id="_M/VIA_L1_EDX_IC_LPT" data-ref="_M/VIA_L1_EDX_IC_LPT">VIA_L1_EDX_IC_LPT</dfn>(x)		 (((x) &gt;&gt; 8)  &amp; 0xff)</u></td></tr>
<tr><th id="193">193</th><td><u>#define	<dfn class="macro" id="_M/VIA_L1_EDX_IC_LS" data-ref="_M/VIA_L1_EDX_IC_LS">VIA_L1_EDX_IC_LS</dfn>(x)		 ( (x)        &amp; 0xff)</u></td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><i>/* L2 Cache (pre-Nehemiah) */</i></td></tr>
<tr><th id="196">196</th><td><u>#define	<dfn class="macro" id="_M/VIA_L2_ECX_C_SIZE" data-ref="_M/VIA_L2_ECX_C_SIZE">VIA_L2_ECX_C_SIZE</dfn>(x)		((((x) &gt;&gt; 24) &amp; 0xff) * 1024)</u></td></tr>
<tr><th id="197">197</th><td><u>#define	<dfn class="macro" id="_M/VIA_L2_ECX_C_ASSOC" data-ref="_M/VIA_L2_ECX_C_ASSOC">VIA_L2_ECX_C_ASSOC</dfn>(x)		 (((x) &gt;&gt; 16) &amp; 0xff)</u></td></tr>
<tr><th id="198">198</th><td><u>#define	<dfn class="macro" id="_M/VIA_L2_ECX_C_LPT" data-ref="_M/VIA_L2_ECX_C_LPT">VIA_L2_ECX_C_LPT</dfn>(x)		 (((x) &gt;&gt; 8)  &amp; 0xff)</u></td></tr>
<tr><th id="199">199</th><td><u>#define	<dfn class="macro" id="_M/VIA_L2_ECX_C_LS" data-ref="_M/VIA_L2_ECX_C_LS">VIA_L2_ECX_C_LS</dfn>(x)		 ( (x)        &amp; 0xff)</u></td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td><i>/* L2 Cache (Nehemiah and newer) */</i></td></tr>
<tr><th id="202">202</th><td><u>#define	<dfn class="macro" id="_M/VIA_L2N_ECX_C_SIZE" data-ref="_M/VIA_L2N_ECX_C_SIZE">VIA_L2N_ECX_C_SIZE</dfn>(x)		((((x) &gt;&gt; 16) &amp; 0xffff) * 1024)</u></td></tr>
<tr><th id="203">203</th><td><u>#define	<dfn class="macro" id="_M/VIA_L2N_ECX_C_ASSOC" data-ref="_M/VIA_L2N_ECX_C_ASSOC">VIA_L2N_ECX_C_ASSOC</dfn>(x)		 (((x) &gt;&gt; 12) &amp; 0xf)</u></td></tr>
<tr><th id="204">204</th><td><u>#define	<dfn class="macro" id="_M/VIA_L2N_ECX_C_LPT" data-ref="_M/VIA_L2N_ECX_C_LPT">VIA_L2N_ECX_C_LPT</dfn>(x)		 (((x) &gt;&gt; 8)  &amp; 0xf)</u></td></tr>
<tr><th id="205">205</th><td><u>#define	<dfn class="macro" id="_M/VIA_L2N_ECX_C_LS" data-ref="_M/VIA_L2N_ECX_C_LS">VIA_L2N_ECX_C_LS</dfn>(x)		 ( (x)        &amp; 0xff)</u></td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td><u>#<span data-ppcond="207">ifdef</span> <a class="macro" href="../../../rump/include/opt/opt_rumpkernel.h.html#7" data-ref="_M/_KERNEL">_KERNEL</a></u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/__CI_TBL" data-ref="_M/__CI_TBL">__CI_TBL</dfn>(a,b,c,d,e,f) { a, b, c, d, e }</u></td></tr>
<tr><th id="209">209</th><td><u>#<span data-ppcond="207">else</span></u></td></tr>
<tr><th id="210">210</th><td><u>#define __CI_TBL(a,b,c,d,e,f) { a, b, c, d, e, f }</u></td></tr>
<tr><th id="211">211</th><td><u>#<span data-ppcond="207">endif</span></u></td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><i>/*</i></td></tr>
<tr><th id="214">214</th><td><i> * XXX Currently organized mostly by cache type, but would be</i></td></tr>
<tr><th id="215">215</th><td><i> * XXX easier to maintain if it were in descriptor type order.</i></td></tr>
<tr><th id="216">216</th><td><i> */</i></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/INTEL_CACHE_INFO" data-ref="_M/INTEL_CACHE_INFO">INTEL_CACHE_INFO</dfn> { \</u></td></tr>
<tr><th id="218">218</th><td><u>__CI_TBL(CAI_ITLB,     0x01,    4, 32,        4 * 1024, NULL), \</u></td></tr>
<tr><th id="219">219</th><td><u>__CI_TBL(CAI_ITLB2,    0x02, 0xff,  2, 4 * 1024 * 1024, NULL), \</u></td></tr>
<tr><th id="220">220</th><td><u>__CI_TBL(CAI_DTLB,     0x03,    4, 64,        4 * 1024, NULL), \</u></td></tr>
<tr><th id="221">221</th><td><u>__CI_TBL(CAI_DTLB2,    0x04,    4,  8, 4 * 1024 * 1024, NULL), \</u></td></tr>
<tr><th id="222">222</th><td><u>__CI_TBL(CAI_DTLB2,    0x05,    4, 32, 4 * 1024 * 1024, NULL), \</u></td></tr>
<tr><th id="223">223</th><td><u>__CI_TBL(CAI_ITLB2,    0x0b,    4,  4, 4 * 1024 * 1024, NULL), \</u></td></tr>
<tr><th id="224">224</th><td><u>__CI_TBL(CAI_ITLB,     0x4f, 0xff, 32,        4 * 1024, NULL), \</u></td></tr>
<tr><th id="225">225</th><td><u>__CI_TBL(CAI_ITLB,     0x50, 0xff, 64,        4 * 1024, "4K/4M: 64 entries"), \</u></td></tr>
<tr><th id="226">226</th><td><u>__CI_TBL(CAI_ITLB,     0x51, 0xff, 64,        4 * 1024, "4K/4M: 128 entries"),\</u></td></tr>
<tr><th id="227">227</th><td><u>__CI_TBL(CAI_ITLB,     0x52, 0xff, 64,        4 * 1024, "4K/4M: 256 entries"),\</u></td></tr>
<tr><th id="228">228</th><td><u>__CI_TBL(CAI_ITLB2,    0x55, 0xff, 64,        4 * 1024, "2M/4M: 7 entries"), \</u></td></tr>
<tr><th id="229">229</th><td><u>__CI_TBL(CAI_DTLB2,    0x56,    4, 16, 4 * 1024 * 1024, NULL), \</u></td></tr>
<tr><th id="230">230</th><td><u>__CI_TBL(CAI_DTLB,     0x57,    4, 16,        4 * 1024, NULL), \</u></td></tr>
<tr><th id="231">231</th><td><u>__CI_TBL(CAI_DTLB,     0x59, 0xff, 16,        4 * 1024, NULL), \</u></td></tr>
<tr><th id="232">232</th><td><u>__CI_TBL(CAI_DTLB2,    0x5a, 0xff, 64,        4 * 1024, "2M/4M: 32 entries (L0)"), \</u></td></tr>
<tr><th id="233">233</th><td><u>__CI_TBL(CAI_DTLB,     0x5b, 0xff, 64,        4 * 1024, "4K/4M: 64 entries"), \</u></td></tr>
<tr><th id="234">234</th><td><u>__CI_TBL(CAI_DTLB,     0x5c, 0xff, 64,        4 * 1024, "4K/4M: 128 entries"),\</u></td></tr>
<tr><th id="235">235</th><td><u>__CI_TBL(CAI_DTLB,     0x5d, 0xff, 64,        4 * 1024, "4K/4M: 256 entries"),\</u></td></tr>
<tr><th id="236">236</th><td><u>__CI_TBL(CAI_ITLB,     0x61, 0xff, 48,        4 * 1024, NULL), \</u></td></tr>
<tr><th id="237">237</th><td><u>__CI_TBL(CAI_L1_1GBDTLB,0x63,   4,  4,1024*1024 * 1024, NULL), \</u></td></tr>
<tr><th id="238">238</th><td><u>__CI_TBL(CAI_DTLB,     0x64,    4,512,        4 * 1024, NULL), \</u></td></tr>
<tr><th id="239">239</th><td><u>__CI_TBL(CAI_ITLB,     0x6a,    8, 64,        4 * 1024, NULL), \</u></td></tr>
<tr><th id="240">240</th><td><u>__CI_TBL(CAI_DTLB,     0x6b,    8,256,        4 * 1024, NULL), \</u></td></tr>
<tr><th id="241">241</th><td><u>__CI_TBL(CAI_L2_DTLB2, 0x6c,    8,128,               0, "2M/4M: 128 entries"),\</u></td></tr>
<tr><th id="242">242</th><td><u>__CI_TBL(CAI_L1_1GBDTLB,0x6d,0xff, 16,1024*1024 * 1024, NULL), \</u></td></tr>
<tr><th id="243">243</th><td><u>__CI_TBL(CAI_ITLB2,    0x76, 0xff,  8, 4 * 1024 * 1024, "2M/4M: 8 entries"), \</u></td></tr>
<tr><th id="244">244</th><td><u>__CI_TBL(CAI_DTLB,     0xa0, 0xff, 32,        4 * 1024, NULL), \</u></td></tr>
<tr><th id="245">245</th><td><u>__CI_TBL(CAI_ITLB,     0xb0,    4,128,        4 * 1024, NULL), \</u></td></tr>
<tr><th id="246">246</th><td><u>__CI_TBL(CAI_ITLB2,    0xb1,    4, 64,               0, "8 2M/4 4M entries"), \</u></td></tr>
<tr><th id="247">247</th><td><u>__CI_TBL(CAI_ITLB,     0xb2,    4, 64,        4 * 1024, NULL), \</u></td></tr>
<tr><th id="248">248</th><td><u>__CI_TBL(CAI_DTLB,     0xb3,    4,128,        4 * 1024, NULL), \</u></td></tr>
<tr><th id="249">249</th><td><u>__CI_TBL(CAI_DTLB,     0xb4,    4,256,        4 * 1024, NULL), \</u></td></tr>
<tr><th id="250">250</th><td><u>__CI_TBL(CAI_ITLB,     0xb5,    8, 64,        4 * 1024, NULL), \</u></td></tr>
<tr><th id="251">251</th><td><u>__CI_TBL(CAI_ITLB,     0xb6,    8,128,        4 * 1024, NULL), \</u></td></tr>
<tr><th id="252">252</th><td><u>__CI_TBL(CAI_DTLB,     0xba,    4, 64,        4 * 1024, NULL), \</u></td></tr>
<tr><th id="253">253</th><td><u>__CI_TBL(CAI_DTLB2,    0xc0,    4,  8,        4 * 1024, "4K/4M: 8 entries"), \</u></td></tr>
<tr><th id="254">254</th><td><u>__CI_TBL(CAI_L2_STLB2, 0xc1,    8,1024,       4 * 1024, "4K/2M: 1024 entries"), \</u></td></tr>
<tr><th id="255">255</th><td><u>__CI_TBL(CAI_DTLB2,    0xc2,    4, 16,        4 * 1024, "4K/2M: 16 entries"), \</u></td></tr>
<tr><th id="256">256</th><td><u>__CI_TBL(CAI_L2_STLB,  0xc3,    6,1536,       4 * 1024, NULL), \</u></td></tr>
<tr><th id="257">257</th><td><u>__CI_TBL(CAI_DTLB2,    0xc4,    4, 32,        4 * 1024, "2M/4M: 32 entries"), \</u></td></tr>
<tr><th id="258">258</th><td><u>__CI_TBL(CAI_L2_STLB,  0xca,    4,512,        4 * 1024, NULL), \</u></td></tr>
<tr><th id="259">259</th><td><u>__CI_TBL(CAI_ICACHE,   0x06,    4,        8 * 1024, 32, NULL), \</u></td></tr>
<tr><th id="260">260</th><td><u>__CI_TBL(CAI_ICACHE,   0x08,    4,       16 * 1024, 32, NULL), \</u></td></tr>
<tr><th id="261">261</th><td><u>__CI_TBL(CAI_ICACHE,   0x09,    4,       32 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="262">262</th><td><u>__CI_TBL(CAI_DCACHE,   0x0a,    2,        8 * 1024, 32, NULL), \</u></td></tr>
<tr><th id="263">263</th><td><u>__CI_TBL(CAI_DCACHE,   0x0c,    4,       16 * 1024, 32, NULL), \</u></td></tr>
<tr><th id="264">264</th><td><u>__CI_TBL(CAI_DCACHE,   0x0d,    4,       16 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="265">265</th><td><u>__CI_TBL(CAI_DCACHE,   0x0e,    6,       24 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="266">266</th><td><u>__CI_TBL(CAI_L2CACHE,  0x21,    8,      256 * 1024, 64, NULL), /* L2 (MLC) */ \</u></td></tr>
<tr><th id="267">267</th><td><u>__CI_TBL(CAI_L3CACHE,  0x22, 0xff,      512 * 1024, 64, "sectored, 4-way "), \</u></td></tr>
<tr><th id="268">268</th><td><u>__CI_TBL(CAI_L3CACHE,  0x23, 0xff, 1 * 1024 * 1024, 64, "sectored, 8-way "), \</u></td></tr>
<tr><th id="269">269</th><td><u>__CI_TBL(CAI_L2CACHE,  0x24,   16, 1 * 1024 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="270">270</th><td><u>__CI_TBL(CAI_L3CACHE,  0x25, 0xff, 2 * 1024 * 1024, 64, "sectored, 8-way "), \</u></td></tr>
<tr><th id="271">271</th><td><u>__CI_TBL(CAI_L3CACHE,  0x29, 0xff, 4 * 1024 * 1024, 64, "sectored, 8-way "), \</u></td></tr>
<tr><th id="272">272</th><td><u>__CI_TBL(CAI_DCACHE,   0x2c,    8,       32 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="273">273</th><td><u>__CI_TBL(CAI_ICACHE,   0x30,    8,       32 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="274">274</th><td><u>__CI_TBL(CAI_L2CACHE,  0x39,    4,      128 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="275">275</th><td><u>__CI_TBL(CAI_L2CACHE,  0x3a,    6,      192 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="276">276</th><td><u>__CI_TBL(CAI_L2CACHE,  0x3b,    2,      128 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="277">277</th><td><u>__CI_TBL(CAI_L2CACHE,  0x3c,    4,      256 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="278">278</th><td><u>__CI_TBL(CAI_L2CACHE,  0x3d,    6,      384 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="279">279</th><td><u>__CI_TBL(CAI_L2CACHE,  0x3e,    4,      512 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="280">280</th><td><u>__CI_TBL(CAI_L2CACHE,  0x40,    0,               0,  0, "not present"), \</u></td></tr>
<tr><th id="281">281</th><td><u>__CI_TBL(CAI_L2CACHE,  0x41,    4,      128 * 1024, 32, NULL), \</u></td></tr>
<tr><th id="282">282</th><td><u>__CI_TBL(CAI_L2CACHE,  0x42,    4,      256 * 1024, 32, NULL), \</u></td></tr>
<tr><th id="283">283</th><td><u>__CI_TBL(CAI_L2CACHE,  0x43,    4,      512 * 1024, 32, NULL), \</u></td></tr>
<tr><th id="284">284</th><td><u>__CI_TBL(CAI_L2CACHE,  0x44,    4, 1 * 1024 * 1024, 32, NULL), \</u></td></tr>
<tr><th id="285">285</th><td><u>__CI_TBL(CAI_L2CACHE,  0x45,    4, 2 * 1024 * 1024, 32, NULL), \</u></td></tr>
<tr><th id="286">286</th><td><u>__CI_TBL(CAI_L3CACHE,  0x46,    4, 4 * 1024 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="287">287</th><td><u>__CI_TBL(CAI_L3CACHE,  0x47,    8, 8 * 1024 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="288">288</th><td><u>__CI_TBL(CAI_L2CACHE,  0x48,   12, 3 * 1024 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="289">289</th><td><u>								\</u></td></tr>
<tr><th id="290">290</th><td><u>/* 0x49 Is L2 on Xeon MP (Family 0f, Model 06), L3 otherwise */	\</u></td></tr>
<tr><th id="291">291</th><td><u>__CI_TBL(CAI_L2CACHE,  0x49,   16, 4 * 1024 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="292">292</th><td><u>__CI_TBL(CAI_L3CACHE,  0x49,   16, 4 * 1024 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="293">293</th><td><u>__CI_TBL(CAI_L3CACHE,  0x4a,   12, 6 * 1024 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="294">294</th><td><u>__CI_TBL(CAI_L3CACHE,  0x4b,   16, 8 * 1024 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="295">295</th><td><u>__CI_TBL(CAI_L3CACHE,  0x4c,   12,12 * 1024 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="296">296</th><td><u>__CI_TBL(CAI_L3CACHE,  0x4d,   16,16 * 1024 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="297">297</th><td><u>__CI_TBL(CAI_L2CACHE,  0x4e,   24, 6 * 1024 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="298">298</th><td><u>__CI_TBL(CAI_DCACHE,   0x60,    8,       16 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="299">299</th><td><u>__CI_TBL(CAI_DCACHE,   0x66,    4,        8 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="300">300</th><td><u>__CI_TBL(CAI_DCACHE,   0x67,    4,       16 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="301">301</th><td><u>__CI_TBL(CAI_DCACHE,   0x68,    4,       32 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="302">302</th><td><u>__CI_TBL(CAI_ICACHE,   0x70,    8,       12 * 1024, 64, "12K uOp cache"), \</u></td></tr>
<tr><th id="303">303</th><td><u>__CI_TBL(CAI_ICACHE,   0x71,    8,       16 * 1024, 64, "16K uOp cache"), \</u></td></tr>
<tr><th id="304">304</th><td><u>__CI_TBL(CAI_ICACHE,   0x72,    8,       32 * 1024, 64, "32K uOp cache"), \</u></td></tr>
<tr><th id="305">305</th><td><u>__CI_TBL(CAI_ICACHE,   0x73,    8,       64 * 1024, 64, "64K uOp cache"), \</u></td></tr>
<tr><th id="306">306</th><td><u>__CI_TBL(CAI_L2CACHE,  0x78,    4, 1 * 1024 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="307">307</th><td><u>__CI_TBL(CAI_L2CACHE,  0x79,    8,      128 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="308">308</th><td><u>__CI_TBL(CAI_L2CACHE,  0x7a,    8,      256 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="309">309</th><td><u>__CI_TBL(CAI_L2CACHE,  0x7b,    8,      512 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="310">310</th><td><u>__CI_TBL(CAI_L2CACHE,  0x7c,    8, 1 * 1024 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="311">311</th><td><u>__CI_TBL(CAI_L2CACHE,  0x7d,    8, 2 * 1024 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="312">312</th><td><u>__CI_TBL(CAI_L2CACHE,  0x7f,    2,      512 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="313">313</th><td><u>__CI_TBL(CAI_L2CACHE,  0x80,    8,      512 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="314">314</th><td><u>__CI_TBL(CAI_L2CACHE,  0x82,    8,      256 * 1024, 32, NULL), \</u></td></tr>
<tr><th id="315">315</th><td><u>__CI_TBL(CAI_L2CACHE,  0x83,    8,      512 * 1024, 32, NULL), \</u></td></tr>
<tr><th id="316">316</th><td><u>__CI_TBL(CAI_L2CACHE,  0x84,    8, 1 * 1024 * 1024, 32, NULL), \</u></td></tr>
<tr><th id="317">317</th><td><u>__CI_TBL(CAI_L2CACHE,  0x85,    8, 2 * 1024 * 1024, 32, NULL), \</u></td></tr>
<tr><th id="318">318</th><td><u>__CI_TBL(CAI_L2CACHE,  0x86,    4,      512 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="319">319</th><td><u>__CI_TBL(CAI_L2CACHE,  0x87,    8, 1 * 1024 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="320">320</th><td><u>__CI_TBL(CAI_L3CACHE,  0xd0,    4,      512 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="321">321</th><td><u>__CI_TBL(CAI_L3CACHE,  0xd1,    4, 1 * 1024 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="322">322</th><td><u>__CI_TBL(CAI_L3CACHE,  0xd2,    4, 2 * 1024 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="323">323</th><td><u>__CI_TBL(CAI_L3CACHE,  0xd6,    8, 1 * 1024 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="324">324</th><td><u>__CI_TBL(CAI_L3CACHE,  0xd7,    8, 2 * 1024 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="325">325</th><td><u>__CI_TBL(CAI_L3CACHE,  0xd8,    8, 4 * 1024 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="326">326</th><td><u>__CI_TBL(CAI_L3CACHE,  0xdc,   12, 3 *  512 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="327">327</th><td><u>__CI_TBL(CAI_L3CACHE,  0xdd,   12, 3 * 1024 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="328">328</th><td><u>__CI_TBL(CAI_L3CACHE,  0xde,   12, 6 * 1024 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="329">329</th><td><u>__CI_TBL(CAI_L3CACHE,  0xe2,   16, 2 * 1024 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="330">330</th><td><u>__CI_TBL(CAI_L3CACHE,  0xe3,   16, 4 * 1024 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="331">331</th><td><u>__CI_TBL(CAI_L3CACHE,  0xe4,   16, 8 * 1024 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="332">332</th><td><u>__CI_TBL(CAI_L3CACHE,  0xea,   24,12 * 1024 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="333">333</th><td><u>__CI_TBL(CAI_L3CACHE,  0xeb,   24,18 * 1024 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="334">334</th><td><u>__CI_TBL(CAI_L3CACHE,  0xec,   24,24 * 1024 * 1024, 64, NULL), \</u></td></tr>
<tr><th id="335">335</th><td><u>__CI_TBL(CAI_PREFETCH, 0xf0,    0,               0, 64, NULL), \</u></td></tr>
<tr><th id="336">336</th><td><u>__CI_TBL(CAI_PREFETCH, 0xf1,    0,               0,128, NULL), \</u></td></tr>
<tr><th id="337">337</th><td><u>/* 0xfe means no TLB information in CPUID leaf 2 (and use leaf 0x18) */ \</u></td></tr>
<tr><th id="338">338</th><td><u>/* 0xff means no cache information in CPUID leaf 2 (and use leaf 4) */ \</u></td></tr>
<tr><th id="339">339</th><td><u>__CI_TBL(0,               0,    0,               0,  0, NULL)  \</u></td></tr>
<tr><th id="340">340</th><td><u>}</u></td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/AMD_L2CACHE_INFO" data-ref="_M/AMD_L2CACHE_INFO">AMD_L2CACHE_INFO</dfn> { \</u></td></tr>
<tr><th id="343">343</th><td><u>__CI_TBL(0, 0x01,    1, 0, 0, NULL), \</u></td></tr>
<tr><th id="344">344</th><td><u>__CI_TBL(0, 0x02,    2, 0, 0, NULL), \</u></td></tr>
<tr><th id="345">345</th><td><u>__CI_TBL(0, 0x03,    3, 0, 0, NULL), \</u></td></tr>
<tr><th id="346">346</th><td><u>__CI_TBL(0, 0x04,    4, 0, 0, NULL), \</u></td></tr>
<tr><th id="347">347</th><td><u>__CI_TBL(0, 0x05,    6, 0, 0, NULL), \</u></td></tr>
<tr><th id="348">348</th><td><u>__CI_TBL(0, 0x06,    8, 0, 0, NULL), \</u></td></tr>
<tr><th id="349">349</th><td><u>__CI_TBL(0, 0x08,   16, 0, 0, NULL), \</u></td></tr>
<tr><th id="350">350</th><td><u>__CI_TBL(0, 0x0a,   32, 0, 0, NULL), \</u></td></tr>
<tr><th id="351">351</th><td><u>__CI_TBL(0, 0x0b,   48, 0, 0, NULL), \</u></td></tr>
<tr><th id="352">352</th><td><u>__CI_TBL(0, 0x0c,   64, 0, 0, NULL), \</u></td></tr>
<tr><th id="353">353</th><td><u>__CI_TBL(0, 0x0d,   96, 0, 0, NULL), \</u></td></tr>
<tr><th id="354">354</th><td><u>__CI_TBL(0, 0x0e,  128, 0, 0, NULL), \</u></td></tr>
<tr><th id="355">355</th><td><u>__CI_TBL(0, 0x0f, 0xff, 0, 0, NULL), \</u></td></tr>
<tr><th id="356">356</th><td><u>__CI_TBL(0, 0x00,    0, 0, 0, NULL)  \</u></td></tr>
<tr><th id="357">357</th><td><u>}</u></td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/AMD_L3CACHE_INFO" data-ref="_M/AMD_L3CACHE_INFO">AMD_L3CACHE_INFO</dfn> { \</u></td></tr>
<tr><th id="360">360</th><td><u>__CI_TBL(0, 0x01,    1, 0, 0, NULL), \</u></td></tr>
<tr><th id="361">361</th><td><u>__CI_TBL(0, 0x02,    2, 0, 0, NULL), \</u></td></tr>
<tr><th id="362">362</th><td><u>__CI_TBL(0, 0x04,    4, 0, 0, NULL), \</u></td></tr>
<tr><th id="363">363</th><td><u>__CI_TBL(0, 0x06,    8, 0, 0, NULL), \</u></td></tr>
<tr><th id="364">364</th><td><u>__CI_TBL(0, 0x08,   16, 0, 0, NULL), \</u></td></tr>
<tr><th id="365">365</th><td><u>__CI_TBL(0, 0x0a,   32, 0, 0, NULL), \</u></td></tr>
<tr><th id="366">366</th><td><u>__CI_TBL(0, 0x0b,   48, 0, 0, NULL), \</u></td></tr>
<tr><th id="367">367</th><td><u>__CI_TBL(0, 0x0c,   64, 0, 0, NULL), \</u></td></tr>
<tr><th id="368">368</th><td><u>__CI_TBL(0, 0x0d,   96, 0, 0, NULL), \</u></td></tr>
<tr><th id="369">369</th><td><u>__CI_TBL(0, 0x0e,  128, 0, 0, NULL), \</u></td></tr>
<tr><th id="370">370</th><td><u>__CI_TBL(0, 0x0f, 0xff, 0, 0, NULL), \</u></td></tr>
<tr><th id="371">371</th><td><u>__CI_TBL(0, 0x00,    0, 0, 0, NULL)  \</u></td></tr>
<tr><th id="372">372</th><td><u>}</u></td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td><u>#<span data-ppcond="3">endif</span> /* _X86_CACHEINFO_H_ */</u></td></tr>
<tr><th id="375">375</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../common/lib/libutil/proc_compare.c.html'>netbsd/common/lib/libutil/proc_compare.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
