[1;34m[src/device/io/mmio.c,18,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100000ff][0m
sh: 1: spike-dasm: not found
Emu compiled at Apr 13 2022, 16:48:52
The image is /home/jy/oscpu/bin/non-output/cpu-tests/pascal-cpu-tests.bin
Using simulated 4096MB RAM
--diff is not given, try to use $(NEMU_HOME)/build/riscv64-nemu-interpreter-so by default
NemuProxy using /home/jy/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 

============== Commit Group Trace (Core 0) ==============
commit group [00]: pc 0080000084 cmtcnt 2
commit group [01]: pc 008000008c cmtcnt 2
commit group [02]: pc 008000007c cmtcnt 1
commit group [03]: pc 0080000080 cmtcnt 1
commit group [04]: pc 0080000084 cmtcnt 2
commit group [05]: pc 008000008c cmtcnt 2
commit group [06]: pc 008000007c cmtcnt 1
commit group [07]: pc 0080000080 cmtcnt 1
commit group [08]: pc 0080000084 cmtcnt 2
commit group [09]: pc 008000008c cmtcnt 2
commit group [10]: pc 008000007c cmtcnt 1
commit group [11]: pc 0080000080 cmtcnt 1
commit group [12]: pc 0080000084 cmtcnt 2
commit group [13]: pc 008000008c cmtcnt 2
commit group [14]: pc 008000007c cmtcnt 1 <--
commit group [15]: pc 0080000080 cmtcnt 1

============== Commit Instr Trace ==============
commit inst [00]: pc 008000007c inst 0007a703 wen 1 dst 0000000e data 0000000000000006 <--
commit inst [01]: pc 008000009c inst 01158663 wen 0 dst 00000000 data 000000008000007c
commit inst [02]: pc 00800000a0 inst 00452703 wen 1 dst 0000000e data 0000000000000007
commit inst [03]: pc 00800000a4 inst fc5ff06f wen 1 dst 00000000 data 00000000800000a8
commit inst [04]: pc 0080000068 inst 00000417 wen 1 dst 00000008 data 0000000080000068
commit inst [05]: pc 008000006c inst 39c40413 wen 1 dst 00000008 data 0000000080000068
commit inst [06]: pc 0080000070 inst 00040793 wen 1 dst 0000000f data 0000000080000404
commit inst [07]: pc 0080000074 inst 00100693 wen 1 dst 0000000d data 0000000000000001
commit inst [08]: pc 0080000078 inst 0080006f wen 1 dst 00000000 data 000000008000007c
commit inst [09]: pc 0080000080 inst 00d7063b wen 1 dst 0000000c data 0000000000000008
commit inst [10]: pc 0080000084 inst 00c7a023 wen 0 dst 00000000 data 000000008000007c
commit inst [11]: pc 0080000088 inst 00478793 wen 1 dst 0000000f data 0000000080000408
commit inst [12]: pc 008000008c inst 00070693 wen 1 dst 0000000d data 0000000000000007
commit inst [13]: pc 0080000090 inst feb796e3 wen 0 dst 00000000 data 000000008000007c
commit inst [14]: pc 008000007c inst 0007a703 wen 1 dst 0000000e data 0000000000000015
commit inst [15]: pc 0080000080 inst 00d7063b wen 1 dst 0000000c data 000000000000001c
commit inst [16]: pc 0080000084 inst 00c7a023 wen 0 dst 00000000 data 000000008000007c
commit inst [17]: pc 0080000088 inst 00478793 wen 1 dst 0000000f data 000000008000040c
commit inst [18]: pc 008000008c inst 00070693 wen 1 dst 0000000d data 0000000000000015
commit inst [19]: pc 0080000090 inst feb796e3 wen 0 dst 00000000 data 000000008000007c
commit inst [20]: pc 008000007c inst 0007a703 wen 1 dst 0000000e data 0000000000000023
commit inst [21]: pc 0080000080 inst 00d7063b wen 1 dst 0000000c data 0000000000000038
commit inst [22]: pc 0080000084 inst 00c7a023 wen 0 dst 00000000 data 000000008000007c
commit inst [23]: pc 0080000088 inst 00478793 wen 1 dst 0000000f data 0000000080000410
commit inst [24]: pc 008000008c inst 00070693 wen 1 dst 0000000d data 0000000000000023
commit inst [25]: pc 0080000090 inst feb796e3 wen 0 dst 00000000 data 000000008000007c
commit inst [26]: pc 008000007c inst 0007a703 wen 1 dst 0000000e data 0000000000000023
commit inst [27]: pc 0080000080 inst 00d7063b wen 1 dst 0000000c data 0000000000000046
commit inst [28]: pc 0080000084 inst 00c7a023 wen 0 dst 00000000 data 000000008000007c
commit inst [29]: pc 0080000088 inst 00478793 wen 1 dst 0000000f data 0000000080000414
commit inst [30]: pc 008000008c inst 00070693 wen 1 dst 0000000d data 0000000000000023
commit inst [31]: pc 0080000090 inst feb796e3 wen 0 dst 00000000 data 000000008000007c

==============  REF Regs  ==============
[WARNING] difftest store queue overflow
  $0: 0x0000000000000000   ra: 0x0000000080000140   sp: 0x0000000080008fd0   gp: 0x352fdf98e52fcfc7 
  tp: 0xdcbf0f62626151e5   t0: 0x00ed0eace4dae482   t1: 0xf96a00e573cc4cd7   t2: 0xedfc400e6a038067 
  s0: 0x0000000080000404   s1: 0x974425e3ad3552c1   a0: 0x0000000080000400   a1: 0x0000000080000420 
  a2: 0x0000000000000046   a3: 0x0000000000000023   a4: 0x0000000000000015   a5: 0x0000000080000414 
  a6: 0x0000000000000001   a7: 0x000000008000047c   s2: 0x908b6f65851affbf   s3: 0xcd7c3b8b35bef882 
  s4: 0xebc619084016065a   s5: 0xb1bcba8f7aefabc4   s6: 0xa0e62d20b46b5236   s7: 0xaecbb226c4d1e497 
  s8: 0x88bfc3bc6b955579   s9: 0xd07d9a22a3aa966a  s10: 0xe1be04456234661d  s11: 0x4c23bcb7582560ee 
  t3: 0x9f1221e4922f52ff   t4: 0xe30e9ccab7e1ce94   t5: 0xf3632551678d6045   t6: 0x5f8d2c8d47e26698 
 ft0: 0x0074f51314b77263  ft1: 0x00060a1300153513  ft2: 0xf35ff0ef00068993  ft3: 0x2004b02320048793 
 ft4: 0x2134b8232144b423  ft5: 0x0084041300043023  ft6: 0xfff00793fe879ce3  ft7: 0x03f79793dc090413 
 fs0: 0x000784131287f863  fs1: 0xefdff0ef00100513  fa0: 0x0017d793f8300793  fa1: 0x00f53533fc040513 
 fa2: 0x01f4f513ee9ff0ef  fa3: 0xeddff0ef00153513  fa4: 0x2404b02300100513  fa5: 0x2484b8232404b423 
 fa6: 0x2604b02324048c23  fa7: 0xebdff0ef2604b423  fs2: 0xeb5ff0ef00100513  fs3: 0x24048a132504b503 
 fs4: 0x0015451304053513  fs5: 0xe9dff0ef00157513  fs6: 0x03f575132504b503  fs7: 0xe8dff0ef00153513 
 fs8: 0x001007932504b703  fs9: 0x0ae7fc6300675713 fs10: 0x0010069300000793 fs11: 0x001757130017879b 
 ft8: 0xfed71ae30ff7f793  ft9: 0x0407b51300078993 ft10: 0xe55ff0ef00f71933 ft11: 0x00f487b300399793 
pc: 0x0000000080000080 mstatus: 0x0000000000000000 mcause: 0x0000000000000000 mepc: 0x0000000000000000
                       sstatus: 0x0000000000000000 scause: 0x0000000000000000 sepc: 0x0000000000000000
satp: 0x0000000000000000
mip: 0x0000000000000000 mie: 0x0000000000000000 mscratch: 0x0000000000000000 sscratch: 0x0000000000000000
mideleg: 0x0000000000000000 medeleg: 0x0000000000000000
mtval: 0x0000000000000000 stval: 0x0000000000000000 mtvec: 0x0000000000000000 stvec: 0x0000000000000000
privilege mode:3  pmp: below
 0: cfg:0x00 addr:0x0000000000000000| 1: cfg:0x00 addr:0x0000000000000000
 2: cfg:0x00 addr:0x0000000000000000| 3: cfg:0x00 addr:0x0000000000000000
 4: cfg:0x00 addr:0x0000000000000000| 5: cfg:0x00 addr:0x0000000000000000
 6: cfg:0x00 addr:0x0000000000000000| 7: cfg:0x00 addr:0x0000000000000000
 8: cfg:0x00 addr:0x0000000000000000| 9: cfg:0x00 addr:0x0000000000000000
10: cfg:0x00 addr:0x0000000000000000|11: cfg:0x00 addr:0x0000000000000000
12: cfg:0x00 addr:0x0000000000000000|13: cfg:0x00 addr:0x0000000000000000
14: cfg:0x00 addr:0x0000000000000000|15: cfg:0x00 addr:0x0000000000000000
issue_0 is 0
issue_0 is 0
issue_0 is 0
issue_0 is 0
issue_0 is 0
issue_0 is 0
issue_0 is 0
issue_0 is 0
issue_0 is 0
issue_0 is 0
priviledgeMode: 3
     a4 different at pc = 0x008000007c, right= 0x0000000000000015, wrong = 0x0000000000000006
Core 0: [31mABORT at pc = 0x8000007c
[0m[35mtotal guest instructions = 640
[0m[35minstrCnt = 640, cycleCnt = 2,331, IPC = 0.274560
[0m[34mSeed=0 Guest cycle spent: 2,332 (this will be different from cycleCnt if emu loads a snapshot)
[0m[34mHost time spent: 10ms
[0m