# sta_machine
verilog
This is just a temporary files in verilog about designing a fpga system.
