$comment
	File created using the following command:
		vcd file aula5.msim.vcd -direction
$end
$date
	Wed Mar 15 22:43:24 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula5_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & LEDR [7] $end
$var wire 1 ' LEDR [6] $end
$var wire 1 ( LEDR [5] $end
$var wire 1 ) LEDR [4] $end
$var wire 1 * LEDR [3] $end
$var wire 1 + LEDR [2] $end
$var wire 1 , LEDR [1] $end
$var wire 1 - LEDR [0] $end
$var wire 1 . PC_OUT [8] $end
$var wire 1 / PC_OUT [7] $end
$var wire 1 0 PC_OUT [6] $end
$var wire 1 1 PC_OUT [5] $end
$var wire 1 2 PC_OUT [4] $end
$var wire 1 3 PC_OUT [3] $end
$var wire 1 4 PC_OUT [2] $end
$var wire 1 5 PC_OUT [1] $end
$var wire 1 6 PC_OUT [0] $end
$var wire 1 7 SW [12] $end
$var wire 1 8 SW [11] $end
$var wire 1 9 SW [10] $end
$var wire 1 : SW [9] $end
$var wire 1 ; SW [8] $end
$var wire 1 < SW [7] $end
$var wire 1 = SW [6] $end
$var wire 1 > SW [5] $end
$var wire 1 ? SW [4] $end
$var wire 1 @ SW [3] $end
$var wire 1 A SW [2] $end
$var wire 1 B SW [1] $end
$var wire 1 C SW [0] $end

$scope module i1 $end
$var wire 1 D gnd $end
$var wire 1 E vcc $end
$var wire 1 F unknown $end
$var wire 1 G devoe $end
$var wire 1 H devclrn $end
$var wire 1 I devpor $end
$var wire 1 J ww_devoe $end
$var wire 1 K ww_devclrn $end
$var wire 1 L ww_devpor $end
$var wire 1 M ww_CLOCK_50 $end
$var wire 1 N ww_KEY [3] $end
$var wire 1 O ww_KEY [2] $end
$var wire 1 P ww_KEY [1] $end
$var wire 1 Q ww_KEY [0] $end
$var wire 1 R ww_SW [12] $end
$var wire 1 S ww_SW [11] $end
$var wire 1 T ww_SW [10] $end
$var wire 1 U ww_SW [9] $end
$var wire 1 V ww_SW [8] $end
$var wire 1 W ww_SW [7] $end
$var wire 1 X ww_SW [6] $end
$var wire 1 Y ww_SW [5] $end
$var wire 1 Z ww_SW [4] $end
$var wire 1 [ ww_SW [3] $end
$var wire 1 \ ww_SW [2] $end
$var wire 1 ] ww_SW [1] $end
$var wire 1 ^ ww_SW [0] $end
$var wire 1 _ ww_PC_OUT [8] $end
$var wire 1 ` ww_PC_OUT [7] $end
$var wire 1 a ww_PC_OUT [6] $end
$var wire 1 b ww_PC_OUT [5] $end
$var wire 1 c ww_PC_OUT [4] $end
$var wire 1 d ww_PC_OUT [3] $end
$var wire 1 e ww_PC_OUT [2] $end
$var wire 1 f ww_PC_OUT [1] $end
$var wire 1 g ww_PC_OUT [0] $end
$var wire 1 h ww_LEDR [7] $end
$var wire 1 i ww_LEDR [6] $end
$var wire 1 j ww_LEDR [5] $end
$var wire 1 k ww_LEDR [4] $end
$var wire 1 l ww_LEDR [3] $end
$var wire 1 m ww_LEDR [2] $end
$var wire 1 n ww_LEDR [1] $end
$var wire 1 o ww_LEDR [0] $end
$var wire 1 p \CLOCK_50~input_o\ $end
$var wire 1 q \KEY[1]~input_o\ $end
$var wire 1 r \KEY[2]~input_o\ $end
$var wire 1 s \KEY[3]~input_o\ $end
$var wire 1 t \KEY[0]~input_o\ $end
$var wire 1 u \incrementaPC|Add0~1_sumout\ $end
$var wire 1 v \ROM1|memROM~8_combout\ $end
$var wire 1 w \ROM1|memROM~0_combout\ $end
$var wire 1 x \ROM1|memROM~10_combout\ $end
$var wire 1 y \Log_Desvio|saida~0_combout\ $end
$var wire 1 z \ROM1|memROM~11_combout\ $end
$var wire 1 { \ROM1|memROM~13_combout\ $end
$var wire 1 | \ULA1|Equal1~0_combout\ $end
$var wire 1 } \ULA1|Equal1~1_combout\ $end
$var wire 1 ~ \ROM1|memROM~7_combout\ $end
$var wire 1 !! \ROM1|memROM~9_combout\ $end
$var wire 1 "! \decoder|Equal4~0_combout\ $end
$var wire 1 #! \MUX1|saida_MUX[4]~2_combout\ $end
$var wire 1 $! \decoder|saida[4]~0_combout\ $end
$var wire 1 %! \decoder|saida[5]~1_combout\ $end
$var wire 1 &! \ROM1|memROM~3_combout\ $end
$var wire 1 '! \ROM1|memROM~4_combout\ $end
$var wire 1 (! \ROM1|memROM~2_combout\ $end
$var wire 1 )! \RAM|process_0~0_combout\ $end
$var wire 1 *! \RAM|ram~163_combout\ $end
$var wire 1 +! \RAM|ram~21_q\ $end
$var wire 1 ,! \RAM|ram~164_combout\ $end
$var wire 1 -! \RAM|ram~29_q\ $end
$var wire 1 .! \RAM|ram~153_combout\ $end
$var wire 1 /! \RAM|ram~154_combout\ $end
$var wire 1 0! \ROM1|memROM~12_combout\ $end
$var wire 1 1! \ROM1|memROM~14_combout\ $end
$var wire 1 2! \decoder|Equal4~1_combout\ $end
$var wire 1 3! \ROM1|memROM~15_combout\ $end
$var wire 1 4! \ULA1|Add0~34_cout\ $end
$var wire 1 5! \ULA1|Add0~1_sumout\ $end
$var wire 1 6! \RAM|ram~17_q\ $end
$var wire 1 7! \RAM|ram~25_q\ $end
$var wire 1 8! \RAM|ram~145_combout\ $end
$var wire 1 9! \RAM|ram~146_combout\ $end
$var wire 1 :! \MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 ;! \ULA1|Add0~2\ $end
$var wire 1 <! \ULA1|Add0~5_sumout\ $end
$var wire 1 =! \RAM|ram~26_q\ $end
$var wire 1 >! \RAM|ram~148_combout\ $end
$var wire 1 ?! \RAM|ram~18_q\ $end
$var wire 1 @! \RAM|ram~147_combout\ $end
$var wire 1 A! \MUX1|saida_MUX[1]~10_combout\ $end
$var wire 1 B! \ULA1|Add0~6\ $end
$var wire 1 C! \ULA1|Add0~9_sumout\ $end
$var wire 1 D! \RAM|ram~19_q\ $end
$var wire 1 E! \RAM|ram~27_q\ $end
$var wire 1 F! \RAM|ram~149_combout\ $end
$var wire 1 G! \MUX1|saida_MUX[2]~6_combout\ $end
$var wire 1 H! \ULA1|Add0~10\ $end
$var wire 1 I! \ULA1|Add0~13_sumout\ $end
$var wire 1 J! \RAM|ram~20_q\ $end
$var wire 1 K! \RAM|ram~150_combout\ $end
$var wire 1 L! \RAM|ram~28_q\ $end
$var wire 1 M! \RAM|ram~151_combout\ $end
$var wire 1 N! \RAM|ram~152_combout\ $end
$var wire 1 O! \MUX1|saida_MUX[3]~1_combout\ $end
$var wire 1 P! \ULA1|Add0~14\ $end
$var wire 1 Q! \ULA1|Add0~17_sumout\ $end
$var wire 1 R! \MUX1|saida_MUX[5]~3_combout\ $end
$var wire 1 S! \RAM|ram~22_q\ $end
$var wire 1 T! \RAM|ram~155_combout\ $end
$var wire 1 U! \RAM|ram~30_q\ $end
$var wire 1 V! \RAM|ram~156_combout\ $end
$var wire 1 W! \RAM|ram~157_combout\ $end
$var wire 1 X! \ULA1|Add0~18\ $end
$var wire 1 Y! \ULA1|Add0~21_sumout\ $end
$var wire 1 Z! \MUX1|saida_MUX[6]~4_combout\ $end
$var wire 1 [! \RAM|ram~23_q\ $end
$var wire 1 \! \RAM|ram~31_q\ $end
$var wire 1 ]! \RAM|ram~158_combout\ $end
$var wire 1 ^! \RAM|ram~159_combout\ $end
$var wire 1 _! \ULA1|Add0~22\ $end
$var wire 1 `! \ULA1|Add0~25_sumout\ $end
$var wire 1 a! \MUX1|saida_MUX[7]~5_combout\ $end
$var wire 1 b! \RAM|ram~24_q\ $end
$var wire 1 c! \RAM|ram~160_combout\ $end
$var wire 1 d! \RAM|ram~32_q\ $end
$var wire 1 e! \RAM|ram~161_combout\ $end
$var wire 1 f! \RAM|ram~162_combout\ $end
$var wire 1 g! \ULA1|Add0~26\ $end
$var wire 1 h! \ULA1|Add0~29_sumout\ $end
$var wire 1 i! \flag_ula|DOUT~0_combout\ $end
$var wire 1 j! \flag_ula|DOUT~1_combout\ $end
$var wire 1 k! \flag_ula|DOUT~2_combout\ $end
$var wire 1 l! \flag_ula|DOUT~3_combout\ $end
$var wire 1 m! \flag_ula|DOUT~q\ $end
$var wire 1 n! \Log_Desvio|saida~1_combout\ $end
$var wire 1 o! \incrementaPC|Add0~2\ $end
$var wire 1 p! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 q! \incrementaPC|Add0~6\ $end
$var wire 1 r! \incrementaPC|Add0~9_sumout\ $end
$var wire 1 s! \ROM1|memROM~3_wirecell_combout\ $end
$var wire 1 t! \incrementaPC|Add0~10\ $end
$var wire 1 u! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 v! \incrementaPC|Add0~14\ $end
$var wire 1 w! \incrementaPC|Add0~21_sumout\ $end
$var wire 1 x! \~GND~combout\ $end
$var wire 1 y! \incrementaPC|Add0~22\ $end
$var wire 1 z! \incrementaPC|Add0~25_sumout\ $end
$var wire 1 {! \incrementaPC|Add0~26\ $end
$var wire 1 |! \incrementaPC|Add0~29_sumout\ $end
$var wire 1 }! \incrementaPC|Add0~30\ $end
$var wire 1 ~! \incrementaPC|Add0~33_sumout\ $end
$var wire 1 !" \incrementaPC|Add0~34\ $end
$var wire 1 "" \incrementaPC|Add0~17_sumout\ $end
$var wire 1 #" \ROM1|memROM~5_combout\ $end
$var wire 1 $" \ROM1|memROM~6_combout\ $end
$var wire 1 %" \ROM1|memROM~16_combout\ $end
$var wire 1 &" \ROM1|memROM~1_combout\ $end
$var wire 1 '" \REGA|DOUT\ [7] $end
$var wire 1 (" \REGA|DOUT\ [6] $end
$var wire 1 )" \REGA|DOUT\ [5] $end
$var wire 1 *" \REGA|DOUT\ [4] $end
$var wire 1 +" \REGA|DOUT\ [3] $end
$var wire 1 ," \REGA|DOUT\ [2] $end
$var wire 1 -" \REGA|DOUT\ [1] $end
$var wire 1 ." \REGA|DOUT\ [0] $end
$var wire 1 /" \PC|DOUT\ [8] $end
$var wire 1 0" \PC|DOUT\ [7] $end
$var wire 1 1" \PC|DOUT\ [6] $end
$var wire 1 2" \PC|DOUT\ [5] $end
$var wire 1 3" \PC|DOUT\ [4] $end
$var wire 1 4" \PC|DOUT\ [3] $end
$var wire 1 5" \PC|DOUT\ [2] $end
$var wire 1 6" \PC|DOUT\ [1] $end
$var wire 1 7" \PC|DOUT\ [0] $end
$var wire 1 8" \RAM|ALT_INV_process_0~0_combout\ $end
$var wire 1 9" \ROM1|ALT_INV_memROM~16_combout\ $end
$var wire 1 :" \decoder|ALT_INV_Equal4~1_combout\ $end
$var wire 1 ;" \ROM1|ALT_INV_memROM~15_combout\ $end
$var wire 1 <" \ULA1|ALT_INV_Equal1~1_combout\ $end
$var wire 1 =" \ULA1|ALT_INV_Equal1~0_combout\ $end
$var wire 1 >" \flag_ula|ALT_INV_DOUT~2_combout\ $end
$var wire 1 ?" \flag_ula|ALT_INV_DOUT~1_combout\ $end
$var wire 1 @" \flag_ula|ALT_INV_DOUT~0_combout\ $end
$var wire 1 A" \RAM|ALT_INV_ram~162_combout\ $end
$var wire 1 B" \RAM|ALT_INV_ram~161_combout\ $end
$var wire 1 C" \RAM|ALT_INV_ram~32_q\ $end
$var wire 1 D" \RAM|ALT_INV_ram~160_combout\ $end
$var wire 1 E" \RAM|ALT_INV_ram~24_q\ $end
$var wire 1 F" \RAM|ALT_INV_ram~159_combout\ $end
$var wire 1 G" \RAM|ALT_INV_ram~158_combout\ $end
$var wire 1 H" \RAM|ALT_INV_ram~31_q\ $end
$var wire 1 I" \RAM|ALT_INV_ram~23_q\ $end
$var wire 1 J" \RAM|ALT_INV_ram~157_combout\ $end
$var wire 1 K" \RAM|ALT_INV_ram~156_combout\ $end
$var wire 1 L" \RAM|ALT_INV_ram~30_q\ $end
$var wire 1 M" \RAM|ALT_INV_ram~155_combout\ $end
$var wire 1 N" \RAM|ALT_INV_ram~22_q\ $end
$var wire 1 O" \RAM|ALT_INV_ram~154_combout\ $end
$var wire 1 P" \RAM|ALT_INV_ram~153_combout\ $end
$var wire 1 Q" \RAM|ALT_INV_ram~29_q\ $end
$var wire 1 R" \RAM|ALT_INV_ram~21_q\ $end
$var wire 1 S" \MUX1|ALT_INV_saida_MUX[3]~1_combout\ $end
$var wire 1 T" \RAM|ALT_INV_ram~152_combout\ $end
$var wire 1 U" \RAM|ALT_INV_ram~151_combout\ $end
$var wire 1 V" \RAM|ALT_INV_ram~28_q\ $end
$var wire 1 W" \RAM|ALT_INV_ram~150_combout\ $end
$var wire 1 X" \RAM|ALT_INV_ram~20_q\ $end
$var wire 1 Y" \RAM|ALT_INV_ram~149_combout\ $end
$var wire 1 Z" \RAM|ALT_INV_ram~27_q\ $end
$var wire 1 [" \RAM|ALT_INV_ram~19_q\ $end
$var wire 1 \" \RAM|ALT_INV_ram~148_combout\ $end
$var wire 1 ]" \RAM|ALT_INV_ram~26_q\ $end
$var wire 1 ^" \RAM|ALT_INV_ram~147_combout\ $end
$var wire 1 _" \RAM|ALT_INV_ram~18_q\ $end
$var wire 1 `" \MUX1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 a" \RAM|ALT_INV_ram~146_combout\ $end
$var wire 1 b" \RAM|ALT_INV_ram~145_combout\ $end
$var wire 1 c" \RAM|ALT_INV_ram~25_q\ $end
$var wire 1 d" \RAM|ALT_INV_ram~17_q\ $end
$var wire 1 e" \decoder|ALT_INV_Equal4~0_combout\ $end
$var wire 1 f" \flag_ula|ALT_INV_DOUT~q\ $end
$var wire 1 g" \ROM1|ALT_INV_memROM~14_combout\ $end
$var wire 1 h" \ROM1|ALT_INV_memROM~13_combout\ $end
$var wire 1 i" \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 j" \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 k" \Log_Desvio|ALT_INV_saida~0_combout\ $end
$var wire 1 l" \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 m" \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 n" \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 o" \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 p" \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 q" \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 r" \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 s" \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 t" \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 u" \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 v" \MUX1|ALT_INV_saida_MUX[1]~10_combout\ $end
$var wire 1 w" \MUX1|ALT_INV_saida_MUX[2]~6_combout\ $end
$var wire 1 x" \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 y" \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 z" \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 {" \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 |" \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 }" \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 ~" \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 !# \ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 "# \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 ## \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 $# \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 %# \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 &# \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 '# \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 (# \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 )# \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 *# \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 +# \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 ,# \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 -# \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 .# \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 /# \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 0# \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 1# \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 2# \PC|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0D
1E
xF
1G
1H
1I
1J
1K
1L
0M
0p
0q
0r
0s
0t
1u
0v
1w
1x
1y
0z
0{
1|
1}
1~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
10!
01!
02!
03!
14!
05!
06!
07!
08!
09!
0:!
1;!
0<!
0=!
0>!
0?!
0@!
0A!
1B!
0C!
0D!
0E!
0F!
0G!
1H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
1P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
1X!
0Y!
0Z!
0[!
0\!
0]!
0^!
1_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
1g!
0h!
0i!
0j!
0k!
0l!
0m!
1n!
0o!
0p!
0q!
0r!
1s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
18"
19"
1:"
1;"
0<"
0="
1>"
1?"
1@"
1A"
1B"
1C"
1D"
1E"
1F"
1G"
1H"
1I"
1J"
1K"
1L"
1M"
1N"
1O"
1P"
1Q"
1R"
1S"
1T"
1U"
1V"
1W"
1X"
1Y"
1Z"
1["
1\"
1]"
1^"
1_"
1`"
1a"
1b"
1c"
1d"
1e"
1f"
1g"
1h"
0i"
1j"
0k"
0l"
1m"
1n"
0o"
1p"
1q"
1r"
1s"
1t"
0u"
1v"
1w"
1x"
1y"
1z"
1{"
1|"
1}"
1~"
1!#
0"
0#
0$
0%
0N
0O
0P
0Q
0R
1S
1T
0U
0V
0W
0X
0Y
0Z
0[
1\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
1"#
1##
1$#
1%#
1&#
1'#
1(#
1)#
1*#
1+#
1,#
1-#
1.#
1/#
10#
11#
12#
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
18
19
0:
0;
0<
0=
0>
0?
0@
1A
0B
0C
$end
#10000
1!
1%
1M
1Q
1t
1p
15"
00#
0x
1r!
1%"
09"
1l"
1e
0y
1"!
1$!
1%!
1&"
14
0t"
0e"
1k"
12!
0n!
1G!
1:!
0`"
0w"
0:"
1^
0T
1C!
0H!
15!
0;!
1C
09
0!#
0}"
1<!
0B!
1I!
0P!
0|"
0~"
1Q!
0X!
0C!
1}"
0{"
1Y!
0_!
0z"
1`!
0g!
0y"
1h!
0x"
#20000
0!
0%
1$
0M
0Q
1P
1q
0t
0p
#30000
1!
1%
1M
1Q
1t
1p
1."
1,"
17"
02#
0'#
0)#
05!
1;!
1C!
0u
1o!
1v
1&!
1)!
1#"
0%"
19"
0p"
08"
0r"
0n"
0}"
1!#
1g
1m
1o
1p!
0<!
1B!
1!!
0"!
13!
0G!
0s!
1,!
1$"
0&"
1~"
16
1-
1+
0C!
1H!
1t"
1w"
0;"
1e"
0m"
1}"
0\
0%!
1C!
1*!
0,!
0:!
0I!
1P!
1|"
1`"
0}"
0A
0^
1V
1U
0Q!
1X!
15!
1{"
0C
1;
1:
0Y!
1_!
0!#
1z"
0`!
1g!
1y"
0h!
1x"
#40000
0!
0%
0$
1#
0M
0Q
0P
1O
1r
0q
0t
0p
#50000
1!
1%
1M
1Q
1t
1p
16!
1D!
07"
16"
01#
12#
0["
0d"
18!
1F!
1u
0o!
0v
1z
1{
0)!
0p!
1q!
18"
0h"
0j"
1n"
0Y"
0b"
1f
0g
0r!
1t!
1p!
0q!
19!
1G!
0!!
03!
00!
0$!
11!
0*!
06
15
1r!
0t!
1u!
0g"
1i"
1;"
1m"
0w"
0a"
1:!
0C!
02!
1i!
0u!
0@"
1:"
1}"
0`"
1R
0S
0U
05!
0:
08
17
1!#
1j!
0?"
1l!
#60000
0!
0%
1$
0M
0Q
1P
1q
0t
0p
#70000
1!
1%
1M
1Q
1t
1p
1m!
17"
02#
0f"
0u
1o!
1x
0z
0{
0#"
1%"
09"
1p"
1h"
1j"
0l"
1g
0p!
1q!
1y
10!
0i!
01!
0$"
1&"
16
0r!
1t!
0t"
1g"
1@"
0i"
0k"
1n!
0j!
1k!
08!
0F!
1u!
1Y"
1b"
0>"
1?"
1^
0V
0R
1S
1T
09!
0G!
1C
0;
19
18
07
1w"
1a"
0:!
1C!
0}"
1`"
15!
0!#
#80000
0!
0%
0$
0#
1"
0M
0Q
0P
0O
1N
1s
0r
0q
0t
0p
#90000
1!
1%
1M
1Q
1t
1p
06"
05"
10#
11#
1p!
0q!
1v
1'!
1r!
0t!
0q"
0n"
0e
0f
0u!
0r!
1!!
13!
05
04
0;"
0m"
1[
1@
1U
1:
#100000
0!
0%
1$
0M
0Q
1P
1q
0t
0p
#110000
1!
1%
1M
1Q
1t
1p
14"
0/#
0v
0x
0&!
0'!
1u!
0%"
19"
1q"
1r"
1l"
1n"
1d
0!!
03!
0y
1"!
1$!
1s!
0&"
13
1t"
0e"
1k"
1;"
1m"
0[
1\
1%!
12!
0n!
1G!
18!
1F!
0@
0Y"
0b"
0w"
0:"
1A
0^
0T
0U
0C!
0C
0:
09
1}"
#120000
0!
0%
0$
1#
0M
0Q
0P
1O
1r
0q
0t
0p
#130000
1!
1%
1M
1Q
1t
1p
0."
07"
16"
01#
12#
1)#
05!
1u
0o!
1z
1{
1&!
0p!
1q!
1#"
0p"
0r"
0h"
0j"
1!#
1f
0g
0o
1r!
1p!
0q!
00!
0"!
0$!
0%!
11!
19!
0G!
0s!
1$"
06
15
0-
0r!
1w"
0a"
0g"
1e"
1i"
0\
1G!
02!
1i!
0k!
1:!
1C!
0}"
0`"
1>"
0@"
1:"
0w"
0A
1V
1R
0S
0C!
0l!
15!
0;!
1;
08
17
0!#
1}"
1<!
0B!
0~"
1C!
0H!
0}"
1I!
0P!
0|"
1Q!
0X!
0{"
1Y!
0_!
0z"
1`!
0g!
0y"
1h!
0x"
#140000
0!
0%
1$
0M
0Q
1P
1q
0t
0p
#150000
1!
1%
1M
1Q
1t
1p
0m!
17"
02#
1f"
0u
1o!
1v
1x
0z
0{
1(!
0#"
1%"
09"
1p"
0s"
1h"
1j"
0l"
0n"
1g
0p!
1q!
1!!
13!
1y
10!
0i!
01!
08!
0F!
0$"
1&"
16
1r!
0t"
1Y"
1b"
1g"
1@"
0i"
0k"
0;"
0m"
1]
09!
0G!
1B
1w"
1a"
1^
0V
0R
1S
1T
1U
0:!
0C!
1H!
1C
0;
1:
19
18
07
1}"
1`"
0I!
1P!
05!
1;!
1|"
0Q!
1X!
1!#
0<!
1B!
1{"
0Y!
1_!
1~"
1C!
1z"
0`!
1g!
0}"
1y"
0h!
1x"
#160000
0!
0%
0$
0#
0"
0M
0Q
0P
0O
0N
0s
0r
0q
0t
0p
#170000
1!
1%
1M
1Q
1t
1p
07"
06"
15"
00#
11#
12#
1u
0o!
1p!
0q!
0v
0&!
1'!
0(!
0r!
1t!
0%"
19"
1s"
0q"
1r"
1n"
1e
0f
0g
0u!
1v!
1r!
0t!
0p!
0!!
03!
1n!
1s!
0&"
06
05
14
1u!
0v!
1w!
1t"
1;"
1m"
0]
1[
1\
18!
1F!
0w!
0B
1@
0Y"
0b"
1A
0^
0U
0C
0:
#180000
0!
0%
1$
0M
0Q
1P
1q
0t
0p
#190000
1!
1%
1M
1Q
1t
1p
#200000
0!
0%
0$
1#
0M
0Q
0P
1O
1r
0q
0t
0p
#210000
1!
1%
1M
1Q
1t
1p
#220000
0!
0%
1$
0M
0Q
1P
1q
0t
0p
#230000
1!
1%
1M
1Q
1t
1p
#240000
0!
0%
0$
0#
1"
0M
0Q
0P
0O
1N
1s
0r
0q
0t
0p
#250000
1!
1%
1M
1Q
1t
1p
#260000
0!
0%
1$
0M
0Q
1P
1q
0t
0p
#270000
1!
1%
1M
1Q
1t
1p
#280000
0!
0%
0$
1#
0M
0Q
0P
1O
1r
0q
0t
0p
#290000
1!
1%
1M
1Q
1t
1p
#300000
0!
0%
1$
0M
0Q
1P
1q
0t
0p
#310000
1!
1%
1M
1Q
1t
1p
#320000
0!
0%
0$
0#
0"
0M
0Q
0P
0O
0N
0s
0r
0q
0t
0p
#330000
1!
1%
1M
1Q
1t
1p
#340000
0!
0%
1$
0M
0Q
1P
1q
0t
0p
#350000
1!
1%
1M
1Q
1t
1p
#360000
0!
0%
0$
1#
0M
0Q
0P
1O
1r
0q
0t
0p
#370000
1!
1%
1M
1Q
1t
1p
#380000
0!
0%
1$
0M
0Q
1P
1q
0t
0p
#390000
1!
1%
1M
1Q
1t
1p
#400000
0!
0%
0$
0#
1"
0M
0Q
0P
0O
1N
1s
0r
0q
0t
0p
#410000
1!
1%
1M
1Q
1t
1p
#420000
0!
0%
1$
0M
0Q
1P
1q
0t
0p
#430000
1!
1%
1M
1Q
1t
1p
#440000
0!
0%
0$
1#
0M
0Q
0P
1O
1r
0q
0t
0p
#450000
1!
1%
1M
1Q
1t
1p
#460000
0!
0%
1$
0M
0Q
1P
1q
0t
0p
#470000
1!
1%
1M
1Q
1t
1p
#480000
0!
0%
0$
0#
0"
0M
0Q
0P
0O
0N
0s
0r
0q
0t
0p
#490000
1!
1%
1M
1Q
1t
1p
#500000
0!
0%
1$
0M
0Q
1P
1q
0t
0p
#510000
1!
1%
1M
1Q
1t
1p
#520000
0!
0%
0$
1#
0M
0Q
0P
1O
1r
0q
0t
0p
#530000
1!
1%
1M
1Q
1t
1p
#540000
0!
0%
1$
0M
0Q
1P
1q
0t
0p
#550000
1!
1%
1M
1Q
1t
1p
#560000
0!
0%
0$
0#
1"
0M
0Q
0P
0O
1N
1s
0r
0q
0t
0p
#570000
1!
1%
1M
1Q
1t
1p
#580000
0!
0%
1$
0M
0Q
1P
1q
0t
0p
#590000
1!
1%
1M
1Q
1t
1p
#600000
0!
0%
0$
1#
0M
0Q
0P
1O
1r
0q
0t
0p
#610000
1!
1%
1M
1Q
1t
1p
#620000
0!
0%
1$
0M
0Q
1P
1q
0t
0p
#630000
1!
1%
1M
1Q
1t
1p
#640000
0!
0%
0$
0#
0"
0M
0Q
0P
0O
0N
0s
0r
0q
0t
0p
#650000
1!
1%
1M
1Q
1t
1p
#660000
0!
0%
1$
0M
0Q
1P
1q
0t
0p
#670000
1!
1%
1M
1Q
1t
1p
#680000
0!
0%
0$
1#
0M
0Q
0P
1O
1r
0q
0t
0p
#690000
1!
1%
1M
1Q
1t
1p
#700000
0!
0%
1$
0M
0Q
1P
1q
0t
0p
#710000
1!
1%
1M
1Q
1t
1p
#720000
0!
0%
0$
0#
1"
0M
0Q
0P
0O
1N
1s
0r
0q
0t
0p
#730000
1!
1%
1M
1Q
1t
1p
#740000
0!
0%
1$
0M
0Q
1P
1q
0t
0p
#750000
1!
1%
1M
1Q
1t
1p
#760000
0!
0%
0$
1#
0M
0Q
0P
1O
1r
0q
0t
0p
#770000
1!
1%
1M
1Q
1t
1p
#780000
0!
0%
1$
0M
0Q
1P
1q
0t
0p
#790000
1!
1%
1M
1Q
1t
1p
#800000
0!
0%
0$
0#
0"
0M
0Q
0P
0O
0N
0s
0r
0q
0t
0p
#810000
1!
1%
1M
1Q
1t
1p
#820000
0!
0%
1$
0M
0Q
1P
1q
0t
0p
#830000
1!
1%
1M
1Q
1t
1p
#840000
0!
0%
0$
1#
0M
0Q
0P
1O
1r
0q
0t
0p
#850000
1!
1%
1M
1Q
1t
1p
#860000
0!
0%
1$
0M
0Q
1P
1q
0t
0p
#870000
1!
1%
1M
1Q
1t
1p
#880000
0!
0%
0$
0#
1"
0M
0Q
0P
0O
1N
1s
0r
0q
0t
0p
#890000
1!
1%
1M
1Q
1t
1p
#900000
0!
0%
1$
0M
0Q
1P
1q
0t
0p
#910000
1!
1%
1M
1Q
1t
1p
#920000
0!
0%
0$
1#
0M
0Q
0P
1O
1r
0q
0t
0p
#930000
1!
1%
1M
1Q
1t
1p
#940000
0!
0%
1$
0M
0Q
1P
1q
0t
0p
#950000
1!
1%
1M
1Q
1t
1p
#960000
0!
0%
0$
0#
0"
0M
0Q
0P
0O
0N
0s
0r
0q
0t
0p
#970000
1!
1%
1M
1Q
1t
1p
#980000
0!
0%
1$
0M
0Q
1P
1q
0t
0p
#990000
1!
1%
1M
1Q
1t
1p
#1000000
