// Seed: 2518707769
module module_0;
  wire id_1, id_2;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2
  );
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = -1'h0;
  assign id_1 = id_4;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3#(
        .id_4(id_5),
        .id_6(id_7),
        .id_8(id_9)
    ),
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29
);
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_30;
  module_2 modCall_1 (
      id_21,
      id_12,
      id_26,
      id_23
  );
  wire id_31;
  xor primCall (
      id_12,
      id_23,
      id_15,
      id_10,
      id_8,
      id_25,
      id_18,
      id_20,
      id_19,
      id_2,
      id_30,
      id_27,
      id_21,
      id_6,
      id_17,
      id_28,
      id_26,
      id_24,
      id_22,
      id_29,
      id_14
  );
  assign id_11 = -1'h0;
endmodule
