<profile>

<section name = "Vivado HLS Report for 'poll_ocm'" level="0">
<item name = "Date">Wed Apr 01 12:40:07 2020
</item>
<item name = "Version">2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)</item>
<item name = "Project">Poll_ocm_fetch_ACP</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.75</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, 2 ~ 15, -, -, inf, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 37</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">4, -, 1136, 1328</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 27</column>
<column name="Register">-, -, 123, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">1, 0, 1, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="poll_ocm_ADDR_BUS_m_axi_U">poll_ocm_ADDR_BUS_m_axi, 2, 0, 512, 580</column>
<column name="poll_ocm_AXILiteS_s_axi_U">poll_ocm_AXILiteS_s_axi, 0, 0, 112, 168</column>
<column name="poll_ocm_DATA_BUS_m_axi_U">poll_ocm_DATA_BUS_m_axi, 2, 0, 512, 580</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="temp_fu_157_p2">+, 0, 0, 32, 32, 1</column>
<column name="ptr_cmp7_fu_143_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="ptr_cmp_fu_129_p2">icmp, 0, 0, 2, 4, 1</column>
<column name="or_cond_fu_148_p2">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ADDR_BUS_blk_n_AR">1, 2, 1, 2</column>
<column name="ADDR_BUS_blk_n_AW">1, 2, 1, 2</column>
<column name="ADDR_BUS_blk_n_B">1, 2, 1, 2</column>
<column name="ADDR_BUS_blk_n_R">1, 2, 1, 2</column>
<column name="ADDR_BUS_blk_n_W">1, 2, 1, 2</column>
<column name="ap_NS_fsm">15, 17, 1, 17</column>
<column name="ap_sig_ioackin_ADDR_BUS_ARREADY">1, 2, 1, 2</column>
<column name="ap_sig_ioackin_ADDR_BUS_AWREADY">1, 2, 1, 2</column>
<column name="ap_sig_ioackin_ADDR_BUS_WREADY">1, 2, 1, 2</column>
<column name="mem_index_phi5_fu_72">4, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ADDR_BUS_addr_read_reg_190">32, 0, 32, 0</column>
<column name="ADDR_BUS_addr_reg_175">30, 0, 32, 2</column>
<column name="adjSize6_reg_169">4, 0, 4, 0</column>
<column name="ap_CS_fsm">16, 0, 16, 0</column>
<column name="ap_reg_ioackin_ADDR_BUS_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_ADDR_BUS_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_ADDR_BUS_WREADY">1, 0, 1, 0</column>
<column name="mem_index_phi5_fu_72">4, 0, 4, 0</column>
<column name="or_cond_reg_186">1, 0, 1, 0</column>
<column name="ptr_cmp_reg_181">1, 0, 1, 0</column>
<column name="temp_reg_195">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 5, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 5, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, poll_ocm, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, poll_ocm, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, poll_ocm, return value</column>
<column name="m_axi_ADDR_BUS_AWVALID">out, 1, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_AWREADY">in, 1, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_AWADDR">out, 32, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_AWID">out, 1, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_AWLEN">out, 8, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_AWSIZE">out, 3, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_AWBURST">out, 2, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_AWLOCK">out, 2, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_AWCACHE">out, 4, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_AWPROT">out, 3, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_AWQOS">out, 4, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_AWREGION">out, 4, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_AWUSER">out, 1, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_WVALID">out, 1, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_WREADY">in, 1, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_WDATA">out, 32, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_WSTRB">out, 4, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_WLAST">out, 1, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_WID">out, 1, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_WUSER">out, 1, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_ARVALID">out, 1, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_ARREADY">in, 1, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_ARADDR">out, 32, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_ARID">out, 1, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_ARLEN">out, 8, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_ARSIZE">out, 3, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_ARBURST">out, 2, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_ARLOCK">out, 2, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_ARCACHE">out, 4, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_ARPROT">out, 3, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_ARQOS">out, 4, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_ARREGION">out, 4, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_ARUSER">out, 1, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_RVALID">in, 1, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_RREADY">out, 1, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_RDATA">in, 32, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_RLAST">in, 1, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_RID">in, 1, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_RUSER">in, 1, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_RRESP">in, 2, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_BVALID">in, 1, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_BREADY">out, 1, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_BRESP">in, 2, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_BID">in, 1, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_ADDR_BUS_BUSER">in, 1, m_axi, ADDR_BUS, pointer</column>
<column name="m_axi_DATA_BUS_AWVALID">out, 1, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_AWREADY">in, 1, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_AWADDR">out, 32, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_AWID">out, 1, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_AWLEN">out, 8, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_AWSIZE">out, 3, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_AWBURST">out, 2, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_AWLOCK">out, 2, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_AWCACHE">out, 4, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_AWPROT">out, 3, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_AWQOS">out, 4, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_AWREGION">out, 4, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_AWUSER">out, 1, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_WVALID">out, 1, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_WREADY">in, 1, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_WDATA">out, 32, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_WSTRB">out, 4, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_WLAST">out, 1, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_WID">out, 1, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_WUSER">out, 1, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_ARVALID">out, 1, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_ARREADY">in, 1, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_ARADDR">out, 32, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_ARID">out, 1, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_ARLEN">out, 8, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_ARSIZE">out, 3, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_ARBURST">out, 2, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_ARLOCK">out, 2, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_ARCACHE">out, 4, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_ARPROT">out, 3, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_ARQOS">out, 4, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_ARREGION">out, 4, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_ARUSER">out, 1, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_RVALID">in, 1, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_RREADY">out, 1, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_RDATA">in, 32, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_RLAST">in, 1, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_RID">in, 1, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_RUSER">in, 1, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_RRESP">in, 2, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_BVALID">in, 1, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_BREADY">out, 1, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_BRESP">in, 2, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_BID">in, 1, m_axi, DATA_BUS, pointer</column>
<column name="m_axi_DATA_BUS_BUSER">in, 1, m_axi, DATA_BUS, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.75</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'ADDR_BUS_load_req', poll_ocm.cpp:27">readreq, 8.75, 8.75, -, -, -, m_axi, request, &apos;ADDR_BUS&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
