

================================================================
== Vitis HLS Report for 'make_fg_1'
================================================================
* Date:           Mon Mar  4 11:08:50 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  72.829 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- make_fg_loop1     |     3072|     3072|         3|          -|          -|  1024|        no|
        |- VITIS_LOOP_808_1  |       62|       62|         2|          -|          -|    31|        no|
        |- VITIS_LOOP_962_2  |     3072|     3072|         3|          -|          -|  1024|        no|
        |- make_fg_loop2     |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 7 
3 --> 4 
4 --> 2 
5 --> 6 14 
6 --> 5 
7 --> 8 9 
8 --> 7 
9 --> 10 12 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.94>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%u_07 = alloca i32 1"   --->   Operation 15 'alloca' 'u_07' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%out_ntt_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %out_ntt_offset"   --->   Operation 16 'read' 'out_ntt_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%depth_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %depth"   --->   Operation 17 'read' 'depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %data"   --->   Operation 18 'read' 'data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = trunc i64 %data_read"   --->   Operation 19 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18"   --->   Operation 20 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.94ns)   --->   "%gt = add i15 %empty, i15 4096" [../FalconHLS/code_hls/keygen.c:3010]   --->   Operation 21 'add' 'gt' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln3008 = store i11 0, i11 %u_07" [../FalconHLS/code_hls/keygen.c:3008]   --->   Operation 22 'store' 'store_ln3008' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln3008 = br void %for.inc" [../FalconHLS/code_hls/keygen.c:3008]   --->   Operation 23 'br' 'br_ln3008' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.25>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%u = load i11 %u_07" [../FalconHLS/code_hls/keygen.c:3009]   --->   Operation 24 'load' 'u' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln3008 = zext i11 %u" [../FalconHLS/code_hls/keygen.c:3008]   --->   Operation 25 'zext' 'zext_ln3008' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.88ns)   --->   "%icmp_ln3008 = icmp_eq  i11 %u, i11 1024" [../FalconHLS/code_hls/keygen.c:3008]   --->   Operation 26 'icmp' 'icmp_ln3008' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.63ns)   --->   "%u_212 = add i11 %u, i11 1" [../FalconHLS/code_hls/keygen.c:3008]   --->   Operation 28 'add' 'u_212' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln3008 = br i1 %icmp_ln3008, void %for.inc.split, void %for.end" [../FalconHLS/code_hls/keygen.c:3008]   --->   Operation 29 'br' 'br_ln3008' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%f_addr = getelementptr i8 %f, i64 0, i64 %zext_ln3008" [../FalconHLS/code_hls/keygen.c:3009]   --->   Operation 30 'getelementptr' 'f_addr' <Predicate = (!icmp_ln3008)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (3.25ns)   --->   "%w = load i10 %f_addr" [../FalconHLS/code_hls/keygen.c:3009]   --->   Operation 31 'load' 'w' <Predicate = (!icmp_ln3008)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln3009 = trunc i11 %u" [../FalconHLS/code_hls/keygen.c:3009]   --->   Operation 32 'trunc' 'trunc_ln3009' <Predicate = (!icmp_ln3008)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%g_addr = getelementptr i8 %g, i64 0, i64 %zext_ln3008" [../FalconHLS/code_hls/keygen.c:3010]   --->   Operation 33 'getelementptr' 'g_addr' <Predicate = (!icmp_ln3008)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (3.25ns)   --->   "%w_67 = load i10 %g_addr" [../FalconHLS/code_hls/keygen.c:3010]   --->   Operation 34 'load' 'w_67' <Predicate = (!icmp_ln3008)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln3008 = store i11 %u_212, i11 %u_07" [../FalconHLS/code_hls/keygen.c:3008]   --->   Operation 35 'store' 'store_ln3008' <Predicate = (!icmp_ln3008)> <Delay = 1.58>
ST_2 : Operation 36 [1/1] (2.47ns)   --->   "%icmp_ln3013 = icmp_eq  i32 %depth_read, i32 0" [../FalconHLS/code_hls/keygen.c:3013]   --->   Operation 36 'icmp' 'icmp_ln3013' <Predicate = (icmp_ln3008)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.97ns)   --->   "%and_ln3013 = and i1 %icmp_ln3013, i1 %out_ntt_offset_read" [../FalconHLS/code_hls/keygen.c:3013]   --->   Operation 37 'and' 'and_ln3013' <Predicate = (icmp_ln3008)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%d_10 = alloca i32 1"   --->   Operation 38 'alloca' 'd_10' <Predicate = (icmp_ln3008)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln3013 = br i1 %and_ln3013, void %for.body21.preheader, void %if.then" [../FalconHLS/code_hls/keygen.c:3013]   --->   Operation 39 'br' 'br_ln3013' <Predicate = (icmp_ln3008)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.82ns)   --->   "%store_ln3030 = store i32 0, i32 %d_10" [../FalconHLS/code_hls/keygen.c:3030]   --->   Operation 40 'store' 'store_ln3030' <Predicate = (icmp_ln3008 & !and_ln3013)> <Delay = 1.82>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln3030 = br void %for.body21" [../FalconHLS/code_hls/keygen.c:3030]   --->   Operation 41 'br' 'br_ln3030' <Predicate = (icmp_ln3008 & !and_ln3013)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 42 'alloca' 'i' <Predicate = (icmp_ln3008 & and_ln3013)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln808 = store i6 30, i6 %i" [../FalconHLS/code_hls/keygen.c:808]   --->   Operation 43 'store' 'store_ln808' <Predicate = (icmp_ln3008 & and_ln3013)> <Delay = 1.58>
ST_2 : Operation 44 [1/1] (1.82ns)   --->   "%store_ln808 = store i32 10239, i32 %d_10" [../FalconHLS/code_hls/keygen.c:808]   --->   Operation 44 'store' 'store_ln808' <Predicate = (icmp_ln3008 & and_ln3013)> <Delay = 1.82>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln808 = br void %for.inc.i.i" [../FalconHLS/code_hls/keygen.c:808]   --->   Operation 45 'br' 'br_ln808' <Predicate = (icmp_ln3008 & and_ln3013)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 9.06>
ST_3 : Operation 46 [1/2] (3.25ns)   --->   "%w = load i10 %f_addr" [../FalconHLS/code_hls/keygen.c:3009]   --->   Operation 46 'load' 'w' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node w_66)   --->   "%sext_ln3009 = sext i8 %w" [../FalconHLS/code_hls/keygen.c:3009]   --->   Operation 47 'sext' 'sext_ln3009' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node w_66)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %w, i32 7" [../FalconHLS/code_hls/keygen.c:635]   --->   Operation 48 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node w_66)   --->   "%select_ln635 = select i1 %tmp, i32 2147473409, i32 0" [../FalconHLS/code_hls/keygen.c:635]   --->   Operation 49 'select' 'select_ln635' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (2.55ns) (out node of the LUT)   --->   "%w_66 = add i32 %select_ln635, i32 %sext_ln3009" [../FalconHLS/code_hls/keygen.c:635]   --->   Operation 50 'add' 'w_66' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %trunc_ln3009, i2 0" [../FalconHLS/code_hls/keygen.c:3009]   --->   Operation 51 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln3009 = zext i12 %shl_ln" [../FalconHLS/code_hls/keygen.c:3009]   --->   Operation 52 'zext' 'zext_ln3009' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.94ns)   --->   "%add_ln3009 = add i15 %zext_ln3009, i15 %empty" [../FalconHLS/code_hls/keygen.c:3009]   --->   Operation 53 'add' 'add_ln3009' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln3009, i32 2, i32 14" [../FalconHLS/code_hls/keygen.c:3009]   --->   Operation 54 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln3009_1 = zext i13 %lshr_ln" [../FalconHLS/code_hls/keygen.c:3009]   --->   Operation 55 'zext' 'zext_ln3009_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%vla18_addr = getelementptr i32 %vla18, i64 0, i64 %zext_ln3009_1" [../FalconHLS/code_hls/keygen.c:3009]   --->   Operation 56 'getelementptr' 'vla18_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (3.25ns)   --->   "%store_ln3009 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr, i32 %w_66, i4 15" [../FalconHLS/code_hls/keygen.c:3009]   --->   Operation 57 'store' 'store_ln3009' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_3 : Operation 58 [1/2] (3.25ns)   --->   "%w_67 = load i10 %g_addr" [../FalconHLS/code_hls/keygen.c:3010]   --->   Operation 58 'load' 'w_67' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node w_68)   --->   "%sext_ln3010 = sext i8 %w_67" [../FalconHLS/code_hls/keygen.c:3010]   --->   Operation 59 'sext' 'sext_ln3010' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node w_68)   --->   "%tmp_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %w_67, i32 7" [../FalconHLS/code_hls/keygen.c:635]   --->   Operation 60 'bitselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node w_68)   --->   "%select_ln635_18 = select i1 %tmp_203, i32 2147473409, i32 0" [../FalconHLS/code_hls/keygen.c:635]   --->   Operation 61 'select' 'select_ln635_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (2.55ns) (out node of the LUT)   --->   "%w_68 = add i32 %select_ln635_18, i32 %sext_ln3010" [../FalconHLS/code_hls/keygen.c:635]   --->   Operation 62 'add' 'w_68' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.94ns)   --->   "%add_ln3010_1 = add i15 %zext_ln3009, i15 %gt" [../FalconHLS/code_hls/keygen.c:3010]   --->   Operation 63 'add' 'add_ln3010_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%lshr_ln84 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln3010_1, i32 2, i32 14" [../FalconHLS/code_hls/keygen.c:3010]   --->   Operation 64 'partselect' 'lshr_ln84' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln2997 = specloopname void @_ssdm_op_SpecLoopName, void @empty_64" [../FalconHLS/code_hls/keygen.c:2997]   --->   Operation 65 'specloopname' 'specloopname_ln2997' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln3010 = zext i13 %lshr_ln84" [../FalconHLS/code_hls/keygen.c:3010]   --->   Operation 66 'zext' 'zext_ln3010' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%vla18_addr_345 = getelementptr i32 %vla18, i64 0, i64 %zext_ln3010" [../FalconHLS/code_hls/keygen.c:3010]   --->   Operation 67 'getelementptr' 'vla18_addr_345' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (3.25ns)   --->   "%store_ln3010 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_345, i32 %w_68, i4 15" [../FalconHLS/code_hls/keygen.c:3010]   --->   Operation 68 'store' 'store_ln3010' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln3008 = br void %for.inc" [../FalconHLS/code_hls/keygen.c:3008]   --->   Operation 69 'br' 'br_ln3008' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 31.3>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%d = load i32 %d_10" [../FalconHLS/code_hls/keygen.c:3030]   --->   Operation 70 'load' 'd' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln3030 = trunc i32 %d" [../FalconHLS/code_hls/keygen.c:3030]   --->   Operation 71 'trunc' 'trunc_ln3030' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (2.47ns)   --->   "%icmp_ln3030 = icmp_eq  i32 %d, i32 %depth_read" [../FalconHLS/code_hls/keygen.c:3030]   --->   Operation 72 'icmp' 'icmp_ln3030' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (2.55ns)   --->   "%d_11 = add i32 %d, i32 1" [../FalconHLS/code_hls/keygen.c:3030]   --->   Operation 73 'add' 'd_11' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln3027 = br i1 %icmp_ln3030, void %for.body21.split, void %cleanup.cont.loopexit" [../FalconHLS/code_hls/keygen.c:3027]   --->   Operation 74 'br' 'br_ln3027' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (2.55ns)   --->   "%sub_ln3029 = sub i32 10, i32 %d" [../FalconHLS/code_hls/keygen.c:3029]   --->   Operation 75 'sub' 'sub_ln3029' <Predicate = (!icmp_ln3030)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (2.47ns)   --->   "%icmp_ln3030_1 = icmp_ne  i32 %d, i32 0" [../FalconHLS/code_hls/keygen.c:3030]   --->   Operation 76 'icmp' 'icmp_ln3030_1' <Predicate = (!icmp_ln3030)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (2.47ns)   --->   "%icmp_ln3030_2 = icmp_ult  i32 %d_11, i32 %depth_read" [../FalconHLS/code_hls/keygen.c:3030]   --->   Operation 77 'icmp' 'icmp_ln3030_2' <Predicate = (!icmp_ln3030)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.97ns)   --->   "%or_ln3030 = or i1 %icmp_ln3030_2, i1 %out_ntt_offset_read" [../FalconHLS/code_hls/keygen.c:3030]   --->   Operation 78 'or' 'or_ln3030' <Predicate = (!icmp_ln3030)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [2/2] (25.3ns)   --->   "%call_ln3029 = call void @make_fg_step.1, i32 %vla18, i64 %data_read, i32 %sub_ln3029, i4 %trunc_ln3030, i1 %icmp_ln3030_1, i1 %or_ln3030, i8 %MAX_BL_SMALL, i25 %PRIMES_p, i31 %PRIMES_g, i10 %REV10, i31 %PRIMES_s" [../FalconHLS/code_hls/keygen.c:3029]   --->   Operation 79 'call' 'call_ln3029' <Predicate = (!icmp_ln3030)> <Delay = 25.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 80 [1/1] (1.82ns)   --->   "%store_ln3027 = store i32 %d_11, i32 %d_10" [../FalconHLS/code_hls/keygen.c:3027]   --->   Operation 80 'store' 'store_ln3027' <Predicate = (!icmp_ln3030)> <Delay = 1.82>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup.cont"   --->   Operation 81 'br' 'br_ln0' <Predicate = (icmp_ln3030)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln2999 = specloopname void @_ssdm_op_SpecLoopName, void @empty_74" [../FalconHLS/code_hls/keygen.c:2999]   --->   Operation 82 'specloopname' 'specloopname_ln2999' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln3029 = call void @make_fg_step.1, i32 %vla18, i64 %data_read, i32 %sub_ln3029, i4 %trunc_ln3030, i1 %icmp_ln3030_1, i1 %or_ln3030, i8 %MAX_BL_SMALL, i25 %PRIMES_p, i31 %PRIMES_g, i10 %REV10, i31 %PRIMES_s" [../FalconHLS/code_hls/keygen.c:3029]   --->   Operation 83 'call' 'call_ln3029' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln3027 = br void %for.body21" [../FalconHLS/code_hls/keygen.c:3027]   --->   Operation 84 'br' 'br_ln3027' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 72.1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%i_16 = load i6 %i" [../FalconHLS/code_hls/keygen.c:808]   --->   Operation 85 'load' 'i_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln808 = sext i6 %i_16" [../FalconHLS/code_hls/keygen.c:808]   --->   Operation 86 'sext' 'sext_ln808' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i_16, i32 5" [../FalconHLS/code_hls/keygen.c:808]   --->   Operation 87 'bitselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 31, i64 31, i64 31"   --->   Operation 88 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln808 = br i1 %tmp_204, void %for.inc.i.i.split, void %modp_div.exit.i" [../FalconHLS/code_hls/keygen.c:808]   --->   Operation 89 'br' 'br_ln808' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%d_10_load_2 = load i32 %d_10" [../FalconHLS/code_hls/keygen.c:811]   --->   Operation 90 'load' 'd_10_load_2' <Predicate = (!tmp_204)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (33.8ns)   --->   "%z_127 = call i32 @modp_montymul, i32 %d_10_load_2, i32 %d_10_load_2, i32 2147473409, i32 2042615807" [../FalconHLS/code_hls/keygen.c:811]   --->   Operation 91 'call' 'z_127' <Predicate = (!tmp_204)> <Delay = 33.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 92 [1/1] (33.8ns)   --->   "%z2 = call i32 @modp_montymul, i32 %z_127, i32 1968792473, i32 2147473409, i32 2042615807" [../FalconHLS/code_hls/keygen.c:812]   --->   Operation 92 'call' 'z2' <Predicate = (!tmp_204)> <Delay = 33.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node z_128)   --->   "%xor_ln813 = xor i32 %z2, i32 %z_127" [../FalconHLS/code_hls/keygen.c:813]   --->   Operation 93 'xor' 'xor_ln813' <Predicate = (!tmp_204)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node z_128)   --->   "%lshr_ln813 = lshr i32 2147473407, i32 %sext_ln808" [../FalconHLS/code_hls/keygen.c:813]   --->   Operation 94 'lshr' 'lshr_ln813' <Predicate = (!tmp_204)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node z_128)   --->   "%trunc_ln813 = trunc i32 %lshr_ln813" [../FalconHLS/code_hls/keygen.c:813]   --->   Operation 95 'trunc' 'trunc_ln813' <Predicate = (!tmp_204)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node z_128)   --->   "%select_ln813 = select i1 %trunc_ln813, i32 4294967295, i32 0" [../FalconHLS/code_hls/keygen.c:813]   --->   Operation 96 'select' 'select_ln813' <Predicate = (!tmp_204)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node z_128)   --->   "%and_ln813 = and i32 %xor_ln813, i32 %select_ln813" [../FalconHLS/code_hls/keygen.c:813]   --->   Operation 97 'and' 'and_ln813' <Predicate = (!tmp_204)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (4.42ns) (out node of the LUT)   --->   "%z_128 = xor i32 %and_ln813, i32 %z_127" [../FalconHLS/code_hls/keygen.c:813]   --->   Operation 98 'xor' 'z_128' <Predicate = (!tmp_204)> <Delay = 4.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (1.82ns)   --->   "%i_17 = add i6 %i_16, i6 63" [../FalconHLS/code_hls/keygen.c:808]   --->   Operation 99 'add' 'i_17' <Predicate = (!tmp_204)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (1.58ns)   --->   "%store_ln808 = store i6 %i_17, i6 %i" [../FalconHLS/code_hls/keygen.c:808]   --->   Operation 100 'store' 'store_ln808' <Predicate = (!tmp_204)> <Delay = 1.58>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%u_134 = alloca i32 1"   --->   Operation 101 'alloca' 'u_134' <Predicate = (tmp_204)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%x1 = alloca i32 1"   --->   Operation 102 'alloca' 'x1' <Predicate = (tmp_204)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%x2 = alloca i32 1"   --->   Operation 103 'alloca' 'x2' <Predicate = (tmp_204)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%d_10_load_1 = load i32 %d_10" [../FalconHLS/code_hls/keygen.c:827]   --->   Operation 104 'load' 'd_10_load_1' <Predicate = (tmp_204)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (33.8ns)   --->   "%z = call i32 @modp_montymul, i32 %d_10_load_1, i32 1, i32 2147473409, i32 2042615807" [../FalconHLS/code_hls/keygen.c:827]   --->   Operation 105 'call' 'z' <Predicate = (tmp_204)> <Delay = 33.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 106 [1/1] (33.8ns)   --->   "%ig = call i32 @modp_montymul, i32 104837121, i32 %z, i32 2147473409, i32 2042615807" [../FalconHLS/code_hls/keygen.c:828]   --->   Operation 106 'call' 'ig' <Predicate = (tmp_204)> <Delay = 33.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 107 [1/1] (1.94ns)   --->   "%gm = add i15 %empty, i15 8192" [../FalconHLS/code_hls/keygen.c:967]   --->   Operation 107 'add' 'gm' <Predicate = (tmp_204)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (1.58ns)   --->   "%store_ln962 = store i32 10239, i32 %x2" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 108 'store' 'store_ln962' <Predicate = (tmp_204)> <Delay = 1.58>
ST_7 : Operation 109 [1/1] (1.58ns)   --->   "%store_ln962 = store i32 10239, i32 %x1" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 109 'store' 'store_ln962' <Predicate = (tmp_204)> <Delay = 1.58>
ST_7 : Operation 110 [1/1] (1.58ns)   --->   "%store_ln962 = store i11 0, i11 %u_134" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 110 'store' 'store_ln962' <Predicate = (tmp_204)> <Delay = 1.58>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln962 = br void %for.inc15.i" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 111 'br' 'br_ln962' <Predicate = (tmp_204)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 1.82>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln803 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [../FalconHLS/code_hls/keygen.c:803]   --->   Operation 112 'specloopname' 'specloopname_ln803' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (1.82ns)   --->   "%store_ln808 = store i32 %z_128, i32 %d_10" [../FalconHLS/code_hls/keygen.c:808]   --->   Operation 113 'store' 'store_ln808' <Predicate = true> <Delay = 1.82>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln808 = br void %for.inc.i.i" [../FalconHLS/code_hls/keygen.c:808]   --->   Operation 114 'br' 'br_ln808' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 7.88>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%u_213 = load i11 %u_134" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 115 'load' 'u_213' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln962 = zext i11 %u_213" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 116 'zext' 'zext_ln962' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (1.88ns)   --->   "%icmp_ln962 = icmp_eq  i11 %u_213, i11 1024" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 117 'icmp' 'icmp_ln962' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 118 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (1.63ns)   --->   "%u_214 = add i11 %u_213, i11 1" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 119 'add' 'u_214' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln962 = br i1 %icmp_ln962, void %for.inc15.i.split, void %modp_mkgm2.exit" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 120 'br' 'br_ln962' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%REV10_addr = getelementptr i10 %REV10, i64 0, i64 %zext_ln962" [../FalconHLS/code_hls/keygen.c:966]   --->   Operation 121 'getelementptr' 'REV10_addr' <Predicate = (!icmp_ln962)> <Delay = 0.00>
ST_9 : Operation 122 [2/2] (3.25ns)   --->   "%v = load i10 %REV10_addr" [../FalconHLS/code_hls/keygen.c:966]   --->   Operation 122 'load' 'v' <Predicate = (!icmp_ln962)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>
ST_9 : Operation 123 [1/1] (1.58ns)   --->   "%store_ln962 = store i11 %u_214, i11 %u_134" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 123 'store' 'store_ln962' <Predicate = (!icmp_ln962)> <Delay = 1.58>
ST_9 : Operation 124 [2/2] (6.00ns)   --->   "%call_ln3022 = call void @modp_NTT2_ext.1, i32 %vla18, i15 %empty, i8 1, i15 %gm, i32 10, i25 33544193, i31 2042615807" [../FalconHLS/code_hls/keygen.c:3022]   --->   Operation 124 'call' 'call_ln3022' <Predicate = (icmp_ln962)> <Delay = 6.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 4> <Delay = 35.4>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%x1_load = load i32 %x1" [../FalconHLS/code_hls/keygen.c:967]   --->   Operation 125 'load' 'x1_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/2] (3.25ns)   --->   "%v = load i10 %REV10_addr" [../FalconHLS/code_hls/keygen.c:966]   --->   Operation 126 'load' 'v' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln95 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %v, i2 0" [../FalconHLS/code_hls/keygen.c:967]   --->   Operation 127 'bitconcatenate' 'shl_ln95' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln967 = zext i12 %shl_ln95" [../FalconHLS/code_hls/keygen.c:967]   --->   Operation 128 'zext' 'zext_ln967' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (1.94ns)   --->   "%add_ln967_1 = add i15 %zext_ln967, i15 %gm" [../FalconHLS/code_hls/keygen.c:967]   --->   Operation 129 'add' 'add_ln967_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%lshr_ln85 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln967_1, i32 2, i32 14" [../FalconHLS/code_hls/keygen.c:967]   --->   Operation 130 'partselect' 'lshr_ln85' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln967_3 = zext i13 %lshr_ln85" [../FalconHLS/code_hls/keygen.c:967]   --->   Operation 131 'zext' 'zext_ln967_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%vla18_addr_346 = getelementptr i32 %vla18, i64 0, i64 %zext_ln967_3" [../FalconHLS/code_hls/keygen.c:967]   --->   Operation 132 'getelementptr' 'vla18_addr_346' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (3.25ns)   --->   "%store_ln967 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_346, i32 %x1_load, i4 15" [../FalconHLS/code_hls/keygen.c:967]   --->   Operation 133 'store' 'store_ln967' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i10.i2, i1 1, i10 %v, i2 0" [../FalconHLS/code_hls/keygen.c:968]   --->   Operation 134 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln968 = sext i13 %or_ln" [../FalconHLS/code_hls/keygen.c:968]   --->   Operation 135 'sext' 'sext_ln968' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln968 = zext i14 %sext_ln968" [../FalconHLS/code_hls/keygen.c:968]   --->   Operation 136 'zext' 'zext_ln968' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (1.94ns)   --->   "%add_ln968 = add i15 %zext_ln968, i15 %empty" [../FalconHLS/code_hls/keygen.c:968]   --->   Operation 137 'add' 'add_ln968' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%lshr_ln86 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln968, i32 2, i32 14" [../FalconHLS/code_hls/keygen.c:968]   --->   Operation 138 'partselect' 'lshr_ln86' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (33.8ns)   --->   "%x1_5 = call i32 @modp_montymul, i32 %x1_load, i32 1968792473, i32 2147473409, i32 2042615807" [../FalconHLS/code_hls/keygen.c:969]   --->   Operation 139 'call' 'x1_5' <Predicate = true> <Delay = 33.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 140 [1/1] (1.58ns)   --->   "%store_ln962 = store i32 %x1_5, i32 %x1" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 140 'store' 'store_ln962' <Predicate = true> <Delay = 1.58>

State 11 <SV = 5> <Delay = 35.4>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%x2_load = load i32 %x2" [../FalconHLS/code_hls/keygen.c:968]   --->   Operation 141 'load' 'x2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln942 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [../FalconHLS/code_hls/keygen.c:942]   --->   Operation 142 'specloopname' 'specloopname_ln942' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln968_3 = zext i13 %lshr_ln86" [../FalconHLS/code_hls/keygen.c:968]   --->   Operation 143 'zext' 'zext_ln968_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%vla18_addr_347 = getelementptr i32 %vla18, i64 0, i64 %zext_ln968_3" [../FalconHLS/code_hls/keygen.c:968]   --->   Operation 144 'getelementptr' 'vla18_addr_347' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (3.25ns)   --->   "%store_ln968 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_347, i32 %x2_load, i4 15" [../FalconHLS/code_hls/keygen.c:968]   --->   Operation 145 'store' 'store_ln968' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_11 : Operation 146 [1/1] (33.8ns)   --->   "%x2_4 = call i32 @modp_montymul, i32 %x2_load, i32 %ig, i32 2147473409, i32 2042615807" [../FalconHLS/code_hls/keygen.c:970]   --->   Operation 146 'call' 'x2_4' <Predicate = true> <Delay = 33.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 147 [1/1] (1.58ns)   --->   "%store_ln962 = store i32 %x2_4, i32 %x2" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 147 'store' 'store_ln962' <Predicate = true> <Delay = 1.58>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln962 = br void %for.inc15.i" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 148 'br' 'br_ln962' <Predicate = true> <Delay = 0.00>

State 12 <SV = 4> <Delay = 0.00>
ST_12 : Operation 149 [1/2] (0.00ns)   --->   "%call_ln3022 = call void @modp_NTT2_ext.1, i32 %vla18, i15 %empty, i8 1, i15 %gm, i32 10, i25 33544193, i31 2042615807" [../FalconHLS/code_hls/keygen.c:3022]   --->   Operation 149 'call' 'call_ln3022' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 5> <Delay = 6.00>
ST_13 : Operation 150 [2/2] (6.00ns)   --->   "%call_ln3023 = call void @modp_NTT2_ext.1, i32 %vla18, i15 %gt, i8 1, i15 %gm, i32 10, i25 33544193, i31 2042615807" [../FalconHLS/code_hls/keygen.c:3023]   --->   Operation 150 'call' 'call_ln3023' <Predicate = true> <Delay = 6.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 6> <Delay = 0.00>
ST_14 : Operation 151 [1/2] (0.00ns)   --->   "%call_ln3023 = call void @modp_NTT2_ext.1, i32 %vla18, i15 %gt, i8 1, i15 %gm, i32 10, i25 33544193, i31 2042615807" [../FalconHLS/code_hls/keygen.c:3023]   --->   Operation 151 'call' 'call_ln3023' <Predicate = (and_ln3013)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup.cont"   --->   Operation 152 'br' 'br_ln0' <Predicate = (and_ln3013)> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%ret_ln3032 = ret" [../FalconHLS/code_hls/keygen.c:3032]   --->   Operation 153 'ret' 'ret_ln3032' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 27ns.

 <State 1>: 1.94ns
The critical path consists of the following:
	wire read operation ('data_read') on port 'data' [15]  (0 ns)
	'add' operation ('gt', ../FalconHLS/code_hls/keygen.c:3010) [18]  (1.94 ns)

 <State 2>: 6.26ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln3013', ../FalconHLS/code_hls/keygen.c:3013) [58]  (2.47 ns)
	'and' operation ('and_ln3013', ../FalconHLS/code_hls/keygen.c:3013) [59]  (0.978 ns)
	blocking operation 2.8 ns on control path)

 <State 3>: 9.06ns
The critical path consists of the following:
	'load' operation ('x', ../FalconHLS/code_hls/keygen.c:3009) on array 'f' [31]  (3.25 ns)
	'add' operation ('w', ../FalconHLS/code_hls/keygen.c:635) [35]  (2.55 ns)
	'store' operation ('store_ln3009', ../FalconHLS/code_hls/keygen.c:3009) of constant <constant:_ssdm_op_Write.bram.i32> on array 'vla18' [43]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('vla18_addr_345', ../FalconHLS/code_hls/keygen.c:3010) [53]  (0 ns)
	'store' operation ('store_ln3010', ../FalconHLS/code_hls/keygen.c:3010) of constant <constant:_ssdm_op_Write.bram.i32> on array 'vla18' [54]  (3.25 ns)

 <State 5>: 31.4ns
The critical path consists of the following:
	'load' operation ('d', ../FalconHLS/code_hls/keygen.c:3030) on local variable 'd' [66]  (0 ns)
	'add' operation ('d', ../FalconHLS/code_hls/keygen.c:3030) [69]  (2.55 ns)
	'icmp' operation ('icmp_ln3030_2', ../FalconHLS/code_hls/keygen.c:3030) [75]  (2.47 ns)
	'or' operation ('or_ln3030', ../FalconHLS/code_hls/keygen.c:3030) [76]  (0.978 ns)
	'call' operation ('call_ln3029', ../FalconHLS/code_hls/keygen.c:3029) to 'make_fg_step.1' [77]  (25.4 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 72.1ns
The critical path consists of the following:
	'load' operation ('d_10_load_2', ../FalconHLS/code_hls/keygen.c:811) on local variable 'd' [94]  (0 ns)
	'call' operation ('z', ../FalconHLS/code_hls/keygen.c:811) to 'modp_montymul' [96]  (33.9 ns)
	'call' operation ('z2', ../FalconHLS/code_hls/keygen.c:812) to 'modp_montymul' [97]  (33.9 ns)
	'xor' operation ('xor_ln813', ../FalconHLS/code_hls/keygen.c:813) [98]  (0 ns)
	'and' operation ('and_ln813', ../FalconHLS/code_hls/keygen.c:813) [102]  (0 ns)
	'xor' operation ('z', ../FalconHLS/code_hls/keygen.c:813) [103]  (4.42 ns)

 <State 8>: 1.83ns
The critical path consists of the following:
	'store' operation ('store_ln808', ../FalconHLS/code_hls/keygen.c:808) of variable 'z', ../FalconHLS/code_hls/keygen.c:813 on local variable 'd' [106]  (1.83 ns)

 <State 9>: 7.89ns
The critical path consists of the following:
	'call' operation ('call_ln3022', ../FalconHLS/code_hls/keygen.c:3022) to 'modp_NTT2_ext.1' [155]  (6.01 ns)
	blocking operation 1.88 ns on control path)

 <State 10>: 35.5ns
The critical path consists of the following:
	'load' operation ('x1_load', ../FalconHLS/code_hls/keygen.c:967) on local variable 'x1' [128]  (0 ns)
	'call' operation ('x1', ../FalconHLS/code_hls/keygen.c:969) to 'modp_montymul' [148]  (33.9 ns)
	'store' operation ('store_ln962', ../FalconHLS/code_hls/keygen.c:962) of variable 'x1', ../FalconHLS/code_hls/keygen.c:969 on local variable 'x1' [151]  (1.59 ns)

 <State 11>: 35.5ns
The critical path consists of the following:
	'load' operation ('x2_load', ../FalconHLS/code_hls/keygen.c:968) on local variable 'x2' [129]  (0 ns)
	'call' operation ('x2', ../FalconHLS/code_hls/keygen.c:970) to 'modp_montymul' [149]  (33.9 ns)
	'store' operation ('store_ln962', ../FalconHLS/code_hls/keygen.c:962) of variable 'x2', ../FalconHLS/code_hls/keygen.c:970 on local variable 'x2' [150]  (1.59 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 6.01ns
The critical path consists of the following:
	'call' operation ('call_ln3023', ../FalconHLS/code_hls/keygen.c:3023) to 'modp_NTT2_ext.1' [156]  (6.01 ns)

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
