// Seed: 1357429130
module module_0 (
    input tri id_0,
    output tri1 id_1,
    input wor id_2,
    input wand id_3,
    input supply1 id_4,
    input wand id_5,
    input wire id_6
    , id_20,
    output wand id_7,
    output tri id_8,
    input supply1 id_9,
    input supply0 id_10,
    output supply1 id_11,
    output wand id_12,
    input supply1 id_13,
    input supply0 id_14,
    output wor id_15,
    input wire id_16,
    input wand id_17,
    input tri id_18
);
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input uwire id_2,
    output wire id_3,
    input wire id_4,
    input supply1 id_5,
    input tri1 id_6,
    input tri1 id_7,
    output tri0 id_8,
    output supply1 id_9
    , id_14,
    input wor id_10,
    output wor id_11,
    input tri0 id_12
);
  assign id_8 = 1'd0;
  module_0(
      id_6,
      id_8,
      id_6,
      id_7,
      id_5,
      id_2,
      id_6,
      id_8,
      id_11,
      id_2,
      id_10,
      id_3,
      id_9,
      id_1,
      id_0,
      id_3,
      id_6,
      id_1,
      id_4
  );
endmodule
