\hypertarget{union__hw__crc__gpolyl}{}\section{\+\_\+hw\+\_\+crc\+\_\+gpolyl Union Reference}
\label{union__hw__crc__gpolyl}\index{\+\_\+hw\+\_\+crc\+\_\+gpolyl@{\+\_\+hw\+\_\+crc\+\_\+gpolyl}}


H\+W\+\_\+\+C\+R\+C\+\_\+\+G\+P\+O\+L\+YL -\/ C\+R\+C\+\_\+\+G\+P\+O\+L\+YL register. (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+crc.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__crc__gpolyl_1_1__hw__crc__gpolyl__bitfields}{\+\_\+hw\+\_\+crc\+\_\+gpolyl\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint16\+\_\+t {\bfseries U}\hypertarget{union__hw__crc__gpolyl_a0507ec2a219f83ef5d28c9e111c25d6b}{}\label{union__hw__crc__gpolyl_a0507ec2a219f83ef5d28c9e111c25d6b}

\item 
struct \hyperlink{struct__hw__crc__gpolyl_1_1__hw__crc__gpolyl__bitfields}{\+\_\+hw\+\_\+crc\+\_\+gpolyl\+::\+\_\+hw\+\_\+crc\+\_\+gpolyl\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__crc__gpolyl_ac84aa21b9f303f6ad5f3318b1ef5cb08}{}\label{union__hw__crc__gpolyl_ac84aa21b9f303f6ad5f3318b1ef5cb08}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+C\+R\+C\+\_\+\+G\+P\+O\+L\+YL -\/ C\+R\+C\+\_\+\+G\+P\+O\+L\+YL register. (RW) 

Reset value\+: 0x\+F\+F\+F\+FU 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+crc.\+h\end{DoxyCompactItemize}
