

================================================================
== Vivado HLS Report for 'ShiftRows'
================================================================
* Date:           Sat Jan 23 21:09:23 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        aes_hls_prj
* Solution:       sol3
* Product family: spartan7
* Target device:  xc7s15-ftgb196-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|     1.769|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   11|   11|   11|   11|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%state_addr = getelementptr [16 x i8]* %state, i64 0, i64 1" [c_src/aes.c:288]   --->   Operation 13 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%state_addr_1 = getelementptr [16 x i8]* %state, i64 0, i64 5" [c_src/aes.c:289]   --->   Operation 14 'getelementptr' 'state_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (1.76ns)   --->   "%temp = load i8* %state_addr, align 1" [c_src/aes.c:288]   --->   Operation 15 'load' 'temp' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 16 [2/2] (1.76ns)   --->   "%state_load = load i8* %state_addr_1, align 1" [c_src/aes.c:289]   --->   Operation 16 'load' 'state_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%state_addr_2 = getelementptr [16 x i8]* %state, i64 0, i64 9" [c_src/aes.c:290]   --->   Operation 17 'getelementptr' 'state_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%state_addr_3 = getelementptr [16 x i8]* %state, i64 0, i64 13" [c_src/aes.c:291]   --->   Operation 18 'getelementptr' 'state_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (1.76ns)   --->   "%temp = load i8* %state_addr, align 1" [c_src/aes.c:288]   --->   Operation 19 'load' 'temp' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 20 [1/2] (1.76ns)   --->   "%state_load = load i8* %state_addr_1, align 1" [c_src/aes.c:289]   --->   Operation 20 'load' 'state_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 21 [2/2] (1.76ns)   --->   "%state_load_1 = load i8* %state_addr_2, align 1" [c_src/aes.c:290]   --->   Operation 21 'load' 'state_load_1' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 22 [2/2] (1.76ns)   --->   "%state_load_2 = load i8* %state_addr_3, align 1" [c_src/aes.c:291]   --->   Operation 22 'load' 'state_load_2' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%state_addr_4 = getelementptr [16 x i8]* %state, i64 0, i64 2" [c_src/aes.c:295]   --->   Operation 23 'getelementptr' 'state_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%state_addr_5 = getelementptr [16 x i8]* %state, i64 0, i64 10" [c_src/aes.c:296]   --->   Operation 24 'getelementptr' 'state_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/2] (1.76ns)   --->   "%state_load_1 = load i8* %state_addr_2, align 1" [c_src/aes.c:290]   --->   Operation 25 'load' 'state_load_1' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 26 [1/2] (1.76ns)   --->   "%state_load_2 = load i8* %state_addr_3, align 1" [c_src/aes.c:291]   --->   Operation 26 'load' 'state_load_2' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 27 [2/2] (1.76ns)   --->   "%temp_1 = load i8* %state_addr_4, align 1" [c_src/aes.c:295]   --->   Operation 27 'load' 'temp_1' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 28 [2/2] (1.76ns)   --->   "%state_load_4 = load i8* %state_addr_5, align 1" [c_src/aes.c:296]   --->   Operation 28 'load' 'state_load_4' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%state_addr_6 = getelementptr [16 x i8]* %state, i64 0, i64 6" [c_src/aes.c:299]   --->   Operation 29 'getelementptr' 'state_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%state_addr_7 = getelementptr [16 x i8]* %state, i64 0, i64 14" [c_src/aes.c:300]   --->   Operation 30 'getelementptr' 'state_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/2] (1.76ns)   --->   "%temp_1 = load i8* %state_addr_4, align 1" [c_src/aes.c:295]   --->   Operation 31 'load' 'temp_1' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 32 [1/2] (1.76ns)   --->   "%state_load_4 = load i8* %state_addr_5, align 1" [c_src/aes.c:296]   --->   Operation 32 'load' 'state_load_4' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 33 [2/2] (1.76ns)   --->   "%temp_2 = load i8* %state_addr_6, align 1" [c_src/aes.c:299]   --->   Operation 33 'load' 'temp_2' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 34 [2/2] (1.76ns)   --->   "%state_load_6 = load i8* %state_addr_7, align 1" [c_src/aes.c:300]   --->   Operation 34 'load' 'state_load_6' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%state_addr_8 = getelementptr [16 x i8]* %state, i64 0, i64 3" [c_src/aes.c:304]   --->   Operation 35 'getelementptr' 'state_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%state_addr_9 = getelementptr [16 x i8]* %state, i64 0, i64 15" [c_src/aes.c:305]   --->   Operation 36 'getelementptr' 'state_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/2] (1.76ns)   --->   "%temp_2 = load i8* %state_addr_6, align 1" [c_src/aes.c:299]   --->   Operation 37 'load' 'temp_2' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 38 [1/2] (1.76ns)   --->   "%state_load_6 = load i8* %state_addr_7, align 1" [c_src/aes.c:300]   --->   Operation 38 'load' 'state_load_6' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 39 [2/2] (1.76ns)   --->   "%temp_3 = load i8* %state_addr_8, align 1" [c_src/aes.c:304]   --->   Operation 39 'load' 'temp_3' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 40 [2/2] (1.76ns)   --->   "%state_load_8 = load i8* %state_addr_9, align 1" [c_src/aes.c:305]   --->   Operation 40 'load' 'state_load_8' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 1.76>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%state_addr_10 = getelementptr [16 x i8]* %state, i64 0, i64 11" [c_src/aes.c:306]   --->   Operation 41 'getelementptr' 'state_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%state_addr_11 = getelementptr [16 x i8]* %state, i64 0, i64 7" [c_src/aes.c:307]   --->   Operation 42 'getelementptr' 'state_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/2] (1.76ns)   --->   "%temp_3 = load i8* %state_addr_8, align 1" [c_src/aes.c:304]   --->   Operation 43 'load' 'temp_3' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 44 [1/2] (1.76ns)   --->   "%state_load_8 = load i8* %state_addr_9, align 1" [c_src/aes.c:305]   --->   Operation 44 'load' 'state_load_8' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 45 [2/2] (1.76ns)   --->   "%state_load_9 = load i8* %state_addr_10, align 1" [c_src/aes.c:306]   --->   Operation 45 'load' 'state_load_9' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 46 [2/2] (1.76ns)   --->   "%state_load_10 = load i8* %state_addr_11, align 1" [c_src/aes.c:307]   --->   Operation 46 'load' 'state_load_10' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 1.76>
ST_7 : Operation 47 [1/1] (1.76ns)   --->   "store i8 %state_load, i8* %state_addr, align 1" [c_src/aes.c:289]   --->   Operation 47 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 48 [1/1] (1.76ns)   --->   "store i8 %state_load_1, i8* %state_addr_1, align 1" [c_src/aes.c:290]   --->   Operation 48 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 49 [1/2] (1.76ns)   --->   "%state_load_9 = load i8* %state_addr_10, align 1" [c_src/aes.c:306]   --->   Operation 49 'load' 'state_load_9' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 50 [1/2] (1.76ns)   --->   "%state_load_10 = load i8* %state_addr_11, align 1" [c_src/aes.c:307]   --->   Operation 50 'load' 'state_load_10' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 1.76>
ST_8 : Operation 51 [1/1] (1.76ns)   --->   "store i8 %state_load_2, i8* %state_addr_2, align 1" [c_src/aes.c:291]   --->   Operation 51 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 52 [1/1] (1.76ns)   --->   "store i8 %temp, i8* %state_addr_3, align 1" [c_src/aes.c:292]   --->   Operation 52 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 1.76>
ST_9 : Operation 53 [1/1] (1.76ns)   --->   "store i8 %state_load_4, i8* %state_addr_4, align 1" [c_src/aes.c:296]   --->   Operation 53 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 54 [1/1] (1.76ns)   --->   "store i8 %temp_1, i8* %state_addr_5, align 1" [c_src/aes.c:297]   --->   Operation 54 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 1.76>
ST_10 : Operation 55 [1/1] (1.76ns)   --->   "store i8 %state_load_6, i8* %state_addr_6, align 1" [c_src/aes.c:300]   --->   Operation 55 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 56 [1/1] (1.76ns)   --->   "store i8 %temp_2, i8* %state_addr_7, align 1" [c_src/aes.c:301]   --->   Operation 56 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 11 <SV = 10> <Delay = 1.76>
ST_11 : Operation 57 [1/1] (1.76ns)   --->   "store i8 %state_load_8, i8* %state_addr_8, align 1" [c_src/aes.c:305]   --->   Operation 57 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 58 [1/1] (1.76ns)   --->   "store i8 %state_load_9, i8* %state_addr_9, align 1" [c_src/aes.c:306]   --->   Operation 58 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 12 <SV = 11> <Delay = 1.76>
ST_12 : Operation 59 [1/1] (1.76ns)   --->   "store i8 %state_load_10, i8* %state_addr_10, align 1" [c_src/aes.c:307]   --->   Operation 59 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 60 [1/1] (1.76ns)   --->   "store i8 %temp_3, i8* %state_addr_11, align 1" [c_src/aes.c:308]   --->   Operation 60 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "ret void" [c_src/aes.c:309]   --->   Operation 61 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
state_addr    (getelementptr) [ 0011111100000]
state_addr_1  (getelementptr) [ 0011111100000]
state_addr_2  (getelementptr) [ 0001111110000]
state_addr_3  (getelementptr) [ 0001111110000]
temp          (load         ) [ 0001111110000]
state_load    (load         ) [ 0001111100000]
state_addr_4  (getelementptr) [ 0000111111000]
state_addr_5  (getelementptr) [ 0000111111000]
state_load_1  (load         ) [ 0000111100000]
state_load_2  (load         ) [ 0000111110000]
state_addr_6  (getelementptr) [ 0000011111100]
state_addr_7  (getelementptr) [ 0000011111100]
temp_1        (load         ) [ 0000011111000]
state_load_4  (load         ) [ 0000011111000]
state_addr_8  (getelementptr) [ 0000001111110]
state_addr_9  (getelementptr) [ 0000001111110]
temp_2        (load         ) [ 0000001111100]
state_load_6  (load         ) [ 0000001111100]
state_addr_10 (getelementptr) [ 0000000111111]
state_addr_11 (getelementptr) [ 0000000111111]
temp_3        (load         ) [ 0000000111111]
state_load_8  (load         ) [ 0000000111110]
store_ln289   (store        ) [ 0000000000000]
store_ln290   (store        ) [ 0000000000000]
state_load_9  (load         ) [ 0000000011110]
state_load_10 (load         ) [ 0000000011111]
store_ln291   (store        ) [ 0000000000000]
store_ln292   (store        ) [ 0000000000000]
store_ln296   (store        ) [ 0000000000000]
store_ln297   (store        ) [ 0000000000000]
store_ln300   (store        ) [ 0000000000000]
store_ln301   (store        ) [ 0000000000000]
store_ln305   (store        ) [ 0000000000000]
store_ln306   (store        ) [ 0000000000000]
store_ln307   (store        ) [ 0000000000000]
store_ln308   (store        ) [ 0000000000000]
ret_ln309     (ret          ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="state_addr_gep_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="8" slack="0"/>
<pin id="30" dir="0" index="1" bw="1" slack="0"/>
<pin id="31" dir="0" index="2" bw="1" slack="0"/>
<pin id="32" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="state_addr_1_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="8" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="4" slack="0"/>
<pin id="40" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_1/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_access_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="4" slack="0"/>
<pin id="46" dir="0" index="1" bw="8" slack="5"/>
<pin id="47" dir="0" index="2" bw="0" slack="0"/>
<pin id="50" dir="0" index="4" bw="4" slack="4"/>
<pin id="51" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="52" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="48" dir="1" index="3" bw="8" slack="4"/>
<pin id="53" dir="1" index="7" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="temp/1 state_load/1 state_load_1/2 state_load_2/2 temp_1/3 state_load_4/3 temp_2/4 state_load_6/4 temp_3/5 state_load_8/5 state_load_9/6 state_load_10/6 store_ln289/7 store_ln290/7 store_ln291/8 store_ln292/8 store_ln296/9 store_ln297/9 store_ln300/10 store_ln301/10 store_ln305/11 store_ln306/11 store_ln307/12 store_ln308/12 "/>
</bind>
</comp>

<comp id="55" class="1004" name="state_addr_2_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="8" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="5" slack="0"/>
<pin id="59" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_2/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="state_addr_3_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="8" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="5" slack="0"/>
<pin id="67" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_3/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="state_addr_4_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="3" slack="0"/>
<pin id="77" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_4/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="state_addr_5_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="5" slack="0"/>
<pin id="85" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_5/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="state_addr_6_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="4" slack="0"/>
<pin id="95" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_6/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="state_addr_7_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="8" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="5" slack="0"/>
<pin id="103" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_7/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="state_addr_8_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="3" slack="0"/>
<pin id="113" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_8/5 "/>
</bind>
</comp>

<comp id="117" class="1004" name="state_addr_9_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="5" slack="0"/>
<pin id="121" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_9/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="state_addr_10_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="5" slack="0"/>
<pin id="131" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_10/6 "/>
</bind>
</comp>

<comp id="135" class="1004" name="state_addr_11_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="4" slack="0"/>
<pin id="139" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_11/6 "/>
</bind>
</comp>

<comp id="145" class="1005" name="reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="4"/>
<pin id="147" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="state_load state_load_9 "/>
</bind>
</comp>

<comp id="152" class="1005" name="reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="4"/>
<pin id="154" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="state_load_1 state_load_10 "/>
</bind>
</comp>

<comp id="159" class="1005" name="state_addr_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="1"/>
<pin id="161" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="164" class="1005" name="state_addr_1_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="1"/>
<pin id="166" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_1 "/>
</bind>
</comp>

<comp id="169" class="1005" name="state_addr_2_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="1"/>
<pin id="171" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_2 "/>
</bind>
</comp>

<comp id="174" class="1005" name="state_addr_3_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="1"/>
<pin id="176" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_3 "/>
</bind>
</comp>

<comp id="179" class="1005" name="temp_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="6"/>
<pin id="181" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="184" class="1005" name="state_addr_4_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="1"/>
<pin id="186" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_4 "/>
</bind>
</comp>

<comp id="189" class="1005" name="state_addr_5_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="1"/>
<pin id="191" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_5 "/>
</bind>
</comp>

<comp id="194" class="1005" name="state_load_2_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="5"/>
<pin id="196" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="state_load_2 "/>
</bind>
</comp>

<comp id="199" class="1005" name="state_addr_6_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="1"/>
<pin id="201" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_6 "/>
</bind>
</comp>

<comp id="204" class="1005" name="state_addr_7_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="1"/>
<pin id="206" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_7 "/>
</bind>
</comp>

<comp id="209" class="1005" name="temp_1_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="5"/>
<pin id="211" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="temp_1 "/>
</bind>
</comp>

<comp id="214" class="1005" name="state_load_4_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="5"/>
<pin id="216" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="state_load_4 "/>
</bind>
</comp>

<comp id="219" class="1005" name="state_addr_8_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="1"/>
<pin id="221" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_8 "/>
</bind>
</comp>

<comp id="224" class="1005" name="state_addr_9_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="1"/>
<pin id="226" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_9 "/>
</bind>
</comp>

<comp id="229" class="1005" name="temp_2_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="5"/>
<pin id="231" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="temp_2 "/>
</bind>
</comp>

<comp id="234" class="1005" name="state_load_6_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="5"/>
<pin id="236" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="state_load_6 "/>
</bind>
</comp>

<comp id="239" class="1005" name="state_addr_10_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="1"/>
<pin id="241" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_10 "/>
</bind>
</comp>

<comp id="244" class="1005" name="state_addr_11_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="1"/>
<pin id="246" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_11 "/>
</bind>
</comp>

<comp id="249" class="1005" name="temp_3_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="6"/>
<pin id="251" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="temp_3 "/>
</bind>
</comp>

<comp id="254" class="1005" name="state_load_8_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="5"/>
<pin id="256" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="state_load_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="2" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="35"><net_src comp="4" pin="0"/><net_sink comp="28" pin=2"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="36" pin=2"/></net>

<net id="49"><net_src comp="28" pin="3"/><net_sink comp="44" pin=0"/></net>

<net id="54"><net_src comp="36" pin="3"/><net_sink comp="44" pin=2"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="55" pin=2"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="63" pin=2"/></net>

<net id="71"><net_src comp="55" pin="3"/><net_sink comp="44" pin=0"/></net>

<net id="72"><net_src comp="63" pin="3"/><net_sink comp="44" pin=2"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="81" pin=2"/></net>

<net id="89"><net_src comp="73" pin="3"/><net_sink comp="44" pin=0"/></net>

<net id="90"><net_src comp="81" pin="3"/><net_sink comp="44" pin=2"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="107"><net_src comp="91" pin="3"/><net_sink comp="44" pin=0"/></net>

<net id="108"><net_src comp="99" pin="3"/><net_sink comp="44" pin=2"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="125"><net_src comp="109" pin="3"/><net_sink comp="44" pin=0"/></net>

<net id="126"><net_src comp="117" pin="3"/><net_sink comp="44" pin=2"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="143"><net_src comp="127" pin="3"/><net_sink comp="44" pin=0"/></net>

<net id="144"><net_src comp="135" pin="3"/><net_sink comp="44" pin=2"/></net>

<net id="148"><net_src comp="44" pin="7"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="44" pin=1"/></net>

<net id="150"><net_src comp="44" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="145" pin="1"/><net_sink comp="44" pin=4"/></net>

<net id="155"><net_src comp="44" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="44" pin=4"/></net>

<net id="157"><net_src comp="44" pin="7"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="152" pin="1"/><net_sink comp="44" pin=1"/></net>

<net id="162"><net_src comp="28" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="44" pin=0"/></net>

<net id="167"><net_src comp="36" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="172"><net_src comp="55" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="44" pin=0"/></net>

<net id="177"><net_src comp="63" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="182"><net_src comp="44" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="44" pin=4"/></net>

<net id="187"><net_src comp="73" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="44" pin=0"/></net>

<net id="192"><net_src comp="81" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="197"><net_src comp="44" pin="7"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="44" pin=1"/></net>

<net id="202"><net_src comp="91" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="44" pin=0"/></net>

<net id="207"><net_src comp="99" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="212"><net_src comp="44" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="44" pin=4"/></net>

<net id="217"><net_src comp="44" pin="7"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="44" pin=1"/></net>

<net id="222"><net_src comp="109" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="44" pin=0"/></net>

<net id="227"><net_src comp="117" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="232"><net_src comp="44" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="44" pin=4"/></net>

<net id="237"><net_src comp="44" pin="7"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="44" pin=1"/></net>

<net id="242"><net_src comp="127" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="44" pin=0"/></net>

<net id="247"><net_src comp="135" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="252"><net_src comp="44" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="44" pin=4"/></net>

<net id="257"><net_src comp="44" pin="7"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="44" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {7 8 9 10 11 12 }
 - Input state : 
	Port: ShiftRows : state | {1 2 3 4 5 6 7 }
  - Chain level:
	State 1
		temp : 1
		state_load : 1
	State 2
		state_load_1 : 1
		state_load_2 : 1
	State 3
		temp_1 : 1
		state_load_4 : 1
	State 4
		temp_2 : 1
		state_load_6 : 1
	State 5
		temp_3 : 1
		state_load_8 : 1
	State 6
		state_load_9 : 1
		state_load_10 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|
| Operation| Functional Unit|
|----------|----------------|
|   Total  |                |
|----------|----------------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|       reg_145       |    8   |
|       reg_152       |    8   |
|state_addr_10_reg_239|    4   |
|state_addr_11_reg_244|    4   |
| state_addr_1_reg_164|    4   |
| state_addr_2_reg_169|    4   |
| state_addr_3_reg_174|    4   |
| state_addr_4_reg_184|    4   |
| state_addr_5_reg_189|    4   |
| state_addr_6_reg_199|    4   |
| state_addr_7_reg_204|    4   |
| state_addr_8_reg_219|    4   |
| state_addr_9_reg_224|    4   |
|  state_addr_reg_159 |    4   |
| state_load_2_reg_194|    8   |
| state_load_4_reg_214|    8   |
| state_load_6_reg_234|    8   |
| state_load_8_reg_254|    8   |
|    temp_1_reg_209   |    8   |
|    temp_2_reg_229   |    8   |
|    temp_3_reg_249   |    8   |
|     temp_reg_179    |    8   |
+---------------------+--------+
|        Total        |   128  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_44 |  p0  |  12  |   4  |   48   ||    53   |
| grp_access_fu_44 |  p1  |   6  |   8  |   48   ||    33   |
| grp_access_fu_44 |  p2  |  12  |   0  |    0   ||    53   |
| grp_access_fu_44 |  p4  |   6  |   4  |   24   ||    33   |
|      reg_145     |  p0  |   2  |   8  |   16   ||    9    |
|      reg_152     |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   152  ||  9.9124 ||   190   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   190  |
|  Register |    -   |   128  |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   128  |   190  |
+-----------+--------+--------+--------+
