#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Feb 13 16:00:49 2025
# Process ID         : 67667
# Current directory  : /home/ericbreh/Documents/school/cse293-final-project
# Command line       : vivado
# Log file           : /home/ericbreh/Documents/school/cse293-final-project/vivado.log
# Journal file       : /home/ericbreh/Documents/school/cse293-final-project/vivado.jou
# Running On         : fedora
# Platform           : Fedora
# Operating System   : Fedora Linux 41 (Workstation Edition)
# Processor Detail   : Intel(R) Core(TM) i7-10610U CPU @ 1.80GHz
# CPU Frequency      : 2401.281 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16367 MB
# Swap memory        : 8589 MB
# Total Virtual      : 24957 MB
# Available Virtual  : 20965 MB
#-----------------------------------------------------------
start_gui
xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
create_project block-diagram-example /home/ericbreh/Documents/school/cse293-final-project/block-diagram-example -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip'.
set_property board_part digilentinc.com:nexys-a7-100t:part0:1.2 [current_project]
set_property  ip_repo_paths  /home/ericbreh/Documents/school/cse293-final-project/third_party/HDLForBeginners_Toolbox/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ericbreh/Documents/school/cse293-final-project/third_party/HDLForBeginners_Toolbox/ip_repo'.
create_bd_design "design_1"
Wrote  : </home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.srcs/sources_1/bd/design_1/design_1.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv fpgasforbeginners:toolbox:rmii_axis:1.0 rmii_axis_0
endgroup
startgroup
make_bd_pins_external  [get_bd_pins rmii_axis_0/ETH_TXEN]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins rmii_axis_0/ETH_TXD]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins rmii_axis_0/ETH_CRSDV]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins rmii_axis_0/ETH_RXERR]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins rmii_axis_0/ETH_RXD]
endgroup
startgroup
create_bd_cell -type ip -vlnv fpgasforbeginners:toolbox:axis_gpio:1.0 axis_gpio_0
endgroup
set_property location {2 488 218} [get_bd_cells axis_gpio_0]
undo
INFO: [Common 17-17] undo 'set_property location {2 488 218} [get_bd_cells axis_gpio_0]'
redo
INFO: [Common 17-16] redo 'set_property location {2 488 218} [get_bd_cells axis_gpio_0]'
startgroup
make_bd_pins_external  [get_bd_pins axis_gpio_0/SW]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axis_gpio_0/LED]
endgroup
set_property location {1 419 224} [get_bd_cells axis_gpio_0]
connect_bd_intf_net [get_bd_intf_pins axis_gpio_0/M00_AXIS] [get_bd_intf_pins rmii_axis_0/S00_AXIS]
connect_bd_intf_net [get_bd_intf_pins rmii_axis_0/M00_AXIS] [get_bd_intf_pins axis_gpio_0/S00_AXIS]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
create_bd_cell: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8348.480 ; gain = 160.254 ; free physical = 692 ; free virtual = 18634
endgroup
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_in1]
endgroup
startgroup
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {151.636} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} \
  CONFIG.CLKOUT2_JITTER {151.636} \
  CONFIG.CLKOUT2_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {50} \
  CONFIG.CLKOUT2_REQUESTED_PHASE {45} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {20} \
  CONFIG.MMCM_CLKOUT1_PHASE {45.000} \
  CONFIG.NUM_OUT_CLKS {2} \
  CONFIG.USE_RESET {false} \
] [get_bd_cells clk_wiz_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_out2]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axis_gpio_0/m00_axis_aclk]
connect_bd_net [get_bd_pins axis_gpio_0/m00_axis_aresetn] [get_bd_pins axis_gpio_0/s00_axis_aresetn]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axis_gpio_0/m00_axis_aresetn] [get_bd_pins axis_gpio_0/s00_axis_aresetn]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axis_gpio_0/m00_axis_aclk]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_out2]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {151.636} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} \
  CONFIG.CLKOUT2_JITTER {151.636} \
  CONFIG.CLKOUT2_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {50} \
  CONFIG.CLKOUT2_REQUESTED_PHASE {45} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {20} \
  CONFIG.MMCM_CLKOUT1_PHASE {45.000} \
  CONFIG.NUM_OUT_CLKS {2} \
  CONFIG.USE_RESET {false} \
] [get_bd_cells clk_wiz_0]'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLKOUT2_REQUESTED_OUT_FREQ' from '50' to '100.000' has been ignored for IP 'clk_wiz_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLKOUT2_REQUESTED_PHASE' from '45' to '0.000' has been ignored for IP 'clk_wiz_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKOUT1_PHASE' from '45.000' to '0.000' has been ignored for IP 'clk_wiz_0'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_in1]'
INFO: [Common 17-17] undo 'startgroup'
redo
INFO: [Common 17-16] redo 'startgroup'
INFO: [Common 17-16] redo 'make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_in1]'
INFO: [Common 17-16] redo 'endgroup'
redo
INFO: [Common 17-16] redo 'startgroup'
INFO: [Common 17-16] redo 'set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {151.636} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} \
  CONFIG.CLKOUT2_JITTER {151.636} \
  CONFIG.CLKOUT2_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {50} \
  CONFIG.CLKOUT2_REQUESTED_PHASE {45} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {20} \
  CONFIG.MMCM_CLKOUT1_PHASE {45.000} \
  CONFIG.NUM_OUT_CLKS {2} \
  CONFIG.USE_RESET {false} \
] [get_bd_cells clk_wiz_0]'
INFO: [Common 17-16] redo 'endgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {151.636} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} \
  CONFIG.CLKOUT2_JITTER {151.636} \
  CONFIG.CLKOUT2_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {50} \
  CONFIG.CLKOUT2_REQUESTED_PHASE {45} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {20} \
  CONFIG.MMCM_CLKOUT1_PHASE {45.000} \
  CONFIG.NUM_OUT_CLKS {2} \
  CONFIG.USE_RESET {false} \
] [get_bd_cells clk_wiz_0]'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLKOUT2_REQUESTED_OUT_FREQ' from '50' to '100.000' has been ignored for IP 'clk_wiz_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLKOUT2_REQUESTED_PHASE' from '45' to '0.000' has been ignored for IP 'clk_wiz_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKOUT1_PHASE' from '45.000' to '0.000' has been ignored for IP 'clk_wiz_0'
INFO: [Common 17-17] undo 'startgroup'
redo
INFO: [Common 17-16] redo 'startgroup'
INFO: [Common 17-16] redo 'set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {151.636} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} \
  CONFIG.CLKOUT2_JITTER {151.636} \
  CONFIG.CLKOUT2_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {50} \
  CONFIG.CLKOUT2_REQUESTED_PHASE {45} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {20} \
  CONFIG.MMCM_CLKOUT1_PHASE {45.000} \
  CONFIG.NUM_OUT_CLKS {2} \
  CONFIG.USE_RESET {false} \
] [get_bd_cells clk_wiz_0]'
INFO: [Common 17-16] redo 'endgroup'
redo
INFO: [Common 17-16] redo 'startgroup'
INFO: [Common 17-16] redo 'make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_out2]'
INFO: [Common 17-16] redo 'endgroup'
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axis_gpio_0/s00_axis_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axis_gpio_0/m00_axis_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins rmii_axis_0/m00_axis_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins rmii_axis_0/s00_axis_aclk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins proc_sys_reset_0/dcm_locked]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
startgroup
make_bd_pins_external  [get_bd_pins proc_sys_reset_0/ext_reset_in]
endgroup
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins rmii_axis_0/s00_axis_aresetn]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins rmii_axis_0/m00_axis_aresetn]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axis_gpio_0/m00_axis_aresetn]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axis_gpio_0/s00_axis_aresetn]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv fpgasforbeginners:toolbox:axis_snoop_debug:1.0 axis_snoop_debug_0
endgroup
connect_bd_intf_net [get_bd_intf_pins axis_snoop_debug_0/S01_AXIS] [get_bd_intf_pins rmii_axis_0/S00_AXIS]
set_property location {3 696 197} [get_bd_cells axis_snoop_debug_0]
undo
INFO: [Common 17-17] undo 'set_property location {3 696 197} [get_bd_cells axis_snoop_debug_0]'
undo
INFO: [Common 17-17] undo 'connect_bd_intf_net [get_bd_intf_pins axis_snoop_debug_0/S01_AXIS] [get_bd_intf_pins rmii_axis_0/S00_AXIS]'
set_property location {3 661 -72} [get_bd_cells axis_snoop_debug_0]
set_property location {2 698 162} [get_bd_cells axis_snoop_debug_0]
connect_bd_intf_net [get_bd_intf_pins axis_snoop_debug_0/S01_AXIS] [get_bd_intf_pins rmii_axis_0/S00_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_snoop_debug_0/S00_AXIS] [get_bd_intf_pins axis_gpio_0/S00_AXIS]
connect_bd_net [get_bd_pins axis_snoop_debug_0/axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axis_snoop_debug_0/axis_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
startgroup
create_bd_cell -type ip -vlnv fpgasforbeginners:toolbox:axis_uart:1.0 axis_uart_0
endgroup
connect_bd_intf_net [get_bd_intf_pins axis_uart_0/s_axis] [get_bd_intf_pins axis_snoop_debug_0/M_AXIS]
connect_bd_net [get_bd_pins axis_uart_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axis_uart_0/rstn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
startgroup
make_bd_pins_external  [get_bd_pins axis_uart_0/UART_TX]
endgroup
regenerate_bd_layout
add_files -fileset constrs_1 -norecurse /home/ericbreh/Documents/school/cse293-final-project/synth/vivado_nexysa7/Nexys-A7-100T-Master.xdc
set_property name SW [get_bd_ports SW_0]
set_property name LED [get_bd_ports LED_0]
set_property name RESET_N [get_bd_ports ext_reset_in_0]
set_property name CLK [get_bd_ports clk_in1_0]
set_property name UART_RXD_OUT [get_bd_ports UART_TX_0]
set_property name ETH_CRSDV [get_bd_ports ETH_CRSDV_0]
set_property name ETH_RXERR [get_bd_ports ETH_RXERR_0]
set_property name ETH_RXD [get_bd_ports ETH_RXD_0]
set_property name ETH_TXEN [get_bd_ports ETH_TXEN_0]
set_property name ETH_TXD [get_bd_ports ETH_TXD_0]
set_property name ETH_REFCLK [get_bd_ports clk_out2_0]
regenerate_bd_layout
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
set_property name ETH_RXD_O [get_bd_ports ETH_RXD]
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
set_property name ETH_RXD [get_bd_ports ETH_RXD_O]
make_wrapper -files [get_files /home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.srcs/sources_1/bd/design_1/design_1.bd] -fileset [get_filesets sources_1] -inst_template
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : </home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : /home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : /home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper -files [get_files /home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.srcs/sources_1/bd/design_1/design_1.bd] -fileset [get_filesets sources_1] -inst_template
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : /home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper -files [get_files /home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : /home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse /home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : /home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : /home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
CRITICAL WARNING: [IP_Flow 19-4965] IP data_fifo was packaged with board value 'digilentinc.com:nexys-a7-100t:part0:1.0'. Current project's board value is 'digilentinc.com:nexys-a7-100t:part0:1.2'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded data_fifo (FIFO Generator 13.2) from revision 9 to revision 11
INFO: [BD 41-1029] Generation completed for the IP Integrator block rmii_axis_0 .
CRITICAL WARNING: [IP_Flow 19-4965] IP axis_data_fifo_tuser was packaged with board value 'digilentinc.com:nexys-a7-100t:part0:1.0'. Current project's board value is 'digilentinc.com:nexys-a7-100t:part0:1.2'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded axis_data_fifo_tuser (AXI4-Stream Data FIFO 2.0) from revision 12 to revision 15
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
CRITICAL WARNING: [IP_Flow 19-4965] IP axis_data_fifo_0 was packaged with board value 'digilentinc.com:nexys-a7-100t:part0:1.0'. Current project's board value is 'digilentinc.com:nexys-a7-100t:part0:1.2'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded axis_data_fifo_0 (AXI4-Stream Data FIFO 2.0) from revision 12 to revision 15
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_snoop_debug_0 .
CRITICAL WARNING: [IP_Flow 19-4965] IP tx_fifo was packaged with board value 'digilentinc.com:nexys-a7-100t:part0:1.0'. Current project's board value is 'digilentinc.com:nexys-a7-100t:part0:1.2'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded tx_fifo (FIFO Generator 13.2) from revision 9 to revision 11
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_uart_0 .
Exporting to file /home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axis_gpio_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axis_snoop_debug_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axis_uart_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_clk_wiz_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_proc_sys_reset_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_rmii_axis_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axis_gpio_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axis_snoop_debug_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axis_uart_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_clk_wiz_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_proc_sys_reset_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rmii_axis_0_0
[Thu Feb 13 16:49:41 2025] Launched design_1_proc_sys_reset_0_0_synth_1, design_1_axis_snoop_debug_0_0_synth_1, design_1_axis_uart_0_0_synth_1, design_1_axis_gpio_0_0_synth_1, design_1_rmii_axis_0_0_synth_1, design_1_clk_wiz_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_proc_sys_reset_0_0_synth_1: /home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.runs/design_1_proc_sys_reset_0_0_synth_1/runme.log
design_1_axis_snoop_debug_0_0_synth_1: /home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.runs/design_1_axis_snoop_debug_0_0_synth_1/runme.log
design_1_axis_uart_0_0_synth_1: /home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.runs/design_1_axis_uart_0_0_synth_1/runme.log
design_1_axis_gpio_0_0_synth_1: /home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.runs/design_1_axis_gpio_0_0_synth_1/runme.log
design_1_rmii_axis_0_0_synth_1: /home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.runs/design_1_rmii_axis_0_0_synth_1/runme.log
design_1_clk_wiz_0_0_synth_1: /home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.runs/design_1_clk_wiz_0_0_synth_1/runme.log
synth_1: /home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.runs/synth_1/runme.log
[Thu Feb 13 16:49:41 2025] Launched impl_1...
Run output will be captured here: /home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 9236.207 ; gain = 319.984 ; free physical = 1206 ; free virtual = 18489
