<xocs:doc xsi:schemaLocation="http://www.elsevier.com/xml/xocs/dtd http://schema.elsevier.com/dtds/document/fulltext/xcr/xocs-article.xsd" xmlns:xocs="http://www.elsevier.com/xml/xocs/dtd" xmlns:xs="http://www.w3.org/2001/XMLSchema" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns="http://www.elsevier.com/xml/ja/dtd" xmlns:ja="http://www.elsevier.com/xml/ja/dtd" xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:tb="http://www.elsevier.com/xml/common/table/dtd" xmlns:sb="http://www.elsevier.com/xml/common/struct-bib/dtd" xmlns:ce="http://www.elsevier.com/xml/common/dtd" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:cals="http://www.elsevier.com/xml/common/cals/dtd"><xocs:meta><xocs:content-family>serial</xocs:content-family><xocs:content-type>JL</xocs:content-type><xocs:cid>271611</xocs:cid><xocs:ssids><xocs:ssid type="alllist">291210</xocs:ssid><xocs:ssid type="subj">291719</xocs:ssid><xocs:ssid type="subj">291827</xocs:ssid><xocs:ssid type="subj">291892</xocs:ssid><xocs:ssid type="content">31</xocs:ssid><xocs:ssid type="oa">90</xocs:ssid></xocs:ssids><xocs:srctitle>Cryogenics</xocs:srctitle><xocs:normalized-srctitle>CRYOGENICS</xocs:normalized-srctitle><xocs:orig-load-date yyyymmdd="20150523">2015-05-23</xocs:orig-load-date><xocs:available-online-date yyyymmdd="20150523">2015-05-23</xocs:available-online-date><xocs:vor-load-date yyyymmdd="20150606">2015-06-06</xocs:vor-load-date><xocs:vor-available-online-date yyyymmdd="20150606">2015-06-06</xocs:vor-available-online-date><xocs:ew-transaction-id>2015-09-08T12:46:14</xocs:ew-transaction-id><xocs:eid>1-s2.0-S0011227515000648</xocs:eid><xocs:pii-formatted>S0011-2275(15)00064-8</xocs:pii-formatted><xocs:pii-unformatted>S0011227515000648</xocs:pii-unformatted><xocs:doi>10.1016/j.cryogenics.2015.05.005</xocs:doi><xocs:item-stage>S300</xocs:item-stage><xocs:item-version-number>S300.1</xocs:item-version-number><xocs:item-weight>FULL-TEXT</xocs:item-weight><xocs:hub-eid>1-s2.0-S0011227515X00063</xocs:hub-eid><xocs:timestamp yyyymmdd="20150908">2015-09-08T10:03:29.864899-04:00</xocs:timestamp><xocs:dco>0</xocs:dco><xocs:tomb>0</xocs:tomb><xocs:date-search-begin>20151001</xocs:date-search-begin><xocs:date-search-end>20151031</xocs:date-search-end><xocs:year-nav>2015</xocs:year-nav><xocs:indexeddate epoch="1432348022">2015-05-23T02:27:02.210368Z</xocs:indexeddate><xocs:articleinfo>articleinfo articletitlenorm authfirstinitialnorm authfirstsurnamenorm cid cids contenttype copyright crossmark dateloaded dateloadedtxt datesearch datesort dateupdated dco docsubtype doctype doi eid ewtransactionid fundingbodyid hubeid indexeddate issn issnnorm itemstage itemtransactionid itemweight oauserlicense openaccess openarchive pg pgfirst pglast pii piinorm pubdateend pubdatestart pubdatetxt pubyr sortorder sponsoredaccesstype srctitle srctitlenorm srctype ssids alllist content oa subj subheadings suppl tomb volfirst volissue volumelist webpdf webpdfpagecount yearnav figure table body acknowledge affil articletitle auth authfirstini authfull authkeywords authlast grantnumber grantsponsor highlightsabst primabst ref</xocs:articleinfo><xocs:issns><xocs:issn-primary-formatted>0011-2275</xocs:issn-primary-formatted><xocs:issn-primary-unformatted>00112275</xocs:issn-primary-unformatted></xocs:issns><xocs:sponsored-access-type>UNLIMITED</xocs:sponsored-access-type><xocs:funding-body-id>NONE</xocs:funding-body-id><xocs:crossmark is-crossmark="1">true</xocs:crossmark><xocs:vol-first>71</xocs:vol-first><xocs:volume-list><xocs:volume>71</xocs:volume></xocs:volume-list><xocs:suppl>C</xocs:suppl><xocs:vol-iss-suppl-text>Volume 71</xocs:vol-iss-suppl-text><xocs:sort-order>6</xocs:sort-order><xocs:first-fp>39</xocs:first-fp><xocs:last-lp>46</xocs:last-lp><xocs:pages><xocs:first-page>39</xocs:first-page><xocs:last-page>46</xocs:last-page></xocs:pages><xocs:cover-date-orig><xocs:start-date>201510</xocs:start-date></xocs:cover-date-orig><xocs:cover-date-text>October 2015</xocs:cover-date-text><xocs:cover-date-start>2015-10-01</xocs:cover-date-start><xocs:cover-date-end>2015-10-31</xocs:cover-date-end><xocs:cover-date-year>2015</xocs:cover-date-year><xocs:document-type>article</xocs:document-type><xocs:document-subtype>fla</xocs:document-subtype><xocs:copyright-line>Copyright © 2015 The Authors. Published by Elsevier Ltd.</xocs:copyright-line><xocs:normalized-article-title>BATCHSCREENINGCOMMERCIALSERIALFLASHMEMORYINTEGRATEDCIRCUITSFORLOWTEMPERATUREAPPLICATIONS</xocs:normalized-article-title><xocs:normalized-first-auth-surname>IHMIG</xocs:normalized-first-auth-surname><xocs:normalized-first-auth-initial>F</xocs:normalized-first-auth-initial><xocs:item-toc><xocs:item-toc-entry ref-elem="ce:sections"><xocs:item-toc-label>1</xocs:item-toc-label><xocs:item-toc-section-title>Introduction</xocs:item-toc-section-title></xocs:item-toc-entry><xocs:item-toc-entry ref-elem="ce:sections"><xocs:item-toc-label>2</xocs:item-toc-label><xocs:item-toc-section-title>Test system design</xocs:item-toc-section-title><xocs:item-toc-entry ref-elem="ce:sections"><xocs:item-toc-label>2.1</xocs:item-toc-label><xocs:item-toc-section-title>Flash-Connector</xocs:item-toc-section-title></xocs:item-toc-entry><xocs:item-toc-entry ref-elem="ce:sections"><xocs:item-toc-label>2.2</xocs:item-toc-label><xocs:item-toc-section-title>Tray-board circuit</xocs:item-toc-section-title></xocs:item-toc-entry><xocs:item-toc-entry ref-elem="ce:sections"><xocs:item-toc-label>2.3</xocs:item-toc-label><xocs:item-toc-section-title>Test software</xocs:item-toc-section-title></xocs:item-toc-entry><xocs:item-toc-entry ref-elem="ce:sections"><xocs:item-toc-label>2.4</xocs:item-toc-label><xocs:item-toc-section-title>Other non-volatile memory</xocs:item-toc-section-title></xocs:item-toc-entry><xocs:item-toc-entry ref-elem="ce:sections"><xocs:item-toc-label>2.5</xocs:item-toc-label><xocs:item-toc-section-title>Classification of errors</xocs:item-toc-section-title><xocs:item-toc-entry ref-elem="ce:sections"><xocs:item-toc-label>2.5.1</xocs:item-toc-label><xocs:item-toc-section-title>Signature errors</xocs:item-toc-section-title></xocs:item-toc-entry><xocs:item-toc-entry ref-elem="ce:sections"><xocs:item-toc-label>2.5.2</xocs:item-toc-label><xocs:item-toc-section-title>Timeout errors</xocs:item-toc-section-title></xocs:item-toc-entry><xocs:item-toc-entry ref-elem="ce:sections"><xocs:item-toc-label>2.5.3</xocs:item-toc-label><xocs:item-toc-section-title>Bit errors</xocs:item-toc-section-title></xocs:item-toc-entry></xocs:item-toc-entry><xocs:item-toc-entry ref-elem="ce:sections"><xocs:item-toc-label>2.6</xocs:item-toc-label><xocs:item-toc-section-title>Temperature chamber and test setup</xocs:item-toc-section-title></xocs:item-toc-entry><xocs:item-toc-entry ref-elem="ce:sections"><xocs:item-toc-label>2.7</xocs:item-toc-label><xocs:item-toc-section-title>Test procedures</xocs:item-toc-section-title></xocs:item-toc-entry></xocs:item-toc-entry><xocs:item-toc-entry ref-elem="ce:sections"><xocs:item-toc-label>3</xocs:item-toc-label><xocs:item-toc-section-title>Results</xocs:item-toc-section-title><xocs:item-toc-entry ref-elem="ce:sections"><xocs:item-toc-label>3.1</xocs:item-toc-label><xocs:item-toc-section-title>Batch screening</xocs:item-toc-section-title></xocs:item-toc-entry><xocs:item-toc-entry ref-elem="ce:sections"><xocs:item-toc-label>3.2</xocs:item-toc-label><xocs:item-toc-section-title>Failure analysis</xocs:item-toc-section-title></xocs:item-toc-entry><xocs:item-toc-entry ref-elem="ce:sections"><xocs:item-toc-label>3.3</xocs:item-toc-label><xocs:item-toc-section-title>Timing analysis</xocs:item-toc-section-title></xocs:item-toc-entry><xocs:item-toc-entry ref-elem="ce:sections"><xocs:item-toc-label>3.4</xocs:item-toc-label><xocs:item-toc-section-title>Data retention</xocs:item-toc-section-title></xocs:item-toc-entry></xocs:item-toc-entry><xocs:item-toc-entry ref-elem="ce:sections"><xocs:item-toc-label>4</xocs:item-toc-label><xocs:item-toc-section-title>Discussion</xocs:item-toc-section-title><xocs:item-toc-entry ref-elem="ce:sections"><xocs:item-toc-label>4.1</xocs:item-toc-label><xocs:item-toc-section-title>Rating of batch evolution</xocs:item-toc-section-title></xocs:item-toc-entry><xocs:item-toc-entry ref-elem="ce:sections"><xocs:item-toc-label>4.2</xocs:item-toc-label><xocs:item-toc-section-title>Impact on IC design</xocs:item-toc-section-title></xocs:item-toc-entry><xocs:item-toc-entry ref-elem="ce:sections"><xocs:item-toc-label>4.3</xocs:item-toc-label><xocs:item-toc-section-title>Relevance of COTS components</xocs:item-toc-section-title></xocs:item-toc-entry><xocs:item-toc-entry ref-elem="ce:sections"><xocs:item-toc-label>4.4</xocs:item-toc-label><xocs:item-toc-section-title>Impact on application and test protocol design</xocs:item-toc-section-title></xocs:item-toc-entry></xocs:item-toc-entry><xocs:item-toc-entry ref-elem="ce:acknowledgment"><xocs:item-toc-section-title>Acknowledgements</xocs:item-toc-section-title></xocs:item-toc-entry><xocs:item-toc-entry ref-elem="ce:bibliography"><xocs:item-toc-section-title>References</xocs:item-toc-section-title></xocs:item-toc-entry></xocs:item-toc><xocs:references><xocs:ref-info refid="h0005"><xocs:ref-normalized-surname>KIRSCHMAN</xocs:ref-normalized-surname><xocs:ref-pub-year>1985</xocs:ref-pub-year><xocs:ref-first-fp>115</xocs:ref-first-fp><xocs:ref-last-lp>122</xocs:ref-last-lp><xocs:ref-normalized-initial>R</xocs:ref-normalized-initial></xocs:ref-info><xocs:ref-info refid="h0010"><xocs:ref-normalized-surname>KIRSCHMAN</xocs:ref-normalized-surname><xocs:ref-pub-year>1990</xocs:ref-pub-year><xocs:ref-first-fp>12</xocs:ref-first-fp><xocs:ref-last-lp>24</xocs:ref-last-lp><xocs:ref-normalized-initial>R</xocs:ref-normalized-initial></xocs:ref-info><xocs:ref-info refid="h0015"><xocs:ref-normalized-surname>IHMIG</xocs:ref-normalized-surname><xocs:ref-pub-year>2004</xocs:ref-pub-year><xocs:ref-first-fp>153</xocs:ref-first-fp><xocs:ref-last-lp>160</xocs:ref-last-lp><xocs:ref-normalized-initial>F</xocs:ref-normalized-initial><xocs:ref-normalized-srctitle>PROCEEDINGS6THEUROPEANWORKSHOPLOWTEMPERATUREELECTRONICSWOLTE6WPP227</xocs:ref-normalized-srctitle><xocs:ref-normalized-article-title>ELECTRONICMEMORYDEVICESFORCRYOBIOLOGICALAPPLICATIONS</xocs:ref-normalized-article-title></xocs:ref-info><xocs:ref-info refid="h0020"><xocs:ref-normalized-surname>IHMIG</xocs:ref-normalized-surname><xocs:ref-pub-year>2006</xocs:ref-pub-year><xocs:ref-first-fp>312</xocs:ref-first-fp><xocs:ref-last-lp>320</xocs:ref-last-lp><xocs:ref-normalized-initial>F</xocs:ref-normalized-initial></xocs:ref-info><xocs:ref-info refid="h0025"><xocs:ref-normalized-surname>SHIRLEY</xocs:ref-normalized-surname><xocs:ref-pub-year>2009</xocs:ref-pub-year><xocs:ref-first-fp>638</xocs:ref-first-fp><xocs:ref-last-lp>642</xocs:ref-last-lp><xocs:ref-normalized-initial>S</xocs:ref-normalized-initial></xocs:ref-info><xocs:ref-info refid="h0030"><xocs:ref-normalized-surname>IHMIG</xocs:ref-normalized-surname><xocs:ref-pub-year>2013</xocs:ref-pub-year><xocs:ref-first-fp>35</xocs:ref-first-fp><xocs:ref-last-lp>43</xocs:ref-last-lp><xocs:ref-normalized-initial>F</xocs:ref-normalized-initial></xocs:ref-info><xocs:ref-info refid="h0035"><xocs:ref-normalized-surname>CLARK</xocs:ref-normalized-surname><xocs:ref-pub-year>1992</xocs:ref-pub-year><xocs:ref-first-fp>397</xocs:ref-first-fp><xocs:ref-last-lp>404</xocs:ref-last-lp><xocs:ref-normalized-initial>W</xocs:ref-normalized-initial></xocs:ref-info><xocs:ref-info refid="h0040"><xocs:ref-normalized-surname>HANAMURA</xocs:ref-normalized-surname><xocs:ref-pub-year>1986</xocs:ref-pub-year><xocs:ref-first-fp>484</xocs:ref-first-fp><xocs:ref-last-lp>489</xocs:ref-last-lp><xocs:ref-normalized-initial>S</xocs:ref-normalized-initial></xocs:ref-info><xocs:ref-info refid="h0045"/><xocs:ref-info refid="h0050"><xocs:ref-normalized-surname>COLONNAROMANO</xocs:ref-normalized-surname><xocs:ref-pub-year>1986</xocs:ref-pub-year><xocs:ref-first-fp>491</xocs:ref-first-fp><xocs:ref-last-lp>492</xocs:ref-last-lp><xocs:ref-normalized-initial>L</xocs:ref-normalized-initial></xocs:ref-info><xocs:ref-info refid="h0055"><xocs:ref-normalized-surname>HANAMURA</xocs:ref-normalized-surname><xocs:ref-pub-year>1987</xocs:ref-pub-year><xocs:ref-first-fp>94</xocs:ref-first-fp><xocs:ref-last-lp>100</xocs:ref-last-lp><xocs:ref-normalized-initial>S</xocs:ref-normalized-initial></xocs:ref-info><xocs:ref-info refid="h0060"><xocs:ref-normalized-surname>VACCA</xocs:ref-normalized-surname><xocs:ref-pub-year>1987</xocs:ref-pub-year><xocs:ref-first-fp>80</xocs:ref-first-fp><xocs:ref-last-lp>88</xocs:ref-last-lp><xocs:ref-normalized-initial>T</xocs:ref-normalized-initial></xocs:ref-info><xocs:ref-info refid="h0065"><xocs:ref-normalized-surname>DEEN</xocs:ref-normalized-surname><xocs:ref-pub-year>1988</xocs:ref-pub-year><xocs:ref-first-fp>336</xocs:ref-first-fp><xocs:ref-last-lp>338</xocs:ref-last-lp><xocs:ref-normalized-initial>M</xocs:ref-normalized-initial></xocs:ref-info><xocs:ref-info refid="h0070"><xocs:ref-normalized-surname>LIN</xocs:ref-normalized-surname><xocs:ref-pub-year>1990</xocs:ref-pub-year><xocs:ref-first-fp>1025</xocs:ref-first-fp><xocs:ref-last-lp>1026</xocs:ref-last-lp><xocs:ref-normalized-initial>M</xocs:ref-normalized-initial></xocs:ref-info><xocs:ref-info refid="h0075"><xocs:ref-normalized-surname>LINK</xocs:ref-normalized-surname><xocs:ref-pub-year>1979</xocs:ref-pub-year><xocs:ref-first-fp>229</xocs:ref-first-fp><xocs:ref-last-lp>235</xocs:ref-last-lp><xocs:ref-normalized-initial>W</xocs:ref-normalized-initial></xocs:ref-info><xocs:ref-info refid="h0080"><xocs:ref-normalized-surname>WYNS</xocs:ref-normalized-surname><xocs:ref-pub-year>1989</xocs:ref-pub-year><xocs:ref-first-fp>1423</xocs:ref-first-fp><xocs:ref-last-lp>1428</xocs:ref-last-lp><xocs:ref-normalized-initial>P</xocs:ref-normalized-initial></xocs:ref-info><xocs:ref-info refid="h0085"><xocs:ref-normalized-surname>HENKELS</xocs:ref-normalized-surname><xocs:ref-pub-year>1989</xocs:ref-pub-year><xocs:ref-first-fp>1414</xocs:ref-first-fp><xocs:ref-last-lp>1422</xocs:ref-last-lp><xocs:ref-normalized-initial>W</xocs:ref-normalized-initial></xocs:ref-info><xocs:ref-info refid="h0090"><xocs:ref-normalized-surname>CHAPPELL</xocs:ref-normalized-surname><xocs:ref-pub-year>1989</xocs:ref-pub-year><xocs:ref-first-fp>859</xocs:ref-first-fp><xocs:ref-last-lp>868</xocs:ref-last-lp><xocs:ref-normalized-initial>T</xocs:ref-normalized-initial></xocs:ref-info><xocs:ref-info refid="h0095"/><xocs:ref-info refid="h0100"/><xocs:ref-info refid="h0105"><xocs:ref-normalized-surname>KALISH</xocs:ref-normalized-surname><xocs:ref-pub-year>1949</xocs:ref-pub-year><xocs:ref-first-fp>637</xocs:ref-first-fp><xocs:ref-last-lp>656</xocs:ref-last-lp><xocs:ref-normalized-initial>H</xocs:ref-normalized-initial></xocs:ref-info><xocs:ref-info refid="h0110"/><xocs:ref-info refid="h0115"/><xocs:ref-info refid="h0120"><xocs:ref-normalized-surname>JONES</xocs:ref-normalized-surname><xocs:ref-pub-year>1997</xocs:ref-pub-year><xocs:ref-first-fp>85</xocs:ref-first-fp><xocs:ref-last-lp>96</xocs:ref-last-lp><xocs:ref-normalized-initial>W</xocs:ref-normalized-initial><xocs:ref-normalized-srctitle>DESIGNRELIABILITYSOLDERSSOLDERINTERCONNECTIONS</xocs:ref-normalized-srctitle><xocs:ref-normalized-article-title>ASTUDYMECHANICALPROPERTIESEUTECTICSOLIDSOLUTIONPBSNAGSOLDERS200C150C</xocs:ref-normalized-article-title></xocs:ref-info><xocs:ref-info refid="h0125"><xocs:ref-normalized-surname>FIRTH</xocs:ref-normalized-surname><xocs:ref-pub-year>1986</xocs:ref-pub-year><xocs:ref-first-fp>20</xocs:ref-first-fp><xocs:ref-last-lp>33</xocs:ref-last-lp><xocs:ref-normalized-initial>G</xocs:ref-normalized-initial><xocs:ref-normalized-srctitle>JOININGTECHNOLOGIESFOR1990SWELDINGBRAZINGSOLDERINGEXPLOSIVESOLIDSTATEADHESIVE</xocs:ref-normalized-srctitle><xocs:ref-normalized-article-title>INTERIMREPORTINVESTIGATIONLOWTEMPERATURESOLDERSFORCRYOGENICWINDTUNNELMODELS</xocs:ref-normalized-article-title></xocs:ref-info><xocs:ref-info refid="h0130"><xocs:ref-normalized-surname>KIRSCHMAN</xocs:ref-normalized-surname><xocs:ref-pub-year>2001</xocs:ref-pub-year><xocs:ref-first-fp>105</xocs:ref-first-fp><xocs:ref-last-lp>111</xocs:ref-last-lp><xocs:ref-normalized-initial>R</xocs:ref-normalized-initial></xocs:ref-info><xocs:ref-info refid="h0135"><xocs:ref-normalized-surname>PAVAN</xocs:ref-normalized-surname><xocs:ref-pub-year>2004</xocs:ref-pub-year><xocs:ref-normalized-initial>P</xocs:ref-normalized-initial><xocs:ref-normalized-srctitle>FLOATINGGATEDEVICESOPERATIONCOMPACTMODELING</xocs:ref-normalized-srctitle></xocs:ref-info><xocs:ref-info refid="h0140"><xocs:ref-normalized-surname>PAN</xocs:ref-normalized-surname><xocs:ref-pub-year>2005</xocs:ref-pub-year><xocs:ref-first-fp>463</xocs:ref-first-fp><xocs:ref-last-lp>467</xocs:ref-last-lp><xocs:ref-normalized-initial>M</xocs:ref-normalized-initial></xocs:ref-info><xocs:ref-info refid="h0145"/></xocs:references><xocs:attachment-metadata-doc><xocs:attachment-set-type>item</xocs:attachment-set-type><xocs:pii-formatted>S0011-2275(15)00064-8</xocs:pii-formatted><xocs:pii-unformatted>S0011227515000648</xocs:pii-unformatted><xocs:eid>1-s2.0-S0011227515000648</xocs:eid><xocs:doi>10.1016/j.cryogenics.2015.05.005</xocs:doi><xocs:cid>271611</xocs:cid><xocs:timestamp>2015-09-08T10:03:29.864899-04:00</xocs:timestamp><xocs:path>/271611/1-s2.0-S0011227515X00063/1-s2.0-S0011227515000648/</xocs:path><xocs:cover-date-start>2015-10-01</xocs:cover-date-start><xocs:cover-date-end>2015-10-31</xocs:cover-date-end><xocs:sponsored-access-type>UNLIMITED</xocs:sponsored-access-type><xocs:funding-body-id>NONE</xocs:funding-body-id><xocs:attachments><xocs:web-pdf><xocs:attachment-eid>1-s2.0-S0011227515000648-main.pdf</xocs:attachment-eid><xocs:filename>main.pdf</xocs:filename><xocs:extension>pdf</xocs:extension><xocs:pdf-optimized>true</xocs:pdf-optimized><xocs:filesize>1447722</xocs:filesize><xocs:web-pdf-purpose>MAIN</xocs:web-pdf-purpose><xocs:web-pdf-page-count>8</xocs:web-pdf-page-count><xocs:web-pdf-images><xocs:web-pdf-image><xocs:attachment-eid>1-s2.0-S0011227515000648-main_1.png</xocs:attachment-eid><xocs:filename>main_1.png</xocs:filename><xocs:extension>png</xocs:extension><xocs:filesize>124630</xocs:filesize><xocs:pixel-height>849</xocs:pixel-height><xocs:pixel-width>656</xocs:pixel-width><xocs:attachment-type>IMAGE-WEB-PDF</xocs:attachment-type><xocs:pdf-page-num>1</xocs:pdf-page-num></xocs:web-pdf-image></xocs:web-pdf-images></xocs:web-pdf><xocs:attachment><xocs:attachment-eid>1-s2.0-S0011227515000648-gr1.jpg</xocs:attachment-eid><xocs:file-basename>gr1</xocs:file-basename><xocs:filename>gr1.jpg</xocs:filename><xocs:extension>jpg</xocs:extension><xocs:filesize>15406</xocs:filesize><xocs:pixel-height>209</xocs:pixel-height><xocs:pixel-width>178</xocs:pixel-width><xocs:attachment-type>IMAGE-DOWNSAMPLED</xocs:attachment-type></xocs:attachment><xocs:attachment><xocs:attachment-eid>1-s2.0-S0011227515000648-gr9.jpg</xocs:attachment-eid><xocs:file-basename>gr9</xocs:file-basename><xocs:filename>gr9.jpg</xocs:filename><xocs:extension>jpg</xocs:extension><xocs:filesize>24209</xocs:filesize><xocs:pixel-height>261</xocs:pixel-height><xocs:pixel-width>360</xocs:pixel-width><xocs:attachment-type>IMAGE-DOWNSAMPLED</xocs:attachment-type></xocs:attachment><xocs:attachment><xocs:attachment-eid>1-s2.0-S0011227515000648-gr8.jpg</xocs:attachment-eid><xocs:file-basename>gr8</xocs:file-basename><xocs:filename>gr8.jpg</xocs:filename><xocs:extension>jpg</xocs:extension><xocs:filesize>35680</xocs:filesize><xocs:pixel-height>374</xocs:pixel-height><xocs:pixel-width>316</xocs:pixel-width><xocs:attachment-type>IMAGE-DOWNSAMPLED</xocs:attachment-type></xocs:attachment><xocs:attachment><xocs:attachment-eid>1-s2.0-S0011227515000648-gr7.jpg</xocs:attachment-eid><xocs:file-basename>gr7</xocs:file-basename><xocs:filename>gr7.jpg</xocs:filename><xocs:extension>jpg</xocs:extension><xocs:filesize>35562</xocs:filesize><xocs:pixel-height>372</xocs:pixel-height><xocs:pixel-width>314</xocs:pixel-width><xocs:attachment-type>IMAGE-DOWNSAMPLED</xocs:attachment-type></xocs:attachment><xocs:attachment><xocs:attachment-eid>1-s2.0-S0011227515000648-gr6.jpg</xocs:attachment-eid><xocs:file-basename>gr6</xocs:file-basename><xocs:filename>gr6.jpg</xocs:filename><xocs:extension>jpg</xocs:extension><xocs:filesize>37998</xocs:filesize><xocs:pixel-height>328</xocs:pixel-height><xocs:pixel-width>378</xocs:pixel-width><xocs:attachment-type>IMAGE-DOWNSAMPLED</xocs:attachment-type></xocs:attachment><xocs:attachment><xocs:attachment-eid>1-s2.0-S0011227515000648-gr5.jpg</xocs:attachment-eid><xocs:file-basename>gr5</xocs:file-basename><xocs:filename>gr5.jpg</xocs:filename><xocs:extension>jpg</xocs:extension><xocs:filesize>37611</xocs:filesize><xocs:pixel-height>326</xocs:pixel-height><xocs:pixel-width>378</xocs:pixel-width><xocs:attachment-type>IMAGE-DOWNSAMPLED</xocs:attachment-type></xocs:attachment><xocs:attachment><xocs:attachment-eid>1-s2.0-S0011227515000648-gr4.jpg</xocs:attachment-eid><xocs:file-basename>gr4</xocs:file-basename><xocs:filename>gr4.jpg</xocs:filename><xocs:extension>jpg</xocs:extension><xocs:filesize>25177</xocs:filesize><xocs:pixel-height>263</xocs:pixel-height><xocs:pixel-width>378</xocs:pixel-width><xocs:attachment-type>IMAGE-DOWNSAMPLED</xocs:attachment-type></xocs:attachment><xocs:attachment><xocs:attachment-eid>1-s2.0-S0011227515000648-gr3.jpg</xocs:attachment-eid><xocs:file-basename>gr3</xocs:file-basename><xocs:filename>gr3.jpg</xocs:filename><xocs:extension>jpg</xocs:extension><xocs:filesize>36852</xocs:filesize><xocs:pixel-height>304</xocs:pixel-height><xocs:pixel-width>355</xocs:pixel-width><xocs:attachment-type>IMAGE-DOWNSAMPLED</xocs:attachment-type></xocs:attachment><xocs:attachment><xocs:attachment-eid>1-s2.0-S0011227515000648-gr2.jpg</xocs:attachment-eid><xocs:file-basename>gr2</xocs:file-basename><xocs:filename>gr2.jpg</xocs:filename><xocs:extension>jpg</xocs:extension><xocs:filesize>30726</xocs:filesize><xocs:pixel-height>174</xocs:pixel-height><xocs:pixel-width>374</xocs:pixel-width><xocs:attachment-type>IMAGE-DOWNSAMPLED</xocs:attachment-type></xocs:attachment><xocs:attachment><xocs:attachment-eid>1-s2.0-S0011227515000648-gr10.jpg</xocs:attachment-eid><xocs:file-basename>gr10</xocs:file-basename><xocs:filename>gr10.jpg</xocs:filename><xocs:extension>jpg</xocs:extension><xocs:filesize>39049</xocs:filesize><xocs:pixel-height>543</xocs:pixel-height><xocs:pixel-width>345</xocs:pixel-width><xocs:attachment-type>IMAGE-DOWNSAMPLED</xocs:attachment-type></xocs:attachment><xocs:attachment><xocs:attachment-eid>1-s2.0-S0011227515000648-gr1.sml</xocs:attachment-eid><xocs:file-basename>gr1</xocs:file-basename><xocs:filename>gr1.sml</xocs:filename><xocs:extension>sml</xocs:extension><xocs:filesize>22623</xocs:filesize><xocs:pixel-height>163</xocs:pixel-height><xocs:pixel-width>139</xocs:pixel-width><xocs:attachment-type>IMAGE-THUMBNAIL</xocs:attachment-type></xocs:attachment><xocs:attachment><xocs:attachment-eid>1-s2.0-S0011227515000648-gr9.sml</xocs:attachment-eid><xocs:file-basename>gr9</xocs:file-basename><xocs:filename>gr9.sml</xocs:filename><xocs:extension>sml</xocs:extension><xocs:filesize>7964</xocs:filesize><xocs:pixel-height>159</xocs:pixel-height><xocs:pixel-width>219</xocs:pixel-width><xocs:attachment-type>IMAGE-THUMBNAIL</xocs:attachment-type></xocs:attachment><xocs:attachment><xocs:attachment-eid>1-s2.0-S0011227515000648-gr8.sml</xocs:attachment-eid><xocs:file-basename>gr8</xocs:file-basename><xocs:filename>gr8.sml</xocs:filename><xocs:extension>sml</xocs:extension><xocs:filesize>5948</xocs:filesize><xocs:pixel-height>163</xocs:pixel-height><xocs:pixel-width>138</xocs:pixel-width><xocs:attachment-type>IMAGE-THUMBNAIL</xocs:attachment-type></xocs:attachment><xocs:attachment><xocs:attachment-eid>1-s2.0-S0011227515000648-gr7.sml</xocs:attachment-eid><xocs:file-basename>gr7</xocs:file-basename><xocs:filename>gr7.sml</xocs:filename><xocs:extension>sml</xocs:extension><xocs:filesize>6120</xocs:filesize><xocs:pixel-height>163</xocs:pixel-height><xocs:pixel-width>138</xocs:pixel-width><xocs:attachment-type>IMAGE-THUMBNAIL</xocs:attachment-type></xocs:attachment><xocs:attachment><xocs:attachment-eid>1-s2.0-S0011227515000648-gr6.sml</xocs:attachment-eid><xocs:file-basename>gr6</xocs:file-basename><xocs:filename>gr6.sml</xocs:filename><xocs:extension>sml</xocs:extension><xocs:filesize>15598</xocs:filesize><xocs:pixel-height>164</xocs:pixel-height><xocs:pixel-width>189</xocs:pixel-width><xocs:attachment-type>IMAGE-THUMBNAIL</xocs:attachment-type></xocs:attachment><xocs:attachment><xocs:attachment-eid>1-s2.0-S0011227515000648-gr5.sml</xocs:attachment-eid><xocs:file-basename>gr5</xocs:file-basename><xocs:filename>gr5.sml</xocs:filename><xocs:extension>sml</xocs:extension><xocs:filesize>14753</xocs:filesize><xocs:pixel-height>164</xocs:pixel-height><xocs:pixel-width>190</xocs:pixel-width><xocs:attachment-type>IMAGE-THUMBNAIL</xocs:attachment-type></xocs:attachment><xocs:attachment><xocs:attachment-eid>1-s2.0-S0011227515000648-gr4.sml</xocs:attachment-eid><xocs:file-basename>gr4</xocs:file-basename><xocs:filename>gr4.sml</xocs:filename><xocs:extension>sml</xocs:extension><xocs:filesize>11250</xocs:filesize><xocs:pixel-height>153</xocs:pixel-height><xocs:pixel-width>219</xocs:pixel-width><xocs:attachment-type>IMAGE-THUMBNAIL</xocs:attachment-type></xocs:attachment><xocs:attachment><xocs:attachment-eid>1-s2.0-S0011227515000648-gr3.sml</xocs:attachment-eid><xocs:file-basename>gr3</xocs:file-basename><xocs:filename>gr3.sml</xocs:filename><xocs:extension>sml</xocs:extension><xocs:filesize>32976</xocs:filesize><xocs:pixel-height>164</xocs:pixel-height><xocs:pixel-width>191</xocs:pixel-width><xocs:attachment-type>IMAGE-THUMBNAIL</xocs:attachment-type></xocs:attachment><xocs:attachment><xocs:attachment-eid>1-s2.0-S0011227515000648-gr2.sml</xocs:attachment-eid><xocs:file-basename>gr2</xocs:file-basename><xocs:filename>gr2.sml</xocs:filename><xocs:extension>sml</xocs:extension><xocs:filesize>15057</xocs:filesize><xocs:pixel-height>102</xocs:pixel-height><xocs:pixel-width>219</xocs:pixel-width><xocs:attachment-type>IMAGE-THUMBNAIL</xocs:attachment-type></xocs:attachment><xocs:attachment><xocs:attachment-eid>1-s2.0-S0011227515000648-gr10.sml</xocs:attachment-eid><xocs:file-basename>gr10</xocs:file-basename><xocs:filename>gr10.sml</xocs:filename><xocs:extension>sml</xocs:extension><xocs:filesize>10291</xocs:filesize><xocs:pixel-height>164</xocs:pixel-height><xocs:pixel-width>104</xocs:pixel-width><xocs:attachment-type>IMAGE-THUMBNAIL</xocs:attachment-type></xocs:attachment></xocs:attachments></xocs:attachment-metadata-doc><xocs:refkeys><xocs:refkey3>IHMIGX2015X39</xocs:refkey3><xocs:refkey4lp>IHMIGX2015X39X46</xocs:refkey4lp><xocs:refkey4ai>IHMIGX2015X39XF</xocs:refkey4ai><xocs:refkey5>IHMIGX2015X39X46XF</xocs:refkey5></xocs:refkeys><xocs:open-access><xocs:oa-article-status is-open-access="1" is-open-archive="0">Full</xocs:oa-article-status><xocs:oa-access-effective-date>2015-05-28T09:16:24Z</xocs:oa-access-effective-date><xocs:oa-sponsor><xocs:oa-sponsor-type>Author</xocs:oa-sponsor-type></xocs:oa-sponsor><xocs:oa-user-license>http://creativecommons.org/licenses/by/4.0/</xocs:oa-user-license></xocs:open-access></xocs:meta><xocs:serial-item><article docsubtype="fla" xml:lang="en" version="5.2" xmlns:sa="http://www.elsevier.com/xml/common/struct-aff/dtd"><item-info><jid>JCRY</jid><aid>2475</aid><ce:pii>S0011-2275(15)00064-8</ce:pii><ce:doi>10.1016/j.cryogenics.2015.05.005</ce:doi><ce:copyright type="other" year="2015">The Authors</ce:copyright></item-info><ce:floats><ce:figure id="f0005"><ce:label>Fig. 1</ce:label><ce:caption id="cn0085"><ce:simple-para id="sp0015" view="all">Photograph of assembled Flash-Connector (5.5<ce:hsp sp="0.25"/>mm<ce:hsp sp="0.25"/>×<ce:hsp sp="0.25"/>7.3<ce:hsp sp="0.25"/>mm).</ce:simple-para></ce:caption><ce:link locator="gr1"/></ce:figure><ce:figure id="f0010"><ce:label>Fig. 2</ce:label><ce:caption id="cn0090"><ce:simple-para id="sp0020" view="all">Schematic of the test system (gloves not shown) with test tray PCB that is shown in <ce:cross-ref refid="f0015" id="c0005">Fig. 3</ce:cross-ref>.</ce:simple-para></ce:caption><ce:link locator="gr2"/></ce:figure><ce:figure id="f0015"><ce:label>Fig. 3</ce:label><ce:caption id="cn0095"><ce:simple-para id="sp0025" view="all">Photograph of the test system. Inset shows photograph of the test tray immersed in liquid nitrogen.</ce:simple-para></ce:caption><ce:link locator="gr3"/></ce:figure><ce:figure id="f0020"><ce:label>Fig. 4</ce:label><ce:caption id="cn0100"><ce:simple-para id="sp0030" view="all">Batch evolution for different test temperatures. Note the batch-to-batch variation of the pass rate.</ce:simple-para></ce:caption><ce:link locator="gr4"/></ce:figure><ce:figure id="f0025"><ce:label>Fig. 5</ce:label><ce:caption id="cn0105"><ce:simple-para id="sp0035" view="all"><ce:italic>Page program</ce:italic> mean time as a function of temperature. Dotted line shows manufacturer’s maximum value specified down to −40<ce:hsp sp="0.25"/>°C.</ce:simple-para></ce:caption><ce:link locator="gr5"/></ce:figure><ce:figure id="f0030"><ce:label>Fig. 6</ce:label><ce:caption id="cn0110"><ce:simple-para id="sp0040" view="all"><ce:italic>Sector erase</ce:italic> mean time as a function of temperature. Dotted line shows manufacturer’s maximum value specified down to −40<ce:hsp sp="0.25"/>°C.</ce:simple-para></ce:caption><ce:link locator="gr6"/></ce:figure><ce:figure id="f0035"><ce:label>Fig. 7</ce:label><ce:caption id="cn0115"><ce:simple-para id="sp0045" view="all">Frequency distribution of <ce:italic>page program</ce:italic> mean time at RT and LNT for all batches. Manufacturer’s typical value specification is 1.2<ce:hsp sp="0.25"/>ms for batches #1/#2 and 0.8<ce:hsp sp="0.25"/>ms for batches #3/#4/#5/#6.</ce:simple-para></ce:caption><ce:link locator="gr7"/></ce:figure><ce:figure id="f0040"><ce:label>Fig. 8</ce:label><ce:caption id="cn0120"><ce:simple-para id="sp0050" view="all">Frequency distribution of <ce:italic>sector erase</ce:italic> mean time at RT and LNT for all batches. Manufacturer’s typical value specification is 1<ce:hsp sp="0.25"/>s for batches #1/#2 and 1.5<ce:hsp sp="0.25"/>s for batches #3/#4/#5/#6.</ce:simple-para></ce:caption><ce:link locator="gr8"/></ce:figure><ce:figure id="f0045"><ce:label>Fig. 9</ce:label><ce:caption id="cn0125"><ce:simple-para id="sp0055" view="all">Scatter plots of <ce:italic>sector erase</ce:italic> and <ce:italic>page program</ce:italic> mean times at 138<ce:hsp sp="0.25"/>K and 88<ce:hsp sp="0.25"/>K for selected batches. IC operations show positively correlated low-temperature characteristic.</ce:simple-para></ce:caption><ce:link locator="gr9"/></ce:figure><ce:figure id="f0050"><ce:label>Fig. 10</ce:label><ce:caption id="cn0130"><ce:simple-para id="sp0060" view="all">Frequency distribution of <ce:italic>page program</ce:italic> mean time (a) and <ce:italic>sector erase</ce:italic> mean time (b) at 88<ce:hsp sp="0.25"/>K for good and bad ICs out of batch #6. Bad ICs still operate at 88<ce:hsp sp="0.25"/>K but fail at LNT.</ce:simple-para></ce:caption><ce:link locator="gr10"/></ce:figure><ce:table frame="topbot" id="t0005" rowsep="0" colsep="0" xmlns="http://www.elsevier.com/xml/common/cals/dtd"><ce:label>Table 1</ce:label><ce:caption id="cn0135"><ce:simple-para id="sp0065" view="all">Batch description of serial flash-memory ICs.</ce:simple-para></ce:caption><tgroup cols="4"><colspec colname="col1" align="left"/><colspec colname="col2" align="left"/><colspec colname="col3" align="left"/><colspec colname="col4" align="left"/><thead><row rowsep="1" valign="top"><entry xmlns="http://www.elsevier.com/xml/common/dtd">Batch</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">Date Code</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">Process (nm)</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">Assembly</entry></row></thead><tbody><row valign="top"><entry xmlns="http://www.elsevier.com/xml/common/dtd">#1</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">0714</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">180</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">Malaysia</entry></row><row valign="top"><entry xmlns="http://www.elsevier.com/xml/common/dtd">#2</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">0813</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">180</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">Malaysia</entry></row><row valign="top"><entry xmlns="http://www.elsevier.com/xml/common/dtd">#3</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">0945</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">110</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">Malaysia</entry></row><row valign="top"><entry xmlns="http://www.elsevier.com/xml/common/dtd">#4</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">1038</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">110</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">Malaysia</entry></row><row valign="top"><entry xmlns="http://www.elsevier.com/xml/common/dtd">#5</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">1138</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">110</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">China</entry></row><row valign="top"><entry xmlns="http://www.elsevier.com/xml/common/dtd">#6</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">1202</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">110</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">China</entry></row></tbody></tgroup></ce:table><ce:table frame="topbot" id="t0010" rowsep="0" colsep="0" xmlns="http://www.elsevier.com/xml/common/cals/dtd"><ce:label>Table 2</ce:label><ce:caption id="cn0140"><ce:simple-para id="sp0070" view="all">Total number of failed ICs out of representative runs.</ce:simple-para></ce:caption><tgroup cols="6"><colspec colname="col1" align="left"/><colspec colname="col2" align="left"/><colspec colname="col3" align="left"/><colspec colname="col4" align="left"/><colspec colname="col5" align="left"/><colspec colname="col6" align="left"/><thead><row rowsep="1" valign="top"><entry xmlns="http://www.elsevier.com/xml/common/dtd">Batch</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">Temp. −85<hsp sp="0.25"/>°C 188<hsp sp="0.25"/>K</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">Temp. −135<hsp sp="0.25"/>°C 138<hsp sp="0.25"/>K</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">Temp. −165<hsp sp="0.25"/>°C 108<hsp sp="0.25"/>K</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">Temp. −196<hsp sp="0.25"/>°C 77<hsp sp="0.25"/>K</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">Run no.</entry></row></thead><tbody><row valign="top"><entry xmlns="http://www.elsevier.com/xml/common/dtd">#1</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">0</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">5</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">5</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">22</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">20</entry></row><row valign="top"><entry xmlns="http://www.elsevier.com/xml/common/dtd">#2</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">0</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">3</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">6</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">24</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">21</entry></row><row valign="top"><entry xmlns="http://www.elsevier.com/xml/common/dtd">#3</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">0</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">0</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">1</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">60</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">16</entry></row><row valign="top"><entry xmlns="http://www.elsevier.com/xml/common/dtd">#4</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">0</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">0</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">0</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">53</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">9</entry></row><row valign="top"><entry xmlns="http://www.elsevier.com/xml/common/dtd">#5</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">0</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">0</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">0</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">54</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">17</entry></row><row valign="top"><entry xmlns="http://www.elsevier.com/xml/common/dtd">#6</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">0</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">0</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">0</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">58</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">19</entry></row></tbody></tgroup><ce:legend><ce:simple-para id="sp0075" view="all">Note the temperature shift in failure onset with batch evolution.</ce:simple-para></ce:legend></ce:table><ce:table frame="topbot" id="t0015" rowsep="0" colsep="0" xmlns="http://www.elsevier.com/xml/common/cals/dtd"><ce:label>Table 3</ce:label><ce:caption id="cn0145"><ce:simple-para id="sp0080" view="all">Distribution of IC failure and abort codes for all batches at LNT.</ce:simple-para></ce:caption><tgroup cols="6"><colspec colname="col1" align="left"/><colspec colname="col2" align="left"/><colspec colname="col3" align="left"/><colspec colname="col4" align="left"/><colspec colname="col5" align="left"/><colspec colname="col6" align="left"/><thead><row rowsep="1" valign="top"><entry xmlns="http://www.elsevier.com/xml/common/dtd">Batch #1</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">Batch #2</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">Batch #3</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">Batch #4</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">Batch #5</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">Batch #6</entry></row></thead><tbody><row valign="top"><entry namest="col1" nameend="col6" xmlns="http://www.elsevier.com/xml/common/dtd"><italic>Failure codes</italic></entry></row><row valign="top"><entry xmlns="http://www.elsevier.com/xml/common/dtd">29 SET PPT</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">27 SET</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">80 SET BPP</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">31 SET BPP</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">20 SET BPP</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">45 SET BPP</entry></row><row valign="top"><entry xmlns="http://www.elsevier.com/xml/common/dtd"><hsp sp="1"/>9 SET</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">19 SET PPT</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">30 SET PPT BPP</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">17 BPP</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">19 SET PPT BPP</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">22 SET PPT BPP</entry></row><row valign="top"><entry xmlns="http://www.elsevier.com/xml/common/dtd"><hsp sp="1"/>4 SET PPT BPP</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd"><hsp sp="1"/>8 SET BPP</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">25 BPP</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">16 SET PPT BPP</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd"><hsp sp="1"/>8 BPP</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">18 BPP</entry></row><row valign="top"><entry xmlns="http://www.elsevier.com/xml/common/dtd"><hsp sp="1"/>3 SET BPP</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd"><hsp sp="1"/>5 BPP</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd"><hsp sp="1"/>1 SET BEP BPP</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd"/><entry xmlns="http://www.elsevier.com/xml/common/dtd"><hsp sp="1"/>2 SIG</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd"><hsp sp="1"/>3 SIG</entry></row><row valign="top"><entry xmlns="http://www.elsevier.com/xml/common/dtd"><hsp sp="1"/>1 BPP</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd"><hsp sp="1"/>1 PPT</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd"><hsp sp="1"/>1 SET</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd"/><entry xmlns="http://www.elsevier.com/xml/common/dtd"><hsp sp="1"/>1 SET PPT</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd"><hsp sp="1"/>1 SET PPT BEP</entry></row><row valign="top"><entry xmlns="http://www.elsevier.com/xml/common/dtd"><hsp sp="1"/>1 PPT</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd"><hsp sp="1"/>1 PPT BPP</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd"><hsp sp="1"/>1 PPT BEP BPP</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd"/><entry xmlns="http://www.elsevier.com/xml/common/dtd"><hsp sp="1"/>1 SET SIG</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd"><hsp sp="1"/>1 SET SIG</entry></row><row valign="top"><entry xmlns="http://www.elsevier.com/xml/common/dtd"><hsp sp="1"/>1 BEP BPP</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd"><hsp sp="1"/>1 SET PPT BPP</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd"/><entry xmlns="http://www.elsevier.com/xml/common/dtd"/><entry xmlns="http://www.elsevier.com/xml/common/dtd"/><entry xmlns="http://www.elsevier.com/xml/common/dtd"/></row><row valign="top"><entry namest="col1" nameend="col6" xmlns="http://www.elsevier.com/xml/common/dtd"><vsp sp="0.5"/></entry></row><row valign="top"><entry namest="col1" nameend="col6" xmlns="http://www.elsevier.com/xml/common/dtd"><italic>Abort codes</italic></entry></row><row valign="top"><entry xmlns="http://www.elsevier.com/xml/common/dtd">43 SE timeout</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">40 SE timeout</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">59 SE timeout</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">110 SE timeout</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">162 SE timeout</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">119 SE timeout</entry></row><row valign="top"><entry xmlns="http://www.elsevier.com/xml/common/dtd">18 PP timeout</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">11 PP timeout</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">112 PP timeout</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">89 PP timeout</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">90 PP timeout</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd">100 PP timeout</entry></row><row valign="top"><entry xmlns="http://www.elsevier.com/xml/common/dtd"><hsp sp="1"/>1 OTHER</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd"/><entry xmlns="http://www.elsevier.com/xml/common/dtd"><hsp sp="1"/><hsp sp="1"/>1 OTHER</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd"><hsp sp="1"/><hsp sp="1"/>2 OTHER</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd"><hsp sp="1"/><hsp sp="1"/>6 FF SIG</entry><entry xmlns="http://www.elsevier.com/xml/common/dtd"><hsp sp="1"/>11 FF SIG</entry></row></tbody></tgroup></ce:table></ce:floats><head><ce:title id="tm005">Batch screening of commercial serial flash-memory integrated circuits for low-temperature applications</ce:title><ce:author-group id="ag005"><ce:author id="au005"><ce:given-name>Frank R.</ce:given-name><ce:surname>Ihmig</ce:surname><ce:cross-ref refid="af005" id="c0010"><ce:sup loc="post">a</ce:sup></ce:cross-ref><ce:cross-ref refid="cor1" id="c0015"><ce:sup loc="post">⁎</ce:sup></ce:cross-ref><ce:e-address type="email" id="em005">frank.ihmig@ibmt.fraunhofer.de</ce:e-address></ce:author><ce:author id="au010"><ce:given-name>Stephen G.</ce:given-name><ce:surname>Shirley</ce:surname><ce:cross-ref refid="af005" id="c0020"><ce:sup loc="post">a</ce:sup></ce:cross-ref><ce:e-address type="email" id="em010">stephen.shirley@ibmt.fraunhofer.de</ce:e-address></ce:author><ce:author id="au015"><ce:given-name>Heiko</ce:given-name><ce:surname>Zimmermann</ce:surname><ce:cross-ref refid="af005" id="c0025"><ce:sup loc="post">a</ce:sup></ce:cross-ref><ce:cross-ref refid="af010" id="c0030"><ce:sup loc="post">b</ce:sup></ce:cross-ref><ce:e-address type="email" id="em015">heiko.zimmermann@ibmt.fraunhofer.de</ce:e-address></ce:author><ce:affiliation id="af005"><ce:label>a</ce:label><ce:textfn>Fraunhofer-Institut fuer Biomedizinische Technik (IBMT), Ensheimer Strasse 48, 66386 Sankt Ingbert, Germany</ce:textfn><sa:affiliation><sa:organization>Fraunhofer-Institut fuer Biomedizinische Technik (IBMT)</sa:organization><sa:address-line>Ensheimer Strasse 48</sa:address-line><sa:city>66386 Sankt Ingbert</sa:city><sa:country>Germany</sa:country></sa:affiliation></ce:affiliation><ce:affiliation id="af010"><ce:label>b</ce:label><ce:textfn>Molecular and Cellular Biotechnology/Nanotechnology, Saarland University, 66123 Saarbruecken, Germany</ce:textfn><sa:affiliation><sa:organization>Molecular and Cellular Biotechnology/Nanotechnology</sa:organization><sa:organization>Saarland University</sa:organization><sa:city>66123 Saarbruecken</sa:city><sa:country>Germany</sa:country></sa:affiliation></ce:affiliation><ce:correspondence id="cor1"><ce:label>⁎</ce:label><ce:text>Corresponding author.</ce:text></ce:correspondence></ce:author-group><ce:date-received day="7" month="1" year="2015"/><ce:date-revised day="7" month="5" year="2015"/><ce:date-accepted day="14" month="5" year="2015"/><ce:abstract class="author-highlights" xml:lang="en" id="ab005" view="all"><ce:section-title id="st005">Highlights</ce:section-title><ce:abstract-sec id="as005" view="all"><ce:simple-para id="sp0005" view="all"><ce:list id="l0005"><ce:list-item id="o0005"><ce:label>•</ce:label><ce:para id="p0005" view="all">We have screened 3600 commercial flash-memories from six batches from −196<ce:hsp sp="0.25"/>°C to 25<ce:hsp sp="0.25"/>°C.</ce:para></ce:list-item><ce:list-item id="o0010"><ce:label>•</ce:label><ce:para id="p0010" view="all">Performance and endurance issues were studied with regard to cryobiological applications.</ce:para></ce:list-item><ce:list-item id="o0015"><ce:label>•</ce:label><ce:para id="p0015" view="all">The flash-memories show a batch-to-batch variation of the pass rate.</ce:para></ce:list-item><ce:list-item id="o0020"><ce:label>•</ce:label><ce:para id="p0020" view="all">Typically, programming times increase by a factor of 4–6 at −196<ce:hsp sp="0.25"/>°C.</ce:para></ce:list-item><ce:list-item id="o0025"><ce:label>•</ce:label><ce:para id="p0025" view="all">The practical relevance of our screening results is discussed.</ce:para></ce:list-item></ce:list></ce:simple-para></ce:abstract-sec></ce:abstract><ce:abstract class="author" xml:lang="en" id="ab010" view="all"><ce:section-title id="st010">Abstract</ce:section-title><ce:abstract-sec id="as010" view="all"><ce:simple-para id="sp0010" view="all">We present comprehensive results on the experimentally measured performance of commercial serial flash-memory integrated circuits (ICs) over a wide temperature range (−196<ce:hsp sp="0.25"/>°C to 25<ce:hsp sp="0.25"/>°C). We also address endurance issues because our intended low-temperature application is electronics related to long-term storage of biological material. We compared six batches of flash-memory ICs, manufactured between 2007 and 2012. Test results reveal a batch-to-batch variation of the pass rate. Typically, programming times increase by a factor of 4–6 at −196<ce:hsp sp="0.25"/>°C. The practical relevance of our results is discussed.</ce:simple-para></ce:abstract-sec></ce:abstract><ce:keywords class="keyword" id="kg005" view="all"><ce:section-title id="st015">Keywords</ce:section-title><ce:keyword id="k0005"><ce:text>Low-temperature electronics</ce:text></ce:keyword><ce:keyword id="k0010"><ce:text>Cryoelectronics</ce:text></ce:keyword><ce:keyword id="k0015"><ce:text>Biopreservation</ce:text></ce:keyword><ce:keyword id="k0020"><ce:text>Flash memory</ce:text></ce:keyword><ce:keyword id="k0025"><ce:text>Liquid nitrogen</ce:text></ce:keyword></ce:keywords></head><body view="all"><ce:sections><ce:section id="s0005" view="all"><ce:label>1</ce:label><ce:section-title id="st020">Introduction</ce:section-title><ce:para id="p0030" view="all">Operation of electronic components, circuits, and systems at low temperatures, called “cold electronics, low-temperature electronics, or cryoelectronics” <ce:cross-refs refid="b0005 b0010" id="r0005">[1,2]</ce:cross-refs>, has an extensive history of development and use in a variety of fields, including space exploration, radio astronomy, super computers, and telecommunications. However, our focus is life-science applications such as cryogenic biobanking, which is a new, interdisciplinary field of application for cryoelectronics. In the life sciences, liquid nitrogen is used as a convenient and inexpensive coolant, and temperatures near that of liquid nitrogen (LNT<ce:hsp sp="0.25"/>=<ce:hsp sp="0.25"/>77<ce:hsp sp="0.25"/>K, −196<ce:hsp sp="0.25"/>°C) are used for the preservation and long-term storage of biological materials. Especially for therapeutically relevant cells (e.g. human embryonic stem cells) efficient and reliable storage of large quantities of cells at cryogenic temperatures is crucial to guarantee permanent availability of high-quality biological material.</ce:para><ce:para id="p0035" view="all">Ideally, electronic components for cryobiological applications should remain fully functional over the LNT to room-temperature (RT) range. Some deviation from the RT characteristics can be tolerated because circuit design and (sometimes) software can compensate. The temperature inside a cryostorage tank must remain below −130<ce:hsp sp="0.25"/>°C (for biological reasons) and, although liquid nitrogen is used for cooling, the actual temperature seen by the ICs is typically in the −140<ce:hsp sp="0.25"/>°C to −170<ce:hsp sp="0.25"/>°C range. Thus, serious changes in their characteristics occurring below about −170<ce:hsp sp="0.25"/>°C can be accepted (provided the changes are not irreversible and are not accompanied by damage).</ce:para><ce:para id="p0040" view="all">We have developed an advanced cryotechnology platform for biological specimen banking at Fraunhofer IBMT over the last ten years <ce:cross-refs refid="b0015 b0020 b0025 b0030" id="r0010">[3–6]</ce:cross-refs>. It has several advantages over conventional cryostorage techniques: close coupling between specimen and data, automated inventory control, monitoring and recording of specimen temperature and movement, ice-free cold specimen handling, automated electronic shipping documentation, and guaranteed stability of the cold chain.</ce:para><ce:para id="p0045" view="all">The cryoelectronic system hardware design is based on commercially available, low-voltage serial flash-memory ICs. A flash IC is inseparably built into each individual cryovial, and holds data about the specimen’s origin and type, processing description and record, as well as storage and shipment condition logs. Our latest prototype cryostorage system provides about 2000 cryovial positions, which can be extended to 18,500 positions.</ce:para><ce:para id="p0050" view="all">The electronic circuitry is based on CMOS components, this being the technology that will operate under cryogenic conditions <ce:cross-ref refid="b0035" id="c0035">[7]</ce:cross-ref>. It is known from literature that many ICs employing cooled conventional MOS technologies, such as SRAM <ce:cross-ref refid="b0040" id="c0040">[8]</ce:cross-ref> and microprocessors <ce:cross-refs refid="b0045 b0050 b0055 b0060 b0065 b0070" id="r0015">[9–14]</ce:cross-refs>, increase device speed by a factor of about 1.5–2 at low temperature. Reports on memory devices are rare: Link and May investigated transistor memory cells down to LNT <ce:cross-ref refid="b0075" id="c0045">[15]</ce:cross-ref> and Wyns and Anderson studied the behavior of commercial DRAMs down to 89<ce:hsp sp="0.25"/>K <ce:cross-ref refid="b0080" id="c0050">[16]</ce:cross-ref>; both found orders-of-magnitude increase in memory retention time. Henkels et al. studied the behavior of self-designed high-speed DRAMs and found an improvement factor in access time of 1.75 at 83<ce:hsp sp="0.25"/>K <ce:cross-ref refid="b0085" id="c0055">[17]</ce:cross-ref> while Chappell et al. found an improvement factor in access time of 1.77 at LNT <ce:cross-ref refid="b0090" id="c0060">[18]</ce:cross-ref>.</ce:para><ce:para id="p0055" view="all">However, no studies about flash-memory ICs at cryogenic temperatures are known to us. Our first evaluation of parallel flash memory for cryobiophysical applications <ce:cross-ref refid="b0095" id="c0065">[19]</ce:cross-ref> indicated write-speed improvement by a factor of about 1.5 at 83<ce:hsp sp="0.25"/>K <ce:cross-ref refid="b0015" id="c0070">[3]</ce:cross-ref>.</ce:para><ce:para id="p0060" view="all">A major difficulty in developing cryoelectronics is obtaining suitable components, because we select from commercial-off-the-shelf (COTS) components. Very few commercial components are specified or qualified for use below −55<ce:hsp sp="0.25"/>°C, and even fewer are designed for low-temperature operation.</ce:para><ce:para id="p0065" view="all">So far our cryoelectronic storage system has been realized as a prototype. For the envisioned commercialization of the system and volume production of cryovials, we need efficient test systems and methods, since using COTS components at low temperatures presently requires significant qualification effort. A primary goal is to determine whether it is possible to define a test procedure at higher temperatures than LNT for the prediction of IC behavior, especially to achieve a distinct separation between passed and failed ICs, down to LNT. This would reduce test time and liquid nitrogen consumption. Thus, we have investigated serial flash-memory IC types from different manufacturers in preliminary test protocols. We used a self-designed autonomous board-level test system for the cold endurance screening and demonstrated the ability of a particular IC to operate down to LNT <ce:cross-ref refid="b0025" id="c0075">[5]</ce:cross-ref>. Following this, detailed characterization of the functionality and performance of different batches of this IC at cryogenic temperatures is required. Device behavior with decreasing temperature must be known to design peripheral electronic circuits and systems. Constraints for the volume production process of cryovials must be known, such as IC test complexity and number of known-good ICs at the lowest target temperature. Knowledge must be gathered about batch quality and yield.</ce:para><ce:para id="p0070" view="all">The screening of every batch is necessary because of well-known problems with qualification of commercial electronic components for extreme environments. Since the components are operated out-of-specification there is a high probability for performance degradation and for batch-to-batch variation. Many fabrication parameters such as manufacturer, production site, process technology and material selection can influence the component characteristic. Tolerances smaller than <ce:italic>kT</ce:italic> which can be masked at RT are more pronounced at low temperatures <ce:cross-ref refid="b0100" id="c0080">[20]</ce:cross-ref>. Design modifications that leave characteristics unaltered over the manufacturer’s specified temperature range may cause large changes at low temperature. Because of these factors we perform 100% qualification on every batch of certain components, primarily ICs.</ce:para><ce:para id="p0075" view="all">In this paper we describe the test system, test method and test results for the batch screening of commercial serial flash-memory ICs and we discuss the relevance of the screening results for practical use. Although we present results for a particular IC, a key purpose of this paper is to illustrate the situation that a user of COTS components at low temperatures would likely encounter.</ce:para></ce:section><ce:section id="s0010" view="all"><ce:label>2</ce:label><ce:section-title id="st025">Test system design</ce:section-title><ce:section id="s0015" view="all"><ce:label>2.1</ce:label><ce:section-title id="st030">Flash-Connector</ce:section-title><ce:para id="p0080" view="all">Six batches of the same low-voltage serial flash-memory type, all from the same manufacturer and specified for operation between −40<ce:hsp sp="0.25"/>°C and +85<ce:hsp sp="0.25"/>°C (industrial temperature range), were selected for this study. We have tested a total number of 3600 ICs (600 ICs per batch). For confidentiality reasons, they are referred to as batch #1, #2, #3, #4, #5, and #6. They differ by their date code, process technology and assembly line employed (<ce:cross-ref refid="t0005" id="c0085">Table 1</ce:cross-ref><ce:float-anchor refid="t0005"/>). These ICs are accessed by a high-speed SPI (serial peripheral interface) compatible bus and have a memory capacity of 2<ce:hsp sp="0.25"/>Mb. They incorporate software and hardware write protection features and are packaged as 8-lead plastic small outline parts.</ce:para><ce:para id="p0085" view="all">For the versatile use of the memory ICs in a test system, as well as for use in the cryovials, a pluggable form factor is preferred. The ICs are assembled on a small piece of PCB with chemical gold finish (FR4, 2 layers, 5.5<ce:hsp sp="0.25"/>mm<ce:hsp sp="0.25"/>×<ce:hsp sp="0.25"/>7.3<ce:hsp sp="0.25"/>mm) together with a pin header (SMT, 4<ce:hsp sp="0.25"/>+<ce:hsp sp="0.25"/>4 pins, 1.27<ce:hsp sp="0.25"/>mm pitch) shown in <ce:cross-ref refid="f0005" id="c0090">Fig. 1</ce:cross-ref><ce:float-anchor refid="f0005"/>. Leaded solder (Sn<ce:inf loc="post">62</ce:inf>Ag<ce:inf loc="post">0.4</ce:inf>Sb<ce:inf loc="post">0.2</ce:inf>Pb<ce:inf loc="post">37.4</ce:inf>) is used for assemblies. This “Flash-Connector” assembly is designed to be injection-molded into individual cryovials.</ce:para><ce:para id="p0090" view="all">We did not have any problems with the given solder composition used for prototyping. Although studies have shown that Sn-rich solders can have problems at low temperatures due to brittleness <ce:cross-refs refid="b0105 b0110 b0115 b0120" id="r0020">[21–24]</ce:cross-refs>, there are also claims that adding a small amount of Sb to Sn-rich solders avoids this problem. “SnPbSb” solder has been used extensively for cryogenic wind tunnel instrumentation, and reports also tend to indicate that “SnPbSb” solder is usable down to cryogenic temperatures <ce:cross-ref refid="b0125" id="c0095">[25]</ce:cross-ref>. An extensive review of low-temperature solder literature has been compiled by Kirschman et al. <ce:cross-ref refid="b0130" id="c0100">[26]</ce:cross-ref>.</ce:para></ce:section><ce:section id="s0020" view="all"><ce:label>2.2</ce:label><ce:section-title id="st035">Tray-board circuit</ce:section-title><ce:para id="p0095" view="all">The test system consists of a USB to SPI interface (which operates at RT) driving a test tray (FR4, 4 layers, 370<ce:hsp sp="0.25"/>mm<ce:hsp sp="0.25"/>×<ce:hsp sp="0.25"/>371<ce:hsp sp="0.25"/>mm), shown in <ce:cross-ref refid="f0015" id="c0105">Fig. 3</ce:cross-ref>, that can be placed in a controlled-temperature environment or immersed in liquid nitrogen. In this study, the SPI clock rate was set to 5<ce:hsp sp="0.25"/>MHz (our previous experience with 300–400<ce:hsp sp="0.25"/>mm boards and rather long connecting cables is that the maximum reliable clock rate is typically 8–10<ce:hsp sp="0.25"/>MHz). Of course, actual data rates are lower due to program timing consideration and USB scheduling delays. One of the SPI <ce:italic>select</ce:italic> signals from the interface gates data into a shift register implemented in programmable logic. The contents of this register act as an address which controls de-multiplexers that switch the main SPI <ce:italic>select</ce:italic> and <ce:italic>clock</ce:italic> signals, which are send to a 15<ce:hsp sp="0.25"/>×<ce:hsp sp="0.25"/>16 matrix of sockets. Only the memory IC plugged into the socket where the chosen <ce:italic>select</ce:italic> and <ce:italic>clock</ce:italic> lines intersect is activated. The SPI data signal is buffered onto four lines, each of which serves 60 sockets. This gives reliable operation from RT down to about −150<ce:hsp sp="0.25"/>°C. At lower temperatures, it is necessary to test fewer flash memories to reduce the loading on these lines. The returned data lines run parallel to the <ce:italic>select</ce:italic> lines and are multiplexed back to the SPI interface. The tray and test ICs were operated at 3.5<ce:hsp sp="0.25"/>V, because some batches of flash-memory ICs showed reduced pass rates when operated at 3.3<ce:hsp sp="0.25"/>V, as described in Section <ce:cross-ref refid="s0095" id="c9000">4.1</ce:cross-ref>.</ce:para></ce:section><ce:section id="s0025" view="all"><ce:label>2.3</ce:label><ce:section-title id="st040">Test software</ce:section-title><ce:para id="p0100" view="all">The measuring program uses the Fraunhofer IBMT universal JEDEC driver running on Microsoft Windows XP SP3, which was designed to handle trees of JEDEC-compliant flash-memory ICs. Briefly, this scans for the contents of the IC positions of the test tray.</ce:para><ce:para id="p0105" view="all">Page program operations are treated as a special case if accurate timing data is required. (This is because typical page program times are of the order of or shorter than the Microsoft Windows USB scheduling delay.) In this case, the write enable, write instruction, address, data and continuous status polling are combined into a single USB message. The page program time is that between the rise of the select signal terminating the write/data instruction and the first returned status with a clear “Write in Progress” flag.</ce:para><ce:para id="p0110" view="all">Read operations are broken into blocks of one sector or smaller (there is no speed advantage in attempting to read several ICs in parallel, but there may be a speed advantage in interleaving reads and writes on different ICs). In this application all erase and write operations are verified and a record kept of any bit errors.</ce:para><ce:para id="p0115" view="all">ICs may fail when operated at cryogenic temperatures. Accordingly, the program is very robust and error-tolerant. Hard errors (such as apparent signature changes and erase/write timeouts) suspend operations on the suspect position. Soft errors (such as bit errors and programming times greater than RT specification but less than timeout) are simply recorded.</ce:para><ce:para id="p0120" view="all">Before the test, any existing data in the memory ICs are saved to file. The test itself uses the following sequence: Release write protection, erase all sectors, verify erase, fill with zeroes, verify zero fill, explicitly read signature (10,000 times), erase top sector, verify erase, fill top sector with bit pattern, verify fill, erase all sectors, verify erase, engage write protection. Following one or more tests any pre-existing data are restored.</ce:para></ce:section><ce:section id="s0030" view="all"><ce:label>2.4</ce:label><ce:section-title id="st045">Other non-volatile memory</ce:section-title><ce:para id="p0125" view="all">The test tray contains some non-volatile memory in addition to the test ICs. Firstly, there are flash-memory ICs containing data relating to the test tray itself. These ICs are not precisely of the same type as the test ICs but they are very similar. Secondly, there is non-volatile memory within a programmable logic device (PLD). An important question is whether corruption of any of this data could appear to be changes in test ICs. This is highly unlikely for a variety of reasons:<ce:list id="l0010"><ce:list-item id="o0030"><ce:label>(1)</ce:label><ce:para id="p0130" view="all">All of this data is written at RT before the tests. It is simply read at cryogenic temperatures. In the case of the PLD, the programming circuits are (hard wire) disconnected during tests. The test tray memory has its own hardware write protect signal (distinct from that for the test ICs) and the controlling computer does not issue any release-board-write-protect commands during the test sequence. Neither does it issue any write enable, program nor erase instruction targeted at the test tray memory. Also, we have not noted any change in test tray program parameters over the course of this study.</ce:para></ce:list-item><ce:list-item id="o0035"><ce:label>(2)</ce:label><ce:para id="p0135" view="all">The test tray memory contains index and ID data (analogous to that of the test ICs) that is checked at the start of each scan cycle. Should this (apparently) change, the program would abort with a “Root Device Disconnected” error, which was never observed.</ce:para></ce:list-item><ce:list-item id="o0040"><ce:label>(3)</ce:label><ce:para id="p0140" view="all">The other data block of the test tray memory that is of significance for this application is the access table. This lists the multiplexer codes corresponding to each socket position. It is read once only when the test tray is first detected (at RT, see Section <ce:cross-ref refid="s0060" id="c9005">2.7</ce:cross-ref>). A misread would cause all subsequent instructions for a test IC to be routed to the wrong socket position. Such an error would be likely to cause fairly obvious anomalies in the results listing such as incorrect test IC count or physically occupied positions registering as empty and <ce:italic>vice versa</ce:italic>, these were not seen.</ce:para></ce:list-item><ce:list-item id="o0045"><ce:label>(4)</ce:label><ce:para id="p0145" view="all">A change in the non-volatile memory of the PLD would change its programming. Although such a change could be subtle, it is more likely that it would precipitate complete failure if, e.g., it occurred in PLD voltage or speed settings or affected instruction decoding logic. Also, we might expect the changed behavior to persist when the test tray is returned to RT or to recur when it is brought again to LNT. However, each particular loading with test ICs produced its own characteristic results, not results characteristic of the test tray.</ce:para></ce:list-item></ce:list></ce:para></ce:section><ce:section id="s0035" view="all"><ce:label>2.5</ce:label><ce:section-title id="st050">Classification of errors</ce:section-title><ce:para id="p0150" view="all">Error codes are distinguished as <ce:italic>failure codes</ce:italic> and <ce:italic>abort codes</ce:italic>. Any unexpected condition not covered below causes the abort of tests on an IC (with failure classified as OTHER). However, this was rarely observed. The program recognizes the following errors, which are considered IC failures:</ce:para><ce:section id="s0040" view="all"><ce:label>2.5.1</ce:label><ce:section-title id="st055">Signature errors</ce:section-title><ce:para id="p0155" view="all">JEDEC signatures are read for every scan cycle in which the IC has no write in progress. Any deviation from the expected signature causes an abort of the IC and is regarded as a fatal error. These may be: FF SIG – the apparent signature was hexadecimal FFFFFF – which may indicate a loss of contact or a failed output stage; UN SIG – the received bit pattern corresponded to no known IC type – closer examination often revealed these to be slight corruptions of the expected pattern; XO SIG – the received pattern corresponds to a different IC type – none of these were observed. The signature is also explicitly tested 10,000 times. An error in this test does not cause an abort but is recorded and still regarded as a failure (SIG).</ce:para></ce:section><ce:section id="s0045" view="all"><ce:label>2.5.2</ce:label><ce:section-title id="st060">Timeout errors</ce:section-title><ce:para id="p0160" view="all">The program allows setting of time limits for sector erase and page program operations (here set to 15<ce:hsp sp="0.25"/>s and 15<ce:hsp sp="0.25"/>ms respectively because of practical reasons; maximum values in the datasheet are 5<ce:hsp sp="0.25"/>s and 5<ce:hsp sp="0.25"/>ms). If an IC exceeds one of these limits it is aborted (SE timeout – sector erase timeout or PP timeout – page program timeout). The durations of operations completing within these limits are recorded and may still be sufficiently long that the IC is subsequently classified as a failure (SET or PPT).</ce:para></ce:section><ce:section id="s0050" view="all"><ce:label>2.5.3</ce:label><ce:section-title id="st065">Bit errors</ce:section-title><ce:para id="p0165" view="all">Each erase or write operation is followed by verification. Bit errors are classified as:<ce:list id="l0015"><ce:list-item id="o0050"><ce:para id="p0170" view="all">BEP – a sector erase did not reset all memory cells to 1;</ce:para></ce:list-item><ce:list-item id="o0055"><ce:para id="p0175" view="all">BPP – a zero fill did not force all memory cells to 0;</ce:para></ce:list-item><ce:list-item id="o0060"><ce:para id="p0180" view="all">PAT – there was a bit error when a data pattern was written.</ce:para></ce:list-item></ce:list></ce:para><ce:para id="p0185" view="all">These errors do not cause an abort so an IC may fail on more than one of them.</ce:para></ce:section></ce:section><ce:section id="s0055" view="all"><ce:label>2.6</ce:label><ce:section-title id="st070">Temperature chamber and test setup</ce:section-title><ce:para id="p0190" view="all">Commercial test systems are very expensive and can only cope with small test devices. We have designed a large variable-temperature chamber which works as a controlled-rate cooler down to LNT. Advantages are (1) inner dimensions of 530<ce:hsp sp="0.25"/>mm<ce:hsp sp="0.25"/>×<ce:hsp sp="0.25"/>430<ce:hsp sp="0.25"/>mm<ce:hsp sp="0.25"/>×<ce:hsp sp="0.25"/>305<ce:hsp sp="0.25"/>mm to hold at least one test tray board; (2) easy feed through for power, data and sensor wires; (3) retention of clear view to the test devices because there is no fogging or icing inside the chamber; (4) controlled-temperature environment or immersion in liquid nitrogen.</ce:para><ce:para id="p0195" view="all">The temperature chamber is designed as a polystyrene-insulated box with stainless-steel cladding and removable plexiglass hood with glove openings (<ce:cross-ref refid="f0010" id="c0110">Fig. 2</ce:cross-ref><ce:float-anchor refid="f0010"/><ce:float-anchor refid="f0015"/>). Room air is quickly forced out when the hood is filled with cold, dry nitrogen. Thus, no ice condenses from room air during cooling. This hood principle leads to a split temperature distribution inside the chamber: a cold region in the insulated area, and a warm region in the hood area. Liquid nitrogen is fed to the box through a solenoid valve operated by a temperature controller using a thermocouple type <ce:italic>T</ce:italic>. Additionally, a reference thermometer (Martel PTC-8001 with thermocouple type <ce:italic>T</ce:italic>) is used to monitor temperature during test sequences above LNT. Both thermocouples are attached to the test tray PCB during test runs. PCB power is supplied by a bench instrument (TTI EL302T) which is connected to a multimeter (Extech EX505) to monitor voltage.</ce:para></ce:section><ce:section id="s0060" view="all"><ce:label>2.7</ce:label><ce:section-title id="st075">Test procedures</ce:section-title><ce:para id="p0200" view="all">A total number of 3600 ICs were tested (600 ICs per batch). The ICs were split into two test groups: Group 1 – 500 ICs per batch were tested for functional and performance characteristics such as write and erase times; Group 2 – 100 ICs per batch were tested for data retention during continuous storage in a cryogenic storage tank (Biosafe MD420, Cryotherm GmbH, Germany).</ce:para><ce:para id="p0205" view="all">Group 1 was screened using the following procedure (<ce:cross-ref refid="f0015" id="c0115">Fig. 3</ce:cross-ref>): Load test tray with 100 ICs, set power supply to 3.5<ce:hsp sp="0.25"/>V, run test sequence at RT, start cooling the test chamber at about 10<ce:hsp sp="0.25"/>°C/min, allow at least 10<ce:hsp sp="0.25"/>min equilibration time in liquid nitrogen, run test sequence at LNT, change test temperature and allow at least 10<ce:hsp sp="0.25"/>min equilibration time, run test sequence at −185<ce:hsp sp="0.25"/>°C (88<ce:hsp sp="0.25"/>K), stop cooling the test chamber and wait for warm-up, run test sequence at RT again. For detailed temperature characterization of <ce:italic>page program</ce:italic> and <ce:italic>sector erase</ce:italic> times one run per batch had additional test sequences at −165<ce:hsp sp="0.25"/>°C (108<ce:hsp sp="0.25"/>K), −135<ce:hsp sp="0.25"/>°C (138<ce:hsp sp="0.25"/>K), and −85<ce:hsp sp="0.25"/>°C (188<ce:hsp sp="0.25"/>K). All test results are written to a file for data analysis.</ce:para><ce:para id="p0210" view="all">Group 2 was prepared with the following initial procedure: Load test tray with 100 ICs, write bit pattern “ALL55” to ICs and verify, remove ICs from test tray and collect in an antistatic plastic bag. Then store the group in a cryotank (gas phase) and test every six months using the following procedure: Thaw group at RT, load test tray with 100 ICs, verify bit pattern, remove ICs from test tray and store again in cryotank. Temperature and liquid level of the cryotank are monitored (Biosafe Control, Cryotherm GmbH, Germany).</ce:para></ce:section></ce:section><ce:section id="s0065" view="all"><ce:label>3</ce:label><ce:section-title id="st080">Results</ce:section-title><ce:section id="s0070" view="all"><ce:label>3.1</ce:label><ce:section-title id="st085">Batch screening</ce:section-title><ce:para id="p0215" view="all">The functional test of Group 1 revealed a batch-to-batch variation of the pass rate. <ce:cross-ref refid="f0020" id="c0120">Fig. 4</ce:cross-ref><ce:float-anchor refid="f0020"/> shows the batch evolution for three different test temperatures. As expected, the pass rate at RT was 100% except for batches #1, #3, and #5 because some ICs of each batch were found to be subject to initial failure after assembly and separation of Flash-Connectors (the pin-headers are supplied as strips). At LNT, batches #1 and #2 have the best behavior with a pass rate of slightly less than 80%; the other batches show much worse pass rates between 36% and 47%. At 88<ce:hsp sp="0.25"/>K, pass rates are better for all batches; batches #1, #2, #5, and #6 have pass rates between 83% and 89%, whereas batches #3 and #4 have about 70% passed ICs. It is remarkable that at 88<ce:hsp sp="0.25"/>K batches #5 and #6 show similar pass rates as batches #1 and #2. Also, this behavior increases the difference between the pass rates at 88<ce:hsp sp="0.25"/>K and LNT. While this difference is rather small for batches #1 and #2, it increases with IC evolution.</ce:para><ce:para id="p0220" view="all">Further data analysis reveals at which test temperature ICs started to fail. <ce:cross-ref refid="t0010" id="c0125">Table 2</ce:cross-ref><ce:float-anchor refid="t0010"/> shows the total number of failed ICs for different test temperatures out of representative runs with 100 ICs from the same batch in each run. No failures occurred at all down to 188<ce:hsp sp="0.25"/>K. Batches #1 and #2 have up to 5% ICs which started to fail around 138<ce:hsp sp="0.25"/>K. Batch #3 has 1% ICs which started to fail around 108<ce:hsp sp="0.25"/>K. For the other three batches ICs started to fail around 88<ce:hsp sp="0.25"/>K, which is obviously not an indicator of batch qualification at LNT considering the total number of failed and aborted ICs, and the pass rate results reported above. Generally, no irreversible functional damages were found. After warm-up all ICs operated properly at RT.</ce:para></ce:section><ce:section id="s0075" view="all"><ce:label>3.2</ce:label><ce:section-title id="st090">Failure analysis</ce:section-title><ce:para id="p0225" view="all">The distribution of IC failure and abort codes for all batches at LNT is shown in <ce:cross-ref refid="t0015" id="c0130">Table 3</ce:cross-ref><ce:float-anchor refid="t0015"/>. The most dominant abort code for all batches is SE timeout, except for batch #3 it is PP timeout. Batches #5 and #6 are the only batches with a few signature errors as abort (FF SIG) and failure code (SIG). Dominant failure codes for batches #1 and #2 are timeout errors (SET, PPT) which correspond to the abort codes. In addition, batches #3 to #6 show bit errors after page program (BPP) as another major failure mode.</ce:para></ce:section><ce:section id="s0080" view="all"><ce:label>3.3</ce:label><ce:section-title id="st095">Timing analysis</ce:section-title><ce:para id="p0230" view="all">The detailed temperature characterization of <ce:italic>page program</ce:italic> (<ce:cross-ref refid="f0025" id="c0135">Fig. 5</ce:cross-ref><ce:float-anchor refid="f0025"/>) and <ce:italic>sector erase</ce:italic> (<ce:cross-ref refid="f0030" id="c0140">Fig. 6</ce:cross-ref><ce:float-anchor refid="f0030"/>) mean times for the given number <ce:italic>n</ce:italic> of ICs which passed the selected test run revealed a slow-down of IC operations with decreasing temperature for all batches. Also, a batch variation between #1/#2 and the other four batches was found. The general performance characteristic shows a continuous increase in time with decreasing temperature, with maximum time values at the lowest test temperature. Batches #1 and #2 suffer from 6 times slower <ce:italic>page program</ce:italic> and <ce:italic>sector erase</ce:italic> mean times at LNT compared to the values at RT. The other four batches have 3.8–5.3 times slower <ce:italic>page program</ce:italic> and 3.7–6.8 times slower <ce:italic>sector erase</ce:italic> operations.</ce:para><ce:para id="p0235" view="all">In general, the <ce:italic>page program</ce:italic> time shows a steeper characteristic than the <ce:italic>sector erase</ce:italic> time. Batches #1 and #2 have a steeper time increase with decreasing temperature. The characteristic of the other four batches looks more tolerant to temperature decrease because of the flatter trend in operating times although their pass rates are much worse at LNT.</ce:para><ce:para id="p0240" view="all"><ce:cross-refs refid="f0035 f0040" id="r0025">Figs. 7 and 8</ce:cross-refs><ce:float-anchor refid="f0035"/><ce:float-anchor refid="f0040"/> show a collection of histograms with the frequency distribution of <ce:italic>page program</ce:italic> and <ce:italic>sector erase</ce:italic> mean times at RT and LNT for the given number <ce:italic>n</ce:italic> of ICs which passed the selected test run. All batches show a narrow distribution at RT; distributions widen at LNT. The flat character is caused by a wider variation of timing values.</ce:para><ce:para id="p0245" view="all">The batch variation between #1/#2 and the other four batches is more pronounced for <ce:italic>page program</ce:italic> operations than for <ce:italic>sector erase</ce:italic>. <ce:cross-ref refid="f0035" id="c0145">Fig. 7</ce:cross-ref> shows the shift to higher time values at LNT for these two batches in comparison to the other batches.</ce:para><ce:para id="p0250" view="all">This behavior can also be observed using scatter plots. <ce:cross-ref refid="f0045" id="c0150">Fig. 9</ce:cross-ref><ce:float-anchor refid="f0045"/> shows scatter plots of <ce:italic>page program</ce:italic> and <ce:italic>sector erase</ce:italic> mean times at 138<ce:hsp sp="0.25"/>K and 88<ce:hsp sp="0.25"/>K for three selected batches, and the given number <ce:italic>n</ce:italic> of ICs which passed the selected test run. Clearly seen are the change of IC generation between batch #1 and the other two batches and the general slow-down of IC operations and increasing time variation with decreasing temperature. The plots reveal that the low-temperature characteristic of IC operations is positively correlated.</ce:para><ce:para id="p0255" view="all"><ce:cross-ref refid="f0050" id="c0155">Fig. 10</ce:cross-ref><ce:float-anchor refid="f0050"/> shows the frequency distribution of <ce:italic>page program</ce:italic> and <ce:italic>sector erase</ce:italic> mean times at 88<ce:hsp sp="0.25"/>K for good and bad ICs from a test run with 100 ICs out of batch #6. “Bad” in this context means ICs that operated at 88<ce:hsp sp="0.25"/>K but failed at LNT. Batch #6 is one of the batches which show an increased difference between the pass rates at 88<ce:hsp sp="0.25"/>K and LNT. While there is a tendency for the bad ICs to show longer erase and programming times, it is not strong enough to enable prediction of LNT behavior from 88<ce:hsp sp="0.25"/>K measurements.</ce:para></ce:section><ce:section id="s0085" view="all"><ce:label>3.4</ce:label><ce:section-title id="st100">Data retention</ce:section-title><ce:para id="p0260" view="all">The data retention test of Group 2 resulted in no bit errors in the stored bit pattern so far. The group was checked four times according to the test procedure described above during a storage period of 24<ce:hsp sp="0.25"/>months. The monitored cryogenic storage temperature was in the range of −130<ce:hsp sp="0.25"/>°C to −195<ce:hsp sp="0.25"/>°C. No visible physical degradation of the assemblies were observed.</ce:para></ce:section></ce:section><ce:section id="s0090" view="all"><ce:label>4</ce:label><ce:section-title id="st105">Discussion</ce:section-title><ce:para id="p0265" view="all">The test results show that the selected IC type is capable of working down to LNT. Production tolerances and product changes show strong effects on performance at the lowest test temperatures.</ce:para><ce:section id="s0095" view="all"><ce:label>4.1</ce:label><ce:section-title id="st110">Rating of batch evolution</ce:section-title><ce:para id="p0270" view="all">The product change between batches #1/#2 and the others is the most influential on the test results. The redesign and upgrade to 110-nm process technology reduces the pass rate at LNT by approximately half. This is mainly caused by the increased incidence of erase and program timeouts with some contribution from long erase and program times and bit errors. The difference in pass rates at 88<ce:hsp sp="0.25"/>K between batches #3/#4 and #5/#6, which use the same process technology with the same dimensions, can be explained by the fabrication in different assembly lines, where other processes or base materials may have been changed. This means different tolerances in base materials and production process, which are more pronounced the lower the temperature. Some of the differences of technology scale may reflect shifts in transistor parameters such as transconductance/gain, threshold voltage, and threshold slope <ce:cross-ref refid="b0035" id="c0160">[7]</ce:cross-ref>.</ce:para><ce:para id="p0275" view="all">The test temperature at which ICs started to fail is <ce:italic>not</ce:italic> an indicator of batch qualification at LNT. Batches #1 and #2 show the best pass rates at LNT but start to fail earlier and more consistently while the other four batches behave much worse at LNT but start to fail later and more abruptly versus temperature.</ce:para><ce:para id="p0280" view="all">Timing analysis reveals a batch variation in IC performance behavior between batches #1/#2 and the others correlated with the difference in process technology. The observed difference in program and erase times may be due to different program mechanisms. The “Channel Hot Electron” injection mechanism is generally used to program flash-memory cells. New flash generations are programmed using the “Fowler–Nordheim” tunneling mechanism which is also used to erase the memory cells <ce:cross-ref refid="b0135" id="c0165">[27]</ce:cross-ref>. In contrast to many other ICs described in literature (see Section <ce:cross-ref refid="s0005" id="c0170">1</ce:cross-ref>) we discovered a remarkable slow-down of operation with decreasing temperature for all batches.</ce:para><ce:para id="p0285" view="all">Also, we found that operating the IC batches with reduced voltage of 3.3<ce:hsp sp="0.25"/>V at LNT resulted in widely varying behavior. Some batches showed no change, some showed only a small reduction in pass rate, and some showed a reduction by up to half for passed ICs compared with the pass rates at 3.5<ce:hsp sp="0.25"/>V. The newer ICs, batch #5 and #6 were less sensitive to the change in supply voltage.</ce:para><ce:para id="p0290" view="all">Concerning memory endurance there is no batch variation so far. No bit errors were found in the group. However, besides the data retention test, long-term reliability studies are needed.</ce:para></ce:section><ce:section id="s0100" view="all"><ce:label>4.2</ce:label><ce:section-title id="st115">Impact on IC design</ce:section-title><ce:para id="p0295" view="all">While it is not the intent of this paper to investigate the underlying physical mechanisms responsible for the observed effects a little speculation is in order.</ce:para><ce:para id="p0300" view="all">At low temperatures, we observed a slowing down of the programming processes; a high (but not perfect) correlation between erase and programing times and major failure modes of <ce:italic>sector erase</ce:italic> and <ce:italic>page program</ce:italic> timeouts and bit errors after <ce:italic>page program</ce:italic>. Taken together these suggest a source of failure in a feature common to the <ce:italic>erase</ce:italic> and <ce:italic>program</ce:italic> mechanisms.</ce:para><ce:para id="p0305" view="all">One candidate is the charge-pump circuit with its capacitors. A large reduction in dielectric constant, at the lowest test temperatures would increase the impedance of the high-voltage source. Low-temperature studies find that, capacitors with a high dielectric constant (likely to be incorporated into flash-memory ICs) show a much larger temperature variation than do simple dielectric types <ce:cross-ref refid="b0140" id="c0175">[28]</ce:cross-ref>. If so, capacitor substitution (C0G or some types of polymer dielectric) might improve cryogenic performance.</ce:para><ce:para id="p0310" view="all">Another possibility for the observed degradation is increased effective tunneling time at cryogenic temperatures although the reported change in tunneling conductance of about 12–15% from RT to LNT is relatively small <ce:cross-ref refid="b0145" id="c0180">[29]</ce:cross-ref>.</ce:para></ce:section><ce:section id="s0105" view="all"><ce:label>4.3</ce:label><ce:section-title id="st120">Relevance of COTS components</ce:section-title><ce:para id="p0315" view="all">The use of COTS components is convenient for prototyping but imposes a great effort in volume production. It requires the installation of cryogenic infrastructure and makes the production process more complex. Product throughput is impeded due to the cold test procedure which forms a bottleneck because of the cooling and warming time of the devices under qualification test. Production costs are increased since test results prove that batch yield varies from batch to batch, which makes product cost calculation difficult. Last but not least there is potential for receiving an unusable batch due to IC design changes which carries the risk of production stoppage.</ce:para></ce:section><ce:section id="s0110" view="all"><ce:label>4.4</ce:label><ce:section-title id="st125">Impact on application and test protocol design</ce:section-title><ce:para id="p0320" view="all">The fact that no flash-memory ICs failed down to −85<ce:hsp sp="0.25"/>°C has the advantage that less test effort is required to qualify this IC type for low-temperature applications down to −80<ce:hsp sp="0.25"/>°C; a random screening would be adequate. However, for lower target temperatures a 100% screening at LNT is necessary to separate the wheat from the chaff. Especially the relatively strong variation of pass rates between 88<ce:hsp sp="0.25"/>K and LNT reveals the high probability of failures within the small temperature range of 11<ce:hsp sp="0.25"/>K. It is remarkable to see that batches #1 and #2 with failure onset at 138<ce:hsp sp="0.25"/>K have the best pass rates at LNT. No parameter was found allowing a safe prediction of IC behavior at the lowest temperatures. Results in <ce:cross-ref refid="f0050" id="c0185">Fig. 10</ce:cross-ref> show that there is a correlation between 88<ce:hsp sp="0.25"/>K results and the LNT pass rate but it is not strong enough to predict the LNT result.</ce:para><ce:para id="p0325" view="all">The vast majority of failures occur during the erase and programming processes at temperatures below 108<ce:hsp sp="0.25"/>K. This is adequate for our intended application as reprogramming in the cold is a fairly rare operation and can be delayed until the IC temperature (which is known) is in the “normal” storage temperature range. Of course, we would like ICs with guaranteed full functionality down to LNT.</ce:para><ce:para id="p0330" view="all">Summarizing the batch screening results of commercial serial flash-memory ICs for low-temperature applications, we conclude that the use of COTS components is a reasonable method for prototyping large-scale cryoelectronic systems. For the volume production of cryoelectronic modules we recommend the development of application-specific ICs. More experiments for long-term data retention are needed, as well as for structural reliability issues, although thermal cycling is not very relevant for this application as only a few thermal cycles are expected.</ce:para></ce:section></ce:section></ce:sections><ce:acknowledgment id="ak005" view="all"><ce:section-title id="st130">Acknowledgements</ce:section-title><ce:para id="p0335" view="all">This work was funded by the <ce:grant-sponsor xlink:type="simple" id="gp005" xlink:role="http://www.elsevier.com/xml/linking-roles/grant-sponsor">State Chancellery of the federal state Saarland</ce:grant-sponsor> (Germany), grant number <ce:grant-number refid="gp005">C/1-LdZ-2011</ce:grant-number>. The authors thank Stephane Djoumbou for excellent experimental work. The authors appreciate review and suggestions by Randall K. Kirschman.</ce:para></ce:acknowledgment></body><tail view="all"><ce:bibliography id="bi005" view="all"><ce:section-title id="st135">References</ce:section-title><ce:bibliography-sec id="bs005" view="all"><ce:bib-reference id="b0005"><ce:label>[1]</ce:label><sb:reference id="h0005"><sb:contribution langtype="en"><sb:authors><sb:author><ce:given-name>R.K.</ce:given-name><ce:surname>Kirschman</ce:surname></sb:author></sb:authors><sb:title><sb:maintitle>Cold electronics: an overview</sb:maintitle></sb:title></sb:contribution><sb:host><sb:issue><sb:series><sb:title><sb:maintitle>Cryogenics</sb:maintitle></sb:title><sb:volume-nr>25</sb:volume-nr></sb:series><sb:date>1985</sb:date></sb:issue><sb:pages><sb:first-page>115</sb:first-page><sb:last-page>122</sb:last-page></sb:pages></sb:host></sb:reference></ce:bib-reference><ce:bib-reference id="b0010"><ce:label>[2]</ce:label><sb:reference id="h0010"><sb:contribution langtype="en"><sb:authors><sb:author><ce:given-name>R.K.</ce:given-name><ce:surname>Kirschman</ce:surname></sb:author></sb:authors><sb:title><sb:maintitle>Low-temperature electronics</sb:maintitle></sb:title></sb:contribution><sb:host><sb:issue><sb:series><sb:title><sb:maintitle>IEEE Circ Dev Mag</sb:maintitle></sb:title><sb:volume-nr>6</sb:volume-nr></sb:series><sb:issue-nr>2</sb:issue-nr><sb:date>1990</sb:date></sb:issue><sb:pages><sb:first-page>12</sb:first-page><sb:last-page>24</sb:last-page></sb:pages></sb:host></sb:reference></ce:bib-reference><ce:bib-reference id="b0015"><ce:label>[3]</ce:label><sb:reference id="h0015"><sb:contribution langtype="en"><sb:authors><sb:author><ce:given-name>F.R.</ce:given-name><ce:surname>Ihmig</ce:surname></sb:author><sb:author><ce:given-name>S.G.</ce:given-name><ce:surname>Shirley</ce:surname></sb:author><sb:author><ce:given-name>H.</ce:given-name><ce:surname>Zimmermann</ce:surname></sb:author></sb:authors><sb:title><sb:maintitle>Electronic memory devices for cryobiological applications</sb:maintitle></sb:title></sb:contribution><sb:host><sb:edited-book><sb:title><sb:maintitle>Proceedings of 6th European workshop on low temperature electronics (WOLTE-6), WPP-227</sb:maintitle></sb:title><sb:date>2004</sb:date><sb:publisher><sb:name>ESA Publication</sb:name><sb:location>Noordwijk (The Netherlands)</sb:location></sb:publisher></sb:edited-book><sb:pages><sb:first-page>153</sb:first-page><sb:last-page>160</sb:last-page></sb:pages></sb:host></sb:reference></ce:bib-reference><ce:bib-reference id="b0020"><ce:label>[4]</ce:label><sb:reference id="h0020"><sb:contribution langtype="en"><sb:authors><sb:author><ce:given-name>F.R.</ce:given-name><ce:surname>Ihmig</ce:surname></sb:author><sb:author><ce:given-name>S.G.</ce:given-name><ce:surname>Shirley</ce:surname></sb:author><sb:author><ce:given-name>C.H.P.</ce:given-name><ce:surname>Durst</ce:surname></sb:author><sb:author><ce:given-name>H.</ce:given-name><ce:surname>Zimmermann</ce:surname></sb:author></sb:authors><sb:title><sb:maintitle>Cryogenic electronic memory infrastructure for physically related continuity of care records of frozen cells</sb:maintitle></sb:title></sb:contribution><sb:host><sb:issue><sb:series><sb:title><sb:maintitle>Cryogenics</sb:maintitle></sb:title><sb:volume-nr>46</sb:volume-nr></sb:series><sb:issue-nr>4</sb:issue-nr><sb:date>2006</sb:date></sb:issue><sb:pages><sb:first-page>312</sb:first-page><sb:last-page>320</sb:last-page></sb:pages></sb:host></sb:reference></ce:bib-reference><ce:bib-reference id="b0025"><ce:label>[5]</ce:label><sb:reference id="h0025"><sb:contribution langtype="en"><sb:authors><sb:author><ce:given-name>S.G.</ce:given-name><ce:surname>Shirley</ce:surname></sb:author><sb:author><ce:given-name>C.H.P.</ce:given-name><ce:surname>Durst</ce:surname></sb:author><sb:author><ce:given-name>C.C.</ce:given-name><ce:surname>Fuchs</ce:surname></sb:author><sb:author><ce:given-name>H.</ce:given-name><ce:surname>Zimmermann</ce:surname></sb:author><sb:author><ce:given-name>F.R.</ce:given-name><ce:surname>Ihmig</ce:surname></sb:author></sb:authors><sb:title><sb:maintitle>A large-scale cryoelectronic system for biological sample banking</sb:maintitle></sb:title></sb:contribution><sb:host><sb:issue><sb:series><sb:title><sb:maintitle>Cryogenics</sb:maintitle></sb:title><sb:volume-nr>49</sb:volume-nr></sb:series><sb:issue-nr>11</sb:issue-nr><sb:date>2009</sb:date></sb:issue><sb:pages><sb:first-page>638</sb:first-page><sb:last-page>642</sb:last-page></sb:pages></sb:host></sb:reference></ce:bib-reference><ce:bib-reference id="b0030"><ce:label>[6]</ce:label><sb:reference id="h0030"><sb:contribution langtype="en"><sb:authors><sb:author><ce:given-name>F.R.</ce:given-name><ce:surname>Ihmig</ce:surname></sb:author><sb:author><ce:given-name>S.G.</ce:given-name><ce:surname>Shirley</ce:surname></sb:author><sb:author><ce:given-name>R.K.</ce:given-name><ce:surname>Kirschman</ce:surname></sb:author><sb:author><ce:given-name>H.</ce:given-name><ce:surname>Zimmermann</ce:surname></sb:author></sb:authors><sb:title><sb:maintitle>Frozen cells and bits: cryoelectronics advances biopreservation</sb:maintitle></sb:title></sb:contribution><sb:host><sb:issue><sb:series><sb:title><sb:maintitle>IEEE Pulse</sb:maintitle></sb:title><sb:volume-nr>4</sb:volume-nr></sb:series><sb:issue-nr>5</sb:issue-nr><sb:date>2013</sb:date></sb:issue><sb:pages><sb:first-page>35</sb:first-page><sb:last-page>43</sb:last-page></sb:pages></sb:host></sb:reference></ce:bib-reference><ce:bib-reference id="b0035"><ce:label>[7]</ce:label><sb:reference id="h0035"><sb:contribution langtype="en"><sb:authors><sb:author><ce:given-name>W.F.</ce:given-name><ce:surname>Clark</ce:surname></sb:author><sb:author><ce:given-name>B.</ce:given-name><ce:surname>El-Kareh</ce:surname></sb:author><sb:author><ce:given-name>R.G.</ce:given-name><ce:surname>Pires</ce:surname></sb:author><sb:author><ce:given-name>S.L.</ce:given-name><ce:surname>Titcomb</ce:surname></sb:author><sb:author><ce:given-name>R.L.</ce:given-name><ce:surname>Anderson</ce:surname></sb:author></sb:authors><sb:title><sb:maintitle>Low temperature CMOS – a brief review</sb:maintitle></sb:title></sb:contribution><sb:host><sb:issue><sb:series><sb:title><sb:maintitle>IEEE Trans Compon, Hybr Manuf Technol</sb:maintitle></sb:title><sb:volume-nr>15</sb:volume-nr></sb:series><sb:issue-nr>3</sb:issue-nr><sb:date>1992</sb:date></sb:issue><sb:pages><sb:first-page>397</sb:first-page><sb:last-page>404</sb:last-page></sb:pages></sb:host></sb:reference></ce:bib-reference><ce:bib-reference id="b0040"><ce:label>[8]</ce:label><sb:reference id="h0040"><sb:contribution langtype="en"><sb:authors><sb:author><ce:given-name>S.</ce:given-name><ce:surname>Hanamura</ce:surname></sb:author><sb:author><ce:given-name>M.</ce:given-name><ce:surname>Aoki</ce:surname></sb:author><sb:author><ce:given-name>T.</ce:given-name><ce:surname>Masuhara</ce:surname></sb:author><sb:author><ce:given-name>O.</ce:given-name><ce:surname>Minato</ce:surname></sb:author><sb:author><ce:given-name>Y.</ce:given-name><ce:surname>Sakai</ce:surname></sb:author><sb:author><ce:given-name>T.</ce:given-name><ce:surname>Hayashida</ce:surname></sb:author></sb:authors><sb:title><sb:maintitle>Operation of bulk CMOS devices at very low temperatures</sb:maintitle></sb:title></sb:contribution><sb:host><sb:issue><sb:series><sb:title><sb:maintitle>IEEE J Solid-State Circ</sb:maintitle></sb:title><sb:volume-nr>21</sb:volume-nr></sb:series><sb:issue-nr>3</sb:issue-nr><sb:date>1986</sb:date></sb:issue><sb:pages><sb:first-page>484</sb:first-page><sb:last-page>489</sb:last-page></sb:pages></sb:host></sb:reference></ce:bib-reference><ce:bib-reference id="b0045"><ce:label>[9]</ce:label><ce:other-ref id="h0045"><ce:textref>Gildenblat G, Colonna-Romano L, Lau D, Nelson DE. Investigation of cryogenic CMOS performance. In: IEDM tech. dig.; 1985 p. 268-71.</ce:textref></ce:other-ref></ce:bib-reference><ce:bib-reference id="b0050"><ce:label>[10]</ce:label><sb:reference id="h0050"><sb:contribution langtype="en"><sb:authors><sb:author><ce:given-name>L.M.</ce:given-name><ce:surname>Colonna-Romano</ce:surname></sb:author><sb:author><ce:given-name>D.R.</ce:given-name><ce:surname>Deverell</ce:surname></sb:author></sb:authors><sb:title><sb:maintitle>Operation of a CMOS microprocessor while immersed in liquid nitrogen</sb:maintitle></sb:title></sb:contribution><sb:host><sb:issue><sb:series><sb:title><sb:maintitle>IEEE J. Solid-State Circ</sb:maintitle></sb:title><sb:volume-nr>21</sb:volume-nr></sb:series><sb:issue-nr>3</sb:issue-nr><sb:date>1986</sb:date></sb:issue><sb:pages><sb:first-page>491</sb:first-page><sb:last-page>492</sb:last-page></sb:pages></sb:host></sb:reference></ce:bib-reference><ce:bib-reference id="b0055"><ce:label>[11]</ce:label><sb:reference id="h0055"><sb:contribution langtype="en"><sb:authors><sb:author><ce:given-name>S.</ce:given-name><ce:surname>Hanamura</ce:surname></sb:author><sb:author><ce:given-name>M.</ce:given-name><ce:surname>Aoki</ce:surname></sb:author><sb:author><ce:given-name>T.</ce:given-name><ce:surname>Masuhara</ce:surname></sb:author><sb:author><ce:given-name>O.</ce:given-name><ce:surname>Minato</ce:surname></sb:author><sb:author><ce:given-name>Y.</ce:given-name><ce:surname>Sakai</ce:surname></sb:author><sb:author><ce:given-name>T.</ce:given-name><ce:surname>Hayashida</ce:surname></sb:author></sb:authors><sb:title><sb:maintitle>Low temperature CMOS 8<ce:hsp sp="0.25"/>×<ce:hsp sp="0.25"/>8<ce:hsp sp="0.25"/>b multipliers with sub 10<ce:hsp sp="0.25"/>ns speeds</sb:maintitle></sb:title></sb:contribution><sb:host><sb:issue><sb:series><sb:title><sb:maintitle>IEEE Trans Electron Dev</sb:maintitle></sb:title><sb:volume-nr>34</sb:volume-nr></sb:series><sb:issue-nr>1</sb:issue-nr><sb:date>1987</sb:date></sb:issue><sb:pages><sb:first-page>94</sb:first-page><sb:last-page>100</sb:last-page></sb:pages></sb:host></sb:reference></ce:bib-reference><ce:bib-reference id="b0060"><ce:label>[12]</ce:label><sb:reference id="h0060"><sb:contribution langtype="en"><sb:authors><sb:author><ce:given-name>T.</ce:given-name><ce:surname>Vacca</ce:surname></sb:author><sb:author><ce:given-name>D.</ce:given-name><ce:surname>Resnick</ce:surname></sb:author><sb:author><ce:given-name>D.</ce:given-name><ce:surname>Frankel</ce:surname></sb:author><sb:author><ce:given-name>R.</ce:given-name><ce:surname>Bach</ce:surname></sb:author><sb:author><ce:given-name>J.</ce:given-name><ce:surname>Kreilich</ce:surname></sb:author><sb:author><ce:given-name>D.</ce:given-name><ce:surname>Carlson</ce:surname></sb:author></sb:authors><sb:title><sb:maintitle>A cryogenically cooled CMOS VLSI supercomputer</sb:maintitle></sb:title></sb:contribution><sb:host><sb:issue><sb:series><sb:title><sb:maintitle>VLSI Syst Des</sb:maintitle></sb:title><sb:volume-nr>8</sb:volume-nr></sb:series><sb:date>1987</sb:date></sb:issue><sb:pages><sb:first-page>80</sb:first-page><sb:last-page>88</sb:last-page></sb:pages></sb:host></sb:reference></ce:bib-reference><ce:bib-reference id="b0065"><ce:label>[13]</ce:label><sb:reference id="h0065"><sb:contribution langtype="en"><sb:authors><sb:author><ce:given-name>M.J.</ce:given-name><ce:surname>Deen</ce:surname></sb:author><sb:author><ce:given-name>C.Y.</ce:given-name><ce:surname>Chan</ce:surname></sb:author><sb:author><ce:given-name>N.</ce:given-name><ce:surname>Fong</ce:surname></sb:author></sb:authors><sb:title><sb:maintitle>Operational characteristics of a CMOS microprocessor system at cryogenic temperatures</sb:maintitle></sb:title></sb:contribution><sb:host><sb:issue><sb:series><sb:title><sb:maintitle>Cryogenics</sb:maintitle></sb:title><sb:volume-nr>28</sb:volume-nr></sb:series><sb:issue-nr>5</sb:issue-nr><sb:date>1988</sb:date></sb:issue><sb:pages><sb:first-page>336</sb:first-page><sb:last-page>338</sb:last-page></sb:pages></sb:host></sb:reference></ce:bib-reference><ce:bib-reference id="b0070"><ce:label>[14]</ce:label><sb:reference id="h0070"><sb:contribution langtype="en"><sb:authors><sb:author><ce:given-name>M.S.</ce:given-name><ce:surname>Lin</ce:surname></sb:author><sb:author><ce:given-name>A.S.</ce:given-name><ce:surname>Paterson</ce:surname></sb:author><sb:author><ce:given-name>H.T.</ce:given-name><ce:surname>Ghaffari</ce:surname></sb:author></sb:authors><sb:title><sb:maintitle>Cryogenic performance of a CMOS 32-Bit microprocessor subsystem built on the silicon-substrate-based multichip packaging technology</sb:maintitle></sb:title></sb:contribution><sb:host><sb:issue><sb:series><sb:title><sb:maintitle>Electron Lett</sb:maintitle></sb:title><sb:volume-nr>26</sb:volume-nr></sb:series><sb:issue-nr>14</sb:issue-nr><sb:date>1990</sb:date></sb:issue><sb:pages><sb:first-page>1025</sb:first-page><sb:last-page>1026</sb:last-page></sb:pages></sb:host></sb:reference></ce:bib-reference><ce:bib-reference id="b0075"><ce:label>[15]</ce:label><sb:reference id="h0075"><sb:contribution langtype="en"><sb:authors><sb:author><ce:given-name>W.</ce:given-name><ce:surname>Link</ce:surname></sb:author><sb:author><ce:given-name>H.</ce:given-name><ce:surname>May</ce:surname></sb:author></sb:authors><sb:title><sb:maintitle>Eigenschaften von MOS-Ein-Transistorspeicherzellen bei tiefen Temperaturen</sb:maintitle></sb:title></sb:contribution><sb:host><sb:issue><sb:series><sb:title><sb:maintitle>Archiv für Elektronik und Übertragungstechnik</sb:maintitle></sb:title><sb:volume-nr>33</sb:volume-nr></sb:series><sb:issue-nr>6</sb:issue-nr><sb:date>1979</sb:date></sb:issue><sb:pages><sb:first-page>229</sb:first-page><sb:last-page>235</sb:last-page></sb:pages></sb:host></sb:reference></ce:bib-reference><ce:bib-reference id="b0080"><ce:label>[16]</ce:label><sb:reference id="h0080"><sb:contribution langtype="en"><sb:authors><sb:author><ce:given-name>P.</ce:given-name><ce:surname>Wyns</ce:surname></sb:author><sb:author><ce:given-name>R.L.</ce:given-name><ce:surname>Anderson</ce:surname></sb:author></sb:authors><sb:title><sb:maintitle>Low-temperature operation of silicon dynamic random-access memories</sb:maintitle></sb:title></sb:contribution><sb:host><sb:issue><sb:series><sb:title><sb:maintitle>IEEE Trans Electron Dev</sb:maintitle></sb:title><sb:volume-nr>36</sb:volume-nr></sb:series><sb:issue-nr>8</sb:issue-nr><sb:date>1989</sb:date></sb:issue><sb:pages><sb:first-page>1423</sb:first-page><sb:last-page>1428</sb:last-page></sb:pages></sb:host></sb:reference></ce:bib-reference><ce:bib-reference id="b0085"><ce:label>[17]</ce:label><sb:reference id="h0085"><sb:contribution langtype="en"><sb:authors><sb:author><ce:given-name>W.H.</ce:given-name><ce:surname>Henkels</ce:surname></sb:author><sb:author><ce:given-name>N.C.C.</ce:given-name><ce:surname>Lu</ce:surname></sb:author><sb:author><ce:given-name>W.</ce:given-name><ce:surname>Hwang</ce:surname></sb:author><sb:author><ce:given-name>T.V.</ce:given-name><ce:surname>Rajeevakumar</ce:surname></sb:author><sb:author><ce:given-name>R.L.</ce:given-name><ce:surname>Franch</ce:surname></sb:author><sb:author><ce:given-name>K.A.</ce:given-name><ce:surname>Jenkins</ce:surname></sb:author><sb:et-al/></sb:authors><sb:title><sb:maintitle>A 12-ns low-temperature DRAM</sb:maintitle></sb:title></sb:contribution><sb:host><sb:issue><sb:series><sb:title><sb:maintitle>IEEE Trans Electron Dev</sb:maintitle></sb:title><sb:volume-nr>36</sb:volume-nr></sb:series><sb:issue-nr>8</sb:issue-nr><sb:date>1989</sb:date></sb:issue><sb:pages><sb:first-page>1414</sb:first-page><sb:last-page>1422</sb:last-page></sb:pages></sb:host></sb:reference></ce:bib-reference><ce:bib-reference id="b0090"><ce:label>[18]</ce:label><sb:reference id="h0090"><sb:contribution langtype="en"><sb:authors><sb:author><ce:given-name>T.I.</ce:given-name><ce:surname>Chappell</ce:surname></sb:author><sb:author><ce:given-name>S.E.</ce:given-name><ce:surname>Schuster</ce:surname></sb:author><sb:author><ce:given-name>B.A.</ce:given-name><ce:surname>Chappell</ce:surname></sb:author><sb:author><ce:given-name>J.W.</ce:given-name><ce:surname>Allan</ce:surname></sb:author><sb:author><ce:given-name>J.Y.-C.</ce:given-name><ce:surname>Sun</ce:surname></sb:author><sb:author><ce:given-name>S.P.</ce:given-name><ce:surname>Klepner</ce:surname></sb:author><sb:et-al/></sb:authors><sb:title><sb:maintitle>A 3.5-ns/77<ce:hsp sp="0.25"/>K and 6.2-ns/300<ce:hsp sp="0.25"/>K 64<ce:hsp sp="0.25"/>K CMOS RAM with ECL interfaces</sb:maintitle></sb:title></sb:contribution><sb:host><sb:issue><sb:series><sb:title><sb:maintitle>IEEE J Solid-State Circ</sb:maintitle></sb:title><sb:volume-nr>24</sb:volume-nr></sb:series><sb:issue-nr>4</sb:issue-nr><sb:date>1989</sb:date></sb:issue><sb:pages><sb:first-page>859</sb:first-page><sb:last-page>868</sb:last-page></sb:pages></sb:host></sb:reference></ce:bib-reference><ce:bib-reference id="b0095"><ce:label>[19]</ce:label><ce:other-ref id="h0095"><ce:textref>Ihmig FR, Shirley SG, Zimmermann H. Evaluation and adaptation of flash-memory for cryobiophysical applications. In: Proceedings of 2nd VDE world microtechnologies congress (MICRO.tec), Munich, Germany; 2003. p. 643–8.</ce:textref></ce:other-ref></ce:bib-reference><ce:bib-reference id="b0100"><ce:label>[20]</ce:label><ce:other-ref id="h0100"><ce:textref>Claeys C, Simoen E. Manual for cryogenic electronics in space applications. Work order 1938/96/NL/LB: study of radiation effects in cryogenic electronics and advanced semiconductor materials; Sep. 1999. p. 1–13 [ESA-QCA00169T-C (P35284-IM-RP-0017)].</ce:textref></ce:other-ref></ce:bib-reference><ce:bib-reference id="b0105"><ce:label>[21]</ce:label><sb:reference id="h0105"><sb:contribution langtype="en"><sb:authors><sb:author><ce:given-name>H.S.</ce:given-name><ce:surname>Kalish</ce:surname></sb:author><sb:author><ce:given-name>F.J.</ce:given-name><ce:surname>Dunkerley</ce:surname></sb:author></sb:authors><sb:title><sb:maintitle>The low temperature properties of tin and tin–lead alloys</sb:maintitle></sb:title></sb:contribution><sb:host><sb:issue><sb:series><sb:title><sb:maintitle>Trans Am Inst Min Metall Eng</sb:maintitle></sb:title><sb:volume-nr>180</sb:volume-nr></sb:series><sb:date>1949</sb:date></sb:issue><sb:pages><sb:first-page>637</sb:first-page><sb:last-page>656</sb:last-page></sb:pages></sb:host></sb:reference></ce:bib-reference><ce:bib-reference id="b0110"><ce:label>[22]</ce:label><ce:other-ref id="h0110"><ce:textref>Liu Y, Jones WK, Zampino MA, Gonzalez G. A study on fracture mechanism of two types of solder at low temperature. Presented at the 1996 second international symposium electronic packaging technology, Shanghai, China; 1996.</ce:textref></ce:other-ref></ce:bib-reference><ce:bib-reference id="b0115"><ce:label>[23]</ce:label><ce:other-ref id="h0115"><ce:textref>Jones WK, Liu Y, Zampino MA, Gonzalez G. Mechanical properties of Pb–Sn–Ag solders from −200<ce:hsp sp="0.25"/>°C to 150<ce:hsp sp="0.25"/>°C. Presented at the 1996 second international symposium electronic packaging technology, Shanghai, China; 1996.</ce:textref></ce:other-ref></ce:bib-reference><ce:bib-reference id="b0120"><ce:label>[24]</ce:label><sb:reference id="h0120"><sb:contribution langtype="en"><sb:authors><sb:author><ce:given-name>W.K.</ce:given-name><ce:surname>Jones</ce:surname></sb:author><sb:author><ce:given-name>Y.</ce:given-name><ce:surname>Liu</ce:surname></sb:author><sb:author><ce:given-name>M.A.</ce:given-name><ce:surname>Zampino</ce:surname></sb:author><sb:author><ce:given-name>G.</ce:given-name><ce:surname>Gonzalez</ce:surname></sb:author><sb:author><ce:given-name>M.</ce:given-name><ce:surname>Shah</ce:surname></sb:author></sb:authors><sb:title><sb:maintitle>A study on mechanical properties of eutectic and solid solution Pb–Sn–Ag solders from −200<ce:hsp sp="0.25"/>°C to 150<ce:hsp sp="0.25"/>°C</sb:maintitle></sb:title></sb:contribution><sb:host><sb:edited-book><sb:editors><sb:editor><ce:given-name>R.K.</ce:given-name><ce:surname>Mahidhara</ce:surname></sb:editor><sb:editor><ce:given-name>D.R.</ce:given-name><ce:surname>Frear</ce:surname></sb:editor><sb:editor><ce:given-name>S.M.L.</ce:given-name><ce:surname>Sastry</ce:surname></sb:editor><sb:editor><ce:given-name>K.L.</ce:given-name><ce:surname>Murty</ce:surname></sb:editor><sb:editor><ce:given-name>P.K.</ce:given-name><ce:surname>Liaw</ce:surname></sb:editor><sb:editor><ce:given-name>W.</ce:given-name><ce:surname>Winterbottom</ce:surname></sb:editor></sb:editors><sb:title><sb:maintitle>Design and reliability of solders and solder interconnections</sb:maintitle></sb:title><sb:date>1997</sb:date><sb:publisher><sb:name>The Minerals, Metals &amp; Materials Society</sb:name></sb:publisher></sb:edited-book><sb:pages><sb:first-page>85</sb:first-page><sb:last-page>96</sb:last-page></sb:pages></sb:host></sb:reference></ce:bib-reference><ce:bib-reference id="b0125"><ce:label>[25]</ce:label><sb:reference id="h0125"><sb:contribution langtype="en"><sb:authors><sb:author><ce:given-name>G.C.</ce:given-name><ce:surname>Firth</ce:surname></sb:author><sb:author><ce:given-name>V.E.</ce:given-name><ce:surname>Watkins</ce:surname><ce:suffix>Jr.</ce:suffix></sb:author></sb:authors><sb:title><sb:maintitle>An interim report on investigation of low-temperature solders for cryogenic wind tunnel models</sb:maintitle></sb:title></sb:contribution><sb:host><sb:edited-book><sb:editors><sb:editor><ce:given-name>J.D.</ce:given-name><ce:surname>Buckley</ce:surname></sb:editor><sb:editor><ce:given-name>B.A.</ce:given-name><ce:surname>Stein</ce:surname></sb:editor></sb:editors><sb:title><sb:maintitle>Joining technologies for the 1990s: welding, brazing, soldering, explosive, solid-state, adhesive</sb:maintitle></sb:title><sb:date>1986</sb:date><sb:publisher><sb:name>Noyes Data Corp</sb:name><sb:location>New Jersey (USA)</sb:location></sb:publisher></sb:edited-book><sb:pages><sb:first-page>20</sb:first-page><sb:last-page>33</sb:last-page></sb:pages></sb:host></sb:reference></ce:bib-reference><ce:bib-reference id="b0130"><ce:label>[26]</ce:label><sb:reference id="h0130"><sb:contribution langtype="en"><sb:authors><sb:author><ce:given-name>R.K.</ce:given-name><ce:surname>Kirschman</ce:surname></sb:author><sb:author><ce:given-name>W.M.</ce:given-name><ce:surname>Sokolowski</ce:surname></sb:author><sb:author><ce:given-name>E.A.</ce:given-name><ce:surname>Kolawa</ce:surname></sb:author></sb:authors><sb:title><sb:maintitle>Die attachment for −120<ce:hsp sp="0.25"/>°C to +20<ce:hsp sp="0.25"/>°C thermal cycling of microelectronics for future Mars rovers – an overview</sb:maintitle></sb:title></sb:contribution><sb:host><sb:issue><sb:series><sb:title><sb:maintitle>J Electron Pack</sb:maintitle></sb:title><sb:volume-nr>123</sb:volume-nr></sb:series><sb:date>2001</sb:date></sb:issue><sb:pages><sb:first-page>105</sb:first-page><sb:last-page>111</sb:last-page></sb:pages></sb:host></sb:reference></ce:bib-reference><ce:bib-reference id="b0135"><ce:label>[27]</ce:label><sb:reference id="h0135"><sb:contribution langtype="en"><sb:authors><sb:author><ce:given-name>P.</ce:given-name><ce:surname>Pavan</ce:surname></sb:author><sb:author><ce:given-name>L.</ce:given-name><ce:surname>Larcher</ce:surname></sb:author><sb:author><ce:given-name>A.</ce:given-name><ce:surname>Marmiroli</ce:surname></sb:author></sb:authors><sb:title><sb:maintitle>Floating gate devices: operation and compact modeling</sb:maintitle></sb:title></sb:contribution><sb:host><sb:book><sb:date>2004</sb:date><sb:publisher><sb:name>Kluwer Academic Publishers</sb:name></sb:publisher></sb:book></sb:host></sb:reference></ce:bib-reference><ce:bib-reference id="b0140"><ce:label>[28]</ce:label><sb:reference id="h0140"><sb:contribution langtype="en"><sb:authors><sb:author><ce:given-name>M.</ce:given-name><ce:surname>Pan</ce:surname></sb:author></sb:authors><sb:title><sb:maintitle>Performance of capacitors under DC bias at liquid nitrogen temperature</sb:maintitle></sb:title></sb:contribution><sb:host><sb:issue><sb:series><sb:title><sb:maintitle>Cryogenics</sb:maintitle></sb:title><sb:volume-nr>45</sb:volume-nr></sb:series><sb:issue-nr>6</sb:issue-nr><sb:date>2005</sb:date></sb:issue><sb:pages><sb:first-page>463</sb:first-page><sb:last-page>467</sb:last-page></sb:pages></sb:host></sb:reference></ce:bib-reference><ce:bib-reference id="b0145"><ce:label>[29]</ce:label><ce:other-ref id="h0145"><ce:textref>Koppinen P. Bias and temperature dependence analysis of the tunneling current of normal metal–insulator-normal metal tunnel junctions, Master’s thesis. Finland, Department of Physics, University of Jyväskylä; March 2003.</ce:textref></ce:other-ref></ce:bib-reference></ce:bibliography-sec></ce:bibliography></tail></article></xocs:serial-item></xocs:doc>