circuit lab7task1 :
  module lab7task1 :
    input clock : Clock
    input reset : UInt<1>
    input io_f1 : UInt<1>
    input io_r1 : UInt<1>
    input io_f2 : UInt<1>
    input io_r2 : UInt<1>
    output io_out : UInt<3>

    reg state : UInt<3>, clock with :
      reset => (UInt<1>("h0"), state) @[lab7task1.scala 16:24]
    node cat_lo = cat(io_r1, io_r2) @[Cat.scala 30:58]
    node cat_hi = cat(io_f1, io_f2) @[Cat.scala 30:58]
    node cat = cat(cat_hi, cat_lo) @[Cat.scala 30:58]
    node _T = eq(UInt<3>("h0"), state) @[Conditional.scala 37:30]
    node _T_1 = and(cat, UInt<4>("hc")) @[lab7task1.scala 23:22]
    node _T_2 = eq(UInt<4>("hc"), _T_1) @[lab7task1.scala 23:22]
    node _T_3 = and(cat, UInt<4>("hc")) @[lab7task1.scala 26:28]
    node _T_4 = eq(UInt<4>("h8"), _T_3) @[lab7task1.scala 26:28]
    node _T_5 = and(cat, UInt<4>("hc")) @[lab7task1.scala 29:28]
    node _T_6 = eq(UInt<3>("h4"), _T_5) @[lab7task1.scala 29:28]
    node _GEN_0 = mux(_T_6, UInt<3>("h5"), UInt<3>("h0")) @[lab7task1.scala 29:48 lab7task1.scala 30:23 lab7task1.scala 33:23]
    node _GEN_1 = mux(_T_6, UInt<1>("h0"), UInt<1>("h0")) @[lab7task1.scala 29:48 lab7task1.scala 31:24 lab7task1.scala 34:24]
    node _GEN_2 = mux(_T_4, UInt<3>("h1"), _GEN_0) @[lab7task1.scala 26:48 lab7task1.scala 27:23]
    node _GEN_3 = mux(_T_4, UInt<1>("h0"), _GEN_1) @[lab7task1.scala 26:48 lab7task1.scala 28:24]
    node _GEN_4 = mux(_T_2, UInt<3>("h1"), _GEN_2) @[lab7task1.scala 23:42 lab7task1.scala 24:23]
    node _GEN_5 = mux(_T_2, UInt<1>("h0"), _GEN_3) @[lab7task1.scala 23:42 lab7task1.scala 25:24]
    node _T_7 = eq(UInt<3>("h1"), state) @[Conditional.scala 37:30]
    node _T_8 = and(cat, UInt<4>("h8")) @[lab7task1.scala 38:22]
    node _T_9 = eq(UInt<4>("h8"), _T_8) @[lab7task1.scala 38:22]
    node _T_10 = and(cat, UInt<4>("ha")) @[lab7task1.scala 41:28]
    node _T_11 = eq(UInt<2>("h2"), _T_10) @[lab7task1.scala 41:28]
    node _GEN_6 = mux(_T_11, UInt<3>("h0"), UInt<3>("h1")) @[lab7task1.scala 41:48 lab7task1.scala 42:23 lab7task1.scala 45:23]
    node _GEN_7 = mux(_T_11, UInt<1>("h0"), UInt<1>("h0")) @[lab7task1.scala 41:48 lab7task1.scala 43:24 lab7task1.scala 46:24]
    node _GEN_8 = mux(_T_9, UInt<3>("h2"), _GEN_6) @[lab7task1.scala 38:42 lab7task1.scala 39:23]
    node _GEN_9 = mux(_T_9, UInt<1>("h0"), _GEN_7) @[lab7task1.scala 38:42 lab7task1.scala 40:24]
    node _T_12 = eq(UInt<3>("h2"), state) @[Conditional.scala 37:30]
    node _T_13 = and(cat, UInt<4>("h8")) @[lab7task1.scala 50:22]
    node _T_14 = eq(UInt<4>("h8"), _T_13) @[lab7task1.scala 50:22]
    node _T_15 = and(cat, UInt<4>("ha")) @[lab7task1.scala 53:28]
    node _T_16 = eq(UInt<2>("h2"), _T_15) @[lab7task1.scala 53:28]
    node _GEN_10 = mux(_T_16, UInt<3>("h1"), UInt<3>("h2")) @[lab7task1.scala 53:48 lab7task1.scala 54:23 lab7task1.scala 57:23]
    node _GEN_11 = mux(_T_16, UInt<2>("h3"), UInt<2>("h3")) @[lab7task1.scala 53:48 lab7task1.scala 55:24 lab7task1.scala 58:24]
    node _GEN_12 = mux(_T_14, UInt<3>("h3"), _GEN_10) @[lab7task1.scala 50:42 lab7task1.scala 51:23]
    node _GEN_13 = mux(_T_14, UInt<2>("h3"), _GEN_11) @[lab7task1.scala 50:42 lab7task1.scala 52:24]
    node _T_17 = eq(UInt<3>("h3"), state) @[Conditional.scala 37:30]
    node _T_18 = eq(UInt<3>("h4"), state) @[Conditional.scala 37:30]
    node _T_19 = and(cat, UInt<3>("h4")) @[lab7task1.scala 66:22]
    node _T_20 = eq(UInt<3>("h4"), _T_19) @[lab7task1.scala 66:22]
    node _T_21 = and(cat, UInt<3>("h5")) @[lab7task1.scala 69:28]
    node _T_22 = eq(UInt<1>("h1"), _T_21) @[lab7task1.scala 69:28]
    node _GEN_14 = mux(_T_22, UInt<3>("h5"), UInt<3>("h4")) @[lab7task1.scala 69:48 lab7task1.scala 70:23 lab7task1.scala 73:23]
    node _GEN_15 = mux(_T_22, UInt<3>("h7"), UInt<3>("h7")) @[lab7task1.scala 69:48 lab7task1.scala 71:24 lab7task1.scala 74:24]
    node _GEN_16 = mux(_T_20, UInt<3>("h3"), _GEN_14) @[lab7task1.scala 66:42 lab7task1.scala 67:23]
    node _GEN_17 = mux(_T_20, UInt<3>("h7"), _GEN_15) @[lab7task1.scala 66:42 lab7task1.scala 68:24]
    node _T_23 = eq(UInt<3>("h5"), state) @[Conditional.scala 37:30]
    node _T_24 = and(cat, UInt<3>("h4")) @[lab7task1.scala 78:22]
    node _T_25 = eq(UInt<3>("h4"), _T_24) @[lab7task1.scala 78:22]
    node _T_26 = and(cat, UInt<3>("h5")) @[lab7task1.scala 81:28]
    node _T_27 = eq(UInt<1>("h1"), _T_26) @[lab7task1.scala 81:28]
    node _GEN_18 = mux(_T_27, UInt<3>("h0"), UInt<3>("h5")) @[lab7task1.scala 81:48 lab7task1.scala 82:23 lab7task1.scala 85:23]
    node _GEN_19 = mux(_T_27, UInt<1>("h0"), UInt<1>("h0")) @[lab7task1.scala 81:48 lab7task1.scala 83:24 lab7task1.scala 86:24]
    node _GEN_20 = mux(_T_25, UInt<3>("h4"), _GEN_18) @[lab7task1.scala 78:42 lab7task1.scala 79:23]
    node _GEN_21 = mux(_T_25, UInt<1>("h0"), _GEN_19) @[lab7task1.scala 78:42 lab7task1.scala 80:24]
    node _GEN_22 = mux(_T_23, _GEN_20, state) @[Conditional.scala 39:67 lab7task1.scala 16:24]
    node _GEN_23 = mux(_T_23, _GEN_21, UInt<1>("h0")) @[Conditional.scala 39:67 lab7task1.scala 18:12]
    node _GEN_24 = mux(_T_18, _GEN_16, _GEN_22) @[Conditional.scala 39:67]
    node _GEN_25 = mux(_T_18, _GEN_17, _GEN_23) @[Conditional.scala 39:67]
    node _GEN_26 = mux(_T_17, UInt<3>("h0"), _GEN_24) @[Conditional.scala 39:67 lab7task1.scala 62:19]
    node _GEN_27 = mux(_T_17, UInt<1>("h0"), _GEN_25) @[Conditional.scala 39:67 lab7task1.scala 18:12]
    node _GEN_28 = mux(_T_12, _GEN_12, _GEN_26) @[Conditional.scala 39:67]
    node _GEN_29 = mux(_T_12, _GEN_13, _GEN_27) @[Conditional.scala 39:67]
    node _GEN_30 = mux(_T_7, _GEN_8, _GEN_28) @[Conditional.scala 39:67]
    node _GEN_31 = mux(_T_7, _GEN_9, _GEN_29) @[Conditional.scala 39:67]
    node _GEN_32 = mux(_T, _GEN_4, _GEN_30) @[Conditional.scala 40:58]
    node _GEN_33 = mux(_T, _GEN_5, _GEN_31) @[Conditional.scala 40:58]
    io_out <= _GEN_33
    state <= mux(reset, UInt<3>("h0"), _GEN_32) @[lab7task1.scala 16:24 lab7task1.scala 16:24]
