static int apci2200_di_insn_bits(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\ndata[1] = inw(dev->iobase + APCI2200_DI_REG);\r\nreturn insn->n;\r\n}\r\nstatic int apci2200_do_insn_bits(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\ns->state = inw(dev->iobase + APCI2200_DO_REG);\r\nif (comedi_dio_update_state(s, data))\r\noutw(s->state, dev->iobase + APCI2200_DO_REG);\r\ndata[1] = s->state;\r\nreturn insn->n;\r\n}\r\nstatic int apci2200_reset(struct comedi_device *dev)\r\n{\r\noutw(0x0, dev->iobase + APCI2200_DO_REG);\r\naddi_watchdog_reset(dev->iobase + APCI2200_WDOG_REG);\r\nreturn 0;\r\n}\r\nstatic int apci2200_auto_attach(struct comedi_device *dev,\r\nunsigned long context_unused)\r\n{\r\nstruct pci_dev *pcidev = comedi_to_pci_dev(dev);\r\nstruct comedi_subdevice *s;\r\nint ret;\r\nret = comedi_pci_enable(dev);\r\nif (ret)\r\nreturn ret;\r\ndev->iobase = pci_resource_start(pcidev, 1);\r\nret = comedi_alloc_subdevices(dev, 3);\r\nif (ret)\r\nreturn ret;\r\ns = &dev->subdevices[0];\r\ns->type = COMEDI_SUBD_DI;\r\ns->subdev_flags = SDF_READABLE;\r\ns->n_chan = 8;\r\ns->maxdata = 1;\r\ns->range_table = &range_digital;\r\ns->insn_bits = apci2200_di_insn_bits;\r\ns = &dev->subdevices[1];\r\ns->type = COMEDI_SUBD_DO;\r\ns->subdev_flags = SDF_WRITABLE;\r\ns->n_chan = 16;\r\ns->maxdata = 1;\r\ns->range_table = &range_digital;\r\ns->insn_bits = apci2200_do_insn_bits;\r\ns = &dev->subdevices[2];\r\nret = addi_watchdog_init(s, dev->iobase + APCI2200_WDOG_REG);\r\nif (ret)\r\nreturn ret;\r\napci2200_reset(dev);\r\nreturn 0;\r\n}\r\nstatic void apci2200_detach(struct comedi_device *dev)\r\n{\r\nif (dev->iobase)\r\napci2200_reset(dev);\r\ncomedi_pci_detach(dev);\r\n}\r\nstatic int apci2200_pci_probe(struct pci_dev *dev,\r\nconst struct pci_device_id *id)\r\n{\r\nreturn comedi_pci_auto_config(dev, &apci2200_driver, id->driver_data);\r\n}
