// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fiat_25519_carry_mul_fiat_25519_carry_mul,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=67,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=4662,HLS_SYN_LUT=11921,HLS_VERSION=2023_1_1}" *)

module fiat_25519_carry_mul (
        ap_clk,
        ap_rst_n,
        m_axi_mem_AWVALID,
        m_axi_mem_AWREADY,
        m_axi_mem_AWADDR,
        m_axi_mem_AWID,
        m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT,
        m_axi_mem_AWQOS,
        m_axi_mem_AWREGION,
        m_axi_mem_AWUSER,
        m_axi_mem_WVALID,
        m_axi_mem_WREADY,
        m_axi_mem_WDATA,
        m_axi_mem_WSTRB,
        m_axi_mem_WLAST,
        m_axi_mem_WID,
        m_axi_mem_WUSER,
        m_axi_mem_ARVALID,
        m_axi_mem_ARREADY,
        m_axi_mem_ARADDR,
        m_axi_mem_ARID,
        m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT,
        m_axi_mem_ARQOS,
        m_axi_mem_ARREGION,
        m_axi_mem_ARUSER,
        m_axi_mem_RVALID,
        m_axi_mem_RREADY,
        m_axi_mem_RDATA,
        m_axi_mem_RLAST,
        m_axi_mem_RID,
        m_axi_mem_RUSER,
        m_axi_mem_RRESP,
        m_axi_mem_BVALID,
        m_axi_mem_BREADY,
        m_axi_mem_BRESP,
        m_axi_mem_BID,
        m_axi_mem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 32'd1;
parameter    ap_ST_fsm_state2 = 32'd2;
parameter    ap_ST_fsm_state3 = 32'd4;
parameter    ap_ST_fsm_state4 = 32'd8;
parameter    ap_ST_fsm_state5 = 32'd16;
parameter    ap_ST_fsm_state6 = 32'd32;
parameter    ap_ST_fsm_state7 = 32'd64;
parameter    ap_ST_fsm_state8 = 32'd128;
parameter    ap_ST_fsm_state9 = 32'd256;
parameter    ap_ST_fsm_state10 = 32'd512;
parameter    ap_ST_fsm_state11 = 32'd1024;
parameter    ap_ST_fsm_state12 = 32'd2048;
parameter    ap_ST_fsm_state13 = 32'd4096;
parameter    ap_ST_fsm_state14 = 32'd8192;
parameter    ap_ST_fsm_state15 = 32'd16384;
parameter    ap_ST_fsm_state16 = 32'd32768;
parameter    ap_ST_fsm_state17 = 32'd65536;
parameter    ap_ST_fsm_state18 = 32'd131072;
parameter    ap_ST_fsm_state19 = 32'd262144;
parameter    ap_ST_fsm_state20 = 32'd524288;
parameter    ap_ST_fsm_state21 = 32'd1048576;
parameter    ap_ST_fsm_state22 = 32'd2097152;
parameter    ap_ST_fsm_state23 = 32'd4194304;
parameter    ap_ST_fsm_state24 = 32'd8388608;
parameter    ap_ST_fsm_state25 = 32'd16777216;
parameter    ap_ST_fsm_state26 = 32'd33554432;
parameter    ap_ST_fsm_state27 = 32'd67108864;
parameter    ap_ST_fsm_state28 = 32'd134217728;
parameter    ap_ST_fsm_state29 = 32'd268435456;
parameter    ap_ST_fsm_state30 = 32'd536870912;
parameter    ap_ST_fsm_state31 = 32'd1073741824;
parameter    ap_ST_fsm_state32 = 32'd2147483648;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_ID_WIDTH = 1;
parameter    C_M_AXI_MEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_MEM_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_USER_VALUE = 0;
parameter    C_M_AXI_MEM_PROT_VALUE = 0;
parameter    C_M_AXI_MEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_mem_AWVALID;
input   m_axi_mem_AWREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_AWADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_AWID;
output  [7:0] m_axi_mem_AWLEN;
output  [2:0] m_axi_mem_AWSIZE;
output  [1:0] m_axi_mem_AWBURST;
output  [1:0] m_axi_mem_AWLOCK;
output  [3:0] m_axi_mem_AWCACHE;
output  [2:0] m_axi_mem_AWPROT;
output  [3:0] m_axi_mem_AWQOS;
output  [3:0] m_axi_mem_AWREGION;
output  [C_M_AXI_MEM_AWUSER_WIDTH - 1:0] m_axi_mem_AWUSER;
output   m_axi_mem_WVALID;
input   m_axi_mem_WREADY;
output  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_WDATA;
output  [C_M_AXI_MEM_WSTRB_WIDTH - 1:0] m_axi_mem_WSTRB;
output   m_axi_mem_WLAST;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_WID;
output  [C_M_AXI_MEM_WUSER_WIDTH - 1:0] m_axi_mem_WUSER;
output   m_axi_mem_ARVALID;
input   m_axi_mem_ARREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_ARADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_ARID;
output  [7:0] m_axi_mem_ARLEN;
output  [2:0] m_axi_mem_ARSIZE;
output  [1:0] m_axi_mem_ARBURST;
output  [1:0] m_axi_mem_ARLOCK;
output  [3:0] m_axi_mem_ARCACHE;
output  [2:0] m_axi_mem_ARPROT;
output  [3:0] m_axi_mem_ARQOS;
output  [3:0] m_axi_mem_ARREGION;
output  [C_M_AXI_MEM_ARUSER_WIDTH - 1:0] m_axi_mem_ARUSER;
input   m_axi_mem_RVALID;
output   m_axi_mem_RREADY;
input  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_RDATA;
input   m_axi_mem_RLAST;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_RID;
input  [C_M_AXI_MEM_RUSER_WIDTH - 1:0] m_axi_mem_RUSER;
input  [1:0] m_axi_mem_RRESP;
input   m_axi_mem_BVALID;
output   m_axi_mem_BREADY;
input  [1:0] m_axi_mem_BRESP;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_BID;
input  [C_M_AXI_MEM_BUSER_WIDTH - 1:0] m_axi_mem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [31:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] out1;
wire   [63:0] arg1;
wire   [63:0] arg2;
reg    mem_blk_n_AR;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state12;
reg    mem_blk_n_AW;
wire    ap_CS_fsm_state25;
reg    mem_blk_n_B;
wire    ap_CS_fsm_state32;
reg   [61:0] trunc_ln24_1_reg_2583;
reg   [61:0] trunc_ln34_1_reg_2589;
reg   [61:0] trunc_ln73_1_reg_2595;
wire   [31:0] mul_ln52_fu_667_p2;
reg   [31:0] mul_ln52_reg_2638;
wire    ap_CS_fsm_state22;
wire   [31:0] mul_ln52_2_fu_672_p2;
reg   [31:0] mul_ln52_2_reg_2643;
wire   [31:0] mul_ln52_4_fu_677_p2;
reg   [31:0] mul_ln52_4_reg_2648;
wire   [31:0] mul_ln52_6_fu_682_p2;
reg   [31:0] mul_ln52_6_reg_2653;
wire   [31:0] mul_ln52_8_fu_687_p2;
reg   [31:0] mul_ln52_8_reg_2658;
wire   [31:0] mul_ln52_11_fu_692_p2;
reg   [31:0] mul_ln52_11_reg_2663;
wire   [31:0] mul_ln52_16_fu_697_p2;
reg   [31:0] mul_ln52_16_reg_2668;
wire   [31:0] mul_ln52_18_fu_702_p2;
reg   [31:0] mul_ln52_18_reg_2673;
wire   [31:0] mul_ln52_20_fu_707_p2;
reg   [31:0] mul_ln52_20_reg_2678;
wire   [31:0] mul_ln52_22_fu_712_p2;
reg   [31:0] mul_ln52_22_reg_2683;
wire   [31:0] mul_ln52_24_fu_717_p2;
reg   [31:0] mul_ln52_24_reg_2688;
wire   [31:0] mul_ln52_27_fu_722_p2;
reg   [31:0] mul_ln52_27_reg_2693;
wire   [31:0] mul_ln52_30_fu_727_p2;
reg   [31:0] mul_ln52_30_reg_2698;
wire   [63:0] add_ln54_fu_1206_p2;
reg   [63:0] add_ln54_reg_2703;
wire    ap_CS_fsm_state23;
wire   [63:0] add_ln54_2_fu_1218_p2;
reg   [63:0] add_ln54_2_reg_2708;
wire   [25:0] trunc_ln54_fu_1224_p1;
reg   [25:0] trunc_ln54_reg_2713;
wire   [25:0] trunc_ln54_1_fu_1228_p1;
reg   [25:0] trunc_ln54_1_reg_2718;
wire   [63:0] add_ln54_7_fu_1258_p2;
reg   [63:0] add_ln54_7_reg_2723;
wire   [25:0] add_ln54_9_fu_1264_p2;
reg   [25:0] add_ln54_9_reg_2728;
wire   [63:0] add_ln54_14_fu_1296_p2;
reg   [63:0] add_ln54_14_reg_2733;
wire   [63:0] add_ln54_18_fu_1328_p2;
reg   [63:0] add_ln54_18_reg_2738;
wire   [24:0] add_ln54_19_fu_1334_p2;
reg   [24:0] add_ln54_19_reg_2743;
wire   [24:0] add_ln54_20_fu_1340_p2;
reg   [24:0] add_ln54_20_reg_2748;
wire   [63:0] add_ln54_25_fu_1372_p2;
reg   [63:0] add_ln54_25_reg_2753;
wire   [63:0] add_ln54_29_fu_1404_p2;
reg   [63:0] add_ln54_29_reg_2758;
wire   [25:0] add_ln54_30_fu_1410_p2;
reg   [25:0] add_ln54_30_reg_2763;
wire   [25:0] add_ln54_31_fu_1416_p2;
reg   [25:0] add_ln54_31_reg_2768;
wire   [63:0] add_ln54_36_fu_1448_p2;
reg   [63:0] add_ln54_36_reg_2773;
wire   [63:0] add_ln54_40_fu_1480_p2;
reg   [63:0] add_ln54_40_reg_2778;
wire   [24:0] add_ln54_41_fu_1486_p2;
reg   [24:0] add_ln54_41_reg_2783;
wire   [24:0] add_ln54_42_fu_1492_p2;
reg   [24:0] add_ln54_42_reg_2788;
wire   [63:0] add_ln54_47_fu_1524_p2;
reg   [63:0] add_ln54_47_reg_2793;
wire   [63:0] add_ln54_51_fu_1556_p2;
reg   [63:0] add_ln54_51_reg_2798;
wire   [25:0] add_ln54_52_fu_1562_p2;
reg   [25:0] add_ln54_52_reg_2803;
wire   [25:0] add_ln54_53_fu_1568_p2;
reg   [25:0] add_ln54_53_reg_2808;
wire   [63:0] add_ln54_58_fu_1600_p2;
reg   [63:0] add_ln54_58_reg_2813;
wire   [63:0] add_ln54_62_fu_1632_p2;
reg   [63:0] add_ln54_62_reg_2818;
wire   [24:0] add_ln54_63_fu_1638_p2;
reg   [24:0] add_ln54_63_reg_2823;
wire   [24:0] add_ln54_64_fu_1644_p2;
reg   [24:0] add_ln54_64_reg_2828;
wire   [63:0] add_ln54_69_fu_1676_p2;
reg   [63:0] add_ln54_69_reg_2833;
wire   [63:0] add_ln54_73_fu_1708_p2;
reg   [63:0] add_ln54_73_reg_2838;
wire   [25:0] add_ln54_74_fu_1714_p2;
reg   [25:0] add_ln54_74_reg_2843;
wire   [25:0] add_ln54_75_fu_1720_p2;
reg   [25:0] add_ln54_75_reg_2848;
wire   [63:0] add_ln54_80_fu_1752_p2;
reg   [63:0] add_ln54_80_reg_2853;
wire   [63:0] add_ln54_84_fu_1784_p2;
reg   [63:0] add_ln54_84_reg_2858;
wire   [24:0] add_ln54_85_fu_1790_p2;
reg   [24:0] add_ln54_85_reg_2863;
wire   [24:0] add_ln54_86_fu_1796_p2;
reg   [24:0] add_ln54_86_reg_2868;
wire   [63:0] add_ln54_91_fu_1828_p2;
reg   [63:0] add_ln54_91_reg_2873;
wire   [63:0] add_ln54_95_fu_1860_p2;
reg   [63:0] add_ln54_95_reg_2878;
wire   [25:0] add_ln54_96_fu_1866_p2;
reg   [25:0] add_ln54_96_reg_2883;
wire   [25:0] add_ln54_97_fu_1872_p2;
reg   [25:0] add_ln54_97_reg_2888;
wire   [63:0] add_ln54_102_fu_1904_p2;
reg   [63:0] add_ln54_102_reg_2893;
wire   [63:0] add_ln54_106_fu_1936_p2;
reg   [63:0] add_ln54_106_reg_2898;
wire   [24:0] add_ln54_107_fu_1942_p2;
reg   [24:0] add_ln54_107_reg_2903;
wire   [24:0] add_ln54_108_fu_1948_p2;
reg   [24:0] add_ln54_108_reg_2908;
wire   [25:0] add_ln60_9_fu_1967_p2;
reg   [25:0] add_ln60_9_reg_2913;
wire    ap_CS_fsm_state24;
reg   [38:0] lshr_ln60_7_reg_2919;
wire   [24:0] add_ln61_1_fu_2262_p2;
reg   [24:0] add_ln61_1_reg_2924;
wire   [25:0] add_ln62_1_fu_2268_p2;
reg   [25:0] add_ln62_1_reg_2930;
wire   [24:0] out1_w_3_fu_2274_p2;
reg   [24:0] out1_w_3_reg_2935;
wire   [25:0] out1_w_4_fu_2280_p2;
reg   [25:0] out1_w_4_reg_2940;
wire   [24:0] out1_w_5_fu_2286_p2;
reg   [24:0] out1_w_5_reg_2945;
wire   [25:0] out1_w_6_fu_2292_p2;
reg   [25:0] out1_w_6_reg_2950;
wire   [24:0] out1_w_7_fu_2298_p2;
reg   [24:0] out1_w_7_reg_2955;
wire   [25:0] out1_w_8_fu_2304_p2;
reg   [25:0] out1_w_8_reg_2960;
wire   [25:0] out1_w_fu_2380_p2;
reg   [25:0] out1_w_reg_2965;
wire   [24:0] out1_w_1_fu_2412_p2;
reg   [24:0] out1_w_1_reg_2970;
reg   [0:0] tmp_reg_2975;
wire   [24:0] out1_w_9_fu_2434_p2;
reg   [24:0] out1_w_9_reg_2980;
wire   [26:0] out1_w_2_fu_2456_p2;
reg   [26:0] out1_w_2_reg_2990;
wire    ap_CS_fsm_state26;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_ap_start;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_ap_done;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_ap_idle;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_ap_ready;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_BREADY;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_9_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_9_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_8_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_8_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_7_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_7_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_6_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_6_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_5_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_5_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_4_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_4_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_3_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_3_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_2_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_2_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_1_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_1_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_out_ap_vld;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_ap_start;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_ap_done;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_ap_idle;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_ap_ready;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_BREADY;
wire  signed [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_9_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_9_out_ap_vld;
wire  signed [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_8_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_8_out_ap_vld;
wire  signed [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_7_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_7_out_ap_vld;
wire  signed [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_6_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_6_out_ap_vld;
wire  signed [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_5_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_5_out_ap_vld;
wire  signed [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_4_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_4_out_ap_vld;
wire  signed [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_3_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_3_out_ap_vld;
wire  signed [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_2_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_2_out_ap_vld;
wire  signed [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_1_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_1_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_out_ap_vld;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_ap_start;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_ap_done;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_ap_idle;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_ap_ready;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_BREADY;
reg    mem_AWVALID;
wire    mem_AWREADY;
reg   [63:0] mem_AWADDR;
reg   [31:0] mem_AWLEN;
reg    mem_WVALID;
wire    mem_WREADY;
reg    mem_ARVALID;
wire    mem_ARREADY;
reg   [63:0] mem_ARADDR;
reg   [31:0] mem_ARLEN;
wire    mem_RVALID;
reg    mem_RREADY;
wire   [31:0] mem_RDATA;
wire   [8:0] mem_RFIFONUM;
wire    mem_BVALID;
reg    mem_BREADY;
reg    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_ap_start_reg;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
reg    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_ap_start_reg;
wire    ap_CS_fsm_state27;
wire  signed [63:0] sext_ln24_fu_767_p1;
wire  signed [63:0] sext_ln34_fu_777_p1;
wire  signed [63:0] sext_ln73_fu_2440_p1;
wire   [31:0] mul_ln54_fu_267_p0;
wire   [63:0] zext_ln54_fu_874_p1;
wire   [31:0] mul_ln54_fu_267_p1;
wire   [63:0] zext_ln52_fu_860_p1;
wire   [31:0] mul_ln52_1_fu_271_p0;
wire   [63:0] zext_ln52_1_fu_888_p1;
wire   [31:0] mul_ln52_1_fu_271_p1;
wire   [31:0] mul_ln52_3_fu_275_p0;
wire   [63:0] zext_ln52_2_fu_896_p1;
wire   [31:0] mul_ln52_3_fu_275_p1;
wire   [31:0] mul_ln52_5_fu_279_p0;
wire   [63:0] zext_ln52_3_fu_907_p1;
wire   [31:0] mul_ln52_5_fu_279_p1;
wire   [31:0] mul_ln52_7_fu_283_p0;
wire   [63:0] zext_ln52_4_fu_914_p1;
wire   [31:0] mul_ln52_7_fu_283_p1;
wire   [31:0] mul_ln54_1_fu_287_p0;
wire   [63:0] zext_ln54_1_fu_937_p1;
wire   [31:0] mul_ln54_1_fu_287_p1;
wire   [63:0] zext_ln52_5_fu_923_p1;
wire   [31:0] mul_ln54_2_fu_291_p0;
wire   [31:0] mul_ln54_2_fu_291_p1;
wire   [31:0] mul_ln52_9_fu_295_p0;
wire   [63:0] zext_ln52_6_fu_945_p1;
wire   [31:0] mul_ln52_9_fu_295_p1;
wire   [31:0] mul_ln52_10_fu_299_p0;
wire   [31:0] mul_ln52_10_fu_299_p1;
wire   [31:0] mul_ln52_12_fu_303_p0;
wire   [63:0] zext_ln52_7_fu_952_p1;
wire   [31:0] mul_ln52_12_fu_303_p1;
wire   [31:0] mul_ln54_3_fu_307_p0;
wire   [63:0] zext_ln54_2_fu_972_p1;
wire   [31:0] mul_ln54_3_fu_307_p1;
wire   [63:0] zext_ln52_8_fu_958_p1;
wire   [31:0] mul_ln54_4_fu_311_p0;
wire   [63:0] zext_ln54_3_fu_988_p1;
wire   [31:0] mul_ln54_4_fu_311_p1;
wire   [31:0] mul_ln54_5_fu_315_p0;
wire   [31:0] mul_ln54_5_fu_315_p1;
wire   [31:0] mul_ln52_13_fu_319_p0;
wire   [31:0] mul_ln52_13_fu_319_p1;
wire   [31:0] mul_ln52_14_fu_323_p0;
wire   [31:0] mul_ln52_14_fu_323_p1;
wire   [31:0] mul_ln54_6_fu_327_p0;
wire   [63:0] zext_ln54_4_fu_1010_p1;
wire   [31:0] mul_ln54_6_fu_327_p1;
wire   [63:0] zext_ln52_9_fu_996_p1;
wire   [31:0] mul_ln54_7_fu_331_p0;
wire   [31:0] mul_ln54_7_fu_331_p1;
wire   [31:0] mul_ln54_8_fu_335_p0;
wire   [31:0] mul_ln54_8_fu_335_p1;
wire   [31:0] mul_ln54_9_fu_339_p0;
wire   [31:0] mul_ln54_9_fu_339_p1;
wire   [31:0] mul_ln52_15_fu_343_p0;
wire   [31:0] mul_ln52_15_fu_343_p1;
wire   [31:0] mul_ln54_10_fu_347_p0;
wire   [63:0] zext_ln54_5_fu_1031_p1;
wire   [31:0] mul_ln54_10_fu_347_p1;
wire   [63:0] zext_ln52_10_fu_1017_p1;
wire   [31:0] mul_ln54_11_fu_351_p0;
wire   [63:0] zext_ln54_6_fu_1045_p1;
wire   [31:0] mul_ln54_11_fu_351_p1;
wire   [31:0] mul_ln54_12_fu_355_p0;
wire   [31:0] mul_ln54_12_fu_355_p1;
wire   [31:0] mul_ln54_13_fu_359_p0;
wire   [31:0] mul_ln54_13_fu_359_p1;
wire   [31:0] mul_ln54_14_fu_363_p0;
wire   [31:0] mul_ln54_14_fu_363_p1;
wire   [31:0] mul_ln54_15_fu_367_p0;
wire   [63:0] zext_ln54_7_fu_1066_p1;
wire   [31:0] mul_ln54_15_fu_367_p1;
wire   [63:0] zext_ln52_11_fu_1052_p1;
wire   [31:0] mul_ln54_16_fu_371_p0;
wire   [31:0] mul_ln54_16_fu_371_p1;
wire   [31:0] mul_ln54_17_fu_375_p0;
wire   [31:0] mul_ln54_17_fu_375_p1;
wire   [31:0] mul_ln54_18_fu_379_p0;
wire   [31:0] mul_ln54_18_fu_379_p1;
wire   [31:0] mul_ln54_19_fu_383_p0;
wire   [31:0] mul_ln54_19_fu_383_p1;
wire   [31:0] mul_ln54_20_fu_387_p0;
wire   [63:0] zext_ln54_8_fu_1086_p1;
wire   [31:0] mul_ln54_20_fu_387_p1;
wire   [63:0] zext_ln52_12_fu_1072_p1;
wire   [31:0] mul_ln54_21_fu_391_p0;
wire   [63:0] zext_ln54_9_fu_1098_p1;
wire   [31:0] mul_ln54_21_fu_391_p1;
wire   [31:0] mul_ln54_22_fu_395_p0;
wire   [31:0] mul_ln54_22_fu_395_p1;
wire   [31:0] mul_ln54_23_fu_399_p0;
wire   [31:0] mul_ln54_23_fu_399_p1;
wire   [31:0] mul_ln54_24_fu_403_p0;
wire   [31:0] mul_ln54_24_fu_403_p1;
wire   [31:0] mul_ln54_25_fu_407_p0;
wire   [63:0] zext_ln54_10_fu_1118_p1;
wire   [31:0] mul_ln54_25_fu_407_p1;
wire   [63:0] zext_ln52_13_fu_1104_p1;
wire   [31:0] mul_ln54_26_fu_411_p0;
wire   [31:0] mul_ln54_26_fu_411_p1;
wire   [31:0] mul_ln54_27_fu_415_p0;
wire   [31:0] mul_ln54_27_fu_415_p1;
wire   [31:0] mul_ln54_28_fu_419_p0;
wire   [31:0] mul_ln54_28_fu_419_p1;
wire   [31:0] mul_ln54_29_fu_423_p0;
wire   [31:0] mul_ln54_29_fu_423_p1;
wire   [31:0] mul_ln54_30_fu_427_p0;
wire   [63:0] zext_ln54_11_fu_1137_p1;
wire   [31:0] mul_ln54_30_fu_427_p1;
wire   [63:0] zext_ln52_14_fu_1123_p1;
wire   [31:0] mul_ln54_31_fu_431_p0;
wire   [31:0] mul_ln54_31_fu_431_p1;
wire   [31:0] mul_ln54_32_fu_435_p0;
wire   [31:0] mul_ln54_32_fu_435_p1;
wire   [31:0] mul_ln54_33_fu_439_p0;
wire   [31:0] mul_ln54_33_fu_439_p1;
wire   [31:0] mul_ln54_34_fu_443_p0;
wire   [31:0] mul_ln54_34_fu_443_p1;
wire   [31:0] mul_ln54_35_fu_447_p0;
wire   [31:0] mul_ln54_35_fu_447_p1;
wire   [63:0] zext_ln52_15_fu_1152_p1;
wire   [31:0] mul_ln54_36_fu_451_p0;
wire   [31:0] mul_ln54_36_fu_451_p1;
wire   [31:0] mul_ln54_37_fu_455_p0;
wire   [31:0] mul_ln54_37_fu_455_p1;
wire   [31:0] mul_ln54_38_fu_459_p0;
wire   [31:0] mul_ln54_38_fu_459_p1;
wire   [31:0] mul_ln54_39_fu_463_p0;
wire   [31:0] mul_ln54_39_fu_463_p1;
wire   [31:0] mul_ln52_17_fu_467_p0;
wire   [63:0] zext_ln52_16_fu_1170_p1;
wire   [31:0] mul_ln52_17_fu_467_p1;
wire   [31:0] mul_ln52_19_fu_471_p0;
wire   [63:0] zext_ln52_17_fu_1176_p1;
wire   [31:0] mul_ln52_19_fu_471_p1;
wire   [31:0] mul_ln52_21_fu_475_p0;
wire   [63:0] zext_ln52_18_fu_1183_p1;
wire   [31:0] mul_ln52_21_fu_475_p1;
wire   [31:0] mul_ln52_23_fu_479_p0;
wire   [63:0] zext_ln52_19_fu_1188_p1;
wire   [31:0] mul_ln52_23_fu_479_p1;
wire   [31:0] mul_ln52_25_fu_483_p0;
wire   [31:0] mul_ln52_25_fu_483_p1;
wire   [31:0] mul_ln52_26_fu_487_p0;
wire   [31:0] mul_ln52_26_fu_487_p1;
wire   [31:0] mul_ln52_28_fu_491_p0;
wire   [63:0] zext_ln52_21_fu_1197_p1;
wire   [31:0] mul_ln52_28_fu_491_p1;
wire   [31:0] mul_ln52_29_fu_495_p0;
wire   [31:0] mul_ln52_29_fu_495_p1;
wire   [31:0] mul_ln52_31_fu_499_p0;
wire   [31:0] mul_ln52_31_fu_499_p1;
wire   [31:0] mul_ln52_32_fu_503_p0;
wire   [31:0] mul_ln52_32_fu_503_p1;
wire   [31:0] mul_ln52_33_fu_507_p0;
wire   [31:0] mul_ln52_33_fu_507_p1;
wire   [31:0] mul_ln52_34_fu_511_p0;
wire   [31:0] mul_ln52_34_fu_511_p1;
wire   [31:0] mul_ln52_35_fu_515_p0;
wire   [31:0] mul_ln52_35_fu_515_p1;
wire   [31:0] mul_ln52_36_fu_519_p0;
wire   [31:0] mul_ln52_36_fu_519_p1;
wire   [31:0] mul_ln52_37_fu_523_p0;
wire   [31:0] mul_ln52_37_fu_523_p1;
wire   [31:0] mul_ln52_38_fu_527_p0;
wire   [31:0] mul_ln52_38_fu_527_p1;
wire   [31:0] mul_ln52_39_fu_531_p0;
wire   [31:0] mul_ln52_39_fu_531_p1;
wire   [31:0] mul_ln52_40_fu_535_p0;
wire   [31:0] mul_ln52_40_fu_535_p1;
wire   [31:0] mul_ln52_41_fu_539_p0;
wire   [31:0] mul_ln52_41_fu_539_p1;
wire   [31:0] mul_ln52_42_fu_543_p0;
wire   [31:0] mul_ln52_42_fu_543_p1;
wire   [31:0] mul_ln52_43_fu_547_p0;
wire   [31:0] mul_ln52_43_fu_547_p1;
wire   [31:0] mul_ln52_44_fu_551_p0;
wire   [31:0] mul_ln52_44_fu_551_p1;
wire   [31:0] mul_ln52_45_fu_555_p0;
wire   [31:0] mul_ln52_45_fu_555_p1;
wire   [31:0] mul_ln52_46_fu_559_p0;
wire   [31:0] mul_ln52_46_fu_559_p1;
wire   [31:0] mul_ln52_47_fu_563_p0;
wire   [31:0] mul_ln52_47_fu_563_p1;
wire   [31:0] mul_ln54_40_fu_567_p0;
wire   [31:0] mul_ln54_40_fu_567_p1;
wire   [31:0] mul_ln52_48_fu_571_p0;
wire   [31:0] mul_ln52_48_fu_571_p1;
wire   [31:0] mul_ln52_49_fu_575_p0;
wire   [31:0] mul_ln52_49_fu_575_p1;
wire   [31:0] mul_ln52_50_fu_579_p0;
wire   [31:0] mul_ln52_50_fu_579_p1;
wire   [31:0] mul_ln52_51_fu_583_p0;
wire   [31:0] mul_ln52_51_fu_583_p1;
wire   [31:0] mul_ln54_41_fu_587_p0;
wire   [31:0] mul_ln54_41_fu_587_p1;
wire   [31:0] mul_ln54_42_fu_591_p0;
wire   [31:0] mul_ln54_42_fu_591_p1;
wire   [31:0] mul_ln52_52_fu_595_p0;
wire   [31:0] mul_ln52_52_fu_595_p1;
wire   [31:0] mul_ln52_53_fu_599_p0;
wire   [31:0] mul_ln52_53_fu_599_p1;
wire   [31:0] mul_ln52_54_fu_603_p0;
wire   [31:0] mul_ln52_54_fu_603_p1;
wire   [31:0] mul_ln54_43_fu_607_p0;
wire   [31:0] mul_ln54_43_fu_607_p1;
wire   [31:0] mul_ln54_44_fu_611_p0;
wire   [31:0] mul_ln54_44_fu_611_p1;
wire   [31:0] mul_ln54_45_fu_615_p0;
wire   [31:0] mul_ln54_45_fu_615_p1;
wire   [31:0] mul_ln52_55_fu_619_p0;
wire   [31:0] mul_ln52_55_fu_619_p1;
wire   [31:0] mul_ln52_56_fu_623_p0;
wire   [31:0] mul_ln52_56_fu_623_p1;
wire   [31:0] mul_ln54_46_fu_627_p0;
wire   [31:0] mul_ln54_46_fu_627_p1;
wire   [31:0] mul_ln54_47_fu_631_p0;
wire   [31:0] mul_ln54_47_fu_631_p1;
wire   [31:0] mul_ln54_48_fu_635_p0;
wire   [31:0] mul_ln54_48_fu_635_p1;
wire   [31:0] mul_ln54_49_fu_639_p0;
wire   [31:0] mul_ln54_49_fu_639_p1;
wire   [31:0] mul_ln52_57_fu_643_p0;
wire   [31:0] mul_ln52_57_fu_643_p1;
wire   [31:0] mul_ln54_50_fu_647_p0;
wire   [31:0] mul_ln54_50_fu_647_p1;
wire   [31:0] mul_ln54_51_fu_651_p0;
wire   [31:0] mul_ln54_51_fu_651_p1;
wire   [31:0] mul_ln54_52_fu_655_p0;
wire   [31:0] mul_ln54_52_fu_655_p1;
wire   [31:0] mul_ln54_53_fu_659_p0;
wire   [31:0] mul_ln54_53_fu_659_p1;
wire   [31:0] mul_ln54_54_fu_663_p0;
wire   [31:0] mul_ln54_54_fu_663_p1;
wire   [6:0] mul_ln52_fu_667_p1;
wire   [5:0] mul_ln52_2_fu_672_p1;
wire   [6:0] mul_ln52_4_fu_677_p1;
wire   [5:0] mul_ln52_6_fu_682_p1;
wire   [5:0] mul_ln52_8_fu_687_p1;
wire   [5:0] mul_ln52_11_fu_692_p1;
wire   [6:0] mul_ln52_16_fu_697_p1;
wire   [5:0] mul_ln52_18_fu_702_p1;
wire   [6:0] mul_ln52_20_fu_707_p1;
wire   [5:0] mul_ln52_22_fu_712_p1;
wire   [6:0] mul_ln52_24_fu_717_p1;
wire   [5:0] mul_ln52_27_fu_722_p1;
wire   [5:0] mul_ln52_30_fu_727_p1;
wire   [38:0] mul_ln60_fu_732_p0;
wire   [5:0] mul_ln60_fu_732_p1;
wire  signed [31:0] zext_ln54_1_fu_937_p0;
wire  signed [31:0] zext_ln54_2_fu_972_p0;
wire  signed [31:0] shl_ln54_fu_983_p0;
wire   [31:0] shl_ln54_fu_983_p2;
wire  signed [31:0] zext_ln54_4_fu_1010_p0;
wire  signed [31:0] zext_ln54_5_fu_1031_p0;
wire  signed [31:0] shl_ln54_1_fu_1040_p0;
wire   [31:0] shl_ln54_1_fu_1040_p2;
wire  signed [31:0] zext_ln54_7_fu_1066_p0;
wire  signed [31:0] zext_ln54_8_fu_1086_p0;
wire  signed [31:0] shl_ln54_2_fu_1093_p0;
wire   [31:0] shl_ln54_2_fu_1093_p2;
wire  signed [31:0] zext_ln54_10_fu_1118_p0;
wire  signed [31:0] zext_ln54_11_fu_1137_p0;
wire  signed [31:0] shl_ln54_3_fu_1142_p0;
wire   [31:0] shl_ln54_3_fu_1142_p2;
wire  signed [31:0] zext_ln54_13_fu_1166_p0;
wire   [63:0] mul_ln52_54_fu_603_p2;
wire   [63:0] mul_ln52_56_fu_623_p2;
wire   [63:0] mul_ln52_47_fu_563_p2;
wire   [63:0] mul_ln52_42_fu_543_p2;
wire   [63:0] add_ln54_1_fu_1212_p2;
wire   [63:0] mul_ln52_51_fu_583_p2;
wire   [63:0] mul_ln54_54_fu_663_p2;
wire   [63:0] mul_ln52_25_fu_483_p2;
wire   [63:0] mul_ln52_32_fu_503_p2;
wire   [63:0] mul_ln52_57_fu_643_p2;
wire   [63:0] add_ln54_5_fu_1238_p2;
wire   [63:0] mul_ln52_37_fu_523_p2;
wire   [63:0] add_ln54_4_fu_1232_p2;
wire   [63:0] add_ln54_6_fu_1244_p2;
wire   [25:0] trunc_ln54_3_fu_1254_p1;
wire   [25:0] trunc_ln54_2_fu_1250_p1;
wire   [63:0] mul_ln52_50_fu_579_p2;
wire   [63:0] mul_ln52_53_fu_599_p2;
wire   [63:0] mul_ln52_41_fu_539_p2;
wire   [63:0] mul_ln52_36_fu_519_p2;
wire   [63:0] add_ln54_12_fu_1276_p2;
wire   [63:0] mul_ln52_46_fu_559_p2;
wire   [63:0] add_ln54_11_fu_1270_p2;
wire   [63:0] add_ln54_13_fu_1282_p2;
wire   [63:0] mul_ln54_49_fu_639_p2;
wire   [63:0] mul_ln54_53_fu_659_p2;
wire   [63:0] mul_ln52_23_fu_479_p2;
wire   [63:0] mul_ln52_55_fu_619_p2;
wire   [63:0] add_ln54_16_fu_1308_p2;
wire   [63:0] mul_ln52_31_fu_499_p2;
wire   [63:0] add_ln54_15_fu_1302_p2;
wire   [63:0] add_ln54_17_fu_1314_p2;
wire   [24:0] trunc_ln54_5_fu_1292_p1;
wire   [24:0] trunc_ln54_4_fu_1288_p1;
wire   [24:0] trunc_ln54_7_fu_1324_p1;
wire   [24:0] trunc_ln54_6_fu_1320_p1;
wire   [63:0] mul_ln52_45_fu_555_p2;
wire   [63:0] mul_ln52_49_fu_575_p2;
wire   [63:0] mul_ln52_35_fu_515_p2;
wire   [63:0] mul_ln52_29_fu_495_p2;
wire   [63:0] add_ln54_23_fu_1352_p2;
wire   [63:0] mul_ln52_40_fu_535_p2;
wire   [63:0] add_ln54_22_fu_1346_p2;
wire   [63:0] add_ln54_24_fu_1358_p2;
wire   [63:0] mul_ln54_45_fu_615_p2;
wire   [63:0] mul_ln54_52_fu_655_p2;
wire   [63:0] mul_ln54_48_fu_635_p2;
wire   [63:0] mul_ln52_52_fu_595_p2;
wire   [63:0] add_ln54_27_fu_1384_p2;
wire   [63:0] mul_ln52_21_fu_475_p2;
wire   [63:0] add_ln54_26_fu_1378_p2;
wire   [63:0] add_ln54_28_fu_1390_p2;
wire   [25:0] trunc_ln54_9_fu_1368_p1;
wire   [25:0] trunc_ln54_8_fu_1364_p1;
wire   [25:0] trunc_ln54_11_fu_1400_p1;
wire   [25:0] trunc_ln54_10_fu_1396_p1;
wire   [63:0] mul_ln52_39_fu_531_p2;
wire   [63:0] mul_ln52_44_fu_551_p2;
wire   [63:0] mul_ln52_28_fu_491_p2;
wire   [63:0] mul_ln52_19_fu_471_p2;
wire   [63:0] add_ln54_34_fu_1428_p2;
wire   [63:0] mul_ln52_34_fu_511_p2;
wire   [63:0] add_ln54_33_fu_1422_p2;
wire   [63:0] add_ln54_35_fu_1434_p2;
wire   [63:0] mul_ln54_42_fu_591_p2;
wire   [63:0] mul_ln54_44_fu_611_p2;
wire   [63:0] mul_ln54_47_fu_631_p2;
wire   [63:0] mul_ln52_48_fu_571_p2;
wire   [63:0] add_ln54_38_fu_1460_p2;
wire   [63:0] mul_ln54_51_fu_651_p2;
wire   [63:0] add_ln54_37_fu_1454_p2;
wire   [63:0] add_ln54_39_fu_1466_p2;
wire   [24:0] trunc_ln54_13_fu_1444_p1;
wire   [24:0] trunc_ln54_12_fu_1440_p1;
wire   [24:0] trunc_ln54_15_fu_1476_p1;
wire   [24:0] trunc_ln54_14_fu_1472_p1;
wire   [63:0] mul_ln52_33_fu_507_p2;
wire   [63:0] mul_ln52_38_fu_527_p2;
wire   [63:0] mul_ln52_17_fu_467_p2;
wire   [63:0] mul_ln54_46_fu_627_p2;
wire   [63:0] add_ln54_45_fu_1504_p2;
wire   [63:0] mul_ln52_26_fu_487_p2;
wire   [63:0] add_ln54_44_fu_1498_p2;
wire   [63:0] add_ln54_46_fu_1510_p2;
wire   [63:0] mul_ln54_40_fu_567_p2;
wire   [63:0] mul_ln54_43_fu_607_p2;
wire   [63:0] mul_ln54_41_fu_587_p2;
wire   [63:0] mul_ln52_43_fu_547_p2;
wire   [63:0] add_ln54_49_fu_1536_p2;
wire   [63:0] mul_ln54_50_fu_647_p2;
wire   [63:0] add_ln54_48_fu_1530_p2;
wire   [63:0] add_ln54_50_fu_1542_p2;
wire   [25:0] trunc_ln54_17_fu_1520_p1;
wire   [25:0] trunc_ln54_16_fu_1516_p1;
wire   [25:0] trunc_ln54_19_fu_1552_p1;
wire   [25:0] trunc_ln54_18_fu_1548_p1;
wire   [63:0] mul_ln52_12_fu_303_p2;
wire   [63:0] mul_ln52_14_fu_323_p2;
wire   [63:0] mul_ln54_39_fu_463_p2;
wire   [63:0] mul_ln54_34_fu_443_p2;
wire   [63:0] add_ln54_56_fu_1580_p2;
wire   [63:0] mul_ln52_7_fu_283_p2;
wire   [63:0] add_ln54_55_fu_1574_p2;
wire   [63:0] add_ln54_57_fu_1586_p2;
wire   [63:0] mul_ln54_14_fu_363_p2;
wire   [63:0] mul_ln54_19_fu_383_p2;
wire   [63:0] mul_ln54_24_fu_403_p2;
wire   [63:0] mul_ln52_15_fu_343_p2;
wire   [63:0] add_ln54_60_fu_1612_p2;
wire   [63:0] mul_ln54_29_fu_423_p2;
wire   [63:0] add_ln54_59_fu_1606_p2;
wire   [63:0] add_ln54_61_fu_1618_p2;
wire   [24:0] trunc_ln54_21_fu_1596_p1;
wire   [24:0] trunc_ln54_20_fu_1592_p1;
wire   [24:0] trunc_ln54_23_fu_1628_p1;
wire   [24:0] trunc_ln54_22_fu_1624_p1;
wire   [63:0] mul_ln52_5_fu_279_p2;
wire   [63:0] mul_ln52_10_fu_299_p2;
wire   [63:0] mul_ln54_38_fu_459_p2;
wire   [63:0] mul_ln54_23_fu_399_p2;
wire   [63:0] add_ln54_67_fu_1656_p2;
wire   [63:0] mul_ln54_33_fu_439_p2;
wire   [63:0] add_ln54_66_fu_1650_p2;
wire   [63:0] add_ln54_68_fu_1662_p2;
wire   [63:0] mul_ln54_9_fu_339_p2;
wire   [63:0] mul_ln54_18_fu_379_p2;
wire   [63:0] mul_ln54_13_fu_359_p2;
wire   [63:0] mul_ln52_13_fu_319_p2;
wire   [63:0] add_ln54_71_fu_1688_p2;
wire   [63:0] mul_ln54_28_fu_419_p2;
wire   [63:0] add_ln54_70_fu_1682_p2;
wire   [63:0] add_ln54_72_fu_1694_p2;
wire   [25:0] trunc_ln54_25_fu_1672_p1;
wire   [25:0] trunc_ln54_24_fu_1668_p1;
wire   [25:0] trunc_ln54_27_fu_1704_p1;
wire   [25:0] trunc_ln54_26_fu_1700_p1;
wire   [63:0] mul_ln54_37_fu_455_p2;
wire   [63:0] mul_ln52_3_fu_275_p2;
wire   [63:0] mul_ln54_27_fu_415_p2;
wire   [63:0] mul_ln54_22_fu_395_p2;
wire   [63:0] add_ln54_78_fu_1732_p2;
wire   [63:0] mul_ln54_32_fu_435_p2;
wire   [63:0] add_ln54_77_fu_1726_p2;
wire   [63:0] add_ln54_79_fu_1738_p2;
wire   [63:0] mul_ln54_5_fu_315_p2;
wire   [63:0] mul_ln54_8_fu_335_p2;
wire   [63:0] mul_ln54_12_fu_355_p2;
wire   [63:0] mul_ln52_9_fu_295_p2;
wire   [63:0] add_ln54_82_fu_1764_p2;
wire   [63:0] mul_ln54_17_fu_375_p2;
wire   [63:0] add_ln54_81_fu_1758_p2;
wire   [63:0] add_ln54_83_fu_1770_p2;
wire   [24:0] trunc_ln54_29_fu_1748_p1;
wire   [24:0] trunc_ln54_28_fu_1744_p1;
wire   [24:0] trunc_ln54_31_fu_1780_p1;
wire   [24:0] trunc_ln54_30_fu_1776_p1;
wire   [63:0] mul_ln54_36_fu_451_p2;
wire   [63:0] mul_ln54_31_fu_431_p2;
wire   [63:0] mul_ln54_26_fu_411_p2;
wire   [63:0] mul_ln54_11_fu_351_p2;
wire   [63:0] add_ln54_89_fu_1808_p2;
wire   [63:0] mul_ln54_21_fu_391_p2;
wire   [63:0] add_ln54_88_fu_1802_p2;
wire   [63:0] add_ln54_90_fu_1814_p2;
wire   [63:0] mul_ln54_2_fu_291_p2;
wire   [63:0] mul_ln54_7_fu_331_p2;
wire   [63:0] mul_ln54_4_fu_311_p2;
wire   [63:0] mul_ln52_1_fu_271_p2;
wire   [63:0] add_ln54_93_fu_1840_p2;
wire   [63:0] mul_ln54_16_fu_371_p2;
wire   [63:0] add_ln54_92_fu_1834_p2;
wire   [63:0] add_ln54_94_fu_1846_p2;
wire   [25:0] trunc_ln54_33_fu_1824_p1;
wire   [25:0] trunc_ln54_32_fu_1820_p1;
wire   [25:0] trunc_ln54_35_fu_1856_p1;
wire   [25:0] trunc_ln54_34_fu_1852_p1;
wire   [63:0] mul_ln54_25_fu_407_p2;
wire   [63:0] mul_ln54_30_fu_427_p2;
wire   [63:0] mul_ln54_15_fu_367_p2;
wire   [63:0] mul_ln54_10_fu_347_p2;
wire   [63:0] add_ln54_100_fu_1884_p2;
wire   [63:0] mul_ln54_20_fu_387_p2;
wire   [63:0] add_ln54_99_fu_1878_p2;
wire   [63:0] add_ln54_101_fu_1890_p2;
wire   [63:0] mul_ln54_fu_267_p2;
wire   [63:0] mul_ln54_1_fu_287_p2;
wire   [63:0] mul_ln54_3_fu_307_p2;
wire   [63:0] mul_ln54_35_fu_447_p2;
wire   [63:0] add_ln54_104_fu_1916_p2;
wire   [63:0] mul_ln54_6_fu_327_p2;
wire   [63:0] add_ln54_103_fu_1910_p2;
wire   [63:0] add_ln54_105_fu_1922_p2;
wire   [24:0] trunc_ln54_37_fu_1900_p1;
wire   [24:0] trunc_ln54_36_fu_1896_p1;
wire   [24:0] trunc_ln54_39_fu_1932_p1;
wire   [24:0] trunc_ln54_38_fu_1928_p1;
wire   [63:0] add_ln54_3_fu_1954_p2;
wire   [25:0] add_ln54_8_fu_1958_p2;
wire   [63:0] arr_9_fu_1962_p2;
wire   [37:0] lshr_ln_fu_1972_p4;
wire   [63:0] arr_17_fu_1986_p2;
wire   [63:0] zext_ln60_1_fu_1982_p1;
wire   [63:0] add_ln60_fu_2004_p2;
wire   [38:0] lshr_ln60_1_fu_2010_p4;
wire   [63:0] arr_16_fu_2024_p2;
wire   [63:0] zext_ln60_2_fu_2020_p1;
wire   [63:0] add_ln60_1_fu_2042_p2;
wire   [37:0] lshr_ln60_2_fu_2048_p4;
wire   [63:0] arr_15_fu_2062_p2;
wire   [63:0] zext_ln60_3_fu_2058_p1;
wire   [63:0] add_ln60_2_fu_2080_p2;
wire   [38:0] lshr_ln60_3_fu_2086_p4;
wire   [63:0] arr_14_fu_2100_p2;
wire   [63:0] zext_ln60_4_fu_2096_p1;
wire   [63:0] add_ln60_3_fu_2118_p2;
wire   [37:0] lshr_ln60_4_fu_2124_p4;
wire   [63:0] arr_13_fu_2138_p2;
wire   [63:0] zext_ln60_5_fu_2134_p1;
wire   [63:0] add_ln60_4_fu_2156_p2;
wire   [38:0] lshr_ln60_5_fu_2162_p4;
wire   [63:0] arr_12_fu_2176_p2;
wire   [63:0] zext_ln60_6_fu_2172_p1;
wire   [63:0] add_ln60_5_fu_2194_p2;
wire   [37:0] lshr_ln60_6_fu_2200_p4;
wire   [63:0] arr_11_fu_2214_p2;
wire   [63:0] zext_ln60_7_fu_2210_p1;
wire   [63:0] add_ln60_6_fu_2232_p2;
wire   [24:0] add_ln60_10_fu_2000_p2;
wire   [24:0] trunc_ln1_fu_1990_p4;
wire   [25:0] add_ln60_11_fu_2038_p2;
wire   [25:0] trunc_ln60_2_fu_2028_p4;
wire   [24:0] add_ln60_12_fu_2076_p2;
wire   [24:0] trunc_ln60_3_fu_2066_p4;
wire   [25:0] add_ln60_13_fu_2114_p2;
wire   [25:0] trunc_ln60_4_fu_2104_p4;
wire   [24:0] add_ln60_14_fu_2152_p2;
wire   [24:0] trunc_ln60_5_fu_2142_p4;
wire   [25:0] add_ln60_15_fu_2190_p2;
wire   [25:0] trunc_ln60_6_fu_2180_p4;
wire   [24:0] add_ln60_16_fu_2228_p2;
wire   [24:0] trunc_ln60_7_fu_2218_p4;
wire   [25:0] add_ln60_17_fu_2258_p2;
wire   [25:0] trunc_ln60_8_fu_2248_p4;
wire   [63:0] arr_10_fu_2313_p2;
wire   [63:0] zext_ln60_8_fu_2310_p1;
wire   [63:0] add_ln60_7_fu_2317_p2;
wire   [37:0] lshr_ln60_8_fu_2323_p4;
wire   [63:0] arr_fu_2337_p2;
wire   [63:0] zext_ln60_9_fu_2333_p1;
wire   [63:0] add_ln60_8_fu_2355_p2;
wire   [38:0] trunc_ln60_s_fu_2361_p4;
wire   [43:0] mul_ln60_fu_732_p2;
wire   [25:0] trunc_ln60_fu_2376_p1;
wire   [43:0] zext_ln61_fu_2385_p1;
wire   [43:0] add_ln61_fu_2388_p2;
wire   [17:0] tmp_5_fu_2394_p4;
wire   [24:0] zext_ln61_2_fu_2408_p1;
wire   [25:0] zext_ln61_1_fu_2404_p1;
wire   [25:0] zext_ln62_fu_2417_p1;
wire   [25:0] add_ln62_fu_2420_p2;
wire   [24:0] add_ln60_18_fu_2351_p2;
wire   [24:0] trunc_ln60_9_fu_2341_p4;
wire   [26:0] zext_ln62_2_fu_2453_p1;
wire   [26:0] zext_ln62_1_fu_2450_p1;
reg   [31:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
reg    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
wire   [63:0] mul_ln52_25_fu_483_p00;
wire   [63:0] mul_ln52_31_fu_499_p00;
wire   [63:0] mul_ln54_31_fu_431_p00;
wire   [63:0] mul_ln54_35_fu_447_p00;
wire   [43:0] mul_ln60_fu_732_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 32'd1;
#0 grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_ap_start_reg = 1'b0;
end

fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_ap_start),
    .ap_done(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_ap_done),
    .ap_idle(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_ap_idle),
    .ap_ready(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(1'b0),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(1'b0),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(mem_ARREADY),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(mem_RVALID),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(mem_RDATA),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(mem_RFIFONUM),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(1'b0),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln24(trunc_ln24_1_reg_2583),
    .arg1_r_9_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_9_out),
    .arg1_r_9_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_9_out_ap_vld),
    .arg1_r_8_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_8_out),
    .arg1_r_8_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_8_out_ap_vld),
    .arg1_r_7_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_7_out),
    .arg1_r_7_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_7_out_ap_vld),
    .arg1_r_6_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_6_out),
    .arg1_r_6_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_6_out_ap_vld),
    .arg1_r_5_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_5_out),
    .arg1_r_5_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_5_out_ap_vld),
    .arg1_r_4_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_4_out),
    .arg1_r_4_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_4_out_ap_vld),
    .arg1_r_3_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_3_out),
    .arg1_r_3_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_3_out_ap_vld),
    .arg1_r_2_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_2_out),
    .arg1_r_2_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_2_out_ap_vld),
    .arg1_r_1_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_1_out),
    .arg1_r_1_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_1_out_ap_vld),
    .arg1_r_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_out),
    .arg1_r_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_out_ap_vld)
);

fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_ap_start),
    .ap_done(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_ap_done),
    .ap_idle(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_ap_idle),
    .ap_ready(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(1'b0),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(1'b0),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(mem_ARREADY),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(mem_RVALID),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(mem_RDATA),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(mem_RFIFONUM),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(1'b0),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln34(trunc_ln34_1_reg_2589),
    .arg2_r_9_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_9_out),
    .arg2_r_9_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_9_out_ap_vld),
    .arg2_r_8_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_8_out),
    .arg2_r_8_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_8_out_ap_vld),
    .arg2_r_7_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_7_out),
    .arg2_r_7_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_7_out_ap_vld),
    .arg2_r_6_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_6_out),
    .arg2_r_6_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_6_out_ap_vld),
    .arg2_r_5_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_5_out),
    .arg2_r_5_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_5_out_ap_vld),
    .arg2_r_4_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_4_out),
    .arg2_r_4_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_4_out_ap_vld),
    .arg2_r_3_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_3_out),
    .arg2_r_3_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_3_out_ap_vld),
    .arg2_r_2_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_2_out),
    .arg2_r_2_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_2_out_ap_vld),
    .arg2_r_1_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_1_out),
    .arg2_r_1_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_1_out_ap_vld),
    .arg2_r_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_out),
    .arg2_r_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_out_ap_vld)
);

fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_ap_start),
    .ap_done(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_ap_done),
    .ap_idle(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_ap_idle),
    .ap_ready(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(mem_AWREADY),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(mem_WREADY),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(1'b0),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(1'b0),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(32'd0),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(9'd0),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(mem_BVALID),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln73(trunc_ln73_1_reg_2595),
    .zext_ln61(out1_w_reg_2965),
    .zext_ln62(out1_w_1_reg_2970),
    .out1_w_2(out1_w_2_reg_2990),
    .zext_ln64(out1_w_3_reg_2935),
    .zext_ln65(out1_w_4_reg_2940),
    .zext_ln66(out1_w_5_reg_2945),
    .zext_ln67(out1_w_6_reg_2950),
    .zext_ln68(out1_w_7_reg_2955),
    .zext_ln69(out1_w_8_reg_2960),
    .zext_ln14(out1_w_9_reg_2980)
);

fiat_25519_carry_mul_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .out1(out1),
    .arg1(arg1),
    .arg2(arg2),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

fiat_25519_carry_mul_mem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
mem_m_axi_U(
    .AWVALID(m_axi_mem_AWVALID),
    .AWREADY(m_axi_mem_AWREADY),
    .AWADDR(m_axi_mem_AWADDR),
    .AWID(m_axi_mem_AWID),
    .AWLEN(m_axi_mem_AWLEN),
    .AWSIZE(m_axi_mem_AWSIZE),
    .AWBURST(m_axi_mem_AWBURST),
    .AWLOCK(m_axi_mem_AWLOCK),
    .AWCACHE(m_axi_mem_AWCACHE),
    .AWPROT(m_axi_mem_AWPROT),
    .AWQOS(m_axi_mem_AWQOS),
    .AWREGION(m_axi_mem_AWREGION),
    .AWUSER(m_axi_mem_AWUSER),
    .WVALID(m_axi_mem_WVALID),
    .WREADY(m_axi_mem_WREADY),
    .WDATA(m_axi_mem_WDATA),
    .WSTRB(m_axi_mem_WSTRB),
    .WLAST(m_axi_mem_WLAST),
    .WID(m_axi_mem_WID),
    .WUSER(m_axi_mem_WUSER),
    .ARVALID(m_axi_mem_ARVALID),
    .ARREADY(m_axi_mem_ARREADY),
    .ARADDR(m_axi_mem_ARADDR),
    .ARID(m_axi_mem_ARID),
    .ARLEN(m_axi_mem_ARLEN),
    .ARSIZE(m_axi_mem_ARSIZE),
    .ARBURST(m_axi_mem_ARBURST),
    .ARLOCK(m_axi_mem_ARLOCK),
    .ARCACHE(m_axi_mem_ARCACHE),
    .ARPROT(m_axi_mem_ARPROT),
    .ARQOS(m_axi_mem_ARQOS),
    .ARREGION(m_axi_mem_ARREGION),
    .ARUSER(m_axi_mem_ARUSER),
    .RVALID(m_axi_mem_RVALID),
    .RREADY(m_axi_mem_RREADY),
    .RDATA(m_axi_mem_RDATA),
    .RLAST(m_axi_mem_RLAST),
    .RID(m_axi_mem_RID),
    .RUSER(m_axi_mem_RUSER),
    .RRESP(m_axi_mem_RRESP),
    .BVALID(m_axi_mem_BVALID),
    .BREADY(m_axi_mem_BREADY),
    .BRESP(m_axi_mem_BRESP),
    .BID(m_axi_mem_BID),
    .BUSER(m_axi_mem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(mem_ARVALID),
    .I_ARREADY(mem_ARREADY),
    .I_ARADDR(mem_ARADDR),
    .I_ARLEN(mem_ARLEN),
    .I_RVALID(mem_RVALID),
    .I_RREADY(mem_RREADY),
    .I_RDATA(mem_RDATA),
    .I_RFIFONUM(mem_RFIFONUM),
    .I_AWVALID(mem_AWVALID),
    .I_AWREADY(mem_AWREADY),
    .I_AWADDR(mem_AWADDR),
    .I_AWLEN(mem_AWLEN),
    .I_WVALID(mem_WVALID),
    .I_WREADY(mem_WREADY),
    .I_WDATA(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_WDATA),
    .I_WSTRB(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_WSTRB),
    .I_BVALID(mem_BVALID),
    .I_BREADY(mem_BREADY)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U39(
    .din0(mul_ln54_fu_267_p0),
    .din1(mul_ln54_fu_267_p1),
    .dout(mul_ln54_fu_267_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U40(
    .din0(mul_ln52_1_fu_271_p0),
    .din1(mul_ln52_1_fu_271_p1),
    .dout(mul_ln52_1_fu_271_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U41(
    .din0(mul_ln52_3_fu_275_p0),
    .din1(mul_ln52_3_fu_275_p1),
    .dout(mul_ln52_3_fu_275_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U42(
    .din0(mul_ln52_5_fu_279_p0),
    .din1(mul_ln52_5_fu_279_p1),
    .dout(mul_ln52_5_fu_279_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U43(
    .din0(mul_ln52_7_fu_283_p0),
    .din1(mul_ln52_7_fu_283_p1),
    .dout(mul_ln52_7_fu_283_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U44(
    .din0(mul_ln54_1_fu_287_p0),
    .din1(mul_ln54_1_fu_287_p1),
    .dout(mul_ln54_1_fu_287_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U45(
    .din0(mul_ln54_2_fu_291_p0),
    .din1(mul_ln54_2_fu_291_p1),
    .dout(mul_ln54_2_fu_291_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U46(
    .din0(mul_ln52_9_fu_295_p0),
    .din1(mul_ln52_9_fu_295_p1),
    .dout(mul_ln52_9_fu_295_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U47(
    .din0(mul_ln52_10_fu_299_p0),
    .din1(mul_ln52_10_fu_299_p1),
    .dout(mul_ln52_10_fu_299_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U48(
    .din0(mul_ln52_12_fu_303_p0),
    .din1(mul_ln52_12_fu_303_p1),
    .dout(mul_ln52_12_fu_303_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U49(
    .din0(mul_ln54_3_fu_307_p0),
    .din1(mul_ln54_3_fu_307_p1),
    .dout(mul_ln54_3_fu_307_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U50(
    .din0(mul_ln54_4_fu_311_p0),
    .din1(mul_ln54_4_fu_311_p1),
    .dout(mul_ln54_4_fu_311_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U51(
    .din0(mul_ln54_5_fu_315_p0),
    .din1(mul_ln54_5_fu_315_p1),
    .dout(mul_ln54_5_fu_315_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U52(
    .din0(mul_ln52_13_fu_319_p0),
    .din1(mul_ln52_13_fu_319_p1),
    .dout(mul_ln52_13_fu_319_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U53(
    .din0(mul_ln52_14_fu_323_p0),
    .din1(mul_ln52_14_fu_323_p1),
    .dout(mul_ln52_14_fu_323_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U54(
    .din0(mul_ln54_6_fu_327_p0),
    .din1(mul_ln54_6_fu_327_p1),
    .dout(mul_ln54_6_fu_327_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U55(
    .din0(mul_ln54_7_fu_331_p0),
    .din1(mul_ln54_7_fu_331_p1),
    .dout(mul_ln54_7_fu_331_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U56(
    .din0(mul_ln54_8_fu_335_p0),
    .din1(mul_ln54_8_fu_335_p1),
    .dout(mul_ln54_8_fu_335_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U57(
    .din0(mul_ln54_9_fu_339_p0),
    .din1(mul_ln54_9_fu_339_p1),
    .dout(mul_ln54_9_fu_339_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U58(
    .din0(mul_ln52_15_fu_343_p0),
    .din1(mul_ln52_15_fu_343_p1),
    .dout(mul_ln52_15_fu_343_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U59(
    .din0(mul_ln54_10_fu_347_p0),
    .din1(mul_ln54_10_fu_347_p1),
    .dout(mul_ln54_10_fu_347_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U60(
    .din0(mul_ln54_11_fu_351_p0),
    .din1(mul_ln54_11_fu_351_p1),
    .dout(mul_ln54_11_fu_351_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U61(
    .din0(mul_ln54_12_fu_355_p0),
    .din1(mul_ln54_12_fu_355_p1),
    .dout(mul_ln54_12_fu_355_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U62(
    .din0(mul_ln54_13_fu_359_p0),
    .din1(mul_ln54_13_fu_359_p1),
    .dout(mul_ln54_13_fu_359_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U63(
    .din0(mul_ln54_14_fu_363_p0),
    .din1(mul_ln54_14_fu_363_p1),
    .dout(mul_ln54_14_fu_363_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U64(
    .din0(mul_ln54_15_fu_367_p0),
    .din1(mul_ln54_15_fu_367_p1),
    .dout(mul_ln54_15_fu_367_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U65(
    .din0(mul_ln54_16_fu_371_p0),
    .din1(mul_ln54_16_fu_371_p1),
    .dout(mul_ln54_16_fu_371_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U66(
    .din0(mul_ln54_17_fu_375_p0),
    .din1(mul_ln54_17_fu_375_p1),
    .dout(mul_ln54_17_fu_375_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U67(
    .din0(mul_ln54_18_fu_379_p0),
    .din1(mul_ln54_18_fu_379_p1),
    .dout(mul_ln54_18_fu_379_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U68(
    .din0(mul_ln54_19_fu_383_p0),
    .din1(mul_ln54_19_fu_383_p1),
    .dout(mul_ln54_19_fu_383_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U69(
    .din0(mul_ln54_20_fu_387_p0),
    .din1(mul_ln54_20_fu_387_p1),
    .dout(mul_ln54_20_fu_387_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U70(
    .din0(mul_ln54_21_fu_391_p0),
    .din1(mul_ln54_21_fu_391_p1),
    .dout(mul_ln54_21_fu_391_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U71(
    .din0(mul_ln54_22_fu_395_p0),
    .din1(mul_ln54_22_fu_395_p1),
    .dout(mul_ln54_22_fu_395_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U72(
    .din0(mul_ln54_23_fu_399_p0),
    .din1(mul_ln54_23_fu_399_p1),
    .dout(mul_ln54_23_fu_399_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U73(
    .din0(mul_ln54_24_fu_403_p0),
    .din1(mul_ln54_24_fu_403_p1),
    .dout(mul_ln54_24_fu_403_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U74(
    .din0(mul_ln54_25_fu_407_p0),
    .din1(mul_ln54_25_fu_407_p1),
    .dout(mul_ln54_25_fu_407_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U75(
    .din0(mul_ln54_26_fu_411_p0),
    .din1(mul_ln54_26_fu_411_p1),
    .dout(mul_ln54_26_fu_411_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U76(
    .din0(mul_ln54_27_fu_415_p0),
    .din1(mul_ln54_27_fu_415_p1),
    .dout(mul_ln54_27_fu_415_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U77(
    .din0(mul_ln54_28_fu_419_p0),
    .din1(mul_ln54_28_fu_419_p1),
    .dout(mul_ln54_28_fu_419_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U78(
    .din0(mul_ln54_29_fu_423_p0),
    .din1(mul_ln54_29_fu_423_p1),
    .dout(mul_ln54_29_fu_423_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U79(
    .din0(mul_ln54_30_fu_427_p0),
    .din1(mul_ln54_30_fu_427_p1),
    .dout(mul_ln54_30_fu_427_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U80(
    .din0(mul_ln54_31_fu_431_p0),
    .din1(mul_ln54_31_fu_431_p1),
    .dout(mul_ln54_31_fu_431_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U81(
    .din0(mul_ln54_32_fu_435_p0),
    .din1(mul_ln54_32_fu_435_p1),
    .dout(mul_ln54_32_fu_435_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U82(
    .din0(mul_ln54_33_fu_439_p0),
    .din1(mul_ln54_33_fu_439_p1),
    .dout(mul_ln54_33_fu_439_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U83(
    .din0(mul_ln54_34_fu_443_p0),
    .din1(mul_ln54_34_fu_443_p1),
    .dout(mul_ln54_34_fu_443_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U84(
    .din0(mul_ln54_35_fu_447_p0),
    .din1(mul_ln54_35_fu_447_p1),
    .dout(mul_ln54_35_fu_447_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U85(
    .din0(mul_ln54_36_fu_451_p0),
    .din1(mul_ln54_36_fu_451_p1),
    .dout(mul_ln54_36_fu_451_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U86(
    .din0(mul_ln54_37_fu_455_p0),
    .din1(mul_ln54_37_fu_455_p1),
    .dout(mul_ln54_37_fu_455_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U87(
    .din0(mul_ln54_38_fu_459_p0),
    .din1(mul_ln54_38_fu_459_p1),
    .dout(mul_ln54_38_fu_459_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U88(
    .din0(mul_ln54_39_fu_463_p0),
    .din1(mul_ln54_39_fu_463_p1),
    .dout(mul_ln54_39_fu_463_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U89(
    .din0(mul_ln52_17_fu_467_p0),
    .din1(mul_ln52_17_fu_467_p1),
    .dout(mul_ln52_17_fu_467_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U90(
    .din0(mul_ln52_19_fu_471_p0),
    .din1(mul_ln52_19_fu_471_p1),
    .dout(mul_ln52_19_fu_471_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U91(
    .din0(mul_ln52_21_fu_475_p0),
    .din1(mul_ln52_21_fu_475_p1),
    .dout(mul_ln52_21_fu_475_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U92(
    .din0(mul_ln52_23_fu_479_p0),
    .din1(mul_ln52_23_fu_479_p1),
    .dout(mul_ln52_23_fu_479_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U93(
    .din0(mul_ln52_25_fu_483_p0),
    .din1(mul_ln52_25_fu_483_p1),
    .dout(mul_ln52_25_fu_483_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U94(
    .din0(mul_ln52_26_fu_487_p0),
    .din1(mul_ln52_26_fu_487_p1),
    .dout(mul_ln52_26_fu_487_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U95(
    .din0(mul_ln52_28_fu_491_p0),
    .din1(mul_ln52_28_fu_491_p1),
    .dout(mul_ln52_28_fu_491_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U96(
    .din0(mul_ln52_29_fu_495_p0),
    .din1(mul_ln52_29_fu_495_p1),
    .dout(mul_ln52_29_fu_495_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U97(
    .din0(mul_ln52_31_fu_499_p0),
    .din1(mul_ln52_31_fu_499_p1),
    .dout(mul_ln52_31_fu_499_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U98(
    .din0(mul_ln52_32_fu_503_p0),
    .din1(mul_ln52_32_fu_503_p1),
    .dout(mul_ln52_32_fu_503_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U99(
    .din0(mul_ln52_33_fu_507_p0),
    .din1(mul_ln52_33_fu_507_p1),
    .dout(mul_ln52_33_fu_507_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U100(
    .din0(mul_ln52_34_fu_511_p0),
    .din1(mul_ln52_34_fu_511_p1),
    .dout(mul_ln52_34_fu_511_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U101(
    .din0(mul_ln52_35_fu_515_p0),
    .din1(mul_ln52_35_fu_515_p1),
    .dout(mul_ln52_35_fu_515_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U102(
    .din0(mul_ln52_36_fu_519_p0),
    .din1(mul_ln52_36_fu_519_p1),
    .dout(mul_ln52_36_fu_519_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U103(
    .din0(mul_ln52_37_fu_523_p0),
    .din1(mul_ln52_37_fu_523_p1),
    .dout(mul_ln52_37_fu_523_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U104(
    .din0(mul_ln52_38_fu_527_p0),
    .din1(mul_ln52_38_fu_527_p1),
    .dout(mul_ln52_38_fu_527_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U105(
    .din0(mul_ln52_39_fu_531_p0),
    .din1(mul_ln52_39_fu_531_p1),
    .dout(mul_ln52_39_fu_531_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U106(
    .din0(mul_ln52_40_fu_535_p0),
    .din1(mul_ln52_40_fu_535_p1),
    .dout(mul_ln52_40_fu_535_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U107(
    .din0(mul_ln52_41_fu_539_p0),
    .din1(mul_ln52_41_fu_539_p1),
    .dout(mul_ln52_41_fu_539_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U108(
    .din0(mul_ln52_42_fu_543_p0),
    .din1(mul_ln52_42_fu_543_p1),
    .dout(mul_ln52_42_fu_543_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U109(
    .din0(mul_ln52_43_fu_547_p0),
    .din1(mul_ln52_43_fu_547_p1),
    .dout(mul_ln52_43_fu_547_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U110(
    .din0(mul_ln52_44_fu_551_p0),
    .din1(mul_ln52_44_fu_551_p1),
    .dout(mul_ln52_44_fu_551_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U111(
    .din0(mul_ln52_45_fu_555_p0),
    .din1(mul_ln52_45_fu_555_p1),
    .dout(mul_ln52_45_fu_555_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U112(
    .din0(mul_ln52_46_fu_559_p0),
    .din1(mul_ln52_46_fu_559_p1),
    .dout(mul_ln52_46_fu_559_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U113(
    .din0(mul_ln52_47_fu_563_p0),
    .din1(mul_ln52_47_fu_563_p1),
    .dout(mul_ln52_47_fu_563_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U114(
    .din0(mul_ln54_40_fu_567_p0),
    .din1(mul_ln54_40_fu_567_p1),
    .dout(mul_ln54_40_fu_567_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U115(
    .din0(mul_ln52_48_fu_571_p0),
    .din1(mul_ln52_48_fu_571_p1),
    .dout(mul_ln52_48_fu_571_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U116(
    .din0(mul_ln52_49_fu_575_p0),
    .din1(mul_ln52_49_fu_575_p1),
    .dout(mul_ln52_49_fu_575_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U117(
    .din0(mul_ln52_50_fu_579_p0),
    .din1(mul_ln52_50_fu_579_p1),
    .dout(mul_ln52_50_fu_579_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U118(
    .din0(mul_ln52_51_fu_583_p0),
    .din1(mul_ln52_51_fu_583_p1),
    .dout(mul_ln52_51_fu_583_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U119(
    .din0(mul_ln54_41_fu_587_p0),
    .din1(mul_ln54_41_fu_587_p1),
    .dout(mul_ln54_41_fu_587_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U120(
    .din0(mul_ln54_42_fu_591_p0),
    .din1(mul_ln54_42_fu_591_p1),
    .dout(mul_ln54_42_fu_591_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U121(
    .din0(mul_ln52_52_fu_595_p0),
    .din1(mul_ln52_52_fu_595_p1),
    .dout(mul_ln52_52_fu_595_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U122(
    .din0(mul_ln52_53_fu_599_p0),
    .din1(mul_ln52_53_fu_599_p1),
    .dout(mul_ln52_53_fu_599_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U123(
    .din0(mul_ln52_54_fu_603_p0),
    .din1(mul_ln52_54_fu_603_p1),
    .dout(mul_ln52_54_fu_603_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U124(
    .din0(mul_ln54_43_fu_607_p0),
    .din1(mul_ln54_43_fu_607_p1),
    .dout(mul_ln54_43_fu_607_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U125(
    .din0(mul_ln54_44_fu_611_p0),
    .din1(mul_ln54_44_fu_611_p1),
    .dout(mul_ln54_44_fu_611_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U126(
    .din0(mul_ln54_45_fu_615_p0),
    .din1(mul_ln54_45_fu_615_p1),
    .dout(mul_ln54_45_fu_615_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U127(
    .din0(mul_ln52_55_fu_619_p0),
    .din1(mul_ln52_55_fu_619_p1),
    .dout(mul_ln52_55_fu_619_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U128(
    .din0(mul_ln52_56_fu_623_p0),
    .din1(mul_ln52_56_fu_623_p1),
    .dout(mul_ln52_56_fu_623_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U129(
    .din0(mul_ln54_46_fu_627_p0),
    .din1(mul_ln54_46_fu_627_p1),
    .dout(mul_ln54_46_fu_627_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U130(
    .din0(mul_ln54_47_fu_631_p0),
    .din1(mul_ln54_47_fu_631_p1),
    .dout(mul_ln54_47_fu_631_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U131(
    .din0(mul_ln54_48_fu_635_p0),
    .din1(mul_ln54_48_fu_635_p1),
    .dout(mul_ln54_48_fu_635_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U132(
    .din0(mul_ln54_49_fu_639_p0),
    .din1(mul_ln54_49_fu_639_p1),
    .dout(mul_ln54_49_fu_639_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U133(
    .din0(mul_ln52_57_fu_643_p0),
    .din1(mul_ln52_57_fu_643_p1),
    .dout(mul_ln52_57_fu_643_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U134(
    .din0(mul_ln54_50_fu_647_p0),
    .din1(mul_ln54_50_fu_647_p1),
    .dout(mul_ln54_50_fu_647_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U135(
    .din0(mul_ln54_51_fu_651_p0),
    .din1(mul_ln54_51_fu_651_p1),
    .dout(mul_ln54_51_fu_651_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U136(
    .din0(mul_ln54_52_fu_655_p0),
    .din1(mul_ln54_52_fu_655_p1),
    .dout(mul_ln54_52_fu_655_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U137(
    .din0(mul_ln54_53_fu_659_p0),
    .din1(mul_ln54_53_fu_659_p1),
    .dout(mul_ln54_53_fu_659_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U138(
    .din0(mul_ln54_54_fu_663_p0),
    .din1(mul_ln54_54_fu_663_p1),
    .dout(mul_ln54_54_fu_663_p2)
);

fiat_25519_carry_mul_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U139(
    .din0(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_9_out),
    .din1(mul_ln52_fu_667_p1),
    .dout(mul_ln52_fu_667_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U140(
    .din0(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_8_out),
    .din1(mul_ln52_2_fu_672_p1),
    .dout(mul_ln52_2_fu_672_p2)
);

fiat_25519_carry_mul_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U141(
    .din0(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_7_out),
    .din1(mul_ln52_4_fu_677_p1),
    .dout(mul_ln52_4_fu_677_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U142(
    .din0(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_6_out),
    .din1(mul_ln52_6_fu_682_p1),
    .dout(mul_ln52_6_fu_682_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U143(
    .din0(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_9_out),
    .din1(mul_ln52_8_fu_687_p1),
    .dout(mul_ln52_8_fu_687_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U144(
    .din0(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_7_out),
    .din1(mul_ln52_11_fu_692_p1),
    .dout(mul_ln52_11_fu_692_p2)
);

fiat_25519_carry_mul_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U145(
    .din0(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_5_out),
    .din1(mul_ln52_16_fu_697_p1),
    .dout(mul_ln52_16_fu_697_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U146(
    .din0(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_4_out),
    .din1(mul_ln52_18_fu_702_p1),
    .dout(mul_ln52_18_fu_702_p2)
);

fiat_25519_carry_mul_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U147(
    .din0(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_3_out),
    .din1(mul_ln52_20_fu_707_p1),
    .dout(mul_ln52_20_fu_707_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U148(
    .din0(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_2_out),
    .din1(mul_ln52_22_fu_712_p1),
    .dout(mul_ln52_22_fu_712_p2)
);

fiat_25519_carry_mul_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U149(
    .din0(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_1_out),
    .din1(mul_ln52_24_fu_717_p1),
    .dout(mul_ln52_24_fu_717_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U150(
    .din0(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_5_out),
    .din1(mul_ln52_27_fu_722_p1),
    .dout(mul_ln52_27_fu_722_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U151(
    .din0(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_3_out),
    .din1(mul_ln52_30_fu_727_p1),
    .dout(mul_ln52_30_fu_727_p2)
);

fiat_25519_carry_mul_mul_39ns_6ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 44 ))
mul_39ns_6ns_44_1_1_U152(
    .din0(mul_ln60_fu_732_p0),
    .din1(mul_ln60_fu_732_p1),
    .dout(mul_ln60_fu_732_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state26)) begin
            grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        add_ln54_102_reg_2893 <= add_ln54_102_fu_1904_p2;
        add_ln54_106_reg_2898 <= add_ln54_106_fu_1936_p2;
        add_ln54_107_reg_2903 <= add_ln54_107_fu_1942_p2;
        add_ln54_108_reg_2908 <= add_ln54_108_fu_1948_p2;
        add_ln54_14_reg_2733 <= add_ln54_14_fu_1296_p2;
        add_ln54_18_reg_2738 <= add_ln54_18_fu_1328_p2;
        add_ln54_19_reg_2743 <= add_ln54_19_fu_1334_p2;
        add_ln54_20_reg_2748 <= add_ln54_20_fu_1340_p2;
        add_ln54_25_reg_2753 <= add_ln54_25_fu_1372_p2;
        add_ln54_29_reg_2758 <= add_ln54_29_fu_1404_p2;
        add_ln54_2_reg_2708 <= add_ln54_2_fu_1218_p2;
        add_ln54_30_reg_2763 <= add_ln54_30_fu_1410_p2;
        add_ln54_31_reg_2768 <= add_ln54_31_fu_1416_p2;
        add_ln54_36_reg_2773 <= add_ln54_36_fu_1448_p2;
        add_ln54_40_reg_2778 <= add_ln54_40_fu_1480_p2;
        add_ln54_41_reg_2783 <= add_ln54_41_fu_1486_p2;
        add_ln54_42_reg_2788 <= add_ln54_42_fu_1492_p2;
        add_ln54_47_reg_2793 <= add_ln54_47_fu_1524_p2;
        add_ln54_51_reg_2798 <= add_ln54_51_fu_1556_p2;
        add_ln54_52_reg_2803 <= add_ln54_52_fu_1562_p2;
        add_ln54_53_reg_2808 <= add_ln54_53_fu_1568_p2;
        add_ln54_58_reg_2813 <= add_ln54_58_fu_1600_p2;
        add_ln54_62_reg_2818 <= add_ln54_62_fu_1632_p2;
        add_ln54_63_reg_2823 <= add_ln54_63_fu_1638_p2;
        add_ln54_64_reg_2828 <= add_ln54_64_fu_1644_p2;
        add_ln54_69_reg_2833 <= add_ln54_69_fu_1676_p2;
        add_ln54_73_reg_2838 <= add_ln54_73_fu_1708_p2;
        add_ln54_74_reg_2843 <= add_ln54_74_fu_1714_p2;
        add_ln54_75_reg_2848 <= add_ln54_75_fu_1720_p2;
        add_ln54_7_reg_2723 <= add_ln54_7_fu_1258_p2;
        add_ln54_80_reg_2853 <= add_ln54_80_fu_1752_p2;
        add_ln54_84_reg_2858 <= add_ln54_84_fu_1784_p2;
        add_ln54_85_reg_2863 <= add_ln54_85_fu_1790_p2;
        add_ln54_86_reg_2868 <= add_ln54_86_fu_1796_p2;
        add_ln54_91_reg_2873 <= add_ln54_91_fu_1828_p2;
        add_ln54_95_reg_2878 <= add_ln54_95_fu_1860_p2;
        add_ln54_96_reg_2883 <= add_ln54_96_fu_1866_p2;
        add_ln54_97_reg_2888 <= add_ln54_97_fu_1872_p2;
        add_ln54_9_reg_2728 <= add_ln54_9_fu_1264_p2;
        add_ln54_reg_2703 <= add_ln54_fu_1206_p2;
        trunc_ln54_1_reg_2718 <= trunc_ln54_1_fu_1228_p1;
        trunc_ln54_reg_2713 <= trunc_ln54_fu_1224_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add_ln60_9_reg_2913 <= add_ln60_9_fu_1967_p2;
        add_ln61_1_reg_2924 <= add_ln61_1_fu_2262_p2;
        add_ln62_1_reg_2930 <= add_ln62_1_fu_2268_p2;
        lshr_ln60_7_reg_2919 <= {{add_ln60_6_fu_2232_p2[63:25]}};
        out1_w_3_reg_2935 <= out1_w_3_fu_2274_p2;
        out1_w_4_reg_2940 <= out1_w_4_fu_2280_p2;
        out1_w_5_reg_2945 <= out1_w_5_fu_2286_p2;
        out1_w_6_reg_2950 <= out1_w_6_fu_2292_p2;
        out1_w_7_reg_2955 <= out1_w_7_fu_2298_p2;
        out1_w_8_reg_2960 <= out1_w_8_fu_2304_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        mul_ln52_11_reg_2663 <= mul_ln52_11_fu_692_p2;
        mul_ln52_16_reg_2668 <= mul_ln52_16_fu_697_p2;
        mul_ln52_18_reg_2673 <= mul_ln52_18_fu_702_p2;
        mul_ln52_20_reg_2678 <= mul_ln52_20_fu_707_p2;
        mul_ln52_22_reg_2683 <= mul_ln52_22_fu_712_p2;
        mul_ln52_24_reg_2688 <= mul_ln52_24_fu_717_p2;
        mul_ln52_27_reg_2693 <= mul_ln52_27_fu_722_p2;
        mul_ln52_2_reg_2643 <= mul_ln52_2_fu_672_p2;
        mul_ln52_30_reg_2698 <= mul_ln52_30_fu_727_p2;
        mul_ln52_4_reg_2648 <= mul_ln52_4_fu_677_p2;
        mul_ln52_6_reg_2653 <= mul_ln52_6_fu_682_p2;
        mul_ln52_8_reg_2658 <= mul_ln52_8_fu_687_p2;
        mul_ln52_reg_2638 <= mul_ln52_fu_667_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        out1_w_1_reg_2970 <= out1_w_1_fu_2412_p2;
        out1_w_9_reg_2980 <= out1_w_9_fu_2434_p2;
        out1_w_reg_2965 <= out1_w_fu_2380_p2;
        tmp_reg_2975 <= add_ln62_fu_2420_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        out1_w_2_reg_2990 <= out1_w_2_fu_2456_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln24_1_reg_2583 <= {{arg1[63:2]}};
        trunc_ln34_1_reg_2589 <= {{arg2[63:2]}};
        trunc_ln73_1_reg_2595 <= {{out1[63:2]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if ((mem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_ap_done == 1'b0)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

always @ (*) begin
    if ((mem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_fsm_state25_blk = 1'b0;
    end
end

assign ap_ST_fsm_state26_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_ap_done == 1'b0)) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((mem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

always @ (*) begin
    if ((mem_BVALID == 1'b0)) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        mem_ARADDR = sext_ln34_fu_777_p1;
    end else if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARADDR = sext_ln24_fu_767_p1;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        mem_ARADDR = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARADDR = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_ARADDR;
    end else begin
        mem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        mem_ARLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        mem_ARLEN = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARLEN = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_ARLEN;
    end else begin
        mem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        mem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        mem_ARVALID = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARVALID = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_ARVALID;
    end else begin
        mem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
        mem_AWADDR = sext_ln73_fu_2440_p1;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        mem_AWADDR = grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_AWADDR;
    end else begin
        mem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
        mem_AWLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        mem_AWLEN = grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_AWLEN;
    end else begin
        mem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
        mem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        mem_AWVALID = grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_AWVALID;
    end else begin
        mem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        mem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        mem_BREADY = grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_BREADY;
    end else begin
        mem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        mem_RREADY = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_m_axi_mem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_RREADY = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_m_axi_mem_RREADY;
    end else begin
        mem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        mem_WVALID = grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_m_axi_mem_WVALID;
    end else begin
        mem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state2))) begin
        mem_blk_n_AR = m_axi_mem_ARREADY;
    end else begin
        mem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        mem_blk_n_AW = m_axi_mem_AWREADY;
    end else begin
        mem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        mem_blk_n_B = m_axi_mem_BVALID;
    end else begin
        mem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln54_100_fu_1884_p2 = (mul_ln54_15_fu_367_p2 + mul_ln54_10_fu_347_p2);

assign add_ln54_101_fu_1890_p2 = (add_ln54_100_fu_1884_p2 + mul_ln54_20_fu_387_p2);

assign add_ln54_102_fu_1904_p2 = (add_ln54_101_fu_1890_p2 + add_ln54_99_fu_1878_p2);

assign add_ln54_103_fu_1910_p2 = (mul_ln54_fu_267_p2 + mul_ln54_1_fu_287_p2);

assign add_ln54_104_fu_1916_p2 = (mul_ln54_3_fu_307_p2 + mul_ln54_35_fu_447_p2);

assign add_ln54_105_fu_1922_p2 = (add_ln54_104_fu_1916_p2 + mul_ln54_6_fu_327_p2);

assign add_ln54_106_fu_1936_p2 = (add_ln54_105_fu_1922_p2 + add_ln54_103_fu_1910_p2);

assign add_ln54_107_fu_1942_p2 = (trunc_ln54_37_fu_1900_p1 + trunc_ln54_36_fu_1896_p1);

assign add_ln54_108_fu_1948_p2 = (trunc_ln54_39_fu_1932_p1 + trunc_ln54_38_fu_1928_p1);

assign add_ln54_11_fu_1270_p2 = (mul_ln52_50_fu_579_p2 + mul_ln52_53_fu_599_p2);

assign add_ln54_12_fu_1276_p2 = (mul_ln52_41_fu_539_p2 + mul_ln52_36_fu_519_p2);

assign add_ln54_13_fu_1282_p2 = (add_ln54_12_fu_1276_p2 + mul_ln52_46_fu_559_p2);

assign add_ln54_14_fu_1296_p2 = (add_ln54_13_fu_1282_p2 + add_ln54_11_fu_1270_p2);

assign add_ln54_15_fu_1302_p2 = (mul_ln54_49_fu_639_p2 + mul_ln54_53_fu_659_p2);

assign add_ln54_16_fu_1308_p2 = (mul_ln52_23_fu_479_p2 + mul_ln52_55_fu_619_p2);

assign add_ln54_17_fu_1314_p2 = (add_ln54_16_fu_1308_p2 + mul_ln52_31_fu_499_p2);

assign add_ln54_18_fu_1328_p2 = (add_ln54_17_fu_1314_p2 + add_ln54_15_fu_1302_p2);

assign add_ln54_19_fu_1334_p2 = (trunc_ln54_5_fu_1292_p1 + trunc_ln54_4_fu_1288_p1);

assign add_ln54_1_fu_1212_p2 = (mul_ln52_47_fu_563_p2 + mul_ln52_42_fu_543_p2);

assign add_ln54_20_fu_1340_p2 = (trunc_ln54_7_fu_1324_p1 + trunc_ln54_6_fu_1320_p1);

assign add_ln54_22_fu_1346_p2 = (mul_ln52_45_fu_555_p2 + mul_ln52_49_fu_575_p2);

assign add_ln54_23_fu_1352_p2 = (mul_ln52_35_fu_515_p2 + mul_ln52_29_fu_495_p2);

assign add_ln54_24_fu_1358_p2 = (add_ln54_23_fu_1352_p2 + mul_ln52_40_fu_535_p2);

assign add_ln54_25_fu_1372_p2 = (add_ln54_24_fu_1358_p2 + add_ln54_22_fu_1346_p2);

assign add_ln54_26_fu_1378_p2 = (mul_ln54_45_fu_615_p2 + mul_ln54_52_fu_655_p2);

assign add_ln54_27_fu_1384_p2 = (mul_ln54_48_fu_635_p2 + mul_ln52_52_fu_595_p2);

assign add_ln54_28_fu_1390_p2 = (add_ln54_27_fu_1384_p2 + mul_ln52_21_fu_475_p2);

assign add_ln54_29_fu_1404_p2 = (add_ln54_28_fu_1390_p2 + add_ln54_26_fu_1378_p2);

assign add_ln54_2_fu_1218_p2 = (add_ln54_1_fu_1212_p2 + mul_ln52_51_fu_583_p2);

assign add_ln54_30_fu_1410_p2 = (trunc_ln54_9_fu_1368_p1 + trunc_ln54_8_fu_1364_p1);

assign add_ln54_31_fu_1416_p2 = (trunc_ln54_11_fu_1400_p1 + trunc_ln54_10_fu_1396_p1);

assign add_ln54_33_fu_1422_p2 = (mul_ln52_39_fu_531_p2 + mul_ln52_44_fu_551_p2);

assign add_ln54_34_fu_1428_p2 = (mul_ln52_28_fu_491_p2 + mul_ln52_19_fu_471_p2);

assign add_ln54_35_fu_1434_p2 = (add_ln54_34_fu_1428_p2 + mul_ln52_34_fu_511_p2);

assign add_ln54_36_fu_1448_p2 = (add_ln54_35_fu_1434_p2 + add_ln54_33_fu_1422_p2);

assign add_ln54_37_fu_1454_p2 = (mul_ln54_42_fu_591_p2 + mul_ln54_44_fu_611_p2);

assign add_ln54_38_fu_1460_p2 = (mul_ln54_47_fu_631_p2 + mul_ln52_48_fu_571_p2);

assign add_ln54_39_fu_1466_p2 = (add_ln54_38_fu_1460_p2 + mul_ln54_51_fu_651_p2);

assign add_ln54_3_fu_1954_p2 = (add_ln54_2_reg_2708 + add_ln54_reg_2703);

assign add_ln54_40_fu_1480_p2 = (add_ln54_39_fu_1466_p2 + add_ln54_37_fu_1454_p2);

assign add_ln54_41_fu_1486_p2 = (trunc_ln54_13_fu_1444_p1 + trunc_ln54_12_fu_1440_p1);

assign add_ln54_42_fu_1492_p2 = (trunc_ln54_15_fu_1476_p1 + trunc_ln54_14_fu_1472_p1);

assign add_ln54_44_fu_1498_p2 = (mul_ln52_33_fu_507_p2 + mul_ln52_38_fu_527_p2);

assign add_ln54_45_fu_1504_p2 = (mul_ln52_17_fu_467_p2 + mul_ln54_46_fu_627_p2);

assign add_ln54_46_fu_1510_p2 = (add_ln54_45_fu_1504_p2 + mul_ln52_26_fu_487_p2);

assign add_ln54_47_fu_1524_p2 = (add_ln54_46_fu_1510_p2 + add_ln54_44_fu_1498_p2);

assign add_ln54_48_fu_1530_p2 = (mul_ln54_40_fu_567_p2 + mul_ln54_43_fu_607_p2);

assign add_ln54_49_fu_1536_p2 = (mul_ln54_41_fu_587_p2 + mul_ln52_43_fu_547_p2);

assign add_ln54_4_fu_1232_p2 = (mul_ln54_54_fu_663_p2 + mul_ln52_25_fu_483_p2);

assign add_ln54_50_fu_1542_p2 = (add_ln54_49_fu_1536_p2 + mul_ln54_50_fu_647_p2);

assign add_ln54_51_fu_1556_p2 = (add_ln54_50_fu_1542_p2 + add_ln54_48_fu_1530_p2);

assign add_ln54_52_fu_1562_p2 = (trunc_ln54_17_fu_1520_p1 + trunc_ln54_16_fu_1516_p1);

assign add_ln54_53_fu_1568_p2 = (trunc_ln54_19_fu_1552_p1 + trunc_ln54_18_fu_1548_p1);

assign add_ln54_55_fu_1574_p2 = (mul_ln52_12_fu_303_p2 + mul_ln52_14_fu_323_p2);

assign add_ln54_56_fu_1580_p2 = (mul_ln54_39_fu_463_p2 + mul_ln54_34_fu_443_p2);

assign add_ln54_57_fu_1586_p2 = (add_ln54_56_fu_1580_p2 + mul_ln52_7_fu_283_p2);

assign add_ln54_58_fu_1600_p2 = (add_ln54_57_fu_1586_p2 + add_ln54_55_fu_1574_p2);

assign add_ln54_59_fu_1606_p2 = (mul_ln54_14_fu_363_p2 + mul_ln54_19_fu_383_p2);

assign add_ln54_5_fu_1238_p2 = (mul_ln52_32_fu_503_p2 + mul_ln52_57_fu_643_p2);

assign add_ln54_60_fu_1612_p2 = (mul_ln54_24_fu_403_p2 + mul_ln52_15_fu_343_p2);

assign add_ln54_61_fu_1618_p2 = (add_ln54_60_fu_1612_p2 + mul_ln54_29_fu_423_p2);

assign add_ln54_62_fu_1632_p2 = (add_ln54_61_fu_1618_p2 + add_ln54_59_fu_1606_p2);

assign add_ln54_63_fu_1638_p2 = (trunc_ln54_21_fu_1596_p1 + trunc_ln54_20_fu_1592_p1);

assign add_ln54_64_fu_1644_p2 = (trunc_ln54_23_fu_1628_p1 + trunc_ln54_22_fu_1624_p1);

assign add_ln54_66_fu_1650_p2 = (mul_ln52_5_fu_279_p2 + mul_ln52_10_fu_299_p2);

assign add_ln54_67_fu_1656_p2 = (mul_ln54_38_fu_459_p2 + mul_ln54_23_fu_399_p2);

assign add_ln54_68_fu_1662_p2 = (add_ln54_67_fu_1656_p2 + mul_ln54_33_fu_439_p2);

assign add_ln54_69_fu_1676_p2 = (add_ln54_68_fu_1662_p2 + add_ln54_66_fu_1650_p2);

assign add_ln54_6_fu_1244_p2 = (add_ln54_5_fu_1238_p2 + mul_ln52_37_fu_523_p2);

assign add_ln54_70_fu_1682_p2 = (mul_ln54_9_fu_339_p2 + mul_ln54_18_fu_379_p2);

assign add_ln54_71_fu_1688_p2 = (mul_ln54_13_fu_359_p2 + mul_ln52_13_fu_319_p2);

assign add_ln54_72_fu_1694_p2 = (add_ln54_71_fu_1688_p2 + mul_ln54_28_fu_419_p2);

assign add_ln54_73_fu_1708_p2 = (add_ln54_72_fu_1694_p2 + add_ln54_70_fu_1682_p2);

assign add_ln54_74_fu_1714_p2 = (trunc_ln54_25_fu_1672_p1 + trunc_ln54_24_fu_1668_p1);

assign add_ln54_75_fu_1720_p2 = (trunc_ln54_27_fu_1704_p1 + trunc_ln54_26_fu_1700_p1);

assign add_ln54_77_fu_1726_p2 = (mul_ln54_37_fu_455_p2 + mul_ln52_3_fu_275_p2);

assign add_ln54_78_fu_1732_p2 = (mul_ln54_27_fu_415_p2 + mul_ln54_22_fu_395_p2);

assign add_ln54_79_fu_1738_p2 = (add_ln54_78_fu_1732_p2 + mul_ln54_32_fu_435_p2);

assign add_ln54_7_fu_1258_p2 = (add_ln54_6_fu_1244_p2 + add_ln54_4_fu_1232_p2);

assign add_ln54_80_fu_1752_p2 = (add_ln54_79_fu_1738_p2 + add_ln54_77_fu_1726_p2);

assign add_ln54_81_fu_1758_p2 = (mul_ln54_5_fu_315_p2 + mul_ln54_8_fu_335_p2);

assign add_ln54_82_fu_1764_p2 = (mul_ln54_12_fu_355_p2 + mul_ln52_9_fu_295_p2);

assign add_ln54_83_fu_1770_p2 = (add_ln54_82_fu_1764_p2 + mul_ln54_17_fu_375_p2);

assign add_ln54_84_fu_1784_p2 = (add_ln54_83_fu_1770_p2 + add_ln54_81_fu_1758_p2);

assign add_ln54_85_fu_1790_p2 = (trunc_ln54_29_fu_1748_p1 + trunc_ln54_28_fu_1744_p1);

assign add_ln54_86_fu_1796_p2 = (trunc_ln54_31_fu_1780_p1 + trunc_ln54_30_fu_1776_p1);

assign add_ln54_88_fu_1802_p2 = (mul_ln54_36_fu_451_p2 + mul_ln54_31_fu_431_p2);

assign add_ln54_89_fu_1808_p2 = (mul_ln54_26_fu_411_p2 + mul_ln54_11_fu_351_p2);

assign add_ln54_8_fu_1958_p2 = (trunc_ln54_1_reg_2718 + trunc_ln54_reg_2713);

assign add_ln54_90_fu_1814_p2 = (add_ln54_89_fu_1808_p2 + mul_ln54_21_fu_391_p2);

assign add_ln54_91_fu_1828_p2 = (add_ln54_90_fu_1814_p2 + add_ln54_88_fu_1802_p2);

assign add_ln54_92_fu_1834_p2 = (mul_ln54_2_fu_291_p2 + mul_ln54_7_fu_331_p2);

assign add_ln54_93_fu_1840_p2 = (mul_ln54_4_fu_311_p2 + mul_ln52_1_fu_271_p2);

assign add_ln54_94_fu_1846_p2 = (add_ln54_93_fu_1840_p2 + mul_ln54_16_fu_371_p2);

assign add_ln54_95_fu_1860_p2 = (add_ln54_94_fu_1846_p2 + add_ln54_92_fu_1834_p2);

assign add_ln54_96_fu_1866_p2 = (trunc_ln54_33_fu_1824_p1 + trunc_ln54_32_fu_1820_p1);

assign add_ln54_97_fu_1872_p2 = (trunc_ln54_35_fu_1856_p1 + trunc_ln54_34_fu_1852_p1);

assign add_ln54_99_fu_1878_p2 = (mul_ln54_25_fu_407_p2 + mul_ln54_30_fu_427_p2);

assign add_ln54_9_fu_1264_p2 = (trunc_ln54_3_fu_1254_p1 + trunc_ln54_2_fu_1250_p1);

assign add_ln54_fu_1206_p2 = (mul_ln52_54_fu_603_p2 + mul_ln52_56_fu_623_p2);

assign add_ln60_10_fu_2000_p2 = (add_ln54_20_reg_2748 + add_ln54_19_reg_2743);

assign add_ln60_11_fu_2038_p2 = (add_ln54_31_reg_2768 + add_ln54_30_reg_2763);

assign add_ln60_12_fu_2076_p2 = (add_ln54_42_reg_2788 + add_ln54_41_reg_2783);

assign add_ln60_13_fu_2114_p2 = (add_ln54_53_reg_2808 + add_ln54_52_reg_2803);

assign add_ln60_14_fu_2152_p2 = (add_ln54_64_reg_2828 + add_ln54_63_reg_2823);

assign add_ln60_15_fu_2190_p2 = (add_ln54_75_reg_2848 + add_ln54_74_reg_2843);

assign add_ln60_16_fu_2228_p2 = (add_ln54_86_reg_2868 + add_ln54_85_reg_2863);

assign add_ln60_17_fu_2258_p2 = (add_ln54_97_reg_2888 + add_ln54_96_reg_2883);

assign add_ln60_18_fu_2351_p2 = (add_ln54_108_reg_2908 + add_ln54_107_reg_2903);

assign add_ln60_1_fu_2042_p2 = (arr_16_fu_2024_p2 + zext_ln60_2_fu_2020_p1);

assign add_ln60_2_fu_2080_p2 = (arr_15_fu_2062_p2 + zext_ln60_3_fu_2058_p1);

assign add_ln60_3_fu_2118_p2 = (arr_14_fu_2100_p2 + zext_ln60_4_fu_2096_p1);

assign add_ln60_4_fu_2156_p2 = (arr_13_fu_2138_p2 + zext_ln60_5_fu_2134_p1);

assign add_ln60_5_fu_2194_p2 = (arr_12_fu_2176_p2 + zext_ln60_6_fu_2172_p1);

assign add_ln60_6_fu_2232_p2 = (arr_11_fu_2214_p2 + zext_ln60_7_fu_2210_p1);

assign add_ln60_7_fu_2317_p2 = (arr_10_fu_2313_p2 + zext_ln60_8_fu_2310_p1);

assign add_ln60_8_fu_2355_p2 = (arr_fu_2337_p2 + zext_ln60_9_fu_2333_p1);

assign add_ln60_9_fu_1967_p2 = (add_ln54_9_reg_2728 + add_ln54_8_fu_1958_p2);

assign add_ln60_fu_2004_p2 = (arr_17_fu_1986_p2 + zext_ln60_1_fu_1982_p1);

assign add_ln61_1_fu_2262_p2 = (add_ln60_10_fu_2000_p2 + trunc_ln1_fu_1990_p4);

assign add_ln61_fu_2388_p2 = (mul_ln60_fu_732_p2 + zext_ln61_fu_2385_p1);

assign add_ln62_1_fu_2268_p2 = (add_ln60_11_fu_2038_p2 + trunc_ln60_2_fu_2028_p4);

assign add_ln62_fu_2420_p2 = (zext_ln61_1_fu_2404_p1 + zext_ln62_fu_2417_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign arr_10_fu_2313_p2 = (add_ln54_95_reg_2878 + add_ln54_91_reg_2873);

assign arr_11_fu_2214_p2 = (add_ln54_84_reg_2858 + add_ln54_80_reg_2853);

assign arr_12_fu_2176_p2 = (add_ln54_73_reg_2838 + add_ln54_69_reg_2833);

assign arr_13_fu_2138_p2 = (add_ln54_62_reg_2818 + add_ln54_58_reg_2813);

assign arr_14_fu_2100_p2 = (add_ln54_51_reg_2798 + add_ln54_47_reg_2793);

assign arr_15_fu_2062_p2 = (add_ln54_40_reg_2778 + add_ln54_36_reg_2773);

assign arr_16_fu_2024_p2 = (add_ln54_29_reg_2758 + add_ln54_25_reg_2753);

assign arr_17_fu_1986_p2 = (add_ln54_18_reg_2738 + add_ln54_14_reg_2733);

assign arr_9_fu_1962_p2 = (add_ln54_7_reg_2723 + add_ln54_3_fu_1954_p2);

assign arr_fu_2337_p2 = (add_ln54_106_reg_2898 + add_ln54_102_reg_2893);

assign grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_ap_start = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_ap_start_reg;

assign grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_ap_start = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_ap_start_reg;

assign grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_ap_start = grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_ap_start_reg;

assign lshr_ln60_1_fu_2010_p4 = {{add_ln60_fu_2004_p2[63:25]}};

assign lshr_ln60_2_fu_2048_p4 = {{add_ln60_1_fu_2042_p2[63:26]}};

assign lshr_ln60_3_fu_2086_p4 = {{add_ln60_2_fu_2080_p2[63:25]}};

assign lshr_ln60_4_fu_2124_p4 = {{add_ln60_3_fu_2118_p2[63:26]}};

assign lshr_ln60_5_fu_2162_p4 = {{add_ln60_4_fu_2156_p2[63:25]}};

assign lshr_ln60_6_fu_2200_p4 = {{add_ln60_5_fu_2194_p2[63:26]}};

assign lshr_ln60_8_fu_2323_p4 = {{add_ln60_7_fu_2317_p2[63:26]}};

assign lshr_ln_fu_1972_p4 = {{arr_9_fu_1962_p2[63:26]}};

assign mul_ln52_10_fu_299_p0 = zext_ln52_2_fu_896_p1;

assign mul_ln52_10_fu_299_p1 = zext_ln52_5_fu_923_p1;

assign mul_ln52_11_fu_692_p1 = 32'd19;

assign mul_ln52_12_fu_303_p0 = zext_ln52_7_fu_952_p1;

assign mul_ln52_12_fu_303_p1 = zext_ln52_5_fu_923_p1;

assign mul_ln52_13_fu_319_p0 = zext_ln52_1_fu_888_p1;

assign mul_ln52_13_fu_319_p1 = zext_ln52_8_fu_958_p1;

assign mul_ln52_14_fu_323_p0 = zext_ln52_2_fu_896_p1;

assign mul_ln52_14_fu_323_p1 = zext_ln52_8_fu_958_p1;

assign mul_ln52_15_fu_343_p0 = zext_ln52_6_fu_945_p1;

assign mul_ln52_15_fu_343_p1 = zext_ln52_9_fu_996_p1;

assign mul_ln52_16_fu_697_p1 = 32'd38;

assign mul_ln52_17_fu_467_p0 = zext_ln52_16_fu_1170_p1;

assign mul_ln52_17_fu_467_p1 = zext_ln52_fu_860_p1;

assign mul_ln52_18_fu_702_p1 = 32'd19;

assign mul_ln52_19_fu_471_p0 = zext_ln52_17_fu_1176_p1;

assign mul_ln52_19_fu_471_p1 = zext_ln52_fu_860_p1;

assign mul_ln52_1_fu_271_p0 = zext_ln52_1_fu_888_p1;

assign mul_ln52_1_fu_271_p1 = zext_ln52_fu_860_p1;

assign mul_ln52_20_fu_707_p1 = 32'd38;

assign mul_ln52_21_fu_475_p0 = zext_ln52_18_fu_1183_p1;

assign mul_ln52_21_fu_475_p1 = zext_ln52_fu_860_p1;

assign mul_ln52_22_fu_712_p1 = 32'd19;

assign mul_ln52_23_fu_479_p0 = zext_ln52_19_fu_1188_p1;

assign mul_ln52_23_fu_479_p1 = zext_ln52_fu_860_p1;

assign mul_ln52_24_fu_717_p1 = 32'd38;

assign mul_ln52_25_fu_483_p0 = mul_ln52_25_fu_483_p00;

assign mul_ln52_25_fu_483_p00 = mul_ln52_24_reg_2688;

assign mul_ln52_25_fu_483_p1 = zext_ln52_fu_860_p1;

assign mul_ln52_26_fu_487_p0 = zext_ln52_4_fu_914_p1;

assign mul_ln52_26_fu_487_p1 = zext_ln52_5_fu_923_p1;

assign mul_ln52_27_fu_722_p1 = 32'd19;

assign mul_ln52_28_fu_491_p0 = zext_ln52_21_fu_1197_p1;

assign mul_ln52_28_fu_491_p1 = zext_ln52_5_fu_923_p1;

assign mul_ln52_29_fu_495_p0 = zext_ln52_17_fu_1176_p1;

assign mul_ln52_29_fu_495_p1 = zext_ln52_5_fu_923_p1;

assign mul_ln52_2_fu_672_p1 = 32'd19;

assign mul_ln52_30_fu_727_p1 = 32'd19;

assign mul_ln52_31_fu_499_p0 = mul_ln52_31_fu_499_p00;

assign mul_ln52_31_fu_499_p00 = mul_ln52_30_reg_2698;

assign mul_ln52_31_fu_499_p1 = zext_ln52_5_fu_923_p1;

assign mul_ln52_32_fu_503_p0 = zext_ln52_19_fu_1188_p1;

assign mul_ln52_32_fu_503_p1 = zext_ln52_5_fu_923_p1;

assign mul_ln52_33_fu_507_p0 = zext_ln52_3_fu_907_p1;

assign mul_ln52_33_fu_507_p1 = zext_ln52_8_fu_958_p1;

assign mul_ln52_34_fu_511_p0 = zext_ln52_4_fu_914_p1;

assign mul_ln52_34_fu_511_p1 = zext_ln52_8_fu_958_p1;

assign mul_ln52_35_fu_515_p0 = zext_ln52_16_fu_1170_p1;

assign mul_ln52_35_fu_515_p1 = zext_ln52_8_fu_958_p1;

assign mul_ln52_36_fu_519_p0 = zext_ln52_17_fu_1176_p1;

assign mul_ln52_36_fu_519_p1 = zext_ln52_8_fu_958_p1;

assign mul_ln52_37_fu_523_p0 = zext_ln52_18_fu_1183_p1;

assign mul_ln52_37_fu_523_p1 = zext_ln52_8_fu_958_p1;

assign mul_ln52_38_fu_527_p0 = zext_ln52_2_fu_896_p1;

assign mul_ln52_38_fu_527_p1 = zext_ln52_9_fu_996_p1;

assign mul_ln52_39_fu_531_p0 = zext_ln52_7_fu_952_p1;

assign mul_ln52_39_fu_531_p1 = zext_ln52_9_fu_996_p1;

assign mul_ln52_3_fu_275_p0 = zext_ln52_2_fu_896_p1;

assign mul_ln52_3_fu_275_p1 = zext_ln52_fu_860_p1;

assign mul_ln52_40_fu_535_p0 = zext_ln52_4_fu_914_p1;

assign mul_ln52_40_fu_535_p1 = zext_ln52_9_fu_996_p1;

assign mul_ln52_41_fu_539_p0 = zext_ln52_21_fu_1197_p1;

assign mul_ln52_41_fu_539_p1 = zext_ln52_9_fu_996_p1;

assign mul_ln52_42_fu_543_p0 = zext_ln52_17_fu_1176_p1;

assign mul_ln52_42_fu_543_p1 = zext_ln52_9_fu_996_p1;

assign mul_ln52_43_fu_547_p0 = zext_ln52_1_fu_888_p1;

assign mul_ln52_43_fu_547_p1 = zext_ln52_10_fu_1017_p1;

assign mul_ln52_44_fu_551_p0 = zext_ln52_2_fu_896_p1;

assign mul_ln52_44_fu_551_p1 = zext_ln52_10_fu_1017_p1;

assign mul_ln52_45_fu_555_p0 = zext_ln52_3_fu_907_p1;

assign mul_ln52_45_fu_555_p1 = zext_ln52_10_fu_1017_p1;

assign mul_ln52_46_fu_559_p0 = zext_ln52_4_fu_914_p1;

assign mul_ln52_46_fu_559_p1 = zext_ln52_10_fu_1017_p1;

assign mul_ln52_47_fu_563_p0 = zext_ln52_16_fu_1170_p1;

assign mul_ln52_47_fu_563_p1 = zext_ln52_10_fu_1017_p1;

assign mul_ln52_48_fu_571_p0 = zext_ln52_6_fu_945_p1;

assign mul_ln52_48_fu_571_p1 = zext_ln52_11_fu_1052_p1;

assign mul_ln52_49_fu_575_p0 = zext_ln52_2_fu_896_p1;

assign mul_ln52_49_fu_575_p1 = zext_ln52_11_fu_1052_p1;

assign mul_ln52_4_fu_677_p1 = 32'd38;

assign mul_ln52_50_fu_579_p0 = zext_ln52_7_fu_952_p1;

assign mul_ln52_50_fu_579_p1 = zext_ln52_11_fu_1052_p1;

assign mul_ln52_51_fu_583_p0 = zext_ln52_4_fu_914_p1;

assign mul_ln52_51_fu_583_p1 = zext_ln52_11_fu_1052_p1;

assign mul_ln52_52_fu_595_p0 = zext_ln52_1_fu_888_p1;

assign mul_ln52_52_fu_595_p1 = zext_ln52_12_fu_1072_p1;

assign mul_ln52_53_fu_599_p0 = zext_ln52_2_fu_896_p1;

assign mul_ln52_53_fu_599_p1 = zext_ln52_12_fu_1072_p1;

assign mul_ln52_54_fu_603_p0 = zext_ln52_3_fu_907_p1;

assign mul_ln52_54_fu_603_p1 = zext_ln52_12_fu_1072_p1;

assign mul_ln52_55_fu_619_p0 = zext_ln52_6_fu_945_p1;

assign mul_ln52_55_fu_619_p1 = zext_ln52_13_fu_1104_p1;

assign mul_ln52_56_fu_623_p0 = zext_ln52_2_fu_896_p1;

assign mul_ln52_56_fu_623_p1 = zext_ln52_13_fu_1104_p1;

assign mul_ln52_57_fu_643_p0 = zext_ln52_1_fu_888_p1;

assign mul_ln52_57_fu_643_p1 = zext_ln52_14_fu_1123_p1;

assign mul_ln52_5_fu_279_p0 = zext_ln52_3_fu_907_p1;

assign mul_ln52_5_fu_279_p1 = zext_ln52_fu_860_p1;

assign mul_ln52_6_fu_682_p1 = 32'd19;

assign mul_ln52_7_fu_283_p0 = zext_ln52_4_fu_914_p1;

assign mul_ln52_7_fu_283_p1 = zext_ln52_fu_860_p1;

assign mul_ln52_8_fu_687_p1 = 32'd19;

assign mul_ln52_9_fu_295_p0 = zext_ln52_6_fu_945_p1;

assign mul_ln52_9_fu_295_p1 = zext_ln52_5_fu_923_p1;

assign mul_ln52_fu_667_p1 = 32'd38;

assign mul_ln54_10_fu_347_p0 = zext_ln54_5_fu_1031_p1;

assign mul_ln54_10_fu_347_p1 = zext_ln52_10_fu_1017_p1;

assign mul_ln54_11_fu_351_p0 = zext_ln54_6_fu_1045_p1;

assign mul_ln54_11_fu_351_p1 = zext_ln52_10_fu_1017_p1;

assign mul_ln54_12_fu_355_p0 = zext_ln54_2_fu_972_p1;

assign mul_ln54_12_fu_355_p1 = zext_ln52_10_fu_1017_p1;

assign mul_ln54_13_fu_359_p0 = zext_ln54_3_fu_988_p1;

assign mul_ln54_13_fu_359_p1 = zext_ln52_10_fu_1017_p1;

assign mul_ln54_14_fu_363_p0 = zext_ln54_fu_874_p1;

assign mul_ln54_14_fu_363_p1 = zext_ln52_10_fu_1017_p1;

assign mul_ln54_15_fu_367_p0 = zext_ln54_7_fu_1066_p1;

assign mul_ln54_15_fu_367_p1 = zext_ln52_11_fu_1052_p1;

assign mul_ln54_16_fu_371_p0 = zext_ln54_5_fu_1031_p1;

assign mul_ln54_16_fu_371_p1 = zext_ln52_11_fu_1052_p1;

assign mul_ln54_17_fu_375_p0 = zext_ln54_4_fu_1010_p1;

assign mul_ln54_17_fu_375_p1 = zext_ln52_11_fu_1052_p1;

assign mul_ln54_18_fu_379_p0 = zext_ln54_2_fu_972_p1;

assign mul_ln54_18_fu_379_p1 = zext_ln52_11_fu_1052_p1;

assign mul_ln54_19_fu_383_p0 = zext_ln54_1_fu_937_p1;

assign mul_ln54_19_fu_383_p1 = zext_ln52_11_fu_1052_p1;

assign mul_ln54_1_fu_287_p0 = zext_ln54_1_fu_937_p1;

assign mul_ln54_1_fu_287_p1 = zext_ln52_5_fu_923_p1;

assign mul_ln54_20_fu_387_p0 = zext_ln54_8_fu_1086_p1;

assign mul_ln54_20_fu_387_p1 = zext_ln52_12_fu_1072_p1;

assign mul_ln54_21_fu_391_p0 = zext_ln54_9_fu_1098_p1;

assign mul_ln54_21_fu_391_p1 = zext_ln52_12_fu_1072_p1;

assign mul_ln54_22_fu_395_p0 = zext_ln54_5_fu_1031_p1;

assign mul_ln54_22_fu_395_p1 = zext_ln52_12_fu_1072_p1;

assign mul_ln54_23_fu_399_p0 = zext_ln54_6_fu_1045_p1;

assign mul_ln54_23_fu_399_p1 = zext_ln52_12_fu_1072_p1;

assign mul_ln54_24_fu_403_p0 = zext_ln54_2_fu_972_p1;

assign mul_ln54_24_fu_403_p1 = zext_ln52_12_fu_1072_p1;

assign mul_ln54_25_fu_407_p0 = zext_ln54_10_fu_1118_p1;

assign mul_ln54_25_fu_407_p1 = zext_ln52_13_fu_1104_p1;

assign mul_ln54_26_fu_411_p0 = zext_ln54_8_fu_1086_p1;

assign mul_ln54_26_fu_411_p1 = zext_ln52_13_fu_1104_p1;

assign mul_ln54_27_fu_415_p0 = zext_ln54_7_fu_1066_p1;

assign mul_ln54_27_fu_415_p1 = zext_ln52_13_fu_1104_p1;

assign mul_ln54_28_fu_419_p0 = zext_ln54_5_fu_1031_p1;

assign mul_ln54_28_fu_419_p1 = zext_ln52_13_fu_1104_p1;

assign mul_ln54_29_fu_423_p0 = zext_ln54_4_fu_1010_p1;

assign mul_ln54_29_fu_423_p1 = zext_ln52_13_fu_1104_p1;

assign mul_ln54_2_fu_291_p0 = zext_ln54_fu_874_p1;

assign mul_ln54_2_fu_291_p1 = zext_ln52_5_fu_923_p1;

assign mul_ln54_30_fu_427_p0 = zext_ln54_11_fu_1137_p1;

assign mul_ln54_30_fu_427_p1 = zext_ln52_14_fu_1123_p1;

assign mul_ln54_31_fu_431_p0 = mul_ln54_31_fu_431_p00;

assign mul_ln54_31_fu_431_p00 = shl_ln54_3_fu_1142_p2;

assign mul_ln54_31_fu_431_p1 = zext_ln52_14_fu_1123_p1;

assign mul_ln54_32_fu_435_p0 = zext_ln54_8_fu_1086_p1;

assign mul_ln54_32_fu_435_p1 = zext_ln52_14_fu_1123_p1;

assign mul_ln54_33_fu_439_p0 = zext_ln54_9_fu_1098_p1;

assign mul_ln54_33_fu_439_p1 = zext_ln52_14_fu_1123_p1;

assign mul_ln54_34_fu_443_p0 = zext_ln54_5_fu_1031_p1;

assign mul_ln54_34_fu_443_p1 = zext_ln52_14_fu_1123_p1;

assign mul_ln54_35_fu_447_p0 = mul_ln54_35_fu_447_p00;

assign mul_ln54_35_fu_447_p00 = $unsigned(zext_ln54_13_fu_1166_p0);

assign mul_ln54_35_fu_447_p1 = zext_ln52_15_fu_1152_p1;

assign mul_ln54_36_fu_451_p0 = zext_ln54_11_fu_1137_p1;

assign mul_ln54_36_fu_451_p1 = zext_ln52_15_fu_1152_p1;

assign mul_ln54_37_fu_455_p0 = zext_ln54_10_fu_1118_p1;

assign mul_ln54_37_fu_455_p1 = zext_ln52_15_fu_1152_p1;

assign mul_ln54_38_fu_459_p0 = zext_ln54_8_fu_1086_p1;

assign mul_ln54_38_fu_459_p1 = zext_ln52_15_fu_1152_p1;

assign mul_ln54_39_fu_463_p0 = zext_ln54_7_fu_1066_p1;

assign mul_ln54_39_fu_463_p1 = zext_ln52_15_fu_1152_p1;

assign mul_ln54_3_fu_307_p0 = zext_ln54_2_fu_972_p1;

assign mul_ln54_3_fu_307_p1 = zext_ln52_8_fu_958_p1;

assign mul_ln54_40_fu_567_p0 = zext_ln54_fu_874_p1;

assign mul_ln54_40_fu_567_p1 = zext_ln52_11_fu_1052_p1;

assign mul_ln54_41_fu_587_p0 = zext_ln54_3_fu_988_p1;

assign mul_ln54_41_fu_587_p1 = zext_ln52_12_fu_1072_p1;

assign mul_ln54_42_fu_591_p0 = zext_ln54_fu_874_p1;

assign mul_ln54_42_fu_591_p1 = zext_ln52_12_fu_1072_p1;

assign mul_ln54_43_fu_607_p0 = zext_ln54_2_fu_972_p1;

assign mul_ln54_43_fu_607_p1 = zext_ln52_13_fu_1104_p1;

assign mul_ln54_44_fu_611_p0 = zext_ln54_1_fu_937_p1;

assign mul_ln54_44_fu_611_p1 = zext_ln52_13_fu_1104_p1;

assign mul_ln54_45_fu_615_p0 = zext_ln54_fu_874_p1;

assign mul_ln54_45_fu_615_p1 = zext_ln52_13_fu_1104_p1;

assign mul_ln54_46_fu_627_p0 = zext_ln54_6_fu_1045_p1;

assign mul_ln54_46_fu_627_p1 = zext_ln52_14_fu_1123_p1;

assign mul_ln54_47_fu_631_p0 = zext_ln54_2_fu_972_p1;

assign mul_ln54_47_fu_631_p1 = zext_ln52_14_fu_1123_p1;

assign mul_ln54_48_fu_635_p0 = zext_ln54_3_fu_988_p1;

assign mul_ln54_48_fu_635_p1 = zext_ln52_14_fu_1123_p1;

assign mul_ln54_49_fu_639_p0 = zext_ln54_fu_874_p1;

assign mul_ln54_49_fu_639_p1 = zext_ln52_14_fu_1123_p1;

assign mul_ln54_4_fu_311_p0 = zext_ln54_3_fu_988_p1;

assign mul_ln54_4_fu_311_p1 = zext_ln52_8_fu_958_p1;

assign mul_ln54_50_fu_647_p0 = zext_ln54_5_fu_1031_p1;

assign mul_ln54_50_fu_647_p1 = zext_ln52_15_fu_1152_p1;

assign mul_ln54_51_fu_651_p0 = zext_ln54_4_fu_1010_p1;

assign mul_ln54_51_fu_651_p1 = zext_ln52_15_fu_1152_p1;

assign mul_ln54_52_fu_655_p0 = zext_ln54_2_fu_972_p1;

assign mul_ln54_52_fu_655_p1 = zext_ln52_15_fu_1152_p1;

assign mul_ln54_53_fu_659_p0 = zext_ln54_1_fu_937_p1;

assign mul_ln54_53_fu_659_p1 = zext_ln52_15_fu_1152_p1;

assign mul_ln54_54_fu_663_p0 = zext_ln54_fu_874_p1;

assign mul_ln54_54_fu_663_p1 = zext_ln52_15_fu_1152_p1;

assign mul_ln54_5_fu_315_p0 = zext_ln54_fu_874_p1;

assign mul_ln54_5_fu_315_p1 = zext_ln52_8_fu_958_p1;

assign mul_ln54_6_fu_327_p0 = zext_ln54_4_fu_1010_p1;

assign mul_ln54_6_fu_327_p1 = zext_ln52_9_fu_996_p1;

assign mul_ln54_7_fu_331_p0 = zext_ln54_2_fu_972_p1;

assign mul_ln54_7_fu_331_p1 = zext_ln52_9_fu_996_p1;

assign mul_ln54_8_fu_335_p0 = zext_ln54_1_fu_937_p1;

assign mul_ln54_8_fu_335_p1 = zext_ln52_9_fu_996_p1;

assign mul_ln54_9_fu_339_p0 = zext_ln54_fu_874_p1;

assign mul_ln54_9_fu_339_p1 = zext_ln52_9_fu_996_p1;

assign mul_ln54_fu_267_p0 = zext_ln54_fu_874_p1;

assign mul_ln54_fu_267_p1 = zext_ln52_fu_860_p1;

assign mul_ln60_fu_732_p0 = mul_ln60_fu_732_p00;

assign mul_ln60_fu_732_p00 = trunc_ln60_s_fu_2361_p4;

assign mul_ln60_fu_732_p1 = 44'd19;

assign out1_w_1_fu_2412_p2 = (zext_ln61_2_fu_2408_p1 + add_ln61_1_reg_2924);

assign out1_w_2_fu_2456_p2 = (zext_ln62_2_fu_2453_p1 + zext_ln62_1_fu_2450_p1);

assign out1_w_3_fu_2274_p2 = (add_ln60_12_fu_2076_p2 + trunc_ln60_3_fu_2066_p4);

assign out1_w_4_fu_2280_p2 = (add_ln60_13_fu_2114_p2 + trunc_ln60_4_fu_2104_p4);

assign out1_w_5_fu_2286_p2 = (add_ln60_14_fu_2152_p2 + trunc_ln60_5_fu_2142_p4);

assign out1_w_6_fu_2292_p2 = (add_ln60_15_fu_2190_p2 + trunc_ln60_6_fu_2180_p4);

assign out1_w_7_fu_2298_p2 = (add_ln60_16_fu_2228_p2 + trunc_ln60_7_fu_2218_p4);

assign out1_w_8_fu_2304_p2 = (add_ln60_17_fu_2258_p2 + trunc_ln60_8_fu_2248_p4);

assign out1_w_9_fu_2434_p2 = (add_ln60_18_fu_2351_p2 + trunc_ln60_9_fu_2341_p4);

assign out1_w_fu_2380_p2 = (trunc_ln60_fu_2376_p1 + add_ln60_9_reg_2913);

assign sext_ln24_fu_767_p1 = $signed(trunc_ln24_1_reg_2583);

assign sext_ln34_fu_777_p1 = $signed(trunc_ln34_1_reg_2589);

assign sext_ln73_fu_2440_p1 = $signed(trunc_ln73_1_reg_2595);

assign shl_ln54_1_fu_1040_p0 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_3_out;

assign shl_ln54_1_fu_1040_p2 = shl_ln54_1_fu_1040_p0 << 32'd1;

assign shl_ln54_2_fu_1093_p0 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_5_out;

assign shl_ln54_2_fu_1093_p2 = shl_ln54_2_fu_1093_p0 << 32'd1;

assign shl_ln54_3_fu_1142_p0 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_7_out;

assign shl_ln54_3_fu_1142_p2 = shl_ln54_3_fu_1142_p0 << 32'd1;

assign shl_ln54_fu_983_p0 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_1_out;

assign shl_ln54_fu_983_p2 = shl_ln54_fu_983_p0 << 32'd1;

assign tmp_5_fu_2394_p4 = {{add_ln61_fu_2388_p2[43:26]}};

assign trunc_ln1_fu_1990_p4 = {{arr_9_fu_1962_p2[50:26]}};

assign trunc_ln54_10_fu_1396_p1 = add_ln54_26_fu_1378_p2[25:0];

assign trunc_ln54_11_fu_1400_p1 = add_ln54_28_fu_1390_p2[25:0];

assign trunc_ln54_12_fu_1440_p1 = add_ln54_33_fu_1422_p2[24:0];

assign trunc_ln54_13_fu_1444_p1 = add_ln54_35_fu_1434_p2[24:0];

assign trunc_ln54_14_fu_1472_p1 = add_ln54_37_fu_1454_p2[24:0];

assign trunc_ln54_15_fu_1476_p1 = add_ln54_39_fu_1466_p2[24:0];

assign trunc_ln54_16_fu_1516_p1 = add_ln54_44_fu_1498_p2[25:0];

assign trunc_ln54_17_fu_1520_p1 = add_ln54_46_fu_1510_p2[25:0];

assign trunc_ln54_18_fu_1548_p1 = add_ln54_48_fu_1530_p2[25:0];

assign trunc_ln54_19_fu_1552_p1 = add_ln54_50_fu_1542_p2[25:0];

assign trunc_ln54_1_fu_1228_p1 = add_ln54_2_fu_1218_p2[25:0];

assign trunc_ln54_20_fu_1592_p1 = add_ln54_55_fu_1574_p2[24:0];

assign trunc_ln54_21_fu_1596_p1 = add_ln54_57_fu_1586_p2[24:0];

assign trunc_ln54_22_fu_1624_p1 = add_ln54_59_fu_1606_p2[24:0];

assign trunc_ln54_23_fu_1628_p1 = add_ln54_61_fu_1618_p2[24:0];

assign trunc_ln54_24_fu_1668_p1 = add_ln54_66_fu_1650_p2[25:0];

assign trunc_ln54_25_fu_1672_p1 = add_ln54_68_fu_1662_p2[25:0];

assign trunc_ln54_26_fu_1700_p1 = add_ln54_70_fu_1682_p2[25:0];

assign trunc_ln54_27_fu_1704_p1 = add_ln54_72_fu_1694_p2[25:0];

assign trunc_ln54_28_fu_1744_p1 = add_ln54_77_fu_1726_p2[24:0];

assign trunc_ln54_29_fu_1748_p1 = add_ln54_79_fu_1738_p2[24:0];

assign trunc_ln54_2_fu_1250_p1 = add_ln54_4_fu_1232_p2[25:0];

assign trunc_ln54_30_fu_1776_p1 = add_ln54_81_fu_1758_p2[24:0];

assign trunc_ln54_31_fu_1780_p1 = add_ln54_83_fu_1770_p2[24:0];

assign trunc_ln54_32_fu_1820_p1 = add_ln54_88_fu_1802_p2[25:0];

assign trunc_ln54_33_fu_1824_p1 = add_ln54_90_fu_1814_p2[25:0];

assign trunc_ln54_34_fu_1852_p1 = add_ln54_92_fu_1834_p2[25:0];

assign trunc_ln54_35_fu_1856_p1 = add_ln54_94_fu_1846_p2[25:0];

assign trunc_ln54_36_fu_1896_p1 = add_ln54_99_fu_1878_p2[24:0];

assign trunc_ln54_37_fu_1900_p1 = add_ln54_101_fu_1890_p2[24:0];

assign trunc_ln54_38_fu_1928_p1 = add_ln54_103_fu_1910_p2[24:0];

assign trunc_ln54_39_fu_1932_p1 = add_ln54_105_fu_1922_p2[24:0];

assign trunc_ln54_3_fu_1254_p1 = add_ln54_6_fu_1244_p2[25:0];

assign trunc_ln54_4_fu_1288_p1 = add_ln54_11_fu_1270_p2[24:0];

assign trunc_ln54_5_fu_1292_p1 = add_ln54_13_fu_1282_p2[24:0];

assign trunc_ln54_6_fu_1320_p1 = add_ln54_15_fu_1302_p2[24:0];

assign trunc_ln54_7_fu_1324_p1 = add_ln54_17_fu_1314_p2[24:0];

assign trunc_ln54_8_fu_1364_p1 = add_ln54_22_fu_1346_p2[25:0];

assign trunc_ln54_9_fu_1368_p1 = add_ln54_24_fu_1358_p2[25:0];

assign trunc_ln54_fu_1224_p1 = add_ln54_fu_1206_p2[25:0];

assign trunc_ln60_2_fu_2028_p4 = {{add_ln60_fu_2004_p2[50:25]}};

assign trunc_ln60_3_fu_2066_p4 = {{add_ln60_1_fu_2042_p2[50:26]}};

assign trunc_ln60_4_fu_2104_p4 = {{add_ln60_2_fu_2080_p2[50:25]}};

assign trunc_ln60_5_fu_2142_p4 = {{add_ln60_3_fu_2118_p2[50:26]}};

assign trunc_ln60_6_fu_2180_p4 = {{add_ln60_4_fu_2156_p2[50:25]}};

assign trunc_ln60_7_fu_2218_p4 = {{add_ln60_5_fu_2194_p2[50:26]}};

assign trunc_ln60_8_fu_2248_p4 = {{add_ln60_6_fu_2232_p2[50:25]}};

assign trunc_ln60_9_fu_2341_p4 = {{add_ln60_7_fu_2317_p2[50:26]}};

assign trunc_ln60_fu_2376_p1 = mul_ln60_fu_732_p2[25:0];

assign trunc_ln60_s_fu_2361_p4 = {{add_ln60_8_fu_2355_p2[63:25]}};

assign zext_ln52_10_fu_1017_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_5_out;

assign zext_ln52_11_fu_1052_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_4_out;

assign zext_ln52_12_fu_1072_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_3_out;

assign zext_ln52_13_fu_1104_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_2_out;

assign zext_ln52_14_fu_1123_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_1_out;

assign zext_ln52_15_fu_1152_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_out;

assign zext_ln52_16_fu_1170_p1 = mul_ln52_16_reg_2668;

assign zext_ln52_17_fu_1176_p1 = mul_ln52_18_reg_2673;

assign zext_ln52_18_fu_1183_p1 = mul_ln52_20_reg_2678;

assign zext_ln52_19_fu_1188_p1 = mul_ln52_22_reg_2683;

assign zext_ln52_1_fu_888_p1 = mul_ln52_reg_2638;

assign zext_ln52_21_fu_1197_p1 = mul_ln52_27_reg_2693;

assign zext_ln52_2_fu_896_p1 = mul_ln52_2_reg_2643;

assign zext_ln52_3_fu_907_p1 = mul_ln52_4_reg_2648;

assign zext_ln52_4_fu_914_p1 = mul_ln52_6_reg_2653;

assign zext_ln52_5_fu_923_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_8_out;

assign zext_ln52_6_fu_945_p1 = mul_ln52_8_reg_2658;

assign zext_ln52_7_fu_952_p1 = mul_ln52_11_reg_2663;

assign zext_ln52_8_fu_958_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_7_out;

assign zext_ln52_9_fu_996_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_6_out;

assign zext_ln52_fu_860_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_arg1_r_9_out;

assign zext_ln54_10_fu_1118_p0 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_7_out;

assign zext_ln54_10_fu_1118_p1 = $unsigned(zext_ln54_10_fu_1118_p0);

assign zext_ln54_11_fu_1137_p0 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_8_out;

assign zext_ln54_11_fu_1137_p1 = $unsigned(zext_ln54_11_fu_1137_p0);

assign zext_ln54_13_fu_1166_p0 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_9_out;

assign zext_ln54_1_fu_937_p0 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_1_out;

assign zext_ln54_1_fu_937_p1 = $unsigned(zext_ln54_1_fu_937_p0);

assign zext_ln54_2_fu_972_p0 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_2_out;

assign zext_ln54_2_fu_972_p1 = $unsigned(zext_ln54_2_fu_972_p0);

assign zext_ln54_3_fu_988_p1 = shl_ln54_fu_983_p2;

assign zext_ln54_4_fu_1010_p0 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_3_out;

assign zext_ln54_4_fu_1010_p1 = $unsigned(zext_ln54_4_fu_1010_p0);

assign zext_ln54_5_fu_1031_p0 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_4_out;

assign zext_ln54_5_fu_1031_p1 = $unsigned(zext_ln54_5_fu_1031_p0);

assign zext_ln54_6_fu_1045_p1 = shl_ln54_1_fu_1040_p2;

assign zext_ln54_7_fu_1066_p0 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_5_out;

assign zext_ln54_7_fu_1066_p1 = $unsigned(zext_ln54_7_fu_1066_p0);

assign zext_ln54_8_fu_1086_p0 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_6_out;

assign zext_ln54_8_fu_1086_p1 = $unsigned(zext_ln54_8_fu_1086_p0);

assign zext_ln54_9_fu_1098_p1 = shl_ln54_2_fu_1093_p2;

assign zext_ln54_fu_874_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_arg2_r_out;

assign zext_ln60_1_fu_1982_p1 = lshr_ln_fu_1972_p4;

assign zext_ln60_2_fu_2020_p1 = lshr_ln60_1_fu_2010_p4;

assign zext_ln60_3_fu_2058_p1 = lshr_ln60_2_fu_2048_p4;

assign zext_ln60_4_fu_2096_p1 = lshr_ln60_3_fu_2086_p4;

assign zext_ln60_5_fu_2134_p1 = lshr_ln60_4_fu_2124_p4;

assign zext_ln60_6_fu_2172_p1 = lshr_ln60_5_fu_2162_p4;

assign zext_ln60_7_fu_2210_p1 = lshr_ln60_6_fu_2200_p4;

assign zext_ln60_8_fu_2310_p1 = lshr_ln60_7_reg_2919;

assign zext_ln60_9_fu_2333_p1 = lshr_ln60_8_fu_2323_p4;

assign zext_ln61_1_fu_2404_p1 = tmp_5_fu_2394_p4;

assign zext_ln61_2_fu_2408_p1 = tmp_5_fu_2394_p4;

assign zext_ln61_fu_2385_p1 = add_ln60_9_reg_2913;

assign zext_ln62_1_fu_2450_p1 = tmp_reg_2975;

assign zext_ln62_2_fu_2453_p1 = add_ln62_1_reg_2930;

assign zext_ln62_fu_2417_p1 = add_ln61_1_reg_2924;

endmodule //fiat_25519_carry_mul
