`timescale 1ns/1ps
module tb_vedic_4x4();
  reg [3:0] a, b;
  wire [7:0] p;

  vedic_4x4 uut (.a(a), .b(b), .p(p));

  initial begin
    $monitor("a=%d b=%d | p=%d", a, b, p);
    a = 4'd3; b = 4'd2; #10;
    a = 4'd7; b = 4'd5; #10;
    a = 4'd15; b = 4'd15; #10;
    a = 4'd9; b = 4'd6; #10;
    $finish;
  end
endmodule
