Info: Generated by version: 18.1 build 222
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/qsys/ip/nios_qsys/nios_qsys_jtag_uart_0.ip --synthesis=VERILOG --output-directory=/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/qsys/ip/nios_qsys/nios_qsys_jtag_uart_0 --family="Arria 10" --part=10AX066K3F40E2SG
Info: nios_qsys_jtag_uart_0.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Skipping generation of nios_qsys_jtag_uart_0: files already generated.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in nios_qsys_jtag_uart_0. No files generated.
Info: Finished: Generate IP Core Documentation
