

================================================================
== Vitis HLS Report for 'insert_point_Pipeline_is_valid_label2'
================================================================
* Date:           Fri Oct 14 18:01:26 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  18.00 ns|  7.997 ns|     4.86 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|       19|  90.000 ns|  0.342 us|    5|   19|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- is_valid_label2  |        3|       17|         2|          2|          1|  1 ~ 8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     56|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     42|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     59|    -|
|Register         |        -|    -|      16|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      16|    157|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+---+----+-----+
    |     Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------+---------------+---------+----+---+----+-----+
    |mux_84_32_1_1_U8  |mux_84_32_1_1  |        0|   0|  0|  42|    0|
    +------------------+---------------+---------+----+---+----+-----+
    |Total             |               |        0|   0|  0|  42|    0|
    +------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln87_fu_161_p2     |         +|   0|  0|  13|           4|           1|
    |and_ln89_fu_232_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln87_fu_155_p2    |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln89_2_fu_216_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln89_fu_210_p2    |      icmp|   0|  0|  11|           8|           2|
    |or_ln89_2_fu_238_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln89_3_fu_226_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln89_fu_222_p2      |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  56|          43|          13|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  14|          3|    1|          3|
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_phi_mux_merge_phi_fu_124_p4  |   9|          2|    1|          2|
    |ap_return                       |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2            |   9|          2|    4|          8|
    |i_fu_68                         |   9|          2|    4|          8|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  59|         13|   12|         25|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |add_ln87_reg_259     |  4|   0|    4|          0|
    |ap_CS_fsm            |  2|   0|    2|          0|
    |ap_done_reg          |  1|   0|    1|          0|
    |ap_return_preg       |  1|   0|    1|          0|
    |i_fu_68              |  4|   0|    4|          0|
    |icmp_ln87_reg_255    |  1|   0|    1|          0|
    |icmp_ln89_2_reg_276  |  1|   0|    1|          0|
    |icmp_ln89_reg_271    |  1|   0|    1|          0|
    |merge_reg_120        |  1|   0|    1|          0|
    +---------------------+---+----+-----+-----------+
    |Total                | 16|   0|   16|          0|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  insert_point_Pipeline_is_valid_label2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  insert_point_Pipeline_is_valid_label2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  insert_point_Pipeline_is_valid_label2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  insert_point_Pipeline_is_valid_label2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  insert_point_Pipeline_is_valid_label2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  insert_point_Pipeline_is_valid_label2|  return value|
|ap_return             |  out|    1|  ap_ctrl_hs|  insert_point_Pipeline_is_valid_label2|  return value|
|grp_fu_1711_p_din0    |  out|   32|  ap_ctrl_hs|  insert_point_Pipeline_is_valid_label2|  return value|
|grp_fu_1711_p_din1    |  out|   32|  ap_ctrl_hs|  insert_point_Pipeline_is_valid_label2|  return value|
|grp_fu_1711_p_opcode  |  out|    5|  ap_ctrl_hs|  insert_point_Pipeline_is_valid_label2|  return value|
|grp_fu_1711_p_dout0   |   in|    1|  ap_ctrl_hs|  insert_point_Pipeline_is_valid_label2|  return value|
|grp_fu_1711_p_ce      |  out|    1|  ap_ctrl_hs|  insert_point_Pipeline_is_valid_label2|  return value|
|grp_fu_1715_p_din0    |  out|   32|  ap_ctrl_hs|  insert_point_Pipeline_is_valid_label2|  return value|
|grp_fu_1715_p_din1    |  out|   32|  ap_ctrl_hs|  insert_point_Pipeline_is_valid_label2|  return value|
|grp_fu_1715_p_opcode  |  out|    5|  ap_ctrl_hs|  insert_point_Pipeline_is_valid_label2|  return value|
|grp_fu_1715_p_dout0   |   in|    1|  ap_ctrl_hs|  insert_point_Pipeline_is_valid_label2|  return value|
|grp_fu_1715_p_ce      |  out|    1|  ap_ctrl_hs|  insert_point_Pipeline_is_valid_label2|  return value|
|grp_fu_1719_p_din0    |  out|   32|  ap_ctrl_hs|  insert_point_Pipeline_is_valid_label2|  return value|
|grp_fu_1719_p_din1    |  out|   32|  ap_ctrl_hs|  insert_point_Pipeline_is_valid_label2|  return value|
|grp_fu_1719_p_opcode  |  out|    5|  ap_ctrl_hs|  insert_point_Pipeline_is_valid_label2|  return value|
|grp_fu_1719_p_dout0   |   in|    1|  ap_ctrl_hs|  insert_point_Pipeline_is_valid_label2|  return value|
|grp_fu_1719_p_ce      |  out|    1|  ap_ctrl_hs|  insert_point_Pipeline_is_valid_label2|  return value|
|d_read                |   in|   32|     ap_none|                                 d_read|        scalar|
|d_read_8              |   in|   32|     ap_none|                               d_read_8|        scalar|
|d_read_9              |   in|   32|     ap_none|                               d_read_9|        scalar|
|d_read_10             |   in|   32|     ap_none|                              d_read_10|        scalar|
|d_read_11             |   in|   32|     ap_none|                              d_read_11|        scalar|
|d_read_12             |   in|   32|     ap_none|                              d_read_12|        scalar|
|d_read_13             |   in|   32|     ap_none|                              d_read_13|        scalar|
|d_read_14             |   in|   32|     ap_none|                              d_read_14|        scalar|
+----------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.73>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%d_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_14"   --->   Operation 6 'read' 'd_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%d_read_2 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_13"   --->   Operation 7 'read' 'd_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%d_read_3 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_12"   --->   Operation 8 'read' 'd_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%d_read_4 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_11"   --->   Operation 9 'read' 'd_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%d_read_5 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_10"   --->   Operation 10 'read' 'd_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%d_read_6 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_9"   --->   Operation 11 'read' 'd_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%d_read_7 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_8"   --->   Operation 12 'read' 'd_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%d_read_15 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read"   --->   Operation 13 'read' 'd_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [detector_solid/abs_solid_detector.cpp:87]   --->   Operation 16 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.30ns)   --->   "%icmp_ln87 = icmp_eq  i4 %i_2, i4 8" [detector_solid/abs_solid_detector.cpp:87]   --->   Operation 18 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4"   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.73ns)   --->   "%add_ln87 = add i4 %i_2, i4 1" [detector_solid/abs_solid_detector.cpp:87]   --->   Operation 20 'add' 'add_ln87' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %for.body.i.split, void %insert_point_label4.exitStub" [detector_solid/abs_solid_detector.cpp:87]   --->   Operation 21 'br' 'br_ln87' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (2.30ns)   --->   "%p_x_assign = mux i32 @_ssdm_op_Mux.ap_auto.8float.i4, i32 %d_read_15, i32 %d_read_7, i32 %d_read_6, i32 %d_read_5, i32 %d_read_4, i32 %d_read_3, i32 %d_read_2, i32 %d_read_1, i4 %i_2" [detector_solid/abs_solid_detector.cpp:89]   --->   Operation 22 'mux' 'p_x_assign' <Predicate = (!icmp_ln87)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [2/2] (5.43ns)   --->   "%cmp_i_i1 = fcmp_uno  i32 %p_x_assign, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 23 'fcmp' 'cmp_i_i1' <Predicate = (!icmp_ln87)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%bitcast_ln89 = bitcast i32 %p_x_assign" [detector_solid/abs_solid_detector.cpp:89]   --->   Operation 24 'bitcast' 'bitcast_ln89' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln89, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:89]   --->   Operation 25 'partselect' 'tmp_s' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i32 %bitcast_ln89" [detector_solid/abs_solid_detector.cpp:89]   --->   Operation 26 'trunc' 'trunc_ln89' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.55ns)   --->   "%icmp_ln89 = icmp_ne  i8 %tmp_s, i8 255" [detector_solid/abs_solid_detector.cpp:89]   --->   Operation 27 'icmp' 'icmp_ln89' <Predicate = (!icmp_ln87)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.44ns)   --->   "%icmp_ln89_2 = icmp_eq  i23 %trunc_ln89, i23 0" [detector_solid/abs_solid_detector.cpp:89]   --->   Operation 28 'icmp' 'icmp_ln89_2' <Predicate = (!icmp_ln87)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [2/2] (5.43ns)   --->   "%tmp_90 = fcmp_oeq  i32 %p_x_assign, i32 inf" [detector_solid/abs_solid_detector.cpp:89]   --->   Operation 29 'fcmp' 'tmp_90' <Predicate = (!icmp_ln87)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [2/2] (5.43ns)   --->   "%tmp_91 = fcmp_oeq  i32 %p_x_assign, i32 -inf" [detector_solid/abs_solid_detector.cpp:89]   --->   Operation 30 'fcmp' 'tmp_91' <Predicate = (!icmp_ln87)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.99>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [detector_solid/abs_solid_detector.cpp:87]   --->   Operation 31 'specloopname' 'specloopname_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 32 [1/2] (5.43ns)   --->   "%cmp_i_i1 = fcmp_uno  i32 %p_x_assign, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 32 'fcmp' 'cmp_i_i1' <Predicate = (!icmp_ln87)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_2)   --->   "%or_ln89 = or i1 %icmp_ln89_2, i1 %icmp_ln89" [detector_solid/abs_solid_detector.cpp:89]   --->   Operation 33 'or' 'or_ln89' <Predicate = (!icmp_ln87)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/2] (5.43ns)   --->   "%tmp_90 = fcmp_oeq  i32 %p_x_assign, i32 inf" [detector_solid/abs_solid_detector.cpp:89]   --->   Operation 34 'fcmp' 'tmp_90' <Predicate = (!icmp_ln87)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/2] (5.43ns)   --->   "%tmp_91 = fcmp_oeq  i32 %p_x_assign, i32 -inf" [detector_solid/abs_solid_detector.cpp:89]   --->   Operation 35 'fcmp' 'tmp_91' <Predicate = (!icmp_ln87)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_2)   --->   "%or_ln89_3 = or i1 %tmp_90, i1 %tmp_91" [detector_solid/abs_solid_detector.cpp:89]   --->   Operation 36 'or' 'or_ln89_3' <Predicate = (!icmp_ln87)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_2)   --->   "%and_ln89 = and i1 %or_ln89, i1 %or_ln89_3" [detector_solid/abs_solid_detector.cpp:89]   --->   Operation 37 'and' 'and_ln89' <Predicate = (!icmp_ln87)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_2 = or i1 %and_ln89, i1 %cmp_i_i1" [detector_solid/abs_solid_detector.cpp:89]   --->   Operation 38 'or' 'or_ln89_2' <Predicate = (!icmp_ln87)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.58ns)   --->   "%br_ln89 = br i1 %or_ln89_2, void %for.inc.i, void %insert_point_label4.exitStub" [detector_solid/abs_solid_detector.cpp:89]   --->   Operation 39 'br' 'br_ln89' <Predicate = (!icmp_ln87)> <Delay = 1.58>
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln87 = store i4 %add_ln87, i4 %i" [detector_solid/abs_solid_detector.cpp:87]   --->   Operation 40 'store' 'store_ln87' <Predicate = (!icmp_ln87 & !or_ln89_2)> <Delay = 1.58>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln87 = br void %for.body.i" [detector_solid/abs_solid_detector.cpp:87]   --->   Operation 41 'br' 'br_ln87' <Predicate = (!icmp_ln87 & !or_ln89_2)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%merge = phi i1 1, void %for.body.i, i1 0, void %for.body.i.split"   --->   Operation 42 'phi' 'merge' <Predicate = (or_ln89_2) | (icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %merge"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (or_ln89_2) | (icmp_ln87)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_read_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_read_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_read_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_read_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_read_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_read_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_read_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 011]
d_read_1              (read             ) [ 000]
d_read_2              (read             ) [ 000]
d_read_3              (read             ) [ 000]
d_read_4              (read             ) [ 000]
d_read_5              (read             ) [ 000]
d_read_6              (read             ) [ 000]
d_read_7              (read             ) [ 000]
d_read_15             (read             ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
i_2                   (load             ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
icmp_ln87             (icmp             ) [ 011]
speclooptripcount_ln0 (speclooptripcount) [ 000]
add_ln87              (add              ) [ 001]
br_ln87               (br               ) [ 011]
p_x_assign            (mux              ) [ 001]
bitcast_ln89          (bitcast          ) [ 000]
tmp_s                 (partselect       ) [ 000]
trunc_ln89            (trunc            ) [ 000]
icmp_ln89             (icmp             ) [ 001]
icmp_ln89_2           (icmp             ) [ 001]
specloopname_ln87     (specloopname     ) [ 000]
cmp_i_i1              (fcmp             ) [ 000]
or_ln89               (or               ) [ 000]
tmp_90                (fcmp             ) [ 000]
tmp_91                (fcmp             ) [ 000]
or_ln89_3             (or               ) [ 000]
and_ln89              (and              ) [ 000]
or_ln89_2             (or               ) [ 001]
br_ln89               (br               ) [ 000]
store_ln87            (store            ) [ 000]
br_ln87               (br               ) [ 000]
merge                 (phi              ) [ 001]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d_read_8">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_read_8"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="d_read_9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_read_9"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="d_read_10">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_read_10"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="d_read_11">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_read_11"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="d_read_12">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_read_12"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="d_read_13">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_read_13"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="d_read_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_read_14"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8float.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="d_read_1_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_read_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="d_read_2_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_read_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="d_read_3_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_read_3/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="d_read_4_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_read_4/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="d_read_5_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_read_5/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="d_read_6_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_read_6/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="d_read_7_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_read_7/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="d_read_15_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_read_15/1 "/>
</bind>
</comp>

<comp id="120" class="1005" name="merge_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="merge (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="merge_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="merge/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="cmp_i_i1/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_90/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_91/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln0_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="4" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="i_2_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="icmp_ln87_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="0"/>
<pin id="157" dir="0" index="1" bw="4" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln87_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="p_x_assign_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="0" index="2" bw="32" slack="0"/>
<pin id="171" dir="0" index="3" bw="32" slack="0"/>
<pin id="172" dir="0" index="4" bw="32" slack="0"/>
<pin id="173" dir="0" index="5" bw="32" slack="0"/>
<pin id="174" dir="0" index="6" bw="32" slack="0"/>
<pin id="175" dir="0" index="7" bw="32" slack="0"/>
<pin id="176" dir="0" index="8" bw="32" slack="0"/>
<pin id="177" dir="0" index="9" bw="4" slack="0"/>
<pin id="178" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_x_assign/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="bitcast_ln89_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln89/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_s_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="6" slack="0"/>
<pin id="200" dir="0" index="3" bw="6" slack="0"/>
<pin id="201" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="trunc_ln89_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln89/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln89_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln89_2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="23" slack="0"/>
<pin id="218" dir="0" index="1" bw="23" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89_2/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="or_ln89_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="0" index="1" bw="1" slack="1"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln89/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="or_ln89_3_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln89_3/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="and_ln89_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln89/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="or_ln89_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln89_2/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln87_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="1"/>
<pin id="246" dir="0" index="1" bw="4" slack="1"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/2 "/>
</bind>
</comp>

<comp id="248" class="1005" name="i_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="255" class="1005" name="icmp_ln87_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln87 "/>
</bind>
</comp>

<comp id="259" class="1005" name="add_ln87_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="1"/>
<pin id="261" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln87 "/>
</bind>
</comp>

<comp id="264" class="1005" name="p_x_assign_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_x_assign "/>
</bind>
</comp>

<comp id="271" class="1005" name="icmp_ln89_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln89 "/>
</bind>
</comp>

<comp id="276" class="1005" name="icmp_ln89_2_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln89_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="64" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="66" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="136"><net_src comp="44" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="56" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="58" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="159"><net_src comp="152" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="30" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="152" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="40" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="179"><net_src comp="42" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="180"><net_src comp="114" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="181"><net_src comp="108" pin="2"/><net_sink comp="167" pin=2"/></net>

<net id="182"><net_src comp="102" pin="2"/><net_sink comp="167" pin=3"/></net>

<net id="183"><net_src comp="96" pin="2"/><net_sink comp="167" pin=4"/></net>

<net id="184"><net_src comp="90" pin="2"/><net_sink comp="167" pin=5"/></net>

<net id="185"><net_src comp="84" pin="2"/><net_sink comp="167" pin=6"/></net>

<net id="186"><net_src comp="78" pin="2"/><net_sink comp="167" pin=7"/></net>

<net id="187"><net_src comp="72" pin="2"/><net_sink comp="167" pin=8"/></net>

<net id="188"><net_src comp="152" pin="1"/><net_sink comp="167" pin=9"/></net>

<net id="189"><net_src comp="167" pin="10"/><net_sink comp="132" pin=0"/></net>

<net id="190"><net_src comp="167" pin="10"/><net_sink comp="137" pin=0"/></net>

<net id="191"><net_src comp="167" pin="10"/><net_sink comp="142" pin=0"/></net>

<net id="195"><net_src comp="167" pin="10"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="46" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="192" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="204"><net_src comp="48" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="205"><net_src comp="50" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="209"><net_src comp="192" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="196" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="52" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="206" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="54" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="230"><net_src comp="137" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="142" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="222" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="226" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="132" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="251"><net_src comp="68" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="254"><net_src comp="248" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="258"><net_src comp="155" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="161" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="267"><net_src comp="167" pin="10"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="270"><net_src comp="264" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="274"><net_src comp="210" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="279"><net_src comp="216" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="222" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: insert_point_Pipeline_is_valid_label2 : d_read | {1 }
	Port: insert_point_Pipeline_is_valid_label2 : d_read_8 | {1 }
	Port: insert_point_Pipeline_is_valid_label2 : d_read_9 | {1 }
	Port: insert_point_Pipeline_is_valid_label2 : d_read_10 | {1 }
	Port: insert_point_Pipeline_is_valid_label2 : d_read_11 | {1 }
	Port: insert_point_Pipeline_is_valid_label2 : d_read_12 | {1 }
	Port: insert_point_Pipeline_is_valid_label2 : d_read_13 | {1 }
	Port: insert_point_Pipeline_is_valid_label2 : d_read_14 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln87 : 2
		add_ln87 : 2
		br_ln87 : 3
		p_x_assign : 2
		cmp_i_i1 : 3
		bitcast_ln89 : 3
		tmp_s : 4
		trunc_ln89 : 4
		icmp_ln89 : 5
		icmp_ln89_2 : 5
		tmp_90 : 3
		tmp_91 : 3
	State 2
		or_ln89_3 : 1
		and_ln89 : 1
		or_ln89_2 : 1
		br_ln89 : 1
		merge : 2
		ret_ln0 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|    mux   |   p_x_assign_fu_167   |    0    |    42   |
|----------|-----------------------|---------|---------|
|          |    icmp_ln87_fu_155   |    0    |    9    |
|   icmp   |    icmp_ln89_fu_210   |    0    |    11   |
|          |   icmp_ln89_2_fu_216  |    0    |    15   |
|----------|-----------------------|---------|---------|
|    add   |    add_ln87_fu_161    |    0    |    13   |
|----------|-----------------------|---------|---------|
|          |     or_ln89_fu_222    |    0    |    2    |
|    or    |    or_ln89_3_fu_226   |    0    |    2    |
|          |    or_ln89_2_fu_238   |    0    |    2    |
|----------|-----------------------|---------|---------|
|    and   |    and_ln89_fu_232    |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |  d_read_1_read_fu_72  |    0    |    0    |
|          |  d_read_2_read_fu_78  |    0    |    0    |
|          |  d_read_3_read_fu_84  |    0    |    0    |
|   read   |  d_read_4_read_fu_90  |    0    |    0    |
|          |  d_read_5_read_fu_96  |    0    |    0    |
|          |  d_read_6_read_fu_102 |    0    |    0    |
|          |  d_read_7_read_fu_108 |    0    |    0    |
|          | d_read_15_read_fu_114 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |       grp_fu_132      |    0    |    0    |
|   fcmp   |       grp_fu_137      |    0    |    0    |
|          |       grp_fu_142      |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|      tmp_s_fu_196     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln89_fu_206   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    98   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  add_ln87_reg_259 |    4   |
|     i_reg_248     |    4   |
| icmp_ln87_reg_255 |    1   |
|icmp_ln89_2_reg_276|    1   |
| icmp_ln89_reg_271 |    1   |
|   merge_reg_120   |    1   |
| p_x_assign_reg_264|   32   |
+-------------------+--------+
|       Total       |   44   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_132 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_137 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_142 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   192  ||  4.764  ||    27   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   98   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   27   |
|  Register |    -   |   44   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   44   |   125  |
+-----------+--------+--------+--------+
