{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1667811566631 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1667811566631 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 07 16:59:26 2022 " "Processing started: Mon Nov 07 16:59:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1667811566631 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1667811566631 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Digit_Nixie_Counter -c Digit_Nixie_Counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Digit_Nixie_Counter -c Digit_Nixie_Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1667811566631 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1667811566880 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Digit_Nixie_Counter.v(21) " "Verilog HDL information at Digit_Nixie_Counter.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/Digit_Nixie_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/class_experiment_4/rtl/Digit_Nixie_Counter.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1667811566911 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Digit_Nixie_Counter.v(39) " "Verilog HDL information at Digit_Nixie_Counter.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/Digit_Nixie_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/class_experiment_4/rtl/Digit_Nixie_Counter.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1667811566911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/class_experiment_4/rtl/digit_nixie_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/class_experiment_4/rtl/digit_nixie_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Digit_Nixie_Counter " "Found entity 1: Digit_Nixie_Counter" {  } { { "../rtl/Digit_Nixie_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/class_experiment_4/rtl/Digit_Nixie_Counter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667811566927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667811566927 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "dout packed Digit_Nixie_Counter.v(14) " "Verilog HDL Port Declaration warning at Digit_Nixie_Counter.v(14): data type declaration for \"dout\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/Digit_Nixie_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/class_experiment_4/rtl/Digit_Nixie_Counter.v" 14 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1667811566927 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "dout Digit_Nixie_Counter.v(8) " "HDL info at Digit_Nixie_Counter.v(8): see declaration for object \"dout\"" {  } { { "../rtl/Digit_Nixie_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/class_experiment_4/rtl/Digit_Nixie_Counter.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667811566927 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Digit_Nixie_Counter " "Elaborating entity \"Digit_Nixie_Counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1667811566967 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Digit_Nixie_Counter.v(30) " "Verilog HDL assignment warning at Digit_Nixie_Counter.v(30): truncated value with size 32 to match size of target (26)" {  } { { "../rtl/Digit_Nixie_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/class_experiment_4/rtl/Digit_Nixie_Counter.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1667811566967 "|Digit_Nixie_Counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Digit_Nixie_Counter.v(71) " "Verilog HDL assignment warning at Digit_Nixie_Counter.v(71): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/Digit_Nixie_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/class_experiment_4/rtl/Digit_Nixie_Counter.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1667811566967 "|Digit_Nixie_Counter"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[7\] VCC " "Pin \"dout\[7\]\" is stuck at VCC" {  } { { "../rtl/Digit_Nixie_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/class_experiment_4/rtl/Digit_Nixie_Counter.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1667811567273 "|Digit_Nixie_Counter|dout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[0\] VCC " "Pin \"cout\[0\]\" is stuck at VCC" {  } { { "../rtl/Digit_Nixie_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/class_experiment_4/rtl/Digit_Nixie_Counter.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1667811567273 "|Digit_Nixie_Counter|cout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[1\] VCC " "Pin \"cout\[1\]\" is stuck at VCC" {  } { { "../rtl/Digit_Nixie_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/class_experiment_4/rtl/Digit_Nixie_Counter.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1667811567273 "|Digit_Nixie_Counter|cout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[2\] VCC " "Pin \"cout\[2\]\" is stuck at VCC" {  } { { "../rtl/Digit_Nixie_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/class_experiment_4/rtl/Digit_Nixie_Counter.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1667811567273 "|Digit_Nixie_Counter|cout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[3\] VCC " "Pin \"cout\[3\]\" is stuck at VCC" {  } { { "../rtl/Digit_Nixie_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/class_experiment_4/rtl/Digit_Nixie_Counter.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1667811567273 "|Digit_Nixie_Counter|cout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[4\] VCC " "Pin \"cout\[4\]\" is stuck at VCC" {  } { { "../rtl/Digit_Nixie_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/class_experiment_4/rtl/Digit_Nixie_Counter.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1667811567273 "|Digit_Nixie_Counter|cout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[5\] VCC " "Pin \"cout\[5\]\" is stuck at VCC" {  } { { "../rtl/Digit_Nixie_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/class_experiment_4/rtl/Digit_Nixie_Counter.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1667811567273 "|Digit_Nixie_Counter|cout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[6\] VCC " "Pin \"cout\[6\]\" is stuck at VCC" {  } { { "../rtl/Digit_Nixie_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/class_experiment_4/rtl/Digit_Nixie_Counter.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1667811567273 "|Digit_Nixie_Counter|cout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[7\] GND " "Pin \"cout\[7\]\" is stuck at GND" {  } { { "../rtl/Digit_Nixie_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/class_experiment_4/rtl/Digit_Nixie_Counter.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1667811567273 "|Digit_Nixie_Counter|cout[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1667811567273 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/code/digital-electronic-technology/lab/class_experiment_4/par/output_files/Digit_Nixie_Counter.map.smsg " "Generated suppressed messages file H:/code/digital-electronic-technology/lab/class_experiment_4/par/output_files/Digit_Nixie_Counter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1667811567351 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1667811567421 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667811567421 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1667811567437 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1667811567437 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1667811567437 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1667811567437 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1667811567453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 07 16:59:27 2022 " "Processing ended: Mon Nov 07 16:59:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1667811567453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1667811567453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1667811567453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1667811567453 ""}
