
---------- Begin Simulation Statistics ----------
final_tick                               161047599000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 153906                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703968                       # Number of bytes of host memory used
host_op_rate                                   154208                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   649.75                       # Real time elapsed on the host
host_tick_rate                              247861527                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196371                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.161048                       # Number of seconds simulated
sim_ticks                                161047599000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.696682                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095381                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101756                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81344                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727674                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                293                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             807                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              514                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477760                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65346                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          169                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196371                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.610476                       # CPI: cycles per instruction
system.cpu.discardedOps                        190652                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610102                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402292                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001383                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        28446847                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.620934                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        161047599                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531447     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693574     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950612     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196371                       # Class of committed instruction
system.cpu.tickCycles                       132600752                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       167887                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        368875                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           90                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       710815                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          467                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1423096                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            467                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 161047599000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              64876                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111096                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56784                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136119                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136118                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         64876                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       569869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 569869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19973760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19973760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            200995                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  200995    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              200995                       # Request fanout histogram
system.membus.respLayer1.occupancy         1086354500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           813259000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 161047599000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            426033                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       746614                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          301                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          132245                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286250                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286249                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           746                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       425287                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1793                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2133585                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2135378                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     86211456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               86278464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          168347                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7110144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           880630                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000635                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025187                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 880071     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    559      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             880630                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2694734000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2134611996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2238000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 161047599000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   80                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               511204                       # number of demand (read+write) hits
system.l2.demand_hits::total                   511284                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  80                       # number of overall hits
system.l2.overall_hits::.cpu.data              511204                       # number of overall hits
system.l2.overall_hits::total                  511284                       # number of overall hits
system.l2.demand_misses::.cpu.inst                666                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             200333                       # number of demand (read+write) misses
system.l2.demand_misses::total                 200999                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               666                       # number of overall misses
system.l2.overall_misses::.cpu.data            200333                       # number of overall misses
system.l2.overall_misses::total                200999                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66017000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  20856918000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20922935000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66017000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  20856918000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20922935000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              746                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           711537                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               712283                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             746                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          711537                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              712283                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.892761                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.281550                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.282190                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.892761                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.281550                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.282190                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99124.624625                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104111.244777                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104094.721864                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99124.624625                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104111.244777                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104094.721864                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111096                       # number of writebacks
system.l2.writebacks::total                    111096                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           666                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        200329                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            200995                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          666                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       200329                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           200995                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52697000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16850040000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16902737000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52697000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16850040000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16902737000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.892761                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.281544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.282184                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.892761                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.281544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.282184                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79124.624625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84111.836030                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84095.310829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79124.624625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84111.836030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84095.310829                       # average overall mshr miss latency
system.l2.replacements                         168347                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       635518                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           635518                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       635518                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       635518                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          292                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              292                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          292                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          292                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            150131                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                150131                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136119                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136119                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14442903000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14442903000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286250                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286250                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.475525                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.475525                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106104.974324                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106104.974324                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136119                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136119                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11720543000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11720543000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.475525                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.475525                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86105.121254                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86105.121254                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             80                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 80                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66017000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66017000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          746                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            746                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.892761                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.892761                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99124.624625                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99124.624625                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52697000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52697000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.892761                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.892761                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79124.624625                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79124.624625                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        361073                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            361073                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        64214                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           64214                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6414015000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6414015000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       425287                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        425287                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.150990                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.150990                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99884.993927                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99884.993927                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        64210                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        64210                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5129497000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5129497000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.150980                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.150980                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79886.263822                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79886.263822                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 161047599000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32158.529790                       # Cycle average of tags in use
system.l2.tags.total_refs                     1423001                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201115                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.075559                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      42.142134                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        80.357760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32036.029896                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002452                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.977662                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981400                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          610                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8318                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        23742                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11585163                       # Number of tag accesses
system.l2.tags.data_accesses                 11585163                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 161047599000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12820992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12863616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7110144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7110144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          200328                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              200994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       111096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             111096                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            264667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          79609954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              79874621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       264667                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           264667                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       44149333                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             44149333                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       44149333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           264667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         79609954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            124023954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    111096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    200300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005821480500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6608                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6608                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              545328                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104649                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      200995                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111096                       # Number of write requests accepted
system.mem_ctrls.readBursts                    200995                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111096                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     29                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6967                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2798551750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1004830000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6566664250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13925.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32675.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   131671                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69509                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                200995                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111096                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  152240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       110844                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    180.158349                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   106.907905                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.396166                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        76958     69.43%     69.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11467     10.35%     79.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5384      4.86%     84.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1354      1.22%     85.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8607      7.76%     93.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          815      0.74%     94.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          478      0.43%     94.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          407      0.37%     95.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5374      4.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       110844                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6608                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.410412                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.918797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.561684                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6440     97.46%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           37      0.56%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          128      1.94%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6608                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.808414                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.777525                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.031621                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4001     60.55%     60.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               99      1.50%     62.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2320     35.11%     97.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              152      2.30%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               33      0.50%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6608                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12861824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7108480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12863680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7110144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        79.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        44.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     79.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  161047558000                       # Total gap between requests
system.mem_ctrls.avgGap                     516027.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12819200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7108480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 264667.093857139698                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 79598827.176554173231                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 44139000.172241002321                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       200329                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       111096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18507750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6548156500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3809121967000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27789.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32687.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34286760.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            394199400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            209502975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           716884560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          287695080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12712599120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      32579496840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      34406912640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        81307290615                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        504.864966                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  89106147250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5377580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  66563871750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            397312440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            211150005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           718012680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          292090320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12712599120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32797965870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      34222938720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        81352069155                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        505.143012                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  88626046500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5377580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  67043972500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    161047599000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 161047599000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662685                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662685                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662685                       # number of overall hits
system.cpu.icache.overall_hits::total         9662685                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          746                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            746                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          746                       # number of overall misses
system.cpu.icache.overall_misses::total           746                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     71466000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71466000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71466000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71466000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663431                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663431                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663431                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663431                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 95798.927614                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 95798.927614                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 95798.927614                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 95798.927614                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          301                       # number of writebacks
system.cpu.icache.writebacks::total               301                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          746                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          746                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          746                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          746                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     69974000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     69974000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     69974000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     69974000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 93798.927614                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93798.927614                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 93798.927614                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93798.927614                       # average overall mshr miss latency
system.cpu.icache.replacements                    301                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662685                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662685                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          746                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           746                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71466000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71466000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663431                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663431                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 95798.927614                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 95798.927614                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          746                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          746                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     69974000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     69974000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 93798.927614                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93798.927614                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 161047599000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           362.338095                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663431                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               746                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12953.660858                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   362.338095                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.707692                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.707692                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          445                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327608                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327608                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 161047599000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161047599000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 161047599000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51306854                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51306854                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51307362                       # number of overall hits
system.cpu.dcache.overall_hits::total        51307362                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       756316                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         756316                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       764227                       # number of overall misses
system.cpu.dcache.overall_misses::total        764227                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35911079000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35911079000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35911079000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35911079000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52063170                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52063170                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52071589                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52071589                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014527                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014527                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014676                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014676                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47481.580450                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47481.580450                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 46990.068396                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46990.068396                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        99253                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3362                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.522011                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       635518                       # number of writebacks
system.cpu.dcache.writebacks::total            635518                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52685                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52685                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52685                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52685                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       703631                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       703631                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       711537                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       711537                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  32910749000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32910749000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  33742374999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33742374999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013515                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013515                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013665                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013665                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46772.738836                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46772.738836                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47421.813622                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47421.813622                       # average overall mshr miss latency
system.cpu.dcache.replacements                 710512                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40695220                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40695220                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417864                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417864                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  15301142000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15301142000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41113084                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41113084                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010164                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010164                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36617.516704                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36617.516704                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          483                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          483                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       417381                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       417381                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14446893000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14446893000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010152                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010152                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34613.202326                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34613.202326                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10611634                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10611634                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       338452                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       338452                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  20609937000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20609937000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030909                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030909                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60894.711806                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60894.711806                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52202                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52202                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286250                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286250                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18463856000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18463856000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026141                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026141                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64502.553712                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64502.553712                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          508                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           508                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    831625999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    831625999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 105189.223248                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 105189.223248                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 161047599000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.912145                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52018974                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            711536                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.108000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.912145                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989172                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989172                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          285                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          581                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104854866                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104854866                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 161047599000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161047599000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
