--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Users\HanWei\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle
ise -o mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 761 paths analyzed, 199 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.927ns.
--------------------------------------------------------------------------------
Slack:                  14.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          map/M_start_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.368ns (Levels of Logic = 0)
  Clock Path Skew:      0.476ns (1.291 - 0.815)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to map/M_start_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y5.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    ILOGIC_X1Y61.SR      net (fanout=14)       4.875   M_reset_cond_out
    ILOGIC_X1Y61.CLK0    Tisrck                0.975   map/M_start_q_0
                                                       map/M_start_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.368ns (1.493ns logic, 4.875ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  14.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               map/M_start_q_0 (FF)
  Destination:          map/M_map_q_50 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.589ns (Levels of Logic = 1)
  Clock Path Skew:      -0.679ns (0.627 - 1.306)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: map/M_start_q_0 to map/M_map_q_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y61.Q4      Tickq                 1.778   map/M_start_q_0
                                                       map/M_start_q_0
    SLICE_X8Y45.A6       net (fanout=1)        1.975   map/M_start_q_0
    SLICE_X8Y45.A        Tilo                  0.254   M_map_out[306]
                                                       map/M_start_q_inv1_INV_0
    SLICE_X8Y45.CE       net (fanout=1)        0.269   map/M_start_q_inv
    SLICE_X8Y45.CLK      Tceck                 0.313   M_map_out[306]
                                                       map/M_map_q_50
    -------------------------------------------------  ---------------------------
    Total                                      4.589ns (2.345ns logic, 2.244ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack:                  14.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               map/M_start_q_0 (FF)
  Destination:          map/M_map_q_43 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.564ns (Levels of Logic = 1)
  Clock Path Skew:      -0.679ns (0.627 - 1.306)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: map/M_start_q_0 to map/M_map_q_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y61.Q4      Tickq                 1.778   map/M_start_q_0
                                                       map/M_start_q_0
    SLICE_X8Y45.A6       net (fanout=1)        1.975   map/M_start_q_0
    SLICE_X8Y45.A        Tilo                  0.254   M_map_out[306]
                                                       map/M_start_q_inv1_INV_0
    SLICE_X8Y45.CE       net (fanout=1)        0.269   map/M_start_q_inv
    SLICE_X8Y45.CLK      Tceck                 0.288   M_map_out[306]
                                                       map/M_map_q_43
    -------------------------------------------------  ---------------------------
    Total                                      4.564ns (2.320ns logic, 2.244ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack:                  14.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               map/M_start_q_0 (FF)
  Destination:          map/M_map_q_42 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.560ns (Levels of Logic = 1)
  Clock Path Skew:      -0.679ns (0.627 - 1.306)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: map/M_start_q_0 to map/M_map_q_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y61.Q4      Tickq                 1.778   map/M_start_q_0
                                                       map/M_start_q_0
    SLICE_X8Y45.A6       net (fanout=1)        1.975   map/M_start_q_0
    SLICE_X8Y45.A        Tilo                  0.254   M_map_out[306]
                                                       map/M_start_q_inv1_INV_0
    SLICE_X8Y45.CE       net (fanout=1)        0.269   map/M_start_q_inv
    SLICE_X8Y45.CLK      Tceck                 0.284   M_map_out[306]
                                                       map/M_map_q_42
    -------------------------------------------------  ---------------------------
    Total                                      4.560ns (2.316ns logic, 2.244ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack:                  14.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               map/M_start_q_0 (FF)
  Destination:          map/M_map_q_306 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.545ns (Levels of Logic = 1)
  Clock Path Skew:      -0.679ns (0.627 - 1.306)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: map/M_start_q_0 to map/M_map_q_306
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y61.Q4      Tickq                 1.778   map/M_start_q_0
                                                       map/M_start_q_0
    SLICE_X8Y45.A6       net (fanout=1)        1.975   map/M_start_q_0
    SLICE_X8Y45.A        Tilo                  0.254   M_map_out[306]
                                                       map/M_start_q_inv1_INV_0
    SLICE_X8Y45.CE       net (fanout=1)        0.269   map/M_start_q_inv
    SLICE_X8Y45.CLK      Tceck                 0.269   M_map_out[306]
                                                       map/M_map_q_306
    -------------------------------------------------  ---------------------------
    Total                                      4.545ns (2.301ns logic, 2.244ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack:                  14.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               map/M_start_q_0 (FF)
  Destination:          map/M_map_q_288 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.529ns (Levels of Logic = 1)
  Clock Path Skew:      -0.679ns (0.627 - 1.306)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: map/M_start_q_0 to map/M_map_q_288
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y61.Q4      Tickq                 1.778   map/M_start_q_0
                                                       map/M_start_q_0
    SLICE_X8Y45.A6       net (fanout=1)        1.975   map/M_start_q_0
    SLICE_X8Y45.A        Tilo                  0.254   M_map_out[306]
                                                       map/M_start_q_inv1_INV_0
    SLICE_X8Y45.CE       net (fanout=1)        0.269   map/M_start_q_inv
    SLICE_X8Y45.CLK      Tceck                 0.253   M_map_out[306]
                                                       map/M_map_q_288
    -------------------------------------------------  ---------------------------
    Total                                      4.529ns (2.285ns logic, 2.244ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack:                  14.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_time_q_3 (FF)
  Destination:          display/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.975ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.599 - 0.646)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_time_q_3 to display/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.DQ       Tcko                  0.430   display/M_time_q[3]
                                                       display/M_time_q_3
    SLICE_X12Y23.B3      net (fanout=2)        1.340   display/M_time_q[3]
    SLICE_X12Y23.B       Tilo                  0.254   display/M_k_q[0]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>1
    SLICE_X9Y23.B5       net (fanout=10)       0.777   display/M_time_q[15]_GND_5_o_equal_14_o[15]
    SLICE_X9Y23.B        Tilo                  0.259   display/M_time_q[10]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>3
    SLICE_X13Y29.C2      net (fanout=17)       1.542   display/M_time_q[15]_GND_5_o_equal_14_o
    SLICE_X13Y29.CLK     Tas                   0.373   display/M_state_q_FSM_FFd3
                                                       display/M_state_q_FSM_FFd3-In
                                                       display/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.975ns (1.316ns logic, 3.659ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  15.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_time_q_13 (FF)
  Destination:          display/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.923ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.599 - 0.641)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_time_q_13 to display/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CQ       Tcko                  0.430   display/M_time_q[14]
                                                       display/M_time_q_13
    SLICE_X12Y23.B1      net (fanout=2)        1.288   display/M_time_q[13]
    SLICE_X12Y23.B       Tilo                  0.254   display/M_k_q[0]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>1
    SLICE_X9Y23.B5       net (fanout=10)       0.777   display/M_time_q[15]_GND_5_o_equal_14_o[15]
    SLICE_X9Y23.B        Tilo                  0.259   display/M_time_q[10]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>3
    SLICE_X13Y29.C2      net (fanout=17)       1.542   display/M_time_q[15]_GND_5_o_equal_14_o
    SLICE_X13Y29.CLK     Tas                   0.373   display/M_state_q_FSM_FFd3
                                                       display/M_state_q_FSM_FFd3-In
                                                       display/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.923ns (1.316ns logic, 3.607ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  15.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_time_q_14 (FF)
  Destination:          display/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.878ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.599 - 0.641)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_time_q_14 to display/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.DQ       Tcko                  0.430   display/M_time_q[14]
                                                       display/M_time_q_14
    SLICE_X12Y23.B2      net (fanout=2)        1.243   display/M_time_q[14]
    SLICE_X12Y23.B       Tilo                  0.254   display/M_k_q[0]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>1
    SLICE_X9Y23.B5       net (fanout=10)       0.777   display/M_time_q[15]_GND_5_o_equal_14_o[15]
    SLICE_X9Y23.B        Tilo                  0.259   display/M_time_q[10]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>3
    SLICE_X13Y29.C2      net (fanout=17)       1.542   display/M_time_q[15]_GND_5_o_equal_14_o
    SLICE_X13Y29.CLK     Tas                   0.373   display/M_state_q_FSM_FFd3
                                                       display/M_state_q_FSM_FFd3-In
                                                       display/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.878ns (1.316ns logic, 3.562ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  15.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_time_q_7 (FF)
  Destination:          display/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.637ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.599 - 0.643)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_time_q_7 to display/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.DQ       Tcko                  0.430   display/M_time_q[7]
                                                       display/M_time_q_7
    SLICE_X12Y23.B4      net (fanout=2)        1.002   display/M_time_q[7]
    SLICE_X12Y23.B       Tilo                  0.254   display/M_k_q[0]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>1
    SLICE_X9Y23.B5       net (fanout=10)       0.777   display/M_time_q[15]_GND_5_o_equal_14_o[15]
    SLICE_X9Y23.B        Tilo                  0.259   display/M_time_q[10]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>3
    SLICE_X13Y29.C2      net (fanout=17)       1.542   display/M_time_q[15]_GND_5_o_equal_14_o
    SLICE_X13Y29.CLK     Tas                   0.373   display/M_state_q_FSM_FFd3
                                                       display/M_state_q_FSM_FFd3-In
                                                       display/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.637ns (1.316ns logic, 3.321ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  15.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_time_q_3 (FF)
  Destination:          display/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.626ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.599 - 0.646)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_time_q_3 to display/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.DQ       Tcko                  0.430   display/M_time_q[3]
                                                       display/M_time_q_3
    SLICE_X12Y23.B3      net (fanout=2)        1.340   display/M_time_q[3]
    SLICE_X12Y23.B       Tilo                  0.254   display/M_k_q[0]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>1
    SLICE_X9Y23.B5       net (fanout=10)       0.777   display/M_time_q[15]_GND_5_o_equal_14_o[15]
    SLICE_X9Y23.B        Tilo                  0.259   display/M_time_q[10]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>3
    SLICE_X13Y29.D4      net (fanout=17)       1.302   display/M_time_q[15]_GND_5_o_equal_14_o
    SLICE_X13Y29.CLK     Tas                   0.264   display/M_state_q_FSM_FFd3
                                                       display/M_state_q_FSM_FFd2-In1
                                                       display/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.626ns (1.207ns logic, 3.419ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  15.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_time_q_5 (FF)
  Destination:          display/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.584ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.599 - 0.643)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_time_q_5 to display/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.BQ       Tcko                  0.430   display/M_time_q[7]
                                                       display/M_time_q_5
    SLICE_X12Y23.B5      net (fanout=2)        0.949   display/M_time_q[5]
    SLICE_X12Y23.B       Tilo                  0.254   display/M_k_q[0]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>1
    SLICE_X9Y23.B5       net (fanout=10)       0.777   display/M_time_q[15]_GND_5_o_equal_14_o[15]
    SLICE_X9Y23.B        Tilo                  0.259   display/M_time_q[10]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>3
    SLICE_X13Y29.C2      net (fanout=17)       1.542   display/M_time_q[15]_GND_5_o_equal_14_o
    SLICE_X13Y29.CLK     Tas                   0.373   display/M_state_q_FSM_FFd3
                                                       display/M_state_q_FSM_FFd3-In
                                                       display/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.584ns (1.316ns logic, 3.268ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  15.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_time_q_13 (FF)
  Destination:          display/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.574ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.599 - 0.641)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_time_q_13 to display/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CQ       Tcko                  0.430   display/M_time_q[14]
                                                       display/M_time_q_13
    SLICE_X12Y23.B1      net (fanout=2)        1.288   display/M_time_q[13]
    SLICE_X12Y23.B       Tilo                  0.254   display/M_k_q[0]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>1
    SLICE_X9Y23.B5       net (fanout=10)       0.777   display/M_time_q[15]_GND_5_o_equal_14_o[15]
    SLICE_X9Y23.B        Tilo                  0.259   display/M_time_q[10]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>3
    SLICE_X13Y29.D4      net (fanout=17)       1.302   display/M_time_q[15]_GND_5_o_equal_14_o
    SLICE_X13Y29.CLK     Tas                   0.264   display/M_state_q_FSM_FFd3
                                                       display/M_state_q_FSM_FFd2-In1
                                                       display/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.574ns (1.207ns logic, 3.367ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  15.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          map/M_map_q_42 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.488ns (Levels of Logic = 0)
  Clock Path Skew:      -0.100ns (0.715 - 0.815)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to map/M_map_q_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y5.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y45.SR       net (fanout=14)       3.426   M_reset_cond_out
    SLICE_X8Y45.CLK      Tsrck                 0.544   M_map_out[306]
                                                       map/M_map_q_42
    -------------------------------------------------  ---------------------------
    Total                                      4.488ns (1.062ns logic, 3.426ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  15.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_time_q_14 (FF)
  Destination:          display/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.529ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.599 - 0.641)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_time_q_14 to display/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.DQ       Tcko                  0.430   display/M_time_q[14]
                                                       display/M_time_q_14
    SLICE_X12Y23.B2      net (fanout=2)        1.243   display/M_time_q[14]
    SLICE_X12Y23.B       Tilo                  0.254   display/M_k_q[0]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>1
    SLICE_X9Y23.B5       net (fanout=10)       0.777   display/M_time_q[15]_GND_5_o_equal_14_o[15]
    SLICE_X9Y23.B        Tilo                  0.259   display/M_time_q[10]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>3
    SLICE_X13Y29.D4      net (fanout=17)       1.302   display/M_time_q[15]_GND_5_o_equal_14_o
    SLICE_X13Y29.CLK     Tas                   0.264   display/M_state_q_FSM_FFd3
                                                       display/M_state_q_FSM_FFd2-In1
                                                       display/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.529ns (1.207ns logic, 3.322ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  15.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          map/M_map_q_43 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.448ns (Levels of Logic = 0)
  Clock Path Skew:      -0.100ns (0.715 - 0.815)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to map/M_map_q_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y5.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y45.SR       net (fanout=14)       3.426   M_reset_cond_out
    SLICE_X8Y45.CLK      Tsrck                 0.504   M_map_out[306]
                                                       map/M_map_q_43
    -------------------------------------------------  ---------------------------
    Total                                      4.448ns (1.022ns logic, 3.426ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  15.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          map/M_map_q_306 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.405ns (Levels of Logic = 0)
  Clock Path Skew:      -0.100ns (0.715 - 0.815)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to map/M_map_q_306
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y5.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y45.SR       net (fanout=14)       3.426   M_reset_cond_out
    SLICE_X8Y45.CLK      Tsrck                 0.461   M_map_out[306]
                                                       map/M_map_q_306
    -------------------------------------------------  ---------------------------
    Total                                      4.405ns (0.979ns logic, 3.426ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  15.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          map/M_map_q_288 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.394ns (Levels of Logic = 0)
  Clock Path Skew:      -0.100ns (0.715 - 0.815)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to map/M_map_q_288
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y5.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y45.SR       net (fanout=14)       3.426   M_reset_cond_out
    SLICE_X8Y45.CLK      Tsrck                 0.450   M_map_out[306]
                                                       map/M_map_q_288
    -------------------------------------------------  ---------------------------
    Total                                      4.394ns (0.968ns logic, 3.426ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  15.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_time_q_9 (FF)
  Destination:          display/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.436ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.599 - 0.641)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_time_q_9 to display/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y23.CQ       Tcko                  0.430   display/M_time_q[10]
                                                       display/M_time_q_9
    SLICE_X11Y21.C1      net (fanout=2)        0.949   display/M_time_q[9]
    SLICE_X11Y21.C       Tilo                  0.259   display/M_i_q[3]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>2
    SLICE_X9Y23.B6       net (fanout=10)       0.624   display/M_time_q[15]_GND_5_o_equal_14_o<15>1
    SLICE_X9Y23.B        Tilo                  0.259   display/M_time_q[10]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>3
    SLICE_X13Y29.C2      net (fanout=17)       1.542   display/M_time_q[15]_GND_5_o_equal_14_o
    SLICE_X13Y29.CLK     Tas                   0.373   display/M_state_q_FSM_FFd3
                                                       display/M_state_q_FSM_FFd3-In
                                                       display/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.436ns (1.321ns logic, 3.115ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  15.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          map/M_map_q_50 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.372ns (Levels of Logic = 0)
  Clock Path Skew:      -0.100ns (0.715 - 0.815)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to map/M_map_q_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y5.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y45.SR       net (fanout=14)       3.426   M_reset_cond_out
    SLICE_X8Y45.CLK      Tsrck                 0.428   M_map_out[306]
                                                       map/M_map_q_50
    -------------------------------------------------  ---------------------------
    Total                                      4.372ns (0.946ns logic, 3.426ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  15.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_time_q_3 (FF)
  Destination:          display/M_time_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.414ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.185 - 0.199)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_time_q_3 to display/M_time_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.DQ       Tcko                  0.430   display/M_time_q[3]
                                                       display/M_time_q_3
    SLICE_X12Y23.B3      net (fanout=2)        1.340   display/M_time_q[3]
    SLICE_X12Y23.B       Tilo                  0.254   display/M_k_q[0]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>1
    SLICE_X9Y23.B5       net (fanout=10)       0.777   display/M_time_q[15]_GND_5_o_equal_14_o[15]
    SLICE_X9Y23.B        Tilo                  0.259   display/M_time_q[10]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>3
    SLICE_X9Y22.D2       net (fanout=17)       0.981   display/M_time_q[15]_GND_5_o_equal_14_o
    SLICE_X9Y22.CLK      Tas                   0.373   display/M_time_q[7]
                                                       display/Mmux_M_time_d141
                                                       display/M_time_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.414ns (1.316ns logic, 3.098ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  15.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_time_q_13 (FF)
  Destination:          display/M_time_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.362ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.314 - 0.329)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_time_q_13 to display/M_time_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CQ       Tcko                  0.430   display/M_time_q[14]
                                                       display/M_time_q_13
    SLICE_X12Y23.B1      net (fanout=2)        1.288   display/M_time_q[13]
    SLICE_X12Y23.B       Tilo                  0.254   display/M_k_q[0]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>1
    SLICE_X9Y23.B5       net (fanout=10)       0.777   display/M_time_q[15]_GND_5_o_equal_14_o[15]
    SLICE_X9Y23.B        Tilo                  0.259   display/M_time_q[10]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>3
    SLICE_X9Y22.D2       net (fanout=17)       0.981   display/M_time_q[15]_GND_5_o_equal_14_o
    SLICE_X9Y22.CLK      Tas                   0.373   display/M_time_q[7]
                                                       display/Mmux_M_time_d141
                                                       display/M_time_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.362ns (1.316ns logic, 3.046ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  15.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_time_q_8 (FF)
  Destination:          display/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.299ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.599 - 0.641)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_time_q_8 to display/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y23.AQ       Tcko                  0.430   display/M_time_q[10]
                                                       display/M_time_q_8
    SLICE_X12Y23.B6      net (fanout=2)        0.664   display/M_time_q[8]
    SLICE_X12Y23.B       Tilo                  0.254   display/M_k_q[0]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>1
    SLICE_X9Y23.B5       net (fanout=10)       0.777   display/M_time_q[15]_GND_5_o_equal_14_o[15]
    SLICE_X9Y23.B        Tilo                  0.259   display/M_time_q[10]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>3
    SLICE_X13Y29.C2      net (fanout=17)       1.542   display/M_time_q[15]_GND_5_o_equal_14_o
    SLICE_X13Y29.CLK     Tas                   0.373   display/M_state_q_FSM_FFd3
                                                       display/M_state_q_FSM_FFd3-In
                                                       display/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.299ns (1.316ns logic, 2.983ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  15.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_time_q_14 (FF)
  Destination:          display/M_time_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.317ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.314 - 0.329)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_time_q_14 to display/M_time_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.DQ       Tcko                  0.430   display/M_time_q[14]
                                                       display/M_time_q_14
    SLICE_X12Y23.B2      net (fanout=2)        1.243   display/M_time_q[14]
    SLICE_X12Y23.B       Tilo                  0.254   display/M_k_q[0]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>1
    SLICE_X9Y23.B5       net (fanout=10)       0.777   display/M_time_q[15]_GND_5_o_equal_14_o[15]
    SLICE_X9Y23.B        Tilo                  0.259   display/M_time_q[10]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>3
    SLICE_X9Y22.D2       net (fanout=17)       0.981   display/M_time_q[15]_GND_5_o_equal_14_o
    SLICE_X9Y22.CLK      Tas                   0.373   display/M_time_q[7]
                                                       display/Mmux_M_time_d141
                                                       display/M_time_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.317ns (1.316ns logic, 3.001ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  15.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_time_q_7 (FF)
  Destination:          display/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.288ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.599 - 0.643)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_time_q_7 to display/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.DQ       Tcko                  0.430   display/M_time_q[7]
                                                       display/M_time_q_7
    SLICE_X12Y23.B4      net (fanout=2)        1.002   display/M_time_q[7]
    SLICE_X12Y23.B       Tilo                  0.254   display/M_k_q[0]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>1
    SLICE_X9Y23.B5       net (fanout=10)       0.777   display/M_time_q[15]_GND_5_o_equal_14_o[15]
    SLICE_X9Y23.B        Tilo                  0.259   display/M_time_q[10]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>3
    SLICE_X13Y29.D4      net (fanout=17)       1.302   display/M_time_q[15]_GND_5_o_equal_14_o
    SLICE_X13Y29.CLK     Tas                   0.264   display/M_state_q_FSM_FFd3
                                                       display/M_state_q_FSM_FFd2-In1
                                                       display/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.288ns (1.207ns logic, 3.081ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  15.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_time_q_4 (FF)
  Destination:          display/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.263ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.599 - 0.643)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_time_q_4 to display/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   display/M_time_q[7]
                                                       display/M_time_q_4
    SLICE_X11Y21.C2      net (fanout=2)        0.776   display/M_time_q[4]
    SLICE_X11Y21.C       Tilo                  0.259   display/M_i_q[3]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>2
    SLICE_X9Y23.B6       net (fanout=10)       0.624   display/M_time_q[15]_GND_5_o_equal_14_o<15>1
    SLICE_X9Y23.B        Tilo                  0.259   display/M_time_q[10]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>3
    SLICE_X13Y29.C2      net (fanout=17)       1.542   display/M_time_q[15]_GND_5_o_equal_14_o
    SLICE_X13Y29.CLK     Tas                   0.373   display/M_state_q_FSM_FFd3
                                                       display/M_state_q_FSM_FFd3-In
                                                       display/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.263ns (1.321ns logic, 2.942ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  15.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_time_q_3 (FF)
  Destination:          display/M_time_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.263ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.312 - 0.334)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_time_q_3 to display/M_time_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.DQ       Tcko                  0.430   display/M_time_q[3]
                                                       display/M_time_q_3
    SLICE_X12Y23.B3      net (fanout=2)        1.340   display/M_time_q[3]
    SLICE_X12Y23.B       Tilo                  0.254   display/M_k_q[0]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>1
    SLICE_X9Y23.B5       net (fanout=10)       0.777   display/M_time_q[15]_GND_5_o_equal_14_o[15]
    SLICE_X9Y23.B        Tilo                  0.259   display/M_time_q[10]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>3
    SLICE_X9Y24.B1       net (fanout=17)       0.830   display/M_time_q[15]_GND_5_o_equal_14_o
    SLICE_X9Y24.CLK      Tas                   0.373   display/M_time_q[14]
                                                       display/Mmux_M_time_d41
                                                       display/M_time_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.263ns (1.316ns logic, 2.947ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  15.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_time_q_5 (FF)
  Destination:          display/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.235ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.599 - 0.643)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_time_q_5 to display/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.BQ       Tcko                  0.430   display/M_time_q[7]
                                                       display/M_time_q_5
    SLICE_X12Y23.B5      net (fanout=2)        0.949   display/M_time_q[5]
    SLICE_X12Y23.B       Tilo                  0.254   display/M_k_q[0]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>1
    SLICE_X9Y23.B5       net (fanout=10)       0.777   display/M_time_q[15]_GND_5_o_equal_14_o[15]
    SLICE_X9Y23.B        Tilo                  0.259   display/M_time_q[10]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>3
    SLICE_X13Y29.D4      net (fanout=17)       1.302   display/M_time_q[15]_GND_5_o_equal_14_o
    SLICE_X13Y29.CLK     Tas                   0.264   display/M_state_q_FSM_FFd3
                                                       display/M_state_q_FSM_FFd2-In1
                                                       display/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.235ns (1.207ns logic, 3.028ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  15.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_time_q_3 (FF)
  Destination:          display/M_time_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.223ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.312 - 0.334)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_time_q_3 to display/M_time_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.DQ       Tcko                  0.430   display/M_time_q[3]
                                                       display/M_time_q_3
    SLICE_X12Y23.B3      net (fanout=2)        1.340   display/M_time_q[3]
    SLICE_X12Y23.B       Tilo                  0.254   display/M_k_q[0]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>1
    SLICE_X9Y23.B5       net (fanout=10)       0.777   display/M_time_q[15]_GND_5_o_equal_14_o[15]
    SLICE_X9Y23.B        Tilo                  0.259   display/M_time_q[10]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>3
    SLICE_X9Y24.D2       net (fanout=17)       0.790   display/M_time_q[15]_GND_5_o_equal_14_o
    SLICE_X9Y24.CLK      Tas                   0.373   display/M_time_q[14]
                                                       display/Mmux_M_time_d61
                                                       display/M_time_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.223ns (1.316ns logic, 2.907ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  15.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_time_q_3 (FF)
  Destination:          display/M_time_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.224ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.185 - 0.199)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_time_q_3 to display/M_time_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.DQ       Tcko                  0.430   display/M_time_q[3]
                                                       display/M_time_q_3
    SLICE_X12Y23.B3      net (fanout=2)        1.340   display/M_time_q[3]
    SLICE_X12Y23.B       Tilo                  0.254   display/M_k_q[0]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>1
    SLICE_X9Y23.B5       net (fanout=10)       0.777   display/M_time_q[15]_GND_5_o_equal_14_o[15]
    SLICE_X9Y23.B        Tilo                  0.259   display/M_time_q[10]
                                                       display/M_time_q[15]_GND_5_o_equal_14_o<15>3
    SLICE_X9Y22.B2       net (fanout=17)       0.791   display/M_time_q[15]_GND_5_o_equal_14_o
    SLICE_X9Y22.CLK      Tas                   0.373   display/M_time_q[7]
                                                       display/Mmux_M_time_d121
                                                       display/M_time_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.224ns (1.316ns logic, 2.908ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_IBUF_BUFG/I0
  Logical resource: clk_IBUF_BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: map/M_start_q_0/CLK0
  Logical resource: map/M_start_q_0/CLK0
  Location pin: ILOGIC_X1Y61.CLK0
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: map/M_start_q_0/SR
  Logical resource: map/M_start_q_0/SR
  Location pin: ILOGIC_X1Y61.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_map_out[306]/CLK
  Logical resource: map/M_map_q_50/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_map_out[306]/CLK
  Logical resource: map/M_map_q_43/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_map_out[306]/SR
  Logical resource: map/M_map_q_43/SR
  Location pin: SLICE_X8Y45.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_map_out[306]/CLK
  Logical resource: map/M_map_q_288/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_map_out[306]/CLK
  Logical resource: map/M_map_q_42/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_map_out[306]/SR
  Logical resource: map/M_map_q_42/SR
  Location pin: SLICE_X8Y45.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_map_out[306]/CLK
  Logical resource: map/M_map_q_306/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/M_k_q[1]/CLK
  Logical resource: display/M_k_q_2/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/M_k_q[1]/CLK
  Logical resource: display/M_k_q_1/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/M_k_q[0]/CLK
  Logical resource: display/M_k_q_0/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/M_i_q[0]/CLK
  Logical resource: display/M_i_q_0/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/M_j_q[3]/CLK
  Logical resource: display/M_j_q_0/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/M_j_q[3]/CLK
  Logical resource: display/M_j_q_1/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/M_j_q[3]/CLK
  Logical resource: display/M_j_q_2/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: display/M_j_q[3]/SR
  Logical resource: display/M_j_q_2/SR
  Location pin: SLICE_X12Y29.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/M_j_q[3]/CLK
  Logical resource: display/M_j_q_3/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X1Y5.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X1Y5.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X1Y5.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X1Y5.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X1Y5.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: display/M_time_q[3]/CLK
  Logical resource: display/M_time_q_0/CK
  Location pin: SLICE_X9Y21.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: display/M_time_q[3]/CLK
  Logical resource: display/M_time_q_1/CK
  Location pin: SLICE_X9Y21.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: display/M_time_q[3]/CLK
  Logical resource: display/M_time_q_2/CK
  Location pin: SLICE_X9Y21.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: display/M_time_q[3]/CLK
  Logical resource: display/M_time_q_3/CK
  Location pin: SLICE_X9Y21.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: display/M_time_q[7]/CLK
  Logical resource: display/M_time_q_4/CK
  Location pin: SLICE_X9Y22.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: display/M_time_q[7]/CLK
  Logical resource: display/M_time_q_5/CK
  Location pin: SLICE_X9Y22.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.927|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 761 paths, 0 nets, and 259 connections

Design statistics:
   Minimum period:   5.927ns{1}   (Maximum frequency: 168.719MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 07 02:50:34 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 215 MB



