# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do Final_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/carib/CST133/Final_2 {C:/Users/carib/CST133/Final_2/counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:55 on Dec 15,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/carib/CST133/Final_2" C:/Users/carib/CST133/Final_2/counter.v 
# -- Compiling module counter
# ** Warning: C:/Users/carib/CST133/Final_2/counter.v(15): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	counter
# End time: 00:14:55 on Dec 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/carib/CST133/Final_2 {C:/Users/carib/CST133/Final_2/counter_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:55 on Dec 15,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/carib/CST133/Final_2" C:/Users/carib/CST133/Final_2/counter_2.v 
# -- Compiling module counter_2
# ** Warning: C:/Users/carib/CST133/Final_2/counter_2.v(15): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	counter_2
# End time: 00:14:55 on Dec 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/carib/CST133/Final_2 {C:/Users/carib/CST133/Final_2/Final_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:55 on Dec 15,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/carib/CST133/Final_2" C:/Users/carib/CST133/Final_2/Final_2.v 
# -- Compiling module Final_2
# 
# Top level modules:
# 	Final_2
# End time: 00:14:55 on Dec 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.Final_2
# vsim work.Final_2 
# Start time: 00:15:29 on Dec 15,2022
# Loading work.Final_2
# Loading work.counter
# Loading work.counter_2
# **** Error: LoadCompleteQ cmd: Transcript::ViewSimPanes sim
# ****        Bad sequence in.main_pane.structure.interior.cs.body.struct.lwchildsite.clipper.canvas.sfchildsite.tree, aborting query. (1)
# Bad sequence in.main_pane.structure.interior.cs.body.struct.lwchildsite.clipper.canvas.sfchildsite.tree, aborting query. (1)
#     while executing
# "Structure::CreateWindow $dataset_name"
#     (procedure "Transcript::ViewSimPanes" line 28)
#     invoked from within
# "Transcript::ViewSimPanes sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
add wave sim:/Final_2/*
force -freeze sim:/Final_2/updn 1 0
force -freeze sim:/Final_2/m 0 0
force -freeze sim:/Final_2/cen 1 0
force -freeze sim:/Final_2/rst 0 0
force -freeze sim:/Final_2/clk 0 0, 1 {50 ps} -r 100
run
run
run
run
run
force -freeze sim:/Final_2/m 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/Final_2/m St0 0
run
run
run
run
# End time: 00:23:31 on Dec 15,2022, Elapsed time: 0:08:02
# Errors: 1, Warnings: 0
