$date
	Sun Apr 17 12:28:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var wire 1 ! zero $end
$var wire 32 " result [31:0] $end
$var reg 2 # aluop [1:0] $end
$var reg 32 $ opA [31:0] $end
$var reg 32 % opB [31:0] $end
$scope module alu1 $end
$var wire 2 & aluop [1:0] $end
$var wire 32 ' opA [31:0] $end
$var wire 32 ( opB [31:0] $end
$var wire 1 ! zero $end
$var reg 32 ) result [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
1!
$end
#1
0!
b100101100 "
b100101100 )
b11001000 %
b11001000 (
b1100100 $
b1100100 '
#2
b11111111111111111111111110011100 "
b11111111111111111111111110011100 )
b1 #
b1 &
#3
b1001000110100010101100111 "
b1001000110100010101100111 )
b10 #
b10 &
b1001000110100010101100111 %
b1001000110100010101100111 (
b1111111111111111111111111111 $
b1111111111111111111111111111 '
#4
b1111111111111111111111111111 "
b1111111111111111111111111111 )
b11 #
b11 &
#5
b11111111111111111111111111111111 "
b11111111111111111111111111111111 )
b11111111111111111111111111111111 %
b11111111111111111111111111111111 (
#6
b10000000000000000000000000000 "
b10000000000000000000000000000 )
b1 #
b1 &
#7
b1110110111001011101010011000 "
b1110110111001011101010011000 )
b1001000110100010101100111 %
b1001000110100010101100111 (
#8
b10001001000110100010101100110 "
b10001001000110100010101100110 )
b0 #
b0 &
#9
1!
b0 "
b0 )
b1 #
b1 &
b1001000110100010101100111 $
b1001000110100010101100111 '
#10
