
stm745final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000085a4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0004724c  08008778  08008778  00018778  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0804f9c4  0804f9c4  000602a8  2**0
                  CONTENTS
  4 .ARM          00000008  0804f9c4  0804f9c4  0005f9c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0804f9cc  0804f9cc  000602a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0804f9cc  0804f9cc  0005f9cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0804f9d0  0804f9d0  0005f9d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002a8  20000000  0804f9d4  00060000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000764  200002a8  0804fc7c  000602a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000a0c  0804fc7c  00060a0c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000602a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014899  00000000  00000000  000602d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ad3  00000000  00000000  00074b71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e98  00000000  00000000  00077648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d68  00000000  00000000  000784e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027c8a  00000000  00000000  00079248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010eec  00000000  00000000  000a0ed2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f4401  00000000  00000000  000b1dbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001a61bf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ed0  00000000  00000000  001a6214  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200002a8 	.word	0x200002a8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800875c 	.word	0x0800875c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200002ac 	.word	0x200002ac
 800020c:	0800875c 	.word	0x0800875c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b96e 	b.w	8000f7c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468c      	mov	ip, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8083 	bne.w	8000dce <__udivmoddi4+0x116>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4617      	mov	r7, r2
 8000ccc:	d947      	bls.n	8000d5e <__udivmoddi4+0xa6>
 8000cce:	fab2 f282 	clz	r2, r2
 8000cd2:	b142      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd4:	f1c2 0020 	rsb	r0, r2, #32
 8000cd8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cdc:	4091      	lsls	r1, r2
 8000cde:	4097      	lsls	r7, r2
 8000ce0:	ea40 0c01 	orr.w	ip, r0, r1
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbbc f6f8 	udiv	r6, ip, r8
 8000cf0:	fa1f fe87 	uxth.w	lr, r7
 8000cf4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cf8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfc:	fb06 f10e 	mul.w	r1, r6, lr
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18fb      	adds	r3, r7, r3
 8000d06:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0a:	f080 8119 	bcs.w	8000f40 <__udivmoddi4+0x288>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8116 	bls.w	8000f40 <__udivmoddi4+0x288>
 8000d14:	3e02      	subs	r6, #2
 8000d16:	443b      	add	r3, r7
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d20:	fb08 3310 	mls	r3, r8, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d2c:	45a6      	cmp	lr, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	193c      	adds	r4, r7, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8105 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d3a:	45a6      	cmp	lr, r4
 8000d3c:	f240 8102 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d40:	3802      	subs	r0, #2
 8000d42:	443c      	add	r4, r7
 8000d44:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d48:	eba4 040e 	sub.w	r4, r4, lr
 8000d4c:	2600      	movs	r6, #0
 8000d4e:	b11d      	cbz	r5, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c5 4300 	strd	r4, r3, [r5]
 8000d58:	4631      	mov	r1, r6
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	b902      	cbnz	r2, 8000d62 <__udivmoddi4+0xaa>
 8000d60:	deff      	udf	#255	; 0xff
 8000d62:	fab2 f282 	clz	r2, r2
 8000d66:	2a00      	cmp	r2, #0
 8000d68:	d150      	bne.n	8000e0c <__udivmoddi4+0x154>
 8000d6a:	1bcb      	subs	r3, r1, r7
 8000d6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d70:	fa1f f887 	uxth.w	r8, r7
 8000d74:	2601      	movs	r6, #1
 8000d76:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d7a:	0c21      	lsrs	r1, r4, #16
 8000d7c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb08 f30c 	mul.w	r3, r8, ip
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0xe2>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	f200 80e9 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1ac9      	subs	r1, r1, r3
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000da8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x10c>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x10a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80d9 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e7bf      	b.n	8000d4e <__udivmoddi4+0x96>
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0x12e>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80b1 	beq.w	8000f3a <__udivmoddi4+0x282>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x1cc>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0x140>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80b8 	bhi.w	8000f68 <__udivmoddi4+0x2b0>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0103 	sbc.w	r1, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	468c      	mov	ip, r1
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0a8      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000e06:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e0a:	e7a5      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000e0c:	f1c2 0320 	rsb	r3, r2, #32
 8000e10:	fa20 f603 	lsr.w	r6, r0, r3
 8000e14:	4097      	lsls	r7, r2
 8000e16:	fa01 f002 	lsl.w	r0, r1, r2
 8000e1a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e1e:	40d9      	lsrs	r1, r3
 8000e20:	4330      	orrs	r0, r6
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e28:	fa1f f887 	uxth.w	r8, r7
 8000e2c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e34:	fb06 f108 	mul.w	r1, r6, r8
 8000e38:	4299      	cmp	r1, r3
 8000e3a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e3e:	d909      	bls.n	8000e54 <__udivmoddi4+0x19c>
 8000e40:	18fb      	adds	r3, r7, r3
 8000e42:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e46:	f080 808d 	bcs.w	8000f64 <__udivmoddi4+0x2ac>
 8000e4a:	4299      	cmp	r1, r3
 8000e4c:	f240 808a 	bls.w	8000f64 <__udivmoddi4+0x2ac>
 8000e50:	3e02      	subs	r6, #2
 8000e52:	443b      	add	r3, r7
 8000e54:	1a5b      	subs	r3, r3, r1
 8000e56:	b281      	uxth	r1, r0
 8000e58:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e5c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e60:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e64:	fb00 f308 	mul.w	r3, r0, r8
 8000e68:	428b      	cmp	r3, r1
 8000e6a:	d907      	bls.n	8000e7c <__udivmoddi4+0x1c4>
 8000e6c:	1879      	adds	r1, r7, r1
 8000e6e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e72:	d273      	bcs.n	8000f5c <__udivmoddi4+0x2a4>
 8000e74:	428b      	cmp	r3, r1
 8000e76:	d971      	bls.n	8000f5c <__udivmoddi4+0x2a4>
 8000e78:	3802      	subs	r0, #2
 8000e7a:	4439      	add	r1, r7
 8000e7c:	1acb      	subs	r3, r1, r3
 8000e7e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e82:	e778      	b.n	8000d76 <__udivmoddi4+0xbe>
 8000e84:	f1c6 0c20 	rsb	ip, r6, #32
 8000e88:	fa03 f406 	lsl.w	r4, r3, r6
 8000e8c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e90:	431c      	orrs	r4, r3
 8000e92:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e9e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000ea2:	431f      	orrs	r7, r3
 8000ea4:	0c3b      	lsrs	r3, r7, #16
 8000ea6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eaa:	fa1f f884 	uxth.w	r8, r4
 8000eae:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eb2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000eb6:	fb09 fa08 	mul.w	sl, r9, r8
 8000eba:	458a      	cmp	sl, r1
 8000ebc:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec0:	fa00 f306 	lsl.w	r3, r0, r6
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x220>
 8000ec6:	1861      	adds	r1, r4, r1
 8000ec8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ecc:	d248      	bcs.n	8000f60 <__udivmoddi4+0x2a8>
 8000ece:	458a      	cmp	sl, r1
 8000ed0:	d946      	bls.n	8000f60 <__udivmoddi4+0x2a8>
 8000ed2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ed6:	4421      	add	r1, r4
 8000ed8:	eba1 010a 	sub.w	r1, r1, sl
 8000edc:	b2bf      	uxth	r7, r7
 8000ede:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ee2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ee6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eea:	fb00 f808 	mul.w	r8, r0, r8
 8000eee:	45b8      	cmp	r8, r7
 8000ef0:	d907      	bls.n	8000f02 <__udivmoddi4+0x24a>
 8000ef2:	19e7      	adds	r7, r4, r7
 8000ef4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ef8:	d22e      	bcs.n	8000f58 <__udivmoddi4+0x2a0>
 8000efa:	45b8      	cmp	r8, r7
 8000efc:	d92c      	bls.n	8000f58 <__udivmoddi4+0x2a0>
 8000efe:	3802      	subs	r0, #2
 8000f00:	4427      	add	r7, r4
 8000f02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f06:	eba7 0708 	sub.w	r7, r7, r8
 8000f0a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f0e:	454f      	cmp	r7, r9
 8000f10:	46c6      	mov	lr, r8
 8000f12:	4649      	mov	r1, r9
 8000f14:	d31a      	bcc.n	8000f4c <__udivmoddi4+0x294>
 8000f16:	d017      	beq.n	8000f48 <__udivmoddi4+0x290>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x27a>
 8000f1a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f1e:	eb67 0701 	sbc.w	r7, r7, r1
 8000f22:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f26:	40f2      	lsrs	r2, r6
 8000f28:	ea4c 0202 	orr.w	r2, ip, r2
 8000f2c:	40f7      	lsrs	r7, r6
 8000f2e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f32:	2600      	movs	r6, #0
 8000f34:	4631      	mov	r1, r6
 8000f36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3a:	462e      	mov	r6, r5
 8000f3c:	4628      	mov	r0, r5
 8000f3e:	e70b      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f40:	4606      	mov	r6, r0
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f44:	4618      	mov	r0, r3
 8000f46:	e6fd      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f48:	4543      	cmp	r3, r8
 8000f4a:	d2e5      	bcs.n	8000f18 <__udivmoddi4+0x260>
 8000f4c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f50:	eb69 0104 	sbc.w	r1, r9, r4
 8000f54:	3801      	subs	r0, #1
 8000f56:	e7df      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f58:	4608      	mov	r0, r1
 8000f5a:	e7d2      	b.n	8000f02 <__udivmoddi4+0x24a>
 8000f5c:	4660      	mov	r0, ip
 8000f5e:	e78d      	b.n	8000e7c <__udivmoddi4+0x1c4>
 8000f60:	4681      	mov	r9, r0
 8000f62:	e7b9      	b.n	8000ed8 <__udivmoddi4+0x220>
 8000f64:	4666      	mov	r6, ip
 8000f66:	e775      	b.n	8000e54 <__udivmoddi4+0x19c>
 8000f68:	4630      	mov	r0, r6
 8000f6a:	e74a      	b.n	8000e02 <__udivmoddi4+0x14a>
 8000f6c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f70:	4439      	add	r1, r7
 8000f72:	e713      	b.n	8000d9c <__udivmoddi4+0xe4>
 8000f74:	3802      	subs	r0, #2
 8000f76:	443c      	add	r4, r7
 8000f78:	e724      	b.n	8000dc4 <__udivmoddi4+0x10c>
 8000f7a:	bf00      	nop

08000f7c <__aeabi_idiv0>:
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop

08000f80 <arm_sqrt_f32>:
   * <code>in</code> is negative value and returns zero output for negative values.
   */
  static __INLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f8a:	6038      	str	r0, [r7, #0]
    if(in >= 0.0f)
 8000f8c:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f90:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f98:	db0a      	blt.n	8000fb0 <arm_sqrt_f32+0x30>
#if   (__FPU_USED == 1) && defined ( __CC_ARM   )
      *pOut = __sqrtf(in);
#elif (__FPU_USED == 1) && (defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050))
      *pOut = __builtin_sqrtf(in);
#elif (__FPU_USED == 1) && defined(__GNUC__)
      *pOut = __builtin_sqrtf(in);
 8000f9a:	ed97 0a01 	vldr	s0, [r7, #4]
 8000f9e:	f007 fbb3 	bl	8008708 <sqrtf>
 8000fa2:	eef0 7a40 	vmov.f32	s15, s0
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	edc3 7a00 	vstr	s15, [r3]
      __ASM("VSQRT.F32 %0,%1" : "=t"(*pOut) : "t"(in));
#else
      *pOut = sqrtf(in);
#endif

      return (ARM_MATH_SUCCESS);
 8000fac:	2300      	movs	r3, #0
 8000fae:	e005      	b.n	8000fbc <arm_sqrt_f32+0x3c>
    }
    else
    {
      *pOut = 0.0f;
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	f04f 0200 	mov.w	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 8000fb8:	f04f 33ff 	mov.w	r3, #4294967295
    }
  }
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	3708      	adds	r7, #8
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}

08000fc4 <ComparSelectU_Ch1>:
CompareSelectU compareSelectU;


/////////////////////////////////////////////////////////////////////////
uint8_t ComparSelectU_Ch1(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b083      	sub	sp, #12
 8000fc8:	af00      	add	r7, sp, #0
	uint8_t RetState = 0;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	71fb      	strb	r3, [r7, #7]
	
	if((CP12_1_PIN_STATE == 1) && (CP9_1_PIN_STATE == 1) && (CP6_1_PIN_STATE == 1) && (CP3_1_PIN_STATE == 1))
 8000fce:	4b6b      	ldr	r3, [pc, #428]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 8000fd0:	691b      	ldr	r3, [r3, #16]
 8000fd2:	f003 0308 	and.w	r3, r3, #8
 8000fd6:	2b01      	cmp	r3, #1
 8000fd8:	d11f      	bne.n	800101a <ComparSelectU_Ch1+0x56>
 8000fda:	4b68      	ldr	r3, [pc, #416]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 8000fdc:	691b      	ldr	r3, [r3, #16]
 8000fde:	f003 0310 	and.w	r3, r3, #16
 8000fe2:	2b01      	cmp	r3, #1
 8000fe4:	d119      	bne.n	800101a <ComparSelectU_Ch1+0x56>
 8000fe6:	4b65      	ldr	r3, [pc, #404]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 8000fe8:	691b      	ldr	r3, [r3, #16]
 8000fea:	f003 0320 	and.w	r3, r3, #32
 8000fee:	2b01      	cmp	r3, #1
 8000ff0:	d113      	bne.n	800101a <ComparSelectU_Ch1+0x56>
 8000ff2:	4b62      	ldr	r3, [pc, #392]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 8000ff4:	691b      	ldr	r3, [r3, #16]
 8000ff6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ffa:	2b01      	cmp	r3, #1
 8000ffc:	d10d      	bne.n	800101a <ComparSelectU_Ch1+0x56>
	{	
		compareSelectU.StateU &= ~0x00003f;
 8000ffe:	4b60      	ldr	r3, [pc, #384]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001006:	4a5e      	ldr	r2, [pc, #376]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 8001008:	6053      	str	r3, [r2, #4]
		compareSelectU.bit.bStateU12_1 = 1;
 800100a:	4a5d      	ldr	r2, [pc, #372]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 800100c:	7813      	ldrb	r3, [r2, #0]
 800100e:	f043 0301 	orr.w	r3, r3, #1
 8001012:	7013      	strb	r3, [r2, #0]
		RetState = StateU12_1;
 8001014:	2300      	movs	r3, #0
 8001016:	71fb      	strb	r3, [r7, #7]
 8001018:	e084      	b.n	8001124 <ComparSelectU_Ch1+0x160>
	}
	else
	if((CP12_1_PIN_STATE == 0) && (CP9_1_PIN_STATE == 1) && (CP6_1_PIN_STATE == 1) && (CP3_1_PIN_STATE == 1))
 800101a:	4b58      	ldr	r3, [pc, #352]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 800101c:	691b      	ldr	r3, [r3, #16]
 800101e:	f003 0308 	and.w	r3, r3, #8
 8001022:	2b00      	cmp	r3, #0
 8001024:	d11f      	bne.n	8001066 <ComparSelectU_Ch1+0xa2>
 8001026:	4b55      	ldr	r3, [pc, #340]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 8001028:	691b      	ldr	r3, [r3, #16]
 800102a:	f003 0310 	and.w	r3, r3, #16
 800102e:	2b01      	cmp	r3, #1
 8001030:	d119      	bne.n	8001066 <ComparSelectU_Ch1+0xa2>
 8001032:	4b52      	ldr	r3, [pc, #328]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 8001034:	691b      	ldr	r3, [r3, #16]
 8001036:	f003 0320 	and.w	r3, r3, #32
 800103a:	2b01      	cmp	r3, #1
 800103c:	d113      	bne.n	8001066 <ComparSelectU_Ch1+0xa2>
 800103e:	4b4f      	ldr	r3, [pc, #316]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 8001040:	691b      	ldr	r3, [r3, #16]
 8001042:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001046:	2b01      	cmp	r3, #1
 8001048:	d10d      	bne.n	8001066 <ComparSelectU_Ch1+0xa2>
	{	
		compareSelectU.StateU &= ~0x00003f;
 800104a:	4b4d      	ldr	r3, [pc, #308]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001052:	4a4b      	ldr	r2, [pc, #300]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 8001054:	6053      	str	r3, [r2, #4]
		compareSelectU.bit.bStateU9_1 = 1;
 8001056:	4a4a      	ldr	r2, [pc, #296]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 8001058:	7813      	ldrb	r3, [r2, #0]
 800105a:	f043 0301 	orr.w	r3, r3, #1
 800105e:	7013      	strb	r3, [r2, #0]
		RetState = StateU9_1;
 8001060:	2301      	movs	r3, #1
 8001062:	71fb      	strb	r3, [r7, #7]
 8001064:	e05e      	b.n	8001124 <ComparSelectU_Ch1+0x160>
	}
	else
	if((CP12_1_PIN_STATE == 0) && (CP9_1_PIN_STATE == 0) && (CP6_1_PIN_STATE == 1) && (CP3_1_PIN_STATE == 1))
 8001066:	4b45      	ldr	r3, [pc, #276]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 8001068:	691b      	ldr	r3, [r3, #16]
 800106a:	f003 0308 	and.w	r3, r3, #8
 800106e:	2b00      	cmp	r3, #0
 8001070:	d11f      	bne.n	80010b2 <ComparSelectU_Ch1+0xee>
 8001072:	4b42      	ldr	r3, [pc, #264]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 8001074:	691b      	ldr	r3, [r3, #16]
 8001076:	f003 0310 	and.w	r3, r3, #16
 800107a:	2b00      	cmp	r3, #0
 800107c:	d119      	bne.n	80010b2 <ComparSelectU_Ch1+0xee>
 800107e:	4b3f      	ldr	r3, [pc, #252]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 8001080:	691b      	ldr	r3, [r3, #16]
 8001082:	f003 0320 	and.w	r3, r3, #32
 8001086:	2b01      	cmp	r3, #1
 8001088:	d113      	bne.n	80010b2 <ComparSelectU_Ch1+0xee>
 800108a:	4b3c      	ldr	r3, [pc, #240]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 800108c:	691b      	ldr	r3, [r3, #16]
 800108e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001092:	2b01      	cmp	r3, #1
 8001094:	d10d      	bne.n	80010b2 <ComparSelectU_Ch1+0xee>
	{	
		compareSelectU.StateU &= ~0x00003f;
 8001096:	4b3a      	ldr	r3, [pc, #232]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 8001098:	685b      	ldr	r3, [r3, #4]
 800109a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800109e:	4a38      	ldr	r2, [pc, #224]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 80010a0:	6053      	str	r3, [r2, #4]
		compareSelectU.bit.bStateU6_1 = 1;
 80010a2:	4a37      	ldr	r2, [pc, #220]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 80010a4:	7813      	ldrb	r3, [r2, #0]
 80010a6:	f043 0301 	orr.w	r3, r3, #1
 80010aa:	7013      	strb	r3, [r2, #0]
		RetState = StateU6_1;
 80010ac:	2302      	movs	r3, #2
 80010ae:	71fb      	strb	r3, [r7, #7]
 80010b0:	e038      	b.n	8001124 <ComparSelectU_Ch1+0x160>
	}
	else
	if((CP12_1_PIN_STATE == 0) && (CP9_1_PIN_STATE == 0) && (CP6_1_PIN_STATE == 0) && (CP3_1_PIN_STATE == 1))
 80010b2:	4b32      	ldr	r3, [pc, #200]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 80010b4:	691b      	ldr	r3, [r3, #16]
 80010b6:	f003 0308 	and.w	r3, r3, #8
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d11f      	bne.n	80010fe <ComparSelectU_Ch1+0x13a>
 80010be:	4b2f      	ldr	r3, [pc, #188]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 80010c0:	691b      	ldr	r3, [r3, #16]
 80010c2:	f003 0310 	and.w	r3, r3, #16
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d119      	bne.n	80010fe <ComparSelectU_Ch1+0x13a>
 80010ca:	4b2c      	ldr	r3, [pc, #176]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 80010cc:	691b      	ldr	r3, [r3, #16]
 80010ce:	f003 0320 	and.w	r3, r3, #32
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d113      	bne.n	80010fe <ComparSelectU_Ch1+0x13a>
 80010d6:	4b29      	ldr	r3, [pc, #164]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 80010d8:	691b      	ldr	r3, [r3, #16]
 80010da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80010de:	2b01      	cmp	r3, #1
 80010e0:	d10d      	bne.n	80010fe <ComparSelectU_Ch1+0x13a>
	{	
		compareSelectU.StateU &= ~0x00003f;
 80010e2:	4b27      	ldr	r3, [pc, #156]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 80010e4:	685b      	ldr	r3, [r3, #4]
 80010e6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80010ea:	4a25      	ldr	r2, [pc, #148]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 80010ec:	6053      	str	r3, [r2, #4]
		compareSelectU.bit.bStateU3_1 = 1;
 80010ee:	4a24      	ldr	r2, [pc, #144]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 80010f0:	7813      	ldrb	r3, [r2, #0]
 80010f2:	f043 0301 	orr.w	r3, r3, #1
 80010f6:	7013      	strb	r3, [r2, #0]
		RetState = StateU3_1;
 80010f8:	2303      	movs	r3, #3
 80010fa:	71fb      	strb	r3, [r7, #7]
 80010fc:	e012      	b.n	8001124 <ComparSelectU_Ch1+0x160>
	}
	else
	if(CP_MINUS_12_1_PIN_STATE == 1)
 80010fe:	4b1f      	ldr	r3, [pc, #124]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 8001100:	691b      	ldr	r3, [r3, #16]
 8001102:	f003 0304 	and.w	r3, r3, #4
 8001106:	2b01      	cmp	r3, #1
 8001108:	d10c      	bne.n	8001124 <ComparSelectU_Ch1+0x160>
	{	
		compareSelectU.StateU &= ~0x00003f;
 800110a:	4b1d      	ldr	r3, [pc, #116]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001112:	4a1b      	ldr	r2, [pc, #108]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 8001114:	6053      	str	r3, [r2, #4]
		compareSelectU.bit.bStateU_Minus12_1 = 1;
 8001116:	4a1a      	ldr	r2, [pc, #104]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 8001118:	7813      	ldrb	r3, [r2, #0]
 800111a:	f043 0301 	orr.w	r3, r3, #1
 800111e:	7013      	strb	r3, [r2, #0]
		RetState = StateU_Minus12_1;
 8001120:	2305      	movs	r3, #5
 8001122:	71fb      	strb	r3, [r7, #7]
	}		
	if((CP12_1_PIN_STATE == 0) && (CP9_1_PIN_STATE == 0) && (CP6_1_PIN_STATE == 0) && (CP3_1_PIN_STATE == 0))
 8001124:	4b15      	ldr	r3, [pc, #84]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 8001126:	691b      	ldr	r3, [r3, #16]
 8001128:	f003 0308 	and.w	r3, r3, #8
 800112c:	2b00      	cmp	r3, #0
 800112e:	d11e      	bne.n	800116e <ComparSelectU_Ch1+0x1aa>
 8001130:	4b12      	ldr	r3, [pc, #72]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 8001132:	691b      	ldr	r3, [r3, #16]
 8001134:	f003 0310 	and.w	r3, r3, #16
 8001138:	2b00      	cmp	r3, #0
 800113a:	d118      	bne.n	800116e <ComparSelectU_Ch1+0x1aa>
 800113c:	4b0f      	ldr	r3, [pc, #60]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 800113e:	691b      	ldr	r3, [r3, #16]
 8001140:	f003 0320 	and.w	r3, r3, #32
 8001144:	2b00      	cmp	r3, #0
 8001146:	d112      	bne.n	800116e <ComparSelectU_Ch1+0x1aa>
 8001148:	4b0c      	ldr	r3, [pc, #48]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 800114a:	691b      	ldr	r3, [r3, #16]
 800114c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001150:	2b00      	cmp	r3, #0
 8001152:	d10c      	bne.n	800116e <ComparSelectU_Ch1+0x1aa>
	{	
		compareSelectU.StateU &= ~0x00003f;
 8001154:	4b0a      	ldr	r3, [pc, #40]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800115c:	4a08      	ldr	r2, [pc, #32]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 800115e:	6053      	str	r3, [r2, #4]
		compareSelectU.bit.bStateU0_1 = 1;
 8001160:	4a07      	ldr	r2, [pc, #28]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 8001162:	7813      	ldrb	r3, [r2, #0]
 8001164:	f043 0301 	orr.w	r3, r3, #1
 8001168:	7013      	strb	r3, [r2, #0]
		RetState = StateU0_1;
 800116a:	2304      	movs	r3, #4
 800116c:	71fb      	strb	r3, [r7, #7]
	}
	
	return RetState;
 800116e:	79fb      	ldrb	r3, [r7, #7]
}
 8001170:	4618      	mov	r0, r3
 8001172:	370c      	adds	r7, #12
 8001174:	46bd      	mov	sp, r7
 8001176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117a:	4770      	bx	lr
 800117c:	40021000 	.word	0x40021000
 8001180:	20000588 	.word	0x20000588

08001184 <getADC>:
////////////////////////////////////////////////////////////////////////////
uint16_t getADC(uint16_t channel) 
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b084      	sub	sp, #16
 8001188:	af00      	add	r7, sp, #0
 800118a:	4603      	mov	r3, r0
 800118c:	80fb      	strh	r3, [r7, #6]
  uint16_t tmp = 0;
 800118e:	2300      	movs	r3, #0
 8001190:	81fb      	strh	r3, [r7, #14]
 CLR_CE;                              // Select MCP3204 //  CS  
 8001192:	4b10      	ldr	r3, [pc, #64]	; (80011d4 <getADC+0x50>)
 8001194:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001198:	619a      	str	r2, [r3, #24]

 tmp = 0;
 800119a:	2300      	movs	r3, #0
 800119c:	81fb      	strh	r3, [r7, #14]
 uint16_t channel1=0;
 800119e:	2300      	movs	r3, #0
 80011a0:	81bb      	strh	r3, [r7, #12]
 channel1=0b000001100000 | (channel << 2);
 80011a2:	88fb      	ldrh	r3, [r7, #6]
 80011a4:	009b      	lsls	r3, r3, #2
 80011a6:	b21b      	sxth	r3, r3
 80011a8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80011ac:	b21b      	sxth	r3, r3
 80011ae:	81bb      	strh	r3, [r7, #12]
  SPI_ReadWriteByte(channel1);
 80011b0:	89bb      	ldrh	r3, [r7, #12]
 80011b2:	4618      	mov	r0, r3
 80011b4:	f000 fb28 	bl	8001808 <SPI_ReadWriteByte>
  tmp = SPI_ReadWriteByte(0b0);
 80011b8:	2000      	movs	r0, #0
 80011ba:	f000 fb25 	bl	8001808 <SPI_ReadWriteByte>
 80011be:	4603      	mov	r3, r0
 80011c0:	81fb      	strh	r3, [r7, #14]

  SET_CE;
 80011c2:	4b04      	ldr	r3, [pc, #16]	; (80011d4 <getADC+0x50>)
 80011c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011c8:	619a      	str	r2, [r3, #24]
  return tmp;
 80011ca:	89fb      	ldrh	r3, [r7, #14]
}//~
 80011cc:	4618      	mov	r0, r3
 80011ce:	3710      	adds	r7, #16
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	40020c00 	.word	0x40020c00

080011d8 <ReadSensor>:
float voltPN  = 0;
float voltGN  = 0;
float AmperPh = 0;
float AmperN  = 0;
void ReadSensor()
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b086      	sub	sp, #24
 80011dc:	af00      	add	r7, sp, #0
	if(statADCBuffRefresh & ADCBuffRefresh)//0&1/////////////////
 80011de:	4b76      	ldr	r3, [pc, #472]	; (80013b8 <ReadSensor+0x1e0>)
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	f003 0301 	and.w	r3, r3, #1
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	f000 80c6 	beq.w	8001378 <ReadSensor+0x1a0>
			{

				int ch_idx;


				for(ch_idx = 0; ch_idx < ZSEM_CHANNEL_NUM; ch_idx++)
 80011ec:	2300      	movs	r3, #0
 80011ee:	617b      	str	r3, [r7, #20]
 80011f0:	e073      	b.n	80012da <ReadSensor+0x102>
				{

					CoeffFourie_float ft;
					CoeffFourie_float ft0;
					//
					ft = FFT20_float((short*)&ADC_Values1.data[ch_idx]);
 80011f2:	697a      	ldr	r2, [r7, #20]
 80011f4:	4613      	mov	r3, r2
 80011f6:	009b      	lsls	r3, r3, #2
 80011f8:	4413      	add	r3, r2
 80011fa:	00db      	lsls	r3, r3, #3
 80011fc:	3310      	adds	r3, #16
 80011fe:	4a6f      	ldr	r2, [pc, #444]	; (80013bc <ReadSensor+0x1e4>)
 8001200:	4413      	add	r3, r2
 8001202:	3304      	adds	r3, #4
 8001204:	4618      	mov	r0, r3
 8001206:	f000 f8ed 	bl	80013e4 <FFT20_float>
 800120a:	eeb0 7a40 	vmov.f32	s14, s0
 800120e:	eef0 7a60 	vmov.f32	s15, s1
 8001212:	ed87 7a03 	vstr	s14, [r7, #12]
 8001216:	edc7 7a04 	vstr	s15, [r7, #16]
					ft0 = FT_float((short*)&ADC_Values1.data[ch_idx],0);
 800121a:	697a      	ldr	r2, [r7, #20]
 800121c:	4613      	mov	r3, r2
 800121e:	009b      	lsls	r3, r3, #2
 8001220:	4413      	add	r3, r2
 8001222:	00db      	lsls	r3, r3, #3
 8001224:	3310      	adds	r3, #16
 8001226:	4a65      	ldr	r2, [pc, #404]	; (80013bc <ReadSensor+0x1e4>)
 8001228:	4413      	add	r3, r2
 800122a:	3304      	adds	r3, #4
 800122c:	2100      	movs	r1, #0
 800122e:	4618      	mov	r0, r3
 8001230:	f000 fa28 	bl	8001684 <FT_float>
 8001234:	eeb0 7a40 	vmov.f32	s14, s0
 8001238:	eef0 7a60 	vmov.f32	s15, s1
 800123c:	ed87 7a01 	vstr	s14, [r7, #4]
 8001240:	edc7 7a02 	vstr	s15, [r7, #8]
					Value_vt1.KoefFourie[ch_idx].Re = ft.CoeffFourieA;
 8001244:	68fa      	ldr	r2, [r7, #12]
 8001246:	495e      	ldr	r1, [pc, #376]	; (80013c0 <ReadSensor+0x1e8>)
 8001248:	697b      	ldr	r3, [r7, #20]
 800124a:	00db      	lsls	r3, r3, #3
 800124c:	440b      	add	r3, r1
 800124e:	601a      	str	r2, [r3, #0]
					Value_vt1.KoefFourie[ch_idx].Im = ft.CoeffFourieB;
 8001250:	693a      	ldr	r2, [r7, #16]
 8001252:	495b      	ldr	r1, [pc, #364]	; (80013c0 <ReadSensor+0x1e8>)
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	00db      	lsls	r3, r3, #3
 8001258:	440b      	add	r3, r1
 800125a:	3304      	adds	r3, #4
 800125c:	601a      	str	r2, [r3, #0]
					arm_sqrt_f32((float32_t)((ft.CoeffFourieA*ft.CoeffFourieA + ft.CoeffFourieB*ft.CoeffFourieB)* (float32_t)0.5),&temp);
 800125e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001262:	edd7 7a03 	vldr	s15, [r7, #12]
 8001266:	ee27 7a27 	vmul.f32	s14, s14, s15
 800126a:	edd7 6a04 	vldr	s13, [r7, #16]
 800126e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001272:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001276:	ee77 7a27 	vadd.f32	s15, s14, s15
 800127a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800127e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001282:	4850      	ldr	r0, [pc, #320]	; (80013c4 <ReadSensor+0x1ec>)
 8001284:	eeb0 0a67 	vmov.f32	s0, s15
 8001288:	f7ff fe7a 	bl	8000f80 <arm_sqrt_f32>
					ADC_Values1.Ud_kodInt[ch_idx] = (uint32_t)temp;
 800128c:	4b4d      	ldr	r3, [pc, #308]	; (80013c4 <ReadSensor+0x1ec>)
 800128e:	edd3 7a00 	vldr	s15, [r3]
 8001292:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001296:	ee17 3a90 	vmov	r3, s15
 800129a:	b299      	uxth	r1, r3
 800129c:	4a47      	ldr	r2, [pc, #284]	; (80013bc <ReadSensor+0x1e4>)
 800129e:	697b      	ldr	r3, [r7, #20]
 80012a0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					ADC_Values1.Ud_kodKonstInt[ch_idx] = (int16_t)ft0.CoeffFourieA;
 80012a4:	edd7 7a01 	vldr	s15, [r7, #4]
 80012a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012ac:	ee17 3a90 	vmov	r3, s15
 80012b0:	b219      	sxth	r1, r3
 80012b2:	4a42      	ldr	r2, [pc, #264]	; (80013bc <ReadSensor+0x1e4>)
 80012b4:	697b      	ldr	r3, [r7, #20]
 80012b6:	3304      	adds	r3, #4
 80012b8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					if(ch_idx == 4)
 80012bc:	697b      	ldr	r3, [r7, #20]
 80012be:	2b04      	cmp	r3, #4
 80012c0:	d105      	bne.n	80012ce <ReadSensor+0xf6>
					{
						ADC_Values1.Ud_kodKonstInt[ch_idx] = 0;//V0;
 80012c2:	4a3e      	ldr	r2, [pc, #248]	; (80013bc <ReadSensor+0x1e4>)
 80012c4:	697b      	ldr	r3, [r7, #20]
 80012c6:	3304      	adds	r3, #4
 80012c8:	2100      	movs	r1, #0
 80012ca:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					}
					statADCBuffRefresh = 0;
 80012ce:	4b3a      	ldr	r3, [pc, #232]	; (80013b8 <ReadSensor+0x1e0>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	701a      	strb	r2, [r3, #0]
				for(ch_idx = 0; ch_idx < ZSEM_CHANNEL_NUM; ch_idx++)
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	3301      	adds	r3, #1
 80012d8:	617b      	str	r3, [r7, #20]
 80012da:	697b      	ldr	r3, [r7, #20]
 80012dc:	2b03      	cmp	r3, #3
 80012de:	dd88      	ble.n	80011f2 <ReadSensor+0x1a>
				}

				voltPN = (ADC_Values1.Ud_kodInt[0] * 0.385416667);//0.385416667       0.40625
 80012e0:	4b36      	ldr	r3, [pc, #216]	; (80013bc <ReadSensor+0x1e4>)
 80012e2:	881b      	ldrh	r3, [r3, #0]
 80012e4:	4618      	mov	r0, r3
 80012e6:	f7ff f93d 	bl	8000564 <__aeabi_i2d>
 80012ea:	a32f      	add	r3, pc, #188	; (adr r3, 80013a8 <ReadSensor+0x1d0>)
 80012ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012f0:	f7ff f9a2 	bl	8000638 <__aeabi_dmul>
 80012f4:	4602      	mov	r2, r0
 80012f6:	460b      	mov	r3, r1
 80012f8:	4610      	mov	r0, r2
 80012fa:	4619      	mov	r1, r3
 80012fc:	f7ff fc74 	bl	8000be8 <__aeabi_d2f>
 8001300:	4603      	mov	r3, r0
 8001302:	4a31      	ldr	r2, [pc, #196]	; (80013c8 <ReadSensor+0x1f0>)
 8001304:	6013      	str	r3, [r2, #0]
				voltGN =  (ADC_Values1.Ud_kodInt[1] * 0.385416667);// * 0.195 * 10);
 8001306:	4b2d      	ldr	r3, [pc, #180]	; (80013bc <ReadSensor+0x1e4>)
 8001308:	885b      	ldrh	r3, [r3, #2]
 800130a:	4618      	mov	r0, r3
 800130c:	f7ff f92a 	bl	8000564 <__aeabi_i2d>
 8001310:	a325      	add	r3, pc, #148	; (adr r3, 80013a8 <ReadSensor+0x1d0>)
 8001312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001316:	f7ff f98f 	bl	8000638 <__aeabi_dmul>
 800131a:	4602      	mov	r2, r0
 800131c:	460b      	mov	r3, r1
 800131e:	4610      	mov	r0, r2
 8001320:	4619      	mov	r1, r3
 8001322:	f7ff fc61 	bl	8000be8 <__aeabi_d2f>
 8001326:	4603      	mov	r3, r0
 8001328:	4a28      	ldr	r2, [pc, #160]	; (80013cc <ReadSensor+0x1f4>)
 800132a:	6013      	str	r3, [r2, #0]
				AmperPh =  (ADC_Values1.Ud_kodInt[2] * 0.015285);// * 0.0303835 * 10);
 800132c:	4b23      	ldr	r3, [pc, #140]	; (80013bc <ReadSensor+0x1e4>)
 800132e:	889b      	ldrh	r3, [r3, #4]
 8001330:	4618      	mov	r0, r3
 8001332:	f7ff f917 	bl	8000564 <__aeabi_i2d>
 8001336:	a31e      	add	r3, pc, #120	; (adr r3, 80013b0 <ReadSensor+0x1d8>)
 8001338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800133c:	f7ff f97c 	bl	8000638 <__aeabi_dmul>
 8001340:	4602      	mov	r2, r0
 8001342:	460b      	mov	r3, r1
 8001344:	4610      	mov	r0, r2
 8001346:	4619      	mov	r1, r3
 8001348:	f7ff fc4e 	bl	8000be8 <__aeabi_d2f>
 800134c:	4603      	mov	r3, r0
 800134e:	4a20      	ldr	r2, [pc, #128]	; (80013d0 <ReadSensor+0x1f8>)
 8001350:	6013      	str	r3, [r2, #0]
				AmperN =  (ADC_Values1.Ud_kodInt[3] * 0.015285);
 8001352:	4b1a      	ldr	r3, [pc, #104]	; (80013bc <ReadSensor+0x1e4>)
 8001354:	88db      	ldrh	r3, [r3, #6]
 8001356:	4618      	mov	r0, r3
 8001358:	f7ff f904 	bl	8000564 <__aeabi_i2d>
 800135c:	a314      	add	r3, pc, #80	; (adr r3, 80013b0 <ReadSensor+0x1d8>)
 800135e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001362:	f7ff f969 	bl	8000638 <__aeabi_dmul>
 8001366:	4602      	mov	r2, r0
 8001368:	460b      	mov	r3, r1
 800136a:	4610      	mov	r0, r2
 800136c:	4619      	mov	r1, r3
 800136e:	f7ff fc3b 	bl	8000be8 <__aeabi_d2f>
 8001372:	4603      	mov	r3, r0
 8001374:	4a17      	ldr	r2, [pc, #92]	; (80013d4 <ReadSensor+0x1fc>)
 8001376:	6013      	str	r3, [r2, #0]
			}
	if(GPIOF->ODR & GPIO_PIN_4/*RESET_PILOT1*/)
 8001378:	4b17      	ldr	r3, [pc, #92]	; (80013d8 <ReadSensor+0x200>)
 800137a:	695b      	ldr	r3, [r3, #20]
 800137c:	f003 0310 	and.w	r3, r3, #16
 8001380:	2b00      	cmp	r3, #0
 8001382:	d00a      	beq.n	800139a <ReadSensor+0x1c2>
		{
			ComparSelectU_Ch1();
 8001384:	f7ff fe1e 	bl	8000fc4 <ComparSelectU_Ch1>
			StateU_FA = ((GPIOE->IDR>>2)) & 0x1f ;
 8001388:	4b14      	ldr	r3, [pc, #80]	; (80013dc <ReadSensor+0x204>)
 800138a:	691b      	ldr	r3, [r3, #16]
 800138c:	089b      	lsrs	r3, r3, #2
 800138e:	b29b      	uxth	r3, r3
 8001390:	f003 031f 	and.w	r3, r3, #31
 8001394:	b29a      	uxth	r2, r3
 8001396:	4b12      	ldr	r3, [pc, #72]	; (80013e0 <ReadSensor+0x208>)
 8001398:	801a      	strh	r2, [r3, #0]
		}
}
 800139a:	bf00      	nop
 800139c:	3718      	adds	r7, #24
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	f3af 8000 	nop.w
 80013a8:	ab064aea 	.word	0xab064aea
 80013ac:	3fd8aaaa 	.word	0x3fd8aaaa
 80013b0:	f8f47304 	.word	0xf8f47304
 80013b4:	3f8f4dbd 	.word	0x3f8f4dbd
 80013b8:	200002d4 	.word	0x200002d4
 80013bc:	200003bc 	.word	0x200003bc
 80013c0:	20000470 	.word	0x20000470
 80013c4:	200002d8 	.word	0x200002d8
 80013c8:	200002c4 	.word	0x200002c4
 80013cc:	200002c8 	.word	0x200002c8
 80013d0:	200002cc 	.word	0x200002cc
 80013d4:	200002d0 	.word	0x200002d0
 80013d8:	40021400 	.word	0x40021400
 80013dc:	40021000 	.word	0x40021000
 80013e0:	20000590 	.word	0x20000590

080013e4 <FFT20_float>:
                        };

//---------------------------------------------------------------------------
//     20 .
CoeffFourie_float FFT20_float(short *InZn)
{
 80013e4:	b480      	push	{r7}
 80013e6:	ed2d 8b02 	vpush	{d8}
 80013ea:	b089      	sub	sp, #36	; 0x24
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	60f8      	str	r0, [r7, #12]
   CoeffFourie_float st;
 	 register float Re = 0;
 80013f0:	eddf 8aa2 	vldr	s17, [pc, #648]	; 800167c <FFT20_float+0x298>
   register float Im = 0;
 80013f4:	ed9f 8aa1 	vldr	s16, [pc, #644]	; 800167c <FFT20_float+0x298>

   Re = (InZn[4] - InZn[14]) * KoefSin[4];
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	3308      	adds	r3, #8
 80013fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001400:	461a      	mov	r2, r3
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	331c      	adds	r3, #28
 8001406:	f9b3 3000 	ldrsh.w	r3, [r3]
 800140a:	1ad3      	subs	r3, r2, r3
 800140c:	ee07 3a90 	vmov	s15, r3
 8001410:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001414:	4b9a      	ldr	r3, [pc, #616]	; (8001680 <FFT20_float+0x29c>)
 8001416:	edd3 7a04 	vldr	s15, [r3, #16]
 800141a:	ee67 8a27 	vmul.f32	s17, s14, s15
   Im = (InZn[19] - InZn[9]) * KoefSin[4];
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	3326      	adds	r3, #38	; 0x26
 8001422:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001426:	461a      	mov	r2, r3
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	3312      	adds	r3, #18
 800142c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001430:	1ad3      	subs	r3, r2, r3
 8001432:	ee07 3a90 	vmov	s15, r3
 8001436:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800143a:	4b91      	ldr	r3, [pc, #580]	; (8001680 <FFT20_float+0x29c>)
 800143c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001440:	ee27 8a27 	vmul.f32	s16, s14, s15

   Re += ((InZn[0] - InZn[10]) + (InZn[8] - InZn[18]))* KoefSin[0];
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	f9b3 3000 	ldrsh.w	r3, [r3]
 800144a:	461a      	mov	r2, r3
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	3314      	adds	r3, #20
 8001450:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001454:	1ad2      	subs	r2, r2, r3
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	3310      	adds	r3, #16
 800145a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800145e:	4619      	mov	r1, r3
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	3324      	adds	r3, #36	; 0x24
 8001464:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001468:	1acb      	subs	r3, r1, r3
 800146a:	4413      	add	r3, r2
 800146c:	ee07 3a90 	vmov	s15, r3
 8001470:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001474:	4b82      	ldr	r3, [pc, #520]	; (8001680 <FFT20_float+0x29c>)
 8001476:	edd3 7a00 	vldr	s15, [r3]
 800147a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800147e:	ee78 8aa7 	vadd.f32	s17, s17, s15
   Im += ((InZn[0] - InZn[10]) - (InZn[8] - InZn[18]))* KoefSin[3];
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001488:	461a      	mov	r2, r3
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	3314      	adds	r3, #20
 800148e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001492:	1ad2      	subs	r2, r2, r3
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	3310      	adds	r3, #16
 8001498:	f9b3 3000 	ldrsh.w	r3, [r3]
 800149c:	4619      	mov	r1, r3
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	3324      	adds	r3, #36	; 0x24
 80014a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014a6:	1acb      	subs	r3, r1, r3
 80014a8:	1ad3      	subs	r3, r2, r3
 80014aa:	ee07 3a90 	vmov	s15, r3
 80014ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014b2:	4b73      	ldr	r3, [pc, #460]	; (8001680 <FFT20_float+0x29c>)
 80014b4:	edd3 7a03 	vldr	s15, [r3, #12]
 80014b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014bc:	ee38 8a27 	vadd.f32	s16, s16, s15
   Re += ((InZn[1] - InZn[11]) + (InZn[7] - InZn[17]))* KoefSin[1];
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	3302      	adds	r3, #2
 80014c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014c8:	461a      	mov	r2, r3
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	3316      	adds	r3, #22
 80014ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014d2:	1ad2      	subs	r2, r2, r3
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	330e      	adds	r3, #14
 80014d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014dc:	4619      	mov	r1, r3
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	3322      	adds	r3, #34	; 0x22
 80014e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014e6:	1acb      	subs	r3, r1, r3
 80014e8:	4413      	add	r3, r2
 80014ea:	ee07 3a90 	vmov	s15, r3
 80014ee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014f2:	4b63      	ldr	r3, [pc, #396]	; (8001680 <FFT20_float+0x29c>)
 80014f4:	edd3 7a01 	vldr	s15, [r3, #4]
 80014f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014fc:	ee78 8aa7 	vadd.f32	s17, s17, s15
   Im += ((InZn[1] - InZn[11]) - (InZn[7] - InZn[17]))* KoefSin[2];
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	3302      	adds	r3, #2
 8001504:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001508:	461a      	mov	r2, r3
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	3316      	adds	r3, #22
 800150e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001512:	1ad2      	subs	r2, r2, r3
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	330e      	adds	r3, #14
 8001518:	f9b3 3000 	ldrsh.w	r3, [r3]
 800151c:	4619      	mov	r1, r3
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	3322      	adds	r3, #34	; 0x22
 8001522:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001526:	1acb      	subs	r3, r1, r3
 8001528:	1ad3      	subs	r3, r2, r3
 800152a:	ee07 3a90 	vmov	s15, r3
 800152e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001532:	4b53      	ldr	r3, [pc, #332]	; (8001680 <FFT20_float+0x29c>)
 8001534:	edd3 7a02 	vldr	s15, [r3, #8]
 8001538:	ee67 7a27 	vmul.f32	s15, s14, s15
 800153c:	ee38 8a27 	vadd.f32	s16, s16, s15
   Re += ((InZn[2] - InZn[12]) + (InZn[6] - InZn[16]))* KoefSin[2];
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	3304      	adds	r3, #4
 8001544:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001548:	461a      	mov	r2, r3
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	3318      	adds	r3, #24
 800154e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001552:	1ad2      	subs	r2, r2, r3
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	330c      	adds	r3, #12
 8001558:	f9b3 3000 	ldrsh.w	r3, [r3]
 800155c:	4619      	mov	r1, r3
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	3320      	adds	r3, #32
 8001562:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001566:	1acb      	subs	r3, r1, r3
 8001568:	4413      	add	r3, r2
 800156a:	ee07 3a90 	vmov	s15, r3
 800156e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001572:	4b43      	ldr	r3, [pc, #268]	; (8001680 <FFT20_float+0x29c>)
 8001574:	edd3 7a02 	vldr	s15, [r3, #8]
 8001578:	ee67 7a27 	vmul.f32	s15, s14, s15
 800157c:	ee78 8aa7 	vadd.f32	s17, s17, s15
   Im += ((InZn[2] - InZn[12]) - (InZn[6] - InZn[16]))* KoefSin[1];
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	3304      	adds	r3, #4
 8001584:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001588:	461a      	mov	r2, r3
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	3318      	adds	r3, #24
 800158e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001592:	1ad2      	subs	r2, r2, r3
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	330c      	adds	r3, #12
 8001598:	f9b3 3000 	ldrsh.w	r3, [r3]
 800159c:	4619      	mov	r1, r3
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	3320      	adds	r3, #32
 80015a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015a6:	1acb      	subs	r3, r1, r3
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	ee07 3a90 	vmov	s15, r3
 80015ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015b2:	4b33      	ldr	r3, [pc, #204]	; (8001680 <FFT20_float+0x29c>)
 80015b4:	edd3 7a01 	vldr	s15, [r3, #4]
 80015b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015bc:	ee38 8a27 	vadd.f32	s16, s16, s15
   Re += ((InZn[3] - InZn[13]) + (InZn[5] - InZn[15]))* KoefSin[3];
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	3306      	adds	r3, #6
 80015c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015c8:	461a      	mov	r2, r3
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	331a      	adds	r3, #26
 80015ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015d2:	1ad2      	subs	r2, r2, r3
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	330a      	adds	r3, #10
 80015d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015dc:	4619      	mov	r1, r3
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	331e      	adds	r3, #30
 80015e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015e6:	1acb      	subs	r3, r1, r3
 80015e8:	4413      	add	r3, r2
 80015ea:	ee07 3a90 	vmov	s15, r3
 80015ee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015f2:	4b23      	ldr	r3, [pc, #140]	; (8001680 <FFT20_float+0x29c>)
 80015f4:	edd3 7a03 	vldr	s15, [r3, #12]
 80015f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015fc:	ee78 8aa7 	vadd.f32	s17, s17, s15
   Im += ((InZn[3] - InZn[13]) - (InZn[5] - InZn[15]))* KoefSin[0];
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	3306      	adds	r3, #6
 8001604:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001608:	461a      	mov	r2, r3
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	331a      	adds	r3, #26
 800160e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001612:	1ad2      	subs	r2, r2, r3
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	330a      	adds	r3, #10
 8001618:	f9b3 3000 	ldrsh.w	r3, [r3]
 800161c:	4619      	mov	r1, r3
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	331e      	adds	r3, #30
 8001622:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001626:	1acb      	subs	r3, r1, r3
 8001628:	1ad3      	subs	r3, r2, r3
 800162a:	ee07 3a90 	vmov	s15, r3
 800162e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001632:	4b13      	ldr	r3, [pc, #76]	; (8001680 <FFT20_float+0x29c>)
 8001634:	edd3 7a00 	vldr	s15, [r3]
 8001638:	ee67 7a27 	vmul.f32	s15, s14, s15
 800163c:	ee38 8a27 	vadd.f32	s16, s16, s15

   st.CoeffFourieA = Re;
 8001640:	edc7 8a04 	vstr	s17, [r7, #16]
   st.CoeffFourieB = Im;
 8001644:	ed87 8a05 	vstr	s16, [r7, #20]

   return st;
 8001648:	f107 0318 	add.w	r3, r7, #24
 800164c:	f107 0210 	add.w	r2, r7, #16
 8001650:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001654:	e883 0003 	stmia.w	r3, {r0, r1}
 8001658:	69ba      	ldr	r2, [r7, #24]
 800165a:	69fb      	ldr	r3, [r7, #28]
 800165c:	ee07 2a10 	vmov	s14, r2
 8001660:	ee07 3a90 	vmov	s15, r3
}
 8001664:	eeb0 0a47 	vmov.f32	s0, s14
 8001668:	eef0 0a67 	vmov.f32	s1, s15
 800166c:	3724      	adds	r7, #36	; 0x24
 800166e:	46bd      	mov	sp, r7
 8001670:	ecbd 8b02 	vpop	{d8}
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	00000000 	.word	0x00000000
 8001680:	200000a0 	.word	0x200000a0

08001684 <FT_float>:
///////////////////////////////////////////////////////////////////////
//     20 .

CoeffFourie_float FT_float(short *MasIn, unsigned char Garmonic)
{
 8001684:	b480      	push	{r7}
 8001686:	ed2d 8b02 	vpush	{d8}
 800168a:	b08b      	sub	sp, #44	; 0x2c
 800168c:	af00      	add	r7, sp, #0
 800168e:	60f8      	str	r0, [r7, #12]
 8001690:	460b      	mov	r3, r1
 8001692:	72fb      	strb	r3, [r7, #11]
   unsigned char i = 0;
 8001694:	2300      	movs	r3, #0
 8001696:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
   CoeffFourie_float st;
   register float A;
   register float B;

   A = 0;
 800169a:	ed9f 8a3f 	vldr	s16, [pc, #252]	; 8001798 <FT_float+0x114>
   B = 0;
 800169e:	eddf 8a3e 	vldr	s17, [pc, #248]	; 8001798 <FT_float+0x114>
   if(Garmonic == 1)
 80016a2:	7afb      	ldrb	r3, [r7, #11]
 80016a4:	2b01      	cmp	r3, #1
 80016a6:	d13d      	bne.n	8001724 <FT_float+0xa0>
   {
	   	for(i = 0; i < 20; i++)
 80016a8:	2300      	movs	r3, #0
 80016aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80016ae:	e030      	b.n	8001712 <FT_float+0x8e>
   		{
      	A += ((MasIn[i])*coskoefFT[i]);
 80016b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80016b4:	005b      	lsls	r3, r3, #1
 80016b6:	68fa      	ldr	r2, [r7, #12]
 80016b8:	4413      	add	r3, r2
 80016ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016be:	ee07 3a90 	vmov	s15, r3
 80016c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016c6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80016ca:	4a34      	ldr	r2, [pc, #208]	; (800179c <FT_float+0x118>)
 80016cc:	009b      	lsls	r3, r3, #2
 80016ce:	4413      	add	r3, r2
 80016d0:	edd3 7a00 	vldr	s15, [r3]
 80016d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016d8:	ee38 8a27 	vadd.f32	s16, s16, s15
      	B -= ((MasIn[i])*sinkoefFT[i]);
 80016dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80016e0:	005b      	lsls	r3, r3, #1
 80016e2:	68fa      	ldr	r2, [r7, #12]
 80016e4:	4413      	add	r3, r2
 80016e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016ea:	ee07 3a90 	vmov	s15, r3
 80016ee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016f2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80016f6:	4a2a      	ldr	r2, [pc, #168]	; (80017a0 <FT_float+0x11c>)
 80016f8:	009b      	lsls	r3, r3, #2
 80016fa:	4413      	add	r3, r2
 80016fc:	edd3 7a00 	vldr	s15, [r3]
 8001700:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001704:	ee78 8ae7 	vsub.f32	s17, s17, s15
	   	for(i = 0; i < 20; i++)
 8001708:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800170c:	3301      	adds	r3, #1
 800170e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001712:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001716:	2b13      	cmp	r3, #19
 8001718:	d9ca      	bls.n	80016b0 <FT_float+0x2c>
   		}
		st.CoeffFourieA = A;
 800171a:	ed87 8a05 	vstr	s16, [r7, #20]
    st.CoeffFourieB = B;
 800171e:	edc7 8a06 	vstr	s17, [r7, #24]
 8001722:	e020      	b.n	8001766 <FT_float+0xe2>
   }
   else
   if(Garmonic == 0)
 8001724:	7afb      	ldrb	r3, [r7, #11]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d11d      	bne.n	8001766 <FT_float+0xe2>
   { 
	   	for(i = 0; i < 20; i++)
 800172a:	2300      	movs	r3, #0
 800172c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001730:	e011      	b.n	8001756 <FT_float+0xd2>
   		{
      		A += MasIn[i];
 8001732:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001736:	005b      	lsls	r3, r3, #1
 8001738:	68fa      	ldr	r2, [r7, #12]
 800173a:	4413      	add	r3, r2
 800173c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001740:	ee07 3a90 	vmov	s15, r3
 8001744:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001748:	ee38 8a27 	vadd.f32	s16, s16, s15
	   	for(i = 0; i < 20; i++)
 800174c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001750:	3301      	adds	r3, #1
 8001752:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001756:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800175a:	2b13      	cmp	r3, #19
 800175c:	d9e9      	bls.n	8001732 <FT_float+0xae>
    	}  
			st.CoeffFourieA = A;
 800175e:	ed87 8a05 	vstr	s16, [r7, #20]
			st.CoeffFourieB = B; 
 8001762:	edc7 8a06 	vstr	s17, [r7, #24]
   }


   return st;
 8001766:	f107 031c 	add.w	r3, r7, #28
 800176a:	f107 0214 	add.w	r2, r7, #20
 800176e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001772:	e883 0003 	stmia.w	r3, {r0, r1}
 8001776:	69fa      	ldr	r2, [r7, #28]
 8001778:	6a3b      	ldr	r3, [r7, #32]
 800177a:	ee07 2a10 	vmov	s14, r2
 800177e:	ee07 3a90 	vmov	s15, r3
}  
 8001782:	eeb0 0a47 	vmov.f32	s0, s14
 8001786:	eef0 0a67 	vmov.f32	s1, s15
 800178a:	372c      	adds	r7, #44	; 0x2c
 800178c:	46bd      	mov	sp, r7
 800178e:	ecbd 8b02 	vpop	{d8}
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr
 8001798:	00000000 	.word	0x00000000
 800179c:	20000000 	.word	0x20000000
 80017a0:	20000050 	.word	0x20000050

080017a4 <InitSPI2>:
SPI_HandleTypeDef SpiHandle;
int32_t dwWriteAddr;
DeviceCaps deviceCaps;

void InitSPI2(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  /*##-1- Configure the SPI peripheral #######################################*/
  /* Set the SPI parameters */
  SpiHandle.Instance               = SPI2;
 80017a8:	4b15      	ldr	r3, [pc, #84]	; (8001800 <InitSPI2+0x5c>)
 80017aa:	4a16      	ldr	r2, [pc, #88]	; (8001804 <InitSPI2+0x60>)
 80017ac:	601a      	str	r2, [r3, #0]
  SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;//  32 V0 = 2232
 80017ae:	4b14      	ldr	r3, [pc, #80]	; (8001800 <InitSPI2+0x5c>)
 80017b0:	2220      	movs	r2, #32
 80017b2:	61da      	str	r2, [r3, #28]
  SpiHandle.Init.Direction         = SPI_DIRECTION_2LINES;
 80017b4:	4b12      	ldr	r3, [pc, #72]	; (8001800 <InitSPI2+0x5c>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	609a      	str	r2, [r3, #8]
  SpiHandle.Init.CLKPhase          = SPI_PHASE_1EDGE;
 80017ba:	4b11      	ldr	r3, [pc, #68]	; (8001800 <InitSPI2+0x5c>)
 80017bc:	2200      	movs	r2, #0
 80017be:	615a      	str	r2, [r3, #20]
  SpiHandle.Init.CLKPolarity       = SPI_POLARITY_LOW;
 80017c0:	4b0f      	ldr	r3, [pc, #60]	; (8001800 <InitSPI2+0x5c>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	611a      	str	r2, [r3, #16]
  SpiHandle.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLED;
 80017c6:	4b0e      	ldr	r3, [pc, #56]	; (8001800 <InitSPI2+0x5c>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	629a      	str	r2, [r3, #40]	; 0x28
  SpiHandle.Init.CRCPolynomial     = 7;
 80017cc:	4b0c      	ldr	r3, [pc, #48]	; (8001800 <InitSPI2+0x5c>)
 80017ce:	2207      	movs	r2, #7
 80017d0:	62da      	str	r2, [r3, #44]	; 0x2c
  SpiHandle.Init.DataSize          = SPI_DATASIZE_12BIT;
 80017d2:	4b0b      	ldr	r3, [pc, #44]	; (8001800 <InitSPI2+0x5c>)
 80017d4:	f44f 6230 	mov.w	r2, #2816	; 0xb00
 80017d8:	60da      	str	r2, [r3, #12]
  SpiHandle.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 80017da:	4b09      	ldr	r3, [pc, #36]	; (8001800 <InitSPI2+0x5c>)
 80017dc:	2200      	movs	r2, #0
 80017de:	621a      	str	r2, [r3, #32]
  SpiHandle.Init.NSS               = SPI_NSS_SOFT;
 80017e0:	4b07      	ldr	r3, [pc, #28]	; (8001800 <InitSPI2+0x5c>)
 80017e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80017e6:	619a      	str	r2, [r3, #24]
  SpiHandle.Init.TIMode            = SPI_TIMODE_DISABLED;
 80017e8:	4b05      	ldr	r3, [pc, #20]	; (8001800 <InitSPI2+0x5c>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	625a      	str	r2, [r3, #36]	; 0x24


  SpiHandle.Init.Mode = SPI_MODE_MASTER;
 80017ee:	4b04      	ldr	r3, [pc, #16]	; (8001800 <InitSPI2+0x5c>)
 80017f0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80017f4:	605a      	str	r2, [r3, #4]

  if(HAL_SPI_Init(&SpiHandle) != HAL_OK)
 80017f6:	4802      	ldr	r0, [pc, #8]	; (8001800 <InitSPI2+0x5c>)
 80017f8:	f003 f966 	bl	8004ac8 <HAL_SPI_Init>
    /* Initialization Error */
    //Error_Handler();
		//int err = 1;
  }
	
}	
 80017fc:	bf00      	nop
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	20000734 	.word	0x20000734
 8001804:	40003800 	.word	0x40003800

08001808 <SPI_ReadWriteByte>:
//------------------------------------------------------------------------------------
uint16_t SPI_ReadWriteByte(uint16_t data_write)
{ 
 8001808:	b580      	push	{r7, lr}
 800180a:	b088      	sub	sp, #32
 800180c:	af02      	add	r7, sp, #8
 800180e:	4603      	mov	r3, r0
 8001810:	80fb      	strh	r3, [r7, #6]
  uint16_t data_read = 0;
 8001812:	2300      	movs	r3, #0
 8001814:	82fb      	strh	r3, [r7, #22]
	
    uint16_t aTxSPIBuffer[2];
	uint16_t aRxSPIBuffer[2];
	
	
	aTxSPIBuffer[0] = data_write;
 8001816:	88fb      	ldrh	r3, [r7, #6]
 8001818:	823b      	strh	r3, [r7, #16]
	switch(HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t*)aTxSPIBuffer, (uint8_t *)aRxSPIBuffer, 1, 500))
 800181a:	f107 020c 	add.w	r2, r7, #12
 800181e:	f107 0110 	add.w	r1, r7, #16
 8001822:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001826:	9300      	str	r3, [sp, #0]
 8001828:	2301      	movs	r3, #1
 800182a:	480d      	ldr	r0, [pc, #52]	; (8001860 <SPI_ReadWriteByte+0x58>)
 800182c:	f003 fb65 	bl	8004efa <HAL_SPI_TransmitReceive>
 8001830:	4603      	mov	r3, r0
 8001832:	2b03      	cmp	r3, #3
 8001834:	d006      	beq.n	8001844 <SPI_ReadWriteByte+0x3c>
 8001836:	2b03      	cmp	r3, #3
 8001838:	dc06      	bgt.n	8001848 <SPI_ReadWriteByte+0x40>
 800183a:	2b00      	cmp	r3, #0
 800183c:	d006      	beq.n	800184c <SPI_ReadWriteByte+0x44>
 800183e:	2b01      	cmp	r3, #1
 8001840:	d006      	beq.n	8001850 <SPI_ReadWriteByte+0x48>
      break;

    case HAL_ERROR:
      break;
    default:
      break;
 8001842:	e001      	b.n	8001848 <SPI_ReadWriteByte+0x40>
      break;
 8001844:	bf00      	nop
 8001846:	e004      	b.n	8001852 <SPI_ReadWriteByte+0x4a>
      break;
 8001848:	bf00      	nop
 800184a:	e002      	b.n	8001852 <SPI_ReadWriteByte+0x4a>
      break;
 800184c:	bf00      	nop
 800184e:	e000      	b.n	8001852 <SPI_ReadWriteByte+0x4a>
      break;
 8001850:	bf00      	nop
  }

	data_read = aRxSPIBuffer[0];
 8001852:	89bb      	ldrh	r3, [r7, #12]
 8001854:	82fb      	strh	r3, [r7, #22]
  return data_read;
 8001856:	8afb      	ldrh	r3, [r7, #22]
}
 8001858:	4618      	mov	r0, r3
 800185a:	3718      	adds	r7, #24
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}
 8001860:	20000734 	.word	0x20000734

08001864 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001864:	b480      	push	{r7}
 8001866:	b085      	sub	sp, #20
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	f003 0307 	and.w	r3, r3, #7
 8001872:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001874:	4b0b      	ldr	r3, [pc, #44]	; (80018a4 <__NVIC_SetPriorityGrouping+0x40>)
 8001876:	68db      	ldr	r3, [r3, #12]
 8001878:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800187a:	68ba      	ldr	r2, [r7, #8]
 800187c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001880:	4013      	ands	r3, r2
 8001882:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800188c:	4b06      	ldr	r3, [pc, #24]	; (80018a8 <__NVIC_SetPriorityGrouping+0x44>)
 800188e:	4313      	orrs	r3, r2
 8001890:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001892:	4a04      	ldr	r2, [pc, #16]	; (80018a4 <__NVIC_SetPriorityGrouping+0x40>)
 8001894:	68bb      	ldr	r3, [r7, #8]
 8001896:	60d3      	str	r3, [r2, #12]
}
 8001898:	bf00      	nop
 800189a:	3714      	adds	r7, #20
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr
 80018a4:	e000ed00 	.word	0xe000ed00
 80018a8:	05fa0000 	.word	0x05fa0000

080018ac <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b085      	sub	sp, #20
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80018b4:	4b08      	ldr	r3, [pc, #32]	; (80018d8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80018b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80018b8:	4907      	ldr	r1, [pc, #28]	; (80018d8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	4313      	orrs	r3, r2
 80018be:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80018c0:	4b05      	ldr	r3, [pc, #20]	; (80018d8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80018c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	4013      	ands	r3, r2
 80018c8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80018ca:	68fb      	ldr	r3, [r7, #12]
}
 80018cc:	bf00      	nop
 80018ce:	3714      	adds	r7, #20
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr
 80018d8:	40023800 	.word	0x40023800

080018dc <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80018dc:	b480      	push	{r7}
 80018de:	b085      	sub	sp, #20
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80018e4:	4b08      	ldr	r3, [pc, #32]	; (8001908 <LL_APB2_GRP1_EnableClock+0x2c>)
 80018e6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80018e8:	4907      	ldr	r1, [pc, #28]	; (8001908 <LL_APB2_GRP1_EnableClock+0x2c>)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	4313      	orrs	r3, r2
 80018ee:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80018f0:	4b05      	ldr	r3, [pc, #20]	; (8001908 <LL_APB2_GRP1_EnableClock+0x2c>)
 80018f2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	4013      	ands	r3, r2
 80018f8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80018fa:	68fb      	ldr	r3, [r7, #12]
}
 80018fc:	bf00      	nop
 80018fe:	3714      	adds	r7, #20
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr
 8001908:	40023800 	.word	0x40023800

0800190c <demoView>:


/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
void demoView(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af02      	add	r7, sp, #8
//char sd[] = "  Portable         charging          station";


		ST7735_DrawImage(0, 0, 160, 128, (uint16_t*) fon_img_160x128);
 8001912:	4b11      	ldr	r3, [pc, #68]	; (8001958 <demoView+0x4c>)
 8001914:	9300      	str	r3, [sp, #0]
 8001916:	2380      	movs	r3, #128	; 0x80
 8001918:	22a0      	movs	r2, #160	; 0xa0
 800191a:	2100      	movs	r1, #0
 800191c:	2000      	movs	r0, #0
 800191e:	f001 f9c3 	bl	8002ca8 <ST7735_DrawImage>
		HAL_Delay(3000);
 8001922:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001926:	f001 fd85 	bl	8003434 <HAL_Delay>
		ST7735_FillScreen(0x07E0);
 800192a:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 800192e:	f001 f99f 	bl	8002c70 <ST7735_FillScreen>
		ST7735_DrawImage(0, 0, 160, 128, (uint16_t*) imege1peview_160x128);
 8001932:	4b0a      	ldr	r3, [pc, #40]	; (800195c <demoView+0x50>)
 8001934:	9300      	str	r3, [sp, #0]
 8001936:	2380      	movs	r3, #128	; 0x80
 8001938:	22a0      	movs	r2, #160	; 0xa0
 800193a:	2100      	movs	r1, #0
 800193c:	2000      	movs	r0, #0
 800193e:	f001 f9b3 	bl	8002ca8 <ST7735_DrawImage>
		//ST7735_DrawString(0, 0, sd , Font_11x18, ST7735_BLACK, 0x07E0);
		HAL_Delay(3000);
 8001942:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001946:	f001 fd75 	bl	8003434 <HAL_Delay>
		ST7735_FillScreen(0x07E0);
 800194a:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 800194e:	f001 f98f 	bl	8002c70 <ST7735_FillScreen>

}
 8001952:	bf00      	nop
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	08009530 	.word	0x08009530
 800195c:	08013530 	.word	0x08013530

08001960 <StopTimer>:


void StopTimer()
{
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0
	DisableTim;
 8001964:	4b13      	ldr	r3, [pc, #76]	; (80019b4 <StopTimer+0x54>)
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	4912      	ldr	r1, [pc, #72]	; (80019b4 <StopTimer+0x54>)
 800196a:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800196e:	4013      	ands	r3, r2
 8001970:	600b      	str	r3, [r1, #0]
	ClearTimCount;
 8001972:	4b10      	ldr	r3, [pc, #64]	; (80019b4 <StopTimer+0x54>)
 8001974:	2200      	movs	r2, #0
 8001976:	625a      	str	r2, [r3, #36]	; 0x24
	ClearTimeFlag;
 8001978:	4b0e      	ldr	r3, [pc, #56]	; (80019b4 <StopTimer+0x54>)
 800197a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800197e:	611a      	str	r2, [r3, #16]
	DisableTimA;
 8001980:	4b0d      	ldr	r3, [pc, #52]	; (80019b8 <StopTimer+0x58>)
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	490c      	ldr	r1, [pc, #48]	; (80019b8 <StopTimer+0x58>)
 8001986:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800198a:	4013      	ands	r3, r2
 800198c:	600b      	str	r3, [r1, #0]
	ClearTimCountA;
 800198e:	4b0a      	ldr	r3, [pc, #40]	; (80019b8 <StopTimer+0x58>)
 8001990:	2200      	movs	r2, #0
 8001992:	625a      	str	r2, [r3, #36]	; 0x24
	ClearTimeFlagA;
 8001994:	4b08      	ldr	r3, [pc, #32]	; (80019b8 <StopTimer+0x58>)
 8001996:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800199a:	611a      	str	r2, [r3, #16]
	SET_PILOT1;
 800199c:	4b07      	ldr	r3, [pc, #28]	; (80019bc <StopTimer+0x5c>)
 800199e:	695b      	ldr	r3, [r3, #20]
 80019a0:	4a06      	ldr	r2, [pc, #24]	; (80019bc <StopTimer+0x5c>)
 80019a2:	f023 0310 	bic.w	r3, r3, #16
 80019a6:	6153      	str	r3, [r2, #20]
}
 80019a8:	bf00      	nop
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop
 80019b4:	40000400 	.word	0x40000400
 80019b8:	40000800 	.word	0x40000800
 80019bc:	40020c00 	.word	0x40020c00

080019c0 <checkPilot121>:
uint32_t finishChrgeTime;//    
uint32_t currentOneTimeperiod;
float koof =0.1;

void checkPilot121()
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
	// pilotSignal= 00000;
//	pilotSignal=pilotSignal | (( GPIOE ->IDR & (1<<2))  >= 1);
//	circle=pilotSignal;
if((GPIOE ->IDR & (1<<2))  >= 1)
 80019c4:	4b24      	ldr	r3, [pc, #144]	; (8001a58 <checkPilot121+0x98>)
 80019c6:	691b      	ldr	r3, [r3, #16]
 80019c8:	f003 0304 	and.w	r3, r3, #4
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d020      	beq.n	8001a12 <checkPilot121+0x52>
	{
			counter121++;
 80019d0:	4b22      	ldr	r3, [pc, #136]	; (8001a5c <checkPilot121+0x9c>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	3301      	adds	r3, #1
 80019d6:	4a21      	ldr	r2, [pc, #132]	; (8001a5c <checkPilot121+0x9c>)
 80019d8:	6013      	str	r3, [r2, #0]
			if(counter121>=500)
 80019da:	4b20      	ldr	r3, [pc, #128]	; (8001a5c <checkPilot121+0x9c>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80019e2:	db09      	blt.n	80019f8 <checkPilot121+0x38>
			{	flagGround=0;
 80019e4:	4b1e      	ldr	r3, [pc, #120]	; (8001a60 <checkPilot121+0xa0>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	701a      	strb	r2, [r3, #0]
				pilotSignal = pilotSignal | 0b00001;
 80019ea:	4b1e      	ldr	r3, [pc, #120]	; (8001a64 <checkPilot121+0xa4>)
 80019ec:	881b      	ldrh	r3, [r3, #0]
 80019ee:	f043 0301 	orr.w	r3, r3, #1
 80019f2:	b29a      	uxth	r2, r3
 80019f4:	4b1b      	ldr	r3, [pc, #108]	; (8001a64 <checkPilot121+0xa4>)
 80019f6:	801a      	strh	r2, [r3, #0]
			}
			if(counter121>=510)
 80019f8:	4b18      	ldr	r3, [pc, #96]	; (8001a5c <checkPilot121+0x9c>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f5b3 7fff 	cmp.w	r3, #510	; 0x1fe
 8001a00:	db24      	blt.n	8001a4c <checkPilot121+0x8c>
			{   flagGround=0;
 8001a02:	4b17      	ldr	r3, [pc, #92]	; (8001a60 <checkPilot121+0xa0>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	701a      	strb	r2, [r3, #0]
				counter121=510;
 8001a08:	4b14      	ldr	r3, [pc, #80]	; (8001a5c <checkPilot121+0x9c>)
 8001a0a:	f44f 72ff 	mov.w	r2, #510	; 0x1fe
 8001a0e:	601a      	str	r2, [r3, #0]
		if(counter121<0)
		{	flagGround=1;
			counter121=0;
		}
		}
}
 8001a10:	e01c      	b.n	8001a4c <checkPilot121+0x8c>
		counter121--;
 8001a12:	4b12      	ldr	r3, [pc, #72]	; (8001a5c <checkPilot121+0x9c>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	3b01      	subs	r3, #1
 8001a18:	4a10      	ldr	r2, [pc, #64]	; (8001a5c <checkPilot121+0x9c>)
 8001a1a:	6013      	str	r3, [r2, #0]
		if(counter121<=10)
 8001a1c:	4b0f      	ldr	r3, [pc, #60]	; (8001a5c <checkPilot121+0x9c>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	2b0a      	cmp	r3, #10
 8001a22:	dc09      	bgt.n	8001a38 <checkPilot121+0x78>
		{	flagGround=1;
 8001a24:	4b0e      	ldr	r3, [pc, #56]	; (8001a60 <checkPilot121+0xa0>)
 8001a26:	2201      	movs	r2, #1
 8001a28:	701a      	strb	r2, [r3, #0]
			pilotSignal = pilotSignal & 0b11110;
 8001a2a:	4b0e      	ldr	r3, [pc, #56]	; (8001a64 <checkPilot121+0xa4>)
 8001a2c:	881b      	ldrh	r3, [r3, #0]
 8001a2e:	f003 031e 	and.w	r3, r3, #30
 8001a32:	b29a      	uxth	r2, r3
 8001a34:	4b0b      	ldr	r3, [pc, #44]	; (8001a64 <checkPilot121+0xa4>)
 8001a36:	801a      	strh	r2, [r3, #0]
		if(counter121<0)
 8001a38:	4b08      	ldr	r3, [pc, #32]	; (8001a5c <checkPilot121+0x9c>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	da05      	bge.n	8001a4c <checkPilot121+0x8c>
		{	flagGround=1;
 8001a40:	4b07      	ldr	r3, [pc, #28]	; (8001a60 <checkPilot121+0xa0>)
 8001a42:	2201      	movs	r2, #1
 8001a44:	701a      	strb	r2, [r3, #0]
			counter121=0;
 8001a46:	4b05      	ldr	r3, [pc, #20]	; (8001a5c <checkPilot121+0x9c>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	601a      	str	r2, [r3, #0]
}
 8001a4c:	bf00      	nop
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop
 8001a58:	40021000 	.word	0x40021000
 8001a5c:	200002e8 	.word	0x200002e8
 8001a60:	200002ec 	.word	0x200002ec
 8001a64:	200002e4 	.word	0x200002e4

08001a68 <checkPilot>:
void checkPilot()
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
	uint8_t i=0;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	71fb      	strb	r3, [r7, #7]
uint8_t flagg=0;
 8001a72:	2300      	movs	r3, #0
 8001a74:	71bb      	strb	r3, [r7, #6]
//		pilotSignal = 	pilotSignal | (((GPIOE ->IDR & (1<<3))  >= 1)<< 1);
//		pilotSignal = 	pilotSignal | (((GPIOE ->IDR & (1<<4))  >= 1)<< 2);
//		pilotSignal = 	pilotSignal | (((GPIOE ->IDR & (1<<5))  >= 1)<< 3);
//		pilotSignal = 	pilotSignal | (((GPIOE ->IDR & (1<<6))  >= 1)<< 4);
	for(i=0;i<4;i++)
 8001a76:	2300      	movs	r3, #0
 8001a78:	71fb      	strb	r3, [r7, #7]
 8001a7a:	e060      	b.n	8001b3e <checkPilot+0xd6>
	{
	if((GPIOE ->IDR & (1<<(3+i)))  >= 1)
 8001a7c:	4b35      	ldr	r3, [pc, #212]	; (8001b54 <checkPilot+0xec>)
 8001a7e:	691b      	ldr	r3, [r3, #16]
 8001a80:	79fa      	ldrb	r2, [r7, #7]
 8001a82:	3203      	adds	r2, #3
 8001a84:	2101      	movs	r1, #1
 8001a86:	fa01 f202 	lsl.w	r2, r1, r2
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d029      	beq.n	8001ae4 <checkPilot+0x7c>
		{
				counterPilot[i]++;
 8001a90:	79fb      	ldrb	r3, [r7, #7]
 8001a92:	4a31      	ldr	r2, [pc, #196]	; (8001b58 <checkPilot+0xf0>)
 8001a94:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001a98:	3201      	adds	r2, #1
 8001a9a:	492f      	ldr	r1, [pc, #188]	; (8001b58 <checkPilot+0xf0>)
 8001a9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(counterPilot[i]>=500)
 8001aa0:	79fb      	ldrb	r3, [r7, #7]
 8001aa2:	4a2d      	ldr	r2, [pc, #180]	; (8001b58 <checkPilot+0xf0>)
 8001aa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001aa8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001aac:	db0c      	blt.n	8001ac8 <checkPilot+0x60>
				{
					pilotSignal = pilotSignal | (0b00010<<i);
 8001aae:	79fb      	ldrb	r3, [r7, #7]
 8001ab0:	2202      	movs	r2, #2
 8001ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab6:	b21a      	sxth	r2, r3
 8001ab8:	4b28      	ldr	r3, [pc, #160]	; (8001b5c <checkPilot+0xf4>)
 8001aba:	881b      	ldrh	r3, [r3, #0]
 8001abc:	b21b      	sxth	r3, r3
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	b21b      	sxth	r3, r3
 8001ac2:	b29a      	uxth	r2, r3
 8001ac4:	4b25      	ldr	r3, [pc, #148]	; (8001b5c <checkPilot+0xf4>)
 8001ac6:	801a      	strh	r2, [r3, #0]
				}
				if(counterPilot[i]>=510)
 8001ac8:	79fb      	ldrb	r3, [r7, #7]
 8001aca:	4a23      	ldr	r2, [pc, #140]	; (8001b58 <checkPilot+0xf0>)
 8001acc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ad0:	f5b3 7fff 	cmp.w	r3, #510	; 0x1fe
 8001ad4:	db30      	blt.n	8001b38 <checkPilot+0xd0>
				{
					counterPilot[i]=510;
 8001ad6:	79fb      	ldrb	r3, [r7, #7]
 8001ad8:	4a1f      	ldr	r2, [pc, #124]	; (8001b58 <checkPilot+0xf0>)
 8001ada:	f44f 71ff 	mov.w	r1, #510	; 0x1fe
 8001ade:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8001ae2:	e029      	b.n	8001b38 <checkPilot+0xd0>
				}
		 }
		else
			{
			counterPilot[i]--;
 8001ae4:	79fb      	ldrb	r3, [r7, #7]
 8001ae6:	4a1c      	ldr	r2, [pc, #112]	; (8001b58 <checkPilot+0xf0>)
 8001ae8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001aec:	3a01      	subs	r2, #1
 8001aee:	491a      	ldr	r1, [pc, #104]	; (8001b58 <checkPilot+0xf0>)
 8001af0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(counterPilot[i]<=10)
 8001af4:	79fb      	ldrb	r3, [r7, #7]
 8001af6:	4a18      	ldr	r2, [pc, #96]	; (8001b58 <checkPilot+0xf0>)
 8001af8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001afc:	2b0a      	cmp	r3, #10
 8001afe:	dc10      	bgt.n	8001b22 <checkPilot+0xba>
			{flagg=0b11111 ^ (0b00010<<i);
 8001b00:	79fb      	ldrb	r3, [r7, #7]
 8001b02:	2202      	movs	r2, #2
 8001b04:	fa02 f303 	lsl.w	r3, r2, r3
 8001b08:	b25b      	sxtb	r3, r3
 8001b0a:	f083 031f 	eor.w	r3, r3, #31
 8001b0e:	b25b      	sxtb	r3, r3
 8001b10:	71bb      	strb	r3, [r7, #6]
				pilotSignal = pilotSignal & (flagg);
 8001b12:	79bb      	ldrb	r3, [r7, #6]
 8001b14:	b29a      	uxth	r2, r3
 8001b16:	4b11      	ldr	r3, [pc, #68]	; (8001b5c <checkPilot+0xf4>)
 8001b18:	881b      	ldrh	r3, [r3, #0]
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	b29a      	uxth	r2, r3
 8001b1e:	4b0f      	ldr	r3, [pc, #60]	; (8001b5c <checkPilot+0xf4>)
 8001b20:	801a      	strh	r2, [r3, #0]
			}
			if(counterPilot[i]<0)
 8001b22:	79fb      	ldrb	r3, [r7, #7]
 8001b24:	4a0c      	ldr	r2, [pc, #48]	; (8001b58 <checkPilot+0xf0>)
 8001b26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	da04      	bge.n	8001b38 <checkPilot+0xd0>
			{
				counterPilot[i]=0;
 8001b2e:	79fb      	ldrb	r3, [r7, #7]
 8001b30:	4a09      	ldr	r2, [pc, #36]	; (8001b58 <checkPilot+0xf0>)
 8001b32:	2100      	movs	r1, #0
 8001b34:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i=0;i<4;i++)
 8001b38:	79fb      	ldrb	r3, [r7, #7]
 8001b3a:	3301      	adds	r3, #1
 8001b3c:	71fb      	strb	r3, [r7, #7]
 8001b3e:	79fb      	ldrb	r3, [r7, #7]
 8001b40:	2b03      	cmp	r3, #3
 8001b42:	d99b      	bls.n	8001a7c <checkPilot+0x14>
			}
			}
	}

}
 8001b44:	bf00      	nop
 8001b46:	bf00      	nop
 8001b48:	370c      	adds	r7, #12
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr
 8001b52:	bf00      	nop
 8001b54:	40021000 	.word	0x40021000
 8001b58:	20000898 	.word	0x20000898
 8001b5c:	200002e4 	.word	0x200002e4

08001b60 <demoPilotSignal>:
void demoPilotSignal()
{char V0Char[10];
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b088      	sub	sp, #32
 8001b64:	af04      	add	r7, sp, #16
//sprintf(V0Char,"%3.2f",pilotSignal);
	itoa(pilotSignal,V0Char,2);
 8001b66:	4b0d      	ldr	r3, [pc, #52]	; (8001b9c <demoPilotSignal+0x3c>)
 8001b68:	881b      	ldrh	r3, [r3, #0]
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	1d3b      	adds	r3, r7, #4
 8001b6e:	2202      	movs	r2, #2
 8001b70:	4619      	mov	r1, r3
 8001b72:	f003 fee7 	bl	8005944 <itoa>
		ST7735_DrawString(100,100, V0Char , Font_11x18, ST7735_BLACK, 0x07E0);
 8001b76:	4b0a      	ldr	r3, [pc, #40]	; (8001ba0 <demoPilotSignal+0x40>)
 8001b78:	1d39      	adds	r1, r7, #4
 8001b7a:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001b7e:	9202      	str	r2, [sp, #8]
 8001b80:	2200      	movs	r2, #0
 8001b82:	9201      	str	r2, [sp, #4]
 8001b84:	685a      	ldr	r2, [r3, #4]
 8001b86:	9200      	str	r2, [sp, #0]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	460a      	mov	r2, r1
 8001b8c:	2164      	movs	r1, #100	; 0x64
 8001b8e:	2064      	movs	r0, #100	; 0x64
 8001b90:	f000 ff7e 	bl	8002a90 <ST7735_DrawString>



}
 8001b94:	bf00      	nop
 8001b96:	3710      	adds	r7, #16
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	200002e4 	.word	0x200002e4
 8001ba0:	200000b4 	.word	0x200000b4

08001ba4 <expRunningAverage>:

float expRunningAverage(float newVal)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b083      	sub	sp, #12
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	ed87 0a01 	vstr	s0, [r7, #4]
  static float filVal = 0;
  filVal += (newVal - filVal) * koof;
 8001bae:	4b0f      	ldr	r3, [pc, #60]	; (8001bec <expRunningAverage+0x48>)
 8001bb0:	edd3 7a00 	vldr	s15, [r3]
 8001bb4:	ed97 7a01 	vldr	s14, [r7, #4]
 8001bb8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001bbc:	4b0c      	ldr	r3, [pc, #48]	; (8001bf0 <expRunningAverage+0x4c>)
 8001bbe:	edd3 7a00 	vldr	s15, [r3]
 8001bc2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001bc6:	4b09      	ldr	r3, [pc, #36]	; (8001bec <expRunningAverage+0x48>)
 8001bc8:	edd3 7a00 	vldr	s15, [r3]
 8001bcc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bd0:	4b06      	ldr	r3, [pc, #24]	; (8001bec <expRunningAverage+0x48>)
 8001bd2:	edc3 7a00 	vstr	s15, [r3]
  return filVal;
 8001bd6:	4b05      	ldr	r3, [pc, #20]	; (8001bec <expRunningAverage+0x48>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	ee07 3a90 	vmov	s15, r3
}
 8001bde:	eeb0 0a67 	vmov.f32	s0, s15
 8001be2:	370c      	adds	r7, #12
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr
 8001bec:	200002f4 	.word	0x200002f4
 8001bf0:	200000c0 	.word	0x200000c0

08001bf4 <demofloat>:
void demofloat(float  voltPN, float voltGN, float AmperPh, float AmperN)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b09c      	sub	sp, #112	; 0x70
 8001bf8:	af04      	add	r7, sp, #16
 8001bfa:	ed87 0a03 	vstr	s0, [r7, #12]
 8001bfe:	edc7 0a02 	vstr	s1, [r7, #8]
 8001c02:	ed87 1a01 	vstr	s2, [r7, #4]
 8001c06:	edc7 1a00 	vstr	s3, [r7]
	char voltGNChar[10];
	char AmperPhChar[10];
	char AmperNChar[10];
	char EnergyRez[10];
	char PowerRez[10];
	float Energy=0;
 8001c0a:	f04f 0300 	mov.w	r3, #0
 8001c0e:	65fb      	str	r3, [r7, #92]	; 0x5c
	float SPower=0;
 8001c10:	f04f 0300 	mov.w	r3, #0
 8001c14:	65bb      	str	r3, [r7, #88]	; 0x58

	voltPN=expRunningAverage(voltPN);// 
 8001c16:	ed97 0a03 	vldr	s0, [r7, #12]
 8001c1a:	f7ff ffc3 	bl	8001ba4 <expRunningAverage>
 8001c1e:	ed87 0a03 	vstr	s0, [r7, #12]

	currentOneTimeperiod=HAL_GetTick();
 8001c22:	f001 fbfb 	bl	800341c <HAL_GetTick>
 8001c26:	4603      	mov	r3, r0
 8001c28:	4a44      	ldr	r2, [pc, #272]	; (8001d3c <demofloat+0x148>)
 8001c2a:	6013      	str	r3, [r2, #0]
	SPower=voltPN*AmperPh;
 8001c2c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001c30:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c38:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
	Energy=SPower*(currentOneTimeperiod-startChrgeTime)/3600000000;//    
 8001c3c:	4b3f      	ldr	r3, [pc, #252]	; (8001d3c <demofloat+0x148>)
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	4b3f      	ldr	r3, [pc, #252]	; (8001d40 <demofloat+0x14c>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	1ad3      	subs	r3, r2, r3
 8001c46:	ee07 3a90 	vmov	s15, r3
 8001c4a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c4e:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001c52:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c56:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8001d44 <demofloat+0x150>
 8001c5a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c5e:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c



	sprintf(voltPNChar,"%3.2f",voltPN);
 8001c62:	68f8      	ldr	r0, [r7, #12]
 8001c64:	f7fe fc90 	bl	8000588 <__aeabi_f2d>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	460b      	mov	r3, r1
 8001c6c:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 8001c70:	4935      	ldr	r1, [pc, #212]	; (8001d48 <demofloat+0x154>)
 8001c72:	f004 fae9 	bl	8006248 <siprintf>
	//sprintf(voltGNChar,"%3.2f",voltGN);
	sprintf(AmperPhChar,"%3.2f",AmperPh);
 8001c76:	6878      	ldr	r0, [r7, #4]
 8001c78:	f7fe fc86 	bl	8000588 <__aeabi_f2d>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	460b      	mov	r3, r1
 8001c80:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8001c84:	4930      	ldr	r1, [pc, #192]	; (8001d48 <demofloat+0x154>)
 8001c86:	f004 fadf 	bl	8006248 <siprintf>
	//sprintf(AmperNChar,"%3.2f",AmperN);
	sprintf(PowerRez,"%3.2f",SPower);
 8001c8a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8001c8c:	f7fe fc7c 	bl	8000588 <__aeabi_f2d>
 8001c90:	4602      	mov	r2, r0
 8001c92:	460b      	mov	r3, r1
 8001c94:	f107 0010 	add.w	r0, r7, #16
 8001c98:	492b      	ldr	r1, [pc, #172]	; (8001d48 <demofloat+0x154>)
 8001c9a:	f004 fad5 	bl	8006248 <siprintf>
	sprintf(EnergyRez,"%3.2f",Energy);
 8001c9e:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8001ca0:	f7fe fc72 	bl	8000588 <__aeabi_f2d>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	460b      	mov	r3, r1
 8001ca8:	f107 001c 	add.w	r0, r7, #28
 8001cac:	4926      	ldr	r1, [pc, #152]	; (8001d48 <demofloat+0x154>)
 8001cae:	f004 facb 	bl	8006248 <siprintf>

	ST7735_DrawString(80,0,  voltPNChar  , Font_11x18, ST7735_BLACK, 0x07E0);
 8001cb2:	4b26      	ldr	r3, [pc, #152]	; (8001d4c <demofloat+0x158>)
 8001cb4:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8001cb8:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001cbc:	9202      	str	r2, [sp, #8]
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	9201      	str	r2, [sp, #4]
 8001cc2:	685a      	ldr	r2, [r3, #4]
 8001cc4:	9200      	str	r2, [sp, #0]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	460a      	mov	r2, r1
 8001cca:	2100      	movs	r1, #0
 8001ccc:	2050      	movs	r0, #80	; 0x50
 8001cce:	f000 fedf 	bl	8002a90 <ST7735_DrawString>
//	ST7735_DrawString(80,20, voltGNChar , Font_11x18, ST7735_BLACK, 0x07E0);
	ST7735_DrawString(80,20,  AmperPhChar , Font_11x18, ST7735_BLACK, 0x07E0);
 8001cd2:	4b1e      	ldr	r3, [pc, #120]	; (8001d4c <demofloat+0x158>)
 8001cd4:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8001cd8:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001cdc:	9202      	str	r2, [sp, #8]
 8001cde:	2200      	movs	r2, #0
 8001ce0:	9201      	str	r2, [sp, #4]
 8001ce2:	685a      	ldr	r2, [r3, #4]
 8001ce4:	9200      	str	r2, [sp, #0]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	460a      	mov	r2, r1
 8001cea:	2114      	movs	r1, #20
 8001cec:	2050      	movs	r0, #80	; 0x50
 8001cee:	f000 fecf 	bl	8002a90 <ST7735_DrawString>
//	ST7735_DrawString(80,60, AmperNChar , Font_11x18, ST7735_BLACK, 0x07E0);
	ST7735_DrawString(80,40, PowerRez , Font_11x18, ST7735_BLACK, 0x07E0);
 8001cf2:	4b16      	ldr	r3, [pc, #88]	; (8001d4c <demofloat+0x158>)
 8001cf4:	f107 0110 	add.w	r1, r7, #16
 8001cf8:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001cfc:	9202      	str	r2, [sp, #8]
 8001cfe:	2200      	movs	r2, #0
 8001d00:	9201      	str	r2, [sp, #4]
 8001d02:	685a      	ldr	r2, [r3, #4]
 8001d04:	9200      	str	r2, [sp, #0]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	460a      	mov	r2, r1
 8001d0a:	2128      	movs	r1, #40	; 0x28
 8001d0c:	2050      	movs	r0, #80	; 0x50
 8001d0e:	f000 febf 	bl	8002a90 <ST7735_DrawString>
	ST7735_DrawString(80,60,  EnergyRez , Font_11x18, ST7735_BLACK, 0x07E0);
 8001d12:	4b0e      	ldr	r3, [pc, #56]	; (8001d4c <demofloat+0x158>)
 8001d14:	f107 011c 	add.w	r1, r7, #28
 8001d18:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001d1c:	9202      	str	r2, [sp, #8]
 8001d1e:	2200      	movs	r2, #0
 8001d20:	9201      	str	r2, [sp, #4]
 8001d22:	685a      	ldr	r2, [r3, #4]
 8001d24:	9200      	str	r2, [sp, #0]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	460a      	mov	r2, r1
 8001d2a:	213c      	movs	r1, #60	; 0x3c
 8001d2c:	2050      	movs	r0, #80	; 0x50
 8001d2e:	f000 feaf 	bl	8002a90 <ST7735_DrawString>

}
 8001d32:	bf00      	nop
 8001d34:	3760      	adds	r7, #96	; 0x60
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	200007fc 	.word	0x200007fc
 8001d40:	200008ac 	.word	0x200008ac
 8001d44:	4f5693a4 	.word	0x4f5693a4
 8001d48:	08008778 	.word	0x08008778
 8001d4c:	200000b4 	.word	0x200000b4

08001d50 <interface>:
void interface()
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b084      	sub	sp, #16
 8001d54:	af04      	add	r7, sp, #16
	ST7735_DrawString(0,0,  "V" , Font_11x18, ST7735_BLACK, 0x07E0);
 8001d56:	4b1d      	ldr	r3, [pc, #116]	; (8001dcc <interface+0x7c>)
 8001d58:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001d5c:	9202      	str	r2, [sp, #8]
 8001d5e:	2200      	movs	r2, #0
 8001d60:	9201      	str	r2, [sp, #4]
 8001d62:	685a      	ldr	r2, [r3, #4]
 8001d64:	9200      	str	r2, [sp, #0]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a19      	ldr	r2, [pc, #100]	; (8001dd0 <interface+0x80>)
 8001d6a:	2100      	movs	r1, #0
 8001d6c:	2000      	movs	r0, #0
 8001d6e:	f000 fe8f 	bl	8002a90 <ST7735_DrawString>
	ST7735_DrawString(0,20, "A" , Font_11x18, ST7735_BLACK, 0x07E0);
 8001d72:	4b16      	ldr	r3, [pc, #88]	; (8001dcc <interface+0x7c>)
 8001d74:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001d78:	9202      	str	r2, [sp, #8]
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	9201      	str	r2, [sp, #4]
 8001d7e:	685a      	ldr	r2, [r3, #4]
 8001d80:	9200      	str	r2, [sp, #0]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a13      	ldr	r2, [pc, #76]	; (8001dd4 <interface+0x84>)
 8001d86:	2114      	movs	r1, #20
 8001d88:	2000      	movs	r0, #0
 8001d8a:	f000 fe81 	bl	8002a90 <ST7735_DrawString>
	ST7735_DrawString(0,40, "P "   , Font_11x18, ST7735_BLACK, 0x07E0);
 8001d8e:	4b0f      	ldr	r3, [pc, #60]	; (8001dcc <interface+0x7c>)
 8001d90:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001d94:	9202      	str	r2, [sp, #8]
 8001d96:	2200      	movs	r2, #0
 8001d98:	9201      	str	r2, [sp, #4]
 8001d9a:	685a      	ldr	r2, [r3, #4]
 8001d9c:	9200      	str	r2, [sp, #0]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4a0d      	ldr	r2, [pc, #52]	; (8001dd8 <interface+0x88>)
 8001da2:	2128      	movs	r1, #40	; 0x28
 8001da4:	2000      	movs	r0, #0
 8001da6:	f000 fe73 	bl	8002a90 <ST7735_DrawString>
	ST7735_DrawString(0,60, "E "  , Font_11x18, ST7735_BLACK, 0x07E0);
 8001daa:	4b08      	ldr	r3, [pc, #32]	; (8001dcc <interface+0x7c>)
 8001dac:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001db0:	9202      	str	r2, [sp, #8]
 8001db2:	2200      	movs	r2, #0
 8001db4:	9201      	str	r2, [sp, #4]
 8001db6:	685a      	ldr	r2, [r3, #4]
 8001db8:	9200      	str	r2, [sp, #0]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a07      	ldr	r2, [pc, #28]	; (8001ddc <interface+0x8c>)
 8001dbe:	213c      	movs	r1, #60	; 0x3c
 8001dc0:	2000      	movs	r0, #0
 8001dc2:	f000 fe65 	bl	8002a90 <ST7735_DrawString>
}
 8001dc6:	bf00      	nop
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	200000b4 	.word	0x200000b4
 8001dd0:	08008780 	.word	0x08008780
 8001dd4:	08008784 	.word	0x08008784
 8001dd8:	08008788 	.word	0x08008788
 8001ddc:	0800878c 	.word	0x0800878c

08001de0 <contactor>:
{char V0Char[5];
itoa(demo,V0Char,10);
	ST7735_DrawString(0,100, V0Char , Font_11x18, ST7735_BLACK, 0x07E0);
}
void contactor(uint8_t OnOrOff)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b083      	sub	sp, #12
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	4603      	mov	r3, r0
 8001de8:	71fb      	strb	r3, [r7, #7]
	if(OnOrOff == 1 )
 8001dea:	79fb      	ldrb	r3, [r7, #7]
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d106      	bne.n	8001dfe <contactor+0x1e>
	{
		GPIOD->ODR |= (1<<1);
 8001df0:	4b09      	ldr	r3, [pc, #36]	; (8001e18 <contactor+0x38>)
 8001df2:	695b      	ldr	r3, [r3, #20]
 8001df4:	4a08      	ldr	r2, [pc, #32]	; (8001e18 <contactor+0x38>)
 8001df6:	f043 0302 	orr.w	r3, r3, #2
 8001dfa:	6153      	str	r3, [r2, #20]
	}
	else
	{
		GPIOD->ODR &= ~(1<<1);
	}
}
 8001dfc:	e005      	b.n	8001e0a <contactor+0x2a>
		GPIOD->ODR &= ~(1<<1);
 8001dfe:	4b06      	ldr	r3, [pc, #24]	; (8001e18 <contactor+0x38>)
 8001e00:	695b      	ldr	r3, [r3, #20]
 8001e02:	4a05      	ldr	r2, [pc, #20]	; (8001e18 <contactor+0x38>)
 8001e04:	f023 0302 	bic.w	r3, r3, #2
 8001e08:	6153      	str	r3, [r2, #20]
}
 8001e0a:	bf00      	nop
 8001e0c:	370c      	adds	r7, #12
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	40020c00 	.word	0x40020c00

08001e1c <CheckPilotStart>:
////////////////////////////////////////////////////////////////////////////////////////////
void CheckPilotStart()
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
	if(((GPIOE ->IDR & (1<<3))  >= 1) && VoltPilotStatus == 9)
 8001e20:	4b09      	ldr	r3, [pc, #36]	; (8001e48 <CheckPilotStart+0x2c>)
 8001e22:	691b      	ldr	r3, [r3, #16]
 8001e24:	f003 0308 	and.w	r3, r3, #8
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d00b      	beq.n	8001e44 <CheckPilotStart+0x28>
 8001e2c:	4b07      	ldr	r3, [pc, #28]	; (8001e4c <CheckPilotStart+0x30>)
 8001e2e:	781b      	ldrb	r3, [r3, #0]
 8001e30:	2b09      	cmp	r3, #9
 8001e32:	d107      	bne.n	8001e44 <CheckPilotStart+0x28>
	{
		MX_TIM3_Init();
 8001e34:	f000 fb40 	bl	80024b8 <MX_TIM3_Init>
		HAL_TIM_Base_Start_IT(&htim3);
 8001e38:	4805      	ldr	r0, [pc, #20]	; (8001e50 <CheckPilotStart+0x34>)
 8001e3a:	f003 fc29 	bl	8005690 <HAL_TIM_Base_Start_IT>
		 VoltPilotStatus = 6;
 8001e3e:	4b03      	ldr	r3, [pc, #12]	; (8001e4c <CheckPilotStart+0x30>)
 8001e40:	2206      	movs	r2, #6
 8001e42:	701a      	strb	r2, [r3, #0]
	}
}
 8001e44:	bf00      	nop
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	40021000 	.word	0x40021000
 8001e4c:	200000bc 	.word	0x200000bc
 8001e50:	2000084c 	.word	0x2000084c

08001e54 <CheckSensorParameters>:
uint8_t hargeflagg=0;
void CheckSensorParameters(uint16_t PilotStatus)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b082      	sub	sp, #8
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	80fb      	strh	r3, [r7, #6]
	ReadSensor();
 8001e5e:	f7ff f9bb 	bl	80011d8 <ReadSensor>

     if(voltGN  < 20 && AmperN < 1 && voltPN<250 && (PilotStatus==0b110||PilotStatus==0b1110))//change amperN coof
 8001e62:	4b37      	ldr	r3, [pc, #220]	; (8001f40 <CheckSensorParameters+0xec>)
 8001e64:	edd3 7a00 	vldr	s15, [r3]
 8001e68:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001e6c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e74:	d554      	bpl.n	8001f20 <CheckSensorParameters+0xcc>
 8001e76:	4b33      	ldr	r3, [pc, #204]	; (8001f44 <CheckSensorParameters+0xf0>)
 8001e78:	edd3 7a00 	vldr	s15, [r3]
 8001e7c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001e80:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e88:	d54a      	bpl.n	8001f20 <CheckSensorParameters+0xcc>
 8001e8a:	4b2f      	ldr	r3, [pc, #188]	; (8001f48 <CheckSensorParameters+0xf4>)
 8001e8c:	edd3 7a00 	vldr	s15, [r3]
 8001e90:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8001f4c <CheckSensorParameters+0xf8>
 8001e94:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e9c:	d540      	bpl.n	8001f20 <CheckSensorParameters+0xcc>
 8001e9e:	88fb      	ldrh	r3, [r7, #6]
 8001ea0:	2b06      	cmp	r3, #6
 8001ea2:	d002      	beq.n	8001eaa <CheckSensorParameters+0x56>
 8001ea4:	88fb      	ldrh	r3, [r7, #6]
 8001ea6:	2b0e      	cmp	r3, #14
 8001ea8:	d13a      	bne.n	8001f20 <CheckSensorParameters+0xcc>
		 {	   contactor(1);  //add function contact closures
 8001eaa:	2001      	movs	r0, #1
 8001eac:	f7ff ff98 	bl	8001de0 <contactor>

    	 	 Statusflag=11;
 8001eb0:	4b27      	ldr	r3, [pc, #156]	; (8001f50 <CheckSensorParameters+0xfc>)
 8001eb2:	220b      	movs	r2, #11
 8001eb4:	701a      	strb	r2, [r3, #0]

    	 	 if(voltPN>200 )
 8001eb6:	4b24      	ldr	r3, [pc, #144]	; (8001f48 <CheckSensorParameters+0xf4>)
 8001eb8:	edd3 7a00 	vldr	s15, [r3]
 8001ebc:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8001f54 <CheckSensorParameters+0x100>
 8001ec0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ec4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ec8:	dd1c      	ble.n	8001f04 <CheckSensorParameters+0xb0>
    	 	 {	circle++;
 8001eca:	4b23      	ldr	r3, [pc, #140]	; (8001f58 <CheckSensorParameters+0x104>)
 8001ecc:	881b      	ldrh	r3, [r3, #0]
 8001ece:	3301      	adds	r3, #1
 8001ed0:	b29a      	uxth	r2, r3
 8001ed2:	4b21      	ldr	r3, [pc, #132]	; (8001f58 <CheckSensorParameters+0x104>)
 8001ed4:	801a      	strh	r2, [r3, #0]
    	 		 if(circle>counterLength)
 8001ed6:	4b20      	ldr	r3, [pc, #128]	; (8001f58 <CheckSensorParameters+0x104>)
 8001ed8:	881a      	ldrh	r2, [r3, #0]
 8001eda:	4b20      	ldr	r3, [pc, #128]	; (8001f5c <CheckSensorParameters+0x108>)
 8001edc:	881b      	ldrh	r3, [r3, #0]
 8001ede:	429a      	cmp	r2, r3
 8001ee0:	d928      	bls.n	8001f34 <CheckSensorParameters+0xe0>
    	 		 {circle=0;
 8001ee2:	4b1d      	ldr	r3, [pc, #116]	; (8001f58 <CheckSensorParameters+0x104>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	801a      	strh	r2, [r3, #0]
    	 			 I_PWM.I_PWM_FaseA+=3;
 8001ee8:	4b1d      	ldr	r3, [pc, #116]	; (8001f60 <CheckSensorParameters+0x10c>)
 8001eea:	781b      	ldrb	r3, [r3, #0]
 8001eec:	3303      	adds	r3, #3
 8001eee:	b2da      	uxtb	r2, r3
 8001ef0:	4b1b      	ldr	r3, [pc, #108]	; (8001f60 <CheckSensorParameters+0x10c>)
 8001ef2:	701a      	strb	r2, [r3, #0]
    	 				if(I_PWM.I_PWM_FaseA>=54)
 8001ef4:	4b1a      	ldr	r3, [pc, #104]	; (8001f60 <CheckSensorParameters+0x10c>)
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	2b35      	cmp	r3, #53	; 0x35
 8001efa:	d91b      	bls.n	8001f34 <CheckSensorParameters+0xe0>
    	 				{
    	 					I_PWM.I_PWM_FaseA=54;
 8001efc:	4b18      	ldr	r3, [pc, #96]	; (8001f60 <CheckSensorParameters+0x10c>)
 8001efe:	2236      	movs	r2, #54	; 0x36
 8001f00:	701a      	strb	r2, [r3, #0]
    	 	 if(voltPN>200 )
 8001f02:	e017      	b.n	8001f34 <CheckSensorParameters+0xe0>
    	 				} 							//add function increase ampers
    	 		 }
    	 	 }
    	 	 else
    	 	 {
    	 		I_PWM.I_PWM_FaseA-=3;
 8001f04:	4b16      	ldr	r3, [pc, #88]	; (8001f60 <CheckSensorParameters+0x10c>)
 8001f06:	781b      	ldrb	r3, [r3, #0]
 8001f08:	3b03      	subs	r3, #3
 8001f0a:	b2da      	uxtb	r2, r3
 8001f0c:	4b14      	ldr	r3, [pc, #80]	; (8001f60 <CheckSensorParameters+0x10c>)
 8001f0e:	701a      	strb	r2, [r3, #0]
    	 				if(I_PWM.I_PWM_FaseA<=10)
 8001f10:	4b13      	ldr	r3, [pc, #76]	; (8001f60 <CheckSensorParameters+0x10c>)
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	2b0a      	cmp	r3, #10
 8001f16:	d80d      	bhi.n	8001f34 <CheckSensorParameters+0xe0>
    	 				{I_PWM.I_PWM_FaseA=0;}
 8001f18:	4b11      	ldr	r3, [pc, #68]	; (8001f60 <CheckSensorParameters+0x10c>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	701a      	strb	r2, [r3, #0]
    	 	 if(voltPN>200 )
 8001f1e:	e009      	b.n	8001f34 <CheckSensorParameters+0xe0>
    	 												//add function reduction ampers
    	 	 }
		 }
     else
     {I_PWM.I_PWM_FaseA=7;
 8001f20:	4b0f      	ldr	r3, [pc, #60]	; (8001f60 <CheckSensorParameters+0x10c>)
 8001f22:	2207      	movs	r2, #7
 8001f24:	701a      	strb	r2, [r3, #0]
    	 contactor(0); 	 //add function opening contacts
 8001f26:	2000      	movs	r0, #0
 8001f28:	f7ff ff5a 	bl	8001de0 <contactor>
    	Statusflag=1;//error ground
 8001f2c:	4b08      	ldr	r3, [pc, #32]	; (8001f50 <CheckSensorParameters+0xfc>)
 8001f2e:	2201      	movs	r2, #1
 8001f30:	701a      	strb	r2, [r3, #0]





}
 8001f32:	e000      	b.n	8001f36 <CheckSensorParameters+0xe2>
    	 	 if(voltPN>200 )
 8001f34:	bf00      	nop
}
 8001f36:	bf00      	nop
 8001f38:	3708      	adds	r7, #8
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	200002c8 	.word	0x200002c8
 8001f44:	200002d0 	.word	0x200002d0
 8001f48:	200002c4 	.word	0x200002c4
 8001f4c:	437a0000 	.word	0x437a0000
 8001f50:	200002ed 	.word	0x200002ed
 8001f54:	43480000 	.word	0x43480000
 8001f58:	200002f0 	.word	0x200002f0
 8001f5c:	200000be 	.word	0x200000be
 8001f60:	20000584 	.word	0x20000584

08001f64 <ProgramCycle>:
void ProgramCycle()
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b084      	sub	sp, #16
 8001f68:	af04      	add	r7, sp, #16
	pilotSave=pilotSignal;
 8001f6a:	4bba      	ldr	r3, [pc, #744]	; (8002254 <ProgramCycle+0x2f0>)
 8001f6c:	881a      	ldrh	r2, [r3, #0]
 8001f6e:	4bba      	ldr	r3, [pc, #744]	; (8002258 <ProgramCycle+0x2f4>)
 8001f70:	801a      	strh	r2, [r3, #0]
CheckSensorParameters(pilotSave);
 8001f72:	4bb9      	ldr	r3, [pc, #740]	; (8002258 <ProgramCycle+0x2f4>)
 8001f74:	881b      	ldrh	r3, [r3, #0]
 8001f76:	4618      	mov	r0, r3
 8001f78:	f7ff ff6c 	bl	8001e54 <CheckSensorParameters>

	if((hargeflagg==1) && (pilotSave==0b10))
 8001f7c:	4bb7      	ldr	r3, [pc, #732]	; (800225c <ProgramCycle+0x2f8>)
 8001f7e:	781b      	ldrb	r3, [r3, #0]
 8001f80:	2b01      	cmp	r3, #1
 8001f82:	d11e      	bne.n	8001fc2 <ProgramCycle+0x5e>
 8001f84:	4bb4      	ldr	r3, [pc, #720]	; (8002258 <ProgramCycle+0x2f4>)
 8001f86:	881b      	ldrh	r3, [r3, #0]
 8001f88:	2b02      	cmp	r3, #2
 8001f8a:	d11a      	bne.n	8001fc2 <ProgramCycle+0x5e>
			{
		startChrgeTime=0;
 8001f8c:	4bb4      	ldr	r3, [pc, #720]	; (8002260 <ProgramCycle+0x2fc>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	601a      	str	r2, [r3, #0]
		finishChrgeTime=HAL_GetTick();
 8001f92:	f001 fa43 	bl	800341c <HAL_GetTick>
 8001f96:	4603      	mov	r3, r0
 8001f98:	4ab2      	ldr	r2, [pc, #712]	; (8002264 <ProgramCycle+0x300>)
 8001f9a:	6013      	str	r3, [r2, #0]
		ST7735_DrawImage(0, 0, 160, 128, (uint16_t*) ChargeIsOver_160x128);
 8001f9c:	4bb2      	ldr	r3, [pc, #712]	; (8002268 <ProgramCycle+0x304>)
 8001f9e:	9300      	str	r3, [sp, #0]
 8001fa0:	2380      	movs	r3, #128	; 0x80
 8001fa2:	22a0      	movs	r2, #160	; 0xa0
 8001fa4:	2100      	movs	r1, #0
 8001fa6:	2000      	movs	r0, #0
 8001fa8:	f000 fe7e 	bl	8002ca8 <ST7735_DrawImage>
				//ST7735_DrawString(0,0, "Charging is   over. Remove  the connector" , Font_11x18, ST7735_BLACK, 0x07E0);
				HAL_Delay(1000);
 8001fac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001fb0:	f001 fa40 	bl	8003434 <HAL_Delay>
				PreviousState = 0b10;
 8001fb4:	4bad      	ldr	r3, [pc, #692]	; (800226c <ProgramCycle+0x308>)
 8001fb6:	2202      	movs	r2, #2
 8001fb8:	701a      	strb	r2, [r3, #0]
				rezult=0;
 8001fba:	4bad      	ldr	r3, [pc, #692]	; (8002270 <ProgramCycle+0x30c>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	701a      	strb	r2, [r3, #0]

				return;
 8001fc0:	e145      	b.n	800224e <ProgramCycle+0x2ea>

			}



	switch(pilotSave)
 8001fc2:	4ba5      	ldr	r3, [pc, #660]	; (8002258 <ProgramCycle+0x2f4>)
 8001fc4:	881b      	ldrh	r3, [r3, #0]
 8001fc6:	2b0f      	cmp	r3, #15
 8001fc8:	f200 8120 	bhi.w	800220c <ProgramCycle+0x2a8>
 8001fcc:	a201      	add	r2, pc, #4	; (adr r2, 8001fd4 <ProgramCycle+0x70>)
 8001fce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fd2:	bf00      	nop
 8001fd4:	08002015 	.word	0x08002015
 8001fd8:	0800220d 	.word	0x0800220d
 8001fdc:	08002061 	.word	0x08002061
 8001fe0:	0800220d 	.word	0x0800220d
 8001fe4:	0800220d 	.word	0x0800220d
 8001fe8:	0800220d 	.word	0x0800220d
 8001fec:	08002073 	.word	0x08002073
 8001ff0:	0800220d 	.word	0x0800220d
 8001ff4:	0800220d 	.word	0x0800220d
 8001ff8:	0800220d 	.word	0x0800220d
 8001ffc:	0800220d 	.word	0x0800220d
 8002000:	0800220d 	.word	0x0800220d
 8002004:	0800220d 	.word	0x0800220d
 8002008:	0800220d 	.word	0x0800220d
 800200c:	08002125 	.word	0x08002125
 8002010:	080021e9 	.word	0x080021e9
	{
	case 0b00:

			if(PreviousState!=0b00)
 8002014:	4b95      	ldr	r3, [pc, #596]	; (800226c <ProgramCycle+0x308>)
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d018      	beq.n	800204e <ProgramCycle+0xea>
			{	ST7735_FillScreen(0x07E0);
 800201c:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 8002020:	f000 fe26 	bl	8002c70 <ST7735_FillScreen>
			hargeflagg=0;
 8002024:	4b8d      	ldr	r3, [pc, #564]	; (800225c <ProgramCycle+0x2f8>)
 8002026:	2200      	movs	r2, #0
 8002028:	701a      	strb	r2, [r3, #0]

			ST7735_DrawImage(0, 0, 160, 128, (uint16_t*) ConnectorRemoved_160x128);
 800202a:	4b92      	ldr	r3, [pc, #584]	; (8002274 <ProgramCycle+0x310>)
 800202c:	9300      	str	r3, [sp, #0]
 800202e:	2380      	movs	r3, #128	; 0x80
 8002030:	22a0      	movs	r2, #160	; 0xa0
 8002032:	2100      	movs	r1, #0
 8002034:	2000      	movs	r0, #0
 8002036:	f000 fe37 	bl	8002ca8 <ST7735_DrawImage>
			//	ST7735_DrawString(0,0, "Connector removed" , Font_11x18, ST7735_BLACK, 0x07E0);
				StopTimer();
 800203a:	f7ff fc91 	bl	8001960 <StopTimer>
				HAL_Delay(1000);
 800203e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002042:	f001 f9f7 	bl	8003434 <HAL_Delay>

				VoltPilotStatus=9;
 8002046:	4b8c      	ldr	r3, [pc, #560]	; (8002278 <ProgramCycle+0x314>)
 8002048:	2209      	movs	r2, #9
 800204a:	701a      	strb	r2, [r3, #0]
			{
				ST7735_DrawImage(0, 0, 160, 128, (uint16_t*) PlagInConnector_160x128);
				//ST7735_DrawString(0,0, "Plug in the   connector of  the charging   station" , Font_11x18, ST7735_BLACK, 0x07E0);
			}

		break;
 800204c:	e0f0      	b.n	8002230 <ProgramCycle+0x2cc>
				ST7735_DrawImage(0, 0, 160, 128, (uint16_t*) PlagInConnector_160x128);
 800204e:	4b8b      	ldr	r3, [pc, #556]	; (800227c <ProgramCycle+0x318>)
 8002050:	9300      	str	r3, [sp, #0]
 8002052:	2380      	movs	r3, #128	; 0x80
 8002054:	22a0      	movs	r2, #160	; 0xa0
 8002056:	2100      	movs	r1, #0
 8002058:	2000      	movs	r0, #0
 800205a:	f000 fe25 	bl	8002ca8 <ST7735_DrawImage>
		break;
 800205e:	e0e7      	b.n	8002230 <ProgramCycle+0x2cc>
	case 0b10:
			ST7735_DrawImage(0, 0, 160, 128, (uint16_t*) WaitStart_160x128);
 8002060:	4b87      	ldr	r3, [pc, #540]	; (8002280 <ProgramCycle+0x31c>)
 8002062:	9300      	str	r3, [sp, #0]
 8002064:	2380      	movs	r3, #128	; 0x80
 8002066:	22a0      	movs	r2, #160	; 0xa0
 8002068:	2100      	movs	r1, #0
 800206a:	2000      	movs	r0, #0
 800206c:	f000 fe1c 	bl	8002ca8 <ST7735_DrawImage>
			//ST7735_DrawString(0,0, "Wait for the  start of the  charge" , Font_11x18, ST7735_BLACK, 0x07E0);

//		}
		break;
 8002070:	e0de      	b.n	8002230 <ProgramCycle+0x2cc>
	case 0b110:

			if(PreviousState==0b110)
 8002072:	4b7e      	ldr	r3, [pc, #504]	; (800226c <ProgramCycle+0x308>)
 8002074:	781b      	ldrb	r3, [r3, #0]
 8002076:	2b06      	cmp	r3, #6
 8002078:	d121      	bne.n	80020be <ProgramCycle+0x15a>
					{hargeflagg=1;
 800207a:	4b78      	ldr	r3, [pc, #480]	; (800225c <ProgramCycle+0x2f8>)
 800207c:	2201      	movs	r2, #1
 800207e:	701a      	strb	r2, [r3, #0]

						interface();
 8002080:	f7ff fe66 	bl	8001d50 <interface>
						PreviousState=0b0110;
 8002084:	4b79      	ldr	r3, [pc, #484]	; (800226c <ProgramCycle+0x308>)
 8002086:	2206      	movs	r2, #6
 8002088:	701a      	strb	r2, [r3, #0]
						rezult=0;
 800208a:	4b79      	ldr	r3, [pc, #484]	; (8002270 <ProgramCycle+0x30c>)
 800208c:	2200      	movs	r2, #0
 800208e:	701a      	strb	r2, [r3, #0]
						demofloat(voltPN, voltGN, AmperPh, AmperN);
 8002090:	4b7c      	ldr	r3, [pc, #496]	; (8002284 <ProgramCycle+0x320>)
 8002092:	edd3 7a00 	vldr	s15, [r3]
 8002096:	4b7c      	ldr	r3, [pc, #496]	; (8002288 <ProgramCycle+0x324>)
 8002098:	ed93 7a00 	vldr	s14, [r3]
 800209c:	4b7b      	ldr	r3, [pc, #492]	; (800228c <ProgramCycle+0x328>)
 800209e:	edd3 6a00 	vldr	s13, [r3]
 80020a2:	4b7b      	ldr	r3, [pc, #492]	; (8002290 <ProgramCycle+0x32c>)
 80020a4:	ed93 6a00 	vldr	s12, [r3]
 80020a8:	eef0 1a46 	vmov.f32	s3, s12
 80020ac:	eeb0 1a66 	vmov.f32	s2, s13
 80020b0:	eef0 0a47 	vmov.f32	s1, s14
 80020b4:	eeb0 0a67 	vmov.f32	s0, s15
 80020b8:	f7ff fd9c 	bl	8001bf4 <demofloat>

					return;
 80020bc:	e0c7      	b.n	800224e <ProgramCycle+0x2ea>
					}

				if(Statusflag==11)
 80020be:	4b75      	ldr	r3, [pc, #468]	; (8002294 <ProgramCycle+0x330>)
 80020c0:	781b      	ldrb	r3, [r3, #0]
 80020c2:	2b0b      	cmp	r3, #11
 80020c4:	d11c      	bne.n	8002100 <ProgramCycle+0x19c>
				{hargeflagg=1;
 80020c6:	4b65      	ldr	r3, [pc, #404]	; (800225c <ProgramCycle+0x2f8>)
 80020c8:	2201      	movs	r2, #1
 80020ca:	701a      	strb	r2, [r3, #0]
				startChrgeTime  =HAL_GetTick();
 80020cc:	f001 f9a6 	bl	800341c <HAL_GetTick>
 80020d0:	4603      	mov	r3, r0
 80020d2:	4a63      	ldr	r2, [pc, #396]	; (8002260 <ProgramCycle+0x2fc>)
 80020d4:	6013      	str	r3, [r2, #0]
				finishChrgeTime =startChrgeTime;
 80020d6:	4b62      	ldr	r3, [pc, #392]	; (8002260 <ProgramCycle+0x2fc>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4a62      	ldr	r2, [pc, #392]	; (8002264 <ProgramCycle+0x300>)
 80020dc:	6013      	str	r3, [r2, #0]
				ST7735_DrawImage(0, 0, 160, 128, (uint16_t*) ChargeStart_160x128);
 80020de:	4b6e      	ldr	r3, [pc, #440]	; (8002298 <ProgramCycle+0x334>)
 80020e0:	9300      	str	r3, [sp, #0]
 80020e2:	2380      	movs	r3, #128	; 0x80
 80020e4:	22a0      	movs	r2, #160	; 0xa0
 80020e6:	2100      	movs	r1, #0
 80020e8:	2000      	movs	r0, #0
 80020ea:	f000 fddd 	bl	8002ca8 <ST7735_DrawImage>
				ST7735_DrawString(0,0, "Error ground" , Font_11x18, ST7735_BLACK, 0x07E0);
				PreviousState=0;
				return;
				}

				HAL_Delay(1000);
 80020ee:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80020f2:	f001 f99f 	bl	8003434 <HAL_Delay>
				ST7735_FillScreen(0x07E0);
 80020f6:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 80020fa:	f000 fdb9 	bl	8002c70 <ST7735_FillScreen>
		break;
 80020fe:	e097      	b.n	8002230 <ProgramCycle+0x2cc>
				ST7735_DrawString(0,0, "Error ground" , Font_11x18, ST7735_BLACK, 0x07E0);
 8002100:	4b66      	ldr	r3, [pc, #408]	; (800229c <ProgramCycle+0x338>)
 8002102:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8002106:	9202      	str	r2, [sp, #8]
 8002108:	2200      	movs	r2, #0
 800210a:	9201      	str	r2, [sp, #4]
 800210c:	685a      	ldr	r2, [r3, #4]
 800210e:	9200      	str	r2, [sp, #0]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a63      	ldr	r2, [pc, #396]	; (80022a0 <ProgramCycle+0x33c>)
 8002114:	2100      	movs	r1, #0
 8002116:	2000      	movs	r0, #0
 8002118:	f000 fcba 	bl	8002a90 <ST7735_DrawString>
				PreviousState=0;
 800211c:	4b53      	ldr	r3, [pc, #332]	; (800226c <ProgramCycle+0x308>)
 800211e:	2200      	movs	r2, #0
 8002120:	701a      	strb	r2, [r3, #0]
				return;
 8002122:	e094      	b.n	800224e <ProgramCycle+0x2ea>

	case 0b1110:

		if(PreviousState==0b110||PreviousState==0b1110)
 8002124:	4b51      	ldr	r3, [pc, #324]	; (800226c <ProgramCycle+0x308>)
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	2b06      	cmp	r3, #6
 800212a:	d003      	beq.n	8002134 <ProgramCycle+0x1d0>
 800212c:	4b4f      	ldr	r3, [pc, #316]	; (800226c <ProgramCycle+0x308>)
 800212e:	781b      	ldrb	r3, [r3, #0]
 8002130:	2b0e      	cmp	r3, #14
 8002132:	d121      	bne.n	8002178 <ProgramCycle+0x214>
				{hargeflagg=1;
 8002134:	4b49      	ldr	r3, [pc, #292]	; (800225c <ProgramCycle+0x2f8>)
 8002136:	2201      	movs	r2, #1
 8002138:	701a      	strb	r2, [r3, #0]
					interface();
 800213a:	f7ff fe09 	bl	8001d50 <interface>
					PreviousState=0b01110;
 800213e:	4b4b      	ldr	r3, [pc, #300]	; (800226c <ProgramCycle+0x308>)
 8002140:	220e      	movs	r2, #14
 8002142:	701a      	strb	r2, [r3, #0]
					rezult=0;
 8002144:	4b4a      	ldr	r3, [pc, #296]	; (8002270 <ProgramCycle+0x30c>)
 8002146:	2200      	movs	r2, #0
 8002148:	701a      	strb	r2, [r3, #0]
					demofloat(voltPN, voltGN, AmperPh, AmperN);
 800214a:	4b4e      	ldr	r3, [pc, #312]	; (8002284 <ProgramCycle+0x320>)
 800214c:	edd3 7a00 	vldr	s15, [r3]
 8002150:	4b4d      	ldr	r3, [pc, #308]	; (8002288 <ProgramCycle+0x324>)
 8002152:	ed93 7a00 	vldr	s14, [r3]
 8002156:	4b4d      	ldr	r3, [pc, #308]	; (800228c <ProgramCycle+0x328>)
 8002158:	edd3 6a00 	vldr	s13, [r3]
 800215c:	4b4c      	ldr	r3, [pc, #304]	; (8002290 <ProgramCycle+0x32c>)
 800215e:	ed93 6a00 	vldr	s12, [r3]
 8002162:	eef0 1a46 	vmov.f32	s3, s12
 8002166:	eeb0 1a66 	vmov.f32	s2, s13
 800216a:	eef0 0a47 	vmov.f32	s1, s14
 800216e:	eeb0 0a67 	vmov.f32	s0, s15
 8002172:	f7ff fd3f 	bl	8001bf4 <demofloat>

				return;
 8002176:	e06a      	b.n	800224e <ProgramCycle+0x2ea>
				}

			if(Statusflag==11)
 8002178:	4b46      	ldr	r3, [pc, #280]	; (8002294 <ProgramCycle+0x330>)
 800217a:	781b      	ldrb	r3, [r3, #0]
 800217c:	2b0b      	cmp	r3, #11
 800217e:	d121      	bne.n	80021c4 <ProgramCycle+0x260>
			{hargeflagg=1;
 8002180:	4b36      	ldr	r3, [pc, #216]	; (800225c <ProgramCycle+0x2f8>)
 8002182:	2201      	movs	r2, #1
 8002184:	701a      	strb	r2, [r3, #0]
			ST7735_DrawImage(0, 0, 160, 128, (uint16_t*) ChargeStart_160x128);
 8002186:	4b44      	ldr	r3, [pc, #272]	; (8002298 <ProgramCycle+0x334>)
 8002188:	9300      	str	r3, [sp, #0]
 800218a:	2380      	movs	r3, #128	; 0x80
 800218c:	22a0      	movs	r2, #160	; 0xa0
 800218e:	2100      	movs	r1, #0
 8002190:	2000      	movs	r0, #0
 8002192:	f000 fd89 	bl	8002ca8 <ST7735_DrawImage>
			ST7735_DrawString(0,0, "Error ground" , Font_11x18, ST7735_BLACK, 0x07E0);
			PreviousState=0;
			return;
			}

			HAL_Delay(1000);
 8002196:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800219a:	f001 f94b 	bl	8003434 <HAL_Delay>
			ST7735_FillScreen(0x07E0);
 800219e:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 80021a2:	f000 fd65 	bl	8002c70 <ST7735_FillScreen>
			ST7735_DrawString(0,0, "Error#1" , Font_11x18, ST7735_BLACK, 0x07E0);
 80021a6:	4b3d      	ldr	r3, [pc, #244]	; (800229c <ProgramCycle+0x338>)
 80021a8:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80021ac:	9202      	str	r2, [sp, #8]
 80021ae:	2200      	movs	r2, #0
 80021b0:	9201      	str	r2, [sp, #4]
 80021b2:	685a      	ldr	r2, [r3, #4]
 80021b4:	9200      	str	r2, [sp, #0]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a3a      	ldr	r2, [pc, #232]	; (80022a4 <ProgramCycle+0x340>)
 80021ba:	2100      	movs	r1, #0
 80021bc:	2000      	movs	r0, #0
 80021be:	f000 fc67 	bl	8002a90 <ST7735_DrawString>

		break;
 80021c2:	e035      	b.n	8002230 <ProgramCycle+0x2cc>
			ST7735_DrawString(0,0, "Error ground" , Font_11x18, ST7735_BLACK, 0x07E0);
 80021c4:	4b35      	ldr	r3, [pc, #212]	; (800229c <ProgramCycle+0x338>)
 80021c6:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80021ca:	9202      	str	r2, [sp, #8]
 80021cc:	2200      	movs	r2, #0
 80021ce:	9201      	str	r2, [sp, #4]
 80021d0:	685a      	ldr	r2, [r3, #4]
 80021d2:	9200      	str	r2, [sp, #0]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a32      	ldr	r2, [pc, #200]	; (80022a0 <ProgramCycle+0x33c>)
 80021d8:	2100      	movs	r1, #0
 80021da:	2000      	movs	r0, #0
 80021dc:	f000 fc58 	bl	8002a90 <ST7735_DrawString>
			PreviousState=0;
 80021e0:	4b22      	ldr	r3, [pc, #136]	; (800226c <ProgramCycle+0x308>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	701a      	strb	r2, [r3, #0]
			return;
 80021e6:	e032      	b.n	800224e <ProgramCycle+0x2ea>



	case 0b1111:

	contactor(0);
 80021e8:	2000      	movs	r0, #0
 80021ea:	f7ff fdf9 	bl	8001de0 <contactor>
		ST7735_DrawString(0,0, "Error ground" , Font_11x18, ST7735_BLACK, 0x07E0);
 80021ee:	4b2b      	ldr	r3, [pc, #172]	; (800229c <ProgramCycle+0x338>)
 80021f0:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80021f4:	9202      	str	r2, [sp, #8]
 80021f6:	2200      	movs	r2, #0
 80021f8:	9201      	str	r2, [sp, #4]
 80021fa:	685a      	ldr	r2, [r3, #4]
 80021fc:	9200      	str	r2, [sp, #0]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a27      	ldr	r2, [pc, #156]	; (80022a0 <ProgramCycle+0x33c>)
 8002202:	2100      	movs	r1, #0
 8002204:	2000      	movs	r0, #0
 8002206:	f000 fc43 	bl	8002a90 <ST7735_DrawString>


			break;
 800220a:	e011      	b.n	8002230 <ProgramCycle+0x2cc>



	default:
		ST7735_DrawString(0,0, "Unknown error contact       manufacturer" , Font_11x18, ST7735_BLACK, 0x07E0);
 800220c:	4b23      	ldr	r3, [pc, #140]	; (800229c <ProgramCycle+0x338>)
 800220e:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8002212:	9202      	str	r2, [sp, #8]
 8002214:	2200      	movs	r2, #0
 8002216:	9201      	str	r2, [sp, #4]
 8002218:	685a      	ldr	r2, [r3, #4]
 800221a:	9200      	str	r2, [sp, #0]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4a22      	ldr	r2, [pc, #136]	; (80022a8 <ProgramCycle+0x344>)
 8002220:	2100      	movs	r1, #0
 8002222:	2000      	movs	r0, #0
 8002224:	f000 fc34 	bl	8002a90 <ST7735_DrawString>
		hargeflagg=0;
 8002228:	4b0c      	ldr	r3, [pc, #48]	; (800225c <ProgramCycle+0x2f8>)
 800222a:	2200      	movs	r2, #0
 800222c:	701a      	strb	r2, [r3, #0]
		break;
 800222e:	bf00      	nop


	}
	 if(PreviousState == pilotSave)
 8002230:	4b0e      	ldr	r3, [pc, #56]	; (800226c <ProgramCycle+0x308>)
 8002232:	781b      	ldrb	r3, [r3, #0]
 8002234:	b29a      	uxth	r2, r3
 8002236:	4b08      	ldr	r3, [pc, #32]	; (8002258 <ProgramCycle+0x2f4>)
 8002238:	881b      	ldrh	r3, [r3, #0]
 800223a:	429a      	cmp	r2, r3
 800223c:	d102      	bne.n	8002244 <ProgramCycle+0x2e0>
	{rezult=0;}
 800223e:	4b0c      	ldr	r3, [pc, #48]	; (8002270 <ProgramCycle+0x30c>)
 8002240:	2200      	movs	r2, #0
 8002242:	701a      	strb	r2, [r3, #0]
	 PreviousState = pilotSave;
 8002244:	4b04      	ldr	r3, [pc, #16]	; (8002258 <ProgramCycle+0x2f4>)
 8002246:	881b      	ldrh	r3, [r3, #0]
 8002248:	b2da      	uxtb	r2, r3
 800224a:	4b08      	ldr	r3, [pc, #32]	; (800226c <ProgramCycle+0x308>)
 800224c:	701a      	strb	r2, [r3, #0]


}
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	200002e4 	.word	0x200002e4
 8002258:	200002e6 	.word	0x200002e6
 800225c:	200002f2 	.word	0x200002f2
 8002260:	200008ac 	.word	0x200008ac
 8002264:	200008a8 	.word	0x200008a8
 8002268:	0801d530 	.word	0x0801d530
 800226c:	200002ee 	.word	0x200002ee
 8002270:	200002ef 	.word	0x200002ef
 8002274:	08027530 	.word	0x08027530
 8002278:	200000bc 	.word	0x200000bc
 800227c:	08031530 	.word	0x08031530
 8002280:	0803b530 	.word	0x0803b530
 8002284:	200002c4 	.word	0x200002c4
 8002288:	200002c8 	.word	0x200002c8
 800228c:	200002cc 	.word	0x200002cc
 8002290:	200002d0 	.word	0x200002d0
 8002294:	200002ed 	.word	0x200002ed
 8002298:	08045530 	.word	0x08045530
 800229c:	200000b4 	.word	0x200000b4
 80022a0:	08008790 	.word	0x08008790
 80022a4:	080087a0 	.word	0x080087a0
 80022a8:	080087a8 	.word	0x080087a8

080022ac <main>:
////////////////////////////////////////////////////////////////////////////////////////
int main(void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	af00      	add	r7, sp, #0
  HAL_Init();
 80022b0:	f001 f863 	bl	800337a <HAL_Init>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 80022b4:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80022b8:	f7ff faf8 	bl	80018ac <LL_APB1_GRP1_EnableClock>
    LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 80022bc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80022c0:	f7ff fb0c 	bl	80018dc <LL_APB2_GRP1_EnableClock>
    NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022c4:	2003      	movs	r0, #3
 80022c6:	f7ff facd 	bl	8001864 <__NVIC_SetPriorityGrouping>
  SystemClock_Config();
 80022ca:	f000 f827 	bl	800231c <SystemClock_Config>
  MX_GPIO_Init();
 80022ce:	f000 f981 	bl	80025d4 <MX_GPIO_Init>
  MX_SPI1_Init();
 80022d2:	f000 f8b3 	bl	800243c <MX_SPI1_Init>
  ST7735_Init();
 80022d6:	f000 fbb5 	bl	8002a44 <ST7735_Init>
  demoView();
 80022da:	f7ff fb17 	bl	800190c <demoView>
  InitSPI2();
 80022de:	f7ff fa61 	bl	80017a4 <InitSPI2>
  MX_TIM4_Init();
 80022e2:	f000 f931 	bl	8002548 <MX_TIM4_Init>
 // MX_TIM3_Init();
  I_PWM.I_PWM_FaseA = 7;	//7%  ?
 80022e6:	4b0a      	ldr	r3, [pc, #40]	; (8002310 <main+0x64>)
 80022e8:	2207      	movs	r2, #7
 80022ea:	701a      	strb	r2, [r3, #0]
  HAL_TIM_Base_Start_IT(&htim3);
 80022ec:	4809      	ldr	r0, [pc, #36]	; (8002314 <main+0x68>)
 80022ee:	f003 f9cf 	bl	8005690 <HAL_TIM_Base_Start_IT>



  while (1)
  {
	  CheckPilotStart();
 80022f2:	f7ff fd93 	bl	8001e1c <CheckPilotStart>
	  ProgramCycle();
 80022f6:	f7ff fe35 	bl	8001f64 <ProgramCycle>
	  demoPilotSignal();
 80022fa:	f7ff fc31 	bl	8001b60 <demoPilotSignal>

	  if(rezult!=0)
 80022fe:	4b06      	ldr	r3, [pc, #24]	; (8002318 <main+0x6c>)
 8002300:	781b      	ldrb	r3, [r3, #0]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d0f5      	beq.n	80022f2 <main+0x46>
	  {
		  ST7735_FillScreen(0x07E0);
 8002306:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 800230a:	f000 fcb1 	bl	8002c70 <ST7735_FillScreen>
	  CheckPilotStart();
 800230e:	e7f0      	b.n	80022f2 <main+0x46>
 8002310:	20000584 	.word	0x20000584
 8002314:	2000084c 	.word	0x2000084c
 8002318:	200002ef 	.word	0x200002ef

0800231c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b0b4      	sub	sp, #208	; 0xd0
 8002320:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002322:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002326:	2230      	movs	r2, #48	; 0x30
 8002328:	2100      	movs	r1, #0
 800232a:	4618      	mov	r0, r3
 800232c:	f003 fb1a 	bl	8005964 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002330:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8002334:	2200      	movs	r2, #0
 8002336:	601a      	str	r2, [r3, #0]
 8002338:	605a      	str	r2, [r3, #4]
 800233a:	609a      	str	r2, [r3, #8]
 800233c:	60da      	str	r2, [r3, #12]
 800233e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002340:	f107 0308 	add.w	r3, r7, #8
 8002344:	2284      	movs	r2, #132	; 0x84
 8002346:	2100      	movs	r1, #0
 8002348:	4618      	mov	r0, r3
 800234a:	f003 fb0b 	bl	8005964 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800234e:	4b39      	ldr	r3, [pc, #228]	; (8002434 <SystemClock_Config+0x118>)
 8002350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002352:	4a38      	ldr	r2, [pc, #224]	; (8002434 <SystemClock_Config+0x118>)
 8002354:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002358:	6413      	str	r3, [r2, #64]	; 0x40
 800235a:	4b36      	ldr	r3, [pc, #216]	; (8002434 <SystemClock_Config+0x118>)
 800235c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800235e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002362:	607b      	str	r3, [r7, #4]
 8002364:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002366:	4b34      	ldr	r3, [pc, #208]	; (8002438 <SystemClock_Config+0x11c>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a33      	ldr	r2, [pc, #204]	; (8002438 <SystemClock_Config+0x11c>)
 800236c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002370:	6013      	str	r3, [r2, #0]
 8002372:	4b31      	ldr	r3, [pc, #196]	; (8002438 <SystemClock_Config+0x11c>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800237a:	603b      	str	r3, [r7, #0]
 800237c:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800237e:	2302      	movs	r3, #2
 8002380:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002384:	2301      	movs	r3, #1
 8002386:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800238a:	2310      	movs	r3, #16
 800238c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002390:	2302      	movs	r3, #2
 8002392:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002396:	2300      	movs	r3, #0
 8002398:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 8;
 800239c:	2308      	movs	r3, #8
 800239e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 216;
 80023a2:	23d8      	movs	r3, #216	; 0xd8
 80023a4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80023a8:	2302      	movs	r3, #2
 80023aa:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80023ae:	2302      	movs	r3, #2
 80023b0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023b4:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80023b8:	4618      	mov	r0, r3
 80023ba:	f001 fb87 	bl	8003acc <HAL_RCC_OscConfig>
 80023be:	4603      	mov	r3, r0
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d001      	beq.n	80023c8 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80023c4:	f000 f9b0 	bl	8002728 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80023c8:	f001 fb30 	bl	8003a2c <HAL_PWREx_EnableOverDrive>
 80023cc:	4603      	mov	r3, r0
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d001      	beq.n	80023d6 <SystemClock_Config+0xba>
  {
    Error_Handler();
 80023d2:	f000 f9a9 	bl	8002728 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023d6:	230f      	movs	r3, #15
 80023d8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023dc:	2302      	movs	r3, #2
 80023de:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023e2:	2300      	movs	r3, #0
 80023e4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80023e8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80023ec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80023f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023f4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80023f8:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80023fc:	2107      	movs	r1, #7
 80023fe:	4618      	mov	r0, r3
 8002400:	f001 fe08 	bl	8004014 <HAL_RCC_ClockConfig>
 8002404:	4603      	mov	r3, r0
 8002406:	2b00      	cmp	r3, #0
 8002408:	d001      	beq.n	800240e <SystemClock_Config+0xf2>
  {
    Error_Handler();
 800240a:	f000 f98d 	bl	8002728 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800240e:	2380      	movs	r3, #128	; 0x80
 8002410:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002412:	2300      	movs	r3, #0
 8002414:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002416:	f107 0308 	add.w	r3, r7, #8
 800241a:	4618      	mov	r0, r3
 800241c:	f001 ff9c 	bl	8004358 <HAL_RCCEx_PeriphCLKConfig>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d001      	beq.n	800242a <SystemClock_Config+0x10e>
  {
    Error_Handler();
 8002426:	f000 f97f 	bl	8002728 <Error_Handler>
  }
}
 800242a:	bf00      	nop
 800242c:	37d0      	adds	r7, #208	; 0xd0
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	40023800 	.word	0x40023800
 8002438:	40007000 	.word	0x40007000

0800243c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002440:	4b1b      	ldr	r3, [pc, #108]	; (80024b0 <MX_SPI1_Init+0x74>)
 8002442:	4a1c      	ldr	r2, [pc, #112]	; (80024b4 <MX_SPI1_Init+0x78>)
 8002444:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002446:	4b1a      	ldr	r3, [pc, #104]	; (80024b0 <MX_SPI1_Init+0x74>)
 8002448:	f44f 7282 	mov.w	r2, #260	; 0x104
 800244c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800244e:	4b18      	ldr	r3, [pc, #96]	; (80024b0 <MX_SPI1_Init+0x74>)
 8002450:	2200      	movs	r2, #0
 8002452:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002454:	4b16      	ldr	r3, [pc, #88]	; (80024b0 <MX_SPI1_Init+0x74>)
 8002456:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800245a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800245c:	4b14      	ldr	r3, [pc, #80]	; (80024b0 <MX_SPI1_Init+0x74>)
 800245e:	2200      	movs	r2, #0
 8002460:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002462:	4b13      	ldr	r3, [pc, #76]	; (80024b0 <MX_SPI1_Init+0x74>)
 8002464:	2200      	movs	r2, #0
 8002466:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002468:	4b11      	ldr	r3, [pc, #68]	; (80024b0 <MX_SPI1_Init+0x74>)
 800246a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800246e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002470:	4b0f      	ldr	r3, [pc, #60]	; (80024b0 <MX_SPI1_Init+0x74>)
 8002472:	2208      	movs	r2, #8
 8002474:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002476:	4b0e      	ldr	r3, [pc, #56]	; (80024b0 <MX_SPI1_Init+0x74>)
 8002478:	2200      	movs	r2, #0
 800247a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800247c:	4b0c      	ldr	r3, [pc, #48]	; (80024b0 <MX_SPI1_Init+0x74>)
 800247e:	2200      	movs	r2, #0
 8002480:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002482:	4b0b      	ldr	r3, [pc, #44]	; (80024b0 <MX_SPI1_Init+0x74>)
 8002484:	2200      	movs	r2, #0
 8002486:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002488:	4b09      	ldr	r3, [pc, #36]	; (80024b0 <MX_SPI1_Init+0x74>)
 800248a:	2207      	movs	r2, #7
 800248c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800248e:	4b08      	ldr	r3, [pc, #32]	; (80024b0 <MX_SPI1_Init+0x74>)
 8002490:	2200      	movs	r2, #0
 8002492:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002494:	4b06      	ldr	r3, [pc, #24]	; (80024b0 <MX_SPI1_Init+0x74>)
 8002496:	2208      	movs	r2, #8
 8002498:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800249a:	4805      	ldr	r0, [pc, #20]	; (80024b0 <MX_SPI1_Init+0x74>)
 800249c:	f002 fb14 	bl	8004ac8 <HAL_SPI_Init>
 80024a0:	4603      	mov	r3, r0
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d001      	beq.n	80024aa <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80024a6:	f000 f93f 	bl	8002728 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80024aa:	bf00      	nop
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	200008b0 	.word	0x200008b0
 80024b4:	40013000 	.word	0x40013000

080024b8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b094      	sub	sp, #80	; 0x50
 80024bc:	af00      	add	r7, sp, #0
	TIM_HandleTypeDef   TimHandle;
	  /* TIM3 Peripheral clock enable */
	  __HAL_RCC_TIM3_CLK_ENABLE();
 80024be:	4b20      	ldr	r3, [pc, #128]	; (8002540 <MX_TIM3_Init+0x88>)
 80024c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c2:	4a1f      	ldr	r2, [pc, #124]	; (8002540 <MX_TIM3_Init+0x88>)
 80024c4:	f043 0302 	orr.w	r3, r3, #2
 80024c8:	6413      	str	r3, [r2, #64]	; 0x40
 80024ca:	4b1d      	ldr	r3, [pc, #116]	; (8002540 <MX_TIM3_Init+0x88>)
 80024cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ce:	f003 0302 	and.w	r3, r3, #2
 80024d2:	603b      	str	r3, [r7, #0]
 80024d4:	683b      	ldr	r3, [r7, #0]

	  TimHandle.Instance = TIM3;
 80024d6:	4b1b      	ldr	r3, [pc, #108]	; (8002544 <MX_TIM3_Init+0x8c>)
 80024d8:	607b      	str	r3, [r7, #4]
	  TimHandle.Init.Period            = 999;
 80024da:	f240 33e7 	movw	r3, #999	; 0x3e7
 80024de:	613b      	str	r3, [r7, #16]
	  TimHandle.Init.Prescaler         = 107;
 80024e0:	236b      	movs	r3, #107	; 0x6b
 80024e2:	60bb      	str	r3, [r7, #8]
	  TimHandle.Init.ClockDivision     = 0;
 80024e4:	2300      	movs	r3, #0
 80024e6:	617b      	str	r3, [r7, #20]
	  TimHandle.Init.CounterMode       = TIM_COUNTERMODE_UP;
 80024e8:	2300      	movs	r3, #0
 80024ea:	60fb      	str	r3, [r7, #12]
	  TimHandle.Init.RepetitionCounter = 0;
 80024ec:	2300      	movs	r3, #0
 80024ee:	61bb      	str	r3, [r7, #24]

	  if (HAL_TIM_Base_Init(&TimHandle) != HAL_OK)
 80024f0:	1d3b      	adds	r3, r7, #4
 80024f2:	4618      	mov	r0, r3
 80024f4:	f003 f874 	bl	80055e0 <HAL_TIM_Base_Init>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d001      	beq.n	8002502 <MX_TIM3_Init+0x4a>
	  {
	    /* Initialization Error */
	    Error_Handler();
 80024fe:	f000 f913 	bl	8002728 <Error_Handler>
	  }
	  /* Set the TIMx priority */
	  HAL_NVIC_SetPriority(TIM3_IRQn, 0, 1);
 8002502:	2201      	movs	r2, #1
 8002504:	2100      	movs	r1, #0
 8002506:	201d      	movs	r0, #29
 8002508:	f001 f893 	bl	8003632 <HAL_NVIC_SetPriority>

	  /* Enable the TIMx global Interrupt */
	  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800250c:	201d      	movs	r0, #29
 800250e:	f001 f8ac 	bl	800366a <HAL_NVIC_EnableIRQ>

		TIM3->SR &= ~(TIM_SR_UIF);
 8002512:	4b0c      	ldr	r3, [pc, #48]	; (8002544 <MX_TIM3_Init+0x8c>)
 8002514:	691b      	ldr	r3, [r3, #16]
 8002516:	4a0b      	ldr	r2, [pc, #44]	; (8002544 <MX_TIM3_Init+0x8c>)
 8002518:	f023 0301 	bic.w	r3, r3, #1
 800251c:	6113      	str	r3, [r2, #16]
		TIM3->DIER |= TIM_IT_UPDATE;
 800251e:	4b09      	ldr	r3, [pc, #36]	; (8002544 <MX_TIM3_Init+0x8c>)
 8002520:	68db      	ldr	r3, [r3, #12]
 8002522:	4a08      	ldr	r2, [pc, #32]	; (8002544 <MX_TIM3_Init+0x8c>)
 8002524:	f043 0301 	orr.w	r3, r3, #1
 8002528:	60d3      	str	r3, [r2, #12]
		START_TIM3();
 800252a:	4b06      	ldr	r3, [pc, #24]	; (8002544 <MX_TIM3_Init+0x8c>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4a05      	ldr	r2, [pc, #20]	; (8002544 <MX_TIM3_Init+0x8c>)
 8002530:	f043 0301 	orr.w	r3, r3, #1
 8002534:	6013      	str	r3, [r2, #0]
}
 8002536:	bf00      	nop
 8002538:	3750      	adds	r7, #80	; 0x50
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	40023800 	.word	0x40023800
 8002544:	40000400 	.word	0x40000400

08002548 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b094      	sub	sp, #80	; 0x50
 800254c:	af00      	add	r7, sp, #0
	TIM_HandleTypeDef   Tim4Handle;
  /* TIM3 Peripheral clock enable */
  __HAL_RCC_TIM4_CLK_ENABLE();
 800254e:	4b1f      	ldr	r3, [pc, #124]	; (80025cc <MX_TIM4_Init+0x84>)
 8002550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002552:	4a1e      	ldr	r2, [pc, #120]	; (80025cc <MX_TIM4_Init+0x84>)
 8002554:	f043 0304 	orr.w	r3, r3, #4
 8002558:	6413      	str	r3, [r2, #64]	; 0x40
 800255a:	4b1c      	ldr	r3, [pc, #112]	; (80025cc <MX_TIM4_Init+0x84>)
 800255c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800255e:	f003 0304 	and.w	r3, r3, #4
 8002562:	603b      	str	r3, [r7, #0]
 8002564:	683b      	ldr	r3, [r7, #0]

  Tim4Handle.Instance = TIM4;
 8002566:	4b1a      	ldr	r3, [pc, #104]	; (80025d0 <MX_TIM4_Init+0x88>)
 8002568:	607b      	str	r3, [r7, #4]
  Tim4Handle.Init.Period            = 70;
 800256a:	2346      	movs	r3, #70	; 0x46
 800256c:	613b      	str	r3, [r7, #16]
  Tim4Handle.Init.Prescaler         = 107;
 800256e:	236b      	movs	r3, #107	; 0x6b
 8002570:	60bb      	str	r3, [r7, #8]
  Tim4Handle.Init.ClockDivision     = 0;
 8002572:	2300      	movs	r3, #0
 8002574:	617b      	str	r3, [r7, #20]
  Tim4Handle.Init.CounterMode       = TIM_COUNTERMODE_UP;
 8002576:	2300      	movs	r3, #0
 8002578:	60fb      	str	r3, [r7, #12]
  Tim4Handle.Init.RepetitionCounter = 0;
 800257a:	2300      	movs	r3, #0
 800257c:	61bb      	str	r3, [r7, #24]

  if (HAL_TIM_Base_Init(&Tim4Handle) != HAL_OK)
 800257e:	1d3b      	adds	r3, r7, #4
 8002580:	4618      	mov	r0, r3
 8002582:	f003 f82d 	bl	80055e0 <HAL_TIM_Base_Init>
 8002586:	4603      	mov	r3, r0
 8002588:	2b00      	cmp	r3, #0
 800258a:	d001      	beq.n	8002590 <MX_TIM4_Init+0x48>
  {
    /* Initialization Error */
    Error_Handler();
 800258c:	f000 f8cc 	bl	8002728 <Error_Handler>
  }
  /* Set the TIMx priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, 0, 2);
 8002590:	2202      	movs	r2, #2
 8002592:	2100      	movs	r1, #0
 8002594:	201e      	movs	r0, #30
 8002596:	f001 f84c 	bl	8003632 <HAL_NVIC_SetPriority>

  /* Enable the TIMx global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800259a:	201e      	movs	r0, #30
 800259c:	f001 f865 	bl	800366a <HAL_NVIC_EnableIRQ>

	TIM4->SR &= ~(TIM_SR_UIF);
 80025a0:	4b0b      	ldr	r3, [pc, #44]	; (80025d0 <MX_TIM4_Init+0x88>)
 80025a2:	691b      	ldr	r3, [r3, #16]
 80025a4:	4a0a      	ldr	r2, [pc, #40]	; (80025d0 <MX_TIM4_Init+0x88>)
 80025a6:	f023 0301 	bic.w	r3, r3, #1
 80025aa:	6113      	str	r3, [r2, #16]
	TIM4->DIER |= TIM_IT_UPDATE;
 80025ac:	4b08      	ldr	r3, [pc, #32]	; (80025d0 <MX_TIM4_Init+0x88>)
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	4a07      	ldr	r2, [pc, #28]	; (80025d0 <MX_TIM4_Init+0x88>)
 80025b2:	f043 0301 	orr.w	r3, r3, #1
 80025b6:	60d3      	str	r3, [r2, #12]
	STOP_TIM4();
 80025b8:	4b05      	ldr	r3, [pc, #20]	; (80025d0 <MX_TIM4_Init+0x88>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a04      	ldr	r2, [pc, #16]	; (80025d0 <MX_TIM4_Init+0x88>)
 80025be:	f023 0301 	bic.w	r3, r3, #1
 80025c2:	6013      	str	r3, [r2, #0]
}
 80025c4:	bf00      	nop
 80025c6:	3750      	adds	r7, #80	; 0x50
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	40023800 	.word	0x40023800
 80025d0:	40000800 	.word	0x40000800

080025d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b08c      	sub	sp, #48	; 0x30
 80025d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025da:	f107 031c 	add.w	r3, r7, #28
 80025de:	2200      	movs	r2, #0
 80025e0:	601a      	str	r2, [r3, #0]
 80025e2:	605a      	str	r2, [r3, #4]
 80025e4:	609a      	str	r2, [r3, #8]
 80025e6:	60da      	str	r2, [r3, #12]
 80025e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80025ea:	4b4b      	ldr	r3, [pc, #300]	; (8002718 <MX_GPIO_Init+0x144>)
 80025ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ee:	4a4a      	ldr	r2, [pc, #296]	; (8002718 <MX_GPIO_Init+0x144>)
 80025f0:	f043 0310 	orr.w	r3, r3, #16
 80025f4:	6313      	str	r3, [r2, #48]	; 0x30
 80025f6:	4b48      	ldr	r3, [pc, #288]	; (8002718 <MX_GPIO_Init+0x144>)
 80025f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025fa:	f003 0310 	and.w	r3, r3, #16
 80025fe:	61bb      	str	r3, [r7, #24]
 8002600:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002602:	4b45      	ldr	r3, [pc, #276]	; (8002718 <MX_GPIO_Init+0x144>)
 8002604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002606:	4a44      	ldr	r2, [pc, #272]	; (8002718 <MX_GPIO_Init+0x144>)
 8002608:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800260c:	6313      	str	r3, [r2, #48]	; 0x30
 800260e:	4b42      	ldr	r3, [pc, #264]	; (8002718 <MX_GPIO_Init+0x144>)
 8002610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002612:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002616:	617b      	str	r3, [r7, #20]
 8002618:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800261a:	4b3f      	ldr	r3, [pc, #252]	; (8002718 <MX_GPIO_Init+0x144>)
 800261c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800261e:	4a3e      	ldr	r2, [pc, #248]	; (8002718 <MX_GPIO_Init+0x144>)
 8002620:	f043 0304 	orr.w	r3, r3, #4
 8002624:	6313      	str	r3, [r2, #48]	; 0x30
 8002626:	4b3c      	ldr	r3, [pc, #240]	; (8002718 <MX_GPIO_Init+0x144>)
 8002628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800262a:	f003 0304 	and.w	r3, r3, #4
 800262e:	613b      	str	r3, [r7, #16]
 8002630:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002632:	4b39      	ldr	r3, [pc, #228]	; (8002718 <MX_GPIO_Init+0x144>)
 8002634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002636:	4a38      	ldr	r2, [pc, #224]	; (8002718 <MX_GPIO_Init+0x144>)
 8002638:	f043 0301 	orr.w	r3, r3, #1
 800263c:	6313      	str	r3, [r2, #48]	; 0x30
 800263e:	4b36      	ldr	r3, [pc, #216]	; (8002718 <MX_GPIO_Init+0x144>)
 8002640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002642:	f003 0301 	and.w	r3, r3, #1
 8002646:	60fb      	str	r3, [r7, #12]
 8002648:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800264a:	4b33      	ldr	r3, [pc, #204]	; (8002718 <MX_GPIO_Init+0x144>)
 800264c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800264e:	4a32      	ldr	r2, [pc, #200]	; (8002718 <MX_GPIO_Init+0x144>)
 8002650:	f043 0302 	orr.w	r3, r3, #2
 8002654:	6313      	str	r3, [r2, #48]	; 0x30
 8002656:	4b30      	ldr	r3, [pc, #192]	; (8002718 <MX_GPIO_Init+0x144>)
 8002658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800265a:	f003 0302 	and.w	r3, r3, #2
 800265e:	60bb      	str	r3, [r7, #8]
 8002660:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002662:	4b2d      	ldr	r3, [pc, #180]	; (8002718 <MX_GPIO_Init+0x144>)
 8002664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002666:	4a2c      	ldr	r2, [pc, #176]	; (8002718 <MX_GPIO_Init+0x144>)
 8002668:	f043 0308 	orr.w	r3, r3, #8
 800266c:	6313      	str	r3, [r2, #48]	; 0x30
 800266e:	4b2a      	ldr	r3, [pc, #168]	; (8002718 <MX_GPIO_Init+0x144>)
 8002670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002672:	f003 0308 	and.w	r3, r3, #8
 8002676:	607b      	str	r3, [r7, #4]
 8002678:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, KL1_Pin|KL2_Pin, GPIO_PIN_RESET);
 800267a:	2200      	movs	r2, #0
 800267c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8002680:	4826      	ldr	r0, [pc, #152]	; (800271c <MX_GPIO_Init+0x148>)
 8002682:	f001 f9b9 	bl	80039f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, CE_Pin|KONT1_Pin|PILOT_Pin, GPIO_PIN_RESET);
 8002686:	2200      	movs	r2, #0
 8002688:	f44f 7189 	mov.w	r1, #274	; 0x112
 800268c:	4824      	ldr	r0, [pc, #144]	; (8002720 <MX_GPIO_Init+0x14c>)
 800268e:	f001 f9b3 	bl	80039f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS_Pin|RST_Pin|CS_Pin, GPIO_PIN_RESET);
 8002692:	2200      	movs	r2, #0
 8002694:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8002698:	4822      	ldr	r0, [pc, #136]	; (8002724 <MX_GPIO_Init+0x150>)
 800269a:	f001 f9ad 	bl	80039f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : UP121_Pin UP11_Pin UP21_Pin UP31_Pin
                           UP41_Pin */
  GPIO_InitStruct.Pin = UP121_Pin|UP11_Pin|UP21_Pin|UP31_Pin
 800269e:	237c      	movs	r3, #124	; 0x7c
 80026a0:	61fb      	str	r3, [r7, #28]
                          |UP41_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026a2:	2300      	movs	r3, #0
 80026a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026a6:	2300      	movs	r3, #0
 80026a8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80026aa:	f107 031c 	add.w	r3, r7, #28
 80026ae:	4619      	mov	r1, r3
 80026b0:	481a      	ldr	r0, [pc, #104]	; (800271c <MX_GPIO_Init+0x148>)
 80026b2:	f000 fff5 	bl	80036a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : KL1_Pin KL2_Pin */
  GPIO_InitStruct.Pin = KL1_Pin|KL2_Pin;
 80026b6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80026ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026bc:	2301      	movs	r3, #1
 80026be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c0:	2300      	movs	r3, #0
 80026c2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80026c4:	2302      	movs	r3, #2
 80026c6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80026c8:	f107 031c 	add.w	r3, r7, #28
 80026cc:	4619      	mov	r1, r3
 80026ce:	4813      	ldr	r0, [pc, #76]	; (800271c <MX_GPIO_Init+0x148>)
 80026d0:	f000 ffe6 	bl	80036a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : CE_Pin KONT1_Pin PILOT_Pin */
  GPIO_InitStruct.Pin = CE_Pin|KONT1_Pin|PILOT_Pin;
 80026d4:	f44f 7389 	mov.w	r3, #274	; 0x112
 80026d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026da:	2301      	movs	r3, #1
 80026dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026de:	2300      	movs	r3, #0
 80026e0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80026e2:	2302      	movs	r3, #2
 80026e4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80026e6:	f107 031c 	add.w	r3, r7, #28
 80026ea:	4619      	mov	r1, r3
 80026ec:	480c      	ldr	r0, [pc, #48]	; (8002720 <MX_GPIO_Init+0x14c>)
 80026ee:	f000 ffd7 	bl	80036a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS_Pin RST_Pin CS_Pin */
  GPIO_InitStruct.Pin = RS_Pin|RST_Pin|CS_Pin;
 80026f2:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80026f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026f8:	2301      	movs	r3, #1
 80026fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026fc:	2300      	movs	r3, #0
 80026fe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002700:	2302      	movs	r3, #2
 8002702:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002704:	f107 031c 	add.w	r3, r7, #28
 8002708:	4619      	mov	r1, r3
 800270a:	4806      	ldr	r0, [pc, #24]	; (8002724 <MX_GPIO_Init+0x150>)
 800270c:	f000 ffc8 	bl	80036a0 <HAL_GPIO_Init>

}
 8002710:	bf00      	nop
 8002712:	3730      	adds	r7, #48	; 0x30
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}
 8002718:	40023800 	.word	0x40023800
 800271c:	40021000 	.word	0x40021000
 8002720:	40020c00 	.word	0x40020c00
 8002724:	40020000 	.word	0x40020000

08002728 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002728:	b480      	push	{r7}
 800272a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800272c:	b672      	cpsid	i
}
 800272e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002730:	e7fe      	b.n	8002730 <Error_Handler+0x8>
	...

08002734 <ST7735_GPIO_Init>:
static void ST7735_ExecuteCommandList(const uint8_t *addr);
static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1);
static void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor);

static void ST7735_GPIO_Init(void)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b086      	sub	sp, #24
 8002738:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800273a:	1d3b      	adds	r3, r7, #4
 800273c:	2200      	movs	r2, #0
 800273e:	601a      	str	r2, [r3, #0]
 8002740:	605a      	str	r2, [r3, #4]
 8002742:	609a      	str	r2, [r3, #8]
 8002744:	60da      	str	r2, [r3, #12]
 8002746:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002748:	4b11      	ldr	r3, [pc, #68]	; (8002790 <ST7735_GPIO_Init+0x5c>)
 800274a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800274c:	4a10      	ldr	r2, [pc, #64]	; (8002790 <ST7735_GPIO_Init+0x5c>)
 800274e:	f043 0301 	orr.w	r3, r3, #1
 8002752:	6313      	str	r3, [r2, #48]	; 0x30
 8002754:	4b0e      	ldr	r3, [pc, #56]	; (8002790 <ST7735_GPIO_Init+0x5c>)
 8002756:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002758:	f003 0301 	and.w	r3, r3, #1
 800275c:	603b      	str	r3, [r7, #0]
 800275e:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, ST7735_RES_Pin|ST7735_DC_Pin|ST7735_CS_Pin|ST7735_BL_Pin, GPIO_PIN_RESET);
 8002760:	2200      	movs	r2, #0
 8002762:	f44f 411c 	mov.w	r1, #39936	; 0x9c00
 8002766:	480b      	ldr	r0, [pc, #44]	; (8002794 <ST7735_GPIO_Init+0x60>)
 8002768:	f001 f946 	bl	80039f8 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : ST7735_RES_Pin ST7735_DC_Pin ST7735_CS_Pin ST7735_BL_Pin */
	GPIO_InitStruct.Pin = ST7735_RES_Pin|ST7735_DC_Pin|ST7735_CS_Pin|ST7735_BL_Pin;
 800276c:	f44f 431c 	mov.w	r3, #39936	; 0x9c00
 8002770:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002772:	2301      	movs	r3, #1
 8002774:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002776:	2300      	movs	r3, #0
 8002778:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800277a:	2300      	movs	r3, #0
 800277c:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800277e:	1d3b      	adds	r3, r7, #4
 8002780:	4619      	mov	r1, r3
 8002782:	4804      	ldr	r0, [pc, #16]	; (8002794 <ST7735_GPIO_Init+0x60>)
 8002784:	f000 ff8c 	bl	80036a0 <HAL_GPIO_Init>
}
 8002788:	bf00      	nop
 800278a:	3718      	adds	r7, #24
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}
 8002790:	40023800 	.word	0x40023800
 8002794:	40020000 	.word	0x40020000

08002798 <ST7735_Reset>:

static void ST7735_Reset()
{
 8002798:	b580      	push	{r7, lr}
 800279a:	af00      	add	r7, sp, #0
	TFT_RES_L();
 800279c:	2200      	movs	r2, #0
 800279e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80027a2:	4807      	ldr	r0, [pc, #28]	; (80027c0 <ST7735_Reset+0x28>)
 80027a4:	f001 f928 	bl	80039f8 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 80027a8:	2014      	movs	r0, #20
 80027aa:	f000 fe43 	bl	8003434 <HAL_Delay>
	TFT_RES_H();
 80027ae:	2201      	movs	r2, #1
 80027b0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80027b4:	4802      	ldr	r0, [pc, #8]	; (80027c0 <ST7735_Reset+0x28>)
 80027b6:	f001 f91f 	bl	80039f8 <HAL_GPIO_WritePin>
}
 80027ba:	bf00      	nop
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	40020000 	.word	0x40020000

080027c4 <ST7735_WriteCommand>:

static void ST7735_WriteCommand(uint8_t cmd)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b082      	sub	sp, #8
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	4603      	mov	r3, r0
 80027cc:	71fb      	strb	r3, [r7, #7]
	TFT_DC_C();
 80027ce:	2200      	movs	r2, #0
 80027d0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80027d4:	4806      	ldr	r0, [pc, #24]	; (80027f0 <ST7735_WriteCommand+0x2c>)
 80027d6:	f001 f90f 	bl	80039f8 <HAL_GPIO_WritePin>
#ifdef USE_SPI_DMA
	HAL_SPI_Transmit_DMA(&ST7735_SPI_PORT, &cmd, sizeof(cmd));
	//while(hspi1.State == HAL_SPI_STATE_BUSY_TX);
#else
	HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 80027da:	1df9      	adds	r1, r7, #7
 80027dc:	f04f 33ff 	mov.w	r3, #4294967295
 80027e0:	2201      	movs	r2, #1
 80027e2:	4804      	ldr	r0, [pc, #16]	; (80027f4 <ST7735_WriteCommand+0x30>)
 80027e4:	f002 fa1b 	bl	8004c1e <HAL_SPI_Transmit>
#endif
}
 80027e8:	bf00      	nop
 80027ea:	3708      	adds	r7, #8
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	40020000 	.word	0x40020000
 80027f4:	200008b0 	.word	0x200008b0

080027f8 <ST7735_WriteData>:

static void ST7735_WriteData(uint8_t* buff, size_t buff_size)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b082      	sub	sp, #8
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
 8002800:	6039      	str	r1, [r7, #0]
	TFT_DC_D();
 8002802:	2201      	movs	r2, #1
 8002804:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002808:	4807      	ldr	r0, [pc, #28]	; (8002828 <ST7735_WriteData+0x30>)
 800280a:	f001 f8f5 	bl	80039f8 <HAL_GPIO_WritePin>
#ifdef USE_SPI_DMA
	HAL_SPI_Transmit_DMA(&ST7735_SPI_PORT, buff, buff_size);
	while(hspi1.State == HAL_SPI_STATE_BUSY_TX);
#else
	HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	b29a      	uxth	r2, r3
 8002812:	f04f 33ff 	mov.w	r3, #4294967295
 8002816:	6879      	ldr	r1, [r7, #4]
 8002818:	4804      	ldr	r0, [pc, #16]	; (800282c <ST7735_WriteData+0x34>)
 800281a:	f002 fa00 	bl	8004c1e <HAL_SPI_Transmit>
#endif
}
 800281e:	bf00      	nop
 8002820:	3708      	adds	r7, #8
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}
 8002826:	bf00      	nop
 8002828:	40020000 	.word	0x40020000
 800282c:	200008b0 	.word	0x200008b0

08002830 <ST7735_ExecuteCommandList>:

static void ST7735_ExecuteCommandList(const uint8_t *addr)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b084      	sub	sp, #16
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	1c5a      	adds	r2, r3, #1
 800283c:	607a      	str	r2, [r7, #4]
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	73fb      	strb	r3, [r7, #15]
    while(numCommands--)
 8002842:	e034      	b.n	80028ae <ST7735_ExecuteCommandList+0x7e>
    {
    	uint8_t cmd = *addr++;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	1c5a      	adds	r2, r3, #1
 8002848:	607a      	str	r2, [r7, #4]
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 800284e:	7afb      	ldrb	r3, [r7, #11]
 8002850:	4618      	mov	r0, r3
 8002852:	f7ff ffb7 	bl	80027c4 <ST7735_WriteCommand>

        numArgs = *addr++;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	1c5a      	adds	r2, r3, #1
 800285a:	607a      	str	r2, [r7, #4]
 800285c:	781b      	ldrb	r3, [r3, #0]
 800285e:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 8002860:	7abb      	ldrb	r3, [r7, #10]
 8002862:	b29b      	uxth	r3, r3
 8002864:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002868:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 800286a:	7abb      	ldrb	r3, [r7, #10]
 800286c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002870:	72bb      	strb	r3, [r7, #10]
        if(numArgs)
 8002872:	7abb      	ldrb	r3, [r7, #10]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d008      	beq.n	800288a <ST7735_ExecuteCommandList+0x5a>
        {
            ST7735_WriteData((uint8_t*)addr, numArgs);
 8002878:	7abb      	ldrb	r3, [r7, #10]
 800287a:	4619      	mov	r1, r3
 800287c:	6878      	ldr	r0, [r7, #4]
 800287e:	f7ff ffbb 	bl	80027f8 <ST7735_WriteData>
            addr += numArgs;
 8002882:	7abb      	ldrb	r3, [r7, #10]
 8002884:	687a      	ldr	r2, [r7, #4]
 8002886:	4413      	add	r3, r2
 8002888:	607b      	str	r3, [r7, #4]
        }

        if(ms)
 800288a:	89bb      	ldrh	r3, [r7, #12]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d00e      	beq.n	80028ae <ST7735_ExecuteCommandList+0x7e>
        {
            ms = *addr++;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	1c5a      	adds	r2, r3, #1
 8002894:	607a      	str	r2, [r7, #4]
 8002896:	781b      	ldrb	r3, [r3, #0]
 8002898:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 800289a:	89bb      	ldrh	r3, [r7, #12]
 800289c:	2bff      	cmp	r3, #255	; 0xff
 800289e:	d102      	bne.n	80028a6 <ST7735_ExecuteCommandList+0x76>
 80028a0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80028a4:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 80028a6:	89bb      	ldrh	r3, [r7, #12]
 80028a8:	4618      	mov	r0, r3
 80028aa:	f000 fdc3 	bl	8003434 <HAL_Delay>
    while(numCommands--)
 80028ae:	7bfb      	ldrb	r3, [r7, #15]
 80028b0:	1e5a      	subs	r2, r3, #1
 80028b2:	73fa      	strb	r2, [r7, #15]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d1c5      	bne.n	8002844 <ST7735_ExecuteCommandList+0x14>
        }
    }
}
 80028b8:	bf00      	nop
 80028ba:	bf00      	nop
 80028bc:	3710      	adds	r7, #16
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
	...

080028c4 <ST7735_SetAddressWindow>:

static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 80028c4:	b590      	push	{r4, r7, lr}
 80028c6:	b085      	sub	sp, #20
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	4604      	mov	r4, r0
 80028cc:	4608      	mov	r0, r1
 80028ce:	4611      	mov	r1, r2
 80028d0:	461a      	mov	r2, r3
 80028d2:	4623      	mov	r3, r4
 80028d4:	71fb      	strb	r3, [r7, #7]
 80028d6:	4603      	mov	r3, r0
 80028d8:	71bb      	strb	r3, [r7, #6]
 80028da:	460b      	mov	r3, r1
 80028dc:	717b      	strb	r3, [r7, #5]
 80028de:	4613      	mov	r3, r2
 80028e0:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 80028e2:	202a      	movs	r0, #42	; 0x2a
 80028e4:	f7ff ff6e 	bl	80027c4 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + _xstart, 0x00, x1 + _xstart };
 80028e8:	2300      	movs	r3, #0
 80028ea:	733b      	strb	r3, [r7, #12]
 80028ec:	4b17      	ldr	r3, [pc, #92]	; (800294c <ST7735_SetAddressWindow+0x88>)
 80028ee:	781a      	ldrb	r2, [r3, #0]
 80028f0:	79fb      	ldrb	r3, [r7, #7]
 80028f2:	4413      	add	r3, r2
 80028f4:	b2db      	uxtb	r3, r3
 80028f6:	737b      	strb	r3, [r7, #13]
 80028f8:	2300      	movs	r3, #0
 80028fa:	73bb      	strb	r3, [r7, #14]
 80028fc:	4b13      	ldr	r3, [pc, #76]	; (800294c <ST7735_SetAddressWindow+0x88>)
 80028fe:	781a      	ldrb	r2, [r3, #0]
 8002900:	797b      	ldrb	r3, [r7, #5]
 8002902:	4413      	add	r3, r2
 8002904:	b2db      	uxtb	r3, r3
 8002906:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8002908:	f107 030c 	add.w	r3, r7, #12
 800290c:	2104      	movs	r1, #4
 800290e:	4618      	mov	r0, r3
 8002910:	f7ff ff72 	bl	80027f8 <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 8002914:	202b      	movs	r0, #43	; 0x2b
 8002916:	f7ff ff55 	bl	80027c4 <ST7735_WriteCommand>
    data[1] = y0 + _ystart;
 800291a:	4b0d      	ldr	r3, [pc, #52]	; (8002950 <ST7735_SetAddressWindow+0x8c>)
 800291c:	781a      	ldrb	r2, [r3, #0]
 800291e:	79bb      	ldrb	r3, [r7, #6]
 8002920:	4413      	add	r3, r2
 8002922:	b2db      	uxtb	r3, r3
 8002924:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + _ystart;
 8002926:	4b0a      	ldr	r3, [pc, #40]	; (8002950 <ST7735_SetAddressWindow+0x8c>)
 8002928:	781a      	ldrb	r2, [r3, #0]
 800292a:	793b      	ldrb	r3, [r7, #4]
 800292c:	4413      	add	r3, r2
 800292e:	b2db      	uxtb	r3, r3
 8002930:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8002932:	f107 030c 	add.w	r3, r7, #12
 8002936:	2104      	movs	r1, #4
 8002938:	4618      	mov	r0, r3
 800293a:	f7ff ff5d 	bl	80027f8 <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 800293e:	202c      	movs	r0, #44	; 0x2c
 8002940:	f7ff ff40 	bl	80027c4 <ST7735_WriteCommand>
}
 8002944:	bf00      	nop
 8002946:	3714      	adds	r7, #20
 8002948:	46bd      	mov	sp, r7
 800294a:	bd90      	pop	{r4, r7, pc}
 800294c:	200002f8 	.word	0x200002f8
 8002950:	200002f9 	.word	0x200002f9

08002954 <ST7735_WriteChar>:

static void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8002954:	b082      	sub	sp, #8
 8002956:	b590      	push	{r4, r7, lr}
 8002958:	b089      	sub	sp, #36	; 0x24
 800295a:	af00      	add	r7, sp, #0
 800295c:	637b      	str	r3, [r7, #52]	; 0x34
 800295e:	4603      	mov	r3, r0
 8002960:	80fb      	strh	r3, [r7, #6]
 8002962:	460b      	mov	r3, r1
 8002964:	80bb      	strh	r3, [r7, #4]
 8002966:	4613      	mov	r3, r2
 8002968:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 800296a:	88fb      	ldrh	r3, [r7, #6]
 800296c:	b2d8      	uxtb	r0, r3
 800296e:	88bb      	ldrh	r3, [r7, #4]
 8002970:	b2d9      	uxtb	r1, r3
 8002972:	88fb      	ldrh	r3, [r7, #6]
 8002974:	b2da      	uxtb	r2, r3
 8002976:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800297a:	4413      	add	r3, r2
 800297c:	b2db      	uxtb	r3, r3
 800297e:	3b01      	subs	r3, #1
 8002980:	b2dc      	uxtb	r4, r3
 8002982:	88bb      	ldrh	r3, [r7, #4]
 8002984:	b2da      	uxtb	r2, r3
 8002986:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800298a:	4413      	add	r3, r2
 800298c:	b2db      	uxtb	r3, r3
 800298e:	3b01      	subs	r3, #1
 8002990:	b2db      	uxtb	r3, r3
 8002992:	4622      	mov	r2, r4
 8002994:	f7ff ff96 	bl	80028c4 <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++)
 8002998:	2300      	movs	r3, #0
 800299a:	61fb      	str	r3, [r7, #28]
 800299c:	e043      	b.n	8002a26 <ST7735_WriteChar+0xd2>
    {
        b = font.data[(ch - 32) * font.height + i];//   
 800299e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80029a0:	78fb      	ldrb	r3, [r7, #3]
 80029a2:	3b20      	subs	r3, #32
 80029a4:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 80029a8:	fb01 f303 	mul.w	r3, r1, r3
 80029ac:	4619      	mov	r1, r3
 80029ae:	69fb      	ldr	r3, [r7, #28]
 80029b0:	440b      	add	r3, r1
 80029b2:	005b      	lsls	r3, r3, #1
 80029b4:	4413      	add	r3, r2
 80029b6:	881b      	ldrh	r3, [r3, #0]
 80029b8:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++)
 80029ba:	2300      	movs	r3, #0
 80029bc:	61bb      	str	r3, [r7, #24]
 80029be:	e029      	b.n	8002a14 <ST7735_WriteChar+0xc0>
        {
            if((b << j) & 0x8000)
 80029c0:	697a      	ldr	r2, [r7, #20]
 80029c2:	69bb      	ldr	r3, [r7, #24]
 80029c4:	fa02 f303 	lsl.w	r3, r2, r3
 80029c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d00e      	beq.n	80029ee <ST7735_WriteChar+0x9a>
            {
                uint8_t data[] = { color >> 8, color & 0xFF };
 80029d0:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80029d2:	0a1b      	lsrs	r3, r3, #8
 80029d4:	b29b      	uxth	r3, r3
 80029d6:	b2db      	uxtb	r3, r3
 80029d8:	743b      	strb	r3, [r7, #16]
 80029da:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	747b      	strb	r3, [r7, #17]
                ST7735_WriteData(data, sizeof(data));
 80029e0:	f107 0310 	add.w	r3, r7, #16
 80029e4:	2102      	movs	r1, #2
 80029e6:	4618      	mov	r0, r3
 80029e8:	f7ff ff06 	bl	80027f8 <ST7735_WriteData>
 80029ec:	e00f      	b.n	8002a0e <ST7735_WriteChar+0xba>
            }
            else
            {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 80029ee:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80029f2:	0a1b      	lsrs	r3, r3, #8
 80029f4:	b29b      	uxth	r3, r3
 80029f6:	b2db      	uxtb	r3, r3
 80029f8:	733b      	strb	r3, [r7, #12]
 80029fa:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80029fe:	b2db      	uxtb	r3, r3
 8002a00:	737b      	strb	r3, [r7, #13]
                ST7735_WriteData(data, sizeof(data));
 8002a02:	f107 030c 	add.w	r3, r7, #12
 8002a06:	2102      	movs	r1, #2
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f7ff fef5 	bl	80027f8 <ST7735_WriteData>
        for(j = 0; j < font.width; j++)
 8002a0e:	69bb      	ldr	r3, [r7, #24]
 8002a10:	3301      	adds	r3, #1
 8002a12:	61bb      	str	r3, [r7, #24]
 8002a14:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002a18:	461a      	mov	r2, r3
 8002a1a:	69bb      	ldr	r3, [r7, #24]
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d3cf      	bcc.n	80029c0 <ST7735_WriteChar+0x6c>
    for(i = 0; i < font.height; i++)
 8002a20:	69fb      	ldr	r3, [r7, #28]
 8002a22:	3301      	adds	r3, #1
 8002a24:	61fb      	str	r3, [r7, #28]
 8002a26:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002a2a:	461a      	mov	r2, r3
 8002a2c:	69fb      	ldr	r3, [r7, #28]
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d3b5      	bcc.n	800299e <ST7735_WriteChar+0x4a>
            }
        }
    }
}
 8002a32:	bf00      	nop
 8002a34:	bf00      	nop
 8002a36:	3724      	adds	r7, #36	; 0x24
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8002a3e:	b002      	add	sp, #8
 8002a40:	4770      	bx	lr
	...

08002a44 <ST7735_Init>:

void ST7735_Init()
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	af00      	add	r7, sp, #0
	ST7735_GPIO_Init();
 8002a48:	f7ff fe74 	bl	8002734 <ST7735_GPIO_Init>
	TFT_CS_L();
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002a52:	480b      	ldr	r0, [pc, #44]	; (8002a80 <ST7735_Init+0x3c>)
 8002a54:	f000 ffd0 	bl	80039f8 <HAL_GPIO_WritePin>
    ST7735_Reset();
 8002a58:	f7ff fe9e 	bl	8002798 <ST7735_Reset>
    ST7735_ExecuteCommandList(init_cmds1);
 8002a5c:	4809      	ldr	r0, [pc, #36]	; (8002a84 <ST7735_Init+0x40>)
 8002a5e:	f7ff fee7 	bl	8002830 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds2);
 8002a62:	4809      	ldr	r0, [pc, #36]	; (8002a88 <ST7735_Init+0x44>)
 8002a64:	f7ff fee4 	bl	8002830 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds3);
 8002a68:	4808      	ldr	r0, [pc, #32]	; (8002a8c <ST7735_Init+0x48>)
 8002a6a:	f7ff fee1 	bl	8002830 <ST7735_ExecuteCommandList>
    TFT_CS_H();
 8002a6e:	2201      	movs	r2, #1
 8002a70:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002a74:	4802      	ldr	r0, [pc, #8]	; (8002a80 <ST7735_Init+0x3c>)
 8002a76:	f000 ffbf 	bl	80039f8 <HAL_GPIO_WritePin>
}
 8002a7a:	bf00      	nop
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	40020000 	.word	0x40020000
 8002a84:	0804f530 	.word	0x0804f530
 8002a88:	0804f56c 	.word	0x0804f56c
 8002a8c:	0804f57c 	.word	0x0804f57c

08002a90 <ST7735_DrawString>:

    TFT_CS_H();
}

void ST7735_DrawString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8002a90:	b082      	sub	sp, #8
 8002a92:	b580      	push	{r7, lr}
 8002a94:	b086      	sub	sp, #24
 8002a96:	af04      	add	r7, sp, #16
 8002a98:	603a      	str	r2, [r7, #0]
 8002a9a:	617b      	str	r3, [r7, #20]
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	80fb      	strh	r3, [r7, #6]
 8002aa0:	460b      	mov	r3, r1
 8002aa2:	80bb      	strh	r3, [r7, #4]
	TFT_CS_L();
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002aaa:	4825      	ldr	r0, [pc, #148]	; (8002b40 <ST7735_DrawString+0xb0>)
 8002aac:	f000 ffa4 	bl	80039f8 <HAL_GPIO_WritePin>

    while(*str)
 8002ab0:	e033      	b.n	8002b1a <ST7735_DrawString+0x8a>
    {
        if(x + font.width >= _width)
 8002ab2:	88fb      	ldrh	r3, [r7, #6]
 8002ab4:	7d3a      	ldrb	r2, [r7, #20]
 8002ab6:	4413      	add	r3, r2
 8002ab8:	4a22      	ldr	r2, [pc, #136]	; (8002b44 <ST7735_DrawString+0xb4>)
 8002aba:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	db16      	blt.n	8002af0 <ST7735_DrawString+0x60>
        {
            x = 0;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 8002ac6:	7d7b      	ldrb	r3, [r7, #21]
 8002ac8:	b29a      	uxth	r2, r3
 8002aca:	88bb      	ldrh	r3, [r7, #4]
 8002acc:	4413      	add	r3, r2
 8002ace:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= _height)
 8002ad0:	88bb      	ldrh	r3, [r7, #4]
 8002ad2:	7d7a      	ldrb	r2, [r7, #21]
 8002ad4:	4413      	add	r3, r2
 8002ad6:	4a1c      	ldr	r2, [pc, #112]	; (8002b48 <ST7735_DrawString+0xb8>)
 8002ad8:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002adc:	4293      	cmp	r3, r2
 8002ade:	da21      	bge.n	8002b24 <ST7735_DrawString+0x94>
            {
                break;
            }

            if(*str == ' ')
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	781b      	ldrb	r3, [r3, #0]
 8002ae4:	2b20      	cmp	r3, #32
 8002ae6:	d103      	bne.n	8002af0 <ST7735_DrawString+0x60>
            {
                // skip spaces in the beginning of the new line
                str++;
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	3301      	adds	r3, #1
 8002aec:	603b      	str	r3, [r7, #0]
                continue;
 8002aee:	e014      	b.n	8002b1a <ST7735_DrawString+0x8a>
            }
        }

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	781a      	ldrb	r2, [r3, #0]
 8002af4:	88b9      	ldrh	r1, [r7, #4]
 8002af6:	88f8      	ldrh	r0, [r7, #6]
 8002af8:	8c3b      	ldrh	r3, [r7, #32]
 8002afa:	9302      	str	r3, [sp, #8]
 8002afc:	8bbb      	ldrh	r3, [r7, #28]
 8002afe:	9301      	str	r3, [sp, #4]
 8002b00:	69bb      	ldr	r3, [r7, #24]
 8002b02:	9300      	str	r3, [sp, #0]
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	f7ff ff25 	bl	8002954 <ST7735_WriteChar>
        x += font.width;
 8002b0a:	7d3b      	ldrb	r3, [r7, #20]
 8002b0c:	b29a      	uxth	r2, r3
 8002b0e:	88fb      	ldrh	r3, [r7, #6]
 8002b10:	4413      	add	r3, r2
 8002b12:	80fb      	strh	r3, [r7, #6]
        str++;
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	3301      	adds	r3, #1
 8002b18:	603b      	str	r3, [r7, #0]
    while(*str)
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	781b      	ldrb	r3, [r3, #0]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d1c7      	bne.n	8002ab2 <ST7735_DrawString+0x22>
 8002b22:	e000      	b.n	8002b26 <ST7735_DrawString+0x96>
                break;
 8002b24:	bf00      	nop
    }
    TFT_CS_H();
 8002b26:	2201      	movs	r2, #1
 8002b28:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002b2c:	4804      	ldr	r0, [pc, #16]	; (8002b40 <ST7735_DrawString+0xb0>)
 8002b2e:	f000 ff63 	bl	80039f8 <HAL_GPIO_WritePin>
}
 8002b32:	bf00      	nop
 8002b34:	3708      	adds	r7, #8
 8002b36:	46bd      	mov	sp, r7
 8002b38:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002b3c:	b002      	add	sp, #8
 8002b3e:	4770      	bx	lr
 8002b40:	40020000 	.word	0x40020000
 8002b44:	200000c6 	.word	0x200000c6
 8002b48:	200000c4 	.word	0x200000c4

08002b4c <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color)
{
 8002b4c:	b590      	push	{r4, r7, lr}
 8002b4e:	b085      	sub	sp, #20
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	4604      	mov	r4, r0
 8002b54:	4608      	mov	r0, r1
 8002b56:	4611      	mov	r1, r2
 8002b58:	461a      	mov	r2, r3
 8002b5a:	4623      	mov	r3, r4
 8002b5c:	80fb      	strh	r3, [r7, #6]
 8002b5e:	4603      	mov	r3, r0
 8002b60:	80bb      	strh	r3, [r7, #4]
 8002b62:	460b      	mov	r3, r1
 8002b64:	807b      	strh	r3, [r7, #2]
 8002b66:	4613      	mov	r3, r2
 8002b68:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= _width) || (y >= _height)) return;
 8002b6a:	88fb      	ldrh	r3, [r7, #6]
 8002b6c:	4a3c      	ldr	r2, [pc, #240]	; (8002c60 <ST7735_FillRectangle+0x114>)
 8002b6e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002b72:	4293      	cmp	r3, r2
 8002b74:	da6f      	bge.n	8002c56 <ST7735_FillRectangle+0x10a>
 8002b76:	88bb      	ldrh	r3, [r7, #4]
 8002b78:	4a3a      	ldr	r2, [pc, #232]	; (8002c64 <ST7735_FillRectangle+0x118>)
 8002b7a:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	da69      	bge.n	8002c56 <ST7735_FillRectangle+0x10a>
    if((x + w - 1) >= _width) w = _width - x;
 8002b82:	88fa      	ldrh	r2, [r7, #6]
 8002b84:	887b      	ldrh	r3, [r7, #2]
 8002b86:	4413      	add	r3, r2
 8002b88:	4a35      	ldr	r2, [pc, #212]	; (8002c60 <ST7735_FillRectangle+0x114>)
 8002b8a:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	dd06      	ble.n	8002ba0 <ST7735_FillRectangle+0x54>
 8002b92:	4b33      	ldr	r3, [pc, #204]	; (8002c60 <ST7735_FillRectangle+0x114>)
 8002b94:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b98:	b29a      	uxth	r2, r3
 8002b9a:	88fb      	ldrh	r3, [r7, #6]
 8002b9c:	1ad3      	subs	r3, r2, r3
 8002b9e:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= _height) h = _height - y;
 8002ba0:	88ba      	ldrh	r2, [r7, #4]
 8002ba2:	883b      	ldrh	r3, [r7, #0]
 8002ba4:	4413      	add	r3, r2
 8002ba6:	4a2f      	ldr	r2, [pc, #188]	; (8002c64 <ST7735_FillRectangle+0x118>)
 8002ba8:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002bac:	4293      	cmp	r3, r2
 8002bae:	dd06      	ble.n	8002bbe <ST7735_FillRectangle+0x72>
 8002bb0:	4b2c      	ldr	r3, [pc, #176]	; (8002c64 <ST7735_FillRectangle+0x118>)
 8002bb2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002bb6:	b29a      	uxth	r2, r3
 8002bb8:	88bb      	ldrh	r3, [r7, #4]
 8002bba:	1ad3      	subs	r3, r2, r3
 8002bbc:	803b      	strh	r3, [r7, #0]

    TFT_CS_L();
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002bc4:	4828      	ldr	r0, [pc, #160]	; (8002c68 <ST7735_FillRectangle+0x11c>)
 8002bc6:	f000 ff17 	bl	80039f8 <HAL_GPIO_WritePin>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8002bca:	88fb      	ldrh	r3, [r7, #6]
 8002bcc:	b2d8      	uxtb	r0, r3
 8002bce:	88bb      	ldrh	r3, [r7, #4]
 8002bd0:	b2d9      	uxtb	r1, r3
 8002bd2:	88fb      	ldrh	r3, [r7, #6]
 8002bd4:	b2da      	uxtb	r2, r3
 8002bd6:	887b      	ldrh	r3, [r7, #2]
 8002bd8:	b2db      	uxtb	r3, r3
 8002bda:	4413      	add	r3, r2
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	3b01      	subs	r3, #1
 8002be0:	b2dc      	uxtb	r4, r3
 8002be2:	88bb      	ldrh	r3, [r7, #4]
 8002be4:	b2da      	uxtb	r2, r3
 8002be6:	883b      	ldrh	r3, [r7, #0]
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	4413      	add	r3, r2
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	3b01      	subs	r3, #1
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	4622      	mov	r2, r4
 8002bf4:	f7ff fe66 	bl	80028c4 <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 8002bf8:	8c3b      	ldrh	r3, [r7, #32]
 8002bfa:	0a1b      	lsrs	r3, r3, #8
 8002bfc:	b29b      	uxth	r3, r3
 8002bfe:	b2db      	uxtb	r3, r3
 8002c00:	733b      	strb	r3, [r7, #12]
 8002c02:	8c3b      	ldrh	r3, [r7, #32]
 8002c04:	b2db      	uxtb	r3, r3
 8002c06:	737b      	strb	r3, [r7, #13]
    TFT_DC_D();
 8002c08:	2201      	movs	r2, #1
 8002c0a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002c0e:	4816      	ldr	r0, [pc, #88]	; (8002c68 <ST7735_FillRectangle+0x11c>)
 8002c10:	f000 fef2 	bl	80039f8 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--)
 8002c14:	883b      	ldrh	r3, [r7, #0]
 8002c16:	80bb      	strh	r3, [r7, #4]
 8002c18:	e013      	b.n	8002c42 <ST7735_FillRectangle+0xf6>
    {
        for(x = w; x > 0; x--)
 8002c1a:	887b      	ldrh	r3, [r7, #2]
 8002c1c:	80fb      	strh	r3, [r7, #6]
 8002c1e:	e00a      	b.n	8002c36 <ST7735_FillRectangle+0xea>
        {
#ifdef USE_SPI_DMA
        	HAL_SPI_Transmit_DMA(&ST7735_SPI_PORT, data, sizeof(data));
        	//while(hspi1.State == HAL_SPI_STATE_BUSY_TX);
#else
        	HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 8002c20:	f107 010c 	add.w	r1, r7, #12
 8002c24:	f04f 33ff 	mov.w	r3, #4294967295
 8002c28:	2202      	movs	r2, #2
 8002c2a:	4810      	ldr	r0, [pc, #64]	; (8002c6c <ST7735_FillRectangle+0x120>)
 8002c2c:	f001 fff7 	bl	8004c1e <HAL_SPI_Transmit>
        for(x = w; x > 0; x--)
 8002c30:	88fb      	ldrh	r3, [r7, #6]
 8002c32:	3b01      	subs	r3, #1
 8002c34:	80fb      	strh	r3, [r7, #6]
 8002c36:	88fb      	ldrh	r3, [r7, #6]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d1f1      	bne.n	8002c20 <ST7735_FillRectangle+0xd4>
    for(y = h; y > 0; y--)
 8002c3c:	88bb      	ldrh	r3, [r7, #4]
 8002c3e:	3b01      	subs	r3, #1
 8002c40:	80bb      	strh	r3, [r7, #4]
 8002c42:	88bb      	ldrh	r3, [r7, #4]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d1e8      	bne.n	8002c1a <ST7735_FillRectangle+0xce>
#endif
        }
    }
    TFT_CS_H();
 8002c48:	2201      	movs	r2, #1
 8002c4a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002c4e:	4806      	ldr	r0, [pc, #24]	; (8002c68 <ST7735_FillRectangle+0x11c>)
 8002c50:	f000 fed2 	bl	80039f8 <HAL_GPIO_WritePin>
 8002c54:	e000      	b.n	8002c58 <ST7735_FillRectangle+0x10c>
    if((x >= _width) || (y >= _height)) return;
 8002c56:	bf00      	nop
}
 8002c58:	3714      	adds	r7, #20
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd90      	pop	{r4, r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	200000c6 	.word	0x200000c6
 8002c64:	200000c4 	.word	0x200000c4
 8002c68:	40020000 	.word	0x40020000
 8002c6c:	200008b0 	.word	0x200008b0

08002c70 <ST7735_FillScreen>:

void ST7735_FillScreen(uint16_t color)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b084      	sub	sp, #16
 8002c74:	af02      	add	r7, sp, #8
 8002c76:	4603      	mov	r3, r0
 8002c78:	80fb      	strh	r3, [r7, #6]
    ST7735_FillRectangle(0, 0, _width, _height, color);
 8002c7a:	4b09      	ldr	r3, [pc, #36]	; (8002ca0 <ST7735_FillScreen+0x30>)
 8002c7c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c80:	b29a      	uxth	r2, r3
 8002c82:	4b08      	ldr	r3, [pc, #32]	; (8002ca4 <ST7735_FillScreen+0x34>)
 8002c84:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c88:	b299      	uxth	r1, r3
 8002c8a:	88fb      	ldrh	r3, [r7, #6]
 8002c8c:	9300      	str	r3, [sp, #0]
 8002c8e:	460b      	mov	r3, r1
 8002c90:	2100      	movs	r1, #0
 8002c92:	2000      	movs	r0, #0
 8002c94:	f7ff ff5a 	bl	8002b4c <ST7735_FillRectangle>
}
 8002c98:	bf00      	nop
 8002c9a:	3708      	adds	r7, #8
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}
 8002ca0:	200000c6 	.word	0x200000c6
 8002ca4:	200000c4 	.word	0x200000c4

08002ca8 <ST7735_DrawImage>:

void ST7735_DrawImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t* data)
{
 8002ca8:	b590      	push	{r4, r7, lr}
 8002caa:	b087      	sub	sp, #28
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	4604      	mov	r4, r0
 8002cb0:	4608      	mov	r0, r1
 8002cb2:	4611      	mov	r1, r2
 8002cb4:	461a      	mov	r2, r3
 8002cb6:	4623      	mov	r3, r4
 8002cb8:	80fb      	strh	r3, [r7, #6]
 8002cba:	4603      	mov	r3, r0
 8002cbc:	80bb      	strh	r3, [r7, #4]
 8002cbe:	460b      	mov	r3, r1
 8002cc0:	807b      	strh	r3, [r7, #2]
 8002cc2:	4613      	mov	r3, r2
 8002cc4:	803b      	strh	r3, [r7, #0]
    if((x >= _width) || (y >= _height)) return;
 8002cc6:	88fb      	ldrh	r3, [r7, #6]
 8002cc8:	4a3e      	ldr	r2, [pc, #248]	; (8002dc4 <ST7735_DrawImage+0x11c>)
 8002cca:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	da70      	bge.n	8002db4 <ST7735_DrawImage+0x10c>
 8002cd2:	88bb      	ldrh	r3, [r7, #4]
 8002cd4:	4a3c      	ldr	r2, [pc, #240]	; (8002dc8 <ST7735_DrawImage+0x120>)
 8002cd6:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	da6a      	bge.n	8002db4 <ST7735_DrawImage+0x10c>
    if((x + w - 1) >= _width) return;
 8002cde:	88fa      	ldrh	r2, [r7, #6]
 8002ce0:	887b      	ldrh	r3, [r7, #2]
 8002ce2:	4413      	add	r3, r2
 8002ce4:	4a37      	ldr	r2, [pc, #220]	; (8002dc4 <ST7735_DrawImage+0x11c>)
 8002ce6:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002cea:	4293      	cmp	r3, r2
 8002cec:	dc64      	bgt.n	8002db8 <ST7735_DrawImage+0x110>
    if((y + h - 1) >= _height) return;
 8002cee:	88ba      	ldrh	r2, [r7, #4]
 8002cf0:	883b      	ldrh	r3, [r7, #0]
 8002cf2:	4413      	add	r3, r2
 8002cf4:	4a34      	ldr	r2, [pc, #208]	; (8002dc8 <ST7735_DrawImage+0x120>)
 8002cf6:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	dc5e      	bgt.n	8002dbc <ST7735_DrawImage+0x114>

    TFT_CS_L();
 8002cfe:	2200      	movs	r2, #0
 8002d00:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002d04:	4831      	ldr	r0, [pc, #196]	; (8002dcc <ST7735_DrawImage+0x124>)
 8002d06:	f000 fe77 	bl	80039f8 <HAL_GPIO_WritePin>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8002d0a:	88fb      	ldrh	r3, [r7, #6]
 8002d0c:	b2d8      	uxtb	r0, r3
 8002d0e:	88bb      	ldrh	r3, [r7, #4]
 8002d10:	b2d9      	uxtb	r1, r3
 8002d12:	88fb      	ldrh	r3, [r7, #6]
 8002d14:	b2da      	uxtb	r2, r3
 8002d16:	887b      	ldrh	r3, [r7, #2]
 8002d18:	b2db      	uxtb	r3, r3
 8002d1a:	4413      	add	r3, r2
 8002d1c:	b2db      	uxtb	r3, r3
 8002d1e:	3b01      	subs	r3, #1
 8002d20:	b2dc      	uxtb	r4, r3
 8002d22:	88bb      	ldrh	r3, [r7, #4]
 8002d24:	b2da      	uxtb	r2, r3
 8002d26:	883b      	ldrh	r3, [r7, #0]
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	4413      	add	r3, r2
 8002d2c:	b2db      	uxtb	r3, r3
 8002d2e:	3b01      	subs	r3, #1
 8002d30:	b2db      	uxtb	r3, r3
 8002d32:	4622      	mov	r2, r4
 8002d34:	f7ff fdc6 	bl	80028c4 <ST7735_SetAddressWindow>
    uint16_t curent=0;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	82fb      	strh	r3, [r7, #22]
    uint16_t buf=0;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	817b      	strh	r3, [r7, #10]
    uint16_t *buf1;
    buf1 = &buf;
 8002d40:	f107 030a 	add.w	r3, r7, #10
 8002d44:	613b      	str	r3, [r7, #16]

    uint16_t buf2=0;
 8002d46:	2300      	movs	r3, #0
 8002d48:	813b      	strh	r3, [r7, #8]
        uint16_t *buf21;
        buf21 = &buf2;
 8002d4a:	f107 0308 	add.w	r3, r7, #8
 8002d4e:	60fb      	str	r3, [r7, #12]

    for(curent=0;curent < 20480;curent++)
 8002d50:	2300      	movs	r3, #0
 8002d52:	82fb      	strh	r3, [r7, #22]
 8002d54:	e023      	b.n	8002d9e <ST7735_DrawImage+0xf6>
    {
    	buf = data[curent]>>8 | data[curent]<<(sizeof(data[curent])*8-8);
 8002d56:	8afb      	ldrh	r3, [r7, #22]
 8002d58:	005b      	lsls	r3, r3, #1
 8002d5a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002d5c:	4413      	add	r3, r2
 8002d5e:	881b      	ldrh	r3, [r3, #0]
 8002d60:	0a1b      	lsrs	r3, r3, #8
 8002d62:	b29b      	uxth	r3, r3
 8002d64:	b21a      	sxth	r2, r3
 8002d66:	8afb      	ldrh	r3, [r7, #22]
 8002d68:	005b      	lsls	r3, r3, #1
 8002d6a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002d6c:	440b      	add	r3, r1
 8002d6e:	881b      	ldrh	r3, [r3, #0]
 8002d70:	021b      	lsls	r3, r3, #8
 8002d72:	b21b      	sxth	r3, r3
 8002d74:	4313      	orrs	r3, r2
 8002d76:	b21b      	sxth	r3, r3
 8002d78:	b29b      	uxth	r3, r3
 8002d7a:	817b      	strh	r3, [r7, #10]
    	buf2 = data[curent];
 8002d7c:	8afb      	ldrh	r3, [r7, #22]
 8002d7e:	005b      	lsls	r3, r3, #1
 8002d80:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002d82:	4413      	add	r3, r2
 8002d84:	881b      	ldrh	r3, [r3, #0]
 8002d86:	813b      	strh	r3, [r7, #8]
    	ST7735_WriteData((uint8_t*)buf1,1);
 8002d88:	2101      	movs	r1, #1
 8002d8a:	6938      	ldr	r0, [r7, #16]
 8002d8c:	f7ff fd34 	bl	80027f8 <ST7735_WriteData>
    	ST7735_WriteData((uint8_t*)buf21,1);
 8002d90:	2101      	movs	r1, #1
 8002d92:	68f8      	ldr	r0, [r7, #12]
 8002d94:	f7ff fd30 	bl	80027f8 <ST7735_WriteData>
    for(curent=0;curent < 20480;curent++)
 8002d98:	8afb      	ldrh	r3, [r7, #22]
 8002d9a:	3301      	adds	r3, #1
 8002d9c:	82fb      	strh	r3, [r7, #22]
 8002d9e:	8afb      	ldrh	r3, [r7, #22]
 8002da0:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 8002da4:	d3d7      	bcc.n	8002d56 <ST7735_DrawImage+0xae>
    }
    TFT_CS_H();
 8002da6:	2201      	movs	r2, #1
 8002da8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002dac:	4807      	ldr	r0, [pc, #28]	; (8002dcc <ST7735_DrawImage+0x124>)
 8002dae:	f000 fe23 	bl	80039f8 <HAL_GPIO_WritePin>
 8002db2:	e004      	b.n	8002dbe <ST7735_DrawImage+0x116>
    if((x >= _width) || (y >= _height)) return;
 8002db4:	bf00      	nop
 8002db6:	e002      	b.n	8002dbe <ST7735_DrawImage+0x116>
    if((x + w - 1) >= _width) return;
 8002db8:	bf00      	nop
 8002dba:	e000      	b.n	8002dbe <ST7735_DrawImage+0x116>
    if((y + h - 1) >= _height) return;
 8002dbc:	bf00      	nop
}
 8002dbe:	371c      	adds	r7, #28
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bd90      	pop	{r4, r7, pc}
 8002dc4:	200000c6 	.word	0x200000c6
 8002dc8:	200000c4 	.word	0x200000c4
 8002dcc:	40020000 	.word	0x40020000

08002dd0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002dd6:	4b0f      	ldr	r3, [pc, #60]	; (8002e14 <HAL_MspInit+0x44>)
 8002dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dda:	4a0e      	ldr	r2, [pc, #56]	; (8002e14 <HAL_MspInit+0x44>)
 8002ddc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002de0:	6413      	str	r3, [r2, #64]	; 0x40
 8002de2:	4b0c      	ldr	r3, [pc, #48]	; (8002e14 <HAL_MspInit+0x44>)
 8002de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dea:	607b      	str	r3, [r7, #4]
 8002dec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dee:	4b09      	ldr	r3, [pc, #36]	; (8002e14 <HAL_MspInit+0x44>)
 8002df0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002df2:	4a08      	ldr	r2, [pc, #32]	; (8002e14 <HAL_MspInit+0x44>)
 8002df4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002df8:	6453      	str	r3, [r2, #68]	; 0x44
 8002dfa:	4b06      	ldr	r3, [pc, #24]	; (8002e14 <HAL_MspInit+0x44>)
 8002dfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dfe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e02:	603b      	str	r3, [r7, #0]
 8002e04:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e06:	bf00      	nop
 8002e08:	370c      	adds	r7, #12
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr
 8002e12:	bf00      	nop
 8002e14:	40023800 	.word	0x40023800

08002e18 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b08c      	sub	sp, #48	; 0x30
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e20:	f107 031c 	add.w	r3, r7, #28
 8002e24:	2200      	movs	r2, #0
 8002e26:	601a      	str	r2, [r3, #0]
 8002e28:	605a      	str	r2, [r3, #4]
 8002e2a:	609a      	str	r2, [r3, #8]
 8002e2c:	60da      	str	r2, [r3, #12]
 8002e2e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4a2e      	ldr	r2, [pc, #184]	; (8002ef0 <HAL_SPI_MspInit+0xd8>)
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d128      	bne.n	8002e8c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002e3a:	4b2e      	ldr	r3, [pc, #184]	; (8002ef4 <HAL_SPI_MspInit+0xdc>)
 8002e3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e3e:	4a2d      	ldr	r2, [pc, #180]	; (8002ef4 <HAL_SPI_MspInit+0xdc>)
 8002e40:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002e44:	6453      	str	r3, [r2, #68]	; 0x44
 8002e46:	4b2b      	ldr	r3, [pc, #172]	; (8002ef4 <HAL_SPI_MspInit+0xdc>)
 8002e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e4a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e4e:	61bb      	str	r3, [r7, #24]
 8002e50:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e52:	4b28      	ldr	r3, [pc, #160]	; (8002ef4 <HAL_SPI_MspInit+0xdc>)
 8002e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e56:	4a27      	ldr	r2, [pc, #156]	; (8002ef4 <HAL_SPI_MspInit+0xdc>)
 8002e58:	f043 0301 	orr.w	r3, r3, #1
 8002e5c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e5e:	4b25      	ldr	r3, [pc, #148]	; (8002ef4 <HAL_SPI_MspInit+0xdc>)
 8002e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e62:	f003 0301 	and.w	r3, r3, #1
 8002e66:	617b      	str	r3, [r7, #20]
 8002e68:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002e6a:	23a0      	movs	r3, #160	; 0xa0
 8002e6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e6e:	2302      	movs	r3, #2
 8002e70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e72:	2300      	movs	r3, #0
 8002e74:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e76:	2303      	movs	r3, #3
 8002e78:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002e7a:	2305      	movs	r3, #5
 8002e7c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e7e:	f107 031c 	add.w	r3, r7, #28
 8002e82:	4619      	mov	r1, r3
 8002e84:	481c      	ldr	r0, [pc, #112]	; (8002ef8 <HAL_SPI_MspInit+0xe0>)
 8002e86:	f000 fc0b 	bl	80036a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002e8a:	e02d      	b.n	8002ee8 <HAL_SPI_MspInit+0xd0>
  else if(hspi->Instance==SPI2)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a1a      	ldr	r2, [pc, #104]	; (8002efc <HAL_SPI_MspInit+0xe4>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d128      	bne.n	8002ee8 <HAL_SPI_MspInit+0xd0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002e96:	4b17      	ldr	r3, [pc, #92]	; (8002ef4 <HAL_SPI_MspInit+0xdc>)
 8002e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e9a:	4a16      	ldr	r2, [pc, #88]	; (8002ef4 <HAL_SPI_MspInit+0xdc>)
 8002e9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ea0:	6413      	str	r3, [r2, #64]	; 0x40
 8002ea2:	4b14      	ldr	r3, [pc, #80]	; (8002ef4 <HAL_SPI_MspInit+0xdc>)
 8002ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002eaa:	613b      	str	r3, [r7, #16]
 8002eac:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002eae:	4b11      	ldr	r3, [pc, #68]	; (8002ef4 <HAL_SPI_MspInit+0xdc>)
 8002eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eb2:	4a10      	ldr	r2, [pc, #64]	; (8002ef4 <HAL_SPI_MspInit+0xdc>)
 8002eb4:	f043 0302 	orr.w	r3, r3, #2
 8002eb8:	6313      	str	r3, [r2, #48]	; 0x30
 8002eba:	4b0e      	ldr	r3, [pc, #56]	; (8002ef4 <HAL_SPI_MspInit+0xdc>)
 8002ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ebe:	f003 0302 	and.w	r3, r3, #2
 8002ec2:	60fb      	str	r3, [r7, #12]
 8002ec4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_10;
 8002ec6:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 8002eca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ecc:	2302      	movs	r3, #2
 8002ece:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ed4:	2303      	movs	r3, #3
 8002ed6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002ed8:	2305      	movs	r3, #5
 8002eda:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002edc:	f107 031c 	add.w	r3, r7, #28
 8002ee0:	4619      	mov	r1, r3
 8002ee2:	4807      	ldr	r0, [pc, #28]	; (8002f00 <HAL_SPI_MspInit+0xe8>)
 8002ee4:	f000 fbdc 	bl	80036a0 <HAL_GPIO_Init>
}
 8002ee8:	bf00      	nop
 8002eea:	3730      	adds	r7, #48	; 0x30
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}
 8002ef0:	40013000 	.word	0x40013000
 8002ef4:	40023800 	.word	0x40023800
 8002ef8:	40020000 	.word	0x40020000
 8002efc:	40003800 	.word	0x40003800
 8002f00:	40020400 	.word	0x40020400

08002f04 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b085      	sub	sp, #20
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a13      	ldr	r2, [pc, #76]	; (8002f60 <HAL_TIM_Base_MspInit+0x5c>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d10c      	bne.n	8002f30 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002f16:	4b13      	ldr	r3, [pc, #76]	; (8002f64 <HAL_TIM_Base_MspInit+0x60>)
 8002f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f1a:	4a12      	ldr	r2, [pc, #72]	; (8002f64 <HAL_TIM_Base_MspInit+0x60>)
 8002f1c:	f043 0302 	orr.w	r3, r3, #2
 8002f20:	6413      	str	r3, [r2, #64]	; 0x40
 8002f22:	4b10      	ldr	r3, [pc, #64]	; (8002f64 <HAL_TIM_Base_MspInit+0x60>)
 8002f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f26:	f003 0302 	and.w	r3, r3, #2
 8002f2a:	60fb      	str	r3, [r7, #12]
 8002f2c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002f2e:	e010      	b.n	8002f52 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM4)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a0c      	ldr	r2, [pc, #48]	; (8002f68 <HAL_TIM_Base_MspInit+0x64>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d10b      	bne.n	8002f52 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002f3a:	4b0a      	ldr	r3, [pc, #40]	; (8002f64 <HAL_TIM_Base_MspInit+0x60>)
 8002f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f3e:	4a09      	ldr	r2, [pc, #36]	; (8002f64 <HAL_TIM_Base_MspInit+0x60>)
 8002f40:	f043 0304 	orr.w	r3, r3, #4
 8002f44:	6413      	str	r3, [r2, #64]	; 0x40
 8002f46:	4b07      	ldr	r3, [pc, #28]	; (8002f64 <HAL_TIM_Base_MspInit+0x60>)
 8002f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f4a:	f003 0304 	and.w	r3, r3, #4
 8002f4e:	60bb      	str	r3, [r7, #8]
 8002f50:	68bb      	ldr	r3, [r7, #8]
}
 8002f52:	bf00      	nop
 8002f54:	3714      	adds	r7, #20
 8002f56:	46bd      	mov	sp, r7
 8002f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5c:	4770      	bx	lr
 8002f5e:	bf00      	nop
 8002f60:	40000400 	.word	0x40000400
 8002f64:	40023800 	.word	0x40023800
 8002f68:	40000800 	.word	0x40000800

08002f6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002f70:	e7fe      	b.n	8002f70 <NMI_Handler+0x4>
	...

08002f74 <readADC>:
data_PSTN array_data;
const uint16_t V0 = 2233;
//uint8_t statADCBuffRefresh = 0;

void readADC()
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b084      	sub	sp, #16
 8002f78:	af00      	add	r7, sp, #0

				//SCB_CleanInvalidateDCache();
				//statADCBuffRefresh &= ~ADCBuffRefresh;

	//
				U1Cod = getADC(0);
 8002f7a:	2000      	movs	r0, #0
 8002f7c:	f7fe f902 	bl	8001184 <getADC>
 8002f80:	4603      	mov	r3, r0
 8002f82:	461a      	mov	r2, r3
 8002f84:	4b3d      	ldr	r3, [pc, #244]	; (800307c <readADC+0x108>)
 8002f86:	801a      	strh	r2, [r3, #0]
				U2Cod = getADC(1);
 8002f88:	2001      	movs	r0, #1
 8002f8a:	f7fe f8fb 	bl	8001184 <getADC>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	461a      	mov	r2, r3
 8002f92:	4b3b      	ldr	r3, [pc, #236]	; (8003080 <readADC+0x10c>)
 8002f94:	801a      	strh	r2, [r3, #0]
				U3Cod = getADC(2);
 8002f96:	2002      	movs	r0, #2
 8002f98:	f7fe f8f4 	bl	8001184 <getADC>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	461a      	mov	r2, r3
 8002fa0:	4b38      	ldr	r3, [pc, #224]	; (8003084 <readADC+0x110>)
 8002fa2:	801a      	strh	r2, [r3, #0]
				U4Cod = getADC(3);
 8002fa4:	2003      	movs	r0, #3
 8002fa6:	f7fe f8ed 	bl	8001184 <getADC>
 8002faa:	4603      	mov	r3, r0
 8002fac:	461a      	mov	r2, r3
 8002fae:	4b36      	ldr	r3, [pc, #216]	; (8003088 <readADC+0x114>)
 8002fb0:	801a      	strh	r2, [r3, #0]

				array_data.ValueADC_PSTN.IADC[0] = U1Cod - V0;
 8002fb2:	4b32      	ldr	r3, [pc, #200]	; (800307c <readADC+0x108>)
 8002fb4:	881b      	ldrh	r3, [r3, #0]
 8002fb6:	f640 02b9 	movw	r2, #2233	; 0x8b9
 8002fba:	1a9b      	subs	r3, r3, r2
 8002fbc:	b29b      	uxth	r3, r3
 8002fbe:	b21a      	sxth	r2, r3
 8002fc0:	4b32      	ldr	r3, [pc, #200]	; (800308c <readADC+0x118>)
 8002fc2:	f8a3 2003 	strh.w	r2, [r3, #3]
				array_data.ValueADC_PSTN.IADC[1] = U2Cod - V0;
 8002fc6:	4b2e      	ldr	r3, [pc, #184]	; (8003080 <readADC+0x10c>)
 8002fc8:	881b      	ldrh	r3, [r3, #0]
 8002fca:	f640 02b9 	movw	r2, #2233	; 0x8b9
 8002fce:	1a9b      	subs	r3, r3, r2
 8002fd0:	b29b      	uxth	r3, r3
 8002fd2:	b21a      	sxth	r2, r3
 8002fd4:	4b2d      	ldr	r3, [pc, #180]	; (800308c <readADC+0x118>)
 8002fd6:	f8a3 2005 	strh.w	r2, [r3, #5]
				array_data.ValueADC_PSTN.IADC[2] = U3Cod - V0;
 8002fda:	4b2a      	ldr	r3, [pc, #168]	; (8003084 <readADC+0x110>)
 8002fdc:	881b      	ldrh	r3, [r3, #0]
 8002fde:	f640 02b9 	movw	r2, #2233	; 0x8b9
 8002fe2:	1a9b      	subs	r3, r3, r2
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	b21a      	sxth	r2, r3
 8002fe8:	4b28      	ldr	r3, [pc, #160]	; (800308c <readADC+0x118>)
 8002fea:	f8a3 2007 	strh.w	r2, [r3, #7]
				array_data.ValueADC_PSTN.IADC[3] = U4Cod - V0;
 8002fee:	4b26      	ldr	r3, [pc, #152]	; (8003088 <readADC+0x114>)
 8002ff0:	881b      	ldrh	r3, [r3, #0]
 8002ff2:	f640 02b9 	movw	r2, #2233	; 0x8b9
 8002ff6:	1a9b      	subs	r3, r3, r2
 8002ff8:	b29b      	uxth	r3, r3
 8002ffa:	b21a      	sxth	r2, r3
 8002ffc:	4b23      	ldr	r3, [pc, #140]	; (800308c <readADC+0x118>)
 8002ffe:	f8a3 2009 	strh.w	r2, [r3, #9]

				if(++ADC_Values1.idx == ADC_CH_BUF_LEN)
 8003002:	4b23      	ldr	r3, [pc, #140]	; (8003090 <readADC+0x11c>)
 8003004:	691b      	ldr	r3, [r3, #16]
 8003006:	3301      	adds	r3, #1
 8003008:	4a21      	ldr	r2, [pc, #132]	; (8003090 <readADC+0x11c>)
 800300a:	6113      	str	r3, [r2, #16]
 800300c:	4b20      	ldr	r3, [pc, #128]	; (8003090 <readADC+0x11c>)
 800300e:	691b      	ldr	r3, [r3, #16]
 8003010:	2b14      	cmp	r3, #20
 8003012:	d102      	bne.n	800301a <readADC+0xa6>
				{
					ADC_Values1.idx = 0;
 8003014:	4b1e      	ldr	r3, [pc, #120]	; (8003090 <readADC+0x11c>)
 8003016:	2200      	movs	r2, #0
 8003018:	611a      	str	r2, [r3, #16]
				}
				last_idx = ADC_Values1.idx;
 800301a:	4b1d      	ldr	r3, [pc, #116]	; (8003090 <readADC+0x11c>)
 800301c:	691b      	ldr	r3, [r3, #16]
 800301e:	60bb      	str	r3, [r7, #8]

				for(ch_idx = 0; ch_idx < ZSEM_CHANNEL_NUM; ch_idx++)
 8003020:	2300      	movs	r3, #0
 8003022:	60fb      	str	r3, [r7, #12]
 8003024:	e021      	b.n	800306a <readADC+0xf6>
							{
								int16_t new_val1;


								new_val1 = array_data.ValueADC_PSTN.IADC[ch_idx];
 8003026:	4919      	ldr	r1, [pc, #100]	; (800308c <readADC+0x118>)
 8003028:	68fa      	ldr	r2, [r7, #12]
 800302a:	0053      	lsls	r3, r2, #1
 800302c:	440b      	add	r3, r1
 800302e:	885b      	ldrh	r3, [r3, #2]
 8003030:	b29b      	uxth	r3, r3
 8003032:	0a1b      	lsrs	r3, r3, #8
 8003034:	b298      	uxth	r0, r3
 8003036:	0053      	lsls	r3, r2, #1
 8003038:	440b      	add	r3, r1
 800303a:	889b      	ldrh	r3, [r3, #4]
 800303c:	b29b      	uxth	r3, r3
 800303e:	b2db      	uxtb	r3, r3
 8003040:	021b      	lsls	r3, r3, #8
 8003042:	4303      	orrs	r3, r0
 8003044:	041b      	lsls	r3, r3, #16
 8003046:	141b      	asrs	r3, r3, #16
 8003048:	80fb      	strh	r3, [r7, #6]
								ADC_Values1.data[ch_idx][last_idx] = new_val1;
 800304a:	4911      	ldr	r1, [pc, #68]	; (8003090 <readADC+0x11c>)
 800304c:	68fa      	ldr	r2, [r7, #12]
 800304e:	4613      	mov	r3, r2
 8003050:	009b      	lsls	r3, r3, #2
 8003052:	4413      	add	r3, r2
 8003054:	009b      	lsls	r3, r3, #2
 8003056:	68ba      	ldr	r2, [r7, #8]
 8003058:	4413      	add	r3, r2
 800305a:	3308      	adds	r3, #8
 800305c:	005b      	lsls	r3, r3, #1
 800305e:	440b      	add	r3, r1
 8003060:	88fa      	ldrh	r2, [r7, #6]
 8003062:	809a      	strh	r2, [r3, #4]
				for(ch_idx = 0; ch_idx < ZSEM_CHANNEL_NUM; ch_idx++)
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	3301      	adds	r3, #1
 8003068:	60fb      	str	r3, [r7, #12]
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	2b03      	cmp	r3, #3
 800306e:	ddda      	ble.n	8003026 <readADC+0xb2>
							}
}
 8003070:	bf00      	nop
 8003072:	bf00      	nop
 8003074:	3710      	adds	r7, #16
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}
 800307a:	bf00      	nop
 800307c:	200002dc 	.word	0x200002dc
 8003080:	200002de 	.word	0x200002de
 8003084:	200002e0 	.word	0x200002e0
 8003088:	200002e2 	.word	0x200002e2
 800308c:	200006ac 	.word	0x200006ac
 8003090:	200003bc 	.word	0x200003bc

08003094 <TIM3_IRQHandler>:
/**
  * @brief This function handles Hard fault interrupt.
  */

void TIM3_IRQHandler(void)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	af00      	add	r7, sp, #0

	TIM3->SR &= ~(TIM_SR_UIF);
 8003098:	4b15      	ldr	r3, [pc, #84]	; (80030f0 <TIM3_IRQHandler+0x5c>)
 800309a:	691b      	ldr	r3, [r3, #16]
 800309c:	4a14      	ldr	r2, [pc, #80]	; (80030f0 <TIM3_IRQHandler+0x5c>)
 800309e:	f023 0301 	bic.w	r3, r3, #1
 80030a2:	6113      	str	r3, [r2, #16]
	checkPilot121();
 80030a4:	f7fe fc8c 	bl	80019c0 <checkPilot121>
	SET_PILOT1;
 80030a8:	4b12      	ldr	r3, [pc, #72]	; (80030f4 <TIM3_IRQHandler+0x60>)
 80030aa:	695b      	ldr	r3, [r3, #20]
 80030ac:	4a11      	ldr	r2, [pc, #68]	; (80030f4 <TIM3_IRQHandler+0x60>)
 80030ae:	f023 0310 	bic.w	r3, r3, #16
 80030b2:	6153      	str	r3, [r2, #20]
  TIM4->ARR = I_PWM.I_PWM_FaseA*10;
 80030b4:	4b10      	ldr	r3, [pc, #64]	; (80030f8 <TIM3_IRQHandler+0x64>)
 80030b6:	781b      	ldrb	r3, [r3, #0]
 80030b8:	461a      	mov	r2, r3
 80030ba:	4613      	mov	r3, r2
 80030bc:	009b      	lsls	r3, r3, #2
 80030be:	4413      	add	r3, r2
 80030c0:	005b      	lsls	r3, r3, #1
 80030c2:	461a      	mov	r2, r3
 80030c4:	4b0d      	ldr	r3, [pc, #52]	; (80030fc <TIM3_IRQHandler+0x68>)
 80030c6:	62da      	str	r2, [r3, #44]	; 0x2c

	START_TIM4();
 80030c8:	4b0c      	ldr	r3, [pc, #48]	; (80030fc <TIM3_IRQHandler+0x68>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a0b      	ldr	r2, [pc, #44]	; (80030fc <TIM3_IRQHandler+0x68>)
 80030ce:	f043 0301 	orr.w	r3, r3, #1
 80030d2:	6013      	str	r3, [r2, #0]

	readADC();
 80030d4:	f7ff ff4e 	bl	8002f74 <readADC>
	checkPilot();
 80030d8:	f7fe fcc6 	bl	8001a68 <checkPilot>
	statADCBuffRefresh |= ADCBuffRefresh;
 80030dc:	4b08      	ldr	r3, [pc, #32]	; (8003100 <TIM3_IRQHandler+0x6c>)
 80030de:	781b      	ldrb	r3, [r3, #0]
 80030e0:	f043 0301 	orr.w	r3, r3, #1
 80030e4:	b2da      	uxtb	r2, r3
 80030e6:	4b06      	ldr	r3, [pc, #24]	; (8003100 <TIM3_IRQHandler+0x6c>)
 80030e8:	701a      	strb	r2, [r3, #0]



}
 80030ea:	bf00      	nop
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	40000400 	.word	0x40000400
 80030f4:	40020c00 	.word	0x40020c00
 80030f8:	20000584 	.word	0x20000584
 80030fc:	40000800 	.word	0x40000800
 8003100:	200002d4 	.word	0x200002d4

08003104 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void)
{
 8003104:	b480      	push	{r7}
 8003106:	af00      	add	r7, sp, #0
	TIM4->SR &= ~(TIM_SR_UIF);
 8003108:	4b0b      	ldr	r3, [pc, #44]	; (8003138 <TIM4_IRQHandler+0x34>)
 800310a:	691b      	ldr	r3, [r3, #16]
 800310c:	4a0a      	ldr	r2, [pc, #40]	; (8003138 <TIM4_IRQHandler+0x34>)
 800310e:	f023 0301 	bic.w	r3, r3, #1
 8003112:	6113      	str	r3, [r2, #16]
	STOP_TIM4();
 8003114:	4b08      	ldr	r3, [pc, #32]	; (8003138 <TIM4_IRQHandler+0x34>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a07      	ldr	r2, [pc, #28]	; (8003138 <TIM4_IRQHandler+0x34>)
 800311a:	f023 0301 	bic.w	r3, r3, #1
 800311e:	6013      	str	r3, [r2, #0]
	RESET_PILOT1;
 8003120:	4b06      	ldr	r3, [pc, #24]	; (800313c <TIM4_IRQHandler+0x38>)
 8003122:	695b      	ldr	r3, [r3, #20]
 8003124:	4a05      	ldr	r2, [pc, #20]	; (800313c <TIM4_IRQHandler+0x38>)
 8003126:	f043 0310 	orr.w	r3, r3, #16
 800312a:	6153      	str	r3, [r2, #20]

}
 800312c:	bf00      	nop
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr
 8003136:	bf00      	nop
 8003138:	40000800 	.word	0x40000800
 800313c:	40020c00 	.word	0x40020c00

08003140 <HardFault_Handler>:
void HardFault_Handler(void)
{
 8003140:	b480      	push	{r7}
 8003142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003144:	e7fe      	b.n	8003144 <HardFault_Handler+0x4>

08003146 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003146:	b480      	push	{r7}
 8003148:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800314a:	e7fe      	b.n	800314a <MemManage_Handler+0x4>

0800314c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800314c:	b480      	push	{r7}
 800314e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003150:	e7fe      	b.n	8003150 <BusFault_Handler+0x4>

08003152 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003152:	b480      	push	{r7}
 8003154:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003156:	e7fe      	b.n	8003156 <UsageFault_Handler+0x4>

08003158 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003158:	b480      	push	{r7}
 800315a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800315c:	bf00      	nop
 800315e:	46bd      	mov	sp, r7
 8003160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003164:	4770      	bx	lr

08003166 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003166:	b480      	push	{r7}
 8003168:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800316a:	bf00      	nop
 800316c:	46bd      	mov	sp, r7
 800316e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003172:	4770      	bx	lr

08003174 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003174:	b480      	push	{r7}
 8003176:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003178:	bf00      	nop
 800317a:	46bd      	mov	sp, r7
 800317c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003180:	4770      	bx	lr

08003182 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003182:	b580      	push	{r7, lr}
 8003184:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003186:	f000 f935 	bl	80033f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800318a:	bf00      	nop
 800318c:	bd80      	pop	{r7, pc}

0800318e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800318e:	b480      	push	{r7}
 8003190:	af00      	add	r7, sp, #0
	return 1;
 8003192:	2301      	movs	r3, #1
}
 8003194:	4618      	mov	r0, r3
 8003196:	46bd      	mov	sp, r7
 8003198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319c:	4770      	bx	lr

0800319e <_kill>:

int _kill(int pid, int sig)
{
 800319e:	b580      	push	{r7, lr}
 80031a0:	b082      	sub	sp, #8
 80031a2:	af00      	add	r7, sp, #0
 80031a4:	6078      	str	r0, [r7, #4]
 80031a6:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80031a8:	f002 fb8a 	bl	80058c0 <__errno>
 80031ac:	4603      	mov	r3, r0
 80031ae:	2216      	movs	r2, #22
 80031b0:	601a      	str	r2, [r3, #0]
	return -1;
 80031b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	3708      	adds	r7, #8
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}

080031be <_exit>:

void _exit (int status)
{
 80031be:	b580      	push	{r7, lr}
 80031c0:	b082      	sub	sp, #8
 80031c2:	af00      	add	r7, sp, #0
 80031c4:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80031c6:	f04f 31ff 	mov.w	r1, #4294967295
 80031ca:	6878      	ldr	r0, [r7, #4]
 80031cc:	f7ff ffe7 	bl	800319e <_kill>
	while (1) {}		/* Make sure we hang here */
 80031d0:	e7fe      	b.n	80031d0 <_exit+0x12>

080031d2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80031d2:	b580      	push	{r7, lr}
 80031d4:	b086      	sub	sp, #24
 80031d6:	af00      	add	r7, sp, #0
 80031d8:	60f8      	str	r0, [r7, #12]
 80031da:	60b9      	str	r1, [r7, #8]
 80031dc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031de:	2300      	movs	r3, #0
 80031e0:	617b      	str	r3, [r7, #20]
 80031e2:	e00a      	b.n	80031fa <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80031e4:	f3af 8000 	nop.w
 80031e8:	4601      	mov	r1, r0
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	1c5a      	adds	r2, r3, #1
 80031ee:	60ba      	str	r2, [r7, #8]
 80031f0:	b2ca      	uxtb	r2, r1
 80031f2:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031f4:	697b      	ldr	r3, [r7, #20]
 80031f6:	3301      	adds	r3, #1
 80031f8:	617b      	str	r3, [r7, #20]
 80031fa:	697a      	ldr	r2, [r7, #20]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	429a      	cmp	r2, r3
 8003200:	dbf0      	blt.n	80031e4 <_read+0x12>
	}

return len;
 8003202:	687b      	ldr	r3, [r7, #4]
}
 8003204:	4618      	mov	r0, r3
 8003206:	3718      	adds	r7, #24
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}

0800320c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b086      	sub	sp, #24
 8003210:	af00      	add	r7, sp, #0
 8003212:	60f8      	str	r0, [r7, #12]
 8003214:	60b9      	str	r1, [r7, #8]
 8003216:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003218:	2300      	movs	r3, #0
 800321a:	617b      	str	r3, [r7, #20]
 800321c:	e009      	b.n	8003232 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800321e:	68bb      	ldr	r3, [r7, #8]
 8003220:	1c5a      	adds	r2, r3, #1
 8003222:	60ba      	str	r2, [r7, #8]
 8003224:	781b      	ldrb	r3, [r3, #0]
 8003226:	4618      	mov	r0, r3
 8003228:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	3301      	adds	r3, #1
 8003230:	617b      	str	r3, [r7, #20]
 8003232:	697a      	ldr	r2, [r7, #20]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	429a      	cmp	r2, r3
 8003238:	dbf1      	blt.n	800321e <_write+0x12>
	}
	return len;
 800323a:	687b      	ldr	r3, [r7, #4]
}
 800323c:	4618      	mov	r0, r3
 800323e:	3718      	adds	r7, #24
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}

08003244 <_sbrk>:

caddr_t _sbrk(int incr)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b084      	sub	sp, #16
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800324c:	4b11      	ldr	r3, [pc, #68]	; (8003294 <_sbrk+0x50>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d102      	bne.n	800325a <_sbrk+0x16>
		heap_end = &end;
 8003254:	4b0f      	ldr	r3, [pc, #60]	; (8003294 <_sbrk+0x50>)
 8003256:	4a10      	ldr	r2, [pc, #64]	; (8003298 <_sbrk+0x54>)
 8003258:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800325a:	4b0e      	ldr	r3, [pc, #56]	; (8003294 <_sbrk+0x50>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8003260:	4b0c      	ldr	r3, [pc, #48]	; (8003294 <_sbrk+0x50>)
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	4413      	add	r3, r2
 8003268:	466a      	mov	r2, sp
 800326a:	4293      	cmp	r3, r2
 800326c:	d907      	bls.n	800327e <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800326e:	f002 fb27 	bl	80058c0 <__errno>
 8003272:	4603      	mov	r3, r0
 8003274:	220c      	movs	r2, #12
 8003276:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8003278:	f04f 33ff 	mov.w	r3, #4294967295
 800327c:	e006      	b.n	800328c <_sbrk+0x48>
	}

	heap_end += incr;
 800327e:	4b05      	ldr	r3, [pc, #20]	; (8003294 <_sbrk+0x50>)
 8003280:	681a      	ldr	r2, [r3, #0]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	4413      	add	r3, r2
 8003286:	4a03      	ldr	r2, [pc, #12]	; (8003294 <_sbrk+0x50>)
 8003288:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800328a:	68fb      	ldr	r3, [r7, #12]
}
 800328c:	4618      	mov	r0, r3
 800328e:	3710      	adds	r7, #16
 8003290:	46bd      	mov	sp, r7
 8003292:	bd80      	pop	{r7, pc}
 8003294:	200002fc 	.word	0x200002fc
 8003298:	20000a10 	.word	0x20000a10

0800329c <_close>:

int _close(int file)
{
 800329c:	b480      	push	{r7}
 800329e:	b083      	sub	sp, #12
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
	return -1;
 80032a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80032a8:	4618      	mov	r0, r3
 80032aa:	370c      	adds	r7, #12
 80032ac:	46bd      	mov	sp, r7
 80032ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b2:	4770      	bx	lr

080032b4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b083      	sub	sp, #12
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
 80032bc:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80032c4:	605a      	str	r2, [r3, #4]
	return 0;
 80032c6:	2300      	movs	r3, #0
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	370c      	adds	r7, #12
 80032cc:	46bd      	mov	sp, r7
 80032ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d2:	4770      	bx	lr

080032d4 <_isatty>:

int _isatty(int file)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b083      	sub	sp, #12
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
	return 1;
 80032dc:	2301      	movs	r3, #1
}
 80032de:	4618      	mov	r0, r3
 80032e0:	370c      	adds	r7, #12
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr

080032ea <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80032ea:	b480      	push	{r7}
 80032ec:	b085      	sub	sp, #20
 80032ee:	af00      	add	r7, sp, #0
 80032f0:	60f8      	str	r0, [r7, #12]
 80032f2:	60b9      	str	r1, [r7, #8]
 80032f4:	607a      	str	r2, [r7, #4]
	return 0;
 80032f6:	2300      	movs	r3, #0
}
 80032f8:	4618      	mov	r0, r3
 80032fa:	3714      	adds	r7, #20
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr

08003304 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003304:	b480      	push	{r7}
 8003306:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003308:	4b06      	ldr	r3, [pc, #24]	; (8003324 <SystemInit+0x20>)
 800330a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800330e:	4a05      	ldr	r2, [pc, #20]	; (8003324 <SystemInit+0x20>)
 8003310:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003314:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003318:	bf00      	nop
 800331a:	46bd      	mov	sp, r7
 800331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003320:	4770      	bx	lr
 8003322:	bf00      	nop
 8003324:	e000ed00 	.word	0xe000ed00

08003328 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003328:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003360 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800332c:	480d      	ldr	r0, [pc, #52]	; (8003364 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800332e:	490e      	ldr	r1, [pc, #56]	; (8003368 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003330:	4a0e      	ldr	r2, [pc, #56]	; (800336c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003332:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003334:	e002      	b.n	800333c <LoopCopyDataInit>

08003336 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003336:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003338:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800333a:	3304      	adds	r3, #4

0800333c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800333c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800333e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003340:	d3f9      	bcc.n	8003336 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003342:	4a0b      	ldr	r2, [pc, #44]	; (8003370 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003344:	4c0b      	ldr	r4, [pc, #44]	; (8003374 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003346:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003348:	e001      	b.n	800334e <LoopFillZerobss>

0800334a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800334a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800334c:	3204      	adds	r2, #4

0800334e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800334e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003350:	d3fb      	bcc.n	800334a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003352:	f7ff ffd7 	bl	8003304 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003356:	f002 fab9 	bl	80058cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800335a:	f7fe ffa7 	bl	80022ac <main>
  bx  lr    
 800335e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003360:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8003364:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003368:	200002a8 	.word	0x200002a8
  ldr r2, =_sidata
 800336c:	0804f9d4 	.word	0x0804f9d4
  ldr r2, =_sbss
 8003370:	200002a8 	.word	0x200002a8
  ldr r4, =_ebss
 8003374:	20000a0c 	.word	0x20000a0c

08003378 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003378:	e7fe      	b.n	8003378 <ADC_IRQHandler>

0800337a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800337a:	b580      	push	{r7, lr}
 800337c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800337e:	2003      	movs	r0, #3
 8003380:	f000 f94c 	bl	800361c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003384:	2000      	movs	r0, #0
 8003386:	f000 f805 	bl	8003394 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800338a:	f7ff fd21 	bl	8002dd0 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800338e:	2300      	movs	r3, #0
}
 8003390:	4618      	mov	r0, r3
 8003392:	bd80      	pop	{r7, pc}

08003394 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b082      	sub	sp, #8
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800339c:	4b12      	ldr	r3, [pc, #72]	; (80033e8 <HAL_InitTick+0x54>)
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	4b12      	ldr	r3, [pc, #72]	; (80033ec <HAL_InitTick+0x58>)
 80033a2:	781b      	ldrb	r3, [r3, #0]
 80033a4:	4619      	mov	r1, r3
 80033a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80033aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80033ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80033b2:	4618      	mov	r0, r3
 80033b4:	f000 f967 	bl	8003686 <HAL_SYSTICK_Config>
 80033b8:	4603      	mov	r3, r0
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d001      	beq.n	80033c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	e00e      	b.n	80033e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2b0f      	cmp	r3, #15
 80033c6:	d80a      	bhi.n	80033de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80033c8:	2200      	movs	r2, #0
 80033ca:	6879      	ldr	r1, [r7, #4]
 80033cc:	f04f 30ff 	mov.w	r0, #4294967295
 80033d0:	f000 f92f 	bl	8003632 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80033d4:	4a06      	ldr	r2, [pc, #24]	; (80033f0 <HAL_InitTick+0x5c>)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80033da:	2300      	movs	r3, #0
 80033dc:	e000      	b.n	80033e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80033de:	2301      	movs	r3, #1
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	3708      	adds	r7, #8
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}
 80033e8:	200000c8 	.word	0x200000c8
 80033ec:	200000d0 	.word	0x200000d0
 80033f0:	200000cc 	.word	0x200000cc

080033f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80033f4:	b480      	push	{r7}
 80033f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80033f8:	4b06      	ldr	r3, [pc, #24]	; (8003414 <HAL_IncTick+0x20>)
 80033fa:	781b      	ldrb	r3, [r3, #0]
 80033fc:	461a      	mov	r2, r3
 80033fe:	4b06      	ldr	r3, [pc, #24]	; (8003418 <HAL_IncTick+0x24>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4413      	add	r3, r2
 8003404:	4a04      	ldr	r2, [pc, #16]	; (8003418 <HAL_IncTick+0x24>)
 8003406:	6013      	str	r3, [r2, #0]
}
 8003408:	bf00      	nop
 800340a:	46bd      	mov	sp, r7
 800340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003410:	4770      	bx	lr
 8003412:	bf00      	nop
 8003414:	200000d0 	.word	0x200000d0
 8003418:	200009f8 	.word	0x200009f8

0800341c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800341c:	b480      	push	{r7}
 800341e:	af00      	add	r7, sp, #0
  return uwTick;
 8003420:	4b03      	ldr	r3, [pc, #12]	; (8003430 <HAL_GetTick+0x14>)
 8003422:	681b      	ldr	r3, [r3, #0]
}
 8003424:	4618      	mov	r0, r3
 8003426:	46bd      	mov	sp, r7
 8003428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342c:	4770      	bx	lr
 800342e:	bf00      	nop
 8003430:	200009f8 	.word	0x200009f8

08003434 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b084      	sub	sp, #16
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800343c:	f7ff ffee 	bl	800341c <HAL_GetTick>
 8003440:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	f1b3 3fff 	cmp.w	r3, #4294967295
 800344c:	d005      	beq.n	800345a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800344e:	4b0a      	ldr	r3, [pc, #40]	; (8003478 <HAL_Delay+0x44>)
 8003450:	781b      	ldrb	r3, [r3, #0]
 8003452:	461a      	mov	r2, r3
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	4413      	add	r3, r2
 8003458:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800345a:	bf00      	nop
 800345c:	f7ff ffde 	bl	800341c <HAL_GetTick>
 8003460:	4602      	mov	r2, r0
 8003462:	68bb      	ldr	r3, [r7, #8]
 8003464:	1ad3      	subs	r3, r2, r3
 8003466:	68fa      	ldr	r2, [r7, #12]
 8003468:	429a      	cmp	r2, r3
 800346a:	d8f7      	bhi.n	800345c <HAL_Delay+0x28>
  {
  }
}
 800346c:	bf00      	nop
 800346e:	bf00      	nop
 8003470:	3710      	adds	r7, #16
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}
 8003476:	bf00      	nop
 8003478:	200000d0 	.word	0x200000d0

0800347c <__NVIC_SetPriorityGrouping>:
{
 800347c:	b480      	push	{r7}
 800347e:	b085      	sub	sp, #20
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	f003 0307 	and.w	r3, r3, #7
 800348a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800348c:	4b0b      	ldr	r3, [pc, #44]	; (80034bc <__NVIC_SetPriorityGrouping+0x40>)
 800348e:	68db      	ldr	r3, [r3, #12]
 8003490:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003492:	68ba      	ldr	r2, [r7, #8]
 8003494:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003498:	4013      	ands	r3, r2
 800349a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80034a4:	4b06      	ldr	r3, [pc, #24]	; (80034c0 <__NVIC_SetPriorityGrouping+0x44>)
 80034a6:	4313      	orrs	r3, r2
 80034a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034aa:	4a04      	ldr	r2, [pc, #16]	; (80034bc <__NVIC_SetPriorityGrouping+0x40>)
 80034ac:	68bb      	ldr	r3, [r7, #8]
 80034ae:	60d3      	str	r3, [r2, #12]
}
 80034b0:	bf00      	nop
 80034b2:	3714      	adds	r7, #20
 80034b4:	46bd      	mov	sp, r7
 80034b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ba:	4770      	bx	lr
 80034bc:	e000ed00 	.word	0xe000ed00
 80034c0:	05fa0000 	.word	0x05fa0000

080034c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80034c4:	b480      	push	{r7}
 80034c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034c8:	4b04      	ldr	r3, [pc, #16]	; (80034dc <__NVIC_GetPriorityGrouping+0x18>)
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	0a1b      	lsrs	r3, r3, #8
 80034ce:	f003 0307 	and.w	r3, r3, #7
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	46bd      	mov	sp, r7
 80034d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034da:	4770      	bx	lr
 80034dc:	e000ed00 	.word	0xe000ed00

080034e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034e0:	b480      	push	{r7}
 80034e2:	b083      	sub	sp, #12
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	4603      	mov	r3, r0
 80034e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	db0b      	blt.n	800350a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034f2:	79fb      	ldrb	r3, [r7, #7]
 80034f4:	f003 021f 	and.w	r2, r3, #31
 80034f8:	4907      	ldr	r1, [pc, #28]	; (8003518 <__NVIC_EnableIRQ+0x38>)
 80034fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034fe:	095b      	lsrs	r3, r3, #5
 8003500:	2001      	movs	r0, #1
 8003502:	fa00 f202 	lsl.w	r2, r0, r2
 8003506:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800350a:	bf00      	nop
 800350c:	370c      	adds	r7, #12
 800350e:	46bd      	mov	sp, r7
 8003510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003514:	4770      	bx	lr
 8003516:	bf00      	nop
 8003518:	e000e100 	.word	0xe000e100

0800351c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800351c:	b480      	push	{r7}
 800351e:	b083      	sub	sp, #12
 8003520:	af00      	add	r7, sp, #0
 8003522:	4603      	mov	r3, r0
 8003524:	6039      	str	r1, [r7, #0]
 8003526:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003528:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800352c:	2b00      	cmp	r3, #0
 800352e:	db0a      	blt.n	8003546 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	b2da      	uxtb	r2, r3
 8003534:	490c      	ldr	r1, [pc, #48]	; (8003568 <__NVIC_SetPriority+0x4c>)
 8003536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800353a:	0112      	lsls	r2, r2, #4
 800353c:	b2d2      	uxtb	r2, r2
 800353e:	440b      	add	r3, r1
 8003540:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003544:	e00a      	b.n	800355c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	b2da      	uxtb	r2, r3
 800354a:	4908      	ldr	r1, [pc, #32]	; (800356c <__NVIC_SetPriority+0x50>)
 800354c:	79fb      	ldrb	r3, [r7, #7]
 800354e:	f003 030f 	and.w	r3, r3, #15
 8003552:	3b04      	subs	r3, #4
 8003554:	0112      	lsls	r2, r2, #4
 8003556:	b2d2      	uxtb	r2, r2
 8003558:	440b      	add	r3, r1
 800355a:	761a      	strb	r2, [r3, #24]
}
 800355c:	bf00      	nop
 800355e:	370c      	adds	r7, #12
 8003560:	46bd      	mov	sp, r7
 8003562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003566:	4770      	bx	lr
 8003568:	e000e100 	.word	0xe000e100
 800356c:	e000ed00 	.word	0xe000ed00

08003570 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003570:	b480      	push	{r7}
 8003572:	b089      	sub	sp, #36	; 0x24
 8003574:	af00      	add	r7, sp, #0
 8003576:	60f8      	str	r0, [r7, #12]
 8003578:	60b9      	str	r1, [r7, #8]
 800357a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	f003 0307 	and.w	r3, r3, #7
 8003582:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	f1c3 0307 	rsb	r3, r3, #7
 800358a:	2b04      	cmp	r3, #4
 800358c:	bf28      	it	cs
 800358e:	2304      	movcs	r3, #4
 8003590:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003592:	69fb      	ldr	r3, [r7, #28]
 8003594:	3304      	adds	r3, #4
 8003596:	2b06      	cmp	r3, #6
 8003598:	d902      	bls.n	80035a0 <NVIC_EncodePriority+0x30>
 800359a:	69fb      	ldr	r3, [r7, #28]
 800359c:	3b03      	subs	r3, #3
 800359e:	e000      	b.n	80035a2 <NVIC_EncodePriority+0x32>
 80035a0:	2300      	movs	r3, #0
 80035a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035a4:	f04f 32ff 	mov.w	r2, #4294967295
 80035a8:	69bb      	ldr	r3, [r7, #24]
 80035aa:	fa02 f303 	lsl.w	r3, r2, r3
 80035ae:	43da      	mvns	r2, r3
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	401a      	ands	r2, r3
 80035b4:	697b      	ldr	r3, [r7, #20]
 80035b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035b8:	f04f 31ff 	mov.w	r1, #4294967295
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	fa01 f303 	lsl.w	r3, r1, r3
 80035c2:	43d9      	mvns	r1, r3
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035c8:	4313      	orrs	r3, r2
         );
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	3724      	adds	r7, #36	; 0x24
 80035ce:	46bd      	mov	sp, r7
 80035d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d4:	4770      	bx	lr
	...

080035d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b082      	sub	sp, #8
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	3b01      	subs	r3, #1
 80035e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80035e8:	d301      	bcc.n	80035ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035ea:	2301      	movs	r3, #1
 80035ec:	e00f      	b.n	800360e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035ee:	4a0a      	ldr	r2, [pc, #40]	; (8003618 <SysTick_Config+0x40>)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	3b01      	subs	r3, #1
 80035f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035f6:	210f      	movs	r1, #15
 80035f8:	f04f 30ff 	mov.w	r0, #4294967295
 80035fc:	f7ff ff8e 	bl	800351c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003600:	4b05      	ldr	r3, [pc, #20]	; (8003618 <SysTick_Config+0x40>)
 8003602:	2200      	movs	r2, #0
 8003604:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003606:	4b04      	ldr	r3, [pc, #16]	; (8003618 <SysTick_Config+0x40>)
 8003608:	2207      	movs	r2, #7
 800360a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800360c:	2300      	movs	r3, #0
}
 800360e:	4618      	mov	r0, r3
 8003610:	3708      	adds	r7, #8
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	e000e010 	.word	0xe000e010

0800361c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b082      	sub	sp, #8
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003624:	6878      	ldr	r0, [r7, #4]
 8003626:	f7ff ff29 	bl	800347c <__NVIC_SetPriorityGrouping>
}
 800362a:	bf00      	nop
 800362c:	3708      	adds	r7, #8
 800362e:	46bd      	mov	sp, r7
 8003630:	bd80      	pop	{r7, pc}

08003632 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003632:	b580      	push	{r7, lr}
 8003634:	b086      	sub	sp, #24
 8003636:	af00      	add	r7, sp, #0
 8003638:	4603      	mov	r3, r0
 800363a:	60b9      	str	r1, [r7, #8]
 800363c:	607a      	str	r2, [r7, #4]
 800363e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003640:	2300      	movs	r3, #0
 8003642:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003644:	f7ff ff3e 	bl	80034c4 <__NVIC_GetPriorityGrouping>
 8003648:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800364a:	687a      	ldr	r2, [r7, #4]
 800364c:	68b9      	ldr	r1, [r7, #8]
 800364e:	6978      	ldr	r0, [r7, #20]
 8003650:	f7ff ff8e 	bl	8003570 <NVIC_EncodePriority>
 8003654:	4602      	mov	r2, r0
 8003656:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800365a:	4611      	mov	r1, r2
 800365c:	4618      	mov	r0, r3
 800365e:	f7ff ff5d 	bl	800351c <__NVIC_SetPriority>
}
 8003662:	bf00      	nop
 8003664:	3718      	adds	r7, #24
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}

0800366a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800366a:	b580      	push	{r7, lr}
 800366c:	b082      	sub	sp, #8
 800366e:	af00      	add	r7, sp, #0
 8003670:	4603      	mov	r3, r0
 8003672:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003674:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003678:	4618      	mov	r0, r3
 800367a:	f7ff ff31 	bl	80034e0 <__NVIC_EnableIRQ>
}
 800367e:	bf00      	nop
 8003680:	3708      	adds	r7, #8
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}

08003686 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003686:	b580      	push	{r7, lr}
 8003688:	b082      	sub	sp, #8
 800368a:	af00      	add	r7, sp, #0
 800368c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800368e:	6878      	ldr	r0, [r7, #4]
 8003690:	f7ff ffa2 	bl	80035d8 <SysTick_Config>
 8003694:	4603      	mov	r3, r0
}
 8003696:	4618      	mov	r0, r3
 8003698:	3708      	adds	r7, #8
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}
	...

080036a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b089      	sub	sp, #36	; 0x24
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
 80036a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80036aa:	2300      	movs	r3, #0
 80036ac:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80036ae:	2300      	movs	r3, #0
 80036b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80036b2:	2300      	movs	r3, #0
 80036b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80036b6:	2300      	movs	r3, #0
 80036b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80036ba:	2300      	movs	r3, #0
 80036bc:	61fb      	str	r3, [r7, #28]
 80036be:	e175      	b.n	80039ac <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80036c0:	2201      	movs	r2, #1
 80036c2:	69fb      	ldr	r3, [r7, #28]
 80036c4:	fa02 f303 	lsl.w	r3, r2, r3
 80036c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	697a      	ldr	r2, [r7, #20]
 80036d0:	4013      	ands	r3, r2
 80036d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80036d4:	693a      	ldr	r2, [r7, #16]
 80036d6:	697b      	ldr	r3, [r7, #20]
 80036d8:	429a      	cmp	r2, r3
 80036da:	f040 8164 	bne.w	80039a6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	2b01      	cmp	r3, #1
 80036e4:	d00b      	beq.n	80036fe <HAL_GPIO_Init+0x5e>
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	2b02      	cmp	r3, #2
 80036ec:	d007      	beq.n	80036fe <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80036f2:	2b11      	cmp	r3, #17
 80036f4:	d003      	beq.n	80036fe <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	2b12      	cmp	r3, #18
 80036fc:	d130      	bne.n	8003760 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003704:	69fb      	ldr	r3, [r7, #28]
 8003706:	005b      	lsls	r3, r3, #1
 8003708:	2203      	movs	r2, #3
 800370a:	fa02 f303 	lsl.w	r3, r2, r3
 800370e:	43db      	mvns	r3, r3
 8003710:	69ba      	ldr	r2, [r7, #24]
 8003712:	4013      	ands	r3, r2
 8003714:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	68da      	ldr	r2, [r3, #12]
 800371a:	69fb      	ldr	r3, [r7, #28]
 800371c:	005b      	lsls	r3, r3, #1
 800371e:	fa02 f303 	lsl.w	r3, r2, r3
 8003722:	69ba      	ldr	r2, [r7, #24]
 8003724:	4313      	orrs	r3, r2
 8003726:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	69ba      	ldr	r2, [r7, #24]
 800372c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003734:	2201      	movs	r2, #1
 8003736:	69fb      	ldr	r3, [r7, #28]
 8003738:	fa02 f303 	lsl.w	r3, r2, r3
 800373c:	43db      	mvns	r3, r3
 800373e:	69ba      	ldr	r2, [r7, #24]
 8003740:	4013      	ands	r3, r2
 8003742:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	091b      	lsrs	r3, r3, #4
 800374a:	f003 0201 	and.w	r2, r3, #1
 800374e:	69fb      	ldr	r3, [r7, #28]
 8003750:	fa02 f303 	lsl.w	r3, r2, r3
 8003754:	69ba      	ldr	r2, [r7, #24]
 8003756:	4313      	orrs	r3, r2
 8003758:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	69ba      	ldr	r2, [r7, #24]
 800375e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	68db      	ldr	r3, [r3, #12]
 8003764:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003766:	69fb      	ldr	r3, [r7, #28]
 8003768:	005b      	lsls	r3, r3, #1
 800376a:	2203      	movs	r2, #3
 800376c:	fa02 f303 	lsl.w	r3, r2, r3
 8003770:	43db      	mvns	r3, r3
 8003772:	69ba      	ldr	r2, [r7, #24]
 8003774:	4013      	ands	r3, r2
 8003776:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	689a      	ldr	r2, [r3, #8]
 800377c:	69fb      	ldr	r3, [r7, #28]
 800377e:	005b      	lsls	r3, r3, #1
 8003780:	fa02 f303 	lsl.w	r3, r2, r3
 8003784:	69ba      	ldr	r2, [r7, #24]
 8003786:	4313      	orrs	r3, r2
 8003788:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	69ba      	ldr	r2, [r7, #24]
 800378e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	2b02      	cmp	r3, #2
 8003796:	d003      	beq.n	80037a0 <HAL_GPIO_Init+0x100>
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	2b12      	cmp	r3, #18
 800379e:	d123      	bne.n	80037e8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80037a0:	69fb      	ldr	r3, [r7, #28]
 80037a2:	08da      	lsrs	r2, r3, #3
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	3208      	adds	r2, #8
 80037a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80037ae:	69fb      	ldr	r3, [r7, #28]
 80037b0:	f003 0307 	and.w	r3, r3, #7
 80037b4:	009b      	lsls	r3, r3, #2
 80037b6:	220f      	movs	r2, #15
 80037b8:	fa02 f303 	lsl.w	r3, r2, r3
 80037bc:	43db      	mvns	r3, r3
 80037be:	69ba      	ldr	r2, [r7, #24]
 80037c0:	4013      	ands	r3, r2
 80037c2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	691a      	ldr	r2, [r3, #16]
 80037c8:	69fb      	ldr	r3, [r7, #28]
 80037ca:	f003 0307 	and.w	r3, r3, #7
 80037ce:	009b      	lsls	r3, r3, #2
 80037d0:	fa02 f303 	lsl.w	r3, r2, r3
 80037d4:	69ba      	ldr	r2, [r7, #24]
 80037d6:	4313      	orrs	r3, r2
 80037d8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	08da      	lsrs	r2, r3, #3
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	3208      	adds	r2, #8
 80037e2:	69b9      	ldr	r1, [r7, #24]
 80037e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80037ee:	69fb      	ldr	r3, [r7, #28]
 80037f0:	005b      	lsls	r3, r3, #1
 80037f2:	2203      	movs	r2, #3
 80037f4:	fa02 f303 	lsl.w	r3, r2, r3
 80037f8:	43db      	mvns	r3, r3
 80037fa:	69ba      	ldr	r2, [r7, #24]
 80037fc:	4013      	ands	r3, r2
 80037fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	f003 0203 	and.w	r2, r3, #3
 8003808:	69fb      	ldr	r3, [r7, #28]
 800380a:	005b      	lsls	r3, r3, #1
 800380c:	fa02 f303 	lsl.w	r3, r2, r3
 8003810:	69ba      	ldr	r2, [r7, #24]
 8003812:	4313      	orrs	r3, r2
 8003814:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	69ba      	ldr	r2, [r7, #24]
 800381a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003824:	2b00      	cmp	r3, #0
 8003826:	f000 80be 	beq.w	80039a6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800382a:	4b66      	ldr	r3, [pc, #408]	; (80039c4 <HAL_GPIO_Init+0x324>)
 800382c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800382e:	4a65      	ldr	r2, [pc, #404]	; (80039c4 <HAL_GPIO_Init+0x324>)
 8003830:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003834:	6453      	str	r3, [r2, #68]	; 0x44
 8003836:	4b63      	ldr	r3, [pc, #396]	; (80039c4 <HAL_GPIO_Init+0x324>)
 8003838:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800383a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800383e:	60fb      	str	r3, [r7, #12]
 8003840:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003842:	4a61      	ldr	r2, [pc, #388]	; (80039c8 <HAL_GPIO_Init+0x328>)
 8003844:	69fb      	ldr	r3, [r7, #28]
 8003846:	089b      	lsrs	r3, r3, #2
 8003848:	3302      	adds	r3, #2
 800384a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800384e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003850:	69fb      	ldr	r3, [r7, #28]
 8003852:	f003 0303 	and.w	r3, r3, #3
 8003856:	009b      	lsls	r3, r3, #2
 8003858:	220f      	movs	r2, #15
 800385a:	fa02 f303 	lsl.w	r3, r2, r3
 800385e:	43db      	mvns	r3, r3
 8003860:	69ba      	ldr	r2, [r7, #24]
 8003862:	4013      	ands	r3, r2
 8003864:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	4a58      	ldr	r2, [pc, #352]	; (80039cc <HAL_GPIO_Init+0x32c>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d037      	beq.n	80038de <HAL_GPIO_Init+0x23e>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	4a57      	ldr	r2, [pc, #348]	; (80039d0 <HAL_GPIO_Init+0x330>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d031      	beq.n	80038da <HAL_GPIO_Init+0x23a>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	4a56      	ldr	r2, [pc, #344]	; (80039d4 <HAL_GPIO_Init+0x334>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d02b      	beq.n	80038d6 <HAL_GPIO_Init+0x236>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	4a55      	ldr	r2, [pc, #340]	; (80039d8 <HAL_GPIO_Init+0x338>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d025      	beq.n	80038d2 <HAL_GPIO_Init+0x232>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	4a54      	ldr	r2, [pc, #336]	; (80039dc <HAL_GPIO_Init+0x33c>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d01f      	beq.n	80038ce <HAL_GPIO_Init+0x22e>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	4a53      	ldr	r2, [pc, #332]	; (80039e0 <HAL_GPIO_Init+0x340>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d019      	beq.n	80038ca <HAL_GPIO_Init+0x22a>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	4a52      	ldr	r2, [pc, #328]	; (80039e4 <HAL_GPIO_Init+0x344>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d013      	beq.n	80038c6 <HAL_GPIO_Init+0x226>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	4a51      	ldr	r2, [pc, #324]	; (80039e8 <HAL_GPIO_Init+0x348>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d00d      	beq.n	80038c2 <HAL_GPIO_Init+0x222>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	4a50      	ldr	r2, [pc, #320]	; (80039ec <HAL_GPIO_Init+0x34c>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d007      	beq.n	80038be <HAL_GPIO_Init+0x21e>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	4a4f      	ldr	r2, [pc, #316]	; (80039f0 <HAL_GPIO_Init+0x350>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d101      	bne.n	80038ba <HAL_GPIO_Init+0x21a>
 80038b6:	2309      	movs	r3, #9
 80038b8:	e012      	b.n	80038e0 <HAL_GPIO_Init+0x240>
 80038ba:	230a      	movs	r3, #10
 80038bc:	e010      	b.n	80038e0 <HAL_GPIO_Init+0x240>
 80038be:	2308      	movs	r3, #8
 80038c0:	e00e      	b.n	80038e0 <HAL_GPIO_Init+0x240>
 80038c2:	2307      	movs	r3, #7
 80038c4:	e00c      	b.n	80038e0 <HAL_GPIO_Init+0x240>
 80038c6:	2306      	movs	r3, #6
 80038c8:	e00a      	b.n	80038e0 <HAL_GPIO_Init+0x240>
 80038ca:	2305      	movs	r3, #5
 80038cc:	e008      	b.n	80038e0 <HAL_GPIO_Init+0x240>
 80038ce:	2304      	movs	r3, #4
 80038d0:	e006      	b.n	80038e0 <HAL_GPIO_Init+0x240>
 80038d2:	2303      	movs	r3, #3
 80038d4:	e004      	b.n	80038e0 <HAL_GPIO_Init+0x240>
 80038d6:	2302      	movs	r3, #2
 80038d8:	e002      	b.n	80038e0 <HAL_GPIO_Init+0x240>
 80038da:	2301      	movs	r3, #1
 80038dc:	e000      	b.n	80038e0 <HAL_GPIO_Init+0x240>
 80038de:	2300      	movs	r3, #0
 80038e0:	69fa      	ldr	r2, [r7, #28]
 80038e2:	f002 0203 	and.w	r2, r2, #3
 80038e6:	0092      	lsls	r2, r2, #2
 80038e8:	4093      	lsls	r3, r2
 80038ea:	69ba      	ldr	r2, [r7, #24]
 80038ec:	4313      	orrs	r3, r2
 80038ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80038f0:	4935      	ldr	r1, [pc, #212]	; (80039c8 <HAL_GPIO_Init+0x328>)
 80038f2:	69fb      	ldr	r3, [r7, #28]
 80038f4:	089b      	lsrs	r3, r3, #2
 80038f6:	3302      	adds	r3, #2
 80038f8:	69ba      	ldr	r2, [r7, #24]
 80038fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80038fe:	4b3d      	ldr	r3, [pc, #244]	; (80039f4 <HAL_GPIO_Init+0x354>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003904:	693b      	ldr	r3, [r7, #16]
 8003906:	43db      	mvns	r3, r3
 8003908:	69ba      	ldr	r2, [r7, #24]
 800390a:	4013      	ands	r3, r2
 800390c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003916:	2b00      	cmp	r3, #0
 8003918:	d003      	beq.n	8003922 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800391a:	69ba      	ldr	r2, [r7, #24]
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	4313      	orrs	r3, r2
 8003920:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003922:	4a34      	ldr	r2, [pc, #208]	; (80039f4 <HAL_GPIO_Init+0x354>)
 8003924:	69bb      	ldr	r3, [r7, #24]
 8003926:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003928:	4b32      	ldr	r3, [pc, #200]	; (80039f4 <HAL_GPIO_Init+0x354>)
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	43db      	mvns	r3, r3
 8003932:	69ba      	ldr	r2, [r7, #24]
 8003934:	4013      	ands	r3, r2
 8003936:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003940:	2b00      	cmp	r3, #0
 8003942:	d003      	beq.n	800394c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003944:	69ba      	ldr	r2, [r7, #24]
 8003946:	693b      	ldr	r3, [r7, #16]
 8003948:	4313      	orrs	r3, r2
 800394a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800394c:	4a29      	ldr	r2, [pc, #164]	; (80039f4 <HAL_GPIO_Init+0x354>)
 800394e:	69bb      	ldr	r3, [r7, #24]
 8003950:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003952:	4b28      	ldr	r3, [pc, #160]	; (80039f4 <HAL_GPIO_Init+0x354>)
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003958:	693b      	ldr	r3, [r7, #16]
 800395a:	43db      	mvns	r3, r3
 800395c:	69ba      	ldr	r2, [r7, #24]
 800395e:	4013      	ands	r3, r2
 8003960:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800396a:	2b00      	cmp	r3, #0
 800396c:	d003      	beq.n	8003976 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800396e:	69ba      	ldr	r2, [r7, #24]
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	4313      	orrs	r3, r2
 8003974:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003976:	4a1f      	ldr	r2, [pc, #124]	; (80039f4 <HAL_GPIO_Init+0x354>)
 8003978:	69bb      	ldr	r3, [r7, #24]
 800397a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800397c:	4b1d      	ldr	r3, [pc, #116]	; (80039f4 <HAL_GPIO_Init+0x354>)
 800397e:	68db      	ldr	r3, [r3, #12]
 8003980:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	43db      	mvns	r3, r3
 8003986:	69ba      	ldr	r2, [r7, #24]
 8003988:	4013      	ands	r3, r2
 800398a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003994:	2b00      	cmp	r3, #0
 8003996:	d003      	beq.n	80039a0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003998:	69ba      	ldr	r2, [r7, #24]
 800399a:	693b      	ldr	r3, [r7, #16]
 800399c:	4313      	orrs	r3, r2
 800399e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80039a0:	4a14      	ldr	r2, [pc, #80]	; (80039f4 <HAL_GPIO_Init+0x354>)
 80039a2:	69bb      	ldr	r3, [r7, #24]
 80039a4:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80039a6:	69fb      	ldr	r3, [r7, #28]
 80039a8:	3301      	adds	r3, #1
 80039aa:	61fb      	str	r3, [r7, #28]
 80039ac:	69fb      	ldr	r3, [r7, #28]
 80039ae:	2b0f      	cmp	r3, #15
 80039b0:	f67f ae86 	bls.w	80036c0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80039b4:	bf00      	nop
 80039b6:	bf00      	nop
 80039b8:	3724      	adds	r7, #36	; 0x24
 80039ba:	46bd      	mov	sp, r7
 80039bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c0:	4770      	bx	lr
 80039c2:	bf00      	nop
 80039c4:	40023800 	.word	0x40023800
 80039c8:	40013800 	.word	0x40013800
 80039cc:	40020000 	.word	0x40020000
 80039d0:	40020400 	.word	0x40020400
 80039d4:	40020800 	.word	0x40020800
 80039d8:	40020c00 	.word	0x40020c00
 80039dc:	40021000 	.word	0x40021000
 80039e0:	40021400 	.word	0x40021400
 80039e4:	40021800 	.word	0x40021800
 80039e8:	40021c00 	.word	0x40021c00
 80039ec:	40022000 	.word	0x40022000
 80039f0:	40022400 	.word	0x40022400
 80039f4:	40013c00 	.word	0x40013c00

080039f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039f8:	b480      	push	{r7}
 80039fa:	b083      	sub	sp, #12
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
 8003a00:	460b      	mov	r3, r1
 8003a02:	807b      	strh	r3, [r7, #2]
 8003a04:	4613      	mov	r3, r2
 8003a06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a08:	787b      	ldrb	r3, [r7, #1]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d003      	beq.n	8003a16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a0e:	887a      	ldrh	r2, [r7, #2]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003a14:	e003      	b.n	8003a1e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003a16:	887b      	ldrh	r3, [r7, #2]
 8003a18:	041a      	lsls	r2, r3, #16
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	619a      	str	r2, [r3, #24]
}
 8003a1e:	bf00      	nop
 8003a20:	370c      	adds	r7, #12
 8003a22:	46bd      	mov	sp, r7
 8003a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a28:	4770      	bx	lr
	...

08003a2c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b082      	sub	sp, #8
 8003a30:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003a32:	2300      	movs	r3, #0
 8003a34:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003a36:	4b23      	ldr	r3, [pc, #140]	; (8003ac4 <HAL_PWREx_EnableOverDrive+0x98>)
 8003a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a3a:	4a22      	ldr	r2, [pc, #136]	; (8003ac4 <HAL_PWREx_EnableOverDrive+0x98>)
 8003a3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a40:	6413      	str	r3, [r2, #64]	; 0x40
 8003a42:	4b20      	ldr	r3, [pc, #128]	; (8003ac4 <HAL_PWREx_EnableOverDrive+0x98>)
 8003a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a4a:	603b      	str	r3, [r7, #0]
 8003a4c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003a4e:	4b1e      	ldr	r3, [pc, #120]	; (8003ac8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a1d      	ldr	r2, [pc, #116]	; (8003ac8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003a54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a58:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003a5a:	f7ff fcdf 	bl	800341c <HAL_GetTick>
 8003a5e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003a60:	e009      	b.n	8003a76 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003a62:	f7ff fcdb 	bl	800341c <HAL_GetTick>
 8003a66:	4602      	mov	r2, r0
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	1ad3      	subs	r3, r2, r3
 8003a6c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003a70:	d901      	bls.n	8003a76 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003a72:	2303      	movs	r3, #3
 8003a74:	e022      	b.n	8003abc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003a76:	4b14      	ldr	r3, [pc, #80]	; (8003ac8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a82:	d1ee      	bne.n	8003a62 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003a84:	4b10      	ldr	r3, [pc, #64]	; (8003ac8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a0f      	ldr	r2, [pc, #60]	; (8003ac8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003a8a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a8e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003a90:	f7ff fcc4 	bl	800341c <HAL_GetTick>
 8003a94:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003a96:	e009      	b.n	8003aac <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003a98:	f7ff fcc0 	bl	800341c <HAL_GetTick>
 8003a9c:	4602      	mov	r2, r0
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	1ad3      	subs	r3, r2, r3
 8003aa2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003aa6:	d901      	bls.n	8003aac <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003aa8:	2303      	movs	r3, #3
 8003aaa:	e007      	b.n	8003abc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003aac:	4b06      	ldr	r3, [pc, #24]	; (8003ac8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ab4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003ab8:	d1ee      	bne.n	8003a98 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003aba:	2300      	movs	r3, #0
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	3708      	adds	r7, #8
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bd80      	pop	{r7, pc}
 8003ac4:	40023800 	.word	0x40023800
 8003ac8:	40007000 	.word	0x40007000

08003acc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b086      	sub	sp, #24
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d101      	bne.n	8003ae2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003ade:	2301      	movs	r3, #1
 8003ae0:	e291      	b.n	8004006 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f003 0301 	and.w	r3, r3, #1
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	f000 8087 	beq.w	8003bfe <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003af0:	4b96      	ldr	r3, [pc, #600]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	f003 030c 	and.w	r3, r3, #12
 8003af8:	2b04      	cmp	r3, #4
 8003afa:	d00c      	beq.n	8003b16 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003afc:	4b93      	ldr	r3, [pc, #588]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	f003 030c 	and.w	r3, r3, #12
 8003b04:	2b08      	cmp	r3, #8
 8003b06:	d112      	bne.n	8003b2e <HAL_RCC_OscConfig+0x62>
 8003b08:	4b90      	ldr	r3, [pc, #576]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b10:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b14:	d10b      	bne.n	8003b2e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b16:	4b8d      	ldr	r3, [pc, #564]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d06c      	beq.n	8003bfc <HAL_RCC_OscConfig+0x130>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d168      	bne.n	8003bfc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e26b      	b.n	8004006 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b36:	d106      	bne.n	8003b46 <HAL_RCC_OscConfig+0x7a>
 8003b38:	4b84      	ldr	r3, [pc, #528]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a83      	ldr	r2, [pc, #524]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003b3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b42:	6013      	str	r3, [r2, #0]
 8003b44:	e02e      	b.n	8003ba4 <HAL_RCC_OscConfig+0xd8>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d10c      	bne.n	8003b68 <HAL_RCC_OscConfig+0x9c>
 8003b4e:	4b7f      	ldr	r3, [pc, #508]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a7e      	ldr	r2, [pc, #504]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003b54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b58:	6013      	str	r3, [r2, #0]
 8003b5a:	4b7c      	ldr	r3, [pc, #496]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4a7b      	ldr	r2, [pc, #492]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003b60:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b64:	6013      	str	r3, [r2, #0]
 8003b66:	e01d      	b.n	8003ba4 <HAL_RCC_OscConfig+0xd8>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b70:	d10c      	bne.n	8003b8c <HAL_RCC_OscConfig+0xc0>
 8003b72:	4b76      	ldr	r3, [pc, #472]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4a75      	ldr	r2, [pc, #468]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003b78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b7c:	6013      	str	r3, [r2, #0]
 8003b7e:	4b73      	ldr	r3, [pc, #460]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a72      	ldr	r2, [pc, #456]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003b84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b88:	6013      	str	r3, [r2, #0]
 8003b8a:	e00b      	b.n	8003ba4 <HAL_RCC_OscConfig+0xd8>
 8003b8c:	4b6f      	ldr	r3, [pc, #444]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a6e      	ldr	r2, [pc, #440]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003b92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b96:	6013      	str	r3, [r2, #0]
 8003b98:	4b6c      	ldr	r3, [pc, #432]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a6b      	ldr	r2, [pc, #428]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003b9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ba2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d013      	beq.n	8003bd4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bac:	f7ff fc36 	bl	800341c <HAL_GetTick>
 8003bb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bb2:	e008      	b.n	8003bc6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bb4:	f7ff fc32 	bl	800341c <HAL_GetTick>
 8003bb8:	4602      	mov	r2, r0
 8003bba:	693b      	ldr	r3, [r7, #16]
 8003bbc:	1ad3      	subs	r3, r2, r3
 8003bbe:	2b64      	cmp	r3, #100	; 0x64
 8003bc0:	d901      	bls.n	8003bc6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003bc2:	2303      	movs	r3, #3
 8003bc4:	e21f      	b.n	8004006 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bc6:	4b61      	ldr	r3, [pc, #388]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d0f0      	beq.n	8003bb4 <HAL_RCC_OscConfig+0xe8>
 8003bd2:	e014      	b.n	8003bfe <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bd4:	f7ff fc22 	bl	800341c <HAL_GetTick>
 8003bd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bda:	e008      	b.n	8003bee <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bdc:	f7ff fc1e 	bl	800341c <HAL_GetTick>
 8003be0:	4602      	mov	r2, r0
 8003be2:	693b      	ldr	r3, [r7, #16]
 8003be4:	1ad3      	subs	r3, r2, r3
 8003be6:	2b64      	cmp	r3, #100	; 0x64
 8003be8:	d901      	bls.n	8003bee <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003bea:	2303      	movs	r3, #3
 8003bec:	e20b      	b.n	8004006 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bee:	4b57      	ldr	r3, [pc, #348]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d1f0      	bne.n	8003bdc <HAL_RCC_OscConfig+0x110>
 8003bfa:	e000      	b.n	8003bfe <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bfc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 0302 	and.w	r3, r3, #2
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d069      	beq.n	8003cde <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003c0a:	4b50      	ldr	r3, [pc, #320]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003c0c:	689b      	ldr	r3, [r3, #8]
 8003c0e:	f003 030c 	and.w	r3, r3, #12
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d00b      	beq.n	8003c2e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c16:	4b4d      	ldr	r3, [pc, #308]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	f003 030c 	and.w	r3, r3, #12
 8003c1e:	2b08      	cmp	r3, #8
 8003c20:	d11c      	bne.n	8003c5c <HAL_RCC_OscConfig+0x190>
 8003c22:	4b4a      	ldr	r3, [pc, #296]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d116      	bne.n	8003c5c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c2e:	4b47      	ldr	r3, [pc, #284]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f003 0302 	and.w	r3, r3, #2
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d005      	beq.n	8003c46 <HAL_RCC_OscConfig+0x17a>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	68db      	ldr	r3, [r3, #12]
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d001      	beq.n	8003c46 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e1df      	b.n	8004006 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c46:	4b41      	ldr	r3, [pc, #260]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	691b      	ldr	r3, [r3, #16]
 8003c52:	00db      	lsls	r3, r3, #3
 8003c54:	493d      	ldr	r1, [pc, #244]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003c56:	4313      	orrs	r3, r2
 8003c58:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c5a:	e040      	b.n	8003cde <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	68db      	ldr	r3, [r3, #12]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d023      	beq.n	8003cac <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c64:	4b39      	ldr	r3, [pc, #228]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a38      	ldr	r2, [pc, #224]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003c6a:	f043 0301 	orr.w	r3, r3, #1
 8003c6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c70:	f7ff fbd4 	bl	800341c <HAL_GetTick>
 8003c74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c76:	e008      	b.n	8003c8a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c78:	f7ff fbd0 	bl	800341c <HAL_GetTick>
 8003c7c:	4602      	mov	r2, r0
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	1ad3      	subs	r3, r2, r3
 8003c82:	2b02      	cmp	r3, #2
 8003c84:	d901      	bls.n	8003c8a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003c86:	2303      	movs	r3, #3
 8003c88:	e1bd      	b.n	8004006 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c8a:	4b30      	ldr	r3, [pc, #192]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f003 0302 	and.w	r3, r3, #2
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d0f0      	beq.n	8003c78 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c96:	4b2d      	ldr	r3, [pc, #180]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	691b      	ldr	r3, [r3, #16]
 8003ca2:	00db      	lsls	r3, r3, #3
 8003ca4:	4929      	ldr	r1, [pc, #164]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	600b      	str	r3, [r1, #0]
 8003caa:	e018      	b.n	8003cde <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cac:	4b27      	ldr	r3, [pc, #156]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a26      	ldr	r2, [pc, #152]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003cb2:	f023 0301 	bic.w	r3, r3, #1
 8003cb6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cb8:	f7ff fbb0 	bl	800341c <HAL_GetTick>
 8003cbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cbe:	e008      	b.n	8003cd2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cc0:	f7ff fbac 	bl	800341c <HAL_GetTick>
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	1ad3      	subs	r3, r2, r3
 8003cca:	2b02      	cmp	r3, #2
 8003ccc:	d901      	bls.n	8003cd2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003cce:	2303      	movs	r3, #3
 8003cd0:	e199      	b.n	8004006 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cd2:	4b1e      	ldr	r3, [pc, #120]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f003 0302 	and.w	r3, r3, #2
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d1f0      	bne.n	8003cc0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f003 0308 	and.w	r3, r3, #8
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d038      	beq.n	8003d5c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	695b      	ldr	r3, [r3, #20]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d019      	beq.n	8003d26 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003cf2:	4b16      	ldr	r3, [pc, #88]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003cf4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cf6:	4a15      	ldr	r2, [pc, #84]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003cf8:	f043 0301 	orr.w	r3, r3, #1
 8003cfc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cfe:	f7ff fb8d 	bl	800341c <HAL_GetTick>
 8003d02:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d04:	e008      	b.n	8003d18 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d06:	f7ff fb89 	bl	800341c <HAL_GetTick>
 8003d0a:	4602      	mov	r2, r0
 8003d0c:	693b      	ldr	r3, [r7, #16]
 8003d0e:	1ad3      	subs	r3, r2, r3
 8003d10:	2b02      	cmp	r3, #2
 8003d12:	d901      	bls.n	8003d18 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003d14:	2303      	movs	r3, #3
 8003d16:	e176      	b.n	8004006 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d18:	4b0c      	ldr	r3, [pc, #48]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003d1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d1c:	f003 0302 	and.w	r3, r3, #2
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d0f0      	beq.n	8003d06 <HAL_RCC_OscConfig+0x23a>
 8003d24:	e01a      	b.n	8003d5c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d26:	4b09      	ldr	r3, [pc, #36]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003d28:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d2a:	4a08      	ldr	r2, [pc, #32]	; (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003d2c:	f023 0301 	bic.w	r3, r3, #1
 8003d30:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d32:	f7ff fb73 	bl	800341c <HAL_GetTick>
 8003d36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d38:	e00a      	b.n	8003d50 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d3a:	f7ff fb6f 	bl	800341c <HAL_GetTick>
 8003d3e:	4602      	mov	r2, r0
 8003d40:	693b      	ldr	r3, [r7, #16]
 8003d42:	1ad3      	subs	r3, r2, r3
 8003d44:	2b02      	cmp	r3, #2
 8003d46:	d903      	bls.n	8003d50 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003d48:	2303      	movs	r3, #3
 8003d4a:	e15c      	b.n	8004006 <HAL_RCC_OscConfig+0x53a>
 8003d4c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d50:	4b91      	ldr	r3, [pc, #580]	; (8003f98 <HAL_RCC_OscConfig+0x4cc>)
 8003d52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d54:	f003 0302 	and.w	r3, r3, #2
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d1ee      	bne.n	8003d3a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f003 0304 	and.w	r3, r3, #4
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	f000 80a4 	beq.w	8003eb2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d6a:	4b8b      	ldr	r3, [pc, #556]	; (8003f98 <HAL_RCC_OscConfig+0x4cc>)
 8003d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d10d      	bne.n	8003d92 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d76:	4b88      	ldr	r3, [pc, #544]	; (8003f98 <HAL_RCC_OscConfig+0x4cc>)
 8003d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d7a:	4a87      	ldr	r2, [pc, #540]	; (8003f98 <HAL_RCC_OscConfig+0x4cc>)
 8003d7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d80:	6413      	str	r3, [r2, #64]	; 0x40
 8003d82:	4b85      	ldr	r3, [pc, #532]	; (8003f98 <HAL_RCC_OscConfig+0x4cc>)
 8003d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d8a:	60bb      	str	r3, [r7, #8]
 8003d8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d8e:	2301      	movs	r3, #1
 8003d90:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d92:	4b82      	ldr	r3, [pc, #520]	; (8003f9c <HAL_RCC_OscConfig+0x4d0>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d118      	bne.n	8003dd0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003d9e:	4b7f      	ldr	r3, [pc, #508]	; (8003f9c <HAL_RCC_OscConfig+0x4d0>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a7e      	ldr	r2, [pc, #504]	; (8003f9c <HAL_RCC_OscConfig+0x4d0>)
 8003da4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003da8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003daa:	f7ff fb37 	bl	800341c <HAL_GetTick>
 8003dae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003db0:	e008      	b.n	8003dc4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003db2:	f7ff fb33 	bl	800341c <HAL_GetTick>
 8003db6:	4602      	mov	r2, r0
 8003db8:	693b      	ldr	r3, [r7, #16]
 8003dba:	1ad3      	subs	r3, r2, r3
 8003dbc:	2b64      	cmp	r3, #100	; 0x64
 8003dbe:	d901      	bls.n	8003dc4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003dc0:	2303      	movs	r3, #3
 8003dc2:	e120      	b.n	8004006 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003dc4:	4b75      	ldr	r3, [pc, #468]	; (8003f9c <HAL_RCC_OscConfig+0x4d0>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d0f0      	beq.n	8003db2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	2b01      	cmp	r3, #1
 8003dd6:	d106      	bne.n	8003de6 <HAL_RCC_OscConfig+0x31a>
 8003dd8:	4b6f      	ldr	r3, [pc, #444]	; (8003f98 <HAL_RCC_OscConfig+0x4cc>)
 8003dda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ddc:	4a6e      	ldr	r2, [pc, #440]	; (8003f98 <HAL_RCC_OscConfig+0x4cc>)
 8003dde:	f043 0301 	orr.w	r3, r3, #1
 8003de2:	6713      	str	r3, [r2, #112]	; 0x70
 8003de4:	e02d      	b.n	8003e42 <HAL_RCC_OscConfig+0x376>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	689b      	ldr	r3, [r3, #8]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d10c      	bne.n	8003e08 <HAL_RCC_OscConfig+0x33c>
 8003dee:	4b6a      	ldr	r3, [pc, #424]	; (8003f98 <HAL_RCC_OscConfig+0x4cc>)
 8003df0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003df2:	4a69      	ldr	r2, [pc, #420]	; (8003f98 <HAL_RCC_OscConfig+0x4cc>)
 8003df4:	f023 0301 	bic.w	r3, r3, #1
 8003df8:	6713      	str	r3, [r2, #112]	; 0x70
 8003dfa:	4b67      	ldr	r3, [pc, #412]	; (8003f98 <HAL_RCC_OscConfig+0x4cc>)
 8003dfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dfe:	4a66      	ldr	r2, [pc, #408]	; (8003f98 <HAL_RCC_OscConfig+0x4cc>)
 8003e00:	f023 0304 	bic.w	r3, r3, #4
 8003e04:	6713      	str	r3, [r2, #112]	; 0x70
 8003e06:	e01c      	b.n	8003e42 <HAL_RCC_OscConfig+0x376>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	689b      	ldr	r3, [r3, #8]
 8003e0c:	2b05      	cmp	r3, #5
 8003e0e:	d10c      	bne.n	8003e2a <HAL_RCC_OscConfig+0x35e>
 8003e10:	4b61      	ldr	r3, [pc, #388]	; (8003f98 <HAL_RCC_OscConfig+0x4cc>)
 8003e12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e14:	4a60      	ldr	r2, [pc, #384]	; (8003f98 <HAL_RCC_OscConfig+0x4cc>)
 8003e16:	f043 0304 	orr.w	r3, r3, #4
 8003e1a:	6713      	str	r3, [r2, #112]	; 0x70
 8003e1c:	4b5e      	ldr	r3, [pc, #376]	; (8003f98 <HAL_RCC_OscConfig+0x4cc>)
 8003e1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e20:	4a5d      	ldr	r2, [pc, #372]	; (8003f98 <HAL_RCC_OscConfig+0x4cc>)
 8003e22:	f043 0301 	orr.w	r3, r3, #1
 8003e26:	6713      	str	r3, [r2, #112]	; 0x70
 8003e28:	e00b      	b.n	8003e42 <HAL_RCC_OscConfig+0x376>
 8003e2a:	4b5b      	ldr	r3, [pc, #364]	; (8003f98 <HAL_RCC_OscConfig+0x4cc>)
 8003e2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e2e:	4a5a      	ldr	r2, [pc, #360]	; (8003f98 <HAL_RCC_OscConfig+0x4cc>)
 8003e30:	f023 0301 	bic.w	r3, r3, #1
 8003e34:	6713      	str	r3, [r2, #112]	; 0x70
 8003e36:	4b58      	ldr	r3, [pc, #352]	; (8003f98 <HAL_RCC_OscConfig+0x4cc>)
 8003e38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e3a:	4a57      	ldr	r2, [pc, #348]	; (8003f98 <HAL_RCC_OscConfig+0x4cc>)
 8003e3c:	f023 0304 	bic.w	r3, r3, #4
 8003e40:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	689b      	ldr	r3, [r3, #8]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d015      	beq.n	8003e76 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e4a:	f7ff fae7 	bl	800341c <HAL_GetTick>
 8003e4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e50:	e00a      	b.n	8003e68 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e52:	f7ff fae3 	bl	800341c <HAL_GetTick>
 8003e56:	4602      	mov	r2, r0
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	1ad3      	subs	r3, r2, r3
 8003e5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d901      	bls.n	8003e68 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003e64:	2303      	movs	r3, #3
 8003e66:	e0ce      	b.n	8004006 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e68:	4b4b      	ldr	r3, [pc, #300]	; (8003f98 <HAL_RCC_OscConfig+0x4cc>)
 8003e6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e6c:	f003 0302 	and.w	r3, r3, #2
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d0ee      	beq.n	8003e52 <HAL_RCC_OscConfig+0x386>
 8003e74:	e014      	b.n	8003ea0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e76:	f7ff fad1 	bl	800341c <HAL_GetTick>
 8003e7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e7c:	e00a      	b.n	8003e94 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e7e:	f7ff facd 	bl	800341c <HAL_GetTick>
 8003e82:	4602      	mov	r2, r0
 8003e84:	693b      	ldr	r3, [r7, #16]
 8003e86:	1ad3      	subs	r3, r2, r3
 8003e88:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d901      	bls.n	8003e94 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003e90:	2303      	movs	r3, #3
 8003e92:	e0b8      	b.n	8004006 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e94:	4b40      	ldr	r3, [pc, #256]	; (8003f98 <HAL_RCC_OscConfig+0x4cc>)
 8003e96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e98:	f003 0302 	and.w	r3, r3, #2
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d1ee      	bne.n	8003e7e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003ea0:	7dfb      	ldrb	r3, [r7, #23]
 8003ea2:	2b01      	cmp	r3, #1
 8003ea4:	d105      	bne.n	8003eb2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ea6:	4b3c      	ldr	r3, [pc, #240]	; (8003f98 <HAL_RCC_OscConfig+0x4cc>)
 8003ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eaa:	4a3b      	ldr	r2, [pc, #236]	; (8003f98 <HAL_RCC_OscConfig+0x4cc>)
 8003eac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003eb0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	699b      	ldr	r3, [r3, #24]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	f000 80a4 	beq.w	8004004 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ebc:	4b36      	ldr	r3, [pc, #216]	; (8003f98 <HAL_RCC_OscConfig+0x4cc>)
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	f003 030c 	and.w	r3, r3, #12
 8003ec4:	2b08      	cmp	r3, #8
 8003ec6:	d06b      	beq.n	8003fa0 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	699b      	ldr	r3, [r3, #24]
 8003ecc:	2b02      	cmp	r3, #2
 8003ece:	d149      	bne.n	8003f64 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ed0:	4b31      	ldr	r3, [pc, #196]	; (8003f98 <HAL_RCC_OscConfig+0x4cc>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a30      	ldr	r2, [pc, #192]	; (8003f98 <HAL_RCC_OscConfig+0x4cc>)
 8003ed6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003eda:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003edc:	f7ff fa9e 	bl	800341c <HAL_GetTick>
 8003ee0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ee2:	e008      	b.n	8003ef6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ee4:	f7ff fa9a 	bl	800341c <HAL_GetTick>
 8003ee8:	4602      	mov	r2, r0
 8003eea:	693b      	ldr	r3, [r7, #16]
 8003eec:	1ad3      	subs	r3, r2, r3
 8003eee:	2b02      	cmp	r3, #2
 8003ef0:	d901      	bls.n	8003ef6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003ef2:	2303      	movs	r3, #3
 8003ef4:	e087      	b.n	8004006 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ef6:	4b28      	ldr	r3, [pc, #160]	; (8003f98 <HAL_RCC_OscConfig+0x4cc>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d1f0      	bne.n	8003ee4 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	69da      	ldr	r2, [r3, #28]
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6a1b      	ldr	r3, [r3, #32]
 8003f0a:	431a      	orrs	r2, r3
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f10:	019b      	lsls	r3, r3, #6
 8003f12:	431a      	orrs	r2, r3
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f18:	085b      	lsrs	r3, r3, #1
 8003f1a:	3b01      	subs	r3, #1
 8003f1c:	041b      	lsls	r3, r3, #16
 8003f1e:	431a      	orrs	r2, r3
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f24:	061b      	lsls	r3, r3, #24
 8003f26:	4313      	orrs	r3, r2
 8003f28:	4a1b      	ldr	r2, [pc, #108]	; (8003f98 <HAL_RCC_OscConfig+0x4cc>)
 8003f2a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003f2e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f30:	4b19      	ldr	r3, [pc, #100]	; (8003f98 <HAL_RCC_OscConfig+0x4cc>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a18      	ldr	r2, [pc, #96]	; (8003f98 <HAL_RCC_OscConfig+0x4cc>)
 8003f36:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003f3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f3c:	f7ff fa6e 	bl	800341c <HAL_GetTick>
 8003f40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f42:	e008      	b.n	8003f56 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f44:	f7ff fa6a 	bl	800341c <HAL_GetTick>
 8003f48:	4602      	mov	r2, r0
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	1ad3      	subs	r3, r2, r3
 8003f4e:	2b02      	cmp	r3, #2
 8003f50:	d901      	bls.n	8003f56 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8003f52:	2303      	movs	r3, #3
 8003f54:	e057      	b.n	8004006 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f56:	4b10      	ldr	r3, [pc, #64]	; (8003f98 <HAL_RCC_OscConfig+0x4cc>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d0f0      	beq.n	8003f44 <HAL_RCC_OscConfig+0x478>
 8003f62:	e04f      	b.n	8004004 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f64:	4b0c      	ldr	r3, [pc, #48]	; (8003f98 <HAL_RCC_OscConfig+0x4cc>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4a0b      	ldr	r2, [pc, #44]	; (8003f98 <HAL_RCC_OscConfig+0x4cc>)
 8003f6a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003f6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f70:	f7ff fa54 	bl	800341c <HAL_GetTick>
 8003f74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f76:	e008      	b.n	8003f8a <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f78:	f7ff fa50 	bl	800341c <HAL_GetTick>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	2b02      	cmp	r3, #2
 8003f84:	d901      	bls.n	8003f8a <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8003f86:	2303      	movs	r3, #3
 8003f88:	e03d      	b.n	8004006 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f8a:	4b03      	ldr	r3, [pc, #12]	; (8003f98 <HAL_RCC_OscConfig+0x4cc>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d1f0      	bne.n	8003f78 <HAL_RCC_OscConfig+0x4ac>
 8003f96:	e035      	b.n	8004004 <HAL_RCC_OscConfig+0x538>
 8003f98:	40023800 	.word	0x40023800
 8003f9c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003fa0:	4b1b      	ldr	r3, [pc, #108]	; (8004010 <HAL_RCC_OscConfig+0x544>)
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	699b      	ldr	r3, [r3, #24]
 8003faa:	2b01      	cmp	r3, #1
 8003fac:	d028      	beq.n	8004000 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	d121      	bne.n	8004000 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fc6:	429a      	cmp	r2, r3
 8003fc8:	d11a      	bne.n	8004000 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003fca:	68fa      	ldr	r2, [r7, #12]
 8003fcc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	687a      	ldr	r2, [r7, #4]
 8003fd4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003fd6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d111      	bne.n	8004000 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fe6:	085b      	lsrs	r3, r3, #1
 8003fe8:	3b01      	subs	r3, #1
 8003fea:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003fec:	429a      	cmp	r2, r3
 8003fee:	d107      	bne.n	8004000 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ffa:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003ffc:	429a      	cmp	r2, r3
 8003ffe:	d001      	beq.n	8004004 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8004000:	2301      	movs	r3, #1
 8004002:	e000      	b.n	8004006 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8004004:	2300      	movs	r3, #0
}
 8004006:	4618      	mov	r0, r3
 8004008:	3718      	adds	r7, #24
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}
 800400e:	bf00      	nop
 8004010:	40023800 	.word	0x40023800

08004014 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b084      	sub	sp, #16
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
 800401c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800401e:	2300      	movs	r3, #0
 8004020:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d101      	bne.n	800402c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004028:	2301      	movs	r3, #1
 800402a:	e0d0      	b.n	80041ce <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800402c:	4b6a      	ldr	r3, [pc, #424]	; (80041d8 <HAL_RCC_ClockConfig+0x1c4>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f003 030f 	and.w	r3, r3, #15
 8004034:	683a      	ldr	r2, [r7, #0]
 8004036:	429a      	cmp	r2, r3
 8004038:	d910      	bls.n	800405c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800403a:	4b67      	ldr	r3, [pc, #412]	; (80041d8 <HAL_RCC_ClockConfig+0x1c4>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f023 020f 	bic.w	r2, r3, #15
 8004042:	4965      	ldr	r1, [pc, #404]	; (80041d8 <HAL_RCC_ClockConfig+0x1c4>)
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	4313      	orrs	r3, r2
 8004048:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800404a:	4b63      	ldr	r3, [pc, #396]	; (80041d8 <HAL_RCC_ClockConfig+0x1c4>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f003 030f 	and.w	r3, r3, #15
 8004052:	683a      	ldr	r2, [r7, #0]
 8004054:	429a      	cmp	r2, r3
 8004056:	d001      	beq.n	800405c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004058:	2301      	movs	r3, #1
 800405a:	e0b8      	b.n	80041ce <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f003 0302 	and.w	r3, r3, #2
 8004064:	2b00      	cmp	r3, #0
 8004066:	d020      	beq.n	80040aa <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f003 0304 	and.w	r3, r3, #4
 8004070:	2b00      	cmp	r3, #0
 8004072:	d005      	beq.n	8004080 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004074:	4b59      	ldr	r3, [pc, #356]	; (80041dc <HAL_RCC_ClockConfig+0x1c8>)
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	4a58      	ldr	r2, [pc, #352]	; (80041dc <HAL_RCC_ClockConfig+0x1c8>)
 800407a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800407e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f003 0308 	and.w	r3, r3, #8
 8004088:	2b00      	cmp	r3, #0
 800408a:	d005      	beq.n	8004098 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800408c:	4b53      	ldr	r3, [pc, #332]	; (80041dc <HAL_RCC_ClockConfig+0x1c8>)
 800408e:	689b      	ldr	r3, [r3, #8]
 8004090:	4a52      	ldr	r2, [pc, #328]	; (80041dc <HAL_RCC_ClockConfig+0x1c8>)
 8004092:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004096:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004098:	4b50      	ldr	r3, [pc, #320]	; (80041dc <HAL_RCC_ClockConfig+0x1c8>)
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	689b      	ldr	r3, [r3, #8]
 80040a4:	494d      	ldr	r1, [pc, #308]	; (80041dc <HAL_RCC_ClockConfig+0x1c8>)
 80040a6:	4313      	orrs	r3, r2
 80040a8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 0301 	and.w	r3, r3, #1
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d040      	beq.n	8004138 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	2b01      	cmp	r3, #1
 80040bc:	d107      	bne.n	80040ce <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040be:	4b47      	ldr	r3, [pc, #284]	; (80041dc <HAL_RCC_ClockConfig+0x1c8>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d115      	bne.n	80040f6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80040ca:	2301      	movs	r3, #1
 80040cc:	e07f      	b.n	80041ce <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	2b02      	cmp	r3, #2
 80040d4:	d107      	bne.n	80040e6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040d6:	4b41      	ldr	r3, [pc, #260]	; (80041dc <HAL_RCC_ClockConfig+0x1c8>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d109      	bne.n	80040f6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	e073      	b.n	80041ce <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040e6:	4b3d      	ldr	r3, [pc, #244]	; (80041dc <HAL_RCC_ClockConfig+0x1c8>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f003 0302 	and.w	r3, r3, #2
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d101      	bne.n	80040f6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	e06b      	b.n	80041ce <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80040f6:	4b39      	ldr	r3, [pc, #228]	; (80041dc <HAL_RCC_ClockConfig+0x1c8>)
 80040f8:	689b      	ldr	r3, [r3, #8]
 80040fa:	f023 0203 	bic.w	r2, r3, #3
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	4936      	ldr	r1, [pc, #216]	; (80041dc <HAL_RCC_ClockConfig+0x1c8>)
 8004104:	4313      	orrs	r3, r2
 8004106:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004108:	f7ff f988 	bl	800341c <HAL_GetTick>
 800410c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800410e:	e00a      	b.n	8004126 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004110:	f7ff f984 	bl	800341c <HAL_GetTick>
 8004114:	4602      	mov	r2, r0
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	1ad3      	subs	r3, r2, r3
 800411a:	f241 3288 	movw	r2, #5000	; 0x1388
 800411e:	4293      	cmp	r3, r2
 8004120:	d901      	bls.n	8004126 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004122:	2303      	movs	r3, #3
 8004124:	e053      	b.n	80041ce <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004126:	4b2d      	ldr	r3, [pc, #180]	; (80041dc <HAL_RCC_ClockConfig+0x1c8>)
 8004128:	689b      	ldr	r3, [r3, #8]
 800412a:	f003 020c 	and.w	r2, r3, #12
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	009b      	lsls	r3, r3, #2
 8004134:	429a      	cmp	r2, r3
 8004136:	d1eb      	bne.n	8004110 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004138:	4b27      	ldr	r3, [pc, #156]	; (80041d8 <HAL_RCC_ClockConfig+0x1c4>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f003 030f 	and.w	r3, r3, #15
 8004140:	683a      	ldr	r2, [r7, #0]
 8004142:	429a      	cmp	r2, r3
 8004144:	d210      	bcs.n	8004168 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004146:	4b24      	ldr	r3, [pc, #144]	; (80041d8 <HAL_RCC_ClockConfig+0x1c4>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f023 020f 	bic.w	r2, r3, #15
 800414e:	4922      	ldr	r1, [pc, #136]	; (80041d8 <HAL_RCC_ClockConfig+0x1c4>)
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	4313      	orrs	r3, r2
 8004154:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004156:	4b20      	ldr	r3, [pc, #128]	; (80041d8 <HAL_RCC_ClockConfig+0x1c4>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f003 030f 	and.w	r3, r3, #15
 800415e:	683a      	ldr	r2, [r7, #0]
 8004160:	429a      	cmp	r2, r3
 8004162:	d001      	beq.n	8004168 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004164:	2301      	movs	r3, #1
 8004166:	e032      	b.n	80041ce <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f003 0304 	and.w	r3, r3, #4
 8004170:	2b00      	cmp	r3, #0
 8004172:	d008      	beq.n	8004186 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004174:	4b19      	ldr	r3, [pc, #100]	; (80041dc <HAL_RCC_ClockConfig+0x1c8>)
 8004176:	689b      	ldr	r3, [r3, #8]
 8004178:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	68db      	ldr	r3, [r3, #12]
 8004180:	4916      	ldr	r1, [pc, #88]	; (80041dc <HAL_RCC_ClockConfig+0x1c8>)
 8004182:	4313      	orrs	r3, r2
 8004184:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f003 0308 	and.w	r3, r3, #8
 800418e:	2b00      	cmp	r3, #0
 8004190:	d009      	beq.n	80041a6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004192:	4b12      	ldr	r3, [pc, #72]	; (80041dc <HAL_RCC_ClockConfig+0x1c8>)
 8004194:	689b      	ldr	r3, [r3, #8]
 8004196:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	691b      	ldr	r3, [r3, #16]
 800419e:	00db      	lsls	r3, r3, #3
 80041a0:	490e      	ldr	r1, [pc, #56]	; (80041dc <HAL_RCC_ClockConfig+0x1c8>)
 80041a2:	4313      	orrs	r3, r2
 80041a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80041a6:	f000 f821 	bl	80041ec <HAL_RCC_GetSysClockFreq>
 80041aa:	4602      	mov	r2, r0
 80041ac:	4b0b      	ldr	r3, [pc, #44]	; (80041dc <HAL_RCC_ClockConfig+0x1c8>)
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	091b      	lsrs	r3, r3, #4
 80041b2:	f003 030f 	and.w	r3, r3, #15
 80041b6:	490a      	ldr	r1, [pc, #40]	; (80041e0 <HAL_RCC_ClockConfig+0x1cc>)
 80041b8:	5ccb      	ldrb	r3, [r1, r3]
 80041ba:	fa22 f303 	lsr.w	r3, r2, r3
 80041be:	4a09      	ldr	r2, [pc, #36]	; (80041e4 <HAL_RCC_ClockConfig+0x1d0>)
 80041c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80041c2:	4b09      	ldr	r3, [pc, #36]	; (80041e8 <HAL_RCC_ClockConfig+0x1d4>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4618      	mov	r0, r3
 80041c8:	f7ff f8e4 	bl	8003394 <HAL_InitTick>

  return HAL_OK;
 80041cc:	2300      	movs	r3, #0
}
 80041ce:	4618      	mov	r0, r3
 80041d0:	3710      	adds	r7, #16
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}
 80041d6:	bf00      	nop
 80041d8:	40023c00 	.word	0x40023c00
 80041dc:	40023800 	.word	0x40023800
 80041e0:	0804f5a8 	.word	0x0804f5a8
 80041e4:	200000c8 	.word	0x200000c8
 80041e8:	200000cc 	.word	0x200000cc

080041ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041ec:	b5b0      	push	{r4, r5, r7, lr}
 80041ee:	b084      	sub	sp, #16
 80041f0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80041f2:	2100      	movs	r1, #0
 80041f4:	6079      	str	r1, [r7, #4]
 80041f6:	2100      	movs	r1, #0
 80041f8:	60f9      	str	r1, [r7, #12]
 80041fa:	2100      	movs	r1, #0
 80041fc:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 80041fe:	2100      	movs	r1, #0
 8004200:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004202:	4952      	ldr	r1, [pc, #328]	; (800434c <HAL_RCC_GetSysClockFreq+0x160>)
 8004204:	6889      	ldr	r1, [r1, #8]
 8004206:	f001 010c 	and.w	r1, r1, #12
 800420a:	2908      	cmp	r1, #8
 800420c:	d00d      	beq.n	800422a <HAL_RCC_GetSysClockFreq+0x3e>
 800420e:	2908      	cmp	r1, #8
 8004210:	f200 8094 	bhi.w	800433c <HAL_RCC_GetSysClockFreq+0x150>
 8004214:	2900      	cmp	r1, #0
 8004216:	d002      	beq.n	800421e <HAL_RCC_GetSysClockFreq+0x32>
 8004218:	2904      	cmp	r1, #4
 800421a:	d003      	beq.n	8004224 <HAL_RCC_GetSysClockFreq+0x38>
 800421c:	e08e      	b.n	800433c <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800421e:	4b4c      	ldr	r3, [pc, #304]	; (8004350 <HAL_RCC_GetSysClockFreq+0x164>)
 8004220:	60bb      	str	r3, [r7, #8]
      break;
 8004222:	e08e      	b.n	8004342 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004224:	4b4b      	ldr	r3, [pc, #300]	; (8004354 <HAL_RCC_GetSysClockFreq+0x168>)
 8004226:	60bb      	str	r3, [r7, #8]
      break;
 8004228:	e08b      	b.n	8004342 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800422a:	4948      	ldr	r1, [pc, #288]	; (800434c <HAL_RCC_GetSysClockFreq+0x160>)
 800422c:	6849      	ldr	r1, [r1, #4]
 800422e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8004232:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004234:	4945      	ldr	r1, [pc, #276]	; (800434c <HAL_RCC_GetSysClockFreq+0x160>)
 8004236:	6849      	ldr	r1, [r1, #4]
 8004238:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 800423c:	2900      	cmp	r1, #0
 800423e:	d024      	beq.n	800428a <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004240:	4942      	ldr	r1, [pc, #264]	; (800434c <HAL_RCC_GetSysClockFreq+0x160>)
 8004242:	6849      	ldr	r1, [r1, #4]
 8004244:	0989      	lsrs	r1, r1, #6
 8004246:	4608      	mov	r0, r1
 8004248:	f04f 0100 	mov.w	r1, #0
 800424c:	f240 14ff 	movw	r4, #511	; 0x1ff
 8004250:	f04f 0500 	mov.w	r5, #0
 8004254:	ea00 0204 	and.w	r2, r0, r4
 8004258:	ea01 0305 	and.w	r3, r1, r5
 800425c:	493d      	ldr	r1, [pc, #244]	; (8004354 <HAL_RCC_GetSysClockFreq+0x168>)
 800425e:	fb01 f003 	mul.w	r0, r1, r3
 8004262:	2100      	movs	r1, #0
 8004264:	fb01 f102 	mul.w	r1, r1, r2
 8004268:	1844      	adds	r4, r0, r1
 800426a:	493a      	ldr	r1, [pc, #232]	; (8004354 <HAL_RCC_GetSysClockFreq+0x168>)
 800426c:	fba2 0101 	umull	r0, r1, r2, r1
 8004270:	1863      	adds	r3, r4, r1
 8004272:	4619      	mov	r1, r3
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	461a      	mov	r2, r3
 8004278:	f04f 0300 	mov.w	r3, #0
 800427c:	f7fc fd04 	bl	8000c88 <__aeabi_uldivmod>
 8004280:	4602      	mov	r2, r0
 8004282:	460b      	mov	r3, r1
 8004284:	4613      	mov	r3, r2
 8004286:	60fb      	str	r3, [r7, #12]
 8004288:	e04a      	b.n	8004320 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800428a:	4b30      	ldr	r3, [pc, #192]	; (800434c <HAL_RCC_GetSysClockFreq+0x160>)
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	099b      	lsrs	r3, r3, #6
 8004290:	461a      	mov	r2, r3
 8004292:	f04f 0300 	mov.w	r3, #0
 8004296:	f240 10ff 	movw	r0, #511	; 0x1ff
 800429a:	f04f 0100 	mov.w	r1, #0
 800429e:	ea02 0400 	and.w	r4, r2, r0
 80042a2:	ea03 0501 	and.w	r5, r3, r1
 80042a6:	4620      	mov	r0, r4
 80042a8:	4629      	mov	r1, r5
 80042aa:	f04f 0200 	mov.w	r2, #0
 80042ae:	f04f 0300 	mov.w	r3, #0
 80042b2:	014b      	lsls	r3, r1, #5
 80042b4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80042b8:	0142      	lsls	r2, r0, #5
 80042ba:	4610      	mov	r0, r2
 80042bc:	4619      	mov	r1, r3
 80042be:	1b00      	subs	r0, r0, r4
 80042c0:	eb61 0105 	sbc.w	r1, r1, r5
 80042c4:	f04f 0200 	mov.w	r2, #0
 80042c8:	f04f 0300 	mov.w	r3, #0
 80042cc:	018b      	lsls	r3, r1, #6
 80042ce:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80042d2:	0182      	lsls	r2, r0, #6
 80042d4:	1a12      	subs	r2, r2, r0
 80042d6:	eb63 0301 	sbc.w	r3, r3, r1
 80042da:	f04f 0000 	mov.w	r0, #0
 80042de:	f04f 0100 	mov.w	r1, #0
 80042e2:	00d9      	lsls	r1, r3, #3
 80042e4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80042e8:	00d0      	lsls	r0, r2, #3
 80042ea:	4602      	mov	r2, r0
 80042ec:	460b      	mov	r3, r1
 80042ee:	1912      	adds	r2, r2, r4
 80042f0:	eb45 0303 	adc.w	r3, r5, r3
 80042f4:	f04f 0000 	mov.w	r0, #0
 80042f8:	f04f 0100 	mov.w	r1, #0
 80042fc:	0299      	lsls	r1, r3, #10
 80042fe:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004302:	0290      	lsls	r0, r2, #10
 8004304:	4602      	mov	r2, r0
 8004306:	460b      	mov	r3, r1
 8004308:	4610      	mov	r0, r2
 800430a:	4619      	mov	r1, r3
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	461a      	mov	r2, r3
 8004310:	f04f 0300 	mov.w	r3, #0
 8004314:	f7fc fcb8 	bl	8000c88 <__aeabi_uldivmod>
 8004318:	4602      	mov	r2, r0
 800431a:	460b      	mov	r3, r1
 800431c:	4613      	mov	r3, r2
 800431e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004320:	4b0a      	ldr	r3, [pc, #40]	; (800434c <HAL_RCC_GetSysClockFreq+0x160>)
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	0c1b      	lsrs	r3, r3, #16
 8004326:	f003 0303 	and.w	r3, r3, #3
 800432a:	3301      	adds	r3, #1
 800432c:	005b      	lsls	r3, r3, #1
 800432e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8004330:	68fa      	ldr	r2, [r7, #12]
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	fbb2 f3f3 	udiv	r3, r2, r3
 8004338:	60bb      	str	r3, [r7, #8]
      break;
 800433a:	e002      	b.n	8004342 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800433c:	4b04      	ldr	r3, [pc, #16]	; (8004350 <HAL_RCC_GetSysClockFreq+0x164>)
 800433e:	60bb      	str	r3, [r7, #8]
      break;
 8004340:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004342:	68bb      	ldr	r3, [r7, #8]
}
 8004344:	4618      	mov	r0, r3
 8004346:	3710      	adds	r7, #16
 8004348:	46bd      	mov	sp, r7
 800434a:	bdb0      	pop	{r4, r5, r7, pc}
 800434c:	40023800 	.word	0x40023800
 8004350:	00f42400 	.word	0x00f42400
 8004354:	017d7840 	.word	0x017d7840

08004358 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b088      	sub	sp, #32
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004360:	2300      	movs	r3, #0
 8004362:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004364:	2300      	movs	r3, #0
 8004366:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004368:	2300      	movs	r3, #0
 800436a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800436c:	2300      	movs	r3, #0
 800436e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004370:	2300      	movs	r3, #0
 8004372:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f003 0301 	and.w	r3, r3, #1
 800437c:	2b00      	cmp	r3, #0
 800437e:	d012      	beq.n	80043a6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004380:	4b69      	ldr	r3, [pc, #420]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	4a68      	ldr	r2, [pc, #416]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004386:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800438a:	6093      	str	r3, [r2, #8]
 800438c:	4b66      	ldr	r3, [pc, #408]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800438e:	689a      	ldr	r2, [r3, #8]
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004394:	4964      	ldr	r1, [pc, #400]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004396:	4313      	orrs	r3, r2
 8004398:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d101      	bne.n	80043a6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80043a2:	2301      	movs	r3, #1
 80043a4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d017      	beq.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80043b2:	4b5d      	ldr	r3, [pc, #372]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80043b8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043c0:	4959      	ldr	r1, [pc, #356]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043c2:	4313      	orrs	r3, r2
 80043c4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043cc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80043d0:	d101      	bne.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80043d2:	2301      	movs	r3, #1
 80043d4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d101      	bne.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80043de:	2301      	movs	r3, #1
 80043e0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d017      	beq.n	800441e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80043ee:	4b4e      	ldr	r3, [pc, #312]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80043f4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043fc:	494a      	ldr	r1, [pc, #296]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043fe:	4313      	orrs	r3, r2
 8004400:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004408:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800440c:	d101      	bne.n	8004412 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800440e:	2301      	movs	r3, #1
 8004410:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004416:	2b00      	cmp	r3, #0
 8004418:	d101      	bne.n	800441e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800441a:	2301      	movs	r3, #1
 800441c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004426:	2b00      	cmp	r3, #0
 8004428:	d001      	beq.n	800442e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800442a:	2301      	movs	r3, #1
 800442c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 0320 	and.w	r3, r3, #32
 8004436:	2b00      	cmp	r3, #0
 8004438:	f000 808b 	beq.w	8004552 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800443c:	4b3a      	ldr	r3, [pc, #232]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800443e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004440:	4a39      	ldr	r2, [pc, #228]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004442:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004446:	6413      	str	r3, [r2, #64]	; 0x40
 8004448:	4b37      	ldr	r3, [pc, #220]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800444a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800444c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004450:	60bb      	str	r3, [r7, #8]
 8004452:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004454:	4b35      	ldr	r3, [pc, #212]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4a34      	ldr	r2, [pc, #208]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800445a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800445e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004460:	f7fe ffdc 	bl	800341c <HAL_GetTick>
 8004464:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004466:	e008      	b.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004468:	f7fe ffd8 	bl	800341c <HAL_GetTick>
 800446c:	4602      	mov	r2, r0
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	1ad3      	subs	r3, r2, r3
 8004472:	2b64      	cmp	r3, #100	; 0x64
 8004474:	d901      	bls.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004476:	2303      	movs	r3, #3
 8004478:	e320      	b.n	8004abc <HAL_RCCEx_PeriphCLKConfig+0x764>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800447a:	4b2c      	ldr	r3, [pc, #176]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004482:	2b00      	cmp	r3, #0
 8004484:	d0f0      	beq.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004486:	4b28      	ldr	r3, [pc, #160]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004488:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800448a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800448e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004490:	693b      	ldr	r3, [r7, #16]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d035      	beq.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800449a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800449e:	693a      	ldr	r2, [r7, #16]
 80044a0:	429a      	cmp	r2, r3
 80044a2:	d02e      	beq.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80044a4:	4b20      	ldr	r3, [pc, #128]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044ac:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80044ae:	4b1e      	ldr	r3, [pc, #120]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044b2:	4a1d      	ldr	r2, [pc, #116]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044b8:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80044ba:	4b1b      	ldr	r3, [pc, #108]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044be:	4a1a      	ldr	r2, [pc, #104]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044c4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80044c6:	4a18      	ldr	r2, [pc, #96]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044c8:	693b      	ldr	r3, [r7, #16]
 80044ca:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80044cc:	4b16      	ldr	r3, [pc, #88]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044d0:	f003 0301 	and.w	r3, r3, #1
 80044d4:	2b01      	cmp	r3, #1
 80044d6:	d114      	bne.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044d8:	f7fe ffa0 	bl	800341c <HAL_GetTick>
 80044dc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044de:	e00a      	b.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044e0:	f7fe ff9c 	bl	800341c <HAL_GetTick>
 80044e4:	4602      	mov	r2, r0
 80044e6:	697b      	ldr	r3, [r7, #20]
 80044e8:	1ad3      	subs	r3, r2, r3
 80044ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d901      	bls.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80044f2:	2303      	movs	r3, #3
 80044f4:	e2e2      	b.n	8004abc <HAL_RCCEx_PeriphCLKConfig+0x764>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044f6:	4b0c      	ldr	r3, [pc, #48]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044fa:	f003 0302 	and.w	r3, r3, #2
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d0ee      	beq.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004506:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800450a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800450e:	d111      	bne.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004510:	4b05      	ldr	r3, [pc, #20]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800451c:	4b04      	ldr	r3, [pc, #16]	; (8004530 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800451e:	400b      	ands	r3, r1
 8004520:	4901      	ldr	r1, [pc, #4]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004522:	4313      	orrs	r3, r2
 8004524:	608b      	str	r3, [r1, #8]
 8004526:	e00b      	b.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004528:	40023800 	.word	0x40023800
 800452c:	40007000 	.word	0x40007000
 8004530:	0ffffcff 	.word	0x0ffffcff
 8004534:	4bad      	ldr	r3, [pc, #692]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004536:	689b      	ldr	r3, [r3, #8]
 8004538:	4aac      	ldr	r2, [pc, #688]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800453a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800453e:	6093      	str	r3, [r2, #8]
 8004540:	4baa      	ldr	r3, [pc, #680]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004542:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004548:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800454c:	49a7      	ldr	r1, [pc, #668]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800454e:	4313      	orrs	r3, r2
 8004550:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f003 0310 	and.w	r3, r3, #16
 800455a:	2b00      	cmp	r3, #0
 800455c:	d010      	beq.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800455e:	4ba3      	ldr	r3, [pc, #652]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004560:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004564:	4aa1      	ldr	r2, [pc, #644]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004566:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800456a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800456e:	4b9f      	ldr	r3, [pc, #636]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004570:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004578:	499c      	ldr	r1, [pc, #624]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800457a:	4313      	orrs	r3, r2
 800457c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004588:	2b00      	cmp	r3, #0
 800458a:	d00a      	beq.n	80045a2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800458c:	4b97      	ldr	r3, [pc, #604]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800458e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004592:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800459a:	4994      	ldr	r1, [pc, #592]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800459c:	4313      	orrs	r3, r2
 800459e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d00a      	beq.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80045ae:	4b8f      	ldr	r3, [pc, #572]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80045b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045b4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80045bc:	498b      	ldr	r1, [pc, #556]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80045be:	4313      	orrs	r3, r2
 80045c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d00a      	beq.n	80045e6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80045d0:	4b86      	ldr	r3, [pc, #536]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80045d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045d6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80045de:	4983      	ldr	r1, [pc, #524]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80045e0:	4313      	orrs	r3, r2
 80045e2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d00a      	beq.n	8004608 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80045f2:	4b7e      	ldr	r3, [pc, #504]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80045f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045f8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004600:	497a      	ldr	r1, [pc, #488]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004602:	4313      	orrs	r3, r2
 8004604:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004610:	2b00      	cmp	r3, #0
 8004612:	d00a      	beq.n	800462a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004614:	4b75      	ldr	r3, [pc, #468]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004616:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800461a:	f023 0203 	bic.w	r2, r3, #3
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004622:	4972      	ldr	r1, [pc, #456]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004624:	4313      	orrs	r3, r2
 8004626:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004632:	2b00      	cmp	r3, #0
 8004634:	d00a      	beq.n	800464c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004636:	4b6d      	ldr	r3, [pc, #436]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004638:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800463c:	f023 020c 	bic.w	r2, r3, #12
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004644:	4969      	ldr	r1, [pc, #420]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004646:	4313      	orrs	r3, r2
 8004648:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004654:	2b00      	cmp	r3, #0
 8004656:	d00a      	beq.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004658:	4b64      	ldr	r3, [pc, #400]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800465a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800465e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004666:	4961      	ldr	r1, [pc, #388]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004668:	4313      	orrs	r3, r2
 800466a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004676:	2b00      	cmp	r3, #0
 8004678:	d00a      	beq.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800467a:	4b5c      	ldr	r3, [pc, #368]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800467c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004680:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004688:	4958      	ldr	r1, [pc, #352]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800468a:	4313      	orrs	r3, r2
 800468c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004698:	2b00      	cmp	r3, #0
 800469a:	d00a      	beq.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800469c:	4b53      	ldr	r3, [pc, #332]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800469e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046a2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046aa:	4950      	ldr	r1, [pc, #320]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80046ac:	4313      	orrs	r3, r2
 80046ae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d00a      	beq.n	80046d4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80046be:	4b4b      	ldr	r3, [pc, #300]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80046c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046c4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046cc:	4947      	ldr	r1, [pc, #284]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80046ce:	4313      	orrs	r3, r2
 80046d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d00a      	beq.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80046e0:	4b42      	ldr	r3, [pc, #264]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80046e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046e6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046ee:	493f      	ldr	r1, [pc, #252]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80046f0:	4313      	orrs	r3, r2
 80046f2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d00a      	beq.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004702:	4b3a      	ldr	r3, [pc, #232]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004704:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004708:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004710:	4936      	ldr	r1, [pc, #216]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004712:	4313      	orrs	r3, r2
 8004714:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004720:	2b00      	cmp	r3, #0
 8004722:	d00a      	beq.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004724:	4b31      	ldr	r3, [pc, #196]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004726:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800472a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004732:	492e      	ldr	r1, [pc, #184]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004734:	4313      	orrs	r3, r2
 8004736:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004742:	2b00      	cmp	r3, #0
 8004744:	d011      	beq.n	800476a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004746:	4b29      	ldr	r3, [pc, #164]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004748:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800474c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004754:	4925      	ldr	r1, [pc, #148]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004756:	4313      	orrs	r3, r2
 8004758:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004760:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004764:	d101      	bne.n	800476a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004766:	2301      	movs	r3, #1
 8004768:	61bb      	str	r3, [r7, #24]
    pllsaiused = 1;
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004772:	2b00      	cmp	r3, #0
 8004774:	d00a      	beq.n	800478c <HAL_RCCEx_PeriphCLKConfig+0x434>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004776:	4b1d      	ldr	r3, [pc, #116]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004778:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800477c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004784:	4919      	ldr	r1, [pc, #100]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004786:	4313      	orrs	r3, r2
 8004788:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004794:	2b00      	cmp	r3, #0
 8004796:	d00b      	beq.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004798:	4b14      	ldr	r3, [pc, #80]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800479a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800479e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80047a8:	4910      	ldr	r1, [pc, #64]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80047aa:	4313      	orrs	r3, r2
 80047ac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80047b0:	69fb      	ldr	r3, [r7, #28]
 80047b2:	2b01      	cmp	r3, #1
 80047b4:	d006      	beq.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0x46c>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047be:	2b00      	cmp	r3, #0
 80047c0:	f000 80d9 	beq.w	8004976 <HAL_RCCEx_PeriphCLKConfig+0x61e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80047c4:	4b09      	ldr	r3, [pc, #36]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a08      	ldr	r2, [pc, #32]	; (80047ec <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80047ca:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80047ce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047d0:	f7fe fe24 	bl	800341c <HAL_GetTick>
 80047d4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80047d6:	e00b      	b.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0x498>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80047d8:	f7fe fe20 	bl	800341c <HAL_GetTick>
 80047dc:	4602      	mov	r2, r0
 80047de:	697b      	ldr	r3, [r7, #20]
 80047e0:	1ad3      	subs	r3, r2, r3
 80047e2:	2b64      	cmp	r3, #100	; 0x64
 80047e4:	d904      	bls.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0x498>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80047e6:	2303      	movs	r3, #3
 80047e8:	e168      	b.n	8004abc <HAL_RCCEx_PeriphCLKConfig+0x764>
 80047ea:	bf00      	nop
 80047ec:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80047f0:	4bad      	ldr	r3, [pc, #692]	; (8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d1ed      	bne.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0x480>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f003 0301 	and.w	r3, r3, #1
 8004804:	2b00      	cmp	r3, #0
 8004806:	d021      	beq.n	800484c <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800480c:	2b00      	cmp	r3, #0
 800480e:	d11d      	bne.n	800484c <HAL_RCCEx_PeriphCLKConfig+0x4f4>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004810:	4ba5      	ldr	r3, [pc, #660]	; (8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8004812:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004816:	0c1b      	lsrs	r3, r3, #16
 8004818:	f003 0303 	and.w	r3, r3, #3
 800481c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800481e:	4ba2      	ldr	r3, [pc, #648]	; (8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8004820:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004824:	0e1b      	lsrs	r3, r3, #24
 8004826:	f003 030f 	and.w	r3, r3, #15
 800482a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	019a      	lsls	r2, r3, #6
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	041b      	lsls	r3, r3, #16
 8004836:	431a      	orrs	r2, r3
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	061b      	lsls	r3, r3, #24
 800483c:	431a      	orrs	r2, r3
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	689b      	ldr	r3, [r3, #8]
 8004842:	071b      	lsls	r3, r3, #28
 8004844:	4998      	ldr	r1, [pc, #608]	; (8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8004846:	4313      	orrs	r3, r2
 8004848:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004854:	2b00      	cmp	r3, #0
 8004856:	d004      	beq.n	8004862 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800485c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004860:	d00a      	beq.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0x520>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800486a:	2b00      	cmp	r3, #0
 800486c:	d02e      	beq.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x574>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004872:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004876:	d129      	bne.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x574>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004878:	4b8b      	ldr	r3, [pc, #556]	; (8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 800487a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800487e:	0c1b      	lsrs	r3, r3, #16
 8004880:	f003 0303 	and.w	r3, r3, #3
 8004884:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004886:	4b88      	ldr	r3, [pc, #544]	; (8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8004888:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800488c:	0f1b      	lsrs	r3, r3, #28
 800488e:	f003 0307 	and.w	r3, r3, #7
 8004892:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	019a      	lsls	r2, r3, #6
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	041b      	lsls	r3, r3, #16
 800489e:	431a      	orrs	r2, r3
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	68db      	ldr	r3, [r3, #12]
 80048a4:	061b      	lsls	r3, r3, #24
 80048a6:	431a      	orrs	r2, r3
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	071b      	lsls	r3, r3, #28
 80048ac:	497e      	ldr	r1, [pc, #504]	; (8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 80048ae:	4313      	orrs	r3, r2
 80048b0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80048b4:	4b7c      	ldr	r3, [pc, #496]	; (8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 80048b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80048ba:	f023 021f 	bic.w	r2, r3, #31
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048c2:	3b01      	subs	r3, #1
 80048c4:	4978      	ldr	r1, [pc, #480]	; (8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 80048c6:	4313      	orrs	r3, r2
 80048c8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d01d      	beq.n	8004914 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80048d8:	4b73      	ldr	r3, [pc, #460]	; (8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 80048da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80048de:	0e1b      	lsrs	r3, r3, #24
 80048e0:	f003 030f 	and.w	r3, r3, #15
 80048e4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80048e6:	4b70      	ldr	r3, [pc, #448]	; (8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 80048e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80048ec:	0f1b      	lsrs	r3, r3, #28
 80048ee:	f003 0307 	and.w	r3, r3, #7
 80048f2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	019a      	lsls	r2, r3, #6
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	691b      	ldr	r3, [r3, #16]
 80048fe:	041b      	lsls	r3, r3, #16
 8004900:	431a      	orrs	r2, r3
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	061b      	lsls	r3, r3, #24
 8004906:	431a      	orrs	r2, r3
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	071b      	lsls	r3, r3, #28
 800490c:	4966      	ldr	r1, [pc, #408]	; (8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 800490e:	4313      	orrs	r3, r2
 8004910:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800491c:	2b00      	cmp	r3, #0
 800491e:	d011      	beq.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	019a      	lsls	r2, r3, #6
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	691b      	ldr	r3, [r3, #16]
 800492a:	041b      	lsls	r3, r3, #16
 800492c:	431a      	orrs	r2, r3
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	68db      	ldr	r3, [r3, #12]
 8004932:	061b      	lsls	r3, r3, #24
 8004934:	431a      	orrs	r2, r3
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	689b      	ldr	r3, [r3, #8]
 800493a:	071b      	lsls	r3, r3, #28
 800493c:	495a      	ldr	r1, [pc, #360]	; (8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 800493e:	4313      	orrs	r3, r2
 8004940:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004944:	4b58      	ldr	r3, [pc, #352]	; (8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4a57      	ldr	r2, [pc, #348]	; (8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 800494a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800494e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004950:	f7fe fd64 	bl	800341c <HAL_GetTick>
 8004954:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004956:	e008      	b.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004958:	f7fe fd60 	bl	800341c <HAL_GetTick>
 800495c:	4602      	mov	r2, r0
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	1ad3      	subs	r3, r2, r3
 8004962:	2b64      	cmp	r3, #100	; 0x64
 8004964:	d901      	bls.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x612>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004966:	2303      	movs	r3, #3
 8004968:	e0a8      	b.n	8004abc <HAL_RCCEx_PeriphCLKConfig+0x764>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800496a:	4b4f      	ldr	r3, [pc, #316]	; (8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004972:	2b00      	cmp	r3, #0
 8004974:	d0f0      	beq.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0x600>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004976:	69bb      	ldr	r3, [r7, #24]
 8004978:	2b01      	cmp	r3, #1
 800497a:	f040 809e 	bne.w	8004aba <HAL_RCCEx_PeriphCLKConfig+0x762>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800497e:	4b4a      	ldr	r3, [pc, #296]	; (8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	4a49      	ldr	r2, [pc, #292]	; (8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8004984:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004988:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800498a:	f7fe fd47 	bl	800341c <HAL_GetTick>
 800498e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004990:	e008      	b.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004992:	f7fe fd43 	bl	800341c <HAL_GetTick>
 8004996:	4602      	mov	r2, r0
 8004998:	697b      	ldr	r3, [r7, #20]
 800499a:	1ad3      	subs	r3, r2, r3
 800499c:	2b64      	cmp	r3, #100	; 0x64
 800499e:	d901      	bls.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80049a0:	2303      	movs	r3, #3
 80049a2:	e08b      	b.n	8004abc <HAL_RCCEx_PeriphCLKConfig+0x764>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80049a4:	4b40      	ldr	r3, [pc, #256]	; (8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80049ac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80049b0:	d0ef      	beq.n	8004992 <HAL_RCCEx_PeriphCLKConfig+0x63a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d003      	beq.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d009      	beq.n	80049da <HAL_RCCEx_PeriphCLKConfig+0x682>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d02e      	beq.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d12a      	bne.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80049da:	4b33      	ldr	r3, [pc, #204]	; (8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 80049dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049e0:	0c1b      	lsrs	r3, r3, #16
 80049e2:	f003 0303 	and.w	r3, r3, #3
 80049e6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80049e8:	4b2f      	ldr	r3, [pc, #188]	; (8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 80049ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049ee:	0f1b      	lsrs	r3, r3, #28
 80049f0:	f003 0307 	and.w	r3, r3, #7
 80049f4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	695b      	ldr	r3, [r3, #20]
 80049fa:	019a      	lsls	r2, r3, #6
 80049fc:	693b      	ldr	r3, [r7, #16]
 80049fe:	041b      	lsls	r3, r3, #16
 8004a00:	431a      	orrs	r2, r3
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	699b      	ldr	r3, [r3, #24]
 8004a06:	061b      	lsls	r3, r3, #24
 8004a08:	431a      	orrs	r2, r3
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	071b      	lsls	r3, r3, #28
 8004a0e:	4926      	ldr	r1, [pc, #152]	; (8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8004a10:	4313      	orrs	r3, r2
 8004a12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004a16:	4b24      	ldr	r3, [pc, #144]	; (8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8004a18:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a1c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a24:	3b01      	subs	r3, #1
 8004a26:	021b      	lsls	r3, r3, #8
 8004a28:	491f      	ldr	r1, [pc, #124]	; (8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d022      	beq.n	8004a82 <HAL_RCCEx_PeriphCLKConfig+0x72a>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004a40:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004a44:	d11d      	bne.n	8004a82 <HAL_RCCEx_PeriphCLKConfig+0x72a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004a46:	4b18      	ldr	r3, [pc, #96]	; (8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8004a48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a4c:	0e1b      	lsrs	r3, r3, #24
 8004a4e:	f003 030f 	and.w	r3, r3, #15
 8004a52:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004a54:	4b14      	ldr	r3, [pc, #80]	; (8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8004a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a5a:	0f1b      	lsrs	r3, r3, #28
 8004a5c:	f003 0307 	and.w	r3, r3, #7
 8004a60:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	695b      	ldr	r3, [r3, #20]
 8004a66:	019a      	lsls	r2, r3, #6
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6a1b      	ldr	r3, [r3, #32]
 8004a6c:	041b      	lsls	r3, r3, #16
 8004a6e:	431a      	orrs	r2, r3
 8004a70:	693b      	ldr	r3, [r7, #16]
 8004a72:	061b      	lsls	r3, r3, #24
 8004a74:	431a      	orrs	r2, r3
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	071b      	lsls	r3, r3, #28
 8004a7a:	490b      	ldr	r1, [pc, #44]	; (8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004a82:	4b09      	ldr	r3, [pc, #36]	; (8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a08      	ldr	r2, [pc, #32]	; (8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8004a88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a8c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a8e:	f7fe fcc5 	bl	800341c <HAL_GetTick>
 8004a92:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004a94:	e00a      	b.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0x754>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004a96:	f7fe fcc1 	bl	800341c <HAL_GetTick>
 8004a9a:	4602      	mov	r2, r0
 8004a9c:	697b      	ldr	r3, [r7, #20]
 8004a9e:	1ad3      	subs	r3, r2, r3
 8004aa0:	2b64      	cmp	r3, #100	; 0x64
 8004aa2:	d903      	bls.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0x754>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004aa4:	2303      	movs	r3, #3
 8004aa6:	e009      	b.n	8004abc <HAL_RCCEx_PeriphCLKConfig+0x764>
 8004aa8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004aac:	4b05      	ldr	r3, [pc, #20]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x76c>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004ab4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004ab8:	d1ed      	bne.n	8004a96 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      }
    }
  }
  return HAL_OK;
 8004aba:	2300      	movs	r3, #0
}
 8004abc:	4618      	mov	r0, r3
 8004abe:	3720      	adds	r7, #32
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}
 8004ac4:	40023800 	.word	0x40023800

08004ac8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b084      	sub	sp, #16
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d101      	bne.n	8004ada <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	e09d      	b.n	8004c16 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d108      	bne.n	8004af4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004aea:	d009      	beq.n	8004b00 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2200      	movs	r2, #0
 8004af0:	61da      	str	r2, [r3, #28]
 8004af2:	e005      	b.n	8004b00 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2200      	movs	r2, #0
 8004af8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2200      	movs	r2, #0
 8004afe:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2200      	movs	r2, #0
 8004b04:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004b0c:	b2db      	uxtb	r3, r3
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d106      	bne.n	8004b20 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2200      	movs	r2, #0
 8004b16:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004b1a:	6878      	ldr	r0, [r7, #4]
 8004b1c:	f7fe f97c 	bl	8002e18 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2202      	movs	r2, #2
 8004b24:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	681a      	ldr	r2, [r3, #0]
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b36:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	68db      	ldr	r3, [r3, #12]
 8004b3c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004b40:	d902      	bls.n	8004b48 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004b42:	2300      	movs	r3, #0
 8004b44:	60fb      	str	r3, [r7, #12]
 8004b46:	e002      	b.n	8004b4e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004b48:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004b4c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	68db      	ldr	r3, [r3, #12]
 8004b52:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004b56:	d007      	beq.n	8004b68 <HAL_SPI_Init+0xa0>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	68db      	ldr	r3, [r3, #12]
 8004b5c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004b60:	d002      	beq.n	8004b68 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2200      	movs	r2, #0
 8004b66:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	689b      	ldr	r3, [r3, #8]
 8004b74:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004b78:	431a      	orrs	r2, r3
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	691b      	ldr	r3, [r3, #16]
 8004b7e:	f003 0302 	and.w	r3, r3, #2
 8004b82:	431a      	orrs	r2, r3
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	695b      	ldr	r3, [r3, #20]
 8004b88:	f003 0301 	and.w	r3, r3, #1
 8004b8c:	431a      	orrs	r2, r3
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	699b      	ldr	r3, [r3, #24]
 8004b92:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b96:	431a      	orrs	r2, r3
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	69db      	ldr	r3, [r3, #28]
 8004b9c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004ba0:	431a      	orrs	r2, r3
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6a1b      	ldr	r3, [r3, #32]
 8004ba6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004baa:	ea42 0103 	orr.w	r1, r2, r3
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bb2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	430a      	orrs	r2, r1
 8004bbc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	699b      	ldr	r3, [r3, #24]
 8004bc2:	0c1b      	lsrs	r3, r3, #16
 8004bc4:	f003 0204 	and.w	r2, r3, #4
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bcc:	f003 0310 	and.w	r3, r3, #16
 8004bd0:	431a      	orrs	r2, r3
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bd6:	f003 0308 	and.w	r3, r3, #8
 8004bda:	431a      	orrs	r2, r3
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	68db      	ldr	r3, [r3, #12]
 8004be0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004be4:	ea42 0103 	orr.w	r1, r2, r3
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	430a      	orrs	r2, r1
 8004bf4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	69da      	ldr	r2, [r3, #28]
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c04:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2201      	movs	r2, #1
 8004c10:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004c14:	2300      	movs	r3, #0
}
 8004c16:	4618      	mov	r0, r3
 8004c18:	3710      	adds	r7, #16
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}

08004c1e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c1e:	b580      	push	{r7, lr}
 8004c20:	b088      	sub	sp, #32
 8004c22:	af00      	add	r7, sp, #0
 8004c24:	60f8      	str	r0, [r7, #12]
 8004c26:	60b9      	str	r1, [r7, #8]
 8004c28:	603b      	str	r3, [r7, #0]
 8004c2a:	4613      	mov	r3, r2
 8004c2c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004c2e:	2300      	movs	r3, #0
 8004c30:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004c38:	2b01      	cmp	r3, #1
 8004c3a:	d101      	bne.n	8004c40 <HAL_SPI_Transmit+0x22>
 8004c3c:	2302      	movs	r3, #2
 8004c3e:	e158      	b.n	8004ef2 <HAL_SPI_Transmit+0x2d4>
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	2201      	movs	r2, #1
 8004c44:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004c48:	f7fe fbe8 	bl	800341c <HAL_GetTick>
 8004c4c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004c4e:	88fb      	ldrh	r3, [r7, #6]
 8004c50:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004c58:	b2db      	uxtb	r3, r3
 8004c5a:	2b01      	cmp	r3, #1
 8004c5c:	d002      	beq.n	8004c64 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004c5e:	2302      	movs	r3, #2
 8004c60:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004c62:	e13d      	b.n	8004ee0 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d002      	beq.n	8004c70 <HAL_SPI_Transmit+0x52>
 8004c6a:	88fb      	ldrh	r3, [r7, #6]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d102      	bne.n	8004c76 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004c70:	2301      	movs	r3, #1
 8004c72:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004c74:	e134      	b.n	8004ee0 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2203      	movs	r2, #3
 8004c7a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	2200      	movs	r2, #0
 8004c82:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	68ba      	ldr	r2, [r7, #8]
 8004c88:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	88fa      	ldrh	r2, [r7, #6]
 8004c8e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	88fa      	ldrh	r2, [r7, #6]
 8004c94:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004cc0:	d10f      	bne.n	8004ce2 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	681a      	ldr	r2, [r3, #0]
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004cd0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004ce0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cec:	2b40      	cmp	r3, #64	; 0x40
 8004cee:	d007      	beq.n	8004d00 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	681a      	ldr	r2, [r3, #0]
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004cfe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	68db      	ldr	r3, [r3, #12]
 8004d04:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004d08:	d94b      	bls.n	8004da2 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d002      	beq.n	8004d18 <HAL_SPI_Transmit+0xfa>
 8004d12:	8afb      	ldrh	r3, [r7, #22]
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d13e      	bne.n	8004d96 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d1c:	881a      	ldrh	r2, [r3, #0]
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d28:	1c9a      	adds	r2, r3, #2
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d32:	b29b      	uxth	r3, r3
 8004d34:	3b01      	subs	r3, #1
 8004d36:	b29a      	uxth	r2, r3
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004d3c:	e02b      	b.n	8004d96 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	f003 0302 	and.w	r3, r3, #2
 8004d48:	2b02      	cmp	r3, #2
 8004d4a:	d112      	bne.n	8004d72 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d50:	881a      	ldrh	r2, [r3, #0]
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d5c:	1c9a      	adds	r2, r3, #2
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d66:	b29b      	uxth	r3, r3
 8004d68:	3b01      	subs	r3, #1
 8004d6a:	b29a      	uxth	r2, r3
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004d70:	e011      	b.n	8004d96 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d72:	f7fe fb53 	bl	800341c <HAL_GetTick>
 8004d76:	4602      	mov	r2, r0
 8004d78:	69bb      	ldr	r3, [r7, #24]
 8004d7a:	1ad3      	subs	r3, r2, r3
 8004d7c:	683a      	ldr	r2, [r7, #0]
 8004d7e:	429a      	cmp	r2, r3
 8004d80:	d803      	bhi.n	8004d8a <HAL_SPI_Transmit+0x16c>
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d88:	d102      	bne.n	8004d90 <HAL_SPI_Transmit+0x172>
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d102      	bne.n	8004d96 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8004d90:	2303      	movs	r3, #3
 8004d92:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004d94:	e0a4      	b.n	8004ee0 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d9a:	b29b      	uxth	r3, r3
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d1ce      	bne.n	8004d3e <HAL_SPI_Transmit+0x120>
 8004da0:	e07c      	b.n	8004e9c <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	685b      	ldr	r3, [r3, #4]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d002      	beq.n	8004db0 <HAL_SPI_Transmit+0x192>
 8004daa:	8afb      	ldrh	r3, [r7, #22]
 8004dac:	2b01      	cmp	r3, #1
 8004dae:	d170      	bne.n	8004e92 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004db4:	b29b      	uxth	r3, r3
 8004db6:	2b01      	cmp	r3, #1
 8004db8:	d912      	bls.n	8004de0 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dbe:	881a      	ldrh	r2, [r3, #0]
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dca:	1c9a      	adds	r2, r3, #2
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004dd4:	b29b      	uxth	r3, r3
 8004dd6:	3b02      	subs	r3, #2
 8004dd8:	b29a      	uxth	r2, r3
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004dde:	e058      	b.n	8004e92 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	330c      	adds	r3, #12
 8004dea:	7812      	ldrb	r2, [r2, #0]
 8004dec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004df2:	1c5a      	adds	r2, r3, #1
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004dfc:	b29b      	uxth	r3, r3
 8004dfe:	3b01      	subs	r3, #1
 8004e00:	b29a      	uxth	r2, r3
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004e06:	e044      	b.n	8004e92 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	f003 0302 	and.w	r3, r3, #2
 8004e12:	2b02      	cmp	r3, #2
 8004e14:	d12b      	bne.n	8004e6e <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e1a:	b29b      	uxth	r3, r3
 8004e1c:	2b01      	cmp	r3, #1
 8004e1e:	d912      	bls.n	8004e46 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e24:	881a      	ldrh	r2, [r3, #0]
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e30:	1c9a      	adds	r2, r3, #2
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e3a:	b29b      	uxth	r3, r3
 8004e3c:	3b02      	subs	r3, #2
 8004e3e:	b29a      	uxth	r2, r3
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004e44:	e025      	b.n	8004e92 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	330c      	adds	r3, #12
 8004e50:	7812      	ldrb	r2, [r2, #0]
 8004e52:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e58:	1c5a      	adds	r2, r3, #1
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e62:	b29b      	uxth	r3, r3
 8004e64:	3b01      	subs	r3, #1
 8004e66:	b29a      	uxth	r2, r3
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004e6c:	e011      	b.n	8004e92 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e6e:	f7fe fad5 	bl	800341c <HAL_GetTick>
 8004e72:	4602      	mov	r2, r0
 8004e74:	69bb      	ldr	r3, [r7, #24]
 8004e76:	1ad3      	subs	r3, r2, r3
 8004e78:	683a      	ldr	r2, [r7, #0]
 8004e7a:	429a      	cmp	r2, r3
 8004e7c:	d803      	bhi.n	8004e86 <HAL_SPI_Transmit+0x268>
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e84:	d102      	bne.n	8004e8c <HAL_SPI_Transmit+0x26e>
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d102      	bne.n	8004e92 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8004e8c:	2303      	movs	r3, #3
 8004e8e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004e90:	e026      	b.n	8004ee0 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e96:	b29b      	uxth	r3, r3
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d1b5      	bne.n	8004e08 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004e9c:	69ba      	ldr	r2, [r7, #24]
 8004e9e:	6839      	ldr	r1, [r7, #0]
 8004ea0:	68f8      	ldr	r0, [r7, #12]
 8004ea2:	f000 fb57 	bl	8005554 <SPI_EndRxTxTransaction>
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d002      	beq.n	8004eb2 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	2220      	movs	r2, #32
 8004eb0:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	689b      	ldr	r3, [r3, #8]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d10a      	bne.n	8004ed0 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004eba:	2300      	movs	r3, #0
 8004ebc:	613b      	str	r3, [r7, #16]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	68db      	ldr	r3, [r3, #12]
 8004ec4:	613b      	str	r3, [r7, #16]
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	689b      	ldr	r3, [r3, #8]
 8004ecc:	613b      	str	r3, [r7, #16]
 8004ece:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d002      	beq.n	8004ede <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	77fb      	strb	r3, [r7, #31]
 8004edc:	e000      	b.n	8004ee0 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8004ede:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2200      	movs	r2, #0
 8004eec:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004ef0:	7ffb      	ldrb	r3, [r7, #31]
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	3720      	adds	r7, #32
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}

08004efa <HAL_SPI_TransmitReceive>:
  * @param  Size amount of data to be sent and received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 8004efa:	b580      	push	{r7, lr}
 8004efc:	b08a      	sub	sp, #40	; 0x28
 8004efe:	af00      	add	r7, sp, #0
 8004f00:	60f8      	str	r0, [r7, #12]
 8004f02:	60b9      	str	r1, [r7, #8]
 8004f04:	607a      	str	r2, [r7, #4]
 8004f06:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004f18:	2b01      	cmp	r3, #1
 8004f1a:	d101      	bne.n	8004f20 <HAL_SPI_TransmitReceive+0x26>
 8004f1c:	2302      	movs	r3, #2
 8004f1e:	e1fb      	b.n	8005318 <HAL_SPI_TransmitReceive+0x41e>
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	2201      	movs	r2, #1
 8004f24:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004f28:	f7fe fa78 	bl	800341c <HAL_GetTick>
 8004f2c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004f34:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	685b      	ldr	r3, [r3, #4]
 8004f3a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8004f3c:	887b      	ldrh	r3, [r7, #2]
 8004f3e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8004f40:	887b      	ldrh	r3, [r7, #2]
 8004f42:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004f44:	7efb      	ldrb	r3, [r7, #27]
 8004f46:	2b01      	cmp	r3, #1
 8004f48:	d00e      	beq.n	8004f68 <HAL_SPI_TransmitReceive+0x6e>
 8004f4a:	697b      	ldr	r3, [r7, #20]
 8004f4c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f50:	d106      	bne.n	8004f60 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	689b      	ldr	r3, [r3, #8]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d102      	bne.n	8004f60 <HAL_SPI_TransmitReceive+0x66>
 8004f5a:	7efb      	ldrb	r3, [r7, #27]
 8004f5c:	2b04      	cmp	r3, #4
 8004f5e:	d003      	beq.n	8004f68 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8004f60:	2302      	movs	r3, #2
 8004f62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004f66:	e1cd      	b.n	8005304 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004f68:	68bb      	ldr	r3, [r7, #8]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d005      	beq.n	8004f7a <HAL_SPI_TransmitReceive+0x80>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d002      	beq.n	8004f7a <HAL_SPI_TransmitReceive+0x80>
 8004f74:	887b      	ldrh	r3, [r7, #2]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d103      	bne.n	8004f82 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004f80:	e1c0      	b.n	8005304 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004f88:	b2db      	uxtb	r3, r3
 8004f8a:	2b04      	cmp	r3, #4
 8004f8c:	d003      	beq.n	8004f96 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	2205      	movs	r2, #5
 8004f92:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	687a      	ldr	r2, [r7, #4]
 8004fa0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	887a      	ldrh	r2, [r7, #2]
 8004fa6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	887a      	ldrh	r2, [r7, #2]
 8004fae:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	68ba      	ldr	r2, [r7, #8]
 8004fb6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	887a      	ldrh	r2, [r7, #2]
 8004fbc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	887a      	ldrh	r2, [r7, #2]
 8004fc2:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	68db      	ldr	r3, [r3, #12]
 8004fd4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004fd8:	d802      	bhi.n	8004fe0 <HAL_SPI_TransmitReceive+0xe6>
 8004fda:	8a3b      	ldrh	r3, [r7, #16]
 8004fdc:	2b01      	cmp	r3, #1
 8004fde:	d908      	bls.n	8004ff2 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	685a      	ldr	r2, [r3, #4]
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004fee:	605a      	str	r2, [r3, #4]
 8004ff0:	e007      	b.n	8005002 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	685a      	ldr	r2, [r3, #4]
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005000:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800500c:	2b40      	cmp	r3, #64	; 0x40
 800500e:	d007      	beq.n	8005020 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	681a      	ldr	r2, [r3, #0]
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800501e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	68db      	ldr	r3, [r3, #12]
 8005024:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005028:	d97c      	bls.n	8005124 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d002      	beq.n	8005038 <HAL_SPI_TransmitReceive+0x13e>
 8005032:	8a7b      	ldrh	r3, [r7, #18]
 8005034:	2b01      	cmp	r3, #1
 8005036:	d169      	bne.n	800510c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800503c:	881a      	ldrh	r2, [r3, #0]
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005048:	1c9a      	adds	r2, r3, #2
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005052:	b29b      	uxth	r3, r3
 8005054:	3b01      	subs	r3, #1
 8005056:	b29a      	uxth	r2, r3
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800505c:	e056      	b.n	800510c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	689b      	ldr	r3, [r3, #8]
 8005064:	f003 0302 	and.w	r3, r3, #2
 8005068:	2b02      	cmp	r3, #2
 800506a:	d11b      	bne.n	80050a4 <HAL_SPI_TransmitReceive+0x1aa>
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005070:	b29b      	uxth	r3, r3
 8005072:	2b00      	cmp	r3, #0
 8005074:	d016      	beq.n	80050a4 <HAL_SPI_TransmitReceive+0x1aa>
 8005076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005078:	2b01      	cmp	r3, #1
 800507a:	d113      	bne.n	80050a4 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005080:	881a      	ldrh	r2, [r3, #0]
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800508c:	1c9a      	adds	r2, r3, #2
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005096:	b29b      	uxth	r3, r3
 8005098:	3b01      	subs	r3, #1
 800509a:	b29a      	uxth	r2, r3
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80050a0:	2300      	movs	r3, #0
 80050a2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	689b      	ldr	r3, [r3, #8]
 80050aa:	f003 0301 	and.w	r3, r3, #1
 80050ae:	2b01      	cmp	r3, #1
 80050b0:	d11c      	bne.n	80050ec <HAL_SPI_TransmitReceive+0x1f2>
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80050b8:	b29b      	uxth	r3, r3
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d016      	beq.n	80050ec <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	68da      	ldr	r2, [r3, #12]
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050c8:	b292      	uxth	r2, r2
 80050ca:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050d0:	1c9a      	adds	r2, r3, #2
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80050dc:	b29b      	uxth	r3, r3
 80050de:	3b01      	subs	r3, #1
 80050e0:	b29a      	uxth	r2, r3
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80050e8:	2301      	movs	r3, #1
 80050ea:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80050ec:	f7fe f996 	bl	800341c <HAL_GetTick>
 80050f0:	4602      	mov	r2, r0
 80050f2:	69fb      	ldr	r3, [r7, #28]
 80050f4:	1ad3      	subs	r3, r2, r3
 80050f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80050f8:	429a      	cmp	r2, r3
 80050fa:	d807      	bhi.n	800510c <HAL_SPI_TransmitReceive+0x212>
 80050fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005102:	d003      	beq.n	800510c <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8005104:	2303      	movs	r3, #3
 8005106:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800510a:	e0fb      	b.n	8005304 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005110:	b29b      	uxth	r3, r3
 8005112:	2b00      	cmp	r3, #0
 8005114:	d1a3      	bne.n	800505e <HAL_SPI_TransmitReceive+0x164>
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800511c:	b29b      	uxth	r3, r3
 800511e:	2b00      	cmp	r3, #0
 8005120:	d19d      	bne.n	800505e <HAL_SPI_TransmitReceive+0x164>
 8005122:	e0df      	b.n	80052e4 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	2b00      	cmp	r3, #0
 800512a:	d003      	beq.n	8005134 <HAL_SPI_TransmitReceive+0x23a>
 800512c:	8a7b      	ldrh	r3, [r7, #18]
 800512e:	2b01      	cmp	r3, #1
 8005130:	f040 80cb 	bne.w	80052ca <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005138:	b29b      	uxth	r3, r3
 800513a:	2b01      	cmp	r3, #1
 800513c:	d912      	bls.n	8005164 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005142:	881a      	ldrh	r2, [r3, #0]
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800514e:	1c9a      	adds	r2, r3, #2
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005158:	b29b      	uxth	r3, r3
 800515a:	3b02      	subs	r3, #2
 800515c:	b29a      	uxth	r2, r3
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005162:	e0b2      	b.n	80052ca <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	330c      	adds	r3, #12
 800516e:	7812      	ldrb	r2, [r2, #0]
 8005170:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005176:	1c5a      	adds	r2, r3, #1
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005180:	b29b      	uxth	r3, r3
 8005182:	3b01      	subs	r3, #1
 8005184:	b29a      	uxth	r2, r3
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800518a:	e09e      	b.n	80052ca <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	f003 0302 	and.w	r3, r3, #2
 8005196:	2b02      	cmp	r3, #2
 8005198:	d134      	bne.n	8005204 <HAL_SPI_TransmitReceive+0x30a>
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800519e:	b29b      	uxth	r3, r3
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d02f      	beq.n	8005204 <HAL_SPI_TransmitReceive+0x30a>
 80051a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051a6:	2b01      	cmp	r3, #1
 80051a8:	d12c      	bne.n	8005204 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051ae:	b29b      	uxth	r3, r3
 80051b0:	2b01      	cmp	r3, #1
 80051b2:	d912      	bls.n	80051da <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051b8:	881a      	ldrh	r2, [r3, #0]
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051c4:	1c9a      	adds	r2, r3, #2
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051ce:	b29b      	uxth	r3, r3
 80051d0:	3b02      	subs	r3, #2
 80051d2:	b29a      	uxth	r2, r3
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80051d8:	e012      	b.n	8005200 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	330c      	adds	r3, #12
 80051e4:	7812      	ldrb	r2, [r2, #0]
 80051e6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051ec:	1c5a      	adds	r2, r3, #1
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051f6:	b29b      	uxth	r3, r3
 80051f8:	3b01      	subs	r3, #1
 80051fa:	b29a      	uxth	r2, r3
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005200:	2300      	movs	r3, #0
 8005202:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	689b      	ldr	r3, [r3, #8]
 800520a:	f003 0301 	and.w	r3, r3, #1
 800520e:	2b01      	cmp	r3, #1
 8005210:	d148      	bne.n	80052a4 <HAL_SPI_TransmitReceive+0x3aa>
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005218:	b29b      	uxth	r3, r3
 800521a:	2b00      	cmp	r3, #0
 800521c:	d042      	beq.n	80052a4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005224:	b29b      	uxth	r3, r3
 8005226:	2b01      	cmp	r3, #1
 8005228:	d923      	bls.n	8005272 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	68da      	ldr	r2, [r3, #12]
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005234:	b292      	uxth	r2, r2
 8005236:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800523c:	1c9a      	adds	r2, r3, #2
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005248:	b29b      	uxth	r3, r3
 800524a:	3b02      	subs	r3, #2
 800524c:	b29a      	uxth	r2, r3
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800525a:	b29b      	uxth	r3, r3
 800525c:	2b01      	cmp	r3, #1
 800525e:	d81f      	bhi.n	80052a0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	685a      	ldr	r2, [r3, #4]
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800526e:	605a      	str	r2, [r3, #4]
 8005270:	e016      	b.n	80052a0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f103 020c 	add.w	r2, r3, #12
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800527e:	7812      	ldrb	r2, [r2, #0]
 8005280:	b2d2      	uxtb	r2, r2
 8005282:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005288:	1c5a      	adds	r2, r3, #1
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005294:	b29b      	uxth	r3, r3
 8005296:	3b01      	subs	r3, #1
 8005298:	b29a      	uxth	r2, r3
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80052a0:	2301      	movs	r3, #1
 80052a2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80052a4:	f7fe f8ba 	bl	800341c <HAL_GetTick>
 80052a8:	4602      	mov	r2, r0
 80052aa:	69fb      	ldr	r3, [r7, #28]
 80052ac:	1ad3      	subs	r3, r2, r3
 80052ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052b0:	429a      	cmp	r2, r3
 80052b2:	d803      	bhi.n	80052bc <HAL_SPI_TransmitReceive+0x3c2>
 80052b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052ba:	d102      	bne.n	80052c2 <HAL_SPI_TransmitReceive+0x3c8>
 80052bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d103      	bne.n	80052ca <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80052c2:	2303      	movs	r3, #3
 80052c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80052c8:	e01c      	b.n	8005304 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052ce:	b29b      	uxth	r3, r3
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	f47f af5b 	bne.w	800518c <HAL_SPI_TransmitReceive+0x292>
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80052dc:	b29b      	uxth	r3, r3
 80052de:	2b00      	cmp	r3, #0
 80052e0:	f47f af54 	bne.w	800518c <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80052e4:	69fa      	ldr	r2, [r7, #28]
 80052e6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80052e8:	68f8      	ldr	r0, [r7, #12]
 80052ea:	f000 f933 	bl	8005554 <SPI_EndRxTxTransaction>
 80052ee:	4603      	mov	r3, r0
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d006      	beq.n	8005302 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 80052f4:	2301      	movs	r3, #1
 80052f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	2220      	movs	r2, #32
 80052fe:	661a      	str	r2, [r3, #96]	; 0x60
 8005300:	e000      	b.n	8005304 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8005302:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	2201      	movs	r2, #1
 8005308:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	2200      	movs	r2, #0
 8005310:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005314:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8005318:	4618      	mov	r0, r3
 800531a:	3728      	adds	r7, #40	; 0x28
 800531c:	46bd      	mov	sp, r7
 800531e:	bd80      	pop	{r7, pc}

08005320 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b088      	sub	sp, #32
 8005324:	af00      	add	r7, sp, #0
 8005326:	60f8      	str	r0, [r7, #12]
 8005328:	60b9      	str	r1, [r7, #8]
 800532a:	603b      	str	r3, [r7, #0]
 800532c:	4613      	mov	r3, r2
 800532e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005330:	f7fe f874 	bl	800341c <HAL_GetTick>
 8005334:	4602      	mov	r2, r0
 8005336:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005338:	1a9b      	subs	r3, r3, r2
 800533a:	683a      	ldr	r2, [r7, #0]
 800533c:	4413      	add	r3, r2
 800533e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005340:	f7fe f86c 	bl	800341c <HAL_GetTick>
 8005344:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005346:	4b39      	ldr	r3, [pc, #228]	; (800542c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	015b      	lsls	r3, r3, #5
 800534c:	0d1b      	lsrs	r3, r3, #20
 800534e:	69fa      	ldr	r2, [r7, #28]
 8005350:	fb02 f303 	mul.w	r3, r2, r3
 8005354:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005356:	e054      	b.n	8005402 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800535e:	d050      	beq.n	8005402 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005360:	f7fe f85c 	bl	800341c <HAL_GetTick>
 8005364:	4602      	mov	r2, r0
 8005366:	69bb      	ldr	r3, [r7, #24]
 8005368:	1ad3      	subs	r3, r2, r3
 800536a:	69fa      	ldr	r2, [r7, #28]
 800536c:	429a      	cmp	r2, r3
 800536e:	d902      	bls.n	8005376 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005370:	69fb      	ldr	r3, [r7, #28]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d13d      	bne.n	80053f2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	685a      	ldr	r2, [r3, #4]
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005384:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800538e:	d111      	bne.n	80053b4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	689b      	ldr	r3, [r3, #8]
 8005394:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005398:	d004      	beq.n	80053a4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	689b      	ldr	r3, [r3, #8]
 800539e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053a2:	d107      	bne.n	80053b4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	681a      	ldr	r2, [r3, #0]
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053b2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80053bc:	d10f      	bne.n	80053de <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	681a      	ldr	r2, [r3, #0]
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80053cc:	601a      	str	r2, [r3, #0]
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	681a      	ldr	r2, [r3, #0]
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80053dc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2201      	movs	r2, #1
 80053e2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2200      	movs	r2, #0
 80053ea:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80053ee:	2303      	movs	r3, #3
 80053f0:	e017      	b.n	8005422 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80053f2:	697b      	ldr	r3, [r7, #20]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d101      	bne.n	80053fc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80053f8:	2300      	movs	r3, #0
 80053fa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80053fc:	697b      	ldr	r3, [r7, #20]
 80053fe:	3b01      	subs	r3, #1
 8005400:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	689a      	ldr	r2, [r3, #8]
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	4013      	ands	r3, r2
 800540c:	68ba      	ldr	r2, [r7, #8]
 800540e:	429a      	cmp	r2, r3
 8005410:	bf0c      	ite	eq
 8005412:	2301      	moveq	r3, #1
 8005414:	2300      	movne	r3, #0
 8005416:	b2db      	uxtb	r3, r3
 8005418:	461a      	mov	r2, r3
 800541a:	79fb      	ldrb	r3, [r7, #7]
 800541c:	429a      	cmp	r2, r3
 800541e:	d19b      	bne.n	8005358 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005420:	2300      	movs	r3, #0
}
 8005422:	4618      	mov	r0, r3
 8005424:	3720      	adds	r7, #32
 8005426:	46bd      	mov	sp, r7
 8005428:	bd80      	pop	{r7, pc}
 800542a:	bf00      	nop
 800542c:	200000c8 	.word	0x200000c8

08005430 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b088      	sub	sp, #32
 8005434:	af00      	add	r7, sp, #0
 8005436:	60f8      	str	r0, [r7, #12]
 8005438:	60b9      	str	r1, [r7, #8]
 800543a:	607a      	str	r2, [r7, #4]
 800543c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800543e:	f7fd ffed 	bl	800341c <HAL_GetTick>
 8005442:	4602      	mov	r2, r0
 8005444:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005446:	1a9b      	subs	r3, r3, r2
 8005448:	683a      	ldr	r2, [r7, #0]
 800544a:	4413      	add	r3, r2
 800544c:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800544e:	f7fd ffe5 	bl	800341c <HAL_GetTick>
 8005452:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005454:	4b3e      	ldr	r3, [pc, #248]	; (8005550 <SPI_WaitFifoStateUntilTimeout+0x120>)
 8005456:	681a      	ldr	r2, [r3, #0]
 8005458:	4613      	mov	r3, r2
 800545a:	009b      	lsls	r3, r3, #2
 800545c:	4413      	add	r3, r2
 800545e:	00da      	lsls	r2, r3, #3
 8005460:	1ad3      	subs	r3, r2, r3
 8005462:	0d1b      	lsrs	r3, r3, #20
 8005464:	69fa      	ldr	r2, [r7, #28]
 8005466:	fb02 f303 	mul.w	r3, r2, r3
 800546a:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 800546c:	e062      	b.n	8005534 <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800546e:	68bb      	ldr	r3, [r7, #8]
 8005470:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005474:	d109      	bne.n	800548a <SPI_WaitFifoStateUntilTimeout+0x5a>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d106      	bne.n	800548a <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	330c      	adds	r3, #12
 8005482:	781b      	ldrb	r3, [r3, #0]
 8005484:	b2db      	uxtb	r3, r3
 8005486:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8005488:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005490:	d050      	beq.n	8005534 <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005492:	f7fd ffc3 	bl	800341c <HAL_GetTick>
 8005496:	4602      	mov	r2, r0
 8005498:	69bb      	ldr	r3, [r7, #24]
 800549a:	1ad3      	subs	r3, r2, r3
 800549c:	69fa      	ldr	r2, [r7, #28]
 800549e:	429a      	cmp	r2, r3
 80054a0:	d902      	bls.n	80054a8 <SPI_WaitFifoStateUntilTimeout+0x78>
 80054a2:	69fb      	ldr	r3, [r7, #28]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d13d      	bne.n	8005524 <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	685a      	ldr	r2, [r3, #4]
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80054b6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	685b      	ldr	r3, [r3, #4]
 80054bc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80054c0:	d111      	bne.n	80054e6 <SPI_WaitFifoStateUntilTimeout+0xb6>
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	689b      	ldr	r3, [r3, #8]
 80054c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80054ca:	d004      	beq.n	80054d6 <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	689b      	ldr	r3, [r3, #8]
 80054d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054d4:	d107      	bne.n	80054e6 <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80054e4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054ee:	d10f      	bne.n	8005510 <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	681a      	ldr	r2, [r3, #0]
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80054fe:	601a      	str	r2, [r3, #0]
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	681a      	ldr	r2, [r3, #0]
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800550e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2201      	movs	r2, #1
 8005514:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	2200      	movs	r2, #0
 800551c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005520:	2303      	movs	r3, #3
 8005522:	e010      	b.n	8005546 <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005524:	693b      	ldr	r3, [r7, #16]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d101      	bne.n	800552e <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 800552a:	2300      	movs	r3, #0
 800552c:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 800552e:	693b      	ldr	r3, [r7, #16]
 8005530:	3b01      	subs	r3, #1
 8005532:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	689a      	ldr	r2, [r3, #8]
 800553a:	68bb      	ldr	r3, [r7, #8]
 800553c:	4013      	ands	r3, r2
 800553e:	687a      	ldr	r2, [r7, #4]
 8005540:	429a      	cmp	r2, r3
 8005542:	d194      	bne.n	800546e <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8005544:	2300      	movs	r3, #0
}
 8005546:	4618      	mov	r0, r3
 8005548:	3720      	adds	r7, #32
 800554a:	46bd      	mov	sp, r7
 800554c:	bd80      	pop	{r7, pc}
 800554e:	bf00      	nop
 8005550:	200000c8 	.word	0x200000c8

08005554 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b086      	sub	sp, #24
 8005558:	af02      	add	r7, sp, #8
 800555a:	60f8      	str	r0, [r7, #12]
 800555c:	60b9      	str	r1, [r7, #8]
 800555e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	9300      	str	r3, [sp, #0]
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	2200      	movs	r2, #0
 8005568:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800556c:	68f8      	ldr	r0, [r7, #12]
 800556e:	f7ff ff5f 	bl	8005430 <SPI_WaitFifoStateUntilTimeout>
 8005572:	4603      	mov	r3, r0
 8005574:	2b00      	cmp	r3, #0
 8005576:	d007      	beq.n	8005588 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800557c:	f043 0220 	orr.w	r2, r3, #32
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005584:	2303      	movs	r3, #3
 8005586:	e027      	b.n	80055d8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	9300      	str	r3, [sp, #0]
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	2200      	movs	r2, #0
 8005590:	2180      	movs	r1, #128	; 0x80
 8005592:	68f8      	ldr	r0, [r7, #12]
 8005594:	f7ff fec4 	bl	8005320 <SPI_WaitFlagStateUntilTimeout>
 8005598:	4603      	mov	r3, r0
 800559a:	2b00      	cmp	r3, #0
 800559c:	d007      	beq.n	80055ae <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055a2:	f043 0220 	orr.w	r2, r3, #32
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80055aa:	2303      	movs	r3, #3
 80055ac:	e014      	b.n	80055d8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	9300      	str	r3, [sp, #0]
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	2200      	movs	r2, #0
 80055b6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80055ba:	68f8      	ldr	r0, [r7, #12]
 80055bc:	f7ff ff38 	bl	8005430 <SPI_WaitFifoStateUntilTimeout>
 80055c0:	4603      	mov	r3, r0
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d007      	beq.n	80055d6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055ca:	f043 0220 	orr.w	r2, r3, #32
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80055d2:	2303      	movs	r3, #3
 80055d4:	e000      	b.n	80055d8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80055d6:	2300      	movs	r3, #0
}
 80055d8:	4618      	mov	r0, r3
 80055da:	3710      	adds	r7, #16
 80055dc:	46bd      	mov	sp, r7
 80055de:	bd80      	pop	{r7, pc}

080055e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b082      	sub	sp, #8
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d101      	bne.n	80055f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80055ee:	2301      	movs	r3, #1
 80055f0:	e049      	b.n	8005686 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055f8:	b2db      	uxtb	r3, r3
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d106      	bne.n	800560c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2200      	movs	r2, #0
 8005602:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	f7fd fc7c 	bl	8002f04 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2202      	movs	r2, #2
 8005610:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681a      	ldr	r2, [r3, #0]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	3304      	adds	r3, #4
 800561c:	4619      	mov	r1, r3
 800561e:	4610      	mov	r0, r2
 8005620:	f000 f8ae 	bl	8005780 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2201      	movs	r2, #1
 8005628:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2201      	movs	r2, #1
 8005630:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2201      	movs	r2, #1
 8005638:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2201      	movs	r2, #1
 8005640:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2201      	movs	r2, #1
 8005648:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2201      	movs	r2, #1
 8005650:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2201      	movs	r2, #1
 8005658:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2201      	movs	r2, #1
 8005660:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2201      	movs	r2, #1
 8005668:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2201      	movs	r2, #1
 8005670:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2201      	movs	r2, #1
 8005678:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2201      	movs	r2, #1
 8005680:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005684:	2300      	movs	r3, #0
}
 8005686:	4618      	mov	r0, r3
 8005688:	3708      	adds	r7, #8
 800568a:	46bd      	mov	sp, r7
 800568c:	bd80      	pop	{r7, pc}
	...

08005690 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005690:	b480      	push	{r7}
 8005692:	b085      	sub	sp, #20
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800569e:	b2db      	uxtb	r3, r3
 80056a0:	2b01      	cmp	r3, #1
 80056a2:	d001      	beq.n	80056a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80056a4:	2301      	movs	r3, #1
 80056a6:	e054      	b.n	8005752 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2202      	movs	r2, #2
 80056ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	68da      	ldr	r2, [r3, #12]
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f042 0201 	orr.w	r2, r2, #1
 80056be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a26      	ldr	r2, [pc, #152]	; (8005760 <HAL_TIM_Base_Start_IT+0xd0>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d022      	beq.n	8005710 <HAL_TIM_Base_Start_IT+0x80>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056d2:	d01d      	beq.n	8005710 <HAL_TIM_Base_Start_IT+0x80>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4a22      	ldr	r2, [pc, #136]	; (8005764 <HAL_TIM_Base_Start_IT+0xd4>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d018      	beq.n	8005710 <HAL_TIM_Base_Start_IT+0x80>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	4a21      	ldr	r2, [pc, #132]	; (8005768 <HAL_TIM_Base_Start_IT+0xd8>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d013      	beq.n	8005710 <HAL_TIM_Base_Start_IT+0x80>
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	4a1f      	ldr	r2, [pc, #124]	; (800576c <HAL_TIM_Base_Start_IT+0xdc>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d00e      	beq.n	8005710 <HAL_TIM_Base_Start_IT+0x80>
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	4a1e      	ldr	r2, [pc, #120]	; (8005770 <HAL_TIM_Base_Start_IT+0xe0>)
 80056f8:	4293      	cmp	r3, r2
 80056fa:	d009      	beq.n	8005710 <HAL_TIM_Base_Start_IT+0x80>
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	4a1c      	ldr	r2, [pc, #112]	; (8005774 <HAL_TIM_Base_Start_IT+0xe4>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d004      	beq.n	8005710 <HAL_TIM_Base_Start_IT+0x80>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	4a1b      	ldr	r2, [pc, #108]	; (8005778 <HAL_TIM_Base_Start_IT+0xe8>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d115      	bne.n	800573c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	689a      	ldr	r2, [r3, #8]
 8005716:	4b19      	ldr	r3, [pc, #100]	; (800577c <HAL_TIM_Base_Start_IT+0xec>)
 8005718:	4013      	ands	r3, r2
 800571a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	2b06      	cmp	r3, #6
 8005720:	d015      	beq.n	800574e <HAL_TIM_Base_Start_IT+0xbe>
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005728:	d011      	beq.n	800574e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	681a      	ldr	r2, [r3, #0]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f042 0201 	orr.w	r2, r2, #1
 8005738:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800573a:	e008      	b.n	800574e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	681a      	ldr	r2, [r3, #0]
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f042 0201 	orr.w	r2, r2, #1
 800574a:	601a      	str	r2, [r3, #0]
 800574c:	e000      	b.n	8005750 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800574e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005750:	2300      	movs	r3, #0
}
 8005752:	4618      	mov	r0, r3
 8005754:	3714      	adds	r7, #20
 8005756:	46bd      	mov	sp, r7
 8005758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575c:	4770      	bx	lr
 800575e:	bf00      	nop
 8005760:	40010000 	.word	0x40010000
 8005764:	40000400 	.word	0x40000400
 8005768:	40000800 	.word	0x40000800
 800576c:	40000c00 	.word	0x40000c00
 8005770:	40010400 	.word	0x40010400
 8005774:	40014000 	.word	0x40014000
 8005778:	40001800 	.word	0x40001800
 800577c:	00010007 	.word	0x00010007

08005780 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005780:	b480      	push	{r7}
 8005782:	b085      	sub	sp, #20
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
 8005788:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	4a40      	ldr	r2, [pc, #256]	; (8005894 <TIM_Base_SetConfig+0x114>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d013      	beq.n	80057c0 <TIM_Base_SetConfig+0x40>
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800579e:	d00f      	beq.n	80057c0 <TIM_Base_SetConfig+0x40>
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	4a3d      	ldr	r2, [pc, #244]	; (8005898 <TIM_Base_SetConfig+0x118>)
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d00b      	beq.n	80057c0 <TIM_Base_SetConfig+0x40>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	4a3c      	ldr	r2, [pc, #240]	; (800589c <TIM_Base_SetConfig+0x11c>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d007      	beq.n	80057c0 <TIM_Base_SetConfig+0x40>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	4a3b      	ldr	r2, [pc, #236]	; (80058a0 <TIM_Base_SetConfig+0x120>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d003      	beq.n	80057c0 <TIM_Base_SetConfig+0x40>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	4a3a      	ldr	r2, [pc, #232]	; (80058a4 <TIM_Base_SetConfig+0x124>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d108      	bne.n	80057d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	68fa      	ldr	r2, [r7, #12]
 80057ce:	4313      	orrs	r3, r2
 80057d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	4a2f      	ldr	r2, [pc, #188]	; (8005894 <TIM_Base_SetConfig+0x114>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d02b      	beq.n	8005832 <TIM_Base_SetConfig+0xb2>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057e0:	d027      	beq.n	8005832 <TIM_Base_SetConfig+0xb2>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	4a2c      	ldr	r2, [pc, #176]	; (8005898 <TIM_Base_SetConfig+0x118>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d023      	beq.n	8005832 <TIM_Base_SetConfig+0xb2>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	4a2b      	ldr	r2, [pc, #172]	; (800589c <TIM_Base_SetConfig+0x11c>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d01f      	beq.n	8005832 <TIM_Base_SetConfig+0xb2>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	4a2a      	ldr	r2, [pc, #168]	; (80058a0 <TIM_Base_SetConfig+0x120>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d01b      	beq.n	8005832 <TIM_Base_SetConfig+0xb2>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	4a29      	ldr	r2, [pc, #164]	; (80058a4 <TIM_Base_SetConfig+0x124>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d017      	beq.n	8005832 <TIM_Base_SetConfig+0xb2>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	4a28      	ldr	r2, [pc, #160]	; (80058a8 <TIM_Base_SetConfig+0x128>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d013      	beq.n	8005832 <TIM_Base_SetConfig+0xb2>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	4a27      	ldr	r2, [pc, #156]	; (80058ac <TIM_Base_SetConfig+0x12c>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d00f      	beq.n	8005832 <TIM_Base_SetConfig+0xb2>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	4a26      	ldr	r2, [pc, #152]	; (80058b0 <TIM_Base_SetConfig+0x130>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d00b      	beq.n	8005832 <TIM_Base_SetConfig+0xb2>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	4a25      	ldr	r2, [pc, #148]	; (80058b4 <TIM_Base_SetConfig+0x134>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d007      	beq.n	8005832 <TIM_Base_SetConfig+0xb2>
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	4a24      	ldr	r2, [pc, #144]	; (80058b8 <TIM_Base_SetConfig+0x138>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d003      	beq.n	8005832 <TIM_Base_SetConfig+0xb2>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	4a23      	ldr	r2, [pc, #140]	; (80058bc <TIM_Base_SetConfig+0x13c>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d108      	bne.n	8005844 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005838:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	68db      	ldr	r3, [r3, #12]
 800583e:	68fa      	ldr	r2, [r7, #12]
 8005840:	4313      	orrs	r3, r2
 8005842:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	695b      	ldr	r3, [r3, #20]
 800584e:	4313      	orrs	r3, r2
 8005850:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	68fa      	ldr	r2, [r7, #12]
 8005856:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	689a      	ldr	r2, [r3, #8]
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	681a      	ldr	r2, [r3, #0]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	4a0a      	ldr	r2, [pc, #40]	; (8005894 <TIM_Base_SetConfig+0x114>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d003      	beq.n	8005878 <TIM_Base_SetConfig+0xf8>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	4a0c      	ldr	r2, [pc, #48]	; (80058a4 <TIM_Base_SetConfig+0x124>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d103      	bne.n	8005880 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	691a      	ldr	r2, [r3, #16]
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2201      	movs	r2, #1
 8005884:	615a      	str	r2, [r3, #20]
}
 8005886:	bf00      	nop
 8005888:	3714      	adds	r7, #20
 800588a:	46bd      	mov	sp, r7
 800588c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005890:	4770      	bx	lr
 8005892:	bf00      	nop
 8005894:	40010000 	.word	0x40010000
 8005898:	40000400 	.word	0x40000400
 800589c:	40000800 	.word	0x40000800
 80058a0:	40000c00 	.word	0x40000c00
 80058a4:	40010400 	.word	0x40010400
 80058a8:	40014000 	.word	0x40014000
 80058ac:	40014400 	.word	0x40014400
 80058b0:	40014800 	.word	0x40014800
 80058b4:	40001800 	.word	0x40001800
 80058b8:	40001c00 	.word	0x40001c00
 80058bc:	40002000 	.word	0x40002000

080058c0 <__errno>:
 80058c0:	4b01      	ldr	r3, [pc, #4]	; (80058c8 <__errno+0x8>)
 80058c2:	6818      	ldr	r0, [r3, #0]
 80058c4:	4770      	bx	lr
 80058c6:	bf00      	nop
 80058c8:	200000d4 	.word	0x200000d4

080058cc <__libc_init_array>:
 80058cc:	b570      	push	{r4, r5, r6, lr}
 80058ce:	4d0d      	ldr	r5, [pc, #52]	; (8005904 <__libc_init_array+0x38>)
 80058d0:	4c0d      	ldr	r4, [pc, #52]	; (8005908 <__libc_init_array+0x3c>)
 80058d2:	1b64      	subs	r4, r4, r5
 80058d4:	10a4      	asrs	r4, r4, #2
 80058d6:	2600      	movs	r6, #0
 80058d8:	42a6      	cmp	r6, r4
 80058da:	d109      	bne.n	80058f0 <__libc_init_array+0x24>
 80058dc:	4d0b      	ldr	r5, [pc, #44]	; (800590c <__libc_init_array+0x40>)
 80058de:	4c0c      	ldr	r4, [pc, #48]	; (8005910 <__libc_init_array+0x44>)
 80058e0:	f002 ff3c 	bl	800875c <_init>
 80058e4:	1b64      	subs	r4, r4, r5
 80058e6:	10a4      	asrs	r4, r4, #2
 80058e8:	2600      	movs	r6, #0
 80058ea:	42a6      	cmp	r6, r4
 80058ec:	d105      	bne.n	80058fa <__libc_init_array+0x2e>
 80058ee:	bd70      	pop	{r4, r5, r6, pc}
 80058f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80058f4:	4798      	blx	r3
 80058f6:	3601      	adds	r6, #1
 80058f8:	e7ee      	b.n	80058d8 <__libc_init_array+0xc>
 80058fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80058fe:	4798      	blx	r3
 8005900:	3601      	adds	r6, #1
 8005902:	e7f2      	b.n	80058ea <__libc_init_array+0x1e>
 8005904:	0804f9cc 	.word	0x0804f9cc
 8005908:	0804f9cc 	.word	0x0804f9cc
 800590c:	0804f9cc 	.word	0x0804f9cc
 8005910:	0804f9d0 	.word	0x0804f9d0

08005914 <__itoa>:
 8005914:	1e93      	subs	r3, r2, #2
 8005916:	2b22      	cmp	r3, #34	; 0x22
 8005918:	b510      	push	{r4, lr}
 800591a:	460c      	mov	r4, r1
 800591c:	d904      	bls.n	8005928 <__itoa+0x14>
 800591e:	2300      	movs	r3, #0
 8005920:	700b      	strb	r3, [r1, #0]
 8005922:	461c      	mov	r4, r3
 8005924:	4620      	mov	r0, r4
 8005926:	bd10      	pop	{r4, pc}
 8005928:	2a0a      	cmp	r2, #10
 800592a:	d109      	bne.n	8005940 <__itoa+0x2c>
 800592c:	2800      	cmp	r0, #0
 800592e:	da07      	bge.n	8005940 <__itoa+0x2c>
 8005930:	232d      	movs	r3, #45	; 0x2d
 8005932:	700b      	strb	r3, [r1, #0]
 8005934:	4240      	negs	r0, r0
 8005936:	2101      	movs	r1, #1
 8005938:	4421      	add	r1, r4
 800593a:	f000 fca5 	bl	8006288 <__utoa>
 800593e:	e7f1      	b.n	8005924 <__itoa+0x10>
 8005940:	2100      	movs	r1, #0
 8005942:	e7f9      	b.n	8005938 <__itoa+0x24>

08005944 <itoa>:
 8005944:	f7ff bfe6 	b.w	8005914 <__itoa>

08005948 <memcpy>:
 8005948:	440a      	add	r2, r1
 800594a:	4291      	cmp	r1, r2
 800594c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005950:	d100      	bne.n	8005954 <memcpy+0xc>
 8005952:	4770      	bx	lr
 8005954:	b510      	push	{r4, lr}
 8005956:	f811 4b01 	ldrb.w	r4, [r1], #1
 800595a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800595e:	4291      	cmp	r1, r2
 8005960:	d1f9      	bne.n	8005956 <memcpy+0xe>
 8005962:	bd10      	pop	{r4, pc}

08005964 <memset>:
 8005964:	4402      	add	r2, r0
 8005966:	4603      	mov	r3, r0
 8005968:	4293      	cmp	r3, r2
 800596a:	d100      	bne.n	800596e <memset+0xa>
 800596c:	4770      	bx	lr
 800596e:	f803 1b01 	strb.w	r1, [r3], #1
 8005972:	e7f9      	b.n	8005968 <memset+0x4>

08005974 <__cvt>:
 8005974:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005978:	ec55 4b10 	vmov	r4, r5, d0
 800597c:	2d00      	cmp	r5, #0
 800597e:	460e      	mov	r6, r1
 8005980:	4619      	mov	r1, r3
 8005982:	462b      	mov	r3, r5
 8005984:	bfbb      	ittet	lt
 8005986:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800598a:	461d      	movlt	r5, r3
 800598c:	2300      	movge	r3, #0
 800598e:	232d      	movlt	r3, #45	; 0x2d
 8005990:	700b      	strb	r3, [r1, #0]
 8005992:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005994:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005998:	4691      	mov	r9, r2
 800599a:	f023 0820 	bic.w	r8, r3, #32
 800599e:	bfbc      	itt	lt
 80059a0:	4622      	movlt	r2, r4
 80059a2:	4614      	movlt	r4, r2
 80059a4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80059a8:	d005      	beq.n	80059b6 <__cvt+0x42>
 80059aa:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80059ae:	d100      	bne.n	80059b2 <__cvt+0x3e>
 80059b0:	3601      	adds	r6, #1
 80059b2:	2102      	movs	r1, #2
 80059b4:	e000      	b.n	80059b8 <__cvt+0x44>
 80059b6:	2103      	movs	r1, #3
 80059b8:	ab03      	add	r3, sp, #12
 80059ba:	9301      	str	r3, [sp, #4]
 80059bc:	ab02      	add	r3, sp, #8
 80059be:	9300      	str	r3, [sp, #0]
 80059c0:	ec45 4b10 	vmov	d0, r4, r5
 80059c4:	4653      	mov	r3, sl
 80059c6:	4632      	mov	r2, r6
 80059c8:	f000 fd2e 	bl	8006428 <_dtoa_r>
 80059cc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80059d0:	4607      	mov	r7, r0
 80059d2:	d102      	bne.n	80059da <__cvt+0x66>
 80059d4:	f019 0f01 	tst.w	r9, #1
 80059d8:	d022      	beq.n	8005a20 <__cvt+0xac>
 80059da:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80059de:	eb07 0906 	add.w	r9, r7, r6
 80059e2:	d110      	bne.n	8005a06 <__cvt+0x92>
 80059e4:	783b      	ldrb	r3, [r7, #0]
 80059e6:	2b30      	cmp	r3, #48	; 0x30
 80059e8:	d10a      	bne.n	8005a00 <__cvt+0x8c>
 80059ea:	2200      	movs	r2, #0
 80059ec:	2300      	movs	r3, #0
 80059ee:	4620      	mov	r0, r4
 80059f0:	4629      	mov	r1, r5
 80059f2:	f7fb f889 	bl	8000b08 <__aeabi_dcmpeq>
 80059f6:	b918      	cbnz	r0, 8005a00 <__cvt+0x8c>
 80059f8:	f1c6 0601 	rsb	r6, r6, #1
 80059fc:	f8ca 6000 	str.w	r6, [sl]
 8005a00:	f8da 3000 	ldr.w	r3, [sl]
 8005a04:	4499      	add	r9, r3
 8005a06:	2200      	movs	r2, #0
 8005a08:	2300      	movs	r3, #0
 8005a0a:	4620      	mov	r0, r4
 8005a0c:	4629      	mov	r1, r5
 8005a0e:	f7fb f87b 	bl	8000b08 <__aeabi_dcmpeq>
 8005a12:	b108      	cbz	r0, 8005a18 <__cvt+0xa4>
 8005a14:	f8cd 900c 	str.w	r9, [sp, #12]
 8005a18:	2230      	movs	r2, #48	; 0x30
 8005a1a:	9b03      	ldr	r3, [sp, #12]
 8005a1c:	454b      	cmp	r3, r9
 8005a1e:	d307      	bcc.n	8005a30 <__cvt+0xbc>
 8005a20:	9b03      	ldr	r3, [sp, #12]
 8005a22:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005a24:	1bdb      	subs	r3, r3, r7
 8005a26:	4638      	mov	r0, r7
 8005a28:	6013      	str	r3, [r2, #0]
 8005a2a:	b004      	add	sp, #16
 8005a2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a30:	1c59      	adds	r1, r3, #1
 8005a32:	9103      	str	r1, [sp, #12]
 8005a34:	701a      	strb	r2, [r3, #0]
 8005a36:	e7f0      	b.n	8005a1a <__cvt+0xa6>

08005a38 <__exponent>:
 8005a38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a3a:	4603      	mov	r3, r0
 8005a3c:	2900      	cmp	r1, #0
 8005a3e:	bfb8      	it	lt
 8005a40:	4249      	neglt	r1, r1
 8005a42:	f803 2b02 	strb.w	r2, [r3], #2
 8005a46:	bfb4      	ite	lt
 8005a48:	222d      	movlt	r2, #45	; 0x2d
 8005a4a:	222b      	movge	r2, #43	; 0x2b
 8005a4c:	2909      	cmp	r1, #9
 8005a4e:	7042      	strb	r2, [r0, #1]
 8005a50:	dd2a      	ble.n	8005aa8 <__exponent+0x70>
 8005a52:	f10d 0407 	add.w	r4, sp, #7
 8005a56:	46a4      	mov	ip, r4
 8005a58:	270a      	movs	r7, #10
 8005a5a:	46a6      	mov	lr, r4
 8005a5c:	460a      	mov	r2, r1
 8005a5e:	fb91 f6f7 	sdiv	r6, r1, r7
 8005a62:	fb07 1516 	mls	r5, r7, r6, r1
 8005a66:	3530      	adds	r5, #48	; 0x30
 8005a68:	2a63      	cmp	r2, #99	; 0x63
 8005a6a:	f104 34ff 	add.w	r4, r4, #4294967295
 8005a6e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005a72:	4631      	mov	r1, r6
 8005a74:	dcf1      	bgt.n	8005a5a <__exponent+0x22>
 8005a76:	3130      	adds	r1, #48	; 0x30
 8005a78:	f1ae 0502 	sub.w	r5, lr, #2
 8005a7c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005a80:	1c44      	adds	r4, r0, #1
 8005a82:	4629      	mov	r1, r5
 8005a84:	4561      	cmp	r1, ip
 8005a86:	d30a      	bcc.n	8005a9e <__exponent+0x66>
 8005a88:	f10d 0209 	add.w	r2, sp, #9
 8005a8c:	eba2 020e 	sub.w	r2, r2, lr
 8005a90:	4565      	cmp	r5, ip
 8005a92:	bf88      	it	hi
 8005a94:	2200      	movhi	r2, #0
 8005a96:	4413      	add	r3, r2
 8005a98:	1a18      	subs	r0, r3, r0
 8005a9a:	b003      	add	sp, #12
 8005a9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a9e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005aa2:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005aa6:	e7ed      	b.n	8005a84 <__exponent+0x4c>
 8005aa8:	2330      	movs	r3, #48	; 0x30
 8005aaa:	3130      	adds	r1, #48	; 0x30
 8005aac:	7083      	strb	r3, [r0, #2]
 8005aae:	70c1      	strb	r1, [r0, #3]
 8005ab0:	1d03      	adds	r3, r0, #4
 8005ab2:	e7f1      	b.n	8005a98 <__exponent+0x60>

08005ab4 <_printf_float>:
 8005ab4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ab8:	ed2d 8b02 	vpush	{d8}
 8005abc:	b08d      	sub	sp, #52	; 0x34
 8005abe:	460c      	mov	r4, r1
 8005ac0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005ac4:	4616      	mov	r6, r2
 8005ac6:	461f      	mov	r7, r3
 8005ac8:	4605      	mov	r5, r0
 8005aca:	f001 fa99 	bl	8007000 <_localeconv_r>
 8005ace:	f8d0 a000 	ldr.w	sl, [r0]
 8005ad2:	4650      	mov	r0, sl
 8005ad4:	f7fa fb9c 	bl	8000210 <strlen>
 8005ad8:	2300      	movs	r3, #0
 8005ada:	930a      	str	r3, [sp, #40]	; 0x28
 8005adc:	6823      	ldr	r3, [r4, #0]
 8005ade:	9305      	str	r3, [sp, #20]
 8005ae0:	f8d8 3000 	ldr.w	r3, [r8]
 8005ae4:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005ae8:	3307      	adds	r3, #7
 8005aea:	f023 0307 	bic.w	r3, r3, #7
 8005aee:	f103 0208 	add.w	r2, r3, #8
 8005af2:	f8c8 2000 	str.w	r2, [r8]
 8005af6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005afa:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005afe:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005b02:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005b06:	9307      	str	r3, [sp, #28]
 8005b08:	f8cd 8018 	str.w	r8, [sp, #24]
 8005b0c:	ee08 0a10 	vmov	s16, r0
 8005b10:	4b9f      	ldr	r3, [pc, #636]	; (8005d90 <_printf_float+0x2dc>)
 8005b12:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b16:	f04f 32ff 	mov.w	r2, #4294967295
 8005b1a:	f7fb f827 	bl	8000b6c <__aeabi_dcmpun>
 8005b1e:	bb88      	cbnz	r0, 8005b84 <_printf_float+0xd0>
 8005b20:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b24:	4b9a      	ldr	r3, [pc, #616]	; (8005d90 <_printf_float+0x2dc>)
 8005b26:	f04f 32ff 	mov.w	r2, #4294967295
 8005b2a:	f7fb f801 	bl	8000b30 <__aeabi_dcmple>
 8005b2e:	bb48      	cbnz	r0, 8005b84 <_printf_float+0xd0>
 8005b30:	2200      	movs	r2, #0
 8005b32:	2300      	movs	r3, #0
 8005b34:	4640      	mov	r0, r8
 8005b36:	4649      	mov	r1, r9
 8005b38:	f7fa fff0 	bl	8000b1c <__aeabi_dcmplt>
 8005b3c:	b110      	cbz	r0, 8005b44 <_printf_float+0x90>
 8005b3e:	232d      	movs	r3, #45	; 0x2d
 8005b40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b44:	4b93      	ldr	r3, [pc, #588]	; (8005d94 <_printf_float+0x2e0>)
 8005b46:	4894      	ldr	r0, [pc, #592]	; (8005d98 <_printf_float+0x2e4>)
 8005b48:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005b4c:	bf94      	ite	ls
 8005b4e:	4698      	movls	r8, r3
 8005b50:	4680      	movhi	r8, r0
 8005b52:	2303      	movs	r3, #3
 8005b54:	6123      	str	r3, [r4, #16]
 8005b56:	9b05      	ldr	r3, [sp, #20]
 8005b58:	f023 0204 	bic.w	r2, r3, #4
 8005b5c:	6022      	str	r2, [r4, #0]
 8005b5e:	f04f 0900 	mov.w	r9, #0
 8005b62:	9700      	str	r7, [sp, #0]
 8005b64:	4633      	mov	r3, r6
 8005b66:	aa0b      	add	r2, sp, #44	; 0x2c
 8005b68:	4621      	mov	r1, r4
 8005b6a:	4628      	mov	r0, r5
 8005b6c:	f000 f9d8 	bl	8005f20 <_printf_common>
 8005b70:	3001      	adds	r0, #1
 8005b72:	f040 8090 	bne.w	8005c96 <_printf_float+0x1e2>
 8005b76:	f04f 30ff 	mov.w	r0, #4294967295
 8005b7a:	b00d      	add	sp, #52	; 0x34
 8005b7c:	ecbd 8b02 	vpop	{d8}
 8005b80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b84:	4642      	mov	r2, r8
 8005b86:	464b      	mov	r3, r9
 8005b88:	4640      	mov	r0, r8
 8005b8a:	4649      	mov	r1, r9
 8005b8c:	f7fa ffee 	bl	8000b6c <__aeabi_dcmpun>
 8005b90:	b140      	cbz	r0, 8005ba4 <_printf_float+0xf0>
 8005b92:	464b      	mov	r3, r9
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	bfbc      	itt	lt
 8005b98:	232d      	movlt	r3, #45	; 0x2d
 8005b9a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005b9e:	487f      	ldr	r0, [pc, #508]	; (8005d9c <_printf_float+0x2e8>)
 8005ba0:	4b7f      	ldr	r3, [pc, #508]	; (8005da0 <_printf_float+0x2ec>)
 8005ba2:	e7d1      	b.n	8005b48 <_printf_float+0x94>
 8005ba4:	6863      	ldr	r3, [r4, #4]
 8005ba6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005baa:	9206      	str	r2, [sp, #24]
 8005bac:	1c5a      	adds	r2, r3, #1
 8005bae:	d13f      	bne.n	8005c30 <_printf_float+0x17c>
 8005bb0:	2306      	movs	r3, #6
 8005bb2:	6063      	str	r3, [r4, #4]
 8005bb4:	9b05      	ldr	r3, [sp, #20]
 8005bb6:	6861      	ldr	r1, [r4, #4]
 8005bb8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	9303      	str	r3, [sp, #12]
 8005bc0:	ab0a      	add	r3, sp, #40	; 0x28
 8005bc2:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005bc6:	ab09      	add	r3, sp, #36	; 0x24
 8005bc8:	ec49 8b10 	vmov	d0, r8, r9
 8005bcc:	9300      	str	r3, [sp, #0]
 8005bce:	6022      	str	r2, [r4, #0]
 8005bd0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005bd4:	4628      	mov	r0, r5
 8005bd6:	f7ff fecd 	bl	8005974 <__cvt>
 8005bda:	9b06      	ldr	r3, [sp, #24]
 8005bdc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005bde:	2b47      	cmp	r3, #71	; 0x47
 8005be0:	4680      	mov	r8, r0
 8005be2:	d108      	bne.n	8005bf6 <_printf_float+0x142>
 8005be4:	1cc8      	adds	r0, r1, #3
 8005be6:	db02      	blt.n	8005bee <_printf_float+0x13a>
 8005be8:	6863      	ldr	r3, [r4, #4]
 8005bea:	4299      	cmp	r1, r3
 8005bec:	dd41      	ble.n	8005c72 <_printf_float+0x1be>
 8005bee:	f1ab 0b02 	sub.w	fp, fp, #2
 8005bf2:	fa5f fb8b 	uxtb.w	fp, fp
 8005bf6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005bfa:	d820      	bhi.n	8005c3e <_printf_float+0x18a>
 8005bfc:	3901      	subs	r1, #1
 8005bfe:	465a      	mov	r2, fp
 8005c00:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005c04:	9109      	str	r1, [sp, #36]	; 0x24
 8005c06:	f7ff ff17 	bl	8005a38 <__exponent>
 8005c0a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005c0c:	1813      	adds	r3, r2, r0
 8005c0e:	2a01      	cmp	r2, #1
 8005c10:	4681      	mov	r9, r0
 8005c12:	6123      	str	r3, [r4, #16]
 8005c14:	dc02      	bgt.n	8005c1c <_printf_float+0x168>
 8005c16:	6822      	ldr	r2, [r4, #0]
 8005c18:	07d2      	lsls	r2, r2, #31
 8005c1a:	d501      	bpl.n	8005c20 <_printf_float+0x16c>
 8005c1c:	3301      	adds	r3, #1
 8005c1e:	6123      	str	r3, [r4, #16]
 8005c20:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d09c      	beq.n	8005b62 <_printf_float+0xae>
 8005c28:	232d      	movs	r3, #45	; 0x2d
 8005c2a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c2e:	e798      	b.n	8005b62 <_printf_float+0xae>
 8005c30:	9a06      	ldr	r2, [sp, #24]
 8005c32:	2a47      	cmp	r2, #71	; 0x47
 8005c34:	d1be      	bne.n	8005bb4 <_printf_float+0x100>
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d1bc      	bne.n	8005bb4 <_printf_float+0x100>
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	e7b9      	b.n	8005bb2 <_printf_float+0xfe>
 8005c3e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005c42:	d118      	bne.n	8005c76 <_printf_float+0x1c2>
 8005c44:	2900      	cmp	r1, #0
 8005c46:	6863      	ldr	r3, [r4, #4]
 8005c48:	dd0b      	ble.n	8005c62 <_printf_float+0x1ae>
 8005c4a:	6121      	str	r1, [r4, #16]
 8005c4c:	b913      	cbnz	r3, 8005c54 <_printf_float+0x1a0>
 8005c4e:	6822      	ldr	r2, [r4, #0]
 8005c50:	07d0      	lsls	r0, r2, #31
 8005c52:	d502      	bpl.n	8005c5a <_printf_float+0x1a6>
 8005c54:	3301      	adds	r3, #1
 8005c56:	440b      	add	r3, r1
 8005c58:	6123      	str	r3, [r4, #16]
 8005c5a:	65a1      	str	r1, [r4, #88]	; 0x58
 8005c5c:	f04f 0900 	mov.w	r9, #0
 8005c60:	e7de      	b.n	8005c20 <_printf_float+0x16c>
 8005c62:	b913      	cbnz	r3, 8005c6a <_printf_float+0x1b6>
 8005c64:	6822      	ldr	r2, [r4, #0]
 8005c66:	07d2      	lsls	r2, r2, #31
 8005c68:	d501      	bpl.n	8005c6e <_printf_float+0x1ba>
 8005c6a:	3302      	adds	r3, #2
 8005c6c:	e7f4      	b.n	8005c58 <_printf_float+0x1a4>
 8005c6e:	2301      	movs	r3, #1
 8005c70:	e7f2      	b.n	8005c58 <_printf_float+0x1a4>
 8005c72:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005c76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c78:	4299      	cmp	r1, r3
 8005c7a:	db05      	blt.n	8005c88 <_printf_float+0x1d4>
 8005c7c:	6823      	ldr	r3, [r4, #0]
 8005c7e:	6121      	str	r1, [r4, #16]
 8005c80:	07d8      	lsls	r0, r3, #31
 8005c82:	d5ea      	bpl.n	8005c5a <_printf_float+0x1a6>
 8005c84:	1c4b      	adds	r3, r1, #1
 8005c86:	e7e7      	b.n	8005c58 <_printf_float+0x1a4>
 8005c88:	2900      	cmp	r1, #0
 8005c8a:	bfd4      	ite	le
 8005c8c:	f1c1 0202 	rsble	r2, r1, #2
 8005c90:	2201      	movgt	r2, #1
 8005c92:	4413      	add	r3, r2
 8005c94:	e7e0      	b.n	8005c58 <_printf_float+0x1a4>
 8005c96:	6823      	ldr	r3, [r4, #0]
 8005c98:	055a      	lsls	r2, r3, #21
 8005c9a:	d407      	bmi.n	8005cac <_printf_float+0x1f8>
 8005c9c:	6923      	ldr	r3, [r4, #16]
 8005c9e:	4642      	mov	r2, r8
 8005ca0:	4631      	mov	r1, r6
 8005ca2:	4628      	mov	r0, r5
 8005ca4:	47b8      	blx	r7
 8005ca6:	3001      	adds	r0, #1
 8005ca8:	d12c      	bne.n	8005d04 <_printf_float+0x250>
 8005caa:	e764      	b.n	8005b76 <_printf_float+0xc2>
 8005cac:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005cb0:	f240 80e0 	bls.w	8005e74 <_printf_float+0x3c0>
 8005cb4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005cb8:	2200      	movs	r2, #0
 8005cba:	2300      	movs	r3, #0
 8005cbc:	f7fa ff24 	bl	8000b08 <__aeabi_dcmpeq>
 8005cc0:	2800      	cmp	r0, #0
 8005cc2:	d034      	beq.n	8005d2e <_printf_float+0x27a>
 8005cc4:	4a37      	ldr	r2, [pc, #220]	; (8005da4 <_printf_float+0x2f0>)
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	4631      	mov	r1, r6
 8005cca:	4628      	mov	r0, r5
 8005ccc:	47b8      	blx	r7
 8005cce:	3001      	adds	r0, #1
 8005cd0:	f43f af51 	beq.w	8005b76 <_printf_float+0xc2>
 8005cd4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005cd8:	429a      	cmp	r2, r3
 8005cda:	db02      	blt.n	8005ce2 <_printf_float+0x22e>
 8005cdc:	6823      	ldr	r3, [r4, #0]
 8005cde:	07d8      	lsls	r0, r3, #31
 8005ce0:	d510      	bpl.n	8005d04 <_printf_float+0x250>
 8005ce2:	ee18 3a10 	vmov	r3, s16
 8005ce6:	4652      	mov	r2, sl
 8005ce8:	4631      	mov	r1, r6
 8005cea:	4628      	mov	r0, r5
 8005cec:	47b8      	blx	r7
 8005cee:	3001      	adds	r0, #1
 8005cf0:	f43f af41 	beq.w	8005b76 <_printf_float+0xc2>
 8005cf4:	f04f 0800 	mov.w	r8, #0
 8005cf8:	f104 091a 	add.w	r9, r4, #26
 8005cfc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005cfe:	3b01      	subs	r3, #1
 8005d00:	4543      	cmp	r3, r8
 8005d02:	dc09      	bgt.n	8005d18 <_printf_float+0x264>
 8005d04:	6823      	ldr	r3, [r4, #0]
 8005d06:	079b      	lsls	r3, r3, #30
 8005d08:	f100 8105 	bmi.w	8005f16 <_printf_float+0x462>
 8005d0c:	68e0      	ldr	r0, [r4, #12]
 8005d0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d10:	4298      	cmp	r0, r3
 8005d12:	bfb8      	it	lt
 8005d14:	4618      	movlt	r0, r3
 8005d16:	e730      	b.n	8005b7a <_printf_float+0xc6>
 8005d18:	2301      	movs	r3, #1
 8005d1a:	464a      	mov	r2, r9
 8005d1c:	4631      	mov	r1, r6
 8005d1e:	4628      	mov	r0, r5
 8005d20:	47b8      	blx	r7
 8005d22:	3001      	adds	r0, #1
 8005d24:	f43f af27 	beq.w	8005b76 <_printf_float+0xc2>
 8005d28:	f108 0801 	add.w	r8, r8, #1
 8005d2c:	e7e6      	b.n	8005cfc <_printf_float+0x248>
 8005d2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	dc39      	bgt.n	8005da8 <_printf_float+0x2f4>
 8005d34:	4a1b      	ldr	r2, [pc, #108]	; (8005da4 <_printf_float+0x2f0>)
 8005d36:	2301      	movs	r3, #1
 8005d38:	4631      	mov	r1, r6
 8005d3a:	4628      	mov	r0, r5
 8005d3c:	47b8      	blx	r7
 8005d3e:	3001      	adds	r0, #1
 8005d40:	f43f af19 	beq.w	8005b76 <_printf_float+0xc2>
 8005d44:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005d48:	4313      	orrs	r3, r2
 8005d4a:	d102      	bne.n	8005d52 <_printf_float+0x29e>
 8005d4c:	6823      	ldr	r3, [r4, #0]
 8005d4e:	07d9      	lsls	r1, r3, #31
 8005d50:	d5d8      	bpl.n	8005d04 <_printf_float+0x250>
 8005d52:	ee18 3a10 	vmov	r3, s16
 8005d56:	4652      	mov	r2, sl
 8005d58:	4631      	mov	r1, r6
 8005d5a:	4628      	mov	r0, r5
 8005d5c:	47b8      	blx	r7
 8005d5e:	3001      	adds	r0, #1
 8005d60:	f43f af09 	beq.w	8005b76 <_printf_float+0xc2>
 8005d64:	f04f 0900 	mov.w	r9, #0
 8005d68:	f104 0a1a 	add.w	sl, r4, #26
 8005d6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d6e:	425b      	negs	r3, r3
 8005d70:	454b      	cmp	r3, r9
 8005d72:	dc01      	bgt.n	8005d78 <_printf_float+0x2c4>
 8005d74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d76:	e792      	b.n	8005c9e <_printf_float+0x1ea>
 8005d78:	2301      	movs	r3, #1
 8005d7a:	4652      	mov	r2, sl
 8005d7c:	4631      	mov	r1, r6
 8005d7e:	4628      	mov	r0, r5
 8005d80:	47b8      	blx	r7
 8005d82:	3001      	adds	r0, #1
 8005d84:	f43f aef7 	beq.w	8005b76 <_printf_float+0xc2>
 8005d88:	f109 0901 	add.w	r9, r9, #1
 8005d8c:	e7ee      	b.n	8005d6c <_printf_float+0x2b8>
 8005d8e:	bf00      	nop
 8005d90:	7fefffff 	.word	0x7fefffff
 8005d94:	0804f5bc 	.word	0x0804f5bc
 8005d98:	0804f5c0 	.word	0x0804f5c0
 8005d9c:	0804f5c8 	.word	0x0804f5c8
 8005da0:	0804f5c4 	.word	0x0804f5c4
 8005da4:	0804f5cc 	.word	0x0804f5cc
 8005da8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005daa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005dac:	429a      	cmp	r2, r3
 8005dae:	bfa8      	it	ge
 8005db0:	461a      	movge	r2, r3
 8005db2:	2a00      	cmp	r2, #0
 8005db4:	4691      	mov	r9, r2
 8005db6:	dc37      	bgt.n	8005e28 <_printf_float+0x374>
 8005db8:	f04f 0b00 	mov.w	fp, #0
 8005dbc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005dc0:	f104 021a 	add.w	r2, r4, #26
 8005dc4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005dc6:	9305      	str	r3, [sp, #20]
 8005dc8:	eba3 0309 	sub.w	r3, r3, r9
 8005dcc:	455b      	cmp	r3, fp
 8005dce:	dc33      	bgt.n	8005e38 <_printf_float+0x384>
 8005dd0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005dd4:	429a      	cmp	r2, r3
 8005dd6:	db3b      	blt.n	8005e50 <_printf_float+0x39c>
 8005dd8:	6823      	ldr	r3, [r4, #0]
 8005dda:	07da      	lsls	r2, r3, #31
 8005ddc:	d438      	bmi.n	8005e50 <_printf_float+0x39c>
 8005dde:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005de0:	9b05      	ldr	r3, [sp, #20]
 8005de2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005de4:	1ad3      	subs	r3, r2, r3
 8005de6:	eba2 0901 	sub.w	r9, r2, r1
 8005dea:	4599      	cmp	r9, r3
 8005dec:	bfa8      	it	ge
 8005dee:	4699      	movge	r9, r3
 8005df0:	f1b9 0f00 	cmp.w	r9, #0
 8005df4:	dc35      	bgt.n	8005e62 <_printf_float+0x3ae>
 8005df6:	f04f 0800 	mov.w	r8, #0
 8005dfa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005dfe:	f104 0a1a 	add.w	sl, r4, #26
 8005e02:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005e06:	1a9b      	subs	r3, r3, r2
 8005e08:	eba3 0309 	sub.w	r3, r3, r9
 8005e0c:	4543      	cmp	r3, r8
 8005e0e:	f77f af79 	ble.w	8005d04 <_printf_float+0x250>
 8005e12:	2301      	movs	r3, #1
 8005e14:	4652      	mov	r2, sl
 8005e16:	4631      	mov	r1, r6
 8005e18:	4628      	mov	r0, r5
 8005e1a:	47b8      	blx	r7
 8005e1c:	3001      	adds	r0, #1
 8005e1e:	f43f aeaa 	beq.w	8005b76 <_printf_float+0xc2>
 8005e22:	f108 0801 	add.w	r8, r8, #1
 8005e26:	e7ec      	b.n	8005e02 <_printf_float+0x34e>
 8005e28:	4613      	mov	r3, r2
 8005e2a:	4631      	mov	r1, r6
 8005e2c:	4642      	mov	r2, r8
 8005e2e:	4628      	mov	r0, r5
 8005e30:	47b8      	blx	r7
 8005e32:	3001      	adds	r0, #1
 8005e34:	d1c0      	bne.n	8005db8 <_printf_float+0x304>
 8005e36:	e69e      	b.n	8005b76 <_printf_float+0xc2>
 8005e38:	2301      	movs	r3, #1
 8005e3a:	4631      	mov	r1, r6
 8005e3c:	4628      	mov	r0, r5
 8005e3e:	9205      	str	r2, [sp, #20]
 8005e40:	47b8      	blx	r7
 8005e42:	3001      	adds	r0, #1
 8005e44:	f43f ae97 	beq.w	8005b76 <_printf_float+0xc2>
 8005e48:	9a05      	ldr	r2, [sp, #20]
 8005e4a:	f10b 0b01 	add.w	fp, fp, #1
 8005e4e:	e7b9      	b.n	8005dc4 <_printf_float+0x310>
 8005e50:	ee18 3a10 	vmov	r3, s16
 8005e54:	4652      	mov	r2, sl
 8005e56:	4631      	mov	r1, r6
 8005e58:	4628      	mov	r0, r5
 8005e5a:	47b8      	blx	r7
 8005e5c:	3001      	adds	r0, #1
 8005e5e:	d1be      	bne.n	8005dde <_printf_float+0x32a>
 8005e60:	e689      	b.n	8005b76 <_printf_float+0xc2>
 8005e62:	9a05      	ldr	r2, [sp, #20]
 8005e64:	464b      	mov	r3, r9
 8005e66:	4442      	add	r2, r8
 8005e68:	4631      	mov	r1, r6
 8005e6a:	4628      	mov	r0, r5
 8005e6c:	47b8      	blx	r7
 8005e6e:	3001      	adds	r0, #1
 8005e70:	d1c1      	bne.n	8005df6 <_printf_float+0x342>
 8005e72:	e680      	b.n	8005b76 <_printf_float+0xc2>
 8005e74:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005e76:	2a01      	cmp	r2, #1
 8005e78:	dc01      	bgt.n	8005e7e <_printf_float+0x3ca>
 8005e7a:	07db      	lsls	r3, r3, #31
 8005e7c:	d538      	bpl.n	8005ef0 <_printf_float+0x43c>
 8005e7e:	2301      	movs	r3, #1
 8005e80:	4642      	mov	r2, r8
 8005e82:	4631      	mov	r1, r6
 8005e84:	4628      	mov	r0, r5
 8005e86:	47b8      	blx	r7
 8005e88:	3001      	adds	r0, #1
 8005e8a:	f43f ae74 	beq.w	8005b76 <_printf_float+0xc2>
 8005e8e:	ee18 3a10 	vmov	r3, s16
 8005e92:	4652      	mov	r2, sl
 8005e94:	4631      	mov	r1, r6
 8005e96:	4628      	mov	r0, r5
 8005e98:	47b8      	blx	r7
 8005e9a:	3001      	adds	r0, #1
 8005e9c:	f43f ae6b 	beq.w	8005b76 <_printf_float+0xc2>
 8005ea0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	f7fa fe2e 	bl	8000b08 <__aeabi_dcmpeq>
 8005eac:	b9d8      	cbnz	r0, 8005ee6 <_printf_float+0x432>
 8005eae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005eb0:	f108 0201 	add.w	r2, r8, #1
 8005eb4:	3b01      	subs	r3, #1
 8005eb6:	4631      	mov	r1, r6
 8005eb8:	4628      	mov	r0, r5
 8005eba:	47b8      	blx	r7
 8005ebc:	3001      	adds	r0, #1
 8005ebe:	d10e      	bne.n	8005ede <_printf_float+0x42a>
 8005ec0:	e659      	b.n	8005b76 <_printf_float+0xc2>
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	4652      	mov	r2, sl
 8005ec6:	4631      	mov	r1, r6
 8005ec8:	4628      	mov	r0, r5
 8005eca:	47b8      	blx	r7
 8005ecc:	3001      	adds	r0, #1
 8005ece:	f43f ae52 	beq.w	8005b76 <_printf_float+0xc2>
 8005ed2:	f108 0801 	add.w	r8, r8, #1
 8005ed6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ed8:	3b01      	subs	r3, #1
 8005eda:	4543      	cmp	r3, r8
 8005edc:	dcf1      	bgt.n	8005ec2 <_printf_float+0x40e>
 8005ede:	464b      	mov	r3, r9
 8005ee0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005ee4:	e6dc      	b.n	8005ca0 <_printf_float+0x1ec>
 8005ee6:	f04f 0800 	mov.w	r8, #0
 8005eea:	f104 0a1a 	add.w	sl, r4, #26
 8005eee:	e7f2      	b.n	8005ed6 <_printf_float+0x422>
 8005ef0:	2301      	movs	r3, #1
 8005ef2:	4642      	mov	r2, r8
 8005ef4:	e7df      	b.n	8005eb6 <_printf_float+0x402>
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	464a      	mov	r2, r9
 8005efa:	4631      	mov	r1, r6
 8005efc:	4628      	mov	r0, r5
 8005efe:	47b8      	blx	r7
 8005f00:	3001      	adds	r0, #1
 8005f02:	f43f ae38 	beq.w	8005b76 <_printf_float+0xc2>
 8005f06:	f108 0801 	add.w	r8, r8, #1
 8005f0a:	68e3      	ldr	r3, [r4, #12]
 8005f0c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005f0e:	1a5b      	subs	r3, r3, r1
 8005f10:	4543      	cmp	r3, r8
 8005f12:	dcf0      	bgt.n	8005ef6 <_printf_float+0x442>
 8005f14:	e6fa      	b.n	8005d0c <_printf_float+0x258>
 8005f16:	f04f 0800 	mov.w	r8, #0
 8005f1a:	f104 0919 	add.w	r9, r4, #25
 8005f1e:	e7f4      	b.n	8005f0a <_printf_float+0x456>

08005f20 <_printf_common>:
 8005f20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f24:	4616      	mov	r6, r2
 8005f26:	4699      	mov	r9, r3
 8005f28:	688a      	ldr	r2, [r1, #8]
 8005f2a:	690b      	ldr	r3, [r1, #16]
 8005f2c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005f30:	4293      	cmp	r3, r2
 8005f32:	bfb8      	it	lt
 8005f34:	4613      	movlt	r3, r2
 8005f36:	6033      	str	r3, [r6, #0]
 8005f38:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005f3c:	4607      	mov	r7, r0
 8005f3e:	460c      	mov	r4, r1
 8005f40:	b10a      	cbz	r2, 8005f46 <_printf_common+0x26>
 8005f42:	3301      	adds	r3, #1
 8005f44:	6033      	str	r3, [r6, #0]
 8005f46:	6823      	ldr	r3, [r4, #0]
 8005f48:	0699      	lsls	r1, r3, #26
 8005f4a:	bf42      	ittt	mi
 8005f4c:	6833      	ldrmi	r3, [r6, #0]
 8005f4e:	3302      	addmi	r3, #2
 8005f50:	6033      	strmi	r3, [r6, #0]
 8005f52:	6825      	ldr	r5, [r4, #0]
 8005f54:	f015 0506 	ands.w	r5, r5, #6
 8005f58:	d106      	bne.n	8005f68 <_printf_common+0x48>
 8005f5a:	f104 0a19 	add.w	sl, r4, #25
 8005f5e:	68e3      	ldr	r3, [r4, #12]
 8005f60:	6832      	ldr	r2, [r6, #0]
 8005f62:	1a9b      	subs	r3, r3, r2
 8005f64:	42ab      	cmp	r3, r5
 8005f66:	dc26      	bgt.n	8005fb6 <_printf_common+0x96>
 8005f68:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005f6c:	1e13      	subs	r3, r2, #0
 8005f6e:	6822      	ldr	r2, [r4, #0]
 8005f70:	bf18      	it	ne
 8005f72:	2301      	movne	r3, #1
 8005f74:	0692      	lsls	r2, r2, #26
 8005f76:	d42b      	bmi.n	8005fd0 <_printf_common+0xb0>
 8005f78:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005f7c:	4649      	mov	r1, r9
 8005f7e:	4638      	mov	r0, r7
 8005f80:	47c0      	blx	r8
 8005f82:	3001      	adds	r0, #1
 8005f84:	d01e      	beq.n	8005fc4 <_printf_common+0xa4>
 8005f86:	6823      	ldr	r3, [r4, #0]
 8005f88:	68e5      	ldr	r5, [r4, #12]
 8005f8a:	6832      	ldr	r2, [r6, #0]
 8005f8c:	f003 0306 	and.w	r3, r3, #6
 8005f90:	2b04      	cmp	r3, #4
 8005f92:	bf08      	it	eq
 8005f94:	1aad      	subeq	r5, r5, r2
 8005f96:	68a3      	ldr	r3, [r4, #8]
 8005f98:	6922      	ldr	r2, [r4, #16]
 8005f9a:	bf0c      	ite	eq
 8005f9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005fa0:	2500      	movne	r5, #0
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	bfc4      	itt	gt
 8005fa6:	1a9b      	subgt	r3, r3, r2
 8005fa8:	18ed      	addgt	r5, r5, r3
 8005faa:	2600      	movs	r6, #0
 8005fac:	341a      	adds	r4, #26
 8005fae:	42b5      	cmp	r5, r6
 8005fb0:	d11a      	bne.n	8005fe8 <_printf_common+0xc8>
 8005fb2:	2000      	movs	r0, #0
 8005fb4:	e008      	b.n	8005fc8 <_printf_common+0xa8>
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	4652      	mov	r2, sl
 8005fba:	4649      	mov	r1, r9
 8005fbc:	4638      	mov	r0, r7
 8005fbe:	47c0      	blx	r8
 8005fc0:	3001      	adds	r0, #1
 8005fc2:	d103      	bne.n	8005fcc <_printf_common+0xac>
 8005fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8005fc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fcc:	3501      	adds	r5, #1
 8005fce:	e7c6      	b.n	8005f5e <_printf_common+0x3e>
 8005fd0:	18e1      	adds	r1, r4, r3
 8005fd2:	1c5a      	adds	r2, r3, #1
 8005fd4:	2030      	movs	r0, #48	; 0x30
 8005fd6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005fda:	4422      	add	r2, r4
 8005fdc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005fe0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005fe4:	3302      	adds	r3, #2
 8005fe6:	e7c7      	b.n	8005f78 <_printf_common+0x58>
 8005fe8:	2301      	movs	r3, #1
 8005fea:	4622      	mov	r2, r4
 8005fec:	4649      	mov	r1, r9
 8005fee:	4638      	mov	r0, r7
 8005ff0:	47c0      	blx	r8
 8005ff2:	3001      	adds	r0, #1
 8005ff4:	d0e6      	beq.n	8005fc4 <_printf_common+0xa4>
 8005ff6:	3601      	adds	r6, #1
 8005ff8:	e7d9      	b.n	8005fae <_printf_common+0x8e>
	...

08005ffc <_printf_i>:
 8005ffc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006000:	460c      	mov	r4, r1
 8006002:	4691      	mov	r9, r2
 8006004:	7e27      	ldrb	r7, [r4, #24]
 8006006:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006008:	2f78      	cmp	r7, #120	; 0x78
 800600a:	4680      	mov	r8, r0
 800600c:	469a      	mov	sl, r3
 800600e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006012:	d807      	bhi.n	8006024 <_printf_i+0x28>
 8006014:	2f62      	cmp	r7, #98	; 0x62
 8006016:	d80a      	bhi.n	800602e <_printf_i+0x32>
 8006018:	2f00      	cmp	r7, #0
 800601a:	f000 80d8 	beq.w	80061ce <_printf_i+0x1d2>
 800601e:	2f58      	cmp	r7, #88	; 0x58
 8006020:	f000 80a3 	beq.w	800616a <_printf_i+0x16e>
 8006024:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006028:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800602c:	e03a      	b.n	80060a4 <_printf_i+0xa8>
 800602e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006032:	2b15      	cmp	r3, #21
 8006034:	d8f6      	bhi.n	8006024 <_printf_i+0x28>
 8006036:	a001      	add	r0, pc, #4	; (adr r0, 800603c <_printf_i+0x40>)
 8006038:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800603c:	08006095 	.word	0x08006095
 8006040:	080060a9 	.word	0x080060a9
 8006044:	08006025 	.word	0x08006025
 8006048:	08006025 	.word	0x08006025
 800604c:	08006025 	.word	0x08006025
 8006050:	08006025 	.word	0x08006025
 8006054:	080060a9 	.word	0x080060a9
 8006058:	08006025 	.word	0x08006025
 800605c:	08006025 	.word	0x08006025
 8006060:	08006025 	.word	0x08006025
 8006064:	08006025 	.word	0x08006025
 8006068:	080061b5 	.word	0x080061b5
 800606c:	080060d9 	.word	0x080060d9
 8006070:	08006197 	.word	0x08006197
 8006074:	08006025 	.word	0x08006025
 8006078:	08006025 	.word	0x08006025
 800607c:	080061d7 	.word	0x080061d7
 8006080:	08006025 	.word	0x08006025
 8006084:	080060d9 	.word	0x080060d9
 8006088:	08006025 	.word	0x08006025
 800608c:	08006025 	.word	0x08006025
 8006090:	0800619f 	.word	0x0800619f
 8006094:	680b      	ldr	r3, [r1, #0]
 8006096:	1d1a      	adds	r2, r3, #4
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	600a      	str	r2, [r1, #0]
 800609c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80060a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80060a4:	2301      	movs	r3, #1
 80060a6:	e0a3      	b.n	80061f0 <_printf_i+0x1f4>
 80060a8:	6825      	ldr	r5, [r4, #0]
 80060aa:	6808      	ldr	r0, [r1, #0]
 80060ac:	062e      	lsls	r6, r5, #24
 80060ae:	f100 0304 	add.w	r3, r0, #4
 80060b2:	d50a      	bpl.n	80060ca <_printf_i+0xce>
 80060b4:	6805      	ldr	r5, [r0, #0]
 80060b6:	600b      	str	r3, [r1, #0]
 80060b8:	2d00      	cmp	r5, #0
 80060ba:	da03      	bge.n	80060c4 <_printf_i+0xc8>
 80060bc:	232d      	movs	r3, #45	; 0x2d
 80060be:	426d      	negs	r5, r5
 80060c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80060c4:	485e      	ldr	r0, [pc, #376]	; (8006240 <_printf_i+0x244>)
 80060c6:	230a      	movs	r3, #10
 80060c8:	e019      	b.n	80060fe <_printf_i+0x102>
 80060ca:	f015 0f40 	tst.w	r5, #64	; 0x40
 80060ce:	6805      	ldr	r5, [r0, #0]
 80060d0:	600b      	str	r3, [r1, #0]
 80060d2:	bf18      	it	ne
 80060d4:	b22d      	sxthne	r5, r5
 80060d6:	e7ef      	b.n	80060b8 <_printf_i+0xbc>
 80060d8:	680b      	ldr	r3, [r1, #0]
 80060da:	6825      	ldr	r5, [r4, #0]
 80060dc:	1d18      	adds	r0, r3, #4
 80060de:	6008      	str	r0, [r1, #0]
 80060e0:	0628      	lsls	r0, r5, #24
 80060e2:	d501      	bpl.n	80060e8 <_printf_i+0xec>
 80060e4:	681d      	ldr	r5, [r3, #0]
 80060e6:	e002      	b.n	80060ee <_printf_i+0xf2>
 80060e8:	0669      	lsls	r1, r5, #25
 80060ea:	d5fb      	bpl.n	80060e4 <_printf_i+0xe8>
 80060ec:	881d      	ldrh	r5, [r3, #0]
 80060ee:	4854      	ldr	r0, [pc, #336]	; (8006240 <_printf_i+0x244>)
 80060f0:	2f6f      	cmp	r7, #111	; 0x6f
 80060f2:	bf0c      	ite	eq
 80060f4:	2308      	moveq	r3, #8
 80060f6:	230a      	movne	r3, #10
 80060f8:	2100      	movs	r1, #0
 80060fa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80060fe:	6866      	ldr	r6, [r4, #4]
 8006100:	60a6      	str	r6, [r4, #8]
 8006102:	2e00      	cmp	r6, #0
 8006104:	bfa2      	ittt	ge
 8006106:	6821      	ldrge	r1, [r4, #0]
 8006108:	f021 0104 	bicge.w	r1, r1, #4
 800610c:	6021      	strge	r1, [r4, #0]
 800610e:	b90d      	cbnz	r5, 8006114 <_printf_i+0x118>
 8006110:	2e00      	cmp	r6, #0
 8006112:	d04d      	beq.n	80061b0 <_printf_i+0x1b4>
 8006114:	4616      	mov	r6, r2
 8006116:	fbb5 f1f3 	udiv	r1, r5, r3
 800611a:	fb03 5711 	mls	r7, r3, r1, r5
 800611e:	5dc7      	ldrb	r7, [r0, r7]
 8006120:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006124:	462f      	mov	r7, r5
 8006126:	42bb      	cmp	r3, r7
 8006128:	460d      	mov	r5, r1
 800612a:	d9f4      	bls.n	8006116 <_printf_i+0x11a>
 800612c:	2b08      	cmp	r3, #8
 800612e:	d10b      	bne.n	8006148 <_printf_i+0x14c>
 8006130:	6823      	ldr	r3, [r4, #0]
 8006132:	07df      	lsls	r7, r3, #31
 8006134:	d508      	bpl.n	8006148 <_printf_i+0x14c>
 8006136:	6923      	ldr	r3, [r4, #16]
 8006138:	6861      	ldr	r1, [r4, #4]
 800613a:	4299      	cmp	r1, r3
 800613c:	bfde      	ittt	le
 800613e:	2330      	movle	r3, #48	; 0x30
 8006140:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006144:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006148:	1b92      	subs	r2, r2, r6
 800614a:	6122      	str	r2, [r4, #16]
 800614c:	f8cd a000 	str.w	sl, [sp]
 8006150:	464b      	mov	r3, r9
 8006152:	aa03      	add	r2, sp, #12
 8006154:	4621      	mov	r1, r4
 8006156:	4640      	mov	r0, r8
 8006158:	f7ff fee2 	bl	8005f20 <_printf_common>
 800615c:	3001      	adds	r0, #1
 800615e:	d14c      	bne.n	80061fa <_printf_i+0x1fe>
 8006160:	f04f 30ff 	mov.w	r0, #4294967295
 8006164:	b004      	add	sp, #16
 8006166:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800616a:	4835      	ldr	r0, [pc, #212]	; (8006240 <_printf_i+0x244>)
 800616c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006170:	6823      	ldr	r3, [r4, #0]
 8006172:	680e      	ldr	r6, [r1, #0]
 8006174:	061f      	lsls	r7, r3, #24
 8006176:	f856 5b04 	ldr.w	r5, [r6], #4
 800617a:	600e      	str	r6, [r1, #0]
 800617c:	d514      	bpl.n	80061a8 <_printf_i+0x1ac>
 800617e:	07d9      	lsls	r1, r3, #31
 8006180:	bf44      	itt	mi
 8006182:	f043 0320 	orrmi.w	r3, r3, #32
 8006186:	6023      	strmi	r3, [r4, #0]
 8006188:	b91d      	cbnz	r5, 8006192 <_printf_i+0x196>
 800618a:	6823      	ldr	r3, [r4, #0]
 800618c:	f023 0320 	bic.w	r3, r3, #32
 8006190:	6023      	str	r3, [r4, #0]
 8006192:	2310      	movs	r3, #16
 8006194:	e7b0      	b.n	80060f8 <_printf_i+0xfc>
 8006196:	6823      	ldr	r3, [r4, #0]
 8006198:	f043 0320 	orr.w	r3, r3, #32
 800619c:	6023      	str	r3, [r4, #0]
 800619e:	2378      	movs	r3, #120	; 0x78
 80061a0:	4828      	ldr	r0, [pc, #160]	; (8006244 <_printf_i+0x248>)
 80061a2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80061a6:	e7e3      	b.n	8006170 <_printf_i+0x174>
 80061a8:	065e      	lsls	r6, r3, #25
 80061aa:	bf48      	it	mi
 80061ac:	b2ad      	uxthmi	r5, r5
 80061ae:	e7e6      	b.n	800617e <_printf_i+0x182>
 80061b0:	4616      	mov	r6, r2
 80061b2:	e7bb      	b.n	800612c <_printf_i+0x130>
 80061b4:	680b      	ldr	r3, [r1, #0]
 80061b6:	6826      	ldr	r6, [r4, #0]
 80061b8:	6960      	ldr	r0, [r4, #20]
 80061ba:	1d1d      	adds	r5, r3, #4
 80061bc:	600d      	str	r5, [r1, #0]
 80061be:	0635      	lsls	r5, r6, #24
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	d501      	bpl.n	80061c8 <_printf_i+0x1cc>
 80061c4:	6018      	str	r0, [r3, #0]
 80061c6:	e002      	b.n	80061ce <_printf_i+0x1d2>
 80061c8:	0671      	lsls	r1, r6, #25
 80061ca:	d5fb      	bpl.n	80061c4 <_printf_i+0x1c8>
 80061cc:	8018      	strh	r0, [r3, #0]
 80061ce:	2300      	movs	r3, #0
 80061d0:	6123      	str	r3, [r4, #16]
 80061d2:	4616      	mov	r6, r2
 80061d4:	e7ba      	b.n	800614c <_printf_i+0x150>
 80061d6:	680b      	ldr	r3, [r1, #0]
 80061d8:	1d1a      	adds	r2, r3, #4
 80061da:	600a      	str	r2, [r1, #0]
 80061dc:	681e      	ldr	r6, [r3, #0]
 80061de:	6862      	ldr	r2, [r4, #4]
 80061e0:	2100      	movs	r1, #0
 80061e2:	4630      	mov	r0, r6
 80061e4:	f7fa f81c 	bl	8000220 <memchr>
 80061e8:	b108      	cbz	r0, 80061ee <_printf_i+0x1f2>
 80061ea:	1b80      	subs	r0, r0, r6
 80061ec:	6060      	str	r0, [r4, #4]
 80061ee:	6863      	ldr	r3, [r4, #4]
 80061f0:	6123      	str	r3, [r4, #16]
 80061f2:	2300      	movs	r3, #0
 80061f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80061f8:	e7a8      	b.n	800614c <_printf_i+0x150>
 80061fa:	6923      	ldr	r3, [r4, #16]
 80061fc:	4632      	mov	r2, r6
 80061fe:	4649      	mov	r1, r9
 8006200:	4640      	mov	r0, r8
 8006202:	47d0      	blx	sl
 8006204:	3001      	adds	r0, #1
 8006206:	d0ab      	beq.n	8006160 <_printf_i+0x164>
 8006208:	6823      	ldr	r3, [r4, #0]
 800620a:	079b      	lsls	r3, r3, #30
 800620c:	d413      	bmi.n	8006236 <_printf_i+0x23a>
 800620e:	68e0      	ldr	r0, [r4, #12]
 8006210:	9b03      	ldr	r3, [sp, #12]
 8006212:	4298      	cmp	r0, r3
 8006214:	bfb8      	it	lt
 8006216:	4618      	movlt	r0, r3
 8006218:	e7a4      	b.n	8006164 <_printf_i+0x168>
 800621a:	2301      	movs	r3, #1
 800621c:	4632      	mov	r2, r6
 800621e:	4649      	mov	r1, r9
 8006220:	4640      	mov	r0, r8
 8006222:	47d0      	blx	sl
 8006224:	3001      	adds	r0, #1
 8006226:	d09b      	beq.n	8006160 <_printf_i+0x164>
 8006228:	3501      	adds	r5, #1
 800622a:	68e3      	ldr	r3, [r4, #12]
 800622c:	9903      	ldr	r1, [sp, #12]
 800622e:	1a5b      	subs	r3, r3, r1
 8006230:	42ab      	cmp	r3, r5
 8006232:	dcf2      	bgt.n	800621a <_printf_i+0x21e>
 8006234:	e7eb      	b.n	800620e <_printf_i+0x212>
 8006236:	2500      	movs	r5, #0
 8006238:	f104 0619 	add.w	r6, r4, #25
 800623c:	e7f5      	b.n	800622a <_printf_i+0x22e>
 800623e:	bf00      	nop
 8006240:	0804f5ce 	.word	0x0804f5ce
 8006244:	0804f5df 	.word	0x0804f5df

08006248 <siprintf>:
 8006248:	b40e      	push	{r1, r2, r3}
 800624a:	b500      	push	{lr}
 800624c:	b09c      	sub	sp, #112	; 0x70
 800624e:	ab1d      	add	r3, sp, #116	; 0x74
 8006250:	9002      	str	r0, [sp, #8]
 8006252:	9006      	str	r0, [sp, #24]
 8006254:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006258:	4809      	ldr	r0, [pc, #36]	; (8006280 <siprintf+0x38>)
 800625a:	9107      	str	r1, [sp, #28]
 800625c:	9104      	str	r1, [sp, #16]
 800625e:	4909      	ldr	r1, [pc, #36]	; (8006284 <siprintf+0x3c>)
 8006260:	f853 2b04 	ldr.w	r2, [r3], #4
 8006264:	9105      	str	r1, [sp, #20]
 8006266:	6800      	ldr	r0, [r0, #0]
 8006268:	9301      	str	r3, [sp, #4]
 800626a:	a902      	add	r1, sp, #8
 800626c:	f001 fb68 	bl	8007940 <_svfiprintf_r>
 8006270:	9b02      	ldr	r3, [sp, #8]
 8006272:	2200      	movs	r2, #0
 8006274:	701a      	strb	r2, [r3, #0]
 8006276:	b01c      	add	sp, #112	; 0x70
 8006278:	f85d eb04 	ldr.w	lr, [sp], #4
 800627c:	b003      	add	sp, #12
 800627e:	4770      	bx	lr
 8006280:	200000d4 	.word	0x200000d4
 8006284:	ffff0208 	.word	0xffff0208

08006288 <__utoa>:
 8006288:	b5f0      	push	{r4, r5, r6, r7, lr}
 800628a:	4c1f      	ldr	r4, [pc, #124]	; (8006308 <__utoa+0x80>)
 800628c:	b08b      	sub	sp, #44	; 0x2c
 800628e:	4605      	mov	r5, r0
 8006290:	460b      	mov	r3, r1
 8006292:	466e      	mov	r6, sp
 8006294:	f104 0c20 	add.w	ip, r4, #32
 8006298:	6820      	ldr	r0, [r4, #0]
 800629a:	6861      	ldr	r1, [r4, #4]
 800629c:	4637      	mov	r7, r6
 800629e:	c703      	stmia	r7!, {r0, r1}
 80062a0:	3408      	adds	r4, #8
 80062a2:	4564      	cmp	r4, ip
 80062a4:	463e      	mov	r6, r7
 80062a6:	d1f7      	bne.n	8006298 <__utoa+0x10>
 80062a8:	7921      	ldrb	r1, [r4, #4]
 80062aa:	7139      	strb	r1, [r7, #4]
 80062ac:	1e91      	subs	r1, r2, #2
 80062ae:	6820      	ldr	r0, [r4, #0]
 80062b0:	6038      	str	r0, [r7, #0]
 80062b2:	2922      	cmp	r1, #34	; 0x22
 80062b4:	f04f 0100 	mov.w	r1, #0
 80062b8:	d904      	bls.n	80062c4 <__utoa+0x3c>
 80062ba:	7019      	strb	r1, [r3, #0]
 80062bc:	460b      	mov	r3, r1
 80062be:	4618      	mov	r0, r3
 80062c0:	b00b      	add	sp, #44	; 0x2c
 80062c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80062c4:	1e58      	subs	r0, r3, #1
 80062c6:	4684      	mov	ip, r0
 80062c8:	fbb5 f7f2 	udiv	r7, r5, r2
 80062cc:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 80062d0:	fb02 5617 	mls	r6, r2, r7, r5
 80062d4:	4476      	add	r6, lr
 80062d6:	460c      	mov	r4, r1
 80062d8:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 80062dc:	f80c 6f01 	strb.w	r6, [ip, #1]!
 80062e0:	462e      	mov	r6, r5
 80062e2:	42b2      	cmp	r2, r6
 80062e4:	f101 0101 	add.w	r1, r1, #1
 80062e8:	463d      	mov	r5, r7
 80062ea:	d9ed      	bls.n	80062c8 <__utoa+0x40>
 80062ec:	2200      	movs	r2, #0
 80062ee:	545a      	strb	r2, [r3, r1]
 80062f0:	1919      	adds	r1, r3, r4
 80062f2:	1aa5      	subs	r5, r4, r2
 80062f4:	42aa      	cmp	r2, r5
 80062f6:	dae2      	bge.n	80062be <__utoa+0x36>
 80062f8:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 80062fc:	780e      	ldrb	r6, [r1, #0]
 80062fe:	7006      	strb	r6, [r0, #0]
 8006300:	3201      	adds	r2, #1
 8006302:	f801 5901 	strb.w	r5, [r1], #-1
 8006306:	e7f4      	b.n	80062f2 <__utoa+0x6a>
 8006308:	0804f5f0 	.word	0x0804f5f0

0800630c <quorem>:
 800630c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006310:	6903      	ldr	r3, [r0, #16]
 8006312:	690c      	ldr	r4, [r1, #16]
 8006314:	42a3      	cmp	r3, r4
 8006316:	4607      	mov	r7, r0
 8006318:	f2c0 8081 	blt.w	800641e <quorem+0x112>
 800631c:	3c01      	subs	r4, #1
 800631e:	f101 0814 	add.w	r8, r1, #20
 8006322:	f100 0514 	add.w	r5, r0, #20
 8006326:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800632a:	9301      	str	r3, [sp, #4]
 800632c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006330:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006334:	3301      	adds	r3, #1
 8006336:	429a      	cmp	r2, r3
 8006338:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800633c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006340:	fbb2 f6f3 	udiv	r6, r2, r3
 8006344:	d331      	bcc.n	80063aa <quorem+0x9e>
 8006346:	f04f 0e00 	mov.w	lr, #0
 800634a:	4640      	mov	r0, r8
 800634c:	46ac      	mov	ip, r5
 800634e:	46f2      	mov	sl, lr
 8006350:	f850 2b04 	ldr.w	r2, [r0], #4
 8006354:	b293      	uxth	r3, r2
 8006356:	fb06 e303 	mla	r3, r6, r3, lr
 800635a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800635e:	b29b      	uxth	r3, r3
 8006360:	ebaa 0303 	sub.w	r3, sl, r3
 8006364:	0c12      	lsrs	r2, r2, #16
 8006366:	f8dc a000 	ldr.w	sl, [ip]
 800636a:	fb06 e202 	mla	r2, r6, r2, lr
 800636e:	fa13 f38a 	uxtah	r3, r3, sl
 8006372:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006376:	fa1f fa82 	uxth.w	sl, r2
 800637a:	f8dc 2000 	ldr.w	r2, [ip]
 800637e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8006382:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006386:	b29b      	uxth	r3, r3
 8006388:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800638c:	4581      	cmp	r9, r0
 800638e:	f84c 3b04 	str.w	r3, [ip], #4
 8006392:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006396:	d2db      	bcs.n	8006350 <quorem+0x44>
 8006398:	f855 300b 	ldr.w	r3, [r5, fp]
 800639c:	b92b      	cbnz	r3, 80063aa <quorem+0x9e>
 800639e:	9b01      	ldr	r3, [sp, #4]
 80063a0:	3b04      	subs	r3, #4
 80063a2:	429d      	cmp	r5, r3
 80063a4:	461a      	mov	r2, r3
 80063a6:	d32e      	bcc.n	8006406 <quorem+0xfa>
 80063a8:	613c      	str	r4, [r7, #16]
 80063aa:	4638      	mov	r0, r7
 80063ac:	f001 f8b2 	bl	8007514 <__mcmp>
 80063b0:	2800      	cmp	r0, #0
 80063b2:	db24      	blt.n	80063fe <quorem+0xf2>
 80063b4:	3601      	adds	r6, #1
 80063b6:	4628      	mov	r0, r5
 80063b8:	f04f 0c00 	mov.w	ip, #0
 80063bc:	f858 2b04 	ldr.w	r2, [r8], #4
 80063c0:	f8d0 e000 	ldr.w	lr, [r0]
 80063c4:	b293      	uxth	r3, r2
 80063c6:	ebac 0303 	sub.w	r3, ip, r3
 80063ca:	0c12      	lsrs	r2, r2, #16
 80063cc:	fa13 f38e 	uxtah	r3, r3, lr
 80063d0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80063d4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80063d8:	b29b      	uxth	r3, r3
 80063da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80063de:	45c1      	cmp	r9, r8
 80063e0:	f840 3b04 	str.w	r3, [r0], #4
 80063e4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80063e8:	d2e8      	bcs.n	80063bc <quorem+0xb0>
 80063ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80063ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80063f2:	b922      	cbnz	r2, 80063fe <quorem+0xf2>
 80063f4:	3b04      	subs	r3, #4
 80063f6:	429d      	cmp	r5, r3
 80063f8:	461a      	mov	r2, r3
 80063fa:	d30a      	bcc.n	8006412 <quorem+0x106>
 80063fc:	613c      	str	r4, [r7, #16]
 80063fe:	4630      	mov	r0, r6
 8006400:	b003      	add	sp, #12
 8006402:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006406:	6812      	ldr	r2, [r2, #0]
 8006408:	3b04      	subs	r3, #4
 800640a:	2a00      	cmp	r2, #0
 800640c:	d1cc      	bne.n	80063a8 <quorem+0x9c>
 800640e:	3c01      	subs	r4, #1
 8006410:	e7c7      	b.n	80063a2 <quorem+0x96>
 8006412:	6812      	ldr	r2, [r2, #0]
 8006414:	3b04      	subs	r3, #4
 8006416:	2a00      	cmp	r2, #0
 8006418:	d1f0      	bne.n	80063fc <quorem+0xf0>
 800641a:	3c01      	subs	r4, #1
 800641c:	e7eb      	b.n	80063f6 <quorem+0xea>
 800641e:	2000      	movs	r0, #0
 8006420:	e7ee      	b.n	8006400 <quorem+0xf4>
 8006422:	0000      	movs	r0, r0
 8006424:	0000      	movs	r0, r0
	...

08006428 <_dtoa_r>:
 8006428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800642c:	ed2d 8b02 	vpush	{d8}
 8006430:	ec57 6b10 	vmov	r6, r7, d0
 8006434:	b095      	sub	sp, #84	; 0x54
 8006436:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006438:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800643c:	9105      	str	r1, [sp, #20]
 800643e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8006442:	4604      	mov	r4, r0
 8006444:	9209      	str	r2, [sp, #36]	; 0x24
 8006446:	930f      	str	r3, [sp, #60]	; 0x3c
 8006448:	b975      	cbnz	r5, 8006468 <_dtoa_r+0x40>
 800644a:	2010      	movs	r0, #16
 800644c:	f000 fddc 	bl	8007008 <malloc>
 8006450:	4602      	mov	r2, r0
 8006452:	6260      	str	r0, [r4, #36]	; 0x24
 8006454:	b920      	cbnz	r0, 8006460 <_dtoa_r+0x38>
 8006456:	4bb2      	ldr	r3, [pc, #712]	; (8006720 <_dtoa_r+0x2f8>)
 8006458:	21ea      	movs	r1, #234	; 0xea
 800645a:	48b2      	ldr	r0, [pc, #712]	; (8006724 <_dtoa_r+0x2fc>)
 800645c:	f001 fb80 	bl	8007b60 <__assert_func>
 8006460:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006464:	6005      	str	r5, [r0, #0]
 8006466:	60c5      	str	r5, [r0, #12]
 8006468:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800646a:	6819      	ldr	r1, [r3, #0]
 800646c:	b151      	cbz	r1, 8006484 <_dtoa_r+0x5c>
 800646e:	685a      	ldr	r2, [r3, #4]
 8006470:	604a      	str	r2, [r1, #4]
 8006472:	2301      	movs	r3, #1
 8006474:	4093      	lsls	r3, r2
 8006476:	608b      	str	r3, [r1, #8]
 8006478:	4620      	mov	r0, r4
 800647a:	f000 fe0d 	bl	8007098 <_Bfree>
 800647e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006480:	2200      	movs	r2, #0
 8006482:	601a      	str	r2, [r3, #0]
 8006484:	1e3b      	subs	r3, r7, #0
 8006486:	bfb9      	ittee	lt
 8006488:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800648c:	9303      	strlt	r3, [sp, #12]
 800648e:	2300      	movge	r3, #0
 8006490:	f8c8 3000 	strge.w	r3, [r8]
 8006494:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8006498:	4ba3      	ldr	r3, [pc, #652]	; (8006728 <_dtoa_r+0x300>)
 800649a:	bfbc      	itt	lt
 800649c:	2201      	movlt	r2, #1
 800649e:	f8c8 2000 	strlt.w	r2, [r8]
 80064a2:	ea33 0309 	bics.w	r3, r3, r9
 80064a6:	d11b      	bne.n	80064e0 <_dtoa_r+0xb8>
 80064a8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80064aa:	f242 730f 	movw	r3, #9999	; 0x270f
 80064ae:	6013      	str	r3, [r2, #0]
 80064b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80064b4:	4333      	orrs	r3, r6
 80064b6:	f000 857a 	beq.w	8006fae <_dtoa_r+0xb86>
 80064ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80064bc:	b963      	cbnz	r3, 80064d8 <_dtoa_r+0xb0>
 80064be:	4b9b      	ldr	r3, [pc, #620]	; (800672c <_dtoa_r+0x304>)
 80064c0:	e024      	b.n	800650c <_dtoa_r+0xe4>
 80064c2:	4b9b      	ldr	r3, [pc, #620]	; (8006730 <_dtoa_r+0x308>)
 80064c4:	9300      	str	r3, [sp, #0]
 80064c6:	3308      	adds	r3, #8
 80064c8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80064ca:	6013      	str	r3, [r2, #0]
 80064cc:	9800      	ldr	r0, [sp, #0]
 80064ce:	b015      	add	sp, #84	; 0x54
 80064d0:	ecbd 8b02 	vpop	{d8}
 80064d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064d8:	4b94      	ldr	r3, [pc, #592]	; (800672c <_dtoa_r+0x304>)
 80064da:	9300      	str	r3, [sp, #0]
 80064dc:	3303      	adds	r3, #3
 80064de:	e7f3      	b.n	80064c8 <_dtoa_r+0xa0>
 80064e0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80064e4:	2200      	movs	r2, #0
 80064e6:	ec51 0b17 	vmov	r0, r1, d7
 80064ea:	2300      	movs	r3, #0
 80064ec:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80064f0:	f7fa fb0a 	bl	8000b08 <__aeabi_dcmpeq>
 80064f4:	4680      	mov	r8, r0
 80064f6:	b158      	cbz	r0, 8006510 <_dtoa_r+0xe8>
 80064f8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80064fa:	2301      	movs	r3, #1
 80064fc:	6013      	str	r3, [r2, #0]
 80064fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006500:	2b00      	cmp	r3, #0
 8006502:	f000 8551 	beq.w	8006fa8 <_dtoa_r+0xb80>
 8006506:	488b      	ldr	r0, [pc, #556]	; (8006734 <_dtoa_r+0x30c>)
 8006508:	6018      	str	r0, [r3, #0]
 800650a:	1e43      	subs	r3, r0, #1
 800650c:	9300      	str	r3, [sp, #0]
 800650e:	e7dd      	b.n	80064cc <_dtoa_r+0xa4>
 8006510:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8006514:	aa12      	add	r2, sp, #72	; 0x48
 8006516:	a913      	add	r1, sp, #76	; 0x4c
 8006518:	4620      	mov	r0, r4
 800651a:	f001 f89f 	bl	800765c <__d2b>
 800651e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006522:	4683      	mov	fp, r0
 8006524:	2d00      	cmp	r5, #0
 8006526:	d07c      	beq.n	8006622 <_dtoa_r+0x1fa>
 8006528:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800652a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800652e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006532:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8006536:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800653a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800653e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006542:	4b7d      	ldr	r3, [pc, #500]	; (8006738 <_dtoa_r+0x310>)
 8006544:	2200      	movs	r2, #0
 8006546:	4630      	mov	r0, r6
 8006548:	4639      	mov	r1, r7
 800654a:	f7f9 febd 	bl	80002c8 <__aeabi_dsub>
 800654e:	a36e      	add	r3, pc, #440	; (adr r3, 8006708 <_dtoa_r+0x2e0>)
 8006550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006554:	f7fa f870 	bl	8000638 <__aeabi_dmul>
 8006558:	a36d      	add	r3, pc, #436	; (adr r3, 8006710 <_dtoa_r+0x2e8>)
 800655a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800655e:	f7f9 feb5 	bl	80002cc <__adddf3>
 8006562:	4606      	mov	r6, r0
 8006564:	4628      	mov	r0, r5
 8006566:	460f      	mov	r7, r1
 8006568:	f7f9 fffc 	bl	8000564 <__aeabi_i2d>
 800656c:	a36a      	add	r3, pc, #424	; (adr r3, 8006718 <_dtoa_r+0x2f0>)
 800656e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006572:	f7fa f861 	bl	8000638 <__aeabi_dmul>
 8006576:	4602      	mov	r2, r0
 8006578:	460b      	mov	r3, r1
 800657a:	4630      	mov	r0, r6
 800657c:	4639      	mov	r1, r7
 800657e:	f7f9 fea5 	bl	80002cc <__adddf3>
 8006582:	4606      	mov	r6, r0
 8006584:	460f      	mov	r7, r1
 8006586:	f7fa fb07 	bl	8000b98 <__aeabi_d2iz>
 800658a:	2200      	movs	r2, #0
 800658c:	4682      	mov	sl, r0
 800658e:	2300      	movs	r3, #0
 8006590:	4630      	mov	r0, r6
 8006592:	4639      	mov	r1, r7
 8006594:	f7fa fac2 	bl	8000b1c <__aeabi_dcmplt>
 8006598:	b148      	cbz	r0, 80065ae <_dtoa_r+0x186>
 800659a:	4650      	mov	r0, sl
 800659c:	f7f9 ffe2 	bl	8000564 <__aeabi_i2d>
 80065a0:	4632      	mov	r2, r6
 80065a2:	463b      	mov	r3, r7
 80065a4:	f7fa fab0 	bl	8000b08 <__aeabi_dcmpeq>
 80065a8:	b908      	cbnz	r0, 80065ae <_dtoa_r+0x186>
 80065aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80065ae:	f1ba 0f16 	cmp.w	sl, #22
 80065b2:	d854      	bhi.n	800665e <_dtoa_r+0x236>
 80065b4:	4b61      	ldr	r3, [pc, #388]	; (800673c <_dtoa_r+0x314>)
 80065b6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80065ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80065c2:	f7fa faab 	bl	8000b1c <__aeabi_dcmplt>
 80065c6:	2800      	cmp	r0, #0
 80065c8:	d04b      	beq.n	8006662 <_dtoa_r+0x23a>
 80065ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80065ce:	2300      	movs	r3, #0
 80065d0:	930e      	str	r3, [sp, #56]	; 0x38
 80065d2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80065d4:	1b5d      	subs	r5, r3, r5
 80065d6:	1e6b      	subs	r3, r5, #1
 80065d8:	9304      	str	r3, [sp, #16]
 80065da:	bf43      	ittte	mi
 80065dc:	2300      	movmi	r3, #0
 80065de:	f1c5 0801 	rsbmi	r8, r5, #1
 80065e2:	9304      	strmi	r3, [sp, #16]
 80065e4:	f04f 0800 	movpl.w	r8, #0
 80065e8:	f1ba 0f00 	cmp.w	sl, #0
 80065ec:	db3b      	blt.n	8006666 <_dtoa_r+0x23e>
 80065ee:	9b04      	ldr	r3, [sp, #16]
 80065f0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 80065f4:	4453      	add	r3, sl
 80065f6:	9304      	str	r3, [sp, #16]
 80065f8:	2300      	movs	r3, #0
 80065fa:	9306      	str	r3, [sp, #24]
 80065fc:	9b05      	ldr	r3, [sp, #20]
 80065fe:	2b09      	cmp	r3, #9
 8006600:	d869      	bhi.n	80066d6 <_dtoa_r+0x2ae>
 8006602:	2b05      	cmp	r3, #5
 8006604:	bfc4      	itt	gt
 8006606:	3b04      	subgt	r3, #4
 8006608:	9305      	strgt	r3, [sp, #20]
 800660a:	9b05      	ldr	r3, [sp, #20]
 800660c:	f1a3 0302 	sub.w	r3, r3, #2
 8006610:	bfcc      	ite	gt
 8006612:	2500      	movgt	r5, #0
 8006614:	2501      	movle	r5, #1
 8006616:	2b03      	cmp	r3, #3
 8006618:	d869      	bhi.n	80066ee <_dtoa_r+0x2c6>
 800661a:	e8df f003 	tbb	[pc, r3]
 800661e:	4e2c      	.short	0x4e2c
 8006620:	5a4c      	.short	0x5a4c
 8006622:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8006626:	441d      	add	r5, r3
 8006628:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800662c:	2b20      	cmp	r3, #32
 800662e:	bfc1      	itttt	gt
 8006630:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006634:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006638:	fa09 f303 	lslgt.w	r3, r9, r3
 800663c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006640:	bfda      	itte	le
 8006642:	f1c3 0320 	rsble	r3, r3, #32
 8006646:	fa06 f003 	lslle.w	r0, r6, r3
 800664a:	4318      	orrgt	r0, r3
 800664c:	f7f9 ff7a 	bl	8000544 <__aeabi_ui2d>
 8006650:	2301      	movs	r3, #1
 8006652:	4606      	mov	r6, r0
 8006654:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006658:	3d01      	subs	r5, #1
 800665a:	9310      	str	r3, [sp, #64]	; 0x40
 800665c:	e771      	b.n	8006542 <_dtoa_r+0x11a>
 800665e:	2301      	movs	r3, #1
 8006660:	e7b6      	b.n	80065d0 <_dtoa_r+0x1a8>
 8006662:	900e      	str	r0, [sp, #56]	; 0x38
 8006664:	e7b5      	b.n	80065d2 <_dtoa_r+0x1aa>
 8006666:	f1ca 0300 	rsb	r3, sl, #0
 800666a:	9306      	str	r3, [sp, #24]
 800666c:	2300      	movs	r3, #0
 800666e:	eba8 080a 	sub.w	r8, r8, sl
 8006672:	930d      	str	r3, [sp, #52]	; 0x34
 8006674:	e7c2      	b.n	80065fc <_dtoa_r+0x1d4>
 8006676:	2300      	movs	r3, #0
 8006678:	9308      	str	r3, [sp, #32]
 800667a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800667c:	2b00      	cmp	r3, #0
 800667e:	dc39      	bgt.n	80066f4 <_dtoa_r+0x2cc>
 8006680:	f04f 0901 	mov.w	r9, #1
 8006684:	f8cd 9004 	str.w	r9, [sp, #4]
 8006688:	464b      	mov	r3, r9
 800668a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800668e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006690:	2200      	movs	r2, #0
 8006692:	6042      	str	r2, [r0, #4]
 8006694:	2204      	movs	r2, #4
 8006696:	f102 0614 	add.w	r6, r2, #20
 800669a:	429e      	cmp	r6, r3
 800669c:	6841      	ldr	r1, [r0, #4]
 800669e:	d92f      	bls.n	8006700 <_dtoa_r+0x2d8>
 80066a0:	4620      	mov	r0, r4
 80066a2:	f000 fcb9 	bl	8007018 <_Balloc>
 80066a6:	9000      	str	r0, [sp, #0]
 80066a8:	2800      	cmp	r0, #0
 80066aa:	d14b      	bne.n	8006744 <_dtoa_r+0x31c>
 80066ac:	4b24      	ldr	r3, [pc, #144]	; (8006740 <_dtoa_r+0x318>)
 80066ae:	4602      	mov	r2, r0
 80066b0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80066b4:	e6d1      	b.n	800645a <_dtoa_r+0x32>
 80066b6:	2301      	movs	r3, #1
 80066b8:	e7de      	b.n	8006678 <_dtoa_r+0x250>
 80066ba:	2300      	movs	r3, #0
 80066bc:	9308      	str	r3, [sp, #32]
 80066be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066c0:	eb0a 0903 	add.w	r9, sl, r3
 80066c4:	f109 0301 	add.w	r3, r9, #1
 80066c8:	2b01      	cmp	r3, #1
 80066ca:	9301      	str	r3, [sp, #4]
 80066cc:	bfb8      	it	lt
 80066ce:	2301      	movlt	r3, #1
 80066d0:	e7dd      	b.n	800668e <_dtoa_r+0x266>
 80066d2:	2301      	movs	r3, #1
 80066d4:	e7f2      	b.n	80066bc <_dtoa_r+0x294>
 80066d6:	2501      	movs	r5, #1
 80066d8:	2300      	movs	r3, #0
 80066da:	9305      	str	r3, [sp, #20]
 80066dc:	9508      	str	r5, [sp, #32]
 80066de:	f04f 39ff 	mov.w	r9, #4294967295
 80066e2:	2200      	movs	r2, #0
 80066e4:	f8cd 9004 	str.w	r9, [sp, #4]
 80066e8:	2312      	movs	r3, #18
 80066ea:	9209      	str	r2, [sp, #36]	; 0x24
 80066ec:	e7cf      	b.n	800668e <_dtoa_r+0x266>
 80066ee:	2301      	movs	r3, #1
 80066f0:	9308      	str	r3, [sp, #32]
 80066f2:	e7f4      	b.n	80066de <_dtoa_r+0x2b6>
 80066f4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80066f8:	f8cd 9004 	str.w	r9, [sp, #4]
 80066fc:	464b      	mov	r3, r9
 80066fe:	e7c6      	b.n	800668e <_dtoa_r+0x266>
 8006700:	3101      	adds	r1, #1
 8006702:	6041      	str	r1, [r0, #4]
 8006704:	0052      	lsls	r2, r2, #1
 8006706:	e7c6      	b.n	8006696 <_dtoa_r+0x26e>
 8006708:	636f4361 	.word	0x636f4361
 800670c:	3fd287a7 	.word	0x3fd287a7
 8006710:	8b60c8b3 	.word	0x8b60c8b3
 8006714:	3fc68a28 	.word	0x3fc68a28
 8006718:	509f79fb 	.word	0x509f79fb
 800671c:	3fd34413 	.word	0x3fd34413
 8006720:	0804f622 	.word	0x0804f622
 8006724:	0804f639 	.word	0x0804f639
 8006728:	7ff00000 	.word	0x7ff00000
 800672c:	0804f61e 	.word	0x0804f61e
 8006730:	0804f615 	.word	0x0804f615
 8006734:	0804f5cd 	.word	0x0804f5cd
 8006738:	3ff80000 	.word	0x3ff80000
 800673c:	0804f738 	.word	0x0804f738
 8006740:	0804f698 	.word	0x0804f698
 8006744:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006746:	9a00      	ldr	r2, [sp, #0]
 8006748:	601a      	str	r2, [r3, #0]
 800674a:	9b01      	ldr	r3, [sp, #4]
 800674c:	2b0e      	cmp	r3, #14
 800674e:	f200 80ad 	bhi.w	80068ac <_dtoa_r+0x484>
 8006752:	2d00      	cmp	r5, #0
 8006754:	f000 80aa 	beq.w	80068ac <_dtoa_r+0x484>
 8006758:	f1ba 0f00 	cmp.w	sl, #0
 800675c:	dd36      	ble.n	80067cc <_dtoa_r+0x3a4>
 800675e:	4ac3      	ldr	r2, [pc, #780]	; (8006a6c <_dtoa_r+0x644>)
 8006760:	f00a 030f 	and.w	r3, sl, #15
 8006764:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006768:	ed93 7b00 	vldr	d7, [r3]
 800676c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8006770:	ea4f 172a 	mov.w	r7, sl, asr #4
 8006774:	eeb0 8a47 	vmov.f32	s16, s14
 8006778:	eef0 8a67 	vmov.f32	s17, s15
 800677c:	d016      	beq.n	80067ac <_dtoa_r+0x384>
 800677e:	4bbc      	ldr	r3, [pc, #752]	; (8006a70 <_dtoa_r+0x648>)
 8006780:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006784:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006788:	f7fa f880 	bl	800088c <__aeabi_ddiv>
 800678c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006790:	f007 070f 	and.w	r7, r7, #15
 8006794:	2503      	movs	r5, #3
 8006796:	4eb6      	ldr	r6, [pc, #728]	; (8006a70 <_dtoa_r+0x648>)
 8006798:	b957      	cbnz	r7, 80067b0 <_dtoa_r+0x388>
 800679a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800679e:	ec53 2b18 	vmov	r2, r3, d8
 80067a2:	f7fa f873 	bl	800088c <__aeabi_ddiv>
 80067a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80067aa:	e029      	b.n	8006800 <_dtoa_r+0x3d8>
 80067ac:	2502      	movs	r5, #2
 80067ae:	e7f2      	b.n	8006796 <_dtoa_r+0x36e>
 80067b0:	07f9      	lsls	r1, r7, #31
 80067b2:	d508      	bpl.n	80067c6 <_dtoa_r+0x39e>
 80067b4:	ec51 0b18 	vmov	r0, r1, d8
 80067b8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80067bc:	f7f9 ff3c 	bl	8000638 <__aeabi_dmul>
 80067c0:	ec41 0b18 	vmov	d8, r0, r1
 80067c4:	3501      	adds	r5, #1
 80067c6:	107f      	asrs	r7, r7, #1
 80067c8:	3608      	adds	r6, #8
 80067ca:	e7e5      	b.n	8006798 <_dtoa_r+0x370>
 80067cc:	f000 80a6 	beq.w	800691c <_dtoa_r+0x4f4>
 80067d0:	f1ca 0600 	rsb	r6, sl, #0
 80067d4:	4ba5      	ldr	r3, [pc, #660]	; (8006a6c <_dtoa_r+0x644>)
 80067d6:	4fa6      	ldr	r7, [pc, #664]	; (8006a70 <_dtoa_r+0x648>)
 80067d8:	f006 020f 	and.w	r2, r6, #15
 80067dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80067e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067e4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80067e8:	f7f9 ff26 	bl	8000638 <__aeabi_dmul>
 80067ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80067f0:	1136      	asrs	r6, r6, #4
 80067f2:	2300      	movs	r3, #0
 80067f4:	2502      	movs	r5, #2
 80067f6:	2e00      	cmp	r6, #0
 80067f8:	f040 8085 	bne.w	8006906 <_dtoa_r+0x4de>
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d1d2      	bne.n	80067a6 <_dtoa_r+0x37e>
 8006800:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006802:	2b00      	cmp	r3, #0
 8006804:	f000 808c 	beq.w	8006920 <_dtoa_r+0x4f8>
 8006808:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800680c:	4b99      	ldr	r3, [pc, #612]	; (8006a74 <_dtoa_r+0x64c>)
 800680e:	2200      	movs	r2, #0
 8006810:	4630      	mov	r0, r6
 8006812:	4639      	mov	r1, r7
 8006814:	f7fa f982 	bl	8000b1c <__aeabi_dcmplt>
 8006818:	2800      	cmp	r0, #0
 800681a:	f000 8081 	beq.w	8006920 <_dtoa_r+0x4f8>
 800681e:	9b01      	ldr	r3, [sp, #4]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d07d      	beq.n	8006920 <_dtoa_r+0x4f8>
 8006824:	f1b9 0f00 	cmp.w	r9, #0
 8006828:	dd3c      	ble.n	80068a4 <_dtoa_r+0x47c>
 800682a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800682e:	9307      	str	r3, [sp, #28]
 8006830:	2200      	movs	r2, #0
 8006832:	4b91      	ldr	r3, [pc, #580]	; (8006a78 <_dtoa_r+0x650>)
 8006834:	4630      	mov	r0, r6
 8006836:	4639      	mov	r1, r7
 8006838:	f7f9 fefe 	bl	8000638 <__aeabi_dmul>
 800683c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006840:	3501      	adds	r5, #1
 8006842:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8006846:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800684a:	4628      	mov	r0, r5
 800684c:	f7f9 fe8a 	bl	8000564 <__aeabi_i2d>
 8006850:	4632      	mov	r2, r6
 8006852:	463b      	mov	r3, r7
 8006854:	f7f9 fef0 	bl	8000638 <__aeabi_dmul>
 8006858:	4b88      	ldr	r3, [pc, #544]	; (8006a7c <_dtoa_r+0x654>)
 800685a:	2200      	movs	r2, #0
 800685c:	f7f9 fd36 	bl	80002cc <__adddf3>
 8006860:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8006864:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006868:	9303      	str	r3, [sp, #12]
 800686a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800686c:	2b00      	cmp	r3, #0
 800686e:	d15c      	bne.n	800692a <_dtoa_r+0x502>
 8006870:	4b83      	ldr	r3, [pc, #524]	; (8006a80 <_dtoa_r+0x658>)
 8006872:	2200      	movs	r2, #0
 8006874:	4630      	mov	r0, r6
 8006876:	4639      	mov	r1, r7
 8006878:	f7f9 fd26 	bl	80002c8 <__aeabi_dsub>
 800687c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006880:	4606      	mov	r6, r0
 8006882:	460f      	mov	r7, r1
 8006884:	f7fa f968 	bl	8000b58 <__aeabi_dcmpgt>
 8006888:	2800      	cmp	r0, #0
 800688a:	f040 8296 	bne.w	8006dba <_dtoa_r+0x992>
 800688e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006892:	4630      	mov	r0, r6
 8006894:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006898:	4639      	mov	r1, r7
 800689a:	f7fa f93f 	bl	8000b1c <__aeabi_dcmplt>
 800689e:	2800      	cmp	r0, #0
 80068a0:	f040 8288 	bne.w	8006db4 <_dtoa_r+0x98c>
 80068a4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80068a8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80068ac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	f2c0 8158 	blt.w	8006b64 <_dtoa_r+0x73c>
 80068b4:	f1ba 0f0e 	cmp.w	sl, #14
 80068b8:	f300 8154 	bgt.w	8006b64 <_dtoa_r+0x73c>
 80068bc:	4b6b      	ldr	r3, [pc, #428]	; (8006a6c <_dtoa_r+0x644>)
 80068be:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80068c2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80068c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	f280 80e3 	bge.w	8006a94 <_dtoa_r+0x66c>
 80068ce:	9b01      	ldr	r3, [sp, #4]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	f300 80df 	bgt.w	8006a94 <_dtoa_r+0x66c>
 80068d6:	f040 826d 	bne.w	8006db4 <_dtoa_r+0x98c>
 80068da:	4b69      	ldr	r3, [pc, #420]	; (8006a80 <_dtoa_r+0x658>)
 80068dc:	2200      	movs	r2, #0
 80068de:	4640      	mov	r0, r8
 80068e0:	4649      	mov	r1, r9
 80068e2:	f7f9 fea9 	bl	8000638 <__aeabi_dmul>
 80068e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80068ea:	f7fa f92b 	bl	8000b44 <__aeabi_dcmpge>
 80068ee:	9e01      	ldr	r6, [sp, #4]
 80068f0:	4637      	mov	r7, r6
 80068f2:	2800      	cmp	r0, #0
 80068f4:	f040 8243 	bne.w	8006d7e <_dtoa_r+0x956>
 80068f8:	9d00      	ldr	r5, [sp, #0]
 80068fa:	2331      	movs	r3, #49	; 0x31
 80068fc:	f805 3b01 	strb.w	r3, [r5], #1
 8006900:	f10a 0a01 	add.w	sl, sl, #1
 8006904:	e23f      	b.n	8006d86 <_dtoa_r+0x95e>
 8006906:	07f2      	lsls	r2, r6, #31
 8006908:	d505      	bpl.n	8006916 <_dtoa_r+0x4ee>
 800690a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800690e:	f7f9 fe93 	bl	8000638 <__aeabi_dmul>
 8006912:	3501      	adds	r5, #1
 8006914:	2301      	movs	r3, #1
 8006916:	1076      	asrs	r6, r6, #1
 8006918:	3708      	adds	r7, #8
 800691a:	e76c      	b.n	80067f6 <_dtoa_r+0x3ce>
 800691c:	2502      	movs	r5, #2
 800691e:	e76f      	b.n	8006800 <_dtoa_r+0x3d8>
 8006920:	9b01      	ldr	r3, [sp, #4]
 8006922:	f8cd a01c 	str.w	sl, [sp, #28]
 8006926:	930c      	str	r3, [sp, #48]	; 0x30
 8006928:	e78d      	b.n	8006846 <_dtoa_r+0x41e>
 800692a:	9900      	ldr	r1, [sp, #0]
 800692c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800692e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006930:	4b4e      	ldr	r3, [pc, #312]	; (8006a6c <_dtoa_r+0x644>)
 8006932:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006936:	4401      	add	r1, r0
 8006938:	9102      	str	r1, [sp, #8]
 800693a:	9908      	ldr	r1, [sp, #32]
 800693c:	eeb0 8a47 	vmov.f32	s16, s14
 8006940:	eef0 8a67 	vmov.f32	s17, s15
 8006944:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006948:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800694c:	2900      	cmp	r1, #0
 800694e:	d045      	beq.n	80069dc <_dtoa_r+0x5b4>
 8006950:	494c      	ldr	r1, [pc, #304]	; (8006a84 <_dtoa_r+0x65c>)
 8006952:	2000      	movs	r0, #0
 8006954:	f7f9 ff9a 	bl	800088c <__aeabi_ddiv>
 8006958:	ec53 2b18 	vmov	r2, r3, d8
 800695c:	f7f9 fcb4 	bl	80002c8 <__aeabi_dsub>
 8006960:	9d00      	ldr	r5, [sp, #0]
 8006962:	ec41 0b18 	vmov	d8, r0, r1
 8006966:	4639      	mov	r1, r7
 8006968:	4630      	mov	r0, r6
 800696a:	f7fa f915 	bl	8000b98 <__aeabi_d2iz>
 800696e:	900c      	str	r0, [sp, #48]	; 0x30
 8006970:	f7f9 fdf8 	bl	8000564 <__aeabi_i2d>
 8006974:	4602      	mov	r2, r0
 8006976:	460b      	mov	r3, r1
 8006978:	4630      	mov	r0, r6
 800697a:	4639      	mov	r1, r7
 800697c:	f7f9 fca4 	bl	80002c8 <__aeabi_dsub>
 8006980:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006982:	3330      	adds	r3, #48	; 0x30
 8006984:	f805 3b01 	strb.w	r3, [r5], #1
 8006988:	ec53 2b18 	vmov	r2, r3, d8
 800698c:	4606      	mov	r6, r0
 800698e:	460f      	mov	r7, r1
 8006990:	f7fa f8c4 	bl	8000b1c <__aeabi_dcmplt>
 8006994:	2800      	cmp	r0, #0
 8006996:	d165      	bne.n	8006a64 <_dtoa_r+0x63c>
 8006998:	4632      	mov	r2, r6
 800699a:	463b      	mov	r3, r7
 800699c:	4935      	ldr	r1, [pc, #212]	; (8006a74 <_dtoa_r+0x64c>)
 800699e:	2000      	movs	r0, #0
 80069a0:	f7f9 fc92 	bl	80002c8 <__aeabi_dsub>
 80069a4:	ec53 2b18 	vmov	r2, r3, d8
 80069a8:	f7fa f8b8 	bl	8000b1c <__aeabi_dcmplt>
 80069ac:	2800      	cmp	r0, #0
 80069ae:	f040 80b9 	bne.w	8006b24 <_dtoa_r+0x6fc>
 80069b2:	9b02      	ldr	r3, [sp, #8]
 80069b4:	429d      	cmp	r5, r3
 80069b6:	f43f af75 	beq.w	80068a4 <_dtoa_r+0x47c>
 80069ba:	4b2f      	ldr	r3, [pc, #188]	; (8006a78 <_dtoa_r+0x650>)
 80069bc:	ec51 0b18 	vmov	r0, r1, d8
 80069c0:	2200      	movs	r2, #0
 80069c2:	f7f9 fe39 	bl	8000638 <__aeabi_dmul>
 80069c6:	4b2c      	ldr	r3, [pc, #176]	; (8006a78 <_dtoa_r+0x650>)
 80069c8:	ec41 0b18 	vmov	d8, r0, r1
 80069cc:	2200      	movs	r2, #0
 80069ce:	4630      	mov	r0, r6
 80069d0:	4639      	mov	r1, r7
 80069d2:	f7f9 fe31 	bl	8000638 <__aeabi_dmul>
 80069d6:	4606      	mov	r6, r0
 80069d8:	460f      	mov	r7, r1
 80069da:	e7c4      	b.n	8006966 <_dtoa_r+0x53e>
 80069dc:	ec51 0b17 	vmov	r0, r1, d7
 80069e0:	f7f9 fe2a 	bl	8000638 <__aeabi_dmul>
 80069e4:	9b02      	ldr	r3, [sp, #8]
 80069e6:	9d00      	ldr	r5, [sp, #0]
 80069e8:	930c      	str	r3, [sp, #48]	; 0x30
 80069ea:	ec41 0b18 	vmov	d8, r0, r1
 80069ee:	4639      	mov	r1, r7
 80069f0:	4630      	mov	r0, r6
 80069f2:	f7fa f8d1 	bl	8000b98 <__aeabi_d2iz>
 80069f6:	9011      	str	r0, [sp, #68]	; 0x44
 80069f8:	f7f9 fdb4 	bl	8000564 <__aeabi_i2d>
 80069fc:	4602      	mov	r2, r0
 80069fe:	460b      	mov	r3, r1
 8006a00:	4630      	mov	r0, r6
 8006a02:	4639      	mov	r1, r7
 8006a04:	f7f9 fc60 	bl	80002c8 <__aeabi_dsub>
 8006a08:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006a0a:	3330      	adds	r3, #48	; 0x30
 8006a0c:	f805 3b01 	strb.w	r3, [r5], #1
 8006a10:	9b02      	ldr	r3, [sp, #8]
 8006a12:	429d      	cmp	r5, r3
 8006a14:	4606      	mov	r6, r0
 8006a16:	460f      	mov	r7, r1
 8006a18:	f04f 0200 	mov.w	r2, #0
 8006a1c:	d134      	bne.n	8006a88 <_dtoa_r+0x660>
 8006a1e:	4b19      	ldr	r3, [pc, #100]	; (8006a84 <_dtoa_r+0x65c>)
 8006a20:	ec51 0b18 	vmov	r0, r1, d8
 8006a24:	f7f9 fc52 	bl	80002cc <__adddf3>
 8006a28:	4602      	mov	r2, r0
 8006a2a:	460b      	mov	r3, r1
 8006a2c:	4630      	mov	r0, r6
 8006a2e:	4639      	mov	r1, r7
 8006a30:	f7fa f892 	bl	8000b58 <__aeabi_dcmpgt>
 8006a34:	2800      	cmp	r0, #0
 8006a36:	d175      	bne.n	8006b24 <_dtoa_r+0x6fc>
 8006a38:	ec53 2b18 	vmov	r2, r3, d8
 8006a3c:	4911      	ldr	r1, [pc, #68]	; (8006a84 <_dtoa_r+0x65c>)
 8006a3e:	2000      	movs	r0, #0
 8006a40:	f7f9 fc42 	bl	80002c8 <__aeabi_dsub>
 8006a44:	4602      	mov	r2, r0
 8006a46:	460b      	mov	r3, r1
 8006a48:	4630      	mov	r0, r6
 8006a4a:	4639      	mov	r1, r7
 8006a4c:	f7fa f866 	bl	8000b1c <__aeabi_dcmplt>
 8006a50:	2800      	cmp	r0, #0
 8006a52:	f43f af27 	beq.w	80068a4 <_dtoa_r+0x47c>
 8006a56:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006a58:	1e6b      	subs	r3, r5, #1
 8006a5a:	930c      	str	r3, [sp, #48]	; 0x30
 8006a5c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006a60:	2b30      	cmp	r3, #48	; 0x30
 8006a62:	d0f8      	beq.n	8006a56 <_dtoa_r+0x62e>
 8006a64:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006a68:	e04a      	b.n	8006b00 <_dtoa_r+0x6d8>
 8006a6a:	bf00      	nop
 8006a6c:	0804f738 	.word	0x0804f738
 8006a70:	0804f710 	.word	0x0804f710
 8006a74:	3ff00000 	.word	0x3ff00000
 8006a78:	40240000 	.word	0x40240000
 8006a7c:	401c0000 	.word	0x401c0000
 8006a80:	40140000 	.word	0x40140000
 8006a84:	3fe00000 	.word	0x3fe00000
 8006a88:	4baf      	ldr	r3, [pc, #700]	; (8006d48 <_dtoa_r+0x920>)
 8006a8a:	f7f9 fdd5 	bl	8000638 <__aeabi_dmul>
 8006a8e:	4606      	mov	r6, r0
 8006a90:	460f      	mov	r7, r1
 8006a92:	e7ac      	b.n	80069ee <_dtoa_r+0x5c6>
 8006a94:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006a98:	9d00      	ldr	r5, [sp, #0]
 8006a9a:	4642      	mov	r2, r8
 8006a9c:	464b      	mov	r3, r9
 8006a9e:	4630      	mov	r0, r6
 8006aa0:	4639      	mov	r1, r7
 8006aa2:	f7f9 fef3 	bl	800088c <__aeabi_ddiv>
 8006aa6:	f7fa f877 	bl	8000b98 <__aeabi_d2iz>
 8006aaa:	9002      	str	r0, [sp, #8]
 8006aac:	f7f9 fd5a 	bl	8000564 <__aeabi_i2d>
 8006ab0:	4642      	mov	r2, r8
 8006ab2:	464b      	mov	r3, r9
 8006ab4:	f7f9 fdc0 	bl	8000638 <__aeabi_dmul>
 8006ab8:	4602      	mov	r2, r0
 8006aba:	460b      	mov	r3, r1
 8006abc:	4630      	mov	r0, r6
 8006abe:	4639      	mov	r1, r7
 8006ac0:	f7f9 fc02 	bl	80002c8 <__aeabi_dsub>
 8006ac4:	9e02      	ldr	r6, [sp, #8]
 8006ac6:	9f01      	ldr	r7, [sp, #4]
 8006ac8:	3630      	adds	r6, #48	; 0x30
 8006aca:	f805 6b01 	strb.w	r6, [r5], #1
 8006ace:	9e00      	ldr	r6, [sp, #0]
 8006ad0:	1bae      	subs	r6, r5, r6
 8006ad2:	42b7      	cmp	r7, r6
 8006ad4:	4602      	mov	r2, r0
 8006ad6:	460b      	mov	r3, r1
 8006ad8:	d137      	bne.n	8006b4a <_dtoa_r+0x722>
 8006ada:	f7f9 fbf7 	bl	80002cc <__adddf3>
 8006ade:	4642      	mov	r2, r8
 8006ae0:	464b      	mov	r3, r9
 8006ae2:	4606      	mov	r6, r0
 8006ae4:	460f      	mov	r7, r1
 8006ae6:	f7fa f837 	bl	8000b58 <__aeabi_dcmpgt>
 8006aea:	b9c8      	cbnz	r0, 8006b20 <_dtoa_r+0x6f8>
 8006aec:	4642      	mov	r2, r8
 8006aee:	464b      	mov	r3, r9
 8006af0:	4630      	mov	r0, r6
 8006af2:	4639      	mov	r1, r7
 8006af4:	f7fa f808 	bl	8000b08 <__aeabi_dcmpeq>
 8006af8:	b110      	cbz	r0, 8006b00 <_dtoa_r+0x6d8>
 8006afa:	9b02      	ldr	r3, [sp, #8]
 8006afc:	07d9      	lsls	r1, r3, #31
 8006afe:	d40f      	bmi.n	8006b20 <_dtoa_r+0x6f8>
 8006b00:	4620      	mov	r0, r4
 8006b02:	4659      	mov	r1, fp
 8006b04:	f000 fac8 	bl	8007098 <_Bfree>
 8006b08:	2300      	movs	r3, #0
 8006b0a:	702b      	strb	r3, [r5, #0]
 8006b0c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006b0e:	f10a 0001 	add.w	r0, sl, #1
 8006b12:	6018      	str	r0, [r3, #0]
 8006b14:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	f43f acd8 	beq.w	80064cc <_dtoa_r+0xa4>
 8006b1c:	601d      	str	r5, [r3, #0]
 8006b1e:	e4d5      	b.n	80064cc <_dtoa_r+0xa4>
 8006b20:	f8cd a01c 	str.w	sl, [sp, #28]
 8006b24:	462b      	mov	r3, r5
 8006b26:	461d      	mov	r5, r3
 8006b28:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b2c:	2a39      	cmp	r2, #57	; 0x39
 8006b2e:	d108      	bne.n	8006b42 <_dtoa_r+0x71a>
 8006b30:	9a00      	ldr	r2, [sp, #0]
 8006b32:	429a      	cmp	r2, r3
 8006b34:	d1f7      	bne.n	8006b26 <_dtoa_r+0x6fe>
 8006b36:	9a07      	ldr	r2, [sp, #28]
 8006b38:	9900      	ldr	r1, [sp, #0]
 8006b3a:	3201      	adds	r2, #1
 8006b3c:	9207      	str	r2, [sp, #28]
 8006b3e:	2230      	movs	r2, #48	; 0x30
 8006b40:	700a      	strb	r2, [r1, #0]
 8006b42:	781a      	ldrb	r2, [r3, #0]
 8006b44:	3201      	adds	r2, #1
 8006b46:	701a      	strb	r2, [r3, #0]
 8006b48:	e78c      	b.n	8006a64 <_dtoa_r+0x63c>
 8006b4a:	4b7f      	ldr	r3, [pc, #508]	; (8006d48 <_dtoa_r+0x920>)
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	f7f9 fd73 	bl	8000638 <__aeabi_dmul>
 8006b52:	2200      	movs	r2, #0
 8006b54:	2300      	movs	r3, #0
 8006b56:	4606      	mov	r6, r0
 8006b58:	460f      	mov	r7, r1
 8006b5a:	f7f9 ffd5 	bl	8000b08 <__aeabi_dcmpeq>
 8006b5e:	2800      	cmp	r0, #0
 8006b60:	d09b      	beq.n	8006a9a <_dtoa_r+0x672>
 8006b62:	e7cd      	b.n	8006b00 <_dtoa_r+0x6d8>
 8006b64:	9a08      	ldr	r2, [sp, #32]
 8006b66:	2a00      	cmp	r2, #0
 8006b68:	f000 80c4 	beq.w	8006cf4 <_dtoa_r+0x8cc>
 8006b6c:	9a05      	ldr	r2, [sp, #20]
 8006b6e:	2a01      	cmp	r2, #1
 8006b70:	f300 80a8 	bgt.w	8006cc4 <_dtoa_r+0x89c>
 8006b74:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006b76:	2a00      	cmp	r2, #0
 8006b78:	f000 80a0 	beq.w	8006cbc <_dtoa_r+0x894>
 8006b7c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006b80:	9e06      	ldr	r6, [sp, #24]
 8006b82:	4645      	mov	r5, r8
 8006b84:	9a04      	ldr	r2, [sp, #16]
 8006b86:	2101      	movs	r1, #1
 8006b88:	441a      	add	r2, r3
 8006b8a:	4620      	mov	r0, r4
 8006b8c:	4498      	add	r8, r3
 8006b8e:	9204      	str	r2, [sp, #16]
 8006b90:	f000 fb3e 	bl	8007210 <__i2b>
 8006b94:	4607      	mov	r7, r0
 8006b96:	2d00      	cmp	r5, #0
 8006b98:	dd0b      	ble.n	8006bb2 <_dtoa_r+0x78a>
 8006b9a:	9b04      	ldr	r3, [sp, #16]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	dd08      	ble.n	8006bb2 <_dtoa_r+0x78a>
 8006ba0:	42ab      	cmp	r3, r5
 8006ba2:	9a04      	ldr	r2, [sp, #16]
 8006ba4:	bfa8      	it	ge
 8006ba6:	462b      	movge	r3, r5
 8006ba8:	eba8 0803 	sub.w	r8, r8, r3
 8006bac:	1aed      	subs	r5, r5, r3
 8006bae:	1ad3      	subs	r3, r2, r3
 8006bb0:	9304      	str	r3, [sp, #16]
 8006bb2:	9b06      	ldr	r3, [sp, #24]
 8006bb4:	b1fb      	cbz	r3, 8006bf6 <_dtoa_r+0x7ce>
 8006bb6:	9b08      	ldr	r3, [sp, #32]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	f000 809f 	beq.w	8006cfc <_dtoa_r+0x8d4>
 8006bbe:	2e00      	cmp	r6, #0
 8006bc0:	dd11      	ble.n	8006be6 <_dtoa_r+0x7be>
 8006bc2:	4639      	mov	r1, r7
 8006bc4:	4632      	mov	r2, r6
 8006bc6:	4620      	mov	r0, r4
 8006bc8:	f000 fbde 	bl	8007388 <__pow5mult>
 8006bcc:	465a      	mov	r2, fp
 8006bce:	4601      	mov	r1, r0
 8006bd0:	4607      	mov	r7, r0
 8006bd2:	4620      	mov	r0, r4
 8006bd4:	f000 fb32 	bl	800723c <__multiply>
 8006bd8:	4659      	mov	r1, fp
 8006bda:	9007      	str	r0, [sp, #28]
 8006bdc:	4620      	mov	r0, r4
 8006bde:	f000 fa5b 	bl	8007098 <_Bfree>
 8006be2:	9b07      	ldr	r3, [sp, #28]
 8006be4:	469b      	mov	fp, r3
 8006be6:	9b06      	ldr	r3, [sp, #24]
 8006be8:	1b9a      	subs	r2, r3, r6
 8006bea:	d004      	beq.n	8006bf6 <_dtoa_r+0x7ce>
 8006bec:	4659      	mov	r1, fp
 8006bee:	4620      	mov	r0, r4
 8006bf0:	f000 fbca 	bl	8007388 <__pow5mult>
 8006bf4:	4683      	mov	fp, r0
 8006bf6:	2101      	movs	r1, #1
 8006bf8:	4620      	mov	r0, r4
 8006bfa:	f000 fb09 	bl	8007210 <__i2b>
 8006bfe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	4606      	mov	r6, r0
 8006c04:	dd7c      	ble.n	8006d00 <_dtoa_r+0x8d8>
 8006c06:	461a      	mov	r2, r3
 8006c08:	4601      	mov	r1, r0
 8006c0a:	4620      	mov	r0, r4
 8006c0c:	f000 fbbc 	bl	8007388 <__pow5mult>
 8006c10:	9b05      	ldr	r3, [sp, #20]
 8006c12:	2b01      	cmp	r3, #1
 8006c14:	4606      	mov	r6, r0
 8006c16:	dd76      	ble.n	8006d06 <_dtoa_r+0x8de>
 8006c18:	2300      	movs	r3, #0
 8006c1a:	9306      	str	r3, [sp, #24]
 8006c1c:	6933      	ldr	r3, [r6, #16]
 8006c1e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006c22:	6918      	ldr	r0, [r3, #16]
 8006c24:	f000 faa4 	bl	8007170 <__hi0bits>
 8006c28:	f1c0 0020 	rsb	r0, r0, #32
 8006c2c:	9b04      	ldr	r3, [sp, #16]
 8006c2e:	4418      	add	r0, r3
 8006c30:	f010 001f 	ands.w	r0, r0, #31
 8006c34:	f000 8086 	beq.w	8006d44 <_dtoa_r+0x91c>
 8006c38:	f1c0 0320 	rsb	r3, r0, #32
 8006c3c:	2b04      	cmp	r3, #4
 8006c3e:	dd7f      	ble.n	8006d40 <_dtoa_r+0x918>
 8006c40:	f1c0 001c 	rsb	r0, r0, #28
 8006c44:	9b04      	ldr	r3, [sp, #16]
 8006c46:	4403      	add	r3, r0
 8006c48:	4480      	add	r8, r0
 8006c4a:	4405      	add	r5, r0
 8006c4c:	9304      	str	r3, [sp, #16]
 8006c4e:	f1b8 0f00 	cmp.w	r8, #0
 8006c52:	dd05      	ble.n	8006c60 <_dtoa_r+0x838>
 8006c54:	4659      	mov	r1, fp
 8006c56:	4642      	mov	r2, r8
 8006c58:	4620      	mov	r0, r4
 8006c5a:	f000 fbef 	bl	800743c <__lshift>
 8006c5e:	4683      	mov	fp, r0
 8006c60:	9b04      	ldr	r3, [sp, #16]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	dd05      	ble.n	8006c72 <_dtoa_r+0x84a>
 8006c66:	4631      	mov	r1, r6
 8006c68:	461a      	mov	r2, r3
 8006c6a:	4620      	mov	r0, r4
 8006c6c:	f000 fbe6 	bl	800743c <__lshift>
 8006c70:	4606      	mov	r6, r0
 8006c72:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d069      	beq.n	8006d4c <_dtoa_r+0x924>
 8006c78:	4631      	mov	r1, r6
 8006c7a:	4658      	mov	r0, fp
 8006c7c:	f000 fc4a 	bl	8007514 <__mcmp>
 8006c80:	2800      	cmp	r0, #0
 8006c82:	da63      	bge.n	8006d4c <_dtoa_r+0x924>
 8006c84:	2300      	movs	r3, #0
 8006c86:	4659      	mov	r1, fp
 8006c88:	220a      	movs	r2, #10
 8006c8a:	4620      	mov	r0, r4
 8006c8c:	f000 fa26 	bl	80070dc <__multadd>
 8006c90:	9b08      	ldr	r3, [sp, #32]
 8006c92:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006c96:	4683      	mov	fp, r0
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	f000 818f 	beq.w	8006fbc <_dtoa_r+0xb94>
 8006c9e:	4639      	mov	r1, r7
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	220a      	movs	r2, #10
 8006ca4:	4620      	mov	r0, r4
 8006ca6:	f000 fa19 	bl	80070dc <__multadd>
 8006caa:	f1b9 0f00 	cmp.w	r9, #0
 8006cae:	4607      	mov	r7, r0
 8006cb0:	f300 808e 	bgt.w	8006dd0 <_dtoa_r+0x9a8>
 8006cb4:	9b05      	ldr	r3, [sp, #20]
 8006cb6:	2b02      	cmp	r3, #2
 8006cb8:	dc50      	bgt.n	8006d5c <_dtoa_r+0x934>
 8006cba:	e089      	b.n	8006dd0 <_dtoa_r+0x9a8>
 8006cbc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006cbe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006cc2:	e75d      	b.n	8006b80 <_dtoa_r+0x758>
 8006cc4:	9b01      	ldr	r3, [sp, #4]
 8006cc6:	1e5e      	subs	r6, r3, #1
 8006cc8:	9b06      	ldr	r3, [sp, #24]
 8006cca:	42b3      	cmp	r3, r6
 8006ccc:	bfbf      	itttt	lt
 8006cce:	9b06      	ldrlt	r3, [sp, #24]
 8006cd0:	9606      	strlt	r6, [sp, #24]
 8006cd2:	1af2      	sublt	r2, r6, r3
 8006cd4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8006cd6:	bfb6      	itet	lt
 8006cd8:	189b      	addlt	r3, r3, r2
 8006cda:	1b9e      	subge	r6, r3, r6
 8006cdc:	930d      	strlt	r3, [sp, #52]	; 0x34
 8006cde:	9b01      	ldr	r3, [sp, #4]
 8006ce0:	bfb8      	it	lt
 8006ce2:	2600      	movlt	r6, #0
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	bfb5      	itete	lt
 8006ce8:	eba8 0503 	sublt.w	r5, r8, r3
 8006cec:	9b01      	ldrge	r3, [sp, #4]
 8006cee:	2300      	movlt	r3, #0
 8006cf0:	4645      	movge	r5, r8
 8006cf2:	e747      	b.n	8006b84 <_dtoa_r+0x75c>
 8006cf4:	9e06      	ldr	r6, [sp, #24]
 8006cf6:	9f08      	ldr	r7, [sp, #32]
 8006cf8:	4645      	mov	r5, r8
 8006cfa:	e74c      	b.n	8006b96 <_dtoa_r+0x76e>
 8006cfc:	9a06      	ldr	r2, [sp, #24]
 8006cfe:	e775      	b.n	8006bec <_dtoa_r+0x7c4>
 8006d00:	9b05      	ldr	r3, [sp, #20]
 8006d02:	2b01      	cmp	r3, #1
 8006d04:	dc18      	bgt.n	8006d38 <_dtoa_r+0x910>
 8006d06:	9b02      	ldr	r3, [sp, #8]
 8006d08:	b9b3      	cbnz	r3, 8006d38 <_dtoa_r+0x910>
 8006d0a:	9b03      	ldr	r3, [sp, #12]
 8006d0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d10:	b9a3      	cbnz	r3, 8006d3c <_dtoa_r+0x914>
 8006d12:	9b03      	ldr	r3, [sp, #12]
 8006d14:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006d18:	0d1b      	lsrs	r3, r3, #20
 8006d1a:	051b      	lsls	r3, r3, #20
 8006d1c:	b12b      	cbz	r3, 8006d2a <_dtoa_r+0x902>
 8006d1e:	9b04      	ldr	r3, [sp, #16]
 8006d20:	3301      	adds	r3, #1
 8006d22:	9304      	str	r3, [sp, #16]
 8006d24:	f108 0801 	add.w	r8, r8, #1
 8006d28:	2301      	movs	r3, #1
 8006d2a:	9306      	str	r3, [sp, #24]
 8006d2c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	f47f af74 	bne.w	8006c1c <_dtoa_r+0x7f4>
 8006d34:	2001      	movs	r0, #1
 8006d36:	e779      	b.n	8006c2c <_dtoa_r+0x804>
 8006d38:	2300      	movs	r3, #0
 8006d3a:	e7f6      	b.n	8006d2a <_dtoa_r+0x902>
 8006d3c:	9b02      	ldr	r3, [sp, #8]
 8006d3e:	e7f4      	b.n	8006d2a <_dtoa_r+0x902>
 8006d40:	d085      	beq.n	8006c4e <_dtoa_r+0x826>
 8006d42:	4618      	mov	r0, r3
 8006d44:	301c      	adds	r0, #28
 8006d46:	e77d      	b.n	8006c44 <_dtoa_r+0x81c>
 8006d48:	40240000 	.word	0x40240000
 8006d4c:	9b01      	ldr	r3, [sp, #4]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	dc38      	bgt.n	8006dc4 <_dtoa_r+0x99c>
 8006d52:	9b05      	ldr	r3, [sp, #20]
 8006d54:	2b02      	cmp	r3, #2
 8006d56:	dd35      	ble.n	8006dc4 <_dtoa_r+0x99c>
 8006d58:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006d5c:	f1b9 0f00 	cmp.w	r9, #0
 8006d60:	d10d      	bne.n	8006d7e <_dtoa_r+0x956>
 8006d62:	4631      	mov	r1, r6
 8006d64:	464b      	mov	r3, r9
 8006d66:	2205      	movs	r2, #5
 8006d68:	4620      	mov	r0, r4
 8006d6a:	f000 f9b7 	bl	80070dc <__multadd>
 8006d6e:	4601      	mov	r1, r0
 8006d70:	4606      	mov	r6, r0
 8006d72:	4658      	mov	r0, fp
 8006d74:	f000 fbce 	bl	8007514 <__mcmp>
 8006d78:	2800      	cmp	r0, #0
 8006d7a:	f73f adbd 	bgt.w	80068f8 <_dtoa_r+0x4d0>
 8006d7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d80:	9d00      	ldr	r5, [sp, #0]
 8006d82:	ea6f 0a03 	mvn.w	sl, r3
 8006d86:	f04f 0800 	mov.w	r8, #0
 8006d8a:	4631      	mov	r1, r6
 8006d8c:	4620      	mov	r0, r4
 8006d8e:	f000 f983 	bl	8007098 <_Bfree>
 8006d92:	2f00      	cmp	r7, #0
 8006d94:	f43f aeb4 	beq.w	8006b00 <_dtoa_r+0x6d8>
 8006d98:	f1b8 0f00 	cmp.w	r8, #0
 8006d9c:	d005      	beq.n	8006daa <_dtoa_r+0x982>
 8006d9e:	45b8      	cmp	r8, r7
 8006da0:	d003      	beq.n	8006daa <_dtoa_r+0x982>
 8006da2:	4641      	mov	r1, r8
 8006da4:	4620      	mov	r0, r4
 8006da6:	f000 f977 	bl	8007098 <_Bfree>
 8006daa:	4639      	mov	r1, r7
 8006dac:	4620      	mov	r0, r4
 8006dae:	f000 f973 	bl	8007098 <_Bfree>
 8006db2:	e6a5      	b.n	8006b00 <_dtoa_r+0x6d8>
 8006db4:	2600      	movs	r6, #0
 8006db6:	4637      	mov	r7, r6
 8006db8:	e7e1      	b.n	8006d7e <_dtoa_r+0x956>
 8006dba:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8006dbc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006dc0:	4637      	mov	r7, r6
 8006dc2:	e599      	b.n	80068f8 <_dtoa_r+0x4d0>
 8006dc4:	9b08      	ldr	r3, [sp, #32]
 8006dc6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	f000 80fd 	beq.w	8006fca <_dtoa_r+0xba2>
 8006dd0:	2d00      	cmp	r5, #0
 8006dd2:	dd05      	ble.n	8006de0 <_dtoa_r+0x9b8>
 8006dd4:	4639      	mov	r1, r7
 8006dd6:	462a      	mov	r2, r5
 8006dd8:	4620      	mov	r0, r4
 8006dda:	f000 fb2f 	bl	800743c <__lshift>
 8006dde:	4607      	mov	r7, r0
 8006de0:	9b06      	ldr	r3, [sp, #24]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d05c      	beq.n	8006ea0 <_dtoa_r+0xa78>
 8006de6:	6879      	ldr	r1, [r7, #4]
 8006de8:	4620      	mov	r0, r4
 8006dea:	f000 f915 	bl	8007018 <_Balloc>
 8006dee:	4605      	mov	r5, r0
 8006df0:	b928      	cbnz	r0, 8006dfe <_dtoa_r+0x9d6>
 8006df2:	4b80      	ldr	r3, [pc, #512]	; (8006ff4 <_dtoa_r+0xbcc>)
 8006df4:	4602      	mov	r2, r0
 8006df6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006dfa:	f7ff bb2e 	b.w	800645a <_dtoa_r+0x32>
 8006dfe:	693a      	ldr	r2, [r7, #16]
 8006e00:	3202      	adds	r2, #2
 8006e02:	0092      	lsls	r2, r2, #2
 8006e04:	f107 010c 	add.w	r1, r7, #12
 8006e08:	300c      	adds	r0, #12
 8006e0a:	f7fe fd9d 	bl	8005948 <memcpy>
 8006e0e:	2201      	movs	r2, #1
 8006e10:	4629      	mov	r1, r5
 8006e12:	4620      	mov	r0, r4
 8006e14:	f000 fb12 	bl	800743c <__lshift>
 8006e18:	9b00      	ldr	r3, [sp, #0]
 8006e1a:	3301      	adds	r3, #1
 8006e1c:	9301      	str	r3, [sp, #4]
 8006e1e:	9b00      	ldr	r3, [sp, #0]
 8006e20:	444b      	add	r3, r9
 8006e22:	9307      	str	r3, [sp, #28]
 8006e24:	9b02      	ldr	r3, [sp, #8]
 8006e26:	f003 0301 	and.w	r3, r3, #1
 8006e2a:	46b8      	mov	r8, r7
 8006e2c:	9306      	str	r3, [sp, #24]
 8006e2e:	4607      	mov	r7, r0
 8006e30:	9b01      	ldr	r3, [sp, #4]
 8006e32:	4631      	mov	r1, r6
 8006e34:	3b01      	subs	r3, #1
 8006e36:	4658      	mov	r0, fp
 8006e38:	9302      	str	r3, [sp, #8]
 8006e3a:	f7ff fa67 	bl	800630c <quorem>
 8006e3e:	4603      	mov	r3, r0
 8006e40:	3330      	adds	r3, #48	; 0x30
 8006e42:	9004      	str	r0, [sp, #16]
 8006e44:	4641      	mov	r1, r8
 8006e46:	4658      	mov	r0, fp
 8006e48:	9308      	str	r3, [sp, #32]
 8006e4a:	f000 fb63 	bl	8007514 <__mcmp>
 8006e4e:	463a      	mov	r2, r7
 8006e50:	4681      	mov	r9, r0
 8006e52:	4631      	mov	r1, r6
 8006e54:	4620      	mov	r0, r4
 8006e56:	f000 fb79 	bl	800754c <__mdiff>
 8006e5a:	68c2      	ldr	r2, [r0, #12]
 8006e5c:	9b08      	ldr	r3, [sp, #32]
 8006e5e:	4605      	mov	r5, r0
 8006e60:	bb02      	cbnz	r2, 8006ea4 <_dtoa_r+0xa7c>
 8006e62:	4601      	mov	r1, r0
 8006e64:	4658      	mov	r0, fp
 8006e66:	f000 fb55 	bl	8007514 <__mcmp>
 8006e6a:	9b08      	ldr	r3, [sp, #32]
 8006e6c:	4602      	mov	r2, r0
 8006e6e:	4629      	mov	r1, r5
 8006e70:	4620      	mov	r0, r4
 8006e72:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8006e76:	f000 f90f 	bl	8007098 <_Bfree>
 8006e7a:	9b05      	ldr	r3, [sp, #20]
 8006e7c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006e7e:	9d01      	ldr	r5, [sp, #4]
 8006e80:	ea43 0102 	orr.w	r1, r3, r2
 8006e84:	9b06      	ldr	r3, [sp, #24]
 8006e86:	430b      	orrs	r3, r1
 8006e88:	9b08      	ldr	r3, [sp, #32]
 8006e8a:	d10d      	bne.n	8006ea8 <_dtoa_r+0xa80>
 8006e8c:	2b39      	cmp	r3, #57	; 0x39
 8006e8e:	d029      	beq.n	8006ee4 <_dtoa_r+0xabc>
 8006e90:	f1b9 0f00 	cmp.w	r9, #0
 8006e94:	dd01      	ble.n	8006e9a <_dtoa_r+0xa72>
 8006e96:	9b04      	ldr	r3, [sp, #16]
 8006e98:	3331      	adds	r3, #49	; 0x31
 8006e9a:	9a02      	ldr	r2, [sp, #8]
 8006e9c:	7013      	strb	r3, [r2, #0]
 8006e9e:	e774      	b.n	8006d8a <_dtoa_r+0x962>
 8006ea0:	4638      	mov	r0, r7
 8006ea2:	e7b9      	b.n	8006e18 <_dtoa_r+0x9f0>
 8006ea4:	2201      	movs	r2, #1
 8006ea6:	e7e2      	b.n	8006e6e <_dtoa_r+0xa46>
 8006ea8:	f1b9 0f00 	cmp.w	r9, #0
 8006eac:	db06      	blt.n	8006ebc <_dtoa_r+0xa94>
 8006eae:	9905      	ldr	r1, [sp, #20]
 8006eb0:	ea41 0909 	orr.w	r9, r1, r9
 8006eb4:	9906      	ldr	r1, [sp, #24]
 8006eb6:	ea59 0101 	orrs.w	r1, r9, r1
 8006eba:	d120      	bne.n	8006efe <_dtoa_r+0xad6>
 8006ebc:	2a00      	cmp	r2, #0
 8006ebe:	ddec      	ble.n	8006e9a <_dtoa_r+0xa72>
 8006ec0:	4659      	mov	r1, fp
 8006ec2:	2201      	movs	r2, #1
 8006ec4:	4620      	mov	r0, r4
 8006ec6:	9301      	str	r3, [sp, #4]
 8006ec8:	f000 fab8 	bl	800743c <__lshift>
 8006ecc:	4631      	mov	r1, r6
 8006ece:	4683      	mov	fp, r0
 8006ed0:	f000 fb20 	bl	8007514 <__mcmp>
 8006ed4:	2800      	cmp	r0, #0
 8006ed6:	9b01      	ldr	r3, [sp, #4]
 8006ed8:	dc02      	bgt.n	8006ee0 <_dtoa_r+0xab8>
 8006eda:	d1de      	bne.n	8006e9a <_dtoa_r+0xa72>
 8006edc:	07da      	lsls	r2, r3, #31
 8006ede:	d5dc      	bpl.n	8006e9a <_dtoa_r+0xa72>
 8006ee0:	2b39      	cmp	r3, #57	; 0x39
 8006ee2:	d1d8      	bne.n	8006e96 <_dtoa_r+0xa6e>
 8006ee4:	9a02      	ldr	r2, [sp, #8]
 8006ee6:	2339      	movs	r3, #57	; 0x39
 8006ee8:	7013      	strb	r3, [r2, #0]
 8006eea:	462b      	mov	r3, r5
 8006eec:	461d      	mov	r5, r3
 8006eee:	3b01      	subs	r3, #1
 8006ef0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006ef4:	2a39      	cmp	r2, #57	; 0x39
 8006ef6:	d050      	beq.n	8006f9a <_dtoa_r+0xb72>
 8006ef8:	3201      	adds	r2, #1
 8006efa:	701a      	strb	r2, [r3, #0]
 8006efc:	e745      	b.n	8006d8a <_dtoa_r+0x962>
 8006efe:	2a00      	cmp	r2, #0
 8006f00:	dd03      	ble.n	8006f0a <_dtoa_r+0xae2>
 8006f02:	2b39      	cmp	r3, #57	; 0x39
 8006f04:	d0ee      	beq.n	8006ee4 <_dtoa_r+0xabc>
 8006f06:	3301      	adds	r3, #1
 8006f08:	e7c7      	b.n	8006e9a <_dtoa_r+0xa72>
 8006f0a:	9a01      	ldr	r2, [sp, #4]
 8006f0c:	9907      	ldr	r1, [sp, #28]
 8006f0e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006f12:	428a      	cmp	r2, r1
 8006f14:	d02a      	beq.n	8006f6c <_dtoa_r+0xb44>
 8006f16:	4659      	mov	r1, fp
 8006f18:	2300      	movs	r3, #0
 8006f1a:	220a      	movs	r2, #10
 8006f1c:	4620      	mov	r0, r4
 8006f1e:	f000 f8dd 	bl	80070dc <__multadd>
 8006f22:	45b8      	cmp	r8, r7
 8006f24:	4683      	mov	fp, r0
 8006f26:	f04f 0300 	mov.w	r3, #0
 8006f2a:	f04f 020a 	mov.w	r2, #10
 8006f2e:	4641      	mov	r1, r8
 8006f30:	4620      	mov	r0, r4
 8006f32:	d107      	bne.n	8006f44 <_dtoa_r+0xb1c>
 8006f34:	f000 f8d2 	bl	80070dc <__multadd>
 8006f38:	4680      	mov	r8, r0
 8006f3a:	4607      	mov	r7, r0
 8006f3c:	9b01      	ldr	r3, [sp, #4]
 8006f3e:	3301      	adds	r3, #1
 8006f40:	9301      	str	r3, [sp, #4]
 8006f42:	e775      	b.n	8006e30 <_dtoa_r+0xa08>
 8006f44:	f000 f8ca 	bl	80070dc <__multadd>
 8006f48:	4639      	mov	r1, r7
 8006f4a:	4680      	mov	r8, r0
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	220a      	movs	r2, #10
 8006f50:	4620      	mov	r0, r4
 8006f52:	f000 f8c3 	bl	80070dc <__multadd>
 8006f56:	4607      	mov	r7, r0
 8006f58:	e7f0      	b.n	8006f3c <_dtoa_r+0xb14>
 8006f5a:	f1b9 0f00 	cmp.w	r9, #0
 8006f5e:	9a00      	ldr	r2, [sp, #0]
 8006f60:	bfcc      	ite	gt
 8006f62:	464d      	movgt	r5, r9
 8006f64:	2501      	movle	r5, #1
 8006f66:	4415      	add	r5, r2
 8006f68:	f04f 0800 	mov.w	r8, #0
 8006f6c:	4659      	mov	r1, fp
 8006f6e:	2201      	movs	r2, #1
 8006f70:	4620      	mov	r0, r4
 8006f72:	9301      	str	r3, [sp, #4]
 8006f74:	f000 fa62 	bl	800743c <__lshift>
 8006f78:	4631      	mov	r1, r6
 8006f7a:	4683      	mov	fp, r0
 8006f7c:	f000 faca 	bl	8007514 <__mcmp>
 8006f80:	2800      	cmp	r0, #0
 8006f82:	dcb2      	bgt.n	8006eea <_dtoa_r+0xac2>
 8006f84:	d102      	bne.n	8006f8c <_dtoa_r+0xb64>
 8006f86:	9b01      	ldr	r3, [sp, #4]
 8006f88:	07db      	lsls	r3, r3, #31
 8006f8a:	d4ae      	bmi.n	8006eea <_dtoa_r+0xac2>
 8006f8c:	462b      	mov	r3, r5
 8006f8e:	461d      	mov	r5, r3
 8006f90:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006f94:	2a30      	cmp	r2, #48	; 0x30
 8006f96:	d0fa      	beq.n	8006f8e <_dtoa_r+0xb66>
 8006f98:	e6f7      	b.n	8006d8a <_dtoa_r+0x962>
 8006f9a:	9a00      	ldr	r2, [sp, #0]
 8006f9c:	429a      	cmp	r2, r3
 8006f9e:	d1a5      	bne.n	8006eec <_dtoa_r+0xac4>
 8006fa0:	f10a 0a01 	add.w	sl, sl, #1
 8006fa4:	2331      	movs	r3, #49	; 0x31
 8006fa6:	e779      	b.n	8006e9c <_dtoa_r+0xa74>
 8006fa8:	4b13      	ldr	r3, [pc, #76]	; (8006ff8 <_dtoa_r+0xbd0>)
 8006faa:	f7ff baaf 	b.w	800650c <_dtoa_r+0xe4>
 8006fae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	f47f aa86 	bne.w	80064c2 <_dtoa_r+0x9a>
 8006fb6:	4b11      	ldr	r3, [pc, #68]	; (8006ffc <_dtoa_r+0xbd4>)
 8006fb8:	f7ff baa8 	b.w	800650c <_dtoa_r+0xe4>
 8006fbc:	f1b9 0f00 	cmp.w	r9, #0
 8006fc0:	dc03      	bgt.n	8006fca <_dtoa_r+0xba2>
 8006fc2:	9b05      	ldr	r3, [sp, #20]
 8006fc4:	2b02      	cmp	r3, #2
 8006fc6:	f73f aec9 	bgt.w	8006d5c <_dtoa_r+0x934>
 8006fca:	9d00      	ldr	r5, [sp, #0]
 8006fcc:	4631      	mov	r1, r6
 8006fce:	4658      	mov	r0, fp
 8006fd0:	f7ff f99c 	bl	800630c <quorem>
 8006fd4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006fd8:	f805 3b01 	strb.w	r3, [r5], #1
 8006fdc:	9a00      	ldr	r2, [sp, #0]
 8006fde:	1aaa      	subs	r2, r5, r2
 8006fe0:	4591      	cmp	r9, r2
 8006fe2:	ddba      	ble.n	8006f5a <_dtoa_r+0xb32>
 8006fe4:	4659      	mov	r1, fp
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	220a      	movs	r2, #10
 8006fea:	4620      	mov	r0, r4
 8006fec:	f000 f876 	bl	80070dc <__multadd>
 8006ff0:	4683      	mov	fp, r0
 8006ff2:	e7eb      	b.n	8006fcc <_dtoa_r+0xba4>
 8006ff4:	0804f698 	.word	0x0804f698
 8006ff8:	0804f5cc 	.word	0x0804f5cc
 8006ffc:	0804f615 	.word	0x0804f615

08007000 <_localeconv_r>:
 8007000:	4800      	ldr	r0, [pc, #0]	; (8007004 <_localeconv_r+0x4>)
 8007002:	4770      	bx	lr
 8007004:	20000228 	.word	0x20000228

08007008 <malloc>:
 8007008:	4b02      	ldr	r3, [pc, #8]	; (8007014 <malloc+0xc>)
 800700a:	4601      	mov	r1, r0
 800700c:	6818      	ldr	r0, [r3, #0]
 800700e:	f000 bbe1 	b.w	80077d4 <_malloc_r>
 8007012:	bf00      	nop
 8007014:	200000d4 	.word	0x200000d4

08007018 <_Balloc>:
 8007018:	b570      	push	{r4, r5, r6, lr}
 800701a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800701c:	4604      	mov	r4, r0
 800701e:	460d      	mov	r5, r1
 8007020:	b976      	cbnz	r6, 8007040 <_Balloc+0x28>
 8007022:	2010      	movs	r0, #16
 8007024:	f7ff fff0 	bl	8007008 <malloc>
 8007028:	4602      	mov	r2, r0
 800702a:	6260      	str	r0, [r4, #36]	; 0x24
 800702c:	b920      	cbnz	r0, 8007038 <_Balloc+0x20>
 800702e:	4b18      	ldr	r3, [pc, #96]	; (8007090 <_Balloc+0x78>)
 8007030:	4818      	ldr	r0, [pc, #96]	; (8007094 <_Balloc+0x7c>)
 8007032:	2166      	movs	r1, #102	; 0x66
 8007034:	f000 fd94 	bl	8007b60 <__assert_func>
 8007038:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800703c:	6006      	str	r6, [r0, #0]
 800703e:	60c6      	str	r6, [r0, #12]
 8007040:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007042:	68f3      	ldr	r3, [r6, #12]
 8007044:	b183      	cbz	r3, 8007068 <_Balloc+0x50>
 8007046:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007048:	68db      	ldr	r3, [r3, #12]
 800704a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800704e:	b9b8      	cbnz	r0, 8007080 <_Balloc+0x68>
 8007050:	2101      	movs	r1, #1
 8007052:	fa01 f605 	lsl.w	r6, r1, r5
 8007056:	1d72      	adds	r2, r6, #5
 8007058:	0092      	lsls	r2, r2, #2
 800705a:	4620      	mov	r0, r4
 800705c:	f000 fb5a 	bl	8007714 <_calloc_r>
 8007060:	b160      	cbz	r0, 800707c <_Balloc+0x64>
 8007062:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007066:	e00e      	b.n	8007086 <_Balloc+0x6e>
 8007068:	2221      	movs	r2, #33	; 0x21
 800706a:	2104      	movs	r1, #4
 800706c:	4620      	mov	r0, r4
 800706e:	f000 fb51 	bl	8007714 <_calloc_r>
 8007072:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007074:	60f0      	str	r0, [r6, #12]
 8007076:	68db      	ldr	r3, [r3, #12]
 8007078:	2b00      	cmp	r3, #0
 800707a:	d1e4      	bne.n	8007046 <_Balloc+0x2e>
 800707c:	2000      	movs	r0, #0
 800707e:	bd70      	pop	{r4, r5, r6, pc}
 8007080:	6802      	ldr	r2, [r0, #0]
 8007082:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007086:	2300      	movs	r3, #0
 8007088:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800708c:	e7f7      	b.n	800707e <_Balloc+0x66>
 800708e:	bf00      	nop
 8007090:	0804f622 	.word	0x0804f622
 8007094:	0804f6a9 	.word	0x0804f6a9

08007098 <_Bfree>:
 8007098:	b570      	push	{r4, r5, r6, lr}
 800709a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800709c:	4605      	mov	r5, r0
 800709e:	460c      	mov	r4, r1
 80070a0:	b976      	cbnz	r6, 80070c0 <_Bfree+0x28>
 80070a2:	2010      	movs	r0, #16
 80070a4:	f7ff ffb0 	bl	8007008 <malloc>
 80070a8:	4602      	mov	r2, r0
 80070aa:	6268      	str	r0, [r5, #36]	; 0x24
 80070ac:	b920      	cbnz	r0, 80070b8 <_Bfree+0x20>
 80070ae:	4b09      	ldr	r3, [pc, #36]	; (80070d4 <_Bfree+0x3c>)
 80070b0:	4809      	ldr	r0, [pc, #36]	; (80070d8 <_Bfree+0x40>)
 80070b2:	218a      	movs	r1, #138	; 0x8a
 80070b4:	f000 fd54 	bl	8007b60 <__assert_func>
 80070b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80070bc:	6006      	str	r6, [r0, #0]
 80070be:	60c6      	str	r6, [r0, #12]
 80070c0:	b13c      	cbz	r4, 80070d2 <_Bfree+0x3a>
 80070c2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80070c4:	6862      	ldr	r2, [r4, #4]
 80070c6:	68db      	ldr	r3, [r3, #12]
 80070c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80070cc:	6021      	str	r1, [r4, #0]
 80070ce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80070d2:	bd70      	pop	{r4, r5, r6, pc}
 80070d4:	0804f622 	.word	0x0804f622
 80070d8:	0804f6a9 	.word	0x0804f6a9

080070dc <__multadd>:
 80070dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070e0:	690e      	ldr	r6, [r1, #16]
 80070e2:	4607      	mov	r7, r0
 80070e4:	4698      	mov	r8, r3
 80070e6:	460c      	mov	r4, r1
 80070e8:	f101 0014 	add.w	r0, r1, #20
 80070ec:	2300      	movs	r3, #0
 80070ee:	6805      	ldr	r5, [r0, #0]
 80070f0:	b2a9      	uxth	r1, r5
 80070f2:	fb02 8101 	mla	r1, r2, r1, r8
 80070f6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80070fa:	0c2d      	lsrs	r5, r5, #16
 80070fc:	fb02 c505 	mla	r5, r2, r5, ip
 8007100:	b289      	uxth	r1, r1
 8007102:	3301      	adds	r3, #1
 8007104:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8007108:	429e      	cmp	r6, r3
 800710a:	f840 1b04 	str.w	r1, [r0], #4
 800710e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8007112:	dcec      	bgt.n	80070ee <__multadd+0x12>
 8007114:	f1b8 0f00 	cmp.w	r8, #0
 8007118:	d022      	beq.n	8007160 <__multadd+0x84>
 800711a:	68a3      	ldr	r3, [r4, #8]
 800711c:	42b3      	cmp	r3, r6
 800711e:	dc19      	bgt.n	8007154 <__multadd+0x78>
 8007120:	6861      	ldr	r1, [r4, #4]
 8007122:	4638      	mov	r0, r7
 8007124:	3101      	adds	r1, #1
 8007126:	f7ff ff77 	bl	8007018 <_Balloc>
 800712a:	4605      	mov	r5, r0
 800712c:	b928      	cbnz	r0, 800713a <__multadd+0x5e>
 800712e:	4602      	mov	r2, r0
 8007130:	4b0d      	ldr	r3, [pc, #52]	; (8007168 <__multadd+0x8c>)
 8007132:	480e      	ldr	r0, [pc, #56]	; (800716c <__multadd+0x90>)
 8007134:	21b5      	movs	r1, #181	; 0xb5
 8007136:	f000 fd13 	bl	8007b60 <__assert_func>
 800713a:	6922      	ldr	r2, [r4, #16]
 800713c:	3202      	adds	r2, #2
 800713e:	f104 010c 	add.w	r1, r4, #12
 8007142:	0092      	lsls	r2, r2, #2
 8007144:	300c      	adds	r0, #12
 8007146:	f7fe fbff 	bl	8005948 <memcpy>
 800714a:	4621      	mov	r1, r4
 800714c:	4638      	mov	r0, r7
 800714e:	f7ff ffa3 	bl	8007098 <_Bfree>
 8007152:	462c      	mov	r4, r5
 8007154:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007158:	3601      	adds	r6, #1
 800715a:	f8c3 8014 	str.w	r8, [r3, #20]
 800715e:	6126      	str	r6, [r4, #16]
 8007160:	4620      	mov	r0, r4
 8007162:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007166:	bf00      	nop
 8007168:	0804f698 	.word	0x0804f698
 800716c:	0804f6a9 	.word	0x0804f6a9

08007170 <__hi0bits>:
 8007170:	0c03      	lsrs	r3, r0, #16
 8007172:	041b      	lsls	r3, r3, #16
 8007174:	b9d3      	cbnz	r3, 80071ac <__hi0bits+0x3c>
 8007176:	0400      	lsls	r0, r0, #16
 8007178:	2310      	movs	r3, #16
 800717a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800717e:	bf04      	itt	eq
 8007180:	0200      	lsleq	r0, r0, #8
 8007182:	3308      	addeq	r3, #8
 8007184:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007188:	bf04      	itt	eq
 800718a:	0100      	lsleq	r0, r0, #4
 800718c:	3304      	addeq	r3, #4
 800718e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007192:	bf04      	itt	eq
 8007194:	0080      	lsleq	r0, r0, #2
 8007196:	3302      	addeq	r3, #2
 8007198:	2800      	cmp	r0, #0
 800719a:	db05      	blt.n	80071a8 <__hi0bits+0x38>
 800719c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80071a0:	f103 0301 	add.w	r3, r3, #1
 80071a4:	bf08      	it	eq
 80071a6:	2320      	moveq	r3, #32
 80071a8:	4618      	mov	r0, r3
 80071aa:	4770      	bx	lr
 80071ac:	2300      	movs	r3, #0
 80071ae:	e7e4      	b.n	800717a <__hi0bits+0xa>

080071b0 <__lo0bits>:
 80071b0:	6803      	ldr	r3, [r0, #0]
 80071b2:	f013 0207 	ands.w	r2, r3, #7
 80071b6:	4601      	mov	r1, r0
 80071b8:	d00b      	beq.n	80071d2 <__lo0bits+0x22>
 80071ba:	07da      	lsls	r2, r3, #31
 80071bc:	d424      	bmi.n	8007208 <__lo0bits+0x58>
 80071be:	0798      	lsls	r0, r3, #30
 80071c0:	bf49      	itett	mi
 80071c2:	085b      	lsrmi	r3, r3, #1
 80071c4:	089b      	lsrpl	r3, r3, #2
 80071c6:	2001      	movmi	r0, #1
 80071c8:	600b      	strmi	r3, [r1, #0]
 80071ca:	bf5c      	itt	pl
 80071cc:	600b      	strpl	r3, [r1, #0]
 80071ce:	2002      	movpl	r0, #2
 80071d0:	4770      	bx	lr
 80071d2:	b298      	uxth	r0, r3
 80071d4:	b9b0      	cbnz	r0, 8007204 <__lo0bits+0x54>
 80071d6:	0c1b      	lsrs	r3, r3, #16
 80071d8:	2010      	movs	r0, #16
 80071da:	f013 0fff 	tst.w	r3, #255	; 0xff
 80071de:	bf04      	itt	eq
 80071e0:	0a1b      	lsreq	r3, r3, #8
 80071e2:	3008      	addeq	r0, #8
 80071e4:	071a      	lsls	r2, r3, #28
 80071e6:	bf04      	itt	eq
 80071e8:	091b      	lsreq	r3, r3, #4
 80071ea:	3004      	addeq	r0, #4
 80071ec:	079a      	lsls	r2, r3, #30
 80071ee:	bf04      	itt	eq
 80071f0:	089b      	lsreq	r3, r3, #2
 80071f2:	3002      	addeq	r0, #2
 80071f4:	07da      	lsls	r2, r3, #31
 80071f6:	d403      	bmi.n	8007200 <__lo0bits+0x50>
 80071f8:	085b      	lsrs	r3, r3, #1
 80071fa:	f100 0001 	add.w	r0, r0, #1
 80071fe:	d005      	beq.n	800720c <__lo0bits+0x5c>
 8007200:	600b      	str	r3, [r1, #0]
 8007202:	4770      	bx	lr
 8007204:	4610      	mov	r0, r2
 8007206:	e7e8      	b.n	80071da <__lo0bits+0x2a>
 8007208:	2000      	movs	r0, #0
 800720a:	4770      	bx	lr
 800720c:	2020      	movs	r0, #32
 800720e:	4770      	bx	lr

08007210 <__i2b>:
 8007210:	b510      	push	{r4, lr}
 8007212:	460c      	mov	r4, r1
 8007214:	2101      	movs	r1, #1
 8007216:	f7ff feff 	bl	8007018 <_Balloc>
 800721a:	4602      	mov	r2, r0
 800721c:	b928      	cbnz	r0, 800722a <__i2b+0x1a>
 800721e:	4b05      	ldr	r3, [pc, #20]	; (8007234 <__i2b+0x24>)
 8007220:	4805      	ldr	r0, [pc, #20]	; (8007238 <__i2b+0x28>)
 8007222:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007226:	f000 fc9b 	bl	8007b60 <__assert_func>
 800722a:	2301      	movs	r3, #1
 800722c:	6144      	str	r4, [r0, #20]
 800722e:	6103      	str	r3, [r0, #16]
 8007230:	bd10      	pop	{r4, pc}
 8007232:	bf00      	nop
 8007234:	0804f698 	.word	0x0804f698
 8007238:	0804f6a9 	.word	0x0804f6a9

0800723c <__multiply>:
 800723c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007240:	4614      	mov	r4, r2
 8007242:	690a      	ldr	r2, [r1, #16]
 8007244:	6923      	ldr	r3, [r4, #16]
 8007246:	429a      	cmp	r2, r3
 8007248:	bfb8      	it	lt
 800724a:	460b      	movlt	r3, r1
 800724c:	460d      	mov	r5, r1
 800724e:	bfbc      	itt	lt
 8007250:	4625      	movlt	r5, r4
 8007252:	461c      	movlt	r4, r3
 8007254:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8007258:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800725c:	68ab      	ldr	r3, [r5, #8]
 800725e:	6869      	ldr	r1, [r5, #4]
 8007260:	eb0a 0709 	add.w	r7, sl, r9
 8007264:	42bb      	cmp	r3, r7
 8007266:	b085      	sub	sp, #20
 8007268:	bfb8      	it	lt
 800726a:	3101      	addlt	r1, #1
 800726c:	f7ff fed4 	bl	8007018 <_Balloc>
 8007270:	b930      	cbnz	r0, 8007280 <__multiply+0x44>
 8007272:	4602      	mov	r2, r0
 8007274:	4b42      	ldr	r3, [pc, #264]	; (8007380 <__multiply+0x144>)
 8007276:	4843      	ldr	r0, [pc, #268]	; (8007384 <__multiply+0x148>)
 8007278:	f240 115d 	movw	r1, #349	; 0x15d
 800727c:	f000 fc70 	bl	8007b60 <__assert_func>
 8007280:	f100 0614 	add.w	r6, r0, #20
 8007284:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8007288:	4633      	mov	r3, r6
 800728a:	2200      	movs	r2, #0
 800728c:	4543      	cmp	r3, r8
 800728e:	d31e      	bcc.n	80072ce <__multiply+0x92>
 8007290:	f105 0c14 	add.w	ip, r5, #20
 8007294:	f104 0314 	add.w	r3, r4, #20
 8007298:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800729c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80072a0:	9202      	str	r2, [sp, #8]
 80072a2:	ebac 0205 	sub.w	r2, ip, r5
 80072a6:	3a15      	subs	r2, #21
 80072a8:	f022 0203 	bic.w	r2, r2, #3
 80072ac:	3204      	adds	r2, #4
 80072ae:	f105 0115 	add.w	r1, r5, #21
 80072b2:	458c      	cmp	ip, r1
 80072b4:	bf38      	it	cc
 80072b6:	2204      	movcc	r2, #4
 80072b8:	9201      	str	r2, [sp, #4]
 80072ba:	9a02      	ldr	r2, [sp, #8]
 80072bc:	9303      	str	r3, [sp, #12]
 80072be:	429a      	cmp	r2, r3
 80072c0:	d808      	bhi.n	80072d4 <__multiply+0x98>
 80072c2:	2f00      	cmp	r7, #0
 80072c4:	dc55      	bgt.n	8007372 <__multiply+0x136>
 80072c6:	6107      	str	r7, [r0, #16]
 80072c8:	b005      	add	sp, #20
 80072ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072ce:	f843 2b04 	str.w	r2, [r3], #4
 80072d2:	e7db      	b.n	800728c <__multiply+0x50>
 80072d4:	f8b3 a000 	ldrh.w	sl, [r3]
 80072d8:	f1ba 0f00 	cmp.w	sl, #0
 80072dc:	d020      	beq.n	8007320 <__multiply+0xe4>
 80072de:	f105 0e14 	add.w	lr, r5, #20
 80072e2:	46b1      	mov	r9, r6
 80072e4:	2200      	movs	r2, #0
 80072e6:	f85e 4b04 	ldr.w	r4, [lr], #4
 80072ea:	f8d9 b000 	ldr.w	fp, [r9]
 80072ee:	b2a1      	uxth	r1, r4
 80072f0:	fa1f fb8b 	uxth.w	fp, fp
 80072f4:	fb0a b101 	mla	r1, sl, r1, fp
 80072f8:	4411      	add	r1, r2
 80072fa:	f8d9 2000 	ldr.w	r2, [r9]
 80072fe:	0c24      	lsrs	r4, r4, #16
 8007300:	0c12      	lsrs	r2, r2, #16
 8007302:	fb0a 2404 	mla	r4, sl, r4, r2
 8007306:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800730a:	b289      	uxth	r1, r1
 800730c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007310:	45f4      	cmp	ip, lr
 8007312:	f849 1b04 	str.w	r1, [r9], #4
 8007316:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800731a:	d8e4      	bhi.n	80072e6 <__multiply+0xaa>
 800731c:	9901      	ldr	r1, [sp, #4]
 800731e:	5072      	str	r2, [r6, r1]
 8007320:	9a03      	ldr	r2, [sp, #12]
 8007322:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007326:	3304      	adds	r3, #4
 8007328:	f1b9 0f00 	cmp.w	r9, #0
 800732c:	d01f      	beq.n	800736e <__multiply+0x132>
 800732e:	6834      	ldr	r4, [r6, #0]
 8007330:	f105 0114 	add.w	r1, r5, #20
 8007334:	46b6      	mov	lr, r6
 8007336:	f04f 0a00 	mov.w	sl, #0
 800733a:	880a      	ldrh	r2, [r1, #0]
 800733c:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007340:	fb09 b202 	mla	r2, r9, r2, fp
 8007344:	4492      	add	sl, r2
 8007346:	b2a4      	uxth	r4, r4
 8007348:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800734c:	f84e 4b04 	str.w	r4, [lr], #4
 8007350:	f851 4b04 	ldr.w	r4, [r1], #4
 8007354:	f8be 2000 	ldrh.w	r2, [lr]
 8007358:	0c24      	lsrs	r4, r4, #16
 800735a:	fb09 2404 	mla	r4, r9, r4, r2
 800735e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8007362:	458c      	cmp	ip, r1
 8007364:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007368:	d8e7      	bhi.n	800733a <__multiply+0xfe>
 800736a:	9a01      	ldr	r2, [sp, #4]
 800736c:	50b4      	str	r4, [r6, r2]
 800736e:	3604      	adds	r6, #4
 8007370:	e7a3      	b.n	80072ba <__multiply+0x7e>
 8007372:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007376:	2b00      	cmp	r3, #0
 8007378:	d1a5      	bne.n	80072c6 <__multiply+0x8a>
 800737a:	3f01      	subs	r7, #1
 800737c:	e7a1      	b.n	80072c2 <__multiply+0x86>
 800737e:	bf00      	nop
 8007380:	0804f698 	.word	0x0804f698
 8007384:	0804f6a9 	.word	0x0804f6a9

08007388 <__pow5mult>:
 8007388:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800738c:	4615      	mov	r5, r2
 800738e:	f012 0203 	ands.w	r2, r2, #3
 8007392:	4606      	mov	r6, r0
 8007394:	460f      	mov	r7, r1
 8007396:	d007      	beq.n	80073a8 <__pow5mult+0x20>
 8007398:	4c25      	ldr	r4, [pc, #148]	; (8007430 <__pow5mult+0xa8>)
 800739a:	3a01      	subs	r2, #1
 800739c:	2300      	movs	r3, #0
 800739e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80073a2:	f7ff fe9b 	bl	80070dc <__multadd>
 80073a6:	4607      	mov	r7, r0
 80073a8:	10ad      	asrs	r5, r5, #2
 80073aa:	d03d      	beq.n	8007428 <__pow5mult+0xa0>
 80073ac:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80073ae:	b97c      	cbnz	r4, 80073d0 <__pow5mult+0x48>
 80073b0:	2010      	movs	r0, #16
 80073b2:	f7ff fe29 	bl	8007008 <malloc>
 80073b6:	4602      	mov	r2, r0
 80073b8:	6270      	str	r0, [r6, #36]	; 0x24
 80073ba:	b928      	cbnz	r0, 80073c8 <__pow5mult+0x40>
 80073bc:	4b1d      	ldr	r3, [pc, #116]	; (8007434 <__pow5mult+0xac>)
 80073be:	481e      	ldr	r0, [pc, #120]	; (8007438 <__pow5mult+0xb0>)
 80073c0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80073c4:	f000 fbcc 	bl	8007b60 <__assert_func>
 80073c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80073cc:	6004      	str	r4, [r0, #0]
 80073ce:	60c4      	str	r4, [r0, #12]
 80073d0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80073d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80073d8:	b94c      	cbnz	r4, 80073ee <__pow5mult+0x66>
 80073da:	f240 2171 	movw	r1, #625	; 0x271
 80073de:	4630      	mov	r0, r6
 80073e0:	f7ff ff16 	bl	8007210 <__i2b>
 80073e4:	2300      	movs	r3, #0
 80073e6:	f8c8 0008 	str.w	r0, [r8, #8]
 80073ea:	4604      	mov	r4, r0
 80073ec:	6003      	str	r3, [r0, #0]
 80073ee:	f04f 0900 	mov.w	r9, #0
 80073f2:	07eb      	lsls	r3, r5, #31
 80073f4:	d50a      	bpl.n	800740c <__pow5mult+0x84>
 80073f6:	4639      	mov	r1, r7
 80073f8:	4622      	mov	r2, r4
 80073fa:	4630      	mov	r0, r6
 80073fc:	f7ff ff1e 	bl	800723c <__multiply>
 8007400:	4639      	mov	r1, r7
 8007402:	4680      	mov	r8, r0
 8007404:	4630      	mov	r0, r6
 8007406:	f7ff fe47 	bl	8007098 <_Bfree>
 800740a:	4647      	mov	r7, r8
 800740c:	106d      	asrs	r5, r5, #1
 800740e:	d00b      	beq.n	8007428 <__pow5mult+0xa0>
 8007410:	6820      	ldr	r0, [r4, #0]
 8007412:	b938      	cbnz	r0, 8007424 <__pow5mult+0x9c>
 8007414:	4622      	mov	r2, r4
 8007416:	4621      	mov	r1, r4
 8007418:	4630      	mov	r0, r6
 800741a:	f7ff ff0f 	bl	800723c <__multiply>
 800741e:	6020      	str	r0, [r4, #0]
 8007420:	f8c0 9000 	str.w	r9, [r0]
 8007424:	4604      	mov	r4, r0
 8007426:	e7e4      	b.n	80073f2 <__pow5mult+0x6a>
 8007428:	4638      	mov	r0, r7
 800742a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800742e:	bf00      	nop
 8007430:	0804f800 	.word	0x0804f800
 8007434:	0804f622 	.word	0x0804f622
 8007438:	0804f6a9 	.word	0x0804f6a9

0800743c <__lshift>:
 800743c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007440:	460c      	mov	r4, r1
 8007442:	6849      	ldr	r1, [r1, #4]
 8007444:	6923      	ldr	r3, [r4, #16]
 8007446:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800744a:	68a3      	ldr	r3, [r4, #8]
 800744c:	4607      	mov	r7, r0
 800744e:	4691      	mov	r9, r2
 8007450:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007454:	f108 0601 	add.w	r6, r8, #1
 8007458:	42b3      	cmp	r3, r6
 800745a:	db0b      	blt.n	8007474 <__lshift+0x38>
 800745c:	4638      	mov	r0, r7
 800745e:	f7ff fddb 	bl	8007018 <_Balloc>
 8007462:	4605      	mov	r5, r0
 8007464:	b948      	cbnz	r0, 800747a <__lshift+0x3e>
 8007466:	4602      	mov	r2, r0
 8007468:	4b28      	ldr	r3, [pc, #160]	; (800750c <__lshift+0xd0>)
 800746a:	4829      	ldr	r0, [pc, #164]	; (8007510 <__lshift+0xd4>)
 800746c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007470:	f000 fb76 	bl	8007b60 <__assert_func>
 8007474:	3101      	adds	r1, #1
 8007476:	005b      	lsls	r3, r3, #1
 8007478:	e7ee      	b.n	8007458 <__lshift+0x1c>
 800747a:	2300      	movs	r3, #0
 800747c:	f100 0114 	add.w	r1, r0, #20
 8007480:	f100 0210 	add.w	r2, r0, #16
 8007484:	4618      	mov	r0, r3
 8007486:	4553      	cmp	r3, sl
 8007488:	db33      	blt.n	80074f2 <__lshift+0xb6>
 800748a:	6920      	ldr	r0, [r4, #16]
 800748c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007490:	f104 0314 	add.w	r3, r4, #20
 8007494:	f019 091f 	ands.w	r9, r9, #31
 8007498:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800749c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80074a0:	d02b      	beq.n	80074fa <__lshift+0xbe>
 80074a2:	f1c9 0e20 	rsb	lr, r9, #32
 80074a6:	468a      	mov	sl, r1
 80074a8:	2200      	movs	r2, #0
 80074aa:	6818      	ldr	r0, [r3, #0]
 80074ac:	fa00 f009 	lsl.w	r0, r0, r9
 80074b0:	4302      	orrs	r2, r0
 80074b2:	f84a 2b04 	str.w	r2, [sl], #4
 80074b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80074ba:	459c      	cmp	ip, r3
 80074bc:	fa22 f20e 	lsr.w	r2, r2, lr
 80074c0:	d8f3      	bhi.n	80074aa <__lshift+0x6e>
 80074c2:	ebac 0304 	sub.w	r3, ip, r4
 80074c6:	3b15      	subs	r3, #21
 80074c8:	f023 0303 	bic.w	r3, r3, #3
 80074cc:	3304      	adds	r3, #4
 80074ce:	f104 0015 	add.w	r0, r4, #21
 80074d2:	4584      	cmp	ip, r0
 80074d4:	bf38      	it	cc
 80074d6:	2304      	movcc	r3, #4
 80074d8:	50ca      	str	r2, [r1, r3]
 80074da:	b10a      	cbz	r2, 80074e0 <__lshift+0xa4>
 80074dc:	f108 0602 	add.w	r6, r8, #2
 80074e0:	3e01      	subs	r6, #1
 80074e2:	4638      	mov	r0, r7
 80074e4:	612e      	str	r6, [r5, #16]
 80074e6:	4621      	mov	r1, r4
 80074e8:	f7ff fdd6 	bl	8007098 <_Bfree>
 80074ec:	4628      	mov	r0, r5
 80074ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074f2:	f842 0f04 	str.w	r0, [r2, #4]!
 80074f6:	3301      	adds	r3, #1
 80074f8:	e7c5      	b.n	8007486 <__lshift+0x4a>
 80074fa:	3904      	subs	r1, #4
 80074fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8007500:	f841 2f04 	str.w	r2, [r1, #4]!
 8007504:	459c      	cmp	ip, r3
 8007506:	d8f9      	bhi.n	80074fc <__lshift+0xc0>
 8007508:	e7ea      	b.n	80074e0 <__lshift+0xa4>
 800750a:	bf00      	nop
 800750c:	0804f698 	.word	0x0804f698
 8007510:	0804f6a9 	.word	0x0804f6a9

08007514 <__mcmp>:
 8007514:	b530      	push	{r4, r5, lr}
 8007516:	6902      	ldr	r2, [r0, #16]
 8007518:	690c      	ldr	r4, [r1, #16]
 800751a:	1b12      	subs	r2, r2, r4
 800751c:	d10e      	bne.n	800753c <__mcmp+0x28>
 800751e:	f100 0314 	add.w	r3, r0, #20
 8007522:	3114      	adds	r1, #20
 8007524:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007528:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800752c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007530:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007534:	42a5      	cmp	r5, r4
 8007536:	d003      	beq.n	8007540 <__mcmp+0x2c>
 8007538:	d305      	bcc.n	8007546 <__mcmp+0x32>
 800753a:	2201      	movs	r2, #1
 800753c:	4610      	mov	r0, r2
 800753e:	bd30      	pop	{r4, r5, pc}
 8007540:	4283      	cmp	r3, r0
 8007542:	d3f3      	bcc.n	800752c <__mcmp+0x18>
 8007544:	e7fa      	b.n	800753c <__mcmp+0x28>
 8007546:	f04f 32ff 	mov.w	r2, #4294967295
 800754a:	e7f7      	b.n	800753c <__mcmp+0x28>

0800754c <__mdiff>:
 800754c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007550:	460c      	mov	r4, r1
 8007552:	4606      	mov	r6, r0
 8007554:	4611      	mov	r1, r2
 8007556:	4620      	mov	r0, r4
 8007558:	4617      	mov	r7, r2
 800755a:	f7ff ffdb 	bl	8007514 <__mcmp>
 800755e:	1e05      	subs	r5, r0, #0
 8007560:	d110      	bne.n	8007584 <__mdiff+0x38>
 8007562:	4629      	mov	r1, r5
 8007564:	4630      	mov	r0, r6
 8007566:	f7ff fd57 	bl	8007018 <_Balloc>
 800756a:	b930      	cbnz	r0, 800757a <__mdiff+0x2e>
 800756c:	4b39      	ldr	r3, [pc, #228]	; (8007654 <__mdiff+0x108>)
 800756e:	4602      	mov	r2, r0
 8007570:	f240 2132 	movw	r1, #562	; 0x232
 8007574:	4838      	ldr	r0, [pc, #224]	; (8007658 <__mdiff+0x10c>)
 8007576:	f000 faf3 	bl	8007b60 <__assert_func>
 800757a:	2301      	movs	r3, #1
 800757c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007580:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007584:	bfa4      	itt	ge
 8007586:	463b      	movge	r3, r7
 8007588:	4627      	movge	r7, r4
 800758a:	4630      	mov	r0, r6
 800758c:	6879      	ldr	r1, [r7, #4]
 800758e:	bfa6      	itte	ge
 8007590:	461c      	movge	r4, r3
 8007592:	2500      	movge	r5, #0
 8007594:	2501      	movlt	r5, #1
 8007596:	f7ff fd3f 	bl	8007018 <_Balloc>
 800759a:	b920      	cbnz	r0, 80075a6 <__mdiff+0x5a>
 800759c:	4b2d      	ldr	r3, [pc, #180]	; (8007654 <__mdiff+0x108>)
 800759e:	4602      	mov	r2, r0
 80075a0:	f44f 7110 	mov.w	r1, #576	; 0x240
 80075a4:	e7e6      	b.n	8007574 <__mdiff+0x28>
 80075a6:	693e      	ldr	r6, [r7, #16]
 80075a8:	60c5      	str	r5, [r0, #12]
 80075aa:	6925      	ldr	r5, [r4, #16]
 80075ac:	f107 0114 	add.w	r1, r7, #20
 80075b0:	f104 0914 	add.w	r9, r4, #20
 80075b4:	f100 0e14 	add.w	lr, r0, #20
 80075b8:	f107 0210 	add.w	r2, r7, #16
 80075bc:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80075c0:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80075c4:	46f2      	mov	sl, lr
 80075c6:	2700      	movs	r7, #0
 80075c8:	f859 3b04 	ldr.w	r3, [r9], #4
 80075cc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80075d0:	fa1f f883 	uxth.w	r8, r3
 80075d4:	fa17 f78b 	uxtah	r7, r7, fp
 80075d8:	0c1b      	lsrs	r3, r3, #16
 80075da:	eba7 0808 	sub.w	r8, r7, r8
 80075de:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80075e2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80075e6:	fa1f f888 	uxth.w	r8, r8
 80075ea:	141f      	asrs	r7, r3, #16
 80075ec:	454d      	cmp	r5, r9
 80075ee:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80075f2:	f84a 3b04 	str.w	r3, [sl], #4
 80075f6:	d8e7      	bhi.n	80075c8 <__mdiff+0x7c>
 80075f8:	1b2b      	subs	r3, r5, r4
 80075fa:	3b15      	subs	r3, #21
 80075fc:	f023 0303 	bic.w	r3, r3, #3
 8007600:	3304      	adds	r3, #4
 8007602:	3415      	adds	r4, #21
 8007604:	42a5      	cmp	r5, r4
 8007606:	bf38      	it	cc
 8007608:	2304      	movcc	r3, #4
 800760a:	4419      	add	r1, r3
 800760c:	4473      	add	r3, lr
 800760e:	469e      	mov	lr, r3
 8007610:	460d      	mov	r5, r1
 8007612:	4565      	cmp	r5, ip
 8007614:	d30e      	bcc.n	8007634 <__mdiff+0xe8>
 8007616:	f10c 0203 	add.w	r2, ip, #3
 800761a:	1a52      	subs	r2, r2, r1
 800761c:	f022 0203 	bic.w	r2, r2, #3
 8007620:	3903      	subs	r1, #3
 8007622:	458c      	cmp	ip, r1
 8007624:	bf38      	it	cc
 8007626:	2200      	movcc	r2, #0
 8007628:	441a      	add	r2, r3
 800762a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800762e:	b17b      	cbz	r3, 8007650 <__mdiff+0x104>
 8007630:	6106      	str	r6, [r0, #16]
 8007632:	e7a5      	b.n	8007580 <__mdiff+0x34>
 8007634:	f855 8b04 	ldr.w	r8, [r5], #4
 8007638:	fa17 f488 	uxtah	r4, r7, r8
 800763c:	1422      	asrs	r2, r4, #16
 800763e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8007642:	b2a4      	uxth	r4, r4
 8007644:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8007648:	f84e 4b04 	str.w	r4, [lr], #4
 800764c:	1417      	asrs	r7, r2, #16
 800764e:	e7e0      	b.n	8007612 <__mdiff+0xc6>
 8007650:	3e01      	subs	r6, #1
 8007652:	e7ea      	b.n	800762a <__mdiff+0xde>
 8007654:	0804f698 	.word	0x0804f698
 8007658:	0804f6a9 	.word	0x0804f6a9

0800765c <__d2b>:
 800765c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007660:	4689      	mov	r9, r1
 8007662:	2101      	movs	r1, #1
 8007664:	ec57 6b10 	vmov	r6, r7, d0
 8007668:	4690      	mov	r8, r2
 800766a:	f7ff fcd5 	bl	8007018 <_Balloc>
 800766e:	4604      	mov	r4, r0
 8007670:	b930      	cbnz	r0, 8007680 <__d2b+0x24>
 8007672:	4602      	mov	r2, r0
 8007674:	4b25      	ldr	r3, [pc, #148]	; (800770c <__d2b+0xb0>)
 8007676:	4826      	ldr	r0, [pc, #152]	; (8007710 <__d2b+0xb4>)
 8007678:	f240 310a 	movw	r1, #778	; 0x30a
 800767c:	f000 fa70 	bl	8007b60 <__assert_func>
 8007680:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007684:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007688:	bb35      	cbnz	r5, 80076d8 <__d2b+0x7c>
 800768a:	2e00      	cmp	r6, #0
 800768c:	9301      	str	r3, [sp, #4]
 800768e:	d028      	beq.n	80076e2 <__d2b+0x86>
 8007690:	4668      	mov	r0, sp
 8007692:	9600      	str	r6, [sp, #0]
 8007694:	f7ff fd8c 	bl	80071b0 <__lo0bits>
 8007698:	9900      	ldr	r1, [sp, #0]
 800769a:	b300      	cbz	r0, 80076de <__d2b+0x82>
 800769c:	9a01      	ldr	r2, [sp, #4]
 800769e:	f1c0 0320 	rsb	r3, r0, #32
 80076a2:	fa02 f303 	lsl.w	r3, r2, r3
 80076a6:	430b      	orrs	r3, r1
 80076a8:	40c2      	lsrs	r2, r0
 80076aa:	6163      	str	r3, [r4, #20]
 80076ac:	9201      	str	r2, [sp, #4]
 80076ae:	9b01      	ldr	r3, [sp, #4]
 80076b0:	61a3      	str	r3, [r4, #24]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	bf14      	ite	ne
 80076b6:	2202      	movne	r2, #2
 80076b8:	2201      	moveq	r2, #1
 80076ba:	6122      	str	r2, [r4, #16]
 80076bc:	b1d5      	cbz	r5, 80076f4 <__d2b+0x98>
 80076be:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80076c2:	4405      	add	r5, r0
 80076c4:	f8c9 5000 	str.w	r5, [r9]
 80076c8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80076cc:	f8c8 0000 	str.w	r0, [r8]
 80076d0:	4620      	mov	r0, r4
 80076d2:	b003      	add	sp, #12
 80076d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80076d8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80076dc:	e7d5      	b.n	800768a <__d2b+0x2e>
 80076de:	6161      	str	r1, [r4, #20]
 80076e0:	e7e5      	b.n	80076ae <__d2b+0x52>
 80076e2:	a801      	add	r0, sp, #4
 80076e4:	f7ff fd64 	bl	80071b0 <__lo0bits>
 80076e8:	9b01      	ldr	r3, [sp, #4]
 80076ea:	6163      	str	r3, [r4, #20]
 80076ec:	2201      	movs	r2, #1
 80076ee:	6122      	str	r2, [r4, #16]
 80076f0:	3020      	adds	r0, #32
 80076f2:	e7e3      	b.n	80076bc <__d2b+0x60>
 80076f4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80076f8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80076fc:	f8c9 0000 	str.w	r0, [r9]
 8007700:	6918      	ldr	r0, [r3, #16]
 8007702:	f7ff fd35 	bl	8007170 <__hi0bits>
 8007706:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800770a:	e7df      	b.n	80076cc <__d2b+0x70>
 800770c:	0804f698 	.word	0x0804f698
 8007710:	0804f6a9 	.word	0x0804f6a9

08007714 <_calloc_r>:
 8007714:	b513      	push	{r0, r1, r4, lr}
 8007716:	434a      	muls	r2, r1
 8007718:	4611      	mov	r1, r2
 800771a:	9201      	str	r2, [sp, #4]
 800771c:	f000 f85a 	bl	80077d4 <_malloc_r>
 8007720:	4604      	mov	r4, r0
 8007722:	b118      	cbz	r0, 800772c <_calloc_r+0x18>
 8007724:	9a01      	ldr	r2, [sp, #4]
 8007726:	2100      	movs	r1, #0
 8007728:	f7fe f91c 	bl	8005964 <memset>
 800772c:	4620      	mov	r0, r4
 800772e:	b002      	add	sp, #8
 8007730:	bd10      	pop	{r4, pc}
	...

08007734 <_free_r>:
 8007734:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007736:	2900      	cmp	r1, #0
 8007738:	d048      	beq.n	80077cc <_free_r+0x98>
 800773a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800773e:	9001      	str	r0, [sp, #4]
 8007740:	2b00      	cmp	r3, #0
 8007742:	f1a1 0404 	sub.w	r4, r1, #4
 8007746:	bfb8      	it	lt
 8007748:	18e4      	addlt	r4, r4, r3
 800774a:	f000 fa65 	bl	8007c18 <__malloc_lock>
 800774e:	4a20      	ldr	r2, [pc, #128]	; (80077d0 <_free_r+0x9c>)
 8007750:	9801      	ldr	r0, [sp, #4]
 8007752:	6813      	ldr	r3, [r2, #0]
 8007754:	4615      	mov	r5, r2
 8007756:	b933      	cbnz	r3, 8007766 <_free_r+0x32>
 8007758:	6063      	str	r3, [r4, #4]
 800775a:	6014      	str	r4, [r2, #0]
 800775c:	b003      	add	sp, #12
 800775e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007762:	f000 ba5f 	b.w	8007c24 <__malloc_unlock>
 8007766:	42a3      	cmp	r3, r4
 8007768:	d90b      	bls.n	8007782 <_free_r+0x4e>
 800776a:	6821      	ldr	r1, [r4, #0]
 800776c:	1862      	adds	r2, r4, r1
 800776e:	4293      	cmp	r3, r2
 8007770:	bf04      	itt	eq
 8007772:	681a      	ldreq	r2, [r3, #0]
 8007774:	685b      	ldreq	r3, [r3, #4]
 8007776:	6063      	str	r3, [r4, #4]
 8007778:	bf04      	itt	eq
 800777a:	1852      	addeq	r2, r2, r1
 800777c:	6022      	streq	r2, [r4, #0]
 800777e:	602c      	str	r4, [r5, #0]
 8007780:	e7ec      	b.n	800775c <_free_r+0x28>
 8007782:	461a      	mov	r2, r3
 8007784:	685b      	ldr	r3, [r3, #4]
 8007786:	b10b      	cbz	r3, 800778c <_free_r+0x58>
 8007788:	42a3      	cmp	r3, r4
 800778a:	d9fa      	bls.n	8007782 <_free_r+0x4e>
 800778c:	6811      	ldr	r1, [r2, #0]
 800778e:	1855      	adds	r5, r2, r1
 8007790:	42a5      	cmp	r5, r4
 8007792:	d10b      	bne.n	80077ac <_free_r+0x78>
 8007794:	6824      	ldr	r4, [r4, #0]
 8007796:	4421      	add	r1, r4
 8007798:	1854      	adds	r4, r2, r1
 800779a:	42a3      	cmp	r3, r4
 800779c:	6011      	str	r1, [r2, #0]
 800779e:	d1dd      	bne.n	800775c <_free_r+0x28>
 80077a0:	681c      	ldr	r4, [r3, #0]
 80077a2:	685b      	ldr	r3, [r3, #4]
 80077a4:	6053      	str	r3, [r2, #4]
 80077a6:	4421      	add	r1, r4
 80077a8:	6011      	str	r1, [r2, #0]
 80077aa:	e7d7      	b.n	800775c <_free_r+0x28>
 80077ac:	d902      	bls.n	80077b4 <_free_r+0x80>
 80077ae:	230c      	movs	r3, #12
 80077b0:	6003      	str	r3, [r0, #0]
 80077b2:	e7d3      	b.n	800775c <_free_r+0x28>
 80077b4:	6825      	ldr	r5, [r4, #0]
 80077b6:	1961      	adds	r1, r4, r5
 80077b8:	428b      	cmp	r3, r1
 80077ba:	bf04      	itt	eq
 80077bc:	6819      	ldreq	r1, [r3, #0]
 80077be:	685b      	ldreq	r3, [r3, #4]
 80077c0:	6063      	str	r3, [r4, #4]
 80077c2:	bf04      	itt	eq
 80077c4:	1949      	addeq	r1, r1, r5
 80077c6:	6021      	streq	r1, [r4, #0]
 80077c8:	6054      	str	r4, [r2, #4]
 80077ca:	e7c7      	b.n	800775c <_free_r+0x28>
 80077cc:	b003      	add	sp, #12
 80077ce:	bd30      	pop	{r4, r5, pc}
 80077d0:	20000300 	.word	0x20000300

080077d4 <_malloc_r>:
 80077d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077d6:	1ccd      	adds	r5, r1, #3
 80077d8:	f025 0503 	bic.w	r5, r5, #3
 80077dc:	3508      	adds	r5, #8
 80077de:	2d0c      	cmp	r5, #12
 80077e0:	bf38      	it	cc
 80077e2:	250c      	movcc	r5, #12
 80077e4:	2d00      	cmp	r5, #0
 80077e6:	4606      	mov	r6, r0
 80077e8:	db01      	blt.n	80077ee <_malloc_r+0x1a>
 80077ea:	42a9      	cmp	r1, r5
 80077ec:	d903      	bls.n	80077f6 <_malloc_r+0x22>
 80077ee:	230c      	movs	r3, #12
 80077f0:	6033      	str	r3, [r6, #0]
 80077f2:	2000      	movs	r0, #0
 80077f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80077f6:	f000 fa0f 	bl	8007c18 <__malloc_lock>
 80077fa:	4921      	ldr	r1, [pc, #132]	; (8007880 <_malloc_r+0xac>)
 80077fc:	680a      	ldr	r2, [r1, #0]
 80077fe:	4614      	mov	r4, r2
 8007800:	b99c      	cbnz	r4, 800782a <_malloc_r+0x56>
 8007802:	4f20      	ldr	r7, [pc, #128]	; (8007884 <_malloc_r+0xb0>)
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	b923      	cbnz	r3, 8007812 <_malloc_r+0x3e>
 8007808:	4621      	mov	r1, r4
 800780a:	4630      	mov	r0, r6
 800780c:	f000 f998 	bl	8007b40 <_sbrk_r>
 8007810:	6038      	str	r0, [r7, #0]
 8007812:	4629      	mov	r1, r5
 8007814:	4630      	mov	r0, r6
 8007816:	f000 f993 	bl	8007b40 <_sbrk_r>
 800781a:	1c43      	adds	r3, r0, #1
 800781c:	d123      	bne.n	8007866 <_malloc_r+0x92>
 800781e:	230c      	movs	r3, #12
 8007820:	6033      	str	r3, [r6, #0]
 8007822:	4630      	mov	r0, r6
 8007824:	f000 f9fe 	bl	8007c24 <__malloc_unlock>
 8007828:	e7e3      	b.n	80077f2 <_malloc_r+0x1e>
 800782a:	6823      	ldr	r3, [r4, #0]
 800782c:	1b5b      	subs	r3, r3, r5
 800782e:	d417      	bmi.n	8007860 <_malloc_r+0x8c>
 8007830:	2b0b      	cmp	r3, #11
 8007832:	d903      	bls.n	800783c <_malloc_r+0x68>
 8007834:	6023      	str	r3, [r4, #0]
 8007836:	441c      	add	r4, r3
 8007838:	6025      	str	r5, [r4, #0]
 800783a:	e004      	b.n	8007846 <_malloc_r+0x72>
 800783c:	6863      	ldr	r3, [r4, #4]
 800783e:	42a2      	cmp	r2, r4
 8007840:	bf0c      	ite	eq
 8007842:	600b      	streq	r3, [r1, #0]
 8007844:	6053      	strne	r3, [r2, #4]
 8007846:	4630      	mov	r0, r6
 8007848:	f000 f9ec 	bl	8007c24 <__malloc_unlock>
 800784c:	f104 000b 	add.w	r0, r4, #11
 8007850:	1d23      	adds	r3, r4, #4
 8007852:	f020 0007 	bic.w	r0, r0, #7
 8007856:	1ac2      	subs	r2, r0, r3
 8007858:	d0cc      	beq.n	80077f4 <_malloc_r+0x20>
 800785a:	1a1b      	subs	r3, r3, r0
 800785c:	50a3      	str	r3, [r4, r2]
 800785e:	e7c9      	b.n	80077f4 <_malloc_r+0x20>
 8007860:	4622      	mov	r2, r4
 8007862:	6864      	ldr	r4, [r4, #4]
 8007864:	e7cc      	b.n	8007800 <_malloc_r+0x2c>
 8007866:	1cc4      	adds	r4, r0, #3
 8007868:	f024 0403 	bic.w	r4, r4, #3
 800786c:	42a0      	cmp	r0, r4
 800786e:	d0e3      	beq.n	8007838 <_malloc_r+0x64>
 8007870:	1a21      	subs	r1, r4, r0
 8007872:	4630      	mov	r0, r6
 8007874:	f000 f964 	bl	8007b40 <_sbrk_r>
 8007878:	3001      	adds	r0, #1
 800787a:	d1dd      	bne.n	8007838 <_malloc_r+0x64>
 800787c:	e7cf      	b.n	800781e <_malloc_r+0x4a>
 800787e:	bf00      	nop
 8007880:	20000300 	.word	0x20000300
 8007884:	20000304 	.word	0x20000304

08007888 <__ssputs_r>:
 8007888:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800788c:	688e      	ldr	r6, [r1, #8]
 800788e:	429e      	cmp	r6, r3
 8007890:	4682      	mov	sl, r0
 8007892:	460c      	mov	r4, r1
 8007894:	4690      	mov	r8, r2
 8007896:	461f      	mov	r7, r3
 8007898:	d838      	bhi.n	800790c <__ssputs_r+0x84>
 800789a:	898a      	ldrh	r2, [r1, #12]
 800789c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80078a0:	d032      	beq.n	8007908 <__ssputs_r+0x80>
 80078a2:	6825      	ldr	r5, [r4, #0]
 80078a4:	6909      	ldr	r1, [r1, #16]
 80078a6:	eba5 0901 	sub.w	r9, r5, r1
 80078aa:	6965      	ldr	r5, [r4, #20]
 80078ac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80078b0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80078b4:	3301      	adds	r3, #1
 80078b6:	444b      	add	r3, r9
 80078b8:	106d      	asrs	r5, r5, #1
 80078ba:	429d      	cmp	r5, r3
 80078bc:	bf38      	it	cc
 80078be:	461d      	movcc	r5, r3
 80078c0:	0553      	lsls	r3, r2, #21
 80078c2:	d531      	bpl.n	8007928 <__ssputs_r+0xa0>
 80078c4:	4629      	mov	r1, r5
 80078c6:	f7ff ff85 	bl	80077d4 <_malloc_r>
 80078ca:	4606      	mov	r6, r0
 80078cc:	b950      	cbnz	r0, 80078e4 <__ssputs_r+0x5c>
 80078ce:	230c      	movs	r3, #12
 80078d0:	f8ca 3000 	str.w	r3, [sl]
 80078d4:	89a3      	ldrh	r3, [r4, #12]
 80078d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80078da:	81a3      	strh	r3, [r4, #12]
 80078dc:	f04f 30ff 	mov.w	r0, #4294967295
 80078e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078e4:	6921      	ldr	r1, [r4, #16]
 80078e6:	464a      	mov	r2, r9
 80078e8:	f7fe f82e 	bl	8005948 <memcpy>
 80078ec:	89a3      	ldrh	r3, [r4, #12]
 80078ee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80078f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078f6:	81a3      	strh	r3, [r4, #12]
 80078f8:	6126      	str	r6, [r4, #16]
 80078fa:	6165      	str	r5, [r4, #20]
 80078fc:	444e      	add	r6, r9
 80078fe:	eba5 0509 	sub.w	r5, r5, r9
 8007902:	6026      	str	r6, [r4, #0]
 8007904:	60a5      	str	r5, [r4, #8]
 8007906:	463e      	mov	r6, r7
 8007908:	42be      	cmp	r6, r7
 800790a:	d900      	bls.n	800790e <__ssputs_r+0x86>
 800790c:	463e      	mov	r6, r7
 800790e:	4632      	mov	r2, r6
 8007910:	6820      	ldr	r0, [r4, #0]
 8007912:	4641      	mov	r1, r8
 8007914:	f000 f966 	bl	8007be4 <memmove>
 8007918:	68a3      	ldr	r3, [r4, #8]
 800791a:	6822      	ldr	r2, [r4, #0]
 800791c:	1b9b      	subs	r3, r3, r6
 800791e:	4432      	add	r2, r6
 8007920:	60a3      	str	r3, [r4, #8]
 8007922:	6022      	str	r2, [r4, #0]
 8007924:	2000      	movs	r0, #0
 8007926:	e7db      	b.n	80078e0 <__ssputs_r+0x58>
 8007928:	462a      	mov	r2, r5
 800792a:	f000 f981 	bl	8007c30 <_realloc_r>
 800792e:	4606      	mov	r6, r0
 8007930:	2800      	cmp	r0, #0
 8007932:	d1e1      	bne.n	80078f8 <__ssputs_r+0x70>
 8007934:	6921      	ldr	r1, [r4, #16]
 8007936:	4650      	mov	r0, sl
 8007938:	f7ff fefc 	bl	8007734 <_free_r>
 800793c:	e7c7      	b.n	80078ce <__ssputs_r+0x46>
	...

08007940 <_svfiprintf_r>:
 8007940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007944:	4698      	mov	r8, r3
 8007946:	898b      	ldrh	r3, [r1, #12]
 8007948:	061b      	lsls	r3, r3, #24
 800794a:	b09d      	sub	sp, #116	; 0x74
 800794c:	4607      	mov	r7, r0
 800794e:	460d      	mov	r5, r1
 8007950:	4614      	mov	r4, r2
 8007952:	d50e      	bpl.n	8007972 <_svfiprintf_r+0x32>
 8007954:	690b      	ldr	r3, [r1, #16]
 8007956:	b963      	cbnz	r3, 8007972 <_svfiprintf_r+0x32>
 8007958:	2140      	movs	r1, #64	; 0x40
 800795a:	f7ff ff3b 	bl	80077d4 <_malloc_r>
 800795e:	6028      	str	r0, [r5, #0]
 8007960:	6128      	str	r0, [r5, #16]
 8007962:	b920      	cbnz	r0, 800796e <_svfiprintf_r+0x2e>
 8007964:	230c      	movs	r3, #12
 8007966:	603b      	str	r3, [r7, #0]
 8007968:	f04f 30ff 	mov.w	r0, #4294967295
 800796c:	e0d1      	b.n	8007b12 <_svfiprintf_r+0x1d2>
 800796e:	2340      	movs	r3, #64	; 0x40
 8007970:	616b      	str	r3, [r5, #20]
 8007972:	2300      	movs	r3, #0
 8007974:	9309      	str	r3, [sp, #36]	; 0x24
 8007976:	2320      	movs	r3, #32
 8007978:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800797c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007980:	2330      	movs	r3, #48	; 0x30
 8007982:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007b2c <_svfiprintf_r+0x1ec>
 8007986:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800798a:	f04f 0901 	mov.w	r9, #1
 800798e:	4623      	mov	r3, r4
 8007990:	469a      	mov	sl, r3
 8007992:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007996:	b10a      	cbz	r2, 800799c <_svfiprintf_r+0x5c>
 8007998:	2a25      	cmp	r2, #37	; 0x25
 800799a:	d1f9      	bne.n	8007990 <_svfiprintf_r+0x50>
 800799c:	ebba 0b04 	subs.w	fp, sl, r4
 80079a0:	d00b      	beq.n	80079ba <_svfiprintf_r+0x7a>
 80079a2:	465b      	mov	r3, fp
 80079a4:	4622      	mov	r2, r4
 80079a6:	4629      	mov	r1, r5
 80079a8:	4638      	mov	r0, r7
 80079aa:	f7ff ff6d 	bl	8007888 <__ssputs_r>
 80079ae:	3001      	adds	r0, #1
 80079b0:	f000 80aa 	beq.w	8007b08 <_svfiprintf_r+0x1c8>
 80079b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80079b6:	445a      	add	r2, fp
 80079b8:	9209      	str	r2, [sp, #36]	; 0x24
 80079ba:	f89a 3000 	ldrb.w	r3, [sl]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	f000 80a2 	beq.w	8007b08 <_svfiprintf_r+0x1c8>
 80079c4:	2300      	movs	r3, #0
 80079c6:	f04f 32ff 	mov.w	r2, #4294967295
 80079ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80079ce:	f10a 0a01 	add.w	sl, sl, #1
 80079d2:	9304      	str	r3, [sp, #16]
 80079d4:	9307      	str	r3, [sp, #28]
 80079d6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80079da:	931a      	str	r3, [sp, #104]	; 0x68
 80079dc:	4654      	mov	r4, sl
 80079de:	2205      	movs	r2, #5
 80079e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079e4:	4851      	ldr	r0, [pc, #324]	; (8007b2c <_svfiprintf_r+0x1ec>)
 80079e6:	f7f8 fc1b 	bl	8000220 <memchr>
 80079ea:	9a04      	ldr	r2, [sp, #16]
 80079ec:	b9d8      	cbnz	r0, 8007a26 <_svfiprintf_r+0xe6>
 80079ee:	06d0      	lsls	r0, r2, #27
 80079f0:	bf44      	itt	mi
 80079f2:	2320      	movmi	r3, #32
 80079f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80079f8:	0711      	lsls	r1, r2, #28
 80079fa:	bf44      	itt	mi
 80079fc:	232b      	movmi	r3, #43	; 0x2b
 80079fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007a02:	f89a 3000 	ldrb.w	r3, [sl]
 8007a06:	2b2a      	cmp	r3, #42	; 0x2a
 8007a08:	d015      	beq.n	8007a36 <_svfiprintf_r+0xf6>
 8007a0a:	9a07      	ldr	r2, [sp, #28]
 8007a0c:	4654      	mov	r4, sl
 8007a0e:	2000      	movs	r0, #0
 8007a10:	f04f 0c0a 	mov.w	ip, #10
 8007a14:	4621      	mov	r1, r4
 8007a16:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007a1a:	3b30      	subs	r3, #48	; 0x30
 8007a1c:	2b09      	cmp	r3, #9
 8007a1e:	d94e      	bls.n	8007abe <_svfiprintf_r+0x17e>
 8007a20:	b1b0      	cbz	r0, 8007a50 <_svfiprintf_r+0x110>
 8007a22:	9207      	str	r2, [sp, #28]
 8007a24:	e014      	b.n	8007a50 <_svfiprintf_r+0x110>
 8007a26:	eba0 0308 	sub.w	r3, r0, r8
 8007a2a:	fa09 f303 	lsl.w	r3, r9, r3
 8007a2e:	4313      	orrs	r3, r2
 8007a30:	9304      	str	r3, [sp, #16]
 8007a32:	46a2      	mov	sl, r4
 8007a34:	e7d2      	b.n	80079dc <_svfiprintf_r+0x9c>
 8007a36:	9b03      	ldr	r3, [sp, #12]
 8007a38:	1d19      	adds	r1, r3, #4
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	9103      	str	r1, [sp, #12]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	bfbb      	ittet	lt
 8007a42:	425b      	neglt	r3, r3
 8007a44:	f042 0202 	orrlt.w	r2, r2, #2
 8007a48:	9307      	strge	r3, [sp, #28]
 8007a4a:	9307      	strlt	r3, [sp, #28]
 8007a4c:	bfb8      	it	lt
 8007a4e:	9204      	strlt	r2, [sp, #16]
 8007a50:	7823      	ldrb	r3, [r4, #0]
 8007a52:	2b2e      	cmp	r3, #46	; 0x2e
 8007a54:	d10c      	bne.n	8007a70 <_svfiprintf_r+0x130>
 8007a56:	7863      	ldrb	r3, [r4, #1]
 8007a58:	2b2a      	cmp	r3, #42	; 0x2a
 8007a5a:	d135      	bne.n	8007ac8 <_svfiprintf_r+0x188>
 8007a5c:	9b03      	ldr	r3, [sp, #12]
 8007a5e:	1d1a      	adds	r2, r3, #4
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	9203      	str	r2, [sp, #12]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	bfb8      	it	lt
 8007a68:	f04f 33ff 	movlt.w	r3, #4294967295
 8007a6c:	3402      	adds	r4, #2
 8007a6e:	9305      	str	r3, [sp, #20]
 8007a70:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007b3c <_svfiprintf_r+0x1fc>
 8007a74:	7821      	ldrb	r1, [r4, #0]
 8007a76:	2203      	movs	r2, #3
 8007a78:	4650      	mov	r0, sl
 8007a7a:	f7f8 fbd1 	bl	8000220 <memchr>
 8007a7e:	b140      	cbz	r0, 8007a92 <_svfiprintf_r+0x152>
 8007a80:	2340      	movs	r3, #64	; 0x40
 8007a82:	eba0 000a 	sub.w	r0, r0, sl
 8007a86:	fa03 f000 	lsl.w	r0, r3, r0
 8007a8a:	9b04      	ldr	r3, [sp, #16]
 8007a8c:	4303      	orrs	r3, r0
 8007a8e:	3401      	adds	r4, #1
 8007a90:	9304      	str	r3, [sp, #16]
 8007a92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a96:	4826      	ldr	r0, [pc, #152]	; (8007b30 <_svfiprintf_r+0x1f0>)
 8007a98:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007a9c:	2206      	movs	r2, #6
 8007a9e:	f7f8 fbbf 	bl	8000220 <memchr>
 8007aa2:	2800      	cmp	r0, #0
 8007aa4:	d038      	beq.n	8007b18 <_svfiprintf_r+0x1d8>
 8007aa6:	4b23      	ldr	r3, [pc, #140]	; (8007b34 <_svfiprintf_r+0x1f4>)
 8007aa8:	bb1b      	cbnz	r3, 8007af2 <_svfiprintf_r+0x1b2>
 8007aaa:	9b03      	ldr	r3, [sp, #12]
 8007aac:	3307      	adds	r3, #7
 8007aae:	f023 0307 	bic.w	r3, r3, #7
 8007ab2:	3308      	adds	r3, #8
 8007ab4:	9303      	str	r3, [sp, #12]
 8007ab6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ab8:	4433      	add	r3, r6
 8007aba:	9309      	str	r3, [sp, #36]	; 0x24
 8007abc:	e767      	b.n	800798e <_svfiprintf_r+0x4e>
 8007abe:	fb0c 3202 	mla	r2, ip, r2, r3
 8007ac2:	460c      	mov	r4, r1
 8007ac4:	2001      	movs	r0, #1
 8007ac6:	e7a5      	b.n	8007a14 <_svfiprintf_r+0xd4>
 8007ac8:	2300      	movs	r3, #0
 8007aca:	3401      	adds	r4, #1
 8007acc:	9305      	str	r3, [sp, #20]
 8007ace:	4619      	mov	r1, r3
 8007ad0:	f04f 0c0a 	mov.w	ip, #10
 8007ad4:	4620      	mov	r0, r4
 8007ad6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007ada:	3a30      	subs	r2, #48	; 0x30
 8007adc:	2a09      	cmp	r2, #9
 8007ade:	d903      	bls.n	8007ae8 <_svfiprintf_r+0x1a8>
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d0c5      	beq.n	8007a70 <_svfiprintf_r+0x130>
 8007ae4:	9105      	str	r1, [sp, #20]
 8007ae6:	e7c3      	b.n	8007a70 <_svfiprintf_r+0x130>
 8007ae8:	fb0c 2101 	mla	r1, ip, r1, r2
 8007aec:	4604      	mov	r4, r0
 8007aee:	2301      	movs	r3, #1
 8007af0:	e7f0      	b.n	8007ad4 <_svfiprintf_r+0x194>
 8007af2:	ab03      	add	r3, sp, #12
 8007af4:	9300      	str	r3, [sp, #0]
 8007af6:	462a      	mov	r2, r5
 8007af8:	4b0f      	ldr	r3, [pc, #60]	; (8007b38 <_svfiprintf_r+0x1f8>)
 8007afa:	a904      	add	r1, sp, #16
 8007afc:	4638      	mov	r0, r7
 8007afe:	f7fd ffd9 	bl	8005ab4 <_printf_float>
 8007b02:	1c42      	adds	r2, r0, #1
 8007b04:	4606      	mov	r6, r0
 8007b06:	d1d6      	bne.n	8007ab6 <_svfiprintf_r+0x176>
 8007b08:	89ab      	ldrh	r3, [r5, #12]
 8007b0a:	065b      	lsls	r3, r3, #25
 8007b0c:	f53f af2c 	bmi.w	8007968 <_svfiprintf_r+0x28>
 8007b10:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007b12:	b01d      	add	sp, #116	; 0x74
 8007b14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b18:	ab03      	add	r3, sp, #12
 8007b1a:	9300      	str	r3, [sp, #0]
 8007b1c:	462a      	mov	r2, r5
 8007b1e:	4b06      	ldr	r3, [pc, #24]	; (8007b38 <_svfiprintf_r+0x1f8>)
 8007b20:	a904      	add	r1, sp, #16
 8007b22:	4638      	mov	r0, r7
 8007b24:	f7fe fa6a 	bl	8005ffc <_printf_i>
 8007b28:	e7eb      	b.n	8007b02 <_svfiprintf_r+0x1c2>
 8007b2a:	bf00      	nop
 8007b2c:	0804f80c 	.word	0x0804f80c
 8007b30:	0804f816 	.word	0x0804f816
 8007b34:	08005ab5 	.word	0x08005ab5
 8007b38:	08007889 	.word	0x08007889
 8007b3c:	0804f812 	.word	0x0804f812

08007b40 <_sbrk_r>:
 8007b40:	b538      	push	{r3, r4, r5, lr}
 8007b42:	4d06      	ldr	r5, [pc, #24]	; (8007b5c <_sbrk_r+0x1c>)
 8007b44:	2300      	movs	r3, #0
 8007b46:	4604      	mov	r4, r0
 8007b48:	4608      	mov	r0, r1
 8007b4a:	602b      	str	r3, [r5, #0]
 8007b4c:	f7fb fb7a 	bl	8003244 <_sbrk>
 8007b50:	1c43      	adds	r3, r0, #1
 8007b52:	d102      	bne.n	8007b5a <_sbrk_r+0x1a>
 8007b54:	682b      	ldr	r3, [r5, #0]
 8007b56:	b103      	cbz	r3, 8007b5a <_sbrk_r+0x1a>
 8007b58:	6023      	str	r3, [r4, #0]
 8007b5a:	bd38      	pop	{r3, r4, r5, pc}
 8007b5c:	200009fc 	.word	0x200009fc

08007b60 <__assert_func>:
 8007b60:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007b62:	4614      	mov	r4, r2
 8007b64:	461a      	mov	r2, r3
 8007b66:	4b09      	ldr	r3, [pc, #36]	; (8007b8c <__assert_func+0x2c>)
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	4605      	mov	r5, r0
 8007b6c:	68d8      	ldr	r0, [r3, #12]
 8007b6e:	b14c      	cbz	r4, 8007b84 <__assert_func+0x24>
 8007b70:	4b07      	ldr	r3, [pc, #28]	; (8007b90 <__assert_func+0x30>)
 8007b72:	9100      	str	r1, [sp, #0]
 8007b74:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007b78:	4906      	ldr	r1, [pc, #24]	; (8007b94 <__assert_func+0x34>)
 8007b7a:	462b      	mov	r3, r5
 8007b7c:	f000 f80e 	bl	8007b9c <fiprintf>
 8007b80:	f000 faa4 	bl	80080cc <abort>
 8007b84:	4b04      	ldr	r3, [pc, #16]	; (8007b98 <__assert_func+0x38>)
 8007b86:	461c      	mov	r4, r3
 8007b88:	e7f3      	b.n	8007b72 <__assert_func+0x12>
 8007b8a:	bf00      	nop
 8007b8c:	200000d4 	.word	0x200000d4
 8007b90:	0804f81d 	.word	0x0804f81d
 8007b94:	0804f82a 	.word	0x0804f82a
 8007b98:	0804f858 	.word	0x0804f858

08007b9c <fiprintf>:
 8007b9c:	b40e      	push	{r1, r2, r3}
 8007b9e:	b503      	push	{r0, r1, lr}
 8007ba0:	4601      	mov	r1, r0
 8007ba2:	ab03      	add	r3, sp, #12
 8007ba4:	4805      	ldr	r0, [pc, #20]	; (8007bbc <fiprintf+0x20>)
 8007ba6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007baa:	6800      	ldr	r0, [r0, #0]
 8007bac:	9301      	str	r3, [sp, #4]
 8007bae:	f000 f88f 	bl	8007cd0 <_vfiprintf_r>
 8007bb2:	b002      	add	sp, #8
 8007bb4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007bb8:	b003      	add	sp, #12
 8007bba:	4770      	bx	lr
 8007bbc:	200000d4 	.word	0x200000d4

08007bc0 <__ascii_mbtowc>:
 8007bc0:	b082      	sub	sp, #8
 8007bc2:	b901      	cbnz	r1, 8007bc6 <__ascii_mbtowc+0x6>
 8007bc4:	a901      	add	r1, sp, #4
 8007bc6:	b142      	cbz	r2, 8007bda <__ascii_mbtowc+0x1a>
 8007bc8:	b14b      	cbz	r3, 8007bde <__ascii_mbtowc+0x1e>
 8007bca:	7813      	ldrb	r3, [r2, #0]
 8007bcc:	600b      	str	r3, [r1, #0]
 8007bce:	7812      	ldrb	r2, [r2, #0]
 8007bd0:	1e10      	subs	r0, r2, #0
 8007bd2:	bf18      	it	ne
 8007bd4:	2001      	movne	r0, #1
 8007bd6:	b002      	add	sp, #8
 8007bd8:	4770      	bx	lr
 8007bda:	4610      	mov	r0, r2
 8007bdc:	e7fb      	b.n	8007bd6 <__ascii_mbtowc+0x16>
 8007bde:	f06f 0001 	mvn.w	r0, #1
 8007be2:	e7f8      	b.n	8007bd6 <__ascii_mbtowc+0x16>

08007be4 <memmove>:
 8007be4:	4288      	cmp	r0, r1
 8007be6:	b510      	push	{r4, lr}
 8007be8:	eb01 0402 	add.w	r4, r1, r2
 8007bec:	d902      	bls.n	8007bf4 <memmove+0x10>
 8007bee:	4284      	cmp	r4, r0
 8007bf0:	4623      	mov	r3, r4
 8007bf2:	d807      	bhi.n	8007c04 <memmove+0x20>
 8007bf4:	1e43      	subs	r3, r0, #1
 8007bf6:	42a1      	cmp	r1, r4
 8007bf8:	d008      	beq.n	8007c0c <memmove+0x28>
 8007bfa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007bfe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007c02:	e7f8      	b.n	8007bf6 <memmove+0x12>
 8007c04:	4402      	add	r2, r0
 8007c06:	4601      	mov	r1, r0
 8007c08:	428a      	cmp	r2, r1
 8007c0a:	d100      	bne.n	8007c0e <memmove+0x2a>
 8007c0c:	bd10      	pop	{r4, pc}
 8007c0e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007c12:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007c16:	e7f7      	b.n	8007c08 <memmove+0x24>

08007c18 <__malloc_lock>:
 8007c18:	4801      	ldr	r0, [pc, #4]	; (8007c20 <__malloc_lock+0x8>)
 8007c1a:	f000 bc17 	b.w	800844c <__retarget_lock_acquire_recursive>
 8007c1e:	bf00      	nop
 8007c20:	20000a04 	.word	0x20000a04

08007c24 <__malloc_unlock>:
 8007c24:	4801      	ldr	r0, [pc, #4]	; (8007c2c <__malloc_unlock+0x8>)
 8007c26:	f000 bc12 	b.w	800844e <__retarget_lock_release_recursive>
 8007c2a:	bf00      	nop
 8007c2c:	20000a04 	.word	0x20000a04

08007c30 <_realloc_r>:
 8007c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c32:	4607      	mov	r7, r0
 8007c34:	4614      	mov	r4, r2
 8007c36:	460e      	mov	r6, r1
 8007c38:	b921      	cbnz	r1, 8007c44 <_realloc_r+0x14>
 8007c3a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007c3e:	4611      	mov	r1, r2
 8007c40:	f7ff bdc8 	b.w	80077d4 <_malloc_r>
 8007c44:	b922      	cbnz	r2, 8007c50 <_realloc_r+0x20>
 8007c46:	f7ff fd75 	bl	8007734 <_free_r>
 8007c4a:	4625      	mov	r5, r4
 8007c4c:	4628      	mov	r0, r5
 8007c4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c50:	f000 fc62 	bl	8008518 <_malloc_usable_size_r>
 8007c54:	42a0      	cmp	r0, r4
 8007c56:	d20f      	bcs.n	8007c78 <_realloc_r+0x48>
 8007c58:	4621      	mov	r1, r4
 8007c5a:	4638      	mov	r0, r7
 8007c5c:	f7ff fdba 	bl	80077d4 <_malloc_r>
 8007c60:	4605      	mov	r5, r0
 8007c62:	2800      	cmp	r0, #0
 8007c64:	d0f2      	beq.n	8007c4c <_realloc_r+0x1c>
 8007c66:	4631      	mov	r1, r6
 8007c68:	4622      	mov	r2, r4
 8007c6a:	f7fd fe6d 	bl	8005948 <memcpy>
 8007c6e:	4631      	mov	r1, r6
 8007c70:	4638      	mov	r0, r7
 8007c72:	f7ff fd5f 	bl	8007734 <_free_r>
 8007c76:	e7e9      	b.n	8007c4c <_realloc_r+0x1c>
 8007c78:	4635      	mov	r5, r6
 8007c7a:	e7e7      	b.n	8007c4c <_realloc_r+0x1c>

08007c7c <__sfputc_r>:
 8007c7c:	6893      	ldr	r3, [r2, #8]
 8007c7e:	3b01      	subs	r3, #1
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	b410      	push	{r4}
 8007c84:	6093      	str	r3, [r2, #8]
 8007c86:	da08      	bge.n	8007c9a <__sfputc_r+0x1e>
 8007c88:	6994      	ldr	r4, [r2, #24]
 8007c8a:	42a3      	cmp	r3, r4
 8007c8c:	db01      	blt.n	8007c92 <__sfputc_r+0x16>
 8007c8e:	290a      	cmp	r1, #10
 8007c90:	d103      	bne.n	8007c9a <__sfputc_r+0x1e>
 8007c92:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007c96:	f000 b94b 	b.w	8007f30 <__swbuf_r>
 8007c9a:	6813      	ldr	r3, [r2, #0]
 8007c9c:	1c58      	adds	r0, r3, #1
 8007c9e:	6010      	str	r0, [r2, #0]
 8007ca0:	7019      	strb	r1, [r3, #0]
 8007ca2:	4608      	mov	r0, r1
 8007ca4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007ca8:	4770      	bx	lr

08007caa <__sfputs_r>:
 8007caa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cac:	4606      	mov	r6, r0
 8007cae:	460f      	mov	r7, r1
 8007cb0:	4614      	mov	r4, r2
 8007cb2:	18d5      	adds	r5, r2, r3
 8007cb4:	42ac      	cmp	r4, r5
 8007cb6:	d101      	bne.n	8007cbc <__sfputs_r+0x12>
 8007cb8:	2000      	movs	r0, #0
 8007cba:	e007      	b.n	8007ccc <__sfputs_r+0x22>
 8007cbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007cc0:	463a      	mov	r2, r7
 8007cc2:	4630      	mov	r0, r6
 8007cc4:	f7ff ffda 	bl	8007c7c <__sfputc_r>
 8007cc8:	1c43      	adds	r3, r0, #1
 8007cca:	d1f3      	bne.n	8007cb4 <__sfputs_r+0xa>
 8007ccc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007cd0 <_vfiprintf_r>:
 8007cd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cd4:	460d      	mov	r5, r1
 8007cd6:	b09d      	sub	sp, #116	; 0x74
 8007cd8:	4614      	mov	r4, r2
 8007cda:	4698      	mov	r8, r3
 8007cdc:	4606      	mov	r6, r0
 8007cde:	b118      	cbz	r0, 8007ce8 <_vfiprintf_r+0x18>
 8007ce0:	6983      	ldr	r3, [r0, #24]
 8007ce2:	b90b      	cbnz	r3, 8007ce8 <_vfiprintf_r+0x18>
 8007ce4:	f000 fb14 	bl	8008310 <__sinit>
 8007ce8:	4b89      	ldr	r3, [pc, #548]	; (8007f10 <_vfiprintf_r+0x240>)
 8007cea:	429d      	cmp	r5, r3
 8007cec:	d11b      	bne.n	8007d26 <_vfiprintf_r+0x56>
 8007cee:	6875      	ldr	r5, [r6, #4]
 8007cf0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007cf2:	07d9      	lsls	r1, r3, #31
 8007cf4:	d405      	bmi.n	8007d02 <_vfiprintf_r+0x32>
 8007cf6:	89ab      	ldrh	r3, [r5, #12]
 8007cf8:	059a      	lsls	r2, r3, #22
 8007cfa:	d402      	bmi.n	8007d02 <_vfiprintf_r+0x32>
 8007cfc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007cfe:	f000 fba5 	bl	800844c <__retarget_lock_acquire_recursive>
 8007d02:	89ab      	ldrh	r3, [r5, #12]
 8007d04:	071b      	lsls	r3, r3, #28
 8007d06:	d501      	bpl.n	8007d0c <_vfiprintf_r+0x3c>
 8007d08:	692b      	ldr	r3, [r5, #16]
 8007d0a:	b9eb      	cbnz	r3, 8007d48 <_vfiprintf_r+0x78>
 8007d0c:	4629      	mov	r1, r5
 8007d0e:	4630      	mov	r0, r6
 8007d10:	f000 f96e 	bl	8007ff0 <__swsetup_r>
 8007d14:	b1c0      	cbz	r0, 8007d48 <_vfiprintf_r+0x78>
 8007d16:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007d18:	07dc      	lsls	r4, r3, #31
 8007d1a:	d50e      	bpl.n	8007d3a <_vfiprintf_r+0x6a>
 8007d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8007d20:	b01d      	add	sp, #116	; 0x74
 8007d22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d26:	4b7b      	ldr	r3, [pc, #492]	; (8007f14 <_vfiprintf_r+0x244>)
 8007d28:	429d      	cmp	r5, r3
 8007d2a:	d101      	bne.n	8007d30 <_vfiprintf_r+0x60>
 8007d2c:	68b5      	ldr	r5, [r6, #8]
 8007d2e:	e7df      	b.n	8007cf0 <_vfiprintf_r+0x20>
 8007d30:	4b79      	ldr	r3, [pc, #484]	; (8007f18 <_vfiprintf_r+0x248>)
 8007d32:	429d      	cmp	r5, r3
 8007d34:	bf08      	it	eq
 8007d36:	68f5      	ldreq	r5, [r6, #12]
 8007d38:	e7da      	b.n	8007cf0 <_vfiprintf_r+0x20>
 8007d3a:	89ab      	ldrh	r3, [r5, #12]
 8007d3c:	0598      	lsls	r0, r3, #22
 8007d3e:	d4ed      	bmi.n	8007d1c <_vfiprintf_r+0x4c>
 8007d40:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007d42:	f000 fb84 	bl	800844e <__retarget_lock_release_recursive>
 8007d46:	e7e9      	b.n	8007d1c <_vfiprintf_r+0x4c>
 8007d48:	2300      	movs	r3, #0
 8007d4a:	9309      	str	r3, [sp, #36]	; 0x24
 8007d4c:	2320      	movs	r3, #32
 8007d4e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007d52:	f8cd 800c 	str.w	r8, [sp, #12]
 8007d56:	2330      	movs	r3, #48	; 0x30
 8007d58:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007f1c <_vfiprintf_r+0x24c>
 8007d5c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007d60:	f04f 0901 	mov.w	r9, #1
 8007d64:	4623      	mov	r3, r4
 8007d66:	469a      	mov	sl, r3
 8007d68:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d6c:	b10a      	cbz	r2, 8007d72 <_vfiprintf_r+0xa2>
 8007d6e:	2a25      	cmp	r2, #37	; 0x25
 8007d70:	d1f9      	bne.n	8007d66 <_vfiprintf_r+0x96>
 8007d72:	ebba 0b04 	subs.w	fp, sl, r4
 8007d76:	d00b      	beq.n	8007d90 <_vfiprintf_r+0xc0>
 8007d78:	465b      	mov	r3, fp
 8007d7a:	4622      	mov	r2, r4
 8007d7c:	4629      	mov	r1, r5
 8007d7e:	4630      	mov	r0, r6
 8007d80:	f7ff ff93 	bl	8007caa <__sfputs_r>
 8007d84:	3001      	adds	r0, #1
 8007d86:	f000 80aa 	beq.w	8007ede <_vfiprintf_r+0x20e>
 8007d8a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d8c:	445a      	add	r2, fp
 8007d8e:	9209      	str	r2, [sp, #36]	; 0x24
 8007d90:	f89a 3000 	ldrb.w	r3, [sl]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	f000 80a2 	beq.w	8007ede <_vfiprintf_r+0x20e>
 8007d9a:	2300      	movs	r3, #0
 8007d9c:	f04f 32ff 	mov.w	r2, #4294967295
 8007da0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007da4:	f10a 0a01 	add.w	sl, sl, #1
 8007da8:	9304      	str	r3, [sp, #16]
 8007daa:	9307      	str	r3, [sp, #28]
 8007dac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007db0:	931a      	str	r3, [sp, #104]	; 0x68
 8007db2:	4654      	mov	r4, sl
 8007db4:	2205      	movs	r2, #5
 8007db6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007dba:	4858      	ldr	r0, [pc, #352]	; (8007f1c <_vfiprintf_r+0x24c>)
 8007dbc:	f7f8 fa30 	bl	8000220 <memchr>
 8007dc0:	9a04      	ldr	r2, [sp, #16]
 8007dc2:	b9d8      	cbnz	r0, 8007dfc <_vfiprintf_r+0x12c>
 8007dc4:	06d1      	lsls	r1, r2, #27
 8007dc6:	bf44      	itt	mi
 8007dc8:	2320      	movmi	r3, #32
 8007dca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007dce:	0713      	lsls	r3, r2, #28
 8007dd0:	bf44      	itt	mi
 8007dd2:	232b      	movmi	r3, #43	; 0x2b
 8007dd4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007dd8:	f89a 3000 	ldrb.w	r3, [sl]
 8007ddc:	2b2a      	cmp	r3, #42	; 0x2a
 8007dde:	d015      	beq.n	8007e0c <_vfiprintf_r+0x13c>
 8007de0:	9a07      	ldr	r2, [sp, #28]
 8007de2:	4654      	mov	r4, sl
 8007de4:	2000      	movs	r0, #0
 8007de6:	f04f 0c0a 	mov.w	ip, #10
 8007dea:	4621      	mov	r1, r4
 8007dec:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007df0:	3b30      	subs	r3, #48	; 0x30
 8007df2:	2b09      	cmp	r3, #9
 8007df4:	d94e      	bls.n	8007e94 <_vfiprintf_r+0x1c4>
 8007df6:	b1b0      	cbz	r0, 8007e26 <_vfiprintf_r+0x156>
 8007df8:	9207      	str	r2, [sp, #28]
 8007dfa:	e014      	b.n	8007e26 <_vfiprintf_r+0x156>
 8007dfc:	eba0 0308 	sub.w	r3, r0, r8
 8007e00:	fa09 f303 	lsl.w	r3, r9, r3
 8007e04:	4313      	orrs	r3, r2
 8007e06:	9304      	str	r3, [sp, #16]
 8007e08:	46a2      	mov	sl, r4
 8007e0a:	e7d2      	b.n	8007db2 <_vfiprintf_r+0xe2>
 8007e0c:	9b03      	ldr	r3, [sp, #12]
 8007e0e:	1d19      	adds	r1, r3, #4
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	9103      	str	r1, [sp, #12]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	bfbb      	ittet	lt
 8007e18:	425b      	neglt	r3, r3
 8007e1a:	f042 0202 	orrlt.w	r2, r2, #2
 8007e1e:	9307      	strge	r3, [sp, #28]
 8007e20:	9307      	strlt	r3, [sp, #28]
 8007e22:	bfb8      	it	lt
 8007e24:	9204      	strlt	r2, [sp, #16]
 8007e26:	7823      	ldrb	r3, [r4, #0]
 8007e28:	2b2e      	cmp	r3, #46	; 0x2e
 8007e2a:	d10c      	bne.n	8007e46 <_vfiprintf_r+0x176>
 8007e2c:	7863      	ldrb	r3, [r4, #1]
 8007e2e:	2b2a      	cmp	r3, #42	; 0x2a
 8007e30:	d135      	bne.n	8007e9e <_vfiprintf_r+0x1ce>
 8007e32:	9b03      	ldr	r3, [sp, #12]
 8007e34:	1d1a      	adds	r2, r3, #4
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	9203      	str	r2, [sp, #12]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	bfb8      	it	lt
 8007e3e:	f04f 33ff 	movlt.w	r3, #4294967295
 8007e42:	3402      	adds	r4, #2
 8007e44:	9305      	str	r3, [sp, #20]
 8007e46:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007f2c <_vfiprintf_r+0x25c>
 8007e4a:	7821      	ldrb	r1, [r4, #0]
 8007e4c:	2203      	movs	r2, #3
 8007e4e:	4650      	mov	r0, sl
 8007e50:	f7f8 f9e6 	bl	8000220 <memchr>
 8007e54:	b140      	cbz	r0, 8007e68 <_vfiprintf_r+0x198>
 8007e56:	2340      	movs	r3, #64	; 0x40
 8007e58:	eba0 000a 	sub.w	r0, r0, sl
 8007e5c:	fa03 f000 	lsl.w	r0, r3, r0
 8007e60:	9b04      	ldr	r3, [sp, #16]
 8007e62:	4303      	orrs	r3, r0
 8007e64:	3401      	adds	r4, #1
 8007e66:	9304      	str	r3, [sp, #16]
 8007e68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e6c:	482c      	ldr	r0, [pc, #176]	; (8007f20 <_vfiprintf_r+0x250>)
 8007e6e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007e72:	2206      	movs	r2, #6
 8007e74:	f7f8 f9d4 	bl	8000220 <memchr>
 8007e78:	2800      	cmp	r0, #0
 8007e7a:	d03f      	beq.n	8007efc <_vfiprintf_r+0x22c>
 8007e7c:	4b29      	ldr	r3, [pc, #164]	; (8007f24 <_vfiprintf_r+0x254>)
 8007e7e:	bb1b      	cbnz	r3, 8007ec8 <_vfiprintf_r+0x1f8>
 8007e80:	9b03      	ldr	r3, [sp, #12]
 8007e82:	3307      	adds	r3, #7
 8007e84:	f023 0307 	bic.w	r3, r3, #7
 8007e88:	3308      	adds	r3, #8
 8007e8a:	9303      	str	r3, [sp, #12]
 8007e8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e8e:	443b      	add	r3, r7
 8007e90:	9309      	str	r3, [sp, #36]	; 0x24
 8007e92:	e767      	b.n	8007d64 <_vfiprintf_r+0x94>
 8007e94:	fb0c 3202 	mla	r2, ip, r2, r3
 8007e98:	460c      	mov	r4, r1
 8007e9a:	2001      	movs	r0, #1
 8007e9c:	e7a5      	b.n	8007dea <_vfiprintf_r+0x11a>
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	3401      	adds	r4, #1
 8007ea2:	9305      	str	r3, [sp, #20]
 8007ea4:	4619      	mov	r1, r3
 8007ea6:	f04f 0c0a 	mov.w	ip, #10
 8007eaa:	4620      	mov	r0, r4
 8007eac:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007eb0:	3a30      	subs	r2, #48	; 0x30
 8007eb2:	2a09      	cmp	r2, #9
 8007eb4:	d903      	bls.n	8007ebe <_vfiprintf_r+0x1ee>
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d0c5      	beq.n	8007e46 <_vfiprintf_r+0x176>
 8007eba:	9105      	str	r1, [sp, #20]
 8007ebc:	e7c3      	b.n	8007e46 <_vfiprintf_r+0x176>
 8007ebe:	fb0c 2101 	mla	r1, ip, r1, r2
 8007ec2:	4604      	mov	r4, r0
 8007ec4:	2301      	movs	r3, #1
 8007ec6:	e7f0      	b.n	8007eaa <_vfiprintf_r+0x1da>
 8007ec8:	ab03      	add	r3, sp, #12
 8007eca:	9300      	str	r3, [sp, #0]
 8007ecc:	462a      	mov	r2, r5
 8007ece:	4b16      	ldr	r3, [pc, #88]	; (8007f28 <_vfiprintf_r+0x258>)
 8007ed0:	a904      	add	r1, sp, #16
 8007ed2:	4630      	mov	r0, r6
 8007ed4:	f7fd fdee 	bl	8005ab4 <_printf_float>
 8007ed8:	4607      	mov	r7, r0
 8007eda:	1c78      	adds	r0, r7, #1
 8007edc:	d1d6      	bne.n	8007e8c <_vfiprintf_r+0x1bc>
 8007ede:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007ee0:	07d9      	lsls	r1, r3, #31
 8007ee2:	d405      	bmi.n	8007ef0 <_vfiprintf_r+0x220>
 8007ee4:	89ab      	ldrh	r3, [r5, #12]
 8007ee6:	059a      	lsls	r2, r3, #22
 8007ee8:	d402      	bmi.n	8007ef0 <_vfiprintf_r+0x220>
 8007eea:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007eec:	f000 faaf 	bl	800844e <__retarget_lock_release_recursive>
 8007ef0:	89ab      	ldrh	r3, [r5, #12]
 8007ef2:	065b      	lsls	r3, r3, #25
 8007ef4:	f53f af12 	bmi.w	8007d1c <_vfiprintf_r+0x4c>
 8007ef8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007efa:	e711      	b.n	8007d20 <_vfiprintf_r+0x50>
 8007efc:	ab03      	add	r3, sp, #12
 8007efe:	9300      	str	r3, [sp, #0]
 8007f00:	462a      	mov	r2, r5
 8007f02:	4b09      	ldr	r3, [pc, #36]	; (8007f28 <_vfiprintf_r+0x258>)
 8007f04:	a904      	add	r1, sp, #16
 8007f06:	4630      	mov	r0, r6
 8007f08:	f7fe f878 	bl	8005ffc <_printf_i>
 8007f0c:	e7e4      	b.n	8007ed8 <_vfiprintf_r+0x208>
 8007f0e:	bf00      	nop
 8007f10:	0804f984 	.word	0x0804f984
 8007f14:	0804f9a4 	.word	0x0804f9a4
 8007f18:	0804f964 	.word	0x0804f964
 8007f1c:	0804f80c 	.word	0x0804f80c
 8007f20:	0804f816 	.word	0x0804f816
 8007f24:	08005ab5 	.word	0x08005ab5
 8007f28:	08007cab 	.word	0x08007cab
 8007f2c:	0804f812 	.word	0x0804f812

08007f30 <__swbuf_r>:
 8007f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f32:	460e      	mov	r6, r1
 8007f34:	4614      	mov	r4, r2
 8007f36:	4605      	mov	r5, r0
 8007f38:	b118      	cbz	r0, 8007f42 <__swbuf_r+0x12>
 8007f3a:	6983      	ldr	r3, [r0, #24]
 8007f3c:	b90b      	cbnz	r3, 8007f42 <__swbuf_r+0x12>
 8007f3e:	f000 f9e7 	bl	8008310 <__sinit>
 8007f42:	4b21      	ldr	r3, [pc, #132]	; (8007fc8 <__swbuf_r+0x98>)
 8007f44:	429c      	cmp	r4, r3
 8007f46:	d12b      	bne.n	8007fa0 <__swbuf_r+0x70>
 8007f48:	686c      	ldr	r4, [r5, #4]
 8007f4a:	69a3      	ldr	r3, [r4, #24]
 8007f4c:	60a3      	str	r3, [r4, #8]
 8007f4e:	89a3      	ldrh	r3, [r4, #12]
 8007f50:	071a      	lsls	r2, r3, #28
 8007f52:	d52f      	bpl.n	8007fb4 <__swbuf_r+0x84>
 8007f54:	6923      	ldr	r3, [r4, #16]
 8007f56:	b36b      	cbz	r3, 8007fb4 <__swbuf_r+0x84>
 8007f58:	6923      	ldr	r3, [r4, #16]
 8007f5a:	6820      	ldr	r0, [r4, #0]
 8007f5c:	1ac0      	subs	r0, r0, r3
 8007f5e:	6963      	ldr	r3, [r4, #20]
 8007f60:	b2f6      	uxtb	r6, r6
 8007f62:	4283      	cmp	r3, r0
 8007f64:	4637      	mov	r7, r6
 8007f66:	dc04      	bgt.n	8007f72 <__swbuf_r+0x42>
 8007f68:	4621      	mov	r1, r4
 8007f6a:	4628      	mov	r0, r5
 8007f6c:	f000 f93c 	bl	80081e8 <_fflush_r>
 8007f70:	bb30      	cbnz	r0, 8007fc0 <__swbuf_r+0x90>
 8007f72:	68a3      	ldr	r3, [r4, #8]
 8007f74:	3b01      	subs	r3, #1
 8007f76:	60a3      	str	r3, [r4, #8]
 8007f78:	6823      	ldr	r3, [r4, #0]
 8007f7a:	1c5a      	adds	r2, r3, #1
 8007f7c:	6022      	str	r2, [r4, #0]
 8007f7e:	701e      	strb	r6, [r3, #0]
 8007f80:	6963      	ldr	r3, [r4, #20]
 8007f82:	3001      	adds	r0, #1
 8007f84:	4283      	cmp	r3, r0
 8007f86:	d004      	beq.n	8007f92 <__swbuf_r+0x62>
 8007f88:	89a3      	ldrh	r3, [r4, #12]
 8007f8a:	07db      	lsls	r3, r3, #31
 8007f8c:	d506      	bpl.n	8007f9c <__swbuf_r+0x6c>
 8007f8e:	2e0a      	cmp	r6, #10
 8007f90:	d104      	bne.n	8007f9c <__swbuf_r+0x6c>
 8007f92:	4621      	mov	r1, r4
 8007f94:	4628      	mov	r0, r5
 8007f96:	f000 f927 	bl	80081e8 <_fflush_r>
 8007f9a:	b988      	cbnz	r0, 8007fc0 <__swbuf_r+0x90>
 8007f9c:	4638      	mov	r0, r7
 8007f9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007fa0:	4b0a      	ldr	r3, [pc, #40]	; (8007fcc <__swbuf_r+0x9c>)
 8007fa2:	429c      	cmp	r4, r3
 8007fa4:	d101      	bne.n	8007faa <__swbuf_r+0x7a>
 8007fa6:	68ac      	ldr	r4, [r5, #8]
 8007fa8:	e7cf      	b.n	8007f4a <__swbuf_r+0x1a>
 8007faa:	4b09      	ldr	r3, [pc, #36]	; (8007fd0 <__swbuf_r+0xa0>)
 8007fac:	429c      	cmp	r4, r3
 8007fae:	bf08      	it	eq
 8007fb0:	68ec      	ldreq	r4, [r5, #12]
 8007fb2:	e7ca      	b.n	8007f4a <__swbuf_r+0x1a>
 8007fb4:	4621      	mov	r1, r4
 8007fb6:	4628      	mov	r0, r5
 8007fb8:	f000 f81a 	bl	8007ff0 <__swsetup_r>
 8007fbc:	2800      	cmp	r0, #0
 8007fbe:	d0cb      	beq.n	8007f58 <__swbuf_r+0x28>
 8007fc0:	f04f 37ff 	mov.w	r7, #4294967295
 8007fc4:	e7ea      	b.n	8007f9c <__swbuf_r+0x6c>
 8007fc6:	bf00      	nop
 8007fc8:	0804f984 	.word	0x0804f984
 8007fcc:	0804f9a4 	.word	0x0804f9a4
 8007fd0:	0804f964 	.word	0x0804f964

08007fd4 <__ascii_wctomb>:
 8007fd4:	b149      	cbz	r1, 8007fea <__ascii_wctomb+0x16>
 8007fd6:	2aff      	cmp	r2, #255	; 0xff
 8007fd8:	bf85      	ittet	hi
 8007fda:	238a      	movhi	r3, #138	; 0x8a
 8007fdc:	6003      	strhi	r3, [r0, #0]
 8007fde:	700a      	strbls	r2, [r1, #0]
 8007fe0:	f04f 30ff 	movhi.w	r0, #4294967295
 8007fe4:	bf98      	it	ls
 8007fe6:	2001      	movls	r0, #1
 8007fe8:	4770      	bx	lr
 8007fea:	4608      	mov	r0, r1
 8007fec:	4770      	bx	lr
	...

08007ff0 <__swsetup_r>:
 8007ff0:	4b32      	ldr	r3, [pc, #200]	; (80080bc <__swsetup_r+0xcc>)
 8007ff2:	b570      	push	{r4, r5, r6, lr}
 8007ff4:	681d      	ldr	r5, [r3, #0]
 8007ff6:	4606      	mov	r6, r0
 8007ff8:	460c      	mov	r4, r1
 8007ffa:	b125      	cbz	r5, 8008006 <__swsetup_r+0x16>
 8007ffc:	69ab      	ldr	r3, [r5, #24]
 8007ffe:	b913      	cbnz	r3, 8008006 <__swsetup_r+0x16>
 8008000:	4628      	mov	r0, r5
 8008002:	f000 f985 	bl	8008310 <__sinit>
 8008006:	4b2e      	ldr	r3, [pc, #184]	; (80080c0 <__swsetup_r+0xd0>)
 8008008:	429c      	cmp	r4, r3
 800800a:	d10f      	bne.n	800802c <__swsetup_r+0x3c>
 800800c:	686c      	ldr	r4, [r5, #4]
 800800e:	89a3      	ldrh	r3, [r4, #12]
 8008010:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008014:	0719      	lsls	r1, r3, #28
 8008016:	d42c      	bmi.n	8008072 <__swsetup_r+0x82>
 8008018:	06dd      	lsls	r5, r3, #27
 800801a:	d411      	bmi.n	8008040 <__swsetup_r+0x50>
 800801c:	2309      	movs	r3, #9
 800801e:	6033      	str	r3, [r6, #0]
 8008020:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008024:	81a3      	strh	r3, [r4, #12]
 8008026:	f04f 30ff 	mov.w	r0, #4294967295
 800802a:	e03e      	b.n	80080aa <__swsetup_r+0xba>
 800802c:	4b25      	ldr	r3, [pc, #148]	; (80080c4 <__swsetup_r+0xd4>)
 800802e:	429c      	cmp	r4, r3
 8008030:	d101      	bne.n	8008036 <__swsetup_r+0x46>
 8008032:	68ac      	ldr	r4, [r5, #8]
 8008034:	e7eb      	b.n	800800e <__swsetup_r+0x1e>
 8008036:	4b24      	ldr	r3, [pc, #144]	; (80080c8 <__swsetup_r+0xd8>)
 8008038:	429c      	cmp	r4, r3
 800803a:	bf08      	it	eq
 800803c:	68ec      	ldreq	r4, [r5, #12]
 800803e:	e7e6      	b.n	800800e <__swsetup_r+0x1e>
 8008040:	0758      	lsls	r0, r3, #29
 8008042:	d512      	bpl.n	800806a <__swsetup_r+0x7a>
 8008044:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008046:	b141      	cbz	r1, 800805a <__swsetup_r+0x6a>
 8008048:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800804c:	4299      	cmp	r1, r3
 800804e:	d002      	beq.n	8008056 <__swsetup_r+0x66>
 8008050:	4630      	mov	r0, r6
 8008052:	f7ff fb6f 	bl	8007734 <_free_r>
 8008056:	2300      	movs	r3, #0
 8008058:	6363      	str	r3, [r4, #52]	; 0x34
 800805a:	89a3      	ldrh	r3, [r4, #12]
 800805c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008060:	81a3      	strh	r3, [r4, #12]
 8008062:	2300      	movs	r3, #0
 8008064:	6063      	str	r3, [r4, #4]
 8008066:	6923      	ldr	r3, [r4, #16]
 8008068:	6023      	str	r3, [r4, #0]
 800806a:	89a3      	ldrh	r3, [r4, #12]
 800806c:	f043 0308 	orr.w	r3, r3, #8
 8008070:	81a3      	strh	r3, [r4, #12]
 8008072:	6923      	ldr	r3, [r4, #16]
 8008074:	b94b      	cbnz	r3, 800808a <__swsetup_r+0x9a>
 8008076:	89a3      	ldrh	r3, [r4, #12]
 8008078:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800807c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008080:	d003      	beq.n	800808a <__swsetup_r+0x9a>
 8008082:	4621      	mov	r1, r4
 8008084:	4630      	mov	r0, r6
 8008086:	f000 fa07 	bl	8008498 <__smakebuf_r>
 800808a:	89a0      	ldrh	r0, [r4, #12]
 800808c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008090:	f010 0301 	ands.w	r3, r0, #1
 8008094:	d00a      	beq.n	80080ac <__swsetup_r+0xbc>
 8008096:	2300      	movs	r3, #0
 8008098:	60a3      	str	r3, [r4, #8]
 800809a:	6963      	ldr	r3, [r4, #20]
 800809c:	425b      	negs	r3, r3
 800809e:	61a3      	str	r3, [r4, #24]
 80080a0:	6923      	ldr	r3, [r4, #16]
 80080a2:	b943      	cbnz	r3, 80080b6 <__swsetup_r+0xc6>
 80080a4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80080a8:	d1ba      	bne.n	8008020 <__swsetup_r+0x30>
 80080aa:	bd70      	pop	{r4, r5, r6, pc}
 80080ac:	0781      	lsls	r1, r0, #30
 80080ae:	bf58      	it	pl
 80080b0:	6963      	ldrpl	r3, [r4, #20]
 80080b2:	60a3      	str	r3, [r4, #8]
 80080b4:	e7f4      	b.n	80080a0 <__swsetup_r+0xb0>
 80080b6:	2000      	movs	r0, #0
 80080b8:	e7f7      	b.n	80080aa <__swsetup_r+0xba>
 80080ba:	bf00      	nop
 80080bc:	200000d4 	.word	0x200000d4
 80080c0:	0804f984 	.word	0x0804f984
 80080c4:	0804f9a4 	.word	0x0804f9a4
 80080c8:	0804f964 	.word	0x0804f964

080080cc <abort>:
 80080cc:	b508      	push	{r3, lr}
 80080ce:	2006      	movs	r0, #6
 80080d0:	f000 fa52 	bl	8008578 <raise>
 80080d4:	2001      	movs	r0, #1
 80080d6:	f7fb f872 	bl	80031be <_exit>
	...

080080dc <__sflush_r>:
 80080dc:	898a      	ldrh	r2, [r1, #12]
 80080de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080e2:	4605      	mov	r5, r0
 80080e4:	0710      	lsls	r0, r2, #28
 80080e6:	460c      	mov	r4, r1
 80080e8:	d458      	bmi.n	800819c <__sflush_r+0xc0>
 80080ea:	684b      	ldr	r3, [r1, #4]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	dc05      	bgt.n	80080fc <__sflush_r+0x20>
 80080f0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	dc02      	bgt.n	80080fc <__sflush_r+0x20>
 80080f6:	2000      	movs	r0, #0
 80080f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80080fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80080fe:	2e00      	cmp	r6, #0
 8008100:	d0f9      	beq.n	80080f6 <__sflush_r+0x1a>
 8008102:	2300      	movs	r3, #0
 8008104:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008108:	682f      	ldr	r7, [r5, #0]
 800810a:	602b      	str	r3, [r5, #0]
 800810c:	d032      	beq.n	8008174 <__sflush_r+0x98>
 800810e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008110:	89a3      	ldrh	r3, [r4, #12]
 8008112:	075a      	lsls	r2, r3, #29
 8008114:	d505      	bpl.n	8008122 <__sflush_r+0x46>
 8008116:	6863      	ldr	r3, [r4, #4]
 8008118:	1ac0      	subs	r0, r0, r3
 800811a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800811c:	b10b      	cbz	r3, 8008122 <__sflush_r+0x46>
 800811e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008120:	1ac0      	subs	r0, r0, r3
 8008122:	2300      	movs	r3, #0
 8008124:	4602      	mov	r2, r0
 8008126:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008128:	6a21      	ldr	r1, [r4, #32]
 800812a:	4628      	mov	r0, r5
 800812c:	47b0      	blx	r6
 800812e:	1c43      	adds	r3, r0, #1
 8008130:	89a3      	ldrh	r3, [r4, #12]
 8008132:	d106      	bne.n	8008142 <__sflush_r+0x66>
 8008134:	6829      	ldr	r1, [r5, #0]
 8008136:	291d      	cmp	r1, #29
 8008138:	d82c      	bhi.n	8008194 <__sflush_r+0xb8>
 800813a:	4a2a      	ldr	r2, [pc, #168]	; (80081e4 <__sflush_r+0x108>)
 800813c:	40ca      	lsrs	r2, r1
 800813e:	07d6      	lsls	r6, r2, #31
 8008140:	d528      	bpl.n	8008194 <__sflush_r+0xb8>
 8008142:	2200      	movs	r2, #0
 8008144:	6062      	str	r2, [r4, #4]
 8008146:	04d9      	lsls	r1, r3, #19
 8008148:	6922      	ldr	r2, [r4, #16]
 800814a:	6022      	str	r2, [r4, #0]
 800814c:	d504      	bpl.n	8008158 <__sflush_r+0x7c>
 800814e:	1c42      	adds	r2, r0, #1
 8008150:	d101      	bne.n	8008156 <__sflush_r+0x7a>
 8008152:	682b      	ldr	r3, [r5, #0]
 8008154:	b903      	cbnz	r3, 8008158 <__sflush_r+0x7c>
 8008156:	6560      	str	r0, [r4, #84]	; 0x54
 8008158:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800815a:	602f      	str	r7, [r5, #0]
 800815c:	2900      	cmp	r1, #0
 800815e:	d0ca      	beq.n	80080f6 <__sflush_r+0x1a>
 8008160:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008164:	4299      	cmp	r1, r3
 8008166:	d002      	beq.n	800816e <__sflush_r+0x92>
 8008168:	4628      	mov	r0, r5
 800816a:	f7ff fae3 	bl	8007734 <_free_r>
 800816e:	2000      	movs	r0, #0
 8008170:	6360      	str	r0, [r4, #52]	; 0x34
 8008172:	e7c1      	b.n	80080f8 <__sflush_r+0x1c>
 8008174:	6a21      	ldr	r1, [r4, #32]
 8008176:	2301      	movs	r3, #1
 8008178:	4628      	mov	r0, r5
 800817a:	47b0      	blx	r6
 800817c:	1c41      	adds	r1, r0, #1
 800817e:	d1c7      	bne.n	8008110 <__sflush_r+0x34>
 8008180:	682b      	ldr	r3, [r5, #0]
 8008182:	2b00      	cmp	r3, #0
 8008184:	d0c4      	beq.n	8008110 <__sflush_r+0x34>
 8008186:	2b1d      	cmp	r3, #29
 8008188:	d001      	beq.n	800818e <__sflush_r+0xb2>
 800818a:	2b16      	cmp	r3, #22
 800818c:	d101      	bne.n	8008192 <__sflush_r+0xb6>
 800818e:	602f      	str	r7, [r5, #0]
 8008190:	e7b1      	b.n	80080f6 <__sflush_r+0x1a>
 8008192:	89a3      	ldrh	r3, [r4, #12]
 8008194:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008198:	81a3      	strh	r3, [r4, #12]
 800819a:	e7ad      	b.n	80080f8 <__sflush_r+0x1c>
 800819c:	690f      	ldr	r7, [r1, #16]
 800819e:	2f00      	cmp	r7, #0
 80081a0:	d0a9      	beq.n	80080f6 <__sflush_r+0x1a>
 80081a2:	0793      	lsls	r3, r2, #30
 80081a4:	680e      	ldr	r6, [r1, #0]
 80081a6:	bf08      	it	eq
 80081a8:	694b      	ldreq	r3, [r1, #20]
 80081aa:	600f      	str	r7, [r1, #0]
 80081ac:	bf18      	it	ne
 80081ae:	2300      	movne	r3, #0
 80081b0:	eba6 0807 	sub.w	r8, r6, r7
 80081b4:	608b      	str	r3, [r1, #8]
 80081b6:	f1b8 0f00 	cmp.w	r8, #0
 80081ba:	dd9c      	ble.n	80080f6 <__sflush_r+0x1a>
 80081bc:	6a21      	ldr	r1, [r4, #32]
 80081be:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80081c0:	4643      	mov	r3, r8
 80081c2:	463a      	mov	r2, r7
 80081c4:	4628      	mov	r0, r5
 80081c6:	47b0      	blx	r6
 80081c8:	2800      	cmp	r0, #0
 80081ca:	dc06      	bgt.n	80081da <__sflush_r+0xfe>
 80081cc:	89a3      	ldrh	r3, [r4, #12]
 80081ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081d2:	81a3      	strh	r3, [r4, #12]
 80081d4:	f04f 30ff 	mov.w	r0, #4294967295
 80081d8:	e78e      	b.n	80080f8 <__sflush_r+0x1c>
 80081da:	4407      	add	r7, r0
 80081dc:	eba8 0800 	sub.w	r8, r8, r0
 80081e0:	e7e9      	b.n	80081b6 <__sflush_r+0xda>
 80081e2:	bf00      	nop
 80081e4:	20400001 	.word	0x20400001

080081e8 <_fflush_r>:
 80081e8:	b538      	push	{r3, r4, r5, lr}
 80081ea:	690b      	ldr	r3, [r1, #16]
 80081ec:	4605      	mov	r5, r0
 80081ee:	460c      	mov	r4, r1
 80081f0:	b913      	cbnz	r3, 80081f8 <_fflush_r+0x10>
 80081f2:	2500      	movs	r5, #0
 80081f4:	4628      	mov	r0, r5
 80081f6:	bd38      	pop	{r3, r4, r5, pc}
 80081f8:	b118      	cbz	r0, 8008202 <_fflush_r+0x1a>
 80081fa:	6983      	ldr	r3, [r0, #24]
 80081fc:	b90b      	cbnz	r3, 8008202 <_fflush_r+0x1a>
 80081fe:	f000 f887 	bl	8008310 <__sinit>
 8008202:	4b14      	ldr	r3, [pc, #80]	; (8008254 <_fflush_r+0x6c>)
 8008204:	429c      	cmp	r4, r3
 8008206:	d11b      	bne.n	8008240 <_fflush_r+0x58>
 8008208:	686c      	ldr	r4, [r5, #4]
 800820a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d0ef      	beq.n	80081f2 <_fflush_r+0xa>
 8008212:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008214:	07d0      	lsls	r0, r2, #31
 8008216:	d404      	bmi.n	8008222 <_fflush_r+0x3a>
 8008218:	0599      	lsls	r1, r3, #22
 800821a:	d402      	bmi.n	8008222 <_fflush_r+0x3a>
 800821c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800821e:	f000 f915 	bl	800844c <__retarget_lock_acquire_recursive>
 8008222:	4628      	mov	r0, r5
 8008224:	4621      	mov	r1, r4
 8008226:	f7ff ff59 	bl	80080dc <__sflush_r>
 800822a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800822c:	07da      	lsls	r2, r3, #31
 800822e:	4605      	mov	r5, r0
 8008230:	d4e0      	bmi.n	80081f4 <_fflush_r+0xc>
 8008232:	89a3      	ldrh	r3, [r4, #12]
 8008234:	059b      	lsls	r3, r3, #22
 8008236:	d4dd      	bmi.n	80081f4 <_fflush_r+0xc>
 8008238:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800823a:	f000 f908 	bl	800844e <__retarget_lock_release_recursive>
 800823e:	e7d9      	b.n	80081f4 <_fflush_r+0xc>
 8008240:	4b05      	ldr	r3, [pc, #20]	; (8008258 <_fflush_r+0x70>)
 8008242:	429c      	cmp	r4, r3
 8008244:	d101      	bne.n	800824a <_fflush_r+0x62>
 8008246:	68ac      	ldr	r4, [r5, #8]
 8008248:	e7df      	b.n	800820a <_fflush_r+0x22>
 800824a:	4b04      	ldr	r3, [pc, #16]	; (800825c <_fflush_r+0x74>)
 800824c:	429c      	cmp	r4, r3
 800824e:	bf08      	it	eq
 8008250:	68ec      	ldreq	r4, [r5, #12]
 8008252:	e7da      	b.n	800820a <_fflush_r+0x22>
 8008254:	0804f984 	.word	0x0804f984
 8008258:	0804f9a4 	.word	0x0804f9a4
 800825c:	0804f964 	.word	0x0804f964

08008260 <std>:
 8008260:	2300      	movs	r3, #0
 8008262:	b510      	push	{r4, lr}
 8008264:	4604      	mov	r4, r0
 8008266:	e9c0 3300 	strd	r3, r3, [r0]
 800826a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800826e:	6083      	str	r3, [r0, #8]
 8008270:	8181      	strh	r1, [r0, #12]
 8008272:	6643      	str	r3, [r0, #100]	; 0x64
 8008274:	81c2      	strh	r2, [r0, #14]
 8008276:	6183      	str	r3, [r0, #24]
 8008278:	4619      	mov	r1, r3
 800827a:	2208      	movs	r2, #8
 800827c:	305c      	adds	r0, #92	; 0x5c
 800827e:	f7fd fb71 	bl	8005964 <memset>
 8008282:	4b05      	ldr	r3, [pc, #20]	; (8008298 <std+0x38>)
 8008284:	6263      	str	r3, [r4, #36]	; 0x24
 8008286:	4b05      	ldr	r3, [pc, #20]	; (800829c <std+0x3c>)
 8008288:	62a3      	str	r3, [r4, #40]	; 0x28
 800828a:	4b05      	ldr	r3, [pc, #20]	; (80082a0 <std+0x40>)
 800828c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800828e:	4b05      	ldr	r3, [pc, #20]	; (80082a4 <std+0x44>)
 8008290:	6224      	str	r4, [r4, #32]
 8008292:	6323      	str	r3, [r4, #48]	; 0x30
 8008294:	bd10      	pop	{r4, pc}
 8008296:	bf00      	nop
 8008298:	080085b1 	.word	0x080085b1
 800829c:	080085d3 	.word	0x080085d3
 80082a0:	0800860b 	.word	0x0800860b
 80082a4:	0800862f 	.word	0x0800862f

080082a8 <_cleanup_r>:
 80082a8:	4901      	ldr	r1, [pc, #4]	; (80082b0 <_cleanup_r+0x8>)
 80082aa:	f000 b8af 	b.w	800840c <_fwalk_reent>
 80082ae:	bf00      	nop
 80082b0:	080081e9 	.word	0x080081e9

080082b4 <__sfmoreglue>:
 80082b4:	b570      	push	{r4, r5, r6, lr}
 80082b6:	1e4a      	subs	r2, r1, #1
 80082b8:	2568      	movs	r5, #104	; 0x68
 80082ba:	4355      	muls	r5, r2
 80082bc:	460e      	mov	r6, r1
 80082be:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80082c2:	f7ff fa87 	bl	80077d4 <_malloc_r>
 80082c6:	4604      	mov	r4, r0
 80082c8:	b140      	cbz	r0, 80082dc <__sfmoreglue+0x28>
 80082ca:	2100      	movs	r1, #0
 80082cc:	e9c0 1600 	strd	r1, r6, [r0]
 80082d0:	300c      	adds	r0, #12
 80082d2:	60a0      	str	r0, [r4, #8]
 80082d4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80082d8:	f7fd fb44 	bl	8005964 <memset>
 80082dc:	4620      	mov	r0, r4
 80082de:	bd70      	pop	{r4, r5, r6, pc}

080082e0 <__sfp_lock_acquire>:
 80082e0:	4801      	ldr	r0, [pc, #4]	; (80082e8 <__sfp_lock_acquire+0x8>)
 80082e2:	f000 b8b3 	b.w	800844c <__retarget_lock_acquire_recursive>
 80082e6:	bf00      	nop
 80082e8:	20000a08 	.word	0x20000a08

080082ec <__sfp_lock_release>:
 80082ec:	4801      	ldr	r0, [pc, #4]	; (80082f4 <__sfp_lock_release+0x8>)
 80082ee:	f000 b8ae 	b.w	800844e <__retarget_lock_release_recursive>
 80082f2:	bf00      	nop
 80082f4:	20000a08 	.word	0x20000a08

080082f8 <__sinit_lock_acquire>:
 80082f8:	4801      	ldr	r0, [pc, #4]	; (8008300 <__sinit_lock_acquire+0x8>)
 80082fa:	f000 b8a7 	b.w	800844c <__retarget_lock_acquire_recursive>
 80082fe:	bf00      	nop
 8008300:	20000a03 	.word	0x20000a03

08008304 <__sinit_lock_release>:
 8008304:	4801      	ldr	r0, [pc, #4]	; (800830c <__sinit_lock_release+0x8>)
 8008306:	f000 b8a2 	b.w	800844e <__retarget_lock_release_recursive>
 800830a:	bf00      	nop
 800830c:	20000a03 	.word	0x20000a03

08008310 <__sinit>:
 8008310:	b510      	push	{r4, lr}
 8008312:	4604      	mov	r4, r0
 8008314:	f7ff fff0 	bl	80082f8 <__sinit_lock_acquire>
 8008318:	69a3      	ldr	r3, [r4, #24]
 800831a:	b11b      	cbz	r3, 8008324 <__sinit+0x14>
 800831c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008320:	f7ff bff0 	b.w	8008304 <__sinit_lock_release>
 8008324:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008328:	6523      	str	r3, [r4, #80]	; 0x50
 800832a:	4b13      	ldr	r3, [pc, #76]	; (8008378 <__sinit+0x68>)
 800832c:	4a13      	ldr	r2, [pc, #76]	; (800837c <__sinit+0x6c>)
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	62a2      	str	r2, [r4, #40]	; 0x28
 8008332:	42a3      	cmp	r3, r4
 8008334:	bf04      	itt	eq
 8008336:	2301      	moveq	r3, #1
 8008338:	61a3      	streq	r3, [r4, #24]
 800833a:	4620      	mov	r0, r4
 800833c:	f000 f820 	bl	8008380 <__sfp>
 8008340:	6060      	str	r0, [r4, #4]
 8008342:	4620      	mov	r0, r4
 8008344:	f000 f81c 	bl	8008380 <__sfp>
 8008348:	60a0      	str	r0, [r4, #8]
 800834a:	4620      	mov	r0, r4
 800834c:	f000 f818 	bl	8008380 <__sfp>
 8008350:	2200      	movs	r2, #0
 8008352:	60e0      	str	r0, [r4, #12]
 8008354:	2104      	movs	r1, #4
 8008356:	6860      	ldr	r0, [r4, #4]
 8008358:	f7ff ff82 	bl	8008260 <std>
 800835c:	68a0      	ldr	r0, [r4, #8]
 800835e:	2201      	movs	r2, #1
 8008360:	2109      	movs	r1, #9
 8008362:	f7ff ff7d 	bl	8008260 <std>
 8008366:	68e0      	ldr	r0, [r4, #12]
 8008368:	2202      	movs	r2, #2
 800836a:	2112      	movs	r1, #18
 800836c:	f7ff ff78 	bl	8008260 <std>
 8008370:	2301      	movs	r3, #1
 8008372:	61a3      	str	r3, [r4, #24]
 8008374:	e7d2      	b.n	800831c <__sinit+0xc>
 8008376:	bf00      	nop
 8008378:	0804f5b8 	.word	0x0804f5b8
 800837c:	080082a9 	.word	0x080082a9

08008380 <__sfp>:
 8008380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008382:	4607      	mov	r7, r0
 8008384:	f7ff ffac 	bl	80082e0 <__sfp_lock_acquire>
 8008388:	4b1e      	ldr	r3, [pc, #120]	; (8008404 <__sfp+0x84>)
 800838a:	681e      	ldr	r6, [r3, #0]
 800838c:	69b3      	ldr	r3, [r6, #24]
 800838e:	b913      	cbnz	r3, 8008396 <__sfp+0x16>
 8008390:	4630      	mov	r0, r6
 8008392:	f7ff ffbd 	bl	8008310 <__sinit>
 8008396:	3648      	adds	r6, #72	; 0x48
 8008398:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800839c:	3b01      	subs	r3, #1
 800839e:	d503      	bpl.n	80083a8 <__sfp+0x28>
 80083a0:	6833      	ldr	r3, [r6, #0]
 80083a2:	b30b      	cbz	r3, 80083e8 <__sfp+0x68>
 80083a4:	6836      	ldr	r6, [r6, #0]
 80083a6:	e7f7      	b.n	8008398 <__sfp+0x18>
 80083a8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80083ac:	b9d5      	cbnz	r5, 80083e4 <__sfp+0x64>
 80083ae:	4b16      	ldr	r3, [pc, #88]	; (8008408 <__sfp+0x88>)
 80083b0:	60e3      	str	r3, [r4, #12]
 80083b2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80083b6:	6665      	str	r5, [r4, #100]	; 0x64
 80083b8:	f000 f847 	bl	800844a <__retarget_lock_init_recursive>
 80083bc:	f7ff ff96 	bl	80082ec <__sfp_lock_release>
 80083c0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80083c4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80083c8:	6025      	str	r5, [r4, #0]
 80083ca:	61a5      	str	r5, [r4, #24]
 80083cc:	2208      	movs	r2, #8
 80083ce:	4629      	mov	r1, r5
 80083d0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80083d4:	f7fd fac6 	bl	8005964 <memset>
 80083d8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80083dc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80083e0:	4620      	mov	r0, r4
 80083e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80083e4:	3468      	adds	r4, #104	; 0x68
 80083e6:	e7d9      	b.n	800839c <__sfp+0x1c>
 80083e8:	2104      	movs	r1, #4
 80083ea:	4638      	mov	r0, r7
 80083ec:	f7ff ff62 	bl	80082b4 <__sfmoreglue>
 80083f0:	4604      	mov	r4, r0
 80083f2:	6030      	str	r0, [r6, #0]
 80083f4:	2800      	cmp	r0, #0
 80083f6:	d1d5      	bne.n	80083a4 <__sfp+0x24>
 80083f8:	f7ff ff78 	bl	80082ec <__sfp_lock_release>
 80083fc:	230c      	movs	r3, #12
 80083fe:	603b      	str	r3, [r7, #0]
 8008400:	e7ee      	b.n	80083e0 <__sfp+0x60>
 8008402:	bf00      	nop
 8008404:	0804f5b8 	.word	0x0804f5b8
 8008408:	ffff0001 	.word	0xffff0001

0800840c <_fwalk_reent>:
 800840c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008410:	4606      	mov	r6, r0
 8008412:	4688      	mov	r8, r1
 8008414:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008418:	2700      	movs	r7, #0
 800841a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800841e:	f1b9 0901 	subs.w	r9, r9, #1
 8008422:	d505      	bpl.n	8008430 <_fwalk_reent+0x24>
 8008424:	6824      	ldr	r4, [r4, #0]
 8008426:	2c00      	cmp	r4, #0
 8008428:	d1f7      	bne.n	800841a <_fwalk_reent+0xe>
 800842a:	4638      	mov	r0, r7
 800842c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008430:	89ab      	ldrh	r3, [r5, #12]
 8008432:	2b01      	cmp	r3, #1
 8008434:	d907      	bls.n	8008446 <_fwalk_reent+0x3a>
 8008436:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800843a:	3301      	adds	r3, #1
 800843c:	d003      	beq.n	8008446 <_fwalk_reent+0x3a>
 800843e:	4629      	mov	r1, r5
 8008440:	4630      	mov	r0, r6
 8008442:	47c0      	blx	r8
 8008444:	4307      	orrs	r7, r0
 8008446:	3568      	adds	r5, #104	; 0x68
 8008448:	e7e9      	b.n	800841e <_fwalk_reent+0x12>

0800844a <__retarget_lock_init_recursive>:
 800844a:	4770      	bx	lr

0800844c <__retarget_lock_acquire_recursive>:
 800844c:	4770      	bx	lr

0800844e <__retarget_lock_release_recursive>:
 800844e:	4770      	bx	lr

08008450 <__swhatbuf_r>:
 8008450:	b570      	push	{r4, r5, r6, lr}
 8008452:	460e      	mov	r6, r1
 8008454:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008458:	2900      	cmp	r1, #0
 800845a:	b096      	sub	sp, #88	; 0x58
 800845c:	4614      	mov	r4, r2
 800845e:	461d      	mov	r5, r3
 8008460:	da07      	bge.n	8008472 <__swhatbuf_r+0x22>
 8008462:	2300      	movs	r3, #0
 8008464:	602b      	str	r3, [r5, #0]
 8008466:	89b3      	ldrh	r3, [r6, #12]
 8008468:	061a      	lsls	r2, r3, #24
 800846a:	d410      	bmi.n	800848e <__swhatbuf_r+0x3e>
 800846c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008470:	e00e      	b.n	8008490 <__swhatbuf_r+0x40>
 8008472:	466a      	mov	r2, sp
 8008474:	f000 f902 	bl	800867c <_fstat_r>
 8008478:	2800      	cmp	r0, #0
 800847a:	dbf2      	blt.n	8008462 <__swhatbuf_r+0x12>
 800847c:	9a01      	ldr	r2, [sp, #4]
 800847e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008482:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008486:	425a      	negs	r2, r3
 8008488:	415a      	adcs	r2, r3
 800848a:	602a      	str	r2, [r5, #0]
 800848c:	e7ee      	b.n	800846c <__swhatbuf_r+0x1c>
 800848e:	2340      	movs	r3, #64	; 0x40
 8008490:	2000      	movs	r0, #0
 8008492:	6023      	str	r3, [r4, #0]
 8008494:	b016      	add	sp, #88	; 0x58
 8008496:	bd70      	pop	{r4, r5, r6, pc}

08008498 <__smakebuf_r>:
 8008498:	898b      	ldrh	r3, [r1, #12]
 800849a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800849c:	079d      	lsls	r5, r3, #30
 800849e:	4606      	mov	r6, r0
 80084a0:	460c      	mov	r4, r1
 80084a2:	d507      	bpl.n	80084b4 <__smakebuf_r+0x1c>
 80084a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80084a8:	6023      	str	r3, [r4, #0]
 80084aa:	6123      	str	r3, [r4, #16]
 80084ac:	2301      	movs	r3, #1
 80084ae:	6163      	str	r3, [r4, #20]
 80084b0:	b002      	add	sp, #8
 80084b2:	bd70      	pop	{r4, r5, r6, pc}
 80084b4:	ab01      	add	r3, sp, #4
 80084b6:	466a      	mov	r2, sp
 80084b8:	f7ff ffca 	bl	8008450 <__swhatbuf_r>
 80084bc:	9900      	ldr	r1, [sp, #0]
 80084be:	4605      	mov	r5, r0
 80084c0:	4630      	mov	r0, r6
 80084c2:	f7ff f987 	bl	80077d4 <_malloc_r>
 80084c6:	b948      	cbnz	r0, 80084dc <__smakebuf_r+0x44>
 80084c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084cc:	059a      	lsls	r2, r3, #22
 80084ce:	d4ef      	bmi.n	80084b0 <__smakebuf_r+0x18>
 80084d0:	f023 0303 	bic.w	r3, r3, #3
 80084d4:	f043 0302 	orr.w	r3, r3, #2
 80084d8:	81a3      	strh	r3, [r4, #12]
 80084da:	e7e3      	b.n	80084a4 <__smakebuf_r+0xc>
 80084dc:	4b0d      	ldr	r3, [pc, #52]	; (8008514 <__smakebuf_r+0x7c>)
 80084de:	62b3      	str	r3, [r6, #40]	; 0x28
 80084e0:	89a3      	ldrh	r3, [r4, #12]
 80084e2:	6020      	str	r0, [r4, #0]
 80084e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80084e8:	81a3      	strh	r3, [r4, #12]
 80084ea:	9b00      	ldr	r3, [sp, #0]
 80084ec:	6163      	str	r3, [r4, #20]
 80084ee:	9b01      	ldr	r3, [sp, #4]
 80084f0:	6120      	str	r0, [r4, #16]
 80084f2:	b15b      	cbz	r3, 800850c <__smakebuf_r+0x74>
 80084f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80084f8:	4630      	mov	r0, r6
 80084fa:	f000 f8d1 	bl	80086a0 <_isatty_r>
 80084fe:	b128      	cbz	r0, 800850c <__smakebuf_r+0x74>
 8008500:	89a3      	ldrh	r3, [r4, #12]
 8008502:	f023 0303 	bic.w	r3, r3, #3
 8008506:	f043 0301 	orr.w	r3, r3, #1
 800850a:	81a3      	strh	r3, [r4, #12]
 800850c:	89a0      	ldrh	r0, [r4, #12]
 800850e:	4305      	orrs	r5, r0
 8008510:	81a5      	strh	r5, [r4, #12]
 8008512:	e7cd      	b.n	80084b0 <__smakebuf_r+0x18>
 8008514:	080082a9 	.word	0x080082a9

08008518 <_malloc_usable_size_r>:
 8008518:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800851c:	1f18      	subs	r0, r3, #4
 800851e:	2b00      	cmp	r3, #0
 8008520:	bfbc      	itt	lt
 8008522:	580b      	ldrlt	r3, [r1, r0]
 8008524:	18c0      	addlt	r0, r0, r3
 8008526:	4770      	bx	lr

08008528 <_raise_r>:
 8008528:	291f      	cmp	r1, #31
 800852a:	b538      	push	{r3, r4, r5, lr}
 800852c:	4604      	mov	r4, r0
 800852e:	460d      	mov	r5, r1
 8008530:	d904      	bls.n	800853c <_raise_r+0x14>
 8008532:	2316      	movs	r3, #22
 8008534:	6003      	str	r3, [r0, #0]
 8008536:	f04f 30ff 	mov.w	r0, #4294967295
 800853a:	bd38      	pop	{r3, r4, r5, pc}
 800853c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800853e:	b112      	cbz	r2, 8008546 <_raise_r+0x1e>
 8008540:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008544:	b94b      	cbnz	r3, 800855a <_raise_r+0x32>
 8008546:	4620      	mov	r0, r4
 8008548:	f000 f830 	bl	80085ac <_getpid_r>
 800854c:	462a      	mov	r2, r5
 800854e:	4601      	mov	r1, r0
 8008550:	4620      	mov	r0, r4
 8008552:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008556:	f000 b817 	b.w	8008588 <_kill_r>
 800855a:	2b01      	cmp	r3, #1
 800855c:	d00a      	beq.n	8008574 <_raise_r+0x4c>
 800855e:	1c59      	adds	r1, r3, #1
 8008560:	d103      	bne.n	800856a <_raise_r+0x42>
 8008562:	2316      	movs	r3, #22
 8008564:	6003      	str	r3, [r0, #0]
 8008566:	2001      	movs	r0, #1
 8008568:	e7e7      	b.n	800853a <_raise_r+0x12>
 800856a:	2400      	movs	r4, #0
 800856c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008570:	4628      	mov	r0, r5
 8008572:	4798      	blx	r3
 8008574:	2000      	movs	r0, #0
 8008576:	e7e0      	b.n	800853a <_raise_r+0x12>

08008578 <raise>:
 8008578:	4b02      	ldr	r3, [pc, #8]	; (8008584 <raise+0xc>)
 800857a:	4601      	mov	r1, r0
 800857c:	6818      	ldr	r0, [r3, #0]
 800857e:	f7ff bfd3 	b.w	8008528 <_raise_r>
 8008582:	bf00      	nop
 8008584:	200000d4 	.word	0x200000d4

08008588 <_kill_r>:
 8008588:	b538      	push	{r3, r4, r5, lr}
 800858a:	4d07      	ldr	r5, [pc, #28]	; (80085a8 <_kill_r+0x20>)
 800858c:	2300      	movs	r3, #0
 800858e:	4604      	mov	r4, r0
 8008590:	4608      	mov	r0, r1
 8008592:	4611      	mov	r1, r2
 8008594:	602b      	str	r3, [r5, #0]
 8008596:	f7fa fe02 	bl	800319e <_kill>
 800859a:	1c43      	adds	r3, r0, #1
 800859c:	d102      	bne.n	80085a4 <_kill_r+0x1c>
 800859e:	682b      	ldr	r3, [r5, #0]
 80085a0:	b103      	cbz	r3, 80085a4 <_kill_r+0x1c>
 80085a2:	6023      	str	r3, [r4, #0]
 80085a4:	bd38      	pop	{r3, r4, r5, pc}
 80085a6:	bf00      	nop
 80085a8:	200009fc 	.word	0x200009fc

080085ac <_getpid_r>:
 80085ac:	f7fa bdef 	b.w	800318e <_getpid>

080085b0 <__sread>:
 80085b0:	b510      	push	{r4, lr}
 80085b2:	460c      	mov	r4, r1
 80085b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085b8:	f000 f894 	bl	80086e4 <_read_r>
 80085bc:	2800      	cmp	r0, #0
 80085be:	bfab      	itete	ge
 80085c0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80085c2:	89a3      	ldrhlt	r3, [r4, #12]
 80085c4:	181b      	addge	r3, r3, r0
 80085c6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80085ca:	bfac      	ite	ge
 80085cc:	6563      	strge	r3, [r4, #84]	; 0x54
 80085ce:	81a3      	strhlt	r3, [r4, #12]
 80085d0:	bd10      	pop	{r4, pc}

080085d2 <__swrite>:
 80085d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085d6:	461f      	mov	r7, r3
 80085d8:	898b      	ldrh	r3, [r1, #12]
 80085da:	05db      	lsls	r3, r3, #23
 80085dc:	4605      	mov	r5, r0
 80085de:	460c      	mov	r4, r1
 80085e0:	4616      	mov	r6, r2
 80085e2:	d505      	bpl.n	80085f0 <__swrite+0x1e>
 80085e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085e8:	2302      	movs	r3, #2
 80085ea:	2200      	movs	r2, #0
 80085ec:	f000 f868 	bl	80086c0 <_lseek_r>
 80085f0:	89a3      	ldrh	r3, [r4, #12]
 80085f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80085f6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80085fa:	81a3      	strh	r3, [r4, #12]
 80085fc:	4632      	mov	r2, r6
 80085fe:	463b      	mov	r3, r7
 8008600:	4628      	mov	r0, r5
 8008602:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008606:	f000 b817 	b.w	8008638 <_write_r>

0800860a <__sseek>:
 800860a:	b510      	push	{r4, lr}
 800860c:	460c      	mov	r4, r1
 800860e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008612:	f000 f855 	bl	80086c0 <_lseek_r>
 8008616:	1c43      	adds	r3, r0, #1
 8008618:	89a3      	ldrh	r3, [r4, #12]
 800861a:	bf15      	itete	ne
 800861c:	6560      	strne	r0, [r4, #84]	; 0x54
 800861e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008622:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008626:	81a3      	strheq	r3, [r4, #12]
 8008628:	bf18      	it	ne
 800862a:	81a3      	strhne	r3, [r4, #12]
 800862c:	bd10      	pop	{r4, pc}

0800862e <__sclose>:
 800862e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008632:	f000 b813 	b.w	800865c <_close_r>
	...

08008638 <_write_r>:
 8008638:	b538      	push	{r3, r4, r5, lr}
 800863a:	4d07      	ldr	r5, [pc, #28]	; (8008658 <_write_r+0x20>)
 800863c:	4604      	mov	r4, r0
 800863e:	4608      	mov	r0, r1
 8008640:	4611      	mov	r1, r2
 8008642:	2200      	movs	r2, #0
 8008644:	602a      	str	r2, [r5, #0]
 8008646:	461a      	mov	r2, r3
 8008648:	f7fa fde0 	bl	800320c <_write>
 800864c:	1c43      	adds	r3, r0, #1
 800864e:	d102      	bne.n	8008656 <_write_r+0x1e>
 8008650:	682b      	ldr	r3, [r5, #0]
 8008652:	b103      	cbz	r3, 8008656 <_write_r+0x1e>
 8008654:	6023      	str	r3, [r4, #0]
 8008656:	bd38      	pop	{r3, r4, r5, pc}
 8008658:	200009fc 	.word	0x200009fc

0800865c <_close_r>:
 800865c:	b538      	push	{r3, r4, r5, lr}
 800865e:	4d06      	ldr	r5, [pc, #24]	; (8008678 <_close_r+0x1c>)
 8008660:	2300      	movs	r3, #0
 8008662:	4604      	mov	r4, r0
 8008664:	4608      	mov	r0, r1
 8008666:	602b      	str	r3, [r5, #0]
 8008668:	f7fa fe18 	bl	800329c <_close>
 800866c:	1c43      	adds	r3, r0, #1
 800866e:	d102      	bne.n	8008676 <_close_r+0x1a>
 8008670:	682b      	ldr	r3, [r5, #0]
 8008672:	b103      	cbz	r3, 8008676 <_close_r+0x1a>
 8008674:	6023      	str	r3, [r4, #0]
 8008676:	bd38      	pop	{r3, r4, r5, pc}
 8008678:	200009fc 	.word	0x200009fc

0800867c <_fstat_r>:
 800867c:	b538      	push	{r3, r4, r5, lr}
 800867e:	4d07      	ldr	r5, [pc, #28]	; (800869c <_fstat_r+0x20>)
 8008680:	2300      	movs	r3, #0
 8008682:	4604      	mov	r4, r0
 8008684:	4608      	mov	r0, r1
 8008686:	4611      	mov	r1, r2
 8008688:	602b      	str	r3, [r5, #0]
 800868a:	f7fa fe13 	bl	80032b4 <_fstat>
 800868e:	1c43      	adds	r3, r0, #1
 8008690:	d102      	bne.n	8008698 <_fstat_r+0x1c>
 8008692:	682b      	ldr	r3, [r5, #0]
 8008694:	b103      	cbz	r3, 8008698 <_fstat_r+0x1c>
 8008696:	6023      	str	r3, [r4, #0]
 8008698:	bd38      	pop	{r3, r4, r5, pc}
 800869a:	bf00      	nop
 800869c:	200009fc 	.word	0x200009fc

080086a0 <_isatty_r>:
 80086a0:	b538      	push	{r3, r4, r5, lr}
 80086a2:	4d06      	ldr	r5, [pc, #24]	; (80086bc <_isatty_r+0x1c>)
 80086a4:	2300      	movs	r3, #0
 80086a6:	4604      	mov	r4, r0
 80086a8:	4608      	mov	r0, r1
 80086aa:	602b      	str	r3, [r5, #0]
 80086ac:	f7fa fe12 	bl	80032d4 <_isatty>
 80086b0:	1c43      	adds	r3, r0, #1
 80086b2:	d102      	bne.n	80086ba <_isatty_r+0x1a>
 80086b4:	682b      	ldr	r3, [r5, #0]
 80086b6:	b103      	cbz	r3, 80086ba <_isatty_r+0x1a>
 80086b8:	6023      	str	r3, [r4, #0]
 80086ba:	bd38      	pop	{r3, r4, r5, pc}
 80086bc:	200009fc 	.word	0x200009fc

080086c0 <_lseek_r>:
 80086c0:	b538      	push	{r3, r4, r5, lr}
 80086c2:	4d07      	ldr	r5, [pc, #28]	; (80086e0 <_lseek_r+0x20>)
 80086c4:	4604      	mov	r4, r0
 80086c6:	4608      	mov	r0, r1
 80086c8:	4611      	mov	r1, r2
 80086ca:	2200      	movs	r2, #0
 80086cc:	602a      	str	r2, [r5, #0]
 80086ce:	461a      	mov	r2, r3
 80086d0:	f7fa fe0b 	bl	80032ea <_lseek>
 80086d4:	1c43      	adds	r3, r0, #1
 80086d6:	d102      	bne.n	80086de <_lseek_r+0x1e>
 80086d8:	682b      	ldr	r3, [r5, #0]
 80086da:	b103      	cbz	r3, 80086de <_lseek_r+0x1e>
 80086dc:	6023      	str	r3, [r4, #0]
 80086de:	bd38      	pop	{r3, r4, r5, pc}
 80086e0:	200009fc 	.word	0x200009fc

080086e4 <_read_r>:
 80086e4:	b538      	push	{r3, r4, r5, lr}
 80086e6:	4d07      	ldr	r5, [pc, #28]	; (8008704 <_read_r+0x20>)
 80086e8:	4604      	mov	r4, r0
 80086ea:	4608      	mov	r0, r1
 80086ec:	4611      	mov	r1, r2
 80086ee:	2200      	movs	r2, #0
 80086f0:	602a      	str	r2, [r5, #0]
 80086f2:	461a      	mov	r2, r3
 80086f4:	f7fa fd6d 	bl	80031d2 <_read>
 80086f8:	1c43      	adds	r3, r0, #1
 80086fa:	d102      	bne.n	8008702 <_read_r+0x1e>
 80086fc:	682b      	ldr	r3, [r5, #0]
 80086fe:	b103      	cbz	r3, 8008702 <_read_r+0x1e>
 8008700:	6023      	str	r3, [r4, #0]
 8008702:	bd38      	pop	{r3, r4, r5, pc}
 8008704:	200009fc 	.word	0x200009fc

08008708 <sqrtf>:
 8008708:	b508      	push	{r3, lr}
 800870a:	ed2d 8b02 	vpush	{d8}
 800870e:	eeb0 8a40 	vmov.f32	s16, s0
 8008712:	f000 f81f 	bl	8008754 <__ieee754_sqrtf>
 8008716:	4b0d      	ldr	r3, [pc, #52]	; (800874c <sqrtf+0x44>)
 8008718:	f993 3000 	ldrsb.w	r3, [r3]
 800871c:	3301      	adds	r3, #1
 800871e:	d011      	beq.n	8008744 <sqrtf+0x3c>
 8008720:	eeb4 8a48 	vcmp.f32	s16, s16
 8008724:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008728:	d60c      	bvs.n	8008744 <sqrtf+0x3c>
 800872a:	eddf 8a09 	vldr	s17, [pc, #36]	; 8008750 <sqrtf+0x48>
 800872e:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8008732:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008736:	d505      	bpl.n	8008744 <sqrtf+0x3c>
 8008738:	f7fd f8c2 	bl	80058c0 <__errno>
 800873c:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8008740:	2321      	movs	r3, #33	; 0x21
 8008742:	6003      	str	r3, [r0, #0]
 8008744:	ecbd 8b02 	vpop	{d8}
 8008748:	bd08      	pop	{r3, pc}
 800874a:	bf00      	nop
 800874c:	200002a4 	.word	0x200002a4
 8008750:	00000000 	.word	0x00000000

08008754 <__ieee754_sqrtf>:
 8008754:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8008758:	4770      	bx	lr
	...

0800875c <_init>:
 800875c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800875e:	bf00      	nop
 8008760:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008762:	bc08      	pop	{r3}
 8008764:	469e      	mov	lr, r3
 8008766:	4770      	bx	lr

08008768 <_fini>:
 8008768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800876a:	bf00      	nop
 800876c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800876e:	bc08      	pop	{r3}
 8008770:	469e      	mov	lr, r3
 8008772:	4770      	bx	lr
