## This file is a general .xdc for the Xilinx Ultrascale containing a set of useful pins to get started
## To use it in a project:
## - uncomment the lines corresponding to the pins used in the project
## - rename the ports used according to the top level signal names in the project


## Clock signal
## Here the 125MHz differential clock is used. Other clocks are available below.

create_clock -period 8.000 -waveform {0.000 4.000} [get_ports CLK_125MHZ_P]
set_property -dict {PACKAGE_PIN BC9 IOSTANDARD LVDS} [get_ports CLK_125MHZ_P]
set_property -dict {PACKAGE_PIN BC8 IOSTANDARD LVDS} [get_ports CLK_125MHZ_N]

#set_property -dict { PACKAGE_PIN G31	IOSTANDARD DIFF_SSTL12 }	[get_ports SYSCLK1_300_P]
#set_property -dict { PACKAGE_PIN F31	IOSTANDARD DIFF_SSTL12 }	[get_ports SYSCLK1_300_N]
#set_property -dict { PACKAGE_PIN G22	IOSTANDARD DIFF_SSTL12 }	[get_ports SYSCLK2_300_P]
#set_property -dict { PACKAGE_PIN G21	IOSTANDARD DIFF_SSTL12 }	[get_ports SYSCLK2_300_N]
#set_property -dict { PACKAGE_PIN AU23	IOSTANDARD LVDS_25 }	[get_ports USER_SI570_CLOCK_P]
#set_property -dict { PACKAGE_PIN AV23	IOSTANDARD LVDS_25 }	[get_ports USER_SI570_CLOCK_N]
#set_property -dict { PACKAGE_PIN AG34	IOSTANDARD LVDS }	[get_ports QSFP_RECCLK_P]
#set_property -dict { PACKAGE_PIN AH35	IOSTANDARD LVDS }	[get_ports QSFP_RECCLK_N]
#set_property -dict { PACKAGE_PIN Y32	IOSTANDARD LVDS }	[get_ports CFP2_RECCLK_P]
#set_property -dict { PACKAGE_PIN W32	IOSTANDARD LVDS }	[get_ports CFP2_RECCLK_N]
#set_property -dict { PACKAGE_PIN AL20	IOSTANDARD LVCMOS18 }	[get_ports FPGA_EMCCLK]


## CPU reset

set_property -dict {PACKAGE_PIN E36 IOSTANDARD LVCMOS12} [get_ports CPU_RESET]


## UART

set_property -dict {PACKAGE_PIN BE24 IOSTANDARD LVCMOS18} [get_ports USB_UART_RX]
set_property -dict {PACKAGE_PIN BC24 IOSTANDARD LVCMOS18} [get_ports USB_UART_TX]
set_property -dict {PACKAGE_PIN BF24 IOSTANDARD LVCMOS18} [get_ports USB_UART_CTS]
set_property -dict {PACKAGE_PIN BD22 IOSTANDARD LVCMOS18} [get_ports USB_UART_RTS]


# UART via PMOD
# Connect a Digilent pmodusbuart module to J52, bottom row (PMOD0[4] - PMOD0[7])
set_property -dict { PACKAGE_PIN BC13 IOSTANDARD LVCMOS18 }   [get_ports PMOD_UART_RTS]
set_property -dict { PACKAGE_PIN BF7  IOSTANDARD LVCMOS18 }   [get_ports PMOD_UART_RX]
set_property -dict { PACKAGE_PIN AW12 IOSTANDARD LVCMOS18 }   [get_ports PMOD_UART_TX]
set_property -dict { PACKAGE_PIN BC16 IOSTANDARD LVCMOS18 }   [get_ports PMOD_UART_CTS]


## User LEDs

set_property -dict {PACKAGE_PIN AT32 IOSTANDARD LVCMOS12} [get_ports {GPIO_LED[0]}]
set_property -dict {PACKAGE_PIN AV34 IOSTANDARD LVCMOS12} [get_ports {GPIO_LED[1]}]
set_property -dict {PACKAGE_PIN AY30 IOSTANDARD LVCMOS12} [get_ports {GPIO_LED[2]}]
set_property -dict {PACKAGE_PIN BB32 IOSTANDARD LVCMOS12} [get_ports {GPIO_LED[3]}]
set_property -dict {PACKAGE_PIN BF32 IOSTANDARD LVCMOS12} [get_ports {GPIO_LED[4]}]
set_property -dict {PACKAGE_PIN AV36 IOSTANDARD LVCMOS12} [get_ports {GPIO_LED[5]}]
set_property -dict {PACKAGE_PIN AY35 IOSTANDARD LVCMOS12} [get_ports {GPIO_LED[6]}]
set_property -dict {PACKAGE_PIN BA37 IOSTANDARD LVCMOS12} [get_ports {GPIO_LED[7]}]


## User switches

set_property -dict {PACKAGE_PIN E34 IOSTANDARD LVCMOS12} [get_ports GPIO_SW_N]
set_property -dict {PACKAGE_PIN D9 IOSTANDARD LVCMOS12} [get_ports GPIO_SW_S]
set_property -dict {PACKAGE_PIN M22 IOSTANDARD LVCMOS12} [get_ports GPIO_SW_W]
set_property -dict {PACKAGE_PIN A10 IOSTANDARD LVCMOS12} [get_ports GPIO_SW_E]
set_property -dict {PACKAGE_PIN AW27 IOSTANDARD LVCMOS12} [get_ports GPIO_SW_C]


## User DIP switches

set_property -dict {PACKAGE_PIN BC40 IOSTANDARD LVCMOS12} [get_ports {GPIO_DIP_SW[0]}]
set_property -dict {PACKAGE_PIN L19 IOSTANDARD LVCMOS12} [get_ports {GPIO_DIP_SW[1]}]
set_property -dict {PACKAGE_PIN C37 IOSTANDARD LVCMOS12} [get_ports {GPIO_DIP_SW[2]}]
set_property -dict {PACKAGE_PIN C38 IOSTANDARD LVCMOS12} [get_ports {GPIO_DIP_SW[3]}]


## Pmod header 0

#set_property -dict { PACKAGE_PIN BC14	IOSTANDARD LVCMOS18 }	[get_ports {PMOD0[0]}]
#set_property -dict { PACKAGE_PIN BA10	IOSTANDARD LVCMOS18 }	[get_ports {PMOD0[1]}]
#set_property -dict { PACKAGE_PIN AW16	IOSTANDARD LVCMOS18 }	[get_ports {PMOD0[2]}]
#set_property -dict { PACKAGE_PIN BB16	IOSTANDARD LVCMOS18 }	[get_ports {PMOD0[3]}]
#set_property -dict { PACKAGE_PIN BC13	IOSTANDARD LVCMOS18 }	[get_ports {PMOD0[4]}]
#set_property -dict { PACKAGE_PIN BF7	IOSTANDARD LVCMOS18 }	[get_ports {PMOD0[5]}]
#set_property -dict { PACKAGE_PIN AW12	IOSTANDARD LVCMOS18 }	[get_ports {PMOD0[6]}]
#set_property -dict { PACKAGE_PIN BC16	IOSTANDARD LVCMOS18 }	[get_ports {PMOD0[7]}]


## Pmod header 1

#set_property -dict {PACKAGE_PIN P22 IOSTANDARD LVCMOS12} [get_ports {PMOD1[0]}]
#set_property -dict {PACKAGE_PIN N22 IOSTANDARD LVCMOS12} [get_ports {PMOD1[1]}]
#set_property -dict {PACKAGE_PIN J20 IOSTANDARD LVCMOS12} [get_ports {PMOD1[2]}]
#set_property -dict {PACKAGE_PIN K24 IOSTANDARD LVCMOS12} [get_ports {PMOD1[3]}]
#set_property -dict { PACKAGE_PIN J24	IOSTANDARD LVCMOS12 }	[get_ports {PMOD1[4]}]
#set_property -dict { PACKAGE_PIN T23	IOSTANDARD LVCMOS12 }	[get_ports {PMOD1[5]}]
#set_property -dict { PACKAGE_PIN R23	IOSTANDARD LVCMOS12 }	[get_ports {PMOD1[6]}]
#set_property -dict { PACKAGE_PIN R22	IOSTANDARD LVCMOS12 }	[get_ports {PMOD1[7]}]


## Ethernet Phy

#set_property -dict { PACKAGE_PIN AR24	IOSTANDARD DIFF_HSTL_I_18 }	[get_ports "SGMII_RX_P"]
#set_property -dict { PACKAGE_PIN AT24	IOSTANDARD DIFF_HSTL_I_18 }	[get_ports "SGMII_RX_N"]
#set_property -dict { PACKAGE_PIN AR23	IOSTANDARD DIFF_HSTL_I_18 }	[get_ports "SGMII_TX_P"]
#set_property -dict { PACKAGE_PIN AR22	IOSTANDARD DIFF_HSTL_I_18 }	[get_ports "SGMII_TX_N"]
#set_property -dict { PACKAGE_PIN AV24	IOSTANDARD LVCMOS18 }	[get_ports "PHY_MDIO_LS"]
#set_property -dict { PACKAGE_PIN AU21	IOSTANDARD LVCMOS18 }	[get_ports "PHY_RESET_LS"]
#set_property -dict { PACKAGE_PIN AV21	IOSTANDARD LVCMOS18 }	[get_ports "PHY_MDC_LS"]
#set_property -dict { PACKAGE_PIN AT21	IOSTANDARD LVCMOS18 }	[get_ports "PHY_INT_LS"]
#set_property -dict { PACKAGE_PIN AT22	IOSTANDARD LVDS_25 }	[get_ports "SGMIICLK_P"]
#set_property -dict { PACKAGE_PIN AU22	IOSTANDARD LVDS_25 }	[get_ports "SGMIICLK_N"]


## HDMI

#set_property -dict { PACKAGE_PIN R36	IOSTANDARD LVCMOS18 }	[get_ports {HDMI_R_D[0]}]
#set_property -dict { PACKAGE_PIN R34	IOSTANDARD LVCMOS18 }	[get_ports {HDMI_R_D[1]}]
#set_property -dict { PACKAGE_PIN P34	IOSTANDARD LVCMOS18 }	[get_ports {HDMI_R_D[2]}]
#set_property -dict { PACKAGE_PIN V30	IOSTANDARD LVCMOS18 }	[get_ports {HDMI_R_D[3]}]
#set_property -dict { PACKAGE_PIN V33	IOSTANDARD LVCMOS18 }	[get_ports {HDMI_R_D[4]}]
#set_property -dict { PACKAGE_PIN V34	IOSTANDARD LVCMOS18 }	[get_ports {HDMI_R_D[5]}]
#set_property -dict { PACKAGE_PIN U35	IOSTANDARD LVCMOS18 }	[get_ports {HDMI_R_D[6]}]
#set_property -dict { PACKAGE_PIN T36	IOSTANDARD LVCMOS18 }	[get_ports {HDMI_R_D[7]}]
#set_property -dict { PACKAGE_PIN Y34	IOSTANDARD LVCMOS18 }	[get_ports {HDMI_R_D[8]}]
#set_property -dict { PACKAGE_PIN W34	IOSTANDARD LVCMOS18 }	[get_ports {HDMI_R_D[9]}]
#set_property -dict { PACKAGE_PIN V32	IOSTANDARD LVCMOS18 }	[get_ports {HDMI_R_D[10]}]
#set_property -dict { PACKAGE_PIN U33	IOSTANDARD LVCMOS18 }	[get_ports {HDMI_R_D[11]}]
#set_property -dict { PACKAGE_PIN AH33	IOSTANDARD LVCMOS18 }	[get_ports {HDMI_R_D[12]}]
#set_property -dict { PACKAGE_PIN AH30	IOSTANDARD LVCMOS18 }	[get_ports {HDMI_R_D[13]}]
#set_property -dict { PACKAGE_PIN AM33	IOSTANDARD LVCMOS18 }	[get_ports {HDMI_R_D[14]}]
#set_property -dict { PACKAGE_PIN AM31	IOSTANDARD LVCMOS18 }	[get_ports {HDMI_R_D[15]}]
#set_property -dict { PACKAGE_PIN AM34	IOSTANDARD LVCMOS18 }	[get_ports {HDMI_R_D[16]}]
#set_property -dict { PACKAGE_PIN AK35	IOSTANDARD LVCMOS18 }	[get_ports {HDMI_R_D[17]}]
#set_property -dict { PACKAGE_PIN AK33	IOSTANDARD LVCMOS18 }	[get_ports HDMI_R_CLK]
#set_property -dict { PACKAGE_PIN AK29	IOSTANDARD LVCMOS18 }	[get_ports HDMI_R_HSYNC]
#set_property -dict { PACKAGE_PIN AK30	IOSTANDARD LVCMOS18 }	[get_ports HDMI_R_VSYNC]
#set_property -dict { PACKAGE_PIN AH34	IOSTANDARD LVCMOS18 }	[get_ports HDMI_R_DE]
#set_property -dict { PACKAGE_PIN AJ33	IOSTANDARD LVCMOS18 }	[get_ports HDMI_INT]
#set_property -dict { PACKAGE_PIN AJ35	IOSTANDARD LVCMOS18 }	[get_ports HDMI_R_SPDIF]
#set_property -dict { PACKAGE_PIN AJ36	IOSTANDARD LVCMOS18 }	[get_ports HDMI_SPDIF_OUT_LS]


## System Controller

#set_property -dict { PACKAGE_PIN AW23	IOSTANDARD LVCMOS18 }	[get_ports "SYSCTLR_GPIO_5"]
#set_property -dict { PACKAGE_PIN AM22	IOSTANDARD LVCMOS18 }	[get_ports "SYSCTLR_GPIO_6"]
#set_property -dict { PACKAGE_PIN AW22	IOSTANDARD LVCMOS18 }	[get_ports "SYSCTLR_GPIO_7"]


## Sysmon

#set_property -dict { PACKAGE_PIN BA16	IOSTANDARD LVCMOS18 }	[get_ports "SYSMON_AD0_R_P"]
#set_property -dict { PACKAGE_PIN BA15	IOSTANDARD LVCMOS18 }	[get_ports "SYSMON_AD0_R_N"]
#set_property -dict { PACKAGE_PIN AW8	IOSTANDARD LVCMOS18 }	[get_ports "SYSMON_AD2_R_P"]
#set_property -dict { PACKAGE_PIN AW7	IOSTANDARD LVCMOS18 }	[get_ports "SYSMON_AD2_R_N"]
#set_property -dict { PACKAGE_PIN BC15	IOSTANDARD LVCMOS18 }	[get_ports "SYSMON_AD8_R_P"]
#set_property -dict { PACKAGE_PIN BD15	IOSTANDARD LVCMOS18 }	[get_ports "SYSMON_AD8_R_N"]
#set_property -dict { PACKAGE_PIN H25	IOSTANDARD LVCMOS18 }	[get_ports "SYSMON_MUX_ADDR0_LS"]
#set_property -dict { PACKAGE_PIN F26	IOSTANDARD LVCMOS18 }	[get_ports "SYSMON_MUX_ADDR1_LS"]
#set_property -dict { PACKAGE_PIN J25	IOSTANDARD LVCMOS18 }	[get_ports "SYSMON_MUX_ADDR2_LS"]
#set_property -dict { PACKAGE_PIN AP18	IOSTANDARD LVCMOS18 }	[get_ports "SYSMON_SCL_LS"]
#set_property -dict { PACKAGE_PIN AP17	IOSTANDARD LVCMOS18 }	[get_ports "SYSMON_SDA_LS"]


## Fan

#set_property -dict { PACKAGE_PIN BE17	IOSTANDARD LVCMOS18 }	[get_ports "SM_FAN_TACH"]
#set_property -dict { PACKAGE_PIN BF21	IOSTANDARD LVCMOS18 }	[get_ports "SM_FAN_PWM"]


## DDR4 C1

#set_property -dict { PACKAGE_PIN J37	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ0"]
#set_property -dict { PACKAGE_PIN H40	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ1"]
#set_property -dict { PACKAGE_PIN F38	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ2"]
#set_property -dict { PACKAGE_PIN H39	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ3"]
#set_property -dict { PACKAGE_PIN K37	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ4"]
#set_property -dict { PACKAGE_PIN G40	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ5"]
#set_property -dict { PACKAGE_PIN F39	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ6"]
#set_property -dict { PACKAGE_PIN F40	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ7"]
#set_property -dict { PACKAGE_PIN F36	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ8"]
#set_property -dict { PACKAGE_PIN J36	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ9"]
#set_property -dict { PACKAGE_PIN F35	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ10"]
#set_property -dict { PACKAGE_PIN J35	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ11"]
#set_property -dict { PACKAGE_PIN G37	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ12"]
#set_property -dict { PACKAGE_PIN H35	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ13"]
#set_property -dict { PACKAGE_PIN G36	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ14"]
#set_property -dict { PACKAGE_PIN H37	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ15"]
#set_property -dict { PACKAGE_PIN C39	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ16"]
#set_property -dict { PACKAGE_PIN A38	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ17"]
#set_property -dict { PACKAGE_PIN B40	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ18"]
#set_property -dict { PACKAGE_PIN D40	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ19"]
#set_property -dict { PACKAGE_PIN E38	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ20"]
#set_property -dict { PACKAGE_PIN B38	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ21"]
#set_property -dict { PACKAGE_PIN E37	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ22"]
#set_property -dict { PACKAGE_PIN C40	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ23"]
#set_property -dict { PACKAGE_PIN C34	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ24"]
#set_property -dict { PACKAGE_PIN A34	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ25"]
#set_property -dict { PACKAGE_PIN D34	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ26"]
#set_property -dict { PACKAGE_PIN A35	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ27"]
#set_property -dict { PACKAGE_PIN A36	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ28"]
#set_property -dict { PACKAGE_PIN C35	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ29"]
#set_property -dict { PACKAGE_PIN B35	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ30"]
#set_property -dict { PACKAGE_PIN D35	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ31"]
#set_property -dict { PACKAGE_PIN N27	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ32"]
#set_property -dict { PACKAGE_PIN R27	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ33"]
#set_property -dict { PACKAGE_PIN N24	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ34"]
#set_property -dict { PACKAGE_PIN R24	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ35"]
#set_property -dict { PACKAGE_PIN P24	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ36"]
#set_property -dict { PACKAGE_PIN P26	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ37"]
#set_property -dict { PACKAGE_PIN P27	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ38"]
#set_property -dict { PACKAGE_PIN T24	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ39"]
#set_property -dict { PACKAGE_PIN K27	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ40"]
#set_property -dict { PACKAGE_PIN L26	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ41"]
#set_property -dict { PACKAGE_PIN J27	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ42"]
#set_property -dict { PACKAGE_PIN K28	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ43"]
#set_property -dict { PACKAGE_PIN K26	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ44"]
#set_property -dict { PACKAGE_PIN M25	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ45"]
#set_property -dict { PACKAGE_PIN J26	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ46"]
#set_property -dict { PACKAGE_PIN L28	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ47"]
#set_property -dict { PACKAGE_PIN E27	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ48"]
#set_property -dict { PACKAGE_PIN E28	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ49"]
#set_property -dict { PACKAGE_PIN E26	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ50"]
#set_property -dict { PACKAGE_PIN H27	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ51"]
#set_property -dict { PACKAGE_PIN F25	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ52"]
#set_property -dict { PACKAGE_PIN F28	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ53"]
#set_property -dict { PACKAGE_PIN G25	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ54"]
#set_property -dict { PACKAGE_PIN G27	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ55"]
#set_property -dict { PACKAGE_PIN B28	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ56"]
#set_property -dict { PACKAGE_PIN A28	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ57"]
#set_property -dict { PACKAGE_PIN B25	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ58"]
#set_property -dict { PACKAGE_PIN B27	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ59"]
#set_property -dict { PACKAGE_PIN D25	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ60"]
#set_property -dict { PACKAGE_PIN C27	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ61"]
#set_property -dict { PACKAGE_PIN C25	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ62"]
#set_property -dict { PACKAGE_PIN D26	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ63"]
#set_property -dict { PACKAGE_PIN N29	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ64"]
#set_property -dict { PACKAGE_PIN M31	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ65"]
#set_property -dict { PACKAGE_PIN P29	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ66"]
#set_property -dict { PACKAGE_PIN L29	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ67"]
#set_property -dict { PACKAGE_PIN P30	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ68"]
#set_property -dict { PACKAGE_PIN N28	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ69"]
#set_property -dict { PACKAGE_PIN L31	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ70"]
#set_property -dict { PACKAGE_PIN L30	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ71"]
#set_property -dict { PACKAGE_PIN H30	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ72"]
#set_property -dict { PACKAGE_PIN J32	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ73"]
#set_property -dict { PACKAGE_PIN H29	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ74"]
#set_property -dict { PACKAGE_PIN H32	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ75"]
#set_property -dict { PACKAGE_PIN J29	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ76"]
#set_property -dict { PACKAGE_PIN K32	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ77"]
#set_property -dict { PACKAGE_PIN J30	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ78"]
#set_property -dict { PACKAGE_PIN G32	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DQ79"]
#set_property -dict { PACKAGE_PIN C30	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C1_A0"]
#set_property -dict { PACKAGE_PIN D32	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C1_A1"]
#set_property -dict { PACKAGE_PIN B30	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C1_A2"]
#set_property -dict { PACKAGE_PIN C33	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C1_A3"]
#set_property -dict { PACKAGE_PIN E32	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C1_A4"]
#set_property -dict { PACKAGE_PIN A29	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C1_A5"]
#set_property -dict { PACKAGE_PIN C29	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C1_A6"]
#set_property -dict { PACKAGE_PIN E29	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C1_A7"]
#set_property -dict { PACKAGE_PIN A30	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C1_A8"]
#set_property -dict { PACKAGE_PIN C32	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C1_A9"]
#set_property -dict { PACKAGE_PIN A31	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C1_A10"]
#set_property -dict { PACKAGE_PIN A33	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C1_A11"]
#set_property -dict { PACKAGE_PIN F29	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C1_A12"]
#set_property -dict { PACKAGE_PIN B32	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C1_A13"]
#set_property -dict { PACKAGE_PIN G30	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C1_BA0"]
#set_property -dict { PACKAGE_PIN F30	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C1_BA1"]
#set_property -dict { PACKAGE_PIN D29	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C1_A14_WE_B"]
#set_property -dict { PACKAGE_PIN B31	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C1_A15_CAS_B"]
#set_property -dict { PACKAGE_PIN B33	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C1_A16_RAS_B"]
#set_property -dict { PACKAGE_PIN F33	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C1_BG0"]
#set_property -dict { PACKAGE_PIN J39	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DM0"]
#set_property -dict { PACKAGE_PIN F34	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DM1"]
#set_property -dict { PACKAGE_PIN E39	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DM2"]
#set_property -dict { PACKAGE_PIN D37	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DM3"]
#set_property -dict { PACKAGE_PIN T26	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DM4"]
#set_property -dict { PACKAGE_PIN M27	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DM5"]
#set_property -dict { PACKAGE_PIN G26	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DM6"]
#set_property -dict { PACKAGE_PIN D27	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DM7"]
#set_property -dict { PACKAGE_PIN R28	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DM8"]
#set_property -dict { PACKAGE_PIN K31	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C1_DM9"]
#set_property -dict { PACKAGE_PIN H38	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C1_DQS0_T"]
#set_property -dict { PACKAGE_PIN G38	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C1_DQS0_C"]
#set_property -dict { PACKAGE_PIN H34	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C1_DQS1_T"]
#set_property -dict { PACKAGE_PIN G35	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C1_DQS1_C"]
#set_property -dict { PACKAGE_PIN A39	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C1_DQS2_T"]
#set_property -dict { PACKAGE_PIN A40	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C1_DQS2_C"]
#set_property -dict { PACKAGE_PIN B36	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C1_DQS3_T"]
#set_property -dict { PACKAGE_PIN B37	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C1_DQS3_C"]
#set_property -dict { PACKAGE_PIN P25	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C1_DQS4_T"]
#set_property -dict { PACKAGE_PIN N25	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C1_DQS4_C"]
#set_property -dict { PACKAGE_PIN L24	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C1_DQS5_T"]
#set_property -dict { PACKAGE_PIN L25	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C1_DQS5_C"]
#set_property -dict { PACKAGE_PIN H28	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C1_DQS6_T"]
#set_property -dict { PACKAGE_PIN G28	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C1_DQS6_C"]
#set_property -dict { PACKAGE_PIN B26	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C1_DQS7_T"]
#set_property -dict { PACKAGE_PIN A26	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C1_DQS7_C"]
#set_property -dict { PACKAGE_PIN N30	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C1_DQS8_T"]
#set_property -dict { PACKAGE_PIN M30	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C1_DQS8_C"]
#set_property -dict { PACKAGE_PIN H33	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C1_DQS9_T"]
#set_property -dict { PACKAGE_PIN G33	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C1_DQS9_C"]
#set_property -dict { PACKAGE_PIN E31	IOSTANDARD  DIFF_SSTL12_DCI }	[get_ports "DDR4_C1_CK_T"]
#set_property -dict { PACKAGE_PIN D31	IOSTANDARD  DIFF_SSTL12_DCI }	[get_ports "DDR4_C1_CK_C"]
#set_property -dict { PACKAGE_PIN K29	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C1_CKE"]
#set_property -dict { PACKAGE_PIN E33	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C1_ACT_B"]
#set_property -dict { PACKAGE_PIN J40	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C1_ALERT_B"]
#set_property -dict { PACKAGE_PIN J31	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C1_ODT"]
#set_property -dict { PACKAGE_PIN R29	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C1_PAR"]
#set_property -dict { PACKAGE_PIN D30	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C1_CS_B"]
#set_property -dict { PACKAGE_PIN M28	IOSTANDARD  LVCMOS12 }	[get_ports "DDR4_C1_RESET_B"]


## DDR4 C2

#set_property -dict { PACKAGE_PIN BE30	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ0"]
#set_property -dict { PACKAGE_PIN BE33	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ1"]
#set_property -dict { PACKAGE_PIN BD30	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ2"]
#set_property -dict { PACKAGE_PIN BD33	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ3"]
#set_property -dict { PACKAGE_PIN BD31	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ4"]
#set_property -dict { PACKAGE_PIN BC33	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ5"]
#set_property -dict { PACKAGE_PIN BD32	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ6"]
#set_property -dict { PACKAGE_PIN BC31	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ7"]
#set_property -dict { PACKAGE_PIN BA31	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ8"]
#set_property -dict { PACKAGE_PIN AY33	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ9"]
#set_property -dict { PACKAGE_PIN BA30 	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ10"]
#set_property -dict { PACKAGE_PIN AW31	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ11"]
#set_property -dict { PACKAGE_PIN AW32	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ12"]
#set_property -dict { PACKAGE_PIN BB33	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ13"]
#set_property -dict { PACKAGE_PIN AY32	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ14"]
#set_property -dict { PACKAGE_PIN BA32	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ15"]
#set_property -dict { PACKAGE_PIN AT31	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ16"]
#set_property -dict { PACKAGE_PIN AV31	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ17"]
#set_property -dict { PACKAGE_PIN AV30	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ18"]
#set_property -dict { PACKAGE_PIN AU33	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ19"]
#set_property -dict { PACKAGE_PIN AU31	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ20"]
#set_property -dict { PACKAGE_PIN AU32	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ21"]
#set_property -dict { PACKAGE_PIN AW30	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ22"]
#set_property -dict { PACKAGE_PIN AU34	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ23"]
#set_property -dict { PACKAGE_PIN AT29	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ24"]
#set_property -dict { PACKAGE_PIN AT34	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ25"]
#set_property -dict { PACKAGE_PIN AT30	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ26"]
#set_property -dict { PACKAGE_PIN AR33	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ27"]
#set_property -dict { PACKAGE_PIN AR30	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ28"]
#set_property -dict { PACKAGE_PIN AN30	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ29"]
#set_property -dict { PACKAGE_PIN AP30	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ30"]
#set_property -dict { PACKAGE_PIN AN31	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ31"]
#set_property -dict { PACKAGE_PIN BF34	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ32"]
#set_property -dict { PACKAGE_PIN BF36	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ33"]
#set_property -dict { PACKAGE_PIN BC35	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ34"]
#set_property -dict { PACKAGE_PIN BE37	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ35"]
#set_property -dict { PACKAGE_PIN BE34	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ36"]
#set_property -dict { PACKAGE_PIN BD36	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ37"]
#set_property -dict { PACKAGE_PIN BF37	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ38"]
#set_property -dict { PACKAGE_PIN BC36	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ39"]
#set_property -dict { PACKAGE_PIN BD37	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ40"]
#set_property -dict { PACKAGE_PIN BE38	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ41"]
#set_property -dict { PACKAGE_PIN BD38	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ42"]
#set_property -dict { PACKAGE_PIN BD40	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ43"]
#set_property -dict { PACKAGE_PIN BB38	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ44"]
#set_property -dict { PACKAGE_PIN BB39	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ45"]
#set_property -dict { PACKAGE_PIN BC39	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ46"]
#set_property -dict { PACKAGE_PIN BC38	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ47"]
#set_property -dict { PACKAGE_PIN AW40	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ48"]
#set_property -dict { PACKAGE_PIN BA40	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ49"]
#set_property -dict { PACKAGE_PIN AY39	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ50"]
#set_property -dict { PACKAGE_PIN AY38	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ51"]
#set_property -dict { PACKAGE_PIN AY40	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ52"]
#set_property -dict { PACKAGE_PIN BA39	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ53"]
#set_property -dict { PACKAGE_PIN BB36	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ54"]
#set_property -dict { PACKAGE_PIN BB37	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ55"]
#set_property -dict { PACKAGE_PIN AV38 	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ56"]
#set_property -dict { PACKAGE_PIN AU38	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ57"]
#set_property -dict { PACKAGE_PIN AU39	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ58"]
#set_property -dict { PACKAGE_PIN AW35	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ59"]
#set_property -dict { PACKAGE_PIN AU40	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ60"]
#set_property -dict { PACKAGE_PIN AV40	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ61"]
#set_property -dict { PACKAGE_PIN AW36	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ62"]
#set_property -dict { PACKAGE_PIN AV39	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ63"]
#set_property -dict { PACKAGE_PIN BD25	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ64"]
#set_property -dict { PACKAGE_PIN BD26	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ65"]
#set_property -dict { PACKAGE_PIN BD27	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ66"]
#set_property -dict { PACKAGE_PIN BE27	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ67"]
#set_property -dict { PACKAGE_PIN BD28	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ68"]
#set_property -dict { PACKAGE_PIN BE28	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ69"]
#set_property -dict { PACKAGE_PIN BF26	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ70"]
#set_property -dict { PACKAGE_PIN BF27	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ71"]
#set_property -dict { PACKAGE_PIN AY27	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ72"]
#set_property -dict { PACKAGE_PIN BC26	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ73"]
#set_property -dict { PACKAGE_PIN BA27	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ74"]
#set_property -dict { PACKAGE_PIN BB28	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ75"]
#set_property -dict { PACKAGE_PIN AY28	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ76"]
#set_property -dict { PACKAGE_PIN BB27	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ77"]
#set_property -dict { PACKAGE_PIN BC25	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ78"]
#set_property -dict { PACKAGE_PIN BC28	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DQ79"]
#set_property -dict { PACKAGE_PIN AM27	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C2_A0"]
#set_property -dict { PACKAGE_PIN AT25	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C2_A1"]
#set_property -dict { PACKAGE_PIN AN25	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C2_A2"]
#set_property -dict { PACKAGE_PIN AN26	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C2_A3"]
#set_property -dict { PACKAGE_PIN AR25	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C2_A4"]
#set_property -dict { PACKAGE_PIN AU28	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C2_A5"]
#set_property -dict { PACKAGE_PIN AU27	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C2_A6"]
#set_property -dict { PACKAGE_PIN AR28	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C2_A7"]
#set_property -dict { PACKAGE_PIN AP25	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C2_A8"]
#set_property -dict { PACKAGE_PIN AM26	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C2_A9"]
#set_property -dict { PACKAGE_PIN AP26	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C2_A10"]
#set_property -dict { PACKAGE_PIN AN28	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C2_A11"]
#set_property -dict { PACKAGE_PIN AR27	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C2_A12"]
#set_property -dict { PACKAGE_PIN AP28	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C2_A13"]
#set_property -dict { PACKAGE_PIN AU26	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C2_BA0"]
#set_property -dict { PACKAGE_PIN AV26	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C2_BA1"]
#set_property -dict { PACKAGE_PIN AL27	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C2_A14_WE_B"]
#set_property -dict { PACKAGE_PIN AP27	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C2_A15_CAS_B"]
#set_property -dict { PACKAGE_PIN AM28	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C2_A16_RAS_B"]
#set_property -dict { PACKAGE_PIN AV28	IOSTANDARD  SSTL12_DCI }	[get_ports "DDR4_C2_BG0"]
#set_property -dict { PACKAGE_PIN BE32	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DM0"]
#set_property -dict { PACKAGE_PIN BB31	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DM1"]
#set_property -dict { PACKAGE_PIN AV33	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DM2"]
#set_property -dict { PACKAGE_PIN AR32	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DM3"]
#set_property -dict { PACKAGE_PIN BC34	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DM4"]
#set_property -dict { PACKAGE_PIN BE40	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DM5"]
#set_property -dict { PACKAGE_PIN AY37	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DM6"]
#set_property -dict { PACKAGE_PIN AV35	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DM7"]
#set_property -dict { PACKAGE_PIN BE29	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DM8"]
#set_property -dict { PACKAGE_PIN BA29	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_DM9"]
#set_property -dict { PACKAGE_PIN BF30	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C2_DQS0_T"]
#set_property -dict { PACKAGE_PIN BF31	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C2_DQS0_C"]
#set_property -dict { PACKAGE_PIN AY34	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C2_DQS1_T"]
#set_property -dict { PACKAGE_PIN BA34	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C2_DQS1_C"]
#set_property -dict { PACKAGE_PIN AU29	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C2_DQS2_T"]
#set_property -dict { PACKAGE_PIN AV29	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C2_DQS2_C"]
#set_property -dict { PACKAGE_PIN AP31	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C2_DQS3_T"]
#set_property -dict { PACKAGE_PIN AP32	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C2_DQS3_C"]
#set_property -dict { PACKAGE_PIN BE35	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C2_DQS4_T"]
#set_property -dict { PACKAGE_PIN BF35	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C2_DQS4_C"]
#set_property -dict { PACKAGE_PIN BE39	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C2_DQS5_T"]
#set_property -dict { PACKAGE_PIN BF39	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C2_DQS5_C"]
#set_property -dict { PACKAGE_PIN BA35	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C2_DQS6_T"]
#set_property -dict { PACKAGE_PIN BA36	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C2_DQS6_C"]
#set_property -dict { PACKAGE_PIN AW37	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C2_DQS7_T"]
#set_property -dict { PACKAGE_PIN AW38	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C2_DQS7_C"]
#set_property -dict { PACKAGE_PIN BE25	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C2_DQS8_T"]
#set_property -dict { PACKAGE_PIN BF25	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C2_DQS8_C"]
#set_property -dict { PACKAGE_PIN BA26	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C2_DQS9_T"]
#set_property -dict { PACKAGE_PIN BB26	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C2_DQS9_C"]
#set_property -dict { PACKAGE_PIN AT26	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C2_CK_T"]
#set_property -dict { PACKAGE_PIN AT27	IOSTANDARD  DIFF_POD12_DCI }	[get_ports "DDR4_C2_CK_C"]
#set_property -dict { PACKAGE_PIN AY29	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_CKE"]
#set_property -dict { PACKAGE_PIN AW28	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_ACT_B"]
#set_property -dict { PACKAGE_PIN AV25	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_ALERT_B"]
#set_property -dict { PACKAGE_PIN BB29	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_ODT"]
#set_property -dict { PACKAGE_PIN BF29	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_PAR"]
#set_property -dict { PACKAGE_PIN AW26	IOSTANDARD  POD12_DCI }	[get_ports "DDR4_C2_CS_B"]
#set_property -dict { PACKAGE_PIN BF40	IOSTANDARD  LVCMOS12 }	[get_ports "DDR4_C2_RESET_B"]

