Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/esl21/ESL21/esl_demonstrator/ --output-directory=/home/esl21/ESL21/esl_demonstrator/Quad_Dec/ --report-file=bsf:/home/esl21/ESL21/esl_demonstrator/Quad_Dec.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/home/esl21/ESL21/esl_demonstrator/Quad_Dec.qsys
Progress: Loading esl_demonstrator/Quad_Dec.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 13.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Adding QuadratureDecoder_0 [QuadratureDecoder 1.0]
Progress: Parameterizing module QuadratureDecoder_0
Progress: Adding QuadratureDecoder_1 [QuadratureDecoder 1.0]
Progress: Parameterizing module QuadratureDecoder_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Quad_Dec.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Quad_Dec.sysid: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/esl21/ESL21/esl_demonstrator/ --output-directory=/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:/home/esl21/ESL21/esl_demonstrator/Quad_Dec.html --report-file=sopcinfo:/home/esl21/ESL21/esl_demonstrator/Quad_Dec.sopcinfo --report-file=cmp:/home/esl21/ESL21/esl_demonstrator/Quad_Dec.cmp --report-file=qip:/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.qip --report-file=svd --report-file=regmap:/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.regmap --report-file=debuginfo:/home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/home/esl21/ESL21/esl_demonstrator/Quad_Dec.qsys --language=VHDL
Progress: Loading esl_demonstrator/Quad_Dec.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 13.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Adding QuadratureDecoder_0 [QuadratureDecoder 1.0]
Progress: Parameterizing module QuadratureDecoder_0
Progress: Adding QuadratureDecoder_1 [QuadratureDecoder 1.0]
Progress: Parameterizing module QuadratureDecoder_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Quad_Dec.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Quad_Dec.sysid: Time stamp will be automatically updated when this component is generated.
Info: Quad_Dec: Generating Quad_Dec "Quad_Dec" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 8 modules, 25 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 8 modules, 23 connections
Info: merlin_translator_transform: After transform: 17 modules, 50 connections
Info: merlin_domain_transform: After transform: 34 modules, 139 connections
Info: merlin_router_transform: After transform: 43 modules, 166 connections
Info: merlin_traffic_limiter_transform: After transform: 44 modules, 170 connections
Info: merlin_network_to_switch_transform: After transform: 61 modules, 206 connections
Info: limiter_update_transform: After transform: 61 modules, 207 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 63 modules, 269 connections
Info: merlin_hierarchy_transform: After transform: 9 modules, 27 connections
Info: merlin_mm_transform: After transform: 9 modules, 27 connections
Info: merlin_interrupt_mapper_transform: After transform: 10 modules, 30 connections
Info: reset_adaptation_transform: After transform: 12 modules, 40 connections
Info: onchip_mem: Starting RTL generation for module 'Quad_Dec_onchip_mem'
Info: onchip_mem:   Generation command is [exec /opt/altera/13.1/quartus/linux/perl/bin/perl -I /opt/altera/13.1/quartus/linux/perl/lib -I /opt/altera/13.1/quartus/sopc_builder/bin/europa -I /opt/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.1/quartus/sopc_builder/bin -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Quad_Dec_onchip_mem --dir=/tmp/alt7676_7921123837201186097.dir/0002_onchip_mem_gen/ --quartus_dir=/opt/altera/13.1/quartus --verilog --config=/tmp/alt7676_7921123837201186097.dir/0002_onchip_mem_gen//Quad_Dec_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'Quad_Dec_onchip_mem'
Info: onchip_mem: "Quad_Dec" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: cpu: Starting RTL generation for module 'Quad_Dec_cpu'
Info: cpu:   Generation command is [exec /opt/altera/13.1/quartus/linux/eperlcmd -I /opt/altera/13.1/quartus/linux/perl/lib -I /opt/altera/13.1/quartus/sopc_builder/bin/europa -I /opt/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.1/quartus/sopc_builder/bin -I /opt/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /opt/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /opt/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /opt/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /opt/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=Quad_Dec_cpu --dir=/tmp/alt7676_7921123837201186097.dir/0003_cpu_gen/ --quartus_dir=/opt/altera/13.1/quartus --verilog --config=/tmp/alt7676_7921123837201186097.dir/0003_cpu_gen//Quad_Dec_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.05.25 14:48:41 (*) Starting Nios II generation
Info: cpu: # 2018.05.25 14:48:41 (*)   Checking for plaintext license.
Info: cpu: # 2018.05.25 14:48:43 (*)   Plaintext license not found.
Info: cpu: # 2018.05.25 14:48:43 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2018.05.25 14:48:45 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2018.05.25 14:48:45 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.05.25 14:48:45 (*)   Creating all objects for CPU
Info: cpu: # 2018.05.25 14:48:46 (*)     Pipeline frontend
Info: cpu: # 2018.05.25 14:48:48 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.05.25 14:48:51 (*)   Creating encrypted RTL
Info: cpu: # 2018.05.25 14:48:52 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Quad_Dec_cpu'
Info: cpu: "Quad_Dec" instantiated altera_nios2_qsys "cpu"
Info: jtag_uart: Starting RTL generation for module 'Quad_Dec_jtag_uart'
Info: jtag_uart:   Generation command is [exec /opt/altera/13.1/quartus/linux/perl/bin/perl -I /opt/altera/13.1/quartus/linux/perl/lib -I /opt/altera/13.1/quartus/sopc_builder/bin/europa -I /opt/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.1/quartus/sopc_builder/bin -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Quad_Dec_jtag_uart --dir=/tmp/alt7676_7921123837201186097.dir/0004_jtag_uart_gen/ --quartus_dir=/opt/altera/13.1/quartus --verilog --config=/tmp/alt7676_7921123837201186097.dir/0004_jtag_uart_gen//Quad_Dec_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'Quad_Dec_jtag_uart'
Info: jtag_uart: "Quad_Dec" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sys_clk_timer: Starting RTL generation for module 'Quad_Dec_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec /opt/altera/13.1/quartus/linux//perl/bin/perl -I /opt/altera/13.1/quartus/linux//perl/lib -I /opt/altera/13.1/quartus/sopc_builder/bin/europa -I /opt/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.1/quartus/sopc_builder/bin -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Quad_Dec_sys_clk_timer --dir=/tmp/alt7676_7921123837201186097.dir/0005_sys_clk_timer_gen/ --quartus_dir=/opt/altera/13.1/quartus --verilog --config=/tmp/alt7676_7921123837201186097.dir/0005_sys_clk_timer_gen//Quad_Dec_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk_timer: Done RTL generation for module 'Quad_Dec_sys_clk_timer'
Info: sys_clk_timer: "Quad_Dec" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: "Quad_Dec" instantiated altera_avalon_sysid_qsys "sysid"
Info: QuadratureDecoder_0: "Quad_Dec" instantiated QuadratureDecoder "QuadratureDecoder_0"
Info: pipeline_bridge_swap_transform: After transform: 55 modules, 185 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 55 modules, 185 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 55 modules, 185 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 55 modules, 185 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 55 modules, 185 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 55 modules, 185 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 55 modules, 185 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 55 modules, 185 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 55 modules, 185 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 55 modules, 185 connections
Info: mm_interconnect_0: "Quad_Dec" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "Quad_Dec" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Quad_Dec" instantiated altera_reset_controller "rst_controller"
Info: cpu_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info: cpu_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file /home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file /home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file /home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file /home/esl21/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv
Info: Quad_Dec: Done "Quad_Dec" with 28 modules, 47 files, 1152922 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
