// Configuration file for a quad-core CPU with a three-level cache hierarchy.
// L1 caches are private and split.
// L2 caches are private and unified.
// L3 cache is shared and unified.

// Common params
num_cores       4
line_size       64
cpu_scheduling  true
skip_refs       1000000

// P0
P0L1I {                        // P0 L1 I$
  type            instruction
  core            0
  size            64k
  assoc           8
  parent          P0L2
  replace_policy  LRU
}
P0L1D {                        // P0 L1 D$
  type            data
  core            0
  size            64k
  assoc           8
  parent          P0L2
  replace_policy  LRU
}
P0L2 {                         // P0 L2$
  size            512K
  assoc           16
  inclusive       true
  parent          LLC
  replace_policy  LRU
}

// P1
P1L1I {                        // P1 L1 I$
  type            instruction
  core            1
  size            64k
  assoc           8
  parent          P1L2
  replace_policy  LRU
}
P1L1D {                        // P1 L1 D$
  type            data
  core            1
  size            64k
  assoc           8
  parent          P1L2
  replace_policy  LRU
}
P1L2 {                         // P1 L2$
  size            512K
  assoc           16
  inclusive       true
  parent          LLC
  replace_policy  LRU
}

// P2
P2L1I {                        // P2 L1 I$
  type            instruction
  core            2
  size            64k
  assoc           8
  parent          P2L2
  replace_policy  LRU
}
P2L1D {                        // P2 L1 D$
  type            data
  core            2
  size            64k
  assoc           8
  parent          P2L2
  replace_policy  LRU
}
P2L2 {                         // P2 L2$
  size            512K
  assoc           16
  inclusive       true
  parent          LLC
  replace_policy  LRU
}

// P3
P3L1I {                        // P3 L1 I$
  type            instruction
  core            3
  size            64k
  assoc           8
  parent          P3L2
  replace_policy  LRU
}
P3L1D {                        // P3 L1 D$
  type            data
  core            3
  size            64k
  assoc           8
  parent          P3L2
  replace_policy  LRU
}
P3L2 {                         // P3 L2$
  size            512K
  assoc           16
  inclusive       true
  parent          LLC
  replace_policy  LRU
}

LLC {
  size            4M
  assoc           16
  inclusive       true
  parent          memory
  replace_policy  LRU
}
