

================================================================
== Vivado HLS Report for 'chi'
================================================================
* Date:           Thu May 14 18:41:56 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       sign
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.668 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      141|      141| 1.410 us | 1.410 us |  141|  141|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      140|      140|        28|          -|          -|     5|    no    |
        | + Loop 1.1  |       15|       15|         3|          -|          -|     5|    no    |
        | + Loop 1.2  |       10|       10|         2|          -|          -|     5|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     382|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|     128|       5|    0|
|Multiplexer      |        -|      -|       -|     113|    -|
|Register         |        -|      -|      99|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     227|     500|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------+---------+---------+-----+----+-----+------+-----+------+-------------+
    | Memory|  Module | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------+---------+-----+----+-----+------+-----+------+-------------+
    |C_U    |theta_D  |        0|  128|   5|    0|     5|   64|     1|          320|
    +-------+---------+---------+-----+----+-----+------+-----+------+-------------+
    |Total  |         |        0|  128|   5|    0|     5|   64|     1|          320|
    +-------+---------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln374_1_fu_149_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln374_2_fu_203_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln374_3_fu_213_p2     |     +    |      0|  0|  12|           3|           2|
    |add_ln374_4_fu_243_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln374_6_fu_225_p2     |     +    |      0|  0|  12|           3|           3|
    |add_ln374_fu_171_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln376_fu_297_p2       |     +    |      0|  0|  15|           5|           5|
    |x_9_fu_282_p2             |     +    |      0|  0|  12|           3|           1|
    |x_fu_161_p2               |     +    |      0|  0|  12|           3|           1|
    |y_fu_131_p2               |     +    |      0|  0|  12|           3|           1|
    |and_ln374_fu_259_p2       |    and   |      0|  0|  64|          64|          64|
    |icmp_ln372_fu_125_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln373_fu_155_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln374_1_fu_219_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln374_fu_181_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln375_fu_276_p2      |   icmp   |      0|  0|   9|           3|           3|
    |select_ln374_1_fu_231_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln374_fu_192_p3    |  select  |      0|  0|   3|           1|           3|
    |C_d0                      |    xor   |      0|  0|  64|          64|          64|
    |xor_ln374_2_fu_186_p2     |    xor   |      0|  0|   4|           3|           4|
    |xor_ln374_fu_253_p2       |    xor   |      0|  0|  64|           2|          64|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 382|         190|         250|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |A_address0   |  15|          3|    5|         15|
    |A_address1   |  15|          3|    5|         15|
    |C_address0   |  15|          3|    3|          9|
    |ap_NS_fsm    |  41|          8|    1|          8|
    |x_0_reg_102  |   9|          2|    3|          6|
    |x_1_reg_114  |   9|          2|    3|          6|
    |y_0_reg_91   |   9|          2|    3|          6|
    +-------------+----+-----------+-----+-----------+
    |Total        | 113|         23|   23|         65|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |A_load_reg_337       |  64|   0|   64|          0|
    |add_ln374_1_reg_314  |   5|   0|    5|          0|
    |add_ln376_reg_365    |   5|   0|    5|          0|
    |ap_CS_fsm            |   7|   0|    7|          0|
    |x_0_reg_102          |   3|   0|    3|          0|
    |x_1_reg_114          |   3|   0|    3|          0|
    |x_9_reg_355          |   3|   0|    3|          0|
    |x_reg_325            |   3|   0|    3|          0|
    |y_0_reg_91           |   3|   0|    3|          0|
    |y_reg_309            |   3|   0|    3|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  99|   0|   99|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |      chi     | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |      chi     | return value |
|ap_start    |  in |    1| ap_ctrl_hs |      chi     | return value |
|ap_done     | out |    1| ap_ctrl_hs |      chi     | return value |
|ap_idle     | out |    1| ap_ctrl_hs |      chi     | return value |
|ap_ready    | out |    1| ap_ctrl_hs |      chi     | return value |
|A_address0  | out |    5|  ap_memory |       A      |     array    |
|A_ce0       | out |    1|  ap_memory |       A      |     array    |
|A_q0        |  in |   64|  ap_memory |       A      |     array    |
|A_address1  | out |    5|  ap_memory |       A      |     array    |
|A_ce1       | out |    1|  ap_memory |       A      |     array    |
|A_we1       | out |    1|  ap_memory |       A      |     array    |
|A_d1        | out |   64|  ap_memory |       A      |     array    |
|A_q1        |  in |   64|  ap_memory |       A      |     array    |
+------------+-----+-----+------------+--------------+--------------+

