Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.67 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.67 secs
 
--> Reading design: NeonBlast.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "NeonBlast.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "NeonBlast"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : NeonBlast
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\New folder (5)\CADP\NeonBlast\VGA_Square.vhd" into library work
Parsing entity <VGA_Square>.
Parsing architecture <Behavioral> of entity <vga_square>.
Parsing VHDL file "E:\New folder (5)\CADP\NeonBlast\VGA_controller.vhd" into library work
Parsing entity <VGA_controller>.
Parsing architecture <Behavioral> of entity <vga_controller>.
Parsing VHDL file "E:\New folder (5)\CADP\NeonBlast\NeonBlast.vhd" into library work
Parsing entity <NeonBlast>.
Parsing architecture <NeonBlast> of entity <neonblast>.
WARNING:HDLCompiler:946 - "E:\New folder (5)\CADP\NeonBlast\NeonBlast.vhd" Line 94: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\New folder (5)\CADP\NeonBlast\NeonBlast.vhd" Line 104: Actual for formal port reset is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <NeonBlast> (architecture <NeonBlast>) from library <work>.

Elaborating entity <VGA_controller> (architecture <Behavioral>) from library <work>.

Elaborating entity <VGA_Square> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "E:\New folder (5)\CADP\NeonBlast\VGA_Square.vhd" Line 37: Using initial value "0000000111" for shotsize since it is never assigned
WARNING:HDLCompiler:92 - "E:\New folder (5)\CADP\NeonBlast\VGA_Square.vhd" Line 410: squarex should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\New folder (5)\CADP\NeonBlast\VGA_Square.vhd" Line 443: rockflag should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\New folder (5)\CADP\NeonBlast\VGA_Square.vhd" Line 444: random should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\New folder (5)\CADP\NeonBlast\NeonBlast.vhd" Line 166: lose should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\New folder (5)\CADP\NeonBlast\NeonBlast.vhd" Line 167: score should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\New folder (5)\CADP\NeonBlast\NeonBlast.vhd" Line 168: score should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <NeonBlast>.
    Related source file is "E:\New folder (5)\CADP\NeonBlast\NeonBlast.vhd".
WARNING:Xst:647 - Input <SW<7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <flag_key>.
    Found 1-bit register for signal <flag_key_0020>.
    Found 25-bit register for signal <counter>.
    Found 7-bit register for signal <timer_game>.
    Found 8-bit register for signal <Leds>.
    Found 8-bit register for signal <leds_signal>.
    Found 24-bit register for signal <timer_leds>.
    Found 8-bit register for signal <seg0>.
    Found 8-bit register for signal <seg2>.
    Found 8-bit register for signal <seg3>.
    Found 8-bit register for signal <seg1>.
    Found 4-bit register for signal <seg_selectors>.
    Found 1-bit register for signal <pause>.
    Found 13-bit register for signal <_v2>.
    Found 13-bit adder for signal <counter[12]_GND_5_o_add_0_OUT> created at line 122.
    Found 25-bit adder for signal <counter[24]_GND_5_o_add_6_OUT> created at line 148.
    Found 7-bit adder for signal <timer_game[6]_GND_5_o_add_8_OUT> created at line 154.
    Found 24-bit adder for signal <timer_leds[23]_GND_5_o_add_24_OUT> created at line 188.
    Found 16x8-bit Read Only RAM for signal <score[31]_X_5_o_wide_mux_36_OUT>
    Found 16x8-bit Read Only RAM for signal <score[31]_X_5_o_wide_mux_38_OUT>
    Found 16x8-bit Read Only RAM for signal <timer_game[6]_X_5_o_wide_mux_40_OUT>
    Found 16x8-bit Read Only RAM for signal <timer_game[6]_X_5_o_wide_mux_42_OUT>
    Found 16x8-bit Read Only RAM for signal <best_score[31]_X_5_o_wide_mux_44_OUT>
    Found 16x8-bit Read Only RAM for signal <best_score[31]_X_5_o_wide_mux_46_OUT>
    Found 16x8-bit Read Only RAM for signal <best_time[6]_X_5_o_wide_mux_48_OUT>
    Found 16x8-bit Read Only RAM for signal <best_time[6]_X_5_o_wide_mux_50_OUT>
WARNING:Xst:737 - Found 1-bit latch for signal <best_score<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_score<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_score<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_score<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_score<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_score<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_score<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_score<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_score<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_score<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_score<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_score<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_score<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_score<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_score<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_score<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_score<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_score<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_score<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_score<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_score<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_score<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_score<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_score<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_score<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_score<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_score<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_score<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_score<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_score<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_score<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_score<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_time<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_time<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_time<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_time<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_time<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_time<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <best_time<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <flag_rst_0018>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <score[31]_best_score[31]_LessThan_20_o> created at line 167
    Found 7-bit comparator greater for signal <n0099> created at line 248
    Summary:
	inferred   8 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred 124 D-type flip-flop(s).
	inferred  40 Latch(s).
	inferred   2 Comparator(s).
	inferred  22 Multiplexer(s).
Unit <NeonBlast> synthesized.

Synthesizing Unit <VGA_controller>.
    Related source file is "E:\New folder (5)\CADP\NeonBlast\VGA_controller.vhd".
    Found 11-bit register for signal <CurrentVPos>.
    Found 11-bit register for signal <CurrentHPos>.
    Found 11-bit adder for signal <CurrentHPos[10]_GND_6_o_add_1_OUT> created at line 48.
    Found 11-bit adder for signal <CurrentVPos[10]_GND_6_o_add_3_OUT> created at line 51.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_20_OUT<10:0>> created at line 79.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_17_OUT<10:0>> created at line 76.
    Found 11-bit comparator greater for signal <CurrentHPos[10]_GND_6_o_LessThan_1_o> created at line 47
    Found 11-bit comparator greater for signal <CurrentVPos[10]_GND_6_o_LessThan_3_o> created at line 50
    Found 11-bit comparator lessequal for signal <CurrentHPos[10]_GND_6_o_LessThan_10_o> created at line 61
    Found 11-bit comparator lessequal for signal <CurrentVPos[10]_GND_6_o_LessThan_11_o> created at line 64
    Found 11-bit comparator lessequal for signal <n0012> created at line 67
    Found 11-bit comparator greater for signal <CurrentHPos[10]_GND_6_o_LessThan_13_o> created at line 67
    Found 11-bit comparator lessequal for signal <n0017> created at line 70
    Found 11-bit comparator greater for signal <CurrentVPos[10]_GND_6_o_LessThan_15_o> created at line 70
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <VGA_controller> synthesized.

Synthesizing Unit <VGA_Square>.
    Related source file is "E:\New folder (5)\CADP\NeonBlast\VGA_Square.vhd".
WARNING:Xst:647 - Input <Btn<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <shot.flag_btn>.
    Found 1-bit register for signal <lose>.
    Found 1-bit register for signal <losegame>.
    Found 2-bit register for signal <square.lock_key>.
    Found 3-bit register for signal <square.timer_up_key>.
    Found 10-bit register for signal <shotY>.
    Found 7-bit register for signal <score_signal>.
    Found 32-bit register for signal <speed>.
    Found 4-bit register for signal <rock_num>.
    Found 31-bit register for signal <Prescaler>.
    Found 10-bit register for signal <SquareX>.
    Found 1-bit register for signal <square.flagR>.
    Found 1-bit register for signal <square.flagL>.
    Found 32-bit register for signal <shot.counter>.
    Found 1-bit register for signal <rock.flagUP>.
    Found 1-bit register for signal <rock.FlagRight>.
    Found 4-bit register for signal <savedam>.
    Found 32-bit register for signal <counter>.
    Found 1-bit register for signal <flag>.
    Found 1-bit register for signal <rockflag>.
    Found 1-bit register for signal <rock.flag_btn>.
    Found 1-bit register for signal <fast>.
    Found 1-bit register for signal <rockY<9>>.
    Found 1-bit register for signal <rockY<8>>.
    Found 1-bit register for signal <rockY<7>>.
    Found 1-bit register for signal <rockY<6>>.
    Found 1-bit register for signal <rockY<5>>.
    Found 1-bit register for signal <rockY<4>>.
    Found 1-bit register for signal <rockY<3>>.
    Found 1-bit register for signal <rockY<2>>.
    Found 1-bit register for signal <rockY<1>>.
    Found 1-bit register for signal <rockY<0>>.
    Found 1-bit register for signal <rock.counter<19>>.
    Found 1-bit register for signal <rock.counter<18>>.
    Found 1-bit register for signal <rock.counter<17>>.
    Found 1-bit register for signal <rock.counter<16>>.
    Found 1-bit register for signal <rock.counter<15>>.
    Found 1-bit register for signal <rock.counter<14>>.
    Found 1-bit register for signal <rock.counter<13>>.
    Found 1-bit register for signal <rock.counter<12>>.
    Found 1-bit register for signal <rock.counter<11>>.
    Found 1-bit register for signal <rock.counter<10>>.
    Found 1-bit register for signal <rock.counter<9>>.
    Found 1-bit register for signal <rock.counter<8>>.
    Found 1-bit register for signal <rock.counter<7>>.
    Found 1-bit register for signal <rock.counter<6>>.
    Found 1-bit register for signal <rock.counter<5>>.
    Found 1-bit register for signal <rock.counter<4>>.
    Found 1-bit register for signal <rock.counter<3>>.
    Found 1-bit register for signal <rock.counter<2>>.
    Found 1-bit register for signal <rock.counter<1>>.
    Found 1-bit register for signal <rock.counter<0>>.
    Found 1-bit register for signal <shotX<9>>.
    Found 1-bit register for signal <shotX<8>>.
    Found 1-bit register for signal <shotX<7>>.
    Found 1-bit register for signal <shotX<6>>.
    Found 1-bit register for signal <shotX<5>>.
    Found 1-bit register for signal <shotX<4>>.
    Found 1-bit register for signal <shotX<3>>.
    Found 1-bit register for signal <shotX<2>>.
    Found 1-bit register for signal <shotX<1>>.
    Found 1-bit register for signal <shotX<0>>.
    Found 1-bit register for signal <rockX<9>>.
    Found 1-bit register for signal <rockX<8>>.
    Found 1-bit register for signal <rockX<7>>.
    Found 1-bit register for signal <rockX<6>>.
    Found 1-bit register for signal <rockX<5>>.
    Found 1-bit register for signal <rockX<4>>.
    Found 1-bit register for signal <rockX<3>>.
    Found 1-bit register for signal <rockX<2>>.
    Found 1-bit register for signal <rockX<1>>.
    Found 1-bit register for signal <rockX<0>>.
    Found 12-bit subtractor for signal <GND_9_o_GND_9_o_sub_305_OUT> created at line 548.
    Found 12-bit subtractor for signal <GND_9_o_GND_9_o_sub_308_OUT> created at line 548.
    Found 12-bit subtractor for signal <GND_9_o_GND_9_o_sub_345_OUT> created at line 552.
    Found 12-bit subtractor for signal <GND_9_o_GND_9_o_sub_348_OUT> created at line 552.
    Found 12-bit subtractor for signal <GND_9_o_GND_9_o_sub_357_OUT> created at line 553.
    Found 12-bit subtractor for signal <GND_9_o_GND_9_o_sub_360_OUT> created at line 553.
    Found 31-bit adder for signal <Prescaler[30]_GND_9_o_add_0_OUT> created at line 358.
    Found 3-bit adder for signal <square.timer_up_key[2]_GND_9_o_add_4_OUT> created at line 370.
    Found 10-bit adder for signal <SquareX[9]_GND_9_o_add_16_OUT> created at line 388.
    Found 10-bit adder for signal <SquareX[9]_GND_9_o_add_36_OUT> created at line 415.
    Found 13-bit adder for signal <random[24]_GND_9_o_add_56_OUT> created at line 444.
    Found 10-bit adder for signal <n0710> created at line 445.
    Found 3-bit adder for signal <random[24]_GND_9_o_add_60_OUT> created at line 447.
    Found 4-bit adder for signal <n0716> created at line 450.
    Found 10-bit adder for signal <rockX[9]_GND_9_o_add_76_OUT> created at line 475.
    Found 10-bit adder for signal <rockY[9]_GND_9_o_add_80_OUT> created at line 478.
    Found 10-bit adder for signal <rockX[9]_GND_9_o_add_102_OUT> created at line 503.
    Found 10-bit adder for signal <rockY[9]_GND_9_o_add_104_OUT> created at line 503.
    Found 10-bit adder for signal <SquareX[9]_GND_9_o_add_106_OUT> created at line 504.
    Found 4-bit adder for signal <rock_num[3]_GND_9_o_add_127_OUT> created at line 512.
    Found 7-bit adder for signal <score_signal[6]_GND_9_o_add_128_OUT> created at line 514.
    Found 7-bit adder for signal <score_signal[6]_GND_9_o_add_129_OUT> created at line 515.
    Found 32-bit adder for signal <speed[31]_GND_9_o_add_133_OUT> created at line 522.
    Found 10-bit adder for signal <SquareY[9]_GND_9_o_add_342_OUT> created at line 552.
    Found 10-bit adder for signal <shotX[9]_GND_9_o_add_352_OUT> created at line 553.
    Found 10-bit adder for signal <shotY[9]_GND_9_o_add_354_OUT> created at line 553.
    Found 10-bit subtractor for signal <GND_9_o_GND_9_o_sub_13_OUT<9:0>> created at line 381.
    Found 32-bit subtractor for signal <shot.counter[31]_GND_9_o_sub_42_OUT<31:0>> created at line 425.
    Found 10-bit subtractor for signal <GND_9_o_GND_9_o_sub_44_OUT<9:0>> created at line 429.
    Found 20-bit subtractor for signal <GND_9_o_speed[31]_sub_68_OUT<19:0>> created at line 463.
    Found 20-bit subtractor for signal <GND_9_o_GND_9_o_sub_70_OUT<19:0>> created at line 465.
    Found 10-bit subtractor for signal <GND_9_o_GND_9_o_sub_76_OUT<9:0>> created at line 474.
    Found 10-bit subtractor for signal <GND_9_o_GND_9_o_sub_80_OUT<9:0>> created at line 477.
    Found 32-bit subtractor for signal <counter[31]_GND_9_o_sub_113_OUT<31:0>> created at line 508.
    Found 4-bit subtractor for signal <rockdam> created at line 32.
    Found 4-bit subtractor for signal <n0520> created at line 448.
    Found 32x48-bit Read Only RAM for signal <_n1802>
    Found 32x8-bit Read Only RAM for signal <_n2715>
    Found 8x3-bit Read Only RAM for signal <_n2754>
    Found 1-bit 22-to-1 multiplexer for signal <GND_9_o_X_9_o_Mux_309_o> created at line 548.
WARNING:Xst:737 - Found 1-bit latch for signal <SquareY<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rock.Z_Y<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rock.Z_Y<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rock.Z_Y<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rock.Z_x<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rock.Z_x<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rock.Z_x<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rocknum<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rocknum<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rocknum<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rocknum<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator lessequal for signal <GND_9_o_GND_9_o_LessThan_12_o> created at line 380
    Found 10-bit comparator lessequal for signal <SquareX[9]_PWR_10_o_LessThan_16_o> created at line 387
    Found 10-bit comparator greater for signal <n0059> created at line 414
    Found 10-bit comparator lessequal for signal <n0100> created at line 468
    Found 10-bit comparator lessequal for signal <n0102> created at line 469
    Found 10-bit comparator lessequal for signal <n0106> created at line 471
    Found 10-bit comparator lessequal for signal <n0108> created at line 472
    Found 10-bit comparator greater for signal <rockX[9]_SquareX[9]_LessThan_101_o> created at line 503
    Found 10-bit comparator greater for signal <rockY[9]_SquareY[9]_LessThan_102_o> created at line 503
    Found 10-bit comparator greater for signal <SquareX[9]_rockX[9]_LessThan_104_o> created at line 503
    Found 10-bit comparator greater for signal <SquareY[9]_rockY[9]_LessThan_106_o> created at line 503
    Found 10-bit comparator greater for signal <rockX[9]_SquareX[9]_LessThan_108_o> created at line 504
    Found 10-bit comparator greater for signal <SquareX[9]_rockX[9]_LessThan_110_o> created at line 504
    Found 10-bit comparator greater for signal <rockX[9]_shotX[9]_LessThan_116_o> created at line 510
    Found 10-bit comparator greater for signal <rockY[9]_shotY[9]_LessThan_117_o> created at line 510
    Found 10-bit comparator greater for signal <shotX[9]_rockX[9]_LessThan_119_o> created at line 510
    Found 10-bit comparator greater for signal <shotY[9]_rockY[9]_LessThan_121_o> created at line 510
    Found 10-bit comparator greater for signal <shotY[9]_rockX[9]_LessThan_122_o> created at line 511
    Found 10-bit comparator greater for signal <shotX[9]_rockY[9]_LessThan_123_o> created at line 511
    Found 10-bit comparator greater for signal <rockX[9]_shotX[9]_LessThan_125_o> created at line 511
    Found 10-bit comparator greater for signal <rockY[9]_shotY[9]_LessThan_127_o> created at line 511
    Found 4-bit comparator equal for signal <rock_num[3]_rocknum[3]_equal_132_o> created at line 518
    Found 32-bit comparator greater for signal <n0206> created at line 521
    Found 11-bit comparator greater for signal <GND_9_o_ScanlineX[10]_LessThan_271_o> created at line 545
    Found 11-bit comparator greater for signal <ScanlineX[10]_GND_9_o_LessThan_273_o> created at line 545
    Found 11-bit comparator greater for signal <ScanlineY[10]_GND_9_o_LessThan_274_o> created at line 545
    Found 11-bit comparator greater for signal <GND_9_o_ScanlineX[10]_LessThan_279_o> created at line 546
    Found 11-bit comparator greater for signal <GND_9_o_ScanlineY[10]_LessThan_280_o> created at line 546
    Found 11-bit comparator greater for signal <ScanlineX[10]_GND_9_o_LessThan_281_o> created at line 546
    Found 11-bit comparator greater for signal <ScanlineY[10]_GND_9_o_LessThan_282_o> created at line 546
    Found 11-bit comparator greater for signal <GND_9_o_ScanlineX[10]_LessThan_299_o> created at line 548
    Found 11-bit comparator greater for signal <GND_9_o_ScanlineY[10]_LessThan_300_o> created at line 548
    Found 11-bit comparator greater for signal <ScanlineX[10]_GND_9_o_LessThan_302_o> created at line 548
    Found 11-bit comparator greater for signal <ScanlineY[10]_GND_9_o_LessThan_304_o> created at line 548
    Found 11-bit comparator greater for signal <GND_9_o_ScanlineX[10]_LessThan_321_o> created at line 550
    Found 11-bit comparator greater for signal <ScanlineX[10]_GND_9_o_LessThan_322_o> created at line 550
    Found 11-bit comparator greater for signal <GND_9_o_ScanlineX[10]_LessThan_339_o> created at line 552
    Found 11-bit comparator greater for signal <GND_9_o_ScanlineY[10]_LessThan_340_o> created at line 552
    Found 11-bit comparator greater for signal <ScanlineX[10]_GND_9_o_LessThan_342_o> created at line 552
    Found 11-bit comparator greater for signal <ScanlineY[10]_GND_9_o_LessThan_344_o> created at line 552
    Found 11-bit comparator greater for signal <GND_9_o_ScanlineX[10]_LessThan_351_o> created at line 553
    Found 11-bit comparator greater for signal <GND_9_o_ScanlineY[10]_LessThan_352_o> created at line 553
    Found 11-bit comparator greater for signal <ScanlineX[10]_GND_9_o_LessThan_354_o> created at line 553
    Found 11-bit comparator greater for signal <ScanlineY[10]_GND_9_o_LessThan_356_o> created at line 553
    Found 11-bit comparator greater for signal <GND_9_o_ScanlineX[10]_LessThan_363_o> created at line 554
    Found 11-bit comparator greater for signal <GND_9_o_ScanlineY[10]_LessThan_364_o> created at line 554
    Found 11-bit comparator greater for signal <ScanlineX[10]_GND_9_o_LessThan_365_o> created at line 554
    Found 11-bit comparator greater for signal <ScanlineY[10]_GND_9_o_LessThan_367_o> created at line 555
    Found 11-bit comparator greater for signal <GND_9_o_ScanlineY[10]_LessThan_368_o> created at line 555
    Summary:
	inferred   3 RAM(s).
	inferred  33 Adder/Subtractor(s).
	inferred 228 D-type flip-flop(s).
	inferred  11 Latch(s).
	inferred  49 Comparator(s).
	inferred 415 Multiplexer(s).
Unit <VGA_Square> synthesized.

Synthesizing Unit <mod_25u_13u>.
    Related source file is "".
    Found 38-bit adder for signal <GND_20_o_b[12]_add_1_OUT> created at line 0.
    Found 37-bit adder for signal <GND_20_o_b[12]_add_3_OUT> created at line 0.
    Found 36-bit adder for signal <GND_20_o_b[12]_add_5_OUT> created at line 0.
    Found 35-bit adder for signal <GND_20_o_b[12]_add_7_OUT> created at line 0.
    Found 34-bit adder for signal <GND_20_o_b[12]_add_9_OUT> created at line 0.
    Found 33-bit adder for signal <GND_20_o_b[12]_add_11_OUT> created at line 0.
    Found 32-bit adder for signal <GND_20_o_b[12]_add_13_OUT> created at line 0.
    Found 31-bit adder for signal <GND_20_o_b[12]_add_15_OUT> created at line 0.
    Found 30-bit adder for signal <GND_20_o_b[12]_add_17_OUT> created at line 0.
    Found 29-bit adder for signal <GND_20_o_b[12]_add_19_OUT> created at line 0.
    Found 28-bit adder for signal <GND_20_o_b[12]_add_21_OUT> created at line 0.
    Found 27-bit adder for signal <GND_20_o_b[12]_add_23_OUT> created at line 0.
    Found 26-bit adder for signal <GND_20_o_b[12]_add_25_OUT> created at line 0.
    Found 25-bit adder for signal <a[24]_b[12]_add_27_OUT> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_20_o_add_29_OUT> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_20_o_add_31_OUT> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_20_o_add_33_OUT> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_20_o_add_35_OUT> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_20_o_add_37_OUT> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_20_o_add_39_OUT> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_20_o_add_41_OUT> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_20_o_add_43_OUT> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_20_o_add_45_OUT> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_20_o_add_47_OUT> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_20_o_add_49_OUT> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_20_o_add_51_OUT> created at line 0.
    Found 38-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0026> created at line 0
    Summary:
	inferred  26 Adder/Subtractor(s).
	inferred  26 Comparator(s).
	inferred 626 Multiplexer(s).
Unit <mod_25u_13u> synthesized.

Synthesizing Unit <mod_13u_9u>.
    Related source file is "".
    Found 22-bit adder for signal <GND_21_o_b[8]_add_1_OUT> created at line 0.
    Found 21-bit adder for signal <GND_21_o_b[8]_add_3_OUT> created at line 0.
    Found 20-bit adder for signal <GND_21_o_b[8]_add_5_OUT> created at line 0.
    Found 19-bit adder for signal <GND_21_o_b[8]_add_7_OUT> created at line 0.
    Found 18-bit adder for signal <GND_21_o_b[8]_add_9_OUT> created at line 0.
    Found 17-bit adder for signal <GND_21_o_b[8]_add_11_OUT> created at line 0.
    Found 16-bit adder for signal <GND_21_o_b[8]_add_13_OUT> created at line 0.
    Found 15-bit adder for signal <GND_21_o_b[8]_add_15_OUT> created at line 0.
    Found 14-bit adder for signal <GND_21_o_b[8]_add_17_OUT> created at line 0.
    Found 13-bit adder for signal <a[12]_b[8]_add_19_OUT> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_21_o_add_21_OUT> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_21_o_add_23_OUT> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_21_o_add_25_OUT> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_21_o_add_27_OUT> created at line 0.
    Found 22-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0014> created at line 0
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred  14 Comparator(s).
	inferred 170 Multiplexer(s).
Unit <mod_13u_9u> synthesized.

Synthesizing Unit <mod_13u_3u>.
    Related source file is "".
    Found 16-bit adder for signal <n0493> created at line 0.
    Found 16-bit adder for signal <GND_22_o_b[2]_add_1_OUT> created at line 0.
    Found 15-bit adder for signal <n0497> created at line 0.
    Found 15-bit adder for signal <GND_22_o_b[2]_add_3_OUT> created at line 0.
    Found 14-bit adder for signal <n0501> created at line 0.
    Found 14-bit adder for signal <GND_22_o_b[2]_add_5_OUT> created at line 0.
    Found 13-bit adder for signal <n0505> created at line 0.
    Found 13-bit adder for signal <a[12]_b[2]_add_7_OUT> created at line 0.
    Found 13-bit adder for signal <n0509> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_22_o_add_9_OUT> created at line 0.
    Found 13-bit adder for signal <n0513> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_22_o_add_11_OUT> created at line 0.
    Found 13-bit adder for signal <n0517> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_22_o_add_13_OUT> created at line 0.
    Found 13-bit adder for signal <n0521> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_22_o_add_15_OUT> created at line 0.
    Found 13-bit adder for signal <n0525> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_22_o_add_17_OUT> created at line 0.
    Found 13-bit adder for signal <n0529> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_22_o_add_19_OUT> created at line 0.
    Found 13-bit adder for signal <n0533> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_22_o_add_21_OUT> created at line 0.
    Found 13-bit adder for signal <n0537> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_22_o_add_23_OUT> created at line 0.
    Found 13-bit adder for signal <n0541> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_22_o_add_25_OUT> created at line 0.
    Found 13-bit adder for signal <n0545> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_22_o_add_27_OUT> created at line 0.
    Found 16-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0014> created at line 0
    Summary:
	inferred  28 Adder/Subtractor(s).
	inferred  14 Comparator(s).
	inferred 170 Multiplexer(s).
Unit <mod_13u_3u> synthesized.

Synthesizing Unit <div_13u_4u>.
    Related source file is "".
    Found 17-bit adder for signal <GND_23_o_b[3]_add_1_OUT> created at line 0.
    Found 16-bit adder for signal <GND_23_o_b[3]_add_3_OUT> created at line 0.
    Found 15-bit adder for signal <GND_23_o_b[3]_add_5_OUT> created at line 0.
    Found 14-bit adder for signal <GND_23_o_b[3]_add_7_OUT> created at line 0.
    Found 13-bit adder for signal <a[12]_b[3]_add_9_OUT> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_23_o_add_11_OUT> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_23_o_add_13_OUT> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_23_o_add_15_OUT> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_23_o_add_17_OUT> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_23_o_add_19_OUT> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_23_o_add_21_OUT[12:0]> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_23_o_add_23_OUT[12:0]> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_23_o_add_25_OUT[12:0]> created at line 0.
    Found 17-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0014> created at line 0
    Summary:
	inferred  13 Adder/Subtractor(s).
	inferred  14 Comparator(s).
	inferred 133 Multiplexer(s).
Unit <div_13u_4u> synthesized.

Synthesizing Unit <mod_11u_7u>.
    Related source file is "".
    Found 18-bit adder for signal <GND_60_o_b[6]_add_1_OUT> created at line 0.
    Found 17-bit adder for signal <GND_60_o_b[6]_add_3_OUT> created at line 0.
    Found 16-bit adder for signal <GND_60_o_b[6]_add_5_OUT> created at line 0.
    Found 15-bit adder for signal <GND_60_o_b[6]_add_7_OUT> created at line 0.
    Found 14-bit adder for signal <GND_60_o_b[6]_add_9_OUT> created at line 0.
    Found 13-bit adder for signal <GND_60_o_b[6]_add_11_OUT> created at line 0.
    Found 12-bit adder for signal <GND_60_o_b[6]_add_13_OUT> created at line 0.
    Found 11-bit adder for signal <a[10]_b[6]_add_15_OUT> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_60_o_add_17_OUT> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_60_o_add_19_OUT> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_60_o_add_21_OUT> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_60_o_add_23_OUT> created at line 0.
    Found 18-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0012> created at line 0
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred  12 Comparator(s).
	inferred 122 Multiplexer(s).
Unit <mod_11u_7u> synthesized.

Synthesizing Unit <mod_12s_6s>.
    Related source file is "".
    Found 12-bit subtractor for signal <a[11]_unary_minus_1_OUT> created at line 0.
    Found 6-bit subtractor for signal <b[5]_unary_minus_3_OUT> created at line 0.
    Found 18-bit adder for signal <n0505> created at line 0.
    Found 18-bit adder for signal <GND_61_o_b[5]_add_5_OUT> created at line 0.
    Found 17-bit adder for signal <n0509> created at line 0.
    Found 17-bit adder for signal <GND_61_o_b[5]_add_7_OUT> created at line 0.
    Found 16-bit adder for signal <n0513> created at line 0.
    Found 16-bit adder for signal <GND_61_o_b[5]_add_9_OUT> created at line 0.
    Found 15-bit adder for signal <n0517> created at line 0.
    Found 15-bit adder for signal <GND_61_o_b[5]_add_11_OUT> created at line 0.
    Found 14-bit adder for signal <n0521> created at line 0.
    Found 14-bit adder for signal <GND_61_o_b[5]_add_13_OUT> created at line 0.
    Found 13-bit adder for signal <n0525> created at line 0.
    Found 13-bit adder for signal <GND_61_o_b[5]_add_15_OUT> created at line 0.
    Found 12-bit adder for signal <n0529> created at line 0.
    Found 12-bit adder for signal <a[11]_b[5]_add_17_OUT> created at line 0.
    Found 12-bit adder for signal <n0533> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_61_o_add_19_OUT> created at line 0.
    Found 12-bit adder for signal <n0537> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_61_o_add_21_OUT> created at line 0.
    Found 12-bit adder for signal <n0541> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_61_o_add_23_OUT> created at line 0.
    Found 12-bit adder for signal <n0545> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_61_o_add_25_OUT> created at line 0.
    Found 12-bit adder for signal <n0549> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_61_o_add_27_OUT> created at line 0.
    Found 12-bit adder for signal <n0553> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_61_o_add_29_OUT> created at line 0.
    Found 6-bit adder for signal <n0557> created at line 0.
    Found 6-bit adder for signal <b[5]_a[11]_add_31_OUT> created at line 0.
    Found 6-bit adder for signal <GND_61_o_a[11]_add_32_OUT[5:0]> created at line 0.
    Found 18-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0013> created at line 0
    Summary:
	inferred  31 Adder/Subtractor(s).
	inferred  13 Comparator(s).
	inferred 159 Multiplexer(s).
Unit <mod_12s_6s> synthesized.

Synthesizing Unit <mod_12s_4s>.
    Related source file is "".
    Found 12-bit subtractor for signal <a[11]_unary_minus_1_OUT> created at line 0.
    Found 16-bit adder for signal <GND_64_o_b[3]_add_5_OUT> created at line 0.
    Found 15-bit adder for signal <GND_64_o_b[3]_add_7_OUT> created at line 0.
    Found 14-bit adder for signal <GND_64_o_b[3]_add_9_OUT> created at line 0.
    Found 13-bit adder for signal <GND_64_o_b[3]_add_11_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_b[3]_add_13_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_64_o_add_15_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_64_o_add_17_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_64_o_add_19_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_64_o_add_21_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_64_o_add_23_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_64_o_add_25_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_64_o_add_27_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_64_o_add_29_OUT> created at line 0.
    Found 4-bit adder for signal <b[3]_a[11]_add_31_OUT[3:0]> created at line 0.
    Found 16-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0013> created at line 0
    Summary:
	inferred  15 Adder/Subtractor(s).
	inferred  13 Comparator(s).
	inferred 150 Multiplexer(s).
Unit <mod_12s_4s> synthesized.

Synthesizing Unit <mod_11u_5u>.
    Related source file is "".
    Found 16-bit adder for signal <n0395> created at line 0.
    Found 16-bit adder for signal <GND_59_o_b[4]_add_1_OUT> created at line 0.
    Found 15-bit adder for signal <n0399> created at line 0.
    Found 15-bit adder for signal <GND_59_o_b[4]_add_3_OUT> created at line 0.
    Found 14-bit adder for signal <n0403> created at line 0.
    Found 14-bit adder for signal <GND_59_o_b[4]_add_5_OUT> created at line 0.
    Found 13-bit adder for signal <n0407> created at line 0.
    Found 13-bit adder for signal <GND_59_o_b[4]_add_7_OUT> created at line 0.
    Found 12-bit adder for signal <n0411> created at line 0.
    Found 12-bit adder for signal <GND_59_o_b[4]_add_9_OUT> created at line 0.
    Found 11-bit adder for signal <n0415> created at line 0.
    Found 11-bit adder for signal <a[10]_b[4]_add_11_OUT> created at line 0.
    Found 11-bit adder for signal <n0419> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_59_o_add_13_OUT> created at line 0.
    Found 11-bit adder for signal <n0423> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_59_o_add_15_OUT> created at line 0.
    Found 11-bit adder for signal <n0427> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_59_o_add_17_OUT> created at line 0.
    Found 11-bit adder for signal <n0431> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_59_o_add_19_OUT> created at line 0.
    Found 11-bit adder for signal <n0435> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_59_o_add_21_OUT> created at line 0.
    Found 11-bit adder for signal <n0439> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_59_o_add_23_OUT> created at line 0.
    Found 16-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0012> created at line 0
    Summary:
	inferred  24 Adder/Subtractor(s).
	inferred  12 Comparator(s).
	inferred 122 Multiplexer(s).
Unit <mod_11u_5u> synthesized.

Synthesizing Unit <mod_32s_5s>.
    Related source file is "".
    Found 32-bit subtractor for signal <a[31]_unary_minus_1_OUT> created at line 0.
    Found 5-bit subtractor for signal <b[4]_unary_minus_3_OUT> created at line 0.
    Found 37-bit adder for signal <n2449> created at line 0.
    Found 37-bit adder for signal <GND_113_o_b[4]_add_5_OUT> created at line 0.
    Found 36-bit adder for signal <n2453> created at line 0.
    Found 36-bit adder for signal <GND_113_o_b[4]_add_7_OUT> created at line 0.
    Found 35-bit adder for signal <n2457> created at line 0.
    Found 35-bit adder for signal <GND_113_o_b[4]_add_9_OUT> created at line 0.
    Found 34-bit adder for signal <n2461> created at line 0.
    Found 34-bit adder for signal <GND_113_o_b[4]_add_11_OUT> created at line 0.
    Found 33-bit adder for signal <n2465> created at line 0.
    Found 33-bit adder for signal <GND_113_o_b[4]_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <n2469> created at line 0.
    Found 32-bit adder for signal <a[31]_b[4]_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <n2473> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_113_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <n2477> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_113_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <n2481> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_113_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <n2485> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_113_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <n2489> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_113_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <n2493> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_113_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <n2497> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_113_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <n2501> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_113_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <n2505> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_113_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <n2509> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_113_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <n2513> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_113_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <n2517> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_113_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <n2521> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_113_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <n2525> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_113_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <n2529> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_113_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <n2533> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_113_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <n2537> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_113_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <n2541> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_113_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <n2545> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_113_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <n2549> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_113_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <n2553> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_113_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <n2557> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_113_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <n2561> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_113_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <n2565> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_113_o_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <n2569> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_113_o_add_65_OUT> created at line 0.
    Found 32-bit adder for signal <n2573> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_113_o_add_67_OUT> created at line 0.
    Found 32-bit adder for signal <n2577> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_113_o_add_69_OUT> created at line 0.
    Found 5-bit adder for signal <n2581> created at line 0.
    Found 5-bit adder for signal <b[4]_a[31]_add_71_OUT> created at line 0.
    Found 5-bit adder for signal <GND_113_o_a[31]_add_72_OUT[4:0]> created at line 0.
    Found 37-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  71 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1037 Multiplexer(s).
Unit <mod_32s_5s> synthesized.

Synthesizing Unit <div_32s_5s>.
    Related source file is "".
    Found 32-bit subtractor for signal <a[31]_unary_minus_1_OUT> created at line 0.
    Found 5-bit subtractor for signal <b[4]_unary_minus_3_OUT> created at line 0.
    Found 37-bit adder for signal <n2489> created at line 0.
    Found 37-bit adder for signal <GND_116_o_b[4]_add_5_OUT> created at line 0.
    Found 36-bit adder for signal <n2493> created at line 0.
    Found 36-bit adder for signal <GND_116_o_b[4]_add_7_OUT> created at line 0.
    Found 35-bit adder for signal <n2497> created at line 0.
    Found 35-bit adder for signal <GND_116_o_b[4]_add_9_OUT> created at line 0.
    Found 34-bit adder for signal <n2501> created at line 0.
    Found 34-bit adder for signal <GND_116_o_b[4]_add_11_OUT> created at line 0.
    Found 33-bit adder for signal <n2505> created at line 0.
    Found 33-bit adder for signal <GND_116_o_b[4]_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <n2509> created at line 0.
    Found 32-bit adder for signal <a[31]_b[4]_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <n2513> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_116_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <n2517> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_116_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <n2521> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_116_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <n2525> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_116_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <n2529> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_116_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <n2533> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_116_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <n2537> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_116_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <n2541> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_116_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <n2545> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_116_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <n2549> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_116_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <n2553> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_116_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <n2557> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_116_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <n2561> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_116_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <n2565> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_116_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <n2569> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_116_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <n2573> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_116_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <n2577> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_116_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <n2581> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_116_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <n2585> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_116_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <n2589> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_116_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <n2593> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_116_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <n2597> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_116_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <n2601> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_116_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <n2605> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_116_o_add_63_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <n2609> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_116_o_add_65_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <n2613> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_116_o_add_67_OUT[31:0]> created at line 0.
    Found 33-bit adder for signal <GND_116_o_BUS_0001_add_70_OUT[32:0]> created at line 0.
    Found 37-bit comparator greater for signal <BUS_0001_INV_4609_o> created at line 0
    Found 36-bit comparator greater for signal <BUS_0002_INV_4608_o> created at line 0
    Found 35-bit comparator greater for signal <BUS_0003_INV_4607_o> created at line 0
    Found 34-bit comparator greater for signal <BUS_0004_INV_4606_o> created at line 0
    Found 33-bit comparator greater for signal <BUS_0005_INV_4605_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0006_INV_4604_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0007_INV_4603_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0008_INV_4602_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0009_INV_4601_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0010_INV_4600_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0011_INV_4599_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0012_INV_4598_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0013_INV_4597_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0014_INV_4596_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0015_INV_4595_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0016_INV_4594_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0017_INV_4593_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0018_INV_4592_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0019_INV_4591_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0020_INV_4590_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0021_INV_4589_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0022_INV_4588_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0023_INV_4587_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0024_INV_4586_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0025_INV_4585_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0026_INV_4584_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0027_INV_4583_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0028_INV_4582_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0029_INV_4581_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0030_INV_4580_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0031_INV_4579_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0032_INV_4578_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0033_INV_4577_o> created at line 0
    Summary:
	inferred  67 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 934 Multiplexer(s).
Unit <div_32s_5s> synthesized.

Synthesizing Unit <mod_7u_4u>.
    Related source file is "".
    Found 11-bit adder for signal <n0201> created at line 0.
    Found 11-bit adder for signal <GND_117_o_b[3]_add_1_OUT> created at line 0.
    Found 10-bit adder for signal <n0205> created at line 0.
    Found 10-bit adder for signal <GND_117_o_b[3]_add_3_OUT> created at line 0.
    Found 9-bit adder for signal <n0209> created at line 0.
    Found 9-bit adder for signal <GND_117_o_b[3]_add_5_OUT> created at line 0.
    Found 8-bit adder for signal <n0213> created at line 0.
    Found 8-bit adder for signal <GND_117_o_b[3]_add_7_OUT> created at line 0.
    Found 7-bit adder for signal <n0217> created at line 0.
    Found 7-bit adder for signal <a[6]_b[3]_add_9_OUT> created at line 0.
    Found 7-bit adder for signal <n0221> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_117_o_add_11_OUT> created at line 0.
    Found 7-bit adder for signal <n0225> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_117_o_add_13_OUT> created at line 0.
    Found 7-bit adder for signal <n0229> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_117_o_add_15_OUT> created at line 0.
    Found 11-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0008> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred  50 Multiplexer(s).
Unit <mod_7u_4u> synthesized.

Synthesizing Unit <div_7u_4u>.
    Related source file is "".
    Found 11-bit adder for signal <n0201> created at line 0.
    Found 11-bit adder for signal <GND_118_o_b[3]_add_1_OUT> created at line 0.
    Found 10-bit adder for signal <n0205> created at line 0.
    Found 10-bit adder for signal <GND_118_o_b[3]_add_3_OUT> created at line 0.
    Found 9-bit adder for signal <n0209> created at line 0.
    Found 9-bit adder for signal <GND_118_o_b[3]_add_5_OUT> created at line 0.
    Found 8-bit adder for signal <n0213> created at line 0.
    Found 8-bit adder for signal <GND_118_o_b[3]_add_7_OUT> created at line 0.
    Found 7-bit adder for signal <n0217> created at line 0.
    Found 7-bit adder for signal <a[6]_b[3]_add_9_OUT[6:0]> created at line 0.
    Found 7-bit adder for signal <n0221> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_118_o_add_11_OUT[6:0]> created at line 0.
    Found 7-bit adder for signal <n0225> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_118_o_add_13_OUT[6:0]> created at line 0.
    Found 11-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0008> created at line 0
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred  31 Multiplexer(s).
Unit <div_7u_4u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 11
 16x8-bit single-port Read Only RAM                    : 8
 32x48-bit single-port Read Only RAM                   : 1
 32x8-bit single-port Read Only RAM                    : 1
 8x3-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 716
 10-bit adder                                          : 17
 10-bit addsub                                         : 2
 10-bit subtractor                                     : 2
 11-bit adder                                          : 43
 11-bit subtractor                                     : 2
 12-bit adder                                          : 84
 12-bit subtractor                                     : 12
 13-bit adder                                          : 76
 14-bit adder                                          : 22
 15-bit adder                                          : 22
 16-bit adder                                          : 22
 17-bit adder                                          : 13
 18-bit adder                                          : 12
 19-bit adder                                          : 1
 20-bit adder                                          : 1
 20-bit subtractor                                     : 2
 21-bit adder                                          : 1
 22-bit adder                                          : 1
 24-bit adder                                          : 1
 25-bit adder                                          : 14
 26-bit adder                                          : 1
 27-bit adder                                          : 1
 28-bit adder                                          : 1
 29-bit adder                                          : 1
 3-bit adder                                           : 2
 30-bit adder                                          : 1
 31-bit adder                                          : 2
 32-bit adder                                          : 222
 32-bit subtractor                                     : 6
 33-bit adder                                          : 11
 34-bit adder                                          : 9
 35-bit adder                                          : 9
 36-bit adder                                          : 9
 37-bit adder                                          : 9
 38-bit adder                                          : 1
 4-bit adder                                           : 3
 4-bit subtractor                                      : 2
 5-bit adder                                           : 6
 5-bit subtractor                                      : 4
 6-bit adder                                           : 15
 6-bit subtractor                                      : 5
 7-bit adder                                           : 30
 8-bit adder                                           : 8
 9-bit adder                                           : 8
# Registers                                            : 88
 1-bit register                                        : 64
 10-bit register                                       : 2
 11-bit register                                       : 2
 13-bit register                                       : 1
 2-bit register                                        : 1
 24-bit register                                       : 1
 25-bit register                                       : 1
 3-bit register                                        : 1
 31-bit register                                       : 1
 32-bit register                                       : 3
 4-bit register                                        : 3
 7-bit register                                        : 2
 8-bit register                                        : 6
# Latches                                              : 51
 1-bit latch                                           : 51
# Comparators                                          : 419
 10-bit comparator greater                             : 15
 10-bit comparator lessequal                           : 10
 11-bit comparator greater                             : 30
 11-bit comparator lessequal                           : 27
 12-bit comparator lessequal                           : 47
 13-bit comparator lessequal                           : 46
 14-bit comparator lessequal                           : 13
 15-bit comparator lessequal                           : 13
 16-bit comparator lessequal                           : 13
 17-bit comparator lessequal                           : 8
 18-bit comparator lessequal                           : 7
 19-bit comparator lessequal                           : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator lessequal                           : 1
 25-bit comparator lessequal                           : 13
 26-bit comparator lessequal                           : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator lessequal                           : 1
 31-bit comparator lessequal                           : 1
 32-bit comparator greater                             : 58
 32-bit comparator lessequal                           : 57
 33-bit comparator greater                             : 2
 33-bit comparator lessequal                           : 3
 34-bit comparator greater                             : 2
 34-bit comparator lessequal                           : 3
 35-bit comparator greater                             : 2
 35-bit comparator lessequal                           : 3
 36-bit comparator greater                             : 2
 36-bit comparator lessequal                           : 3
 37-bit comparator greater                             : 2
 37-bit comparator lessequal                           : 3
 38-bit comparator lessequal                           : 1
 4-bit comparator equal                                : 1
 7-bit comparator greater                              : 1
 7-bit comparator lessequal                            : 16
 8-bit comparator lessequal                            : 4
 9-bit comparator lessequal                            : 4
# Multiplexers                                         : 7128
 1-bit 2-to-1 multiplexer                              : 6998
 1-bit 22-to-1 multiplexer                             : 1
 10-bit 2-to-1 multiplexer                             : 18
 11-bit 2-to-1 multiplexer                             : 4
 12-bit 2-to-1 multiplexer                             : 6
 13-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 5
 20-bit 2-to-1 multiplexer                             : 3
 22-bit 2-to-1 multiplexer                             : 2
 25-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 4
 31-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 15
 33-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 4
 5-bit 2-to-1 multiplexer                              : 8
 6-bit 2-to-1 multiplexer                              : 24
 7-bit 2-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 19
 9-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 10
 1-bit xor2                                            : 10

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <lose> in Unit <VGA_SQ> is equivalent to the following FF/Latch, which will be removed : <losegame> 
WARNING:Xst:1426 - The value init of the FF/Latch SquareY_9 hinder the constant cleaning in the block VGA_SQ.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <best_score_31> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_7> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_8> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_10> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_11> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_9> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_13> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_14> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_12> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_16> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_17> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_15> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_18> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_19> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_21> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_22> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_20> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_24> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_25> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_23> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_27> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_28> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_26> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_29> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_30> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <NeonBlast>.
The following registers are absorbed into counter <timer_leds>: 1 register on signal <timer_leds>.
The following registers are absorbed into counter <_i000016>: 1 register on signal <_i000016>.
The following registers are absorbed into counter <timer_game>: 1 register on signal <timer_game>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_score[31]_X_5_o_wide_mux_36_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0161>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_score[31]_X_5_o_wide_mux_38_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0163>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_timer_game[6]_X_5_o_wide_mux_40_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <timer_game[6]_PWR_5_o_mod_39_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_timer_game[6]_X_5_o_wide_mux_42_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0167>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_best_score[31]_X_5_o_wide_mux_44_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0169>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_best_score[31]_X_5_o_wide_mux_46_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0171>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_best_time[6]_X_5_o_wide_mux_48_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <best_time[6]_PWR_5_o_mod_47_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_best_time[6]_X_5_o_wide_mux_50_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0175>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <NeonBlast> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_Square>.
The following registers are absorbed into accumulator <score_signal>: 1 register on signal <score_signal>.
The following registers are absorbed into counter <Prescaler>: 1 register on signal <Prescaler>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n1802> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 48-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ScanlineY[10]_PWR_10_o_mod_374_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2715> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0603>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2754> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0610>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <VGA_Square> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_controller>.
The following registers are absorbed into counter <CurrentHPos>: 1 register on signal <CurrentHPos>.
The following registers are absorbed into counter <CurrentVPos>: 1 register on signal <CurrentVPos>.
Unit <VGA_controller> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 11
 16x8-bit single-port distributed Read Only RAM        : 8
 32x48-bit single-port distributed Read Only RAM       : 1
 32x8-bit single-port distributed Read Only RAM        : 1
 8x3-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 427
 10-bit adder                                          : 9
 10-bit addsub                                         : 2
 10-bit subtractor                                     : 2
 11-bit adder                                          : 11
 11-bit adder carry in                                 : 22
 11-bit subtractor                                     : 2
 12-bit adder                                          : 12
 12-bit adder carry in                                 : 60
 12-bit subtractor                                     : 12
 13-bit adder                                          : 29
 13-bit adder carry in                                 : 26
 20-bit subtractor                                     : 2
 24-bit adder                                          : 1
 25-bit adder                                          : 26
 3-bit adder                                           : 2
 3-bit adder carry in                                  : 2
 3-bit subtractor                                      : 1
 32-bit adder                                          : 1
 32-bit adder carry in                                 : 128
 32-bit subtractor                                     : 6
 33-bit adder                                          : 2
 4-bit adder                                           : 4
 4-bit adder carry in                                  : 2
 4-bit subtractor                                      : 1
 5-bit adder                                           : 2
 5-bit adder carry in                                  : 6
 5-bit subtractor                                      : 4
 6-bit adder                                           : 5
 6-bit adder carry in                                  : 10
 6-bit subtractor                                      : 5
 7-bit adder                                           : 1
 7-bit adder carry in                                  : 28
 9-bit adder                                           : 1
# Counters                                             : 7
 11-bit up counter                                     : 2
 13-bit up counter                                     : 1
 24-bit up counter                                     : 1
 31-bit up counter                                     : 1
 32-bit down counter                                   : 1
 7-bit up counter                                      : 1
# Accumulators                                         : 1
 7-bit up accumulator                                  : 1
# Registers                                            : 238
 Flip-Flops                                            : 238
# Comparators                                          : 419
 10-bit comparator greater                             : 15
 10-bit comparator lessequal                           : 10
 11-bit comparator greater                             : 30
 11-bit comparator lessequal                           : 27
 12-bit comparator lessequal                           : 47
 13-bit comparator lessequal                           : 46
 14-bit comparator lessequal                           : 13
 15-bit comparator lessequal                           : 13
 16-bit comparator lessequal                           : 13
 17-bit comparator lessequal                           : 8
 18-bit comparator lessequal                           : 7
 19-bit comparator lessequal                           : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator lessequal                           : 1
 25-bit comparator lessequal                           : 13
 26-bit comparator lessequal                           : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator lessequal                           : 1
 31-bit comparator lessequal                           : 1
 32-bit comparator greater                             : 58
 32-bit comparator lessequal                           : 57
 33-bit comparator greater                             : 2
 33-bit comparator lessequal                           : 3
 34-bit comparator greater                             : 2
 34-bit comparator lessequal                           : 3
 35-bit comparator greater                             : 2
 35-bit comparator lessequal                           : 3
 36-bit comparator greater                             : 2
 36-bit comparator lessequal                           : 3
 37-bit comparator greater                             : 2
 37-bit comparator lessequal                           : 3
 38-bit comparator lessequal                           : 1
 4-bit comparator equal                                : 1
 7-bit comparator greater                              : 1
 7-bit comparator lessequal                            : 16
 8-bit comparator lessequal                            : 4
 9-bit comparator lessequal                            : 4
# Multiplexers                                         : 7098
 1-bit 2-to-1 multiplexer                              : 6972
 1-bit 22-to-1 multiplexer                             : 1
 10-bit 2-to-1 multiplexer                             : 18
 11-bit 2-to-1 multiplexer                             : 2
 12-bit 2-to-1 multiplexer                             : 6
 13-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 5
 20-bit 2-to-1 multiplexer                             : 3
 22-bit 2-to-1 multiplexer                             : 2
 25-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 15
 33-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 4
 5-bit 2-to-1 multiplexer                              : 8
 6-bit 2-to-1 multiplexer                              : 24
 7-bit 2-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 19
 9-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 10
 1-bit xor2                                            : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch SquareY_9 hinder the constant cleaning in the block VGA_Square.
   You should achieve better results by setting this init to 0.
INFO:Xst:2261 - The FF/Latch <lose> in Unit <VGA_Square> is equivalent to the following FF/Latch, which will be removed : <losegame> 
WARNING:Xst:1293 - FF/Latch <SquareX_0> has a constant value of 1 in block <VGA_Square>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_0> has a constant value of 0 in block <VGA_Square>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_1> has a constant value of 0 in block <VGA_Square>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_2> has a constant value of 0 in block <VGA_Square>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_3> has a constant value of 0 in block <VGA_Square>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rock.Z_x_2> has a constant value of 0 in block <VGA_Square>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rock.Z_x_1> has a constant value of 1 in block <VGA_Square>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rock.Z_x_0> has a constant value of 1 in block <VGA_Square>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <seg3_7> has a constant value of 1 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <seg2_7> has a constant value of 1 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <seg0_7> has a constant value of 1 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <seg1_7> has a constant value of 1 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    rockX_0 in unit <VGA_Square>
    fast in unit <VGA_Square>
    rock.flag_btn in unit <VGA_Square>
    rockX_1 in unit <VGA_Square>
    rockX_2 in unit <VGA_Square>
    rockX_3 in unit <VGA_Square>
    rockX_4 in unit <VGA_Square>
    rockX_5 in unit <VGA_Square>
    rockX_6 in unit <VGA_Square>
    rockX_7 in unit <VGA_Square>
    rockX_8 in unit <VGA_Square>
    shotX_1 in unit <VGA_Square>
    rockX_9 in unit <VGA_Square>
    shotX_2 in unit <VGA_Square>
    shotX_3 in unit <VGA_Square>
    shotX_5 in unit <VGA_Square>
    shotX_6 in unit <VGA_Square>
    shotX_4 in unit <VGA_Square>
    shotX_7 in unit <VGA_Square>
    shotX_8 in unit <VGA_Square>
    shotX_9 in unit <VGA_Square>


  List of register instances with asynchronous set or reset and opposite initialization value:
    seg1_5 in unit <NeonBlast>
    seg1_4 in unit <NeonBlast>
    seg1_3 in unit <NeonBlast>
    seg0_5 in unit <NeonBlast>
    seg0_4 in unit <NeonBlast>
    seg0_3 in unit <NeonBlast>
    seg0_2 in unit <NeonBlast>
    seg0_1 in unit <NeonBlast>
    seg0_0 in unit <NeonBlast>
    seg2_5 in unit <NeonBlast>
    seg2_4 in unit <NeonBlast>
    seg2_3 in unit <NeonBlast>
    seg2_0 in unit <NeonBlast>
    seg3_6 in unit <NeonBlast>
    seg3_4 in unit <NeonBlast>
    seg3_3 in unit <NeonBlast>
    seg3_2 in unit <NeonBlast>
    seg3_0 in unit <NeonBlast>
    flag_rst_0018 in unit <NeonBlast>
    rockY_0 in unit <VGA_Square>
    SquareX_8 in unit <VGA_Square>
    SquareX_7 in unit <VGA_Square>
    SquareX_5 in unit <VGA_Square>
    SquareX_3 in unit <VGA_Square>
    SquareX_2 in unit <VGA_Square>
    SquareX_1 in unit <VGA_Square>
    shotY_9 in unit <VGA_Square>
    shotY_6 in unit <VGA_Square>
    shotY_5 in unit <VGA_Square>
    shotY_4 in unit <VGA_Square>
    shotY_2 in unit <VGA_Square>
    SquareY_9 in unit <VGA_Square>
    rockY_4 in unit <VGA_Square>
    rockY_8 in unit <VGA_Square>
    rockY_9 in unit <VGA_Square>
    rockY_7 in unit <VGA_Square>


Optimizing unit <NeonBlast> ...

Optimizing unit <VGA_Square> ...
WARNING:Xst:1293 - FF/Latch <shotX_0> has a constant value of 1 in block <VGA_Square>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <mod_11u_7u> ...

Optimizing unit <mod_11u_5u> ...

Optimizing unit <mod_25u_13u> ...

Optimizing unit <VGA_controller> ...
WARNING:Xst:1293 - FF/Latch <best_score_7> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_9> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_10> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_8> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_11> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_12> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_13> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_14> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_16> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_17> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_15> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_19> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_20> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_18> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_22> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_23> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_21> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_25> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_26> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_24> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_28> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_29> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_27> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_31> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <best_score_30> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <VGA_SQ/shot.counter_25> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/shot.counter_24> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/shot.counter_23> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/shot.counter_22> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/shot.counter_21> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/shot.counter_20> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/shot.counter_19> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/shot.counter_18> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/shot.counter_17> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/shot.counter_16> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/shot.counter_15> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/shot.counter_14> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/shot.counter_13> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/shot.counter_12> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/shot.counter_11> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/shot.counter_10> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_Control/CurrentVPos_10> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_Control/CurrentHPos_10> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/speed_31> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/speed_30> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/speed_29> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/speed_28> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/speed_27> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/speed_26> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/speed_25> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/speed_24> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/speed_23> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/speed_22> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/speed_21> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/speed_20> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/shot.counter_31> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/shot.counter_30> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/shot.counter_29> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/shot.counter_28> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/shot.counter_27> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/shot.counter_26> has a constant value of 0 in block <NeonBlast>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <leds_signal_1> in Unit <NeonBlast> is equivalent to the following 3 FFs/Latches, which will be removed : <leds_signal_3> <leds_signal_5> <leds_signal_7> 
INFO:Xst:2261 - The FF/Latch <Leds_0> in Unit <NeonBlast> is equivalent to the following 3 FFs/Latches, which will be removed : <Leds_2> <Leds_4> <Leds_6> 
INFO:Xst:2261 - The FF/Latch <Leds_1> in Unit <NeonBlast> is equivalent to the following 3 FFs/Latches, which will be removed : <Leds_3> <Leds_5> <Leds_7> 
INFO:Xst:3203 - The FF/Latch <leds_signal_1> in Unit <NeonBlast> is the opposite to the following 4 FFs/Latches, which will be removed : <leds_signal_0> <leds_signal_2> <leds_signal_4> <leds_signal_6> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block NeonBlast, actual ratio is 90.
WARNING:Xst:1426 - The value init of the FF/Latch seg3_0_LD hinder the constant cleaning in the block NeonBlast.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch seg3_2_LD hinder the constant cleaning in the block NeonBlast.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch VGA_SQ/rockY_0_LD hinder the constant cleaning in the block NeonBlast.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch VGA_SQ/SquareY_9 hinder the constant cleaning in the block NeonBlast.
   You should achieve better results by setting this init to 0.
INFO:Xst:2261 - The FF/Latch <seg3_2_LD> in Unit <NeonBlast> is equivalent to the following FF/Latch, which will be removed : <VGA_SQ/SquareY_9> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 368
 Flip-Flops                                            : 368

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : NeonBlast.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 7003
#      GND                         : 1
#      INV                         : 196
#      LUT1                        : 157
#      LUT2                        : 344
#      LUT3                        : 638
#      LUT4                        : 571
#      LUT5                        : 1015
#      LUT6                        : 1159
#      MUXCY                       : 1500
#      MUXF7                       : 33
#      VCC                         : 1
#      XORCY                       : 1388
# FlipFlops/Latches                : 414
#      FD                          : 5
#      FDC                         : 72
#      FDCE                        : 126
#      FDE                         : 53
#      FDP                         : 32
#      FDPE                        : 34
#      FDR                         : 14
#      FDRE                        : 25
#      FDSE                        : 7
#      LD                          : 11
#      LDC                         : 2
#      LDE                         : 14
#      LDP                         : 19
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 35
#      IBUF                        : 7
#      OBUF                        : 28

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             414  out of  11440     3%  
 Number of Slice LUTs:                 4080  out of   5720    71%  
    Number used as Logic:              4080  out of   5720    71%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4222
   Number with an unused Flip Flop:    3808  out of   4222    90%  
   Number with an unused LUT:           142  out of   4222     3%  
   Number of fully used LUT-FF pairs:   272  out of   4222     6%  
   Number of unique control sets:        92

IO Utilization: 
 Number of IOs:                          42
 Number of bonded IOBs:                  36  out of    102    35%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------+----------------------------------+-------+
Clock Signal                                                                 | Clock buffer(FF name)            | Load  |
-----------------------------------------------------------------------------+----------------------------------+-------+
CLOCK_24                                                                     | BUFGP                            | 368   |
end_game(end_game:O)                                                         | NONE(*)(best_score_5)            | 14    |
VGA_SQ/RESET_rockflag_OR_68_o(VGA_SQ/RESET_rockflag_OR_68_o1:O)              | NONE(*)(VGA_SQ/rocknum_0)        | 8     |
RESET_N                                                                      | IBUF+BUFG                        | 3     |
VGA_SQ/RESET_random[24]_AND_111_o(VGA_SQ/RESET_random[24]_AND_111_o1:O)      | NONE(*)(VGA_SQ/rockX_0_LDC1)     | 1     |
VGA_SQ/RESET_fast_AND_114_o(VGA_SQ/RESET_fast_AND_114_o1:O)                  | NONE(*)(VGA_SQ/fast_LDC)         | 1     |
VGA_SQ/RESET_rock.flag_btn_AND_112_o(VGA_SQ/RESET_rock.flag_btn_AND_112_o1:O)| NONE(*)(VGA_SQ/rock.flag_btn_LDC)| 1     |
VGA_SQ/RESET_random[24]_AND_109_o(VGA_SQ/RESET_random[24]_AND_109_o1:O)      | NONE(*)(VGA_SQ/rockX_1_LDC1)     | 1     |
VGA_SQ/RESET_random[24]_AND_107_o(VGA_SQ/RESET_random[24]_AND_107_o1:O)      | NONE(*)(VGA_SQ/rockX_2_LDC1)     | 1     |
VGA_SQ/RESET_random[24]_AND_105_o(VGA_SQ/RESET_random[24]_AND_105_o1:O)      | NONE(*)(VGA_SQ/rockX_3_LDC1)     | 1     |
VGA_SQ/RESET_random[24]_AND_103_o(VGA_SQ/RESET_random[24]_AND_103_o1:O)      | NONE(*)(VGA_SQ/rockX_4_LDC1)     | 1     |
VGA_SQ/RESET_random[24]_AND_101_o(VGA_SQ/RESET_random[24]_AND_101_o1:O)      | NONE(*)(VGA_SQ/rockX_5_LDC1)     | 1     |
VGA_SQ/RESET_random[24]_AND_99_o(VGA_SQ/RESET_random[24]_AND_99_o1:O)        | NONE(*)(VGA_SQ/rockX_6_LDC1)     | 1     |
VGA_SQ/RESET_random[24]_AND_97_o(VGA_SQ/RESET_random[24]_AND_97_o1:O)        | NONE(*)(VGA_SQ/rockX_7_LDC1)     | 1     |
VGA_SQ/RESET_random[24]_AND_95_o(VGA_SQ/RESET_random[24]_AND_95_o1:O)        | NONE(*)(VGA_SQ/rockX_8_LDC1)     | 1     |
VGA_SQ/RESET_SquareX[9]_AND_89_o(VGA_SQ/RESET_SquareX[9]_AND_89_o1:O)        | NONE(*)(VGA_SQ/shotX_1_LDC1)     | 1     |
VGA_SQ/RESET_BUS_0008_AND_93_o(VGA_SQ/RESET_BUS_0008_AND_93_o1:O)            | NONE(*)(VGA_SQ/rockX_9_LDC1)     | 1     |
VGA_SQ/RESET_SquareX[9]_AND_87_o(VGA_SQ/RESET_SquareX[9]_AND_87_o1:O)        | NONE(*)(VGA_SQ/shotX_2_LDC1)     | 1     |
VGA_SQ/RESET_SquareX[9]_AND_85_o(VGA_SQ/RESET_SquareX[9]_AND_85_o1:O)        | NONE(*)(VGA_SQ/shotX_3_LDC1)     | 1     |
VGA_SQ/RESET_SquareX[9]_AND_81_o(VGA_SQ/RESET_SquareX[9]_AND_81_o1:O)        | NONE(*)(VGA_SQ/shotX_5_LDC1)     | 1     |
VGA_SQ/RESET_SquareX[9]_AND_79_o(VGA_SQ/RESET_SquareX[9]_AND_79_o1:O)        | NONE(*)(VGA_SQ/shotX_6_LDC1)     | 1     |
VGA_SQ/RESET_SquareX[9]_AND_83_o(VGA_SQ/RESET_SquareX[9]_AND_83_o1:O)        | NONE(*)(VGA_SQ/shotX_4_LDC1)     | 1     |
VGA_SQ/RESET_SquareX[9]_AND_77_o(VGA_SQ/RESET_SquareX[9]_AND_77_o1:O)        | NONE(*)(VGA_SQ/shotX_7_LDC1)     | 1     |
VGA_SQ/RESET_SquareX[9]_AND_75_o(VGA_SQ/RESET_SquareX[9]_AND_75_o1:O)        | NONE(*)(VGA_SQ/shotX_8_LDC1)     | 1     |
VGA_SQ/RESET_SquareX[9]_AND_73_o(VGA_SQ/RESET_SquareX[9]_AND_73_o1:O)        | NONE(*)(VGA_SQ/shotX_9_LDC1)     | 1     |
-----------------------------------------------------------------------------+----------------------------------+-------+
(*) These 23 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 50.609ns (Maximum Frequency: 19.759MHz)
   Minimum input arrival time before clock: 7.619ns
   Maximum output required time after clock: 46.781ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK_24'
  Clock period: 50.609ns (frequency: 19.759MHz)
  Total number of paths / destination ports: 3217689221107913800000000 / 689
-------------------------------------------------------------------------
Delay:               50.609ns (Levels of Logic = 57)
  Source:            counter_17 (FF)
  Destination:       VGA_SQ/rockX_7_C_7 (FF)
  Source Clock:      CLOCK_24 rising
  Destination Clock: CLOCK_24 rising

  Data Path: counter_17 to VGA_SQ/rockX_7_C_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            13   0.447   1.161  counter_17 (counter_17)
     LUT4:I1->O            7   0.205   0.774  VGA_SQ/random[24]_PWR_10_o_mod_55/BUS_0014_INV_518_o111 (VGA_SQ/random[24]_PWR_10_o_mod_55/BUS_0014_INV_518_o11)
     LUT6:I5->O            2   0.205   0.617  VGA_SQ/random[24]_PWR_10_o_mod_55/BUS_0014_INV_518_o1_1 (VGA_SQ/random[24]_PWR_10_o_mod_55/BUS_0014_INV_518_o1)
     LUT6:I5->O           15   0.205   1.210  VGA_SQ/random[24]_PWR_10_o_mod_55/Mmux_a[19]_a[24]_MUX_987_o11 (VGA_SQ/random[24]_PWR_10_o_mod_55/Madd_a[24]_GND_20_o_add_29_OUT_lut<19>)
     LUT6:I3->O            3   0.205   0.651  VGA_SQ/random[24]_PWR_10_o_mod_55/BUS_0015_INV_544_o15_1 (VGA_SQ/random[24]_PWR_10_o_mod_55/BUS_0015_INV_544_o15)
     LUT5:I4->O            5   0.205   0.943  VGA_SQ/random[24]_PWR_10_o_mod_55/Mmux_a[20]_a[24]_MUX_1011_o11 (VGA_SQ/random[24]_PWR_10_o_mod_55/a[20]_a[24]_MUX_1011_o)
     LUT6:I3->O            7   0.205   0.774  VGA_SQ/random[24]_PWR_10_o_mod_55/BUS_0016_INV_570_o14_SW1 (N236)
     LUT6:I5->O            6   0.205   0.745  VGA_SQ/random[24]_PWR_10_o_mod_55/BUS_0016_INV_570_o14_1 (VGA_SQ/random[24]_PWR_10_o_mod_55/BUS_0016_INV_570_o14)
     LUT6:I5->O            4   0.205   1.028  VGA_SQ/random[24]_PWR_10_o_mod_55/BUS_0017_INV_596_o23 (VGA_SQ/random[24]_PWR_10_o_mod_55/BUS_0017_INV_596_o22)
     LUT6:I1->O            6   0.203   0.745  VGA_SQ/random[24]_PWR_10_o_mod_55/BUS_0017_INV_596_o24_1 (VGA_SQ/random[24]_PWR_10_o_mod_55/BUS_0017_INV_596_o24)
     LUT5:I4->O            5   0.205   1.079  VGA_SQ/random[24]_PWR_10_o_mod_55/Mmux_a[18]_a[24]_MUX_1063_o11 (VGA_SQ/random[24]_PWR_10_o_mod_55/a[18]_a[24]_MUX_1063_o)
     LUT6:I0->O            5   0.203   0.715  VGA_SQ/random[24]_PWR_10_o_mod_55/BUS_0018_INV_622_o24_1 (VGA_SQ/random[24]_PWR_10_o_mod_55/BUS_0018_INV_622_o24)
     LUT5:I4->O            9   0.205   1.058  VGA_SQ/random[24]_PWR_10_o_mod_55/Mmux_a[19]_a[24]_MUX_1087_o11 (VGA_SQ/random[24]_PWR_10_o_mod_55/a[19]_a[24]_MUX_1087_o)
     LUT6:I3->O            5   0.205   0.715  VGA_SQ/random[24]_PWR_10_o_mod_55/BUS_0019_INV_648_o24_1 (VGA_SQ/random[24]_PWR_10_o_mod_55/BUS_0019_INV_648_o24)
     LUT3:I2->O            3   0.205   0.995  VGA_SQ/random[24]_PWR_10_o_mod_55/Mmux_a[0]_a[24]_MUX_1131_o111 (VGA_SQ/random[24]_PWR_10_o_mod_55/a[10]_a[24]_MUX_1121_o)
     LUT6:I1->O            5   0.203   0.715  VGA_SQ/random[24]_PWR_10_o_mod_55/BUS_0020_INV_674_o24_SW0 (N240)
     LUT6:I5->O            6   0.205   0.745  VGA_SQ/random[24]_PWR_10_o_mod_55/BUS_0020_INV_674_o24_1 (VGA_SQ/random[24]_PWR_10_o_mod_55/BUS_0020_INV_674_o24)
     LUT3:I2->O            4   0.205   1.048  VGA_SQ/random[24]_PWR_10_o_mod_55/Mmux_a[23]_a[24]_MUX_1133_o11 (VGA_SQ/random[24]_PWR_10_o_mod_55/a[23]_a[24]_MUX_1133_o)
     LUT6:I0->O            4   0.203   0.684  VGA_SQ/random[24]_PWR_10_o_mod_55/BUS_0021_INV_700_o26_1 (VGA_SQ/random[24]_PWR_10_o_mod_55/BUS_0021_INV_700_o26)
     LUT5:I4->O            8   0.205   1.031  VGA_SQ/random[24]_PWR_10_o_mod_55/BUS_0022_INV_726_o26_SW0 (N225)
     LUT6:I3->O           11   0.205   0.883  VGA_SQ/random[24]_PWR_10_o_mod_55/BUS_0022_INV_726_o26_2 (VGA_SQ/random[24]_PWR_10_o_mod_55/BUS_0022_INV_726_o261)
     LUT3:I2->O            1   0.205   0.827  VGA_SQ/random[24]_PWR_10_o_mod_55/Mmux_a[24]_a[24]_MUX_1182_o11_1 (VGA_SQ/random[24]_PWR_10_o_mod_55/Mmux_a[24]_a[24]_MUX_1182_o11)
     LUT5:I1->O            8   0.203   0.803  VGA_SQ/random[24]_PWR_10_o_mod_55/Mmux_a[20]_a[24]_MUX_1211_o11_SW0 (N266)
     LUT6:I5->O            4   0.205   1.048  VGA_SQ/random[24]_PWR_10_o_mod_55/Mmux_a[20]_a[24]_MUX_1211_o11 (VGA_SQ/random[24]_PWR_10_o_mod_55/a[20]_a[24]_MUX_1211_o)
     LUT6:I0->O            3   0.203   0.651  VGA_SQ/random[24]_PWR_10_o_mod_55/BUS_0024_INV_778_o32 (VGA_SQ/random[24]_PWR_10_o_mod_55/BUS_0024_INV_778_o31)
     LUT6:I5->O            9   0.205   0.830  VGA_SQ/random[24]_PWR_10_o_mod_55/BUS_0024_INV_778_o36_2 (VGA_SQ/random[24]_PWR_10_o_mod_55/BUS_0024_INV_778_o361)
     LUT3:I2->O            5   0.205   1.059  VGA_SQ/random[24]_PWR_10_o_mod_55/Mmux_a[0]_a[24]_MUX_1256_o181 (VGA_SQ/random[24]_PWR_10_o_mod_55/a[5]_a[24]_MUX_1251_o)
     LUT5:I0->O            1   0.203   0.000  VGA_SQ/random[24]_PWR_10_o_mod_55/Mcompar_BUS_0025_INV_804_o_lut<0> (VGA_SQ/random[24]_PWR_10_o_mod_55/Mcompar_BUS_0025_INV_804_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  VGA_SQ/random[24]_PWR_10_o_mod_55/Mcompar_BUS_0025_INV_804_o_cy<0> (VGA_SQ/random[24]_PWR_10_o_mod_55/Mcompar_BUS_0025_INV_804_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/random[24]_PWR_10_o_mod_55/Mcompar_BUS_0025_INV_804_o_cy<1> (VGA_SQ/random[24]_PWR_10_o_mod_55/Mcompar_BUS_0025_INV_804_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/random[24]_PWR_10_o_mod_55/Mcompar_BUS_0025_INV_804_o_cy<2> (VGA_SQ/random[24]_PWR_10_o_mod_55/Mcompar_BUS_0025_INV_804_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/random[24]_PWR_10_o_mod_55/Mcompar_BUS_0025_INV_804_o_cy<3> (VGA_SQ/random[24]_PWR_10_o_mod_55/Mcompar_BUS_0025_INV_804_o_cy<3>)
     MUXCY:CI->O          28   0.213   1.235  VGA_SQ/random[24]_PWR_10_o_mod_55/Mcompar_BUS_0025_INV_804_o_cy<4> (VGA_SQ/random[24]_PWR_10_o_mod_55/BUS_0025_INV_804_o)
     LUT3:I2->O            4   0.205   1.028  VGA_SQ/random[24]_PWR_10_o_mod_55/Mmux_a[0]_a[24]_MUX_1281_o113 (VGA_SQ/random[24]_PWR_10_o_mod_55/a[10]_a[24]_MUX_1271_o)
     LUT5:I0->O            1   0.203   0.000  VGA_SQ/random[24]_PWR_10_o_mod_55/Mcompar_BUS_0026_INV_830_o_lut<1> (VGA_SQ/random[24]_PWR_10_o_mod_55/Mcompar_BUS_0026_INV_830_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  VGA_SQ/random[24]_PWR_10_o_mod_55/Mcompar_BUS_0026_INV_830_o_cy<1> (VGA_SQ/random[24]_PWR_10_o_mod_55/Mcompar_BUS_0026_INV_830_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/random[24]_PWR_10_o_mod_55/Mcompar_BUS_0026_INV_830_o_cy<2> (VGA_SQ/random[24]_PWR_10_o_mod_55/Mcompar_BUS_0026_INV_830_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/random[24]_PWR_10_o_mod_55/Mcompar_BUS_0026_INV_830_o_cy<3> (VGA_SQ/random[24]_PWR_10_o_mod_55/Mcompar_BUS_0026_INV_830_o_cy<3>)
     MUXCY:CI->O          10   0.213   0.857  VGA_SQ/random[24]_PWR_10_o_mod_55/Mcompar_BUS_0026_INV_830_o_cy<4> (VGA_SQ/random[24]_PWR_10_o_mod_55/BUS_0026_INV_830_o)
     LUT2:I1->O            1   0.205   0.000  VGA_SQ/random[24]_PWR_10_o_mod_55/Mmux_o71 (VGA_SQ/n0707<3>)
     MUXCY:S->O            1   0.172   0.000  VGA_SQ/Madd_random[24]_GND_9_o_add_56_OUT_cy<3> (VGA_SQ/Madd_random[24]_GND_9_o_add_56_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Madd_random[24]_GND_9_o_add_56_OUT_cy<4> (VGA_SQ/Madd_random[24]_GND_9_o_add_56_OUT_cy<4>)
     XORCY:CI->O          32   0.180   1.396  VGA_SQ/Madd_random[24]_GND_9_o_add_56_OUT_xor<5> (VGA_SQ/random[24]_PWR_10_o_div_63/Madd_a[12]_GND_23_o_add_19_OUT_cy<5>)
     LUT4:I2->O            6   0.203   0.745  VGA_SQ/random[24]_PWR_10_o_mod_57/Mmux_a[0]_a[12]_MUX_1656_o181_SW2 (N494)
     LUT6:I5->O           11   0.205   0.883  VGA_SQ/random[24]_PWR_10_o_mod_57/BUS_0010_INV_1027_o1 (VGA_SQ/random[24]_PWR_10_o_mod_57/BUS_0010_INV_1027_o)
     LUT6:I5->O           11   0.205   0.883  VGA_SQ/random[24]_PWR_10_o_mod_57/BUS_0011_INV_1041_o1211 (VGA_SQ/random[24]_PWR_10_o_mod_57/BUS_0011_INV_1041_o121)
     LUT6:I5->O           18   0.205   1.050  VGA_SQ/random[24]_PWR_10_o_mod_57/BUS_0011_INV_1041_o1 (VGA_SQ/random[24]_PWR_10_o_mod_57/BUS_0011_INV_1041_o)
     LUT6:I5->O           18   0.205   1.050  VGA_SQ/random[24]_PWR_10_o_mod_57/BUS_0012_INV_1055_o1211 (VGA_SQ/random[24]_PWR_10_o_mod_57/BUS_0012_INV_1055_o121)
     LUT6:I5->O            1   0.205   0.000  VGA_SQ/random[24]_PWR_10_o_mod_57/BUS_0012_INV_1055_o14_SW9_G (N643)
     MUXF7:I1->O           1   0.140   0.580  VGA_SQ/random[24]_PWR_10_o_mod_57/BUS_0012_INV_1055_o14_SW9 (N453)
     LUT6:I5->O            6   0.205   0.745  VGA_SQ/random[24]_PWR_10_o_mod_57/Mmux_a[0]_a[12]_MUX_1682_o161 (VGA_SQ/random[24]_PWR_10_o_mod_57/a[6]_a[12]_MUX_1676_o)
     LUT6:I5->O            5   0.205   0.715  VGA_SQ/random[24]_PWR_10_o_mod_57/BUS_0013_INV_1069_o12 (VGA_SQ/random[24]_PWR_10_o_mod_57/BUS_0013_INV_1069_o11)
     LUT6:I5->O            1   0.205   0.580  VGA_SQ/random[24]_PWR_10_o_mod_57/BUS_0013_INV_1069_o13_1 (VGA_SQ/random[24]_PWR_10_o_mod_57/BUS_0013_INV_1069_o13)
     LUT6:I5->O            3   0.205   0.651  VGA_SQ/random[24]_PWR_10_o_mod_57/BUS_0014_INV_1083_o2411 (VGA_SQ/random[24]_PWR_10_o_mod_57/BUS_0014_INV_1083_o241)
     LUT6:I5->O           11   0.205   0.987  VGA_SQ/random[24]_PWR_10_o_mod_57/BUS_0014_INV_1083_o24 (VGA_SQ/random[24]_PWR_10_o_mod_57/BUS_0014_INV_1083_o24)
     LUT6:I4->O            5   0.203   0.962  VGA_SQ/random[24]_PWR_10_o_mod_57/Mmux_o311 (VGA_SQ/random[24]_PWR_10_o_mod_57/Mmux_o31)
     LUT6:I2->O            9   0.203   0.830  VGA_SQ/Madd_n0710_cy<5>11 (VGA_SQ/Madd_n0710_cy<5>)
     LUT6:I5->O            3   0.205   0.650  VGA_SQ/RESET_random[24]_AND_97_o1 (VGA_SQ/RESET_random[24]_AND_97_o)
     FDC:CLR                   0.430          VGA_SQ/rockX_7_C_7
    ----------------------------------------
    Total                     50.609ns (11.251ns logic, 39.358ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'end_game'
  Clock period: 4.603ns (frequency: 217.259MHz)
  Total number of paths / destination ports: 196 / 14
-------------------------------------------------------------------------
Delay:               4.603ns (Levels of Logic = 16)
  Source:            best_score_5 (LATCH)
  Destination:       best_score_5 (LATCH)
  Source Clock:      end_game falling
  Destination Clock: end_game falling

  Data Path: best_score_5 to best_score_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             16   0.498   1.252  best_score_5 (best_score_5)
     LUT4:I0->O            0   0.203   0.000  Mcompar_score[31]_best_score[31]_LessThan_20_o_lutdi2 (Mcompar_score[31]_best_score[31]_LessThan_20_o_lutdi2)
     MUXCY:DI->O           1   0.145   0.000  Mcompar_score[31]_best_score[31]_LessThan_20_o_cy<2> (Mcompar_score[31]_best_score[31]_LessThan_20_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_score[31]_best_score[31]_LessThan_20_o_cy<3> (Mcompar_score[31]_best_score[31]_LessThan_20_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_score[31]_best_score[31]_LessThan_20_o_cy<4> (Mcompar_score[31]_best_score[31]_LessThan_20_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_score[31]_best_score[31]_LessThan_20_o_cy<5> (Mcompar_score[31]_best_score[31]_LessThan_20_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_score[31]_best_score[31]_LessThan_20_o_cy<6> (Mcompar_score[31]_best_score[31]_LessThan_20_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_score[31]_best_score[31]_LessThan_20_o_cy<7> (Mcompar_score[31]_best_score[31]_LessThan_20_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_score[31]_best_score[31]_LessThan_20_o_cy<8> (Mcompar_score[31]_best_score[31]_LessThan_20_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_score[31]_best_score[31]_LessThan_20_o_cy<9> (Mcompar_score[31]_best_score[31]_LessThan_20_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_score[31]_best_score[31]_LessThan_20_o_cy<10> (Mcompar_score[31]_best_score[31]_LessThan_20_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_score[31]_best_score[31]_LessThan_20_o_cy<11> (Mcompar_score[31]_best_score[31]_LessThan_20_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_score[31]_best_score[31]_LessThan_20_o_cy<12> (Mcompar_score[31]_best_score[31]_LessThan_20_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_score[31]_best_score[31]_LessThan_20_o_cy<13> (Mcompar_score[31]_best_score[31]_LessThan_20_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_score[31]_best_score[31]_LessThan_20_o_cy<14> (Mcompar_score[31]_best_score[31]_LessThan_20_o_cy<14>)
     MUXCY:CI->O           1   0.213   0.579  Mcompar_score[31]_best_score[31]_LessThan_20_o_cy<15> (Mcompar_score[31]_best_score[31]_LessThan_20_o_cy<15>)
     INV:I->O             14   0.206   0.957  Mcompar_score[31]_best_score[31]_LessThan_20_o_cy<15>_inv1_INV_0 (score[31]_best_score[31]_LessThan_20_o)
     LDE:GE                    0.322          best_score_5
    ----------------------------------------
    Total                      4.603ns (1.815ns logic, 2.788ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'VGA_SQ/RESET_fast_AND_114_o'
  Clock period: 2.780ns (frequency: 359.738MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.780ns (Levels of Logic = 1)
  Source:            VGA_SQ/fast_LDC (LATCH)
  Destination:       VGA_SQ/fast_LDC (LATCH)
  Source Clock:      VGA_SQ/RESET_fast_AND_114_o falling
  Destination Clock: VGA_SQ/RESET_fast_AND_114_o falling

  Data Path: VGA_SQ/fast_LDC to VGA_SQ/fast_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              8   0.498   1.031  VGA_SQ/fast_LDC (VGA_SQ/fast_LDC)
     LUT4:I1->O            2   0.205   0.616  VGA_SQ/RESET_fast_AND_115_o1 (VGA_SQ/RESET_fast_AND_115_o)
     LDC:CLR                   0.430          VGA_SQ/fast_LDC
    ----------------------------------------
    Total                      2.780ns (1.133ns logic, 1.647ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'VGA_SQ/RESET_rock.flag_btn_AND_112_o'
  Clock period: 2.678ns (frequency: 373.441MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.678ns (Levels of Logic = 1)
  Source:            VGA_SQ/rock.flag_btn_LDC (LATCH)
  Destination:       VGA_SQ/rock.flag_btn_LDC (LATCH)
  Source Clock:      VGA_SQ/RESET_rock.flag_btn_AND_112_o falling
  Destination Clock: VGA_SQ/RESET_rock.flag_btn_AND_112_o falling

  Data Path: VGA_SQ/rock.flag_btn_LDC to VGA_SQ/rock.flag_btn_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.931  VGA_SQ/rock.flag_btn_LDC (VGA_SQ/rock.flag_btn_LDC)
     LUT5:I1->O            2   0.203   0.616  VGA_SQ/RESET_rock.flag_btn_AND_113_o1 (VGA_SQ/RESET_rock.flag_btn_AND_113_o)
     LDC:CLR                   0.430          VGA_SQ/rock.flag_btn_LDC
    ----------------------------------------
    Total                      2.678ns (1.131ns logic, 1.547ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK_24'
  Total number of paths / destination ports: 1146 / 601
-------------------------------------------------------------------------
Offset:              7.619ns (Levels of Logic = 6)
  Source:            Key<0> (PAD)
  Destination:       VGA_SQ/rockY_0_C_0 (FF)
  Destination Clock: CLOCK_24 rising

  Data Path: Key<0> to VGA_SQ/rockY_0_C_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   1.222   1.300  Key_0_IBUF (Key_0_IBUF)
     LUT5:I2->O           22   0.205   1.238  VGA_SQ/Mmux_rock.flag_btn_PWR_10_o_MUX_2091_o11 (VGA_SQ/rock.flag_btn_PWR_10_o_MUX_2091_o)
     LUT6:I4->O            1   0.203   0.580  VGA_SQ/Mmux_rock.counter[19]_rock.counter[19]_mux_90_OUT11013 (VGA_SQ/Mmux_rock.counter[19]_rock.counter[19]_mux_90_OUT11013)
     LUT3:I2->O            2   0.205   0.721  VGA_SQ/Mmux_rock.counter[19]_rock.counter[19]_mux_90_OUT11014 (VGA_SQ/Mmux_rock.counter[19]_rock.counter[19]_mux_90_OUT11014)
     LUT5:I3->O           20   0.203   1.437  VGA_SQ/Mmux_rock.counter[19]_rock.counter[19]_mux_90_OUT11015 (VGA_SQ/Mmux_rock.counter[19]_rock.counter[19]_mux_90_OUT1101)
     LUT5:I0->O            2   0.203   0.000  VGA_SQ/Mmux_rock.counter[19]_rock.counter[19]_mux_90_OUT1102 (VGA_SQ/rockX[9]_rockX[9]_mux_91_OUT<0>)
     FDC:D                     0.102          VGA_SQ/rockX_0_C_0
    ----------------------------------------
    Total                      7.619ns (2.343ns logic, 5.276ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RESET_N'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.277ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       flag_rst_0018 (LATCH)
  Destination Clock: RESET_N rising

  Data Path: RESET_N to flag_rst_0018
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            83   1.222   1.765  RESET_N_IBUF (RESET_N_IBUF)
     INV:I->O            194   0.206   2.047  RESET_N_IBUF_BUFG_LUT1_INV_0 (RESET_N_IBUF_BUFG_LUT1)
     LD:D                      0.037          flag_rst_0018
    ----------------------------------------
    Total                      5.277ns (1.465ns logic, 3.812ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_random[24]_AND_111_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.488ns (Levels of Logic = 3)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/rockX_0_LDC1 (LATCH)
  Destination Clock: VGA_SQ/RESET_random[24]_AND_111_o falling

  Data Path: RESET_N to VGA_SQ/rockX_0_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            83   1.222   2.130  RESET_N_IBUF (RESET_N_IBUF)
     LUT6:I0->O            2   0.203   0.721  VGA_SQ/RESET_random[24]_AND_110_o1 (VGA_SQ/RESET_random[24]_AND_110_o)
     LUT2:I0->O            1   0.203   0.579  VGA_SQ/rockX_0_LDC (VGA_SQ/rockX_0_LDC)
     LDP:PRE                   0.430          VGA_SQ/rockX_0_LDC1
    ----------------------------------------
    Total                      5.488ns (2.058ns logic, 3.430ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_fast_AND_114_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.239ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/fast_LDC (LATCH)
  Destination Clock: VGA_SQ/RESET_fast_AND_114_o falling

  Data Path: RESET_N to VGA_SQ/fast_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            83   1.222   1.766  RESET_N_IBUF (RESET_N_IBUF)
     LUT4:I3->O            2   0.205   0.616  VGA_SQ/RESET_fast_AND_115_o1 (VGA_SQ/RESET_fast_AND_115_o)
     LDC:CLR                   0.430          VGA_SQ/fast_LDC
    ----------------------------------------
    Total                      4.239ns (1.857ns logic, 2.382ns route)
                                       (43.8% logic, 56.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_rock.flag_btn_AND_112_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.239ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/rock.flag_btn_LDC (LATCH)
  Destination Clock: VGA_SQ/RESET_rock.flag_btn_AND_112_o falling

  Data Path: RESET_N to VGA_SQ/rock.flag_btn_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            83   1.222   1.766  RESET_N_IBUF (RESET_N_IBUF)
     LUT5:I4->O            2   0.205   0.616  VGA_SQ/RESET_rock.flag_btn_AND_113_o1 (VGA_SQ/RESET_rock.flag_btn_AND_113_o)
     LDC:CLR                   0.430          VGA_SQ/rock.flag_btn_LDC
    ----------------------------------------
    Total                      4.239ns (1.857ns logic, 2.382ns route)
                                       (43.8% logic, 56.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_random[24]_AND_109_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.467ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/rockX_1_LDC1 (LATCH)
  Destination Clock: VGA_SQ/RESET_random[24]_AND_109_o falling

  Data Path: RESET_N to VGA_SQ/rockX_1_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            83   1.222   1.994  RESET_N_IBUF (RESET_N_IBUF)
     LUT3:I0->O            2   0.205   0.616  VGA_SQ/RESET_random[24]_AND_108_o1 (VGA_SQ/rockX_1_LDC)
     LDP:PRE                   0.430          VGA_SQ/rockX_1_LDC1
    ----------------------------------------
    Total                      4.467ns (1.857ns logic, 2.610ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_random[24]_AND_107_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              6.396ns (Levels of Logic = 5)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/rockX_2_LDC1 (LATCH)
  Destination Clock: VGA_SQ/RESET_random[24]_AND_107_o falling

  Data Path: RESET_N to VGA_SQ/rockX_2_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            83   1.222   1.766  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I1->O            3   0.205   0.995  VGA_SQ/random[24]_PWR_10_o_mod_57/Mmux_o32_SW3 (N437)
     LUT5:I0->O            1   0.203   0.000  VGA_SQ/RESET_random[24]_AND_107_o1_G (N653)
     MUXF7:I1->O           3   0.140   0.651  VGA_SQ/RESET_random[24]_AND_107_o1 (VGA_SQ/RESET_random[24]_AND_107_o)
     LUT2:I1->O            1   0.205   0.579  VGA_SQ/rockX_2_LDC (VGA_SQ/rockX_2_LDC)
     LDP:PRE                   0.430          VGA_SQ/rockX_2_LDC1
    ----------------------------------------
    Total                      6.396ns (2.405ns logic, 3.991ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_random[24]_AND_105_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.488ns (Levels of Logic = 3)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/rockX_3_LDC1 (LATCH)
  Destination Clock: VGA_SQ/RESET_random[24]_AND_105_o falling

  Data Path: RESET_N to VGA_SQ/rockX_3_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            83   1.222   2.130  RESET_N_IBUF (RESET_N_IBUF)
     LUT6:I0->O            2   0.203   0.721  VGA_SQ/RESET_random[24]_AND_104_o1 (VGA_SQ/RESET_random[24]_AND_104_o)
     LUT2:I0->O            1   0.203   0.579  VGA_SQ/rockX_3_LDC (VGA_SQ/rockX_3_LDC)
     LDP:PRE                   0.430          VGA_SQ/rockX_3_LDC1
    ----------------------------------------
    Total                      5.488ns (2.058ns logic, 3.430ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_random[24]_AND_103_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.488ns (Levels of Logic = 3)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/rockX_4_LDC1 (LATCH)
  Destination Clock: VGA_SQ/RESET_random[24]_AND_103_o falling

  Data Path: RESET_N to VGA_SQ/rockX_4_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            83   1.222   2.130  RESET_N_IBUF (RESET_N_IBUF)
     LUT6:I0->O            2   0.203   0.721  VGA_SQ/RESET_random[24]_AND_102_o1 (VGA_SQ/RESET_random[24]_AND_102_o)
     LUT2:I0->O            1   0.203   0.579  VGA_SQ/rockX_4_LDC (VGA_SQ/rockX_4_LDC)
     LDP:PRE                   0.430          VGA_SQ/rockX_4_LDC1
    ----------------------------------------
    Total                      5.488ns (2.058ns logic, 3.430ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_random[24]_AND_101_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              7.272ns (Levels of Logic = 4)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/rockX_5_LDC1 (LATCH)
  Destination Clock: VGA_SQ/RESET_random[24]_AND_101_o falling

  Data Path: RESET_N to VGA_SQ/rockX_5_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            83   1.222   1.870  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O           45   0.203   1.841  VGA_SQ/RESET_rockflag_OR_68_o1 (VGA_SQ/RESET_rockflag_OR_68_o)
     LUT6:I0->O            2   0.203   0.721  VGA_SQ/RESET_random[24]_AND_100_o1 (VGA_SQ/RESET_random[24]_AND_100_o)
     LUT2:I0->O            1   0.203   0.579  VGA_SQ/rockX_5_LDC (VGA_SQ/rockX_5_LDC)
     LDP:PRE                   0.430          VGA_SQ/rockX_5_LDC1
    ----------------------------------------
    Total                      7.272ns (2.261ns logic, 5.011ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_random[24]_AND_99_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.484ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/rockX_6_LDC1 (LATCH)
  Destination Clock: VGA_SQ/RESET_random[24]_AND_99_o falling

  Data Path: RESET_N to VGA_SQ/rockX_6_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            83   1.222   2.013  RESET_N_IBUF (RESET_N_IBUF)
     LUT4:I0->O            2   0.203   0.616  VGA_SQ/RESET_random[24]_AND_98_o1 (VGA_SQ/rockX_6_LDC)
     LDP:PRE                   0.430          VGA_SQ/rockX_6_LDC1
    ----------------------------------------
    Total                      4.484ns (1.855ns logic, 2.629ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_random[24]_AND_97_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              7.272ns (Levels of Logic = 4)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/rockX_7_LDC1 (LATCH)
  Destination Clock: VGA_SQ/RESET_random[24]_AND_97_o falling

  Data Path: RESET_N to VGA_SQ/rockX_7_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            83   1.222   1.870  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O           45   0.203   1.841  VGA_SQ/RESET_rockflag_OR_68_o1 (VGA_SQ/RESET_rockflag_OR_68_o)
     LUT6:I0->O            2   0.203   0.721  VGA_SQ/RESET_random[24]_AND_96_o1 (VGA_SQ/RESET_random[24]_AND_96_o)
     LUT2:I0->O            1   0.203   0.579  VGA_SQ/rockX_7_LDC (VGA_SQ/rockX_7_LDC)
     LDP:PRE                   0.430          VGA_SQ/rockX_7_LDC1
    ----------------------------------------
    Total                      7.272ns (2.261ns logic, 5.011ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_random[24]_AND_95_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              7.272ns (Levels of Logic = 4)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/rockX_8_LDC1 (LATCH)
  Destination Clock: VGA_SQ/RESET_random[24]_AND_95_o falling

  Data Path: RESET_N to VGA_SQ/rockX_8_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            83   1.222   1.870  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O           45   0.203   1.841  VGA_SQ/RESET_rockflag_OR_68_o1 (VGA_SQ/RESET_rockflag_OR_68_o)
     LUT6:I0->O            2   0.203   0.721  VGA_SQ/RESET_random[24]_AND_94_o1 (VGA_SQ/RESET_random[24]_AND_94_o)
     LUT2:I0->O            1   0.203   0.579  VGA_SQ/rockX_8_LDC (VGA_SQ/rockX_8_LDC)
     LDP:PRE                   0.430          VGA_SQ/rockX_8_LDC1
    ----------------------------------------
    Total                      7.272ns (2.261ns logic, 5.011ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_SquareX[9]_AND_89_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.447ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/shotX_1_LDC1 (LATCH)
  Destination Clock: VGA_SQ/RESET_SquareX[9]_AND_89_o falling

  Data Path: RESET_N to VGA_SQ/shotX_1_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            83   1.222   2.013  RESET_N_IBUF (RESET_N_IBUF)
     LUT4:I0->O            1   0.203   0.579  VGA_SQ/shotX_1_LDC (VGA_SQ/shotX_1_LDC)
     LDP:PRE                   0.430          VGA_SQ/shotX_1_LDC1
    ----------------------------------------
    Total                      4.447ns (1.855ns logic, 2.592ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_BUS_0008_AND_93_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              6.855ns (Levels of Logic = 4)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/rockX_9_LDC1 (LATCH)
  Destination Clock: VGA_SQ/RESET_BUS_0008_AND_93_o falling

  Data Path: RESET_N to VGA_SQ/rockX_9_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            83   1.222   2.110  RESET_N_IBUF (RESET_N_IBUF)
     LUT5:I0->O            1   0.203   0.924  VGA_SQ/RESET_BUS_0008_AND_92_o1_SW0 (N244)
     LUT6:I1->O            2   0.203   0.981  VGA_SQ/RESET_BUS_0008_AND_92_o1 (VGA_SQ/RESET_BUS_0008_AND_92_o)
     LUT6:I0->O            1   0.203   0.579  VGA_SQ/rockX_9_LDC (VGA_SQ/rockX_9_LDC)
     LDP:PRE                   0.430          VGA_SQ/rockX_9_LDC1
    ----------------------------------------
    Total                      6.855ns (2.261ns logic, 4.594ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_SquareX[9]_AND_87_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.601ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/shotX_2_LDC1 (LATCH)
  Destination Clock: VGA_SQ/RESET_SquareX[9]_AND_87_o falling

  Data Path: RESET_N to VGA_SQ/shotX_2_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            83   1.222   2.130  RESET_N_IBUF (RESET_N_IBUF)
     LUT6:I0->O            2   0.203   0.616  VGA_SQ/RESET_SquareX[9]_AND_86_o1 (VGA_SQ/shotX_2_LDC)
     LDP:PRE                   0.430          VGA_SQ/shotX_2_LDC1
    ----------------------------------------
    Total                      4.601ns (1.855ns logic, 2.746ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_SquareX[9]_AND_85_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.665ns (Levels of Logic = 3)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/shotX_3_LDC1 (LATCH)
  Destination Clock: VGA_SQ/RESET_SquareX[9]_AND_85_o falling

  Data Path: RESET_N to VGA_SQ/shotX_3_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            83   1.222   2.130  RESET_N_IBUF (RESET_N_IBUF)
     LUT6:I0->O            3   0.203   0.898  VGA_SQ/RESET_SquareX[9]_AND_85_o1 (VGA_SQ/RESET_SquareX[9]_AND_85_o)
     LUT5:I1->O            1   0.203   0.579  VGA_SQ/shotX_3_LDC (VGA_SQ/shotX_3_LDC)
     LDP:PRE                   0.430          VGA_SQ/shotX_3_LDC1
    ----------------------------------------
    Total                      5.665ns (2.058ns logic, 3.607ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_SquareX[9]_AND_81_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.488ns (Levels of Logic = 3)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/shotX_5_LDC1 (LATCH)
  Destination Clock: VGA_SQ/RESET_SquareX[9]_AND_81_o falling

  Data Path: RESET_N to VGA_SQ/shotX_5_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            83   1.222   2.130  RESET_N_IBUF (RESET_N_IBUF)
     LUT6:I0->O            2   0.203   0.721  VGA_SQ/RESET_SquareX[9]_AND_80_o1 (VGA_SQ/RESET_SquareX[9]_AND_80_o)
     LUT2:I0->O            1   0.203   0.579  VGA_SQ/shotX_5_LDC (VGA_SQ/shotX_5_LDC)
     LDP:PRE                   0.430          VGA_SQ/shotX_5_LDC1
    ----------------------------------------
    Total                      5.488ns (2.058ns logic, 3.430ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_SquareX[9]_AND_79_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.581ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/shotX_6_LDC1 (LATCH)
  Destination Clock: VGA_SQ/RESET_SquareX[9]_AND_79_o falling

  Data Path: RESET_N to VGA_SQ/shotX_6_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            83   1.222   2.110  RESET_N_IBUF (RESET_N_IBUF)
     LUT5:I0->O            2   0.203   0.616  VGA_SQ/RESET_SquareX[9]_AND_78_o1 (VGA_SQ/shotX_6_LDC)
     LDP:PRE                   0.430          VGA_SQ/shotX_6_LDC1
    ----------------------------------------
    Total                      4.581ns (1.855ns logic, 2.726ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_SquareX[9]_AND_83_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.581ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/shotX_4_LDC1 (LATCH)
  Destination Clock: VGA_SQ/RESET_SquareX[9]_AND_83_o falling

  Data Path: RESET_N to VGA_SQ/shotX_4_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            83   1.222   2.110  RESET_N_IBUF (RESET_N_IBUF)
     LUT5:I0->O            2   0.203   0.616  VGA_SQ/RESET_SquareX[9]_AND_82_o1 (VGA_SQ/shotX_4_LDC)
     LDP:PRE                   0.430          VGA_SQ/shotX_4_LDC1
    ----------------------------------------
    Total                      4.581ns (1.855ns logic, 2.726ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_SquareX[9]_AND_77_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.488ns (Levels of Logic = 3)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/shotX_7_LDC1 (LATCH)
  Destination Clock: VGA_SQ/RESET_SquareX[9]_AND_77_o falling

  Data Path: RESET_N to VGA_SQ/shotX_7_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            83   1.222   2.130  RESET_N_IBUF (RESET_N_IBUF)
     LUT6:I0->O            2   0.203   0.721  VGA_SQ/RESET_SquareX[9]_AND_76_o1 (VGA_SQ/RESET_SquareX[9]_AND_76_o)
     LUT2:I0->O            1   0.203   0.579  VGA_SQ/shotX_7_LDC (VGA_SQ/shotX_7_LDC)
     LDP:PRE                   0.430          VGA_SQ/shotX_7_LDC1
    ----------------------------------------
    Total                      5.488ns (2.058ns logic, 3.430ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_SquareX[9]_AND_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.581ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/shotX_8_LDC1 (LATCH)
  Destination Clock: VGA_SQ/RESET_SquareX[9]_AND_75_o falling

  Data Path: RESET_N to VGA_SQ/shotX_8_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            83   1.222   2.110  RESET_N_IBUF (RESET_N_IBUF)
     LUT5:I0->O            2   0.203   0.616  VGA_SQ/RESET_SquareX[9]_AND_74_o1 (VGA_SQ/shotX_8_LDC)
     LDP:PRE                   0.430          VGA_SQ/shotX_8_LDC1
    ----------------------------------------
    Total                      4.581ns (1.855ns logic, 2.726ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_SquareX[9]_AND_73_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.488ns (Levels of Logic = 3)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/shotX_9_LDC1 (LATCH)
  Destination Clock: VGA_SQ/RESET_SquareX[9]_AND_73_o falling

  Data Path: RESET_N to VGA_SQ/shotX_9_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            83   1.222   2.130  RESET_N_IBUF (RESET_N_IBUF)
     LUT6:I0->O            2   0.203   0.721  VGA_SQ/RESET_SquareX[9]_AND_72_o1 (VGA_SQ/RESET_SquareX[9]_AND_72_o)
     LUT2:I0->O            1   0.203   0.579  VGA_SQ/shotX_9_LDC (VGA_SQ/shotX_9_LDC)
     LDP:PRE                   0.430          VGA_SQ/shotX_9_LDC1
    ----------------------------------------
    Total                      5.488ns (2.058ns logic, 3.430ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK_24'
  Total number of paths / destination ports: 598862172850545 / 27
-------------------------------------------------------------------------
Offset:              46.781ns (Levels of Logic = 44)
  Source:            VGA_Control/CurrentVPos_2 (FF)
  Destination:       VGA_B<1> (PAD)
  Source Clock:      CLOCK_24 rising

  Data Path: VGA_Control/CurrentVPos_2 to VGA_B<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            34   0.447   1.425  VGA_Control/CurrentVPos_2 (VGA_Control/CurrentVPos_2)
     LUT2:I0->O            3   0.203   0.651  VGA_Control/Blank_INV_22_o111 (VGA_Control/Blank_INV_22_o11)
     LUT6:I5->O           22   0.205   1.134  VGA_Control/Blank_INV_22_o1 (VGA_Control/Blank_INV_22_o1)
     LUT5:I4->O          169   0.205   2.390  VGA_Control/Blank_INV_22_o3 (VGA_Control/Blank_INV_22_o)
     LUT6:I0->O           25   0.203   1.297  VGA_Control/Mmux_ScanlineY81 (VGA_SQ/ScanlineY[10]_PWR_10_o_mod_374/Madd_a[10]_GND_59_o_add_13_OUT_Madd_lut<6>)
     LUT2:I0->O            1   0.203   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_305_OUT_lut<6> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_305_OUT_lut<6>)
     MUXCY:S->O            1   0.172   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_305_OUT_cy<6> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_305_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_305_OUT_cy<7> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_305_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_305_OUT_cy<8> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_305_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_305_OUT_cy<9> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_305_OUT_cy<9>)
     MUXCY:CI->O           0   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_305_OUT_cy<10> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_305_OUT_cy<10>)
     XORCY:CI->O          45   0.180   1.476  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_305_OUT_xor<11> (VGA_SQ/GND_9_o_GND_9_o_sub_305_OUT<11>)
     INV:I->O              0   0.206   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_305/Msub_a[11]_unary_minus_1_OUT_lut<11>_INV_0 (VGA_SQ/GND_9_o_GND_9_o_mod_305/Msub_a[11]_unary_minus_1_OUT_lut<11>)
     XORCY:LI->O          10   0.136   1.104  VGA_SQ/GND_9_o_GND_9_o_mod_305/Msub_a[11]_unary_minus_1_OUT_xor<11> (VGA_SQ/GND_9_o_GND_9_o_mod_305/a[11]_unary_minus_1_OUT<11>)
     LUT6:I2->O            2   0.203   0.616  VGA_SQ/GND_9_o_GND_9_o_mod_305/Mmux_a[11]_GND_61_o_MUX_2756_o131 (VGA_SQ/GND_9_o_GND_9_o_mod_305/Madd_a[11]_b[5]_add_17_OUT_Madd_lut<8>)
     MUXCY:DI->O           1   0.145   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_305/Madd_a[11]_b[5]_add_17_OUT_Madd_cy<8> (VGA_SQ/GND_9_o_GND_9_o_mod_305/Madd_a[11]_b[5]_add_17_OUT_Madd_cy<8>)
     XORCY:CI->O           2   0.180   0.981  VGA_SQ/GND_9_o_GND_9_o_mod_305/Madd_a[11]_b[5]_add_17_OUT_Madd_xor<9> (VGA_SQ/GND_9_o_GND_9_o_mod_305/a[11]_b[5]_add_17_OUT<9>)
     LUT6:I0->O            5   0.203   1.079  VGA_SQ/GND_9_o_GND_9_o_mod_305/Mmux_a[11]_a[11]_MUX_2768_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_305/Madd_a[11]_GND_61_o_add_19_OUT_Madd_lut<9>)
     LUT6:I0->O           25   0.203   1.537  VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0008_INV_2000_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0008_INV_2000_o)
     LUT5:I0->O            5   0.203   0.962  VGA_SQ/GND_9_o_GND_9_o_mod_305/Mmux_a[11]_a[11]_MUX_2780_o161 (VGA_SQ/GND_9_o_GND_9_o_mod_305/Madd_a[11]_GND_61_o_add_21_OUT_Madd_lut<5>)
     LUT4:I0->O            1   0.203   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0009_INV_2013_o1_SW0 (N167)
     LUT6:I2->O           23   0.203   1.498  VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0009_INV_2013_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0009_INV_2013_o)
     LUT5:I0->O            5   0.203   1.059  VGA_SQ/GND_9_o_GND_9_o_mod_305/Mmux_a[11]_a[11]_MUX_2792_o111 (VGA_SQ/GND_9_o_GND_9_o_mod_305/a[11]_a[11]_MUX_2793_o)
     LUT5:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0010_INV_2026_o1_SW0 (N157)
     LUT6:I4->O           33   0.203   1.534  VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0010_INV_2026_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0010_INV_2026_o)
     LUT3:I0->O            1   0.205   0.944  VGA_SQ/GND_9_o_GND_9_o_mod_305/Mmux_a[11]_a[11]_MUX_2804_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_305/a[11]_a[11]_MUX_2806_o)
     LUT6:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0011_INV_2039_o1_SW0 (N147)
     LUT6:I4->O           24   0.203   1.517  VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0011_INV_2039_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0011_INV_2039_o)
     LUT5:I0->O            2   0.203   0.961  VGA_SQ/GND_9_o_GND_9_o_mod_305/Mmux_a[11]_a[11]_MUX_2816_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_305/a[11]_a[11]_MUX_2818_o)
     LUT5:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0012_INV_2052_o1_SW0 (N137)
     LUT6:I4->O           14   0.203   1.302  VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0012_INV_2052_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0012_INV_2052_o)
     LUT5:I0->O            3   0.203   0.755  VGA_SQ/GND_9_o_GND_9_o_mod_305/Mmux_a[11]_a[11]_MUX_2828_o1101 (VGA_SQ/GND_9_o_GND_9_o_mod_305/Madd_a[11]_GND_61_o_add_29_OUT_Madd_Madd_lut<1>)
     LUT6:I4->O            1   0.203   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0013_INV_2065_o12 (VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0013_INV_2065_o11)
     LUT5:I1->O            8   0.203   1.147  VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0013_INV_2065_o14 (VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0013_INV_2065_o)
     LUT5:I0->O            8   0.203   1.147  VGA_SQ/GND_9_o_GND_9_o_mod_305/Mmux_a[11]_a[11]_MUX_2846_o151 (VGA_SQ/GND_9_o_GND_9_o_mod_305/a[11]_a[11]_MUX_2851_o)
     LUT6:I1->O            2   0.203   0.721  VGA_SQ/GND_9_o_GND_9_o_mod_305/a[11]_a[11]_AND_36_o (VGA_SQ/GND_9_o_GND_9_o_mod_305/a[11]_a[11]_AND_36_o)
     LUT6:I4->O            6   0.203   0.745  VGA_SQ/_n3811<4>1 (VGA_SQ/_n3811)
     LUT5:I4->O            1   0.205   0.808  VGA_SQ/Mmux_ColorOutput3111111 (VGA_SQ/Mmux_ColorOutput311111)
     LUT6:I3->O            1   0.205   0.808  VGA_SQ/Mmux_ColorOutput3113 (VGA_SQ/Mmux_ColorOutput3113)
     LUT6:I3->O            1   0.205   0.808  VGA_SQ/Mmux_ColorOutput3114 (VGA_SQ/Mmux_ColorOutput3114)
     LUT6:I3->O            1   0.205   0.000  VGA_SQ/Mmux_ColorOutput3119_F (N720)
     MUXF7:I0->O           1   0.131   0.580  VGA_SQ/Mmux_ColorOutput3119 (VGA_SQ/Mmux_ColorOutput3119)
     LUT6:I5->O            3   0.205   0.755  VGA_SQ/Mmux_ColorOutput31110 (VGA_SQ/Mmux_ColorOutput311)
     LUT5:I3->O            1   0.203   0.579  VGA_Control/Mmux_BLUE12 (VGA_B_0_OBUF)
     OBUF:I->O                 2.571          VGA_B_0_OBUF (VGA_B<0>)
    ----------------------------------------
    Total                     46.781ns (10.756ns logic, 36.025ns route)
                                       (23.0% logic, 77.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_random[24]_AND_95_o'
  Total number of paths / destination ports: 68064415548 / 6
-------------------------------------------------------------------------
Offset:              36.629ns (Levels of Logic = 34)
  Source:            VGA_SQ/rockX_8_LDC1 (LATCH)
  Destination:       VGA_B<1> (PAD)
  Source Clock:      VGA_SQ/RESET_random[24]_AND_95_o falling

  Data Path: VGA_SQ/rockX_8_LDC1 to VGA_B<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              6   0.498   0.973  VGA_SQ/rockX_8_LDC1 (VGA_SQ/rockX_8_LDC1)
     LUT4:I1->O            1   0.205   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_lut<8> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_lut<8>)
     MUXCY:S->O            1   0.172   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<8> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<9> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<9>)
     MUXCY:CI->O           0   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<10> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<10>)
     XORCY:CI->O          43   0.180   1.448  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_xor<11> (VGA_SQ/GND_9_o_GND_9_o_sub_308_OUT<11>)
     INV:I->O              0   0.206   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_308/Msub_a[11]_unary_minus_1_OUT_lut<11>_INV_0 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Msub_a[11]_unary_minus_1_OUT_lut<11>)
     XORCY:LI->O          10   0.136   1.104  VGA_SQ/GND_9_o_GND_9_o_mod_308/Msub_a[11]_unary_minus_1_OUT_xor<11> (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_unary_minus_1_OUT<11>)
     LUT6:I2->O            2   0.203   0.616  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_GND_61_o_MUX_2756_o131 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_lut<8>)
     MUXCY:DI->O           1   0.145   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_cy<8> (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_cy<8>)
     XORCY:CI->O           2   0.180   0.981  VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_xor<9> (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_b[5]_add_17_OUT<9>)
     LUT6:I0->O            5   0.203   1.079  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2768_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_GND_61_o_add_19_OUT_Madd_lut<9>)
     LUT6:I0->O           25   0.203   1.537  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0008_INV_2000_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0008_INV_2000_o)
     LUT5:I0->O            5   0.203   0.962  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2780_o161 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_GND_61_o_add_21_OUT_Madd_lut<5>)
     LUT4:I0->O            1   0.203   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0009_INV_2013_o1_SW0 (N163)
     LUT6:I2->O           23   0.203   1.498  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0009_INV_2013_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0009_INV_2013_o)
     LUT5:I0->O            5   0.203   1.059  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2792_o111 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2793_o)
     LUT5:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0010_INV_2026_o1_SW0 (N153)
     LUT6:I4->O           33   0.203   1.534  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0010_INV_2026_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0010_INV_2026_o)
     LUT3:I0->O            1   0.205   0.944  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2804_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2806_o)
     LUT6:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0011_INV_2039_o1_SW0 (N143)
     LUT6:I4->O           24   0.203   1.517  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0011_INV_2039_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0011_INV_2039_o)
     LUT5:I0->O            2   0.203   0.961  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2816_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2818_o)
     LUT5:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0012_INV_2052_o1_SW0 (N133)
     LUT6:I4->O           14   0.203   1.302  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0012_INV_2052_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0012_INV_2052_o)
     LUT5:I0->O            2   0.203   0.721  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2828_o1101 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_GND_61_o_add_29_OUT_Madd_Madd_lut<1>)
     LUT6:I4->O            1   0.203   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o12 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o11)
     LUT5:I1->O            6   0.203   1.089  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o14 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o)
     LUT5:I0->O            6   0.203   1.089  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2846_o151 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2851_o)
     LUT6:I1->O            1   0.203   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_AND_36_o (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_AND_36_o)
     LUT6:I2->O            2   0.203   0.616  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_b[5]_MUX_2852_o110 (VGA_SQ/n0599<4>)
     MUXF7:S->O            1   0.148   0.580  VGA_SQ/Mmux_ColorOutput3119 (VGA_SQ/Mmux_ColorOutput3119)
     LUT6:I5->O            3   0.205   0.755  VGA_SQ/Mmux_ColorOutput31110 (VGA_SQ/Mmux_ColorOutput311)
     LUT5:I3->O            1   0.203   0.579  VGA_Control/Mmux_BLUE12 (VGA_B_0_OBUF)
     OBUF:I->O                 2.571          VGA_B_0_OBUF (VGA_B<0>)
    ----------------------------------------
    Total                     36.629ns (9.152ns logic, 27.477ns route)
                                       (25.0% logic, 75.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_random[24]_AND_109_o'
  Total number of paths / destination ports: 254595772311 / 6
-------------------------------------------------------------------------
Offset:              36.732ns (Levels of Logic = 41)
  Source:            VGA_SQ/rockX_1_LDC1 (LATCH)
  Destination:       VGA_B<1> (PAD)
  Source Clock:      VGA_SQ/RESET_random[24]_AND_109_o falling

  Data Path: VGA_SQ/rockX_1_LDC1 to VGA_B<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              5   0.498   0.943  VGA_SQ/rockX_1_LDC1 (VGA_SQ/rockX_1_LDC1)
     LUT5:I2->O            1   0.205   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_lut<1> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_lut<1>)
     MUXCY:S->O            1   0.172   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<1> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<2> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<3> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<4> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<5> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<6> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<7> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<8> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<9> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<9>)
     MUXCY:CI->O           0   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<10> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<10>)
     XORCY:CI->O          43   0.180   1.448  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_xor<11> (VGA_SQ/GND_9_o_GND_9_o_sub_308_OUT<11>)
     INV:I->O              0   0.206   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_308/Msub_a[11]_unary_minus_1_OUT_lut<11>_INV_0 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Msub_a[11]_unary_minus_1_OUT_lut<11>)
     XORCY:LI->O          10   0.136   1.104  VGA_SQ/GND_9_o_GND_9_o_mod_308/Msub_a[11]_unary_minus_1_OUT_xor<11> (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_unary_minus_1_OUT<11>)
     LUT6:I2->O            2   0.203   0.616  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_GND_61_o_MUX_2756_o131 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_lut<8>)
     MUXCY:DI->O           1   0.145   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_cy<8> (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_cy<8>)
     XORCY:CI->O           2   0.180   0.981  VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_xor<9> (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_b[5]_add_17_OUT<9>)
     LUT6:I0->O            5   0.203   1.079  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2768_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_GND_61_o_add_19_OUT_Madd_lut<9>)
     LUT6:I0->O           25   0.203   1.537  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0008_INV_2000_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0008_INV_2000_o)
     LUT5:I0->O            5   0.203   0.962  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2780_o161 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_GND_61_o_add_21_OUT_Madd_lut<5>)
     LUT4:I0->O            1   0.203   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0009_INV_2013_o1_SW0 (N163)
     LUT6:I2->O           23   0.203   1.498  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0009_INV_2013_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0009_INV_2013_o)
     LUT5:I0->O            5   0.203   1.059  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2792_o111 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2793_o)
     LUT5:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0010_INV_2026_o1_SW0 (N153)
     LUT6:I4->O           33   0.203   1.534  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0010_INV_2026_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0010_INV_2026_o)
     LUT3:I0->O            1   0.205   0.944  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2804_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2806_o)
     LUT6:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0011_INV_2039_o1_SW0 (N143)
     LUT6:I4->O           24   0.203   1.517  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0011_INV_2039_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0011_INV_2039_o)
     LUT5:I0->O            2   0.203   0.961  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2816_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2818_o)
     LUT5:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0012_INV_2052_o1_SW0 (N133)
     LUT6:I4->O           14   0.203   1.302  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0012_INV_2052_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0012_INV_2052_o)
     LUT5:I0->O            2   0.203   0.721  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2828_o1101 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_GND_61_o_add_29_OUT_Madd_Madd_lut<1>)
     LUT6:I4->O            1   0.203   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o12 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o11)
     LUT5:I1->O            6   0.203   1.089  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o14 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o)
     LUT5:I0->O            6   0.203   1.089  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2846_o151 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2851_o)
     LUT6:I1->O            1   0.203   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_AND_36_o (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_AND_36_o)
     LUT6:I2->O            2   0.203   0.616  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_b[5]_MUX_2852_o110 (VGA_SQ/n0599<4>)
     MUXF7:S->O            1   0.148   0.580  VGA_SQ/Mmux_ColorOutput3119 (VGA_SQ/Mmux_ColorOutput3119)
     LUT6:I5->O            3   0.205   0.755  VGA_SQ/Mmux_ColorOutput31110 (VGA_SQ/Mmux_ColorOutput311)
     LUT5:I3->O            1   0.203   0.579  VGA_Control/Mmux_BLUE12 (VGA_B_0_OBUF)
     OBUF:I->O                 2.571          VGA_B_0_OBUF (VGA_B<0>)
    ----------------------------------------
    Total                     36.732ns (9.285ns logic, 27.447ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_random[24]_AND_111_o'
  Total number of paths / destination ports: 280954121109 / 6
-------------------------------------------------------------------------
Offset:              36.810ns (Levels of Logic = 42)
  Source:            VGA_SQ/rockX_0_LDC1 (LATCH)
  Destination:       VGA_B<1> (PAD)
  Source Clock:      VGA_SQ/RESET_random[24]_AND_111_o falling

  Data Path: VGA_SQ/rockX_0_LDC1 to VGA_B<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              7   0.498   1.002  VGA_SQ/rockX_0_LDC1 (VGA_SQ/rockX_0_LDC1)
     LUT5:I2->O            1   0.205   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_lut<0> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<0> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<1> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<2> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<3> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<4> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<5> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<6> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<7> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<8> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<9> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<9>)
     MUXCY:CI->O           0   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<10> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<10>)
     XORCY:CI->O          43   0.180   1.448  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_xor<11> (VGA_SQ/GND_9_o_GND_9_o_sub_308_OUT<11>)
     INV:I->O              0   0.206   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_308/Msub_a[11]_unary_minus_1_OUT_lut<11>_INV_0 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Msub_a[11]_unary_minus_1_OUT_lut<11>)
     XORCY:LI->O          10   0.136   1.104  VGA_SQ/GND_9_o_GND_9_o_mod_308/Msub_a[11]_unary_minus_1_OUT_xor<11> (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_unary_minus_1_OUT<11>)
     LUT6:I2->O            2   0.203   0.616  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_GND_61_o_MUX_2756_o131 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_lut<8>)
     MUXCY:DI->O           1   0.145   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_cy<8> (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_cy<8>)
     XORCY:CI->O           2   0.180   0.981  VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_xor<9> (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_b[5]_add_17_OUT<9>)
     LUT6:I0->O            5   0.203   1.079  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2768_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_GND_61_o_add_19_OUT_Madd_lut<9>)
     LUT6:I0->O           25   0.203   1.537  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0008_INV_2000_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0008_INV_2000_o)
     LUT5:I0->O            5   0.203   0.962  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2780_o161 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_GND_61_o_add_21_OUT_Madd_lut<5>)
     LUT4:I0->O            1   0.203   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0009_INV_2013_o1_SW0 (N163)
     LUT6:I2->O           23   0.203   1.498  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0009_INV_2013_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0009_INV_2013_o)
     LUT5:I0->O            5   0.203   1.059  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2792_o111 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2793_o)
     LUT5:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0010_INV_2026_o1_SW0 (N153)
     LUT6:I4->O           33   0.203   1.534  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0010_INV_2026_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0010_INV_2026_o)
     LUT3:I0->O            1   0.205   0.944  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2804_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2806_o)
     LUT6:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0011_INV_2039_o1_SW0 (N143)
     LUT6:I4->O           24   0.203   1.517  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0011_INV_2039_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0011_INV_2039_o)
     LUT5:I0->O            2   0.203   0.961  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2816_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2818_o)
     LUT5:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0012_INV_2052_o1_SW0 (N133)
     LUT6:I4->O           14   0.203   1.302  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0012_INV_2052_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0012_INV_2052_o)
     LUT5:I0->O            2   0.203   0.721  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2828_o1101 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_GND_61_o_add_29_OUT_Madd_Madd_lut<1>)
     LUT6:I4->O            1   0.203   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o12 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o11)
     LUT5:I1->O            6   0.203   1.089  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o14 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o)
     LUT5:I0->O            6   0.203   1.089  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2846_o151 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2851_o)
     LUT6:I1->O            1   0.203   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_AND_36_o (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_AND_36_o)
     LUT6:I2->O            2   0.203   0.616  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_b[5]_MUX_2852_o110 (VGA_SQ/n0599<4>)
     MUXF7:S->O            1   0.148   0.580  VGA_SQ/Mmux_ColorOutput3119 (VGA_SQ/Mmux_ColorOutput3119)
     LUT6:I5->O            3   0.205   0.755  VGA_SQ/Mmux_ColorOutput31110 (VGA_SQ/Mmux_ColorOutput311)
     LUT5:I3->O            1   0.203   0.579  VGA_Control/Mmux_BLUE12 (VGA_B_0_OBUF)
     OBUF:I->O                 2.571          VGA_B_0_OBUF (VGA_B<0>)
    ----------------------------------------
    Total                     36.810ns (9.304ns logic, 27.506ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_random[24]_AND_105_o'
  Total number of paths / destination ports: 201879017739 / 6
-------------------------------------------------------------------------
Offset:              36.694ns (Levels of Logic = 39)
  Source:            VGA_SQ/rockX_3_LDC1 (LATCH)
  Destination:       VGA_B<1> (PAD)
  Source Clock:      VGA_SQ/RESET_random[24]_AND_105_o falling

  Data Path: VGA_SQ/rockX_3_LDC1 to VGA_B<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              5   0.498   0.943  VGA_SQ/rockX_3_LDC1 (VGA_SQ/rockX_3_LDC1)
     LUT5:I2->O            1   0.205   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_lut<3> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_lut<3>)
     MUXCY:S->O            1   0.172   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<3> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<4> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<5> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<6> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<7> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<8> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<9> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<9>)
     MUXCY:CI->O           0   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<10> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<10>)
     XORCY:CI->O          43   0.180   1.448  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_xor<11> (VGA_SQ/GND_9_o_GND_9_o_sub_308_OUT<11>)
     INV:I->O              0   0.206   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_308/Msub_a[11]_unary_minus_1_OUT_lut<11>_INV_0 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Msub_a[11]_unary_minus_1_OUT_lut<11>)
     XORCY:LI->O          10   0.136   1.104  VGA_SQ/GND_9_o_GND_9_o_mod_308/Msub_a[11]_unary_minus_1_OUT_xor<11> (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_unary_minus_1_OUT<11>)
     LUT6:I2->O            2   0.203   0.616  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_GND_61_o_MUX_2756_o131 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_lut<8>)
     MUXCY:DI->O           1   0.145   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_cy<8> (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_cy<8>)
     XORCY:CI->O           2   0.180   0.981  VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_xor<9> (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_b[5]_add_17_OUT<9>)
     LUT6:I0->O            5   0.203   1.079  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2768_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_GND_61_o_add_19_OUT_Madd_lut<9>)
     LUT6:I0->O           25   0.203   1.537  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0008_INV_2000_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0008_INV_2000_o)
     LUT5:I0->O            5   0.203   0.962  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2780_o161 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_GND_61_o_add_21_OUT_Madd_lut<5>)
     LUT4:I0->O            1   0.203   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0009_INV_2013_o1_SW0 (N163)
     LUT6:I2->O           23   0.203   1.498  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0009_INV_2013_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0009_INV_2013_o)
     LUT5:I0->O            5   0.203   1.059  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2792_o111 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2793_o)
     LUT5:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0010_INV_2026_o1_SW0 (N153)
     LUT6:I4->O           33   0.203   1.534  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0010_INV_2026_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0010_INV_2026_o)
     LUT3:I0->O            1   0.205   0.944  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2804_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2806_o)
     LUT6:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0011_INV_2039_o1_SW0 (N143)
     LUT6:I4->O           24   0.203   1.517  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0011_INV_2039_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0011_INV_2039_o)
     LUT5:I0->O            2   0.203   0.961  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2816_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2818_o)
     LUT5:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0012_INV_2052_o1_SW0 (N133)
     LUT6:I4->O           14   0.203   1.302  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0012_INV_2052_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0012_INV_2052_o)
     LUT5:I0->O            2   0.203   0.721  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2828_o1101 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_GND_61_o_add_29_OUT_Madd_Madd_lut<1>)
     LUT6:I4->O            1   0.203   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o12 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o11)
     LUT5:I1->O            6   0.203   1.089  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o14 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o)
     LUT5:I0->O            6   0.203   1.089  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2846_o151 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2851_o)
     LUT6:I1->O            1   0.203   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_AND_36_o (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_AND_36_o)
     LUT6:I2->O            2   0.203   0.616  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_b[5]_MUX_2852_o110 (VGA_SQ/n0599<4>)
     MUXF7:S->O            1   0.148   0.580  VGA_SQ/Mmux_ColorOutput3119 (VGA_SQ/Mmux_ColorOutput3119)
     LUT6:I5->O            3   0.205   0.755  VGA_SQ/Mmux_ColorOutput31110 (VGA_SQ/Mmux_ColorOutput311)
     LUT5:I3->O            1   0.203   0.579  VGA_Control/Mmux_BLUE12 (VGA_B_0_OBUF)
     OBUF:I->O                 2.571          VGA_B_0_OBUF (VGA_B<0>)
    ----------------------------------------
    Total                     36.694ns (9.247ns logic, 27.447ns route)
                                       (25.2% logic, 74.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_random[24]_AND_107_o'
  Total number of paths / destination ports: 228237419913 / 6
-------------------------------------------------------------------------
Offset:              36.681ns (Levels of Logic = 40)
  Source:            VGA_SQ/rockX_2_LDC1 (LATCH)
  Destination:       VGA_B<1> (PAD)
  Source Clock:      VGA_SQ/RESET_random[24]_AND_107_o falling

  Data Path: VGA_SQ/rockX_2_LDC1 to VGA_B<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              4   0.498   0.912  VGA_SQ/rockX_2_LDC1 (VGA_SQ/rockX_2_LDC1)
     LUT5:I2->O            1   0.205   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_lut<2> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_lut<2>)
     MUXCY:S->O            1   0.172   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<2> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<3> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<4> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<5> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<6> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<7> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<8> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<9> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<9>)
     MUXCY:CI->O           0   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<10> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<10>)
     XORCY:CI->O          43   0.180   1.448  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_xor<11> (VGA_SQ/GND_9_o_GND_9_o_sub_308_OUT<11>)
     INV:I->O              0   0.206   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_308/Msub_a[11]_unary_minus_1_OUT_lut<11>_INV_0 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Msub_a[11]_unary_minus_1_OUT_lut<11>)
     XORCY:LI->O          10   0.136   1.104  VGA_SQ/GND_9_o_GND_9_o_mod_308/Msub_a[11]_unary_minus_1_OUT_xor<11> (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_unary_minus_1_OUT<11>)
     LUT6:I2->O            2   0.203   0.616  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_GND_61_o_MUX_2756_o131 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_lut<8>)
     MUXCY:DI->O           1   0.145   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_cy<8> (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_cy<8>)
     XORCY:CI->O           2   0.180   0.981  VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_xor<9> (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_b[5]_add_17_OUT<9>)
     LUT6:I0->O            5   0.203   1.079  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2768_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_GND_61_o_add_19_OUT_Madd_lut<9>)
     LUT6:I0->O           25   0.203   1.537  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0008_INV_2000_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0008_INV_2000_o)
     LUT5:I0->O            5   0.203   0.962  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2780_o161 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_GND_61_o_add_21_OUT_Madd_lut<5>)
     LUT4:I0->O            1   0.203   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0009_INV_2013_o1_SW0 (N163)
     LUT6:I2->O           23   0.203   1.498  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0009_INV_2013_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0009_INV_2013_o)
     LUT5:I0->O            5   0.203   1.059  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2792_o111 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2793_o)
     LUT5:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0010_INV_2026_o1_SW0 (N153)
     LUT6:I4->O           33   0.203   1.534  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0010_INV_2026_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0010_INV_2026_o)
     LUT3:I0->O            1   0.205   0.944  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2804_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2806_o)
     LUT6:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0011_INV_2039_o1_SW0 (N143)
     LUT6:I4->O           24   0.203   1.517  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0011_INV_2039_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0011_INV_2039_o)
     LUT5:I0->O            2   0.203   0.961  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2816_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2818_o)
     LUT5:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0012_INV_2052_o1_SW0 (N133)
     LUT6:I4->O           14   0.203   1.302  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0012_INV_2052_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0012_INV_2052_o)
     LUT5:I0->O            2   0.203   0.721  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2828_o1101 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_GND_61_o_add_29_OUT_Madd_Madd_lut<1>)
     LUT6:I4->O            1   0.203   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o12 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o11)
     LUT5:I1->O            6   0.203   1.089  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o14 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o)
     LUT5:I0->O            6   0.203   1.089  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2846_o151 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2851_o)
     LUT6:I1->O            1   0.203   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_AND_36_o (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_AND_36_o)
     LUT6:I2->O            2   0.203   0.616  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_b[5]_MUX_2852_o110 (VGA_SQ/n0599<4>)
     MUXF7:S->O            1   0.148   0.580  VGA_SQ/Mmux_ColorOutput3119 (VGA_SQ/Mmux_ColorOutput3119)
     LUT6:I5->O            3   0.205   0.755  VGA_SQ/Mmux_ColorOutput31110 (VGA_SQ/Mmux_ColorOutput311)
     LUT5:I3->O            1   0.203   0.579  VGA_Control/Mmux_BLUE12 (VGA_B_0_OBUF)
     OBUF:I->O                 2.571          VGA_B_0_OBUF (VGA_B<0>)
    ----------------------------------------
    Total                     36.681ns (9.266ns logic, 27.415ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_random[24]_AND_101_o'
  Total number of paths / destination ports: 149149532499 / 6
-------------------------------------------------------------------------
Offset:              36.624ns (Levels of Logic = 37)
  Source:            VGA_SQ/rockX_5_LDC1 (LATCH)
  Destination:       VGA_B<1> (PAD)
  Source Clock:      VGA_SQ/RESET_random[24]_AND_101_o falling

  Data Path: VGA_SQ/rockX_5_LDC1 to VGA_B<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              4   0.498   0.912  VGA_SQ/rockX_5_LDC1 (VGA_SQ/rockX_5_LDC1)
     LUT6:I3->O            1   0.205   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_lut<5> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_lut<5>)
     MUXCY:S->O            1   0.172   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<5> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<6> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<7> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<8> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<9> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<9>)
     MUXCY:CI->O           0   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<10> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<10>)
     XORCY:CI->O          43   0.180   1.448  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_xor<11> (VGA_SQ/GND_9_o_GND_9_o_sub_308_OUT<11>)
     INV:I->O              0   0.206   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_308/Msub_a[11]_unary_minus_1_OUT_lut<11>_INV_0 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Msub_a[11]_unary_minus_1_OUT_lut<11>)
     XORCY:LI->O          10   0.136   1.104  VGA_SQ/GND_9_o_GND_9_o_mod_308/Msub_a[11]_unary_minus_1_OUT_xor<11> (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_unary_minus_1_OUT<11>)
     LUT6:I2->O            2   0.203   0.616  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_GND_61_o_MUX_2756_o131 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_lut<8>)
     MUXCY:DI->O           1   0.145   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_cy<8> (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_cy<8>)
     XORCY:CI->O           2   0.180   0.981  VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_xor<9> (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_b[5]_add_17_OUT<9>)
     LUT6:I0->O            5   0.203   1.079  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2768_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_GND_61_o_add_19_OUT_Madd_lut<9>)
     LUT6:I0->O           25   0.203   1.537  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0008_INV_2000_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0008_INV_2000_o)
     LUT5:I0->O            5   0.203   0.962  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2780_o161 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_GND_61_o_add_21_OUT_Madd_lut<5>)
     LUT4:I0->O            1   0.203   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0009_INV_2013_o1_SW0 (N163)
     LUT6:I2->O           23   0.203   1.498  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0009_INV_2013_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0009_INV_2013_o)
     LUT5:I0->O            5   0.203   1.059  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2792_o111 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2793_o)
     LUT5:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0010_INV_2026_o1_SW0 (N153)
     LUT6:I4->O           33   0.203   1.534  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0010_INV_2026_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0010_INV_2026_o)
     LUT3:I0->O            1   0.205   0.944  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2804_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2806_o)
     LUT6:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0011_INV_2039_o1_SW0 (N143)
     LUT6:I4->O           24   0.203   1.517  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0011_INV_2039_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0011_INV_2039_o)
     LUT5:I0->O            2   0.203   0.961  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2816_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2818_o)
     LUT5:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0012_INV_2052_o1_SW0 (N133)
     LUT6:I4->O           14   0.203   1.302  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0012_INV_2052_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0012_INV_2052_o)
     LUT5:I0->O            2   0.203   0.721  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2828_o1101 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_GND_61_o_add_29_OUT_Madd_Madd_lut<1>)
     LUT6:I4->O            1   0.203   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o12 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o11)
     LUT5:I1->O            6   0.203   1.089  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o14 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o)
     LUT5:I0->O            6   0.203   1.089  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2846_o151 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2851_o)
     LUT6:I1->O            1   0.203   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_AND_36_o (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_AND_36_o)
     LUT6:I2->O            2   0.203   0.616  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_b[5]_MUX_2852_o110 (VGA_SQ/n0599<4>)
     MUXF7:S->O            1   0.148   0.580  VGA_SQ/Mmux_ColorOutput3119 (VGA_SQ/Mmux_ColorOutput3119)
     LUT6:I5->O            3   0.205   0.755  VGA_SQ/Mmux_ColorOutput31110 (VGA_SQ/Mmux_ColorOutput311)
     LUT5:I3->O            1   0.203   0.579  VGA_Control/Mmux_BLUE12 (VGA_B_0_OBUF)
     OBUF:I->O                 2.571          VGA_B_0_OBUF (VGA_B<0>)
    ----------------------------------------
    Total                     36.624ns (9.209ns logic, 27.415ns route)
                                       (25.1% logic, 74.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_random[24]_AND_103_o'
  Total number of paths / destination ports: 175519825077 / 6
-------------------------------------------------------------------------
Offset:              36.643ns (Levels of Logic = 38)
  Source:            VGA_SQ/rockX_4_LDC1 (LATCH)
  Destination:       VGA_B<1> (PAD)
  Source Clock:      VGA_SQ/RESET_random[24]_AND_103_o falling

  Data Path: VGA_SQ/rockX_4_LDC1 to VGA_B<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              4   0.498   0.912  VGA_SQ/rockX_4_LDC1 (VGA_SQ/rockX_4_LDC1)
     LUT5:I2->O            1   0.205   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_lut<4> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_lut<4>)
     MUXCY:S->O            1   0.172   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<4> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<5> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<6> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<7> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<8> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<9> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<9>)
     MUXCY:CI->O           0   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<10> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<10>)
     XORCY:CI->O          43   0.180   1.448  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_xor<11> (VGA_SQ/GND_9_o_GND_9_o_sub_308_OUT<11>)
     INV:I->O              0   0.206   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_308/Msub_a[11]_unary_minus_1_OUT_lut<11>_INV_0 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Msub_a[11]_unary_minus_1_OUT_lut<11>)
     XORCY:LI->O          10   0.136   1.104  VGA_SQ/GND_9_o_GND_9_o_mod_308/Msub_a[11]_unary_minus_1_OUT_xor<11> (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_unary_minus_1_OUT<11>)
     LUT6:I2->O            2   0.203   0.616  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_GND_61_o_MUX_2756_o131 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_lut<8>)
     MUXCY:DI->O           1   0.145   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_cy<8> (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_cy<8>)
     XORCY:CI->O           2   0.180   0.981  VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_xor<9> (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_b[5]_add_17_OUT<9>)
     LUT6:I0->O            5   0.203   1.079  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2768_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_GND_61_o_add_19_OUT_Madd_lut<9>)
     LUT6:I0->O           25   0.203   1.537  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0008_INV_2000_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0008_INV_2000_o)
     LUT5:I0->O            5   0.203   0.962  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2780_o161 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_GND_61_o_add_21_OUT_Madd_lut<5>)
     LUT4:I0->O            1   0.203   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0009_INV_2013_o1_SW0 (N163)
     LUT6:I2->O           23   0.203   1.498  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0009_INV_2013_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0009_INV_2013_o)
     LUT5:I0->O            5   0.203   1.059  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2792_o111 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2793_o)
     LUT5:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0010_INV_2026_o1_SW0 (N153)
     LUT6:I4->O           33   0.203   1.534  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0010_INV_2026_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0010_INV_2026_o)
     LUT3:I0->O            1   0.205   0.944  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2804_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2806_o)
     LUT6:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0011_INV_2039_o1_SW0 (N143)
     LUT6:I4->O           24   0.203   1.517  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0011_INV_2039_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0011_INV_2039_o)
     LUT5:I0->O            2   0.203   0.961  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2816_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2818_o)
     LUT5:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0012_INV_2052_o1_SW0 (N133)
     LUT6:I4->O           14   0.203   1.302  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0012_INV_2052_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0012_INV_2052_o)
     LUT5:I0->O            2   0.203   0.721  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2828_o1101 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_GND_61_o_add_29_OUT_Madd_Madd_lut<1>)
     LUT6:I4->O            1   0.203   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o12 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o11)
     LUT5:I1->O            6   0.203   1.089  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o14 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o)
     LUT5:I0->O            6   0.203   1.089  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2846_o151 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2851_o)
     LUT6:I1->O            1   0.203   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_AND_36_o (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_AND_36_o)
     LUT6:I2->O            2   0.203   0.616  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_b[5]_MUX_2852_o110 (VGA_SQ/n0599<4>)
     MUXF7:S->O            1   0.148   0.580  VGA_SQ/Mmux_ColorOutput3119 (VGA_SQ/Mmux_ColorOutput3119)
     LUT6:I5->O            3   0.205   0.755  VGA_SQ/Mmux_ColorOutput31110 (VGA_SQ/Mmux_ColorOutput311)
     LUT5:I3->O            1   0.203   0.579  VGA_Control/Mmux_BLUE12 (VGA_B_0_OBUF)
     OBUF:I->O                 2.571          VGA_B_0_OBUF (VGA_B<0>)
    ----------------------------------------
    Total                     36.643ns (9.228ns logic, 27.415ns route)
                                       (25.2% logic, 74.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_random[24]_AND_97_o'
  Total number of paths / destination ports: 94706897199 / 6
-------------------------------------------------------------------------
Offset:              37.863ns (Levels of Logic = 36)
  Source:            VGA_SQ/rockX_7_LDC1 (LATCH)
  Destination:       VGA_B<1> (PAD)
  Source Clock:      VGA_SQ/RESET_random[24]_AND_97_o falling

  Data Path: VGA_SQ/rockX_7_LDC1 to VGA_B<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              4   0.498   0.912  VGA_SQ/rockX_7_LDC1 (VGA_SQ/rockX_7_LDC1)
     LUT3:I0->O           19   0.205   1.072  VGA_SQ/rockX_71 (VGA_SQ/rockX_7)
     LUT6:I5->O            1   0.205   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_lut<7> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_lut<7>)
     MUXCY:S->O            1   0.172   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<7> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<8> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<9> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<9>)
     MUXCY:CI->O           0   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<10> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<10>)
     XORCY:CI->O          43   0.180   1.448  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_xor<11> (VGA_SQ/GND_9_o_GND_9_o_sub_308_OUT<11>)
     INV:I->O              0   0.206   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_308/Msub_a[11]_unary_minus_1_OUT_lut<11>_INV_0 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Msub_a[11]_unary_minus_1_OUT_lut<11>)
     XORCY:LI->O          10   0.136   1.104  VGA_SQ/GND_9_o_GND_9_o_mod_308/Msub_a[11]_unary_minus_1_OUT_xor<11> (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_unary_minus_1_OUT<11>)
     LUT6:I2->O            2   0.203   0.616  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_GND_61_o_MUX_2756_o131 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_lut<8>)
     MUXCY:DI->O           1   0.145   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_cy<8> (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_cy<8>)
     XORCY:CI->O           2   0.180   0.981  VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_xor<9> (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_b[5]_add_17_OUT<9>)
     LUT6:I0->O            5   0.203   1.079  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2768_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_GND_61_o_add_19_OUT_Madd_lut<9>)
     LUT6:I0->O           25   0.203   1.537  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0008_INV_2000_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0008_INV_2000_o)
     LUT5:I0->O            5   0.203   0.962  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2780_o161 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_GND_61_o_add_21_OUT_Madd_lut<5>)
     LUT4:I0->O            1   0.203   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0009_INV_2013_o1_SW0 (N163)
     LUT6:I2->O           23   0.203   1.498  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0009_INV_2013_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0009_INV_2013_o)
     LUT5:I0->O            5   0.203   1.059  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2792_o111 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2793_o)
     LUT5:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0010_INV_2026_o1_SW0 (N153)
     LUT6:I4->O           33   0.203   1.534  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0010_INV_2026_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0010_INV_2026_o)
     LUT3:I0->O            1   0.205   0.944  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2804_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2806_o)
     LUT6:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0011_INV_2039_o1_SW0 (N143)
     LUT6:I4->O           24   0.203   1.517  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0011_INV_2039_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0011_INV_2039_o)
     LUT5:I0->O            2   0.203   0.961  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2816_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2818_o)
     LUT5:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0012_INV_2052_o1_SW0 (N133)
     LUT6:I4->O           14   0.203   1.302  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0012_INV_2052_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0012_INV_2052_o)
     LUT5:I0->O            2   0.203   0.721  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2828_o1101 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_GND_61_o_add_29_OUT_Madd_Madd_lut<1>)
     LUT6:I4->O            1   0.203   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o12 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o11)
     LUT5:I1->O            6   0.203   1.089  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o14 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o)
     LUT5:I0->O            6   0.203   1.089  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2846_o151 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2851_o)
     LUT6:I1->O            1   0.203   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_AND_36_o (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_AND_36_o)
     LUT6:I2->O            2   0.203   0.616  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_b[5]_MUX_2852_o110 (VGA_SQ/n0599<4>)
     MUXF7:S->O            1   0.148   0.580  VGA_SQ/Mmux_ColorOutput3119 (VGA_SQ/Mmux_ColorOutput3119)
     LUT6:I5->O            3   0.205   0.755  VGA_SQ/Mmux_ColorOutput31110 (VGA_SQ/Mmux_ColorOutput311)
     LUT5:I3->O            1   0.203   0.579  VGA_Control/Mmux_BLUE12 (VGA_B_0_OBUF)
     OBUF:I->O                 2.571          VGA_B_0_OBUF (VGA_B<0>)
    ----------------------------------------
    Total                     37.863ns (9.376ns logic, 28.487ns route)
                                       (24.8% logic, 75.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_random[24]_AND_99_o'
  Total number of paths / destination ports: 122643398253 / 6
-------------------------------------------------------------------------
Offset:              37.904ns (Levels of Logic = 37)
  Source:            VGA_SQ/rockX_6_LDC1 (LATCH)
  Destination:       VGA_B<1> (PAD)
  Source Clock:      VGA_SQ/RESET_random[24]_AND_99_o falling

  Data Path: VGA_SQ/rockX_6_LDC1 to VGA_B<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              4   0.498   0.912  VGA_SQ/rockX_6_LDC1 (VGA_SQ/rockX_6_LDC1)
     LUT3:I0->O           20   0.205   1.093  VGA_SQ/rockX_61 (VGA_SQ/rockX_6)
     LUT5:I4->O            1   0.205   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_lut<6> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_lut<6>)
     MUXCY:S->O            1   0.172   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<6> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<7> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<8> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<9> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<9>)
     MUXCY:CI->O           0   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<10> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<10>)
     XORCY:CI->O          43   0.180   1.448  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_xor<11> (VGA_SQ/GND_9_o_GND_9_o_sub_308_OUT<11>)
     INV:I->O              0   0.206   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_308/Msub_a[11]_unary_minus_1_OUT_lut<11>_INV_0 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Msub_a[11]_unary_minus_1_OUT_lut<11>)
     XORCY:LI->O          10   0.136   1.104  VGA_SQ/GND_9_o_GND_9_o_mod_308/Msub_a[11]_unary_minus_1_OUT_xor<11> (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_unary_minus_1_OUT<11>)
     LUT6:I2->O            2   0.203   0.616  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_GND_61_o_MUX_2756_o131 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_lut<8>)
     MUXCY:DI->O           1   0.145   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_cy<8> (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_cy<8>)
     XORCY:CI->O           2   0.180   0.981  VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_xor<9> (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_b[5]_add_17_OUT<9>)
     LUT6:I0->O            5   0.203   1.079  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2768_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_GND_61_o_add_19_OUT_Madd_lut<9>)
     LUT6:I0->O           25   0.203   1.537  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0008_INV_2000_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0008_INV_2000_o)
     LUT5:I0->O            5   0.203   0.962  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2780_o161 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_GND_61_o_add_21_OUT_Madd_lut<5>)
     LUT4:I0->O            1   0.203   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0009_INV_2013_o1_SW0 (N163)
     LUT6:I2->O           23   0.203   1.498  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0009_INV_2013_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0009_INV_2013_o)
     LUT5:I0->O            5   0.203   1.059  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2792_o111 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2793_o)
     LUT5:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0010_INV_2026_o1_SW0 (N153)
     LUT6:I4->O           33   0.203   1.534  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0010_INV_2026_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0010_INV_2026_o)
     LUT3:I0->O            1   0.205   0.944  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2804_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2806_o)
     LUT6:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0011_INV_2039_o1_SW0 (N143)
     LUT6:I4->O           24   0.203   1.517  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0011_INV_2039_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0011_INV_2039_o)
     LUT5:I0->O            2   0.203   0.961  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2816_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2818_o)
     LUT5:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0012_INV_2052_o1_SW0 (N133)
     LUT6:I4->O           14   0.203   1.302  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0012_INV_2052_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0012_INV_2052_o)
     LUT5:I0->O            2   0.203   0.721  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2828_o1101 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_GND_61_o_add_29_OUT_Madd_Madd_lut<1>)
     LUT6:I4->O            1   0.203   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o12 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o11)
     LUT5:I1->O            6   0.203   1.089  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o14 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o)
     LUT5:I0->O            6   0.203   1.089  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2846_o151 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2851_o)
     LUT6:I1->O            1   0.203   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_AND_36_o (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_AND_36_o)
     LUT6:I2->O            2   0.203   0.616  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_b[5]_MUX_2852_o110 (VGA_SQ/n0599<4>)
     MUXF7:S->O            1   0.148   0.580  VGA_SQ/Mmux_ColorOutput3119 (VGA_SQ/Mmux_ColorOutput3119)
     LUT6:I5->O            3   0.205   0.755  VGA_SQ/Mmux_ColorOutput31110 (VGA_SQ/Mmux_ColorOutput311)
     LUT5:I3->O            1   0.203   0.579  VGA_Control/Mmux_BLUE12 (VGA_B_0_OBUF)
     OBUF:I->O                 2.571          VGA_B_0_OBUF (VGA_B<0>)
    ----------------------------------------
    Total                     37.904ns (9.395ns logic, 28.509ns route)
                                       (24.8% logic, 75.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_BUS_0008_AND_93_o'
  Total number of paths / destination ports: 44870043219 / 6
-------------------------------------------------------------------------
Offset:              36.516ns (Levels of Logic = 33)
  Source:            VGA_SQ/rockX_9_LDC1 (LATCH)
  Destination:       VGA_B<1> (PAD)
  Source Clock:      VGA_SQ/RESET_BUS_0008_AND_93_o falling

  Data Path: VGA_SQ/rockX_9_LDC1 to VGA_B<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              3   0.498   0.879  VGA_SQ/rockX_9_LDC1 (VGA_SQ/rockX_9_LDC1)
     LUT6:I3->O            1   0.205   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_lut<9> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_lut<9>)
     MUXCY:S->O            1   0.172   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<9> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<9>)
     MUXCY:CI->O           0   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<10> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_cy<10>)
     XORCY:CI->O          43   0.180   1.448  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_308_OUT_xor<11> (VGA_SQ/GND_9_o_GND_9_o_sub_308_OUT<11>)
     INV:I->O              0   0.206   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_308/Msub_a[11]_unary_minus_1_OUT_lut<11>_INV_0 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Msub_a[11]_unary_minus_1_OUT_lut<11>)
     XORCY:LI->O          10   0.136   1.104  VGA_SQ/GND_9_o_GND_9_o_mod_308/Msub_a[11]_unary_minus_1_OUT_xor<11> (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_unary_minus_1_OUT<11>)
     LUT6:I2->O            2   0.203   0.616  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_GND_61_o_MUX_2756_o131 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_lut<8>)
     MUXCY:DI->O           1   0.145   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_cy<8> (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_cy<8>)
     XORCY:CI->O           2   0.180   0.981  VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_b[5]_add_17_OUT_Madd_xor<9> (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_b[5]_add_17_OUT<9>)
     LUT6:I0->O            5   0.203   1.079  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2768_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_GND_61_o_add_19_OUT_Madd_lut<9>)
     LUT6:I0->O           25   0.203   1.537  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0008_INV_2000_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0008_INV_2000_o)
     LUT5:I0->O            5   0.203   0.962  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2780_o161 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_GND_61_o_add_21_OUT_Madd_lut<5>)
     LUT4:I0->O            1   0.203   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0009_INV_2013_o1_SW0 (N163)
     LUT6:I2->O           23   0.203   1.498  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0009_INV_2013_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0009_INV_2013_o)
     LUT5:I0->O            5   0.203   1.059  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2792_o111 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2793_o)
     LUT5:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0010_INV_2026_o1_SW0 (N153)
     LUT6:I4->O           33   0.203   1.534  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0010_INV_2026_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0010_INV_2026_o)
     LUT3:I0->O            1   0.205   0.944  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2804_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2806_o)
     LUT6:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0011_INV_2039_o1_SW0 (N143)
     LUT6:I4->O           24   0.203   1.517  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0011_INV_2039_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0011_INV_2039_o)
     LUT5:I0->O            2   0.203   0.961  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2816_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2818_o)
     LUT5:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0012_INV_2052_o1_SW0 (N133)
     LUT6:I4->O           14   0.203   1.302  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0012_INV_2052_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0012_INV_2052_o)
     LUT5:I0->O            2   0.203   0.721  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2828_o1101 (VGA_SQ/GND_9_o_GND_9_o_mod_308/Madd_a[11]_GND_61_o_add_29_OUT_Madd_Madd_lut<1>)
     LUT6:I4->O            1   0.203   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o12 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o11)
     LUT5:I1->O            6   0.203   1.089  VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o14 (VGA_SQ/GND_9_o_GND_9_o_mod_308/BUS_0013_INV_2065_o)
     LUT5:I0->O            6   0.203   1.089  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_a[11]_MUX_2846_o151 (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_MUX_2851_o)
     LUT6:I1->O            1   0.203   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_AND_36_o (VGA_SQ/GND_9_o_GND_9_o_mod_308/a[11]_a[11]_AND_36_o)
     LUT6:I2->O            2   0.203   0.616  VGA_SQ/GND_9_o_GND_9_o_mod_308/Mmux_a[11]_b[5]_MUX_2852_o110 (VGA_SQ/n0599<4>)
     MUXF7:S->O            1   0.148   0.580  VGA_SQ/Mmux_ColorOutput3119 (VGA_SQ/Mmux_ColorOutput3119)
     LUT6:I5->O            3   0.205   0.755  VGA_SQ/Mmux_ColorOutput31110 (VGA_SQ/Mmux_ColorOutput311)
     LUT5:I3->O            1   0.203   0.579  VGA_Control/Mmux_BLUE12 (VGA_B_0_OBUF)
     OBUF:I->O                 2.571          VGA_B_0_OBUF (VGA_B<0>)
    ----------------------------------------
    Total                     36.516ns (9.133ns logic, 27.383ns route)
                                       (25.0% logic, 75.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_rockflag_OR_68_o'
  Total number of paths / destination ports: 3436793051262 / 6
-------------------------------------------------------------------------
Offset:              41.824ns (Levels of Logic = 40)
  Source:            VGA_SQ/rockY_0_LD (LATCH)
  Destination:       VGA_B<1> (PAD)
  Source Clock:      VGA_SQ/RESET_rockflag_OR_68_o falling

  Data Path: VGA_SQ/rockY_0_LD to VGA_B<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              23   0.498   1.382  VGA_SQ/rockY_0_LD (VGA_SQ/rockY_0_LD)
     LUT3:I0->O           22   0.205   1.134  VGA_SQ/rockY_71 (VGA_SQ/rockY_7)
     LUT6:I5->O            1   0.205   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_305_OUT_lut<7> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_305_OUT_lut<7>)
     MUXCY:S->O            1   0.172   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_305_OUT_cy<7> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_305_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_305_OUT_cy<8> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_305_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_305_OUT_cy<9> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_305_OUT_cy<9>)
     MUXCY:CI->O           0   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_305_OUT_cy<10> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_305_OUT_cy<10>)
     XORCY:CI->O          45   0.180   1.476  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_305_OUT_xor<11> (VGA_SQ/GND_9_o_GND_9_o_sub_305_OUT<11>)
     INV:I->O              0   0.206   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_305/Msub_a[11]_unary_minus_1_OUT_lut<11>_INV_0 (VGA_SQ/GND_9_o_GND_9_o_mod_305/Msub_a[11]_unary_minus_1_OUT_lut<11>)
     XORCY:LI->O          10   0.136   1.104  VGA_SQ/GND_9_o_GND_9_o_mod_305/Msub_a[11]_unary_minus_1_OUT_xor<11> (VGA_SQ/GND_9_o_GND_9_o_mod_305/a[11]_unary_minus_1_OUT<11>)
     LUT6:I2->O            2   0.203   0.616  VGA_SQ/GND_9_o_GND_9_o_mod_305/Mmux_a[11]_GND_61_o_MUX_2756_o131 (VGA_SQ/GND_9_o_GND_9_o_mod_305/Madd_a[11]_b[5]_add_17_OUT_Madd_lut<8>)
     MUXCY:DI->O           1   0.145   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_305/Madd_a[11]_b[5]_add_17_OUT_Madd_cy<8> (VGA_SQ/GND_9_o_GND_9_o_mod_305/Madd_a[11]_b[5]_add_17_OUT_Madd_cy<8>)
     XORCY:CI->O           2   0.180   0.981  VGA_SQ/GND_9_o_GND_9_o_mod_305/Madd_a[11]_b[5]_add_17_OUT_Madd_xor<9> (VGA_SQ/GND_9_o_GND_9_o_mod_305/a[11]_b[5]_add_17_OUT<9>)
     LUT6:I0->O            5   0.203   1.079  VGA_SQ/GND_9_o_GND_9_o_mod_305/Mmux_a[11]_a[11]_MUX_2768_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_305/Madd_a[11]_GND_61_o_add_19_OUT_Madd_lut<9>)
     LUT6:I0->O           25   0.203   1.537  VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0008_INV_2000_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0008_INV_2000_o)
     LUT5:I0->O            5   0.203   0.962  VGA_SQ/GND_9_o_GND_9_o_mod_305/Mmux_a[11]_a[11]_MUX_2780_o161 (VGA_SQ/GND_9_o_GND_9_o_mod_305/Madd_a[11]_GND_61_o_add_21_OUT_Madd_lut<5>)
     LUT4:I0->O            1   0.203   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0009_INV_2013_o1_SW0 (N167)
     LUT6:I2->O           23   0.203   1.498  VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0009_INV_2013_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0009_INV_2013_o)
     LUT5:I0->O            5   0.203   1.059  VGA_SQ/GND_9_o_GND_9_o_mod_305/Mmux_a[11]_a[11]_MUX_2792_o111 (VGA_SQ/GND_9_o_GND_9_o_mod_305/a[11]_a[11]_MUX_2793_o)
     LUT5:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0010_INV_2026_o1_SW0 (N157)
     LUT6:I4->O           33   0.203   1.534  VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0010_INV_2026_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0010_INV_2026_o)
     LUT3:I0->O            1   0.205   0.944  VGA_SQ/GND_9_o_GND_9_o_mod_305/Mmux_a[11]_a[11]_MUX_2804_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_305/a[11]_a[11]_MUX_2806_o)
     LUT6:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0011_INV_2039_o1_SW0 (N147)
     LUT6:I4->O           24   0.203   1.517  VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0011_INV_2039_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0011_INV_2039_o)
     LUT5:I0->O            2   0.203   0.961  VGA_SQ/GND_9_o_GND_9_o_mod_305/Mmux_a[11]_a[11]_MUX_2816_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_305/a[11]_a[11]_MUX_2818_o)
     LUT5:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0012_INV_2052_o1_SW0 (N137)
     LUT6:I4->O           14   0.203   1.302  VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0012_INV_2052_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0012_INV_2052_o)
     LUT5:I0->O            3   0.203   0.755  VGA_SQ/GND_9_o_GND_9_o_mod_305/Mmux_a[11]_a[11]_MUX_2828_o1101 (VGA_SQ/GND_9_o_GND_9_o_mod_305/Madd_a[11]_GND_61_o_add_29_OUT_Madd_Madd_lut<1>)
     LUT6:I4->O            1   0.203   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0013_INV_2065_o12 (VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0013_INV_2065_o11)
     LUT5:I1->O            8   0.203   1.147  VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0013_INV_2065_o14 (VGA_SQ/GND_9_o_GND_9_o_mod_305/BUS_0013_INV_2065_o)
     LUT5:I0->O            8   0.203   1.147  VGA_SQ/GND_9_o_GND_9_o_mod_305/Mmux_a[11]_a[11]_MUX_2846_o151 (VGA_SQ/GND_9_o_GND_9_o_mod_305/a[11]_a[11]_MUX_2851_o)
     LUT6:I1->O            2   0.203   0.721  VGA_SQ/GND_9_o_GND_9_o_mod_305/a[11]_a[11]_AND_36_o (VGA_SQ/GND_9_o_GND_9_o_mod_305/a[11]_a[11]_AND_36_o)
     LUT6:I4->O            6   0.203   0.745  VGA_SQ/_n3811<4>1 (VGA_SQ/_n3811)
     LUT5:I4->O            1   0.205   0.808  VGA_SQ/Mmux_ColorOutput3111111 (VGA_SQ/Mmux_ColorOutput311111)
     LUT6:I3->O            1   0.205   0.808  VGA_SQ/Mmux_ColorOutput3113 (VGA_SQ/Mmux_ColorOutput3113)
     LUT6:I3->O            1   0.205   0.808  VGA_SQ/Mmux_ColorOutput3114 (VGA_SQ/Mmux_ColorOutput3114)
     LUT6:I3->O            1   0.205   0.000  VGA_SQ/Mmux_ColorOutput3119_F (N720)
     MUXF7:I0->O           1   0.131   0.580  VGA_SQ/Mmux_ColorOutput3119 (VGA_SQ/Mmux_ColorOutput3119)
     LUT6:I5->O            3   0.205   0.755  VGA_SQ/Mmux_ColorOutput31110 (VGA_SQ/Mmux_ColorOutput311)
     LUT5:I3->O            1   0.203   0.579  VGA_Control/Mmux_BLUE12 (VGA_B_0_OBUF)
     OBUF:I->O                 2.571          VGA_B_0_OBUF (VGA_B<0>)
    ----------------------------------------
    Total                     41.824ns (10.179ns logic, 31.645ns route)
                                       (24.3% logic, 75.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_SquareX[9]_AND_89_o'
  Total number of paths / destination ports: 363887268 / 6
-------------------------------------------------------------------------
Offset:              31.842ns (Levels of Logic = 36)
  Source:            VGA_SQ/shotX_1_LDC1 (LATCH)
  Destination:       VGA_G<1> (PAD)
  Source Clock:      VGA_SQ/RESET_SquareX[9]_AND_89_o falling

  Data Path: VGA_SQ/shotX_1_LDC1 to VGA_G<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              2   0.498   0.845  VGA_SQ/shotX_1_LDC1 (VGA_SQ/shotX_1_LDC1)
     LUT5:I2->O            1   0.205   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_lut<1> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_lut<1>)
     MUXCY:S->O            1   0.172   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<1> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<2> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<3> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<4> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<5> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<6> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<7> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<7>)
     XORCY:CI->O           3   0.180   0.650  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_xor<8> (VGA_SQ/GND_9_o_GND_9_o_sub_360_OUT<8>)
     INV:I->O              1   0.206   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_lut<8>_INV_0 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_lut<8>)
     MUXCY:S->O            1   0.172   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_cy<8> (VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_cy<8>)
     XORCY:CI->O           1   0.180   0.580  VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_xor<9> (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_unary_minus_1_OUT<9>)
     LUT3:I2->O            3   0.205   1.015  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_mux_1_OUT121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_GND_64_o_b[3]_add_11_OUT_Madd_cy<9>)
     LUT6:I0->O            4   0.203   1.028  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2941_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_MUX_2943_o)
     LUT6:I1->O            5   0.203   1.079  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2953_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_MUX_2955_o)
     LUT6:I0->O            9   0.203   0.830  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0008_INV_2194_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0008_INV_2194_o1)
     LUT3:I2->O            1   0.205   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o111 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o11)
     LUT4:I0->O            8   0.203   1.147  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o)
     LUT5:I0->O            3   0.203   0.879  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2989_o1411 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2989_o141)
     LUT3:I0->O            5   0.205   0.962  VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_a[11]_GND_64_o_add_23_OUT_cy<7>11 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_a[11]_GND_64_o_add_23_OUT_cy<7>)
     LUT5:I1->O            2   0.203   0.721  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2989_o131 (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_MUX_2992_o)
     LUT3:I1->O            1   0.203   0.944  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0011_INV_2233_o1_SW0 (N79)
     LUT6:I0->O            9   0.203   1.194  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0011_INV_2233_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0011_INV_2233_o)
     LUT6:I0->O            4   0.203   1.028  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_3001_o181 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_a[11]_GND_64_o_add_27_OUT_lut<3>)
     LUT6:I1->O            5   0.203   1.059  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0012_INV_2246_o11 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0012_INV_2246_o)
     LUT6:I1->O            4   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o14 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o13)
     LUT5:I4->O            1   0.205   0.924  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o15 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o)
     LUT6:I1->O            3   0.203   1.015  VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_AND_61_o (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_AND_61_o)
     LUT6:I0->O            1   0.203   0.944  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_o31 (VGA_SQ/n0613<2>)
     LUT6:I0->O            1   0.203   0.924  VGA_SQ/GND_9_o_GND_9_o_AND_65_o1 (VGA_SQ/GND_9_o_GND_9_o_AND_65_o1)
     LUT5:I0->O            3   0.203   0.755  VGA_SQ/GND_9_o_GND_9_o_AND_65_o2 (VGA_SQ/GND_9_o_GND_9_o_AND_65_o)
     LUT4:I2->O            2   0.203   0.845  VGA_SQ/Mmux_ColorOutput611 (VGA_SQ/Mmux_ColorOutput61)
     LUT6:I3->O            1   0.205   0.580  VGA_Control/Mmux_GREEN21 (VGA_Control/Mmux_GREEN2)
     LUT6:I5->O            1   0.205   0.827  VGA_Control/Mmux_GREEN22 (VGA_Control/Mmux_GREEN21)
     LUT6:I2->O            1   0.203   0.579  VGA_Control/Mmux_GREEN23 (VGA_G_1_OBUF)
     OBUF:I->O                 2.571          VGA_G_1_OBUF (VGA_G<1>)
    ----------------------------------------
    Total                     31.842ns (8.979ns logic, 22.863ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_SquareX[9]_AND_87_o'
  Total number of paths / destination ports: 329179776 / 6
-------------------------------------------------------------------------
Offset:              31.823ns (Levels of Logic = 35)
  Source:            VGA_SQ/shotX_2_LDC1 (LATCH)
  Destination:       VGA_G<1> (PAD)
  Source Clock:      VGA_SQ/RESET_SquareX[9]_AND_87_o falling

  Data Path: VGA_SQ/shotX_2_LDC1 to VGA_G<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              2   0.498   0.845  VGA_SQ/shotX_2_LDC1 (VGA_SQ/shotX_2_LDC1)
     LUT5:I2->O            1   0.205   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_lut<2> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_lut<2>)
     MUXCY:S->O            1   0.172   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<2> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<3> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<4> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<5> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<6> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<7> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<7>)
     XORCY:CI->O           3   0.180   0.650  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_xor<8> (VGA_SQ/GND_9_o_GND_9_o_sub_360_OUT<8>)
     INV:I->O              1   0.206   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_lut<8>_INV_0 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_lut<8>)
     MUXCY:S->O            1   0.172   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_cy<8> (VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_cy<8>)
     XORCY:CI->O           1   0.180   0.580  VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_xor<9> (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_unary_minus_1_OUT<9>)
     LUT3:I2->O            3   0.205   1.015  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_mux_1_OUT121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_GND_64_o_b[3]_add_11_OUT_Madd_cy<9>)
     LUT6:I0->O            4   0.203   1.028  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2941_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_MUX_2943_o)
     LUT6:I1->O            5   0.203   1.079  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2953_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_MUX_2955_o)
     LUT6:I0->O            9   0.203   0.830  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0008_INV_2194_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0008_INV_2194_o1)
     LUT3:I2->O            1   0.205   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o111 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o11)
     LUT4:I0->O            8   0.203   1.147  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o)
     LUT5:I0->O            3   0.203   0.879  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2989_o1411 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2989_o141)
     LUT3:I0->O            5   0.205   0.962  VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_a[11]_GND_64_o_add_23_OUT_cy<7>11 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_a[11]_GND_64_o_add_23_OUT_cy<7>)
     LUT5:I1->O            2   0.203   0.721  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2989_o131 (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_MUX_2992_o)
     LUT3:I1->O            1   0.203   0.944  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0011_INV_2233_o1_SW0 (N79)
     LUT6:I0->O            9   0.203   1.194  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0011_INV_2233_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0011_INV_2233_o)
     LUT6:I0->O            4   0.203   1.028  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_3001_o181 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_a[11]_GND_64_o_add_27_OUT_lut<3>)
     LUT6:I1->O            5   0.203   1.059  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0012_INV_2246_o11 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0012_INV_2246_o)
     LUT6:I1->O            4   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o14 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o13)
     LUT5:I4->O            1   0.205   0.924  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o15 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o)
     LUT6:I1->O            3   0.203   1.015  VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_AND_61_o (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_AND_61_o)
     LUT6:I0->O            1   0.203   0.944  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_o31 (VGA_SQ/n0613<2>)
     LUT6:I0->O            1   0.203   0.924  VGA_SQ/GND_9_o_GND_9_o_AND_65_o1 (VGA_SQ/GND_9_o_GND_9_o_AND_65_o1)
     LUT5:I0->O            3   0.203   0.755  VGA_SQ/GND_9_o_GND_9_o_AND_65_o2 (VGA_SQ/GND_9_o_GND_9_o_AND_65_o)
     LUT4:I2->O            2   0.203   0.845  VGA_SQ/Mmux_ColorOutput611 (VGA_SQ/Mmux_ColorOutput61)
     LUT6:I3->O            1   0.205   0.580  VGA_Control/Mmux_GREEN21 (VGA_Control/Mmux_GREEN2)
     LUT6:I5->O            1   0.205   0.827  VGA_Control/Mmux_GREEN22 (VGA_Control/Mmux_GREEN21)
     LUT6:I2->O            1   0.203   0.579  VGA_Control/Mmux_GREEN23 (VGA_G_1_OBUF)
     OBUF:I->O                 2.571          VGA_G_1_OBUF (VGA_G<1>)
    ----------------------------------------
    Total                     31.823ns (8.960ns logic, 22.863ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_SquareX[9]_AND_85_o'
  Total number of paths / destination ports: 294471084 / 6
-------------------------------------------------------------------------
Offset:              31.902ns (Levels of Logic = 34)
  Source:            VGA_SQ/shotX_3_LDC1 (LATCH)
  Destination:       VGA_G<1> (PAD)
  Source Clock:      VGA_SQ/RESET_SquareX[9]_AND_85_o falling

  Data Path: VGA_SQ/shotX_3_LDC1 to VGA_G<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              5   0.498   0.943  VGA_SQ/shotX_3_LDC1 (VGA_SQ/shotX_3_LDC1)
     LUT5:I2->O            1   0.205   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_lut<3> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_lut<3>)
     MUXCY:S->O            1   0.172   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<3> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<4> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<5> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<6> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<7> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<7>)
     XORCY:CI->O           3   0.180   0.650  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_xor<8> (VGA_SQ/GND_9_o_GND_9_o_sub_360_OUT<8>)
     INV:I->O              1   0.206   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_lut<8>_INV_0 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_lut<8>)
     MUXCY:S->O            1   0.172   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_cy<8> (VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_cy<8>)
     XORCY:CI->O           1   0.180   0.580  VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_xor<9> (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_unary_minus_1_OUT<9>)
     LUT3:I2->O            3   0.205   1.015  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_mux_1_OUT121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_GND_64_o_b[3]_add_11_OUT_Madd_cy<9>)
     LUT6:I0->O            4   0.203   1.028  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2941_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_MUX_2943_o)
     LUT6:I1->O            5   0.203   1.079  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2953_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_MUX_2955_o)
     LUT6:I0->O            9   0.203   0.830  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0008_INV_2194_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0008_INV_2194_o1)
     LUT3:I2->O            1   0.205   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o111 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o11)
     LUT4:I0->O            8   0.203   1.147  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o)
     LUT5:I0->O            3   0.203   0.879  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2989_o1411 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2989_o141)
     LUT3:I0->O            5   0.205   0.962  VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_a[11]_GND_64_o_add_23_OUT_cy<7>11 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_a[11]_GND_64_o_add_23_OUT_cy<7>)
     LUT5:I1->O            2   0.203   0.721  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2989_o131 (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_MUX_2992_o)
     LUT3:I1->O            1   0.203   0.944  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0011_INV_2233_o1_SW0 (N79)
     LUT6:I0->O            9   0.203   1.194  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0011_INV_2233_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0011_INV_2233_o)
     LUT6:I0->O            4   0.203   1.028  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_3001_o181 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_a[11]_GND_64_o_add_27_OUT_lut<3>)
     LUT6:I1->O            5   0.203   1.059  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0012_INV_2246_o11 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0012_INV_2246_o)
     LUT6:I1->O            4   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o14 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o13)
     LUT5:I4->O            1   0.205   0.924  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o15 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o)
     LUT6:I1->O            3   0.203   1.015  VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_AND_61_o (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_AND_61_o)
     LUT6:I0->O            1   0.203   0.944  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_o31 (VGA_SQ/n0613<2>)
     LUT6:I0->O            1   0.203   0.924  VGA_SQ/GND_9_o_GND_9_o_AND_65_o1 (VGA_SQ/GND_9_o_GND_9_o_AND_65_o1)
     LUT5:I0->O            3   0.203   0.755  VGA_SQ/GND_9_o_GND_9_o_AND_65_o2 (VGA_SQ/GND_9_o_GND_9_o_AND_65_o)
     LUT4:I2->O            2   0.203   0.845  VGA_SQ/Mmux_ColorOutput611 (VGA_SQ/Mmux_ColorOutput61)
     LUT6:I3->O            1   0.205   0.580  VGA_Control/Mmux_GREEN21 (VGA_Control/Mmux_GREEN2)
     LUT6:I5->O            1   0.205   0.827  VGA_Control/Mmux_GREEN22 (VGA_Control/Mmux_GREEN21)
     LUT6:I2->O            1   0.203   0.579  VGA_Control/Mmux_GREEN23 (VGA_G_1_OBUF)
     OBUF:I->O                 2.571          VGA_G_1_OBUF (VGA_G<1>)
    ----------------------------------------
    Total                     31.902ns (8.941ns logic, 22.961ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_SquareX[9]_AND_83_o'
  Total number of paths / destination ports: 259751016 / 6
-------------------------------------------------------------------------
Offset:              31.819ns (Levels of Logic = 33)
  Source:            VGA_SQ/shotX_4_LDC1 (LATCH)
  Destination:       VGA_G<1> (PAD)
  Source Clock:      VGA_SQ/RESET_SquareX[9]_AND_83_o falling

  Data Path: VGA_SQ/shotX_4_LDC1 to VGA_G<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              3   0.498   0.879  VGA_SQ/shotX_4_LDC1 (VGA_SQ/shotX_4_LDC1)
     LUT5:I2->O            1   0.205   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_lut<4> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_lut<4>)
     MUXCY:S->O            1   0.172   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<4> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<5> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<6> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<7> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<7>)
     XORCY:CI->O           3   0.180   0.650  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_xor<8> (VGA_SQ/GND_9_o_GND_9_o_sub_360_OUT<8>)
     INV:I->O              1   0.206   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_lut<8>_INV_0 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_lut<8>)
     MUXCY:S->O            1   0.172   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_cy<8> (VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_cy<8>)
     XORCY:CI->O           1   0.180   0.580  VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_xor<9> (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_unary_minus_1_OUT<9>)
     LUT3:I2->O            3   0.205   1.015  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_mux_1_OUT121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_GND_64_o_b[3]_add_11_OUT_Madd_cy<9>)
     LUT6:I0->O            4   0.203   1.028  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2941_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_MUX_2943_o)
     LUT6:I1->O            5   0.203   1.079  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2953_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_MUX_2955_o)
     LUT6:I0->O            9   0.203   0.830  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0008_INV_2194_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0008_INV_2194_o1)
     LUT3:I2->O            1   0.205   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o111 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o11)
     LUT4:I0->O            8   0.203   1.147  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o)
     LUT5:I0->O            3   0.203   0.879  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2989_o1411 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2989_o141)
     LUT3:I0->O            5   0.205   0.962  VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_a[11]_GND_64_o_add_23_OUT_cy<7>11 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_a[11]_GND_64_o_add_23_OUT_cy<7>)
     LUT5:I1->O            2   0.203   0.721  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2989_o131 (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_MUX_2992_o)
     LUT3:I1->O            1   0.203   0.944  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0011_INV_2233_o1_SW0 (N79)
     LUT6:I0->O            9   0.203   1.194  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0011_INV_2233_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0011_INV_2233_o)
     LUT6:I0->O            4   0.203   1.028  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_3001_o181 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_a[11]_GND_64_o_add_27_OUT_lut<3>)
     LUT6:I1->O            5   0.203   1.059  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0012_INV_2246_o11 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0012_INV_2246_o)
     LUT6:I1->O            4   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o14 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o13)
     LUT5:I4->O            1   0.205   0.924  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o15 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o)
     LUT6:I1->O            3   0.203   1.015  VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_AND_61_o (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_AND_61_o)
     LUT6:I0->O            1   0.203   0.944  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_o31 (VGA_SQ/n0613<2>)
     LUT6:I0->O            1   0.203   0.924  VGA_SQ/GND_9_o_GND_9_o_AND_65_o1 (VGA_SQ/GND_9_o_GND_9_o_AND_65_o1)
     LUT5:I0->O            3   0.203   0.755  VGA_SQ/GND_9_o_GND_9_o_AND_65_o2 (VGA_SQ/GND_9_o_GND_9_o_AND_65_o)
     LUT4:I2->O            2   0.203   0.845  VGA_SQ/Mmux_ColorOutput611 (VGA_SQ/Mmux_ColorOutput61)
     LUT6:I3->O            1   0.205   0.580  VGA_Control/Mmux_GREEN21 (VGA_Control/Mmux_GREEN2)
     LUT6:I5->O            1   0.205   0.827  VGA_Control/Mmux_GREEN22 (VGA_Control/Mmux_GREEN21)
     LUT6:I2->O            1   0.203   0.579  VGA_Control/Mmux_GREEN23 (VGA_G_1_OBUF)
     OBUF:I->O                 2.571          VGA_G_1_OBUF (VGA_G<1>)
    ----------------------------------------
    Total                     31.819ns (8.922ns logic, 22.897ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_SquareX[9]_AND_81_o'
  Total number of paths / destination ports: 224925828 / 6
-------------------------------------------------------------------------
Offset:              31.800ns (Levels of Logic = 32)
  Source:            VGA_SQ/shotX_5_LDC1 (LATCH)
  Destination:       VGA_G<1> (PAD)
  Source Clock:      VGA_SQ/RESET_SquareX[9]_AND_81_o falling

  Data Path: VGA_SQ/shotX_5_LDC1 to VGA_G<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              3   0.498   0.879  VGA_SQ/shotX_5_LDC1 (VGA_SQ/shotX_5_LDC1)
     LUT6:I3->O            1   0.205   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_lut<5> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_lut<5>)
     MUXCY:S->O            1   0.172   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<5> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<6> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<7> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<7>)
     XORCY:CI->O           3   0.180   0.650  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_xor<8> (VGA_SQ/GND_9_o_GND_9_o_sub_360_OUT<8>)
     INV:I->O              1   0.206   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_lut<8>_INV_0 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_lut<8>)
     MUXCY:S->O            1   0.172   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_cy<8> (VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_cy<8>)
     XORCY:CI->O           1   0.180   0.580  VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_xor<9> (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_unary_minus_1_OUT<9>)
     LUT3:I2->O            3   0.205   1.015  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_mux_1_OUT121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_GND_64_o_b[3]_add_11_OUT_Madd_cy<9>)
     LUT6:I0->O            4   0.203   1.028  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2941_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_MUX_2943_o)
     LUT6:I1->O            5   0.203   1.079  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2953_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_MUX_2955_o)
     LUT6:I0->O            9   0.203   0.830  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0008_INV_2194_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0008_INV_2194_o1)
     LUT3:I2->O            1   0.205   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o111 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o11)
     LUT4:I0->O            8   0.203   1.147  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o)
     LUT5:I0->O            3   0.203   0.879  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2989_o1411 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2989_o141)
     LUT3:I0->O            5   0.205   0.962  VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_a[11]_GND_64_o_add_23_OUT_cy<7>11 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_a[11]_GND_64_o_add_23_OUT_cy<7>)
     LUT5:I1->O            2   0.203   0.721  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2989_o131 (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_MUX_2992_o)
     LUT3:I1->O            1   0.203   0.944  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0011_INV_2233_o1_SW0 (N79)
     LUT6:I0->O            9   0.203   1.194  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0011_INV_2233_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0011_INV_2233_o)
     LUT6:I0->O            4   0.203   1.028  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_3001_o181 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_a[11]_GND_64_o_add_27_OUT_lut<3>)
     LUT6:I1->O            5   0.203   1.059  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0012_INV_2246_o11 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0012_INV_2246_o)
     LUT6:I1->O            4   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o14 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o13)
     LUT5:I4->O            1   0.205   0.924  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o15 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o)
     LUT6:I1->O            3   0.203   1.015  VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_AND_61_o (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_AND_61_o)
     LUT6:I0->O            1   0.203   0.944  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_o31 (VGA_SQ/n0613<2>)
     LUT6:I0->O            1   0.203   0.924  VGA_SQ/GND_9_o_GND_9_o_AND_65_o1 (VGA_SQ/GND_9_o_GND_9_o_AND_65_o1)
     LUT5:I0->O            3   0.203   0.755  VGA_SQ/GND_9_o_GND_9_o_AND_65_o2 (VGA_SQ/GND_9_o_GND_9_o_AND_65_o)
     LUT4:I2->O            2   0.203   0.845  VGA_SQ/Mmux_ColorOutput611 (VGA_SQ/Mmux_ColorOutput61)
     LUT6:I3->O            1   0.205   0.580  VGA_Control/Mmux_GREEN21 (VGA_Control/Mmux_GREEN2)
     LUT6:I5->O            1   0.205   0.827  VGA_Control/Mmux_GREEN22 (VGA_Control/Mmux_GREEN21)
     LUT6:I2->O            1   0.203   0.579  VGA_Control/Mmux_GREEN23 (VGA_G_1_OBUF)
     OBUF:I->O                 2.571          VGA_G_1_OBUF (VGA_G<1>)
    ----------------------------------------
    Total                     31.800ns (8.903ns logic, 22.897ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_SquareX[9]_AND_79_o'
  Total number of paths / destination ports: 189811848 / 6
-------------------------------------------------------------------------
Offset:              32.873ns (Levels of Logic = 32)
  Source:            VGA_SQ/shotX_6_LDC1 (LATCH)
  Destination:       VGA_G<1> (PAD)
  Source Clock:      VGA_SQ/RESET_SquareX[9]_AND_79_o falling

  Data Path: VGA_SQ/shotX_6_LDC1 to VGA_G<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              1   0.498   0.808  VGA_SQ/shotX_6_LDC1 (VGA_SQ/shotX_6_LDC1)
     LUT3:I0->O           14   0.205   0.958  VGA_SQ/shotX_61 (VGA_SQ/shotX_6)
     LUT5:I4->O            1   0.205   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_lut<6> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_lut<6>)
     MUXCY:S->O            1   0.172   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<6> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<7> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<7>)
     XORCY:CI->O           3   0.180   0.650  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_xor<8> (VGA_SQ/GND_9_o_GND_9_o_sub_360_OUT<8>)
     INV:I->O              1   0.206   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_lut<8>_INV_0 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_lut<8>)
     MUXCY:S->O            1   0.172   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_cy<8> (VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_cy<8>)
     XORCY:CI->O           1   0.180   0.580  VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_xor<9> (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_unary_minus_1_OUT<9>)
     LUT3:I2->O            3   0.205   1.015  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_mux_1_OUT121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_GND_64_o_b[3]_add_11_OUT_Madd_cy<9>)
     LUT6:I0->O            4   0.203   1.028  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2941_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_MUX_2943_o)
     LUT6:I1->O            5   0.203   1.079  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2953_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_MUX_2955_o)
     LUT6:I0->O            9   0.203   0.830  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0008_INV_2194_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0008_INV_2194_o1)
     LUT3:I2->O            1   0.205   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o111 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o11)
     LUT4:I0->O            8   0.203   1.147  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o)
     LUT5:I0->O            3   0.203   0.879  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2989_o1411 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2989_o141)
     LUT3:I0->O            5   0.205   0.962  VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_a[11]_GND_64_o_add_23_OUT_cy<7>11 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_a[11]_GND_64_o_add_23_OUT_cy<7>)
     LUT5:I1->O            2   0.203   0.721  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2989_o131 (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_MUX_2992_o)
     LUT3:I1->O            1   0.203   0.944  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0011_INV_2233_o1_SW0 (N79)
     LUT6:I0->O            9   0.203   1.194  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0011_INV_2233_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0011_INV_2233_o)
     LUT6:I0->O            4   0.203   1.028  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_3001_o181 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_a[11]_GND_64_o_add_27_OUT_lut<3>)
     LUT6:I1->O            5   0.203   1.059  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0012_INV_2246_o11 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0012_INV_2246_o)
     LUT6:I1->O            4   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o14 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o13)
     LUT5:I4->O            1   0.205   0.924  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o15 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o)
     LUT6:I1->O            3   0.203   1.015  VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_AND_61_o (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_AND_61_o)
     LUT6:I0->O            1   0.203   0.944  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_o31 (VGA_SQ/n0613<2>)
     LUT6:I0->O            1   0.203   0.924  VGA_SQ/GND_9_o_GND_9_o_AND_65_o1 (VGA_SQ/GND_9_o_GND_9_o_AND_65_o1)
     LUT5:I0->O            3   0.203   0.755  VGA_SQ/GND_9_o_GND_9_o_AND_65_o2 (VGA_SQ/GND_9_o_GND_9_o_AND_65_o)
     LUT4:I2->O            2   0.203   0.845  VGA_SQ/Mmux_ColorOutput611 (VGA_SQ/Mmux_ColorOutput61)
     LUT6:I3->O            1   0.205   0.580  VGA_Control/Mmux_GREEN21 (VGA_Control/Mmux_GREEN2)
     LUT6:I5->O            1   0.205   0.827  VGA_Control/Mmux_GREEN22 (VGA_Control/Mmux_GREEN21)
     LUT6:I2->O            1   0.203   0.579  VGA_Control/Mmux_GREEN23 (VGA_G_1_OBUF)
     OBUF:I->O                 2.571          VGA_G_1_OBUF (VGA_G<1>)
    ----------------------------------------
    Total                     32.873ns (9.089ns logic, 23.784ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_SquareX[9]_AND_77_o'
  Total number of paths / destination ports: 153691596 / 6
-------------------------------------------------------------------------
Offset:              32.829ns (Levels of Logic = 31)
  Source:            VGA_SQ/shotX_7_LDC1 (LATCH)
  Destination:       VGA_G<1> (PAD)
  Source Clock:      VGA_SQ/RESET_SquareX[9]_AND_77_o falling

  Data Path: VGA_SQ/shotX_7_LDC1 to VGA_G<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              1   0.498   0.808  VGA_SQ/shotX_7_LDC1 (VGA_SQ/shotX_7_LDC1)
     LUT3:I0->O           13   0.205   0.933  VGA_SQ/shotX_71 (VGA_SQ/shotX_7)
     LUT6:I5->O            1   0.205   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_lut<7> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_lut<7>)
     MUXCY:S->O            1   0.172   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<7> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_cy<7>)
     XORCY:CI->O           3   0.180   0.650  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_xor<8> (VGA_SQ/GND_9_o_GND_9_o_sub_360_OUT<8>)
     INV:I->O              1   0.206   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_lut<8>_INV_0 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_lut<8>)
     MUXCY:S->O            1   0.172   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_cy<8> (VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_cy<8>)
     XORCY:CI->O           1   0.180   0.580  VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_xor<9> (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_unary_minus_1_OUT<9>)
     LUT3:I2->O            3   0.205   1.015  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_mux_1_OUT121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_GND_64_o_b[3]_add_11_OUT_Madd_cy<9>)
     LUT6:I0->O            4   0.203   1.028  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2941_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_MUX_2943_o)
     LUT6:I1->O            5   0.203   1.079  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2953_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_MUX_2955_o)
     LUT6:I0->O            9   0.203   0.830  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0008_INV_2194_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0008_INV_2194_o1)
     LUT3:I2->O            1   0.205   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o111 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o11)
     LUT4:I0->O            8   0.203   1.147  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o)
     LUT5:I0->O            3   0.203   0.879  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2989_o1411 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2989_o141)
     LUT3:I0->O            5   0.205   0.962  VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_a[11]_GND_64_o_add_23_OUT_cy<7>11 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_a[11]_GND_64_o_add_23_OUT_cy<7>)
     LUT5:I1->O            2   0.203   0.721  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2989_o131 (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_MUX_2992_o)
     LUT3:I1->O            1   0.203   0.944  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0011_INV_2233_o1_SW0 (N79)
     LUT6:I0->O            9   0.203   1.194  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0011_INV_2233_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0011_INV_2233_o)
     LUT6:I0->O            4   0.203   1.028  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_3001_o181 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_a[11]_GND_64_o_add_27_OUT_lut<3>)
     LUT6:I1->O            5   0.203   1.059  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0012_INV_2246_o11 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0012_INV_2246_o)
     LUT6:I1->O            4   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o14 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o13)
     LUT5:I4->O            1   0.205   0.924  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o15 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o)
     LUT6:I1->O            3   0.203   1.015  VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_AND_61_o (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_AND_61_o)
     LUT6:I0->O            1   0.203   0.944  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_o31 (VGA_SQ/n0613<2>)
     LUT6:I0->O            1   0.203   0.924  VGA_SQ/GND_9_o_GND_9_o_AND_65_o1 (VGA_SQ/GND_9_o_GND_9_o_AND_65_o1)
     LUT5:I0->O            3   0.203   0.755  VGA_SQ/GND_9_o_GND_9_o_AND_65_o2 (VGA_SQ/GND_9_o_GND_9_o_AND_65_o)
     LUT4:I2->O            2   0.203   0.845  VGA_SQ/Mmux_ColorOutput611 (VGA_SQ/Mmux_ColorOutput61)
     LUT6:I3->O            1   0.205   0.580  VGA_Control/Mmux_GREEN21 (VGA_Control/Mmux_GREEN2)
     LUT6:I5->O            1   0.205   0.827  VGA_Control/Mmux_GREEN22 (VGA_Control/Mmux_GREEN21)
     LUT6:I2->O            1   0.203   0.579  VGA_Control/Mmux_GREEN23 (VGA_G_1_OBUF)
     OBUF:I->O                 2.571          VGA_G_1_OBUF (VGA_G<1>)
    ----------------------------------------
    Total                     32.829ns (9.070ns logic, 23.759ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_SquareX[9]_AND_75_o'
  Total number of paths / destination ports: 115446618 / 6
-------------------------------------------------------------------------
Offset:              31.512ns (Levels of Logic = 29)
  Source:            VGA_SQ/shotX_8_LDC1 (LATCH)
  Destination:       VGA_G<1> (PAD)
  Source Clock:      VGA_SQ/RESET_SquareX[9]_AND_75_o falling

  Data Path: VGA_SQ/shotX_8_LDC1 to VGA_G<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              2   0.498   0.845  VGA_SQ/shotX_8_LDC1 (VGA_SQ/shotX_8_LDC1)
     LUT4:I1->O            1   0.205   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_lut<8> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_lut<8>)
     XORCY:LI->O           3   0.136   0.650  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_xor<8> (VGA_SQ/GND_9_o_GND_9_o_sub_360_OUT<8>)
     INV:I->O              1   0.206   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_lut<8>_INV_0 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_lut<8>)
     MUXCY:S->O            1   0.172   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_cy<8> (VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_cy<8>)
     XORCY:CI->O           1   0.180   0.580  VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_xor<9> (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_unary_minus_1_OUT<9>)
     LUT3:I2->O            3   0.205   1.015  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_mux_1_OUT121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_GND_64_o_b[3]_add_11_OUT_Madd_cy<9>)
     LUT6:I0->O            4   0.203   1.028  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2941_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_MUX_2943_o)
     LUT6:I1->O            5   0.203   1.079  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2953_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_MUX_2955_o)
     LUT6:I0->O            9   0.203   0.830  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0008_INV_2194_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0008_INV_2194_o1)
     LUT3:I2->O            1   0.205   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o111 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o11)
     LUT4:I0->O            8   0.203   1.147  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o)
     LUT5:I0->O            3   0.203   0.879  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2989_o1411 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2989_o141)
     LUT3:I0->O            5   0.205   0.962  VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_a[11]_GND_64_o_add_23_OUT_cy<7>11 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_a[11]_GND_64_o_add_23_OUT_cy<7>)
     LUT5:I1->O            2   0.203   0.721  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2989_o131 (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_MUX_2992_o)
     LUT3:I1->O            1   0.203   0.944  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0011_INV_2233_o1_SW0 (N79)
     LUT6:I0->O            9   0.203   1.194  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0011_INV_2233_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0011_INV_2233_o)
     LUT6:I0->O            4   0.203   1.028  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_3001_o181 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_a[11]_GND_64_o_add_27_OUT_lut<3>)
     LUT6:I1->O            5   0.203   1.059  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0012_INV_2246_o11 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0012_INV_2246_o)
     LUT6:I1->O            4   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o14 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o13)
     LUT5:I4->O            1   0.205   0.924  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o15 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o)
     LUT6:I1->O            3   0.203   1.015  VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_AND_61_o (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_AND_61_o)
     LUT6:I0->O            1   0.203   0.944  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_o31 (VGA_SQ/n0613<2>)
     LUT6:I0->O            1   0.203   0.924  VGA_SQ/GND_9_o_GND_9_o_AND_65_o1 (VGA_SQ/GND_9_o_GND_9_o_AND_65_o1)
     LUT5:I0->O            3   0.203   0.755  VGA_SQ/GND_9_o_GND_9_o_AND_65_o2 (VGA_SQ/GND_9_o_GND_9_o_AND_65_o)
     LUT4:I2->O            2   0.203   0.845  VGA_SQ/Mmux_ColorOutput611 (VGA_SQ/Mmux_ColorOutput61)
     LUT6:I3->O            1   0.205   0.580  VGA_Control/Mmux_GREEN21 (VGA_Control/Mmux_GREEN2)
     LUT6:I5->O            1   0.205   0.827  VGA_Control/Mmux_GREEN22 (VGA_Control/Mmux_GREEN21)
     LUT6:I2->O            1   0.203   0.579  VGA_Control/Mmux_GREEN23 (VGA_G_1_OBUF)
     OBUF:I->O                 2.571          VGA_G_1_OBUF (VGA_G<1>)
    ----------------------------------------
    Total                     31.512ns (8.649ns logic, 22.863ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_SquareX[9]_AND_73_o'
  Total number of paths / destination ports: 83575812 / 6
-------------------------------------------------------------------------
Offset:              31.296ns (Levels of Logic = 28)
  Source:            VGA_SQ/shotX_9_LDC1 (LATCH)
  Destination:       VGA_G<1> (PAD)
  Source Clock:      VGA_SQ/RESET_SquareX[9]_AND_73_o falling

  Data Path: VGA_SQ/shotX_9_LDC1 to VGA_G<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              3   0.498   0.879  VGA_SQ/shotX_9_LDC1 (VGA_SQ/shotX_9_LDC1)
     LUT6:I3->O            1   0.205   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_lut<9> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_lut<9>)
     XORCY:LI->O           2   0.136   0.616  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_360_OUT_xor<9> (VGA_SQ/GND_9_o_GND_9_o_sub_360_OUT<9>)
     INV:I->O              1   0.206   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_lut<9>_INV_0 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_lut<9>)
     XORCY:LI->O           1   0.136   0.580  VGA_SQ/GND_9_o_GND_9_o_mod_360/Msub_a[11]_unary_minus_1_OUT_xor<9> (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_unary_minus_1_OUT<9>)
     LUT3:I2->O            3   0.205   1.015  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_mux_1_OUT121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_GND_64_o_b[3]_add_11_OUT_Madd_cy<9>)
     LUT6:I0->O            4   0.203   1.028  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2941_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_MUX_2943_o)
     LUT6:I1->O            5   0.203   1.079  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2953_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_MUX_2955_o)
     LUT6:I0->O            9   0.203   0.830  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0008_INV_2194_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0008_INV_2194_o1)
     LUT3:I2->O            1   0.205   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o111 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o11)
     LUT4:I0->O            8   0.203   1.147  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0009_INV_2207_o)
     LUT5:I0->O            3   0.203   0.879  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2989_o1411 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2989_o141)
     LUT3:I0->O            5   0.205   0.962  VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_a[11]_GND_64_o_add_23_OUT_cy<7>11 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_a[11]_GND_64_o_add_23_OUT_cy<7>)
     LUT5:I1->O            2   0.203   0.721  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_2989_o131 (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_MUX_2992_o)
     LUT3:I1->O            1   0.203   0.944  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0011_INV_2233_o1_SW0 (N79)
     LUT6:I0->O            9   0.203   1.194  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0011_INV_2233_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0011_INV_2233_o)
     LUT6:I0->O            4   0.203   1.028  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_a[11]_a[11]_MUX_3001_o181 (VGA_SQ/GND_9_o_GND_9_o_mod_360/Madd_a[11]_GND_64_o_add_27_OUT_lut<3>)
     LUT6:I1->O            5   0.203   1.059  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0012_INV_2246_o11 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0012_INV_2246_o)
     LUT6:I1->O            4   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o14 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o13)
     LUT5:I4->O            1   0.205   0.924  VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o15 (VGA_SQ/GND_9_o_GND_9_o_mod_360/BUS_0013_INV_2259_o)
     LUT6:I1->O            3   0.203   1.015  VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_AND_61_o (VGA_SQ/GND_9_o_GND_9_o_mod_360/a[11]_a[11]_AND_61_o)
     LUT6:I0->O            1   0.203   0.944  VGA_SQ/GND_9_o_GND_9_o_mod_360/Mmux_o31 (VGA_SQ/n0613<2>)
     LUT6:I0->O            1   0.203   0.924  VGA_SQ/GND_9_o_GND_9_o_AND_65_o1 (VGA_SQ/GND_9_o_GND_9_o_AND_65_o1)
     LUT5:I0->O            3   0.203   0.755  VGA_SQ/GND_9_o_GND_9_o_AND_65_o2 (VGA_SQ/GND_9_o_GND_9_o_AND_65_o)
     LUT4:I2->O            2   0.203   0.845  VGA_SQ/Mmux_ColorOutput611 (VGA_SQ/Mmux_ColorOutput61)
     LUT6:I3->O            1   0.205   0.580  VGA_Control/Mmux_GREEN21 (VGA_Control/Mmux_GREEN2)
     LUT6:I5->O            1   0.205   0.827  VGA_Control/Mmux_GREEN22 (VGA_Control/Mmux_GREEN21)
     LUT6:I2->O            1   0.203   0.579  VGA_Control/Mmux_GREEN23 (VGA_G_1_OBUF)
     OBUF:I->O                 2.571          VGA_G_1_OBUF (VGA_G<1>)
    ----------------------------------------
    Total                     31.296ns (8.433ns logic, 22.863ns route)
                                       (26.9% logic, 73.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RESET_N'
  Total number of paths / destination ports: 3038419210748 / 13
-------------------------------------------------------------------------
Offset:              41.536ns (Levels of Logic = 42)
  Source:            seg3_2_LD (LATCH)
  Destination:       VGA_G<1> (PAD)
  Source Clock:      RESET_N rising

  Data Path: seg3_2_LD to VGA_G<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              63   0.498   1.862  seg3_2_LD (seg3_2_LD)
     LUT3:I0->O           17   0.205   1.028  VGA_SQ/shotY_41 (VGA_SQ/shotY_4)
     LUT5:I4->O            1   0.205   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_357_OUT_lut<4> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_357_OUT_lut<4>)
     MUXCY:S->O            1   0.172   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_357_OUT_cy<4> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_357_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_357_OUT_cy<5> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_357_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_357_OUT_cy<6> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_357_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_357_OUT_cy<7> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_357_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_357_OUT_cy<8> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_357_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_357_OUT_cy<9> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_357_OUT_cy<9>)
     MUXCY:CI->O           0   0.019   0.000  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_357_OUT_cy<10> (VGA_SQ/Msub_GND_9_o_GND_9_o_sub_357_OUT_cy<10>)
     XORCY:CI->O          40   0.180   1.405  VGA_SQ/Msub_GND_9_o_GND_9_o_sub_357_OUT_xor<11> (VGA_SQ/GND_9_o_GND_9_o_sub_357_OUT<11>)
     INV:I->O              0   0.206   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_357/Msub_a[11]_unary_minus_1_OUT_lut<11>_INV_0 (VGA_SQ/GND_9_o_GND_9_o_mod_357/Msub_a[11]_unary_minus_1_OUT_lut<11>)
     XORCY:LI->O          10   0.136   1.104  VGA_SQ/GND_9_o_GND_9_o_mod_357/Msub_a[11]_unary_minus_1_OUT_xor<11> (VGA_SQ/GND_9_o_GND_9_o_mod_357/a[11]_unary_minus_1_OUT<11>)
     LUT6:I2->O            2   0.203   0.616  VGA_SQ/GND_9_o_GND_9_o_mod_357/Mmux_a[11]_GND_61_o_MUX_2756_o131 (VGA_SQ/GND_9_o_GND_9_o_mod_357/Madd_a[11]_b[5]_add_17_OUT_Madd_lut<8>)
     MUXCY:DI->O           1   0.145   0.000  VGA_SQ/GND_9_o_GND_9_o_mod_357/Madd_a[11]_b[5]_add_17_OUT_Madd_cy<8> (VGA_SQ/GND_9_o_GND_9_o_mod_357/Madd_a[11]_b[5]_add_17_OUT_Madd_cy<8>)
     XORCY:CI->O           2   0.180   0.981  VGA_SQ/GND_9_o_GND_9_o_mod_357/Madd_a[11]_b[5]_add_17_OUT_Madd_xor<9> (VGA_SQ/GND_9_o_GND_9_o_mod_357/a[11]_b[5]_add_17_OUT<9>)
     LUT6:I0->O            5   0.203   1.079  VGA_SQ/GND_9_o_GND_9_o_mod_357/Mmux_a[11]_a[11]_MUX_2768_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_357/Madd_a[11]_GND_61_o_add_19_OUT_Madd_lut<9>)
     LUT6:I0->O           25   0.203   1.537  VGA_SQ/GND_9_o_GND_9_o_mod_357/BUS_0008_INV_2000_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_357/BUS_0008_INV_2000_o)
     LUT5:I0->O            5   0.203   0.962  VGA_SQ/GND_9_o_GND_9_o_mod_357/Mmux_a[11]_a[11]_MUX_2780_o161 (VGA_SQ/GND_9_o_GND_9_o_mod_357/Madd_a[11]_GND_61_o_add_21_OUT_Madd_lut<5>)
     LUT4:I0->O            1   0.203   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_357/BUS_0009_INV_2013_o1_SW0 (N171)
     LUT6:I2->O           23   0.203   1.498  VGA_SQ/GND_9_o_GND_9_o_mod_357/BUS_0009_INV_2013_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_357/BUS_0009_INV_2013_o)
     LUT5:I0->O            5   0.203   1.059  VGA_SQ/GND_9_o_GND_9_o_mod_357/Mmux_a[11]_a[11]_MUX_2792_o111 (VGA_SQ/GND_9_o_GND_9_o_mod_357/a[11]_a[11]_MUX_2793_o)
     LUT5:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_357/BUS_0010_INV_2026_o1_SW0 (N161)
     LUT6:I4->O           33   0.203   1.534  VGA_SQ/GND_9_o_GND_9_o_mod_357/BUS_0010_INV_2026_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_357/BUS_0010_INV_2026_o)
     LUT3:I0->O            1   0.205   0.944  VGA_SQ/GND_9_o_GND_9_o_mod_357/Mmux_a[11]_a[11]_MUX_2804_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_357/a[11]_a[11]_MUX_2806_o)
     LUT6:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_357/BUS_0011_INV_2039_o1_SW0 (N151)
     LUT6:I4->O           24   0.203   1.517  VGA_SQ/GND_9_o_GND_9_o_mod_357/BUS_0011_INV_2039_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_357/BUS_0011_INV_2039_o)
     LUT5:I0->O            2   0.203   0.961  VGA_SQ/GND_9_o_GND_9_o_mod_357/Mmux_a[11]_a[11]_MUX_2816_o121 (VGA_SQ/GND_9_o_GND_9_o_mod_357/a[11]_a[11]_MUX_2818_o)
     LUT5:I0->O            1   0.203   0.684  VGA_SQ/GND_9_o_GND_9_o_mod_357/BUS_0012_INV_2052_o1_SW0 (N141)
     LUT6:I4->O           13   0.203   1.161  VGA_SQ/GND_9_o_GND_9_o_mod_357/BUS_0012_INV_2052_o1 (VGA_SQ/GND_9_o_GND_9_o_mod_357/BUS_0012_INV_2052_o)
     LUT3:I0->O            3   0.205   0.879  VGA_SQ/GND_9_o_GND_9_o_mod_357/Mmux_a[11]_a[11]_MUX_2828_o191 (VGA_SQ/GND_9_o_GND_9_o_mod_357/Madd_a[11]_GND_61_o_add_29_OUT_Madd_Madd_lut<2>)
     LUT6:I3->O            1   0.205   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_357/BUS_0013_INV_2065_o12 (VGA_SQ/GND_9_o_GND_9_o_mod_357/BUS_0013_INV_2065_o11)
     LUT5:I1->O            4   0.203   1.028  VGA_SQ/GND_9_o_GND_9_o_mod_357/BUS_0013_INV_2065_o14 (VGA_SQ/GND_9_o_GND_9_o_mod_357/BUS_0013_INV_2065_o)
     LUT6:I1->O            3   0.203   0.651  VGA_SQ/GND_9_o_GND_9_o_mod_357/a[11]_a[11]_AND_36_o3 (VGA_SQ/GND_9_o_GND_9_o_mod_357/a[11]_a[11]_AND_36_o)
     LUT6:I5->O            1   0.205   0.580  VGA_SQ/GND_9_o_GND_9_o_mod_357/Mmux_a[11]_b[5]_MUX_2852_o18_SW2 (N662)
     LUT6:I5->O            1   0.205   0.827  VGA_SQ/GND_9_o_GND_9_o_mod_357/Mmux_a[11]_b[5]_MUX_2852_o18 (VGA_SQ/n0610<2>)
     LUT6:I2->O            1   0.203   0.924  VGA_SQ/GND_9_o_GND_9_o_AND_65_o1 (VGA_SQ/GND_9_o_GND_9_o_AND_65_o1)
     LUT5:I0->O            3   0.203   0.755  VGA_SQ/GND_9_o_GND_9_o_AND_65_o2 (VGA_SQ/GND_9_o_GND_9_o_AND_65_o)
     LUT4:I2->O            2   0.203   0.845  VGA_SQ/Mmux_ColorOutput611 (VGA_SQ/Mmux_ColorOutput61)
     LUT6:I3->O            1   0.205   0.580  VGA_Control/Mmux_GREEN21 (VGA_Control/Mmux_GREEN2)
     LUT6:I5->O            1   0.205   0.827  VGA_Control/Mmux_GREEN22 (VGA_Control/Mmux_GREEN21)
     LUT6:I2->O            1   0.203   0.579  VGA_Control/Mmux_GREEN23 (VGA_G_1_OBUF)
     OBUF:I->O                 2.571          VGA_G_1_OBUF (VGA_G<1>)
    ----------------------------------------
    Total                     41.536ns (10.107ns logic, 31.429ns route)
                                       (24.3% logic, 75.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLOCK_24
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_24                            |   50.609|         |         |         |
RESET_N                             |   11.376|         |         |         |
VGA_SQ/RESET_BUS_0008_AND_93_o      |         |    8.245|         |         |
VGA_SQ/RESET_SquareX[9]_AND_73_o    |         |    7.803|         |         |
VGA_SQ/RESET_SquareX[9]_AND_75_o    |         |    9.092|         |         |
VGA_SQ/RESET_SquareX[9]_AND_77_o    |         |   10.160|         |         |
VGA_SQ/RESET_SquareX[9]_AND_79_o    |         |   10.442|         |         |
VGA_SQ/RESET_SquareX[9]_AND_81_o    |         |   10.508|         |         |
VGA_SQ/RESET_SquareX[9]_AND_83_o    |         |   10.273|         |         |
VGA_SQ/RESET_SquareX[9]_AND_85_o    |         |   10.409|         |         |
VGA_SQ/RESET_SquareX[9]_AND_87_o    |         |    9.262|         |         |
VGA_SQ/RESET_SquareX[9]_AND_89_o    |         |    9.138|         |         |
VGA_SQ/RESET_fast_AND_114_o         |         |    3.076|         |         |
VGA_SQ/RESET_random[24]_AND_101_o   |         |   10.861|         |         |
VGA_SQ/RESET_random[24]_AND_103_o   |         |   10.520|         |         |
VGA_SQ/RESET_random[24]_AND_105_o   |         |   10.873|         |         |
VGA_SQ/RESET_random[24]_AND_107_o   |         |   10.744|         |         |
VGA_SQ/RESET_random[24]_AND_109_o   |         |   10.633|         |         |
VGA_SQ/RESET_random[24]_AND_111_o   |         |   10.795|         |         |
VGA_SQ/RESET_random[24]_AND_95_o    |         |    8.083|         |         |
VGA_SQ/RESET_random[24]_AND_97_o    |         |    9.402|         |         |
VGA_SQ/RESET_random[24]_AND_99_o    |         |    9.489|         |         |
VGA_SQ/RESET_rock.flag_btn_AND_112_o|         |    6.621|         |         |
VGA_SQ/RESET_rockflag_OR_68_o       |         |   10.340|         |         |
end_game                            |         |   19.648|         |         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_BUS_0008_AND_93_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |   51.722|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_SquareX[9]_AND_73_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    7.307|         |
RESET_N        |         |         |    8.244|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_SquareX[9]_AND_75_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    6.420|         |
RESET_N        |         |         |    7.357|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_SquareX[9]_AND_77_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    6.500|         |
RESET_N        |         |         |    7.437|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_SquareX[9]_AND_79_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    5.596|         |
RESET_N        |         |         |    6.533|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_SquareX[9]_AND_81_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    5.293|         |
RESET_N        |         |         |    6.252|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_SquareX[9]_AND_83_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    4.280|         |
RESET_N        |         |         |    5.234|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_SquareX[9]_AND_85_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    5.344|         |
RESET_N        |         |         |    6.246|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_SquareX[9]_AND_87_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    2.852|         |
RESET_N        |         |         |    3.725|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_SquareX[9]_AND_89_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    2.672|         |
RESET_N        |         |         |    3.574|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_fast_AND_114_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLOCK_24                   |         |         |    3.037|         |
VGA_SQ/RESET_fast_AND_114_o|         |         |    2.780|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_random[24]_AND_101_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |   51.071|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_random[24]_AND_103_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |   51.071|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_random[24]_AND_105_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |   50.410|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_random[24]_AND_107_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |   50.324|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_random[24]_AND_109_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |   49.437|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_random[24]_AND_111_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |   49.262|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_random[24]_AND_95_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |   51.462|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_random[24]_AND_97_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |   51.462|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_random[24]_AND_99_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |   50.575|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_rock.flag_btn_AND_112_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_24                            |         |         |    3.134|         |
VGA_SQ/RESET_rock.flag_btn_AND_112_o|         |         |    2.678|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_rockflag_OR_68_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |   62.717|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock end_game
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    4.624|         |
end_game       |         |         |    4.603|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 64.00 secs
Total CPU time to Xst completion: 64.88 secs
 
--> 

Total memory usage is 4612508 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  168 (   0 filtered)
Number of infos    :   20 (   0 filtered)

