

================================================================
== Vitis HLS Report for 'TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3'
================================================================
* Date:           Wed May 25 23:55:15 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.00 ns|  7.816 ns|     8.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  1.980 us|  1.980 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_482_2_VITIS_LOOP_483_3  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.20>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 6 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Y_7, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Y_6, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Y_5, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Y_4, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Y_3, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Y_2, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Y_1, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Y_0, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i_1"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [src/QRD.cpp:482]   --->   Operation 20 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.81ns)   --->   "%icmp_ln482 = icmp_eq  i7 %indvar_flatten_load, i7 64" [src/QRD.cpp:482]   --->   Operation 22 'icmp' 'icmp_ln482' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.77ns)   --->   "%add_ln482_1 = add i7 %indvar_flatten_load, i7 1" [src/QRD.cpp:482]   --->   Operation 23 'add' 'add_ln482_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln482 = br i1 %icmp_ln482, void %.split11, void %.preheader3.preheader.exitStub" [src/QRD.cpp:482]   --->   Operation 24 'br' 'br_ln482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [src/QRD.cpp:483]   --->   Operation 25 'load' 'j_load' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_1_load = load i4 %i_1" [src/QRD.cpp:482]   --->   Operation 26 'load' 'i_1_load' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%add_ln482 = add i4 %i_1_load, i4 1" [src/QRD.cpp:482]   --->   Operation 27 'add' 'add_ln482' <Predicate = (!icmp_ln482)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.72ns)   --->   "%icmp_ln483 = icmp_eq  i4 %j_load, i4 8" [src/QRD.cpp:483]   --->   Operation 28 'icmp' 'icmp_ln483' <Predicate = (!icmp_ln482)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.39ns)   --->   "%select_ln482 = select i1 %icmp_ln483, i4 0, i4 %j_load" [src/QRD.cpp:482]   --->   Operation 29 'select' 'select_ln482' <Predicate = (!icmp_ln482)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.39ns)   --->   "%select_ln482_1 = select i1 %icmp_ln483, i4 %add_ln482, i4 %i_1_load" [src/QRD.cpp:482]   --->   Operation 30 'select' 'select_ln482_1' <Predicate = (!icmp_ln482)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln484 = trunc i4 %select_ln482_1" [src/QRD.cpp:484]   --->   Operation 31 'trunc' 'trunc_ln484' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln484, i3 0" [src/QRD.cpp:482]   --->   Operation 32 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln484 = zext i4 %select_ln482" [src/QRD.cpp:484]   --->   Operation 33 'zext' 'zext_ln484' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.78ns)   --->   "%add_ln484 = add i6 %tmp_cast, i6 %zext_ln484" [src/QRD.cpp:484]   --->   Operation 34 'add' 'add_ln484' <Predicate = (!icmp_ln482)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln484_1 = zext i6 %add_ln484" [src/QRD.cpp:484]   --->   Operation 35 'zext' 'zext_ln484_1' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%H_rvd_addr = getelementptr i64 %H_rvd, i64 0, i64 %zext_ln484_1" [src/QRD.cpp:484]   --->   Operation 36 'getelementptr' 'H_rvd_addr' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%LD = load i6 %H_rvd_addr" [src/QRD.cpp:484]   --->   Operation 37 'load' 'LD' <Predicate = (!icmp_ln482)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 38 [1/1] (0.75ns)   --->   "%switch_ln484 = switch i3 %trunc_ln484, void %arrayidx434.0.0.0801.case.7, i3 0, void %arrayidx434.0.0.0801.case.0, i3 1, void %arrayidx434.0.0.0801.case.1, i3 2, void %arrayidx434.0.0.0801.case.2, i3 3, void %arrayidx434.0.0.0801.case.3, i3 4, void %arrayidx434.0.0.0801.case.4, i3 5, void %arrayidx434.0.0.0801.case.5, i3 6, void %arrayidx434.0.0.0801.case.6" [src/QRD.cpp:484]   --->   Operation 38 'switch' 'switch_ln484' <Predicate = (!icmp_ln482)> <Delay = 0.75>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%add_ln483 = add i4 %select_ln482, i4 1" [src/QRD.cpp:483]   --->   Operation 39 'add' 'add_ln483' <Predicate = (!icmp_ln482)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln482 = store i7 %add_ln482_1, i7 %indvar_flatten" [src/QRD.cpp:482]   --->   Operation 40 'store' 'store_ln482' <Predicate = (!icmp_ln482)> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln482 = store i4 %select_ln482_1, i4 %i_1" [src/QRD.cpp:482]   --->   Operation 41 'store' 'store_ln482' <Predicate = (!icmp_ln482)> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln483 = store i4 %add_ln483, i4 %j" [src/QRD.cpp:483]   --->   Operation 42 'store' 'store_ln483' <Predicate = (!icmp_ln482)> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 43 'br' 'br_ln0' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 119 'ret' 'ret_ln0' <Predicate = (icmp_ln482)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.81>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_482_2_VITIS_LOOP_483_3_str"   --->   Operation 44 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 46 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%j_cast = zext i4 %select_ln482" [src/QRD.cpp:482]   --->   Operation 47 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln448 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [src/QRD.cpp:448]   --->   Operation 48 'specloopname' 'specloopname_ln448' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/2] (1.23ns)   --->   "%LD = load i6 %H_rvd_addr" [src/QRD.cpp:484]   --->   Operation 49 'load' 'LD' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %LD"   --->   Operation 50 'bitcast' 'ireg' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln564 = trunc i64 %ireg"   --->   Operation 51 'trunc' 'trunc_ln564' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 52 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 53 'partselect' 'exp_tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln501 = zext i11 %exp_tmp"   --->   Operation 54 'zext' 'zext_ln501' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln574 = trunc i64 %ireg"   --->   Operation 55 'trunc' 'trunc_ln574' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_3 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574"   --->   Operation 56 'bitconcatenate' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln578 = zext i53 %p_Result_3"   --->   Operation 57 'zext' 'zext_ln578' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.10ns)   --->   "%man_V_5 = sub i54 0, i54 %zext_ln578"   --->   Operation 58 'sub' 'man_V_5' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.40ns)   --->   "%man_V_6 = select i1 %p_Result_s, i54 %man_V_5, i54 %zext_ln578"   --->   Operation 59 'select' 'man_V_6' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.13ns)   --->   "%icmp_ln580 = icmp_eq  i63 %trunc_ln564, i63 0"   --->   Operation 60 'icmp' 'icmp_ln580' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.80ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln501"   --->   Operation 61 'sub' 'F2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.97ns)   --->   "%icmp_ln590 = icmp_sgt  i12 %F2, i12 8"   --->   Operation 62 'icmp' 'icmp_ln590' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.80ns)   --->   "%add_ln590 = add i12 %F2, i12 4088"   --->   Operation 63 'add' 'add_ln590' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.80ns)   --->   "%sub_ln590 = sub i12 8, i12 %F2"   --->   Operation 64 'sub' 'sub_ln590' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.37ns)   --->   "%sh_amt = select i1 %icmp_ln590, i12 %add_ln590, i12 %sub_ln590"   --->   Operation 65 'select' 'sh_amt' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln590 = sext i12 %sh_amt"   --->   Operation 66 'sext' 'sext_ln590' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.97ns)   --->   "%icmp_ln591 = icmp_eq  i12 %F2, i12 8"   --->   Operation 67 'icmp' 'icmp_ln591' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln592 = trunc i54 %man_V_6"   --->   Operation 68 'trunc' 'trunc_ln592' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.97ns)   --->   "%icmp_ln594 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 69 'icmp' 'icmp_ln594' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt, i32 4, i32 11"   --->   Operation 70 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.84ns)   --->   "%icmp_ln612 = icmp_eq  i8 %tmp, i8 0"   --->   Operation 71 'icmp' 'icmp_ln612' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_1)   --->   "%zext_ln595 = zext i32 %sext_ln590"   --->   Operation 72 'zext' 'zext_ln595' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_1)   --->   "%ashr_ln595 = ashr i54 %man_V_6, i54 %zext_ln595"   --->   Operation 73 'ashr' 'ashr_ln595' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_1)   --->   "%trunc_ln595 = trunc i54 %ashr_ln595"   --->   Operation 74 'trunc' 'trunc_ln595' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 75 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%select_ln597 = select i1 %tmp_3, i16 65535, i16 0"   --->   Operation 76 'select' 'select_ln597' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln580)   --->   "%sext_ln590cast = trunc i32 %sext_ln590"   --->   Operation 77 'trunc' 'sext_ln590cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln580)   --->   "%shl_ln613 = shl i16 %trunc_ln592, i16 %sext_ln590cast"   --->   Operation 78 'shl' 'shl_ln613' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%xor_ln580 = xor i1 %icmp_ln580, i1 1"   --->   Operation 79 'xor' 'xor_ln580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%and_ln591 = and i1 %icmp_ln591, i1 %xor_ln580"   --->   Operation 80 'and' 'and_ln591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%select_ln591 = select i1 %and_ln591, i16 %trunc_ln592, i16 0"   --->   Operation 81 'select' 'select_ln591' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.28ns)   --->   "%or_ln591 = or i1 %icmp_ln580, i1 %icmp_ln591"   --->   Operation 82 'or' 'or_ln591' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln590)   --->   "%xor_ln591 = xor i1 %or_ln591, i1 1"   --->   Operation 83 'xor' 'xor_ln591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590 = and i1 %icmp_ln590, i1 %xor_ln591"   --->   Operation 84 'and' 'and_ln590' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%xor_ln594 = xor i1 %icmp_ln594, i1 1"   --->   Operation 85 'xor' 'xor_ln594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%and_ln594 = and i1 %and_ln590, i1 %xor_ln594"   --->   Operation 86 'and' 'and_ln594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln594 = select i1 %and_ln594, i16 %select_ln597, i16 %select_ln591"   --->   Operation 87 'select' 'select_ln594' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_1)   --->   "%and_ln594_1 = and i1 %and_ln590, i1 %icmp_ln594"   --->   Operation 88 'and' 'and_ln594_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln594_1 = select i1 %and_ln594_1, i16 %trunc_ln595, i16 %select_ln594"   --->   Operation 89 'select' 'select_ln594_1' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln612)   --->   "%or_ln590 = or i1 %or_ln591, i1 %icmp_ln590"   --->   Operation 90 'or' 'or_ln590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln612)   --->   "%xor_ln590 = xor i1 %or_ln590, i1 1"   --->   Operation 91 'xor' 'xor_ln590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln612 = and i1 %icmp_ln612, i1 %xor_ln590"   --->   Operation 92 'and' 'and_ln612' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln580)   --->   "%select_ln612 = select i1 %and_ln612, i16 %shl_ln613, i16 %select_ln594_1"   --->   Operation 93 'select' 'select_ln612' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580 = select i1 %icmp_ln580, i16 0, i16 %select_ln612"   --->   Operation 94 'select' 'select_ln580' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%Y_6_addr = getelementptr i16 %Y_6, i64 0, i64 %j_cast" [src/QRD.cpp:484]   --->   Operation 95 'getelementptr' 'Y_6_addr' <Predicate = (trunc_ln484 == 6)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.67ns)   --->   "%store_ln484 = store i16 %select_ln580, i3 %Y_6_addr" [src/QRD.cpp:484]   --->   Operation 96 'store' 'store_ln484' <Predicate = (trunc_ln484 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln484 = br void %arrayidx434.0.0.0801.exit" [src/QRD.cpp:484]   --->   Operation 97 'br' 'br_ln484' <Predicate = (trunc_ln484 == 6)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%Y_5_addr = getelementptr i16 %Y_5, i64 0, i64 %j_cast" [src/QRD.cpp:484]   --->   Operation 98 'getelementptr' 'Y_5_addr' <Predicate = (trunc_ln484 == 5)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.67ns)   --->   "%store_ln484 = store i16 %select_ln580, i3 %Y_5_addr" [src/QRD.cpp:484]   --->   Operation 99 'store' 'store_ln484' <Predicate = (trunc_ln484 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln484 = br void %arrayidx434.0.0.0801.exit" [src/QRD.cpp:484]   --->   Operation 100 'br' 'br_ln484' <Predicate = (trunc_ln484 == 5)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%Y_4_addr = getelementptr i16 %Y_4, i64 0, i64 %j_cast" [src/QRD.cpp:484]   --->   Operation 101 'getelementptr' 'Y_4_addr' <Predicate = (trunc_ln484 == 4)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.67ns)   --->   "%store_ln484 = store i16 %select_ln580, i3 %Y_4_addr" [src/QRD.cpp:484]   --->   Operation 102 'store' 'store_ln484' <Predicate = (trunc_ln484 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln484 = br void %arrayidx434.0.0.0801.exit" [src/QRD.cpp:484]   --->   Operation 103 'br' 'br_ln484' <Predicate = (trunc_ln484 == 4)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%Y_3_addr = getelementptr i16 %Y_3, i64 0, i64 %j_cast" [src/QRD.cpp:484]   --->   Operation 104 'getelementptr' 'Y_3_addr' <Predicate = (trunc_ln484 == 3)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.67ns)   --->   "%store_ln484 = store i16 %select_ln580, i3 %Y_3_addr" [src/QRD.cpp:484]   --->   Operation 105 'store' 'store_ln484' <Predicate = (trunc_ln484 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln484 = br void %arrayidx434.0.0.0801.exit" [src/QRD.cpp:484]   --->   Operation 106 'br' 'br_ln484' <Predicate = (trunc_ln484 == 3)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%Y_2_addr = getelementptr i16 %Y_2, i64 0, i64 %j_cast" [src/QRD.cpp:484]   --->   Operation 107 'getelementptr' 'Y_2_addr' <Predicate = (trunc_ln484 == 2)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.67ns)   --->   "%store_ln484 = store i16 %select_ln580, i3 %Y_2_addr" [src/QRD.cpp:484]   --->   Operation 108 'store' 'store_ln484' <Predicate = (trunc_ln484 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln484 = br void %arrayidx434.0.0.0801.exit" [src/QRD.cpp:484]   --->   Operation 109 'br' 'br_ln484' <Predicate = (trunc_ln484 == 2)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%Y_1_addr = getelementptr i16 %Y_1, i64 0, i64 %j_cast" [src/QRD.cpp:484]   --->   Operation 110 'getelementptr' 'Y_1_addr' <Predicate = (trunc_ln484 == 1)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.67ns)   --->   "%store_ln484 = store i16 %select_ln580, i3 %Y_1_addr" [src/QRD.cpp:484]   --->   Operation 111 'store' 'store_ln484' <Predicate = (trunc_ln484 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln484 = br void %arrayidx434.0.0.0801.exit" [src/QRD.cpp:484]   --->   Operation 112 'br' 'br_ln484' <Predicate = (trunc_ln484 == 1)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%Y_0_addr = getelementptr i16 %Y_0, i64 0, i64 %j_cast" [src/QRD.cpp:484]   --->   Operation 113 'getelementptr' 'Y_0_addr' <Predicate = (trunc_ln484 == 0)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.67ns)   --->   "%store_ln484 = store i16 %select_ln580, i3 %Y_0_addr" [src/QRD.cpp:484]   --->   Operation 114 'store' 'store_ln484' <Predicate = (trunc_ln484 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln484 = br void %arrayidx434.0.0.0801.exit" [src/QRD.cpp:484]   --->   Operation 115 'br' 'br_ln484' <Predicate = (trunc_ln484 == 0)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%Y_7_addr = getelementptr i16 %Y_7, i64 0, i64 %j_cast" [src/QRD.cpp:484]   --->   Operation 116 'getelementptr' 'Y_7_addr' <Predicate = (trunc_ln484 == 7)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.67ns)   --->   "%store_ln484 = store i16 %select_ln580, i3 %Y_7_addr" [src/QRD.cpp:484]   --->   Operation 117 'store' 'store_ln484' <Predicate = (trunc_ln484 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln484 = br void %arrayidx434.0.0.0801.exit" [src/QRD.cpp:484]   --->   Operation 118 'br' 'br_ln484' <Predicate = (trunc_ln484 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30ns, clock uncertainty: 8.1ns.

 <State 1>: 3.21ns
The critical path consists of the following:
	'alloca' operation ('i') [11]  (0 ns)
	'load' operation ('i_1_load', src/QRD.cpp:482) on local variable 'i' [33]  (0 ns)
	'add' operation ('add_ln482', src/QRD.cpp:482) [34]  (0.797 ns)
	'select' operation ('select_ln482_1', src/QRD.cpp:482) [39]  (0.391 ns)
	'add' operation ('add_ln484', src/QRD.cpp:484) [45]  (0.781 ns)
	'getelementptr' operation ('H_rvd_addr', src/QRD.cpp:484) [47]  (0 ns)
	'load' operation ('v', src/QRD.cpp:484) on array 'H_rvd' [49]  (1.24 ns)

 <State 2>: 7.82ns
The critical path consists of the following:
	'load' operation ('v', src/QRD.cpp:484) on array 'H_rvd' [49]  (1.24 ns)
	'sub' operation ('F2') [61]  (0.809 ns)
	'icmp' operation ('icmp_ln590') [62]  (0.976 ns)
	'select' operation ('sh_amt') [65]  (0.375 ns)
	'icmp' operation ('icmp_ln594') [69]  (0.976 ns)
	'xor' operation ('xor_ln594') [85]  (0 ns)
	'and' operation ('and_ln594') [86]  (0 ns)
	'select' operation ('select_ln594') [87]  (0.357 ns)
	'select' operation ('select_ln594_1') [89]  (1.51 ns)
	'select' operation ('select_ln612') [93]  (0 ns)
	'select' operation ('select_ln580') [94]  (0.904 ns)
	'store' operation ('store_ln484', src/QRD.cpp:484) of variable 'select_ln580' on array 'Y_4' [106]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
