Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:15:03 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl/post_route_timing.rpt
| Design       : or1200_ctrl
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
id_insn_reg[31]/C              sig_trap_reg/D                 7.620         
id_insn_reg[31]/C              ex_macrc_op_reg/D              7.651         
id_insn_reg[30]/C              spr_addrimm_reg[13]/D          7.700         
id_insn_reg[30]/C              spr_addrimm_reg[14]/D          7.720         
id_insn_reg[31]/C              sig_syscall_reg/D              7.821         
id_insn_reg[30]/C              spr_addrimm_reg[11]/D          7.973         
id_insn_reg[30]/C              spr_addrimm_reg[15]/D          7.999         
id_insn_reg[30]/C              alu_op_reg[2]/D                8.062         
id_insn_reg[31]/C              alu_op_reg[0]/D                8.073         
id_insn_reg[30]/C              spr_addrimm_reg[12]/D          8.116         
id_insn_reg[30]/C              alu_op_reg[3]/D                8.178         
id_insn_reg[31]/C              mac_op_reg[1]/D                8.302         
id_insn_reg[30]/C              lsu_op_reg[0]/D                8.329         
id_insn_reg[26]/C              rfwb_op_reg[0]/D               8.377         
id_insn_reg[29]/C              rfwb_op_reg[2]/D               8.403         
id_insn_reg[30]/C              rfwb_op_reg[1]/D               8.436         
id_insn_reg[31]/C              lsu_op_reg[1]/D                8.477         
id_insn_reg[31]/C              lsu_op_reg[2]/D                8.484         
id_insn_reg[31]/C              lsu_op_reg[3]/D                8.576         
id_insn_reg[30]/C              mac_op_reg[0]/D                8.600         
id_insn_reg[8]/C               ex_insn_reg[8]/D               8.633         
id_insn_reg[28]/C              alu_op_reg[1]/D                8.655         
pre_branch_op_reg[2]/C         rf_addrw_reg[0]/D              8.750         
id_insn_reg[22]/C              rf_addrw_reg[1]/D              8.752         
pre_branch_op_reg[2]/C         rf_addrw_reg[4]/D              8.762         
pre_branch_op_reg[2]/C         rf_addrw_reg[2]/D              8.776         
id_insn_reg[29]/C              ex_insn_reg[29]/D              8.811         
id_insn_reg[24]/C              rf_addrw_reg[3]/D              8.828         
id_insn_reg[16]/C              ex_insn_reg[16]/D              8.840         
pre_branch_op_reg[1]/C         branch_op_reg[1]/D             8.859         
id_insn_reg[8]/C               spr_addrimm_reg[8]/D           8.864         
id_insn_reg[15]/C              ex_insn_reg[15]/D              8.895         
ex_insn_reg[23]/C              wb_insn_reg[23]/D              8.942         
ex_insn_reg[22]/C              wb_insn_reg[22]/D              8.963         
id_insn_reg[25]/C              ex_insn_reg[25]/D              8.981         
id_insn_reg[17]/C              ex_insn_reg[17]/D              8.984         
ex_insn_reg[3]/C               wb_insn_reg[3]/D               8.999         
ex_insn_reg[26]/C              wb_insn_reg[26]/D              9.022         
ex_insn_reg[25]/C              wb_insn_reg[25]/D              9.038         
ex_insn_reg[11]/C              wb_insn_reg[11]/D              9.051         
id_insn_reg[28]/C              ex_insn_reg[28]/D              9.067         
ex_insn_reg[17]/C              wb_insn_reg[17]/D              9.071         
id_insn_reg[31]/C              ex_insn_reg[31]/D              9.075         
id_insn_reg[12]/C              ex_insn_reg[12]/D              9.085         
id_insn_reg[11]/C              ex_insn_reg[11]/D              9.087         
id_insn_reg[5]/C               spr_addrimm_reg[5]/D           9.090         
id_insn_reg[9]/C               spr_addrimm_reg[9]/D           9.091         
id_insn_reg[3]/C               ex_insn_reg[3]/D               9.095         
ex_insn_reg[6]/C               wb_insn_reg[6]/D               9.095         
id_insn_reg[13]/C              ex_insn_reg[13]/D              9.095         
id_insn_reg[14]/C              ex_insn_reg[14]/D              9.104         
ex_insn_reg[10]/C              wb_insn_reg[10]/D              9.104         
id_insn_reg[3]/C               spr_addrimm_reg[3]/D           9.110         
id_insn_reg[27]/C              ex_insn_reg[27]/D              9.117         
ex_insn_reg[28]/C              wb_insn_reg[28]/D              9.121         
ex_insn_reg[0]/C               wb_insn_reg[0]/D               9.121         
ex_insn_reg[1]/C               wb_insn_reg[1]/D               9.121         
pre_branch_op_reg[2]/C         branch_op_reg[2]/D             9.128         
id_insn_reg[18]/C              ex_insn_reg[18]/D              9.140         
pre_branch_op_reg[0]/C         branch_op_reg[0]/D             9.148         
id_insn_reg[4]/C               ex_insn_reg[4]/D               9.149         
id_insn_reg[2]/C               ex_insn_reg[2]/D               9.160         
sel_imm_reg/C                  sel_imm_reg/D                  9.166         
rf_addrw_reg[0]/C              wb_rfaddrw_reg[0]/D            9.166         
ex_insn_reg[12]/C              wb_insn_reg[12]/D              9.173         
id_insn_reg[2]/C               spr_addrimm_reg[2]/D           9.184         
rf_addrw_reg[1]/C              wb_rfaddrw_reg[1]/D            9.184         
ex_insn_reg[13]/C              wb_insn_reg[13]/D              9.185         
id_insn_reg[5]/C               ex_insn_reg[5]/D               9.187         
id_insn_reg[6]/C               ex_insn_reg[6]/D               9.188         
rf_addrw_reg[2]/C              wb_rfaddrw_reg[2]/D            9.188         
ex_insn_reg[27]/C              wb_insn_reg[27]/D              9.194         
id_insn_reg[23]/C              ex_insn_reg[23]/D              9.197         
id_insn_reg[0]/C               ex_insn_reg[0]/D               9.200         
id_insn_reg[24]/C              ex_insn_reg[24]/D              9.203         
ex_insn_reg[24]/C              wb_insn_reg[24]/D              9.213         
id_insn_reg[30]/C              ex_insn_reg[30]/D              9.214         
ex_insn_reg[21]/C              wb_insn_reg[21]/D              9.222         
id_insn_reg[10]/C              spr_addrimm_reg[10]/D          9.224         
id_insn_reg[0]/C               spr_addrimm_reg[0]/D           9.227         
id_insn_reg[19]/C              ex_insn_reg[19]/D              9.228         
ex_insn_reg[8]/C               wb_insn_reg[8]/D               9.233         
ex_insn_reg[20]/C              wb_insn_reg[20]/D              9.246         
id_insn_reg[26]/C              ex_insn_reg[26]/D              9.246         
ex_insn_reg[31]/C              wb_insn_reg[31]/D              9.249         
rf_addrw_reg[3]/C              wb_rfaddrw_reg[3]/D            9.252         
id_insn_reg[20]/C              ex_insn_reg[20]/D              9.252         
id_insn_reg[21]/C              ex_insn_reg[21]/D              9.253         
ex_insn_reg[19]/C              wb_insn_reg[19]/D              9.269         
rf_addrw_reg[4]/C              wb_rfaddrw_reg[4]/D            9.270         
id_insn_reg[7]/C               ex_insn_reg[7]/D               9.274         
id_insn_reg[22]/C              comp_op_reg[1]/D               9.278         
ex_insn_reg[7]/C               wb_insn_reg[7]/D               9.282         
id_insn_reg[22]/C              ex_insn_reg[22]/D              9.285         
id_insn_reg[4]/C               spr_addrimm_reg[4]/D           9.286         
ex_insn_reg[29]/C              wb_insn_reg[29]/D              9.287         
ex_insn_reg[16]/C              wb_insn_reg[16]/D              9.289         
id_insn_reg[7]/C               spr_addrimm_reg[7]/D           9.297         
ex_insn_reg[30]/C              wb_insn_reg[30]/D              9.301         
ex_insn_reg[14]/C              wb_insn_reg[14]/D              9.302         



