<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/amdgpu/vi.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/amdgpu</a> - vi.c<span style="font-size: 80%;"> (source / <a href="vi.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">786</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-08-30 20:32:10</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">63</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2014 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  */</a>
<a name="23"><span class="lineNum">      23 </span>            : </a>
<a name="24"><span class="lineNum">      24 </span>            : #include &lt;linux/pci.h&gt;</a>
<a name="25"><span class="lineNum">      25 </span>            : #include &lt;linux/slab.h&gt;</a>
<a name="26"><span class="lineNum">      26 </span>            : </a>
<a name="27"><span class="lineNum">      27 </span>            : #include &lt;drm/amdgpu_drm.h&gt;</a>
<a name="28"><span class="lineNum">      28 </span>            : </a>
<a name="29"><span class="lineNum">      29 </span>            : #include &quot;amdgpu.h&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &quot;amdgpu_atombios.h&quot;</a>
<a name="31"><span class="lineNum">      31 </span>            : #include &quot;amdgpu_ih.h&quot;</a>
<a name="32"><span class="lineNum">      32 </span>            : #include &quot;amdgpu_uvd.h&quot;</a>
<a name="33"><span class="lineNum">      33 </span>            : #include &quot;amdgpu_vce.h&quot;</a>
<a name="34"><span class="lineNum">      34 </span>            : #include &quot;amdgpu_ucode.h&quot;</a>
<a name="35"><span class="lineNum">      35 </span>            : #include &quot;atom.h&quot;</a>
<a name="36"><span class="lineNum">      36 </span>            : #include &quot;amd_pcie.h&quot;</a>
<a name="37"><span class="lineNum">      37 </span>            : </a>
<a name="38"><span class="lineNum">      38 </span>            : #include &quot;gmc/gmc_8_1_d.h&quot;</a>
<a name="39"><span class="lineNum">      39 </span>            : #include &quot;gmc/gmc_8_1_sh_mask.h&quot;</a>
<a name="40"><span class="lineNum">      40 </span>            : </a>
<a name="41"><span class="lineNum">      41 </span>            : #include &quot;oss/oss_3_0_d.h&quot;</a>
<a name="42"><span class="lineNum">      42 </span>            : #include &quot;oss/oss_3_0_sh_mask.h&quot;</a>
<a name="43"><span class="lineNum">      43 </span>            : </a>
<a name="44"><span class="lineNum">      44 </span>            : #include &quot;bif/bif_5_0_d.h&quot;</a>
<a name="45"><span class="lineNum">      45 </span>            : #include &quot;bif/bif_5_0_sh_mask.h&quot;</a>
<a name="46"><span class="lineNum">      46 </span>            : </a>
<a name="47"><span class="lineNum">      47 </span>            : #include &quot;gca/gfx_8_0_d.h&quot;</a>
<a name="48"><span class="lineNum">      48 </span>            : #include &quot;gca/gfx_8_0_sh_mask.h&quot;</a>
<a name="49"><span class="lineNum">      49 </span>            : </a>
<a name="50"><span class="lineNum">      50 </span>            : #include &quot;smu/smu_7_1_1_d.h&quot;</a>
<a name="51"><span class="lineNum">      51 </span>            : #include &quot;smu/smu_7_1_1_sh_mask.h&quot;</a>
<a name="52"><span class="lineNum">      52 </span>            : </a>
<a name="53"><span class="lineNum">      53 </span>            : #include &quot;uvd/uvd_5_0_d.h&quot;</a>
<a name="54"><span class="lineNum">      54 </span>            : #include &quot;uvd/uvd_5_0_sh_mask.h&quot;</a>
<a name="55"><span class="lineNum">      55 </span>            : </a>
<a name="56"><span class="lineNum">      56 </span>            : #include &quot;vce/vce_3_0_d.h&quot;</a>
<a name="57"><span class="lineNum">      57 </span>            : #include &quot;vce/vce_3_0_sh_mask.h&quot;</a>
<a name="58"><span class="lineNum">      58 </span>            : </a>
<a name="59"><span class="lineNum">      59 </span>            : #include &quot;dce/dce_10_0_d.h&quot;</a>
<a name="60"><span class="lineNum">      60 </span>            : #include &quot;dce/dce_10_0_sh_mask.h&quot;</a>
<a name="61"><span class="lineNum">      61 </span>            : </a>
<a name="62"><span class="lineNum">      62 </span>            : #include &quot;vid.h&quot;</a>
<a name="63"><span class="lineNum">      63 </span>            : #include &quot;vi.h&quot;</a>
<a name="64"><span class="lineNum">      64 </span>            : #include &quot;gmc_v8_0.h&quot;</a>
<a name="65"><span class="lineNum">      65 </span>            : #include &quot;gmc_v7_0.h&quot;</a>
<a name="66"><span class="lineNum">      66 </span>            : #include &quot;gfx_v8_0.h&quot;</a>
<a name="67"><span class="lineNum">      67 </span>            : #include &quot;sdma_v2_4.h&quot;</a>
<a name="68"><span class="lineNum">      68 </span>            : #include &quot;sdma_v3_0.h&quot;</a>
<a name="69"><span class="lineNum">      69 </span>            : #include &quot;dce_v10_0.h&quot;</a>
<a name="70"><span class="lineNum">      70 </span>            : #include &quot;dce_v11_0.h&quot;</a>
<a name="71"><span class="lineNum">      71 </span>            : #include &quot;iceland_ih.h&quot;</a>
<a name="72"><span class="lineNum">      72 </span>            : #include &quot;tonga_ih.h&quot;</a>
<a name="73"><span class="lineNum">      73 </span>            : #include &quot;cz_ih.h&quot;</a>
<a name="74"><span class="lineNum">      74 </span>            : #include &quot;uvd_v5_0.h&quot;</a>
<a name="75"><span class="lineNum">      75 </span>            : #include &quot;uvd_v6_0.h&quot;</a>
<a name="76"><span class="lineNum">      76 </span>            : #include &quot;vce_v3_0.h&quot;</a>
<a name="77"><span class="lineNum">      77 </span>            : #if defined(CONFIG_DRM_AMD_ACP)</a>
<a name="78"><span class="lineNum">      78 </span>            : #include &quot;amdgpu_acp.h&quot;</a>
<a name="79"><span class="lineNum">      79 </span>            : #endif</a>
<a name="80"><span class="lineNum">      80 </span>            : #include &quot;amdgpu_vkms.h&quot;</a>
<a name="81"><span class="lineNum">      81 </span>            : #include &quot;mxgpu_vi.h&quot;</a>
<a name="82"><span class="lineNum">      82 </span>            : #include &quot;amdgpu_dm.h&quot;</a>
<a name="83"><span class="lineNum">      83 </span>            : </a>
<a name="84"><span class="lineNum">      84 </span>            : #if IS_ENABLED(CONFIG_X86)</a>
<a name="85"><span class="lineNum">      85 </span>            : #include &lt;asm/intel-family.h&gt;</a>
<a name="86"><span class="lineNum">      86 </span>            : #endif</a>
<a name="87"><span class="lineNum">      87 </span>            : </a>
<a name="88"><span class="lineNum">      88 </span>            : #define ixPCIE_LC_L1_PM_SUBSTATE        0x100100C6</a>
<a name="89"><span class="lineNum">      89 </span>            : #define PCIE_LC_L1_PM_SUBSTATE__LC_L1_SUBSTATES_OVERRIDE_EN_MASK        0x00000001L</a>
<a name="90"><span class="lineNum">      90 </span>            : #define PCIE_LC_L1_PM_SUBSTATE__LC_PCI_PM_L1_2_OVERRIDE_MASK    0x00000002L</a>
<a name="91"><span class="lineNum">      91 </span>            : #define PCIE_LC_L1_PM_SUBSTATE__LC_PCI_PM_L1_1_OVERRIDE_MASK    0x00000004L</a>
<a name="92"><span class="lineNum">      92 </span>            : #define PCIE_LC_L1_PM_SUBSTATE__LC_ASPM_L1_2_OVERRIDE_MASK              0x00000008L</a>
<a name="93"><span class="lineNum">      93 </span>            : #define PCIE_LC_L1_PM_SUBSTATE__LC_ASPM_L1_1_OVERRIDE_MASK              0x00000010L</a>
<a name="94"><span class="lineNum">      94 </span>            : #define ixPCIE_L1_PM_SUB_CNTL   0x378</a>
<a name="95"><span class="lineNum">      95 </span>            : #define PCIE_L1_PM_SUB_CNTL__ASPM_L1_2_EN_MASK  0x00000004L</a>
<a name="96"><span class="lineNum">      96 </span>            : #define PCIE_L1_PM_SUB_CNTL__ASPM_L1_1_EN_MASK  0x00000008L</a>
<a name="97"><span class="lineNum">      97 </span>            : #define PCIE_L1_PM_SUB_CNTL__PCI_PM_L1_2_EN_MASK        0x00000001L</a>
<a name="98"><span class="lineNum">      98 </span>            : #define PCIE_L1_PM_SUB_CNTL__PCI_PM_L1_1_EN_MASK        0x00000002L</a>
<a name="99"><span class="lineNum">      99 </span>            : #define PCIE_LC_CNTL6__LC_L1_POWERDOWN_MASK             0x00200000L</a>
<a name="100"><span class="lineNum">     100 </span>            : #define LINK_CAP        0x64</a>
<a name="101"><span class="lineNum">     101 </span>            : #define PCIE_LINK_CAP__CLOCK_POWER_MANAGEMENT_MASK      0x00040000L</a>
<a name="102"><span class="lineNum">     102 </span>            : #define ixCPM_CONTROL   0x1400118</a>
<a name="103"><span class="lineNum">     103 </span>            : #define ixPCIE_LC_CNTL7 0x100100BC</a>
<a name="104"><span class="lineNum">     104 </span>            : #define PCIE_LC_CNTL7__LC_L1_SIDEBAND_CLKREQ_PDWN_EN_MASK       0x00000400L</a>
<a name="105"><span class="lineNum">     105 </span>            : #define PCIE_LC_CNTL__LC_L0S_INACTIVITY_DEFAULT 0x00000007</a>
<a name="106"><span class="lineNum">     106 </span>            : #define PCIE_LC_CNTL__LC_L1_INACTIVITY_DEFAULT  0x00000009</a>
<a name="107"><span class="lineNum">     107 </span>            : #define CPM_CONTROL__CLKREQb_UNGATE_TXCLK_ENABLE_MASK   0x01000000L</a>
<a name="108"><span class="lineNum">     108 </span>            : #define PCIE_L1_PM_SUB_CNTL     0x378</a>
<a name="109"><span class="lineNum">     109 </span>            : #define ASIC_IS_P22(asic_type, rid)     ((asic_type &gt;= CHIP_POLARIS10) &amp;&amp; \</a>
<a name="110"><span class="lineNum">     110 </span>            :                                                                         (asic_type &lt;= CHIP_POLARIS12) &amp;&amp; \</a>
<a name="111"><span class="lineNum">     111 </span>            :                                                                         (rid &gt;= 0x6E))</a>
<a name="112"><span class="lineNum">     112 </span>            : /* Topaz */</a>
<a name="113"><span class="lineNum">     113 </span>            : static const struct amdgpu_video_codecs topaz_video_codecs_encode =</a>
<a name="114"><span class="lineNum">     114 </span>            : {</a>
<a name="115"><span class="lineNum">     115 </span>            :         .codec_count = 0,</a>
<a name="116"><span class="lineNum">     116 </span>            :         .codec_array = NULL,</a>
<a name="117"><span class="lineNum">     117 </span>            : };</a>
<a name="118"><span class="lineNum">     118 </span>            : </a>
<a name="119"><span class="lineNum">     119 </span>            : /* Tonga, CZ, ST, Fiji */</a>
<a name="120"><span class="lineNum">     120 </span>            : static const struct amdgpu_video_codec_info tonga_video_codecs_encode_array[] =</a>
<a name="121"><span class="lineNum">     121 </span>            : {</a>
<a name="122"><span class="lineNum">     122 </span>            :         {</a>
<a name="123"><span class="lineNum">     123 </span>            :                 .codec_type = AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC,</a>
<a name="124"><span class="lineNum">     124 </span>            :                 .max_width = 4096,</a>
<a name="125"><span class="lineNum">     125 </span>            :                 .max_height = 2304,</a>
<a name="126"><span class="lineNum">     126 </span>            :                 .max_pixels_per_frame = 4096 * 2304,</a>
<a name="127"><span class="lineNum">     127 </span>            :                 .max_level = 0,</a>
<a name="128"><span class="lineNum">     128 </span>            :         },</a>
<a name="129"><span class="lineNum">     129 </span>            : };</a>
<a name="130"><span class="lineNum">     130 </span>            : </a>
<a name="131"><span class="lineNum">     131 </span>            : static const struct amdgpu_video_codecs tonga_video_codecs_encode =</a>
<a name="132"><span class="lineNum">     132 </span>            : {</a>
<a name="133"><span class="lineNum">     133 </span>            :         .codec_count = ARRAY_SIZE(tonga_video_codecs_encode_array),</a>
<a name="134"><span class="lineNum">     134 </span>            :         .codec_array = tonga_video_codecs_encode_array,</a>
<a name="135"><span class="lineNum">     135 </span>            : };</a>
<a name="136"><span class="lineNum">     136 </span>            : </a>
<a name="137"><span class="lineNum">     137 </span>            : /* Polaris */</a>
<a name="138"><span class="lineNum">     138 </span>            : static const struct amdgpu_video_codec_info polaris_video_codecs_encode_array[] =</a>
<a name="139"><span class="lineNum">     139 </span>            : {</a>
<a name="140"><span class="lineNum">     140 </span>            :         {</a>
<a name="141"><span class="lineNum">     141 </span>            :                 .codec_type = AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC,</a>
<a name="142"><span class="lineNum">     142 </span>            :                 .max_width = 4096,</a>
<a name="143"><span class="lineNum">     143 </span>            :                 .max_height = 2304,</a>
<a name="144"><span class="lineNum">     144 </span>            :                 .max_pixels_per_frame = 4096 * 2304,</a>
<a name="145"><span class="lineNum">     145 </span>            :                 .max_level = 0,</a>
<a name="146"><span class="lineNum">     146 </span>            :         },</a>
<a name="147"><span class="lineNum">     147 </span>            :         {</a>
<a name="148"><span class="lineNum">     148 </span>            :                 .codec_type = AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_HEVC,</a>
<a name="149"><span class="lineNum">     149 </span>            :                 .max_width = 4096,</a>
<a name="150"><span class="lineNum">     150 </span>            :                 .max_height = 2304,</a>
<a name="151"><span class="lineNum">     151 </span>            :                 .max_pixels_per_frame = 4096 * 2304,</a>
<a name="152"><span class="lineNum">     152 </span>            :                 .max_level = 0,</a>
<a name="153"><span class="lineNum">     153 </span>            :         },</a>
<a name="154"><span class="lineNum">     154 </span>            : };</a>
<a name="155"><span class="lineNum">     155 </span>            : </a>
<a name="156"><span class="lineNum">     156 </span>            : static const struct amdgpu_video_codecs polaris_video_codecs_encode =</a>
<a name="157"><span class="lineNum">     157 </span>            : {</a>
<a name="158"><span class="lineNum">     158 </span>            :         .codec_count = ARRAY_SIZE(polaris_video_codecs_encode_array),</a>
<a name="159"><span class="lineNum">     159 </span>            :         .codec_array = polaris_video_codecs_encode_array,</a>
<a name="160"><span class="lineNum">     160 </span>            : };</a>
<a name="161"><span class="lineNum">     161 </span>            : </a>
<a name="162"><span class="lineNum">     162 </span>            : /* Topaz */</a>
<a name="163"><span class="lineNum">     163 </span>            : static const struct amdgpu_video_codecs topaz_video_codecs_decode =</a>
<a name="164"><span class="lineNum">     164 </span>            : {</a>
<a name="165"><span class="lineNum">     165 </span>            :         .codec_count = 0,</a>
<a name="166"><span class="lineNum">     166 </span>            :         .codec_array = NULL,</a>
<a name="167"><span class="lineNum">     167 </span>            : };</a>
<a name="168"><span class="lineNum">     168 </span>            : </a>
<a name="169"><span class="lineNum">     169 </span>            : /* Tonga */</a>
<a name="170"><span class="lineNum">     170 </span>            : static const struct amdgpu_video_codec_info tonga_video_codecs_decode_array[] =</a>
<a name="171"><span class="lineNum">     171 </span>            : {</a>
<a name="172"><span class="lineNum">     172 </span>            :         {</a>
<a name="173"><span class="lineNum">     173 </span>            :                 .codec_type = AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG2,</a>
<a name="174"><span class="lineNum">     174 </span>            :                 .max_width = 4096,</a>
<a name="175"><span class="lineNum">     175 </span>            :                 .max_height = 4096,</a>
<a name="176"><span class="lineNum">     176 </span>            :                 .max_pixels_per_frame = 4096 * 4096,</a>
<a name="177"><span class="lineNum">     177 </span>            :                 .max_level = 3,</a>
<a name="178"><span class="lineNum">     178 </span>            :         },</a>
<a name="179"><span class="lineNum">     179 </span>            :         {</a>
<a name="180"><span class="lineNum">     180 </span>            :                 .codec_type = AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4,</a>
<a name="181"><span class="lineNum">     181 </span>            :                 .max_width = 4096,</a>
<a name="182"><span class="lineNum">     182 </span>            :                 .max_height = 4096,</a>
<a name="183"><span class="lineNum">     183 </span>            :                 .max_pixels_per_frame = 4096 * 4096,</a>
<a name="184"><span class="lineNum">     184 </span>            :                 .max_level = 5,</a>
<a name="185"><span class="lineNum">     185 </span>            :         },</a>
<a name="186"><span class="lineNum">     186 </span>            :         {</a>
<a name="187"><span class="lineNum">     187 </span>            :                 .codec_type = AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC,</a>
<a name="188"><span class="lineNum">     188 </span>            :                 .max_width = 4096,</a>
<a name="189"><span class="lineNum">     189 </span>            :                 .max_height = 4096,</a>
<a name="190"><span class="lineNum">     190 </span>            :                 .max_pixels_per_frame = 4096 * 4096,</a>
<a name="191"><span class="lineNum">     191 </span>            :                 .max_level = 52,</a>
<a name="192"><span class="lineNum">     192 </span>            :         },</a>
<a name="193"><span class="lineNum">     193 </span>            :         {</a>
<a name="194"><span class="lineNum">     194 </span>            :                 .codec_type = AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VC1,</a>
<a name="195"><span class="lineNum">     195 </span>            :                 .max_width = 4096,</a>
<a name="196"><span class="lineNum">     196 </span>            :                 .max_height = 4096,</a>
<a name="197"><span class="lineNum">     197 </span>            :                 .max_pixels_per_frame = 4096 * 4096,</a>
<a name="198"><span class="lineNum">     198 </span>            :                 .max_level = 4,</a>
<a name="199"><span class="lineNum">     199 </span>            :         },</a>
<a name="200"><span class="lineNum">     200 </span>            : };</a>
<a name="201"><span class="lineNum">     201 </span>            : </a>
<a name="202"><span class="lineNum">     202 </span>            : static const struct amdgpu_video_codecs tonga_video_codecs_decode =</a>
<a name="203"><span class="lineNum">     203 </span>            : {</a>
<a name="204"><span class="lineNum">     204 </span>            :         .codec_count = ARRAY_SIZE(tonga_video_codecs_decode_array),</a>
<a name="205"><span class="lineNum">     205 </span>            :         .codec_array = tonga_video_codecs_decode_array,</a>
<a name="206"><span class="lineNum">     206 </span>            : };</a>
<a name="207"><span class="lineNum">     207 </span>            : </a>
<a name="208"><span class="lineNum">     208 </span>            : /* CZ, ST, Fiji, Polaris */</a>
<a name="209"><span class="lineNum">     209 </span>            : static const struct amdgpu_video_codec_info cz_video_codecs_decode_array[] =</a>
<a name="210"><span class="lineNum">     210 </span>            : {</a>
<a name="211"><span class="lineNum">     211 </span>            :         {</a>
<a name="212"><span class="lineNum">     212 </span>            :                 .codec_type = AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG2,</a>
<a name="213"><span class="lineNum">     213 </span>            :                 .max_width = 4096,</a>
<a name="214"><span class="lineNum">     214 </span>            :                 .max_height = 4096,</a>
<a name="215"><span class="lineNum">     215 </span>            :                 .max_pixels_per_frame = 4096 * 4096,</a>
<a name="216"><span class="lineNum">     216 </span>            :                 .max_level = 3,</a>
<a name="217"><span class="lineNum">     217 </span>            :         },</a>
<a name="218"><span class="lineNum">     218 </span>            :         {</a>
<a name="219"><span class="lineNum">     219 </span>            :                 .codec_type = AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4,</a>
<a name="220"><span class="lineNum">     220 </span>            :                 .max_width = 4096,</a>
<a name="221"><span class="lineNum">     221 </span>            :                 .max_height = 4096,</a>
<a name="222"><span class="lineNum">     222 </span>            :                 .max_pixels_per_frame = 4096 * 4096,</a>
<a name="223"><span class="lineNum">     223 </span>            :                 .max_level = 5,</a>
<a name="224"><span class="lineNum">     224 </span>            :         },</a>
<a name="225"><span class="lineNum">     225 </span>            :         {</a>
<a name="226"><span class="lineNum">     226 </span>            :                 .codec_type = AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC,</a>
<a name="227"><span class="lineNum">     227 </span>            :                 .max_width = 4096,</a>
<a name="228"><span class="lineNum">     228 </span>            :                 .max_height = 4096,</a>
<a name="229"><span class="lineNum">     229 </span>            :                 .max_pixels_per_frame = 4096 * 4096,</a>
<a name="230"><span class="lineNum">     230 </span>            :                 .max_level = 52,</a>
<a name="231"><span class="lineNum">     231 </span>            :         },</a>
<a name="232"><span class="lineNum">     232 </span>            :         {</a>
<a name="233"><span class="lineNum">     233 </span>            :                 .codec_type = AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VC1,</a>
<a name="234"><span class="lineNum">     234 </span>            :                 .max_width = 4096,</a>
<a name="235"><span class="lineNum">     235 </span>            :                 .max_height = 4096,</a>
<a name="236"><span class="lineNum">     236 </span>            :                 .max_pixels_per_frame = 4096 * 4096,</a>
<a name="237"><span class="lineNum">     237 </span>            :                 .max_level = 4,</a>
<a name="238"><span class="lineNum">     238 </span>            :         },</a>
<a name="239"><span class="lineNum">     239 </span>            :         {</a>
<a name="240"><span class="lineNum">     240 </span>            :                 .codec_type = AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_HEVC,</a>
<a name="241"><span class="lineNum">     241 </span>            :                 .max_width = 4096,</a>
<a name="242"><span class="lineNum">     242 </span>            :                 .max_height = 4096,</a>
<a name="243"><span class="lineNum">     243 </span>            :                 .max_pixels_per_frame = 4096 * 4096,</a>
<a name="244"><span class="lineNum">     244 </span>            :                 .max_level = 186,</a>
<a name="245"><span class="lineNum">     245 </span>            :         },</a>
<a name="246"><span class="lineNum">     246 </span>            :         {</a>
<a name="247"><span class="lineNum">     247 </span>            :                 .codec_type = AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_JPEG,</a>
<a name="248"><span class="lineNum">     248 </span>            :                 .max_width = 4096,</a>
<a name="249"><span class="lineNum">     249 </span>            :                 .max_height = 4096,</a>
<a name="250"><span class="lineNum">     250 </span>            :                 .max_pixels_per_frame = 4096 * 4096,</a>
<a name="251"><span class="lineNum">     251 </span>            :                 .max_level = 0,</a>
<a name="252"><span class="lineNum">     252 </span>            :         },</a>
<a name="253"><span class="lineNum">     253 </span>            : };</a>
<a name="254"><span class="lineNum">     254 </span>            : </a>
<a name="255"><span class="lineNum">     255 </span>            : static const struct amdgpu_video_codecs cz_video_codecs_decode =</a>
<a name="256"><span class="lineNum">     256 </span>            : {</a>
<a name="257"><span class="lineNum">     257 </span>            :         .codec_count = ARRAY_SIZE(cz_video_codecs_decode_array),</a>
<a name="258"><span class="lineNum">     258 </span>            :         .codec_array = cz_video_codecs_decode_array,</a>
<a name="259"><span class="lineNum">     259 </span>            : };</a>
<a name="260"><span class="lineNum">     260 </span>            : </a>
<a name="261"><span class="lineNum">     261 </span><span class="lineNoCov">          0 : static int vi_query_video_codecs(struct amdgpu_device *adev, bool encode,</span></a>
<a name="262"><span class="lineNum">     262 </span>            :                                  const struct amdgpu_video_codecs **codecs)</a>
<a name="263"><span class="lineNum">     263 </span>            : {</a>
<a name="264"><span class="lineNum">     264 </span><span class="lineNoCov">          0 :         switch (adev-&gt;asic_type) {</span></a>
<a name="265"><span class="lineNum">     265 </span>            :         case CHIP_TOPAZ:</a>
<a name="266"><span class="lineNum">     266 </span><span class="lineNoCov">          0 :                 if (encode)</span></a>
<a name="267"><span class="lineNum">     267 </span><span class="lineNoCov">          0 :                         *codecs = &amp;topaz_video_codecs_encode;</span></a>
<a name="268"><span class="lineNum">     268 </span>            :                 else</a>
<a name="269"><span class="lineNum">     269 </span><span class="lineNoCov">          0 :                         *codecs = &amp;topaz_video_codecs_decode;</span></a>
<a name="270"><span class="lineNum">     270 </span>            :                 return 0;</a>
<a name="271"><span class="lineNum">     271 </span>            :         case CHIP_TONGA:</a>
<a name="272"><span class="lineNum">     272 </span><span class="lineNoCov">          0 :                 if (encode)</span></a>
<a name="273"><span class="lineNum">     273 </span><span class="lineNoCov">          0 :                         *codecs = &amp;tonga_video_codecs_encode;</span></a>
<a name="274"><span class="lineNum">     274 </span>            :                 else</a>
<a name="275"><span class="lineNum">     275 </span><span class="lineNoCov">          0 :                         *codecs = &amp;tonga_video_codecs_decode;</span></a>
<a name="276"><span class="lineNum">     276 </span>            :                 return 0;</a>
<a name="277"><span class="lineNum">     277 </span>            :         case CHIP_POLARIS10:</a>
<a name="278"><span class="lineNum">     278 </span>            :         case CHIP_POLARIS11:</a>
<a name="279"><span class="lineNum">     279 </span>            :         case CHIP_POLARIS12:</a>
<a name="280"><span class="lineNum">     280 </span>            :         case CHIP_VEGAM:</a>
<a name="281"><span class="lineNum">     281 </span><span class="lineNoCov">          0 :                 if (encode)</span></a>
<a name="282"><span class="lineNum">     282 </span><span class="lineNoCov">          0 :                         *codecs = &amp;polaris_video_codecs_encode;</span></a>
<a name="283"><span class="lineNum">     283 </span>            :                 else</a>
<a name="284"><span class="lineNum">     284 </span><span class="lineNoCov">          0 :                         *codecs = &amp;cz_video_codecs_decode;</span></a>
<a name="285"><span class="lineNum">     285 </span>            :                 return 0;</a>
<a name="286"><span class="lineNum">     286 </span>            :         case CHIP_FIJI:</a>
<a name="287"><span class="lineNum">     287 </span>            :         case CHIP_CARRIZO:</a>
<a name="288"><span class="lineNum">     288 </span>            :         case CHIP_STONEY:</a>
<a name="289"><span class="lineNum">     289 </span><span class="lineNoCov">          0 :                 if (encode)</span></a>
<a name="290"><span class="lineNum">     290 </span><span class="lineNoCov">          0 :                         *codecs = &amp;tonga_video_codecs_encode;</span></a>
<a name="291"><span class="lineNum">     291 </span>            :                 else</a>
<a name="292"><span class="lineNum">     292 </span><span class="lineNoCov">          0 :                         *codecs = &amp;cz_video_codecs_decode;</span></a>
<a name="293"><span class="lineNum">     293 </span>            :                 return 0;</a>
<a name="294"><span class="lineNum">     294 </span>            :         default:</a>
<a name="295"><span class="lineNum">     295 </span>            :                 return -EINVAL;</a>
<a name="296"><span class="lineNum">     296 </span>            :         }</a>
<a name="297"><span class="lineNum">     297 </span>            : }</a>
<a name="298"><span class="lineNum">     298 </span>            : </a>
<a name="299"><span class="lineNum">     299 </span>            : /*</a>
<a name="300"><span class="lineNum">     300 </span>            :  * Indirect registers accessor</a>
<a name="301"><span class="lineNum">     301 </span>            :  */</a>
<a name="302"><span class="lineNum">     302 </span><span class="lineNoCov">          0 : static u32 vi_pcie_rreg(struct amdgpu_device *adev, u32 reg)</span></a>
<a name="303"><span class="lineNum">     303 </span>            : {</a>
<a name="304"><span class="lineNum">     304 </span>            :         unsigned long flags;</a>
<a name="305"><span class="lineNum">     305 </span>            :         u32 r;</a>
<a name="306"><span class="lineNum">     306 </span>            : </a>
<a name="307"><span class="lineNum">     307 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;adev-&gt;pcie_idx_lock, flags);</span></a>
<a name="308"><span class="lineNum">     308 </span><span class="lineNoCov">          0 :         WREG32_NO_KIQ(mmPCIE_INDEX, reg);</span></a>
<a name="309"><span class="lineNum">     309 </span><span class="lineNoCov">          0 :         (void)RREG32_NO_KIQ(mmPCIE_INDEX);</span></a>
<a name="310"><span class="lineNum">     310 </span><span class="lineNoCov">          0 :         r = RREG32_NO_KIQ(mmPCIE_DATA);</span></a>
<a name="311"><span class="lineNum">     311 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;adev-&gt;pcie_idx_lock, flags);</span></a>
<a name="312"><span class="lineNum">     312 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="313"><span class="lineNum">     313 </span>            : }</a>
<a name="314"><span class="lineNum">     314 </span>            : </a>
<a name="315"><span class="lineNum">     315 </span><span class="lineNoCov">          0 : static void vi_pcie_wreg(struct amdgpu_device *adev, u32 reg, u32 v)</span></a>
<a name="316"><span class="lineNum">     316 </span>            : {</a>
<a name="317"><span class="lineNum">     317 </span>            :         unsigned long flags;</a>
<a name="318"><span class="lineNum">     318 </span>            : </a>
<a name="319"><span class="lineNum">     319 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;adev-&gt;pcie_idx_lock, flags);</span></a>
<a name="320"><span class="lineNum">     320 </span><span class="lineNoCov">          0 :         WREG32_NO_KIQ(mmPCIE_INDEX, reg);</span></a>
<a name="321"><span class="lineNum">     321 </span><span class="lineNoCov">          0 :         (void)RREG32_NO_KIQ(mmPCIE_INDEX);</span></a>
<a name="322"><span class="lineNum">     322 </span><span class="lineNoCov">          0 :         WREG32_NO_KIQ(mmPCIE_DATA, v);</span></a>
<a name="323"><span class="lineNum">     323 </span><span class="lineNoCov">          0 :         (void)RREG32_NO_KIQ(mmPCIE_DATA);</span></a>
<a name="324"><span class="lineNum">     324 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;adev-&gt;pcie_idx_lock, flags);</span></a>
<a name="325"><span class="lineNum">     325 </span><span class="lineNoCov">          0 : }</span></a>
<a name="326"><span class="lineNum">     326 </span>            : </a>
<a name="327"><span class="lineNum">     327 </span><span class="lineNoCov">          0 : static u32 vi_smc_rreg(struct amdgpu_device *adev, u32 reg)</span></a>
<a name="328"><span class="lineNum">     328 </span>            : {</a>
<a name="329"><span class="lineNum">     329 </span>            :         unsigned long flags;</a>
<a name="330"><span class="lineNum">     330 </span>            :         u32 r;</a>
<a name="331"><span class="lineNum">     331 </span>            : </a>
<a name="332"><span class="lineNum">     332 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;adev-&gt;smc_idx_lock, flags);</span></a>
<a name="333"><span class="lineNum">     333 </span><span class="lineNoCov">          0 :         WREG32_NO_KIQ(mmSMC_IND_INDEX_11, (reg));</span></a>
<a name="334"><span class="lineNum">     334 </span><span class="lineNoCov">          0 :         r = RREG32_NO_KIQ(mmSMC_IND_DATA_11);</span></a>
<a name="335"><span class="lineNum">     335 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;adev-&gt;smc_idx_lock, flags);</span></a>
<a name="336"><span class="lineNum">     336 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="337"><span class="lineNum">     337 </span>            : }</a>
<a name="338"><span class="lineNum">     338 </span>            : </a>
<a name="339"><span class="lineNum">     339 </span><span class="lineNoCov">          0 : static void vi_smc_wreg(struct amdgpu_device *adev, u32 reg, u32 v)</span></a>
<a name="340"><span class="lineNum">     340 </span>            : {</a>
<a name="341"><span class="lineNum">     341 </span>            :         unsigned long flags;</a>
<a name="342"><span class="lineNum">     342 </span>            : </a>
<a name="343"><span class="lineNum">     343 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;adev-&gt;smc_idx_lock, flags);</span></a>
<a name="344"><span class="lineNum">     344 </span><span class="lineNoCov">          0 :         WREG32_NO_KIQ(mmSMC_IND_INDEX_11, (reg));</span></a>
<a name="345"><span class="lineNum">     345 </span><span class="lineNoCov">          0 :         WREG32_NO_KIQ(mmSMC_IND_DATA_11, (v));</span></a>
<a name="346"><span class="lineNum">     346 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;adev-&gt;smc_idx_lock, flags);</span></a>
<a name="347"><span class="lineNum">     347 </span><span class="lineNoCov">          0 : }</span></a>
<a name="348"><span class="lineNum">     348 </span>            : </a>
<a name="349"><span class="lineNum">     349 </span>            : /* smu_8_0_d.h */</a>
<a name="350"><span class="lineNum">     350 </span>            : #define mmMP0PUB_IND_INDEX                                                      0x180</a>
<a name="351"><span class="lineNum">     351 </span>            : #define mmMP0PUB_IND_DATA                                                       0x181</a>
<a name="352"><span class="lineNum">     352 </span>            : </a>
<a name="353"><span class="lineNum">     353 </span><span class="lineNoCov">          0 : static u32 cz_smc_rreg(struct amdgpu_device *adev, u32 reg)</span></a>
<a name="354"><span class="lineNum">     354 </span>            : {</a>
<a name="355"><span class="lineNum">     355 </span>            :         unsigned long flags;</a>
<a name="356"><span class="lineNum">     356 </span>            :         u32 r;</a>
<a name="357"><span class="lineNum">     357 </span>            : </a>
<a name="358"><span class="lineNum">     358 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;adev-&gt;smc_idx_lock, flags);</span></a>
<a name="359"><span class="lineNum">     359 </span><span class="lineNoCov">          0 :         WREG32(mmMP0PUB_IND_INDEX, (reg));</span></a>
<a name="360"><span class="lineNum">     360 </span><span class="lineNoCov">          0 :         r = RREG32(mmMP0PUB_IND_DATA);</span></a>
<a name="361"><span class="lineNum">     361 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;adev-&gt;smc_idx_lock, flags);</span></a>
<a name="362"><span class="lineNum">     362 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="363"><span class="lineNum">     363 </span>            : }</a>
<a name="364"><span class="lineNum">     364 </span>            : </a>
<a name="365"><span class="lineNum">     365 </span><span class="lineNoCov">          0 : static void cz_smc_wreg(struct amdgpu_device *adev, u32 reg, u32 v)</span></a>
<a name="366"><span class="lineNum">     366 </span>            : {</a>
<a name="367"><span class="lineNum">     367 </span>            :         unsigned long flags;</a>
<a name="368"><span class="lineNum">     368 </span>            : </a>
<a name="369"><span class="lineNum">     369 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;adev-&gt;smc_idx_lock, flags);</span></a>
<a name="370"><span class="lineNum">     370 </span><span class="lineNoCov">          0 :         WREG32(mmMP0PUB_IND_INDEX, (reg));</span></a>
<a name="371"><span class="lineNum">     371 </span><span class="lineNoCov">          0 :         WREG32(mmMP0PUB_IND_DATA, (v));</span></a>
<a name="372"><span class="lineNum">     372 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;adev-&gt;smc_idx_lock, flags);</span></a>
<a name="373"><span class="lineNum">     373 </span><span class="lineNoCov">          0 : }</span></a>
<a name="374"><span class="lineNum">     374 </span>            : </a>
<a name="375"><span class="lineNum">     375 </span><span class="lineNoCov">          0 : static u32 vi_uvd_ctx_rreg(struct amdgpu_device *adev, u32 reg)</span></a>
<a name="376"><span class="lineNum">     376 </span>            : {</a>
<a name="377"><span class="lineNum">     377 </span>            :         unsigned long flags;</a>
<a name="378"><span class="lineNum">     378 </span>            :         u32 r;</a>
<a name="379"><span class="lineNum">     379 </span>            : </a>
<a name="380"><span class="lineNum">     380 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;adev-&gt;uvd_ctx_idx_lock, flags);</span></a>
<a name="381"><span class="lineNum">     381 </span><span class="lineNoCov">          0 :         WREG32(mmUVD_CTX_INDEX, ((reg) &amp; 0x1ff));</span></a>
<a name="382"><span class="lineNum">     382 </span><span class="lineNoCov">          0 :         r = RREG32(mmUVD_CTX_DATA);</span></a>
<a name="383"><span class="lineNum">     383 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;adev-&gt;uvd_ctx_idx_lock, flags);</span></a>
<a name="384"><span class="lineNum">     384 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="385"><span class="lineNum">     385 </span>            : }</a>
<a name="386"><span class="lineNum">     386 </span>            : </a>
<a name="387"><span class="lineNum">     387 </span><span class="lineNoCov">          0 : static void vi_uvd_ctx_wreg(struct amdgpu_device *adev, u32 reg, u32 v)</span></a>
<a name="388"><span class="lineNum">     388 </span>            : {</a>
<a name="389"><span class="lineNum">     389 </span>            :         unsigned long flags;</a>
<a name="390"><span class="lineNum">     390 </span>            : </a>
<a name="391"><span class="lineNum">     391 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;adev-&gt;uvd_ctx_idx_lock, flags);</span></a>
<a name="392"><span class="lineNum">     392 </span><span class="lineNoCov">          0 :         WREG32(mmUVD_CTX_INDEX, ((reg) &amp; 0x1ff));</span></a>
<a name="393"><span class="lineNum">     393 </span><span class="lineNoCov">          0 :         WREG32(mmUVD_CTX_DATA, (v));</span></a>
<a name="394"><span class="lineNum">     394 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;adev-&gt;uvd_ctx_idx_lock, flags);</span></a>
<a name="395"><span class="lineNum">     395 </span><span class="lineNoCov">          0 : }</span></a>
<a name="396"><span class="lineNum">     396 </span>            : </a>
<a name="397"><span class="lineNum">     397 </span><span class="lineNoCov">          0 : static u32 vi_didt_rreg(struct amdgpu_device *adev, u32 reg)</span></a>
<a name="398"><span class="lineNum">     398 </span>            : {</a>
<a name="399"><span class="lineNum">     399 </span>            :         unsigned long flags;</a>
<a name="400"><span class="lineNum">     400 </span>            :         u32 r;</a>
<a name="401"><span class="lineNum">     401 </span>            : </a>
<a name="402"><span class="lineNum">     402 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;adev-&gt;didt_idx_lock, flags);</span></a>
<a name="403"><span class="lineNum">     403 </span><span class="lineNoCov">          0 :         WREG32(mmDIDT_IND_INDEX, (reg));</span></a>
<a name="404"><span class="lineNum">     404 </span><span class="lineNoCov">          0 :         r = RREG32(mmDIDT_IND_DATA);</span></a>
<a name="405"><span class="lineNum">     405 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;adev-&gt;didt_idx_lock, flags);</span></a>
<a name="406"><span class="lineNum">     406 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="407"><span class="lineNum">     407 </span>            : }</a>
<a name="408"><span class="lineNum">     408 </span>            : </a>
<a name="409"><span class="lineNum">     409 </span><span class="lineNoCov">          0 : static void vi_didt_wreg(struct amdgpu_device *adev, u32 reg, u32 v)</span></a>
<a name="410"><span class="lineNum">     410 </span>            : {</a>
<a name="411"><span class="lineNum">     411 </span>            :         unsigned long flags;</a>
<a name="412"><span class="lineNum">     412 </span>            : </a>
<a name="413"><span class="lineNum">     413 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;adev-&gt;didt_idx_lock, flags);</span></a>
<a name="414"><span class="lineNum">     414 </span><span class="lineNoCov">          0 :         WREG32(mmDIDT_IND_INDEX, (reg));</span></a>
<a name="415"><span class="lineNum">     415 </span><span class="lineNoCov">          0 :         WREG32(mmDIDT_IND_DATA, (v));</span></a>
<a name="416"><span class="lineNum">     416 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;adev-&gt;didt_idx_lock, flags);</span></a>
<a name="417"><span class="lineNum">     417 </span><span class="lineNoCov">          0 : }</span></a>
<a name="418"><span class="lineNum">     418 </span>            : </a>
<a name="419"><span class="lineNum">     419 </span><span class="lineNoCov">          0 : static u32 vi_gc_cac_rreg(struct amdgpu_device *adev, u32 reg)</span></a>
<a name="420"><span class="lineNum">     420 </span>            : {</a>
<a name="421"><span class="lineNum">     421 </span>            :         unsigned long flags;</a>
<a name="422"><span class="lineNum">     422 </span>            :         u32 r;</a>
<a name="423"><span class="lineNum">     423 </span>            : </a>
<a name="424"><span class="lineNum">     424 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;adev-&gt;gc_cac_idx_lock, flags);</span></a>
<a name="425"><span class="lineNum">     425 </span><span class="lineNoCov">          0 :         WREG32(mmGC_CAC_IND_INDEX, (reg));</span></a>
<a name="426"><span class="lineNum">     426 </span><span class="lineNoCov">          0 :         r = RREG32(mmGC_CAC_IND_DATA);</span></a>
<a name="427"><span class="lineNum">     427 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;adev-&gt;gc_cac_idx_lock, flags);</span></a>
<a name="428"><span class="lineNum">     428 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="429"><span class="lineNum">     429 </span>            : }</a>
<a name="430"><span class="lineNum">     430 </span>            : </a>
<a name="431"><span class="lineNum">     431 </span><span class="lineNoCov">          0 : static void vi_gc_cac_wreg(struct amdgpu_device *adev, u32 reg, u32 v)</span></a>
<a name="432"><span class="lineNum">     432 </span>            : {</a>
<a name="433"><span class="lineNum">     433 </span>            :         unsigned long flags;</a>
<a name="434"><span class="lineNum">     434 </span>            : </a>
<a name="435"><span class="lineNum">     435 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;adev-&gt;gc_cac_idx_lock, flags);</span></a>
<a name="436"><span class="lineNum">     436 </span><span class="lineNoCov">          0 :         WREG32(mmGC_CAC_IND_INDEX, (reg));</span></a>
<a name="437"><span class="lineNum">     437 </span><span class="lineNoCov">          0 :         WREG32(mmGC_CAC_IND_DATA, (v));</span></a>
<a name="438"><span class="lineNum">     438 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;adev-&gt;gc_cac_idx_lock, flags);</span></a>
<a name="439"><span class="lineNum">     439 </span><span class="lineNoCov">          0 : }</span></a>
<a name="440"><span class="lineNum">     440 </span>            : </a>
<a name="441"><span class="lineNum">     441 </span>            : </a>
<a name="442"><span class="lineNum">     442 </span>            : static const u32 tonga_mgcg_cgcg_init[] =</a>
<a name="443"><span class="lineNum">     443 </span>            : {</a>
<a name="444"><span class="lineNum">     444 </span>            :         mmCGTT_DRM_CLK_CTRL0, 0xffffffff, 0x00600100,</a>
<a name="445"><span class="lineNum">     445 </span>            :         mmPCIE_INDEX, 0xffffffff, 0x0140001c,</a>
<a name="446"><span class="lineNum">     446 </span>            :         mmPCIE_DATA, 0x000f0000, 0x00000000,</a>
<a name="447"><span class="lineNum">     447 </span>            :         mmSMC_IND_INDEX_4, 0xffffffff, 0xC060000C,</a>
<a name="448"><span class="lineNum">     448 </span>            :         mmSMC_IND_DATA_4, 0xc0000fff, 0x00000100,</a>
<a name="449"><span class="lineNum">     449 </span>            :         mmCGTT_DRM_CLK_CTRL0, 0xff000fff, 0x00000100,</a>
<a name="450"><span class="lineNum">     450 </span>            :         mmHDP_XDP_CGTT_BLK_CTRL, 0xc0000fff, 0x00000104,</a>
<a name="451"><span class="lineNum">     451 </span>            : };</a>
<a name="452"><span class="lineNum">     452 </span>            : </a>
<a name="453"><span class="lineNum">     453 </span>            : static const u32 fiji_mgcg_cgcg_init[] =</a>
<a name="454"><span class="lineNum">     454 </span>            : {</a>
<a name="455"><span class="lineNum">     455 </span>            :         mmCGTT_DRM_CLK_CTRL0, 0xffffffff, 0x00600100,</a>
<a name="456"><span class="lineNum">     456 </span>            :         mmPCIE_INDEX, 0xffffffff, 0x0140001c,</a>
<a name="457"><span class="lineNum">     457 </span>            :         mmPCIE_DATA, 0x000f0000, 0x00000000,</a>
<a name="458"><span class="lineNum">     458 </span>            :         mmSMC_IND_INDEX_4, 0xffffffff, 0xC060000C,</a>
<a name="459"><span class="lineNum">     459 </span>            :         mmSMC_IND_DATA_4, 0xc0000fff, 0x00000100,</a>
<a name="460"><span class="lineNum">     460 </span>            :         mmCGTT_DRM_CLK_CTRL0, 0xff000fff, 0x00000100,</a>
<a name="461"><span class="lineNum">     461 </span>            :         mmHDP_XDP_CGTT_BLK_CTRL, 0xc0000fff, 0x00000104,</a>
<a name="462"><span class="lineNum">     462 </span>            : };</a>
<a name="463"><span class="lineNum">     463 </span>            : </a>
<a name="464"><span class="lineNum">     464 </span>            : static const u32 iceland_mgcg_cgcg_init[] =</a>
<a name="465"><span class="lineNum">     465 </span>            : {</a>
<a name="466"><span class="lineNum">     466 </span>            :         mmPCIE_INDEX, 0xffffffff, ixPCIE_CNTL2,</a>
<a name="467"><span class="lineNum">     467 </span>            :         mmPCIE_DATA, 0x000f0000, 0x00000000,</a>
<a name="468"><span class="lineNum">     468 </span>            :         mmSMC_IND_INDEX_4, 0xffffffff, ixCGTT_ROM_CLK_CTRL0,</a>
<a name="469"><span class="lineNum">     469 </span>            :         mmSMC_IND_DATA_4, 0xc0000fff, 0x00000100,</a>
<a name="470"><span class="lineNum">     470 </span>            :         mmHDP_XDP_CGTT_BLK_CTRL, 0xc0000fff, 0x00000104,</a>
<a name="471"><span class="lineNum">     471 </span>            : };</a>
<a name="472"><span class="lineNum">     472 </span>            : </a>
<a name="473"><span class="lineNum">     473 </span>            : static const u32 cz_mgcg_cgcg_init[] =</a>
<a name="474"><span class="lineNum">     474 </span>            : {</a>
<a name="475"><span class="lineNum">     475 </span>            :         mmCGTT_DRM_CLK_CTRL0, 0xffffffff, 0x00600100,</a>
<a name="476"><span class="lineNum">     476 </span>            :         mmPCIE_INDEX, 0xffffffff, 0x0140001c,</a>
<a name="477"><span class="lineNum">     477 </span>            :         mmPCIE_DATA, 0x000f0000, 0x00000000,</a>
<a name="478"><span class="lineNum">     478 </span>            :         mmCGTT_DRM_CLK_CTRL0, 0xff000fff, 0x00000100,</a>
<a name="479"><span class="lineNum">     479 </span>            :         mmHDP_XDP_CGTT_BLK_CTRL, 0xc0000fff, 0x00000104,</a>
<a name="480"><span class="lineNum">     480 </span>            : };</a>
<a name="481"><span class="lineNum">     481 </span>            : </a>
<a name="482"><span class="lineNum">     482 </span>            : static const u32 stoney_mgcg_cgcg_init[] =</a>
<a name="483"><span class="lineNum">     483 </span>            : {</a>
<a name="484"><span class="lineNum">     484 </span>            :         mmCGTT_DRM_CLK_CTRL0, 0xffffffff, 0x00000100,</a>
<a name="485"><span class="lineNum">     485 </span>            :         mmHDP_XDP_CGTT_BLK_CTRL, 0xffffffff, 0x00000104,</a>
<a name="486"><span class="lineNum">     486 </span>            :         mmHDP_HOST_PATH_CNTL, 0xffffffff, 0x0f000027,</a>
<a name="487"><span class="lineNum">     487 </span>            : };</a>
<a name="488"><span class="lineNum">     488 </span>            : </a>
<a name="489"><span class="lineNum">     489 </span><span class="lineNoCov">          0 : static void vi_init_golden_registers(struct amdgpu_device *adev)</span></a>
<a name="490"><span class="lineNum">     490 </span>            : {</a>
<a name="491"><span class="lineNum">     491 </span>            :         /* Some of the registers might be dependent on GRBM_GFX_INDEX */</a>
<a name="492"><span class="lineNum">     492 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;adev-&gt;grbm_idx_mutex);</span></a>
<a name="493"><span class="lineNum">     493 </span>            : </a>
<a name="494"><span class="lineNum">     494 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev)) {</span></a>
<a name="495"><span class="lineNum">     495 </span><span class="lineNoCov">          0 :                 xgpu_vi_init_golden_registers(adev);</span></a>
<a name="496"><span class="lineNum">     496 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;adev-&gt;grbm_idx_mutex);</span></a>
<a name="497"><span class="lineNum">     497 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="498"><span class="lineNum">     498 </span>            :         }</a>
<a name="499"><span class="lineNum">     499 </span>            : </a>
<a name="500"><span class="lineNum">     500 </span><span class="lineNoCov">          0 :         switch (adev-&gt;asic_type) {</span></a>
<a name="501"><span class="lineNum">     501 </span>            :         case CHIP_TOPAZ:</a>
<a name="502"><span class="lineNum">     502 </span><span class="lineNoCov">          0 :                 amdgpu_device_program_register_sequence(adev,</span></a>
<a name="503"><span class="lineNum">     503 </span>            :                                                         iceland_mgcg_cgcg_init,</a>
<a name="504"><span class="lineNum">     504 </span>            :                                                         ARRAY_SIZE(iceland_mgcg_cgcg_init));</a>
<a name="505"><span class="lineNum">     505 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="506"><span class="lineNum">     506 </span>            :         case CHIP_FIJI:</a>
<a name="507"><span class="lineNum">     507 </span><span class="lineNoCov">          0 :                 amdgpu_device_program_register_sequence(adev,</span></a>
<a name="508"><span class="lineNum">     508 </span>            :                                                         fiji_mgcg_cgcg_init,</a>
<a name="509"><span class="lineNum">     509 </span>            :                                                         ARRAY_SIZE(fiji_mgcg_cgcg_init));</a>
<a name="510"><span class="lineNum">     510 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="511"><span class="lineNum">     511 </span>            :         case CHIP_TONGA:</a>
<a name="512"><span class="lineNum">     512 </span><span class="lineNoCov">          0 :                 amdgpu_device_program_register_sequence(adev,</span></a>
<a name="513"><span class="lineNum">     513 </span>            :                                                         tonga_mgcg_cgcg_init,</a>
<a name="514"><span class="lineNum">     514 </span>            :                                                         ARRAY_SIZE(tonga_mgcg_cgcg_init));</a>
<a name="515"><span class="lineNum">     515 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="516"><span class="lineNum">     516 </span>            :         case CHIP_CARRIZO:</a>
<a name="517"><span class="lineNum">     517 </span><span class="lineNoCov">          0 :                 amdgpu_device_program_register_sequence(adev,</span></a>
<a name="518"><span class="lineNum">     518 </span>            :                                                         cz_mgcg_cgcg_init,</a>
<a name="519"><span class="lineNum">     519 </span>            :                                                         ARRAY_SIZE(cz_mgcg_cgcg_init));</a>
<a name="520"><span class="lineNum">     520 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="521"><span class="lineNum">     521 </span>            :         case CHIP_STONEY:</a>
<a name="522"><span class="lineNum">     522 </span><span class="lineNoCov">          0 :                 amdgpu_device_program_register_sequence(adev,</span></a>
<a name="523"><span class="lineNum">     523 </span>            :                                                         stoney_mgcg_cgcg_init,</a>
<a name="524"><span class="lineNum">     524 </span>            :                                                         ARRAY_SIZE(stoney_mgcg_cgcg_init));</a>
<a name="525"><span class="lineNum">     525 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="526"><span class="lineNum">     526 </span>            :         case CHIP_POLARIS10:</a>
<a name="527"><span class="lineNum">     527 </span>            :         case CHIP_POLARIS11:</a>
<a name="528"><span class="lineNum">     528 </span>            :         case CHIP_POLARIS12:</a>
<a name="529"><span class="lineNum">     529 </span>            :         case CHIP_VEGAM:</a>
<a name="530"><span class="lineNum">     530 </span>            :         default:</a>
<a name="531"><span class="lineNum">     531 </span>            :                 break;</a>
<a name="532"><span class="lineNum">     532 </span>            :         }</a>
<a name="533"><span class="lineNum">     533 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;adev-&gt;grbm_idx_mutex);</span></a>
<a name="534"><span class="lineNum">     534 </span>            : }</a>
<a name="535"><span class="lineNum">     535 </span>            : </a>
<a name="536"><span class="lineNum">     536 </span>            : /**</a>
<a name="537"><span class="lineNum">     537 </span>            :  * vi_get_xclk - get the xclk</a>
<a name="538"><span class="lineNum">     538 </span>            :  *</a>
<a name="539"><span class="lineNum">     539 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="540"><span class="lineNum">     540 </span>            :  *</a>
<a name="541"><span class="lineNum">     541 </span>            :  * Returns the reference clock used by the gfx engine</a>
<a name="542"><span class="lineNum">     542 </span>            :  * (VI).</a>
<a name="543"><span class="lineNum">     543 </span>            :  */</a>
<a name="544"><span class="lineNum">     544 </span><span class="lineNoCov">          0 : static u32 vi_get_xclk(struct amdgpu_device *adev)</span></a>
<a name="545"><span class="lineNum">     545 </span>            : {</a>
<a name="546"><span class="lineNum">     546 </span><span class="lineNoCov">          0 :         u32 reference_clock = adev-&gt;clock.spll.reference_freq;</span></a>
<a name="547"><span class="lineNum">     547 </span>            :         u32 tmp;</a>
<a name="548"><span class="lineNum">     548 </span>            : </a>
<a name="549"><span class="lineNum">     549 </span><span class="lineNoCov">          0 :         if (adev-&gt;flags &amp; AMD_IS_APU)</span></a>
<a name="550"><span class="lineNum">     550 </span>            :                 return reference_clock;</a>
<a name="551"><span class="lineNum">     551 </span>            : </a>
<a name="552"><span class="lineNum">     552 </span><span class="lineNoCov">          0 :         tmp = RREG32_SMC(ixCG_CLKPIN_CNTL_2);</span></a>
<a name="553"><span class="lineNum">     553 </span><span class="lineNoCov">          0 :         if (REG_GET_FIELD(tmp, CG_CLKPIN_CNTL_2, MUX_TCLK_TO_XCLK))</span></a>
<a name="554"><span class="lineNum">     554 </span>            :                 return 1000;</a>
<a name="555"><span class="lineNum">     555 </span>            : </a>
<a name="556"><span class="lineNum">     556 </span><span class="lineNoCov">          0 :         tmp = RREG32_SMC(ixCG_CLKPIN_CNTL);</span></a>
<a name="557"><span class="lineNum">     557 </span><span class="lineNoCov">          0 :         if (REG_GET_FIELD(tmp, CG_CLKPIN_CNTL, XTALIN_DIVIDE))</span></a>
<a name="558"><span class="lineNum">     558 </span><span class="lineNoCov">          0 :                 return reference_clock / 4;</span></a>
<a name="559"><span class="lineNum">     559 </span>            : </a>
<a name="560"><span class="lineNum">     560 </span>            :         return reference_clock;</a>
<a name="561"><span class="lineNum">     561 </span>            : }</a>
<a name="562"><span class="lineNum">     562 </span>            : </a>
<a name="563"><span class="lineNum">     563 </span>            : /**</a>
<a name="564"><span class="lineNum">     564 </span>            :  * vi_srbm_select - select specific register instances</a>
<a name="565"><span class="lineNum">     565 </span>            :  *</a>
<a name="566"><span class="lineNum">     566 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="567"><span class="lineNum">     567 </span>            :  * @me: selected ME (micro engine)</a>
<a name="568"><span class="lineNum">     568 </span>            :  * @pipe: pipe</a>
<a name="569"><span class="lineNum">     569 </span>            :  * @queue: queue</a>
<a name="570"><span class="lineNum">     570 </span>            :  * @vmid: VMID</a>
<a name="571"><span class="lineNum">     571 </span>            :  *</a>
<a name="572"><span class="lineNum">     572 </span>            :  * Switches the currently active registers instances.  Some</a>
<a name="573"><span class="lineNum">     573 </span>            :  * registers are instanced per VMID, others are instanced per</a>
<a name="574"><span class="lineNum">     574 </span>            :  * me/pipe/queue combination.</a>
<a name="575"><span class="lineNum">     575 </span>            :  */</a>
<a name="576"><span class="lineNum">     576 </span><span class="lineNoCov">          0 : void vi_srbm_select(struct amdgpu_device *adev,</span></a>
<a name="577"><span class="lineNum">     577 </span>            :                      u32 me, u32 pipe, u32 queue, u32 vmid)</a>
<a name="578"><span class="lineNum">     578 </span>            : {</a>
<a name="579"><span class="lineNum">     579 </span><span class="lineNoCov">          0 :         u32 srbm_gfx_cntl = 0;</span></a>
<a name="580"><span class="lineNum">     580 </span><span class="lineNoCov">          0 :         srbm_gfx_cntl = REG_SET_FIELD(srbm_gfx_cntl, SRBM_GFX_CNTL, PIPEID, pipe);</span></a>
<a name="581"><span class="lineNum">     581 </span><span class="lineNoCov">          0 :         srbm_gfx_cntl = REG_SET_FIELD(srbm_gfx_cntl, SRBM_GFX_CNTL, MEID, me);</span></a>
<a name="582"><span class="lineNum">     582 </span><span class="lineNoCov">          0 :         srbm_gfx_cntl = REG_SET_FIELD(srbm_gfx_cntl, SRBM_GFX_CNTL, VMID, vmid);</span></a>
<a name="583"><span class="lineNum">     583 </span><span class="lineNoCov">          0 :         srbm_gfx_cntl = REG_SET_FIELD(srbm_gfx_cntl, SRBM_GFX_CNTL, QUEUEID, queue);</span></a>
<a name="584"><span class="lineNum">     584 </span><span class="lineNoCov">          0 :         WREG32(mmSRBM_GFX_CNTL, srbm_gfx_cntl);</span></a>
<a name="585"><span class="lineNum">     585 </span><span class="lineNoCov">          0 : }</span></a>
<a name="586"><span class="lineNum">     586 </span>            : </a>
<a name="587"><span class="lineNum">     587 </span><span class="lineNoCov">          0 : static void vi_vga_set_state(struct amdgpu_device *adev, bool state)</span></a>
<a name="588"><span class="lineNum">     588 </span>            : {</a>
<a name="589"><span class="lineNum">     589 </span>            :         /* todo */</a>
<a name="590"><span class="lineNum">     590 </span><span class="lineNoCov">          0 : }</span></a>
<a name="591"><span class="lineNum">     591 </span>            : </a>
<a name="592"><span class="lineNum">     592 </span><span class="lineNoCov">          0 : static bool vi_read_disabled_bios(struct amdgpu_device *adev)</span></a>
<a name="593"><span class="lineNum">     593 </span>            : {</a>
<a name="594"><span class="lineNum">     594 </span>            :         u32 bus_cntl;</a>
<a name="595"><span class="lineNum">     595 </span><span class="lineNoCov">          0 :         u32 d1vga_control = 0;</span></a>
<a name="596"><span class="lineNum">     596 </span><span class="lineNoCov">          0 :         u32 d2vga_control = 0;</span></a>
<a name="597"><span class="lineNum">     597 </span><span class="lineNoCov">          0 :         u32 vga_render_control = 0;</span></a>
<a name="598"><span class="lineNum">     598 </span>            :         u32 rom_cntl;</a>
<a name="599"><span class="lineNum">     599 </span>            :         bool r;</a>
<a name="600"><span class="lineNum">     600 </span>            : </a>
<a name="601"><span class="lineNum">     601 </span><span class="lineNoCov">          0 :         bus_cntl = RREG32(mmBUS_CNTL);</span></a>
<a name="602"><span class="lineNum">     602 </span><span class="lineNoCov">          0 :         if (adev-&gt;mode_info.num_crtc) {</span></a>
<a name="603"><span class="lineNum">     603 </span><span class="lineNoCov">          0 :                 d1vga_control = RREG32(mmD1VGA_CONTROL);</span></a>
<a name="604"><span class="lineNum">     604 </span><span class="lineNoCov">          0 :                 d2vga_control = RREG32(mmD2VGA_CONTROL);</span></a>
<a name="605"><span class="lineNum">     605 </span><span class="lineNoCov">          0 :                 vga_render_control = RREG32(mmVGA_RENDER_CONTROL);</span></a>
<a name="606"><span class="lineNum">     606 </span>            :         }</a>
<a name="607"><span class="lineNum">     607 </span><span class="lineNoCov">          0 :         rom_cntl = RREG32_SMC(ixROM_CNTL);</span></a>
<a name="608"><span class="lineNum">     608 </span>            : </a>
<a name="609"><span class="lineNum">     609 </span>            :         /* enable the rom */</a>
<a name="610"><span class="lineNum">     610 </span><span class="lineNoCov">          0 :         WREG32(mmBUS_CNTL, (bus_cntl &amp; ~BUS_CNTL__BIOS_ROM_DIS_MASK));</span></a>
<a name="611"><span class="lineNum">     611 </span><span class="lineNoCov">          0 :         if (adev-&gt;mode_info.num_crtc) {</span></a>
<a name="612"><span class="lineNum">     612 </span>            :                 /* Disable VGA mode */</a>
<a name="613"><span class="lineNum">     613 </span><span class="lineNoCov">          0 :                 WREG32(mmD1VGA_CONTROL,</span></a>
<a name="614"><span class="lineNum">     614 </span>            :                        (d1vga_control &amp; ~(D1VGA_CONTROL__D1VGA_MODE_ENABLE_MASK |</a>
<a name="615"><span class="lineNum">     615 </span>            :                                           D1VGA_CONTROL__D1VGA_TIMING_SELECT_MASK)));</a>
<a name="616"><span class="lineNum">     616 </span><span class="lineNoCov">          0 :                 WREG32(mmD2VGA_CONTROL,</span></a>
<a name="617"><span class="lineNum">     617 </span>            :                        (d2vga_control &amp; ~(D2VGA_CONTROL__D2VGA_MODE_ENABLE_MASK |</a>
<a name="618"><span class="lineNum">     618 </span>            :                                           D2VGA_CONTROL__D2VGA_TIMING_SELECT_MASK)));</a>
<a name="619"><span class="lineNum">     619 </span><span class="lineNoCov">          0 :                 WREG32(mmVGA_RENDER_CONTROL,</span></a>
<a name="620"><span class="lineNum">     620 </span>            :                        (vga_render_control &amp; ~VGA_RENDER_CONTROL__VGA_VSTATUS_CNTL_MASK));</a>
<a name="621"><span class="lineNum">     621 </span>            :         }</a>
<a name="622"><span class="lineNum">     622 </span><span class="lineNoCov">          0 :         WREG32_SMC(ixROM_CNTL, rom_cntl | ROM_CNTL__SCK_OVERWRITE_MASK);</span></a>
<a name="623"><span class="lineNum">     623 </span>            : </a>
<a name="624"><span class="lineNum">     624 </span><span class="lineNoCov">          0 :         r = amdgpu_read_bios(adev);</span></a>
<a name="625"><span class="lineNum">     625 </span>            : </a>
<a name="626"><span class="lineNum">     626 </span>            :         /* restore regs */</a>
<a name="627"><span class="lineNum">     627 </span><span class="lineNoCov">          0 :         WREG32(mmBUS_CNTL, bus_cntl);</span></a>
<a name="628"><span class="lineNum">     628 </span><span class="lineNoCov">          0 :         if (adev-&gt;mode_info.num_crtc) {</span></a>
<a name="629"><span class="lineNum">     629 </span><span class="lineNoCov">          0 :                 WREG32(mmD1VGA_CONTROL, d1vga_control);</span></a>
<a name="630"><span class="lineNum">     630 </span><span class="lineNoCov">          0 :                 WREG32(mmD2VGA_CONTROL, d2vga_control);</span></a>
<a name="631"><span class="lineNum">     631 </span><span class="lineNoCov">          0 :                 WREG32(mmVGA_RENDER_CONTROL, vga_render_control);</span></a>
<a name="632"><span class="lineNum">     632 </span>            :         }</a>
<a name="633"><span class="lineNum">     633 </span><span class="lineNoCov">          0 :         WREG32_SMC(ixROM_CNTL, rom_cntl);</span></a>
<a name="634"><span class="lineNum">     634 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="635"><span class="lineNum">     635 </span>            : }</a>
<a name="636"><span class="lineNum">     636 </span>            : </a>
<a name="637"><span class="lineNum">     637 </span><span class="lineNoCov">          0 : static bool vi_read_bios_from_rom(struct amdgpu_device *adev,</span></a>
<a name="638"><span class="lineNum">     638 </span>            :                                   u8 *bios, u32 length_bytes)</a>
<a name="639"><span class="lineNum">     639 </span>            : {</a>
<a name="640"><span class="lineNum">     640 </span>            :         u32 *dw_ptr;</a>
<a name="641"><span class="lineNum">     641 </span>            :         unsigned long flags;</a>
<a name="642"><span class="lineNum">     642 </span>            :         u32 i, length_dw;</a>
<a name="643"><span class="lineNum">     643 </span>            : </a>
<a name="644"><span class="lineNum">     644 </span><span class="lineNoCov">          0 :         if (bios == NULL)</span></a>
<a name="645"><span class="lineNum">     645 </span>            :                 return false;</a>
<a name="646"><span class="lineNum">     646 </span><span class="lineNoCov">          0 :         if (length_bytes == 0)</span></a>
<a name="647"><span class="lineNum">     647 </span>            :                 return false;</a>
<a name="648"><span class="lineNum">     648 </span>            :         /* APU vbios image is part of sbios image */</a>
<a name="649"><span class="lineNum">     649 </span><span class="lineNoCov">          0 :         if (adev-&gt;flags &amp; AMD_IS_APU)</span></a>
<a name="650"><span class="lineNum">     650 </span>            :                 return false;</a>
<a name="651"><span class="lineNum">     651 </span>            : </a>
<a name="652"><span class="lineNum">     652 </span><span class="lineNoCov">          0 :         dw_ptr = (u32 *)bios;</span></a>
<a name="653"><span class="lineNum">     653 </span><span class="lineNoCov">          0 :         length_dw = ALIGN(length_bytes, 4) / 4;</span></a>
<a name="654"><span class="lineNum">     654 </span>            :         /* take the smc lock since we are using the smc index */</a>
<a name="655"><span class="lineNum">     655 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;adev-&gt;smc_idx_lock, flags);</span></a>
<a name="656"><span class="lineNum">     656 </span>            :         /* set rom index to 0 */</a>
<a name="657"><span class="lineNum">     657 </span><span class="lineNoCov">          0 :         WREG32(mmSMC_IND_INDEX_11, ixROM_INDEX);</span></a>
<a name="658"><span class="lineNum">     658 </span><span class="lineNoCov">          0 :         WREG32(mmSMC_IND_DATA_11, 0);</span></a>
<a name="659"><span class="lineNum">     659 </span>            :         /* set index to data for continous read */</a>
<a name="660"><span class="lineNum">     660 </span><span class="lineNoCov">          0 :         WREG32(mmSMC_IND_INDEX_11, ixROM_DATA);</span></a>
<a name="661"><span class="lineNum">     661 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; length_dw; i++)</span></a>
<a name="662"><span class="lineNum">     662 </span><span class="lineNoCov">          0 :                 dw_ptr[i] = RREG32(mmSMC_IND_DATA_11);</span></a>
<a name="663"><span class="lineNum">     663 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;adev-&gt;smc_idx_lock, flags);</span></a>
<a name="664"><span class="lineNum">     664 </span>            : </a>
<a name="665"><span class="lineNum">     665 </span><span class="lineNoCov">          0 :         return true;</span></a>
<a name="666"><span class="lineNum">     666 </span>            : }</a>
<a name="667"><span class="lineNum">     667 </span>            : </a>
<a name="668"><span class="lineNum">     668 </span>            : static const struct amdgpu_allowed_register_entry vi_allowed_read_registers[] = {</a>
<a name="669"><span class="lineNum">     669 </span>            :         {mmGRBM_STATUS},</a>
<a name="670"><span class="lineNum">     670 </span>            :         {mmGRBM_STATUS2},</a>
<a name="671"><span class="lineNum">     671 </span>            :         {mmGRBM_STATUS_SE0},</a>
<a name="672"><span class="lineNum">     672 </span>            :         {mmGRBM_STATUS_SE1},</a>
<a name="673"><span class="lineNum">     673 </span>            :         {mmGRBM_STATUS_SE2},</a>
<a name="674"><span class="lineNum">     674 </span>            :         {mmGRBM_STATUS_SE3},</a>
<a name="675"><span class="lineNum">     675 </span>            :         {mmSRBM_STATUS},</a>
<a name="676"><span class="lineNum">     676 </span>            :         {mmSRBM_STATUS2},</a>
<a name="677"><span class="lineNum">     677 </span>            :         {mmSRBM_STATUS3},</a>
<a name="678"><span class="lineNum">     678 </span>            :         {mmSDMA0_STATUS_REG + SDMA0_REGISTER_OFFSET},</a>
<a name="679"><span class="lineNum">     679 </span>            :         {mmSDMA0_STATUS_REG + SDMA1_REGISTER_OFFSET},</a>
<a name="680"><span class="lineNum">     680 </span>            :         {mmCP_STAT},</a>
<a name="681"><span class="lineNum">     681 </span>            :         {mmCP_STALLED_STAT1},</a>
<a name="682"><span class="lineNum">     682 </span>            :         {mmCP_STALLED_STAT2},</a>
<a name="683"><span class="lineNum">     683 </span>            :         {mmCP_STALLED_STAT3},</a>
<a name="684"><span class="lineNum">     684 </span>            :         {mmCP_CPF_BUSY_STAT},</a>
<a name="685"><span class="lineNum">     685 </span>            :         {mmCP_CPF_STALLED_STAT1},</a>
<a name="686"><span class="lineNum">     686 </span>            :         {mmCP_CPF_STATUS},</a>
<a name="687"><span class="lineNum">     687 </span>            :         {mmCP_CPC_BUSY_STAT},</a>
<a name="688"><span class="lineNum">     688 </span>            :         {mmCP_CPC_STALLED_STAT1},</a>
<a name="689"><span class="lineNum">     689 </span>            :         {mmCP_CPC_STATUS},</a>
<a name="690"><span class="lineNum">     690 </span>            :         {mmGB_ADDR_CONFIG},</a>
<a name="691"><span class="lineNum">     691 </span>            :         {mmMC_ARB_RAMCFG},</a>
<a name="692"><span class="lineNum">     692 </span>            :         {mmGB_TILE_MODE0},</a>
<a name="693"><span class="lineNum">     693 </span>            :         {mmGB_TILE_MODE1},</a>
<a name="694"><span class="lineNum">     694 </span>            :         {mmGB_TILE_MODE2},</a>
<a name="695"><span class="lineNum">     695 </span>            :         {mmGB_TILE_MODE3},</a>
<a name="696"><span class="lineNum">     696 </span>            :         {mmGB_TILE_MODE4},</a>
<a name="697"><span class="lineNum">     697 </span>            :         {mmGB_TILE_MODE5},</a>
<a name="698"><span class="lineNum">     698 </span>            :         {mmGB_TILE_MODE6},</a>
<a name="699"><span class="lineNum">     699 </span>            :         {mmGB_TILE_MODE7},</a>
<a name="700"><span class="lineNum">     700 </span>            :         {mmGB_TILE_MODE8},</a>
<a name="701"><span class="lineNum">     701 </span>            :         {mmGB_TILE_MODE9},</a>
<a name="702"><span class="lineNum">     702 </span>            :         {mmGB_TILE_MODE10},</a>
<a name="703"><span class="lineNum">     703 </span>            :         {mmGB_TILE_MODE11},</a>
<a name="704"><span class="lineNum">     704 </span>            :         {mmGB_TILE_MODE12},</a>
<a name="705"><span class="lineNum">     705 </span>            :         {mmGB_TILE_MODE13},</a>
<a name="706"><span class="lineNum">     706 </span>            :         {mmGB_TILE_MODE14},</a>
<a name="707"><span class="lineNum">     707 </span>            :         {mmGB_TILE_MODE15},</a>
<a name="708"><span class="lineNum">     708 </span>            :         {mmGB_TILE_MODE16},</a>
<a name="709"><span class="lineNum">     709 </span>            :         {mmGB_TILE_MODE17},</a>
<a name="710"><span class="lineNum">     710 </span>            :         {mmGB_TILE_MODE18},</a>
<a name="711"><span class="lineNum">     711 </span>            :         {mmGB_TILE_MODE19},</a>
<a name="712"><span class="lineNum">     712 </span>            :         {mmGB_TILE_MODE20},</a>
<a name="713"><span class="lineNum">     713 </span>            :         {mmGB_TILE_MODE21},</a>
<a name="714"><span class="lineNum">     714 </span>            :         {mmGB_TILE_MODE22},</a>
<a name="715"><span class="lineNum">     715 </span>            :         {mmGB_TILE_MODE23},</a>
<a name="716"><span class="lineNum">     716 </span>            :         {mmGB_TILE_MODE24},</a>
<a name="717"><span class="lineNum">     717 </span>            :         {mmGB_TILE_MODE25},</a>
<a name="718"><span class="lineNum">     718 </span>            :         {mmGB_TILE_MODE26},</a>
<a name="719"><span class="lineNum">     719 </span>            :         {mmGB_TILE_MODE27},</a>
<a name="720"><span class="lineNum">     720 </span>            :         {mmGB_TILE_MODE28},</a>
<a name="721"><span class="lineNum">     721 </span>            :         {mmGB_TILE_MODE29},</a>
<a name="722"><span class="lineNum">     722 </span>            :         {mmGB_TILE_MODE30},</a>
<a name="723"><span class="lineNum">     723 </span>            :         {mmGB_TILE_MODE31},</a>
<a name="724"><span class="lineNum">     724 </span>            :         {mmGB_MACROTILE_MODE0},</a>
<a name="725"><span class="lineNum">     725 </span>            :         {mmGB_MACROTILE_MODE1},</a>
<a name="726"><span class="lineNum">     726 </span>            :         {mmGB_MACROTILE_MODE2},</a>
<a name="727"><span class="lineNum">     727 </span>            :         {mmGB_MACROTILE_MODE3},</a>
<a name="728"><span class="lineNum">     728 </span>            :         {mmGB_MACROTILE_MODE4},</a>
<a name="729"><span class="lineNum">     729 </span>            :         {mmGB_MACROTILE_MODE5},</a>
<a name="730"><span class="lineNum">     730 </span>            :         {mmGB_MACROTILE_MODE6},</a>
<a name="731"><span class="lineNum">     731 </span>            :         {mmGB_MACROTILE_MODE7},</a>
<a name="732"><span class="lineNum">     732 </span>            :         {mmGB_MACROTILE_MODE8},</a>
<a name="733"><span class="lineNum">     733 </span>            :         {mmGB_MACROTILE_MODE9},</a>
<a name="734"><span class="lineNum">     734 </span>            :         {mmGB_MACROTILE_MODE10},</a>
<a name="735"><span class="lineNum">     735 </span>            :         {mmGB_MACROTILE_MODE11},</a>
<a name="736"><span class="lineNum">     736 </span>            :         {mmGB_MACROTILE_MODE12},</a>
<a name="737"><span class="lineNum">     737 </span>            :         {mmGB_MACROTILE_MODE13},</a>
<a name="738"><span class="lineNum">     738 </span>            :         {mmGB_MACROTILE_MODE14},</a>
<a name="739"><span class="lineNum">     739 </span>            :         {mmGB_MACROTILE_MODE15},</a>
<a name="740"><span class="lineNum">     740 </span>            :         {mmCC_RB_BACKEND_DISABLE, true},</a>
<a name="741"><span class="lineNum">     741 </span>            :         {mmGC_USER_RB_BACKEND_DISABLE, true},</a>
<a name="742"><span class="lineNum">     742 </span>            :         {mmGB_BACKEND_MAP, false},</a>
<a name="743"><span class="lineNum">     743 </span>            :         {mmPA_SC_RASTER_CONFIG, true},</a>
<a name="744"><span class="lineNum">     744 </span>            :         {mmPA_SC_RASTER_CONFIG_1, true},</a>
<a name="745"><span class="lineNum">     745 </span>            : };</a>
<a name="746"><span class="lineNum">     746 </span>            : </a>
<a name="747"><span class="lineNum">     747 </span><span class="lineNoCov">          0 : static uint32_t vi_get_register_value(struct amdgpu_device *adev,</span></a>
<a name="748"><span class="lineNum">     748 </span>            :                                       bool indexed, u32 se_num,</a>
<a name="749"><span class="lineNum">     749 </span>            :                                       u32 sh_num, u32 reg_offset)</a>
<a name="750"><span class="lineNum">     750 </span>            : {</a>
<a name="751"><span class="lineNum">     751 </span><span class="lineNoCov">          0 :         if (indexed) {</span></a>
<a name="752"><span class="lineNum">     752 </span>            :                 uint32_t val;</a>
<a name="753"><span class="lineNum">     753 </span><span class="lineNoCov">          0 :                 unsigned se_idx = (se_num == 0xffffffff) ? 0 : se_num;</span></a>
<a name="754"><span class="lineNum">     754 </span><span class="lineNoCov">          0 :                 unsigned sh_idx = (sh_num == 0xffffffff) ? 0 : sh_num;</span></a>
<a name="755"><span class="lineNum">     755 </span>            : </a>
<a name="756"><span class="lineNum">     756 </span><span class="lineNoCov">          0 :                 switch (reg_offset) {</span></a>
<a name="757"><span class="lineNum">     757 </span>            :                 case mmCC_RB_BACKEND_DISABLE:</a>
<a name="758"><span class="lineNum">     758 </span><span class="lineNoCov">          0 :                         return adev-&gt;gfx.config.rb_config[se_idx][sh_idx].rb_backend_disable;</span></a>
<a name="759"><span class="lineNum">     759 </span>            :                 case mmGC_USER_RB_BACKEND_DISABLE:</a>
<a name="760"><span class="lineNum">     760 </span><span class="lineNoCov">          0 :                         return adev-&gt;gfx.config.rb_config[se_idx][sh_idx].user_rb_backend_disable;</span></a>
<a name="761"><span class="lineNum">     761 </span>            :                 case mmPA_SC_RASTER_CONFIG:</a>
<a name="762"><span class="lineNum">     762 </span><span class="lineNoCov">          0 :                         return adev-&gt;gfx.config.rb_config[se_idx][sh_idx].raster_config;</span></a>
<a name="763"><span class="lineNum">     763 </span>            :                 case mmPA_SC_RASTER_CONFIG_1:</a>
<a name="764"><span class="lineNum">     764 </span><span class="lineNoCov">          0 :                         return adev-&gt;gfx.config.rb_config[se_idx][sh_idx].raster_config_1;</span></a>
<a name="765"><span class="lineNum">     765 </span>            :                 }</a>
<a name="766"><span class="lineNum">     766 </span>            : </a>
<a name="767"><span class="lineNum">     767 </span><span class="lineNoCov">          0 :                 mutex_lock(&amp;adev-&gt;grbm_idx_mutex);</span></a>
<a name="768"><span class="lineNum">     768 </span><span class="lineNoCov">          0 :                 if (se_num != 0xffffffff || sh_num != 0xffffffff)</span></a>
<a name="769"><span class="lineNum">     769 </span><span class="lineNoCov">          0 :                         amdgpu_gfx_select_se_sh(adev, se_num, sh_num, 0xffffffff);</span></a>
<a name="770"><span class="lineNum">     770 </span>            : </a>
<a name="771"><span class="lineNum">     771 </span><span class="lineNoCov">          0 :                 val = RREG32(reg_offset);</span></a>
<a name="772"><span class="lineNum">     772 </span>            : </a>
<a name="773"><span class="lineNum">     773 </span><span class="lineNoCov">          0 :                 if (se_num != 0xffffffff || sh_num != 0xffffffff)</span></a>
<a name="774"><span class="lineNum">     774 </span><span class="lineNoCov">          0 :                         amdgpu_gfx_select_se_sh(adev, 0xffffffff, 0xffffffff, 0xffffffff);</span></a>
<a name="775"><span class="lineNum">     775 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;adev-&gt;grbm_idx_mutex);</span></a>
<a name="776"><span class="lineNum">     776 </span><span class="lineNoCov">          0 :                 return val;</span></a>
<a name="777"><span class="lineNum">     777 </span>            :         } else {</a>
<a name="778"><span class="lineNum">     778 </span>            :                 unsigned idx;</a>
<a name="779"><span class="lineNum">     779 </span>            : </a>
<a name="780"><span class="lineNum">     780 </span><span class="lineNoCov">          0 :                 switch (reg_offset) {</span></a>
<a name="781"><span class="lineNum">     781 </span>            :                 case mmGB_ADDR_CONFIG:</a>
<a name="782"><span class="lineNum">     782 </span><span class="lineNoCov">          0 :                         return adev-&gt;gfx.config.gb_addr_config;</span></a>
<a name="783"><span class="lineNum">     783 </span>            :                 case mmMC_ARB_RAMCFG:</a>
<a name="784"><span class="lineNum">     784 </span><span class="lineNoCov">          0 :                         return adev-&gt;gfx.config.mc_arb_ramcfg;</span></a>
<a name="785"><span class="lineNum">     785 </span>            :                 case mmGB_TILE_MODE0:</a>
<a name="786"><span class="lineNum">     786 </span>            :                 case mmGB_TILE_MODE1:</a>
<a name="787"><span class="lineNum">     787 </span>            :                 case mmGB_TILE_MODE2:</a>
<a name="788"><span class="lineNum">     788 </span>            :                 case mmGB_TILE_MODE3:</a>
<a name="789"><span class="lineNum">     789 </span>            :                 case mmGB_TILE_MODE4:</a>
<a name="790"><span class="lineNum">     790 </span>            :                 case mmGB_TILE_MODE5:</a>
<a name="791"><span class="lineNum">     791 </span>            :                 case mmGB_TILE_MODE6:</a>
<a name="792"><span class="lineNum">     792 </span>            :                 case mmGB_TILE_MODE7:</a>
<a name="793"><span class="lineNum">     793 </span>            :                 case mmGB_TILE_MODE8:</a>
<a name="794"><span class="lineNum">     794 </span>            :                 case mmGB_TILE_MODE9:</a>
<a name="795"><span class="lineNum">     795 </span>            :                 case mmGB_TILE_MODE10:</a>
<a name="796"><span class="lineNum">     796 </span>            :                 case mmGB_TILE_MODE11:</a>
<a name="797"><span class="lineNum">     797 </span>            :                 case mmGB_TILE_MODE12:</a>
<a name="798"><span class="lineNum">     798 </span>            :                 case mmGB_TILE_MODE13:</a>
<a name="799"><span class="lineNum">     799 </span>            :                 case mmGB_TILE_MODE14:</a>
<a name="800"><span class="lineNum">     800 </span>            :                 case mmGB_TILE_MODE15:</a>
<a name="801"><span class="lineNum">     801 </span>            :                 case mmGB_TILE_MODE16:</a>
<a name="802"><span class="lineNum">     802 </span>            :                 case mmGB_TILE_MODE17:</a>
<a name="803"><span class="lineNum">     803 </span>            :                 case mmGB_TILE_MODE18:</a>
<a name="804"><span class="lineNum">     804 </span>            :                 case mmGB_TILE_MODE19:</a>
<a name="805"><span class="lineNum">     805 </span>            :                 case mmGB_TILE_MODE20:</a>
<a name="806"><span class="lineNum">     806 </span>            :                 case mmGB_TILE_MODE21:</a>
<a name="807"><span class="lineNum">     807 </span>            :                 case mmGB_TILE_MODE22:</a>
<a name="808"><span class="lineNum">     808 </span>            :                 case mmGB_TILE_MODE23:</a>
<a name="809"><span class="lineNum">     809 </span>            :                 case mmGB_TILE_MODE24:</a>
<a name="810"><span class="lineNum">     810 </span>            :                 case mmGB_TILE_MODE25:</a>
<a name="811"><span class="lineNum">     811 </span>            :                 case mmGB_TILE_MODE26:</a>
<a name="812"><span class="lineNum">     812 </span>            :                 case mmGB_TILE_MODE27:</a>
<a name="813"><span class="lineNum">     813 </span>            :                 case mmGB_TILE_MODE28:</a>
<a name="814"><span class="lineNum">     814 </span>            :                 case mmGB_TILE_MODE29:</a>
<a name="815"><span class="lineNum">     815 </span>            :                 case mmGB_TILE_MODE30:</a>
<a name="816"><span class="lineNum">     816 </span>            :                 case mmGB_TILE_MODE31:</a>
<a name="817"><span class="lineNum">     817 </span><span class="lineNoCov">          0 :                         idx = (reg_offset - mmGB_TILE_MODE0);</span></a>
<a name="818"><span class="lineNum">     818 </span><span class="lineNoCov">          0 :                         return adev-&gt;gfx.config.tile_mode_array[idx];</span></a>
<a name="819"><span class="lineNum">     819 </span>            :                 case mmGB_MACROTILE_MODE0:</a>
<a name="820"><span class="lineNum">     820 </span>            :                 case mmGB_MACROTILE_MODE1:</a>
<a name="821"><span class="lineNum">     821 </span>            :                 case mmGB_MACROTILE_MODE2:</a>
<a name="822"><span class="lineNum">     822 </span>            :                 case mmGB_MACROTILE_MODE3:</a>
<a name="823"><span class="lineNum">     823 </span>            :                 case mmGB_MACROTILE_MODE4:</a>
<a name="824"><span class="lineNum">     824 </span>            :                 case mmGB_MACROTILE_MODE5:</a>
<a name="825"><span class="lineNum">     825 </span>            :                 case mmGB_MACROTILE_MODE6:</a>
<a name="826"><span class="lineNum">     826 </span>            :                 case mmGB_MACROTILE_MODE7:</a>
<a name="827"><span class="lineNum">     827 </span>            :                 case mmGB_MACROTILE_MODE8:</a>
<a name="828"><span class="lineNum">     828 </span>            :                 case mmGB_MACROTILE_MODE9:</a>
<a name="829"><span class="lineNum">     829 </span>            :                 case mmGB_MACROTILE_MODE10:</a>
<a name="830"><span class="lineNum">     830 </span>            :                 case mmGB_MACROTILE_MODE11:</a>
<a name="831"><span class="lineNum">     831 </span>            :                 case mmGB_MACROTILE_MODE12:</a>
<a name="832"><span class="lineNum">     832 </span>            :                 case mmGB_MACROTILE_MODE13:</a>
<a name="833"><span class="lineNum">     833 </span>            :                 case mmGB_MACROTILE_MODE14:</a>
<a name="834"><span class="lineNum">     834 </span>            :                 case mmGB_MACROTILE_MODE15:</a>
<a name="835"><span class="lineNum">     835 </span><span class="lineNoCov">          0 :                         idx = (reg_offset - mmGB_MACROTILE_MODE0);</span></a>
<a name="836"><span class="lineNum">     836 </span><span class="lineNoCov">          0 :                         return adev-&gt;gfx.config.macrotile_mode_array[idx];</span></a>
<a name="837"><span class="lineNum">     837 </span>            :                 default:</a>
<a name="838"><span class="lineNum">     838 </span><span class="lineNoCov">          0 :                         return RREG32(reg_offset);</span></a>
<a name="839"><span class="lineNum">     839 </span>            :                 }</a>
<a name="840"><span class="lineNum">     840 </span>            :         }</a>
<a name="841"><span class="lineNum">     841 </span>            : }</a>
<a name="842"><span class="lineNum">     842 </span>            : </a>
<a name="843"><span class="lineNum">     843 </span><span class="lineNoCov">          0 : static int vi_read_register(struct amdgpu_device *adev, u32 se_num,</span></a>
<a name="844"><span class="lineNum">     844 </span>            :                             u32 sh_num, u32 reg_offset, u32 *value)</a>
<a name="845"><span class="lineNum">     845 </span>            : {</a>
<a name="846"><span class="lineNum">     846 </span>            :         uint32_t i;</a>
<a name="847"><span class="lineNum">     847 </span>            : </a>
<a name="848"><span class="lineNum">     848 </span><span class="lineNoCov">          0 :         *value = 0;</span></a>
<a name="849"><span class="lineNum">     849 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(vi_allowed_read_registers); i++) {</span></a>
<a name="850"><span class="lineNum">     850 </span><span class="lineNoCov">          0 :                 bool indexed = vi_allowed_read_registers[i].grbm_indexed;</span></a>
<a name="851"><span class="lineNum">     851 </span>            : </a>
<a name="852"><span class="lineNum">     852 </span><span class="lineNoCov">          0 :                 if (reg_offset != vi_allowed_read_registers[i].reg_offset)</span></a>
<a name="853"><span class="lineNum">     853 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="854"><span class="lineNum">     854 </span>            : </a>
<a name="855"><span class="lineNum">     855 </span><span class="lineNoCov">          0 :                 *value = vi_get_register_value(adev, indexed, se_num, sh_num,</span></a>
<a name="856"><span class="lineNum">     856 </span>            :                                                reg_offset);</a>
<a name="857"><span class="lineNum">     857 </span><span class="lineNoCov">          0 :                 return 0;</span></a>
<a name="858"><span class="lineNum">     858 </span>            :         }</a>
<a name="859"><span class="lineNum">     859 </span>            :         return -EINVAL;</a>
<a name="860"><span class="lineNum">     860 </span>            : }</a>
<a name="861"><span class="lineNum">     861 </span>            : </a>
<a name="862"><span class="lineNum">     862 </span>            : /**</a>
<a name="863"><span class="lineNum">     863 </span>            :  * vi_asic_pci_config_reset - soft reset GPU</a>
<a name="864"><span class="lineNum">     864 </span>            :  *</a>
<a name="865"><span class="lineNum">     865 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="866"><span class="lineNum">     866 </span>            :  *</a>
<a name="867"><span class="lineNum">     867 </span>            :  * Use PCI Config method to reset the GPU.</a>
<a name="868"><span class="lineNum">     868 </span>            :  *</a>
<a name="869"><span class="lineNum">     869 </span>            :  * Returns 0 for success.</a>
<a name="870"><span class="lineNum">     870 </span>            :  */</a>
<a name="871"><span class="lineNum">     871 </span><span class="lineNoCov">          0 : static int vi_asic_pci_config_reset(struct amdgpu_device *adev)</span></a>
<a name="872"><span class="lineNum">     872 </span>            : {</a>
<a name="873"><span class="lineNum">     873 </span>            :         u32 i;</a>
<a name="874"><span class="lineNum">     874 </span><span class="lineNoCov">          0 :         int r = -EINVAL;</span></a>
<a name="875"><span class="lineNum">     875 </span>            : </a>
<a name="876"><span class="lineNum">     876 </span><span class="lineNoCov">          0 :         amdgpu_atombios_scratch_regs_engine_hung(adev, true);</span></a>
<a name="877"><span class="lineNum">     877 </span>            : </a>
<a name="878"><span class="lineNum">     878 </span>            :         /* disable BM */</a>
<a name="879"><span class="lineNum">     879 </span><span class="lineNoCov">          0 :         pci_clear_master(adev-&gt;pdev);</span></a>
<a name="880"><span class="lineNum">     880 </span>            :         /* reset */</a>
<a name="881"><span class="lineNum">     881 </span><span class="lineNoCov">          0 :         amdgpu_device_pci_config_reset(adev);</span></a>
<a name="882"><span class="lineNum">     882 </span>            : </a>
<a name="883"><span class="lineNum">     883 </span><span class="lineNoCov">          0 :         udelay(100);</span></a>
<a name="884"><span class="lineNum">     884 </span>            : </a>
<a name="885"><span class="lineNum">     885 </span>            :         /* wait for asic to come out of reset */</a>
<a name="886"><span class="lineNum">     886 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;usec_timeout; i++) {</span></a>
<a name="887"><span class="lineNum">     887 </span><span class="lineNoCov">          0 :                 if (RREG32(mmCONFIG_MEMSIZE) != 0xffffffff) {</span></a>
<a name="888"><span class="lineNum">     888 </span>            :                         /* enable BM */</a>
<a name="889"><span class="lineNum">     889 </span><span class="lineNoCov">          0 :                         pci_set_master(adev-&gt;pdev);</span></a>
<a name="890"><span class="lineNum">     890 </span><span class="lineNoCov">          0 :                         adev-&gt;has_hw_reset = true;</span></a>
<a name="891"><span class="lineNum">     891 </span><span class="lineNoCov">          0 :                         r = 0;</span></a>
<a name="892"><span class="lineNum">     892 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="893"><span class="lineNum">     893 </span>            :                 }</a>
<a name="894"><span class="lineNum">     894 </span><span class="lineNoCov">          0 :                 udelay(1);</span></a>
<a name="895"><span class="lineNum">     895 </span>            :         }</a>
<a name="896"><span class="lineNum">     896 </span>            : </a>
<a name="897"><span class="lineNum">     897 </span><span class="lineNoCov">          0 :         amdgpu_atombios_scratch_regs_engine_hung(adev, false);</span></a>
<a name="898"><span class="lineNum">     898 </span>            : </a>
<a name="899"><span class="lineNum">     899 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="900"><span class="lineNum">     900 </span>            : }</a>
<a name="901"><span class="lineNum">     901 </span>            : </a>
<a name="902"><span class="lineNum">     902 </span><span class="lineNoCov">          0 : static bool vi_asic_supports_baco(struct amdgpu_device *adev)</span></a>
<a name="903"><span class="lineNum">     903 </span>            : {</a>
<a name="904"><span class="lineNum">     904 </span><span class="lineNoCov">          0 :         switch (adev-&gt;asic_type) {</span></a>
<a name="905"><span class="lineNum">     905 </span>            :         case CHIP_FIJI:</a>
<a name="906"><span class="lineNum">     906 </span>            :         case CHIP_TONGA:</a>
<a name="907"><span class="lineNum">     907 </span>            :         case CHIP_POLARIS10:</a>
<a name="908"><span class="lineNum">     908 </span>            :         case CHIP_POLARIS11:</a>
<a name="909"><span class="lineNum">     909 </span>            :         case CHIP_POLARIS12:</a>
<a name="910"><span class="lineNum">     910 </span>            :         case CHIP_TOPAZ:</a>
<a name="911"><span class="lineNum">     911 </span><span class="lineNoCov">          0 :                 return amdgpu_dpm_is_baco_supported(adev);</span></a>
<a name="912"><span class="lineNum">     912 </span>            :         default:</a>
<a name="913"><span class="lineNum">     913 </span>            :                 return false;</a>
<a name="914"><span class="lineNum">     914 </span>            :         }</a>
<a name="915"><span class="lineNum">     915 </span>            : }</a>
<a name="916"><span class="lineNum">     916 </span>            : </a>
<a name="917"><span class="lineNum">     917 </span>            : static enum amd_reset_method</a>
<a name="918"><span class="lineNum">     918 </span><span class="lineNoCov">          0 : vi_asic_reset_method(struct amdgpu_device *adev)</span></a>
<a name="919"><span class="lineNum">     919 </span>            : {</a>
<a name="920"><span class="lineNum">     920 </span>            :         bool baco_reset;</a>
<a name="921"><span class="lineNum">     921 </span>            : </a>
<a name="922"><span class="lineNum">     922 </span><span class="lineNoCov">          0 :         if (amdgpu_reset_method == AMD_RESET_METHOD_LEGACY ||</span></a>
<a name="923"><span class="lineNum">     923 </span>            :             amdgpu_reset_method == AMD_RESET_METHOD_BACO)</a>
<a name="924"><span class="lineNum">     924 </span>            :                 return amdgpu_reset_method;</a>
<a name="925"><span class="lineNum">     925 </span>            : </a>
<a name="926"><span class="lineNum">     926 </span><span class="lineNoCov">          0 :         if (amdgpu_reset_method != -1)</span></a>
<a name="927"><span class="lineNum">     927 </span><span class="lineNoCov">          0 :                 dev_warn(adev-&gt;dev, &quot;Specified reset method:%d isn't supported, using AUTO instead.\n&quot;,</span></a>
<a name="928"><span class="lineNum">     928 </span>            :                                   amdgpu_reset_method);</a>
<a name="929"><span class="lineNum">     929 </span>            : </a>
<a name="930"><span class="lineNum">     930 </span><span class="lineNoCov">          0 :         switch (adev-&gt;asic_type) {</span></a>
<a name="931"><span class="lineNum">     931 </span>            :         case CHIP_FIJI:</a>
<a name="932"><span class="lineNum">     932 </span>            :         case CHIP_TONGA:</a>
<a name="933"><span class="lineNum">     933 </span>            :         case CHIP_POLARIS10:</a>
<a name="934"><span class="lineNum">     934 </span>            :         case CHIP_POLARIS11:</a>
<a name="935"><span class="lineNum">     935 </span>            :         case CHIP_POLARIS12:</a>
<a name="936"><span class="lineNum">     936 </span>            :         case CHIP_TOPAZ:</a>
<a name="937"><span class="lineNum">     937 </span><span class="lineNoCov">          0 :                 baco_reset = amdgpu_dpm_is_baco_supported(adev);</span></a>
<a name="938"><span class="lineNum">     938 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="939"><span class="lineNum">     939 </span>            :         default:</a>
<a name="940"><span class="lineNum">     940 </span>            :                 baco_reset = false;</a>
<a name="941"><span class="lineNum">     941 </span>            :                 break;</a>
<a name="942"><span class="lineNum">     942 </span>            :         }</a>
<a name="943"><span class="lineNum">     943 </span>            : </a>
<a name="944"><span class="lineNum">     944 </span><span class="lineNoCov">          0 :         if (baco_reset)</span></a>
<a name="945"><span class="lineNum">     945 </span>            :                 return AMD_RESET_METHOD_BACO;</a>
<a name="946"><span class="lineNum">     946 </span>            :         else</a>
<a name="947"><span class="lineNum">     947 </span><span class="lineNoCov">          0 :                 return AMD_RESET_METHOD_LEGACY;</span></a>
<a name="948"><span class="lineNum">     948 </span>            : }</a>
<a name="949"><span class="lineNum">     949 </span>            : </a>
<a name="950"><span class="lineNum">     950 </span>            : /**</a>
<a name="951"><span class="lineNum">     951 </span>            :  * vi_asic_reset - soft reset GPU</a>
<a name="952"><span class="lineNum">     952 </span>            :  *</a>
<a name="953"><span class="lineNum">     953 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="954"><span class="lineNum">     954 </span>            :  *</a>
<a name="955"><span class="lineNum">     955 </span>            :  * Look up which blocks are hung and attempt</a>
<a name="956"><span class="lineNum">     956 </span>            :  * to reset them.</a>
<a name="957"><span class="lineNum">     957 </span>            :  * Returns 0 for success.</a>
<a name="958"><span class="lineNum">     958 </span>            :  */</a>
<a name="959"><span class="lineNum">     959 </span><span class="lineNoCov">          0 : static int vi_asic_reset(struct amdgpu_device *adev)</span></a>
<a name="960"><span class="lineNum">     960 </span>            : {</a>
<a name="961"><span class="lineNum">     961 </span>            :         int r;</a>
<a name="962"><span class="lineNum">     962 </span>            : </a>
<a name="963"><span class="lineNum">     963 </span>            :         /* APUs don't have full asic reset */</a>
<a name="964"><span class="lineNum">     964 </span><span class="lineNoCov">          0 :         if (adev-&gt;flags &amp; AMD_IS_APU)</span></a>
<a name="965"><span class="lineNum">     965 </span>            :                 return 0;</a>
<a name="966"><span class="lineNum">     966 </span>            : </a>
<a name="967"><span class="lineNum">     967 </span><span class="lineNoCov">          0 :         if (vi_asic_reset_method(adev) == AMD_RESET_METHOD_BACO) {</span></a>
<a name="968"><span class="lineNum">     968 </span><span class="lineNoCov">          0 :                 dev_info(adev-&gt;dev, &quot;BACO reset\n&quot;);</span></a>
<a name="969"><span class="lineNum">     969 </span><span class="lineNoCov">          0 :                 r = amdgpu_dpm_baco_reset(adev);</span></a>
<a name="970"><span class="lineNum">     970 </span>            :         } else {</a>
<a name="971"><span class="lineNum">     971 </span><span class="lineNoCov">          0 :                 dev_info(adev-&gt;dev, &quot;PCI CONFIG reset\n&quot;);</span></a>
<a name="972"><span class="lineNum">     972 </span><span class="lineNoCov">          0 :                 r = vi_asic_pci_config_reset(adev);</span></a>
<a name="973"><span class="lineNum">     973 </span>            :         }</a>
<a name="974"><span class="lineNum">     974 </span>            : </a>
<a name="975"><span class="lineNum">     975 </span>            :         return r;</a>
<a name="976"><span class="lineNum">     976 </span>            : }</a>
<a name="977"><span class="lineNum">     977 </span>            : </a>
<a name="978"><span class="lineNum">     978 </span><span class="lineNoCov">          0 : static u32 vi_get_config_memsize(struct amdgpu_device *adev)</span></a>
<a name="979"><span class="lineNum">     979 </span>            : {</a>
<a name="980"><span class="lineNum">     980 </span><span class="lineNoCov">          0 :         return RREG32(mmCONFIG_MEMSIZE);</span></a>
<a name="981"><span class="lineNum">     981 </span>            : }</a>
<a name="982"><span class="lineNum">     982 </span>            : </a>
<a name="983"><span class="lineNum">     983 </span><span class="lineNoCov">          0 : static int vi_set_uvd_clock(struct amdgpu_device *adev, u32 clock,</span></a>
<a name="984"><span class="lineNum">     984 </span>            :                         u32 cntl_reg, u32 status_reg)</a>
<a name="985"><span class="lineNum">     985 </span>            : {</a>
<a name="986"><span class="lineNum">     986 </span>            :         int r, i;</a>
<a name="987"><span class="lineNum">     987 </span>            :         struct atom_clock_dividers dividers;</a>
<a name="988"><span class="lineNum">     988 </span>            :         uint32_t tmp;</a>
<a name="989"><span class="lineNum">     989 </span>            : </a>
<a name="990"><span class="lineNum">     990 </span><span class="lineNoCov">          0 :         r = amdgpu_atombios_get_clock_dividers(adev,</span></a>
<a name="991"><span class="lineNum">     991 </span>            :                                                COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK,</a>
<a name="992"><span class="lineNum">     992 </span>            :                                                clock, false, &amp;dividers);</a>
<a name="993"><span class="lineNum">     993 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="994"><span class="lineNum">     994 </span>            :                 return r;</a>
<a name="995"><span class="lineNum">     995 </span>            : </a>
<a name="996"><span class="lineNum">     996 </span><span class="lineNoCov">          0 :         tmp = RREG32_SMC(cntl_reg);</span></a>
<a name="997"><span class="lineNum">     997 </span>            : </a>
<a name="998"><span class="lineNum">     998 </span><span class="lineNoCov">          0 :         if (adev-&gt;flags &amp; AMD_IS_APU)</span></a>
<a name="999"><span class="lineNum">     999 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~CG_DCLK_CNTL__DCLK_DIVIDER_MASK;</span></a>
<a name="1000"><span class="lineNum">    1000 </span>            :         else</a>
<a name="1001"><span class="lineNum">    1001 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~(CG_DCLK_CNTL__DCLK_DIR_CNTL_EN_MASK |</span></a>
<a name="1002"><span class="lineNum">    1002 </span>            :                                 CG_DCLK_CNTL__DCLK_DIVIDER_MASK);</a>
<a name="1003"><span class="lineNum">    1003 </span><span class="lineNoCov">          0 :         tmp |= dividers.post_divider;</span></a>
<a name="1004"><span class="lineNum">    1004 </span><span class="lineNoCov">          0 :         WREG32_SMC(cntl_reg, tmp);</span></a>
<a name="1005"><span class="lineNum">    1005 </span>            : </a>
<a name="1006"><span class="lineNum">    1006 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 100; i++) {</span></a>
<a name="1007"><span class="lineNum">    1007 </span><span class="lineNoCov">          0 :                 tmp = RREG32_SMC(status_reg);</span></a>
<a name="1008"><span class="lineNum">    1008 </span><span class="lineNoCov">          0 :                 if (adev-&gt;flags &amp; AMD_IS_APU) {</span></a>
<a name="1009"><span class="lineNum">    1009 </span><span class="lineNoCov">          0 :                         if (tmp &amp; 0x10000)</span></a>
<a name="1010"><span class="lineNum">    1010 </span>            :                                 break;</a>
<a name="1011"><span class="lineNum">    1011 </span>            :                 } else {</a>
<a name="1012"><span class="lineNum">    1012 </span><span class="lineNoCov">          0 :                         if (tmp &amp; CG_DCLK_STATUS__DCLK_STATUS_MASK)</span></a>
<a name="1013"><span class="lineNum">    1013 </span>            :                                 break;</a>
<a name="1014"><span class="lineNum">    1014 </span>            :                 }</a>
<a name="1015"><span class="lineNum">    1015 </span><span class="lineNoCov">          0 :                 mdelay(10);</span></a>
<a name="1016"><span class="lineNum">    1016 </span>            :         }</a>
<a name="1017"><span class="lineNum">    1017 </span><span class="lineNoCov">          0 :         if (i == 100)</span></a>
<a name="1018"><span class="lineNum">    1018 </span>            :                 return -ETIMEDOUT;</a>
<a name="1019"><span class="lineNum">    1019 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1020"><span class="lineNum">    1020 </span>            : }</a>
<a name="1021"><span class="lineNum">    1021 </span>            : </a>
<a name="1022"><span class="lineNum">    1022 </span>            : #define ixGNB_CLK1_DFS_CNTL 0xD82200F0</a>
<a name="1023"><span class="lineNum">    1023 </span>            : #define ixGNB_CLK1_STATUS   0xD822010C</a>
<a name="1024"><span class="lineNum">    1024 </span>            : #define ixGNB_CLK2_DFS_CNTL 0xD8220110</a>
<a name="1025"><span class="lineNum">    1025 </span>            : #define ixGNB_CLK2_STATUS   0xD822012C</a>
<a name="1026"><span class="lineNum">    1026 </span>            : #define ixGNB_CLK3_DFS_CNTL 0xD8220130</a>
<a name="1027"><span class="lineNum">    1027 </span>            : #define ixGNB_CLK3_STATUS   0xD822014C</a>
<a name="1028"><span class="lineNum">    1028 </span>            : </a>
<a name="1029"><span class="lineNum">    1029 </span><span class="lineNoCov">          0 : static int vi_set_uvd_clocks(struct amdgpu_device *adev, u32 vclk, u32 dclk)</span></a>
<a name="1030"><span class="lineNum">    1030 </span>            : {</a>
<a name="1031"><span class="lineNum">    1031 </span>            :         int r;</a>
<a name="1032"><span class="lineNum">    1032 </span>            : </a>
<a name="1033"><span class="lineNum">    1033 </span><span class="lineNoCov">          0 :         if (adev-&gt;flags &amp; AMD_IS_APU) {</span></a>
<a name="1034"><span class="lineNum">    1034 </span><span class="lineNoCov">          0 :                 r = vi_set_uvd_clock(adev, vclk, ixGNB_CLK2_DFS_CNTL, ixGNB_CLK2_STATUS);</span></a>
<a name="1035"><span class="lineNum">    1035 </span><span class="lineNoCov">          0 :                 if (r)</span></a>
<a name="1036"><span class="lineNum">    1036 </span>            :                         return r;</a>
<a name="1037"><span class="lineNum">    1037 </span>            : </a>
<a name="1038"><span class="lineNum">    1038 </span><span class="lineNoCov">          0 :                 r = vi_set_uvd_clock(adev, dclk, ixGNB_CLK1_DFS_CNTL, ixGNB_CLK1_STATUS);</span></a>
<a name="1039"><span class="lineNum">    1039 </span><span class="lineNoCov">          0 :                 if (r)</span></a>
<a name="1040"><span class="lineNum">    1040 </span>            :                         return r;</a>
<a name="1041"><span class="lineNum">    1041 </span>            :         } else {</a>
<a name="1042"><span class="lineNum">    1042 </span><span class="lineNoCov">          0 :                 r = vi_set_uvd_clock(adev, vclk, ixCG_VCLK_CNTL, ixCG_VCLK_STATUS);</span></a>
<a name="1043"><span class="lineNum">    1043 </span><span class="lineNoCov">          0 :                 if (r)</span></a>
<a name="1044"><span class="lineNum">    1044 </span>            :                         return r;</a>
<a name="1045"><span class="lineNum">    1045 </span>            : </a>
<a name="1046"><span class="lineNum">    1046 </span><span class="lineNoCov">          0 :                 r = vi_set_uvd_clock(adev, dclk, ixCG_DCLK_CNTL, ixCG_DCLK_STATUS);</span></a>
<a name="1047"><span class="lineNum">    1047 </span><span class="lineNoCov">          0 :                 if (r)</span></a>
<a name="1048"><span class="lineNum">    1048 </span>            :                         return r;</a>
<a name="1049"><span class="lineNum">    1049 </span>            :         }</a>
<a name="1050"><span class="lineNum">    1050 </span>            : </a>
<a name="1051"><span class="lineNum">    1051 </span>            :         return 0;</a>
<a name="1052"><span class="lineNum">    1052 </span>            : }</a>
<a name="1053"><span class="lineNum">    1053 </span>            : </a>
<a name="1054"><span class="lineNum">    1054 </span><span class="lineNoCov">          0 : static int vi_set_vce_clocks(struct amdgpu_device *adev, u32 evclk, u32 ecclk)</span></a>
<a name="1055"><span class="lineNum">    1055 </span>            : {</a>
<a name="1056"><span class="lineNum">    1056 </span>            :         int r, i;</a>
<a name="1057"><span class="lineNum">    1057 </span>            :         struct atom_clock_dividers dividers;</a>
<a name="1058"><span class="lineNum">    1058 </span>            :         u32 tmp;</a>
<a name="1059"><span class="lineNum">    1059 </span>            :         u32 reg_ctrl;</a>
<a name="1060"><span class="lineNum">    1060 </span>            :         u32 reg_status;</a>
<a name="1061"><span class="lineNum">    1061 </span>            :         u32 status_mask;</a>
<a name="1062"><span class="lineNum">    1062 </span>            :         u32 reg_mask;</a>
<a name="1063"><span class="lineNum">    1063 </span>            : </a>
<a name="1064"><span class="lineNum">    1064 </span><span class="lineNoCov">          0 :         if (adev-&gt;flags &amp; AMD_IS_APU) {</span></a>
<a name="1065"><span class="lineNum">    1065 </span>            :                 reg_ctrl = ixGNB_CLK3_DFS_CNTL;</a>
<a name="1066"><span class="lineNum">    1066 </span>            :                 reg_status = ixGNB_CLK3_STATUS;</a>
<a name="1067"><span class="lineNum">    1067 </span>            :                 status_mask = 0x00010000;</a>
<a name="1068"><span class="lineNum">    1068 </span>            :                 reg_mask = CG_ECLK_CNTL__ECLK_DIVIDER_MASK;</a>
<a name="1069"><span class="lineNum">    1069 </span>            :         } else {</a>
<a name="1070"><span class="lineNum">    1070 </span><span class="lineNoCov">          0 :                 reg_ctrl = ixCG_ECLK_CNTL;</span></a>
<a name="1071"><span class="lineNum">    1071 </span><span class="lineNoCov">          0 :                 reg_status = ixCG_ECLK_STATUS;</span></a>
<a name="1072"><span class="lineNum">    1072 </span><span class="lineNoCov">          0 :                 status_mask = CG_ECLK_STATUS__ECLK_STATUS_MASK;</span></a>
<a name="1073"><span class="lineNum">    1073 </span><span class="lineNoCov">          0 :                 reg_mask = CG_ECLK_CNTL__ECLK_DIR_CNTL_EN_MASK | CG_ECLK_CNTL__ECLK_DIVIDER_MASK;</span></a>
<a name="1074"><span class="lineNum">    1074 </span>            :         }</a>
<a name="1075"><span class="lineNum">    1075 </span>            : </a>
<a name="1076"><span class="lineNum">    1076 </span><span class="lineNoCov">          0 :         r = amdgpu_atombios_get_clock_dividers(adev,</span></a>
<a name="1077"><span class="lineNum">    1077 </span>            :                                                COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK,</a>
<a name="1078"><span class="lineNum">    1078 </span>            :                                                ecclk, false, &amp;dividers);</a>
<a name="1079"><span class="lineNum">    1079 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="1080"><span class="lineNum">    1080 </span>            :                 return r;</a>
<a name="1081"><span class="lineNum">    1081 </span>            : </a>
<a name="1082"><span class="lineNum">    1082 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 100; i++) {</span></a>
<a name="1083"><span class="lineNum">    1083 </span><span class="lineNoCov">          0 :                 if (RREG32_SMC(reg_status) &amp; status_mask)</span></a>
<a name="1084"><span class="lineNum">    1084 </span>            :                         break;</a>
<a name="1085"><span class="lineNum">    1085 </span><span class="lineNoCov">          0 :                 mdelay(10);</span></a>
<a name="1086"><span class="lineNum">    1086 </span>            :         }</a>
<a name="1087"><span class="lineNum">    1087 </span>            : </a>
<a name="1088"><span class="lineNum">    1088 </span><span class="lineNoCov">          0 :         if (i == 100)</span></a>
<a name="1089"><span class="lineNum">    1089 </span>            :                 return -ETIMEDOUT;</a>
<a name="1090"><span class="lineNum">    1090 </span>            : </a>
<a name="1091"><span class="lineNum">    1091 </span><span class="lineNoCov">          0 :         tmp = RREG32_SMC(reg_ctrl);</span></a>
<a name="1092"><span class="lineNum">    1092 </span><span class="lineNoCov">          0 :         tmp &amp;= ~reg_mask;</span></a>
<a name="1093"><span class="lineNum">    1093 </span><span class="lineNoCov">          0 :         tmp |= dividers.post_divider;</span></a>
<a name="1094"><span class="lineNum">    1094 </span><span class="lineNoCov">          0 :         WREG32_SMC(reg_ctrl, tmp);</span></a>
<a name="1095"><span class="lineNum">    1095 </span>            : </a>
<a name="1096"><span class="lineNum">    1096 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 100; i++) {</span></a>
<a name="1097"><span class="lineNum">    1097 </span><span class="lineNoCov">          0 :                 if (RREG32_SMC(reg_status) &amp; status_mask)</span></a>
<a name="1098"><span class="lineNum">    1098 </span>            :                         break;</a>
<a name="1099"><span class="lineNum">    1099 </span><span class="lineNoCov">          0 :                 mdelay(10);</span></a>
<a name="1100"><span class="lineNum">    1100 </span>            :         }</a>
<a name="1101"><span class="lineNum">    1101 </span>            : </a>
<a name="1102"><span class="lineNum">    1102 </span><span class="lineNoCov">          0 :         if (i == 100)</span></a>
<a name="1103"><span class="lineNum">    1103 </span>            :                 return -ETIMEDOUT;</a>
<a name="1104"><span class="lineNum">    1104 </span>            : </a>
<a name="1105"><span class="lineNum">    1105 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1106"><span class="lineNum">    1106 </span>            : }</a>
<a name="1107"><span class="lineNum">    1107 </span>            : </a>
<a name="1108"><span class="lineNum">    1108 </span>            : static void vi_pcie_gen3_enable(struct amdgpu_device *adev)</a>
<a name="1109"><span class="lineNum">    1109 </span>            : {</a>
<a name="1110"><span class="lineNum">    1110 </span><span class="lineNoCov">          0 :         if (pci_is_root_bus(adev-&gt;pdev-&gt;bus))</span></a>
<a name="1111"><span class="lineNum">    1111 </span>            :                 return;</a>
<a name="1112"><span class="lineNum">    1112 </span>            : </a>
<a name="1113"><span class="lineNum">    1113 </span>            :         if (amdgpu_pcie_gen2 == 0)</a>
<a name="1114"><span class="lineNum">    1114 </span>            :                 return;</a>
<a name="1115"><span class="lineNum">    1115 </span>            : </a>
<a name="1116"><span class="lineNum">    1116 </span>            :         if (adev-&gt;flags &amp; AMD_IS_APU)</a>
<a name="1117"><span class="lineNum">    1117 </span>            :                 return;</a>
<a name="1118"><span class="lineNum">    1118 </span>            : </a>
<a name="1119"><span class="lineNum">    1119 </span>            :         if (!(adev-&gt;pm.pcie_gen_mask &amp; (CAIL_PCIE_LINK_SPEED_SUPPORT_GEN2 |</a>
<a name="1120"><span class="lineNum">    1120 </span>            :                                         CAIL_PCIE_LINK_SPEED_SUPPORT_GEN3)))</a>
<a name="1121"><span class="lineNum">    1121 </span>            :                 return;</a>
<a name="1122"><span class="lineNum">    1122 </span>            : </a>
<a name="1123"><span class="lineNum">    1123 </span>            :         /* todo */</a>
<a name="1124"><span class="lineNum">    1124 </span>            : }</a>
<a name="1125"><span class="lineNum">    1125 </span>            : </a>
<a name="1126"><span class="lineNum">    1126 </span><span class="lineNoCov">          0 : static void vi_enable_aspm(struct amdgpu_device *adev)</span></a>
<a name="1127"><span class="lineNum">    1127 </span>            : {</a>
<a name="1128"><span class="lineNum">    1128 </span>            :         u32 data, orig;</a>
<a name="1129"><span class="lineNum">    1129 </span>            : </a>
<a name="1130"><span class="lineNum">    1130 </span><span class="lineNoCov">          0 :         orig = data = RREG32_PCIE(ixPCIE_LC_CNTL);</span></a>
<a name="1131"><span class="lineNum">    1131 </span><span class="lineNoCov">          0 :         data |= PCIE_LC_CNTL__LC_L0S_INACTIVITY_DEFAULT &lt;&lt;</span></a>
<a name="1132"><span class="lineNum">    1132 </span>            :                         PCIE_LC_CNTL__LC_L0S_INACTIVITY__SHIFT;</a>
<a name="1133"><span class="lineNum">    1133 </span><span class="lineNoCov">          0 :         data |= PCIE_LC_CNTL__LC_L1_INACTIVITY_DEFAULT &lt;&lt;</span></a>
<a name="1134"><span class="lineNum">    1134 </span>            :                         PCIE_LC_CNTL__LC_L1_INACTIVITY__SHIFT;</a>
<a name="1135"><span class="lineNum">    1135 </span><span class="lineNoCov">          0 :         data &amp;= ~PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK;</span></a>
<a name="1136"><span class="lineNum">    1136 </span><span class="lineNoCov">          0 :         data |= PCIE_LC_CNTL__LC_DELAY_L1_EXIT_MASK;</span></a>
<a name="1137"><span class="lineNum">    1137 </span><span class="lineNoCov">          0 :         if (orig != data)</span></a>
<a name="1138"><span class="lineNum">    1138 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(ixPCIE_LC_CNTL, data);</span></a>
<a name="1139"><span class="lineNum">    1139 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1140"><span class="lineNum">    1140 </span>            : </a>
<a name="1141"><span class="lineNum">    1141 </span>            : static bool aspm_support_quirk_check(void)</a>
<a name="1142"><span class="lineNum">    1142 </span>            : {</a>
<a name="1143"><span class="lineNum">    1143 </span>            : #if IS_ENABLED(CONFIG_X86)</a>
<a name="1144"><span class="lineNum">    1144 </span>            :         struct cpuinfo_x86 *c = &amp;cpu_data(0);</a>
<a name="1145"><span class="lineNum">    1145 </span>            : </a>
<a name="1146"><span class="lineNum">    1146 </span>            :         return !(c-&gt;x86 == 6 &amp;&amp; c-&gt;x86_model == INTEL_FAM6_ALDERLAKE);</a>
<a name="1147"><span class="lineNum">    1147 </span>            : #else</a>
<a name="1148"><span class="lineNum">    1148 </span>            :         return true;</a>
<a name="1149"><span class="lineNum">    1149 </span>            : #endif</a>
<a name="1150"><span class="lineNum">    1150 </span>            : }</a>
<a name="1151"><span class="lineNum">    1151 </span>            : </a>
<a name="1152"><span class="lineNum">    1152 </span><span class="lineNoCov">          0 : static void vi_program_aspm(struct amdgpu_device *adev)</span></a>
<a name="1153"><span class="lineNum">    1153 </span>            : {</a>
<a name="1154"><span class="lineNum">    1154 </span>            :         u32 data, data1, orig;</a>
<a name="1155"><span class="lineNum">    1155 </span><span class="lineNoCov">          0 :         bool bL1SS = false;</span></a>
<a name="1156"><span class="lineNum">    1156 </span><span class="lineNoCov">          0 :         bool bClkReqSupport = true;</span></a>
<a name="1157"><span class="lineNum">    1157 </span>            : </a>
<a name="1158"><span class="lineNum">    1158 </span><span class="lineNoCov">          0 :         if (!amdgpu_device_should_use_aspm(adev) || !aspm_support_quirk_check())</span></a>
<a name="1159"><span class="lineNum">    1159 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="1160"><span class="lineNum">    1160 </span>            : </a>
<a name="1161"><span class="lineNum">    1161 </span><span class="lineNoCov">          0 :         if (adev-&gt;flags &amp; AMD_IS_APU ||</span></a>
<a name="1162"><span class="lineNum">    1162 </span><span class="lineNoCov">          0 :             adev-&gt;asic_type &lt; CHIP_POLARIS10)</span></a>
<a name="1163"><span class="lineNum">    1163 </span>            :                 return;</a>
<a name="1164"><span class="lineNum">    1164 </span>            : </a>
<a name="1165"><span class="lineNum">    1165 </span><span class="lineNoCov">          0 :         orig = data = RREG32_PCIE(ixPCIE_LC_CNTL);</span></a>
<a name="1166"><span class="lineNum">    1166 </span><span class="lineNoCov">          0 :         data &amp;= ~PCIE_LC_CNTL__LC_L1_INACTIVITY_MASK;</span></a>
<a name="1167"><span class="lineNum">    1167 </span><span class="lineNoCov">          0 :         data &amp;= ~PCIE_LC_CNTL__LC_L0S_INACTIVITY_MASK;</span></a>
<a name="1168"><span class="lineNum">    1168 </span><span class="lineNoCov">          0 :         data |= PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK;</span></a>
<a name="1169"><span class="lineNum">    1169 </span><span class="lineNoCov">          0 :         if (orig != data)</span></a>
<a name="1170"><span class="lineNum">    1170 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(ixPCIE_LC_CNTL, data);</span></a>
<a name="1171"><span class="lineNum">    1171 </span>            : </a>
<a name="1172"><span class="lineNum">    1172 </span><span class="lineNoCov">          0 :         orig = data = RREG32_PCIE(ixPCIE_LC_N_FTS_CNTL);</span></a>
<a name="1173"><span class="lineNum">    1173 </span><span class="lineNoCov">          0 :         data &amp;= ~PCIE_LC_N_FTS_CNTL__LC_XMIT_N_FTS_MASK;</span></a>
<a name="1174"><span class="lineNum">    1174 </span><span class="lineNoCov">          0 :         data |= 0x0024 &lt;&lt; PCIE_LC_N_FTS_CNTL__LC_XMIT_N_FTS__SHIFT;</span></a>
<a name="1175"><span class="lineNum">    1175 </span><span class="lineNoCov">          0 :         data |= PCIE_LC_N_FTS_CNTL__LC_XMIT_N_FTS_OVERRIDE_EN_MASK;</span></a>
<a name="1176"><span class="lineNum">    1176 </span><span class="lineNoCov">          0 :         if (orig != data)</span></a>
<a name="1177"><span class="lineNum">    1177 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(ixPCIE_LC_N_FTS_CNTL, data);</span></a>
<a name="1178"><span class="lineNum">    1178 </span>            : </a>
<a name="1179"><span class="lineNum">    1179 </span><span class="lineNoCov">          0 :         orig = data = RREG32_PCIE(ixPCIE_LC_CNTL3);</span></a>
<a name="1180"><span class="lineNum">    1180 </span><span class="lineNoCov">          0 :         data |= PCIE_LC_CNTL3__LC_GO_TO_RECOVERY_MASK;</span></a>
<a name="1181"><span class="lineNum">    1181 </span><span class="lineNoCov">          0 :         if (orig != data)</span></a>
<a name="1182"><span class="lineNum">    1182 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(ixPCIE_LC_CNTL3, data);</span></a>
<a name="1183"><span class="lineNum">    1183 </span>            : </a>
<a name="1184"><span class="lineNum">    1184 </span><span class="lineNoCov">          0 :         orig = data = RREG32_PCIE(ixPCIE_P_CNTL);</span></a>
<a name="1185"><span class="lineNum">    1185 </span><span class="lineNoCov">          0 :         data |= PCIE_P_CNTL__P_IGNORE_EDB_ERR_MASK;</span></a>
<a name="1186"><span class="lineNum">    1186 </span><span class="lineNoCov">          0 :         if (orig != data)</span></a>
<a name="1187"><span class="lineNum">    1187 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(ixPCIE_P_CNTL, data);</span></a>
<a name="1188"><span class="lineNum">    1188 </span>            : </a>
<a name="1189"><span class="lineNum">    1189 </span><span class="lineNoCov">          0 :         data = RREG32_PCIE(ixPCIE_LC_L1_PM_SUBSTATE);</span></a>
<a name="1190"><span class="lineNum">    1190 </span><span class="lineNoCov">          0 :         pci_read_config_dword(adev-&gt;pdev, PCIE_L1_PM_SUB_CNTL, &amp;data1);</span></a>
<a name="1191"><span class="lineNum">    1191 </span><span class="lineNoCov">          0 :         if (data &amp; PCIE_LC_L1_PM_SUBSTATE__LC_L1_SUBSTATES_OVERRIDE_EN_MASK &amp;&amp;</span></a>
<a name="1192"><span class="lineNum">    1192 </span>            :             (data &amp; (PCIE_LC_L1_PM_SUBSTATE__LC_PCI_PM_L1_2_OVERRIDE_MASK |</a>
<a name="1193"><span class="lineNum">    1193 </span>            :                     PCIE_LC_L1_PM_SUBSTATE__LC_PCI_PM_L1_1_OVERRIDE_MASK |</a>
<a name="1194"><span class="lineNum">    1194 </span>            :                         PCIE_LC_L1_PM_SUBSTATE__LC_ASPM_L1_2_OVERRIDE_MASK |</a>
<a name="1195"><span class="lineNum">    1195 </span>            :                         PCIE_LC_L1_PM_SUBSTATE__LC_ASPM_L1_1_OVERRIDE_MASK))) {</a>
<a name="1196"><span class="lineNum">    1196 </span>            :                 bL1SS = true;</a>
<a name="1197"><span class="lineNum">    1197 </span><span class="lineNoCov">          0 :         } else if (data1 &amp; (PCIE_L1_PM_SUB_CNTL__ASPM_L1_2_EN_MASK |</span></a>
<a name="1198"><span class="lineNum">    1198 </span>            :             PCIE_L1_PM_SUB_CNTL__ASPM_L1_1_EN_MASK |</a>
<a name="1199"><span class="lineNum">    1199 </span>            :             PCIE_L1_PM_SUB_CNTL__PCI_PM_L1_2_EN_MASK |</a>
<a name="1200"><span class="lineNum">    1200 </span>            :             PCIE_L1_PM_SUB_CNTL__PCI_PM_L1_1_EN_MASK)) {</a>
<a name="1201"><span class="lineNum">    1201 </span><span class="lineNoCov">          0 :                 bL1SS = true;</span></a>
<a name="1202"><span class="lineNum">    1202 </span>            :         }</a>
<a name="1203"><span class="lineNum">    1203 </span>            : </a>
<a name="1204"><span class="lineNum">    1204 </span><span class="lineNoCov">          0 :         orig = data = RREG32_PCIE(ixPCIE_LC_CNTL6);</span></a>
<a name="1205"><span class="lineNum">    1205 </span><span class="lineNoCov">          0 :         data |= PCIE_LC_CNTL6__LC_L1_POWERDOWN_MASK;</span></a>
<a name="1206"><span class="lineNum">    1206 </span><span class="lineNoCov">          0 :         if (orig != data)</span></a>
<a name="1207"><span class="lineNum">    1207 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(ixPCIE_LC_CNTL6, data);</span></a>
<a name="1208"><span class="lineNum">    1208 </span>            : </a>
<a name="1209"><span class="lineNum">    1209 </span><span class="lineNoCov">          0 :         orig = data = RREG32_PCIE(ixPCIE_LC_LINK_WIDTH_CNTL);</span></a>
<a name="1210"><span class="lineNum">    1210 </span><span class="lineNoCov">          0 :         data |= PCIE_LC_LINK_WIDTH_CNTL__LC_DYN_LANES_PWR_STATE_MASK;</span></a>
<a name="1211"><span class="lineNum">    1211 </span><span class="lineNoCov">          0 :         if (orig != data)</span></a>
<a name="1212"><span class="lineNum">    1212 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(ixPCIE_LC_LINK_WIDTH_CNTL, data);</span></a>
<a name="1213"><span class="lineNum">    1213 </span>            : </a>
<a name="1214"><span class="lineNum">    1214 </span><span class="lineNoCov">          0 :         pci_read_config_dword(adev-&gt;pdev, LINK_CAP, &amp;data);</span></a>
<a name="1215"><span class="lineNum">    1215 </span><span class="lineNoCov">          0 :         if (!(data &amp; PCIE_LINK_CAP__CLOCK_POWER_MANAGEMENT_MASK))</span></a>
<a name="1216"><span class="lineNum">    1216 </span><span class="lineNoCov">          0 :                 bClkReqSupport = false;</span></a>
<a name="1217"><span class="lineNum">    1217 </span>            : </a>
<a name="1218"><span class="lineNum">    1218 </span><span class="lineNoCov">          0 :         if (bClkReqSupport) {</span></a>
<a name="1219"><span class="lineNum">    1219 </span><span class="lineNoCov">          0 :                 orig = data = RREG32_SMC(ixTHM_CLK_CNTL);</span></a>
<a name="1220"><span class="lineNum">    1220 </span><span class="lineNoCov">          0 :                 data &amp;= ~(THM_CLK_CNTL__CMON_CLK_SEL_MASK | THM_CLK_CNTL__TMON_CLK_SEL_MASK);</span></a>
<a name="1221"><span class="lineNum">    1221 </span><span class="lineNoCov">          0 :                 data |= (1 &lt;&lt; THM_CLK_CNTL__CMON_CLK_SEL__SHIFT) |</span></a>
<a name="1222"><span class="lineNum">    1222 </span>            :                                 (1 &lt;&lt; THM_CLK_CNTL__TMON_CLK_SEL__SHIFT);</a>
<a name="1223"><span class="lineNum">    1223 </span><span class="lineNoCov">          0 :                 if (orig != data)</span></a>
<a name="1224"><span class="lineNum">    1224 </span><span class="lineNoCov">          0 :                         WREG32_SMC(ixTHM_CLK_CNTL, data);</span></a>
<a name="1225"><span class="lineNum">    1225 </span>            : </a>
<a name="1226"><span class="lineNum">    1226 </span><span class="lineNoCov">          0 :                 orig = data = RREG32_SMC(ixMISC_CLK_CTRL);</span></a>
<a name="1227"><span class="lineNum">    1227 </span><span class="lineNoCov">          0 :                 data &amp;= ~(MISC_CLK_CTRL__DEEP_SLEEP_CLK_SEL_MASK |</span></a>
<a name="1228"><span class="lineNum">    1228 </span>            :                         MISC_CLK_CTRL__ZCLK_SEL_MASK | MISC_CLK_CTRL__DFT_SMS_PG_CLK_SEL_MASK);</a>
<a name="1229"><span class="lineNum">    1229 </span><span class="lineNoCov">          0 :                 data |= (1 &lt;&lt; MISC_CLK_CTRL__DEEP_SLEEP_CLK_SEL__SHIFT) |</span></a>
<a name="1230"><span class="lineNum">    1230 </span>            :                                 (1 &lt;&lt; MISC_CLK_CTRL__ZCLK_SEL__SHIFT);</a>
<a name="1231"><span class="lineNum">    1231 </span><span class="lineNoCov">          0 :                 data |= (0x20 &lt;&lt; MISC_CLK_CTRL__DFT_SMS_PG_CLK_SEL__SHIFT);</span></a>
<a name="1232"><span class="lineNum">    1232 </span><span class="lineNoCov">          0 :                 if (orig != data)</span></a>
<a name="1233"><span class="lineNum">    1233 </span><span class="lineNoCov">          0 :                         WREG32_SMC(ixMISC_CLK_CTRL, data);</span></a>
<a name="1234"><span class="lineNum">    1234 </span>            : </a>
<a name="1235"><span class="lineNum">    1235 </span><span class="lineNoCov">          0 :                 orig = data = RREG32_SMC(ixCG_CLKPIN_CNTL);</span></a>
<a name="1236"><span class="lineNum">    1236 </span><span class="lineNoCov">          0 :                 data |= CG_CLKPIN_CNTL__XTALIN_DIVIDE_MASK;</span></a>
<a name="1237"><span class="lineNum">    1237 </span><span class="lineNoCov">          0 :                 if (orig != data)</span></a>
<a name="1238"><span class="lineNum">    1238 </span><span class="lineNoCov">          0 :                         WREG32_SMC(ixCG_CLKPIN_CNTL, data);</span></a>
<a name="1239"><span class="lineNum">    1239 </span>            : </a>
<a name="1240"><span class="lineNum">    1240 </span><span class="lineNoCov">          0 :                 orig = data = RREG32_SMC(ixCG_CLKPIN_CNTL_2);</span></a>
<a name="1241"><span class="lineNum">    1241 </span><span class="lineNoCov">          0 :                 data |= CG_CLKPIN_CNTL_2__ENABLE_XCLK_MASK;</span></a>
<a name="1242"><span class="lineNum">    1242 </span><span class="lineNoCov">          0 :                 if (orig != data)</span></a>
<a name="1243"><span class="lineNum">    1243 </span><span class="lineNoCov">          0 :                         WREG32_SMC(ixCG_CLKPIN_CNTL, data);</span></a>
<a name="1244"><span class="lineNum">    1244 </span>            : </a>
<a name="1245"><span class="lineNum">    1245 </span><span class="lineNoCov">          0 :                 orig = data = RREG32_SMC(ixMPLL_BYPASSCLK_SEL);</span></a>
<a name="1246"><span class="lineNum">    1246 </span><span class="lineNoCov">          0 :                 data &amp;= ~MPLL_BYPASSCLK_SEL__MPLL_CLKOUT_SEL_MASK;</span></a>
<a name="1247"><span class="lineNum">    1247 </span><span class="lineNoCov">          0 :                 data |= (4 &lt;&lt; MPLL_BYPASSCLK_SEL__MPLL_CLKOUT_SEL__SHIFT);</span></a>
<a name="1248"><span class="lineNum">    1248 </span><span class="lineNoCov">          0 :                 if (orig != data)</span></a>
<a name="1249"><span class="lineNum">    1249 </span><span class="lineNoCov">          0 :                         WREG32_SMC(ixMPLL_BYPASSCLK_SEL, data);</span></a>
<a name="1250"><span class="lineNum">    1250 </span>            : </a>
<a name="1251"><span class="lineNum">    1251 </span><span class="lineNoCov">          0 :                 orig = data = RREG32_PCIE(ixCPM_CONTROL);</span></a>
<a name="1252"><span class="lineNum">    1252 </span><span class="lineNoCov">          0 :                 data |= (CPM_CONTROL__REFCLK_XSTCLK_ENABLE_MASK |</span></a>
<a name="1253"><span class="lineNum">    1253 </span>            :                                 CPM_CONTROL__CLKREQb_UNGATE_TXCLK_ENABLE_MASK);</a>
<a name="1254"><span class="lineNum">    1254 </span><span class="lineNoCov">          0 :                 if (orig != data)</span></a>
<a name="1255"><span class="lineNum">    1255 </span><span class="lineNoCov">          0 :                         WREG32_PCIE(ixCPM_CONTROL, data);</span></a>
<a name="1256"><span class="lineNum">    1256 </span>            : </a>
<a name="1257"><span class="lineNum">    1257 </span><span class="lineNoCov">          0 :                 orig = data = RREG32_PCIE(ixPCIE_CONFIG_CNTL);</span></a>
<a name="1258"><span class="lineNum">    1258 </span><span class="lineNoCov">          0 :                 data &amp;= ~PCIE_CONFIG_CNTL__DYN_CLK_LATENCY_MASK;</span></a>
<a name="1259"><span class="lineNum">    1259 </span><span class="lineNoCov">          0 :                 data |= (0xE &lt;&lt; PCIE_CONFIG_CNTL__DYN_CLK_LATENCY__SHIFT);</span></a>
<a name="1260"><span class="lineNum">    1260 </span><span class="lineNoCov">          0 :                 if (orig != data)</span></a>
<a name="1261"><span class="lineNum">    1261 </span><span class="lineNoCov">          0 :                         WREG32_PCIE(ixPCIE_CONFIG_CNTL, data);</span></a>
<a name="1262"><span class="lineNum">    1262 </span>            : </a>
<a name="1263"><span class="lineNum">    1263 </span><span class="lineNoCov">          0 :                 orig = data = RREG32(mmBIF_CLK_CTRL);</span></a>
<a name="1264"><span class="lineNum">    1264 </span><span class="lineNoCov">          0 :                 data |= BIF_CLK_CTRL__BIF_XSTCLK_READY_MASK;</span></a>
<a name="1265"><span class="lineNum">    1265 </span><span class="lineNoCov">          0 :                 if (orig != data)</span></a>
<a name="1266"><span class="lineNum">    1266 </span><span class="lineNoCov">          0 :                         WREG32(mmBIF_CLK_CTRL, data);</span></a>
<a name="1267"><span class="lineNum">    1267 </span>            : </a>
<a name="1268"><span class="lineNum">    1268 </span><span class="lineNoCov">          0 :                 orig = data = RREG32_PCIE(ixPCIE_LC_CNTL7);</span></a>
<a name="1269"><span class="lineNum">    1269 </span><span class="lineNoCov">          0 :                 data |= PCIE_LC_CNTL7__LC_L1_SIDEBAND_CLKREQ_PDWN_EN_MASK;</span></a>
<a name="1270"><span class="lineNum">    1270 </span><span class="lineNoCov">          0 :                 if (orig != data)</span></a>
<a name="1271"><span class="lineNum">    1271 </span><span class="lineNoCov">          0 :                         WREG32_PCIE(ixPCIE_LC_CNTL7, data);</span></a>
<a name="1272"><span class="lineNum">    1272 </span>            : </a>
<a name="1273"><span class="lineNum">    1273 </span><span class="lineNoCov">          0 :                 orig = data = RREG32_PCIE(ixPCIE_HW_DEBUG);</span></a>
<a name="1274"><span class="lineNum">    1274 </span><span class="lineNoCov">          0 :                 data |= PCIE_HW_DEBUG__HW_01_DEBUG_MASK;</span></a>
<a name="1275"><span class="lineNum">    1275 </span><span class="lineNoCov">          0 :                 if (orig != data)</span></a>
<a name="1276"><span class="lineNum">    1276 </span><span class="lineNoCov">          0 :                         WREG32_PCIE(ixPCIE_HW_DEBUG, data);</span></a>
<a name="1277"><span class="lineNum">    1277 </span>            : </a>
<a name="1278"><span class="lineNum">    1278 </span><span class="lineNoCov">          0 :                 orig = data = RREG32_PCIE(ixPCIE_LC_CNTL2);</span></a>
<a name="1279"><span class="lineNum">    1279 </span><span class="lineNoCov">          0 :                 data |= PCIE_LC_CNTL2__LC_ALLOW_PDWN_IN_L23_MASK;</span></a>
<a name="1280"><span class="lineNum">    1280 </span><span class="lineNoCov">          0 :                 data |= PCIE_LC_CNTL2__LC_ALLOW_PDWN_IN_L1_MASK;</span></a>
<a name="1281"><span class="lineNum">    1281 </span><span class="lineNoCov">          0 :                 if (bL1SS)</span></a>
<a name="1282"><span class="lineNum">    1282 </span><span class="lineNoCov">          0 :                         data &amp;= ~PCIE_LC_CNTL2__LC_ALLOW_PDWN_IN_L1_MASK;</span></a>
<a name="1283"><span class="lineNum">    1283 </span><span class="lineNoCov">          0 :                 if (orig != data)</span></a>
<a name="1284"><span class="lineNum">    1284 </span><span class="lineNoCov">          0 :                         WREG32_PCIE(ixPCIE_LC_CNTL2, data);</span></a>
<a name="1285"><span class="lineNum">    1285 </span>            : </a>
<a name="1286"><span class="lineNum">    1286 </span>            :         }</a>
<a name="1287"><span class="lineNum">    1287 </span>            : </a>
<a name="1288"><span class="lineNum">    1288 </span><span class="lineNoCov">          0 :         vi_enable_aspm(adev);</span></a>
<a name="1289"><span class="lineNum">    1289 </span>            : </a>
<a name="1290"><span class="lineNum">    1290 </span><span class="lineNoCov">          0 :         data = RREG32_PCIE(ixPCIE_LC_N_FTS_CNTL);</span></a>
<a name="1291"><span class="lineNum">    1291 </span><span class="lineNoCov">          0 :         data1 = RREG32_PCIE(ixPCIE_LC_STATUS1);</span></a>
<a name="1292"><span class="lineNum">    1292 </span><span class="lineNoCov">          0 :         if (((data &amp; PCIE_LC_N_FTS_CNTL__LC_N_FTS_MASK) == PCIE_LC_N_FTS_CNTL__LC_N_FTS_MASK) &amp;&amp;</span></a>
<a name="1293"><span class="lineNum">    1293 </span><span class="lineNoCov">          0 :             data1 &amp; PCIE_LC_STATUS1__LC_REVERSE_XMIT_MASK &amp;&amp;</span></a>
<a name="1294"><span class="lineNum">    1294 </span>            :             data1 &amp; PCIE_LC_STATUS1__LC_REVERSE_RCVR_MASK) {</a>
<a name="1295"><span class="lineNum">    1295 </span><span class="lineNoCov">          0 :                 orig = data = RREG32_PCIE(ixPCIE_LC_CNTL);</span></a>
<a name="1296"><span class="lineNum">    1296 </span><span class="lineNoCov">          0 :                 data &amp;= ~PCIE_LC_CNTL__LC_L0S_INACTIVITY_MASK;</span></a>
<a name="1297"><span class="lineNum">    1297 </span><span class="lineNoCov">          0 :                 if (orig != data)</span></a>
<a name="1298"><span class="lineNum">    1298 </span><span class="lineNoCov">          0 :                         WREG32_PCIE(ixPCIE_LC_CNTL, data);</span></a>
<a name="1299"><span class="lineNum">    1299 </span>            :         }</a>
<a name="1300"><span class="lineNum">    1300 </span>            : </a>
<a name="1301"><span class="lineNum">    1301 </span><span class="lineNoCov">          0 :         if ((adev-&gt;asic_type == CHIP_POLARIS12 &amp;&amp;</span></a>
<a name="1302"><span class="lineNum">    1302 </span><span class="lineNoCov">          0 :             !(ASICID_IS_P23(adev-&gt;pdev-&gt;device, adev-&gt;pdev-&gt;revision))) ||</span></a>
<a name="1303"><span class="lineNum">    1303 </span><span class="lineNoCov">          0 :             ASIC_IS_P22(adev-&gt;asic_type, adev-&gt;external_rev_id)) {</span></a>
<a name="1304"><span class="lineNum">    1304 </span><span class="lineNoCov">          0 :                 orig = data = RREG32_PCIE(ixPCIE_LC_TRAINING_CNTL);</span></a>
<a name="1305"><span class="lineNum">    1305 </span><span class="lineNoCov">          0 :                 data &amp;= ~PCIE_LC_TRAINING_CNTL__LC_DISABLE_TRAINING_BIT_ARCH_MASK;</span></a>
<a name="1306"><span class="lineNum">    1306 </span><span class="lineNoCov">          0 :                 if (orig != data)</span></a>
<a name="1307"><span class="lineNum">    1307 </span><span class="lineNoCov">          0 :                         WREG32_PCIE(ixPCIE_LC_TRAINING_CNTL, data);</span></a>
<a name="1308"><span class="lineNum">    1308 </span>            :         }</a>
<a name="1309"><span class="lineNum">    1309 </span>            : }</a>
<a name="1310"><span class="lineNum">    1310 </span>            : </a>
<a name="1311"><span class="lineNum">    1311 </span><span class="lineNoCov">          0 : static void vi_enable_doorbell_aperture(struct amdgpu_device *adev,</span></a>
<a name="1312"><span class="lineNum">    1312 </span>            :                                         bool enable)</a>
<a name="1313"><span class="lineNum">    1313 </span>            : {</a>
<a name="1314"><span class="lineNum">    1314 </span>            :         u32 tmp;</a>
<a name="1315"><span class="lineNum">    1315 </span>            : </a>
<a name="1316"><span class="lineNum">    1316 </span>            :         /* not necessary on CZ */</a>
<a name="1317"><span class="lineNum">    1317 </span><span class="lineNoCov">          0 :         if (adev-&gt;flags &amp; AMD_IS_APU)</span></a>
<a name="1318"><span class="lineNum">    1318 </span>            :                 return;</a>
<a name="1319"><span class="lineNum">    1319 </span>            : </a>
<a name="1320"><span class="lineNum">    1320 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmBIF_DOORBELL_APER_EN);</span></a>
<a name="1321"><span class="lineNum">    1321 </span><span class="lineNoCov">          0 :         if (enable)</span></a>
<a name="1322"><span class="lineNum">    1322 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, BIF_DOORBELL_APER_EN, BIF_DOORBELL_APER_EN, 1);</span></a>
<a name="1323"><span class="lineNum">    1323 </span>            :         else</a>
<a name="1324"><span class="lineNum">    1324 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, BIF_DOORBELL_APER_EN, BIF_DOORBELL_APER_EN, 0);</span></a>
<a name="1325"><span class="lineNum">    1325 </span>            : </a>
<a name="1326"><span class="lineNum">    1326 </span><span class="lineNoCov">          0 :         WREG32(mmBIF_DOORBELL_APER_EN, tmp);</span></a>
<a name="1327"><span class="lineNum">    1327 </span>            : }</a>
<a name="1328"><span class="lineNum">    1328 </span>            : </a>
<a name="1329"><span class="lineNum">    1329 </span>            : #define ATI_REV_ID_FUSE_MACRO__ADDRESS      0xC0014044</a>
<a name="1330"><span class="lineNum">    1330 </span>            : #define ATI_REV_ID_FUSE_MACRO__SHIFT        9</a>
<a name="1331"><span class="lineNum">    1331 </span>            : #define ATI_REV_ID_FUSE_MACRO__MASK         0x00001E00</a>
<a name="1332"><span class="lineNum">    1332 </span>            : </a>
<a name="1333"><span class="lineNum">    1333 </span><span class="lineNoCov">          0 : static uint32_t vi_get_rev_id(struct amdgpu_device *adev)</span></a>
<a name="1334"><span class="lineNum">    1334 </span>            : {</a>
<a name="1335"><span class="lineNum">    1335 </span><span class="lineNoCov">          0 :         if (adev-&gt;flags &amp; AMD_IS_APU)</span></a>
<a name="1336"><span class="lineNum">    1336 </span><span class="lineNoCov">          0 :                 return (RREG32_SMC(ATI_REV_ID_FUSE_MACRO__ADDRESS) &amp; ATI_REV_ID_FUSE_MACRO__MASK)</span></a>
<a name="1337"><span class="lineNum">    1337 </span><span class="lineNoCov">          0 :                         &gt;&gt; ATI_REV_ID_FUSE_MACRO__SHIFT;</span></a>
<a name="1338"><span class="lineNum">    1338 </span>            :         else</a>
<a name="1339"><span class="lineNum">    1339 </span><span class="lineNoCov">          0 :                 return (RREG32(mmPCIE_EFUSE4) &amp; PCIE_EFUSE4__STRAP_BIF_ATI_REV_ID_MASK)</span></a>
<a name="1340"><span class="lineNum">    1340 </span><span class="lineNoCov">          0 :                         &gt;&gt; PCIE_EFUSE4__STRAP_BIF_ATI_REV_ID__SHIFT;</span></a>
<a name="1341"><span class="lineNum">    1341 </span>            : }</a>
<a name="1342"><span class="lineNum">    1342 </span>            : </a>
<a name="1343"><span class="lineNum">    1343 </span><span class="lineNoCov">          0 : static void vi_flush_hdp(struct amdgpu_device *adev, struct amdgpu_ring *ring)</span></a>
<a name="1344"><span class="lineNum">    1344 </span>            : {</a>
<a name="1345"><span class="lineNum">    1345 </span><span class="lineNoCov">          0 :         if (!ring || !ring-&gt;funcs-&gt;emit_wreg) {</span></a>
<a name="1346"><span class="lineNum">    1346 </span><span class="lineNoCov">          0 :                 WREG32(mmHDP_MEM_COHERENCY_FLUSH_CNTL, 1);</span></a>
<a name="1347"><span class="lineNum">    1347 </span><span class="lineNoCov">          0 :                 RREG32(mmHDP_MEM_COHERENCY_FLUSH_CNTL);</span></a>
<a name="1348"><span class="lineNum">    1348 </span>            :         } else {</a>
<a name="1349"><span class="lineNum">    1349 </span><span class="lineNoCov">          0 :                 amdgpu_ring_emit_wreg(ring, mmHDP_MEM_COHERENCY_FLUSH_CNTL, 1);</span></a>
<a name="1350"><span class="lineNum">    1350 </span>            :         }</a>
<a name="1351"><span class="lineNum">    1351 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1352"><span class="lineNum">    1352 </span>            : </a>
<a name="1353"><span class="lineNum">    1353 </span><span class="lineNoCov">          0 : static void vi_invalidate_hdp(struct amdgpu_device *adev,</span></a>
<a name="1354"><span class="lineNum">    1354 </span>            :                               struct amdgpu_ring *ring)</a>
<a name="1355"><span class="lineNum">    1355 </span>            : {</a>
<a name="1356"><span class="lineNum">    1356 </span><span class="lineNoCov">          0 :         if (!ring || !ring-&gt;funcs-&gt;emit_wreg) {</span></a>
<a name="1357"><span class="lineNum">    1357 </span><span class="lineNoCov">          0 :                 WREG32(mmHDP_DEBUG0, 1);</span></a>
<a name="1358"><span class="lineNum">    1358 </span><span class="lineNoCov">          0 :                 RREG32(mmHDP_DEBUG0);</span></a>
<a name="1359"><span class="lineNum">    1359 </span>            :         } else {</a>
<a name="1360"><span class="lineNum">    1360 </span><span class="lineNoCov">          0 :                 amdgpu_ring_emit_wreg(ring, mmHDP_DEBUG0, 1);</span></a>
<a name="1361"><span class="lineNum">    1361 </span>            :         }</a>
<a name="1362"><span class="lineNum">    1362 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1363"><span class="lineNum">    1363 </span>            : </a>
<a name="1364"><span class="lineNum">    1364 </span><span class="lineNoCov">          0 : static bool vi_need_full_reset(struct amdgpu_device *adev)</span></a>
<a name="1365"><span class="lineNum">    1365 </span>            : {</a>
<a name="1366"><span class="lineNum">    1366 </span><span class="lineNoCov">          0 :         switch (adev-&gt;asic_type) {</span></a>
<a name="1367"><span class="lineNum">    1367 </span>            :         case CHIP_CARRIZO:</a>
<a name="1368"><span class="lineNum">    1368 </span>            :         case CHIP_STONEY:</a>
<a name="1369"><span class="lineNum">    1369 </span>            :                 /* CZ has hang issues with full reset at the moment */</a>
<a name="1370"><span class="lineNum">    1370 </span>            :                 return false;</a>
<a name="1371"><span class="lineNum">    1371 </span>            :         case CHIP_FIJI:</a>
<a name="1372"><span class="lineNum">    1372 </span>            :         case CHIP_TONGA:</a>
<a name="1373"><span class="lineNum">    1373 </span>            :                 /* XXX: soft reset should work on fiji and tonga */</a>
<a name="1374"><span class="lineNum">    1374 </span><span class="lineNoCov">          0 :                 return true;</span></a>
<a name="1375"><span class="lineNum">    1375 </span>            :         case CHIP_POLARIS10:</a>
<a name="1376"><span class="lineNum">    1376 </span>            :         case CHIP_POLARIS11:</a>
<a name="1377"><span class="lineNum">    1377 </span>            :         case CHIP_POLARIS12:</a>
<a name="1378"><span class="lineNum">    1378 </span>            :         case CHIP_TOPAZ:</a>
<a name="1379"><span class="lineNum">    1379 </span>            :         default:</a>
<a name="1380"><span class="lineNum">    1380 </span>            :                 /* change this when we support soft reset */</a>
<a name="1381"><span class="lineNum">    1381 </span><span class="lineNoCov">          0 :                 return true;</span></a>
<a name="1382"><span class="lineNum">    1382 </span>            :         }</a>
<a name="1383"><span class="lineNum">    1383 </span>            : }</a>
<a name="1384"><span class="lineNum">    1384 </span>            : </a>
<a name="1385"><span class="lineNum">    1385 </span><span class="lineNoCov">          0 : static void vi_get_pcie_usage(struct amdgpu_device *adev, uint64_t *count0,</span></a>
<a name="1386"><span class="lineNum">    1386 </span>            :                               uint64_t *count1)</a>
<a name="1387"><span class="lineNum">    1387 </span>            : {</a>
<a name="1388"><span class="lineNum">    1388 </span><span class="lineNoCov">          0 :         uint32_t perfctr = 0;</span></a>
<a name="1389"><span class="lineNum">    1389 </span>            :         uint64_t cnt0_of, cnt1_of;</a>
<a name="1390"><span class="lineNum">    1390 </span>            :         int tmp;</a>
<a name="1391"><span class="lineNum">    1391 </span>            : </a>
<a name="1392"><span class="lineNum">    1392 </span>            :         /* This reports 0 on APUs, so return to avoid writing/reading registers</a>
<a name="1393"><span class="lineNum">    1393 </span>            :          * that may or may not be different from their GPU counterparts</a>
<a name="1394"><span class="lineNum">    1394 </span>            :          */</a>
<a name="1395"><span class="lineNum">    1395 </span><span class="lineNoCov">          0 :         if (adev-&gt;flags &amp; AMD_IS_APU)</span></a>
<a name="1396"><span class="lineNum">    1396 </span>            :                 return;</a>
<a name="1397"><span class="lineNum">    1397 </span>            : </a>
<a name="1398"><span class="lineNum">    1398 </span>            :         /* Set the 2 events that we wish to watch, defined above */</a>
<a name="1399"><span class="lineNum">    1399 </span>            :         /* Reg 40 is # received msgs, Reg 104 is # of posted requests sent */</a>
<a name="1400"><span class="lineNum">    1400 </span><span class="lineNoCov">          0 :         perfctr = REG_SET_FIELD(perfctr, PCIE_PERF_CNTL_TXCLK, EVENT0_SEL, 40);</span></a>
<a name="1401"><span class="lineNum">    1401 </span><span class="lineNoCov">          0 :         perfctr = REG_SET_FIELD(perfctr, PCIE_PERF_CNTL_TXCLK, EVENT1_SEL, 104);</span></a>
<a name="1402"><span class="lineNum">    1402 </span>            : </a>
<a name="1403"><span class="lineNum">    1403 </span>            :         /* Write to enable desired perf counters */</a>
<a name="1404"><span class="lineNum">    1404 </span><span class="lineNoCov">          0 :         WREG32_PCIE(ixPCIE_PERF_CNTL_TXCLK, perfctr);</span></a>
<a name="1405"><span class="lineNum">    1405 </span>            :         /* Zero out and enable the perf counters</a>
<a name="1406"><span class="lineNum">    1406 </span>            :          * Write 0x5:</a>
<a name="1407"><span class="lineNum">    1407 </span>            :          * Bit 0 = Start all counters(1)</a>
<a name="1408"><span class="lineNum">    1408 </span>            :          * Bit 2 = Global counter reset enable(1)</a>
<a name="1409"><span class="lineNum">    1409 </span>            :          */</a>
<a name="1410"><span class="lineNum">    1410 </span><span class="lineNoCov">          0 :         WREG32_PCIE(ixPCIE_PERF_COUNT_CNTL, 0x00000005);</span></a>
<a name="1411"><span class="lineNum">    1411 </span>            : </a>
<a name="1412"><span class="lineNum">    1412 </span><span class="lineNoCov">          0 :         msleep(1000);</span></a>
<a name="1413"><span class="lineNum">    1413 </span>            : </a>
<a name="1414"><span class="lineNum">    1414 </span>            :         /* Load the shadow and disable the perf counters</a>
<a name="1415"><span class="lineNum">    1415 </span>            :          * Write 0x2:</a>
<a name="1416"><span class="lineNum">    1416 </span>            :          * Bit 0 = Stop counters(0)</a>
<a name="1417"><span class="lineNum">    1417 </span>            :          * Bit 1 = Load the shadow counters(1)</a>
<a name="1418"><span class="lineNum">    1418 </span>            :          */</a>
<a name="1419"><span class="lineNum">    1419 </span><span class="lineNoCov">          0 :         WREG32_PCIE(ixPCIE_PERF_COUNT_CNTL, 0x00000002);</span></a>
<a name="1420"><span class="lineNum">    1420 </span>            : </a>
<a name="1421"><span class="lineNum">    1421 </span>            :         /* Read register values to get any &gt;32bit overflow */</a>
<a name="1422"><span class="lineNum">    1422 </span><span class="lineNoCov">          0 :         tmp = RREG32_PCIE(ixPCIE_PERF_CNTL_TXCLK);</span></a>
<a name="1423"><span class="lineNum">    1423 </span><span class="lineNoCov">          0 :         cnt0_of = REG_GET_FIELD(tmp, PCIE_PERF_CNTL_TXCLK, COUNTER0_UPPER);</span></a>
<a name="1424"><span class="lineNum">    1424 </span><span class="lineNoCov">          0 :         cnt1_of = REG_GET_FIELD(tmp, PCIE_PERF_CNTL_TXCLK, COUNTER1_UPPER);</span></a>
<a name="1425"><span class="lineNum">    1425 </span>            : </a>
<a name="1426"><span class="lineNum">    1426 </span>            :         /* Get the values and add the overflow */</a>
<a name="1427"><span class="lineNum">    1427 </span><span class="lineNoCov">          0 :         *count0 = RREG32_PCIE(ixPCIE_PERF_COUNT0_TXCLK) | (cnt0_of &lt;&lt; 32);</span></a>
<a name="1428"><span class="lineNum">    1428 </span><span class="lineNoCov">          0 :         *count1 = RREG32_PCIE(ixPCIE_PERF_COUNT1_TXCLK) | (cnt1_of &lt;&lt; 32);</span></a>
<a name="1429"><span class="lineNum">    1429 </span>            : }</a>
<a name="1430"><span class="lineNum">    1430 </span>            : </a>
<a name="1431"><span class="lineNum">    1431 </span><span class="lineNoCov">          0 : static uint64_t vi_get_pcie_replay_count(struct amdgpu_device *adev)</span></a>
<a name="1432"><span class="lineNum">    1432 </span>            : {</a>
<a name="1433"><span class="lineNum">    1433 </span>            :         uint64_t nak_r, nak_g;</a>
<a name="1434"><span class="lineNum">    1434 </span>            : </a>
<a name="1435"><span class="lineNum">    1435 </span>            :         /* Get the number of NAKs received and generated */</a>
<a name="1436"><span class="lineNum">    1436 </span><span class="lineNoCov">          0 :         nak_r = RREG32_PCIE(ixPCIE_RX_NUM_NAK);</span></a>
<a name="1437"><span class="lineNum">    1437 </span><span class="lineNoCov">          0 :         nak_g = RREG32_PCIE(ixPCIE_RX_NUM_NAK_GENERATED);</span></a>
<a name="1438"><span class="lineNum">    1438 </span>            : </a>
<a name="1439"><span class="lineNum">    1439 </span>            :         /* Add the total number of NAKs, i.e the number of replays */</a>
<a name="1440"><span class="lineNum">    1440 </span><span class="lineNoCov">          0 :         return (nak_r + nak_g);</span></a>
<a name="1441"><span class="lineNum">    1441 </span>            : }</a>
<a name="1442"><span class="lineNum">    1442 </span>            : </a>
<a name="1443"><span class="lineNum">    1443 </span><span class="lineNoCov">          0 : static bool vi_need_reset_on_init(struct amdgpu_device *adev)</span></a>
<a name="1444"><span class="lineNum">    1444 </span>            : {</a>
<a name="1445"><span class="lineNum">    1445 </span>            :         u32 clock_cntl, pc;</a>
<a name="1446"><span class="lineNum">    1446 </span>            : </a>
<a name="1447"><span class="lineNum">    1447 </span><span class="lineNoCov">          0 :         if (adev-&gt;flags &amp; AMD_IS_APU)</span></a>
<a name="1448"><span class="lineNum">    1448 </span>            :                 return false;</a>
<a name="1449"><span class="lineNum">    1449 </span>            : </a>
<a name="1450"><span class="lineNum">    1450 </span>            :         /* check if the SMC is already running */</a>
<a name="1451"><span class="lineNum">    1451 </span><span class="lineNoCov">          0 :         clock_cntl = RREG32_SMC(ixSMC_SYSCON_CLOCK_CNTL_0);</span></a>
<a name="1452"><span class="lineNum">    1452 </span><span class="lineNoCov">          0 :         pc = RREG32_SMC(ixSMC_PC_C);</span></a>
<a name="1453"><span class="lineNum">    1453 </span><span class="lineNoCov">          0 :         if ((0 == REG_GET_FIELD(clock_cntl, SMC_SYSCON_CLOCK_CNTL_0, ck_disable)) &amp;&amp;</span></a>
<a name="1454"><span class="lineNum">    1454 </span>            :             (0x20100 &lt;= pc))</a>
<a name="1455"><span class="lineNum">    1455 </span>            :                 return true;</a>
<a name="1456"><span class="lineNum">    1456 </span>            : </a>
<a name="1457"><span class="lineNum">    1457 </span><span class="lineNoCov">          0 :         return false;</span></a>
<a name="1458"><span class="lineNum">    1458 </span>            : }</a>
<a name="1459"><span class="lineNum">    1459 </span>            : </a>
<a name="1460"><span class="lineNum">    1460 </span><span class="lineNoCov">          0 : static void vi_pre_asic_init(struct amdgpu_device *adev)</span></a>
<a name="1461"><span class="lineNum">    1461 </span>            : {</a>
<a name="1462"><span class="lineNum">    1462 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1463"><span class="lineNum">    1463 </span>            : </a>
<a name="1464"><span class="lineNum">    1464 </span>            : static const struct amdgpu_asic_funcs vi_asic_funcs =</a>
<a name="1465"><span class="lineNum">    1465 </span>            : {</a>
<a name="1466"><span class="lineNum">    1466 </span>            :         .read_disabled_bios = &amp;vi_read_disabled_bios,</a>
<a name="1467"><span class="lineNum">    1467 </span>            :         .read_bios_from_rom = &amp;vi_read_bios_from_rom,</a>
<a name="1468"><span class="lineNum">    1468 </span>            :         .read_register = &amp;vi_read_register,</a>
<a name="1469"><span class="lineNum">    1469 </span>            :         .reset = &amp;vi_asic_reset,</a>
<a name="1470"><span class="lineNum">    1470 </span>            :         .reset_method = &amp;vi_asic_reset_method,</a>
<a name="1471"><span class="lineNum">    1471 </span>            :         .set_vga_state = &amp;vi_vga_set_state,</a>
<a name="1472"><span class="lineNum">    1472 </span>            :         .get_xclk = &amp;vi_get_xclk,</a>
<a name="1473"><span class="lineNum">    1473 </span>            :         .set_uvd_clocks = &amp;vi_set_uvd_clocks,</a>
<a name="1474"><span class="lineNum">    1474 </span>            :         .set_vce_clocks = &amp;vi_set_vce_clocks,</a>
<a name="1475"><span class="lineNum">    1475 </span>            :         .get_config_memsize = &amp;vi_get_config_memsize,</a>
<a name="1476"><span class="lineNum">    1476 </span>            :         .flush_hdp = &amp;vi_flush_hdp,</a>
<a name="1477"><span class="lineNum">    1477 </span>            :         .invalidate_hdp = &amp;vi_invalidate_hdp,</a>
<a name="1478"><span class="lineNum">    1478 </span>            :         .need_full_reset = &amp;vi_need_full_reset,</a>
<a name="1479"><span class="lineNum">    1479 </span>            :         .init_doorbell_index = &amp;legacy_doorbell_index_init,</a>
<a name="1480"><span class="lineNum">    1480 </span>            :         .get_pcie_usage = &amp;vi_get_pcie_usage,</a>
<a name="1481"><span class="lineNum">    1481 </span>            :         .need_reset_on_init = &amp;vi_need_reset_on_init,</a>
<a name="1482"><span class="lineNum">    1482 </span>            :         .get_pcie_replay_count = &amp;vi_get_pcie_replay_count,</a>
<a name="1483"><span class="lineNum">    1483 </span>            :         .supports_baco = &amp;vi_asic_supports_baco,</a>
<a name="1484"><span class="lineNum">    1484 </span>            :         .pre_asic_init = &amp;vi_pre_asic_init,</a>
<a name="1485"><span class="lineNum">    1485 </span>            :         .query_video_codecs = &amp;vi_query_video_codecs,</a>
<a name="1486"><span class="lineNum">    1486 </span>            : };</a>
<a name="1487"><span class="lineNum">    1487 </span>            : </a>
<a name="1488"><span class="lineNum">    1488 </span>            : #define CZ_REV_BRISTOL(rev)      \</a>
<a name="1489"><span class="lineNum">    1489 </span>            :         ((rev &gt;= 0xC8 &amp;&amp; rev &lt;= 0xCE) || (rev &gt;= 0xE1 &amp;&amp; rev &lt;= 0xE6))</a>
<a name="1490"><span class="lineNum">    1490 </span>            : </a>
<a name="1491"><span class="lineNum">    1491 </span><span class="lineNoCov">          0 : static int vi_common_early_init(void *handle)</span></a>
<a name="1492"><span class="lineNum">    1492 </span>            : {</a>
<a name="1493"><span class="lineNum">    1493 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="1494"><span class="lineNum">    1494 </span>            : </a>
<a name="1495"><span class="lineNum">    1495 </span><span class="lineNoCov">          0 :         if (adev-&gt;flags &amp; AMD_IS_APU) {</span></a>
<a name="1496"><span class="lineNum">    1496 </span><span class="lineNoCov">          0 :                 adev-&gt;smc_rreg = &amp;cz_smc_rreg;</span></a>
<a name="1497"><span class="lineNum">    1497 </span><span class="lineNoCov">          0 :                 adev-&gt;smc_wreg = &amp;cz_smc_wreg;</span></a>
<a name="1498"><span class="lineNum">    1498 </span>            :         } else {</a>
<a name="1499"><span class="lineNum">    1499 </span><span class="lineNoCov">          0 :                 adev-&gt;smc_rreg = &amp;vi_smc_rreg;</span></a>
<a name="1500"><span class="lineNum">    1500 </span><span class="lineNoCov">          0 :                 adev-&gt;smc_wreg = &amp;vi_smc_wreg;</span></a>
<a name="1501"><span class="lineNum">    1501 </span>            :         }</a>
<a name="1502"><span class="lineNum">    1502 </span><span class="lineNoCov">          0 :         adev-&gt;pcie_rreg = &amp;vi_pcie_rreg;</span></a>
<a name="1503"><span class="lineNum">    1503 </span><span class="lineNoCov">          0 :         adev-&gt;pcie_wreg = &amp;vi_pcie_wreg;</span></a>
<a name="1504"><span class="lineNum">    1504 </span><span class="lineNoCov">          0 :         adev-&gt;uvd_ctx_rreg = &amp;vi_uvd_ctx_rreg;</span></a>
<a name="1505"><span class="lineNum">    1505 </span><span class="lineNoCov">          0 :         adev-&gt;uvd_ctx_wreg = &amp;vi_uvd_ctx_wreg;</span></a>
<a name="1506"><span class="lineNum">    1506 </span><span class="lineNoCov">          0 :         adev-&gt;didt_rreg = &amp;vi_didt_rreg;</span></a>
<a name="1507"><span class="lineNum">    1507 </span><span class="lineNoCov">          0 :         adev-&gt;didt_wreg = &amp;vi_didt_wreg;</span></a>
<a name="1508"><span class="lineNum">    1508 </span><span class="lineNoCov">          0 :         adev-&gt;gc_cac_rreg = &amp;vi_gc_cac_rreg;</span></a>
<a name="1509"><span class="lineNum">    1509 </span><span class="lineNoCov">          0 :         adev-&gt;gc_cac_wreg = &amp;vi_gc_cac_wreg;</span></a>
<a name="1510"><span class="lineNum">    1510 </span>            : </a>
<a name="1511"><span class="lineNum">    1511 </span><span class="lineNoCov">          0 :         adev-&gt;asic_funcs = &amp;vi_asic_funcs;</span></a>
<a name="1512"><span class="lineNum">    1512 </span>            : </a>
<a name="1513"><span class="lineNum">    1513 </span><span class="lineNoCov">          0 :         adev-&gt;rev_id = vi_get_rev_id(adev);</span></a>
<a name="1514"><span class="lineNum">    1514 </span><span class="lineNoCov">          0 :         adev-&gt;external_rev_id = 0xFF;</span></a>
<a name="1515"><span class="lineNum">    1515 </span><span class="lineNoCov">          0 :         switch (adev-&gt;asic_type) {</span></a>
<a name="1516"><span class="lineNum">    1516 </span>            :         case CHIP_TOPAZ:</a>
<a name="1517"><span class="lineNum">    1517 </span><span class="lineNoCov">          0 :                 adev-&gt;cg_flags = 0;</span></a>
<a name="1518"><span class="lineNum">    1518 </span><span class="lineNoCov">          0 :                 adev-&gt;pg_flags = 0;</span></a>
<a name="1519"><span class="lineNum">    1519 </span><span class="lineNoCov">          0 :                 adev-&gt;external_rev_id = 0x1;</span></a>
<a name="1520"><span class="lineNum">    1520 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1521"><span class="lineNum">    1521 </span>            :         case CHIP_FIJI:</a>
<a name="1522"><span class="lineNum">    1522 </span><span class="lineNoCov">          0 :                 adev-&gt;cg_flags = AMD_CG_SUPPORT_GFX_MGCG |</span></a>
<a name="1523"><span class="lineNum">    1523 </span>            :                         AMD_CG_SUPPORT_GFX_MGLS |</a>
<a name="1524"><span class="lineNum">    1524 </span>            :                         AMD_CG_SUPPORT_GFX_RLC_LS |</a>
<a name="1525"><span class="lineNum">    1525 </span>            :                         AMD_CG_SUPPORT_GFX_CP_LS |</a>
<a name="1526"><span class="lineNum">    1526 </span>            :                         AMD_CG_SUPPORT_GFX_CGTS |</a>
<a name="1527"><span class="lineNum">    1527 </span>            :                         AMD_CG_SUPPORT_GFX_CGTS_LS |</a>
<a name="1528"><span class="lineNum">    1528 </span>            :                         AMD_CG_SUPPORT_GFX_CGCG |</a>
<a name="1529"><span class="lineNum">    1529 </span>            :                         AMD_CG_SUPPORT_GFX_CGLS |</a>
<a name="1530"><span class="lineNum">    1530 </span>            :                         AMD_CG_SUPPORT_SDMA_MGCG |</a>
<a name="1531"><span class="lineNum">    1531 </span>            :                         AMD_CG_SUPPORT_SDMA_LS |</a>
<a name="1532"><span class="lineNum">    1532 </span>            :                         AMD_CG_SUPPORT_BIF_LS |</a>
<a name="1533"><span class="lineNum">    1533 </span>            :                         AMD_CG_SUPPORT_HDP_MGCG |</a>
<a name="1534"><span class="lineNum">    1534 </span>            :                         AMD_CG_SUPPORT_HDP_LS |</a>
<a name="1535"><span class="lineNum">    1535 </span>            :                         AMD_CG_SUPPORT_ROM_MGCG |</a>
<a name="1536"><span class="lineNum">    1536 </span>            :                         AMD_CG_SUPPORT_MC_MGCG |</a>
<a name="1537"><span class="lineNum">    1537 </span>            :                         AMD_CG_SUPPORT_MC_LS |</a>
<a name="1538"><span class="lineNum">    1538 </span>            :                         AMD_CG_SUPPORT_UVD_MGCG;</a>
<a name="1539"><span class="lineNum">    1539 </span><span class="lineNoCov">          0 :                 adev-&gt;pg_flags = 0;</span></a>
<a name="1540"><span class="lineNum">    1540 </span><span class="lineNoCov">          0 :                 adev-&gt;external_rev_id = adev-&gt;rev_id + 0x3c;</span></a>
<a name="1541"><span class="lineNum">    1541 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1542"><span class="lineNum">    1542 </span>            :         case CHIP_TONGA:</a>
<a name="1543"><span class="lineNum">    1543 </span><span class="lineNoCov">          0 :                 adev-&gt;cg_flags = AMD_CG_SUPPORT_GFX_MGCG |</span></a>
<a name="1544"><span class="lineNum">    1544 </span>            :                         AMD_CG_SUPPORT_GFX_CGCG |</a>
<a name="1545"><span class="lineNum">    1545 </span>            :                         AMD_CG_SUPPORT_GFX_CGLS |</a>
<a name="1546"><span class="lineNum">    1546 </span>            :                         AMD_CG_SUPPORT_SDMA_MGCG |</a>
<a name="1547"><span class="lineNum">    1547 </span>            :                         AMD_CG_SUPPORT_SDMA_LS |</a>
<a name="1548"><span class="lineNum">    1548 </span>            :                         AMD_CG_SUPPORT_BIF_LS |</a>
<a name="1549"><span class="lineNum">    1549 </span>            :                         AMD_CG_SUPPORT_HDP_MGCG |</a>
<a name="1550"><span class="lineNum">    1550 </span>            :                         AMD_CG_SUPPORT_HDP_LS |</a>
<a name="1551"><span class="lineNum">    1551 </span>            :                         AMD_CG_SUPPORT_ROM_MGCG |</a>
<a name="1552"><span class="lineNum">    1552 </span>            :                         AMD_CG_SUPPORT_MC_MGCG |</a>
<a name="1553"><span class="lineNum">    1553 </span>            :                         AMD_CG_SUPPORT_MC_LS |</a>
<a name="1554"><span class="lineNum">    1554 </span>            :                         AMD_CG_SUPPORT_DRM_LS |</a>
<a name="1555"><span class="lineNum">    1555 </span>            :                         AMD_CG_SUPPORT_UVD_MGCG;</a>
<a name="1556"><span class="lineNum">    1556 </span><span class="lineNoCov">          0 :                 adev-&gt;pg_flags = 0;</span></a>
<a name="1557"><span class="lineNum">    1557 </span><span class="lineNoCov">          0 :                 adev-&gt;external_rev_id = adev-&gt;rev_id + 0x14;</span></a>
<a name="1558"><span class="lineNum">    1558 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1559"><span class="lineNum">    1559 </span>            :         case CHIP_POLARIS11:</a>
<a name="1560"><span class="lineNum">    1560 </span><span class="lineNoCov">          0 :                 adev-&gt;cg_flags = AMD_CG_SUPPORT_GFX_MGCG |</span></a>
<a name="1561"><span class="lineNum">    1561 </span>            :                         AMD_CG_SUPPORT_GFX_RLC_LS |</a>
<a name="1562"><span class="lineNum">    1562 </span>            :                         AMD_CG_SUPPORT_GFX_CP_LS |</a>
<a name="1563"><span class="lineNum">    1563 </span>            :                         AMD_CG_SUPPORT_GFX_CGCG |</a>
<a name="1564"><span class="lineNum">    1564 </span>            :                         AMD_CG_SUPPORT_GFX_CGLS |</a>
<a name="1565"><span class="lineNum">    1565 </span>            :                         AMD_CG_SUPPORT_GFX_3D_CGCG |</a>
<a name="1566"><span class="lineNum">    1566 </span>            :                         AMD_CG_SUPPORT_GFX_3D_CGLS |</a>
<a name="1567"><span class="lineNum">    1567 </span>            :                         AMD_CG_SUPPORT_SDMA_MGCG |</a>
<a name="1568"><span class="lineNum">    1568 </span>            :                         AMD_CG_SUPPORT_SDMA_LS |</a>
<a name="1569"><span class="lineNum">    1569 </span>            :                         AMD_CG_SUPPORT_BIF_MGCG |</a>
<a name="1570"><span class="lineNum">    1570 </span>            :                         AMD_CG_SUPPORT_BIF_LS |</a>
<a name="1571"><span class="lineNum">    1571 </span>            :                         AMD_CG_SUPPORT_HDP_MGCG |</a>
<a name="1572"><span class="lineNum">    1572 </span>            :                         AMD_CG_SUPPORT_HDP_LS |</a>
<a name="1573"><span class="lineNum">    1573 </span>            :                         AMD_CG_SUPPORT_ROM_MGCG |</a>
<a name="1574"><span class="lineNum">    1574 </span>            :                         AMD_CG_SUPPORT_MC_MGCG |</a>
<a name="1575"><span class="lineNum">    1575 </span>            :                         AMD_CG_SUPPORT_MC_LS |</a>
<a name="1576"><span class="lineNum">    1576 </span>            :                         AMD_CG_SUPPORT_DRM_LS |</a>
<a name="1577"><span class="lineNum">    1577 </span>            :                         AMD_CG_SUPPORT_UVD_MGCG |</a>
<a name="1578"><span class="lineNum">    1578 </span>            :                         AMD_CG_SUPPORT_VCE_MGCG;</a>
<a name="1579"><span class="lineNum">    1579 </span><span class="lineNoCov">          0 :                 adev-&gt;pg_flags = 0;</span></a>
<a name="1580"><span class="lineNum">    1580 </span><span class="lineNoCov">          0 :                 adev-&gt;external_rev_id = adev-&gt;rev_id + 0x5A;</span></a>
<a name="1581"><span class="lineNum">    1581 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1582"><span class="lineNum">    1582 </span>            :         case CHIP_POLARIS10:</a>
<a name="1583"><span class="lineNum">    1583 </span><span class="lineNoCov">          0 :                 adev-&gt;cg_flags = AMD_CG_SUPPORT_GFX_MGCG |</span></a>
<a name="1584"><span class="lineNum">    1584 </span>            :                         AMD_CG_SUPPORT_GFX_RLC_LS |</a>
<a name="1585"><span class="lineNum">    1585 </span>            :                         AMD_CG_SUPPORT_GFX_CP_LS |</a>
<a name="1586"><span class="lineNum">    1586 </span>            :                         AMD_CG_SUPPORT_GFX_CGCG |</a>
<a name="1587"><span class="lineNum">    1587 </span>            :                         AMD_CG_SUPPORT_GFX_CGLS |</a>
<a name="1588"><span class="lineNum">    1588 </span>            :                         AMD_CG_SUPPORT_GFX_3D_CGCG |</a>
<a name="1589"><span class="lineNum">    1589 </span>            :                         AMD_CG_SUPPORT_GFX_3D_CGLS |</a>
<a name="1590"><span class="lineNum">    1590 </span>            :                         AMD_CG_SUPPORT_SDMA_MGCG |</a>
<a name="1591"><span class="lineNum">    1591 </span>            :                         AMD_CG_SUPPORT_SDMA_LS |</a>
<a name="1592"><span class="lineNum">    1592 </span>            :                         AMD_CG_SUPPORT_BIF_MGCG |</a>
<a name="1593"><span class="lineNum">    1593 </span>            :                         AMD_CG_SUPPORT_BIF_LS |</a>
<a name="1594"><span class="lineNum">    1594 </span>            :                         AMD_CG_SUPPORT_HDP_MGCG |</a>
<a name="1595"><span class="lineNum">    1595 </span>            :                         AMD_CG_SUPPORT_HDP_LS |</a>
<a name="1596"><span class="lineNum">    1596 </span>            :                         AMD_CG_SUPPORT_ROM_MGCG |</a>
<a name="1597"><span class="lineNum">    1597 </span>            :                         AMD_CG_SUPPORT_MC_MGCG |</a>
<a name="1598"><span class="lineNum">    1598 </span>            :                         AMD_CG_SUPPORT_MC_LS |</a>
<a name="1599"><span class="lineNum">    1599 </span>            :                         AMD_CG_SUPPORT_DRM_LS |</a>
<a name="1600"><span class="lineNum">    1600 </span>            :                         AMD_CG_SUPPORT_UVD_MGCG |</a>
<a name="1601"><span class="lineNum">    1601 </span>            :                         AMD_CG_SUPPORT_VCE_MGCG;</a>
<a name="1602"><span class="lineNum">    1602 </span><span class="lineNoCov">          0 :                 adev-&gt;pg_flags = 0;</span></a>
<a name="1603"><span class="lineNum">    1603 </span><span class="lineNoCov">          0 :                 adev-&gt;external_rev_id = adev-&gt;rev_id + 0x50;</span></a>
<a name="1604"><span class="lineNum">    1604 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1605"><span class="lineNum">    1605 </span>            :         case CHIP_POLARIS12:</a>
<a name="1606"><span class="lineNum">    1606 </span><span class="lineNoCov">          0 :                 adev-&gt;cg_flags = AMD_CG_SUPPORT_GFX_MGCG |</span></a>
<a name="1607"><span class="lineNum">    1607 </span>            :                         AMD_CG_SUPPORT_GFX_RLC_LS |</a>
<a name="1608"><span class="lineNum">    1608 </span>            :                         AMD_CG_SUPPORT_GFX_CP_LS |</a>
<a name="1609"><span class="lineNum">    1609 </span>            :                         AMD_CG_SUPPORT_GFX_CGCG |</a>
<a name="1610"><span class="lineNum">    1610 </span>            :                         AMD_CG_SUPPORT_GFX_CGLS |</a>
<a name="1611"><span class="lineNum">    1611 </span>            :                         AMD_CG_SUPPORT_GFX_3D_CGCG |</a>
<a name="1612"><span class="lineNum">    1612 </span>            :                         AMD_CG_SUPPORT_GFX_3D_CGLS |</a>
<a name="1613"><span class="lineNum">    1613 </span>            :                         AMD_CG_SUPPORT_SDMA_MGCG |</a>
<a name="1614"><span class="lineNum">    1614 </span>            :                         AMD_CG_SUPPORT_SDMA_LS |</a>
<a name="1615"><span class="lineNum">    1615 </span>            :                         AMD_CG_SUPPORT_BIF_MGCG |</a>
<a name="1616"><span class="lineNum">    1616 </span>            :                         AMD_CG_SUPPORT_BIF_LS |</a>
<a name="1617"><span class="lineNum">    1617 </span>            :                         AMD_CG_SUPPORT_HDP_MGCG |</a>
<a name="1618"><span class="lineNum">    1618 </span>            :                         AMD_CG_SUPPORT_HDP_LS |</a>
<a name="1619"><span class="lineNum">    1619 </span>            :                         AMD_CG_SUPPORT_ROM_MGCG |</a>
<a name="1620"><span class="lineNum">    1620 </span>            :                         AMD_CG_SUPPORT_MC_MGCG |</a>
<a name="1621"><span class="lineNum">    1621 </span>            :                         AMD_CG_SUPPORT_MC_LS |</a>
<a name="1622"><span class="lineNum">    1622 </span>            :                         AMD_CG_SUPPORT_DRM_LS |</a>
<a name="1623"><span class="lineNum">    1623 </span>            :                         AMD_CG_SUPPORT_UVD_MGCG |</a>
<a name="1624"><span class="lineNum">    1624 </span>            :                         AMD_CG_SUPPORT_VCE_MGCG;</a>
<a name="1625"><span class="lineNum">    1625 </span><span class="lineNoCov">          0 :                 adev-&gt;pg_flags = 0;</span></a>
<a name="1626"><span class="lineNum">    1626 </span><span class="lineNoCov">          0 :                 adev-&gt;external_rev_id = adev-&gt;rev_id + 0x64;</span></a>
<a name="1627"><span class="lineNum">    1627 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1628"><span class="lineNum">    1628 </span>            :         case CHIP_VEGAM:</a>
<a name="1629"><span class="lineNum">    1629 </span><span class="lineNoCov">          0 :                 adev-&gt;cg_flags = 0;</span></a>
<a name="1630"><span class="lineNum">    1630 </span>            :                         /*AMD_CG_SUPPORT_GFX_MGCG |</a>
<a name="1631"><span class="lineNum">    1631 </span>            :                         AMD_CG_SUPPORT_GFX_RLC_LS |</a>
<a name="1632"><span class="lineNum">    1632 </span>            :                         AMD_CG_SUPPORT_GFX_CP_LS |</a>
<a name="1633"><span class="lineNum">    1633 </span>            :                         AMD_CG_SUPPORT_GFX_CGCG |</a>
<a name="1634"><span class="lineNum">    1634 </span>            :                         AMD_CG_SUPPORT_GFX_CGLS |</a>
<a name="1635"><span class="lineNum">    1635 </span>            :                         AMD_CG_SUPPORT_GFX_3D_CGCG |</a>
<a name="1636"><span class="lineNum">    1636 </span>            :                         AMD_CG_SUPPORT_GFX_3D_CGLS |</a>
<a name="1637"><span class="lineNum">    1637 </span>            :                         AMD_CG_SUPPORT_SDMA_MGCG |</a>
<a name="1638"><span class="lineNum">    1638 </span>            :                         AMD_CG_SUPPORT_SDMA_LS |</a>
<a name="1639"><span class="lineNum">    1639 </span>            :                         AMD_CG_SUPPORT_BIF_MGCG |</a>
<a name="1640"><span class="lineNum">    1640 </span>            :                         AMD_CG_SUPPORT_BIF_LS |</a>
<a name="1641"><span class="lineNum">    1641 </span>            :                         AMD_CG_SUPPORT_HDP_MGCG |</a>
<a name="1642"><span class="lineNum">    1642 </span>            :                         AMD_CG_SUPPORT_HDP_LS |</a>
<a name="1643"><span class="lineNum">    1643 </span>            :                         AMD_CG_SUPPORT_ROM_MGCG |</a>
<a name="1644"><span class="lineNum">    1644 </span>            :                         AMD_CG_SUPPORT_MC_MGCG |</a>
<a name="1645"><span class="lineNum">    1645 </span>            :                         AMD_CG_SUPPORT_MC_LS |</a>
<a name="1646"><span class="lineNum">    1646 </span>            :                         AMD_CG_SUPPORT_DRM_LS |</a>
<a name="1647"><span class="lineNum">    1647 </span>            :                         AMD_CG_SUPPORT_UVD_MGCG |</a>
<a name="1648"><span class="lineNum">    1648 </span>            :                         AMD_CG_SUPPORT_VCE_MGCG;*/</a>
<a name="1649"><span class="lineNum">    1649 </span><span class="lineNoCov">          0 :                 adev-&gt;pg_flags = 0;</span></a>
<a name="1650"><span class="lineNum">    1650 </span><span class="lineNoCov">          0 :                 adev-&gt;external_rev_id = adev-&gt;rev_id + 0x6E;</span></a>
<a name="1651"><span class="lineNum">    1651 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1652"><span class="lineNum">    1652 </span>            :         case CHIP_CARRIZO:</a>
<a name="1653"><span class="lineNum">    1653 </span><span class="lineNoCov">          0 :                 adev-&gt;cg_flags = AMD_CG_SUPPORT_UVD_MGCG |</span></a>
<a name="1654"><span class="lineNum">    1654 </span>            :                         AMD_CG_SUPPORT_GFX_MGCG |</a>
<a name="1655"><span class="lineNum">    1655 </span>            :                         AMD_CG_SUPPORT_GFX_MGLS |</a>
<a name="1656"><span class="lineNum">    1656 </span>            :                         AMD_CG_SUPPORT_GFX_RLC_LS |</a>
<a name="1657"><span class="lineNum">    1657 </span>            :                         AMD_CG_SUPPORT_GFX_CP_LS |</a>
<a name="1658"><span class="lineNum">    1658 </span>            :                         AMD_CG_SUPPORT_GFX_CGTS |</a>
<a name="1659"><span class="lineNum">    1659 </span>            :                         AMD_CG_SUPPORT_GFX_CGTS_LS |</a>
<a name="1660"><span class="lineNum">    1660 </span>            :                         AMD_CG_SUPPORT_GFX_CGCG |</a>
<a name="1661"><span class="lineNum">    1661 </span>            :                         AMD_CG_SUPPORT_GFX_CGLS |</a>
<a name="1662"><span class="lineNum">    1662 </span>            :                         AMD_CG_SUPPORT_BIF_LS |</a>
<a name="1663"><span class="lineNum">    1663 </span>            :                         AMD_CG_SUPPORT_HDP_MGCG |</a>
<a name="1664"><span class="lineNum">    1664 </span>            :                         AMD_CG_SUPPORT_HDP_LS |</a>
<a name="1665"><span class="lineNum">    1665 </span>            :                         AMD_CG_SUPPORT_SDMA_MGCG |</a>
<a name="1666"><span class="lineNum">    1666 </span>            :                         AMD_CG_SUPPORT_SDMA_LS |</a>
<a name="1667"><span class="lineNum">    1667 </span>            :                         AMD_CG_SUPPORT_VCE_MGCG;</a>
<a name="1668"><span class="lineNum">    1668 </span>            :                 /* rev0 hardware requires workarounds to support PG */</a>
<a name="1669"><span class="lineNum">    1669 </span><span class="lineNoCov">          0 :                 adev-&gt;pg_flags = 0;</span></a>
<a name="1670"><span class="lineNum">    1670 </span><span class="lineNoCov">          0 :                 if (adev-&gt;rev_id != 0x00 || CZ_REV_BRISTOL(adev-&gt;pdev-&gt;revision)) {</span></a>
<a name="1671"><span class="lineNum">    1671 </span><span class="lineNoCov">          0 :                         adev-&gt;pg_flags |= AMD_PG_SUPPORT_GFX_SMG |</span></a>
<a name="1672"><span class="lineNum">    1672 </span>            :                                 AMD_PG_SUPPORT_GFX_PIPELINE |</a>
<a name="1673"><span class="lineNum">    1673 </span>            :                                 AMD_PG_SUPPORT_CP |</a>
<a name="1674"><span class="lineNum">    1674 </span>            :                                 AMD_PG_SUPPORT_UVD |</a>
<a name="1675"><span class="lineNum">    1675 </span>            :                                 AMD_PG_SUPPORT_VCE;</a>
<a name="1676"><span class="lineNum">    1676 </span>            :                 }</a>
<a name="1677"><span class="lineNum">    1677 </span><span class="lineNoCov">          0 :                 adev-&gt;external_rev_id = adev-&gt;rev_id + 0x1;</span></a>
<a name="1678"><span class="lineNum">    1678 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1679"><span class="lineNum">    1679 </span>            :         case CHIP_STONEY:</a>
<a name="1680"><span class="lineNum">    1680 </span><span class="lineNoCov">          0 :                 adev-&gt;cg_flags = AMD_CG_SUPPORT_UVD_MGCG |</span></a>
<a name="1681"><span class="lineNum">    1681 </span>            :                         AMD_CG_SUPPORT_GFX_MGCG |</a>
<a name="1682"><span class="lineNum">    1682 </span>            :                         AMD_CG_SUPPORT_GFX_MGLS |</a>
<a name="1683"><span class="lineNum">    1683 </span>            :                         AMD_CG_SUPPORT_GFX_RLC_LS |</a>
<a name="1684"><span class="lineNum">    1684 </span>            :                         AMD_CG_SUPPORT_GFX_CP_LS |</a>
<a name="1685"><span class="lineNum">    1685 </span>            :                         AMD_CG_SUPPORT_GFX_CGTS |</a>
<a name="1686"><span class="lineNum">    1686 </span>            :                         AMD_CG_SUPPORT_GFX_CGTS_LS |</a>
<a name="1687"><span class="lineNum">    1687 </span>            :                         AMD_CG_SUPPORT_GFX_CGLS |</a>
<a name="1688"><span class="lineNum">    1688 </span>            :                         AMD_CG_SUPPORT_BIF_LS |</a>
<a name="1689"><span class="lineNum">    1689 </span>            :                         AMD_CG_SUPPORT_HDP_MGCG |</a>
<a name="1690"><span class="lineNum">    1690 </span>            :                         AMD_CG_SUPPORT_HDP_LS |</a>
<a name="1691"><span class="lineNum">    1691 </span>            :                         AMD_CG_SUPPORT_SDMA_MGCG |</a>
<a name="1692"><span class="lineNum">    1692 </span>            :                         AMD_CG_SUPPORT_SDMA_LS |</a>
<a name="1693"><span class="lineNum">    1693 </span>            :                         AMD_CG_SUPPORT_VCE_MGCG;</a>
<a name="1694"><span class="lineNum">    1694 </span><span class="lineNoCov">          0 :                 adev-&gt;pg_flags = AMD_PG_SUPPORT_GFX_PG |</span></a>
<a name="1695"><span class="lineNum">    1695 </span>            :                         AMD_PG_SUPPORT_GFX_SMG |</a>
<a name="1696"><span class="lineNum">    1696 </span>            :                         AMD_PG_SUPPORT_GFX_PIPELINE |</a>
<a name="1697"><span class="lineNum">    1697 </span>            :                         AMD_PG_SUPPORT_CP |</a>
<a name="1698"><span class="lineNum">    1698 </span>            :                         AMD_PG_SUPPORT_UVD |</a>
<a name="1699"><span class="lineNum">    1699 </span>            :                         AMD_PG_SUPPORT_VCE;</a>
<a name="1700"><span class="lineNum">    1700 </span><span class="lineNoCov">          0 :                 adev-&gt;external_rev_id = adev-&gt;rev_id + 0x61;</span></a>
<a name="1701"><span class="lineNum">    1701 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1702"><span class="lineNum">    1702 </span>            :         default:</a>
<a name="1703"><span class="lineNum">    1703 </span>            :                 /* FIXME: not supported yet */</a>
<a name="1704"><span class="lineNum">    1704 </span>            :                 return -EINVAL;</a>
<a name="1705"><span class="lineNum">    1705 </span>            :         }</a>
<a name="1706"><span class="lineNum">    1706 </span>            : </a>
<a name="1707"><span class="lineNum">    1707 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev)) {</span></a>
<a name="1708"><span class="lineNum">    1708 </span><span class="lineNoCov">          0 :                 amdgpu_virt_init_setting(adev);</span></a>
<a name="1709"><span class="lineNum">    1709 </span><span class="lineNoCov">          0 :                 xgpu_vi_mailbox_set_irq_funcs(adev);</span></a>
<a name="1710"><span class="lineNum">    1710 </span>            :         }</a>
<a name="1711"><span class="lineNum">    1711 </span>            : </a>
<a name="1712"><span class="lineNum">    1712 </span>            :         return 0;</a>
<a name="1713"><span class="lineNum">    1713 </span>            : }</a>
<a name="1714"><span class="lineNum">    1714 </span>            : </a>
<a name="1715"><span class="lineNum">    1715 </span><span class="lineNoCov">          0 : static int vi_common_late_init(void *handle)</span></a>
<a name="1716"><span class="lineNum">    1716 </span>            : {</a>
<a name="1717"><span class="lineNum">    1717 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="1718"><span class="lineNum">    1718 </span>            : </a>
<a name="1719"><span class="lineNum">    1719 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev))</span></a>
<a name="1720"><span class="lineNum">    1720 </span><span class="lineNoCov">          0 :                 xgpu_vi_mailbox_get_irq(adev);</span></a>
<a name="1721"><span class="lineNum">    1721 </span>            : </a>
<a name="1722"><span class="lineNum">    1722 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1723"><span class="lineNum">    1723 </span>            : }</a>
<a name="1724"><span class="lineNum">    1724 </span>            : </a>
<a name="1725"><span class="lineNum">    1725 </span><span class="lineNoCov">          0 : static int vi_common_sw_init(void *handle)</span></a>
<a name="1726"><span class="lineNum">    1726 </span>            : {</a>
<a name="1727"><span class="lineNum">    1727 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="1728"><span class="lineNum">    1728 </span>            : </a>
<a name="1729"><span class="lineNum">    1729 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev))</span></a>
<a name="1730"><span class="lineNum">    1730 </span><span class="lineNoCov">          0 :                 xgpu_vi_mailbox_add_irq_id(adev);</span></a>
<a name="1731"><span class="lineNum">    1731 </span>            : </a>
<a name="1732"><span class="lineNum">    1732 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1733"><span class="lineNum">    1733 </span>            : }</a>
<a name="1734"><span class="lineNum">    1734 </span>            : </a>
<a name="1735"><span class="lineNum">    1735 </span><span class="lineNoCov">          0 : static int vi_common_sw_fini(void *handle)</span></a>
<a name="1736"><span class="lineNum">    1736 </span>            : {</a>
<a name="1737"><span class="lineNum">    1737 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1738"><span class="lineNum">    1738 </span>            : }</a>
<a name="1739"><span class="lineNum">    1739 </span>            : </a>
<a name="1740"><span class="lineNum">    1740 </span><span class="lineNoCov">          0 : static int vi_common_hw_init(void *handle)</span></a>
<a name="1741"><span class="lineNum">    1741 </span>            : {</a>
<a name="1742"><span class="lineNum">    1742 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="1743"><span class="lineNum">    1743 </span>            : </a>
<a name="1744"><span class="lineNum">    1744 </span>            :         /* move the golden regs per IP block */</a>
<a name="1745"><span class="lineNum">    1745 </span><span class="lineNoCov">          0 :         vi_init_golden_registers(adev);</span></a>
<a name="1746"><span class="lineNum">    1746 </span>            :         /* enable pcie gen2/3 link */</a>
<a name="1747"><span class="lineNum">    1747 </span><span class="lineNoCov">          0 :         vi_pcie_gen3_enable(adev);</span></a>
<a name="1748"><span class="lineNum">    1748 </span>            :         /* enable aspm */</a>
<a name="1749"><span class="lineNum">    1749 </span><span class="lineNoCov">          0 :         vi_program_aspm(adev);</span></a>
<a name="1750"><span class="lineNum">    1750 </span>            :         /* enable the doorbell aperture */</a>
<a name="1751"><span class="lineNum">    1751 </span><span class="lineNoCov">          0 :         vi_enable_doorbell_aperture(adev, true);</span></a>
<a name="1752"><span class="lineNum">    1752 </span>            : </a>
<a name="1753"><span class="lineNum">    1753 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1754"><span class="lineNum">    1754 </span>            : }</a>
<a name="1755"><span class="lineNum">    1755 </span>            : </a>
<a name="1756"><span class="lineNum">    1756 </span><span class="lineNoCov">          0 : static int vi_common_hw_fini(void *handle)</span></a>
<a name="1757"><span class="lineNum">    1757 </span>            : {</a>
<a name="1758"><span class="lineNum">    1758 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="1759"><span class="lineNum">    1759 </span>            : </a>
<a name="1760"><span class="lineNum">    1760 </span>            :         /* enable the doorbell aperture */</a>
<a name="1761"><span class="lineNum">    1761 </span><span class="lineNoCov">          0 :         vi_enable_doorbell_aperture(adev, false);</span></a>
<a name="1762"><span class="lineNum">    1762 </span>            : </a>
<a name="1763"><span class="lineNum">    1763 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev))</span></a>
<a name="1764"><span class="lineNum">    1764 </span><span class="lineNoCov">          0 :                 xgpu_vi_mailbox_put_irq(adev);</span></a>
<a name="1765"><span class="lineNum">    1765 </span>            : </a>
<a name="1766"><span class="lineNum">    1766 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1767"><span class="lineNum">    1767 </span>            : }</a>
<a name="1768"><span class="lineNum">    1768 </span>            : </a>
<a name="1769"><span class="lineNum">    1769 </span><span class="lineNoCov">          0 : static int vi_common_suspend(void *handle)</span></a>
<a name="1770"><span class="lineNum">    1770 </span>            : {</a>
<a name="1771"><span class="lineNum">    1771 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="1772"><span class="lineNum">    1772 </span>            : </a>
<a name="1773"><span class="lineNum">    1773 </span><span class="lineNoCov">          0 :         return vi_common_hw_fini(adev);</span></a>
<a name="1774"><span class="lineNum">    1774 </span>            : }</a>
<a name="1775"><span class="lineNum">    1775 </span>            : </a>
<a name="1776"><span class="lineNum">    1776 </span><span class="lineNoCov">          0 : static int vi_common_resume(void *handle)</span></a>
<a name="1777"><span class="lineNum">    1777 </span>            : {</a>
<a name="1778"><span class="lineNum">    1778 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="1779"><span class="lineNum">    1779 </span>            : </a>
<a name="1780"><span class="lineNum">    1780 </span><span class="lineNoCov">          0 :         return vi_common_hw_init(adev);</span></a>
<a name="1781"><span class="lineNum">    1781 </span>            : }</a>
<a name="1782"><span class="lineNum">    1782 </span>            : </a>
<a name="1783"><span class="lineNum">    1783 </span><span class="lineNoCov">          0 : static bool vi_common_is_idle(void *handle)</span></a>
<a name="1784"><span class="lineNum">    1784 </span>            : {</a>
<a name="1785"><span class="lineNum">    1785 </span><span class="lineNoCov">          0 :         return true;</span></a>
<a name="1786"><span class="lineNum">    1786 </span>            : }</a>
<a name="1787"><span class="lineNum">    1787 </span>            : </a>
<a name="1788"><span class="lineNum">    1788 </span><span class="lineNoCov">          0 : static int vi_common_wait_for_idle(void *handle)</span></a>
<a name="1789"><span class="lineNum">    1789 </span>            : {</a>
<a name="1790"><span class="lineNum">    1790 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1791"><span class="lineNum">    1791 </span>            : }</a>
<a name="1792"><span class="lineNum">    1792 </span>            : </a>
<a name="1793"><span class="lineNum">    1793 </span><span class="lineNoCov">          0 : static int vi_common_soft_reset(void *handle)</span></a>
<a name="1794"><span class="lineNum">    1794 </span>            : {</a>
<a name="1795"><span class="lineNum">    1795 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1796"><span class="lineNum">    1796 </span>            : }</a>
<a name="1797"><span class="lineNum">    1797 </span>            : </a>
<a name="1798"><span class="lineNum">    1798 </span><span class="lineNoCov">          0 : static void vi_update_bif_medium_grain_light_sleep(struct amdgpu_device *adev,</span></a>
<a name="1799"><span class="lineNum">    1799 </span>            :                                                    bool enable)</a>
<a name="1800"><span class="lineNum">    1800 </span>            : {</a>
<a name="1801"><span class="lineNum">    1801 </span>            :         uint32_t temp, data;</a>
<a name="1802"><span class="lineNum">    1802 </span>            : </a>
<a name="1803"><span class="lineNum">    1803 </span><span class="lineNoCov">          0 :         temp = data = RREG32_PCIE(ixPCIE_CNTL2);</span></a>
<a name="1804"><span class="lineNum">    1804 </span>            : </a>
<a name="1805"><span class="lineNum">    1805 </span><span class="lineNoCov">          0 :         if (enable &amp;&amp; (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_BIF_LS))</span></a>
<a name="1806"><span class="lineNum">    1806 </span><span class="lineNoCov">          0 :                 data |= PCIE_CNTL2__SLV_MEM_LS_EN_MASK |</span></a>
<a name="1807"><span class="lineNum">    1807 </span>            :                                 PCIE_CNTL2__MST_MEM_LS_EN_MASK |</a>
<a name="1808"><span class="lineNum">    1808 </span>            :                                 PCIE_CNTL2__REPLAY_MEM_LS_EN_MASK;</a>
<a name="1809"><span class="lineNum">    1809 </span>            :         else</a>
<a name="1810"><span class="lineNum">    1810 </span><span class="lineNoCov">          0 :                 data &amp;= ~(PCIE_CNTL2__SLV_MEM_LS_EN_MASK |</span></a>
<a name="1811"><span class="lineNum">    1811 </span>            :                                 PCIE_CNTL2__MST_MEM_LS_EN_MASK |</a>
<a name="1812"><span class="lineNum">    1812 </span>            :                                 PCIE_CNTL2__REPLAY_MEM_LS_EN_MASK);</a>
<a name="1813"><span class="lineNum">    1813 </span>            : </a>
<a name="1814"><span class="lineNum">    1814 </span><span class="lineNoCov">          0 :         if (temp != data)</span></a>
<a name="1815"><span class="lineNum">    1815 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(ixPCIE_CNTL2, data);</span></a>
<a name="1816"><span class="lineNum">    1816 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1817"><span class="lineNum">    1817 </span>            : </a>
<a name="1818"><span class="lineNum">    1818 </span><span class="lineNoCov">          0 : static void vi_update_hdp_medium_grain_clock_gating(struct amdgpu_device *adev,</span></a>
<a name="1819"><span class="lineNum">    1819 </span>            :                                                     bool enable)</a>
<a name="1820"><span class="lineNum">    1820 </span>            : {</a>
<a name="1821"><span class="lineNum">    1821 </span>            :         uint32_t temp, data;</a>
<a name="1822"><span class="lineNum">    1822 </span>            : </a>
<a name="1823"><span class="lineNum">    1823 </span><span class="lineNoCov">          0 :         temp = data = RREG32(mmHDP_HOST_PATH_CNTL);</span></a>
<a name="1824"><span class="lineNum">    1824 </span>            : </a>
<a name="1825"><span class="lineNum">    1825 </span><span class="lineNoCov">          0 :         if (enable &amp;&amp; (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_HDP_MGCG))</span></a>
<a name="1826"><span class="lineNum">    1826 </span><span class="lineNoCov">          0 :                 data &amp;= ~HDP_HOST_PATH_CNTL__CLOCK_GATING_DIS_MASK;</span></a>
<a name="1827"><span class="lineNum">    1827 </span>            :         else</a>
<a name="1828"><span class="lineNum">    1828 </span><span class="lineNoCov">          0 :                 data |= HDP_HOST_PATH_CNTL__CLOCK_GATING_DIS_MASK;</span></a>
<a name="1829"><span class="lineNum">    1829 </span>            : </a>
<a name="1830"><span class="lineNum">    1830 </span><span class="lineNoCov">          0 :         if (temp != data)</span></a>
<a name="1831"><span class="lineNum">    1831 </span><span class="lineNoCov">          0 :                 WREG32(mmHDP_HOST_PATH_CNTL, data);</span></a>
<a name="1832"><span class="lineNum">    1832 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1833"><span class="lineNum">    1833 </span>            : </a>
<a name="1834"><span class="lineNum">    1834 </span><span class="lineNoCov">          0 : static void vi_update_hdp_light_sleep(struct amdgpu_device *adev,</span></a>
<a name="1835"><span class="lineNum">    1835 </span>            :                                       bool enable)</a>
<a name="1836"><span class="lineNum">    1836 </span>            : {</a>
<a name="1837"><span class="lineNum">    1837 </span>            :         uint32_t temp, data;</a>
<a name="1838"><span class="lineNum">    1838 </span>            : </a>
<a name="1839"><span class="lineNum">    1839 </span><span class="lineNoCov">          0 :         temp = data = RREG32(mmHDP_MEM_POWER_LS);</span></a>
<a name="1840"><span class="lineNum">    1840 </span>            : </a>
<a name="1841"><span class="lineNum">    1841 </span><span class="lineNoCov">          0 :         if (enable &amp;&amp; (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_HDP_LS))</span></a>
<a name="1842"><span class="lineNum">    1842 </span><span class="lineNoCov">          0 :                 data |= HDP_MEM_POWER_LS__LS_ENABLE_MASK;</span></a>
<a name="1843"><span class="lineNum">    1843 </span>            :         else</a>
<a name="1844"><span class="lineNum">    1844 </span><span class="lineNoCov">          0 :                 data &amp;= ~HDP_MEM_POWER_LS__LS_ENABLE_MASK;</span></a>
<a name="1845"><span class="lineNum">    1845 </span>            : </a>
<a name="1846"><span class="lineNum">    1846 </span><span class="lineNoCov">          0 :         if (temp != data)</span></a>
<a name="1847"><span class="lineNum">    1847 </span><span class="lineNoCov">          0 :                 WREG32(mmHDP_MEM_POWER_LS, data);</span></a>
<a name="1848"><span class="lineNum">    1848 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1849"><span class="lineNum">    1849 </span>            : </a>
<a name="1850"><span class="lineNum">    1850 </span><span class="lineNoCov">          0 : static void vi_update_drm_light_sleep(struct amdgpu_device *adev,</span></a>
<a name="1851"><span class="lineNum">    1851 </span>            :                                       bool enable)</a>
<a name="1852"><span class="lineNum">    1852 </span>            : {</a>
<a name="1853"><span class="lineNum">    1853 </span>            :         uint32_t temp, data;</a>
<a name="1854"><span class="lineNum">    1854 </span>            : </a>
<a name="1855"><span class="lineNum">    1855 </span><span class="lineNoCov">          0 :         temp = data = RREG32(0x157a);</span></a>
<a name="1856"><span class="lineNum">    1856 </span>            : </a>
<a name="1857"><span class="lineNum">    1857 </span><span class="lineNoCov">          0 :         if (enable &amp;&amp; (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_DRM_LS))</span></a>
<a name="1858"><span class="lineNum">    1858 </span><span class="lineNoCov">          0 :                 data |= 1;</span></a>
<a name="1859"><span class="lineNum">    1859 </span>            :         else</a>
<a name="1860"><span class="lineNum">    1860 </span><span class="lineNoCov">          0 :                 data &amp;= ~1;</span></a>
<a name="1861"><span class="lineNum">    1861 </span>            : </a>
<a name="1862"><span class="lineNum">    1862 </span><span class="lineNoCov">          0 :         if (temp != data)</span></a>
<a name="1863"><span class="lineNum">    1863 </span><span class="lineNoCov">          0 :                 WREG32(0x157a, data);</span></a>
<a name="1864"><span class="lineNum">    1864 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1865"><span class="lineNum">    1865 </span>            : </a>
<a name="1866"><span class="lineNum">    1866 </span>            : </a>
<a name="1867"><span class="lineNum">    1867 </span><span class="lineNoCov">          0 : static void vi_update_rom_medium_grain_clock_gating(struct amdgpu_device *adev,</span></a>
<a name="1868"><span class="lineNum">    1868 </span>            :                                                     bool enable)</a>
<a name="1869"><span class="lineNum">    1869 </span>            : {</a>
<a name="1870"><span class="lineNum">    1870 </span>            :         uint32_t temp, data;</a>
<a name="1871"><span class="lineNum">    1871 </span>            : </a>
<a name="1872"><span class="lineNum">    1872 </span><span class="lineNoCov">          0 :         temp = data = RREG32_SMC(ixCGTT_ROM_CLK_CTRL0);</span></a>
<a name="1873"><span class="lineNum">    1873 </span>            : </a>
<a name="1874"><span class="lineNum">    1874 </span><span class="lineNoCov">          0 :         if (enable &amp;&amp; (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_ROM_MGCG))</span></a>
<a name="1875"><span class="lineNum">    1875 </span><span class="lineNoCov">          0 :                 data &amp;= ~(CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE0_MASK |</span></a>
<a name="1876"><span class="lineNum">    1876 </span>            :                                 CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE1_MASK);</a>
<a name="1877"><span class="lineNum">    1877 </span>            :         else</a>
<a name="1878"><span class="lineNum">    1878 </span><span class="lineNoCov">          0 :                 data |= CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE0_MASK |</span></a>
<a name="1879"><span class="lineNum">    1879 </span>            :                                 CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE1_MASK;</a>
<a name="1880"><span class="lineNum">    1880 </span>            : </a>
<a name="1881"><span class="lineNum">    1881 </span><span class="lineNoCov">          0 :         if (temp != data)</span></a>
<a name="1882"><span class="lineNum">    1882 </span><span class="lineNoCov">          0 :                 WREG32_SMC(ixCGTT_ROM_CLK_CTRL0, data);</span></a>
<a name="1883"><span class="lineNum">    1883 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1884"><span class="lineNum">    1884 </span>            : </a>
<a name="1885"><span class="lineNum">    1885 </span><span class="lineNoCov">          0 : static int vi_common_set_clockgating_state_by_smu(void *handle,</span></a>
<a name="1886"><span class="lineNum">    1886 </span>            :                                            enum amd_clockgating_state state)</a>
<a name="1887"><span class="lineNum">    1887 </span>            : {</a>
<a name="1888"><span class="lineNum">    1888 </span><span class="lineNoCov">          0 :         uint32_t msg_id, pp_state = 0;</span></a>
<a name="1889"><span class="lineNum">    1889 </span><span class="lineNoCov">          0 :         uint32_t pp_support_state = 0;</span></a>
<a name="1890"><span class="lineNum">    1890 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="1891"><span class="lineNum">    1891 </span>            : </a>
<a name="1892"><span class="lineNum">    1892 </span><span class="lineNoCov">          0 :         if (adev-&gt;cg_flags &amp; (AMD_CG_SUPPORT_MC_LS | AMD_CG_SUPPORT_MC_MGCG)) {</span></a>
<a name="1893"><span class="lineNum">    1893 </span><span class="lineNoCov">          0 :                 if (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_MC_LS) {</span></a>
<a name="1894"><span class="lineNum">    1894 </span><span class="lineNoCov">          0 :                         pp_support_state = PP_STATE_SUPPORT_LS;</span></a>
<a name="1895"><span class="lineNum">    1895 </span><span class="lineNoCov">          0 :                         pp_state = PP_STATE_LS;</span></a>
<a name="1896"><span class="lineNum">    1896 </span>            :                 }</a>
<a name="1897"><span class="lineNum">    1897 </span><span class="lineNoCov">          0 :                 if (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_MC_MGCG) {</span></a>
<a name="1898"><span class="lineNum">    1898 </span><span class="lineNoCov">          0 :                         pp_support_state |= PP_STATE_SUPPORT_CG;</span></a>
<a name="1899"><span class="lineNum">    1899 </span><span class="lineNoCov">          0 :                         pp_state |= PP_STATE_CG;</span></a>
<a name="1900"><span class="lineNum">    1900 </span>            :                 }</a>
<a name="1901"><span class="lineNum">    1901 </span><span class="lineNoCov">          0 :                 if (state == AMD_CG_STATE_UNGATE)</span></a>
<a name="1902"><span class="lineNum">    1902 </span><span class="lineNoCov">          0 :                         pp_state = 0;</span></a>
<a name="1903"><span class="lineNum">    1903 </span><span class="lineNoCov">          0 :                 msg_id = PP_CG_MSG_ID(PP_GROUP_SYS,</span></a>
<a name="1904"><span class="lineNum">    1904 </span>            :                                PP_BLOCK_SYS_MC,</a>
<a name="1905"><span class="lineNum">    1905 </span>            :                                pp_support_state,</a>
<a name="1906"><span class="lineNum">    1906 </span>            :                                pp_state);</a>
<a name="1907"><span class="lineNum">    1907 </span><span class="lineNoCov">          0 :                 amdgpu_dpm_set_clockgating_by_smu(adev, msg_id);</span></a>
<a name="1908"><span class="lineNum">    1908 </span>            :         }</a>
<a name="1909"><span class="lineNum">    1909 </span>            : </a>
<a name="1910"><span class="lineNum">    1910 </span><span class="lineNoCov">          0 :         if (adev-&gt;cg_flags &amp; (AMD_CG_SUPPORT_SDMA_LS | AMD_CG_SUPPORT_SDMA_MGCG)) {</span></a>
<a name="1911"><span class="lineNum">    1911 </span><span class="lineNoCov">          0 :                 if (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_SDMA_LS) {</span></a>
<a name="1912"><span class="lineNum">    1912 </span><span class="lineNoCov">          0 :                         pp_support_state = PP_STATE_SUPPORT_LS;</span></a>
<a name="1913"><span class="lineNum">    1913 </span><span class="lineNoCov">          0 :                         pp_state = PP_STATE_LS;</span></a>
<a name="1914"><span class="lineNum">    1914 </span>            :                 }</a>
<a name="1915"><span class="lineNum">    1915 </span><span class="lineNoCov">          0 :                 if (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_SDMA_MGCG) {</span></a>
<a name="1916"><span class="lineNum">    1916 </span><span class="lineNoCov">          0 :                         pp_support_state |= PP_STATE_SUPPORT_CG;</span></a>
<a name="1917"><span class="lineNum">    1917 </span><span class="lineNoCov">          0 :                         pp_state |= PP_STATE_CG;</span></a>
<a name="1918"><span class="lineNum">    1918 </span>            :                 }</a>
<a name="1919"><span class="lineNum">    1919 </span><span class="lineNoCov">          0 :                 if (state == AMD_CG_STATE_UNGATE)</span></a>
<a name="1920"><span class="lineNum">    1920 </span><span class="lineNoCov">          0 :                         pp_state = 0;</span></a>
<a name="1921"><span class="lineNum">    1921 </span><span class="lineNoCov">          0 :                 msg_id = PP_CG_MSG_ID(PP_GROUP_SYS,</span></a>
<a name="1922"><span class="lineNum">    1922 </span>            :                                PP_BLOCK_SYS_SDMA,</a>
<a name="1923"><span class="lineNum">    1923 </span>            :                                pp_support_state,</a>
<a name="1924"><span class="lineNum">    1924 </span>            :                                pp_state);</a>
<a name="1925"><span class="lineNum">    1925 </span><span class="lineNoCov">          0 :                 amdgpu_dpm_set_clockgating_by_smu(adev, msg_id);</span></a>
<a name="1926"><span class="lineNum">    1926 </span>            :         }</a>
<a name="1927"><span class="lineNum">    1927 </span>            : </a>
<a name="1928"><span class="lineNum">    1928 </span><span class="lineNoCov">          0 :         if (adev-&gt;cg_flags &amp; (AMD_CG_SUPPORT_HDP_LS | AMD_CG_SUPPORT_HDP_MGCG)) {</span></a>
<a name="1929"><span class="lineNum">    1929 </span><span class="lineNoCov">          0 :                 if (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_HDP_LS) {</span></a>
<a name="1930"><span class="lineNum">    1930 </span><span class="lineNoCov">          0 :                         pp_support_state = PP_STATE_SUPPORT_LS;</span></a>
<a name="1931"><span class="lineNum">    1931 </span><span class="lineNoCov">          0 :                         pp_state = PP_STATE_LS;</span></a>
<a name="1932"><span class="lineNum">    1932 </span>            :                 }</a>
<a name="1933"><span class="lineNum">    1933 </span><span class="lineNoCov">          0 :                 if (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_HDP_MGCG) {</span></a>
<a name="1934"><span class="lineNum">    1934 </span><span class="lineNoCov">          0 :                         pp_support_state |= PP_STATE_SUPPORT_CG;</span></a>
<a name="1935"><span class="lineNum">    1935 </span><span class="lineNoCov">          0 :                         pp_state |= PP_STATE_CG;</span></a>
<a name="1936"><span class="lineNum">    1936 </span>            :                 }</a>
<a name="1937"><span class="lineNum">    1937 </span><span class="lineNoCov">          0 :                 if (state == AMD_CG_STATE_UNGATE)</span></a>
<a name="1938"><span class="lineNum">    1938 </span><span class="lineNoCov">          0 :                         pp_state = 0;</span></a>
<a name="1939"><span class="lineNum">    1939 </span><span class="lineNoCov">          0 :                 msg_id = PP_CG_MSG_ID(PP_GROUP_SYS,</span></a>
<a name="1940"><span class="lineNum">    1940 </span>            :                                PP_BLOCK_SYS_HDP,</a>
<a name="1941"><span class="lineNum">    1941 </span>            :                                pp_support_state,</a>
<a name="1942"><span class="lineNum">    1942 </span>            :                                pp_state);</a>
<a name="1943"><span class="lineNum">    1943 </span><span class="lineNoCov">          0 :                 amdgpu_dpm_set_clockgating_by_smu(adev, msg_id);</span></a>
<a name="1944"><span class="lineNum">    1944 </span>            :         }</a>
<a name="1945"><span class="lineNum">    1945 </span>            : </a>
<a name="1946"><span class="lineNum">    1946 </span>            : </a>
<a name="1947"><span class="lineNum">    1947 </span><span class="lineNoCov">          0 :         if (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_BIF_LS) {</span></a>
<a name="1948"><span class="lineNum">    1948 </span><span class="lineNoCov">          0 :                 if (state == AMD_CG_STATE_UNGATE)</span></a>
<a name="1949"><span class="lineNum">    1949 </span>            :                         pp_state = 0;</a>
<a name="1950"><span class="lineNum">    1950 </span>            :                 else</a>
<a name="1951"><span class="lineNum">    1951 </span><span class="lineNoCov">          0 :                         pp_state = PP_STATE_LS;</span></a>
<a name="1952"><span class="lineNum">    1952 </span>            : </a>
<a name="1953"><span class="lineNum">    1953 </span><span class="lineNoCov">          0 :                 msg_id = PP_CG_MSG_ID(PP_GROUP_SYS,</span></a>
<a name="1954"><span class="lineNum">    1954 </span>            :                                PP_BLOCK_SYS_BIF,</a>
<a name="1955"><span class="lineNum">    1955 </span>            :                                PP_STATE_SUPPORT_LS,</a>
<a name="1956"><span class="lineNum">    1956 </span>            :                                 pp_state);</a>
<a name="1957"><span class="lineNum">    1957 </span><span class="lineNoCov">          0 :                 amdgpu_dpm_set_clockgating_by_smu(adev, msg_id);</span></a>
<a name="1958"><span class="lineNum">    1958 </span>            :         }</a>
<a name="1959"><span class="lineNum">    1959 </span><span class="lineNoCov">          0 :         if (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_BIF_MGCG) {</span></a>
<a name="1960"><span class="lineNum">    1960 </span><span class="lineNoCov">          0 :                 if (state == AMD_CG_STATE_UNGATE)</span></a>
<a name="1961"><span class="lineNum">    1961 </span>            :                         pp_state = 0;</a>
<a name="1962"><span class="lineNum">    1962 </span>            :                 else</a>
<a name="1963"><span class="lineNum">    1963 </span><span class="lineNoCov">          0 :                         pp_state = PP_STATE_CG;</span></a>
<a name="1964"><span class="lineNum">    1964 </span>            : </a>
<a name="1965"><span class="lineNum">    1965 </span><span class="lineNoCov">          0 :                 msg_id = PP_CG_MSG_ID(PP_GROUP_SYS,</span></a>
<a name="1966"><span class="lineNum">    1966 </span>            :                                PP_BLOCK_SYS_BIF,</a>
<a name="1967"><span class="lineNum">    1967 </span>            :                                PP_STATE_SUPPORT_CG,</a>
<a name="1968"><span class="lineNum">    1968 </span>            :                                pp_state);</a>
<a name="1969"><span class="lineNum">    1969 </span><span class="lineNoCov">          0 :                 amdgpu_dpm_set_clockgating_by_smu(adev, msg_id);</span></a>
<a name="1970"><span class="lineNum">    1970 </span>            :         }</a>
<a name="1971"><span class="lineNum">    1971 </span>            : </a>
<a name="1972"><span class="lineNum">    1972 </span><span class="lineNoCov">          0 :         if (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_DRM_LS) {</span></a>
<a name="1973"><span class="lineNum">    1973 </span>            : </a>
<a name="1974"><span class="lineNum">    1974 </span><span class="lineNoCov">          0 :                 if (state == AMD_CG_STATE_UNGATE)</span></a>
<a name="1975"><span class="lineNum">    1975 </span>            :                         pp_state = 0;</a>
<a name="1976"><span class="lineNum">    1976 </span>            :                 else</a>
<a name="1977"><span class="lineNum">    1977 </span><span class="lineNoCov">          0 :                         pp_state = PP_STATE_LS;</span></a>
<a name="1978"><span class="lineNum">    1978 </span>            : </a>
<a name="1979"><span class="lineNum">    1979 </span><span class="lineNoCov">          0 :                 msg_id = PP_CG_MSG_ID(PP_GROUP_SYS,</span></a>
<a name="1980"><span class="lineNum">    1980 </span>            :                                PP_BLOCK_SYS_DRM,</a>
<a name="1981"><span class="lineNum">    1981 </span>            :                                PP_STATE_SUPPORT_LS,</a>
<a name="1982"><span class="lineNum">    1982 </span>            :                                pp_state);</a>
<a name="1983"><span class="lineNum">    1983 </span><span class="lineNoCov">          0 :                 amdgpu_dpm_set_clockgating_by_smu(adev, msg_id);</span></a>
<a name="1984"><span class="lineNum">    1984 </span>            :         }</a>
<a name="1985"><span class="lineNum">    1985 </span>            : </a>
<a name="1986"><span class="lineNum">    1986 </span><span class="lineNoCov">          0 :         if (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_ROM_MGCG) {</span></a>
<a name="1987"><span class="lineNum">    1987 </span>            : </a>
<a name="1988"><span class="lineNum">    1988 </span><span class="lineNoCov">          0 :                 if (state == AMD_CG_STATE_UNGATE)</span></a>
<a name="1989"><span class="lineNum">    1989 </span>            :                         pp_state = 0;</a>
<a name="1990"><span class="lineNum">    1990 </span>            :                 else</a>
<a name="1991"><span class="lineNum">    1991 </span><span class="lineNoCov">          0 :                         pp_state = PP_STATE_CG;</span></a>
<a name="1992"><span class="lineNum">    1992 </span>            : </a>
<a name="1993"><span class="lineNum">    1993 </span><span class="lineNoCov">          0 :                 msg_id = PP_CG_MSG_ID(PP_GROUP_SYS,</span></a>
<a name="1994"><span class="lineNum">    1994 </span>            :                                PP_BLOCK_SYS_ROM,</a>
<a name="1995"><span class="lineNum">    1995 </span>            :                                PP_STATE_SUPPORT_CG,</a>
<a name="1996"><span class="lineNum">    1996 </span>            :                                pp_state);</a>
<a name="1997"><span class="lineNum">    1997 </span><span class="lineNoCov">          0 :                 amdgpu_dpm_set_clockgating_by_smu(adev, msg_id);</span></a>
<a name="1998"><span class="lineNum">    1998 </span>            :         }</a>
<a name="1999"><span class="lineNum">    1999 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2000"><span class="lineNum">    2000 </span>            : }</a>
<a name="2001"><span class="lineNum">    2001 </span>            : </a>
<a name="2002"><span class="lineNum">    2002 </span><span class="lineNoCov">          0 : static int vi_common_set_clockgating_state(void *handle,</span></a>
<a name="2003"><span class="lineNum">    2003 </span>            :                                            enum amd_clockgating_state state)</a>
<a name="2004"><span class="lineNum">    2004 </span>            : {</a>
<a name="2005"><span class="lineNum">    2005 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="2006"><span class="lineNum">    2006 </span>            : </a>
<a name="2007"><span class="lineNum">    2007 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev))</span></a>
<a name="2008"><span class="lineNum">    2008 </span>            :                 return 0;</a>
<a name="2009"><span class="lineNum">    2009 </span>            : </a>
<a name="2010"><span class="lineNum">    2010 </span><span class="lineNoCov">          0 :         switch (adev-&gt;asic_type) {</span></a>
<a name="2011"><span class="lineNum">    2011 </span>            :         case CHIP_FIJI:</a>
<a name="2012"><span class="lineNum">    2012 </span><span class="lineNoCov">          0 :                 vi_update_bif_medium_grain_light_sleep(adev,</span></a>
<a name="2013"><span class="lineNum">    2013 </span>            :                                 state == AMD_CG_STATE_GATE);</a>
<a name="2014"><span class="lineNum">    2014 </span><span class="lineNoCov">          0 :                 vi_update_hdp_medium_grain_clock_gating(adev,</span></a>
<a name="2015"><span class="lineNum">    2015 </span>            :                                 state == AMD_CG_STATE_GATE);</a>
<a name="2016"><span class="lineNum">    2016 </span><span class="lineNoCov">          0 :                 vi_update_hdp_light_sleep(adev,</span></a>
<a name="2017"><span class="lineNum">    2017 </span>            :                                 state == AMD_CG_STATE_GATE);</a>
<a name="2018"><span class="lineNum">    2018 </span><span class="lineNoCov">          0 :                 vi_update_rom_medium_grain_clock_gating(adev,</span></a>
<a name="2019"><span class="lineNum">    2019 </span>            :                                 state == AMD_CG_STATE_GATE);</a>
<a name="2020"><span class="lineNum">    2020 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2021"><span class="lineNum">    2021 </span>            :         case CHIP_CARRIZO:</a>
<a name="2022"><span class="lineNum">    2022 </span>            :         case CHIP_STONEY:</a>
<a name="2023"><span class="lineNum">    2023 </span><span class="lineNoCov">          0 :                 vi_update_bif_medium_grain_light_sleep(adev,</span></a>
<a name="2024"><span class="lineNum">    2024 </span>            :                                 state == AMD_CG_STATE_GATE);</a>
<a name="2025"><span class="lineNum">    2025 </span><span class="lineNoCov">          0 :                 vi_update_hdp_medium_grain_clock_gating(adev,</span></a>
<a name="2026"><span class="lineNum">    2026 </span>            :                                 state == AMD_CG_STATE_GATE);</a>
<a name="2027"><span class="lineNum">    2027 </span><span class="lineNoCov">          0 :                 vi_update_hdp_light_sleep(adev,</span></a>
<a name="2028"><span class="lineNum">    2028 </span>            :                                 state == AMD_CG_STATE_GATE);</a>
<a name="2029"><span class="lineNum">    2029 </span><span class="lineNoCov">          0 :                 vi_update_drm_light_sleep(adev,</span></a>
<a name="2030"><span class="lineNum">    2030 </span>            :                                 state == AMD_CG_STATE_GATE);</a>
<a name="2031"><span class="lineNum">    2031 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2032"><span class="lineNum">    2032 </span>            :         case CHIP_TONGA:</a>
<a name="2033"><span class="lineNum">    2033 </span>            :         case CHIP_POLARIS10:</a>
<a name="2034"><span class="lineNum">    2034 </span>            :         case CHIP_POLARIS11:</a>
<a name="2035"><span class="lineNum">    2035 </span>            :         case CHIP_POLARIS12:</a>
<a name="2036"><span class="lineNum">    2036 </span>            :         case CHIP_VEGAM:</a>
<a name="2037"><span class="lineNum">    2037 </span><span class="lineNoCov">          0 :                 vi_common_set_clockgating_state_by_smu(adev, state);</span></a>
<a name="2038"><span class="lineNum">    2038 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2039"><span class="lineNum">    2039 </span>            :         default:</a>
<a name="2040"><span class="lineNum">    2040 </span>            :                 break;</a>
<a name="2041"><span class="lineNum">    2041 </span>            :         }</a>
<a name="2042"><span class="lineNum">    2042 </span>            :         return 0;</a>
<a name="2043"><span class="lineNum">    2043 </span>            : }</a>
<a name="2044"><span class="lineNum">    2044 </span>            : </a>
<a name="2045"><span class="lineNum">    2045 </span><span class="lineNoCov">          0 : static int vi_common_set_powergating_state(void *handle,</span></a>
<a name="2046"><span class="lineNum">    2046 </span>            :                                             enum amd_powergating_state state)</a>
<a name="2047"><span class="lineNum">    2047 </span>            : {</a>
<a name="2048"><span class="lineNum">    2048 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2049"><span class="lineNum">    2049 </span>            : }</a>
<a name="2050"><span class="lineNum">    2050 </span>            : </a>
<a name="2051"><span class="lineNum">    2051 </span><span class="lineNoCov">          0 : static void vi_common_get_clockgating_state(void *handle, u64 *flags)</span></a>
<a name="2052"><span class="lineNum">    2052 </span>            : {</a>
<a name="2053"><span class="lineNum">    2053 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="2054"><span class="lineNum">    2054 </span>            :         int data;</a>
<a name="2055"><span class="lineNum">    2055 </span>            : </a>
<a name="2056"><span class="lineNum">    2056 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev))</span></a>
<a name="2057"><span class="lineNum">    2057 </span><span class="lineNoCov">          0 :                 *flags = 0;</span></a>
<a name="2058"><span class="lineNum">    2058 </span>            : </a>
<a name="2059"><span class="lineNum">    2059 </span>            :         /* AMD_CG_SUPPORT_BIF_LS */</a>
<a name="2060"><span class="lineNum">    2060 </span><span class="lineNoCov">          0 :         data = RREG32_PCIE(ixPCIE_CNTL2);</span></a>
<a name="2061"><span class="lineNum">    2061 </span><span class="lineNoCov">          0 :         if (data &amp; PCIE_CNTL2__SLV_MEM_LS_EN_MASK)</span></a>
<a name="2062"><span class="lineNum">    2062 </span><span class="lineNoCov">          0 :                 *flags |= AMD_CG_SUPPORT_BIF_LS;</span></a>
<a name="2063"><span class="lineNum">    2063 </span>            : </a>
<a name="2064"><span class="lineNum">    2064 </span>            :         /* AMD_CG_SUPPORT_HDP_LS */</a>
<a name="2065"><span class="lineNum">    2065 </span><span class="lineNoCov">          0 :         data = RREG32(mmHDP_MEM_POWER_LS);</span></a>
<a name="2066"><span class="lineNum">    2066 </span><span class="lineNoCov">          0 :         if (data &amp; HDP_MEM_POWER_LS__LS_ENABLE_MASK)</span></a>
<a name="2067"><span class="lineNum">    2067 </span><span class="lineNoCov">          0 :                 *flags |= AMD_CG_SUPPORT_HDP_LS;</span></a>
<a name="2068"><span class="lineNum">    2068 </span>            : </a>
<a name="2069"><span class="lineNum">    2069 </span>            :         /* AMD_CG_SUPPORT_HDP_MGCG */</a>
<a name="2070"><span class="lineNum">    2070 </span><span class="lineNoCov">          0 :         data = RREG32(mmHDP_HOST_PATH_CNTL);</span></a>
<a name="2071"><span class="lineNum">    2071 </span><span class="lineNoCov">          0 :         if (!(data &amp; HDP_HOST_PATH_CNTL__CLOCK_GATING_DIS_MASK))</span></a>
<a name="2072"><span class="lineNum">    2072 </span><span class="lineNoCov">          0 :                 *flags |= AMD_CG_SUPPORT_HDP_MGCG;</span></a>
<a name="2073"><span class="lineNum">    2073 </span>            : </a>
<a name="2074"><span class="lineNum">    2074 </span>            :         /* AMD_CG_SUPPORT_ROM_MGCG */</a>
<a name="2075"><span class="lineNum">    2075 </span><span class="lineNoCov">          0 :         data = RREG32_SMC(ixCGTT_ROM_CLK_CTRL0);</span></a>
<a name="2076"><span class="lineNum">    2076 </span><span class="lineNoCov">          0 :         if (!(data &amp; CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE0_MASK))</span></a>
<a name="2077"><span class="lineNum">    2077 </span><span class="lineNoCov">          0 :                 *flags |= AMD_CG_SUPPORT_ROM_MGCG;</span></a>
<a name="2078"><span class="lineNum">    2078 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2079"><span class="lineNum">    2079 </span>            : </a>
<a name="2080"><span class="lineNum">    2080 </span>            : static const struct amd_ip_funcs vi_common_ip_funcs = {</a>
<a name="2081"><span class="lineNum">    2081 </span>            :         .name = &quot;vi_common&quot;,</a>
<a name="2082"><span class="lineNum">    2082 </span>            :         .early_init = vi_common_early_init,</a>
<a name="2083"><span class="lineNum">    2083 </span>            :         .late_init = vi_common_late_init,</a>
<a name="2084"><span class="lineNum">    2084 </span>            :         .sw_init = vi_common_sw_init,</a>
<a name="2085"><span class="lineNum">    2085 </span>            :         .sw_fini = vi_common_sw_fini,</a>
<a name="2086"><span class="lineNum">    2086 </span>            :         .hw_init = vi_common_hw_init,</a>
<a name="2087"><span class="lineNum">    2087 </span>            :         .hw_fini = vi_common_hw_fini,</a>
<a name="2088"><span class="lineNum">    2088 </span>            :         .suspend = vi_common_suspend,</a>
<a name="2089"><span class="lineNum">    2089 </span>            :         .resume = vi_common_resume,</a>
<a name="2090"><span class="lineNum">    2090 </span>            :         .is_idle = vi_common_is_idle,</a>
<a name="2091"><span class="lineNum">    2091 </span>            :         .wait_for_idle = vi_common_wait_for_idle,</a>
<a name="2092"><span class="lineNum">    2092 </span>            :         .soft_reset = vi_common_soft_reset,</a>
<a name="2093"><span class="lineNum">    2093 </span>            :         .set_clockgating_state = vi_common_set_clockgating_state,</a>
<a name="2094"><span class="lineNum">    2094 </span>            :         .set_powergating_state = vi_common_set_powergating_state,</a>
<a name="2095"><span class="lineNum">    2095 </span>            :         .get_clockgating_state = vi_common_get_clockgating_state,</a>
<a name="2096"><span class="lineNum">    2096 </span>            : };</a>
<a name="2097"><span class="lineNum">    2097 </span>            : </a>
<a name="2098"><span class="lineNum">    2098 </span>            : static const struct amdgpu_ip_block_version vi_common_ip_block =</a>
<a name="2099"><span class="lineNum">    2099 </span>            : {</a>
<a name="2100"><span class="lineNum">    2100 </span>            :         .type = AMD_IP_BLOCK_TYPE_COMMON,</a>
<a name="2101"><span class="lineNum">    2101 </span>            :         .major = 1,</a>
<a name="2102"><span class="lineNum">    2102 </span>            :         .minor = 0,</a>
<a name="2103"><span class="lineNum">    2103 </span>            :         .rev = 0,</a>
<a name="2104"><span class="lineNum">    2104 </span>            :         .funcs = &amp;vi_common_ip_funcs,</a>
<a name="2105"><span class="lineNum">    2105 </span>            : };</a>
<a name="2106"><span class="lineNum">    2106 </span>            : </a>
<a name="2107"><span class="lineNum">    2107 </span><span class="lineNoCov">          0 : void vi_set_virt_ops(struct amdgpu_device *adev)</span></a>
<a name="2108"><span class="lineNum">    2108 </span>            : {</a>
<a name="2109"><span class="lineNum">    2109 </span><span class="lineNoCov">          0 :         adev-&gt;virt.ops = &amp;xgpu_vi_virt_ops;</span></a>
<a name="2110"><span class="lineNum">    2110 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2111"><span class="lineNum">    2111 </span>            : </a>
<a name="2112"><span class="lineNum">    2112 </span><span class="lineNoCov">          0 : int vi_set_ip_blocks(struct amdgpu_device *adev)</span></a>
<a name="2113"><span class="lineNum">    2113 </span>            : {</a>
<a name="2114"><span class="lineNum">    2114 </span><span class="lineNoCov">          0 :         switch (adev-&gt;asic_type) {</span></a>
<a name="2115"><span class="lineNum">    2115 </span>            :         case CHIP_TOPAZ:</a>
<a name="2116"><span class="lineNum">    2116 </span>            :                 /* topaz has no DCE, UVD, VCE */</a>
<a name="2117"><span class="lineNum">    2117 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;vi_common_ip_block);</span></a>
<a name="2118"><span class="lineNum">    2118 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;gmc_v7_4_ip_block);</span></a>
<a name="2119"><span class="lineNum">    2119 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;iceland_ih_ip_block);</span></a>
<a name="2120"><span class="lineNum">    2120 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;gfx_v8_0_ip_block);</span></a>
<a name="2121"><span class="lineNum">    2121 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;sdma_v2_4_ip_block);</span></a>
<a name="2122"><span class="lineNum">    2122 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;pp_smu_ip_block);</span></a>
<a name="2123"><span class="lineNum">    2123 </span><span class="lineNoCov">          0 :                 if (adev-&gt;enable_virtual_display)</span></a>
<a name="2124"><span class="lineNum">    2124 </span><span class="lineNoCov">          0 :                         amdgpu_device_ip_block_add(adev, &amp;amdgpu_vkms_ip_block);</span></a>
<a name="2125"><span class="lineNum">    2125 </span>            :                 break;</a>
<a name="2126"><span class="lineNum">    2126 </span>            :         case CHIP_FIJI:</a>
<a name="2127"><span class="lineNum">    2127 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;vi_common_ip_block);</span></a>
<a name="2128"><span class="lineNum">    2128 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;gmc_v8_5_ip_block);</span></a>
<a name="2129"><span class="lineNum">    2129 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;tonga_ih_ip_block);</span></a>
<a name="2130"><span class="lineNum">    2130 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;gfx_v8_0_ip_block);</span></a>
<a name="2131"><span class="lineNum">    2131 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;sdma_v3_0_ip_block);</span></a>
<a name="2132"><span class="lineNum">    2132 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;pp_smu_ip_block);</span></a>
<a name="2133"><span class="lineNum">    2133 </span><span class="lineNoCov">          0 :                 if (adev-&gt;enable_virtual_display || amdgpu_sriov_vf(adev))</span></a>
<a name="2134"><span class="lineNum">    2134 </span><span class="lineNoCov">          0 :                         amdgpu_device_ip_block_add(adev, &amp;amdgpu_vkms_ip_block);</span></a>
<a name="2135"><span class="lineNum">    2135 </span>            : #if defined(CONFIG_DRM_AMD_DC)</a>
<a name="2136"><span class="lineNum">    2136 </span><span class="lineNoCov">          0 :                 else if (amdgpu_device_has_dc_support(adev))</span></a>
<a name="2137"><span class="lineNum">    2137 </span><span class="lineNoCov">          0 :                         amdgpu_device_ip_block_add(adev, &amp;dm_ip_block);</span></a>
<a name="2138"><span class="lineNum">    2138 </span>            : #endif</a>
<a name="2139"><span class="lineNum">    2139 </span>            :                 else</a>
<a name="2140"><span class="lineNum">    2140 </span><span class="lineNoCov">          0 :                         amdgpu_device_ip_block_add(adev, &amp;dce_v10_1_ip_block);</span></a>
<a name="2141"><span class="lineNum">    2141 </span><span class="lineNoCov">          0 :                 if (!amdgpu_sriov_vf(adev)) {</span></a>
<a name="2142"><span class="lineNum">    2142 </span><span class="lineNoCov">          0 :                         amdgpu_device_ip_block_add(adev, &amp;uvd_v6_0_ip_block);</span></a>
<a name="2143"><span class="lineNum">    2143 </span><span class="lineNoCov">          0 :                         amdgpu_device_ip_block_add(adev, &amp;vce_v3_0_ip_block);</span></a>
<a name="2144"><span class="lineNum">    2144 </span>            :                 }</a>
<a name="2145"><span class="lineNum">    2145 </span>            :                 break;</a>
<a name="2146"><span class="lineNum">    2146 </span>            :         case CHIP_TONGA:</a>
<a name="2147"><span class="lineNum">    2147 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;vi_common_ip_block);</span></a>
<a name="2148"><span class="lineNum">    2148 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;gmc_v8_0_ip_block);</span></a>
<a name="2149"><span class="lineNum">    2149 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;tonga_ih_ip_block);</span></a>
<a name="2150"><span class="lineNum">    2150 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;gfx_v8_0_ip_block);</span></a>
<a name="2151"><span class="lineNum">    2151 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;sdma_v3_0_ip_block);</span></a>
<a name="2152"><span class="lineNum">    2152 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;pp_smu_ip_block);</span></a>
<a name="2153"><span class="lineNum">    2153 </span><span class="lineNoCov">          0 :                 if (adev-&gt;enable_virtual_display || amdgpu_sriov_vf(adev))</span></a>
<a name="2154"><span class="lineNum">    2154 </span><span class="lineNoCov">          0 :                         amdgpu_device_ip_block_add(adev, &amp;amdgpu_vkms_ip_block);</span></a>
<a name="2155"><span class="lineNum">    2155 </span>            : #if defined(CONFIG_DRM_AMD_DC)</a>
<a name="2156"><span class="lineNum">    2156 </span><span class="lineNoCov">          0 :                 else if (amdgpu_device_has_dc_support(adev))</span></a>
<a name="2157"><span class="lineNum">    2157 </span><span class="lineNoCov">          0 :                         amdgpu_device_ip_block_add(adev, &amp;dm_ip_block);</span></a>
<a name="2158"><span class="lineNum">    2158 </span>            : #endif</a>
<a name="2159"><span class="lineNum">    2159 </span>            :                 else</a>
<a name="2160"><span class="lineNum">    2160 </span><span class="lineNoCov">          0 :                         amdgpu_device_ip_block_add(adev, &amp;dce_v10_0_ip_block);</span></a>
<a name="2161"><span class="lineNum">    2161 </span><span class="lineNoCov">          0 :                 if (!amdgpu_sriov_vf(adev)) {</span></a>
<a name="2162"><span class="lineNum">    2162 </span><span class="lineNoCov">          0 :                         amdgpu_device_ip_block_add(adev, &amp;uvd_v5_0_ip_block);</span></a>
<a name="2163"><span class="lineNum">    2163 </span><span class="lineNoCov">          0 :                         amdgpu_device_ip_block_add(adev, &amp;vce_v3_0_ip_block);</span></a>
<a name="2164"><span class="lineNum">    2164 </span>            :                 }</a>
<a name="2165"><span class="lineNum">    2165 </span>            :                 break;</a>
<a name="2166"><span class="lineNum">    2166 </span>            :         case CHIP_POLARIS10:</a>
<a name="2167"><span class="lineNum">    2167 </span>            :         case CHIP_POLARIS11:</a>
<a name="2168"><span class="lineNum">    2168 </span>            :         case CHIP_POLARIS12:</a>
<a name="2169"><span class="lineNum">    2169 </span>            :         case CHIP_VEGAM:</a>
<a name="2170"><span class="lineNum">    2170 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;vi_common_ip_block);</span></a>
<a name="2171"><span class="lineNum">    2171 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;gmc_v8_1_ip_block);</span></a>
<a name="2172"><span class="lineNum">    2172 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;tonga_ih_ip_block);</span></a>
<a name="2173"><span class="lineNum">    2173 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;gfx_v8_0_ip_block);</span></a>
<a name="2174"><span class="lineNum">    2174 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;sdma_v3_1_ip_block);</span></a>
<a name="2175"><span class="lineNum">    2175 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;pp_smu_ip_block);</span></a>
<a name="2176"><span class="lineNum">    2176 </span><span class="lineNoCov">          0 :                 if (adev-&gt;enable_virtual_display)</span></a>
<a name="2177"><span class="lineNum">    2177 </span><span class="lineNoCov">          0 :                         amdgpu_device_ip_block_add(adev, &amp;amdgpu_vkms_ip_block);</span></a>
<a name="2178"><span class="lineNum">    2178 </span>            : #if defined(CONFIG_DRM_AMD_DC)</a>
<a name="2179"><span class="lineNum">    2179 </span><span class="lineNoCov">          0 :                 else if (amdgpu_device_has_dc_support(adev))</span></a>
<a name="2180"><span class="lineNum">    2180 </span><span class="lineNoCov">          0 :                         amdgpu_device_ip_block_add(adev, &amp;dm_ip_block);</span></a>
<a name="2181"><span class="lineNum">    2181 </span>            : #endif</a>
<a name="2182"><span class="lineNum">    2182 </span>            :                 else</a>
<a name="2183"><span class="lineNum">    2183 </span><span class="lineNoCov">          0 :                         amdgpu_device_ip_block_add(adev, &amp;dce_v11_2_ip_block);</span></a>
<a name="2184"><span class="lineNum">    2184 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;uvd_v6_3_ip_block);</span></a>
<a name="2185"><span class="lineNum">    2185 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;vce_v3_4_ip_block);</span></a>
<a name="2186"><span class="lineNum">    2186 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2187"><span class="lineNum">    2187 </span>            :         case CHIP_CARRIZO:</a>
<a name="2188"><span class="lineNum">    2188 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;vi_common_ip_block);</span></a>
<a name="2189"><span class="lineNum">    2189 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;gmc_v8_0_ip_block);</span></a>
<a name="2190"><span class="lineNum">    2190 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;cz_ih_ip_block);</span></a>
<a name="2191"><span class="lineNum">    2191 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;gfx_v8_0_ip_block);</span></a>
<a name="2192"><span class="lineNum">    2192 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;sdma_v3_0_ip_block);</span></a>
<a name="2193"><span class="lineNum">    2193 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;pp_smu_ip_block);</span></a>
<a name="2194"><span class="lineNum">    2194 </span><span class="lineNoCov">          0 :                 if (adev-&gt;enable_virtual_display)</span></a>
<a name="2195"><span class="lineNum">    2195 </span><span class="lineNoCov">          0 :                         amdgpu_device_ip_block_add(adev, &amp;amdgpu_vkms_ip_block);</span></a>
<a name="2196"><span class="lineNum">    2196 </span>            : #if defined(CONFIG_DRM_AMD_DC)</a>
<a name="2197"><span class="lineNum">    2197 </span><span class="lineNoCov">          0 :                 else if (amdgpu_device_has_dc_support(adev))</span></a>
<a name="2198"><span class="lineNum">    2198 </span><span class="lineNoCov">          0 :                         amdgpu_device_ip_block_add(adev, &amp;dm_ip_block);</span></a>
<a name="2199"><span class="lineNum">    2199 </span>            : #endif</a>
<a name="2200"><span class="lineNum">    2200 </span>            :                 else</a>
<a name="2201"><span class="lineNum">    2201 </span><span class="lineNoCov">          0 :                         amdgpu_device_ip_block_add(adev, &amp;dce_v11_0_ip_block);</span></a>
<a name="2202"><span class="lineNum">    2202 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;uvd_v6_0_ip_block);</span></a>
<a name="2203"><span class="lineNum">    2203 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;vce_v3_1_ip_block);</span></a>
<a name="2204"><span class="lineNum">    2204 </span>            : #if defined(CONFIG_DRM_AMD_ACP)</a>
<a name="2205"><span class="lineNum">    2205 </span>            :                 amdgpu_device_ip_block_add(adev, &amp;acp_ip_block);</a>
<a name="2206"><span class="lineNum">    2206 </span>            : #endif</a>
<a name="2207"><span class="lineNum">    2207 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2208"><span class="lineNum">    2208 </span>            :         case CHIP_STONEY:</a>
<a name="2209"><span class="lineNum">    2209 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;vi_common_ip_block);</span></a>
<a name="2210"><span class="lineNum">    2210 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;gmc_v8_0_ip_block);</span></a>
<a name="2211"><span class="lineNum">    2211 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;cz_ih_ip_block);</span></a>
<a name="2212"><span class="lineNum">    2212 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;gfx_v8_1_ip_block);</span></a>
<a name="2213"><span class="lineNum">    2213 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;sdma_v3_0_ip_block);</span></a>
<a name="2214"><span class="lineNum">    2214 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;pp_smu_ip_block);</span></a>
<a name="2215"><span class="lineNum">    2215 </span><span class="lineNoCov">          0 :                 if (adev-&gt;enable_virtual_display)</span></a>
<a name="2216"><span class="lineNum">    2216 </span><span class="lineNoCov">          0 :                         amdgpu_device_ip_block_add(adev, &amp;amdgpu_vkms_ip_block);</span></a>
<a name="2217"><span class="lineNum">    2217 </span>            : #if defined(CONFIG_DRM_AMD_DC)</a>
<a name="2218"><span class="lineNum">    2218 </span><span class="lineNoCov">          0 :                 else if (amdgpu_device_has_dc_support(adev))</span></a>
<a name="2219"><span class="lineNum">    2219 </span><span class="lineNoCov">          0 :                         amdgpu_device_ip_block_add(adev, &amp;dm_ip_block);</span></a>
<a name="2220"><span class="lineNum">    2220 </span>            : #endif</a>
<a name="2221"><span class="lineNum">    2221 </span>            :                 else</a>
<a name="2222"><span class="lineNum">    2222 </span><span class="lineNoCov">          0 :                         amdgpu_device_ip_block_add(adev, &amp;dce_v11_0_ip_block);</span></a>
<a name="2223"><span class="lineNum">    2223 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;uvd_v6_2_ip_block);</span></a>
<a name="2224"><span class="lineNum">    2224 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_block_add(adev, &amp;vce_v3_4_ip_block);</span></a>
<a name="2225"><span class="lineNum">    2225 </span>            : #if defined(CONFIG_DRM_AMD_ACP)</a>
<a name="2226"><span class="lineNum">    2226 </span>            :                 amdgpu_device_ip_block_add(adev, &amp;acp_ip_block);</a>
<a name="2227"><span class="lineNum">    2227 </span>            : #endif</a>
<a name="2228"><span class="lineNum">    2228 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2229"><span class="lineNum">    2229 </span>            :         default:</a>
<a name="2230"><span class="lineNum">    2230 </span>            :                 /* FIXME: not supported yet */</a>
<a name="2231"><span class="lineNum">    2231 </span>            :                 return -EINVAL;</a>
<a name="2232"><span class="lineNum">    2232 </span>            :         }</a>
<a name="2233"><span class="lineNum">    2233 </span>            : </a>
<a name="2234"><span class="lineNum">    2234 </span>            :         return 0;</a>
<a name="2235"><span class="lineNum">    2235 </span>            : }</a>
<a name="2236"><span class="lineNum">    2236 </span>            : </a>
<a name="2237"><span class="lineNum">    2237 </span><span class="lineNoCov">          0 : void legacy_doorbell_index_init(struct amdgpu_device *adev)</span></a>
<a name="2238"><span class="lineNum">    2238 </span>            : {</a>
<a name="2239"><span class="lineNum">    2239 </span><span class="lineNoCov">          0 :         adev-&gt;doorbell_index.kiq = AMDGPU_DOORBELL_KIQ;</span></a>
<a name="2240"><span class="lineNum">    2240 </span><span class="lineNoCov">          0 :         adev-&gt;doorbell_index.mec_ring0 = AMDGPU_DOORBELL_MEC_RING0;</span></a>
<a name="2241"><span class="lineNum">    2241 </span><span class="lineNoCov">          0 :         adev-&gt;doorbell_index.mec_ring1 = AMDGPU_DOORBELL_MEC_RING1;</span></a>
<a name="2242"><span class="lineNum">    2242 </span><span class="lineNoCov">          0 :         adev-&gt;doorbell_index.mec_ring2 = AMDGPU_DOORBELL_MEC_RING2;</span></a>
<a name="2243"><span class="lineNum">    2243 </span><span class="lineNoCov">          0 :         adev-&gt;doorbell_index.mec_ring3 = AMDGPU_DOORBELL_MEC_RING3;</span></a>
<a name="2244"><span class="lineNum">    2244 </span><span class="lineNoCov">          0 :         adev-&gt;doorbell_index.mec_ring4 = AMDGPU_DOORBELL_MEC_RING4;</span></a>
<a name="2245"><span class="lineNum">    2245 </span><span class="lineNoCov">          0 :         adev-&gt;doorbell_index.mec_ring5 = AMDGPU_DOORBELL_MEC_RING5;</span></a>
<a name="2246"><span class="lineNum">    2246 </span><span class="lineNoCov">          0 :         adev-&gt;doorbell_index.mec_ring6 = AMDGPU_DOORBELL_MEC_RING6;</span></a>
<a name="2247"><span class="lineNum">    2247 </span><span class="lineNoCov">          0 :         adev-&gt;doorbell_index.mec_ring7 = AMDGPU_DOORBELL_MEC_RING7;</span></a>
<a name="2248"><span class="lineNum">    2248 </span><span class="lineNoCov">          0 :         adev-&gt;doorbell_index.gfx_ring0 = AMDGPU_DOORBELL_GFX_RING0;</span></a>
<a name="2249"><span class="lineNum">    2249 </span><span class="lineNoCov">          0 :         adev-&gt;doorbell_index.sdma_engine[0] = AMDGPU_DOORBELL_sDMA_ENGINE0;</span></a>
<a name="2250"><span class="lineNum">    2250 </span><span class="lineNoCov">          0 :         adev-&gt;doorbell_index.sdma_engine[1] = AMDGPU_DOORBELL_sDMA_ENGINE1;</span></a>
<a name="2251"><span class="lineNum">    2251 </span><span class="lineNoCov">          0 :         adev-&gt;doorbell_index.ih = AMDGPU_DOORBELL_IH;</span></a>
<a name="2252"><span class="lineNum">    2252 </span><span class="lineNoCov">          0 :         adev-&gt;doorbell_index.max_assignment = AMDGPU_DOORBELL_MAX_ASSIGNMENT;</span></a>
<a name="2253"><span class="lineNum">    2253 </span><span class="lineNoCov">          0 : }</span></a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
