# SystemVerilog

- extern modules
- more efficient scheme to store/load AST
