<!-- banner -->
# Hi, I'm Potter. 👋

<!--<p align="center">
 <img src="https://github.com/user-attachments/assets/2314fc08-044a-4d78-ace4-91ec6da2475d" alt="Banner">
</p>-->

<!-- 個人統計（自訂 HEX 色碼）-->
<p align="center">
  <!-- 總覽 -->
  <img src="https://github-readme-stats.vercel.app/api?username=xizhuwang&show_icons=true&bg_color=0D1117&title_color=1E90FF&text_color=79C0FF&icon_color=1E90FF&border_color=30363D" alt="Potter's GitHub stats"/>

  <!-- 連續打卡 -->
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=xizhuwang&hide_border=true&background=0D1117&currStreakLabel=1E90FF&currStreakNum=79C0FF&sideNums=79C0FF&sideLabels=1E90FF&dates=AAAAAA" alt="GitHub streak"/>
</p>

<!-- 主要語言 -->
<p align="center">
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=xizhuwang&layout=compact&langs_count=8&bg_color=0D1117&title_color=1E90FF&text_color=79C0FF&icon_color=1E90FF&border_color=30363D" alt="Top Langs"/>
</p>

🔭  I’m a M.S. student in the Graduate Institute of Electrical Engineering  at **NTUST**.  
    I earned my B.S. in Electrical Engineering from NTUST with a **double major in Finance**.  
    Current research interests: **In-Memory Computing architectures, AXI bus optimization, and AI accelerators for Large Language Models**.  
    Comfortable with **Xilinx FPGAs**, the **ARM M-series**, and the full **ASIC/IC design flow**.
    
### Experience
- 2025 &mdash; Teaching Assistant, **Computer Organization**, NTUST  
- 2024 &mdash; Teaching Assistant, **Fund Management**, NTUST
  
### Skills & Tools
**1. Hardware Design**  
- Verilog / SystemVerilog, Jasper **Formal Property Verification**  
- Design Compiler · IC Compiler II · Innovus · Memory Generator · BIST  
- APR flows on **90 nm / 16 nm ADFP**  
- **Catapult HLS** for AI-hardware exploration  
- Design, analysis, and testing of emerging **non-volatile memory arrays**
  
**2. HW/SW Scheduling & FPGA Optimization**  
- **Vivado** · **Vitis HLS** for parallel acceleration  
- Platforms: **ZCU102**, **Pynq-Z2**, **ARM MPS3**

**3. C++ / Python**  
- RAM simulators, CNN & SNN training pipelines, LLM inference workflows
# ✨ Recent Works
<details>
  <summary>Click to expand</summary>

- 🔭 I’m currently studying at **NTUST**  
- 🌱 I’m learning **Embedded System** and **Digital Design**  
- 📫 How to reach me: <m11307409@mail.ntust.edu.tw>

</details>
