5 d 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd always4.vcd -o always4.cdd -v always4.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" always4.v 1 22 1
2 1 5 1e001e 19 1 100c 0 0 1 9 c
2 2 5 16001c 0 2a 1000 0 0 1 26 2
2 3 5 16001e 19 28 1008 1 2 1 26 2
2 4 5 110011 19 1 100c 0 0 1 9 c
2 5 5 9000f 0 2a 1000 0 0 1 26 2
2 6 5 90011 19 27 1008 4 5 1 26 2
2 7 5 9001e 33 2b 100a 3 6 1 26 2
2 8 5 270027 19 1 100c 0 0 1 9 d
2 9 5 260026 19 1b 100c 8 0 1 26 1102
2 10 5 210021 0 1 1410 0 0 1 9 d
2 11 5 210027 19 38 e 9 10
2 12 17 8000c 1 3d 5002 0 0 1 26 2 $u1
1 c 3 30004 1 0 0 0 1 25 1102
1 d 3 30007 1 0 0 0 1 25 1102
4 11 6 7 7
4 7 1 11 0
4 12 1 0 0
3 1 main.$u0 "main.$u0" always4.v 0 15 1
3 1 main.$u1 "main.$u1" always4.v 0 20 1
2 13 18 20004 1 0 1008 0 0 32 52 10 14 0 0 0 0 0 0
2 14 18 10004 2 2c 900a 13 0 32 26 aa aa aa aa aa aa aa aa
2 15 0 0 1 5a 1002 0 0 1 26 2
4 15 0 0 0
4 14 11 15 0
