// Seed: 248294652
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_7 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input tri1 id_2
    , id_8,
    input supply1 id_3,
    input supply1 id_4,
    input tri id_5,
    output tri0 id_6
);
  wor id_9 = 1;
  id_10 :
  assert property (@(posedge id_8++or posedge id_3) id_10)
  else;
  assign id_9 = id_4;
  assign id_8 = id_8;
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8
  );
endmodule
