# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
clk(R)->clk(R)	10.869   0.779/*         0.237/*         I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/rollover_flag_reg/D    1
clk(R)->clk(R)	11.002   */1.228         */0.104         I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/rollover_flag_reg/D    1
clk(R)->clk(R)	10.873   1.560/*         0.233/*         I0/USB_output/TX/Pipeline/TX_timer/Width_Generator/rollover_flag_reg/D    1
clk(R)->clk(R)	10.893   1.581/*         0.214/*         I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/count_out_reg[6]/D    1
clk(R)->clk(R)	10.893   1.587/*         0.214/*         I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/count_out_reg[7]/D    1
clk(R)->clk(R)	10.874   1.687/*         0.233/*         I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/count_out_reg[2]/D    1
clk(R)->clk(R)	10.874   1.690/*         0.233/*         I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/count_out_reg[3]/D    1
clk(R)->clk(R)	10.873   1.694/*         0.234/*         I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/count_out_reg[4]/D    1
clk(R)->clk(R)	10.872   1.695/*         0.234/*         I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/count_out_reg[1]/D    1
clk(R)->clk(R)	10.873   1.697/*         0.234/*         I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/count_out_reg[5]/D    1
clk(R)->clk(R)	10.871   1.703/*         0.236/*         I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/count_out_reg[0]/D    1
clk(R)->clk(R)	10.995   */1.703         */0.112         I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter/rollover_flag_reg/D    1
clk(R)->clk(R)	10.958   */1.759         */0.149         I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/count_out_reg[2]/D    1
clk(R)->clk(R)	10.876   1.775/*         0.231/*         I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/count_out_reg[3]/D    1
clk(R)->clk(R)	10.875   1.778/*         0.232/*         I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/count_out_reg[1]/D    1
clk(R)->clk(R)	10.875   1.779/*         0.232/*         I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/count_out_reg[0]/D    1
clk(R)->clk(R)	10.883   1.885/*         0.223/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/empty_flag_r_reg/D    1
clk(R)->clk(R)	10.862   1.934/*         0.245/*         I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/tmp_reg_reg[4]/D    1
clk(R)->clk(R)	10.862   2.005/*         0.245/*         I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/serial_out_reg/D    1
clk(R)->clk(R)	10.862   2.032/*         0.245/*         I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/tmp_reg_reg[1]/D    1
clk(R)->clk(R)	10.862   2.043/*         0.245/*         I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/tmp_reg_reg[5]/D    1
clk(R)->clk(R)	10.875   2.059/*         0.232/*         I0/USB_output/TX/Pipeline/TX_timer/Width_Generator/count_out_reg[0]/D    1
clk(R)->clk(R)	10.875   2.066/*         0.232/*         I0/USB_output/TX/Pipeline/TX_timer/Width_Generator/count_out_reg[3]/D    1
clk(R)->clk(R)	10.874   2.072/*         0.233/*         I0/USB_output/TX/Pipeline/TX_timer/Width_Generator/count_out_reg[2]/D    1
clk(R)->clk(R)	10.872   2.073/*         0.234/*         I0/USB_output/TX/Pipeline/TX_timer/Width_Generator/count_out_reg[1]/D    1
clk(R)->clk(R)	10.862   2.078/*         0.245/*         I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/tmp_reg_reg[3]/D    1
clk(R)->clk(R)	10.862   2.080/*         0.245/*         I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/tmp_reg_reg[2]/D    1
clk(R)->clk(R)	10.862   2.081/*         0.244/*         I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/tmp_reg_reg[6]/D    1
clk(R)->clk(R)	10.862   2.199/*         0.245/*         I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/tmp_reg_reg[7]/D    1
clk(R)->clk(R)	10.977   */2.238         */0.129         I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter/count_out_reg[2]/D    1
clk(R)->clk(R)	10.973   */2.245         */0.134         I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter/count_out_reg[0]/D    1
clk(R)->clk(R)	10.981   */2.283         */0.126         I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter/count_out_reg[1]/D    1
clk(R)->clk(R)	10.880   2.316/*         0.227/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/raddr_reg[2]/D    1
clk(R)->clk(R)	10.712   */2.711         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[67][4]/D    1
clk(R)->clk(R)	10.712   */2.716         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[69][4]/D    1
clk(R)->clk(R)	10.712   */2.717         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[71][4]/D    1
clk(R)->clk(R)	10.721   */2.719         */0.386         I0/Ethernet_input/FIFO/MEM/array_reg[85][4]/D    1
clk(R)->clk(R)	10.717   */2.727         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[83][4]/D    1
clk(R)->clk(R)	10.871   2.728/*         0.235/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/gray_r_reg[2]/D    1
clk(R)->clk(R)	10.712   */2.729         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[65][4]/D    1
clk(R)->clk(R)	10.712   */2.732         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[81][4]/D    1
clk(R)->clk(R)	10.712   */2.738         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[87][4]/D    1
clk(R)->clk(R)	10.714   */2.739         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[99][4]/D    1
clk(R)->clk(R)	10.712   */2.745         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[100][4]/D    1
clk(R)->clk(R)	10.714   */2.749         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[97][4]/D    1
clk(R)->clk(R)	10.712   */2.755         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[98][4]/D    1
clk(R)->clk(R)	10.712   */2.757         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[102][4]/D    1
clk(R)->clk(R)	10.712   */2.758         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[96][4]/D    1
clk(R)->clk(R)	8.950    2.777/*         1.000/*         is_txing    1
clk(R)->clk(R)	10.894   2.941/*         0.213/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/raddr_reg[1]/D    1
clk(R)->clk(R)	10.894   2.941/*         0.213/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/gray_r_reg[1]/D    1
clk(R)->clk(R)	10.840   3.035/*         0.267/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/gray_r_reg[3]/D    1
clk(R)->clk(R)	10.840   3.035/*         0.267/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/binary_r_reg[3]/D    1
clk(R)->clk(R)	10.866   3.041/*         0.241/*         I0/USB_output/TX/Controller/state_reg[2]/D    1
clk(R)->clk(R)	10.884   3.120/*         0.223/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/raddr_reg[0]/D    1
clk(R)->clk(R)	10.884   3.120/*         0.223/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/gray_r_reg[0]/D    1
clk(R)->clk(R)	10.883   3.199/*         0.223/*         I0/USB_output/RX/RXPU_OF_DESTINY/state_reg[1]/D    1
clk(R)->clk(R)	10.892   3.377/*         0.215/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/binary_r_reg[2]/D    1
clk(R)->clk(R)	10.878   3.513/*         0.229/*         I0/USB_output/RX/RXPU_OF_DESTINY/state_reg[3]/D    1
clk(R)->clk(R)	10.897   3.513/*         0.210/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/binary_r_reg[1]/D    1
clk(R)->clk(R)	10.744   3.519/*         0.362/*         I0/Ethernet_input/FIFO/MEM/array_reg[17][2]/D    1
clk(R)->clk(R)	10.988   */3.525         */0.119         I0/Ethernet_input/FIFO/FL/full_reg/D    1
clk(R)->clk(R)	10.714   */3.529         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[17][3]/D    1
clk(R)->clk(R)	10.715   */3.530         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[17][1]/D    1
clk(R)->clk(R)	10.715   */3.533         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[17][6]/D    1
clk(R)->clk(R)	10.712   */3.536         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[17][5]/D    1
clk(R)->clk(R)	10.716   */3.537         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[17][0]/D    1
clk(R)->clk(R)	10.716   */3.542         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[17][4]/D    1
clk(R)->clk(R)	10.744   3.546/*         0.363/*         I0/Ethernet_input/FIFO/MEM/array_reg[77][6]/D    1
clk(R)->clk(R)	10.718   */3.556         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[77][3]/D    1
clk(R)->clk(R)	10.713   */3.558         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[14][5]/D    1
clk(R)->clk(R)	10.718   */3.558         */0.388         I0/Ethernet_input/FIFO/MEM/array_reg[20][6]/D    1
clk(R)->clk(R)	10.720   */3.559         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[75][5]/D    1
clk(R)->clk(R)	10.715   */3.559         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[77][1]/D    1
clk(R)->clk(R)	10.741   3.559/*         0.366/*         I0/Ethernet_input/FIFO/MEM/array_reg[71][6]/D    1
clk(R)->clk(R)	10.712   */3.560         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[17][7]/D    1
clk(R)->clk(R)	10.713   */3.560         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[0][5]/D    1
clk(R)->clk(R)	10.715   */3.561         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[21][3]/D    1
clk(R)->clk(R)	10.714   */3.561         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[20][3]/D    1
clk(R)->clk(R)	10.718   */3.562         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[21][1]/D    1
clk(R)->clk(R)	10.744   3.562/*         0.363/*         I0/Ethernet_input/FIFO/MEM/array_reg[73][6]/D    1
clk(R)->clk(R)	10.718   */3.562         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[0][1]/D    1
clk(R)->clk(R)	10.745   3.563/*         0.362/*         I0/Ethernet_input/FIFO/MEM/array_reg[71][3]/D    1
clk(R)->clk(R)	10.716   */3.563         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[19][3]/D    1
clk(R)->clk(R)	10.714   */3.563         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[4][5]/D    1
clk(R)->clk(R)	10.745   3.564/*         0.362/*         I0/Ethernet_input/FIFO/MEM/array_reg[75][6]/D    1
clk(R)->clk(R)	10.721   */3.564         */0.386         I0/Ethernet_input/FIFO/MEM/array_reg[6][6]/D    1
clk(R)->clk(R)	10.712   */3.564         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[20][5]/D    1
clk(R)->clk(R)	10.713   */3.565         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[1][5]/D    1
clk(R)->clk(R)	10.743   3.566/*         0.364/*         I0/Ethernet_input/FIFO/MEM/array_reg[0][2]/D    1
clk(R)->clk(R)	10.722   */3.566         */0.385         I0/Ethernet_input/FIFO/MEM/array_reg[4][3]/D    1
clk(R)->clk(R)	10.713   */3.566         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[6][3]/D    1
clk(R)->clk(R)	10.746   3.567/*         0.361/*         I0/Ethernet_input/FIFO/MEM/array_reg[20][2]/D    1
clk(R)->clk(R)	10.750   3.568/*         0.357/*         I0/Ethernet_input/FIFO/MEM/array_reg[4][1]/D    1
clk(R)->clk(R)	10.722   */3.568         */0.385         I0/Ethernet_input/FIFO/MEM/array_reg[4][6]/D    1
clk(R)->clk(R)	10.744   3.568/*         0.363/*         I0/Ethernet_input/FIFO/MEM/array_reg[21][2]/D    1
clk(R)->clk(R)	10.713   */3.568         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[21][5]/D    1
clk(R)->clk(R)	10.741   3.568/*         0.366/*         I0/Ethernet_input/FIFO/MEM/array_reg[4][2]/D    1
clk(R)->clk(R)	10.713   */3.569         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[20][1]/D    1
clk(R)->clk(R)	10.712   */3.569         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[77][5]/D    1
clk(R)->clk(R)	10.719   */3.569         */0.388         I0/Ethernet_input/FIFO/MEM/array_reg[19][4]/D    1
clk(R)->clk(R)	10.712   */3.569         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[6][4]/D    1
clk(R)->clk(R)	10.714   */3.569         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[18][5]/D    1
clk(R)->clk(R)	10.714   */3.569         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[0][3]/D    1
clk(R)->clk(R)	10.717   */3.569         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[20][4]/D    1
clk(R)->clk(R)	10.714   */3.570         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[6][1]/D    1
clk(R)->clk(R)	10.713   */3.570         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[6][5]/D    1
clk(R)->clk(R)	10.746   3.570/*         0.361/*         I0/Ethernet_input/FIFO/MEM/array_reg[19][2]/D    1
clk(R)->clk(R)	10.716   */3.570         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[14][6]/D    1
clk(R)->clk(R)	10.717   */3.571         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[19][1]/D    1
clk(R)->clk(R)	10.712   */3.571         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[0][6]/D    1
clk(R)->clk(R)	10.740   3.572/*         0.366/*         I0/Ethernet_input/FIFO/MEM/array_reg[69][6]/D    1
clk(R)->clk(R)	10.717   */3.572         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[77][2]/D    1
clk(R)->clk(R)	10.715   */3.573         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[21][6]/D    1
clk(R)->clk(R)	10.716   */3.573         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[0][4]/D    1
clk(R)->clk(R)	10.714   */3.573         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[2][3]/D    1
clk(R)->clk(R)	10.716   */3.573         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[19][0]/D    1
clk(R)->clk(R)	10.714   */3.573         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[15][3]/D    1
clk(R)->clk(R)	10.716   */3.573         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[2][1]/D    1
clk(R)->clk(R)	10.716   */3.574         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[19][6]/D    1
clk(R)->clk(R)	10.743   3.575/*         0.364/*         I0/Ethernet_input/FIFO/MEM/array_reg[79][6]/D    1
clk(R)->clk(R)	10.714   */3.575         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[2][4]/D    1
clk(R)->clk(R)	10.718   */3.575         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[73][1]/D    1
clk(R)->clk(R)	10.742   3.575/*         0.365/*         I0/Ethernet_input/FIFO/MEM/array_reg[5][2]/D    1
clk(R)->clk(R)	10.715   */3.576         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[2][6]/D    1
clk(R)->clk(R)	10.714   */3.576         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[75][3]/D    1
clk(R)->clk(R)	10.712   */3.576         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[9][6]/D    1
clk(R)->clk(R)	10.713   */3.576         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[15][5]/D    1
clk(R)->clk(R)	10.716   */3.577         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[21][4]/D    1
clk(R)->clk(R)	10.746   3.577/*         0.361/*         I0/Ethernet_input/FIFO/MEM/array_reg[6][2]/D    1
clk(R)->clk(R)	10.716   */3.578         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[77][7]/D    1
clk(R)->clk(R)	10.713   */3.578         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[19][5]/D    1
clk(R)->clk(R)	10.714   */3.579         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[14][3]/D    1
clk(R)->clk(R)	10.720   */3.579         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[1][6]/D    1
clk(R)->clk(R)	10.740   3.579/*         0.366/*         I0/Ethernet_input/FIFO/MEM/array_reg[67][6]/D    1
clk(R)->clk(R)	10.715   */3.580         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[14][2]/D    1
clk(R)->clk(R)	10.747   3.580/*         0.359/*         I0/Ethernet_input/FIFO/MEM/array_reg[2][2]/D    1
clk(R)->clk(R)	10.744   3.580/*         0.362/*         I0/Ethernet_input/FIFO/MEM/array_reg[1][2]/D    1
clk(R)->clk(R)	10.715   */3.580         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[9][5]/D    1
clk(R)->clk(R)	10.712   */3.581         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[15][6]/D    1
clk(R)->clk(R)	10.715   */3.581         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[75][1]/D    1
clk(R)->clk(R)	10.712   */3.581         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[2][5]/D    1
clk(R)->clk(R)	10.714   */3.582         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[18][3]/D    1
clk(R)->clk(R)	10.714   */3.582         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[20][0]/D    1
clk(R)->clk(R)	10.717   */3.583         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[9][3]/D    1
clk(R)->clk(R)	10.713   */3.583         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[15][4]/D    1
clk(R)->clk(R)	10.717   */3.583         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[18][1]/D    1
clk(R)->clk(R)	10.749   3.584/*         0.358/*         I0/Ethernet_input/FIFO/MEM/array_reg[77][4]/D    1
clk(R)->clk(R)	10.713   */3.585         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[71][2]/D    1
clk(R)->clk(R)	10.719   */3.585         */0.388         I0/Ethernet_input/FIFO/MEM/array_reg[12][5]/D    1
clk(R)->clk(R)	10.722   */3.585         */0.385         I0/Ethernet_input/FIFO/MEM/array_reg[75][7]/D    1
clk(R)->clk(R)	10.743   3.585/*         0.364/*         I0/Ethernet_input/FIFO/MEM/array_reg[86][4]/D    1
clk(R)->clk(R)	10.716   */3.585         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[1][1]/D    1
clk(R)->clk(R)	10.719   */3.586         */0.388         I0/Ethernet_input/FIFO/MEM/array_reg[0][7]/D    1
clk(R)->clk(R)	10.713   */3.586         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[73][5]/D    1
clk(R)->clk(R)	10.716   */3.586         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[22][6]/D    1
clk(R)->clk(R)	10.718   */3.587         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[71][1]/D    1
clk(R)->clk(R)	10.715   */3.587         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[6][7]/D    1
clk(R)->clk(R)	10.713   */3.587         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[1][3]/D    1
clk(R)->clk(R)	10.715   */3.587         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[9][1]/D    1
clk(R)->clk(R)	10.712   */3.587         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[9][4]/D    1
clk(R)->clk(R)	10.723   */3.587         */0.384         I0/Ethernet_input/FIFO/MEM/array_reg[22][1]/D    1
clk(R)->clk(R)	10.714   */3.588         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[0][0]/D    1
clk(R)->clk(R)	10.715   */3.588         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[9][0]/D    1
clk(R)->clk(R)	10.714   */3.588         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[15][0]/D    1
clk(R)->clk(R)	10.715   */3.588         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[20][7]/D    1
clk(R)->clk(R)	10.712   */3.588         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[15][2]/D    1
clk(R)->clk(R)	10.716   */3.588         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[6][0]/D    1
clk(R)->clk(R)	10.743   3.588/*         0.364/*         I0/Ethernet_input/FIFO/MEM/array_reg[76][2]/D    1
clk(R)->clk(R)	10.741   3.589/*         0.366/*         I0/Ethernet_input/FIFO/MEM/array_reg[7][2]/D    1
clk(R)->clk(R)	10.741   3.589/*         0.366/*         I0/Ethernet_input/FIFO/MEM/array_reg[81][6]/D    1
clk(R)->clk(R)	10.714   */3.589         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[71][5]/D    1
clk(R)->clk(R)	10.713   */3.589         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[4][4]/D    1
clk(R)->clk(R)	10.712   */3.589         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[22][5]/D    1
clk(R)->clk(R)	10.713   */3.589         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[73][3]/D    1
clk(R)->clk(R)	10.712   */3.589         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[9][2]/D    1
clk(R)->clk(R)	10.746   3.590/*         0.360/*         I0/Ethernet_input/FIFO/MEM/array_reg[76][6]/D    1
clk(R)->clk(R)	10.714   */3.590         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[22][3]/D    1
clk(R)->clk(R)	10.716   */3.590         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[2][0]/D    1
clk(R)->clk(R)	10.718   */3.590         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[75][2]/D    1
clk(R)->clk(R)	10.716   */3.590         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[14][1]/D    1
clk(R)->clk(R)	10.719   */3.591         */0.388         I0/Ethernet_input/FIFO/MEM/array_reg[14][7]/D    1
clk(R)->clk(R)	10.715   */3.591         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[16][3]/D    1
clk(R)->clk(R)	10.722   */3.591         */0.385         I0/Ethernet_input/FIFO/MEM/array_reg[5][6]/D    1
clk(R)->clk(R)	10.715   */3.591         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[21][0]/D    1
clk(R)->clk(R)	10.712   */3.592         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[19][7]/D    1
clk(R)->clk(R)	10.715   */3.592         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[18][6]/D    1
clk(R)->clk(R)	10.717   */3.592         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[16][1]/D    1
clk(R)->clk(R)	10.716   */3.592         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[1][4]/D    1
clk(R)->clk(R)	10.713   */3.592         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[10][6]/D    1
clk(R)->clk(R)	10.715   */3.592         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[81][0]/D    1
clk(R)->clk(R)	10.712   */3.592         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[21][7]/D    1
clk(R)->clk(R)	10.712   */3.592         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[26][5]/D    1
clk(R)->clk(R)	10.715   */3.593         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[14][4]/D    1
clk(R)->clk(R)	10.741   3.594/*         0.366/*         I0/Ethernet_input/FIFO/MEM/array_reg[83][6]/D    1
clk(R)->clk(R)	10.721   */3.594         */0.386         I0/Ethernet_input/FIFO/MEM/array_reg[11][5]/D    1
clk(R)->clk(R)	10.715   */3.595         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[3][5]/D    1
clk(R)->clk(R)	10.717   */3.595         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[15][7]/D    1
clk(R)->clk(R)	10.741   3.595/*         0.366/*         I0/Ethernet_input/FIFO/MEM/array_reg[23][2]/D    1
clk(R)->clk(R)	10.714   */3.595         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[71][0]/D    1
clk(R)->clk(R)	10.714   */3.595         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[4][7]/D    1
clk(R)->clk(R)	10.746   3.595/*         0.361/*         I0/Ethernet_input/FIFO/MEM/array_reg[73][4]/D    1
clk(R)->clk(R)	10.713   */3.595         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[14][0]/D    1
clk(R)->clk(R)	10.748   3.595/*         0.359/*         I0/Ethernet_input/FIFO/MEM/array_reg[18][2]/D    1
clk(R)->clk(R)	10.712   */3.595         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[16][5]/D    1
clk(R)->clk(R)	10.717   */3.596         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[1][0]/D    1
clk(R)->clk(R)	10.719   */3.596         */0.388         I0/Ethernet_input/FIFO/MEM/array_reg[12][4]/D    1
clk(R)->clk(R)	10.716   */3.597         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[5][1]/D    1
clk(R)->clk(R)	10.714   */3.597         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[12][2]/D    1
clk(R)->clk(R)	10.742   3.597/*         0.365/*         I0/Ethernet_input/FIFO/MEM/array_reg[78][4]/D    1
clk(R)->clk(R)	10.743   3.597/*         0.363/*         I0/Ethernet_input/FIFO/MEM/array_reg[93][6]/D    1
clk(R)->clk(R)	10.719   */3.598         */0.388         I0/Ethernet_input/FIFO/MEM/array_reg[15][1]/D    1
clk(R)->clk(R)	10.714   */3.598         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[2][7]/D    1
clk(R)->clk(R)	10.715   */3.598         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[73][7]/D    1
clk(R)->clk(R)	10.713   */3.598         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[18][4]/D    1
clk(R)->clk(R)	10.714   */3.598         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[16][4]/D    1
clk(R)->clk(R)	10.713   */3.599         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[11][4]/D    1
clk(R)->clk(R)	10.714   */3.599         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[76][5]/D    1
clk(R)->clk(R)	10.712   */3.599         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[10][5]/D    1
clk(R)->clk(R)	10.717   */3.599         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[7][1]/D    1
clk(R)->clk(R)	10.715   */3.599         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[11][3]/D    1
clk(R)->clk(R)	10.718   */3.599         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[73][2]/D    1
clk(R)->clk(R)	10.714   */3.599         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[76][3]/D    1
clk(R)->clk(R)	10.714   */3.599         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[26][6]/D    1
clk(R)->clk(R)	10.724   */3.599         */0.383         I0/Ethernet_input/FIFO/MEM/array_reg[22][0]/D    1
clk(R)->clk(R)	10.713   */3.600         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[26][1]/D    1
clk(R)->clk(R)	10.714   */3.600         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[10][3]/D    1
clk(R)->clk(R)	10.714   */3.600         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[79][3]/D    1
clk(R)->clk(R)	10.719   */3.600         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[26][4]/D    1
clk(R)->clk(R)	10.714   */3.600         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[4][0]/D    1
clk(R)->clk(R)	10.751   3.600/*         0.356/*         I0/Ethernet_input/FIFO/MEM/array_reg[75][4]/D    1
clk(R)->clk(R)	10.714   */3.600         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[3][3]/D    1
clk(R)->clk(R)	10.746   3.601/*         0.361/*         I0/Ethernet_input/FIFO/MEM/array_reg[3][2]/D    1
clk(R)->clk(R)	10.716   */3.601         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[5][3]/D    1
clk(R)->clk(R)	10.747   3.601/*         0.359/*         I0/Ethernet_input/FIFO/MEM/array_reg[22][2]/D    1
clk(R)->clk(R)	10.714   */3.601         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[26][3]/D    1
clk(R)->clk(R)	10.712   */3.601         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[10][2]/D    1
clk(R)->clk(R)	10.741   3.601/*         0.366/*         I0/Ethernet_input/FIFO/MEM/array_reg[65][6]/D    1
clk(R)->clk(R)	10.718   */3.601         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[3][1]/D    1
clk(R)->clk(R)	10.741   3.602/*         0.365/*         I0/Ethernet_input/FIFO/MEM/array_reg[86][6]/D    1
clk(R)->clk(R)	10.713   */3.602         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[69][2]/D    1
clk(R)->clk(R)	10.715   */3.602         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[11][1]/D    1
clk(R)->clk(R)	10.714   */3.602         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[79][1]/D    1
clk(R)->clk(R)	10.717   */3.602         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[5][4]/D    1
clk(R)->clk(R)	10.714   */3.602         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[12][3]/D    1
clk(R)->clk(R)	10.716   */3.602         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[76][1]/D    1
clk(R)->clk(R)	10.715   */3.602         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[26][0]/D    1
clk(R)->clk(R)	10.714   */3.603         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[83][0]/D    1
clk(R)->clk(R)	10.718   */3.603         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[69][1]/D    1
clk(R)->clk(R)	10.714   */3.603         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[12][0]/D    1
clk(R)->clk(R)	10.714   */3.603         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[5][0]/D    1
clk(R)->clk(R)	10.713   */3.603         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[1][7]/D    1
clk(R)->clk(R)	10.715   */3.603         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[81][2]/D    1
clk(R)->clk(R)	10.720   */3.603         */0.386         I0/Ethernet_input/FIFO/MEM/array_reg[69][3]/D    1
clk(R)->clk(R)	10.720   */3.603         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[22][7]/D    1
clk(R)->clk(R)	10.715   */3.604         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[3][6]/D    1
clk(R)->clk(R)	10.718   */3.604         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[16][7]/D    1
clk(R)->clk(R)	10.719   */3.604         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[7][6]/D    1
clk(R)->clk(R)	10.748   3.604/*         0.359/*         I0/Ethernet_input/FIFO/MEM/array_reg[16][2]/D    1
clk(R)->clk(R)	10.714   */3.604         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[77][0]/D    1
clk(R)->clk(R)	10.713   */3.604         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[16][6]/D    1
clk(R)->clk(R)	10.750   3.604/*         0.357/*         I0/Ethernet_input/FIFO/MEM/array_reg[81][1]/D    1
clk(R)->clk(R)	10.715   */3.605         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[22][4]/D    1
clk(R)->clk(R)	10.714   */3.605         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[69][0]/D    1
clk(R)->clk(R)	10.715   */3.605         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[25][3]/D    1
clk(R)->clk(R)	10.712   */3.605         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[5][5]/D    1
clk(R)->clk(R)	10.713   */3.605         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[12][6]/D    1
clk(R)->clk(R)	10.718   */3.605         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[67][2]/D    1
clk(R)->clk(R)	10.715   */3.606         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[18][0]/D    1
clk(R)->clk(R)	10.748   3.606/*         0.359/*         I0/Ethernet_input/FIFO/MEM/array_reg[78][6]/D    1
clk(R)->clk(R)	10.713   */3.606         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[7][5]/D    1
clk(R)->clk(R)	10.714   */3.606         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[69][5]/D    1
clk(R)->clk(R)	10.716   */3.606         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[10][4]/D    1
clk(R)->clk(R)	10.715   */3.606         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[10][1]/D    1
clk(R)->clk(R)	10.712   */3.606         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[11][2]/D    1
clk(R)->clk(R)	10.714   */3.607         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[11][0]/D    1
clk(R)->clk(R)	10.745   3.607/*         0.361/*         I0/Ethernet_input/FIFO/MEM/array_reg[78][2]/D    1
clk(R)->clk(R)	10.712   */3.607         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[26][2]/D    1
clk(R)->clk(R)	10.712   */3.607         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[79][5]/D    1
clk(R)->clk(R)	10.750   3.607/*         0.357/*         I0/Ethernet_input/FIFO/MEM/array_reg[79][4]/D    1
clk(R)->clk(R)	10.718   */3.608         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[79][2]/D    1
clk(R)->clk(R)	10.713   */3.608         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[18][7]/D    1
clk(R)->clk(R)	10.716   */3.608         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[7][7]/D    1
clk(R)->clk(R)	10.712   */3.608         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[25][6]/D    1
clk(R)->clk(R)	10.713   */3.608         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[11][6]/D    1
clk(R)->clk(R)	10.721   */3.608         */0.386         I0/Ethernet_input/FIFO/MEM/array_reg[73][0]/D    1
clk(R)->clk(R)	10.714   */3.608         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[3][4]/D    1
clk(R)->clk(R)	10.713   */3.609         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[7][3]/D    1
clk(R)->clk(R)	10.714   */3.609         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[93][3]/D    1
clk(R)->clk(R)	10.715   */3.610         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[7][0]/D    1
clk(R)->clk(R)	10.717   */3.610         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[3][0]/D    1
clk(R)->clk(R)	10.716   */3.610         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[16][0]/D    1
clk(R)->clk(R)	10.748   3.610/*         0.359/*         I0/Ethernet_input/FIFO/MEM/array_reg[23][4]/D    1
clk(R)->clk(R)	10.716   */3.610         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[13][2]/D    1
clk(R)->clk(R)	10.714   */3.610         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[13][3]/D    1
clk(R)->clk(R)	10.715   */3.611         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[13][5]/D    1
clk(R)->clk(R)	10.716   */3.611         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[7][4]/D    1
clk(R)->clk(R)	10.713   */3.611         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[25][5]/D    1
clk(R)->clk(R)	10.714   */3.611         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[79][7]/D    1
clk(R)->clk(R)	10.720   */3.611         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[81][3]/D    1
clk(R)->clk(R)	10.716   */3.611         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[30][3]/D    1
clk(R)->clk(R)	10.716   */3.611         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[12][1]/D    1
clk(R)->clk(R)	10.714   */3.611         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[75][0]/D    1
clk(R)->clk(R)	10.716   */3.612         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[23][6]/D    1
clk(R)->clk(R)	10.719   */3.612         */0.388         I0/Ethernet_input/FIFO/MEM/array_reg[93][2]/D    1
clk(R)->clk(R)	10.718   */3.612         */0.388         I0/Ethernet_input/FIFO/MEM/array_reg[13][7]/D    1
clk(R)->clk(R)	10.720   */3.613         */0.386         I0/Ethernet_input/FIFO/MEM/array_reg[67][1]/D    1
clk(R)->clk(R)	10.713   */3.613         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[3][7]/D    1
clk(R)->clk(R)	10.712   */3.614         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[13][6]/D    1
clk(R)->clk(R)	10.718   */3.614         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[78][1]/D    1
clk(R)->clk(R)	10.715   */3.614         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[25][4]/D    1
clk(R)->clk(R)	10.713   */3.615         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[5][7]/D    1
clk(R)->clk(R)	10.715   */3.615         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[93][1]/D    1
clk(R)->clk(R)	10.716   */3.615         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[9][7]/D    1
clk(R)->clk(R)	10.715   */3.615         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[79][0]/D    1
clk(R)->clk(R)	10.715   */3.615         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[78][5]/D    1
clk(R)->clk(R)	10.715   */3.615         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[10][0]/D    1
clk(R)->clk(R)	10.714   */3.615         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[25][1]/D    1
clk(R)->clk(R)	10.741   3.615/*         0.366/*         I0/Ethernet_input/FIFO/MEM/array_reg[68][6]/D    1
clk(R)->clk(R)	10.720   */3.615         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[83][1]/D    1
clk(R)->clk(R)	10.748   3.616/*         0.358/*         I0/Ethernet_input/FIFO/MEM/array_reg[93][4]/D    1
clk(R)->clk(R)	10.715   */3.616         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[76][7]/D    1
clk(R)->clk(R)	10.752   3.616/*         0.355/*         I0/Ethernet_input/FIFO/MEM/array_reg[76][4]/D    1
clk(R)->clk(R)	10.713   */3.616         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[13][4]/D    1
clk(R)->clk(R)	10.748   3.616/*         0.359/*         I0/Ethernet_input/FIFO/MEM/array_reg[65][1]/D    1
clk(R)->clk(R)	10.741   3.616/*         0.366/*         I0/Ethernet_input/FIFO/MEM/array_reg[70][6]/D    1
clk(R)->clk(R)	10.715   */3.616         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[12][7]/D    1
clk(R)->clk(R)	10.721   */3.616         */0.386         I0/Ethernet_input/FIFO/MEM/array_reg[67][3]/D    1
clk(R)->clk(R)	10.740   3.617/*         0.367/*         I0/Ethernet_input/FIFO/MEM/array_reg[95][6]/D    1
clk(R)->clk(R)	10.712   */3.617         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[93][5]/D    1
clk(R)->clk(R)	10.717   */3.617         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[23][1]/D    1
clk(R)->clk(R)	10.741   3.618/*         0.366/*         I0/Ethernet_input/FIFO/MEM/array_reg[84][6]/D    1
clk(R)->clk(R)	10.712   */3.618         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[25][2]/D    1
clk(R)->clk(R)	10.714   */3.618         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[65][0]/D    1
clk(R)->clk(R)	10.714   */3.618         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[28][2]/D    1
clk(R)->clk(R)	10.713   */3.618         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[23][3]/D    1
clk(R)->clk(R)	10.712   */3.618         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[28][5]/D    1
clk(R)->clk(R)	10.715   */3.618         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[26][7]/D    1
clk(R)->clk(R)	10.720   */3.618         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[8][3]/D    1
clk(R)->clk(R)	10.717   */3.619         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[81][7]/D    1
clk(R)->clk(R)	10.720   */3.619         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[83][3]/D    1
clk(R)->clk(R)	10.714   */3.619         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[13][0]/D    1
clk(R)->clk(R)	10.715   */3.620         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[65][2]/D    1
clk(R)->clk(R)	10.714   */3.620         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[25][0]/D    1
clk(R)->clk(R)	10.721   */3.620         */0.386         I0/Ethernet_input/FIFO/MEM/array_reg[86][1]/D    1
clk(R)->clk(R)	10.715   */3.620         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[81][5]/D    1
clk(R)->clk(R)	10.714   */3.620         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[83][2]/D    1
clk(R)->clk(R)	10.716   */3.621         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[76][0]/D    1
clk(R)->clk(R)	10.717   */3.621         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[71][7]/D    1
clk(R)->clk(R)	10.713   */3.622         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[67][0]/D    1
clk(R)->clk(R)	10.750   3.622/*         0.357/*         I0/Ethernet_input/FIFO/MEM/array_reg[65][3]/D    1
clk(R)->clk(R)	10.750   3.622/*         0.357/*         I0/Ethernet_input/FIFO/MEM/array_reg[86][3]/D    1
clk(R)->clk(R)	10.717   */3.622         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[86][2]/D    1
clk(R)->clk(R)	10.750   3.622/*         0.357/*         I0/Ethernet_input/FIFO/MEM/array_reg[68][1]/D    1
clk(R)->clk(R)	10.713   */3.622         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[28][6]/D    1
clk(R)->clk(R)	10.722   */3.622         */0.385         I0/Ethernet_input/FIFO/MEM/array_reg[30][4]/D    1
clk(R)->clk(R)	10.714   */3.622         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[8][5]/D    1
clk(R)->clk(R)	10.714   */3.623         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[68][2]/D    1
clk(R)->clk(R)	10.715   */3.623         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[67][5]/D    1
clk(R)->clk(R)	10.717   */3.624         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[27][3]/D    1
clk(R)->clk(R)	10.714   */3.624         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[28][3]/D    1
clk(R)->clk(R)	10.715   */3.624         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[28][4]/D    1
clk(R)->clk(R)	10.715   */3.624         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[27][5]/D    1
clk(R)->clk(R)	10.712   */3.625         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[78][3]/D    1
clk(R)->clk(R)	10.714   */3.625         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[23][0]/D    1
clk(R)->clk(R)	10.712   */3.625         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[30][5]/D    1
clk(R)->clk(R)	10.714   */3.625         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[8][6]/D    1
clk(R)->clk(R)	10.713   */3.625         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[30][6]/D    1
clk(R)->clk(R)	10.713   */3.625         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[27][2]/D    1
clk(R)->clk(R)	10.716   */3.625         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[65][7]/D    1
clk(R)->clk(R)	10.716   */3.625         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[10][7]/D    1
clk(R)->clk(R)	10.712   */3.625         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[23][5]/D    1
clk(R)->clk(R)	10.713   */3.626         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[67][7]/D    1
clk(R)->clk(R)	10.714   */3.626         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[28][0]/D    1
clk(R)->clk(R)	10.715   */3.627         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[93][7]/D    1
clk(R)->clk(R)	10.717   */3.627         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[13][1]/D    1
clk(R)->clk(R)	10.716   */3.627         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[30][1]/D    1
clk(R)->clk(R)	10.712   */3.627         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[30][2]/D    1
clk(R)->clk(R)	10.719   */3.627         */0.388         I0/Ethernet_input/FIFO/MEM/array_reg[27][4]/D    1
clk(R)->clk(R)	10.740   3.628/*         0.367/*         I0/Ethernet_input/FIFO/MEM/array_reg[87][6]/D    1
clk(R)->clk(R)	10.715   */3.629         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[8][0]/D    1
clk(R)->clk(R)	10.718   */3.629         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[83][7]/D    1
clk(R)->clk(R)	10.720   */3.629         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[70][7]/D    1
clk(R)->clk(R)	10.714   */3.629         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[24][2]/D    1
clk(R)->clk(R)	10.715   */3.630         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[83][5]/D    1
clk(R)->clk(R)	10.715   */3.630         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[68][7]/D    1
clk(R)->clk(R)	10.745   3.630/*         0.362/*         I0/Ethernet_input/FIFO/MEM/array_reg[87][1]/D    1
clk(R)->clk(R)	10.714   */3.630         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[30][0]/D    1
clk(R)->clk(R)	10.712   */3.631         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[23][7]/D    1
clk(R)->clk(R)	10.715   */3.632         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[78][7]/D    1
clk(R)->clk(R)	10.712   */3.632         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[27][6]/D    1
clk(R)->clk(R)	10.712   */3.632         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[8][2]/D    1
clk(R)->clk(R)	10.716   */3.632         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[11][7]/D    1
clk(R)->clk(R)	10.714   */3.633         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[86][0]/D    1
clk(R)->clk(R)	10.715   */3.633         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[70][2]/D    1
clk(R)->clk(R)	10.713   */3.633         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[24][6]/D    1
clk(R)->clk(R)	10.716   */3.633         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[25][7]/D    1
clk(R)->clk(R)	10.714   */3.633         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[86][5]/D    1
clk(R)->clk(R)	10.718   */3.633         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[69][7]/D    1
clk(R)->clk(R)	10.714   */3.633         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[24][3]/D    1
clk(R)->clk(R)	10.715   */3.634         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[8][4]/D    1
clk(R)->clk(R)	10.716   */3.634         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[30][7]/D    1
clk(R)->clk(R)	10.722   */3.634         */0.385         I0/Ethernet_input/FIFO/MEM/array_reg[68][4]/D    1
clk(R)->clk(R)	10.720   */3.634         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[84][1]/D    1
clk(R)->clk(R)	10.714   */3.634         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[28][7]/D    1
clk(R)->clk(R)	10.718   */3.634         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[31][0]/D    1
clk(R)->clk(R)	10.715   */3.634         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[27][1]/D    1
clk(R)->clk(R)	10.716   */3.634         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[28][1]/D    1
clk(R)->clk(R)	10.712   */3.634         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[24][5]/D    1
clk(R)->clk(R)	10.714   */3.635         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[24][0]/D    1
clk(R)->clk(R)	10.744   3.635/*         0.363/*         I0/Ethernet_input/FIFO/MEM/array_reg[66][1]/D    1
clk(R)->clk(R)	10.715   */3.635         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[65][5]/D    1
clk(R)->clk(R)	10.714   */3.635         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[27][0]/D    1
clk(R)->clk(R)	10.722   */3.635         */0.385         I0/Ethernet_input/FIFO/MEM/array_reg[70][1]/D    1
clk(R)->clk(R)	10.714   */3.636         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[66][7]/D    1
clk(R)->clk(R)	10.715   */3.636         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[29][4]/D    1
clk(R)->clk(R)	10.715   */3.636         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[86][7]/D    1
clk(R)->clk(R)	10.748   3.637/*         0.359/*         I0/Ethernet_input/FIFO/MEM/array_reg[74][6]/D    1
clk(R)->clk(R)	10.741   3.637/*         0.366/*         I0/Ethernet_input/FIFO/MEM/array_reg[89][4]/D    1
clk(R)->clk(R)	10.714   */3.637         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[68][0]/D    1
clk(R)->clk(R)	10.751   3.637/*         0.356/*         I0/Ethernet_input/FIFO/MEM/array_reg[84][4]/D    1
clk(R)->clk(R)	10.714   */3.637         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[70][0]/D    1
clk(R)->clk(R)	10.714   */3.637         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[24][4]/D    1
clk(R)->clk(R)	10.750   3.637/*         0.356/*         I0/Ethernet_input/FIFO/MEM/array_reg[66][4]/D    1
clk(R)->clk(R)	10.744   3.638/*         0.363/*         I0/Ethernet_input/FIFO/MEM/array_reg[74][4]/D    1
clk(R)->clk(R)	10.713   */3.638         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[93][0]/D    1
clk(R)->clk(R)	10.718   */3.638         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[27][7]/D    1
clk(R)->clk(R)	10.722   */3.638         */0.384         I0/Ethernet_input/FIFO/MEM/array_reg[68][3]/D    1
clk(R)->clk(R)	10.715   */3.638         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[78][0]/D    1
clk(R)->clk(R)	10.719   */3.638         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[70][3]/D    1
clk(R)->clk(R)	10.751   3.638/*         0.356/*         I0/Ethernet_input/FIFO/MEM/array_reg[70][4]/D    1
clk(R)->clk(R)	10.715   */3.640         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[95][1]/D    1
clk(R)->clk(R)	10.715   */3.640         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[8][1]/D    1
clk(R)->clk(R)	10.712   */3.640         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[66][5]/D    1
clk(R)->clk(R)	10.713   */3.640         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[29][6]/D    1
clk(R)->clk(R)	10.713   */3.641         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[29][2]/D    1
clk(R)->clk(R)	10.716   */3.642         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[91][3]/D    1
clk(R)->clk(R)	10.715   */3.642         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[87][0]/D    1
clk(R)->clk(R)	10.717   */3.642         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[91][1]/D    1
clk(R)->clk(R)	10.741   3.642/*         0.366/*         I0/Ethernet_input/FIFO/MEM/array_reg[80][6]/D    1
clk(R)->clk(R)	10.714   */3.642         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[29][5]/D    1
clk(R)->clk(R)	10.713   */3.642         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[70][5]/D    1
clk(R)->clk(R)	10.715   */3.642         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[24][7]/D    1
clk(R)->clk(R)	10.715   */3.643         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[74][3]/D    1
clk(R)->clk(R)	10.715   */3.643         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[29][0]/D    1
clk(R)->clk(R)	10.741   3.643/*         0.366/*         I0/Ethernet_input/FIFO/MEM/array_reg[66][6]/D    1
clk(R)->clk(R)	10.713   */3.643         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[31][1]/D    1
clk(R)->clk(R)	10.713   */3.643         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[36][0]/D    1
clk(R)->clk(R)	10.715   */3.643         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[24][1]/D    1
clk(R)->clk(R)	10.716   */3.644         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[31][4]/D    1
clk(R)->clk(R)	10.713   */3.644         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[66][2]/D    1
clk(R)->clk(R)	10.720   */3.644         */0.386         I0/Ethernet_input/FIFO/MEM/array_reg[74][1]/D    1
clk(R)->clk(R)	10.714   */3.645         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[31][3]/D    1
clk(R)->clk(R)	10.713   */3.645         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[91][5]/D    1
clk(R)->clk(R)	10.723   */3.645         */0.384         I0/Ethernet_input/FIFO/MEM/array_reg[66][3]/D    1
clk(R)->clk(R)	10.749   3.645/*         0.358/*         I0/Ethernet_input/FIFO/MEM/array_reg[91][6]/D    1
clk(R)->clk(R)	10.715   */3.646         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[68][5]/D    1
clk(R)->clk(R)	10.714   */3.646         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[29][3]/D    1
clk(R)->clk(R)	10.715   */3.647         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[8][7]/D    1
clk(R)->clk(R)	10.746   3.647/*         0.361/*         I0/Ethernet_input/FIFO/MEM/array_reg[91][4]/D    1
clk(R)->clk(R)	10.713   */3.647         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[74][5]/D    1
clk(R)->clk(R)	10.712   */3.647         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[31][5]/D    1
clk(R)->clk(R)	10.716   */3.648         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[29][7]/D    1
clk(R)->clk(R)	10.715   */3.648         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[84][7]/D    1
clk(R)->clk(R)	10.717   */3.648         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[72][1]/D    1
clk(R)->clk(R)	10.713   */3.649         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[31][6]/D    1
clk(R)->clk(R)	10.717   */3.649         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[36][1]/D    1
clk(R)->clk(R)	10.712   */3.649         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[31][2]/D    1
clk(R)->clk(R)	10.719   */3.650         */0.388         I0/Ethernet_input/FIFO/MEM/array_reg[84][3]/D    1
clk(R)->clk(R)	10.715   */3.650         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[84][5]/D    1
clk(R)->clk(R)	10.713   */3.650         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[95][3]/D    1
clk(R)->clk(R)	10.714   */3.650         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[84][0]/D    1
clk(R)->clk(R)	10.714   */3.651         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[36][5]/D    1
clk(R)->clk(R)	10.747   3.651/*         0.360/*         I0/Ethernet_input/FIFO/MEM/array_reg[92][6]/D    1
clk(R)->clk(R)	10.750   3.652/*         0.357/*         I0/Ethernet_input/FIFO/MEM/array_reg[72][4]/D    1
clk(R)->clk(R)	10.719   */3.653         */0.388         I0/Ethernet_input/FIFO/MEM/array_reg[94][6]/D    1
clk(R)->clk(R)	10.713   */3.655         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[95][5]/D    1
clk(R)->clk(R)	10.714   */3.655         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[87][5]/D    1
clk(R)->clk(R)	10.715   */3.655         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[64][2]/D    1
clk(R)->clk(R)	10.718   */3.655         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[31][7]/D    1
clk(R)->clk(R)	10.717   */3.656         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[74][0]/D    1
clk(R)->clk(R)	10.714   */3.656         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[72][3]/D    1
clk(R)->clk(R)	10.716   */3.656         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[36][4]/D    1
clk(R)->clk(R)	10.715   */3.656         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[29][1]/D    1
clk(R)->clk(R)	10.720   */3.656         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[87][3]/D    1
clk(R)->clk(R)	10.747   3.656/*         0.360/*         I0/Ethernet_input/FIFO/MEM/array_reg[72][2]/D    1
clk(R)->clk(R)	10.749   3.656/*         0.358/*         I0/Ethernet_input/FIFO/MEM/array_reg[74][2]/D    1
clk(R)->clk(R)	10.719   */3.657         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[36][3]/D    1
clk(R)->clk(R)	10.715   */3.657         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[36][6]/D    1
clk(R)->clk(R)	10.716   */3.657         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[87][7]/D    1
clk(R)->clk(R)	10.713   */3.657         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[87][2]/D    1
clk(R)->clk(R)	10.749   3.658/*         0.358/*         I0/Ethernet_input/FIFO/MEM/array_reg[95][4]/D    1
clk(R)->clk(R)	10.713   */3.658         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[66][0]/D    1
clk(R)->clk(R)	10.712   */3.658         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[36][7]/D    1
clk(R)->clk(R)	10.720   */3.659         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[91][2]/D    1
clk(R)->clk(R)	10.742   3.659/*         0.365/*         I0/Ethernet_input/FIFO/MEM/array_reg[82][6]/D    1
clk(R)->clk(R)	10.714   */3.659         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[72][6]/D    1
clk(R)->clk(R)	10.740   3.659/*         0.367/*         I0/Ethernet_input/FIFO/MEM/array_reg[64][6]/D    1
clk(R)->clk(R)	10.716   */3.660         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[64][7]/D    1
clk(R)->clk(R)	10.713   */3.660         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[95][2]/D    1
clk(R)->clk(R)	10.712   */3.660         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[72][5]/D    1
clk(R)->clk(R)	10.748   3.661/*         0.359/*         I0/Ethernet_input/FIFO/MEM/array_reg[94][2]/D    1
clk(R)->clk(R)	10.749   3.661/*         0.357/*         I0/Ethernet_input/FIFO/MEM/array_reg[36][2]/D    1
clk(R)->clk(R)	10.715   */3.661         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[80][1]/D    1
clk(R)->clk(R)	10.749   3.661/*         0.358/*         I0/Ethernet_input/FIFO/MEM/array_reg[34][5]/D    1
clk(R)->clk(R)	10.742   3.662/*         0.365/*         I0/Ethernet_input/FIFO/MEM/array_reg[85][6]/D    1
clk(R)->clk(R)	10.746   3.662/*         0.361/*         I0/Ethernet_input/FIFO/MEM/array_reg[38][2]/D    1
clk(R)->clk(R)	10.720   */3.663         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[85][0]/D    1
clk(R)->clk(R)	10.716   */3.663         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[72][0]/D    1
clk(R)->clk(R)	10.750   3.664/*         0.357/*         I0/Ethernet_input/FIFO/MEM/array_reg[92][2]/D    1
clk(R)->clk(R)	10.716   */3.664         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[91][7]/D    1
clk(R)->clk(R)	10.721   */3.664         */0.386         I0/Ethernet_input/FIFO/MEM/array_reg[64][4]/D    1
clk(R)->clk(R)	10.715   */3.665         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[74][7]/D    1
clk(R)->clk(R)	10.714   */3.665         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[94][3]/D    1
clk(R)->clk(R)	10.717   */3.665         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[72][7]/D    1
clk(R)->clk(R)	10.716   */3.665         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[94][1]/D    1
clk(R)->clk(R)	10.747   3.665/*         0.360/*         I0/Ethernet_input/FIFO/MEM/array_reg[64][3]/D    1
clk(R)->clk(R)	10.713   */3.665         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[38][4]/D    1
clk(R)->clk(R)	10.713   */3.666         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[92][3]/D    1
clk(R)->clk(R)	10.745   3.666/*         0.362/*         I0/Ethernet_input/FIFO/MEM/array_reg[34][2]/D    1
clk(R)->clk(R)	10.750   3.667/*         0.357/*         I0/Ethernet_input/FIFO/MEM/array_reg[82][4]/D    1
clk(R)->clk(R)	10.714   */3.668         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[92][1]/D    1
clk(R)->clk(R)	10.713   */3.668         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[38][0]/D    1
clk(R)->clk(R)	10.717   */3.668         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[82][1]/D    1
clk(R)->clk(R)	10.719   */3.669         */0.388         I0/Ethernet_input/FIFO/MEM/array_reg[89][1]/D    1
clk(R)->clk(R)	10.717   */3.669         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[35][3]/D    1
clk(R)->clk(R)	10.713   */3.669         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[92][5]/D    1
clk(R)->clk(R)	10.745   3.670/*         0.362/*         I0/Ethernet_input/FIFO/MEM/array_reg[37][2]/D    1
clk(R)->clk(R)	10.715   */3.670         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[37][3]/D    1
clk(R)->clk(R)	10.713   */3.670         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[89][5]/D    1
clk(R)->clk(R)	10.750   3.671/*         0.357/*         I0/Ethernet_input/FIFO/MEM/array_reg[89][2]/D    1
clk(R)->clk(R)	10.750   3.671/*         0.357/*         I0/Ethernet_input/FIFO/MEM/array_reg[38][3]/D    1
clk(R)->clk(R)	10.714   */3.672         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[85][2]/D    1
clk(R)->clk(R)	10.716   */3.672         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[82][3]/D    1
clk(R)->clk(R)	10.751   3.672/*         0.356/*         I0/Ethernet_input/FIFO/MEM/array_reg[89][6]/D    1
clk(R)->clk(R)	10.714   */3.672         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[95][7]/D    1
clk(R)->clk(R)	10.713   */3.672         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[80][3]/D    1
clk(R)->clk(R)	10.717   */3.672         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[80][7]/D    1
clk(R)->clk(R)	10.744   3.672/*         0.363/*         I0/Ethernet_input/FIFO/MEM/array_reg[39][2]/D    1
clk(R)->clk(R)	10.712   */3.673         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[39][5]/D    1
clk(R)->clk(R)	10.712   */3.673         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[94][5]/D    1
clk(R)->clk(R)	10.717   */3.673         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[34][3]/D    1
clk(R)->clk(R)	10.746   3.673/*         0.361/*         I0/Ethernet_input/FIFO/MEM/array_reg[64][1]/D    1
clk(R)->clk(R)	10.717   */3.674         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[38][1]/D    1
clk(R)->clk(R)	10.713   */3.674         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[89][3]/D    1
clk(R)->clk(R)	10.719   */3.674         */0.388         I0/Ethernet_input/FIFO/MEM/array_reg[85][1]/D    1
clk(R)->clk(R)	10.713   */3.674         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[34][0]/D    1
clk(R)->clk(R)	10.712   */3.675         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[34][6]/D    1
clk(R)->clk(R)	10.714   */3.675         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[80][5]/D    1
clk(R)->clk(R)	10.721   */3.675         */0.385         I0/Ethernet_input/FIFO/MEM/array_reg[85][3]/D    1
clk(R)->clk(R)	10.714   */3.675         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[37][6]/D    1
clk(R)->clk(R)	10.715   */3.676         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[34][7]/D    1
clk(R)->clk(R)	10.713   */3.676         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[37][7]/D    1
clk(R)->clk(R)	10.714   */3.676         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[85][5]/D    1
clk(R)->clk(R)	10.713   */3.676         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[35][6]/D    1
clk(R)->clk(R)	10.716   */3.677         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[91][0]/D    1
clk(R)->clk(R)	10.728   */3.677         */0.379         I0/Ethernet_input/FIFO/MEM/array_reg[84][2]/D    1
clk(R)->clk(R)	10.717   */3.678         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[33][4]/D    1
clk(R)->clk(R)	10.720   */3.678         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[32][5]/D    1
clk(R)->clk(R)	10.712   */3.678         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[37][5]/D    1
clk(R)->clk(R)	10.717   */3.678         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[33][0]/D    1
clk(R)->clk(R)	10.713   */3.678         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[39][3]/D    1
clk(R)->clk(R)	10.716   */3.678         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[39][6]/D    1
clk(R)->clk(R)	10.715   */3.678         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[82][0]/D    1
clk(R)->clk(R)	10.751   3.679/*         0.356/*         I0/Ethernet_input/FIFO/MEM/array_reg[80][4]/D    1
clk(R)->clk(R)	10.871   3.679/*         0.236/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/binary_r_reg[0]/D    1
clk(R)->clk(R)	10.714   */3.679         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[34][1]/D    1
clk(R)->clk(R)	10.712   */3.680         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[38][7]/D    1
clk(R)->clk(R)	10.714   */3.680         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[64][0]/D    1
clk(R)->clk(R)	10.717   */3.680         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[37][4]/D    1
clk(R)->clk(R)	10.716   */3.680         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[89][7]/D    1
clk(R)->clk(R)	10.712   */3.681         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[33][2]/D    1
clk(R)->clk(R)	10.713   */3.681         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[46][2]/D    1
clk(R)->clk(R)	10.714   */3.681         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[38][5]/D    1
clk(R)->clk(R)	10.716   */3.681         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[92][7]/D    1
clk(R)->clk(R)	10.714   */3.682         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[33][1]/D    1
clk(R)->clk(R)	10.714   */3.682         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[33][3]/D    1
clk(R)->clk(R)	10.713   */3.682         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[95][0]/D    1
clk(R)->clk(R)	10.712   */3.683         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[35][5]/D    1
clk(R)->clk(R)	10.720   */3.683         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[92][4]/D    1
clk(R)->clk(R)	10.714   */3.683         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[33][6]/D    1
clk(R)->clk(R)	10.747   3.683/*         0.360/*         I0/Ethernet_input/FIFO/MEM/array_reg[35][2]/D    1
clk(R)->clk(R)	10.712   */3.683         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[33][5]/D    1
clk(R)->clk(R)	10.714   */3.683         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[35][0]/D    1
clk(R)->clk(R)	10.715   */3.683         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[64][5]/D    1
clk(R)->clk(R)	10.714   */3.683         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[82][5]/D    1
clk(R)->clk(R)	10.715   */3.684         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[82][7]/D    1
clk(R)->clk(R)	10.715   */3.684         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[35][4]/D    1
clk(R)->clk(R)	10.719   */3.684         */0.388         I0/Ethernet_input/FIFO/MEM/array_reg[39][4]/D    1
clk(R)->clk(R)	10.747   3.685/*         0.360/*         I0/Ethernet_input/FIFO/MEM/array_reg[88][3]/D    1
clk(R)->clk(R)	10.714   */3.685         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[92][0]/D    1
clk(R)->clk(R)	10.717   */3.685         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[85][7]/D    1
clk(R)->clk(R)	10.714   */3.686         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[34][4]/D    1
clk(R)->clk(R)	10.715   */3.686         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[39][1]/D    1
clk(R)->clk(R)	10.714   */3.687         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[37][0]/D    1
clk(R)->clk(R)	10.714   */3.687         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[94][7]/D    1
clk(R)->clk(R)	10.718   */3.688         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[35][7]/D    1
clk(R)->clk(R)	10.713   */3.688         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[41][2]/D    1
clk(R)->clk(R)	10.720   */3.688         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[94][4]/D    1
clk(R)->clk(R)	10.712   */3.689         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[46][6]/D    1
clk(R)->clk(R)	10.713   */3.689         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[39][7]/D    1
clk(R)->clk(R)	10.721   */3.689         */0.386         I0/Ethernet_input/FIFO/MEM/array_reg[33][7]/D    1
clk(R)->clk(R)	10.714   */3.690         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[41][0]/D    1
clk(R)->clk(R)	10.716   */3.690         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[37][1]/D    1
clk(R)->clk(R)	10.718   */3.690         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[90][1]/D    1
clk(R)->clk(R)	10.745   3.690/*         0.362/*         I0/Ethernet_input/FIFO/MEM/array_reg[32][2]/D    1
clk(R)->clk(R)	10.713   */3.690         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[46][0]/D    1
clk(R)->clk(R)	10.714   */3.691         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[80][0]/D    1
clk(R)->clk(R)	10.714   */3.691         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[94][0]/D    1
clk(R)->clk(R)	10.715   */3.692         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[35][1]/D    1
clk(R)->clk(R)	10.714   */3.692         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[39][0]/D    1
clk(R)->clk(R)	10.713   */3.692         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[41][4]/D    1
clk(R)->clk(R)	10.725   */3.693         */0.382         I0/Ethernet_input/FIFO/MEM/array_reg[80][2]/D    1
clk(R)->clk(R)	10.720   */3.693         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[32][7]/D    1
clk(R)->clk(R)	10.713   */3.694         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[90][5]/D    1
clk(R)->clk(R)	10.713   */3.694         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[46][4]/D    1
clk(R)->clk(R)	10.712   */3.694         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[41][6]/D    1
clk(R)->clk(R)	10.716   */3.695         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[90][6]/D    1
clk(R)->clk(R)	10.713   */3.696         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[89][0]/D    1
clk(R)->clk(R)	10.714   */3.696         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[90][3]/D    1
clk(R)->clk(R)	10.747   3.697/*         0.359/*         I0/Ethernet_input/FIFO/MEM/array_reg[90][2]/D    1
clk(R)->clk(R)	10.717   */3.697         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[32][3]/D    1
clk(R)->clk(R)	10.712   */3.699         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[88][5]/D    1
clk(R)->clk(R)	10.720   */3.699         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[46][7]/D    1
clk(R)->clk(R)	10.718   */3.699         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[38][6]/D    1
clk(R)->clk(R)	10.716   */3.701         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[88][1]/D    1
clk(R)->clk(R)	10.714   */3.701         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[43][0]/D    1
clk(R)->clk(R)	10.713   */3.701         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[32][1]/D    1
clk(R)->clk(R)	10.715   */3.702         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[41][5]/D    1
clk(R)->clk(R)	10.718   */3.703         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[46][1]/D    1
clk(R)->clk(R)	10.714   */3.703         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[46][5]/D    1
clk(R)->clk(R)	10.714   */3.703         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[41][3]/D    1
clk(R)->clk(R)	10.723   */3.703         */0.384         I0/Ethernet_input/FIFO/MEM/array_reg[43][5]/D    1
clk(R)->clk(R)	10.719   */3.703         */0.388         I0/Ethernet_input/FIFO/MEM/array_reg[88][4]/D    1
clk(R)->clk(R)	10.722   */3.703         */0.385         I0/Ethernet_input/FIFO/MEM/array_reg[90][4]/D    1
clk(R)->clk(R)	10.746   3.704/*         0.361/*         I0/Ethernet_input/FIFO/MEM/array_reg[88][2]/D    1
clk(R)->clk(R)	10.712   */3.706         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[43][4]/D    1
clk(R)->clk(R)	10.728   */3.707         */0.379         I0/Ethernet_input/FIFO/MEM/array_reg[82][2]/D    1
clk(R)->clk(R)	10.715   */3.708         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[43][3]/D    1
clk(R)->clk(R)	10.712   */3.709         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[43][2]/D    1
clk(R)->clk(R)	10.712   */3.710         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[43][6]/D    1
clk(R)->clk(R)	10.718   */3.711         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[88][7]/D    1
clk(R)->clk(R)	10.712   */3.711         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[32][0]/D    1
clk(R)->clk(R)	10.716   */3.711         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[32][6]/D    1
clk(R)->clk(R)	10.713   */3.712         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[88][6]/D    1
clk(R)->clk(R)	10.713   */3.713         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[44][2]/D    1
clk(R)->clk(R)	10.716   */3.715         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[90][0]/D    1
clk(R)->clk(R)	10.715   */3.716         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[43][1]/D    1
clk(R)->clk(R)	10.712   */3.716         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[45][4]/D    1
clk(R)->clk(R)	10.715   */3.717         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[88][0]/D    1
clk(R)->clk(R)	10.717   */3.718         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[42][0]/D    1
clk(R)->clk(R)	10.716   */3.720         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[41][7]/D    1
clk(R)->clk(R)	10.713   */3.722         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[44][0]/D    1
clk(R)->clk(R)	10.713   */3.722         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[45][0]/D    1
clk(R)->clk(R)	10.714   */3.724         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[90][7]/D    1
clk(R)->clk(R)	10.718   */3.725         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[41][1]/D    1
clk(R)->clk(R)	10.721   */3.725         */0.386         I0/Ethernet_input/FIFO/MEM/array_reg[46][3]/D    1
clk(R)->clk(R)	10.712   */3.725         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[45][2]/D    1
clk(R)->clk(R)	10.719   */3.725         */0.388         I0/Ethernet_input/FIFO/MEM/array_reg[32][4]/D    1
clk(R)->clk(R)	10.716   */3.726         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[43][7]/D    1
clk(R)->clk(R)	10.712   */3.726         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[45][6]/D    1
clk(R)->clk(R)	10.714   */3.727         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[47][3]/D    1
clk(R)->clk(R)	10.713   */3.727         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[47][0]/D    1
clk(R)->clk(R)	10.712   */3.727         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[47][4]/D    1
clk(R)->clk(R)	10.712   */3.728         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[47][2]/D    1
clk(R)->clk(R)	10.712   */3.729         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[47][6]/D    1
clk(R)->clk(R)	10.712   */3.730         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[42][6]/D    1
clk(R)->clk(R)	10.713   */3.730         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[42][2]/D    1
clk(R)->clk(R)	10.712   */3.730         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[44][4]/D    1
clk(R)->clk(R)	10.712   */3.730         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[42][4]/D    1
clk(R)->clk(R)	10.714   */3.731         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[45][5]/D    1
clk(R)->clk(R)	10.713   */3.732         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[45][3]/D    1
clk(R)->clk(R)	10.712   */3.733         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[44][6]/D    1
clk(R)->clk(R)	10.717   */3.733         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[45][1]/D    1
clk(R)->clk(R)	10.716   */3.741         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[44][1]/D    1
clk(R)->clk(R)	10.714   */3.741         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[44][5]/D    1
clk(R)->clk(R)	10.717   */3.742         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[47][1]/D    1
clk(R)->clk(R)	10.713   */3.742         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[47][5]/D    1
clk(R)->clk(R)	10.715   */3.743         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[45][7]/D    1
clk(R)->clk(R)	10.713   */3.747         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[42][5]/D    1
clk(R)->clk(R)	10.717   */3.747         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[44][3]/D    1
clk(R)->clk(R)	10.741   3.749/*         0.366/*         I0/Ethernet_input/FIFO/MEM/array_reg[101][6]/D    1
clk(R)->clk(R)	10.716   */3.749         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[44][7]/D    1
clk(R)->clk(R)	10.715   */3.752         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[47][7]/D    1
clk(R)->clk(R)	10.715   */3.754         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[42][7]/D    1
clk(R)->clk(R)	10.718   */3.754         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[42][3]/D    1
clk(R)->clk(R)	10.740   3.756/*         0.367/*         I0/Ethernet_input/FIFO/MEM/array_reg[49][2]/D    1
clk(R)->clk(R)	10.741   3.757/*         0.366/*         I0/Ethernet_input/FIFO/MEM/array_reg[103][6]/D    1
clk(R)->clk(R)	10.741   3.759/*         0.366/*         I0/Ethernet_input/FIFO/MEM/array_reg[99][6]/D    1
clk(R)->clk(R)	10.719   */3.759         */0.388         I0/Ethernet_input/FIFO/MEM/array_reg[42][1]/D    1
clk(R)->clk(R)	10.748   3.761/*         0.358/*         I0/Ethernet_input/FIFO/MEM/array_reg[101][3]/D    1
clk(R)->clk(R)	10.745   3.762/*         0.362/*         I0/Ethernet_input/FIFO/MEM/array_reg[101][0]/D    1
clk(R)->clk(R)	10.749   3.764/*         0.358/*         I0/Ethernet_input/FIFO/MEM/array_reg[103][5]/D    1
clk(R)->clk(R)	10.721   */3.767         */0.386         I0/Ethernet_input/FIFO/MEM/array_reg[103][3]/D    1
clk(R)->clk(R)	10.749   3.769/*         0.358/*         I0/Ethernet_input/FIFO/MEM/array_reg[99][1]/D    1
clk(R)->clk(R)	10.718   */3.769         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[63][6]/D    1
clk(R)->clk(R)	10.719   */3.770         */0.388         I0/Ethernet_input/FIFO/MEM/array_reg[101][5]/D    1
clk(R)->clk(R)	10.741   3.771/*         0.366/*         I0/Ethernet_input/FIFO/MEM/array_reg[97][6]/D    1
clk(R)->clk(R)	10.748   3.771/*         0.359/*         I0/Ethernet_input/FIFO/MEM/array_reg[101][4]/D    1
clk(R)->clk(R)	10.714   */3.772         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[101][2]/D    1
clk(R)->clk(R)	10.713   */3.773         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[61][4]/D    1
clk(R)->clk(R)	10.720   */3.775         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[103][1]/D    1
clk(R)->clk(R)	10.749   3.776/*         0.358/*         I0/Ethernet_input/FIFO/MEM/array_reg[103][0]/D    1
clk(R)->clk(R)	10.718   */3.776         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[99][5]/D    1
clk(R)->clk(R)	10.748   3.776/*         0.359/*         I0/Ethernet_input/FIFO/MEM/array_reg[103][4]/D    1
clk(R)->clk(R)	10.713   */3.776         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[61][0]/D    1
clk(R)->clk(R)	10.744   3.777/*         0.363/*         I0/Ethernet_input/FIFO/MEM/array_reg[51][0]/D    1
clk(R)->clk(R)	10.721   */3.777         */0.386         I0/Ethernet_input/FIFO/MEM/array_reg[101][1]/D    1
clk(R)->clk(R)	10.720   */3.780         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[54][5]/D    1
clk(R)->clk(R)	10.743   3.780/*         0.364/*         I0/Ethernet_input/FIFO/MEM/array_reg[48][2]/D    1
clk(R)->clk(R)	10.747   3.780/*         0.360/*         I0/Ethernet_input/FIFO/MEM/array_reg[54][2]/D    1
clk(R)->clk(R)	10.715   */3.781         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[54][7]/D    1
clk(R)->clk(R)	10.713   */3.781         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[61][6]/D    1
clk(R)->clk(R)	10.744   3.783/*         0.363/*         I0/Ethernet_input/FIFO/MEM/array_reg[51][2]/D    1
clk(R)->clk(R)	10.713   */3.783         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[59][0]/D    1
clk(R)->clk(R)	10.715   */3.783         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[61][2]/D    1
clk(R)->clk(R)	10.713   */3.784         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[103][2]/D    1
clk(R)->clk(R)	10.713   */3.784         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[54][0]/D    1
clk(R)->clk(R)	10.712   */3.785         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[59][4]/D    1
clk(R)->clk(R)	10.718   */3.786         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[54][3]/D    1
clk(R)->clk(R)	10.714   */3.787         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[97][2]/D    1
clk(R)->clk(R)	10.751   3.788/*         0.356/*         I0/Ethernet_input/FIFO/MEM/array_reg[99][3]/D    1
clk(R)->clk(R)	10.713   */3.788         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[63][2]/D    1
clk(R)->clk(R)	10.715   */3.788         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[48][5]/D    1
clk(R)->clk(R)	10.712   */3.790         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[63][4]/D    1
clk(R)->clk(R)	10.713   */3.790         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[99][7]/D    1
clk(R)->clk(R)	10.712   */3.791         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[55][5]/D    1
clk(R)->clk(R)	10.718   */3.791         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[51][7]/D    1
clk(R)->clk(R)	10.715   */3.791         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[55][3]/D    1
clk(R)->clk(R)	10.714   */3.791         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[61][3]/D    1
clk(R)->clk(R)	10.714   */3.791         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[55][0]/D    1
clk(R)->clk(R)	10.712   */3.792         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[49][5]/D    1
clk(R)->clk(R)	10.712   */3.792         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[59][2]/D    1
clk(R)->clk(R)	10.713   */3.792         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[54][1]/D    1
clk(R)->clk(R)	10.716   */3.792         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[55][4]/D    1
clk(R)->clk(R)	10.712   */3.793         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[59][6]/D    1
clk(R)->clk(R)	10.720   */3.793         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[49][4]/D    1
clk(R)->clk(R)	10.747   3.793/*         0.360/*         I0/Ethernet_input/FIFO/MEM/array_reg[55][2]/D    1
clk(R)->clk(R)	10.715   */3.793         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[48][7]/D    1
clk(R)->clk(R)	10.713   */3.794         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[99][2]/D    1
clk(R)->clk(R)	10.717   */3.795         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[48][3]/D    1
clk(R)->clk(R)	10.719   */3.795         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[97][3]/D    1
clk(R)->clk(R)	10.713   */3.795         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[97][7]/D    1
clk(R)->clk(R)	10.712   */3.795         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[40][2]/D    1
clk(R)->clk(R)	10.714   */3.795         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[49][0]/D    1
clk(R)->clk(R)	10.714   */3.796         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[59][5]/D    1
clk(R)->clk(R)	10.716   */3.796         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[50][1]/D    1
clk(R)->clk(R)	10.741   3.796/*         0.366/*         I0/Ethernet_input/FIFO/MEM/array_reg[100][6]/D    1
clk(R)->clk(R)	10.750   3.796/*         0.356/*         I0/Ethernet_input/FIFO/MEM/array_reg[102][3]/D    1
clk(R)->clk(R)	10.718   */3.797         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[51][4]/D    1
clk(R)->clk(R)	10.715   */3.797         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[97][5]/D    1
clk(R)->clk(R)	10.714   */3.797         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[49][3]/D    1
clk(R)->clk(R)	10.741   3.797/*         0.366/*         I0/Ethernet_input/FIFO/MEM/array_reg[102][6]/D    1
clk(R)->clk(R)	10.714   */3.797         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[55][6]/D    1
clk(R)->clk(R)	10.714   */3.798         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[49][6]/D    1
clk(R)->clk(R)	10.721   */3.798         */0.386         I0/Ethernet_input/FIFO/MEM/array_reg[97][1]/D    1
clk(R)->clk(R)	10.715   */3.798         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[63][5]/D    1
clk(R)->clk(R)	10.747   3.798/*         0.360/*         I0/Ethernet_input/FIFO/MEM/array_reg[109][1]/D    1
clk(R)->clk(R)	10.714   */3.798         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[51][3]/D    1
clk(R)->clk(R)	10.745   3.798/*         0.362/*         I0/Ethernet_input/FIFO/MEM/array_reg[50][2]/D    1
clk(R)->clk(R)	10.713   */3.799         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[59][3]/D    1
clk(R)->clk(R)	10.716   */3.799         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[99][0]/D    1
clk(R)->clk(R)	10.749   3.799/*         0.358/*         I0/Ethernet_input/FIFO/MEM/array_reg[107][3]/D    1
clk(R)->clk(R)	10.712   */3.799         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[40][0]/D    1
clk(R)->clk(R)	10.714   */3.799         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[55][1]/D    1
clk(R)->clk(R)	10.714   */3.799         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[48][1]/D    1
clk(R)->clk(R)	10.716   */3.799         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[52][1]/D    1
clk(R)->clk(R)	10.712   */3.799         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[40][6]/D    1
clk(R)->clk(R)	10.713   */3.800         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[63][0]/D    1
clk(R)->clk(R)	10.716   */3.800         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[51][6]/D    1
clk(R)->clk(R)	10.713   */3.800         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[40][5]/D    1
clk(R)->clk(R)	10.712   */3.800         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[49][7]/D    1
clk(R)->clk(R)	10.748   3.801/*         0.358/*         I0/Ethernet_input/FIFO/MEM/array_reg[52][2]/D    1
clk(R)->clk(R)	10.714   */3.801         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[61][5]/D    1
clk(R)->clk(R)	10.714   */3.801         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[49][1]/D    1
clk(R)->clk(R)	10.713   */3.802         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[40][4]/D    1
clk(R)->clk(R)	10.745   3.802/*         0.362/*         I0/Ethernet_input/FIFO/MEM/array_reg[105][4]/D    1
clk(R)->clk(R)	10.712   */3.803         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[51][5]/D    1
clk(R)->clk(R)	10.718   */3.803         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[59][1]/D    1
clk(R)->clk(R)	10.720   */3.804         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[53][3]/D    1
clk(R)->clk(R)	10.715   */3.804         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[50][3]/D    1
clk(R)->clk(R)	10.716   */3.804         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[50][5]/D    1
clk(R)->clk(R)	10.719   */3.804         */0.388         I0/Ethernet_input/FIFO/MEM/array_reg[103][7]/D    1
clk(R)->clk(R)	10.715   */3.805         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[50][7]/D    1
clk(R)->clk(R)	10.714   */3.805         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[52][7]/D    1
clk(R)->clk(R)	10.721   */3.806         */0.386         I0/Ethernet_input/FIFO/MEM/array_reg[105][3]/D    1
clk(R)->clk(R)	10.712   */3.806         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[55][7]/D    1
clk(R)->clk(R)	10.720   */3.806         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[105][5]/D    1
clk(R)->clk(R)	10.713   */3.806         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[63][3]/D    1
clk(R)->clk(R)	10.717   */3.806         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[101][7]/D    1
clk(R)->clk(R)	10.712   */3.806         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[52][0]/D    1
clk(R)->clk(R)	10.713   */3.806         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[97][0]/D    1
clk(R)->clk(R)	10.719   */3.807         */0.388         I0/Ethernet_input/FIFO/MEM/array_reg[54][4]/D    1
clk(R)->clk(R)	10.717   */3.807         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[54][6]/D    1
clk(R)->clk(R)	10.744   3.807/*         0.362/*         I0/Ethernet_input/FIFO/MEM/array_reg[107][2]/D    1
clk(R)->clk(R)	10.748   3.807/*         0.359/*         I0/Ethernet_input/FIFO/MEM/array_reg[109][2]/D    1
clk(R)->clk(R)	10.741   3.807/*         0.366/*         I0/Ethernet_input/FIFO/MEM/array_reg[96][6]/D    1
clk(R)->clk(R)	10.717   */3.808         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[57][0]/D    1
clk(R)->clk(R)	10.714   */3.808         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[52][4]/D    1
clk(R)->clk(R)	10.716   */3.809         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[48][6]/D    1
clk(R)->clk(R)	10.721   */3.809         */0.385         I0/Ethernet_input/FIFO/MEM/array_reg[100][3]/D    1
clk(R)->clk(R)	10.714   */3.809         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[52][5]/D    1
clk(R)->clk(R)	10.718   */3.809         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[100][0]/D    1
clk(R)->clk(R)	10.720   */3.810         */0.386         I0/Ethernet_input/FIFO/MEM/array_reg[102][1]/D    1
clk(R)->clk(R)	10.718   */3.811         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[59][7]/D    1
clk(R)->clk(R)	10.746   3.811/*         0.360/*         I0/Ethernet_input/FIFO/MEM/array_reg[53][2]/D    1
clk(R)->clk(R)	10.715   */3.811         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[105][6]/D    1
clk(R)->clk(R)	10.716   */3.811         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[109][5]/D    1
clk(R)->clk(R)	10.723   */3.812         */0.384         I0/Ethernet_input/FIFO/MEM/array_reg[109][3]/D    1
clk(R)->clk(R)	10.712   */3.812         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[48][0]/D    1
clk(R)->clk(R)	10.713   */3.812         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[100][2]/D    1
clk(R)->clk(R)	10.729   */3.812         */0.378         I0/Ethernet_input/FIFO/MEM/array_reg[115][4]/D    1
clk(R)->clk(R)	10.718   */3.812         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[53][7]/D    1
clk(R)->clk(R)	10.716   */3.813         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[52][3]/D    1
clk(R)->clk(R)	10.717   */3.813         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[105][1]/D    1
clk(R)->clk(R)	10.715   */3.813         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[53][6]/D    1
clk(R)->clk(R)	10.722   */3.813         */0.385         I0/Ethernet_input/FIFO/MEM/array_reg[62][4]/D    1
clk(R)->clk(R)	10.713   */3.813         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[53][1]/D    1
clk(R)->clk(R)	10.713   */3.813         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[107][6]/D    1
clk(R)->clk(R)	10.716   */3.814         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[105][0]/D    1
clk(R)->clk(R)	10.715   */3.814         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[53][4]/D    1
clk(R)->clk(R)	10.749   3.814/*         0.358/*         I0/Ethernet_input/FIFO/MEM/array_reg[105][2]/D    1
clk(R)->clk(R)	10.718   */3.815         */0.388         I0/Ethernet_input/FIFO/MEM/array_reg[100][1]/D    1
clk(R)->clk(R)	10.724   */3.815         */0.383         I0/Ethernet_input/FIFO/MEM/array_reg[119][4]/D    1
clk(R)->clk(R)	10.720   */3.815         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[40][1]/D    1
clk(R)->clk(R)	10.714   */3.815         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[40][7]/D    1
clk(R)->clk(R)	10.716   */3.815         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[51][1]/D    1
clk(R)->clk(R)	10.749   3.815/*         0.357/*         I0/Ethernet_input/FIFO/MEM/array_reg[107][1]/D    1
clk(R)->clk(R)	10.718   */3.815         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[109][7]/D    1
clk(R)->clk(R)	10.712   */3.816         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[53][5]/D    1
clk(R)->clk(R)	10.748   3.816/*         0.359/*         I0/Ethernet_input/FIFO/MEM/array_reg[109][4]/D    1
clk(R)->clk(R)	10.722   */3.817         */0.385         I0/Ethernet_input/FIFO/MEM/array_reg[61][1]/D    1
clk(R)->clk(R)	10.714   */3.817         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[102][2]/D    1
clk(R)->clk(R)	10.713   */3.818         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[57][2]/D    1
clk(R)->clk(R)	10.713   */3.818         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[57][4]/D    1
clk(R)->clk(R)	10.715   */3.818         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[102][7]/D    1
clk(R)->clk(R)	10.712   */3.818         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[57][6]/D    1
clk(R)->clk(R)	10.714   */3.818         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[96][7]/D    1
clk(R)->clk(R)	10.712   */3.819         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[109][0]/D    1
clk(R)->clk(R)	10.712   */3.819         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[50][0]/D    1
clk(R)->clk(R)	10.748   3.819/*         0.358/*         I0/Ethernet_input/FIFO/MEM/array_reg[107][4]/D    1
clk(R)->clk(R)	10.718   */3.819         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[61][7]/D    1
clk(R)->clk(R)	10.728   */3.820         */0.379         I0/Ethernet_input/FIFO/MEM/array_reg[113][4]/D    1
clk(R)->clk(R)	10.714   */3.820         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[53][0]/D    1
clk(R)->clk(R)	10.728   */3.820         */0.379         I0/Ethernet_input/FIFO/MEM/array_reg[117][4]/D    1
clk(R)->clk(R)	10.714   */3.820         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[100][5]/D    1
clk(R)->clk(R)	10.720   */3.820         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[40][3]/D    1
clk(R)->clk(R)	10.714   */3.821         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[105][7]/D    1
clk(R)->clk(R)	10.714   */3.821         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[57][3]/D    1
clk(R)->clk(R)	10.715   */3.822         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[102][0]/D    1
clk(R)->clk(R)	10.713   */3.822         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[62][0]/D    1
clk(R)->clk(R)	10.713   */3.823         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[62][2]/D    1
clk(R)->clk(R)	10.722   */3.824         */0.385         I0/Ethernet_input/FIFO/MEM/array_reg[63][1]/D    1
clk(R)->clk(R)	10.718   */3.824         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[107][5]/D    1
clk(R)->clk(R)	10.714   */3.825         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[102][5]/D    1
clk(R)->clk(R)	10.716   */3.825         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[107][0]/D    1
clk(R)->clk(R)	10.742   3.825/*         0.365/*         I0/Ethernet_input/FIFO/MEM/array_reg[108][4]/D    1
clk(R)->clk(R)	10.718   */3.826         */0.388         I0/Ethernet_input/FIFO/MEM/array_reg[50][6]/D    1
clk(R)->clk(R)	10.718   */3.826         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[50][4]/D    1
clk(R)->clk(R)	10.730   */3.826         */0.377         I0/Ethernet_input/FIFO/MEM/array_reg[116][4]/D    1
clk(R)->clk(R)	10.716   */3.827         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[109][6]/D    1
clk(R)->clk(R)	10.715   */3.827         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[63][7]/D    1
clk(R)->clk(R)	10.716   */3.827         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[58][4]/D    1
clk(R)->clk(R)	10.719   */3.828         */0.388         I0/Ethernet_input/FIFO/MEM/array_reg[96][1]/D    1
clk(R)->clk(R)	10.715   */3.828         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[110][0]/D    1
clk(R)->clk(R)	10.714   */3.828         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[57][5]/D    1
clk(R)->clk(R)	10.726   */3.828         */0.381         I0/Ethernet_input/FIFO/MEM/array_reg[112][4]/D    1
clk(R)->clk(R)	10.713   */3.828         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[96][5]/D    1
clk(R)->clk(R)	10.718   */3.828         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[52][6]/D    1
clk(R)->clk(R)	10.720   */3.828         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[96][3]/D    1
clk(R)->clk(R)	10.714   */3.829         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[96][0]/D    1
clk(R)->clk(R)	10.714   */3.829         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[96][2]/D    1
clk(R)->clk(R)	10.742   3.829/*         0.365/*         I0/Ethernet_input/FIFO/MEM/array_reg[108][2]/D    1
clk(R)->clk(R)	10.715   */3.829         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[100][7]/D    1
clk(R)->clk(R)	10.740   3.830/*         0.366/*         I0/Ethernet_input/FIFO/MEM/array_reg[98][6]/D    1
clk(R)->clk(R)	10.713   */3.830         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[107][7]/D    1
clk(R)->clk(R)	10.723   */3.831         */0.384         I0/Ethernet_input/FIFO/MEM/array_reg[48][4]/D    1
clk(R)->clk(R)	10.712   */3.831         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[60][2]/D    1
clk(R)->clk(R)	10.718   */3.832         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[110][1]/D    1
clk(R)->clk(R)	10.712   */3.832         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[62][6]/D    1
clk(R)->clk(R)	10.747   3.832/*         0.360/*         I0/Ethernet_input/FIFO/MEM/array_reg[111][1]/D    1
clk(R)->clk(R)	10.713   */3.835         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[62][3]/D    1
clk(R)->clk(R)	10.747   3.835/*         0.360/*         I0/Ethernet_input/FIFO/MEM/array_reg[110][2]/D    1
clk(R)->clk(R)	10.713   */3.835         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[58][2]/D    1
clk(R)->clk(R)	10.714   */3.835         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[62][5]/D    1
clk(R)->clk(R)	10.749   3.836/*         0.358/*         I0/Ethernet_input/FIFO/MEM/array_reg[110][3]/D    1
clk(R)->clk(R)	10.712   */3.837         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[60][6]/D    1
clk(R)->clk(R)	10.713   */3.837         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[58][0]/D    1
clk(R)->clk(R)	10.721   */3.837         */0.385         I0/Ethernet_input/FIFO/MEM/array_reg[108][3]/D    1
clk(R)->clk(R)	10.718   */3.838         */0.388         I0/Ethernet_input/FIFO/MEM/array_reg[62][7]/D    1
clk(R)->clk(R)	10.746   3.838/*         0.361/*         I0/Ethernet_input/FIFO/MEM/array_reg[111][4]/D    1
clk(R)->clk(R)	10.713   */3.838         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[58][3]/D    1
clk(R)->clk(R)	10.712   */3.839         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[60][0]/D    1
clk(R)->clk(R)	10.715   */3.839         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[57][7]/D    1
clk(R)->clk(R)	10.723   */3.839         */0.383         I0/Ethernet_input/FIFO/MEM/array_reg[108][1]/D    1
clk(R)->clk(R)	10.713   */3.839         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[106][6]/D    1
clk(R)->clk(R)	10.712   */3.840         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[60][4]/D    1
clk(R)->clk(R)	10.714   */3.840         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[98][2]/D    1
clk(R)->clk(R)	10.725   */3.841         */0.382         I0/Ethernet_input/FIFO/MEM/array_reg[118][4]/D    1
clk(R)->clk(R)	10.714   */3.842         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[110][6]/D    1
clk(R)->clk(R)	10.719   */3.842         */0.388         I0/Ethernet_input/FIFO/MEM/array_reg[57][1]/D    1
clk(R)->clk(R)	10.713   */3.843         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[98][5]/D    1
clk(R)->clk(R)	10.712   */3.844         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[56][4]/D    1
clk(R)->clk(R)	10.746   3.844/*         0.361/*         I0/Ethernet_input/FIFO/MEM/array_reg[110][4]/D    1
clk(R)->clk(R)	10.717   */3.844         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[111][7]/D    1
clk(R)->clk(R)	10.715   */3.844         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[98][0]/D    1
clk(R)->clk(R)	10.747   3.844/*         0.359/*         I0/Ethernet_input/FIFO/MEM/array_reg[111][2]/D    1
clk(R)->clk(R)	10.713   */3.845         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[60][3]/D    1
clk(R)->clk(R)	10.712   */3.845         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[111][0]/D    1
clk(R)->clk(R)	10.741   3.845/*         0.366/*         I0/Ethernet_input/FIFO/MEM/array_reg[106][4]/D    1
clk(R)->clk(R)	10.744   3.846/*         0.363/*         I0/Ethernet_input/FIFO/MEM/array_reg[106][2]/D    1
clk(R)->clk(R)	10.714   */3.846         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[60][5]/D    1
clk(R)->clk(R)	10.713   */3.847         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[56][2]/D    1
clk(R)->clk(R)	10.712   */3.847         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[56][6]/D    1
clk(R)->clk(R)	10.748   3.847/*         0.358/*         I0/Ethernet_input/FIFO/MEM/array_reg[111][3]/D    1
clk(R)->clk(R)	10.718   */3.847         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[110][5]/D    1
clk(R)->clk(R)	10.719   */3.847         */0.388         I0/Ethernet_input/FIFO/MEM/array_reg[98][1]/D    1
clk(R)->clk(R)	10.715   */3.848         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[111][6]/D    1
clk(R)->clk(R)	10.718   */3.848         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[111][5]/D    1
clk(R)->clk(R)	10.712   */3.849         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[56][0]/D    1
clk(R)->clk(R)	10.714   */3.849         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[110][7]/D    1
clk(R)->clk(R)	10.715   */3.849         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[60][7]/D    1
clk(R)->clk(R)	10.744   */3.850         */0.363         I0/Ethernet_input/FIFO/MEM/array_reg[125][4]/D    1
clk(R)->clk(R)	10.720   */3.851         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[106][1]/D    1
clk(R)->clk(R)	10.713   */3.851         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[58][6]/D    1
clk(R)->clk(R)	10.727   */3.852         */0.379         I0/Ethernet_input/FIFO/MEM/array_reg[127][4]/D    1
clk(R)->clk(R)	10.714   */3.852         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[108][7]/D    1
clk(R)->clk(R)	10.720   */3.853         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[98][3]/D    1
clk(R)->clk(R)	10.719   */3.853         */0.388         I0/Ethernet_input/FIFO/MEM/array_reg[62][1]/D    1
clk(R)->clk(R)	10.718   */3.853         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[58][1]/D    1
clk(R)->clk(R)	10.712   */3.854         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[106][0]/D    1
clk(R)->clk(R)	10.713   */3.855         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[58][5]/D    1
clk(R)->clk(R)	10.716   */3.855         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[108][5]/D    1
clk(R)->clk(R)	10.751   */3.856         */0.356         I0/Ethernet_input/FIFO/MEM/array_reg[114][4]/D    1
clk(R)->clk(R)	10.718   */3.856         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[98][7]/D    1
clk(R)->clk(R)	10.712   */3.857         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[108][0]/D    1
clk(R)->clk(R)	10.716   */3.857         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[108][6]/D    1
clk(R)->clk(R)	10.720   */3.860         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[60][1]/D    1
clk(R)->clk(R)	10.718   */3.862         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[106][3]/D    1
clk(R)->clk(R)	10.713   */3.862         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[56][5]/D    1
clk(R)->clk(R)	10.715   */3.865         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[106][7]/D    1
clk(R)->clk(R)	10.750   3.866/*         0.357/*         I0/Ethernet_input/FIFO/MEM/array_reg[106][5]/D    1
clk(R)->clk(R)	10.716   */3.868         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[56][7]/D    1
clk(R)->clk(R)	10.714   */3.869         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[58][7]/D    1
clk(R)->clk(R)	10.730   */3.869         */0.377         I0/Ethernet_input/FIFO/MEM/array_reg[123][4]/D    1
clk(R)->clk(R)	10.715   */3.870         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[104][0]/D    1
clk(R)->clk(R)	10.736   */3.872         */0.371         I0/Ethernet_input/FIFO/MEM/array_reg[121][4]/D    1
clk(R)->clk(R)	10.745   3.873/*         0.362/*         I0/Ethernet_input/FIFO/MEM/array_reg[104][2]/D    1
clk(R)->clk(R)	10.720   */3.877         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[56][1]/D    1
clk(R)->clk(R)	10.721   */3.881         */0.386         I0/Ethernet_input/FIFO/MEM/array_reg[56][3]/D    1
clk(R)->clk(R)	10.738   3.882/*         0.368/*         I0/Ethernet_input/FIFO/MEM/array_reg[118][6]/D    1
clk(R)->clk(R)	10.714   */3.883         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[104][3]/D    1
clk(R)->clk(R)	10.727   */3.884         */0.380         I0/Ethernet_input/FIFO/MEM/array_reg[122][4]/D    1
clk(R)->clk(R)	10.713   */3.885         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[104][1]/D    1
clk(R)->clk(R)	10.716   */3.888         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[104][6]/D    1
clk(R)->clk(R)	10.719   */3.893         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[104][5]/D    1
clk(R)->clk(R)	10.745   3.893/*         0.362/*         I0/Ethernet_input/FIFO/MEM/array_reg[104][4]/D    1
clk(R)->clk(R)	10.714   */3.897         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[104][7]/D    1
clk(R)->clk(R)	10.727   */3.898         */0.380         I0/Ethernet_input/FIFO/MEM/array_reg[120][4]/D    1
clk(R)->clk(R)	10.741   3.903/*         0.366/*         I0/Ethernet_input/FIFO/MEM/array_reg[116][6]/D    1
clk(R)->clk(R)	10.740   3.908/*         0.367/*         I0/Ethernet_input/FIFO/MEM/array_reg[115][6]/D    1
clk(R)->clk(R)	10.747   3.910/*         0.359/*         I0/Ethernet_input/FIFO/MEM/array_reg[118][3]/D    1
clk(R)->clk(R)	10.743   3.916/*         0.363/*         I0/Ethernet_input/FIFO/MEM/array_reg[118][5]/D    1
clk(R)->clk(R)	10.712   */3.919         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[116][5]/D    1
clk(R)->clk(R)	10.714   */3.927         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[116][0]/D    1
clk(R)->clk(R)	10.751   3.930/*         0.355/*         I0/Ethernet_input/FIFO/MEM/array_reg[116][3]/D    1
clk(R)->clk(R)	10.752   3.930/*         0.355/*         I0/Ethernet_input/FIFO/MEM/array_reg[116][1]/D    1
clk(R)->clk(R)	10.713   */3.933         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[118][2]/D    1
clk(R)->clk(R)	10.719   */3.934         */0.388         I0/Ethernet_input/FIFO/MEM/array_reg[118][1]/D    1
clk(R)->clk(R)	10.713   */3.935         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[118][0]/D    1
clk(R)->clk(R)	10.747   3.935/*         0.360/*         I0/Ethernet_input/FIFO/MEM/array_reg[115][5]/D    1
clk(R)->clk(R)	10.712   */3.936         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[116][7]/D    1
clk(R)->clk(R)	10.714   */3.937         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[116][2]/D    1
clk(R)->clk(R)	10.730   */3.938         */0.376         I0/Ethernet_input/FIFO/MEM/array_reg[124][4]/D    1
clk(R)->clk(R)	10.750   3.939/*         0.357/*         I0/Ethernet_input/FIFO/MEM/array_reg[115][1]/D    1
clk(R)->clk(R)	10.739   3.943/*         0.368/*         I0/Ethernet_input/FIFO/MEM/array_reg[117][6]/D    1
clk(R)->clk(R)	10.787   */3.949         */0.320         I0/Ethernet_input/FIFO/MEM/array_reg[126][4]/D    1
clk(R)->clk(R)	10.715   */3.953         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[115][0]/D    1
clk(R)->clk(R)	10.720   */3.955         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[115][3]/D    1
clk(R)->clk(R)	10.714   */3.959         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[115][2]/D    1
clk(R)->clk(R)	10.712   */3.962         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[118][7]/D    1
clk(R)->clk(R)	10.741   3.969/*         0.366/*         I0/Ethernet_input/FIFO/MEM/array_reg[113][6]/D    1
clk(R)->clk(R)	10.717   */3.973         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[115][7]/D    1
clk(R)->clk(R)	10.750   3.976/*         0.357/*         I0/Ethernet_input/FIFO/MEM/array_reg[117][5]/D    1
clk(R)->clk(R)	10.739   3.978/*         0.368/*         I0/Ethernet_input/FIFO/MEM/array_reg[121][6]/D    1
clk(R)->clk(R)	10.740   3.978/*         0.367/*         I0/Ethernet_input/FIFO/MEM/array_reg[112][6]/D    1
clk(R)->clk(R)	10.741   3.979/*         0.366/*         I0/Ethernet_input/FIFO/MEM/array_reg[119][6]/D    1
clk(R)->clk(R)	10.713   */3.981         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[117][2]/D    1
clk(R)->clk(R)	10.713   */3.981         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[112][0]/D    1
clk(R)->clk(R)	10.741   3.982/*         0.366/*         I0/Ethernet_input/FIFO/MEM/array_reg[114][6]/D    1
clk(R)->clk(R)	10.721   */3.984         */0.386         I0/Ethernet_input/FIFO/MEM/array_reg[117][1]/D    1
clk(R)->clk(R)	10.713   */3.985         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[112][7]/D    1
clk(R)->clk(R)	10.718   */3.986         */0.388         I0/Ethernet_input/FIFO/MEM/array_reg[117][3]/D    1
clk(R)->clk(R)	10.721   */3.988         */0.386         I0/Ethernet_input/FIFO/MEM/array_reg[113][1]/D    1
clk(R)->clk(R)	10.713   */3.988         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[112][2]/D    1
clk(R)->clk(R)	10.721   */3.988         */0.386         I0/Ethernet_input/FIFO/MEM/array_reg[113][3]/D    1
clk(R)->clk(R)	10.720   */3.989         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[112][5]/D    1
clk(R)->clk(R)	10.712   */3.990         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[117][0]/D    1
clk(R)->clk(R)	10.714   */3.990         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[114][2]/D    1
clk(R)->clk(R)	10.715   */3.990         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[113][5]/D    1
clk(R)->clk(R)	10.721   */3.992         */0.386         I0/Ethernet_input/FIFO/MEM/array_reg[112][1]/D    1
clk(R)->clk(R)	10.721   */3.993         */0.386         I0/Ethernet_input/FIFO/MEM/array_reg[114][5]/D    1
clk(R)->clk(R)	10.748   3.993/*         0.359/*         I0/Ethernet_input/FIFO/MEM/array_reg[119][1]/D    1
clk(R)->clk(R)	10.749   3.994/*         0.358/*         I0/Ethernet_input/FIFO/MEM/array_reg[119][3]/D    1
clk(R)->clk(R)	10.720   */3.995         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[114][7]/D    1
clk(R)->clk(R)	10.721   */3.996         */0.386         I0/Ethernet_input/FIFO/MEM/array_reg[112][3]/D    1
clk(R)->clk(R)	10.715   */3.996         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[117][7]/D    1
clk(R)->clk(R)	10.741   3.997/*         0.366/*         I0/Ethernet_input/FIFO/MEM/array_reg[127][6]/D    1
clk(R)->clk(R)	10.715   */3.998         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[114][0]/D    1
clk(R)->clk(R)	10.740   4.000/*         0.366/*         I0/Ethernet_input/FIFO/MEM/array_reg[123][6]/D    1
clk(R)->clk(R)	10.713   */4.000         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[113][2]/D    1
clk(R)->clk(R)	10.740   4.001/*         0.366/*         I0/Ethernet_input/FIFO/MEM/array_reg[125][6]/D    1
clk(R)->clk(R)	10.722   */4.002         */0.385         I0/Ethernet_input/FIFO/MEM/array_reg[114][3]/D    1
clk(R)->clk(R)	10.717   */4.002         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[119][5]/D    1
clk(R)->clk(R)	10.719   */4.003         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[114][1]/D    1
clk(R)->clk(R)	10.716   */4.005         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[119][0]/D    1
clk(R)->clk(R)	10.715   */4.005         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[113][7]/D    1
clk(R)->clk(R)	10.742   4.005/*         0.365/*         I0/Ethernet_input/FIFO/MEM/array_reg[124][2]/D    1
clk(R)->clk(R)	10.713   */4.006         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[119][2]/D    1
clk(R)->clk(R)	10.715   */4.008         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[127][2]/D    1
clk(R)->clk(R)	10.712   */4.010         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[113][0]/D    1
clk(R)->clk(R)	10.722   */4.013         */0.385         I0/Ethernet_input/FIFO/MEM/array_reg[127][3]/D    1
clk(R)->clk(R)	10.716   */4.014         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[119][7]/D    1
clk(R)->clk(R)	10.746   4.015/*         0.361/*         I0/Ethernet_input/FIFO/MEM/array_reg[123][5]/D    1
clk(R)->clk(R)	10.721   */4.015         */0.386         I0/Ethernet_input/FIFO/MEM/array_reg[125][1]/D    1
clk(R)->clk(R)	10.715   */4.018         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[122][3]/D    1
clk(R)->clk(R)	10.713   */4.018         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[127][0]/D    1
clk(R)->clk(R)	10.722   */4.019         */0.385         I0/Ethernet_input/FIFO/MEM/array_reg[121][3]/D    1
clk(R)->clk(R)	10.716   */4.019         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[125][2]/D    1
clk(R)->clk(R)	10.719   */4.019         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[121][5]/D    1
clk(R)->clk(R)	10.717   */4.019         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[125][5]/D    1
clk(R)->clk(R)	10.720   */4.020         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[127][1]/D    1
clk(R)->clk(R)	10.714   */4.020         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[121][2]/D    1
clk(R)->clk(R)	10.719   */4.020         */0.388         I0/Ethernet_input/FIFO/MEM/array_reg[127][5]/D    1
clk(R)->clk(R)	10.720   */4.020         */0.387         I0/Ethernet_input/FIFO/MEM/array_reg[124][3]/D    1
clk(R)->clk(R)	10.750   4.021/*         0.357/*         I0/Ethernet_input/FIFO/MEM/array_reg[125][3]/D    1
clk(R)->clk(R)	10.713   */4.022         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[121][7]/D    1
clk(R)->clk(R)	10.748   4.022/*         0.359/*         I0/Ethernet_input/FIFO/MEM/array_reg[122][5]/D    1
clk(R)->clk(R)	10.716   */4.023         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[124][1]/D    1
clk(R)->clk(R)	10.717   */4.023         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[121][1]/D    1
clk(R)->clk(R)	10.747   4.024/*         0.359/*         I0/Ethernet_input/FIFO/MEM/array_reg[122][2]/D    1
clk(R)->clk(R)	10.712   */4.026         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[121][0]/D    1
clk(R)->clk(R)	10.712   */4.026         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[123][0]/D    1
clk(R)->clk(R)	10.715   */4.026         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[122][0]/D    1
clk(R)->clk(R)	10.713   */4.026         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[127][7]/D    1
clk(R)->clk(R)	10.713   */4.026         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[125][0]/D    1
clk(R)->clk(R)	10.718   */4.026         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[123][3]/D    1
clk(R)->clk(R)	10.713   */4.028         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[124][0]/D    1
clk(R)->clk(R)	10.715   */4.028         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[124][6]/D    1
clk(R)->clk(R)	10.713   */4.028         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[122][1]/D    1
clk(R)->clk(R)	10.719   */4.029         */0.388         I0/Ethernet_input/FIFO/MEM/array_reg[123][1]/D    1
clk(R)->clk(R)	10.714   */4.031         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[123][2]/D    1
clk(R)->clk(R)	10.717   */4.034         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[124][5]/D    1
clk(R)->clk(R)	10.747   4.035/*         0.360/*         I0/Ethernet_input/FIFO/MEM/array_reg[126][2]/D    1
clk(R)->clk(R)	10.713   */4.038         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[125][7]/D    1
clk(R)->clk(R)	10.713   */4.039         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[123][7]/D    1
clk(R)->clk(R)	10.716   */4.043         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[122][7]/D    1
clk(R)->clk(R)	10.713   */4.043         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[120][1]/D    1
clk(R)->clk(R)	10.712   */4.045         */0.395         I0/Ethernet_input/FIFO/MEM/array_reg[126][0]/D    1
clk(R)->clk(R)	10.717   */4.045         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[122][6]/D    1
clk(R)->clk(R)	10.717   */4.047         */0.390         I0/Ethernet_input/FIFO/MEM/array_reg[126][7]/D    1
clk(R)->clk(R)	10.713   */4.050         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[124][7]/D    1
clk(R)->clk(R)	10.718   */4.050         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[126][3]/D    1
clk(R)->clk(R)	10.718   */4.054         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[126][5]/D    1
clk(R)->clk(R)	10.714   */4.054         */0.393         I0/Ethernet_input/FIFO/MEM/array_reg[126][1]/D    1
clk(R)->clk(R)	10.712   */4.055         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[120][0]/D    1
clk(R)->clk(R)	10.749   4.060/*         0.358/*         I0/Ethernet_input/FIFO/MEM/array_reg[120][2]/D    1
clk(R)->clk(R)	10.713   */4.061         */0.394         I0/Ethernet_input/FIFO/MEM/array_reg[120][3]/D    1
clk(R)->clk(R)	10.718   */4.062         */0.389         I0/Ethernet_input/FIFO/MEM/array_reg[120][5]/D    1
clk(R)->clk(R)	10.716   */4.065         */0.391         I0/Ethernet_input/FIFO/MEM/array_reg[126][6]/D    1
clk(R)->clk(R)	10.714   */4.074         */0.392         I0/Ethernet_input/FIFO/MEM/array_reg[120][7]/D    1
clk(R)->clk(R)	10.719   */4.077         */0.388         I0/Ethernet_input/FIFO/MEM/array_reg[120][6]/D    1
clk(R)->clk(R)	10.873   4.086/*         0.233/*         I0/Ethernet_input/FIFO/FL/wptr_reg[6]/D    1
clk(R)->clk(R)	10.988   */4.100         */0.119         I0/Ethernet_input/FIFO/EM/empty_reg/D    1
clk(R)->clk(R)	10.873   4.160/*         0.234/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/full_flag_r_reg/D    1
clk(R)->clk(R)	10.868   4.409/*         0.239/*         I0/Ethernet_input/FIFO/FL/wptr_reg[5]/D    1
clk(R)->clk(R)	10.876   4.424/*         0.231/*         I0/Ethernet_input/FIFO/FL/wptr_reg[7]/D    1
clk(R)->clk(R)	10.876   4.425/*         0.231/*         I0/Ethernet_input/FIFO/FL/w_binary_reg[7]/D    1
clk(R)->clk(R)	11.009   */4.550         */0.098         I0/USB_output/RX/RXPU_OF_DESTINY/state_reg[0]/D    1
clk(R)->clk(R)	10.873   4.650/*         0.233/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/waddr_reg[2]/D    1
clk(R)->clk(R)	10.869   4.657/*         0.238/*         I0/Ethernet_input/FIFO/EM/rptr_reg[6]/D    1
clk(R)->clk(R)	10.867   4.661/*         0.240/*         I0/USB_output/TX/CRC/CRC_Register/tmp_reg_reg[12]/D    1
clk(R)->clk(R)	10.867   4.672/*         0.240/*         I0/USB_output/TX/CRC/CRC_Register/tmp_reg_reg[5]/D    1
clk(R)->clk(R)	10.867   4.675/*         0.240/*         I0/USB_output/TX/CRC/CRC_Register/tmp_reg_reg[3]/D    1
clk(R)->clk(R)	10.867   4.676/*         0.240/*         I0/USB_output/TX/CRC/CRC_Register/tmp_reg_reg[4]/D    1
clk(R)->clk(R)	10.866   4.677/*         0.241/*         I0/USB_output/TX/CRC/CRC_Register/tmp_reg_reg[6]/D    1
clk(R)->clk(R)	10.868   4.692/*         0.239/*         I0/USB_output/TX/CRC/CRC_Register/tmp_reg_reg[10]/D    1
clk(R)->clk(R)	10.866   4.698/*         0.241/*         I0/USB_output/TX/CRC/CRC_Register/tmp_reg_reg[11]/D    1
clk(R)->clk(R)	10.865   4.699/*         0.241/*         I0/USB_output/TX/CRC/CRC_Register/tmp_reg_reg[13]/D    1
clk(R)->clk(R)	10.867   4.700/*         0.240/*         I0/USB_output/TX/CRC/CRC_Register/tmp_reg_reg[9]/D    1
clk(R)->clk(R)	10.867   4.703/*         0.240/*         I0/USB_output/TX/CRC/CRC_Register/tmp_reg_reg[7]/D    1
clk(R)->clk(R)	10.863   4.706/*         0.244/*         I0/USB_output/TX/CRC/CRC_Register/tmp_reg_reg[1]/D    1
clk(R)->clk(R)	10.866   4.706/*         0.241/*         I0/USB_output/TX/CRC/CRC_Register/tmp_reg_reg[2]/D    1
clk(R)->clk(R)	10.866   4.711/*         0.241/*         I0/USB_output/TX/CRC/CRC_Register/tmp_reg_reg[14]/D    1
clk(R)->clk(R)	10.866   4.713/*         0.241/*         I0/USB_output/TX/CRC/CRC_Register/tmp_reg_reg[8]/D    1
clk(R)->clk(R)	10.863   4.727/*         0.244/*         I0/USB_output/TX/CRC/CRC_Register/tmp_reg_reg[15]/D    1
clk(R)->clk(R)	10.986   */4.732         */0.121         I0/USB_output/TX/Pipeline/TX_encode/d_minus_reg/D    1
clk(R)->clk(R)	10.863   4.736/*         0.244/*         I0/USB_output/TX/CRC/CRC_Register/tmp_reg_reg[0]/D    1
clk(R)->clk(R)	10.868   4.739/*         0.239/*         I0/USB_output/TX/Pipeline/TX_encode/d_plus_reg/D    1
clk(R)->clk(R)	10.895   4.744/*         0.212/*         I0/Ethernet_input/FIFO/FL/w_binary_reg[6]/D    1
clk(R)->clk(R)	10.869   4.797/*         0.238/*         I0/Ethernet_input/FIFO/FL/wptr_reg[4]/D    1
clk(R)->clk(R)	10.868   4.825/*         0.239/*         I0/Ethernet_input/FIFO/FL/wptr_reg[3]/D    1
clk(R)->clk(R)	10.867   4.923/*         0.240/*         I0/Ethernet_input/FIFO/EM/rptr_reg[5]/D    1
clk(R)->clk(R)	10.910   */5.004         */0.197         I0/Ethernet_input/FIFO/EM/rptr_reg[7]/D    1
clk(R)->clk(R)	10.910   */5.008         */0.197         I0/Ethernet_input/FIFO/EM/r_binary_reg[7]/D    1
clk(R)->clk(R)	10.874   5.038/*         0.233/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/WPU1/gray_r_reg[2]/D    1
clk(R)->clk(R)	10.998   */5.097         */0.108         I0/USB_output/RX/USB_RECEIVER/SAMPLETIMER/sampleCount/rollover_flag_reg/D    1
clk(R)->clk(R)	10.874   5.144/*         0.233/*         I0/Ethernet_input/FIFO/FL/w_binary_reg[4]/D    1
clk(R)->clk(R)	10.865   5.153/*         0.242/*         I0/USB_output/TX/CRC/state_reg[1]/D    1
clk(R)->clk(R)	10.896   5.154/*         0.211/*         I0/Ethernet_input/FIFO/FL/w_binary_reg[5]/D    1
clk(R)->clk(R)	10.863   5.170/*         0.243/*         I0/USB_output/TX/CRC/state_reg[0]/D    1
clk(R)->clk(R)	10.786   5.183/*         0.321/*         I0/Ethernet_input/FIFO/EM/r_binary_reg[6]/D    1
clk(R)->clk(R)	10.888   5.339/*         0.218/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/waddr_reg[1]/D    1
clk(R)->clk(R)	10.888   5.339/*         0.218/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/WPU1/gray_r_reg[1]/D    1
clk(R)->clk(R)	10.851   5.361/*         0.256/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/WPU1/binary_r_reg[3]/D    1
clk(R)->clk(R)	10.851   5.361/*         0.256/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/WPU1/gray_r_reg[3]/D    1
clk(R)->clk(R)	10.881   5.418/*         0.225/*         I0/Ethernet_input/FIFO/FL/wptr_reg[1]/D    1
clk(R)->clk(R)	10.873   5.423/*         0.234/*         I0/Ethernet_input/FIFO/FL/wptr_reg[2]/D    1
clk(R)->clk(R)	10.871   5.424/*         0.236/*         I0/Ethernet_input/FIFO/EM/rptr_reg[4]/D    1
clk(R)->clk(R)	10.864   5.439/*         0.243/*         I0/USB_output/TX/CRC/CRC_Register/serial_out_reg/D    1
clk(R)->clk(R)	10.737   5.446/*         0.370/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[3][1]/D    1
clk(R)->clk(R)	10.737   5.448/*         0.370/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[5][1]/D    1
clk(R)->clk(R)	10.736   5.449/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[7][1]/D    1
clk(R)->clk(R)	10.737   5.450/*         0.370/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[2][1]/D    1
clk(R)->clk(R)	10.736   5.455/*         0.370/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[0][1]/D    1
clk(R)->clk(R)	10.737   5.456/*         0.370/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[4][1]/D    1
clk(R)->clk(R)	10.987   */5.458         */0.119         I0/USB_output/TX/CRC/state_reg[2]/D    1
clk(R)->clk(R)	10.736   5.458/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[1][1]/D    1
clk(R)->clk(R)	10.736   5.460/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[4][3]/D    1
clk(R)->clk(R)	10.737   5.462/*         0.370/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[6][1]/D    1
clk(R)->clk(R)	10.736   5.463/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[7][3]/D    1
clk(R)->clk(R)	10.737   5.463/*         0.370/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[1][3]/D    1
clk(R)->clk(R)	10.736   5.464/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[5][3]/D    1
clk(R)->clk(R)	10.736   5.465/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[6][3]/D    1
clk(R)->clk(R)	10.736   5.465/*         0.370/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[3][3]/D    1
clk(R)->clk(R)	10.736   5.465/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[0][3]/D    1
clk(R)->clk(R)	10.736   5.466/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[2][3]/D    1
clk(R)->clk(R)	10.736   5.470/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[6][2]/D    1
clk(R)->clk(R)	10.737   5.471/*         0.370/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[2][2]/D    1
clk(R)->clk(R)	10.736   5.472/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[4][2]/D    1
clk(R)->clk(R)	10.736   5.472/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[1][4]/D    1
clk(R)->clk(R)	10.736   5.473/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[0][4]/D    1
clk(R)->clk(R)	10.736   5.475/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[5][2]/D    1
clk(R)->clk(R)	10.736   5.475/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[3][4]/D    1
clk(R)->clk(R)	10.736   5.475/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[3][2]/D    1
clk(R)->clk(R)	10.736   5.478/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[2][4]/D    1
clk(R)->clk(R)	10.736   5.478/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[1][2]/D    1
clk(R)->clk(R)	10.736   5.478/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[7][2]/D    1
clk(R)->clk(R)	10.736   5.478/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[1][0]/D    1
clk(R)->clk(R)	10.736   5.479/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[5][4]/D    1
clk(R)->clk(R)	10.736   5.479/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[0][2]/D    1
clk(R)->clk(R)	10.736   5.479/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[7][4]/D    1
clk(R)->clk(R)	10.736   5.480/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[0][0]/D    1
clk(R)->clk(R)	10.736   5.481/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[3][0]/D    1
clk(R)->clk(R)	10.736   5.482/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[5][0]/D    1
clk(R)->clk(R)	10.736   5.482/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[4][4]/D    1
clk(R)->clk(R)	10.736   5.483/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[6][4]/D    1
clk(R)->clk(R)	10.869   5.485/*         0.237/*         I0/Ethernet_input/P_Processor/Timer_Control/Bit_Counter/rollover_flag_reg/D    1
clk(R)->clk(R)	10.736   5.485/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[2][0]/D    1
clk(R)->clk(R)	10.736   5.487/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[7][0]/D    1
clk(R)->clk(R)	10.736   5.489/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[6][0]/D    1
clk(R)->clk(R)	10.736   5.491/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[4][0]/D    1
clk(R)->clk(R)	10.736   5.497/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[2][6]/D    1
clk(R)->clk(R)	10.883   5.499/*         0.224/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/WPU1/gray_r_reg[0]/D    1
clk(R)->clk(R)	10.883   5.499/*         0.224/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/waddr_reg[0]/D    1
clk(R)->clk(R)	10.735   5.499/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[3][5]/D    1
clk(R)->clk(R)	10.735   5.500/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[2][5]/D    1
clk(R)->clk(R)	10.735   5.502/*         0.372/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[1][5]/D    1
clk(R)->clk(R)	10.735   5.502/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[1][6]/D    1
clk(R)->clk(R)	10.736   5.503/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[4][5]/D    1
clk(R)->clk(R)	10.736   5.504/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[5][5]/D    1
clk(R)->clk(R)	10.735   5.504/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[3][6]/D    1
clk(R)->clk(R)	10.735   5.505/*         0.372/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[0][5]/D    1
clk(R)->clk(R)	10.735   5.507/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[7][5]/D    1
clk(R)->clk(R)	10.735   5.508/*         0.372/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[6][5]/D    1
clk(R)->clk(R)	10.735   5.511/*         0.372/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[0][6]/D    1
clk(R)->clk(R)	10.736   5.512/*         0.371/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[6][6]/D    1
clk(R)->clk(R)	10.735   5.512/*         0.372/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[7][6]/D    1
clk(R)->clk(R)	10.735   5.515/*         0.372/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[4][6]/D    1
clk(R)->clk(R)	10.735   5.522/*         0.372/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[5][6]/D    1
clk(R)->clk(R)	10.735   5.538/*         0.372/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[2][7]/D    1
clk(R)->clk(R)	10.735   5.539/*         0.372/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[1][7]/D    1
clk(R)->clk(R)	10.735   5.542/*         0.372/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[5][7]/D    1
clk(R)->clk(R)	10.735   5.543/*         0.372/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[0][7]/D    1
clk(R)->clk(R)	10.735   5.544/*         0.372/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[4][7]/D    1
clk(R)->clk(R)	10.735   5.545/*         0.372/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[3][7]/D    1
clk(R)->clk(R)	10.735   5.546/*         0.372/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[7][7]/D    1
clk(R)->clk(R)	10.735   5.549/*         0.372/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/fiforeg_reg[6][7]/D    1
clk(R)->clk(R)	10.871   5.585/*         0.236/*         I0/Ethernet_input/FIFO/EM/rptr_reg[3]/D    1
clk(R)->clk(R)	10.865   5.591/*         0.241/*         I0/USB_output/TX/Controller/state_reg[1]/D    1
clk(R)->clk(R)	10.873   5.653/*         0.233/*         I0/USB_output/TX/Controller/state_reg[0]/D    1
clk(R)->clk(R)	10.958   */5.683         */0.148         I0/USB_output/RX/USB_RECEIVER/SAMPLETIMER/sampleCount/count_out_reg[3]/D    1
clk(R)->clk(R)	10.865   5.704/*         0.242/*         I0/USB_output/RX/RXPU_OF_DESTINY/state_reg[2]/D    1
clk(R)->clk(R)	10.966   */5.712         */0.141         I0/USB_output/RX/USB_RECEIVER/SAMPLETIMER/sampleCount/count_out_reg[0]/D    1
clk(R)->clk(R)	10.830   5.720/*         0.277/*         I0/Ethernet_input/FIFO/EM/r_binary_reg[5]/D    1
clk(R)->clk(R)	10.868   5.723/*         0.239/*         I0/Ethernet_input/P_Processor/Timer_Control/Sample_Generator/rollover_flag_reg/D    1
clk(R)->clk(R)	10.969   */5.723         */0.138         I0/USB_output/RX/USB_RECEIVER/SAMPLETIMER/sampleCount/count_out_reg[1]/D    1
clk(R)->clk(R)	10.970   */5.729         */0.137         I0/USB_output/RX/USB_RECEIVER/SAMPLETIMER/sampleCount/count_out_reg[2]/D    1
clk(R)->clk(R)	10.893   5.734/*         0.214/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/WPU1/binary_r_reg[2]/D    1
clk(R)->clk(R)	10.891   5.791/*         0.216/*         I0/Ethernet_input/FIFO/FL/w_binary_reg[2]/D    1
clk(R)->clk(R)	10.894   5.792/*         0.213/*         I0/Ethernet_input/FIFO/FL/w_binary_reg[3]/D    1
clk(R)->clk(R)	10.890   5.877/*         0.216/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/WPU1/binary_r_reg[1]/D    1
clk(R)->clk(R)	10.865   5.918/*         0.242/*         I0/USB_output/RX/USB_RECEIVER/SAMPLETIMER/samplingTimer/count_out_reg[2]/D    1
clk(R)->clk(R)	10.864   5.922/*         0.242/*         I0/USB_output/RX/USB_RECEIVER/SAMPLETIMER/samplingTimer/count_out_reg[3]/D    1
clk(R)->clk(R)	10.894   5.923/*         0.213/*         I0/Ethernet_input/FIFO/EM/r_binary_reg[4]/D    1
clk(R)->clk(R)	10.863   5.930/*         0.244/*         I0/USB_output/RX/USB_RECEIVER/SAMPLETIMER/samplingTimer/count_out_reg[1]/D    1
clk(R)->clk(R)	10.863   5.934/*         0.244/*         I0/USB_output/RX/USB_RECEIVER/SAMPLETIMER/samplingTimer/count_out_reg[0]/D    1
clk(R)->clk(R)	11.010   */5.940         */0.096         I0/USB_output/TX/Controller/state_reg[3]/D    1
clk(R)->clk(R)	10.875   5.953/*         0.232/*         I0/Ethernet_input/P_Processor/Timer_Control/Bit_Counter/count_out_reg[2]/D    1
clk(R)->clk(R)	10.874   5.954/*         0.233/*         I0/Ethernet_input/P_Processor/Timer_Control/Bit_Counter/count_out_reg[0]/D    1
clk(R)->clk(R)	10.874   5.954/*         0.233/*         I0/Ethernet_input/P_Processor/Timer_Control/Bit_Counter/count_out_reg[1]/D    1
clk(R)->clk(R)	10.881   5.954/*         0.226/*         I0/Ethernet_input/FIFO/FL/wptr_reg[0]/D    1
clk(R)->clk(R)	10.873   5.958/*         0.233/*         I0/Ethernet_input/P_Processor/Timer_Control/Bit_Counter/count_out_reg[3]/D    1
clk(R)->clk(R)	10.872   6.115/*         0.235/*         I0/Ethernet_input/FIFO/EM/rptr_reg[2]/D    1
clk(R)->clk(R)	10.875   6.124/*         0.231/*         I0/Ethernet_input/FIFO/EM/rptr_reg[1]/D    1
clk(R)->clk(R)	8.950    */6.126         */1.000         tx_d_minus    1
clk(R)->clk(R)	10.883   6.202/*         0.223/*         I0/USB_output/RX/USB_RECEIVER/CONTROLLER/state_reg[1]/D    1
clk(R)->clk(R)	10.873   6.221/*         0.234/*         I0/Ethernet_input/P_Processor/Timer_Control/Shift_Enable_Generator/rollover_flag_reg/D    1
clk(R)->clk(R)	10.868   6.226/*         0.238/*         I0/Ethernet_input/P_Processor/Timer_Control/Sample_Generator/count_out_reg[0]/D    1
clk(R)->clk(R)	8.950    */6.281         */1.000         tx_d_plus    1
clk(R)->clk(R)	10.870   6.302/*         0.237/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/WPU1/binary_r_reg[0]/D    1
clk(R)->clk(R)	10.865   6.322/*         0.242/*         I0/Ethernet_input/P_Processor/Timer_Control/Sample_Generator/count_out_reg[2]/D    1
clk(R)->clk(R)	10.863   6.336/*         0.244/*         I0/USB_output/RX/USB_RECEIVER/CONTROLLER/state_reg[0]/D    1
clk(R)->clk(R)	10.873   6.343/*         0.234/*         I0/Ethernet_input/FIFO/FL/w_binary_reg[0]/D    1
clk(R)->clk(R)	10.897   6.345/*         0.210/*         I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/D    1
clk(R)->clk(R)	10.870   6.353/*         0.237/*         I0/Ethernet_input/P_Processor/Timer_Control/Sample_Generator/count_out_reg[1]/D    1
clk(R)->clk(R)	10.997   */6.390         */0.110         I0/USB_output/TX/CRC/count_reg[4]/D    1
clk(R)->clk(R)	10.998   */6.419         */0.109         I0/USB_output/TX/CRC/count_reg[1]/D    1
clk(R)->clk(R)	10.995   */6.436         */0.112         I0/USB_output/TX/CRC/count_reg[2]/D    1
clk(R)->clk(R)	10.863   6.462/*         0.243/*         I0/Ethernet_input/P_Processor/Counter_Controller/counter/count_out_reg[2]/D    1
clk(R)->clk(R)	11.001   */6.471         */0.106         I0/USB_output/TX/CRC/count_reg[3]/D    1
clk(R)->clk(R)	10.865   6.479/*         0.241/*         I0/Ethernet_input/P_Processor/Counter_Controller/counter/count_out_reg[0]/D    1
clk(R)->clk(R)	10.892   6.480/*         0.215/*         I0/Ethernet_input/FIFO/EM/r_binary_reg[2]/D    1
clk(R)->clk(R)	10.896   6.493/*         0.210/*         I0/Ethernet_input/FIFO/EM/r_binary_reg[3]/D    1
clk(R)->clk(R)	10.863   6.494/*         0.243/*         I0/Ethernet_input/P_Processor/Counter_Controller/counter/count_out_reg[1]/D    1
clk(R)->clk(R)	10.863   6.497/*         0.244/*         I0/Ethernet_input/P_Processor/Counter_Controller/counter/count_out_reg[3]/D    1
clk(R)->clk(R)	10.866   6.534/*         0.241/*         I0/Ethernet_input/P_Processor/Timer_Control/Shift_Enable_Generator/count_out_reg[1]/D    1
clk(R)->clk(R)	10.867   6.542/*         0.240/*         I0/Ethernet_input/P_Processor/Timer_Control/Shift_Enable_Generator/count_out_reg[0]/D    1
clk(R)->clk(R)	11.009   */6.561         */0.098         I0/USB_output/RX/USB_RECEIVER/CONTROLLER/state_reg[2]/D    1
clk(R)->clk(R)	10.876   6.690/*         0.230/*         I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[1]/D    1
clk(R)->clk(R)	10.872   6.700/*         0.235/*         I0/Ethernet_input/FIFO/EM/rptr_reg[0]/D    1
clk(R)->clk(R)	10.886   6.754/*         0.220/*         I0/USB_output/RX/USB_RECEIVER/CONTROLLER/state_reg[3]/D    1
clk(R)->clk(R)	10.882   6.775/*         0.225/*         I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[0]/D    1
clk(R)->clk(R)	10.883   6.776/*         0.224/*         I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3]/D    1
clk(R)->clk(R)	11.060   6.776/*         0.047/*         I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_reg[0]/S    1
clk(R)->clk(R)	11.131   6.835/*         -0.024/*        I0/Ethernet_input/P_Processor/Counter_Controller/counter/count_out_reg[3]/R    1
clk(R)->clk(R)	11.131   6.835/*         -0.024/*        I0/Ethernet_input/P_Processor/Counter_Controller/counter/count_out_reg[0]/R    1
clk(R)->clk(R)	11.131   6.837/*         -0.024/*        I0/Ethernet_input/FIFO/FL/w_binary_reg[7]/R    1
clk(R)->clk(R)	11.131   6.838/*         -0.024/*        I0/Ethernet_input/FIFO/FL/w_binary_reg[6]/R    1
clk(R)->clk(R)	11.131   6.838/*         -0.024/*        I0/Ethernet_input/FIFO/FL/full_reg/R    1
clk(R)->clk(R)	11.131   6.841/*         -0.024/*        I0/Ethernet_input/FIFO/FL/r_binary_reg[6]/R    1
clk(R)->clk(R)	11.131   6.844/*         -0.024/*        I0/Ethernet_input/FIFO/FL/wptr_reg[6]/R    1
clk(R)->clk(R)	10.889   6.846/*         0.218/*         I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[2]/D    1
clk(R)->clk(R)	11.131   6.848/*         -0.025/*        I0/Ethernet_input/P_Processor/Timer_Control/Bit_Counter/count_out_reg[2]/R    1
clk(R)->clk(R)	11.131   6.848/*         -0.025/*        I0/Ethernet_input/P_Processor/Timer_Control/Bit_Counter/rollover_flag_reg/R    1
clk(R)->clk(R)	11.131   6.850/*         -0.025/*        I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[2]/R    1
clk(R)->clk(R)	11.131   6.852/*         -0.024/*        I0/Ethernet_input/FIFO/FL/r_binary_reg[7]/R    1
clk(R)->clk(R)	11.131   6.854/*         -0.025/*        I0/Ethernet_input/FIFO/WR/Q1_reg[6]/R    1
clk(R)->clk(R)	11.131   6.856/*         -0.025/*        I0/Ethernet_input/FIFO/RW/r_count_sync_reg[7]/R    1
clk(R)->clk(R)	11.132   6.864/*         -0.025/*        I0/Ethernet_input/FIFO/RW/Q1_reg[7]/R    1
clk(R)->clk(R)	11.132   6.874/*         -0.025/*        I0/Ethernet_input/FIFO/WR/Q1_reg[7]/R    1
clk(R)->clk(R)	11.132   6.882/*         -0.025/*        I0/Ethernet_input/FIFO/FL/wptr_reg[7]/R    1
clk(R)->clk(R)	11.133   6.899/*         -0.026/*        I0/Ethernet_input/FIFO/RW/r_count_sync_reg[6]/R    1
clk(R)->clk(R)	11.134   6.919/*         -0.027/*        I0/Ethernet_input/FIFO/RW/Q1_reg[6]/R    1
clk(R)->clk(R)	11.136   6.943/*         -0.029/*        I0/Ethernet_input/FIFO/FL/wptr_reg[5]/R    1
clk(R)->clk(R)	10.870   6.945/*         0.237/*         I0/Ethernet_input/FIFO/FL/r_binary_reg[0]/D    1
clk(R)->clk(R)	11.137   6.956/*         -0.030/*        I0/Ethernet_input/FIFO/FL/r_binary_reg[5]/R    1
clk(R)->clk(R)	11.139   6.969/*         -0.032/*        I0/Ethernet_input/FIFO/RW/r_count_sync_reg[5]/R    1
clk(R)->clk(R)	11.139   6.972/*         -0.032/*        I0/Ethernet_input/FIFO/RW/Q1_reg[5]/R    1
clk(R)->clk(R)	11.142   6.996/*         -0.035/*        I0/Ethernet_input/FIFO/WR/Q1_reg[5]/R    1
clk(R)->clk(R)	10.869   7.050/*         0.238/*         I0/Ethernet_input/FIFO/EM/r_binary_reg[0]/D    1
clk(R)->clk(R)	10.893   7.050/*         0.214/*         I0/Ethernet_input/FIFO/EM/r_binary_reg[1]/D    1
clk(R)->clk(R)	11.034   7.133/*         0.073/*         I0/USB_output/TX/Controller/state_reg[2]/R    1
clk(R)->clk(R)	11.034   7.134/*         0.073/*         I0/USB_output/TX/Controller/state_reg[1]/R    1
clk(R)->clk(R)	11.034   7.136/*         0.073/*         I0/USB_output/TX/Controller/state_reg[0]/R    1
clk(R)->clk(R)	11.034   7.140/*         0.073/*         I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter/count_out_reg[1]/R    1
clk(R)->clk(R)	11.034   7.142/*         0.073/*         I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter/count_out_reg[0]/R    1
clk(R)->clk(R)	11.034   7.144/*         0.073/*         I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/count_out_reg[1]/R    1
clk(R)->clk(R)	11.034   7.145/*         0.073/*         I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/count_out_reg[0]/R    1
clk(R)->clk(R)	11.034   7.151/*         0.073/*         I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/count_out_reg[2]/R    1
clk(R)->clk(R)	11.034   7.156/*         0.073/*         I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/count_out_reg[3]/R    1
clk(R)->clk(R)	11.034   7.167/*         0.073/*         I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/count_out_reg[5]/R    1
clk(R)->clk(R)	11.034   7.167/*         0.073/*         I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/count_out_reg[4]/R    1
clk(R)->clk(R)	11.021   7.170/*         0.086/*         I0/USB_output/TX/Pipeline/TX_encode/d_plus_reg/S    1
clk(R)->clk(R)	11.034   7.176/*         0.073/*         I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/count_out_reg[6]/R    1
clk(R)->clk(R)	11.034   7.183/*         0.072/*         I0/USB_output/TX/Pipeline/TX_encode/d_minus_reg/R    1
clk(R)->clk(R)	11.034   7.185/*         0.072/*         I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/count_out_reg[7]/R    1
clk(R)->clk(R)	11.034   7.185/*         0.072/*         I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter/count_out_reg[2]/R    1
clk(R)->clk(R)	11.034   7.186/*         0.072/*         I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/rollover_flag_reg/R    1
clk(R)->clk(R)	11.034   7.188/*         0.072/*         I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter/rollover_flag_reg/R    1
clk(R)->clk(R)	10.878   7.190/*         0.229/*         I0/Ethernet_input/FIFO/FL/r_binary_reg[1]/D    1
clk(R)->clk(R)	11.035   7.212/*         0.072/*         I0/USB_output/TX/Pipeline/TX_timer/Width_Generator/rollover_flag_reg/R    1
clk(R)->clk(R)	11.036   7.229/*         0.071/*         I0/USB_output/TX/Pipeline/TX_timer/Width_Generator/count_out_reg[2]/R    1
clk(R)->clk(R)	11.036   7.229/*         0.071/*         I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/rollover_flag_reg/R    1
clk(R)->clk(R)	11.037   7.246/*         0.070/*         I0/USB_output/TX/Pipeline/bit_stuffer/raw_to_encoder_reg/R    1
clk(R)->clk(R)	10.881   7.251/*         0.225/*         I0/USB_output/RX/USB_RECEIVER/DECODER/d_orig_reg/D    1
clk(R)->clk(R)	10.866   7.273/*         0.241/*         I0/USB_output/TX/CRC/count_reg[0]/D    1
clk(R)->clk(R)	11.038   7.273/*         0.069/*         I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/count_out_reg[2]/R    1
clk(R)->clk(R)	11.041   7.305/*         0.066/*         I0/USB_output/TX/CRC/state_reg[1]/R    1
clk(R)->clk(R)	11.042   7.321/*         0.064/*         I0/USB_output/TX/CRC/state_reg[2]/R    1
clk(R)->clk(R)	10.875   7.321/*         0.232/*         I0/Ethernet_input/FIFO/FL/r_binary_reg[3]/D    1
clk(R)->clk(R)	11.042   7.323/*         0.064/*         I0/USB_output/TX/CRC/state_reg[0]/R    1
clk(R)->clk(R)	11.046   7.354/*         0.061/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/binary_r_reg[1]/R    1
clk(R)->clk(R)	10.875   7.397/*         0.231/*         I0/USB_output/RX/USB_RECEIVER/DECODER/internal_reg/D    1
clk(R)->clk(R)	11.064   7.423/*         0.043/*         I0/USB_output/RX/USB_RECEIVER/SHIFTREG/shiftreg/parallel_out_reg[0]/S    1
clk(R)->clk(R)	11.064   7.425/*         0.043/*         I0/USB_output/RX/USB_RECEIVER/SHIFTREG/shiftreg/parallel_out_reg[1]/S    1
clk(R)->clk(R)	11.064   7.429/*         0.043/*         I0/USB_output/RX/USB_RECEIVER/SHIFTREG/shiftreg/parallel_out_reg[5]/S    1
clk(R)->clk(R)	11.064   7.430/*         0.043/*         I0/USB_output/RX/USB_RECEIVER/SHIFTREG/shiftreg/parallel_out_reg[3]/S    1
clk(R)->clk(R)	11.064   7.431/*         0.043/*         I0/USB_output/RX/USB_RECEIVER/SHIFTREG/shiftreg/parallel_out_reg[4]/S    1
clk(R)->clk(R)	10.879   7.433/*         0.228/*         I0/USB_output/RX/USB_RECEIVER/SHIFTREG/shiftreg/parallel_out_reg[6]/D    1
clk(R)->clk(R)	10.878   7.433/*         0.229/*         I0/USB_output/RX/USB_RECEIVER/SHIFTREG/shiftreg/parallel_out_reg[2]/D    1
clk(R)->clk(R)	11.064   7.434/*         0.043/*         I0/USB_output/RX/USB_RECEIVER/SHIFTREG/shiftreg/parallel_out_reg[2]/S    1
clk(R)->clk(R)	10.880   7.443/*         0.227/*         I0/USB_output/RX/USB_RECEIVER/SHIFTREG/shiftreg/parallel_out_reg[4]/D    1
clk(R)->clk(R)	10.880   7.444/*         0.227/*         I0/USB_output/RX/USB_RECEIVER/SHIFTREG/shiftreg/parallel_out_reg[3]/D    1
clk(R)->clk(R)	10.881   7.445/*         0.225/*         I0/USB_output/RX/USB_RECEIVER/SHIFTREG/shiftreg/parallel_out_reg[7]/D    1
clk(R)->clk(R)	10.882   7.454/*         0.225/*         I0/USB_output/RX/USB_RECEIVER/SHIFTREG/shiftreg/parallel_out_reg[5]/D    1
clk(R)->clk(R)	10.879   7.458/*         0.228/*         I0/USB_output/RX/USB_RECEIVER/SHIFTREG/shiftreg/parallel_out_reg[0]/D    1
clk(R)->clk(R)	10.880   7.461/*         0.227/*         I0/USB_output/RX/USB_RECEIVER/SHIFTREG/shiftreg/parallel_out_reg[1]/D    1
clk(R)->clk(R)	10.721   */7.468         */0.386         I0/Ethernet_input/P_Processor/Manchester_Decoder/Idle_reg/D    1
clk(R)->clk(R)	10.869   7.520/*         0.238/*         I0/Ethernet_input/FIFO/FL/r_binary_reg[2]/D    1
clk(R)->clk(R)	11.163   7.520/*         -0.056/*        I0/USB_output/RX/USB_RECEIVER/SAMPLETIMER/sampleCount/count_out_reg[3]/R    1
clk(R)->clk(R)	11.163   7.520/*         -0.056/*        I0/USB_output/RX/USB_RECEIVER/SAMPLETIMER/sampleCount/count_out_reg[0]/R    1
clk(R)->clk(R)	11.163   7.527/*         -0.056/*        I0/USB_output/RX/USB_RECEIVER/SAMPLETIMER/sampleCount/count_out_reg[2]/R    1
clk(R)->clk(R)	10.868   7.531/*         0.239/*         I0/Ethernet_input/FIFO/FL/r_binary_reg[4]/D    1
clk(R)->clk(R)	11.163   7.537/*         -0.056/*        I0/USB_output/RX/USB_RECEIVER/SAMPLETIMER/sampleCount/rollover_flag_reg/R    1
clk(R)->clk(R)	11.163   7.538/*         -0.056/*        I0/USB_output/RX/USB_RECEIVER/SAMPLETIMER/sampleCount/count_out_reg[1]/R    1
clk(R)->clk(R)	11.163   7.539/*         -0.056/*        I0/USB_output/RX/USB_RECEIVER/SAMPLETIMER/samplingTimer/count_out_reg[1]/R    1
clk(R)->clk(R)	11.163   7.540/*         -0.056/*        I0/USB_output/RX/USB_RECEIVER/SAMPLETIMER/samplingTimer/count_out_reg[0]/R    1
clk(R)->clk(R)	11.163   7.542/*         -0.056/*        I0/USB_output/RX/USB_RECEIVER/SAMPLETIMER/samplingTimer/count_out_reg[3]/R    1
clk(R)->clk(R)	11.233   7.637/*         -0.126/*        I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/WPU1/binary_r_reg[2]/R    1
clk(R)->clk(R)	11.233   7.637/*         -0.126/*        I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/raddr_reg[2]/R    1
clk(R)->clk(R)	11.233   7.639/*         -0.126/*        I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/WPU1/binary_r_reg[1]/R    1
clk(R)->clk(R)	11.233   7.642/*         -0.126/*        I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/waddr_reg[1]/R    1
clk(R)->clk(R)	11.233   7.646/*         -0.126/*        I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/waddr_reg[2]/R    1
clk(R)->clk(R)	11.233   7.648/*         -0.126/*        I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/raddr_reg[1]/R    1
clk(R)->clk(R)	11.014   7.652/*         0.093/*         I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_reg[4]/S    1
clk(R)->clk(R)	11.233   7.652/*         -0.126/*        I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/gray_r_reg[1]/R    1
clk(R)->clk(R)	11.020   7.653/*         0.087/*         I0/Ethernet_input/FIFO/FL/w_binary_reg[0]/R    1
clk(R)->clk(R)	11.020   7.653/*         0.087/*         I0/Ethernet_input/FIFO/FL/r_binary_reg[0]/R    1
clk(R)->clk(R)	11.020   7.653/*         0.087/*         I0/Ethernet_input/FIFO/FL/r_binary_reg[1]/R    1
clk(R)->clk(R)	11.014   7.653/*         0.093/*         I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_reg[6]/S    1
clk(R)->clk(R)	11.020   7.654/*         0.087/*         I0/Ethernet_input/FIFO/FL/w_binary_reg[5]/R    1
clk(R)->clk(R)	11.020   7.654/*         0.087/*         I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/R    1
clk(R)->clk(R)	11.233   7.656/*         -0.126/*        I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/wrptr_r1_reg[1]/R    1
clk(R)->clk(R)	11.233   7.656/*         -0.126/*        I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/wrptr_r2_reg[1]/R    1
clk(R)->clk(R)	11.020   7.657/*         0.087/*         I0/Ethernet_input/FIFO/WR/w_count_sync_reg[6]/R    1
clk(R)->clk(R)	11.020   7.657/*         0.087/*         I0/Ethernet_input/FIFO/WR/w_count_sync_reg[7]/R    1
clk(R)->clk(R)	11.020   7.658/*         0.087/*         I0/Ethernet_input/FIFO/FL/wptr_reg[4]/R    1
clk(R)->clk(R)	11.020   7.659/*         0.087/*         I0/Ethernet_input/FIFO/WR/Q1_reg[1]/R    1
clk(R)->clk(R)	11.020   7.660/*         0.087/*         I0/Ethernet_input/FIFO/WR/Q1_reg[0]/R    1
clk(R)->clk(R)	11.020   7.661/*         0.087/*         I0/Ethernet_input/FIFO/EM/rptr_reg[6]/R    1
clk(R)->clk(R)	11.020   7.661/*         0.087/*         I0/Ethernet_input/FIFO/EM/rptr_reg[7]/R    1
clk(R)->clk(R)	11.020   7.661/*         0.087/*         I0/Ethernet_input/FIFO/EM/rptr_reg[5]/R    1
clk(R)->clk(R)	11.233   7.662/*         -0.127/*        I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/WPU1/gray_r_reg[1]/R    1
clk(R)->clk(R)	11.020   7.662/*         0.087/*         I0/Ethernet_input/FIFO/EM/r_binary_reg[7]/R    1
clk(R)->clk(R)	11.020   7.663/*         0.087/*         I0/Ethernet_input/FIFO/FL/wptr_reg[1]/R    1
clk(R)->clk(R)	11.233   7.663/*         -0.127/*        I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/rwptr_r1_reg[1]/R    1
clk(R)->clk(R)	11.020   7.668/*         0.087/*         I0/Ethernet_input/FIFO/FL/wptr_reg[0]/R    1
clk(R)->clk(R)	11.234   7.669/*         -0.127/*        I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/rwptr_r2_reg[1]/R    1
clk(R)->clk(R)	11.020   7.672/*         0.087/*         I0/Ethernet_input/FIFO/WR/w_count_sync_reg[5]/R    1
clk(R)->clk(R)	11.020   7.673/*         0.087/*         I0/Ethernet_input/FIFO/WR/w_count_sync_reg[0]/R    1
clk(R)->clk(R)	11.234   7.677/*         -0.127/*        I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/wrptr_r2_reg[2]/R    1
clk(R)->clk(R)	11.234   7.684/*         -0.127/*        I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/wrptr_r1_reg[2]/R    1
clk(R)->clk(R)	11.020   7.690/*         0.087/*         I0/Ethernet_input/FIFO/RW/r_count_sync_reg[1]/R    1
clk(R)->clk(R)	11.234   7.691/*         -0.127/*        I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/WPU1/gray_r_reg[2]/R    1
clk(R)->clk(R)	11.021   7.696/*         0.086/*         I0/Ethernet_input/FIFO/FL/w_binary_reg[2]/R    1
clk(R)->clk(R)	11.021   7.697/*         0.086/*         I0/Ethernet_input/FIFO/FL/r_binary_reg[2]/R    1
clk(R)->clk(R)	11.021   7.699/*         0.086/*         I0/Ethernet_input/FIFO/RW/r_count_sync_reg[4]/R    1
clk(R)->clk(R)	11.021   7.700/*         0.086/*         I0/Ethernet_input/FIFO/RW/Q1_reg[4]/R    1
clk(R)->clk(R)	11.021   7.700/*         0.086/*         I0/Ethernet_input/FIFO/WR/Q1_reg[4]/R    1
clk(R)->clk(R)	11.234   7.700/*         -0.128/*        I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/rwptr_r1_reg[2]/R    1
clk(R)->clk(R)	11.235   7.701/*         -0.128/*        I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/rwptr_r2_reg[2]/R    1
clk(R)->clk(R)	11.021   7.703/*         0.086/*         I0/Ethernet_input/FIFO/EM/rptr_reg[4]/R    1
clk(R)->clk(R)	11.021   7.705/*         0.086/*         I0/Ethernet_input/FIFO/WR/w_count_sync_reg[4]/R    1
clk(R)->clk(R)	11.021   7.705/*         0.086/*         I0/Ethernet_input/FIFO/FL/wptr_reg[2]/R    1
clk(R)->clk(R)	11.235   7.713/*         -0.128/*        I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/rwptr_r1_reg[3]/R    1
clk(R)->clk(R)	11.021   7.721/*         0.085/*         I0/Ethernet_input/FIFO/WR/Q1_reg[2]/R    1
clk(R)->clk(R)	10.880   7.740/*         0.226/*         I0/Ethernet_input/P_Processor/Manchester_Decoder/new_sample_reg/D    1
clk(R)->clk(R)	11.023   7.755/*         0.084/*         I0/Ethernet_input/FIFO/RW/r_count_sync_reg[2]/R    1
clk(R)->clk(R)	10.883   7.756/*         0.223/*         I0/Ethernet_input/P_Processor/Manchester_Decoder/prev_sample_reg/D    1
clk(R)->clk(R)	11.026   7.769/*         0.081/*         I0/Ethernet_input/FIFO/EM/r_binary_reg[5]/R    1
clk(R)->clk(R)	11.026   7.769/*         0.081/*         I0/Ethernet_input/FIFO/FL/w_binary_reg[3]/R    1
clk(R)->clk(R)	11.026   7.769/*         0.081/*         I0/Ethernet_input/FIFO/FL/w_binary_reg[4]/R    1
clk(R)->clk(R)	11.026   7.769/*         0.081/*         I0/Ethernet_input/FIFO/FL/wptr_reg[3]/R    1
clk(R)->clk(R)	11.026   7.770/*         0.081/*         I0/Ethernet_input/FIFO/FL/r_binary_reg[4]/R    1
clk(R)->clk(R)	11.026   7.770/*         0.081/*         I0/Ethernet_input/FIFO/RW/r_count_sync_reg[3]/R    1
clk(R)->clk(R)	11.026   7.770/*         0.081/*         I0/Ethernet_input/FIFO/FL/r_binary_reg[3]/R    1
clk(R)->clk(R)	11.026   7.770/*         0.081/*         I0/Ethernet_input/FIFO/WR/Q1_reg[3]/R    1
clk(R)->clk(R)	11.026   7.770/*         0.081/*         I0/Ethernet_input/FIFO/EM/r_binary_reg[6]/R    1
clk(R)->clk(R)	11.026   7.770/*         0.081/*         I0/Ethernet_input/FIFO/EM/r_binary_reg[4]/R    1
clk(R)->clk(R)	11.026   7.773/*         0.081/*         I0/Ethernet_input/FIFO/WR/w_count_sync_reg[3]/R    1
clk(R)->clk(R)	11.026   7.774/*         0.081/*         I0/Ethernet_input/FIFO/RW/Q1_reg[3]/R    1
clk(R)->clk(R)	11.024   7.774/*         0.082/*         I0/Ethernet_input/FIFO/RW/Q1_reg[2]/R    1
clk(R)->clk(R)	11.026   7.780/*         0.081/*         I0/Ethernet_input/FIFO/EM/rptr_reg[3]/R    1
clk(R)->clk(R)	11.026   7.780/*         0.081/*         I0/Ethernet_input/FIFO/EM/r_binary_reg[3]/R    1
clk(R)->clk(R)	11.026   7.781/*         0.081/*         I0/Ethernet_input/FIFO/EM/r_binary_reg[2]/R    1
clk(R)->clk(R)	11.026   7.782/*         0.081/*         I0/Ethernet_input/FIFO/EM/r_binary_reg[0]/R    1
clk(R)->clk(R)	11.026   7.790/*         0.080/*         I0/Ethernet_input/FIFO/EM/r_binary_reg[1]/R    1
clk(R)->clk(R)	11.027   7.796/*         0.080/*         I0/Ethernet_input/FIFO/EM/rptr_reg[2]/R    1
clk(R)->clk(R)	11.020   7.840/*         0.087/*         I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/tmp_reg_reg[3]/S    1
clk(R)->clk(R)	11.020   7.846/*         0.087/*         I0/Ethernet_input/FIFO/EM/empty_reg/S    1
clk(R)->clk(R)	11.032   7.855/*         0.074/*         I0/Ethernet_input/FIFO/EM/rptr_reg[1]/R    1
clk(R)->clk(R)	11.032   7.855/*         0.074/*         I0/Ethernet_input/FIFO/WR/w_count_sync_reg[2]/R    1
clk(R)->clk(R)	11.032   7.856/*         0.074/*         I0/Ethernet_input/FIFO/EM/rptr_reg[0]/R    1
clk(R)->clk(R)	11.024   7.902/*         0.082/*         I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/tmp_reg_reg[4]/S    1
clk(R)->clk(R)	11.055   7.991/*         0.052/*         I0/USB_output/TX/CRC/CRC_Register/tmp_reg_reg[4]/R    1
clk(R)->clk(R)	11.055   7.992/*         0.052/*         I0/Ethernet_input/FIFO/RW/Q1_reg[0]/R    1
clk(R)->clk(R)	10.873   8.088/*         0.233/*         I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_reg[7]/D    1
clk(R)->clk(R)	10.874   8.094/*         0.233/*         I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_reg[6]/D    1
clk(R)->clk(R)	10.875   8.099/*         0.232/*         I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_reg[4]/D    1
clk(R)->clk(R)	10.874   8.099/*         0.233/*         I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_reg[1]/D    1
clk(R)->clk(R)	10.875   8.103/*         0.231/*         I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_reg[2]/D    1
clk(R)->clk(R)	10.877   8.106/*         0.229/*         I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_reg[3]/D    1
clk(R)->clk(R)	10.877   8.112/*         0.230/*         I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_reg[5]/D    1
clk(R)->clk(R)	10.876   8.124/*         0.230/*         I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_reg[0]/D    1
clk(R)->clk(R)	10.890   8.171/*         0.217/*         I0/Ethernet_input/FIFO/FL/r_binary_reg[5]/D    1
clk(R)->clk(R)	11.066   8.220/*         0.041/*         I0/USB_output/TX/Pipeline/TX_timer/Width_Generator/count_out_reg[1]/R    1
clk(R)->clk(R)	11.066   8.220/*         0.041/*         I0/USB_output/TX/Pipeline/TX_timer/Width_Generator/count_out_reg[0]/R    1
clk(R)->clk(R)	11.066   8.221/*         0.041/*         I0/USB_output/TX/Pipeline/TX_timer/Width_Generator/count_out_reg[3]/R    1
clk(R)->clk(R)	11.066   8.223/*         0.041/*         I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/count_out_reg[3]/R    1
clk(R)->clk(R)	11.066   8.228/*         0.041/*         I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/count_out_reg[0]/R    1
clk(R)->clk(R)	11.066   8.232/*         0.040/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/binary_r_reg[3]/R    1
clk(R)->clk(R)	11.066   8.232/*         0.040/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/wrptr_r1_reg[3]/R    1
clk(R)->clk(R)	11.066   8.232/*         0.040/*         I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/count_out_reg[1]/R    1
clk(R)->clk(R)	11.066   8.233/*         0.040/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/gray_r_reg[3]/R    1
clk(R)->clk(R)	11.066   8.233/*         0.040/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/wrptr_r2_reg[3]/R    1
clk(R)->clk(R)	11.036   8.239/*         0.070/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/empty_flag_r_reg/S    1
clk(R)->clk(R)	11.049   8.254/*         0.057/*         I0/Ethernet_input/P_Processor/Synchronizer/intermediate_reg/S    1
clk(R)->clk(R)	11.049   8.254/*         0.057/*         I0/Ethernet_input/P_Processor/Synchronizer/sync_out_reg/S    1
clk(R)->clk(R)	11.067   8.255/*         0.040/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/binary_r_reg[2]/R    1
clk(R)->clk(R)	11.067   8.256/*         0.040/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/rwptr_r2_reg[3]/R    1
clk(R)->clk(R)	11.067   8.258/*         0.040/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/gray_r_reg[2]/R    1
clk(R)->clk(R)	11.067   8.258/*         0.040/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/WPU1/gray_r_reg[3]/R    1
clk(R)->clk(R)	11.067   8.260/*         0.040/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/WPU1/binary_r_reg[3]/R    1
clk(R)->clk(R)	11.049   8.266/*         0.057/*         I0/USB_output/RX/USB_RECEIVER/low/intermediate_reg/S    1
clk(R)->clk(R)	11.049   8.267/*         0.057/*         I0/Ethernet_input/P_Processor/Edge_Detector/d_plus_sync_reg/S    1
clk(R)->clk(R)	11.049   8.269/*         0.057/*         I0/Ethernet_input/P_Processor/Edge_Detector/d_plus_sync_prev_reg/S    1
clk(R)->clk(R)	11.067   8.272/*         0.040/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/WPU1/gray_r_reg[0]/R    1
clk(R)->clk(R)	11.067   8.291/*         0.039/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/wrptr_r2_reg[0]/R    1
clk(R)->clk(R)	11.068   8.294/*         0.039/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/raddr_reg[0]/R    1
clk(R)->clk(R)	11.068   8.294/*         0.039/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/waddr_reg[0]/R    1
clk(R)->clk(R)	11.068   8.295/*         0.039/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/gray_r_reg[0]/R    1
clk(R)->clk(R)	11.068   8.295/*         0.039/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/wrptr_r1_reg[0]/R    1
clk(R)->clk(R)	11.068   8.297/*         0.039/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/WPU1/binary_r_reg[0]/R    1
clk(R)->clk(R)	11.068   8.301/*         0.039/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/rwptr_r1_reg[0]/R    1
clk(R)->clk(R)	11.068   8.303/*         0.039/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/full_flag_r_reg/R    1
clk(R)->clk(R)	11.099   8.303/*         0.008/*         I0/Ethernet_input/P_Processor/Timer_Control/Sample_Generator/count_out_reg[1]/R    1
clk(R)->clk(R)	11.099   8.305/*         0.008/*         I0/Ethernet_input/P_Processor/Timer_Control/Sample_Generator/count_out_reg[0]/R    1
clk(R)->clk(R)	11.099   8.306/*         0.008/*         I0/USB_output/RX/USB_RECEIVER/SAMPLETIMER/samplingTimer/count_out_reg[2]/R    1
clk(R)->clk(R)	11.099   8.306/*         0.008/*         I0/USB_output/RX/USB_RECEIVER/CONTROLLER/state_reg[3]/R    1
clk(R)->clk(R)	11.099   8.306/*         0.008/*         I0/Ethernet_input/P_Processor/Manchester_Decoder/new_sample_reg/R    1
clk(R)->clk(R)	11.099   8.307/*         0.008/*         I0/Ethernet_input/P_Processor/Timer_Control/Sample_Generator/rollover_flag_reg/R    1
clk(R)->clk(R)	11.050   8.308/*         0.057/*         I0/USB_output/RX/USB_RECEIVER/low/sync_out_reg/S    1
clk(R)->clk(R)	11.099   8.309/*         0.008/*         I0/Ethernet_input/P_Processor/Timer_Control/Sample_Generator/count_out_reg[2]/R    1
clk(R)->clk(R)	11.099   8.315/*         0.008/*         I0/Ethernet_input/P_Processor/Counter_Controller/counter/count_out_reg[2]/R    1
clk(R)->clk(R)	11.099   8.315/*         0.008/*         I0/Ethernet_input/P_Processor/Counter_Controller/counter/count_out_reg[1]/R    1
clk(R)->clk(R)	11.099   8.315/*         0.008/*         I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[1]/R    1
clk(R)->clk(R)	11.099   8.316/*         0.008/*         I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[0]/R    1
clk(R)->clk(R)	11.069   8.325/*         0.038/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/rwptr_r2_reg[0]/R    1
clk(R)->clk(R)	11.099   8.327/*         0.008/*         I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3]/R    1
clk(R)->clk(R)	11.099   8.337/*         0.008/*         I0/Ethernet_input/P_Processor/Manchester_Decoder/prev_sample_reg/R    1
clk(R)->clk(R)	11.050   8.340/*         0.057/*         I0/USB_output/RX/USB_RECEIVER/EDGEDETECTOR/d_plus_sync_prev_reg/S    1
clk(R)->clk(R)	11.099   8.349/*         0.007/*         I0/Ethernet_input/P_Processor/Timer_Control/Shift_Enable_Generator/count_out_reg[1]/R    1
clk(R)->clk(R)	11.051   8.356/*         0.056/*         I0/USB_output/RX/USB_RECEIVER/DECODER/d_plus_sync_reg/S    1
clk(R)->clk(R)	11.071   8.356/*         0.036/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/binary_r_reg[0]/R    1
clk(R)->clk(R)	11.100   8.356/*         0.007/*         I0/Ethernet_input/P_Processor/Timer_Control/Shift_Enable_Generator/count_out_reg[0]/R    1
clk(R)->clk(R)	11.051   8.356/*         0.056/*         I0/USB_output/RX/USB_RECEIVER/EDGEDETECTOR/d_plus_sync_reg/S    1
clk(R)->clk(R)	11.100   8.356/*         0.007/*         I0/USB_output/RX/USB_RECEIVER/CONTROLLER/state_reg[1]/R    1
clk(R)->clk(R)	11.100   8.361/*         0.007/*         I0/Ethernet_input/P_Processor/Timer_Control/Shift_Enable_Generator/rollover_flag_reg/R    1
clk(R)->clk(R)	11.101   8.386/*         0.006/*         I0/USB_output/RX/USB_RECEIVER/CONTROLLER/state_reg[0]/R    1
clk(R)->clk(R)	11.253   8.520/*         -0.146/*        I0/Ethernet_input/FIFO/RW/Q1_reg[1]/R    1
clk(R)->clk(R)	11.253   8.521/*         -0.146/*        I0/Ethernet_input/FIFO/RW/r_count_sync_reg[0]/R    1
clk(R)->clk(R)	10.870   8.577/*         0.237/*         I0/Ethernet_input/FIFO/FL/r_binary_reg[6]/D    1
clk(R)->clk(R)	10.869   8.697/*         0.238/*         I0/USB_output/TX/Pipeline/bit_stuffer/raw_to_encoder_reg/D    1
clk(R)->clk(R)	10.895   */8.944         */0.212         I0/Ethernet_input/FIFO/FL/r_binary_reg[7]/D    1
clk(R)->clk(R)	10.870   9.130/*         0.237/*         I0/USB_output/RX/USB_RECEIVER/EDGEDETECTOR/d_plus_sync_prev_reg/D    1
clk(R)->clk(R)	10.869   9.134/*         0.238/*         I0/Ethernet_input/P_Processor/Edge_Detector/d_plus_sync_reg/D    1
clk(R)->clk(R)	10.868   9.136/*         0.239/*         I0/USB_output/RX/USB_RECEIVER/DECODER/d_plus_sync_reg/D    1
clk(R)->clk(R)	10.868   9.137/*         0.239/*         I0/USB_output/RX/USB_RECEIVER/EDGEDETECTOR/d_plus_sync_reg/D    1
clk(R)->clk(R)	10.867   9.142/*         0.240/*         I0/Ethernet_input/P_Processor/Edge_Detector/d_plus_sync_prev_reg/D    1
clk(R)->clk(R)	10.989   9.165/*         0.118/*         I0/USB_output/RX/RXPU_OF_DESTINY/state_reg[3]/R    1
clk(R)->clk(R)	10.989   9.166/*         0.118/*         I0/USB_output/RX/RXPU_OF_DESTINY/state_reg[2]/R    1
clk(R)->clk(R)	10.989   9.168/*         0.118/*         I0/USB_output/RX/USB_RECEIVER/CONTROLLER/state_reg[2]/R    1
clk(R)->clk(R)	10.995   9.173/*         0.112/*         I0/USB_output/RX/USB_RECEIVER/DECODER/d_orig_reg/S    1
clk(R)->clk(R)	10.995   9.175/*         0.112/*         I0/USB_output/RX/USB_RECEIVER/SHIFTREG/shiftreg/parallel_out_reg[7]/S    1
clk(R)->clk(R)	10.995   9.175/*         0.112/*         I0/USB_output/RX/USB_RECEIVER/SHIFTREG/shiftreg/parallel_out_reg[6]/S    1
clk(R)->clk(R)	10.995   9.181/*         0.112/*         I0/USB_output/RX/USB_RECEIVER/DECODER/internal_reg/S    1
clk(R)->clk(R)	10.989   9.183/*         0.118/*         I0/Ethernet_input/P_Processor/Timer_Control/Bit_Counter/count_out_reg[0]/R    1
clk(R)->clk(R)	10.989   9.185/*         0.118/*         I0/Ethernet_input/P_Processor/Timer_Control/Bit_Counter/count_out_reg[3]/R    1
clk(R)->clk(R)	10.995   9.187/*         0.112/*         I0/USB_output/RX/USB_RECEIVER/high/sync_out_reg/S    1
clk(R)->clk(R)	10.989   9.188/*         0.118/*         I0/Ethernet_input/P_Processor/Timer_Control/Bit_Counter/count_out_reg[1]/R    1
clk(R)->clk(R)	10.989   9.188/*         0.118/*         I0/USB_output/TX/CRC/CRC_Register/tmp_reg_reg[12]/R    1
clk(R)->clk(R)	10.995   9.188/*         0.112/*         I0/USB_output/RX/USB_RECEIVER/high/intermediate_reg/S    1
clk(R)->clk(R)	10.989   9.190/*         0.118/*         I0/USB_output/RX/RXPU_OF_DESTINY/state_reg[1]/R    1
clk(R)->clk(R)	10.989   9.190/*         0.118/*         I0/USB_output/TX/CRC/CRC_Register/tmp_reg_reg[3]/R    1
clk(R)->clk(R)	10.989   9.193/*         0.118/*         I0/USB_output/TX/CRC/count_reg[0]/R    1
clk(R)->clk(R)	10.995   9.194/*         0.112/*         I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_reg[1]/S    1
clk(R)->clk(R)	10.995   9.195/*         0.112/*         I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_reg[7]/S    1
clk(R)->clk(R)	10.989   9.195/*         0.118/*         I0/USB_output/TX/CRC/count_reg[1]/R    1
clk(R)->clk(R)	10.995   9.195/*         0.112/*         I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_reg[5]/S    1
clk(R)->clk(R)	10.989   9.196/*         0.118/*         I0/USB_output/RX/RXPU_OF_DESTINY/state_reg[0]/R    1
clk(R)->clk(R)	10.989   9.199/*         0.118/*         I0/USB_output/TX/CRC/CRC_Register/tmp_reg_reg[6]/R    1
clk(R)->clk(R)	10.995   9.200/*         0.112/*         I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_reg[2]/S    1
clk(R)->clk(R)	10.995   9.200/*         0.112/*         I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_reg[3]/S    1
clk(R)->clk(R)	10.989   9.201/*         0.118/*         I0/USB_output/TX/CRC/CRC_Register/tmp_reg_reg[11]/R    1
clk(R)->clk(R)	10.989   9.201/*         0.118/*         I0/USB_output/TX/CRC/CRC_Register/tmp_reg_reg[10]/R    1
clk(R)->clk(R)	10.989   9.202/*         0.118/*         I0/USB_output/TX/CRC/CRC_Register/tmp_reg_reg[2]/R    1
clk(R)->clk(R)	10.989   9.205/*         0.118/*         I0/USB_output/TX/CRC/count_reg[2]/R    1
clk(R)->clk(R)	10.989   9.207/*         0.118/*         I0/USB_output/TX/CRC/count_reg[3]/R    1
clk(R)->clk(R)	10.989   9.210/*         0.118/*         I0/USB_output/TX/CRC/CRC_Register/tmp_reg_reg[7]/R    1
clk(R)->clk(R)	10.873   9.238/*         0.234/*         I0/USB_output/RX/USB_RECEIVER/low/sync_out_reg/D    1
clk(R)->clk(R)	10.989   9.244/*         0.118/*         I0/USB_output/TX/CRC/CRC_Register/tmp_reg_reg[9]/R    1
clk(R)->clk(R)	10.875   9.245/*         0.232/*         I0/Ethernet_input/FIFO/RW/Q1_reg[7]/D    1
clk(R)->clk(R)	10.989   9.248/*         0.118/*         I0/USB_output/TX/CRC/count_reg[4]/R    1
clk(R)->clk(R)	10.989   9.249/*         0.118/*         I0/USB_output/TX/CRC/CRC_Register/serial_out_reg/R    1
clk(R)->clk(R)	10.989   9.255/*         0.117/*         I0/USB_output/TX/CRC/CRC_Register/tmp_reg_reg[1]/R    1
clk(R)->clk(R)	10.877   9.256/*         0.229/*         I0/Ethernet_input/FIFO/WR/w_count_sync_reg[6]/D    1
clk(R)->clk(R)	10.880   9.264/*         0.227/*         I0/Ethernet_input/FIFO/WR/Q1_reg[6]/D    1
clk(R)->clk(R)	10.882   9.271/*         0.225/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/rwptr_r1_reg[3]/D    1
clk(R)->clk(R)	10.884   9.279/*         0.223/*         I0/Ethernet_input/P_Processor/Synchronizer/sync_out_reg/D    1
clk(R)->clk(R)	10.885   9.283/*         0.222/*         I0/Ethernet_input/FIFO/WR/Q1_reg[5]/D    1
clk(R)->clk(R)	10.885   9.283/*         0.222/*         I0/Ethernet_input/FIFO/RW/r_count_sync_reg[1]/D    1
clk(R)->clk(R)	10.885   9.283/*         0.222/*         I0/Ethernet_input/FIFO/RW/r_count_sync_reg[0]/D    1
clk(R)->clk(R)	10.886   9.285/*         0.221/*         I0/Ethernet_input/FIFO/WR/w_count_sync_reg[1]/D    1
clk(R)->clk(R)	10.990   9.287/*         0.117/*         I0/Ethernet_input/FIFO/WR/w_count_sync_reg[1]/R    1
clk(R)->clk(R)	10.990   9.287/*         0.117/*         I0/USB_output/TX/CRC/CRC_Register/tmp_reg_reg[5]/R    1
clk(R)->clk(R)	10.990   9.289/*         0.117/*         I0/USB_output/TX/CRC/CRC_Register/tmp_reg_reg[13]/R    1
clk(R)->clk(R)	10.990   9.289/*         0.117/*         I0/USB_output/TX/CRC/CRC_Register/tmp_reg_reg[14]/R    1
clk(R)->clk(R)	10.990   9.290/*         0.117/*         I0/USB_output/TX/CRC/CRC_Register/tmp_reg_reg[8]/R    1
clk(R)->clk(R)	10.887   9.290/*         0.220/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/rwptr_r2_reg[0]/D    1
clk(R)->clk(R)	10.887   9.291/*         0.219/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/rwptr_r1_reg[1]/D    1
clk(R)->clk(R)	10.888   9.292/*         0.219/*         I0/Ethernet_input/FIFO/RW/r_count_sync_reg[5]/D    1
clk(R)->clk(R)	10.888   9.292/*         0.219/*         I0/Ethernet_input/FIFO/RW/r_count_sync_reg[6]/D    1
clk(R)->clk(R)	10.888   9.293/*         0.219/*         I0/Ethernet_input/FIFO/WR/w_count_sync_reg[4]/D    1
clk(R)->clk(R)	10.888   9.293/*         0.219/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/rwptr_r2_reg[1]/D    1
clk(R)->clk(R)	10.888   9.294/*         0.219/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/wrptr_r1_reg[1]/D    1
clk(R)->clk(R)	10.888   9.294/*         0.218/*         I0/USB_output/RX/USB_RECEIVER/high/sync_out_reg/D    1
clk(R)->clk(R)	10.888   9.294/*         0.218/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/wrptr_r2_reg[0]/D    1
clk(R)->clk(R)	10.888   9.294/*         0.218/*         I0/Ethernet_input/FIFO/WR/Q1_reg[3]/D    1
clk(R)->clk(R)	10.888   9.294/*         0.218/*         I0/Ethernet_input/FIFO/RW/Q1_reg[2]/D    1
clk(R)->clk(R)	10.996   9.294/*         0.111/*         I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/tmp_reg_reg[5]/S    1
clk(R)->clk(R)	10.889   9.295/*         0.218/*         I0/Ethernet_input/FIFO/RW/r_count_sync_reg[7]/D    1
clk(R)->clk(R)	10.996   9.295/*         0.111/*         I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/tmp_reg_reg[6]/S    1
clk(R)->clk(R)	10.889   9.295/*         0.218/*         I0/Ethernet_input/FIFO/WR/w_count_sync_reg[2]/D    1
clk(R)->clk(R)	10.889   9.295/*         0.218/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/wrptr_r2_reg[3]/D    1
clk(R)->clk(R)	10.889   9.296/*         0.218/*         I0/Ethernet_input/FIFO/RW/Q1_reg[0]/D    1
clk(R)->clk(R)	10.889   9.296/*         0.218/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/rwptr_r1_reg[2]/D    1
clk(R)->clk(R)	10.889   9.296/*         0.218/*         I0/Ethernet_input/FIFO/RW/r_count_sync_reg[2]/D    1
clk(R)->clk(R)	10.889   9.296/*         0.218/*         I0/Ethernet_input/FIFO/WR/Q1_reg[4]/D    1
clk(R)->clk(R)	10.889   9.297/*         0.218/*         I0/Ethernet_input/FIFO/RW/r_count_sync_reg[3]/D    1
clk(R)->clk(R)	10.889   9.297/*         0.218/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/rwptr_r2_reg[2]/D    1
clk(R)->clk(R)	10.889   9.297/*         0.218/*         I0/Ethernet_input/FIFO/RW/Q1_reg[4]/D    1
clk(R)->clk(R)	10.889   9.297/*         0.218/*         I0/Ethernet_input/FIFO/RW/Q1_reg[1]/D    1
clk(R)->clk(R)	10.990   9.297/*         0.117/*         I0/USB_output/TX/CRC/CRC_Register/tmp_reg_reg[0]/R    1
clk(R)->clk(R)	10.890   9.299/*         0.217/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/wrptr_r1_reg[2]/D    1
clk(R)->clk(R)	10.890   9.299/*         0.217/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/wrptr_r1_reg[0]/D    1
clk(R)->clk(R)	10.890   9.299/*         0.217/*         I0/Ethernet_input/FIFO/WR/w_count_sync_reg[3]/D    1
clk(R)->clk(R)	10.890   9.299/*         0.217/*         I0/Ethernet_input/FIFO/RW/Q1_reg[3]/D    1
clk(R)->clk(R)	10.890   9.299/*         0.217/*         I0/Ethernet_input/FIFO/WR/Q1_reg[1]/D    1
clk(R)->clk(R)	10.890   9.299/*         0.217/*         I0/Ethernet_input/FIFO/WR/Q1_reg[2]/D    1
clk(R)->clk(R)	10.890   9.300/*         0.217/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/rwptr_r1_reg[0]/D    1
clk(R)->clk(R)	10.890   9.300/*         0.217/*         I0/Ethernet_input/FIFO/RW/r_count_sync_reg[4]/D    1
clk(R)->clk(R)	10.890   9.300/*         0.216/*         I0/Ethernet_input/FIFO/WR/Q1_reg[7]/D    1
clk(R)->clk(R)	10.890   9.300/*         0.217/*         I0/Ethernet_input/FIFO/WR/Q1_reg[0]/D    1
clk(R)->clk(R)	10.890   9.301/*         0.216/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/wrptr_r2_reg[1]/D    1
clk(R)->clk(R)	10.890   9.301/*         0.216/*         I0/Ethernet_input/FIFO/WR/w_count_sync_reg[5]/D    1
clk(R)->clk(R)	10.891   9.301/*         0.216/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/rwptr_r2_reg[3]/D    1
clk(R)->clk(R)	10.891   9.301/*         0.216/*         I0/Ethernet_input/FIFO/RW/Q1_reg[6]/D    1
clk(R)->clk(R)	10.891   9.302/*         0.216/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/wrptr_r2_reg[2]/D    1
clk(R)->clk(R)	10.891   9.303/*         0.216/*         I0/Ethernet_input/FIFO/WR/w_count_sync_reg[7]/D    1
clk(R)->clk(R)	10.891   9.303/*         0.216/*         I0/USB_output/RX/USB_RECEIVER/FIFO/RX/UWFC/wrptr_r1_reg[3]/D    1
clk(R)->clk(R)	10.996   9.304/*         0.111/*         I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/tmp_reg_reg[7]/S    1
clk(R)->clk(R)	10.891   9.304/*         0.215/*         I0/Ethernet_input/FIFO/WR/w_count_sync_reg[0]/D    1
clk(R)->clk(R)	10.892   9.304/*         0.215/*         I0/Ethernet_input/FIFO/RW/Q1_reg[5]/D    1
clk(R)->clk(R)	10.991   9.320/*         0.116/*         I0/USB_output/TX/CRC/CRC_Register/tmp_reg_reg[15]/R    1
clk(R)->clk(R)	10.997   9.343/*         0.110/*         I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/serial_out_reg/S    1
clk(R)->clk(R)	10.997   9.346/*         0.109/*         I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/tmp_reg_reg[2]/S    1
clk(R)->clk(R)	10.997   9.347/*         0.109/*         I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/tmp_reg_reg[1]/S    1
clk(R)->clk(R)	10.997   9.394/*         0.110/*         I0/USB_output/TX/Controller/state_reg[3]/R    1
clk(R)->clk(R)	10.872   9.418/*         0.235/*         I0/Ethernet_input/P_Processor/Synchronizer/intermediate_reg/D    1
clk(R)->clk(R)	10.896   9.592/*         0.211/*         I0/USB_output/RX/USB_RECEIVER/low/intermediate_reg/D    1
clk(R)->clk(R)	10.896   9.616/*         0.211/*         I0/USB_output/RX/USB_RECEIVER/high/intermediate_reg/D    1
