#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Apr  1 15:33:40 2025
# Process ID         : 34224
# Current directory  : D:/30726/Desktop/lesson/computer_compose/project/experiment_6/project_1/project_1.runs/design_1_adpt_out_0_1_synth_1
# Command line       : vivado.exe -log design_1_adpt_out_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_adpt_out_0_1.tcl
# Log file           : D:/30726/Desktop/lesson/computer_compose/project/experiment_6/project_1/project_1.runs/design_1_adpt_out_0_1_synth_1/design_1_adpt_out_0_1.vds
# Journal file       : D:/30726/Desktop/lesson/computer_compose/project/experiment_6/project_1/project_1.runs/design_1_adpt_out_0_1_synth_1\vivado.jou
# Running On         : upfirst
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 13th Gen Intel(R) Core(TM) i9-13900HX
# CPU Frequency      : 2419 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 32
# Host memory        : 16907 MB
# Swap memory        : 8330 MB
# Total Virtual      : 25237 MB
# Available Virtual  : 4826 MB
#-----------------------------------------------------------
source design_1_adpt_out_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/30726/Desktop/lesson/computer_compose/project/experiment_6/project_1/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/30726/Desktop/lesson/computer_compose/project/experiment_6/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/30726/Desktop/lesson/computer_compose/project/experiment_6/project_1/project_1.cache/ip 
Command: synth_design -top design_1_adpt_out_0_1 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 43212
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1081.215 ; gain = 467.414
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'Q3' is not allowed [D:/30726/Desktop/lesson/computer_compose/project/experiment_6/project_1/exp6_source.v:86]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'Q2' is not allowed [D:/30726/Desktop/lesson/computer_compose/project/experiment_6/project_1/exp6_source.v:86]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'Q1' is not allowed [D:/30726/Desktop/lesson/computer_compose/project/experiment_6/project_1/exp6_source.v:86]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'Q0' is not allowed [D:/30726/Desktop/lesson/computer_compose/project/experiment_6/project_1/exp6_source.v:86]
INFO: [Synth 8-6157] synthesizing module 'design_1_adpt_out_0_1' [d:/30726/Desktop/lesson/computer_compose/project/experiment_6/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_adpt_out_0_1/synth/design_1_adpt_out_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'adpt_out' [D:/30726/Desktop/lesson/computer_compose/project/experiment_6/project_1/exp6_source.v:24]
INFO: [Synth 8-6155] done synthesizing module 'adpt_out' (0#1) [D:/30726/Desktop/lesson/computer_compose/project/experiment_6/project_1/exp6_source.v:24]
INFO: [Synth 8-6155] done synthesizing module 'design_1_adpt_out_0_1' (0#1) [d:/30726/Desktop/lesson/computer_compose/project/experiment_6/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_adpt_out_0_1/synth/design_1_adpt_out_0_1.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1191.137 ; gain = 577.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1191.137 ; gain = 577.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1191.137 ; gain = 577.336
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1191.137 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1199.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1199.562 ; gain = 0.137
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1199.562 ; gain = 585.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1199.562 ; gain = 585.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1199.562 ; gain = 585.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1199.562 ; gain = 585.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_1_adpt_out_0_1 has port led[31] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_1 has port led[30] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_1 has port led[29] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_1 has port led[28] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_1 has port led[27] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_1 has port led[26] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_1 has port led[25] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_1 has port led[24] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_1 has port led[23] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_1 has port led[22] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_1 has port led[21] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_1 has port led[20] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_1 has port led[19] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_1 has port led[18] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_1 has port led[17] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_1 has port led[16] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_1 has port led[15] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_1 has port led[14] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_1 has port led[13] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_1 has port led[12] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_1 has port led[11] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_1 has port led[10] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_1 has port led[9] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_1 has port led[8] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_1 has port led[7] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_1 has port led[6] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_1 has port led[5] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1208.520 ; gain = 594.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:01:02 . Memory (MB): peak = 1369.059 ; gain = 755.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:02 . Memory (MB): peak = 1369.059 ; gain = 755.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:01:02 . Memory (MB): peak = 1378.629 ; gain = 764.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:01:18 . Memory (MB): peak = 1595.520 ; gain = 981.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:01:18 . Memory (MB): peak = 1595.520 ; gain = 981.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:01:18 . Memory (MB): peak = 1595.520 ; gain = 981.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:01:18 . Memory (MB): peak = 1595.520 ; gain = 981.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:01:18 . Memory (MB): peak = 1595.520 ; gain = 981.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:01:18 . Memory (MB): peak = 1595.520 ; gain = 981.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     5|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:01:18 . Memory (MB): peak = 1595.520 ; gain = 981.719
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:01:17 . Memory (MB): peak = 1595.520 ; gain = 973.293
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:19 . Memory (MB): peak = 1595.520 ; gain = 981.719
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1595.805 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1596.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e6556bab
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:31 . Memory (MB): peak = 1596.785 ; gain = 1212.402
INFO: [Common 17-1381] The checkpoint 'D:/30726/Desktop/lesson/computer_compose/project/experiment_6/project_1/project_1.runs/design_1_adpt_out_0_1_synth_1/design_1_adpt_out_0_1.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_adpt_out_0_1_utilization_synth.rpt -pb design_1_adpt_out_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  1 15:35:17 2025...
