|top
clk => clk.IN29
adc_clk => adc_clk.IN1
rst => rst.IN29
activate => activate.IN1
time_limit_1 => time_limit_1.IN1
time_limit_0 => time_limit_0.IN1
chance_limit_1 => chance_limit_1.IN1
chance_limit_0 => chance_limit_0.IN1
pwd_btn_up_0 => pwd_btn_up_0.IN1
pwd_btn_down_0 => pwd_btn_down_0.IN1
pwd_btn_up_1 => pwd_btn_up_1.IN1
pwd_btn_down_1 => pwd_btn_down_1.IN1
pwd_btn_up_2 => pwd_btn_up_2.IN1
pwd_btn_down_2 => pwd_btn_down_2.IN1
pwd_btn_up_3 => pwd_btn_up_3.IN1
pwd_btn_down_3 => pwd_btn_down_3.IN1
pwd_btn_up_4 => pwd_btn_up_4.IN1
pwd_btn_down_4 => pwd_btn_down_4.IN1
pwd_btn_submit => pwd_btn_submit.IN1
mem_btn_1 => mem_btn_1.IN1
mem_btn_2 => mem_btn_2.IN1
mem_btn_3 => mem_btn_3.IN1
mem_btn_4 => mem_btn_4.IN1
T_HEX0[0] << Seven_Display_on_Board:u_sevenseg.HEX_0
T_HEX0[1] << Seven_Display_on_Board:u_sevenseg.HEX_0
T_HEX0[2] << Seven_Display_on_Board:u_sevenseg.HEX_0
T_HEX0[3] << Seven_Display_on_Board:u_sevenseg.HEX_0
T_HEX0[4] << Seven_Display_on_Board:u_sevenseg.HEX_0
T_HEX0[5] << Seven_Display_on_Board:u_sevenseg.HEX_0
T_HEX0[6] << Seven_Display_on_Board:u_sevenseg.HEX_0
T_HEX1[0] << Seven_Display_on_Board:u_sevenseg.HEX_1
T_HEX1[1] << Seven_Display_on_Board:u_sevenseg.HEX_1
T_HEX1[2] << Seven_Display_on_Board:u_sevenseg.HEX_1
T_HEX1[3] << Seven_Display_on_Board:u_sevenseg.HEX_1
T_HEX1[4] << Seven_Display_on_Board:u_sevenseg.HEX_1
T_HEX1[5] << Seven_Display_on_Board:u_sevenseg.HEX_1
T_HEX1[6] << Seven_Display_on_Board:u_sevenseg.HEX_1
T_HEX2[0] << Seven_Display_on_Board:u_sevenseg.HEX_2
T_HEX2[1] << Seven_Display_on_Board:u_sevenseg.HEX_2
T_HEX2[2] << Seven_Display_on_Board:u_sevenseg.HEX_2
T_HEX2[3] << Seven_Display_on_Board:u_sevenseg.HEX_2
T_HEX2[4] << Seven_Display_on_Board:u_sevenseg.HEX_2
T_HEX2[5] << Seven_Display_on_Board:u_sevenseg.HEX_2
T_HEX2[6] << Seven_Display_on_Board:u_sevenseg.HEX_2
T_HEX3[0] << Seven_Display_on_Board:u_sevenseg.HEX_3
T_HEX3[1] << Seven_Display_on_Board:u_sevenseg.HEX_3
T_HEX3[2] << Seven_Display_on_Board:u_sevenseg.HEX_3
T_HEX3[3] << Seven_Display_on_Board:u_sevenseg.HEX_3
T_HEX3[4] << Seven_Display_on_Board:u_sevenseg.HEX_3
T_HEX3[5] << Seven_Display_on_Board:u_sevenseg.HEX_3
T_HEX3[6] << Seven_Display_on_Board:u_sevenseg.HEX_3
T_HEX4[0] << Seven_Display_on_Board:u_sevenseg.HEX_4
T_HEX4[1] << Seven_Display_on_Board:u_sevenseg.HEX_4
T_HEX4[2] << Seven_Display_on_Board:u_sevenseg.HEX_4
T_HEX4[3] << Seven_Display_on_Board:u_sevenseg.HEX_4
T_HEX4[4] << Seven_Display_on_Board:u_sevenseg.HEX_4
T_HEX4[5] << Seven_Display_on_Board:u_sevenseg.HEX_4
T_HEX4[6] << Seven_Display_on_Board:u_sevenseg.HEX_4
T_HEX5[0] << Seven_Display_on_Board:u_sevenseg.HEX_5
T_HEX5[1] << Seven_Display_on_Board:u_sevenseg.HEX_5
T_HEX5[2] << Seven_Display_on_Board:u_sevenseg.HEX_5
T_HEX5[3] << Seven_Display_on_Board:u_sevenseg.HEX_5
T_HEX5[4] << Seven_Display_on_Board:u_sevenseg.HEX_5
T_HEX5[5] << Seven_Display_on_Board:u_sevenseg.HEX_5
T_HEX5[6] << Seven_Display_on_Board:u_sevenseg.HEX_5
T_DP[0] << Seven_Display_on_Board:u_sevenseg.DP
T_DP[1] << Seven_Display_on_Board:u_sevenseg.DP
T_DP[2] << Seven_Display_on_Board:u_sevenseg.DP
T_DP[3] << Seven_Display_on_Board:u_sevenseg.DP
T_DP[4] << Seven_Display_on_Board:u_sevenseg.DP
T_DP[5] << Seven_Display_on_Board:u_sevenseg.DP
tm1367_clk << Memorys:memorys_u.tm_clk
tm1367_dio <> Memorys:memorys_u.tm_dio
mem_seven_digit[0] << Memorys:memorys_u.seven_digit
mem_seven_digit[1] << Memorys:memorys_u.seven_digit
mem_seven_digit[2] << Memorys:memorys_u.seven_digit
mem_seven_digit[3] << Memorys:memorys_u.seven_digit
mem_seven_digit[4] << Memorys:memorys_u.seven_digit
mem_seven_digit[5] << Memorys:memorys_u.seven_digit
mem_seven_digit[6] << Memorys:memorys_u.seven_digit
mem_seven_digit[7] << Memorys:memorys_u.seven_digit
lcd_1602a_rs_w << LCD1602A:u_lcd_1602a.lcd_rs
lcd_1602a_en_w << LCD1602A:u_lcd_1602a.lcd_en
lcd_1602a_data_w[0] << LCD1602A:u_lcd_1602a.lcd_data
lcd_1602a_data_w[1] << LCD1602A:u_lcd_1602a.lcd_data
lcd_1602a_data_w[2] << LCD1602A:u_lcd_1602a.lcd_data
lcd_1602a_data_w[3] << LCD1602A:u_lcd_1602a.lcd_data
lcd_2004a_rs_w << LCD2004A:u_lcd.lcd_rs
lcd_2004a_en_w << LCD2004A:u_lcd.lcd_en
lcd_2004a_data_w[0] << LCD2004A:u_lcd.lcd_data
lcd_2004a_data_w[1] << LCD2004A:u_lcd.lcd_data
lcd_2004a_data_w[2] << LCD2004A:u_lcd.lcd_data
lcd_2004a_data_w[3] << LCD2004A:u_lcd.lcd_data
maze_dout << Mazes:u_maze.dout
btn1 << Mazes:u_maze.btn1
btn2 << Mazes:u_maze.btn2
btn3 << Mazes:u_maze.btn3
btn4 << Mazes:u_maze.btn4
buzzer_out << buzzer:bebe_u.bebe_o
wires_num[0] => wires_num[0].IN1
wires_num[1] => wires_num[1].IN1
wires_num[2] => wires_num[2].IN1
wires_num[3] => wires_num[3].IN1
wires_num[4] => wires_num[4].IN1
wires_num[5] => wires_num[5].IN1
mem_finished_LED << mem_solved.DB_MAX_OUTPUT_PORT_TYPE
wires_finished_LED << wires_solved.DB_MAX_OUTPUT_PORT_TYPE
morse_finished_LED << mos_solved.DB_MAX_OUTPUT_PORT_TYPE
pwd_finished_LED << pwd_solved.DB_MAX_OUTPUT_PORT_TYPE
maze_finished_LED << maze_solved.DB_MAX_OUTPUT_PORT_TYPE


|top|FSM:FSM
rst => current_state[0]~reg0.ACLR
rst => current_state[1]~reg0.ACLR
rst => current_state[2]~reg0.ACLR
clk => current_state[0]~reg0.CLK
clk => current_state[1]~reg0.CLK
clk => current_state[2]~reg0.CLK
activate => Mux2.IN0
LCD_activated => comb.IN0
Wires_activated => comb.IN1
Memorys_activated => comb.IN1
Passwords_activated => comb.IN1
Mos_code_activated => ~NO_FANOUT~
Maze_activated => all_module_activated.IN1
explode => next_state.OUTPUTSELECT
explode => next_state.OUTPUTSELECT
explode => next_state.OUTPUTSELECT
all_solved => next_state.DATAA
all_solved => next_state.DATAA
all_solved => next_state.DATAA
current_state[0] <= current_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_state[1] <= current_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_state[2] <= current_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|Center_Timmer:Center_Timmer_u
rst => time_left_minute_ones[0]~reg0.ACLR
rst => time_left_minute_ones[1]~reg0.ACLR
rst => time_left_minute_ones[2]~reg0.ACLR
rst => time_left_minute_ones[3]~reg0.ACLR
rst => time_left_minute_tens[0]~reg0.ACLR
rst => time_left_minute_tens[1]~reg0.ACLR
rst => time_left_minute_tens[2]~reg0.ACLR
rst => time_left_minute_tens[3]~reg0.ACLR
rst => time_left_sec_ones[0]~reg0.ACLR
rst => time_left_sec_ones[1]~reg0.ACLR
rst => time_left_sec_ones[2]~reg0.ACLR
rst => time_left_sec_ones[3]~reg0.ACLR
rst => time_left_sec_tens[0]~reg0.ACLR
rst => time_left_sec_tens[1]~reg0.ACLR
rst => time_left_sec_tens[2]~reg0.ACLR
rst => time_left_sec_tens[3]~reg0.ACLR
rst => time_left_micro_sec_ones[0]~reg0.ACLR
rst => time_left_micro_sec_ones[1]~reg0.ACLR
rst => time_left_micro_sec_ones[2]~reg0.ACLR
rst => time_left_micro_sec_ones[3]~reg0.ACLR
rst => time_left_micro_sec_tens[0]~reg0.ACLR
rst => time_left_micro_sec_tens[1]~reg0.ACLR
rst => time_left_micro_sec_tens[2]~reg0.ACLR
rst => time_left_micro_sec_tens[3]~reg0.ACLR
clk => time_left_minute_ones[0]~reg0.CLK
clk => time_left_minute_ones[1]~reg0.CLK
clk => time_left_minute_ones[2]~reg0.CLK
clk => time_left_minute_ones[3]~reg0.CLK
clk => time_left_minute_tens[0]~reg0.CLK
clk => time_left_minute_tens[1]~reg0.CLK
clk => time_left_minute_tens[2]~reg0.CLK
clk => time_left_minute_tens[3]~reg0.CLK
clk => time_left_sec_ones[0]~reg0.CLK
clk => time_left_sec_ones[1]~reg0.CLK
clk => time_left_sec_ones[2]~reg0.CLK
clk => time_left_sec_ones[3]~reg0.CLK
clk => time_left_sec_tens[0]~reg0.CLK
clk => time_left_sec_tens[1]~reg0.CLK
clk => time_left_sec_tens[2]~reg0.CLK
clk => time_left_sec_tens[3]~reg0.CLK
clk => time_left_micro_sec_ones[0]~reg0.CLK
clk => time_left_micro_sec_ones[1]~reg0.CLK
clk => time_left_micro_sec_ones[2]~reg0.CLK
clk => time_left_micro_sec_ones[3]~reg0.CLK
clk => time_left_micro_sec_tens[0]~reg0.CLK
clk => time_left_micro_sec_tens[1]~reg0.CLK
clk => time_left_micro_sec_tens[2]~reg0.CLK
clk => time_left_micro_sec_tens[3]~reg0.CLK
tick_10ms => time_left_micro_sec_tens.OUTPUTSELECT
tick_10ms => time_left_micro_sec_tens.OUTPUTSELECT
tick_10ms => time_left_micro_sec_tens.OUTPUTSELECT
tick_10ms => time_left_micro_sec_tens.OUTPUTSELECT
tick_10ms => time_left_micro_sec_ones.OUTPUTSELECT
tick_10ms => time_left_micro_sec_ones.OUTPUTSELECT
tick_10ms => time_left_micro_sec_ones.OUTPUTSELECT
tick_10ms => time_left_micro_sec_ones.OUTPUTSELECT
tick_10ms => time_left_sec_tens.OUTPUTSELECT
tick_10ms => time_left_sec_tens.OUTPUTSELECT
tick_10ms => time_left_sec_tens.OUTPUTSELECT
tick_10ms => time_left_sec_tens.OUTPUTSELECT
tick_10ms => time_left_sec_ones.OUTPUTSELECT
tick_10ms => time_left_sec_ones.OUTPUTSELECT
tick_10ms => time_left_sec_ones.OUTPUTSELECT
tick_10ms => time_left_sec_ones.OUTPUTSELECT
tick_10ms => time_left_minute_tens.OUTPUTSELECT
tick_10ms => time_left_minute_tens.OUTPUTSELECT
tick_10ms => time_left_minute_tens.OUTPUTSELECT
tick_10ms => time_left_minute_tens.OUTPUTSELECT
tick_10ms => time_left_minute_ones.OUTPUTSELECT
tick_10ms => time_left_minute_ones.OUTPUTSELECT
tick_10ms => time_left_minute_ones.OUTPUTSELECT
tick_10ms => time_left_minute_ones.OUTPUTSELECT
current_state[0] => Mux0.IN4
current_state[0] => Mux1.IN4
current_state[0] => Mux2.IN4
current_state[0] => Mux3.IN4
current_state[0] => Mux4.IN4
current_state[0] => Mux5.IN4
current_state[0] => Mux6.IN4
current_state[0] => Mux7.IN4
current_state[0] => Mux8.IN4
current_state[0] => Mux9.IN4
current_state[0] => Mux10.IN4
current_state[0] => Mux11.IN4
current_state[0] => Mux12.IN4
current_state[0] => Mux13.IN4
current_state[0] => Mux14.IN4
current_state[0] => Mux15.IN4
current_state[0] => Mux16.IN4
current_state[0] => Mux17.IN4
current_state[0] => Mux18.IN4
current_state[0] => Mux19.IN4
current_state[0] => Mux20.IN4
current_state[0] => Mux21.IN4
current_state[0] => Mux22.IN4
current_state[0] => Mux23.IN3
current_state[1] => Mux0.IN3
current_state[1] => Mux1.IN3
current_state[1] => Mux2.IN3
current_state[1] => Mux3.IN3
current_state[1] => Mux4.IN3
current_state[1] => Mux5.IN3
current_state[1] => Mux6.IN3
current_state[1] => Mux7.IN3
current_state[1] => Mux8.IN3
current_state[1] => Mux9.IN3
current_state[1] => Mux10.IN3
current_state[1] => Mux11.IN3
current_state[1] => Mux12.IN3
current_state[1] => Mux13.IN3
current_state[1] => Mux14.IN3
current_state[1] => Mux15.IN3
current_state[1] => Mux16.IN3
current_state[1] => Mux17.IN3
current_state[1] => Mux18.IN3
current_state[1] => Mux19.IN3
current_state[1] => Mux20.IN3
current_state[1] => Mux21.IN3
current_state[1] => Mux22.IN3
current_state[1] => Mux23.IN2
current_state[2] => Mux0.IN2
current_state[2] => Mux1.IN2
current_state[2] => Mux2.IN2
current_state[2] => Mux3.IN2
current_state[2] => Mux4.IN2
current_state[2] => Mux5.IN2
current_state[2] => Mux6.IN2
current_state[2] => Mux7.IN2
current_state[2] => Mux8.IN2
current_state[2] => Mux9.IN2
current_state[2] => Mux10.IN2
current_state[2] => Mux11.IN2
current_state[2] => Mux12.IN2
current_state[2] => Mux13.IN2
current_state[2] => Mux14.IN2
current_state[2] => Mux15.IN2
current_state[2] => Mux16.IN2
current_state[2] => Mux17.IN2
current_state[2] => Mux18.IN2
current_state[2] => Mux19.IN2
current_state[2] => Mux20.IN2
current_state[2] => Mux21.IN2
current_state[2] => Mux22.IN2
current_state[2] => Mux23.IN1
time_limit_0 => Decoder0.IN0
time_limit_1 => Decoder0.IN1
time_left_minute_tens[0] <= time_left_minute_tens[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_left_minute_tens[1] <= time_left_minute_tens[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_left_minute_tens[2] <= time_left_minute_tens[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_left_minute_tens[3] <= time_left_minute_tens[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_left_minute_ones[0] <= time_left_minute_ones[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_left_minute_ones[1] <= time_left_minute_ones[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_left_minute_ones[2] <= time_left_minute_ones[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_left_minute_ones[3] <= time_left_minute_ones[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_left_sec_tens[0] <= time_left_sec_tens[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_left_sec_tens[1] <= time_left_sec_tens[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_left_sec_tens[2] <= time_left_sec_tens[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_left_sec_tens[3] <= time_left_sec_tens[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_left_sec_ones[0] <= time_left_sec_ones[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_left_sec_ones[1] <= time_left_sec_ones[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_left_sec_ones[2] <= time_left_sec_ones[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_left_sec_ones[3] <= time_left_sec_ones[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_left_micro_sec_tens[0] <= time_left_micro_sec_tens[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_left_micro_sec_tens[1] <= time_left_micro_sec_tens[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_left_micro_sec_tens[2] <= time_left_micro_sec_tens[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_left_micro_sec_tens[3] <= time_left_micro_sec_tens[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_left_micro_sec_ones[0] <= time_left_micro_sec_ones[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_left_micro_sec_ones[1] <= time_left_micro_sec_ones[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_left_micro_sec_ones[2] <= time_left_micro_sec_ones[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_left_micro_sec_ones[3] <= time_left_micro_sec_ones[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
one_min_left <= comb.DB_MAX_OUTPUT_PORT_TYPE
ten_sec_left <= ten_sec_left.DB_MAX_OUTPUT_PORT_TYPE
time_out <= time_out.DB_MAX_OUTPUT_PORT_TYPE


|top|Seven_Display_on_Board:u_sevenseg
time_left_minute_tens[0] => Decoder5.IN3
time_left_minute_tens[1] => Decoder5.IN2
time_left_minute_tens[2] => Decoder5.IN1
time_left_minute_tens[3] => Decoder5.IN0
time_left_minute_ones[0] => Decoder4.IN3
time_left_minute_ones[1] => Decoder4.IN2
time_left_minute_ones[2] => Decoder4.IN1
time_left_minute_ones[3] => Decoder4.IN0
time_left_sec_tens[0] => Decoder3.IN3
time_left_sec_tens[1] => Decoder3.IN2
time_left_sec_tens[2] => Decoder3.IN1
time_left_sec_tens[3] => Decoder3.IN0
time_left_sec_ones[0] => Decoder2.IN3
time_left_sec_ones[1] => Decoder2.IN2
time_left_sec_ones[2] => Decoder2.IN1
time_left_sec_ones[3] => Decoder2.IN0
time_left_micro_sec_tens[0] => Decoder1.IN3
time_left_micro_sec_tens[1] => Decoder1.IN2
time_left_micro_sec_tens[2] => Decoder1.IN1
time_left_micro_sec_tens[3] => Decoder1.IN0
time_left_micro_sec_ones[0] => Decoder0.IN3
time_left_micro_sec_ones[1] => Decoder0.IN2
time_left_micro_sec_ones[2] => Decoder0.IN1
time_left_micro_sec_ones[3] => Decoder0.IN0
HEX_0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
HEX_0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
HEX_0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
HEX_0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
HEX_0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
HEX_0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
HEX_0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
HEX_1[0] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
HEX_1[1] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
HEX_1[2] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
HEX_1[3] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
HEX_1[4] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
HEX_1[5] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
HEX_1[6] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
HEX_2[0] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
HEX_2[1] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
HEX_2[2] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
HEX_2[3] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
HEX_2[4] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
HEX_2[5] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
HEX_2[6] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
HEX_3[0] <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
HEX_3[1] <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
HEX_3[2] <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
HEX_3[3] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
HEX_3[4] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
HEX_3[5] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
HEX_3[6] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
HEX_4[0] <= WideOr34.DB_MAX_OUTPUT_PORT_TYPE
HEX_4[1] <= WideOr33.DB_MAX_OUTPUT_PORT_TYPE
HEX_4[2] <= WideOr32.DB_MAX_OUTPUT_PORT_TYPE
HEX_4[3] <= WideOr31.DB_MAX_OUTPUT_PORT_TYPE
HEX_4[4] <= WideOr30.DB_MAX_OUTPUT_PORT_TYPE
HEX_4[5] <= WideOr29.DB_MAX_OUTPUT_PORT_TYPE
HEX_4[6] <= WideOr28.DB_MAX_OUTPUT_PORT_TYPE
HEX_5[0] <= WideOr41.DB_MAX_OUTPUT_PORT_TYPE
HEX_5[1] <= WideOr40.DB_MAX_OUTPUT_PORT_TYPE
HEX_5[2] <= WideOr39.DB_MAX_OUTPUT_PORT_TYPE
HEX_5[3] <= WideOr38.DB_MAX_OUTPUT_PORT_TYPE
HEX_5[4] <= WideOr37.DB_MAX_OUTPUT_PORT_TYPE
HEX_5[5] <= WideOr36.DB_MAX_OUTPUT_PORT_TYPE
HEX_5[6] <= WideOr35.DB_MAX_OUTPUT_PORT_TYPE
DP[0] <= <VCC>
DP[1] <= <VCC>
DP[2] <= <GND>
DP[3] <= <VCC>
DP[4] <= <GND>
DP[5] <= <VCC>


|top|tick_generator:tick_gen_u
clk => tick_1us~reg0.CLK
clk => us_div_cnt[0].CLK
clk => us_div_cnt[1].CLK
clk => us_div_cnt[2].CLK
clk => us_div_cnt[3].CLK
clk => us_div_cnt[4].CLK
clk => us_div_cnt[5].CLK
clk => tick_10ms~reg0.CLK
clk => clk_counter[0].CLK
clk => clk_counter[1].CLK
clk => clk_counter[2].CLK
clk => clk_counter[3].CLK
clk => clk_counter[4].CLK
clk => clk_counter[5].CLK
clk => clk_counter[6].CLK
clk => clk_counter[7].CLK
clk => clk_counter[8].CLK
clk => clk_counter[9].CLK
clk => clk_counter[10].CLK
clk => clk_counter[11].CLK
clk => clk_counter[12].CLK
clk => clk_counter[13].CLK
clk => clk_counter[14].CLK
clk => clk_counter[15].CLK
clk => clk_counter[16].CLK
clk => clk_counter[17].CLK
clk => clk_counter[18].CLK
clk => tick_1sec~reg0.CLK
clk => sec_cnt[0].CLK
clk => sec_cnt[1].CLK
clk => sec_cnt[2].CLK
clk => sec_cnt[3].CLK
clk => sec_cnt[4].CLK
clk => sec_cnt[5].CLK
clk => sec_cnt[6].CLK
clk => sec_cnt[7].CLK
clk => sec_cnt[8].CLK
clk => sec_cnt[9].CLK
clk => sec_cnt[10].CLK
clk => sec_cnt[11].CLK
clk => sec_cnt[12].CLK
clk => sec_cnt[13].CLK
clk => sec_cnt[14].CLK
clk => sec_cnt[15].CLK
clk => sec_cnt[16].CLK
clk => sec_cnt[17].CLK
clk => sec_cnt[18].CLK
clk => sec_cnt[19].CLK
rst => tick_1sec~reg0.ACLR
rst => sec_cnt[0].ACLR
rst => sec_cnt[1].ACLR
rst => sec_cnt[2].ACLR
rst => sec_cnt[3].ACLR
rst => sec_cnt[4].ACLR
rst => sec_cnt[5].ACLR
rst => sec_cnt[6].ACLR
rst => sec_cnt[7].ACLR
rst => sec_cnt[8].ACLR
rst => sec_cnt[9].ACLR
rst => sec_cnt[10].ACLR
rst => sec_cnt[11].ACLR
rst => sec_cnt[12].ACLR
rst => sec_cnt[13].ACLR
rst => sec_cnt[14].ACLR
rst => sec_cnt[15].ACLR
rst => sec_cnt[16].ACLR
rst => sec_cnt[17].ACLR
rst => sec_cnt[18].ACLR
rst => sec_cnt[19].ACLR
rst => tick_1us~reg0.ACLR
rst => us_div_cnt[0].ACLR
rst => us_div_cnt[1].ACLR
rst => us_div_cnt[2].ACLR
rst => us_div_cnt[3].ACLR
rst => us_div_cnt[4].ACLR
rst => us_div_cnt[5].ACLR
rst => tick_10ms~reg0.ACLR
rst => clk_counter[0].ACLR
rst => clk_counter[1].ACLR
rst => clk_counter[2].ACLR
rst => clk_counter[3].ACLR
rst => clk_counter[4].ACLR
rst => clk_counter[5].ACLR
rst => clk_counter[6].ACLR
rst => clk_counter[7].ACLR
rst => clk_counter[8].ACLR
rst => clk_counter[9].ACLR
rst => clk_counter[10].ACLR
rst => clk_counter[11].ACLR
rst => clk_counter[12].ACLR
rst => clk_counter[13].ACLR
rst => clk_counter[14].ACLR
rst => clk_counter[15].ACLR
rst => clk_counter[16].ACLR
rst => clk_counter[17].ACLR
rst => clk_counter[18].ACLR
tick_1us <= tick_1us~reg0.DB_MAX_OUTPUT_PORT_TYPE
tick_10ms <= tick_10ms~reg0.DB_MAX_OUTPUT_PORT_TYPE
tick_1sec <= tick_1sec~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|free_counter:fc_1
rst => free_cnt[0]~reg0.ACLR
rst => free_cnt[1]~reg0.ACLR
rst => free_cnt[2]~reg0.ACLR
rst => free_cnt[3]~reg0.ACLR
rst => free_cnt[4]~reg0.ACLR
rst => free_cnt[5]~reg0.ACLR
rst => free_cnt[6]~reg0.ACLR
rst => free_cnt[7]~reg0.ACLR
rst => free_cnt[8]~reg0.ACLR
rst => free_cnt[9]~reg0.ACLR
rst => free_cnt[10]~reg0.ACLR
rst => free_cnt[11]~reg0.ACLR
rst => free_cnt[12]~reg0.ACLR
rst => free_cnt[13]~reg0.ACLR
rst => free_cnt[14]~reg0.ACLR
rst => free_cnt[15]~reg0.ACLR
rst => free_cnt[16]~reg0.ACLR
rst => free_cnt[17]~reg0.ACLR
rst => free_cnt[18]~reg0.ACLR
rst => free_cnt[19]~reg0.ACLR
rst => free_cnt[20]~reg0.ACLR
rst => free_cnt[21]~reg0.ACLR
rst => free_cnt[22]~reg0.ACLR
rst => free_cnt[23]~reg0.ACLR
rst => free_cnt[24]~reg0.ACLR
rst => free_cnt[25]~reg0.ACLR
rst => free_cnt[26]~reg0.ACLR
rst => free_cnt[27]~reg0.ACLR
rst => free_cnt[28]~reg0.ACLR
rst => free_cnt[29]~reg0.ACLR
rst => free_cnt[30]~reg0.ACLR
rst => free_cnt[31]~reg0.ACLR
clk => free_cnt[0]~reg0.CLK
clk => free_cnt[1]~reg0.CLK
clk => free_cnt[2]~reg0.CLK
clk => free_cnt[3]~reg0.CLK
clk => free_cnt[4]~reg0.CLK
clk => free_cnt[5]~reg0.CLK
clk => free_cnt[6]~reg0.CLK
clk => free_cnt[7]~reg0.CLK
clk => free_cnt[8]~reg0.CLK
clk => free_cnt[9]~reg0.CLK
clk => free_cnt[10]~reg0.CLK
clk => free_cnt[11]~reg0.CLK
clk => free_cnt[12]~reg0.CLK
clk => free_cnt[13]~reg0.CLK
clk => free_cnt[14]~reg0.CLK
clk => free_cnt[15]~reg0.CLK
clk => free_cnt[16]~reg0.CLK
clk => free_cnt[17]~reg0.CLK
clk => free_cnt[18]~reg0.CLK
clk => free_cnt[19]~reg0.CLK
clk => free_cnt[20]~reg0.CLK
clk => free_cnt[21]~reg0.CLK
clk => free_cnt[22]~reg0.CLK
clk => free_cnt[23]~reg0.CLK
clk => free_cnt[24]~reg0.CLK
clk => free_cnt[25]~reg0.CLK
clk => free_cnt[26]~reg0.CLK
clk => free_cnt[27]~reg0.CLK
clk => free_cnt[28]~reg0.CLK
clk => free_cnt[29]~reg0.CLK
clk => free_cnt[30]~reg0.CLK
clk => free_cnt[31]~reg0.CLK
free_cnt[0] <= free_cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
free_cnt[1] <= free_cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
free_cnt[2] <= free_cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
free_cnt[3] <= free_cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
free_cnt[4] <= free_cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
free_cnt[5] <= free_cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
free_cnt[6] <= free_cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
free_cnt[7] <= free_cnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
free_cnt[8] <= free_cnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
free_cnt[9] <= free_cnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
free_cnt[10] <= free_cnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
free_cnt[11] <= free_cnt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
free_cnt[12] <= free_cnt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
free_cnt[13] <= free_cnt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
free_cnt[14] <= free_cnt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
free_cnt[15] <= free_cnt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
free_cnt[16] <= free_cnt[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
free_cnt[17] <= free_cnt[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
free_cnt[18] <= free_cnt[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
free_cnt[19] <= free_cnt[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
free_cnt[20] <= free_cnt[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
free_cnt[21] <= free_cnt[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
free_cnt[22] <= free_cnt[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
free_cnt[23] <= free_cnt[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
free_cnt[24] <= free_cnt[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
free_cnt[25] <= free_cnt[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
free_cnt[26] <= free_cnt[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
free_cnt[27] <= free_cnt[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
free_cnt[28] <= free_cnt[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
free_cnt[29] <= free_cnt[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
free_cnt[30] <= free_cnt[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
free_cnt[31] <= free_cnt[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|random_number:u_rng
clk => rnd[0]~reg0.CLK
clk => rnd[1]~reg0.CLK
clk => rnd[2]~reg0.CLK
clk => rnd[3]~reg0.CLK
clk => rnd[4]~reg0.CLK
clk => rnd[5]~reg0.CLK
clk => rnd[6]~reg0.CLK
clk => rnd[7]~reg0.CLK
clk => rnd[8]~reg0.CLK
clk => rnd[9]~reg0.CLK
clk => rnd[10]~reg0.CLK
clk => rnd[11]~reg0.CLK
clk => rnd[12]~reg0.CLK
clk => rnd[13]~reg0.CLK
clk => rnd[14]~reg0.CLK
clk => rnd[15]~reg0.CLK
clk => rnd[16]~reg0.CLK
clk => rnd[17]~reg0.CLK
clk => rnd[18]~reg0.CLK
clk => rnd[19]~reg0.CLK
clk => rnd[20]~reg0.CLK
clk => rnd[21]~reg0.CLK
clk => rnd[22]~reg0.CLK
clk => rnd[23]~reg0.CLK
clk => rnd[24]~reg0.CLK
clk => rnd[25]~reg0.CLK
clk => rnd[26]~reg0.CLK
clk => rnd[27]~reg0.CLK
clk => rnd[28]~reg0.CLK
clk => rnd[29]~reg0.CLK
clk => rnd[30]~reg0.CLK
clk => rnd[31]~reg0.CLK
rst => rnd[0]~reg0.PRESET
rst => rnd[1]~reg0.ACLR
rst => rnd[2]~reg0.ACLR
rst => rnd[3]~reg0.ACLR
rst => rnd[4]~reg0.ACLR
rst => rnd[5]~reg0.ACLR
rst => rnd[6]~reg0.ACLR
rst => rnd[7]~reg0.ACLR
rst => rnd[8]~reg0.ACLR
rst => rnd[9]~reg0.ACLR
rst => rnd[10]~reg0.ACLR
rst => rnd[11]~reg0.ACLR
rst => rnd[12]~reg0.ACLR
rst => rnd[13]~reg0.ACLR
rst => rnd[14]~reg0.ACLR
rst => rnd[15]~reg0.ACLR
rst => rnd[16]~reg0.ACLR
rst => rnd[17]~reg0.ACLR
rst => rnd[18]~reg0.ACLR
rst => rnd[19]~reg0.ACLR
rst => rnd[20]~reg0.ACLR
rst => rnd[21]~reg0.ACLR
rst => rnd[22]~reg0.ACLR
rst => rnd[23]~reg0.ACLR
rst => rnd[24]~reg0.ACLR
rst => rnd[25]~reg0.ACLR
rst => rnd[26]~reg0.ACLR
rst => rnd[27]~reg0.ACLR
rst => rnd[28]~reg0.ACLR
rst => rnd[29]~reg0.ACLR
rst => rnd[30]~reg0.ACLR
rst => rnd[31]~reg0.ACLR
current_state[0] => Equal0.IN2
current_state[1] => Equal0.IN1
current_state[2] => Equal0.IN0
free_cnt[0] => rnd.DATAA
free_cnt[0] => Equal1.IN31
free_cnt[1] => rnd.DATAA
free_cnt[1] => Equal1.IN30
free_cnt[2] => rnd.DATAA
free_cnt[2] => Equal1.IN29
free_cnt[3] => rnd.DATAA
free_cnt[3] => Equal1.IN28
free_cnt[4] => rnd.DATAA
free_cnt[4] => Equal1.IN27
free_cnt[5] => rnd.DATAA
free_cnt[5] => Equal1.IN26
free_cnt[6] => rnd.DATAA
free_cnt[6] => Equal1.IN25
free_cnt[7] => rnd.DATAA
free_cnt[7] => Equal1.IN24
free_cnt[8] => rnd.DATAA
free_cnt[8] => Equal1.IN23
free_cnt[9] => rnd.DATAA
free_cnt[9] => Equal1.IN22
free_cnt[10] => rnd.DATAA
free_cnt[10] => Equal1.IN21
free_cnt[11] => rnd.DATAA
free_cnt[11] => Equal1.IN20
free_cnt[12] => rnd.DATAA
free_cnt[12] => Equal1.IN19
free_cnt[13] => rnd.DATAA
free_cnt[13] => Equal1.IN18
free_cnt[14] => rnd.DATAA
free_cnt[14] => Equal1.IN17
free_cnt[15] => rnd.DATAA
free_cnt[15] => Equal1.IN16
free_cnt[16] => rnd.DATAA
free_cnt[16] => Equal1.IN15
free_cnt[17] => rnd.DATAA
free_cnt[17] => Equal1.IN14
free_cnt[18] => rnd.DATAA
free_cnt[18] => Equal1.IN13
free_cnt[19] => rnd.DATAA
free_cnt[19] => Equal1.IN12
free_cnt[20] => rnd.DATAA
free_cnt[20] => Equal1.IN11
free_cnt[21] => rnd.DATAA
free_cnt[21] => Equal1.IN10
free_cnt[22] => rnd.DATAA
free_cnt[22] => Equal1.IN9
free_cnt[23] => rnd.DATAA
free_cnt[23] => Equal1.IN8
free_cnt[24] => rnd.DATAA
free_cnt[24] => Equal1.IN7
free_cnt[25] => rnd.DATAA
free_cnt[25] => Equal1.IN6
free_cnt[26] => rnd.DATAA
free_cnt[26] => Equal1.IN5
free_cnt[27] => rnd.DATAA
free_cnt[27] => Equal1.IN4
free_cnt[28] => rnd.DATAA
free_cnt[28] => Equal1.IN3
free_cnt[29] => rnd.DATAA
free_cnt[29] => Equal1.IN2
free_cnt[30] => rnd.DATAA
free_cnt[30] => Equal1.IN1
free_cnt[31] => rnd.DATAA
free_cnt[31] => Equal1.IN0
rnd[0] <= rnd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rnd[1] <= rnd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rnd[2] <= rnd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rnd[3] <= rnd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rnd[4] <= rnd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rnd[5] <= rnd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rnd[6] <= rnd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rnd[7] <= rnd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rnd[8] <= rnd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rnd[9] <= rnd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rnd[10] <= rnd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rnd[11] <= rnd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rnd[12] <= rnd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rnd[13] <= rnd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rnd[14] <= rnd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rnd[15] <= rnd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rnd[16] <= rnd[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rnd[17] <= rnd[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rnd[18] <= rnd[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rnd[19] <= rnd[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rnd[20] <= rnd[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rnd[21] <= rnd[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rnd[22] <= rnd[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rnd[23] <= rnd[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rnd[24] <= rnd[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rnd[25] <= rnd[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rnd[26] <= rnd[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rnd[27] <= rnd[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rnd[28] <= rnd[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rnd[29] <= rnd[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rnd[30] <= rnd[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rnd[31] <= rnd[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|Random_Serial_Number:u_serial
clk => last_pos_odd~reg0.CLK
clk => serial_number[0]~reg0.CLK
clk => serial_number[1]~reg0.CLK
clk => serial_number[2]~reg0.CLK
clk => serial_number[3]~reg0.CLK
clk => serial_number[4]~reg0.CLK
clk => serial_number[5]~reg0.CLK
clk => serial_number[6]~reg0.CLK
clk => serial_number[7]~reg0.CLK
clk => serial_number[8]~reg0.CLK
clk => serial_number[9]~reg0.CLK
clk => serial_number[10]~reg0.CLK
clk => serial_number[11]~reg0.CLK
clk => serial_number[12]~reg0.CLK
clk => serial_number[13]~reg0.CLK
clk => serial_number[14]~reg0.CLK
clk => serial_number[15]~reg0.CLK
clk => serial_number[16]~reg0.CLK
clk => serial_number[17]~reg0.CLK
clk => serial_number[18]~reg0.CLK
clk => serial_number[19]~reg0.CLK
clk => serial_number[20]~reg0.CLK
clk => serial_number[21]~reg0.CLK
clk => serial_number[22]~reg0.CLK
clk => serial_number[23]~reg0.CLK
clk => serial_number[24]~reg0.CLK
clk => serial_number[25]~reg0.CLK
clk => serial_number[26]~reg0.CLK
clk => serial_number[27]~reg0.CLK
clk => serial_number[28]~reg0.CLK
clk => serial_number[29]~reg0.CLK
clk => serial_number[30]~reg0.CLK
clk => serial_number[31]~reg0.CLK
clk => serial_number[32]~reg0.CLK
clk => serial_number[33]~reg0.CLK
clk => serial_number[34]~reg0.CLK
clk => serial_number[35]~reg0.CLK
clk => serial_number[36]~reg0.CLK
clk => serial_number[37]~reg0.CLK
clk => serial_number[38]~reg0.CLK
clk => serial_number[39]~reg0.CLK
clk => serial_number[40]~reg0.CLK
clk => serial_number[41]~reg0.CLK
clk => serial_number[42]~reg0.CLK
clk => serial_number[43]~reg0.CLK
clk => serial_number[44]~reg0.CLK
clk => serial_number[45]~reg0.CLK
clk => serial_number[46]~reg0.CLK
clk => serial_number[47]~reg0.CLK
clk => buff[8].CLK
clk => buff[9].CLK
clk => buff[10].CLK
clk => buff[11].CLK
clk => buff[12].CLK
clk => buff[13].CLK
clk => buff[14].CLK
clk => buff[15].CLK
clk => buff[16].CLK
clk => buff[17].CLK
clk => buff[18].CLK
clk => buff[19].CLK
clk => buff[20].CLK
clk => buff[21].CLK
clk => buff[22].CLK
clk => buff[23].CLK
clk => buff[24].CLK
clk => buff[25].CLK
clk => buff[26].CLK
clk => buff[27].CLK
clk => buff[28].CLK
clk => buff[29].CLK
clk => buff[30].CLK
clk => buff[31].CLK
clk => buff[32].CLK
clk => buff[33].CLK
clk => buff[34].CLK
clk => buff[35].CLK
clk => buff[36].CLK
clk => buff[37].CLK
clk => buff[38].CLK
clk => buff[39].CLK
clk => buff[40].CLK
clk => buff[41].CLK
clk => buff[42].CLK
clk => buff[43].CLK
clk => buff[44].CLK
clk => buff[45].CLK
clk => buff[46].CLK
clk => buff[47].CLK
clk => has_letter.CLK
clk => pos[0].CLK
clk => pos[1].CLK
clk => pos[2].CLK
clk => done~reg0.CLK
rst => serial_number[0]~reg0.ACLR
rst => serial_number[1]~reg0.ACLR
rst => serial_number[2]~reg0.ACLR
rst => serial_number[3]~reg0.ACLR
rst => serial_number[4]~reg0.PRESET
rst => serial_number[5]~reg0.PRESET
rst => serial_number[6]~reg0.ACLR
rst => serial_number[7]~reg0.ACLR
rst => serial_number[8]~reg0.ACLR
rst => serial_number[9]~reg0.ACLR
rst => serial_number[10]~reg0.ACLR
rst => serial_number[11]~reg0.ACLR
rst => serial_number[12]~reg0.PRESET
rst => serial_number[13]~reg0.PRESET
rst => serial_number[14]~reg0.ACLR
rst => serial_number[15]~reg0.ACLR
rst => serial_number[16]~reg0.ACLR
rst => serial_number[17]~reg0.ACLR
rst => serial_number[18]~reg0.ACLR
rst => serial_number[19]~reg0.ACLR
rst => serial_number[20]~reg0.PRESET
rst => serial_number[21]~reg0.PRESET
rst => serial_number[22]~reg0.ACLR
rst => serial_number[23]~reg0.ACLR
rst => serial_number[24]~reg0.ACLR
rst => serial_number[25]~reg0.ACLR
rst => serial_number[26]~reg0.ACLR
rst => serial_number[27]~reg0.ACLR
rst => serial_number[28]~reg0.PRESET
rst => serial_number[29]~reg0.PRESET
rst => serial_number[30]~reg0.ACLR
rst => serial_number[31]~reg0.ACLR
rst => serial_number[32]~reg0.ACLR
rst => serial_number[33]~reg0.ACLR
rst => serial_number[34]~reg0.ACLR
rst => serial_number[35]~reg0.ACLR
rst => serial_number[36]~reg0.PRESET
rst => serial_number[37]~reg0.PRESET
rst => serial_number[38]~reg0.ACLR
rst => serial_number[39]~reg0.ACLR
rst => serial_number[40]~reg0.ACLR
rst => serial_number[41]~reg0.ACLR
rst => serial_number[42]~reg0.ACLR
rst => serial_number[43]~reg0.ACLR
rst => serial_number[44]~reg0.PRESET
rst => serial_number[45]~reg0.PRESET
rst => serial_number[46]~reg0.ACLR
rst => serial_number[47]~reg0.ACLR
rst => buff[8].ACLR
rst => buff[9].ACLR
rst => buff[10].ACLR
rst => buff[11].ACLR
rst => buff[12].ACLR
rst => buff[13].ACLR
rst => buff[14].ACLR
rst => buff[15].ACLR
rst => buff[16].ACLR
rst => buff[17].ACLR
rst => buff[18].ACLR
rst => buff[19].ACLR
rst => buff[20].ACLR
rst => buff[21].ACLR
rst => buff[22].ACLR
rst => buff[23].ACLR
rst => buff[24].ACLR
rst => buff[25].ACLR
rst => buff[26].ACLR
rst => buff[27].ACLR
rst => buff[28].ACLR
rst => buff[29].ACLR
rst => buff[30].ACLR
rst => buff[31].ACLR
rst => buff[32].ACLR
rst => buff[33].ACLR
rst => buff[34].ACLR
rst => buff[35].ACLR
rst => buff[36].ACLR
rst => buff[37].ACLR
rst => buff[38].ACLR
rst => buff[39].ACLR
rst => buff[40].ACLR
rst => buff[41].ACLR
rst => buff[42].ACLR
rst => buff[43].ACLR
rst => buff[44].ACLR
rst => buff[45].ACLR
rst => buff[46].ACLR
rst => buff[47].ACLR
rst => has_letter.ACLR
rst => pos[0].ACLR
rst => pos[1].ACLR
rst => pos[2].ACLR
rst => done~reg0.ACLR
rst => last_pos_odd~reg0.ENA
current_state[0] => Equal0.IN5
current_state[1] => Equal0.IN4
current_state[2] => Equal0.IN3
rnd[0] => LessThan1.IN8
rnd[0] => LessThan0.IN10
rnd[0] => Selector47.IN1
rnd[0] => Selector55.IN1
rnd[0] => Selector63.IN1
rnd[0] => Selector71.IN1
rnd[0] => Selector79.IN1
rnd[0] => Ram0.RADDR
rnd[1] => LessThan1.IN7
rnd[1] => LessThan0.IN9
rnd[1] => Selector46.IN1
rnd[1] => Selector54.IN1
rnd[1] => Selector62.IN1
rnd[1] => Selector70.IN1
rnd[1] => Selector78.IN1
rnd[1] => Ram0.RADDR1
rnd[2] => LessThan1.IN6
rnd[2] => LessThan0.IN8
rnd[2] => Selector45.IN1
rnd[2] => Selector53.IN1
rnd[2] => Selector61.IN1
rnd[2] => Selector69.IN1
rnd[2] => Selector77.IN1
rnd[2] => Ram0.RADDR2
rnd[3] => LessThan1.IN5
rnd[3] => LessThan0.IN7
rnd[3] => Selector44.IN1
rnd[3] => Selector52.IN1
rnd[3] => Selector60.IN1
rnd[3] => Selector68.IN1
rnd[3] => Selector76.IN1
rnd[3] => Ram0.RADDR3
rnd[4] => LessThan0.IN6
rnd[4] => Ram0.RADDR4
rnd[5] => ~NO_FANOUT~
rnd[6] => ~NO_FANOUT~
rnd[7] => ~NO_FANOUT~
rnd[8] => pick_letter.IN1
rnd[8] => pick_digit.IN1
rnd[9] => ~NO_FANOUT~
rnd[10] => ~NO_FANOUT~
rnd[11] => ~NO_FANOUT~
rnd[12] => last_pos_odd.DATAB
rnd[12] => serial_number.DATAB
rnd[12] => LessThan2.IN8
rnd[13] => serial_number.DATAB
rnd[13] => LessThan2.IN7
rnd[14] => serial_number.DATAB
rnd[14] => LessThan2.IN6
rnd[15] => serial_number.DATAB
rnd[15] => LessThan2.IN5
rnd[16] => ~NO_FANOUT~
rnd[17] => ~NO_FANOUT~
rnd[18] => ~NO_FANOUT~
rnd[19] => ~NO_FANOUT~
rnd[20] => ~NO_FANOUT~
rnd[21] => ~NO_FANOUT~
rnd[22] => ~NO_FANOUT~
rnd[23] => ~NO_FANOUT~
rnd[24] => ~NO_FANOUT~
rnd[25] => ~NO_FANOUT~
rnd[26] => ~NO_FANOUT~
rnd[27] => ~NO_FANOUT~
rnd[28] => ~NO_FANOUT~
rnd[29] => ~NO_FANOUT~
rnd[30] => ~NO_FANOUT~
rnd[31] => ~NO_FANOUT~
serial_number[0] <= serial_number[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[1] <= serial_number[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[2] <= serial_number[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[3] <= serial_number[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[4] <= serial_number[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[5] <= serial_number[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[6] <= serial_number[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[7] <= serial_number[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[8] <= serial_number[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[9] <= serial_number[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[10] <= serial_number[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[11] <= serial_number[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[12] <= serial_number[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[13] <= serial_number[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[14] <= serial_number[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[15] <= serial_number[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[16] <= serial_number[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[17] <= serial_number[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[18] <= serial_number[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[19] <= serial_number[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[20] <= serial_number[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[21] <= serial_number[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[22] <= serial_number[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[23] <= serial_number[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[24] <= serial_number[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[25] <= serial_number[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[26] <= serial_number[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[27] <= serial_number[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[28] <= serial_number[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[29] <= serial_number[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[30] <= serial_number[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[31] <= serial_number[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[32] <= serial_number[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[33] <= serial_number[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[34] <= serial_number[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[35] <= serial_number[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[36] <= serial_number[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[37] <= serial_number[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[38] <= serial_number[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[39] <= serial_number[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[40] <= serial_number[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[41] <= serial_number[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[42] <= serial_number[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[43] <= serial_number[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[44] <= serial_number[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[45] <= serial_number[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[46] <= serial_number[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_number[47] <= serial_number[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_pos_odd <= last_pos_odd~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|LCD1602A:u_lcd_1602a
clk => send_is_data.CLK
clk => send_byte[0].CLK
clk => send_byte[1].CLK
clk => send_byte[2].CLK
clk => send_byte[3].CLK
clk => send_byte[4].CLK
clk => send_byte[5].CLK
clk => send_byte[6].CLK
clk => send_byte[7].CLK
clk => send_req.CLK
clk => delay_us[0].CLK
clk => delay_us[1].CLK
clk => delay_us[2].CLK
clk => delay_us[3].CLK
clk => delay_us[4].CLK
clk => delay_us[5].CLK
clk => delay_us[6].CLK
clk => delay_us[7].CLK
clk => delay_us[8].CLK
clk => delay_us[9].CLK
clk => delay_us[10].CLK
clk => delay_us[11].CLK
clk => delay_us[12].CLK
clk => delay_us[13].CLK
clk => delay_us[14].CLK
clk => delay_us[15].CLK
clk => delay_us[16].CLK
clk => delay_us[17].CLK
clk => delay_us[18].CLK
clk => delay_us[19].CLK
clk => delay_us[20].CLK
clk => delay_us[21].CLK
clk => delay_us[22].CLK
clk => delay_us[23].CLK
clk => delay_us[24].CLK
clk => delay_us[25].CLK
clk => delay_us[26].CLK
clk => delay_us[27].CLK
clk => delay_us[28].CLK
clk => delay_us[29].CLK
clk => delay_us[30].CLK
clk => delay_us[31].CLK
clk => post_wait_us[0].CLK
clk => post_wait_us[1].CLK
clk => post_wait_us[2].CLK
clk => post_wait_us[3].CLK
clk => post_wait_us[4].CLK
clk => post_wait_us[5].CLK
clk => post_wait_us[6].CLK
clk => post_wait_us[7].CLK
clk => post_wait_us[8].CLK
clk => post_wait_us[9].CLK
clk => post_wait_us[10].CLK
clk => post_wait_us[11].CLK
clk => post_wait_us[12].CLK
clk => post_wait_us[13].CLK
clk => post_wait_us[14].CLK
clk => post_wait_us[15].CLK
clk => wait_us[0].CLK
clk => wait_us[1].CLK
clk => wait_us[2].CLK
clk => wait_us[3].CLK
clk => wait_us[4].CLK
clk => wait_us[5].CLK
clk => wait_us[6].CLK
clk => wait_us[7].CLK
clk => wait_us[8].CLK
clk => wait_us[9].CLK
clk => wait_us[10].CLK
clk => wait_us[11].CLK
clk => wait_us[12].CLK
clk => wait_us[13].CLK
clk => wait_us[14].CLK
clk => wait_us[15].CLK
clk => send_done.CLK
clk => send_busy.CLK
clk => lcd_data[0]~reg0.CLK
clk => lcd_data[1]~reg0.CLK
clk => lcd_data[2]~reg0.CLK
clk => lcd_data[3]~reg0.CLK
clk => lcd_en~reg0.CLK
clk => lcd_rs~reg0.CLK
clk => lcd_operate~43.DATAIN
clk => send_state~9.DATAIN
rst => send_is_data.ACLR
rst => send_byte[0].ACLR
rst => send_byte[1].ACLR
rst => send_byte[2].ACLR
rst => send_byte[3].ACLR
rst => send_byte[4].ACLR
rst => send_byte[5].ACLR
rst => send_byte[6].ACLR
rst => send_byte[7].ACLR
rst => send_req.ACLR
rst => delay_us[0].ACLR
rst => delay_us[1].ACLR
rst => delay_us[2].ACLR
rst => delay_us[3].ACLR
rst => delay_us[4].ACLR
rst => delay_us[5].PRESET
rst => delay_us[6].ACLR
rst => delay_us[7].ACLR
rst => delay_us[8].ACLR
rst => delay_us[9].PRESET
rst => delay_us[10].PRESET
rst => delay_us[11].PRESET
rst => delay_us[12].ACLR
rst => delay_us[13].ACLR
rst => delay_us[14].PRESET
rst => delay_us[15].ACLR
rst => delay_us[16].ACLR
rst => delay_us[17].ACLR
rst => delay_us[18].ACLR
rst => delay_us[19].ACLR
rst => delay_us[20].ACLR
rst => delay_us[21].ACLR
rst => delay_us[22].ACLR
rst => delay_us[23].ACLR
rst => delay_us[24].ACLR
rst => delay_us[25].ACLR
rst => delay_us[26].ACLR
rst => delay_us[27].ACLR
rst => delay_us[28].ACLR
rst => delay_us[29].ACLR
rst => delay_us[30].ACLR
rst => delay_us[31].ACLR
rst => post_wait_us[0].ACLR
rst => post_wait_us[1].ACLR
rst => post_wait_us[2].ACLR
rst => post_wait_us[3].ACLR
rst => post_wait_us[4].ACLR
rst => post_wait_us[5].ACLR
rst => post_wait_us[6].ACLR
rst => post_wait_us[7].ACLR
rst => post_wait_us[8].ACLR
rst => post_wait_us[9].ACLR
rst => post_wait_us[10].ACLR
rst => post_wait_us[11].ACLR
rst => post_wait_us[12].ACLR
rst => post_wait_us[13].ACLR
rst => post_wait_us[14].ACLR
rst => post_wait_us[15].ACLR
rst => wait_us[0].ACLR
rst => wait_us[1].ACLR
rst => wait_us[2].ACLR
rst => wait_us[3].ACLR
rst => wait_us[4].ACLR
rst => wait_us[5].ACLR
rst => wait_us[6].ACLR
rst => wait_us[7].ACLR
rst => wait_us[8].ACLR
rst => wait_us[9].ACLR
rst => wait_us[10].ACLR
rst => wait_us[11].ACLR
rst => wait_us[12].ACLR
rst => wait_us[13].ACLR
rst => wait_us[14].ACLR
rst => wait_us[15].ACLR
rst => send_done.ACLR
rst => send_busy.ACLR
rst => lcd_data[0]~reg0.ACLR
rst => lcd_data[1]~reg0.ACLR
rst => lcd_data[2]~reg0.ACLR
rst => lcd_data[3]~reg0.ACLR
rst => lcd_en~reg0.ACLR
rst => lcd_rs~reg0.ACLR
rst => lcd_operate~45.DATAIN
rst => send_state~11.DATAIN
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => lcd_en.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => lcd_en.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => lcd_data.OUTPUTSELECT
tick_1us => lcd_data.OUTPUTSELECT
tick_1us => lcd_data.OUTPUTSELECT
tick_1us => lcd_data.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => send_done.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => always1.IN1
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
tick_1us => lcd_operate.OUTPUTSELECT
password_0[0] => send_byte.DATAB
password_0[1] => send_byte.DATAB
password_0[2] => send_byte.DATAB
password_0[3] => send_byte.DATAB
password_0[4] => send_byte.DATAB
password_0[5] => send_byte.DATAB
password_0[6] => send_byte.DATAB
password_0[7] => send_byte.DATAB
password_1[0] => send_byte.DATAB
password_1[1] => send_byte.DATAB
password_1[2] => send_byte.DATAB
password_1[3] => send_byte.DATAB
password_1[4] => send_byte.DATAB
password_1[5] => send_byte.DATAB
password_1[6] => send_byte.DATAB
password_1[7] => send_byte.DATAB
password_2[0] => send_byte.DATAB
password_2[1] => send_byte.DATAB
password_2[2] => send_byte.DATAB
password_2[3] => send_byte.DATAB
password_2[4] => send_byte.DATAB
password_2[5] => send_byte.DATAB
password_2[6] => send_byte.DATAB
password_2[7] => send_byte.DATAB
password_3[0] => send_byte.DATAB
password_3[1] => send_byte.DATAB
password_3[2] => send_byte.DATAB
password_3[3] => send_byte.DATAB
password_3[4] => send_byte.DATAB
password_3[5] => send_byte.DATAB
password_3[6] => send_byte.DATAB
password_3[7] => send_byte.DATAB
password_4[0] => send_byte.DATAB
password_4[1] => send_byte.DATAB
password_4[2] => send_byte.DATAB
password_4[3] => send_byte.DATAB
password_4[4] => send_byte.DATAB
password_4[5] => send_byte.DATAB
password_4[6] => send_byte.DATAB
password_4[7] => send_byte.DATAB
mos_char_0[0] => send_byte.DATAB
mos_char_0[1] => send_byte.DATAB
mos_char_0[2] => send_byte.DATAB
mos_char_0[3] => send_byte.DATAB
mos_char_0[4] => send_byte.DATAB
mos_char_0[5] => send_byte.DATAB
mos_char_0[6] => send_byte.DATAB
mos_char_0[7] => send_byte.DATAB
mos_char_1[0] => send_byte.DATAB
mos_char_1[1] => send_byte.DATAB
mos_char_1[2] => send_byte.DATAB
mos_char_1[3] => send_byte.DATAB
mos_char_1[4] => send_byte.DATAB
mos_char_1[5] => send_byte.DATAB
mos_char_1[6] => send_byte.DATAB
mos_char_1[7] => send_byte.DATAB
mos_char_2[0] => send_byte.DATAB
mos_char_2[1] => send_byte.DATAB
mos_char_2[2] => send_byte.DATAB
mos_char_2[3] => send_byte.DATAB
mos_char_2[4] => send_byte.DATAB
mos_char_2[5] => send_byte.DATAB
mos_char_2[6] => send_byte.DATAB
mos_char_2[7] => send_byte.DATAB
lcd_rs <= lcd_rs~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_en <= lcd_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[0] <= lcd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[1] <= lcd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[2] <= lcd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[3] <= lcd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|LCD2004A:u_lcd
clk => serial_latched[0].CLK
clk => serial_latched[1].CLK
clk => serial_latched[2].CLK
clk => serial_latched[3].CLK
clk => serial_latched[4].CLK
clk => serial_latched[5].CLK
clk => serial_latched[6].CLK
clk => serial_latched[7].CLK
clk => serial_latched[8].CLK
clk => serial_latched[9].CLK
clk => serial_latched[10].CLK
clk => serial_latched[11].CLK
clk => serial_latched[12].CLK
clk => serial_latched[13].CLK
clk => serial_latched[14].CLK
clk => serial_latched[15].CLK
clk => serial_latched[16].CLK
clk => serial_latched[17].CLK
clk => serial_latched[18].CLK
clk => serial_latched[19].CLK
clk => serial_latched[20].CLK
clk => serial_latched[21].CLK
clk => serial_latched[22].CLK
clk => serial_latched[23].CLK
clk => serial_latched[24].CLK
clk => serial_latched[25].CLK
clk => serial_latched[26].CLK
clk => serial_latched[27].CLK
clk => serial_latched[28].CLK
clk => serial_latched[29].CLK
clk => serial_latched[30].CLK
clk => serial_latched[31].CLK
clk => serial_latched[32].CLK
clk => serial_latched[33].CLK
clk => serial_latched[34].CLK
clk => serial_latched[35].CLK
clk => serial_latched[36].CLK
clk => serial_latched[37].CLK
clk => serial_latched[38].CLK
clk => serial_latched[39].CLK
clk => serial_latched[40].CLK
clk => serial_latched[41].CLK
clk => serial_latched[42].CLK
clk => serial_latched[43].CLK
clk => serial_latched[44].CLK
clk => serial_latched[45].CLK
clk => serial_latched[46].CLK
clk => serial_latched[47].CLK
clk => newline_pending.CLK
clk => msg_i[0].CLK
clk => msg_i[1].CLK
clk => msg_i[2].CLK
clk => msg_i[3].CLK
clk => msg_i[4].CLK
clk => msg_i[5].CLK
clk => sn_i[0].CLK
clk => sn_i[1].CLK
clk => sn_i[2].CLK
clk => sn_i[3].CLK
clk => sn_i[4].CLK
clk => activated~reg0.CLK
clk => send_byte[0].CLK
clk => send_byte[1].CLK
clk => send_byte[2].CLK
clk => send_byte[3].CLK
clk => send_byte[4].CLK
clk => send_byte[5].CLK
clk => send_byte[6].CLK
clk => send_byte[7].CLK
clk => send_is_data.CLK
clk => send_req.CLK
clk => delay_us[0].CLK
clk => delay_us[1].CLK
clk => delay_us[2].CLK
clk => delay_us[3].CLK
clk => delay_us[4].CLK
clk => delay_us[5].CLK
clk => delay_us[6].CLK
clk => delay_us[7].CLK
clk => delay_us[8].CLK
clk => delay_us[9].CLK
clk => delay_us[10].CLK
clk => delay_us[11].CLK
clk => delay_us[12].CLK
clk => delay_us[13].CLK
clk => delay_us[14].CLK
clk => delay_us[15].CLK
clk => delay_us[16].CLK
clk => delay_us[17].CLK
clk => delay_us[18].CLK
clk => delay_us[19].CLK
clk => delay_us[20].CLK
clk => delay_us[21].CLK
clk => delay_us[22].CLK
clk => delay_us[23].CLK
clk => delay_us[24].CLK
clk => delay_us[25].CLK
clk => delay_us[26].CLK
clk => delay_us[27].CLK
clk => delay_us[28].CLK
clk => delay_us[29].CLK
clk => delay_us[30].CLK
clk => delay_us[31].CLK
clk => post_wait_us[0].CLK
clk => post_wait_us[1].CLK
clk => post_wait_us[2].CLK
clk => post_wait_us[3].CLK
clk => post_wait_us[4].CLK
clk => post_wait_us[5].CLK
clk => post_wait_us[6].CLK
clk => post_wait_us[7].CLK
clk => post_wait_us[8].CLK
clk => post_wait_us[9].CLK
clk => post_wait_us[10].CLK
clk => post_wait_us[11].CLK
clk => post_wait_us[12].CLK
clk => post_wait_us[13].CLK
clk => post_wait_us[14].CLK
clk => post_wait_us[15].CLK
clk => wait_us[0].CLK
clk => wait_us[1].CLK
clk => wait_us[2].CLK
clk => wait_us[3].CLK
clk => wait_us[4].CLK
clk => wait_us[5].CLK
clk => wait_us[6].CLK
clk => wait_us[7].CLK
clk => wait_us[8].CLK
clk => wait_us[9].CLK
clk => wait_us[10].CLK
clk => wait_us[11].CLK
clk => wait_us[12].CLK
clk => wait_us[13].CLK
clk => wait_us[14].CLK
clk => wait_us[15].CLK
clk => send_done.CLK
clk => send_busy.CLK
clk => lcd_data[0]~reg0.CLK
clk => lcd_data[1]~reg0.CLK
clk => lcd_data[2]~reg0.CLK
clk => lcd_data[3]~reg0.CLK
clk => lcd_en~reg0.CLK
clk => lcd_rs~reg0.CLK
clk => phase~8.DATAIN
clk => send_state~9.DATAIN
rst => serial_latched[0].ACLR
rst => serial_latched[1].ACLR
rst => serial_latched[2].ACLR
rst => serial_latched[3].ACLR
rst => serial_latched[4].PRESET
rst => serial_latched[5].PRESET
rst => serial_latched[6].ACLR
rst => serial_latched[7].ACLR
rst => serial_latched[8].ACLR
rst => serial_latched[9].ACLR
rst => serial_latched[10].ACLR
rst => serial_latched[11].ACLR
rst => serial_latched[12].PRESET
rst => serial_latched[13].PRESET
rst => serial_latched[14].ACLR
rst => serial_latched[15].ACLR
rst => serial_latched[16].ACLR
rst => serial_latched[17].ACLR
rst => serial_latched[18].ACLR
rst => serial_latched[19].ACLR
rst => serial_latched[20].PRESET
rst => serial_latched[21].PRESET
rst => serial_latched[22].ACLR
rst => serial_latched[23].ACLR
rst => serial_latched[24].ACLR
rst => serial_latched[25].ACLR
rst => serial_latched[26].ACLR
rst => serial_latched[27].ACLR
rst => serial_latched[28].PRESET
rst => serial_latched[29].PRESET
rst => serial_latched[30].ACLR
rst => serial_latched[31].ACLR
rst => serial_latched[32].ACLR
rst => serial_latched[33].ACLR
rst => serial_latched[34].ACLR
rst => serial_latched[35].ACLR
rst => serial_latched[36].PRESET
rst => serial_latched[37].PRESET
rst => serial_latched[38].ACLR
rst => serial_latched[39].ACLR
rst => serial_latched[40].ACLR
rst => serial_latched[41].ACLR
rst => serial_latched[42].ACLR
rst => serial_latched[43].ACLR
rst => serial_latched[44].PRESET
rst => serial_latched[45].PRESET
rst => serial_latched[46].ACLR
rst => serial_latched[47].ACLR
rst => newline_pending.ACLR
rst => msg_i[0].ACLR
rst => msg_i[1].ACLR
rst => msg_i[2].ACLR
rst => msg_i[3].ACLR
rst => msg_i[4].ACLR
rst => msg_i[5].ACLR
rst => sn_i[0].ACLR
rst => sn_i[1].ACLR
rst => sn_i[2].ACLR
rst => sn_i[3].ACLR
rst => sn_i[4].ACLR
rst => activated~reg0.ACLR
rst => send_byte[0].ACLR
rst => send_byte[1].ACLR
rst => send_byte[2].ACLR
rst => send_byte[3].ACLR
rst => send_byte[4].ACLR
rst => send_byte[5].ACLR
rst => send_byte[6].ACLR
rst => send_byte[7].ACLR
rst => send_is_data.ACLR
rst => send_req.ACLR
rst => delay_us[0].ACLR
rst => delay_us[1].ACLR
rst => delay_us[2].ACLR
rst => delay_us[3].ACLR
rst => delay_us[4].ACLR
rst => delay_us[5].PRESET
rst => delay_us[6].ACLR
rst => delay_us[7].ACLR
rst => delay_us[8].ACLR
rst => delay_us[9].PRESET
rst => delay_us[10].PRESET
rst => delay_us[11].PRESET
rst => delay_us[12].ACLR
rst => delay_us[13].ACLR
rst => delay_us[14].PRESET
rst => delay_us[15].ACLR
rst => delay_us[16].ACLR
rst => delay_us[17].ACLR
rst => delay_us[18].ACLR
rst => delay_us[19].ACLR
rst => delay_us[20].ACLR
rst => delay_us[21].ACLR
rst => delay_us[22].ACLR
rst => delay_us[23].ACLR
rst => delay_us[24].ACLR
rst => delay_us[25].ACLR
rst => delay_us[26].ACLR
rst => delay_us[27].ACLR
rst => delay_us[28].ACLR
rst => delay_us[29].ACLR
rst => delay_us[30].ACLR
rst => delay_us[31].ACLR
rst => post_wait_us[0].ACLR
rst => post_wait_us[1].ACLR
rst => post_wait_us[2].ACLR
rst => post_wait_us[3].ACLR
rst => post_wait_us[4].ACLR
rst => post_wait_us[5].ACLR
rst => post_wait_us[6].ACLR
rst => post_wait_us[7].ACLR
rst => post_wait_us[8].ACLR
rst => post_wait_us[9].ACLR
rst => post_wait_us[10].ACLR
rst => post_wait_us[11].ACLR
rst => post_wait_us[12].ACLR
rst => post_wait_us[13].ACLR
rst => post_wait_us[14].ACLR
rst => post_wait_us[15].ACLR
rst => wait_us[0].ACLR
rst => wait_us[1].ACLR
rst => wait_us[2].ACLR
rst => wait_us[3].ACLR
rst => wait_us[4].ACLR
rst => wait_us[5].ACLR
rst => wait_us[6].ACLR
rst => wait_us[7].ACLR
rst => wait_us[8].ACLR
rst => wait_us[9].ACLR
rst => wait_us[10].ACLR
rst => wait_us[11].ACLR
rst => wait_us[12].ACLR
rst => wait_us[13].ACLR
rst => wait_us[14].ACLR
rst => wait_us[15].ACLR
rst => send_done.ACLR
rst => send_busy.ACLR
rst => lcd_data[0]~reg0.ACLR
rst => lcd_data[1]~reg0.ACLR
rst => lcd_data[2]~reg0.ACLR
rst => lcd_data[3]~reg0.ACLR
rst => lcd_en~reg0.ACLR
rst => lcd_rs~reg0.ACLR
rst => phase~10.DATAIN
rst => send_state~11.DATAIN
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => lcd_en.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => lcd_en.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => lcd_data.OUTPUTSELECT
tick_1us => lcd_data.OUTPUTSELECT
tick_1us => lcd_data.OUTPUTSELECT
tick_1us => lcd_data.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => post_wait_us.OUTPUTSELECT
tick_1us => send_done.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => send_state.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
tick_1us => delay_us.OUTPUTSELECT
current_state[0] => Mux16.IN10
current_state[0] => Mux17.IN8
current_state[0] => Mux18.IN8
current_state[0] => Mux19.IN8
current_state[0] => Mux20.IN8
current_state[0] => Mux21.IN8
current_state[0] => Mux22.IN8
current_state[0] => Mux23.IN8
current_state[0] => Mux24.IN8
current_state[0] => Mux25.IN8
current_state[0] => Mux26.IN8
current_state[0] => Mux27.IN8
current_state[0] => Mux28.IN8
current_state[0] => Mux29.IN8
current_state[0] => Mux30.IN8
current_state[0] => Mux31.IN8
current_state[0] => Mux32.IN8
current_state[0] => Mux33.IN8
current_state[0] => Mux34.IN8
current_state[0] => Mux35.IN8
current_state[0] => Mux36.IN8
current_state[0] => Mux37.IN8
current_state[0] => Mux38.IN8
current_state[0] => Decoder1.IN2
current_state[0] => Mux39.IN8
current_state[0] => Mux40.IN8
current_state[0] => Mux41.IN8
current_state[0] => Mux42.IN8
current_state[0] => Mux43.IN8
current_state[0] => Mux44.IN8
current_state[0] => Mux45.IN8
current_state[0] => Mux46.IN8
current_state[0] => Mux47.IN10
current_state[0] => Mux48.IN10
current_state[0] => Mux49.IN10
current_state[0] => Mux50.IN10
current_state[0] => Mux51.IN10
current_state[0] => Mux52.IN10
current_state[0] => Mux53.IN10
current_state[0] => Mux54.IN10
current_state[0] => Mux55.IN10
current_state[0] => Mux56.IN10
current_state[0] => Mux57.IN10
current_state[0] => Mux58.IN10
current_state[0] => Mux59.IN10
current_state[0] => Mux60.IN10
current_state[0] => Mux61.IN10
current_state[0] => Mux62.IN10
current_state[0] => Mux63.IN10
current_state[0] => Mux64.IN10
current_state[0] => Mux65.IN10
current_state[0] => Mux66.IN10
current_state[0] => Mux67.IN10
current_state[0] => Mux68.IN10
current_state[0] => Mux69.IN10
current_state[0] => Mux70.IN10
current_state[0] => Mux71.IN10
current_state[0] => Mux72.IN10
current_state[0] => Mux73.IN10
current_state[0] => Mux74.IN10
current_state[0] => Mux75.IN10
current_state[0] => Mux76.IN10
current_state[0] => Mux77.IN10
current_state[0] => Mux78.IN10
current_state[1] => Mux16.IN9
current_state[1] => Mux17.IN7
current_state[1] => Mux18.IN7
current_state[1] => Mux19.IN7
current_state[1] => Mux20.IN7
current_state[1] => Mux21.IN7
current_state[1] => Mux22.IN7
current_state[1] => Mux23.IN7
current_state[1] => Mux24.IN7
current_state[1] => Mux25.IN7
current_state[1] => Mux26.IN7
current_state[1] => Mux27.IN7
current_state[1] => Mux28.IN7
current_state[1] => Mux29.IN7
current_state[1] => Mux30.IN7
current_state[1] => Mux31.IN7
current_state[1] => Mux32.IN7
current_state[1] => Mux33.IN7
current_state[1] => Mux34.IN7
current_state[1] => Mux35.IN7
current_state[1] => Mux36.IN7
current_state[1] => Mux37.IN7
current_state[1] => Mux38.IN7
current_state[1] => Decoder1.IN1
current_state[1] => Mux39.IN7
current_state[1] => Mux40.IN7
current_state[1] => Mux41.IN7
current_state[1] => Mux42.IN7
current_state[1] => Mux43.IN7
current_state[1] => Mux44.IN7
current_state[1] => Mux45.IN7
current_state[1] => Mux46.IN7
current_state[1] => Mux47.IN9
current_state[1] => Mux48.IN9
current_state[1] => Mux49.IN9
current_state[1] => Mux50.IN9
current_state[1] => Mux51.IN9
current_state[1] => Mux52.IN9
current_state[1] => Mux53.IN9
current_state[1] => Mux54.IN9
current_state[1] => Mux55.IN9
current_state[1] => Mux56.IN9
current_state[1] => Mux57.IN9
current_state[1] => Mux58.IN9
current_state[1] => Mux59.IN9
current_state[1] => Mux60.IN9
current_state[1] => Mux61.IN9
current_state[1] => Mux62.IN9
current_state[1] => Mux63.IN9
current_state[1] => Mux64.IN9
current_state[1] => Mux65.IN9
current_state[1] => Mux66.IN9
current_state[1] => Mux67.IN9
current_state[1] => Mux68.IN9
current_state[1] => Mux69.IN9
current_state[1] => Mux70.IN9
current_state[1] => Mux71.IN9
current_state[1] => Mux72.IN9
current_state[1] => Mux73.IN9
current_state[1] => Mux74.IN9
current_state[1] => Mux75.IN9
current_state[1] => Mux76.IN9
current_state[1] => Mux77.IN9
current_state[1] => Mux78.IN9
current_state[2] => Mux16.IN8
current_state[2] => Mux17.IN6
current_state[2] => Mux18.IN6
current_state[2] => Mux19.IN6
current_state[2] => Mux20.IN6
current_state[2] => Mux21.IN6
current_state[2] => Mux22.IN6
current_state[2] => Mux23.IN6
current_state[2] => Mux24.IN6
current_state[2] => Mux25.IN6
current_state[2] => Mux26.IN6
current_state[2] => Mux27.IN6
current_state[2] => Mux28.IN6
current_state[2] => Mux29.IN6
current_state[2] => Mux30.IN6
current_state[2] => Mux31.IN6
current_state[2] => Mux32.IN6
current_state[2] => Mux33.IN6
current_state[2] => Mux34.IN6
current_state[2] => Mux35.IN6
current_state[2] => Mux36.IN6
current_state[2] => Mux37.IN6
current_state[2] => Mux38.IN6
current_state[2] => Decoder1.IN0
current_state[2] => Mux39.IN6
current_state[2] => Mux40.IN6
current_state[2] => Mux41.IN6
current_state[2] => Mux42.IN6
current_state[2] => Mux43.IN6
current_state[2] => Mux44.IN6
current_state[2] => Mux45.IN6
current_state[2] => Mux46.IN6
current_state[2] => Mux47.IN8
current_state[2] => Mux48.IN8
current_state[2] => Mux49.IN8
current_state[2] => Mux50.IN8
current_state[2] => Mux51.IN8
current_state[2] => Mux52.IN8
current_state[2] => Mux53.IN8
current_state[2] => Mux54.IN8
current_state[2] => Mux55.IN8
current_state[2] => Mux56.IN8
current_state[2] => Mux57.IN8
current_state[2] => Mux58.IN8
current_state[2] => Mux59.IN8
current_state[2] => Mux60.IN8
current_state[2] => Mux61.IN8
current_state[2] => Mux62.IN8
current_state[2] => Mux63.IN8
current_state[2] => Mux64.IN8
current_state[2] => Mux65.IN8
current_state[2] => Mux66.IN8
current_state[2] => Mux67.IN8
current_state[2] => Mux68.IN8
current_state[2] => Mux69.IN8
current_state[2] => Mux70.IN8
current_state[2] => Mux71.IN8
current_state[2] => Mux72.IN8
current_state[2] => Mux73.IN8
current_state[2] => Mux74.IN8
current_state[2] => Mux75.IN8
current_state[2] => Mux76.IN8
current_state[2] => Mux77.IN8
current_state[2] => Mux78.IN8
serial_number[0] => serial_latched.DATAB
serial_number[0] => serial_latched.DATAB
serial_number[1] => serial_latched.DATAB
serial_number[1] => serial_latched.DATAB
serial_number[2] => serial_latched.DATAB
serial_number[2] => serial_latched.DATAB
serial_number[3] => serial_latched.DATAB
serial_number[3] => serial_latched.DATAB
serial_number[4] => serial_latched.DATAB
serial_number[4] => serial_latched.DATAB
serial_number[5] => serial_latched.DATAB
serial_number[5] => serial_latched.DATAB
serial_number[6] => serial_latched.DATAB
serial_number[6] => serial_latched.DATAB
serial_number[7] => serial_latched.DATAB
serial_number[7] => serial_latched.DATAB
serial_number[8] => serial_latched.DATAB
serial_number[8] => serial_latched.DATAB
serial_number[9] => serial_latched.DATAB
serial_number[9] => serial_latched.DATAB
serial_number[10] => serial_latched.DATAB
serial_number[10] => serial_latched.DATAB
serial_number[11] => serial_latched.DATAB
serial_number[11] => serial_latched.DATAB
serial_number[12] => serial_latched.DATAB
serial_number[12] => serial_latched.DATAB
serial_number[13] => serial_latched.DATAB
serial_number[13] => serial_latched.DATAB
serial_number[14] => serial_latched.DATAB
serial_number[14] => serial_latched.DATAB
serial_number[15] => serial_latched.DATAB
serial_number[15] => serial_latched.DATAB
serial_number[16] => serial_latched.DATAB
serial_number[16] => serial_latched.DATAB
serial_number[17] => serial_latched.DATAB
serial_number[17] => serial_latched.DATAB
serial_number[18] => serial_latched.DATAB
serial_number[18] => serial_latched.DATAB
serial_number[19] => serial_latched.DATAB
serial_number[19] => serial_latched.DATAB
serial_number[20] => serial_latched.DATAB
serial_number[20] => serial_latched.DATAB
serial_number[21] => serial_latched.DATAB
serial_number[21] => serial_latched.DATAB
serial_number[22] => serial_latched.DATAB
serial_number[22] => serial_latched.DATAB
serial_number[23] => serial_latched.DATAB
serial_number[23] => serial_latched.DATAB
serial_number[24] => serial_latched.DATAB
serial_number[24] => serial_latched.DATAB
serial_number[25] => serial_latched.DATAB
serial_number[25] => serial_latched.DATAB
serial_number[26] => serial_latched.DATAB
serial_number[26] => serial_latched.DATAB
serial_number[27] => serial_latched.DATAB
serial_number[27] => serial_latched.DATAB
serial_number[28] => serial_latched.DATAB
serial_number[28] => serial_latched.DATAB
serial_number[29] => serial_latched.DATAB
serial_number[29] => serial_latched.DATAB
serial_number[30] => serial_latched.DATAB
serial_number[30] => serial_latched.DATAB
serial_number[31] => serial_latched.DATAB
serial_number[31] => serial_latched.DATAB
serial_number[32] => serial_latched.DATAB
serial_number[32] => serial_latched.DATAB
serial_number[33] => serial_latched.DATAB
serial_number[33] => serial_latched.DATAB
serial_number[34] => serial_latched.DATAB
serial_number[34] => serial_latched.DATAB
serial_number[35] => serial_latched.DATAB
serial_number[35] => serial_latched.DATAB
serial_number[36] => serial_latched.DATAB
serial_number[36] => serial_latched.DATAB
serial_number[37] => serial_latched.DATAB
serial_number[37] => serial_latched.DATAB
serial_number[38] => serial_latched.DATAB
serial_number[38] => serial_latched.DATAB
serial_number[39] => serial_latched.DATAB
serial_number[39] => serial_latched.DATAB
serial_number[40] => serial_latched.DATAB
serial_number[40] => serial_latched.DATAB
serial_number[41] => serial_latched.DATAB
serial_number[41] => serial_latched.DATAB
serial_number[42] => serial_latched.DATAB
serial_number[42] => serial_latched.DATAB
serial_number[43] => serial_latched.DATAB
serial_number[43] => serial_latched.DATAB
serial_number[44] => serial_latched.DATAB
serial_number[44] => serial_latched.DATAB
serial_number[45] => serial_latched.DATAB
serial_number[45] => serial_latched.DATAB
serial_number[46] => serial_latched.DATAB
serial_number[46] => serial_latched.DATAB
serial_number[47] => serial_latched.DATAB
serial_number[47] => serial_latched.DATAB
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => serial_latched.OUTPUTSELECT
serial_done => sn_i.OUTPUTSELECT
serial_done => sn_i.OUTPUTSELECT
serial_done => sn_i.OUTPUTSELECT
serial_done => sn_i.OUTPUTSELECT
serial_done => sn_i.OUTPUTSELECT
serial_done => msg_i.OUTPUTSELECT
serial_done => msg_i.OUTPUTSELECT
serial_done => msg_i.OUTPUTSELECT
serial_done => msg_i.OUTPUTSELECT
serial_done => msg_i.OUTPUTSELECT
serial_done => msg_i.OUTPUTSELECT
serial_done => phase.OUTPUTSELECT
serial_done => phase.OUTPUTSELECT
serial_done => phase.OUTPUTSELECT
serial_done => phase.OUTPUTSELECT
serial_done => phase.OUTPUTSELECT
serial_done => phase.OUTPUTSELECT
serial_done => phase.OUTPUTSELECT
serial_done => phase.OUTPUTSELECT
serial_done => phase.OUTPUTSELECT
serial_done => phase.OUTPUTSELECT
serial_done => phase.OUTPUTSELECT
serial_done => phase.OUTPUTSELECT
serial_done => phase.OUTPUTSELECT
chance_left_ascii[0] => line1_char.DATAB
chance_left_ascii[1] => line1_char.DATAB
chance_left_ascii[2] => line1_char.DATAB
chance_left_ascii[3] => line1_char.DATAB
chance_left_ascii[4] => line1_char.DATAB
chance_left_ascii[5] => line1_char.DATAB
chance_left_ascii[6] => line1_char.DATAB
chance_left_ascii[7] => line1_char.DATAB
msg[0] => Mux15.IN496
msg[1] => Mux14.IN495
msg[2] => Mux13.IN494
msg[3] => Mux12.IN493
msg[4] => Mux11.IN492
msg[5] => Mux10.IN491
msg[6] => Mux9.IN490
msg[7] => Mux8.IN489
msg[8] => Mux15.IN504
msg[9] => Mux14.IN503
msg[10] => Mux13.IN502
msg[11] => Mux12.IN501
msg[12] => Mux11.IN500
msg[13] => Mux10.IN499
msg[14] => Mux9.IN498
msg[15] => Mux8.IN497
msg[16] => Mux15.IN512
msg[17] => Mux14.IN511
msg[18] => Mux13.IN510
msg[19] => Mux12.IN509
msg[20] => Mux11.IN508
msg[21] => Mux10.IN507
msg[22] => Mux9.IN506
msg[23] => Mux8.IN505
msg[24] => Mux15.IN520
msg[25] => Mux14.IN519
msg[26] => Mux13.IN518
msg[27] => Mux12.IN517
msg[28] => Mux11.IN516
msg[29] => Mux10.IN515
msg[30] => Mux9.IN514
msg[31] => Mux8.IN513
msg[32] => Mux15.IN464
msg[33] => Mux14.IN463
msg[34] => Mux13.IN462
msg[35] => Mux12.IN461
msg[36] => Mux11.IN460
msg[37] => Mux10.IN459
msg[38] => Mux9.IN458
msg[39] => Mux8.IN457
msg[40] => Mux15.IN472
msg[41] => Mux14.IN471
msg[42] => Mux13.IN470
msg[43] => Mux12.IN469
msg[44] => Mux11.IN468
msg[45] => Mux10.IN467
msg[46] => Mux9.IN466
msg[47] => Mux8.IN465
msg[48] => Mux15.IN480
msg[49] => Mux14.IN479
msg[50] => Mux13.IN478
msg[51] => Mux12.IN477
msg[52] => Mux11.IN476
msg[53] => Mux10.IN475
msg[54] => Mux9.IN474
msg[55] => Mux8.IN473
msg[56] => Mux15.IN488
msg[57] => Mux14.IN487
msg[58] => Mux13.IN486
msg[59] => Mux12.IN485
msg[60] => Mux11.IN484
msg[61] => Mux10.IN483
msg[62] => Mux9.IN482
msg[63] => Mux8.IN481
msg[64] => Mux15.IN432
msg[65] => Mux14.IN431
msg[66] => Mux13.IN430
msg[67] => Mux12.IN429
msg[68] => Mux11.IN428
msg[69] => Mux10.IN427
msg[70] => Mux9.IN426
msg[71] => Mux8.IN425
msg[72] => Mux15.IN440
msg[73] => Mux14.IN439
msg[74] => Mux13.IN438
msg[75] => Mux12.IN437
msg[76] => Mux11.IN436
msg[77] => Mux10.IN435
msg[78] => Mux9.IN434
msg[79] => Mux8.IN433
msg[80] => Mux15.IN448
msg[81] => Mux14.IN447
msg[82] => Mux13.IN446
msg[83] => Mux12.IN445
msg[84] => Mux11.IN444
msg[85] => Mux10.IN443
msg[86] => Mux9.IN442
msg[87] => Mux8.IN441
msg[88] => Mux15.IN456
msg[89] => Mux14.IN455
msg[90] => Mux13.IN454
msg[91] => Mux12.IN453
msg[92] => Mux11.IN452
msg[93] => Mux10.IN451
msg[94] => Mux9.IN450
msg[95] => Mux8.IN449
msg[96] => Mux15.IN400
msg[97] => Mux14.IN399
msg[98] => Mux13.IN398
msg[99] => Mux12.IN397
msg[100] => Mux11.IN396
msg[101] => Mux10.IN395
msg[102] => Mux9.IN394
msg[103] => Mux8.IN393
msg[104] => Mux15.IN408
msg[105] => Mux14.IN407
msg[106] => Mux13.IN406
msg[107] => Mux12.IN405
msg[108] => Mux11.IN404
msg[109] => Mux10.IN403
msg[110] => Mux9.IN402
msg[111] => Mux8.IN401
msg[112] => Mux15.IN416
msg[113] => Mux14.IN415
msg[114] => Mux13.IN414
msg[115] => Mux12.IN413
msg[116] => Mux11.IN412
msg[117] => Mux10.IN411
msg[118] => Mux9.IN410
msg[119] => Mux8.IN409
msg[120] => Mux15.IN424
msg[121] => Mux14.IN423
msg[122] => Mux13.IN422
msg[123] => Mux12.IN421
msg[124] => Mux11.IN420
msg[125] => Mux10.IN419
msg[126] => Mux9.IN418
msg[127] => Mux8.IN417
msg[128] => Mux15.IN368
msg[129] => Mux14.IN367
msg[130] => Mux13.IN366
msg[131] => Mux12.IN365
msg[132] => Mux11.IN364
msg[133] => Mux10.IN363
msg[134] => Mux9.IN362
msg[135] => Mux8.IN361
msg[136] => Mux15.IN376
msg[137] => Mux14.IN375
msg[138] => Mux13.IN374
msg[139] => Mux12.IN373
msg[140] => Mux11.IN372
msg[141] => Mux10.IN371
msg[142] => Mux9.IN370
msg[143] => Mux8.IN369
msg[144] => Mux15.IN384
msg[145] => Mux14.IN383
msg[146] => Mux13.IN382
msg[147] => Mux12.IN381
msg[148] => Mux11.IN380
msg[149] => Mux10.IN379
msg[150] => Mux9.IN378
msg[151] => Mux8.IN377
msg[152] => Mux15.IN392
msg[153] => Mux14.IN391
msg[154] => Mux13.IN390
msg[155] => Mux12.IN389
msg[156] => Mux11.IN388
msg[157] => Mux10.IN387
msg[158] => Mux9.IN386
msg[159] => Mux8.IN385
msg[160] => Mux15.IN336
msg[161] => Mux14.IN335
msg[162] => Mux13.IN334
msg[163] => Mux12.IN333
msg[164] => Mux11.IN332
msg[165] => Mux10.IN331
msg[166] => Mux9.IN330
msg[167] => Mux8.IN329
msg[168] => Mux15.IN344
msg[169] => Mux14.IN343
msg[170] => Mux13.IN342
msg[171] => Mux12.IN341
msg[172] => Mux11.IN340
msg[173] => Mux10.IN339
msg[174] => Mux9.IN338
msg[175] => Mux8.IN337
msg[176] => Mux15.IN352
msg[177] => Mux14.IN351
msg[178] => Mux13.IN350
msg[179] => Mux12.IN349
msg[180] => Mux11.IN348
msg[181] => Mux10.IN347
msg[182] => Mux9.IN346
msg[183] => Mux8.IN345
msg[184] => Mux15.IN360
msg[185] => Mux14.IN359
msg[186] => Mux13.IN358
msg[187] => Mux12.IN357
msg[188] => Mux11.IN356
msg[189] => Mux10.IN355
msg[190] => Mux9.IN354
msg[191] => Mux8.IN353
msg[192] => Mux15.IN304
msg[193] => Mux14.IN303
msg[194] => Mux13.IN302
msg[195] => Mux12.IN301
msg[196] => Mux11.IN300
msg[197] => Mux10.IN299
msg[198] => Mux9.IN298
msg[199] => Mux8.IN297
msg[200] => Mux15.IN312
msg[201] => Mux14.IN311
msg[202] => Mux13.IN310
msg[203] => Mux12.IN309
msg[204] => Mux11.IN308
msg[205] => Mux10.IN307
msg[206] => Mux9.IN306
msg[207] => Mux8.IN305
msg[208] => Mux15.IN320
msg[209] => Mux14.IN319
msg[210] => Mux13.IN318
msg[211] => Mux12.IN317
msg[212] => Mux11.IN316
msg[213] => Mux10.IN315
msg[214] => Mux9.IN314
msg[215] => Mux8.IN313
msg[216] => Mux15.IN328
msg[217] => Mux14.IN327
msg[218] => Mux13.IN326
msg[219] => Mux12.IN325
msg[220] => Mux11.IN324
msg[221] => Mux10.IN323
msg[222] => Mux9.IN322
msg[223] => Mux8.IN321
msg[224] => Mux15.IN272
msg[225] => Mux14.IN271
msg[226] => Mux13.IN270
msg[227] => Mux12.IN269
msg[228] => Mux11.IN268
msg[229] => Mux10.IN267
msg[230] => Mux9.IN266
msg[231] => Mux8.IN265
msg[232] => Mux15.IN280
msg[233] => Mux14.IN279
msg[234] => Mux13.IN278
msg[235] => Mux12.IN277
msg[236] => Mux11.IN276
msg[237] => Mux10.IN275
msg[238] => Mux9.IN274
msg[239] => Mux8.IN273
msg[240] => Mux15.IN288
msg[241] => Mux14.IN287
msg[242] => Mux13.IN286
msg[243] => Mux12.IN285
msg[244] => Mux11.IN284
msg[245] => Mux10.IN283
msg[246] => Mux9.IN282
msg[247] => Mux8.IN281
msg[248] => Mux15.IN296
msg[249] => Mux14.IN295
msg[250] => Mux13.IN294
msg[251] => Mux12.IN293
msg[252] => Mux11.IN292
msg[253] => Mux10.IN291
msg[254] => Mux9.IN290
msg[255] => Mux8.IN289
msg[256] => Mux15.IN240
msg[257] => Mux14.IN239
msg[258] => Mux13.IN238
msg[259] => Mux12.IN237
msg[260] => Mux11.IN236
msg[261] => Mux10.IN235
msg[262] => Mux9.IN234
msg[263] => Mux8.IN233
msg[264] => Mux15.IN248
msg[265] => Mux14.IN247
msg[266] => Mux13.IN246
msg[267] => Mux12.IN245
msg[268] => Mux11.IN244
msg[269] => Mux10.IN243
msg[270] => Mux9.IN242
msg[271] => Mux8.IN241
msg[272] => Mux15.IN256
msg[273] => Mux14.IN255
msg[274] => Mux13.IN254
msg[275] => Mux12.IN253
msg[276] => Mux11.IN252
msg[277] => Mux10.IN251
msg[278] => Mux9.IN250
msg[279] => Mux8.IN249
msg[280] => Mux15.IN264
msg[281] => Mux14.IN263
msg[282] => Mux13.IN262
msg[283] => Mux12.IN261
msg[284] => Mux11.IN260
msg[285] => Mux10.IN259
msg[286] => Mux9.IN258
msg[287] => Mux8.IN257
msg[288] => Mux15.IN208
msg[289] => Mux14.IN207
msg[290] => Mux13.IN206
msg[291] => Mux12.IN205
msg[292] => Mux11.IN204
msg[293] => Mux10.IN203
msg[294] => Mux9.IN202
msg[295] => Mux8.IN201
msg[296] => Mux15.IN216
msg[297] => Mux14.IN215
msg[298] => Mux13.IN214
msg[299] => Mux12.IN213
msg[300] => Mux11.IN212
msg[301] => Mux10.IN211
msg[302] => Mux9.IN210
msg[303] => Mux8.IN209
msg[304] => Mux15.IN224
msg[305] => Mux14.IN223
msg[306] => Mux13.IN222
msg[307] => Mux12.IN221
msg[308] => Mux11.IN220
msg[309] => Mux10.IN219
msg[310] => Mux9.IN218
msg[311] => Mux8.IN217
msg[312] => Mux15.IN232
msg[313] => Mux14.IN231
msg[314] => Mux13.IN230
msg[315] => Mux12.IN229
msg[316] => Mux11.IN228
msg[317] => Mux10.IN227
msg[318] => Mux9.IN226
msg[319] => Mux8.IN225
msg[320] => Mux15.IN176
msg[321] => Mux14.IN175
msg[322] => Mux13.IN174
msg[323] => Mux12.IN173
msg[324] => Mux11.IN172
msg[325] => Mux10.IN171
msg[326] => Mux9.IN170
msg[327] => Mux8.IN169
msg[328] => Mux15.IN184
msg[329] => Mux14.IN183
msg[330] => Mux13.IN182
msg[331] => Mux12.IN181
msg[332] => Mux11.IN180
msg[333] => Mux10.IN179
msg[334] => Mux9.IN178
msg[335] => Mux8.IN177
msg[336] => Mux15.IN192
msg[337] => Mux14.IN191
msg[338] => Mux13.IN190
msg[339] => Mux12.IN189
msg[340] => Mux11.IN188
msg[341] => Mux10.IN187
msg[342] => Mux9.IN186
msg[343] => Mux8.IN185
msg[344] => Mux15.IN200
msg[345] => Mux14.IN199
msg[346] => Mux13.IN198
msg[347] => Mux12.IN197
msg[348] => Mux11.IN196
msg[349] => Mux10.IN195
msg[350] => Mux9.IN194
msg[351] => Mux8.IN193
msg[352] => Mux15.IN144
msg[353] => Mux14.IN143
msg[354] => Mux13.IN142
msg[355] => Mux12.IN141
msg[356] => Mux11.IN140
msg[357] => Mux10.IN139
msg[358] => Mux9.IN138
msg[359] => Mux8.IN137
msg[360] => Mux15.IN152
msg[361] => Mux14.IN151
msg[362] => Mux13.IN150
msg[363] => Mux12.IN149
msg[364] => Mux11.IN148
msg[365] => Mux10.IN147
msg[366] => Mux9.IN146
msg[367] => Mux8.IN145
msg[368] => Mux15.IN160
msg[369] => Mux14.IN159
msg[370] => Mux13.IN158
msg[371] => Mux12.IN157
msg[372] => Mux11.IN156
msg[373] => Mux10.IN155
msg[374] => Mux9.IN154
msg[375] => Mux8.IN153
msg[376] => Mux15.IN168
msg[377] => Mux14.IN167
msg[378] => Mux13.IN166
msg[379] => Mux12.IN165
msg[380] => Mux11.IN164
msg[381] => Mux10.IN163
msg[382] => Mux9.IN162
msg[383] => Mux8.IN161
msg[384] => Mux15.IN112
msg[385] => Mux14.IN111
msg[386] => Mux13.IN110
msg[387] => Mux12.IN109
msg[388] => Mux11.IN108
msg[389] => Mux10.IN107
msg[390] => Mux9.IN106
msg[391] => Mux8.IN105
msg[392] => Mux15.IN120
msg[393] => Mux14.IN119
msg[394] => Mux13.IN118
msg[395] => Mux12.IN117
msg[396] => Mux11.IN116
msg[397] => Mux10.IN115
msg[398] => Mux9.IN114
msg[399] => Mux8.IN113
msg[400] => Mux15.IN128
msg[401] => Mux14.IN127
msg[402] => Mux13.IN126
msg[403] => Mux12.IN125
msg[404] => Mux11.IN124
msg[405] => Mux10.IN123
msg[406] => Mux9.IN122
msg[407] => Mux8.IN121
msg[408] => Mux15.IN136
msg[409] => Mux14.IN135
msg[410] => Mux13.IN134
msg[411] => Mux12.IN133
msg[412] => Mux11.IN132
msg[413] => Mux10.IN131
msg[414] => Mux9.IN130
msg[415] => Mux8.IN129
msg[416] => Mux15.IN80
msg[417] => Mux14.IN79
msg[418] => Mux13.IN78
msg[419] => Mux12.IN77
msg[420] => Mux11.IN76
msg[421] => Mux10.IN75
msg[422] => Mux9.IN74
msg[423] => Mux8.IN73
msg[424] => Mux15.IN88
msg[425] => Mux14.IN87
msg[426] => Mux13.IN86
msg[427] => Mux12.IN85
msg[428] => Mux11.IN84
msg[429] => Mux10.IN83
msg[430] => Mux9.IN82
msg[431] => Mux8.IN81
msg[432] => Mux15.IN96
msg[433] => Mux14.IN95
msg[434] => Mux13.IN94
msg[435] => Mux12.IN93
msg[436] => Mux11.IN92
msg[437] => Mux10.IN91
msg[438] => Mux9.IN90
msg[439] => Mux8.IN89
msg[440] => Mux15.IN104
msg[441] => Mux14.IN103
msg[442] => Mux13.IN102
msg[443] => Mux12.IN101
msg[444] => Mux11.IN100
msg[445] => Mux10.IN99
msg[446] => Mux9.IN98
msg[447] => Mux8.IN97
msg[448] => Mux15.IN48
msg[449] => Mux14.IN47
msg[450] => Mux13.IN46
msg[451] => Mux12.IN45
msg[452] => Mux11.IN44
msg[453] => Mux10.IN43
msg[454] => Mux9.IN42
msg[455] => Mux8.IN41
msg[456] => Mux15.IN56
msg[457] => Mux14.IN55
msg[458] => Mux13.IN54
msg[459] => Mux12.IN53
msg[460] => Mux11.IN52
msg[461] => Mux10.IN51
msg[462] => Mux9.IN50
msg[463] => Mux8.IN49
msg[464] => Mux15.IN64
msg[465] => Mux14.IN63
msg[466] => Mux13.IN62
msg[467] => Mux12.IN61
msg[468] => Mux11.IN60
msg[469] => Mux10.IN59
msg[470] => Mux9.IN58
msg[471] => Mux8.IN57
msg[472] => Mux15.IN72
msg[473] => Mux14.IN71
msg[474] => Mux13.IN70
msg[475] => Mux12.IN69
msg[476] => Mux11.IN68
msg[477] => Mux10.IN67
msg[478] => Mux9.IN66
msg[479] => Mux8.IN65
lcd_rs <= lcd_rs~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_en <= lcd_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[0] <= lcd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[1] <= lcd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[2] <= lcd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[3] <= lcd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
activated <= activated~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|talking:talking_u
rst => new_msg.ACLR
rst => msg[0]~reg0.ACLR
rst => msg[1]~reg0.ACLR
rst => msg[2]~reg0.ACLR
rst => msg[3]~reg0.ACLR
rst => msg[4]~reg0.ACLR
rst => msg[5]~reg0.PRESET
rst => msg[6]~reg0.ACLR
rst => msg[7]~reg0.ACLR
rst => msg[8]~reg0.ACLR
rst => msg[9]~reg0.ACLR
rst => msg[10]~reg0.ACLR
rst => msg[11]~reg0.ACLR
rst => msg[12]~reg0.ACLR
rst => msg[13]~reg0.PRESET
rst => msg[14]~reg0.ACLR
rst => msg[15]~reg0.ACLR
rst => msg[16]~reg0.ACLR
rst => msg[17]~reg0.ACLR
rst => msg[18]~reg0.ACLR
rst => msg[19]~reg0.ACLR
rst => msg[20]~reg0.ACLR
rst => msg[21]~reg0.PRESET
rst => msg[22]~reg0.ACLR
rst => msg[23]~reg0.ACLR
rst => msg[24]~reg0.ACLR
rst => msg[25]~reg0.ACLR
rst => msg[26]~reg0.ACLR
rst => msg[27]~reg0.ACLR
rst => msg[28]~reg0.ACLR
rst => msg[29]~reg0.PRESET
rst => msg[30]~reg0.ACLR
rst => msg[31]~reg0.ACLR
rst => msg[32]~reg0.ACLR
rst => msg[33]~reg0.ACLR
rst => msg[34]~reg0.ACLR
rst => msg[35]~reg0.ACLR
rst => msg[36]~reg0.ACLR
rst => msg[37]~reg0.PRESET
rst => msg[38]~reg0.ACLR
rst => msg[39]~reg0.ACLR
rst => msg[40]~reg0.ACLR
rst => msg[41]~reg0.ACLR
rst => msg[42]~reg0.ACLR
rst => msg[43]~reg0.ACLR
rst => msg[44]~reg0.ACLR
rst => msg[45]~reg0.PRESET
rst => msg[46]~reg0.ACLR
rst => msg[47]~reg0.ACLR
rst => msg[48]~reg0.ACLR
rst => msg[49]~reg0.ACLR
rst => msg[50]~reg0.ACLR
rst => msg[51]~reg0.ACLR
rst => msg[52]~reg0.ACLR
rst => msg[53]~reg0.PRESET
rst => msg[54]~reg0.ACLR
rst => msg[55]~reg0.ACLR
rst => msg[56]~reg0.ACLR
rst => msg[57]~reg0.ACLR
rst => msg[58]~reg0.ACLR
rst => msg[59]~reg0.ACLR
rst => msg[60]~reg0.ACLR
rst => msg[61]~reg0.PRESET
rst => msg[62]~reg0.ACLR
rst => msg[63]~reg0.ACLR
rst => msg[64]~reg0.ACLR
rst => msg[65]~reg0.ACLR
rst => msg[66]~reg0.ACLR
rst => msg[67]~reg0.ACLR
rst => msg[68]~reg0.ACLR
rst => msg[69]~reg0.PRESET
rst => msg[70]~reg0.ACLR
rst => msg[71]~reg0.ACLR
rst => msg[72]~reg0.ACLR
rst => msg[73]~reg0.ACLR
rst => msg[74]~reg0.ACLR
rst => msg[75]~reg0.ACLR
rst => msg[76]~reg0.ACLR
rst => msg[77]~reg0.PRESET
rst => msg[78]~reg0.ACLR
rst => msg[79]~reg0.ACLR
rst => msg[80]~reg0.ACLR
rst => msg[81]~reg0.ACLR
rst => msg[82]~reg0.ACLR
rst => msg[83]~reg0.ACLR
rst => msg[84]~reg0.ACLR
rst => msg[85]~reg0.PRESET
rst => msg[86]~reg0.ACLR
rst => msg[87]~reg0.ACLR
rst => msg[88]~reg0.ACLR
rst => msg[89]~reg0.ACLR
rst => msg[90]~reg0.ACLR
rst => msg[91]~reg0.ACLR
rst => msg[92]~reg0.ACLR
rst => msg[93]~reg0.PRESET
rst => msg[94]~reg0.ACLR
rst => msg[95]~reg0.ACLR
rst => msg[96]~reg0.ACLR
rst => msg[97]~reg0.ACLR
rst => msg[98]~reg0.ACLR
rst => msg[99]~reg0.ACLR
rst => msg[100]~reg0.ACLR
rst => msg[101]~reg0.PRESET
rst => msg[102]~reg0.ACLR
rst => msg[103]~reg0.ACLR
rst => msg[104]~reg0.ACLR
rst => msg[105]~reg0.ACLR
rst => msg[106]~reg0.ACLR
rst => msg[107]~reg0.ACLR
rst => msg[108]~reg0.ACLR
rst => msg[109]~reg0.PRESET
rst => msg[110]~reg0.ACLR
rst => msg[111]~reg0.ACLR
rst => msg[112]~reg0.ACLR
rst => msg[113]~reg0.ACLR
rst => msg[114]~reg0.ACLR
rst => msg[115]~reg0.ACLR
rst => msg[116]~reg0.ACLR
rst => msg[117]~reg0.PRESET
rst => msg[118]~reg0.ACLR
rst => msg[119]~reg0.ACLR
rst => msg[120]~reg0.ACLR
rst => msg[121]~reg0.ACLR
rst => msg[122]~reg0.ACLR
rst => msg[123]~reg0.ACLR
rst => msg[124]~reg0.ACLR
rst => msg[125]~reg0.PRESET
rst => msg[126]~reg0.ACLR
rst => msg[127]~reg0.ACLR
rst => msg[128]~reg0.ACLR
rst => msg[129]~reg0.ACLR
rst => msg[130]~reg0.ACLR
rst => msg[131]~reg0.ACLR
rst => msg[132]~reg0.ACLR
rst => msg[133]~reg0.PRESET
rst => msg[134]~reg0.ACLR
rst => msg[135]~reg0.ACLR
rst => msg[136]~reg0.ACLR
rst => msg[137]~reg0.ACLR
rst => msg[138]~reg0.ACLR
rst => msg[139]~reg0.ACLR
rst => msg[140]~reg0.ACLR
rst => msg[141]~reg0.PRESET
rst => msg[142]~reg0.ACLR
rst => msg[143]~reg0.ACLR
rst => msg[144]~reg0.ACLR
rst => msg[145]~reg0.ACLR
rst => msg[146]~reg0.ACLR
rst => msg[147]~reg0.ACLR
rst => msg[148]~reg0.ACLR
rst => msg[149]~reg0.PRESET
rst => msg[150]~reg0.ACLR
rst => msg[151]~reg0.ACLR
rst => msg[152]~reg0.ACLR
rst => msg[153]~reg0.ACLR
rst => msg[154]~reg0.ACLR
rst => msg[155]~reg0.ACLR
rst => msg[156]~reg0.ACLR
rst => msg[157]~reg0.PRESET
rst => msg[158]~reg0.ACLR
rst => msg[159]~reg0.ACLR
rst => msg[160]~reg0.ACLR
rst => msg[161]~reg0.ACLR
rst => msg[162]~reg0.ACLR
rst => msg[163]~reg0.ACLR
rst => msg[164]~reg0.ACLR
rst => msg[165]~reg0.PRESET
rst => msg[166]~reg0.ACLR
rst => msg[167]~reg0.ACLR
rst => msg[168]~reg0.ACLR
rst => msg[169]~reg0.ACLR
rst => msg[170]~reg0.ACLR
rst => msg[171]~reg0.ACLR
rst => msg[172]~reg0.ACLR
rst => msg[173]~reg0.PRESET
rst => msg[174]~reg0.ACLR
rst => msg[175]~reg0.ACLR
rst => msg[176]~reg0.ACLR
rst => msg[177]~reg0.ACLR
rst => msg[178]~reg0.ACLR
rst => msg[179]~reg0.ACLR
rst => msg[180]~reg0.ACLR
rst => msg[181]~reg0.PRESET
rst => msg[182]~reg0.ACLR
rst => msg[183]~reg0.ACLR
rst => msg[184]~reg0.ACLR
rst => msg[185]~reg0.ACLR
rst => msg[186]~reg0.ACLR
rst => msg[187]~reg0.ACLR
rst => msg[188]~reg0.ACLR
rst => msg[189]~reg0.PRESET
rst => msg[190]~reg0.ACLR
rst => msg[191]~reg0.ACLR
rst => msg[192]~reg0.ACLR
rst => msg[193]~reg0.ACLR
rst => msg[194]~reg0.ACLR
rst => msg[195]~reg0.ACLR
rst => msg[196]~reg0.ACLR
rst => msg[197]~reg0.PRESET
rst => msg[198]~reg0.ACLR
rst => msg[199]~reg0.ACLR
rst => msg[200]~reg0.ACLR
rst => msg[201]~reg0.ACLR
rst => msg[202]~reg0.ACLR
rst => msg[203]~reg0.ACLR
rst => msg[204]~reg0.ACLR
rst => msg[205]~reg0.PRESET
rst => msg[206]~reg0.ACLR
rst => msg[207]~reg0.ACLR
rst => msg[208]~reg0.ACLR
rst => msg[209]~reg0.ACLR
rst => msg[210]~reg0.ACLR
rst => msg[211]~reg0.ACLR
rst => msg[212]~reg0.ACLR
rst => msg[213]~reg0.PRESET
rst => msg[214]~reg0.ACLR
rst => msg[215]~reg0.ACLR
rst => msg[216]~reg0.ACLR
rst => msg[217]~reg0.ACLR
rst => msg[218]~reg0.ACLR
rst => msg[219]~reg0.ACLR
rst => msg[220]~reg0.ACLR
rst => msg[221]~reg0.PRESET
rst => msg[222]~reg0.ACLR
rst => msg[223]~reg0.ACLR
rst => msg[224]~reg0.ACLR
rst => msg[225]~reg0.ACLR
rst => msg[226]~reg0.ACLR
rst => msg[227]~reg0.ACLR
rst => msg[228]~reg0.ACLR
rst => msg[229]~reg0.PRESET
rst => msg[230]~reg0.ACLR
rst => msg[231]~reg0.ACLR
rst => msg[232]~reg0.ACLR
rst => msg[233]~reg0.ACLR
rst => msg[234]~reg0.ACLR
rst => msg[235]~reg0.ACLR
rst => msg[236]~reg0.ACLR
rst => msg[237]~reg0.PRESET
rst => msg[238]~reg0.ACLR
rst => msg[239]~reg0.ACLR
rst => msg[240]~reg0.ACLR
rst => msg[241]~reg0.ACLR
rst => msg[242]~reg0.ACLR
rst => msg[243]~reg0.ACLR
rst => msg[244]~reg0.ACLR
rst => msg[245]~reg0.PRESET
rst => msg[246]~reg0.ACLR
rst => msg[247]~reg0.ACLR
rst => msg[248]~reg0.ACLR
rst => msg[249]~reg0.ACLR
rst => msg[250]~reg0.ACLR
rst => msg[251]~reg0.ACLR
rst => msg[252]~reg0.ACLR
rst => msg[253]~reg0.PRESET
rst => msg[254]~reg0.ACLR
rst => msg[255]~reg0.ACLR
rst => msg[256]~reg0.ACLR
rst => msg[257]~reg0.ACLR
rst => msg[258]~reg0.ACLR
rst => msg[259]~reg0.ACLR
rst => msg[260]~reg0.ACLR
rst => msg[261]~reg0.PRESET
rst => msg[262]~reg0.ACLR
rst => msg[263]~reg0.ACLR
rst => msg[264]~reg0.ACLR
rst => msg[265]~reg0.ACLR
rst => msg[266]~reg0.ACLR
rst => msg[267]~reg0.ACLR
rst => msg[268]~reg0.ACLR
rst => msg[269]~reg0.PRESET
rst => msg[270]~reg0.ACLR
rst => msg[271]~reg0.ACLR
rst => msg[272]~reg0.ACLR
rst => msg[273]~reg0.ACLR
rst => msg[274]~reg0.ACLR
rst => msg[275]~reg0.ACLR
rst => msg[276]~reg0.ACLR
rst => msg[277]~reg0.PRESET
rst => msg[278]~reg0.ACLR
rst => msg[279]~reg0.ACLR
rst => msg[280]~reg0.ACLR
rst => msg[281]~reg0.ACLR
rst => msg[282]~reg0.ACLR
rst => msg[283]~reg0.ACLR
rst => msg[284]~reg0.ACLR
rst => msg[285]~reg0.PRESET
rst => msg[286]~reg0.ACLR
rst => msg[287]~reg0.ACLR
rst => msg[288]~reg0.ACLR
rst => msg[289]~reg0.ACLR
rst => msg[290]~reg0.ACLR
rst => msg[291]~reg0.ACLR
rst => msg[292]~reg0.ACLR
rst => msg[293]~reg0.PRESET
rst => msg[294]~reg0.ACLR
rst => msg[295]~reg0.ACLR
rst => msg[296]~reg0.ACLR
rst => msg[297]~reg0.ACLR
rst => msg[298]~reg0.ACLR
rst => msg[299]~reg0.ACLR
rst => msg[300]~reg0.ACLR
rst => msg[301]~reg0.PRESET
rst => msg[302]~reg0.ACLR
rst => msg[303]~reg0.ACLR
rst => msg[304]~reg0.ACLR
rst => msg[305]~reg0.PRESET
rst => msg[306]~reg0.PRESET
rst => msg[307]~reg0.PRESET
rst => msg[308]~reg0.ACLR
rst => msg[309]~reg0.PRESET
rst => msg[310]~reg0.ACLR
rst => msg[311]~reg0.ACLR
rst => msg[312]~reg0.PRESET
rst => msg[313]~reg0.ACLR
rst => msg[314]~reg0.PRESET
rst => msg[315]~reg0.ACLR
rst => msg[316]~reg0.ACLR
rst => msg[317]~reg0.PRESET
rst => msg[318]~reg0.PRESET
rst => msg[319]~reg0.ACLR
rst => msg[320]~reg0.PRESET
rst => msg[321]~reg0.ACLR
rst => msg[322]~reg0.PRESET
rst => msg[323]~reg0.PRESET
rst => msg[324]~reg0.ACLR
rst => msg[325]~reg0.PRESET
rst => msg[326]~reg0.PRESET
rst => msg[327]~reg0.ACLR
rst => msg[328]~reg0.PRESET
rst => msg[329]~reg0.ACLR
rst => msg[330]~reg0.ACLR
rst => msg[331]~reg0.ACLR
rst => msg[332]~reg0.ACLR
rst => msg[333]~reg0.PRESET
rst => msg[334]~reg0.PRESET
rst => msg[335]~reg0.ACLR
rst => msg[336]~reg0.PRESET
rst => msg[337]~reg0.PRESET
rst => msg[338]~reg0.PRESET
rst => msg[339]~reg0.ACLR
rst => msg[340]~reg0.ACLR
rst => msg[341]~reg0.PRESET
rst => msg[342]~reg0.PRESET
rst => msg[343]~reg0.ACLR
rst => msg[344]~reg0.ACLR
rst => msg[345]~reg0.ACLR
rst => msg[346]~reg0.ACLR
rst => msg[347]~reg0.ACLR
rst => msg[348]~reg0.ACLR
rst => msg[349]~reg0.PRESET
rst => msg[350]~reg0.ACLR
rst => msg[351]~reg0.ACLR
rst => msg[352]~reg0.PRESET
rst => msg[353]~reg0.ACLR
rst => msg[354]~reg0.ACLR
rst => msg[355]~reg0.ACLR
rst => msg[356]~reg0.ACLR
rst => msg[357]~reg0.PRESET
rst => msg[358]~reg0.PRESET
rst => msg[359]~reg0.ACLR
rst => msg[360]~reg0.ACLR
rst => msg[361]~reg0.ACLR
rst => msg[362]~reg0.ACLR
rst => msg[363]~reg0.ACLR
rst => msg[364]~reg0.ACLR
rst => msg[365]~reg0.PRESET
rst => msg[366]~reg0.ACLR
rst => msg[367]~reg0.ACLR
rst => msg[368]~reg0.PRESET
rst => msg[369]~reg0.ACLR
rst => msg[370]~reg0.ACLR
rst => msg[371]~reg0.PRESET
rst => msg[372]~reg0.PRESET
rst => msg[373]~reg0.PRESET
rst => msg[374]~reg0.PRESET
rst => msg[375]~reg0.ACLR
rst => msg[376]~reg0.PRESET
rst => msg[377]~reg0.ACLR
rst => msg[378]~reg0.ACLR
rst => msg[379]~reg0.ACLR
rst => msg[380]~reg0.ACLR
rst => msg[381]~reg0.PRESET
rst => msg[382]~reg0.PRESET
rst => msg[383]~reg0.ACLR
rst => msg[384]~reg0.ACLR
rst => msg[385]~reg0.ACLR
rst => msg[386]~reg0.PRESET
rst => msg[387]~reg0.PRESET
rst => msg[388]~reg0.ACLR
rst => msg[389]~reg0.PRESET
rst => msg[390]~reg0.PRESET
rst => msg[391]~reg0.ACLR
rst => msg[392]~reg0.ACLR
rst => msg[393]~reg0.ACLR
rst => msg[394]~reg0.ACLR
rst => msg[395]~reg0.ACLR
rst => msg[396]~reg0.PRESET
rst => msg[397]~reg0.PRESET
rst => msg[398]~reg0.PRESET
rst => msg[399]~reg0.ACLR
rst => msg[400]~reg0.ACLR
rst => msg[401]~reg0.ACLR
rst => msg[402]~reg0.ACLR
rst => msg[403]~reg0.ACLR
rst => msg[404]~reg0.ACLR
rst => msg[405]~reg0.PRESET
rst => msg[406]~reg0.ACLR
rst => msg[407]~reg0.ACLR
rst => msg[408]~reg0.PRESET
rst => msg[409]~reg0.PRESET
rst => msg[410]~reg0.PRESET
rst => msg[411]~reg0.PRESET
rst => msg[412]~reg0.ACLR
rst => msg[413]~reg0.PRESET
rst => msg[414]~reg0.PRESET
rst => msg[415]~reg0.ACLR
rst => msg[416]~reg0.ACLR
rst => msg[417]~reg0.ACLR
rst => msg[418]~reg0.PRESET
rst => msg[419]~reg0.ACLR
rst => msg[420]~reg0.PRESET
rst => msg[421]~reg0.PRESET
rst => msg[422]~reg0.PRESET
rst => msg[423]~reg0.ACLR
rst => msg[424]~reg0.ACLR
rst => msg[425]~reg0.ACLR
rst => msg[426]~reg0.ACLR
rst => msg[427]~reg0.ACLR
rst => msg[428]~reg0.ACLR
rst => msg[429]~reg0.PRESET
rst => msg[430]~reg0.ACLR
rst => msg[431]~reg0.ACLR
rst => msg[432]~reg0.ACLR
rst => msg[433]~reg0.ACLR
rst => msg[434]~reg0.PRESET
rst => msg[435]~reg0.ACLR
rst => msg[436]~reg0.PRESET
rst => msg[437]~reg0.PRESET
rst => msg[438]~reg0.PRESET
rst => msg[439]~reg0.ACLR
rst => msg[440]~reg0.ACLR
rst => msg[441]~reg0.PRESET
rst => msg[442]~reg0.PRESET
rst => msg[443]~reg0.PRESET
rst => msg[444]~reg0.ACLR
rst => msg[445]~reg0.PRESET
rst => msg[446]~reg0.PRESET
rst => msg[447]~reg0.ACLR
rst => msg[448]~reg0.PRESET
rst => msg[449]~reg0.ACLR
rst => msg[450]~reg0.ACLR
rst => msg[451]~reg0.ACLR
rst => msg[452]~reg0.ACLR
rst => msg[453]~reg0.PRESET
rst => msg[454]~reg0.PRESET
rst => msg[455]~reg0.ACLR
rst => msg[456]~reg0.PRESET
rst => msg[457]~reg0.PRESET
rst => msg[458]~reg0.PRESET
rst => msg[459]~reg0.ACLR
rst => msg[460]~reg0.PRESET
rst => msg[461]~reg0.PRESET
rst => msg[462]~reg0.PRESET
rst => msg[463]~reg0.ACLR
rst => msg[464]~reg0.ACLR
rst => msg[465]~reg0.ACLR
rst => msg[466]~reg0.ACLR
rst => msg[467]~reg0.ACLR
rst => msg[468]~reg0.ACLR
rst => msg[469]~reg0.PRESET
rst => msg[470]~reg0.ACLR
rst => msg[471]~reg0.ACLR
rst => msg[472]~reg0.PRESET
rst => msg[473]~reg0.ACLR
rst => msg[474]~reg0.ACLR
rst => msg[475]~reg0.PRESET
rst => msg[476]~reg0.ACLR
rst => msg[477]~reg0.ACLR
rst => msg[478]~reg0.PRESET
rst => msg[479]~reg0.ACLR
rst => msg_time_counter[0].PRESET
rst => msg_time_counter[1].ACLR
rst => msg_time_counter[2].PRESET
rst => msg_time_counter[3].ACLR
rst => msg_time_counter[4].ACLR
rst => msg_time_counter[5].ACLR
rst => msg_time_counter[6].ACLR
rst => msg_time_counter[7].ACLR
clk => new_msg.CLK
clk => msg[0]~reg0.CLK
clk => msg[1]~reg0.CLK
clk => msg[2]~reg0.CLK
clk => msg[3]~reg0.CLK
clk => msg[4]~reg0.CLK
clk => msg[5]~reg0.CLK
clk => msg[6]~reg0.CLK
clk => msg[7]~reg0.CLK
clk => msg[8]~reg0.CLK
clk => msg[9]~reg0.CLK
clk => msg[10]~reg0.CLK
clk => msg[11]~reg0.CLK
clk => msg[12]~reg0.CLK
clk => msg[13]~reg0.CLK
clk => msg[14]~reg0.CLK
clk => msg[15]~reg0.CLK
clk => msg[16]~reg0.CLK
clk => msg[17]~reg0.CLK
clk => msg[18]~reg0.CLK
clk => msg[19]~reg0.CLK
clk => msg[20]~reg0.CLK
clk => msg[21]~reg0.CLK
clk => msg[22]~reg0.CLK
clk => msg[23]~reg0.CLK
clk => msg[24]~reg0.CLK
clk => msg[25]~reg0.CLK
clk => msg[26]~reg0.CLK
clk => msg[27]~reg0.CLK
clk => msg[28]~reg0.CLK
clk => msg[29]~reg0.CLK
clk => msg[30]~reg0.CLK
clk => msg[31]~reg0.CLK
clk => msg[32]~reg0.CLK
clk => msg[33]~reg0.CLK
clk => msg[34]~reg0.CLK
clk => msg[35]~reg0.CLK
clk => msg[36]~reg0.CLK
clk => msg[37]~reg0.CLK
clk => msg[38]~reg0.CLK
clk => msg[39]~reg0.CLK
clk => msg[40]~reg0.CLK
clk => msg[41]~reg0.CLK
clk => msg[42]~reg0.CLK
clk => msg[43]~reg0.CLK
clk => msg[44]~reg0.CLK
clk => msg[45]~reg0.CLK
clk => msg[46]~reg0.CLK
clk => msg[47]~reg0.CLK
clk => msg[48]~reg0.CLK
clk => msg[49]~reg0.CLK
clk => msg[50]~reg0.CLK
clk => msg[51]~reg0.CLK
clk => msg[52]~reg0.CLK
clk => msg[53]~reg0.CLK
clk => msg[54]~reg0.CLK
clk => msg[55]~reg0.CLK
clk => msg[56]~reg0.CLK
clk => msg[57]~reg0.CLK
clk => msg[58]~reg0.CLK
clk => msg[59]~reg0.CLK
clk => msg[60]~reg0.CLK
clk => msg[61]~reg0.CLK
clk => msg[62]~reg0.CLK
clk => msg[63]~reg0.CLK
clk => msg[64]~reg0.CLK
clk => msg[65]~reg0.CLK
clk => msg[66]~reg0.CLK
clk => msg[67]~reg0.CLK
clk => msg[68]~reg0.CLK
clk => msg[69]~reg0.CLK
clk => msg[70]~reg0.CLK
clk => msg[71]~reg0.CLK
clk => msg[72]~reg0.CLK
clk => msg[73]~reg0.CLK
clk => msg[74]~reg0.CLK
clk => msg[75]~reg0.CLK
clk => msg[76]~reg0.CLK
clk => msg[77]~reg0.CLK
clk => msg[78]~reg0.CLK
clk => msg[79]~reg0.CLK
clk => msg[80]~reg0.CLK
clk => msg[81]~reg0.CLK
clk => msg[82]~reg0.CLK
clk => msg[83]~reg0.CLK
clk => msg[84]~reg0.CLK
clk => msg[85]~reg0.CLK
clk => msg[86]~reg0.CLK
clk => msg[87]~reg0.CLK
clk => msg[88]~reg0.CLK
clk => msg[89]~reg0.CLK
clk => msg[90]~reg0.CLK
clk => msg[91]~reg0.CLK
clk => msg[92]~reg0.CLK
clk => msg[93]~reg0.CLK
clk => msg[94]~reg0.CLK
clk => msg[95]~reg0.CLK
clk => msg[96]~reg0.CLK
clk => msg[97]~reg0.CLK
clk => msg[98]~reg0.CLK
clk => msg[99]~reg0.CLK
clk => msg[100]~reg0.CLK
clk => msg[101]~reg0.CLK
clk => msg[102]~reg0.CLK
clk => msg[103]~reg0.CLK
clk => msg[104]~reg0.CLK
clk => msg[105]~reg0.CLK
clk => msg[106]~reg0.CLK
clk => msg[107]~reg0.CLK
clk => msg[108]~reg0.CLK
clk => msg[109]~reg0.CLK
clk => msg[110]~reg0.CLK
clk => msg[111]~reg0.CLK
clk => msg[112]~reg0.CLK
clk => msg[113]~reg0.CLK
clk => msg[114]~reg0.CLK
clk => msg[115]~reg0.CLK
clk => msg[116]~reg0.CLK
clk => msg[117]~reg0.CLK
clk => msg[118]~reg0.CLK
clk => msg[119]~reg0.CLK
clk => msg[120]~reg0.CLK
clk => msg[121]~reg0.CLK
clk => msg[122]~reg0.CLK
clk => msg[123]~reg0.CLK
clk => msg[124]~reg0.CLK
clk => msg[125]~reg0.CLK
clk => msg[126]~reg0.CLK
clk => msg[127]~reg0.CLK
clk => msg[128]~reg0.CLK
clk => msg[129]~reg0.CLK
clk => msg[130]~reg0.CLK
clk => msg[131]~reg0.CLK
clk => msg[132]~reg0.CLK
clk => msg[133]~reg0.CLK
clk => msg[134]~reg0.CLK
clk => msg[135]~reg0.CLK
clk => msg[136]~reg0.CLK
clk => msg[137]~reg0.CLK
clk => msg[138]~reg0.CLK
clk => msg[139]~reg0.CLK
clk => msg[140]~reg0.CLK
clk => msg[141]~reg0.CLK
clk => msg[142]~reg0.CLK
clk => msg[143]~reg0.CLK
clk => msg[144]~reg0.CLK
clk => msg[145]~reg0.CLK
clk => msg[146]~reg0.CLK
clk => msg[147]~reg0.CLK
clk => msg[148]~reg0.CLK
clk => msg[149]~reg0.CLK
clk => msg[150]~reg0.CLK
clk => msg[151]~reg0.CLK
clk => msg[152]~reg0.CLK
clk => msg[153]~reg0.CLK
clk => msg[154]~reg0.CLK
clk => msg[155]~reg0.CLK
clk => msg[156]~reg0.CLK
clk => msg[157]~reg0.CLK
clk => msg[158]~reg0.CLK
clk => msg[159]~reg0.CLK
clk => msg[160]~reg0.CLK
clk => msg[161]~reg0.CLK
clk => msg[162]~reg0.CLK
clk => msg[163]~reg0.CLK
clk => msg[164]~reg0.CLK
clk => msg[165]~reg0.CLK
clk => msg[166]~reg0.CLK
clk => msg[167]~reg0.CLK
clk => msg[168]~reg0.CLK
clk => msg[169]~reg0.CLK
clk => msg[170]~reg0.CLK
clk => msg[171]~reg0.CLK
clk => msg[172]~reg0.CLK
clk => msg[173]~reg0.CLK
clk => msg[174]~reg0.CLK
clk => msg[175]~reg0.CLK
clk => msg[176]~reg0.CLK
clk => msg[177]~reg0.CLK
clk => msg[178]~reg0.CLK
clk => msg[179]~reg0.CLK
clk => msg[180]~reg0.CLK
clk => msg[181]~reg0.CLK
clk => msg[182]~reg0.CLK
clk => msg[183]~reg0.CLK
clk => msg[184]~reg0.CLK
clk => msg[185]~reg0.CLK
clk => msg[186]~reg0.CLK
clk => msg[187]~reg0.CLK
clk => msg[188]~reg0.CLK
clk => msg[189]~reg0.CLK
clk => msg[190]~reg0.CLK
clk => msg[191]~reg0.CLK
clk => msg[192]~reg0.CLK
clk => msg[193]~reg0.CLK
clk => msg[194]~reg0.CLK
clk => msg[195]~reg0.CLK
clk => msg[196]~reg0.CLK
clk => msg[197]~reg0.CLK
clk => msg[198]~reg0.CLK
clk => msg[199]~reg0.CLK
clk => msg[200]~reg0.CLK
clk => msg[201]~reg0.CLK
clk => msg[202]~reg0.CLK
clk => msg[203]~reg0.CLK
clk => msg[204]~reg0.CLK
clk => msg[205]~reg0.CLK
clk => msg[206]~reg0.CLK
clk => msg[207]~reg0.CLK
clk => msg[208]~reg0.CLK
clk => msg[209]~reg0.CLK
clk => msg[210]~reg0.CLK
clk => msg[211]~reg0.CLK
clk => msg[212]~reg0.CLK
clk => msg[213]~reg0.CLK
clk => msg[214]~reg0.CLK
clk => msg[215]~reg0.CLK
clk => msg[216]~reg0.CLK
clk => msg[217]~reg0.CLK
clk => msg[218]~reg0.CLK
clk => msg[219]~reg0.CLK
clk => msg[220]~reg0.CLK
clk => msg[221]~reg0.CLK
clk => msg[222]~reg0.CLK
clk => msg[223]~reg0.CLK
clk => msg[224]~reg0.CLK
clk => msg[225]~reg0.CLK
clk => msg[226]~reg0.CLK
clk => msg[227]~reg0.CLK
clk => msg[228]~reg0.CLK
clk => msg[229]~reg0.CLK
clk => msg[230]~reg0.CLK
clk => msg[231]~reg0.CLK
clk => msg[232]~reg0.CLK
clk => msg[233]~reg0.CLK
clk => msg[234]~reg0.CLK
clk => msg[235]~reg0.CLK
clk => msg[236]~reg0.CLK
clk => msg[237]~reg0.CLK
clk => msg[238]~reg0.CLK
clk => msg[239]~reg0.CLK
clk => msg[240]~reg0.CLK
clk => msg[241]~reg0.CLK
clk => msg[242]~reg0.CLK
clk => msg[243]~reg0.CLK
clk => msg[244]~reg0.CLK
clk => msg[245]~reg0.CLK
clk => msg[246]~reg0.CLK
clk => msg[247]~reg0.CLK
clk => msg[248]~reg0.CLK
clk => msg[249]~reg0.CLK
clk => msg[250]~reg0.CLK
clk => msg[251]~reg0.CLK
clk => msg[252]~reg0.CLK
clk => msg[253]~reg0.CLK
clk => msg[254]~reg0.CLK
clk => msg[255]~reg0.CLK
clk => msg[256]~reg0.CLK
clk => msg[257]~reg0.CLK
clk => msg[258]~reg0.CLK
clk => msg[259]~reg0.CLK
clk => msg[260]~reg0.CLK
clk => msg[261]~reg0.CLK
clk => msg[262]~reg0.CLK
clk => msg[263]~reg0.CLK
clk => msg[264]~reg0.CLK
clk => msg[265]~reg0.CLK
clk => msg[266]~reg0.CLK
clk => msg[267]~reg0.CLK
clk => msg[268]~reg0.CLK
clk => msg[269]~reg0.CLK
clk => msg[270]~reg0.CLK
clk => msg[271]~reg0.CLK
clk => msg[272]~reg0.CLK
clk => msg[273]~reg0.CLK
clk => msg[274]~reg0.CLK
clk => msg[275]~reg0.CLK
clk => msg[276]~reg0.CLK
clk => msg[277]~reg0.CLK
clk => msg[278]~reg0.CLK
clk => msg[279]~reg0.CLK
clk => msg[280]~reg0.CLK
clk => msg[281]~reg0.CLK
clk => msg[282]~reg0.CLK
clk => msg[283]~reg0.CLK
clk => msg[284]~reg0.CLK
clk => msg[285]~reg0.CLK
clk => msg[286]~reg0.CLK
clk => msg[287]~reg0.CLK
clk => msg[288]~reg0.CLK
clk => msg[289]~reg0.CLK
clk => msg[290]~reg0.CLK
clk => msg[291]~reg0.CLK
clk => msg[292]~reg0.CLK
clk => msg[293]~reg0.CLK
clk => msg[294]~reg0.CLK
clk => msg[295]~reg0.CLK
clk => msg[296]~reg0.CLK
clk => msg[297]~reg0.CLK
clk => msg[298]~reg0.CLK
clk => msg[299]~reg0.CLK
clk => msg[300]~reg0.CLK
clk => msg[301]~reg0.CLK
clk => msg[302]~reg0.CLK
clk => msg[303]~reg0.CLK
clk => msg[304]~reg0.CLK
clk => msg[305]~reg0.CLK
clk => msg[306]~reg0.CLK
clk => msg[307]~reg0.CLK
clk => msg[308]~reg0.CLK
clk => msg[309]~reg0.CLK
clk => msg[310]~reg0.CLK
clk => msg[311]~reg0.CLK
clk => msg[312]~reg0.CLK
clk => msg[313]~reg0.CLK
clk => msg[314]~reg0.CLK
clk => msg[315]~reg0.CLK
clk => msg[316]~reg0.CLK
clk => msg[317]~reg0.CLK
clk => msg[318]~reg0.CLK
clk => msg[319]~reg0.CLK
clk => msg[320]~reg0.CLK
clk => msg[321]~reg0.CLK
clk => msg[322]~reg0.CLK
clk => msg[323]~reg0.CLK
clk => msg[324]~reg0.CLK
clk => msg[325]~reg0.CLK
clk => msg[326]~reg0.CLK
clk => msg[327]~reg0.CLK
clk => msg[328]~reg0.CLK
clk => msg[329]~reg0.CLK
clk => msg[330]~reg0.CLK
clk => msg[331]~reg0.CLK
clk => msg[332]~reg0.CLK
clk => msg[333]~reg0.CLK
clk => msg[334]~reg0.CLK
clk => msg[335]~reg0.CLK
clk => msg[336]~reg0.CLK
clk => msg[337]~reg0.CLK
clk => msg[338]~reg0.CLK
clk => msg[339]~reg0.CLK
clk => msg[340]~reg0.CLK
clk => msg[341]~reg0.CLK
clk => msg[342]~reg0.CLK
clk => msg[343]~reg0.CLK
clk => msg[344]~reg0.CLK
clk => msg[345]~reg0.CLK
clk => msg[346]~reg0.CLK
clk => msg[347]~reg0.CLK
clk => msg[348]~reg0.CLK
clk => msg[349]~reg0.CLK
clk => msg[350]~reg0.CLK
clk => msg[351]~reg0.CLK
clk => msg[352]~reg0.CLK
clk => msg[353]~reg0.CLK
clk => msg[354]~reg0.CLK
clk => msg[355]~reg0.CLK
clk => msg[356]~reg0.CLK
clk => msg[357]~reg0.CLK
clk => msg[358]~reg0.CLK
clk => msg[359]~reg0.CLK
clk => msg[360]~reg0.CLK
clk => msg[361]~reg0.CLK
clk => msg[362]~reg0.CLK
clk => msg[363]~reg0.CLK
clk => msg[364]~reg0.CLK
clk => msg[365]~reg0.CLK
clk => msg[366]~reg0.CLK
clk => msg[367]~reg0.CLK
clk => msg[368]~reg0.CLK
clk => msg[369]~reg0.CLK
clk => msg[370]~reg0.CLK
clk => msg[371]~reg0.CLK
clk => msg[372]~reg0.CLK
clk => msg[373]~reg0.CLK
clk => msg[374]~reg0.CLK
clk => msg[375]~reg0.CLK
clk => msg[376]~reg0.CLK
clk => msg[377]~reg0.CLK
clk => msg[378]~reg0.CLK
clk => msg[379]~reg0.CLK
clk => msg[380]~reg0.CLK
clk => msg[381]~reg0.CLK
clk => msg[382]~reg0.CLK
clk => msg[383]~reg0.CLK
clk => msg[384]~reg0.CLK
clk => msg[385]~reg0.CLK
clk => msg[386]~reg0.CLK
clk => msg[387]~reg0.CLK
clk => msg[388]~reg0.CLK
clk => msg[389]~reg0.CLK
clk => msg[390]~reg0.CLK
clk => msg[391]~reg0.CLK
clk => msg[392]~reg0.CLK
clk => msg[393]~reg0.CLK
clk => msg[394]~reg0.CLK
clk => msg[395]~reg0.CLK
clk => msg[396]~reg0.CLK
clk => msg[397]~reg0.CLK
clk => msg[398]~reg0.CLK
clk => msg[399]~reg0.CLK
clk => msg[400]~reg0.CLK
clk => msg[401]~reg0.CLK
clk => msg[402]~reg0.CLK
clk => msg[403]~reg0.CLK
clk => msg[404]~reg0.CLK
clk => msg[405]~reg0.CLK
clk => msg[406]~reg0.CLK
clk => msg[407]~reg0.CLK
clk => msg[408]~reg0.CLK
clk => msg[409]~reg0.CLK
clk => msg[410]~reg0.CLK
clk => msg[411]~reg0.CLK
clk => msg[412]~reg0.CLK
clk => msg[413]~reg0.CLK
clk => msg[414]~reg0.CLK
clk => msg[415]~reg0.CLK
clk => msg[416]~reg0.CLK
clk => msg[417]~reg0.CLK
clk => msg[418]~reg0.CLK
clk => msg[419]~reg0.CLK
clk => msg[420]~reg0.CLK
clk => msg[421]~reg0.CLK
clk => msg[422]~reg0.CLK
clk => msg[423]~reg0.CLK
clk => msg[424]~reg0.CLK
clk => msg[425]~reg0.CLK
clk => msg[426]~reg0.CLK
clk => msg[427]~reg0.CLK
clk => msg[428]~reg0.CLK
clk => msg[429]~reg0.CLK
clk => msg[430]~reg0.CLK
clk => msg[431]~reg0.CLK
clk => msg[432]~reg0.CLK
clk => msg[433]~reg0.CLK
clk => msg[434]~reg0.CLK
clk => msg[435]~reg0.CLK
clk => msg[436]~reg0.CLK
clk => msg[437]~reg0.CLK
clk => msg[438]~reg0.CLK
clk => msg[439]~reg0.CLK
clk => msg[440]~reg0.CLK
clk => msg[441]~reg0.CLK
clk => msg[442]~reg0.CLK
clk => msg[443]~reg0.CLK
clk => msg[444]~reg0.CLK
clk => msg[445]~reg0.CLK
clk => msg[446]~reg0.CLK
clk => msg[447]~reg0.CLK
clk => msg[448]~reg0.CLK
clk => msg[449]~reg0.CLK
clk => msg[450]~reg0.CLK
clk => msg[451]~reg0.CLK
clk => msg[452]~reg0.CLK
clk => msg[453]~reg0.CLK
clk => msg[454]~reg0.CLK
clk => msg[455]~reg0.CLK
clk => msg[456]~reg0.CLK
clk => msg[457]~reg0.CLK
clk => msg[458]~reg0.CLK
clk => msg[459]~reg0.CLK
clk => msg[460]~reg0.CLK
clk => msg[461]~reg0.CLK
clk => msg[462]~reg0.CLK
clk => msg[463]~reg0.CLK
clk => msg[464]~reg0.CLK
clk => msg[465]~reg0.CLK
clk => msg[466]~reg0.CLK
clk => msg[467]~reg0.CLK
clk => msg[468]~reg0.CLK
clk => msg[469]~reg0.CLK
clk => msg[470]~reg0.CLK
clk => msg[471]~reg0.CLK
clk => msg[472]~reg0.CLK
clk => msg[473]~reg0.CLK
clk => msg[474]~reg0.CLK
clk => msg[475]~reg0.CLK
clk => msg[476]~reg0.CLK
clk => msg[477]~reg0.CLK
clk => msg[478]~reg0.CLK
clk => msg[479]~reg0.CLK
clk => msg_time_counter[0].CLK
clk => msg_time_counter[1].CLK
clk => msg_time_counter[2].CLK
clk => msg_time_counter[3].CLK
clk => msg_time_counter[4].CLK
clk => msg_time_counter[5].CLK
clk => msg_time_counter[6].CLK
clk => msg_time_counter[7].CLK
tick_1sec => msg_time_counter.OUTPUTSELECT
tick_1sec => msg_time_counter.OUTPUTSELECT
tick_1sec => msg_time_counter.OUTPUTSELECT
tick_1sec => msg_time_counter.OUTPUTSELECT
tick_1sec => msg_time_counter.OUTPUTSELECT
tick_1sec => msg_time_counter.OUTPUTSELECT
tick_1sec => msg_time_counter.OUTPUTSELECT
tick_1sec => msg_time_counter.OUTPUTSELECT
rnd[0] => Mod0.IN10
rnd[1] => Mod0.IN9
rnd[2] => Mod0.IN8
rnd[3] => Mod0.IN7
rnd[4] => Mod0.IN6
rnd[5] => Mod0.IN5
rnd[6] => Mod0.IN4
rnd[7] => Mod0.IN3
rnd[8] => ~NO_FANOUT~
rnd[9] => ~NO_FANOUT~
rnd[10] => ~NO_FANOUT~
rnd[11] => ~NO_FANOUT~
rnd[12] => ~NO_FANOUT~
rnd[13] => ~NO_FANOUT~
rnd[14] => ~NO_FANOUT~
rnd[15] => ~NO_FANOUT~
rnd[16] => ~NO_FANOUT~
rnd[17] => ~NO_FANOUT~
rnd[18] => ~NO_FANOUT~
rnd[19] => ~NO_FANOUT~
rnd[20] => ~NO_FANOUT~
rnd[21] => ~NO_FANOUT~
rnd[22] => ~NO_FANOUT~
rnd[23] => ~NO_FANOUT~
rnd[24] => ~NO_FANOUT~
rnd[25] => ~NO_FANOUT~
rnd[26] => ~NO_FANOUT~
rnd[27] => ~NO_FANOUT~
rnd[28] => ~NO_FANOUT~
rnd[29] => ~NO_FANOUT~
rnd[30] => ~NO_FANOUT~
rnd[31] => ~NO_FANOUT~
current_state[0] => Equal0.IN2
current_state[0] => Equal1.IN0
current_state[0] => Equal3.IN1
current_state[0] => Equal4.IN1
current_state[1] => Equal0.IN1
current_state[1] => Equal1.IN2
current_state[1] => Equal3.IN0
current_state[1] => Equal4.IN2
current_state[2] => Equal0.IN0
current_state[2] => Equal1.IN1
current_state[2] => Equal3.IN2
current_state[2] => Equal4.IN0
ten_sec_left => ~NO_FANOUT~
one_min_left => ~NO_FANOUT~
Wires_mistake => ~NO_FANOUT~
Memorys_mistake => ~NO_FANOUT~
Mos_Code_mistake => ~NO_FANOUT~
Maze_mistake => ~NO_FANOUT~
Passwords_mistake => ~NO_FANOUT~
msg[0] <= msg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[1] <= msg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[2] <= msg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[3] <= msg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[4] <= msg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[5] <= msg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[6] <= msg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[7] <= msg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[8] <= msg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[9] <= msg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[10] <= msg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[11] <= msg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[12] <= msg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[13] <= msg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[14] <= msg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[15] <= msg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[16] <= msg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[17] <= msg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[18] <= msg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[19] <= msg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[20] <= msg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[21] <= msg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[22] <= msg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[23] <= msg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[24] <= msg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[25] <= msg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[26] <= msg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[27] <= msg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[28] <= msg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[29] <= msg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[30] <= msg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[31] <= msg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[32] <= msg[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[33] <= msg[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[34] <= msg[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[35] <= msg[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[36] <= msg[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[37] <= msg[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[38] <= msg[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[39] <= msg[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[40] <= msg[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[41] <= msg[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[42] <= msg[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[43] <= msg[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[44] <= msg[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[45] <= msg[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[46] <= msg[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[47] <= msg[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[48] <= msg[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[49] <= msg[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[50] <= msg[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[51] <= msg[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[52] <= msg[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[53] <= msg[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[54] <= msg[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[55] <= msg[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[56] <= msg[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[57] <= msg[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[58] <= msg[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[59] <= msg[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[60] <= msg[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[61] <= msg[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[62] <= msg[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[63] <= msg[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[64] <= msg[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[65] <= msg[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[66] <= msg[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[67] <= msg[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[68] <= msg[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[69] <= msg[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[70] <= msg[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[71] <= msg[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[72] <= msg[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[73] <= msg[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[74] <= msg[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[75] <= msg[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[76] <= msg[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[77] <= msg[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[78] <= msg[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[79] <= msg[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[80] <= msg[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[81] <= msg[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[82] <= msg[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[83] <= msg[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[84] <= msg[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[85] <= msg[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[86] <= msg[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[87] <= msg[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[88] <= msg[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[89] <= msg[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[90] <= msg[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[91] <= msg[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[92] <= msg[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[93] <= msg[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[94] <= msg[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[95] <= msg[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[96] <= msg[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[97] <= msg[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[98] <= msg[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[99] <= msg[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[100] <= msg[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[101] <= msg[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[102] <= msg[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[103] <= msg[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[104] <= msg[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[105] <= msg[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[106] <= msg[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[107] <= msg[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[108] <= msg[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[109] <= msg[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[110] <= msg[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[111] <= msg[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[112] <= msg[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[113] <= msg[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[114] <= msg[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[115] <= msg[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[116] <= msg[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[117] <= msg[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[118] <= msg[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[119] <= msg[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[120] <= msg[120]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[121] <= msg[121]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[122] <= msg[122]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[123] <= msg[123]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[124] <= msg[124]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[125] <= msg[125]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[126] <= msg[126]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[127] <= msg[127]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[128] <= msg[128]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[129] <= msg[129]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[130] <= msg[130]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[131] <= msg[131]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[132] <= msg[132]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[133] <= msg[133]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[134] <= msg[134]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[135] <= msg[135]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[136] <= msg[136]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[137] <= msg[137]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[138] <= msg[138]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[139] <= msg[139]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[140] <= msg[140]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[141] <= msg[141]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[142] <= msg[142]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[143] <= msg[143]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[144] <= msg[144]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[145] <= msg[145]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[146] <= msg[146]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[147] <= msg[147]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[148] <= msg[148]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[149] <= msg[149]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[150] <= msg[150]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[151] <= msg[151]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[152] <= msg[152]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[153] <= msg[153]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[154] <= msg[154]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[155] <= msg[155]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[156] <= msg[156]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[157] <= msg[157]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[158] <= msg[158]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[159] <= msg[159]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[160] <= msg[160]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[161] <= msg[161]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[162] <= msg[162]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[163] <= msg[163]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[164] <= msg[164]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[165] <= msg[165]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[166] <= msg[166]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[167] <= msg[167]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[168] <= msg[168]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[169] <= msg[169]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[170] <= msg[170]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[171] <= msg[171]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[172] <= msg[172]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[173] <= msg[173]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[174] <= msg[174]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[175] <= msg[175]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[176] <= msg[176]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[177] <= msg[177]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[178] <= msg[178]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[179] <= msg[179]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[180] <= msg[180]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[181] <= msg[181]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[182] <= msg[182]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[183] <= msg[183]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[184] <= msg[184]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[185] <= msg[185]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[186] <= msg[186]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[187] <= msg[187]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[188] <= msg[188]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[189] <= msg[189]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[190] <= msg[190]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[191] <= msg[191]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[192] <= msg[192]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[193] <= msg[193]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[194] <= msg[194]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[195] <= msg[195]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[196] <= msg[196]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[197] <= msg[197]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[198] <= msg[198]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[199] <= msg[199]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[200] <= msg[200]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[201] <= msg[201]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[202] <= msg[202]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[203] <= msg[203]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[204] <= msg[204]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[205] <= msg[205]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[206] <= msg[206]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[207] <= msg[207]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[208] <= msg[208]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[209] <= msg[209]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[210] <= msg[210]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[211] <= msg[211]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[212] <= msg[212]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[213] <= msg[213]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[214] <= msg[214]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[215] <= msg[215]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[216] <= msg[216]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[217] <= msg[217]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[218] <= msg[218]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[219] <= msg[219]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[220] <= msg[220]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[221] <= msg[221]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[222] <= msg[222]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[223] <= msg[223]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[224] <= msg[224]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[225] <= msg[225]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[226] <= msg[226]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[227] <= msg[227]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[228] <= msg[228]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[229] <= msg[229]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[230] <= msg[230]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[231] <= msg[231]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[232] <= msg[232]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[233] <= msg[233]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[234] <= msg[234]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[235] <= msg[235]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[236] <= msg[236]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[237] <= msg[237]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[238] <= msg[238]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[239] <= msg[239]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[240] <= msg[240]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[241] <= msg[241]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[242] <= msg[242]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[243] <= msg[243]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[244] <= msg[244]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[245] <= msg[245]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[246] <= msg[246]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[247] <= msg[247]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[248] <= msg[248]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[249] <= msg[249]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[250] <= msg[250]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[251] <= msg[251]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[252] <= msg[252]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[253] <= msg[253]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[254] <= msg[254]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[255] <= msg[255]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[256] <= msg[256]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[257] <= msg[257]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[258] <= msg[258]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[259] <= msg[259]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[260] <= msg[260]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[261] <= msg[261]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[262] <= msg[262]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[263] <= msg[263]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[264] <= msg[264]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[265] <= msg[265]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[266] <= msg[266]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[267] <= msg[267]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[268] <= msg[268]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[269] <= msg[269]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[270] <= msg[270]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[271] <= msg[271]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[272] <= msg[272]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[273] <= msg[273]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[274] <= msg[274]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[275] <= msg[275]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[276] <= msg[276]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[277] <= msg[277]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[278] <= msg[278]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[279] <= msg[279]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[280] <= msg[280]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[281] <= msg[281]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[282] <= msg[282]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[283] <= msg[283]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[284] <= msg[284]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[285] <= msg[285]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[286] <= msg[286]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[287] <= msg[287]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[288] <= msg[288]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[289] <= msg[289]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[290] <= msg[290]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[291] <= msg[291]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[292] <= msg[292]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[293] <= msg[293]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[294] <= msg[294]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[295] <= msg[295]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[296] <= msg[296]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[297] <= msg[297]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[298] <= msg[298]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[299] <= msg[299]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[300] <= msg[300]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[301] <= msg[301]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[302] <= msg[302]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[303] <= msg[303]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[304] <= msg[304]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[305] <= msg[305]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[306] <= msg[306]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[307] <= msg[307]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[308] <= msg[308]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[309] <= msg[309]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[310] <= msg[310]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[311] <= msg[311]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[312] <= msg[312]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[313] <= msg[313]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[314] <= msg[314]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[315] <= msg[315]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[316] <= msg[316]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[317] <= msg[317]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[318] <= msg[318]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[319] <= msg[319]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[320] <= msg[320]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[321] <= msg[321]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[322] <= msg[322]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[323] <= msg[323]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[324] <= msg[324]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[325] <= msg[325]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[326] <= msg[326]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[327] <= msg[327]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[328] <= msg[328]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[329] <= msg[329]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[330] <= msg[330]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[331] <= msg[331]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[332] <= msg[332]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[333] <= msg[333]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[334] <= msg[334]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[335] <= msg[335]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[336] <= msg[336]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[337] <= msg[337]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[338] <= msg[338]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[339] <= msg[339]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[340] <= msg[340]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[341] <= msg[341]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[342] <= msg[342]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[343] <= msg[343]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[344] <= msg[344]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[345] <= msg[345]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[346] <= msg[346]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[347] <= msg[347]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[348] <= msg[348]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[349] <= msg[349]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[350] <= msg[350]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[351] <= msg[351]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[352] <= msg[352]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[353] <= msg[353]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[354] <= msg[354]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[355] <= msg[355]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[356] <= msg[356]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[357] <= msg[357]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[358] <= msg[358]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[359] <= msg[359]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[360] <= msg[360]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[361] <= msg[361]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[362] <= msg[362]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[363] <= msg[363]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[364] <= msg[364]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[365] <= msg[365]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[366] <= msg[366]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[367] <= msg[367]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[368] <= msg[368]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[369] <= msg[369]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[370] <= msg[370]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[371] <= msg[371]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[372] <= msg[372]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[373] <= msg[373]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[374] <= msg[374]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[375] <= msg[375]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[376] <= msg[376]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[377] <= msg[377]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[378] <= msg[378]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[379] <= msg[379]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[380] <= msg[380]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[381] <= msg[381]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[382] <= msg[382]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[383] <= msg[383]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[384] <= msg[384]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[385] <= msg[385]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[386] <= msg[386]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[387] <= msg[387]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[388] <= msg[388]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[389] <= msg[389]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[390] <= msg[390]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[391] <= msg[391]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[392] <= msg[392]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[393] <= msg[393]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[394] <= msg[394]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[395] <= msg[395]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[396] <= msg[396]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[397] <= msg[397]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[398] <= msg[398]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[399] <= msg[399]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[400] <= msg[400]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[401] <= msg[401]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[402] <= msg[402]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[403] <= msg[403]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[404] <= msg[404]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[405] <= msg[405]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[406] <= msg[406]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[407] <= msg[407]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[408] <= msg[408]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[409] <= msg[409]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[410] <= msg[410]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[411] <= msg[411]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[412] <= msg[412]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[413] <= msg[413]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[414] <= msg[414]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[415] <= msg[415]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[416] <= msg[416]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[417] <= msg[417]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[418] <= msg[418]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[419] <= msg[419]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[420] <= msg[420]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[421] <= msg[421]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[422] <= msg[422]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[423] <= msg[423]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[424] <= msg[424]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[425] <= msg[425]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[426] <= msg[426]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[427] <= msg[427]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[428] <= msg[428]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[429] <= msg[429]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[430] <= msg[430]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[431] <= msg[431]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[432] <= msg[432]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[433] <= msg[433]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[434] <= msg[434]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[435] <= msg[435]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[436] <= msg[436]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[437] <= msg[437]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[438] <= msg[438]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[439] <= msg[439]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[440] <= msg[440]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[441] <= msg[441]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[442] <= msg[442]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[443] <= msg[443]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[444] <= msg[444]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[445] <= msg[445]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[446] <= msg[446]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[447] <= msg[447]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[448] <= msg[448]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[449] <= msg[449]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[450] <= msg[450]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[451] <= msg[451]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[452] <= msg[452]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[453] <= msg[453]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[454] <= msg[454]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[455] <= msg[455]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[456] <= msg[456]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[457] <= msg[457]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[458] <= msg[458]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[459] <= msg[459]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[460] <= msg[460]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[461] <= msg[461]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[462] <= msg[462]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[463] <= msg[463]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[464] <= msg[464]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[465] <= msg[465]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[466] <= msg[466]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[467] <= msg[467]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[468] <= msg[468]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[469] <= msg[469]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[470] <= msg[470]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[471] <= msg[471]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[472] <= msg[472]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[473] <= msg[473]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[474] <= msg[474]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[475] <= msg[475]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[476] <= msg[476]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[477] <= msg[477]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[478] <= msg[478]~reg0.DB_MAX_OUTPUT_PORT_TYPE
msg[479] <= msg[479]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AA:adc_u
CLOCK => CLOCK.IN1
CH0[0] <= AA_adc_mega_0:adc_mega_0.CH0
CH0[1] <= AA_adc_mega_0:adc_mega_0.CH0
CH0[2] <= AA_adc_mega_0:adc_mega_0.CH0
CH0[3] <= AA_adc_mega_0:adc_mega_0.CH0
CH0[4] <= AA_adc_mega_0:adc_mega_0.CH0
CH0[5] <= AA_adc_mega_0:adc_mega_0.CH0
CH0[6] <= AA_adc_mega_0:adc_mega_0.CH0
CH0[7] <= AA_adc_mega_0:adc_mega_0.CH0
CH0[8] <= AA_adc_mega_0:adc_mega_0.CH0
CH0[9] <= AA_adc_mega_0:adc_mega_0.CH0
CH0[10] <= AA_adc_mega_0:adc_mega_0.CH0
CH0[11] <= AA_adc_mega_0:adc_mega_0.CH0
CH1[0] <= AA_adc_mega_0:adc_mega_0.CH1
CH1[1] <= AA_adc_mega_0:adc_mega_0.CH1
CH1[2] <= AA_adc_mega_0:adc_mega_0.CH1
CH1[3] <= AA_adc_mega_0:adc_mega_0.CH1
CH1[4] <= AA_adc_mega_0:adc_mega_0.CH1
CH1[5] <= AA_adc_mega_0:adc_mega_0.CH1
CH1[6] <= AA_adc_mega_0:adc_mega_0.CH1
CH1[7] <= AA_adc_mega_0:adc_mega_0.CH1
CH1[8] <= AA_adc_mega_0:adc_mega_0.CH1
CH1[9] <= AA_adc_mega_0:adc_mega_0.CH1
CH1[10] <= AA_adc_mega_0:adc_mega_0.CH1
CH1[11] <= AA_adc_mega_0:adc_mega_0.CH1
CH2[0] <= AA_adc_mega_0:adc_mega_0.CH2
CH2[1] <= AA_adc_mega_0:adc_mega_0.CH2
CH2[2] <= AA_adc_mega_0:adc_mega_0.CH2
CH2[3] <= AA_adc_mega_0:adc_mega_0.CH2
CH2[4] <= AA_adc_mega_0:adc_mega_0.CH2
CH2[5] <= AA_adc_mega_0:adc_mega_0.CH2
CH2[6] <= AA_adc_mega_0:adc_mega_0.CH2
CH2[7] <= AA_adc_mega_0:adc_mega_0.CH2
CH2[8] <= AA_adc_mega_0:adc_mega_0.CH2
CH2[9] <= AA_adc_mega_0:adc_mega_0.CH2
CH2[10] <= AA_adc_mega_0:adc_mega_0.CH2
CH2[11] <= AA_adc_mega_0:adc_mega_0.CH2
CH3[0] <= AA_adc_mega_0:adc_mega_0.CH3
CH3[1] <= AA_adc_mega_0:adc_mega_0.CH3
CH3[2] <= AA_adc_mega_0:adc_mega_0.CH3
CH3[3] <= AA_adc_mega_0:adc_mega_0.CH3
CH3[4] <= AA_adc_mega_0:adc_mega_0.CH3
CH3[5] <= AA_adc_mega_0:adc_mega_0.CH3
CH3[6] <= AA_adc_mega_0:adc_mega_0.CH3
CH3[7] <= AA_adc_mega_0:adc_mega_0.CH3
CH3[8] <= AA_adc_mega_0:adc_mega_0.CH3
CH3[9] <= AA_adc_mega_0:adc_mega_0.CH3
CH3[10] <= AA_adc_mega_0:adc_mega_0.CH3
CH3[11] <= AA_adc_mega_0:adc_mega_0.CH3
CH4[0] <= AA_adc_mega_0:adc_mega_0.CH4
CH4[1] <= AA_adc_mega_0:adc_mega_0.CH4
CH4[2] <= AA_adc_mega_0:adc_mega_0.CH4
CH4[3] <= AA_adc_mega_0:adc_mega_0.CH4
CH4[4] <= AA_adc_mega_0:adc_mega_0.CH4
CH4[5] <= AA_adc_mega_0:adc_mega_0.CH4
CH4[6] <= AA_adc_mega_0:adc_mega_0.CH4
CH4[7] <= AA_adc_mega_0:adc_mega_0.CH4
CH4[8] <= AA_adc_mega_0:adc_mega_0.CH4
CH4[9] <= AA_adc_mega_0:adc_mega_0.CH4
CH4[10] <= AA_adc_mega_0:adc_mega_0.CH4
CH4[11] <= AA_adc_mega_0:adc_mega_0.CH4
CH5[0] <= AA_adc_mega_0:adc_mega_0.CH5
CH5[1] <= AA_adc_mega_0:adc_mega_0.CH5
CH5[2] <= AA_adc_mega_0:adc_mega_0.CH5
CH5[3] <= AA_adc_mega_0:adc_mega_0.CH5
CH5[4] <= AA_adc_mega_0:adc_mega_0.CH5
CH5[5] <= AA_adc_mega_0:adc_mega_0.CH5
CH5[6] <= AA_adc_mega_0:adc_mega_0.CH5
CH5[7] <= AA_adc_mega_0:adc_mega_0.CH5
CH5[8] <= AA_adc_mega_0:adc_mega_0.CH5
CH5[9] <= AA_adc_mega_0:adc_mega_0.CH5
CH5[10] <= AA_adc_mega_0:adc_mega_0.CH5
CH5[11] <= AA_adc_mega_0:adc_mega_0.CH5
CH6[0] <= AA_adc_mega_0:adc_mega_0.CH6
CH6[1] <= AA_adc_mega_0:adc_mega_0.CH6
CH6[2] <= AA_adc_mega_0:adc_mega_0.CH6
CH6[3] <= AA_adc_mega_0:adc_mega_0.CH6
CH6[4] <= AA_adc_mega_0:adc_mega_0.CH6
CH6[5] <= AA_adc_mega_0:adc_mega_0.CH6
CH6[6] <= AA_adc_mega_0:adc_mega_0.CH6
CH6[7] <= AA_adc_mega_0:adc_mega_0.CH6
CH6[8] <= AA_adc_mega_0:adc_mega_0.CH6
CH6[9] <= AA_adc_mega_0:adc_mega_0.CH6
CH6[10] <= AA_adc_mega_0:adc_mega_0.CH6
CH6[11] <= AA_adc_mega_0:adc_mega_0.CH6
CH7[0] <= AA_adc_mega_0:adc_mega_0.CH7
CH7[1] <= AA_adc_mega_0:adc_mega_0.CH7
CH7[2] <= AA_adc_mega_0:adc_mega_0.CH7
CH7[3] <= AA_adc_mega_0:adc_mega_0.CH7
CH7[4] <= AA_adc_mega_0:adc_mega_0.CH7
CH7[5] <= AA_adc_mega_0:adc_mega_0.CH7
CH7[6] <= AA_adc_mega_0:adc_mega_0.CH7
CH7[7] <= AA_adc_mega_0:adc_mega_0.CH7
CH7[8] <= AA_adc_mega_0:adc_mega_0.CH7
CH7[9] <= AA_adc_mega_0:adc_mega_0.CH7
CH7[10] <= AA_adc_mega_0:adc_mega_0.CH7
CH7[11] <= AA_adc_mega_0:adc_mega_0.CH7
RESET => RESET.IN1


|top|AA:adc_u|AA_adc_mega_0:adc_mega_0
CLOCK => CLOCK.IN1
RESET => RESET.IN1
ADC_CS_N <= altera_up_avalon_adv_adc:ADC_CTRL.port4
ADC_SCLK <= altera_up_avalon_adv_adc:ADC_CTRL.port3
ADC_DIN <= altera_up_avalon_adv_adc:ADC_CTRL.port5
ADC_DOUT => ADC_DOUT.IN1
CH0[0] <= CH0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[1] <= CH0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[2] <= CH0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[3] <= CH0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[4] <= CH0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[5] <= CH0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[6] <= CH0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[7] <= CH0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[8] <= CH0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[9] <= CH0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[10] <= CH0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH0[11] <= CH0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[0] <= CH1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[1] <= CH1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[2] <= CH1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[3] <= CH1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[4] <= CH1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[5] <= CH1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[6] <= CH1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[7] <= CH1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[8] <= CH1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[9] <= CH1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[10] <= CH1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH1[11] <= CH1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[0] <= CH2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[1] <= CH2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[2] <= CH2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[3] <= CH2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[4] <= CH2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[5] <= CH2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[6] <= CH2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[7] <= CH2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[8] <= CH2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[9] <= CH2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[10] <= CH2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH2[11] <= CH2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[0] <= CH3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[1] <= CH3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[2] <= CH3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[3] <= CH3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[4] <= CH3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[5] <= CH3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[6] <= CH3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[7] <= CH3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[8] <= CH3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[9] <= CH3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[10] <= CH3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH3[11] <= CH3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[0] <= CH4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[1] <= CH4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[2] <= CH4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[3] <= CH4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[4] <= CH4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[5] <= CH4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[6] <= CH4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[7] <= CH4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[8] <= CH4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[9] <= CH4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[10] <= CH4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH4[11] <= CH4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[0] <= CH5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[1] <= CH5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[2] <= CH5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[3] <= CH5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[4] <= CH5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[5] <= CH5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[6] <= CH5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[7] <= CH5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[8] <= CH5[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[9] <= CH5[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[10] <= CH5[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH5[11] <= CH5[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[0] <= CH6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[1] <= CH6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[2] <= CH6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[3] <= CH6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[4] <= CH6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[5] <= CH6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[6] <= CH6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[7] <= CH6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[8] <= CH6[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[9] <= CH6[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[10] <= CH6[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH6[11] <= CH6[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[0] <= CH7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[1] <= CH7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[2] <= CH7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[3] <= CH7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[4] <= CH7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[5] <= CH7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[6] <= CH7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[7] <= CH7[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[8] <= CH7[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[9] <= CH7[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[10] <= CH7[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH7[11] <= CH7[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL
clock => clock.IN2
reset => nextState.idleState.OUTPUTSELECT
reset => nextState.turnOnSequencerState.OUTPUTSELECT
reset => nextState.pendingConversionState.OUTPUTSELECT
reset => nextState.readConversionState.OUTPUTSELECT
reset => nextState.doneConversionState.OUTPUTSELECT
reset => sequencer_on.OUTPUTSELECT
reset => _.IN1
reset => currState.resetState.DATAIN
go => always2.IN1
go => nextState.DATAA
go => nextState.DATAA
sclk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
cs_n <= cs_n.DB_MAX_OUTPUT_PORT_TYPE
din <= din.DB_MAX_OUTPUT_PORT_TYPE
dout => ~NO_FANOUT~
done <= done.DB_MAX_OUTPUT_PORT_TYPE
reading0[0] <= reading0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[1] <= reading0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[2] <= reading0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[3] <= reading0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[4] <= reading0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[5] <= reading0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[6] <= reading0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[7] <= reading0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[8] <= reading0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[9] <= reading0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[10] <= reading0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading0[11] <= reading0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[0] <= reading1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[1] <= reading1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[2] <= reading1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[3] <= reading1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[4] <= reading1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[5] <= reading1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[6] <= reading1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[7] <= reading1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[8] <= reading1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[9] <= reading1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[10] <= reading1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading1[11] <= reading1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[0] <= reading2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[1] <= reading2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[2] <= reading2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[3] <= reading2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[4] <= reading2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[5] <= reading2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[6] <= reading2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[7] <= reading2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[8] <= reading2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[9] <= reading2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[10] <= reading2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading2[11] <= reading2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[0] <= reading3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[1] <= reading3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[2] <= reading3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[3] <= reading3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[4] <= reading3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[5] <= reading3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[6] <= reading3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[7] <= reading3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[8] <= reading3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[9] <= reading3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[10] <= reading3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading3[11] <= reading3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[0] <= reading4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[1] <= reading4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[2] <= reading4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[3] <= reading4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[4] <= reading4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[5] <= reading4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[6] <= reading4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[7] <= reading4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[8] <= reading4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[9] <= reading4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[10] <= reading4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading4[11] <= reading4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[0] <= reading5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[1] <= reading5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[2] <= reading5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[3] <= reading5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[4] <= reading5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[5] <= reading5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[6] <= reading5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[7] <= reading5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[8] <= reading5[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[9] <= reading5[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[10] <= reading5[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading5[11] <= reading5[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[0] <= reading6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[1] <= reading6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[2] <= reading6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[3] <= reading6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[4] <= reading6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[5] <= reading6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[6] <= reading6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[7] <= reading6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[8] <= reading6[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[9] <= reading6[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[10] <= reading6[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading6[11] <= reading6[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[0] <= reading7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[1] <= reading7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[2] <= reading7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[3] <= reading7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[4] <= reading7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[5] <= reading7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[6] <= reading7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[7] <= reading7[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[8] <= reading7[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[9] <= reading7[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[10] <= reading7[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reading7[11] <= reading7[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll
inclk[0] => MAX10_ADC_PLL_altpll:auto_generated.inclk[0]
inclk[1] => MAX10_ADC_PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= MAX10_ADC_PLL_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll|MAX10_ADC_PLL_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core
clock_clk => clock_clk.IN3
reset_sink_reset_n => reset_sink_reset_n.IN3
adc_pll_clock_clk => adc_pll_clock_clk.IN1
adc_pll_locked_export => adc_pll_locked_export.IN1
sequencer_csr_address => sequencer_csr_address.IN1
sequencer_csr_read => sequencer_csr_read.IN1
sequencer_csr_write => sequencer_csr_write.IN1
sequencer_csr_writedata[0] => sequencer_csr_writedata[0].IN1
sequencer_csr_writedata[1] => sequencer_csr_writedata[1].IN1
sequencer_csr_writedata[2] => sequencer_csr_writedata[2].IN1
sequencer_csr_writedata[3] => sequencer_csr_writedata[3].IN1
sequencer_csr_writedata[4] => sequencer_csr_writedata[4].IN1
sequencer_csr_writedata[5] => sequencer_csr_writedata[5].IN1
sequencer_csr_writedata[6] => sequencer_csr_writedata[6].IN1
sequencer_csr_writedata[7] => sequencer_csr_writedata[7].IN1
sequencer_csr_writedata[8] => sequencer_csr_writedata[8].IN1
sequencer_csr_writedata[9] => sequencer_csr_writedata[9].IN1
sequencer_csr_writedata[10] => sequencer_csr_writedata[10].IN1
sequencer_csr_writedata[11] => sequencer_csr_writedata[11].IN1
sequencer_csr_writedata[12] => sequencer_csr_writedata[12].IN1
sequencer_csr_writedata[13] => sequencer_csr_writedata[13].IN1
sequencer_csr_writedata[14] => sequencer_csr_writedata[14].IN1
sequencer_csr_writedata[15] => sequencer_csr_writedata[15].IN1
sequencer_csr_writedata[16] => sequencer_csr_writedata[16].IN1
sequencer_csr_writedata[17] => sequencer_csr_writedata[17].IN1
sequencer_csr_writedata[18] => sequencer_csr_writedata[18].IN1
sequencer_csr_writedata[19] => sequencer_csr_writedata[19].IN1
sequencer_csr_writedata[20] => sequencer_csr_writedata[20].IN1
sequencer_csr_writedata[21] => sequencer_csr_writedata[21].IN1
sequencer_csr_writedata[22] => sequencer_csr_writedata[22].IN1
sequencer_csr_writedata[23] => sequencer_csr_writedata[23].IN1
sequencer_csr_writedata[24] => sequencer_csr_writedata[24].IN1
sequencer_csr_writedata[25] => sequencer_csr_writedata[25].IN1
sequencer_csr_writedata[26] => sequencer_csr_writedata[26].IN1
sequencer_csr_writedata[27] => sequencer_csr_writedata[27].IN1
sequencer_csr_writedata[28] => sequencer_csr_writedata[28].IN1
sequencer_csr_writedata[29] => sequencer_csr_writedata[29].IN1
sequencer_csr_writedata[30] => sequencer_csr_writedata[30].IN1
sequencer_csr_writedata[31] => sequencer_csr_writedata[31].IN1
sequencer_csr_readdata[0] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[1] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[2] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[3] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[4] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[5] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[6] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[7] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[8] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[9] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[10] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[11] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[12] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[13] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[14] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[15] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[16] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[17] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[18] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[19] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[20] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[21] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[22] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[23] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[24] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[25] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[26] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[27] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[28] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[29] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[30] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[31] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sample_store_csr_address[0] => sample_store_csr_address[0].IN1
sample_store_csr_address[1] => sample_store_csr_address[1].IN1
sample_store_csr_address[2] => sample_store_csr_address[2].IN1
sample_store_csr_address[3] => sample_store_csr_address[3].IN1
sample_store_csr_address[4] => sample_store_csr_address[4].IN1
sample_store_csr_address[5] => sample_store_csr_address[5].IN1
sample_store_csr_address[6] => sample_store_csr_address[6].IN1
sample_store_csr_read => sample_store_csr_read.IN1
sample_store_csr_write => sample_store_csr_write.IN1
sample_store_csr_writedata[0] => sample_store_csr_writedata[0].IN1
sample_store_csr_writedata[1] => sample_store_csr_writedata[1].IN1
sample_store_csr_writedata[2] => sample_store_csr_writedata[2].IN1
sample_store_csr_writedata[3] => sample_store_csr_writedata[3].IN1
sample_store_csr_writedata[4] => sample_store_csr_writedata[4].IN1
sample_store_csr_writedata[5] => sample_store_csr_writedata[5].IN1
sample_store_csr_writedata[6] => sample_store_csr_writedata[6].IN1
sample_store_csr_writedata[7] => sample_store_csr_writedata[7].IN1
sample_store_csr_writedata[8] => sample_store_csr_writedata[8].IN1
sample_store_csr_writedata[9] => sample_store_csr_writedata[9].IN1
sample_store_csr_writedata[10] => sample_store_csr_writedata[10].IN1
sample_store_csr_writedata[11] => sample_store_csr_writedata[11].IN1
sample_store_csr_writedata[12] => sample_store_csr_writedata[12].IN1
sample_store_csr_writedata[13] => sample_store_csr_writedata[13].IN1
sample_store_csr_writedata[14] => sample_store_csr_writedata[14].IN1
sample_store_csr_writedata[15] => sample_store_csr_writedata[15].IN1
sample_store_csr_writedata[16] => sample_store_csr_writedata[16].IN1
sample_store_csr_writedata[17] => sample_store_csr_writedata[17].IN1
sample_store_csr_writedata[18] => sample_store_csr_writedata[18].IN1
sample_store_csr_writedata[19] => sample_store_csr_writedata[19].IN1
sample_store_csr_writedata[20] => sample_store_csr_writedata[20].IN1
sample_store_csr_writedata[21] => sample_store_csr_writedata[21].IN1
sample_store_csr_writedata[22] => sample_store_csr_writedata[22].IN1
sample_store_csr_writedata[23] => sample_store_csr_writedata[23].IN1
sample_store_csr_writedata[24] => sample_store_csr_writedata[24].IN1
sample_store_csr_writedata[25] => sample_store_csr_writedata[25].IN1
sample_store_csr_writedata[26] => sample_store_csr_writedata[26].IN1
sample_store_csr_writedata[27] => sample_store_csr_writedata[27].IN1
sample_store_csr_writedata[28] => sample_store_csr_writedata[28].IN1
sample_store_csr_writedata[29] => sample_store_csr_writedata[29].IN1
sample_store_csr_writedata[30] => sample_store_csr_writedata[30].IN1
sample_store_csr_writedata[31] => sample_store_csr_writedata[31].IN1
sample_store_csr_readdata[0] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[1] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[2] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[3] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[4] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[5] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[6] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[7] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[8] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[9] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[10] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[11] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[12] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[13] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[14] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[15] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[16] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[17] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[18] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[19] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[20] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[21] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[22] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[23] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[24] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[25] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[26] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[27] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[28] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[29] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[30] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[31] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_irq_irq <= altera_modular_adc_sample_store:sample_store_internal.irq


|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal
clk => clk.IN1
rst_n => rst_n.IN1
clk_in_pll_c0 => clk_in_pll_c0.IN1
clk_in_pll_locked => clk_in_pll_locked.IN1
cmd_valid => cmd_valid.IN1
cmd_channel[0] => cmd_channel[0].IN1
cmd_channel[1] => cmd_channel[1].IN1
cmd_channel[2] => cmd_channel[2].IN1
cmd_channel[3] => cmd_channel[3].IN1
cmd_channel[4] => cmd_channel[4].IN1
cmd_sop => cmd_sop.IN1
cmd_eop => cmd_eop.IN1
sync_ready => sync_ready.IN1
cmd_ready <= altera_modular_adc_control_fsm:u_control_fsm.cmd_ready
rsp_valid <= altera_modular_adc_control_fsm:u_control_fsm.rsp_valid
rsp_channel[0] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[1] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[2] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[3] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[4] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_data[0] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[1] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[2] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[3] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[4] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[5] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[6] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[7] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[8] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[9] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[10] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[11] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_sop <= altera_modular_adc_control_fsm:u_control_fsm.rsp_sop
rsp_eop <= altera_modular_adc_control_fsm:u_control_fsm.rsp_eop
sync_valid <= altera_modular_adc_control_fsm:u_control_fsm.sync_valid


|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
clk => clk.IN3
rst_n => rst_n.IN2
clk_in_pll_locked => Selector1.IN5
clk_in_pll_locked => Selector0.IN1
cmd_valid => always3.IN1
cmd_valid => ctrl_state_nxt.OUTPUTSELECT
cmd_valid => ctrl_state_nxt.OUTPUTSELECT
cmd_valid => ctrl_state_nxt.GETCMD_W.DATAB
cmd_valid => Selector7.IN3
cmd_valid => Selector7.IN4
cmd_valid => Selector6.IN2
cmd_valid => Selector6.IN3
cmd_valid => clear_avrg_cnt_done.IN1
cmd_channel[0] => Selector16.IN4
cmd_channel[0] => Equal1.IN4
cmd_channel[0] => Equal2.IN1
cmd_channel[0] => cmd_channel_dly[0].DATAIN
cmd_channel[1] => Selector15.IN4
cmd_channel[1] => Equal1.IN3
cmd_channel[1] => Equal2.IN4
cmd_channel[1] => cmd_channel_dly[1].DATAIN
cmd_channel[2] => Selector14.IN4
cmd_channel[2] => Equal1.IN2
cmd_channel[2] => Equal2.IN3
cmd_channel[2] => cmd_channel_dly[2].DATAIN
cmd_channel[3] => Selector13.IN4
cmd_channel[3] => Equal1.IN1
cmd_channel[3] => Equal2.IN2
cmd_channel[3] => cmd_channel_dly[3].DATAIN
cmd_channel[4] => Selector12.IN4
cmd_channel[4] => Equal1.IN0
cmd_channel[4] => Equal2.IN0
cmd_channel[4] => cmd_channel_dly[4].DATAIN
cmd_sop => cmd_sop_dly.DATAIN
cmd_eop => cmd_eop_dly.DATAIN
clk_dft => clk_dft.IN1
eoc => eoc.IN1
dout[0] => dout_flp.DATAB
dout[1] => dout_flp.DATAB
dout[2] => dout_flp.DATAB
dout[3] => dout_flp.DATAB
dout[4] => dout_flp.DATAB
dout[5] => dout_flp.DATAB
dout[6] => dout_flp.DATAB
dout[7] => dout_flp.DATAB
dout[8] => dout_flp.DATAB
dout[9] => dout_flp.DATAB
dout[10] => dout_flp.DATAB
dout[11] => dout_flp.DATAB
sync_ready => ctrl_state_nxt.OUTPUTSELECT
sync_ready => ctrl_state_nxt.OUTPUTSELECT
sync_ready => ctrl_state_nxt.OUTPUTSELECT
rsp_valid <= rsp_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[0] <= rsp_channel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[1] <= rsp_channel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[2] <= rsp_channel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[3] <= rsp_channel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[4] <= rsp_channel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[0] <= rsp_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[1] <= rsp_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[2] <= rsp_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[3] <= rsp_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[4] <= rsp_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[5] <= rsp_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[6] <= rsp_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[7] <= rsp_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[8] <= rsp_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[9] <= rsp_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[10] <= rsp_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[11] <= rsp_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_sop <= rsp_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_eop <= rsp_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_ready <= cmd_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[0] <= chsel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[1] <= chsel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[2] <= chsel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[3] <= chsel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[4] <= chsel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
soc <= soc~reg0.DB_MAX_OUTPUT_PORT_TYPE
usr_pwd <= usr_pwd~reg0.DB_MAX_OUTPUT_PORT_TYPE
tsen <= tsen~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_valid <= sync_valid.DB_MAX_OUTPUT_PORT_TYPE


|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
rdreq => rdreq.IN1
sclr => sclr.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q


|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
data[0] => scfifo_ds61:auto_generated.data[0]
data[1] => scfifo_ds61:auto_generated.data[1]
data[2] => scfifo_ds61:auto_generated.data[2]
data[3] => scfifo_ds61:auto_generated.data[3]
data[4] => scfifo_ds61:auto_generated.data[4]
data[5] => scfifo_ds61:auto_generated.data[5]
data[6] => scfifo_ds61:auto_generated.data[6]
data[7] => scfifo_ds61:auto_generated.data[7]
data[8] => scfifo_ds61:auto_generated.data[8]
data[9] => scfifo_ds61:auto_generated.data[9]
data[10] => scfifo_ds61:auto_generated.data[10]
data[11] => scfifo_ds61:auto_generated.data[11]
q[0] <= scfifo_ds61:auto_generated.q[0]
q[1] <= scfifo_ds61:auto_generated.q[1]
q[2] <= scfifo_ds61:auto_generated.q[2]
q[3] <= scfifo_ds61:auto_generated.q[3]
q[4] <= scfifo_ds61:auto_generated.q[4]
q[5] <= scfifo_ds61:auto_generated.q[5]
q[6] <= scfifo_ds61:auto_generated.q[6]
q[7] <= scfifo_ds61:auto_generated.q[7]
q[8] <= scfifo_ds61:auto_generated.q[8]
q[9] <= scfifo_ds61:auto_generated.q[9]
q[10] <= scfifo_ds61:auto_generated.q[10]
q[11] <= scfifo_ds61:auto_generated.q[11]
wrreq => scfifo_ds61:auto_generated.wrreq
rdreq => scfifo_ds61:auto_generated.rdreq
clock => scfifo_ds61:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_ds61:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_ds61:auto_generated.empty
full <= scfifo_ds61:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>


|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated
clock => a_dpfifo_3o41:dpfifo.clock
data[0] => a_dpfifo_3o41:dpfifo.data[0]
data[1] => a_dpfifo_3o41:dpfifo.data[1]
data[2] => a_dpfifo_3o41:dpfifo.data[2]
data[3] => a_dpfifo_3o41:dpfifo.data[3]
data[4] => a_dpfifo_3o41:dpfifo.data[4]
data[5] => a_dpfifo_3o41:dpfifo.data[5]
data[6] => a_dpfifo_3o41:dpfifo.data[6]
data[7] => a_dpfifo_3o41:dpfifo.data[7]
data[8] => a_dpfifo_3o41:dpfifo.data[8]
data[9] => a_dpfifo_3o41:dpfifo.data[9]
data[10] => a_dpfifo_3o41:dpfifo.data[10]
data[11] => a_dpfifo_3o41:dpfifo.data[11]
empty <= a_dpfifo_3o41:dpfifo.empty
full <= a_dpfifo_3o41:dpfifo.full
q[0] <= a_dpfifo_3o41:dpfifo.q[0]
q[1] <= a_dpfifo_3o41:dpfifo.q[1]
q[2] <= a_dpfifo_3o41:dpfifo.q[2]
q[3] <= a_dpfifo_3o41:dpfifo.q[3]
q[4] <= a_dpfifo_3o41:dpfifo.q[4]
q[5] <= a_dpfifo_3o41:dpfifo.q[5]
q[6] <= a_dpfifo_3o41:dpfifo.q[6]
q[7] <= a_dpfifo_3o41:dpfifo.q[7]
q[8] <= a_dpfifo_3o41:dpfifo.q[8]
q[9] <= a_dpfifo_3o41:dpfifo.q[9]
q[10] <= a_dpfifo_3o41:dpfifo.q[10]
q[11] <= a_dpfifo_3o41:dpfifo.q[11]
rdreq => a_dpfifo_3o41:dpfifo.rreq
sclr => a_dpfifo_3o41:dpfifo.sclr
wrreq => a_dpfifo_3o41:dpfifo.wreq


|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo
clock => a_fefifo_c6e:fifo_state.clock
clock => altsyncram_rqn1:FIFOram.clock0
clock => altsyncram_rqn1:FIFOram.clock1
clock => cntr_n2b:rd_ptr_count.clock
clock => cntr_n2b:wr_ptr.clock
data[0] => altsyncram_rqn1:FIFOram.data_a[0]
data[1] => altsyncram_rqn1:FIFOram.data_a[1]
data[2] => altsyncram_rqn1:FIFOram.data_a[2]
data[3] => altsyncram_rqn1:FIFOram.data_a[3]
data[4] => altsyncram_rqn1:FIFOram.data_a[4]
data[5] => altsyncram_rqn1:FIFOram.data_a[5]
data[6] => altsyncram_rqn1:FIFOram.data_a[6]
data[7] => altsyncram_rqn1:FIFOram.data_a[7]
data[8] => altsyncram_rqn1:FIFOram.data_a[8]
data[9] => altsyncram_rqn1:FIFOram.data_a[9]
data[10] => altsyncram_rqn1:FIFOram.data_a[10]
data[11] => altsyncram_rqn1:FIFOram.data_a[11]
empty <= a_fefifo_c6e:fifo_state.empty
full <= a_fefifo_c6e:fifo_state.full
q[0] <= altsyncram_rqn1:FIFOram.q_b[0]
q[1] <= altsyncram_rqn1:FIFOram.q_b[1]
q[2] <= altsyncram_rqn1:FIFOram.q_b[2]
q[3] <= altsyncram_rqn1:FIFOram.q_b[3]
q[4] <= altsyncram_rqn1:FIFOram.q_b[4]
q[5] <= altsyncram_rqn1:FIFOram.q_b[5]
q[6] <= altsyncram_rqn1:FIFOram.q_b[6]
q[7] <= altsyncram_rqn1:FIFOram.q_b[7]
q[8] <= altsyncram_rqn1:FIFOram.q_b[8]
q[9] <= altsyncram_rqn1:FIFOram.q_b[9]
q[10] <= altsyncram_rqn1:FIFOram.q_b[10]
q[11] <= altsyncram_rqn1:FIFOram.q_b[11]
rreq => a_fefifo_c6e:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_c6e:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_n2b:rd_ptr_count.sclr
sclr => cntr_n2b:wr_ptr.sclr
wreq => a_fefifo_c6e:fifo_state.wreq
wreq => valid_wreq.IN0


|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_337:count_usedw.aclr
clock => cntr_337:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_337:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0


|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
chsel[0] => chsel[0].IN1
chsel[1] => chsel[1].IN1
chsel[2] => chsel[2].IN1
chsel[3] => chsel[3].IN1
chsel[4] => chsel[4].IN1
soc => soc.IN1
eoc <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.eoc
dout[0] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[1] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[2] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[3] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[4] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[5] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[6] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[7] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[8] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[9] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[10] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[11] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
usr_pwd => usr_pwd.IN1
tsen => tsen.IN1
clkout_adccore <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.clkout_adccore
clkin_from_pll_c0 => clkin_from_pll_c0.IN1


|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
chsel_from_sw[0] => Decoder0.IN4
chsel_from_sw[1] => Decoder0.IN3
chsel_from_sw[2] => Decoder0.IN2
chsel_from_sw[3] => Decoder0.IN1
chsel_from_sw[4] => Decoder0.IN0
chsel_to_hw[0] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[1] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[3] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[4] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
chsel[0] => primitive_instance.I_CHSEL
chsel[1] => primitive_instance.I_CHSEL1
chsel[2] => primitive_instance.I_CHSEL2
chsel[3] => primitive_instance.I_CHSEL3
chsel[4] => primitive_instance.I_CHSEL4
soc => primitive_instance.I_SOC
eoc <= primitive_instance.O_EOC
dout[0] <= primitive_instance.O_DOUT
dout[1] <= primitive_instance.O_DOUT1
dout[2] <= primitive_instance.O_DOUT2
dout[3] <= primitive_instance.O_DOUT3
dout[4] <= primitive_instance.O_DOUT4
dout[5] <= primitive_instance.O_DOUT5
dout[6] <= primitive_instance.O_DOUT6
dout[7] <= primitive_instance.O_DOUT7
dout[8] <= primitive_instance.O_DOUT8
dout[9] <= primitive_instance.O_DOUT9
dout[10] <= primitive_instance.O_DOUT10
dout[11] <= primitive_instance.O_DOUT11
usr_pwd => primitive_instance.I_USR_PWD
tsen => primitive_instance.I_TSEN
clkout_adccore <= primitive_instance.O_CLK_DFT
clkin_from_pll_c0 => primitive_instance.I_CLKIN_FROM_PLL_C0


|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal
clk => clk.IN2
rst_n => rst_n.IN2
addr => addr.IN1
read => read.IN1
write => write.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1
cmd_ready => cmd_ready.IN1
cmd_ready_2 => ~NO_FANOUT~
readdata[0] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[1] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[2] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[3] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[4] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[5] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[6] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[7] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[8] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[9] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[10] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[11] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[12] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[13] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[14] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[15] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[16] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[17] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[18] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[19] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[20] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[21] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[22] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[23] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[24] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[25] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[26] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[27] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[28] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[29] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[30] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[31] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
cmd_valid <= altera_modular_adc_sequencer_ctrl:u_seq_ctrl.cmd_valid
cmd_channel[0] <= altera_modular_adc_sequencer_ctrl:u_seq_ctrl.cmd_channel
cmd_channel[1] <= altera_modular_adc_sequencer_ctrl:u_seq_ctrl.cmd_channel
cmd_channel[2] <= altera_modular_adc_sequencer_ctrl:u_seq_ctrl.cmd_channel
cmd_channel[3] <= altera_modular_adc_sequencer_ctrl:u_seq_ctrl.cmd_channel
cmd_channel[4] <= altera_modular_adc_sequencer_ctrl:u_seq_ctrl.cmd_channel
cmd_sop <= altera_modular_adc_sequencer_ctrl:u_seq_ctrl.cmd_sop
cmd_eop <= altera_modular_adc_sequencer_ctrl:u_seq_ctrl.cmd_eop
cmd_valid_2 <= <GND>
cmd_channel_2[0] <= <GND>
cmd_channel_2[1] <= <GND>
cmd_channel_2[2] <= <GND>
cmd_channel_2[3] <= <GND>
cmd_channel_2[4] <= <GND>
cmd_sop_2 <= <GND>
cmd_eop_2 <= <GND>


|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
clk => sw_clr_run~reg0.CLK
clk => run~reg0.CLK
clk => mode[0].CLK
clk => mode[1].CLK
clk => mode[2].CLK
rst_n => readdata[0]~reg0.ACLR
rst_n => readdata[1]~reg0.ACLR
rst_n => readdata[2]~reg0.ACLR
rst_n => readdata[3]~reg0.ACLR
rst_n => readdata[4]~reg0.ACLR
rst_n => readdata[5]~reg0.ACLR
rst_n => readdata[6]~reg0.ACLR
rst_n => readdata[7]~reg0.ACLR
rst_n => readdata[8]~reg0.ACLR
rst_n => readdata[9]~reg0.ACLR
rst_n => readdata[10]~reg0.ACLR
rst_n => readdata[11]~reg0.ACLR
rst_n => readdata[12]~reg0.ACLR
rst_n => readdata[13]~reg0.ACLR
rst_n => readdata[14]~reg0.ACLR
rst_n => readdata[15]~reg0.ACLR
rst_n => readdata[16]~reg0.ACLR
rst_n => readdata[17]~reg0.ACLR
rst_n => readdata[18]~reg0.ACLR
rst_n => readdata[19]~reg0.ACLR
rst_n => readdata[20]~reg0.ACLR
rst_n => readdata[21]~reg0.ACLR
rst_n => readdata[22]~reg0.ACLR
rst_n => readdata[23]~reg0.ACLR
rst_n => readdata[24]~reg0.ACLR
rst_n => readdata[25]~reg0.ACLR
rst_n => readdata[26]~reg0.ACLR
rst_n => readdata[27]~reg0.ACLR
rst_n => readdata[28]~reg0.ACLR
rst_n => readdata[29]~reg0.ACLR
rst_n => readdata[30]~reg0.ACLR
rst_n => readdata[31]~reg0.ACLR
rst_n => run~reg0.ACLR
rst_n => sw_clr_run~reg0.ACLR
rst_n => mode[0].ACLR
rst_n => mode[1].ACLR
rst_n => mode[2].ACLR
addr => cmd_wr_en.IN0
addr => cmd_rd_en.IN0
read => cmd_rd_en.IN1
write => cmd_wr_en.IN1
writedata[0] => always1.IN1
writedata[0] => always2.IN1
writedata[1] => mode[0].DATAIN
writedata[2] => mode[1].DATAIN
writedata[3] => mode[2].DATAIN
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
clr_run => run.OUTPUTSELECT
clr_run => sw_clr_run.OUTPUTSELECT
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
run <= run~reg0.DB_MAX_OUTPUT_PORT_TYPE
sw_clr_run <= sw_clr_run~reg0.DB_MAX_OUTPUT_PORT_TYPE
con_mode <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
single_mode <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
recab_mode <= Equal2.DB_MAX_OUTPUT_PORT_TYPE


|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl
clk => cmd_eop~reg0.CLK
clk => cmd_sop~reg0.CLK
clk => cmd_channel[0]~reg0.CLK
clk => cmd_channel[1]~reg0.CLK
clk => cmd_channel[2]~reg0.CLK
clk => cmd_channel[3]~reg0.CLK
clk => cmd_channel[4]~reg0.CLK
clk => cmd_valid~reg0.CLK
clk => slot_sel[0].CLK
clk => slot_sel[1].CLK
clk => slot_sel[2].CLK
clk => seq_state.CLK
rst_n => cmd_eop~reg0.ACLR
rst_n => cmd_sop~reg0.ACLR
rst_n => cmd_channel[0]~reg0.ACLR
rst_n => cmd_channel[1]~reg0.ACLR
rst_n => cmd_channel[2]~reg0.ACLR
rst_n => cmd_channel[3]~reg0.ACLR
rst_n => cmd_channel[4]~reg0.ACLR
rst_n => cmd_valid~reg0.ACLR
rst_n => seq_state.ACLR
rst_n => slot_sel[0].ACLR
rst_n => slot_sel[1].ACLR
rst_n => slot_sel[2].ACLR
run => always1.IN1
sw_clr_run => done_con.IN1
con_mode => valid_mode.IN0
single_mode => done_single.IN1
single_mode => valid_mode.IN1
recab_mode => always1.IN1
recab_mode => valid_mode.IN1
recab_mode => cmd_channel_nxt[4].OUTPUTSELECT
recab_mode => cmd_channel_nxt[3].OUTPUTSELECT
recab_mode => cmd_channel_nxt[2].OUTPUTSELECT
recab_mode => cmd_channel_nxt[1].OUTPUTSELECT
recab_mode => cmd_channel_nxt[0].OUTPUTSELECT
recab_mode => cmd_sop_nxt.OUTPUTSELECT
recab_mode => cmd_eop_nxt.OUTPUTSELECT
cmd_ready => always1.IN1
cmd_ready => slot_sel_nxt.OUTPUTSELECT
cmd_ready => slot_sel_nxt.OUTPUTSELECT
cmd_ready => slot_sel_nxt.OUTPUTSELECT
cmd_ready => cmd_valid.OUTPUTSELECT
cmd_ready => cmd_channel.OUTPUTSELECT
cmd_ready => cmd_channel.OUTPUTSELECT
cmd_ready => cmd_channel.OUTPUTSELECT
cmd_ready => cmd_channel.OUTPUTSELECT
cmd_ready => cmd_channel.OUTPUTSELECT
cmd_ready => cmd_sop.OUTPUTSELECT
cmd_ready => cmd_eop.OUTPUTSELECT
cmd_ready => valid_req.DATAA
cmd_valid <= cmd_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_channel[0] <= cmd_channel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_channel[1] <= cmd_channel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_channel[2] <= cmd_channel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_channel[3] <= cmd_channel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_channel[4] <= cmd_channel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_sop <= cmd_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_eop <= cmd_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr_run <= clr_run.DB_MAX_OUTPUT_PORT_TYPE


|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal
clk => clk.IN1
rst_n => readdata[0]~reg0.ACLR
rst_n => readdata[1]~reg0.ACLR
rst_n => readdata[2]~reg0.ACLR
rst_n => readdata[3]~reg0.ACLR
rst_n => readdata[4]~reg0.ACLR
rst_n => readdata[5]~reg0.ACLR
rst_n => readdata[6]~reg0.ACLR
rst_n => readdata[7]~reg0.ACLR
rst_n => readdata[8]~reg0.ACLR
rst_n => readdata[9]~reg0.ACLR
rst_n => readdata[10]~reg0.ACLR
rst_n => readdata[11]~reg0.ACLR
rst_n => readdata[12]~reg0.ACLR
rst_n => readdata[13]~reg0.ACLR
rst_n => readdata[14]~reg0.ACLR
rst_n => readdata[15]~reg0.ACLR
rst_n => readdata[16]~reg0.ACLR
rst_n => readdata[17]~reg0.ACLR
rst_n => readdata[18]~reg0.ACLR
rst_n => readdata[19]~reg0.ACLR
rst_n => readdata[20]~reg0.ACLR
rst_n => readdata[21]~reg0.ACLR
rst_n => readdata[22]~reg0.ACLR
rst_n => readdata[23]~reg0.ACLR
rst_n => readdata[24]~reg0.ACLR
rst_n => readdata[25]~reg0.ACLR
rst_n => readdata[26]~reg0.ACLR
rst_n => readdata[27]~reg0.ACLR
rst_n => readdata[28]~reg0.ACLR
rst_n => readdata[29]~reg0.ACLR
rst_n => readdata[30]~reg0.ACLR
rst_n => readdata[31]~reg0.ACLR
rst_n => irq~reg0.ACLR
rst_n => e_eop.PRESET
rst_n => s_eop.ACLR
rst_n => csr_readdata[0].ACLR
rst_n => csr_readdata[1].ACLR
rst_n => csr_readdata[2].ACLR
rst_n => csr_readdata[3].ACLR
rst_n => csr_readdata[4].ACLR
rst_n => csr_readdata[5].ACLR
rst_n => csr_readdata[6].ACLR
rst_n => csr_readdata[7].ACLR
rst_n => csr_readdata[8].ACLR
rst_n => csr_readdata[9].ACLR
rst_n => csr_readdata[10].ACLR
rst_n => csr_readdata[11].ACLR
rst_n => csr_readdata[12].ACLR
rst_n => csr_readdata[13].ACLR
rst_n => csr_readdata[14].ACLR
rst_n => csr_readdata[15].ACLR
rst_n => csr_readdata[16].ACLR
rst_n => csr_readdata[17].ACLR
rst_n => csr_readdata[18].ACLR
rst_n => csr_readdata[19].ACLR
rst_n => csr_readdata[20].ACLR
rst_n => csr_readdata[21].ACLR
rst_n => csr_readdata[22].ACLR
rst_n => csr_readdata[23].ACLR
rst_n => csr_readdata[24].ACLR
rst_n => csr_readdata[25].ACLR
rst_n => csr_readdata[26].ACLR
rst_n => csr_readdata[27].ACLR
rst_n => csr_readdata[28].ACLR
rst_n => csr_readdata[29].ACLR
rst_n => csr_readdata[30].ACLR
rst_n => csr_readdata[31].ACLR
rst_n => ram_rd_en_flp.ACLR
rst_n => slot_num[0].ACLR
rst_n => slot_num[1].ACLR
rst_n => slot_num[2].ACLR
rst_n => slot_num[3].ACLR
rst_n => slot_num[4].ACLR
rst_n => slot_num[5].ACLR
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
addr[6] => LessThan0.IN8
addr[6] => Equal0.IN0
addr[6] => Equal1.IN0
read => ier_rd_en.IN1
read => isr_rd_en.IN1
read => ram_rd_en.IN1
write => ier_wr_en.IN1
write => isr_wr_en.IN1
writedata[0] => always1.IN1
writedata[0] => e_eop.DATAIN
writedata[1] => ~NO_FANOUT~
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
rsp_valid => rsp_valid.IN1
rsp_channel[0] => ~NO_FANOUT~
rsp_channel[1] => ~NO_FANOUT~
rsp_channel[2] => ~NO_FANOUT~
rsp_channel[3] => ~NO_FANOUT~
rsp_channel[4] => ~NO_FANOUT~
rsp_data[0] => ram_datain[0].IN1
rsp_data[1] => ram_datain[1].IN1
rsp_data[2] => ram_datain[2].IN1
rsp_data[3] => ram_datain[3].IN1
rsp_data[4] => ram_datain[4].IN1
rsp_data[5] => ram_datain[5].IN1
rsp_data[6] => ram_datain[6].IN1
rsp_data[7] => ram_datain[7].IN1
rsp_data[8] => ram_datain[8].IN1
rsp_data[9] => ram_datain[9].IN1
rsp_data[10] => ram_datain[10].IN1
rsp_data[11] => ram_datain[11].IN1
rsp_sop => ~NO_FANOUT~
rsp_eop => set_eop.IN0
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
irq <= irq~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component
wren_a => altsyncram_v5s1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_v5s1:auto_generated.rden_b
data_a[0] => altsyncram_v5s1:auto_generated.data_a[0]
data_a[1] => altsyncram_v5s1:auto_generated.data_a[1]
data_a[2] => altsyncram_v5s1:auto_generated.data_a[2]
data_a[3] => altsyncram_v5s1:auto_generated.data_a[3]
data_a[4] => altsyncram_v5s1:auto_generated.data_a[4]
data_a[5] => altsyncram_v5s1:auto_generated.data_a[5]
data_a[6] => altsyncram_v5s1:auto_generated.data_a[6]
data_a[7] => altsyncram_v5s1:auto_generated.data_a[7]
data_a[8] => altsyncram_v5s1:auto_generated.data_a[8]
data_a[9] => altsyncram_v5s1:auto_generated.data_a[9]
data_a[10] => altsyncram_v5s1:auto_generated.data_a[10]
data_a[11] => altsyncram_v5s1:auto_generated.data_a[11]
data_a[12] => altsyncram_v5s1:auto_generated.data_a[12]
data_a[13] => altsyncram_v5s1:auto_generated.data_a[13]
data_a[14] => altsyncram_v5s1:auto_generated.data_a[14]
data_a[15] => altsyncram_v5s1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_v5s1:auto_generated.address_a[0]
address_a[1] => altsyncram_v5s1:auto_generated.address_a[1]
address_a[2] => altsyncram_v5s1:auto_generated.address_a[2]
address_a[3] => altsyncram_v5s1:auto_generated.address_a[3]
address_a[4] => altsyncram_v5s1:auto_generated.address_a[4]
address_a[5] => altsyncram_v5s1:auto_generated.address_a[5]
address_b[0] => altsyncram_v5s1:auto_generated.address_b[0]
address_b[1] => altsyncram_v5s1:auto_generated.address_b[1]
address_b[2] => altsyncram_v5s1:auto_generated.address_b[2]
address_b[3] => altsyncram_v5s1:auto_generated.address_b[3]
address_b[4] => altsyncram_v5s1:auto_generated.address_b[4]
address_b[5] => altsyncram_v5s1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_v5s1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_v5s1:auto_generated.q_b[0]
q_b[1] <= altsyncram_v5s1:auto_generated.q_b[1]
q_b[2] <= altsyncram_v5s1:auto_generated.q_b[2]
q_b[3] <= altsyncram_v5s1:auto_generated.q_b[3]
q_b[4] <= altsyncram_v5s1:auto_generated.q_b[4]
q_b[5] <= altsyncram_v5s1:auto_generated.q_b[5]
q_b[6] <= altsyncram_v5s1:auto_generated.q_b[6]
q_b[7] <= altsyncram_v5s1:auto_generated.q_b[7]
q_b[8] <= altsyncram_v5s1:auto_generated.q_b[8]
q_b[9] <= altsyncram_v5s1:auto_generated.q_b[9]
q_b[10] <= altsyncram_v5s1:auto_generated.q_b[10]
q_b[11] <= altsyncram_v5s1:auto_generated.q_b[11]
q_b[12] <= altsyncram_v5s1:auto_generated.q_b[12]
q_b[13] <= altsyncram_v5s1:auto_generated.q_b[13]
q_b[14] <= altsyncram_v5s1:auto_generated.q_b[14]
q_b[15] <= altsyncram_v5s1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|top|buzzer:bebe_u
clk => beee_coutner[0].CLK
clk => beee_coutner[1].CLK
clk => beee_coutner[2].CLK
clk => bebe_counter[0].CLK
clk => bebe_counter[1].CLK
clk => bebe_counter[2].CLK
clk => bebe_counter[3].CLK
clk => bebe_counter[4].CLK
clk => bebe_counter[5].CLK
clk => bebe_counter[6].CLK
clk => bebe_counter[7].CLK
clk => bebe_counter[8].CLK
clk => bebe_counter[9].CLK
clk => beee.CLK
clk => bebe_state~4.DATAIN
rst => beee_coutner[0].ACLR
rst => beee_coutner[1].ACLR
rst => beee_coutner[2].ACLR
rst => bebe_counter[0].ACLR
rst => bebe_counter[1].ACLR
rst => bebe_counter[2].ACLR
rst => bebe_counter[3].ACLR
rst => bebe_counter[4].ACLR
rst => bebe_counter[5].ACLR
rst => bebe_counter[6].ACLR
rst => bebe_counter[7].ACLR
rst => bebe_counter[8].ACLR
rst => bebe_counter[9].ACLR
rst => bebe_state~6.DATAIN
rst => beee.ENA
tick_10ms => bebe_counter.OUTPUTSELECT
tick_10ms => bebe_counter.OUTPUTSELECT
tick_10ms => bebe_counter.OUTPUTSELECT
tick_10ms => bebe_counter.OUTPUTSELECT
tick_10ms => bebe_counter.OUTPUTSELECT
tick_10ms => bebe_counter.OUTPUTSELECT
tick_10ms => bebe_counter.OUTPUTSELECT
tick_10ms => bebe_counter.OUTPUTSELECT
tick_10ms => bebe_counter.OUTPUTSELECT
tick_10ms => bebe_counter.OUTPUTSELECT
tick_10ms => beee_coutner.OUTPUTSELECT
tick_10ms => beee_coutner.OUTPUTSELECT
tick_10ms => beee_coutner.OUTPUTSELECT
mos_code_signal => bebe_o.DATAB
current_state[0] => Equal2.IN5
current_state[0] => Equal3.IN1
current_state[1] => Equal2.IN4
current_state[1] => Equal3.IN0
current_state[2] => Equal2.IN3
current_state[2] => Equal3.IN2
Wires_mistake => any_mistake.IN0
Mem_mistake => any_mistake.IN1
Passwords_mistake => any_mistake.IN1
Maze_mistake => any_mistake.IN1
Morse_Code_mistake => any_mistake.IN1
time_out => ~NO_FANOUT~
bebe_o <= bebe_o.DB_MAX_OUTPUT_PORT_TYPE


|top|BOOOOOM:u_boooom
clk => total_chance[0].CLK
clk => total_chance[1].CLK
clk => total_chance[2].CLK
clk => total_chance[3].CLK
clk => total_mistake_cnt[0]~reg0.CLK
clk => total_mistake_cnt[1]~reg0.CLK
clk => total_mistake_cnt[2]~reg0.CLK
clk => total_mistake_cnt[3]~reg0.CLK
rst => total_chance[0].ACLR
rst => total_chance[1].ACLR
rst => total_chance[2].ACLR
rst => total_chance[3].ACLR
rst => total_mistake_cnt[0]~reg0.ACLR
rst => total_mistake_cnt[1]~reg0.ACLR
rst => total_mistake_cnt[2]~reg0.ACLR
rst => total_mistake_cnt[3]~reg0.ACLR
current_state[0] => Equal0.IN5
current_state[0] => Equal1.IN5
current_state[1] => Equal0.IN4
current_state[1] => Equal1.IN4
current_state[2] => Equal0.IN3
current_state[2] => Equal1.IN3
mistake_chance[0] => Decoder0.IN1
mistake_chance[1] => Decoder0.IN0
Wires_solved => all_solved.IN0
Memorys_solved => all_solved.IN1
Passwords_solved => all_solved.IN1
Maze_solved => all_solved.IN1
Morse_Code_solved => all_solved.IN1
Wires_mistake => any_mistake.IN0
Memorys_mistake => any_mistake.IN1
Passwords_mistake => any_mistake.IN1
Maze_mistake => any_mistake.IN1
Morse_Code_mistake => any_mistake.IN1
time_out => explode.IN1
total_mistake_cnt[0] <= total_mistake_cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_mistake_cnt[1] <= total_mistake_cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_mistake_cnt[2] <= total_mistake_cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_mistake_cnt[3] <= total_mistake_cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chance_left_ascii[0] <= chance_left_ascii.DB_MAX_OUTPUT_PORT_TYPE
chance_left_ascii[1] <= chance_left_ascii.DB_MAX_OUTPUT_PORT_TYPE
chance_left_ascii[2] <= chance_left_ascii.DB_MAX_OUTPUT_PORT_TYPE
chance_left_ascii[3] <= chance_left_ascii.DB_MAX_OUTPUT_PORT_TYPE
chance_left_ascii[4] <= <VCC>
chance_left_ascii[5] <= <VCC>
chance_left_ascii[6] <= <GND>
chance_left_ascii[7] <= <GND>
all_solved <= all_solved.DB_MAX_OUTPUT_PORT_TYPE
explode <= explode.DB_MAX_OUTPUT_PORT_TYPE


|top|Memorys:memorys_u
rst => rst.IN5
clk => clk.IN5
current_state[0] => Equal0.IN0
current_state[1] => Equal0.IN2
current_state[2] => Equal0.IN1
rnd[0] => Mod0.IN9
rnd[1] => Mod0.IN8
rnd[2] => Mod0.IN7
rnd[3] => Mod0.IN6
rnd[4] => Mod0.IN5
rnd[5] => Add0.IN4
rnd[6] => Add0.IN3
rnd[7] => ~NO_FANOUT~
rnd[8] => ~NO_FANOUT~
rnd[9] => ~NO_FANOUT~
rnd[10] => ~NO_FANOUT~
rnd[11] => ~NO_FANOUT~
rnd[12] => ~NO_FANOUT~
rnd[13] => ~NO_FANOUT~
rnd[14] => ~NO_FANOUT~
rnd[15] => ~NO_FANOUT~
rnd[16] => ~NO_FANOUT~
rnd[17] => ~NO_FANOUT~
rnd[18] => ~NO_FANOUT~
rnd[19] => ~NO_FANOUT~
rnd[20] => ~NO_FANOUT~
rnd[21] => ~NO_FANOUT~
rnd[22] => ~NO_FANOUT~
rnd[23] => ~NO_FANOUT~
rnd[24] => ~NO_FANOUT~
rnd[25] => ~NO_FANOUT~
rnd[26] => ~NO_FANOUT~
rnd[27] => ~NO_FANOUT~
rnd[28] => ~NO_FANOUT~
rnd[29] => ~NO_FANOUT~
rnd[30] => ~NO_FANOUT~
rnd[31] => ~NO_FANOUT~
btn1 => btn1.IN1
btn2 => btn2.IN1
btn3 => btn3.IN1
btn4 => btn4.IN1
activated <= activated~reg0.DB_MAX_OUTPUT_PORT_TYPE
module_failed <= module_failed~reg0.DB_MAX_OUTPUT_PORT_TYPE
module_solved <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
tm_clk <= tm1637_driver:tm.tm_clk
tm_dio <> tm1637_driver:tm.tm_dio
seven_digit[0] <= seven_digit_driver:sd.port2
seven_digit[1] <= seven_digit_driver:sd.port2
seven_digit[2] <= seven_digit_driver:sd.port2
seven_digit[3] <= seven_digit_driver:sd.port2
seven_digit[4] <= seven_digit_driver:sd.port2
seven_digit[5] <= seven_digit_driver:sd.port2
seven_digit[6] <= seven_digit_driver:sd.port2
seven_digit[7] <= seven_digit_driver:sd.port2


|top|Memorys:memorys_u|deboucing:d1
clk => stable_delay.CLK
clk => stable.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => in2.CLK
clk => in1.CLK
rst => stable.ACLR
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
rst => count[13].ACLR
rst => count[14].ACLR
rst => count[15].ACLR
rst => count[16].ACLR
rst => count[17].ACLR
rst => count[18].ACLR
rst => count[19].ACLR
rst => count[20].ACLR
rst => in2.ACLR
rst => in1.ACLR
rst => stable_delay.ACLR
btn_in => in1.DATAIN
btn_out <= btn_out.DB_MAX_OUTPUT_PORT_TYPE


|top|Memorys:memorys_u|deboucing:d2
clk => stable_delay.CLK
clk => stable.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => in2.CLK
clk => in1.CLK
rst => stable.ACLR
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
rst => count[13].ACLR
rst => count[14].ACLR
rst => count[15].ACLR
rst => count[16].ACLR
rst => count[17].ACLR
rst => count[18].ACLR
rst => count[19].ACLR
rst => count[20].ACLR
rst => in2.ACLR
rst => in1.ACLR
rst => stable_delay.ACLR
btn_in => in1.DATAIN
btn_out <= btn_out.DB_MAX_OUTPUT_PORT_TYPE


|top|Memorys:memorys_u|deboucing:d3
clk => stable_delay.CLK
clk => stable.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => in2.CLK
clk => in1.CLK
rst => stable.ACLR
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
rst => count[13].ACLR
rst => count[14].ACLR
rst => count[15].ACLR
rst => count[16].ACLR
rst => count[17].ACLR
rst => count[18].ACLR
rst => count[19].ACLR
rst => count[20].ACLR
rst => in2.ACLR
rst => in1.ACLR
rst => stable_delay.ACLR
btn_in => in1.DATAIN
btn_out <= btn_out.DB_MAX_OUTPUT_PORT_TYPE


|top|Memorys:memorys_u|deboucing:d4
clk => stable_delay.CLK
clk => stable.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => in2.CLK
clk => in1.CLK
rst => stable.ACLR
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
rst => count[13].ACLR
rst => count[14].ACLR
rst => count[15].ACLR
rst => count[16].ACLR
rst => count[17].ACLR
rst => count[18].ACLR
rst => count[19].ACLR
rst => count[20].ACLR
rst => in2.ACLR
rst => in1.ACLR
rst => stable_delay.ACLR
btn_in => in1.DATAIN
btn_out <= btn_out.DB_MAX_OUTPUT_PORT_TYPE


|top|Memorys:memorys_u|tm1637_driver:tm
clk => send_data[0].CLK
clk => send_data[1].CLK
clk => send_data[2].CLK
clk => send_data[3].CLK
clk => send_data[4].CLK
clk => send_data[5].CLK
clk => send_data[6].CLK
clk => send_data[7].CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => bit_cnt[3].CLK
clk => dio_oe.CLK
clk => dio_out.CLK
clk => tm_clk~reg0.CLK
clk => slow_tick.CLK
clk => clk_div[0].CLK
clk => clk_div[1].CLK
clk => clk_div[2].CLK
clk => clk_div[3].CLK
clk => clk_div[4].CLK
clk => clk_div[5].CLK
clk => clk_div[6].CLK
clk => clk_div[7].CLK
clk => clk_div[8].CLK
clk => clk_div[9].CLK
clk => step_cnt~1.DATAIN
clk => state~1.DATAIN
rst_n => bit_cnt[0].ACLR
rst_n => bit_cnt[1].ACLR
rst_n => bit_cnt[2].ACLR
rst_n => bit_cnt[3].ACLR
rst_n => dio_oe.PRESET
rst_n => dio_out.PRESET
rst_n => tm_clk~reg0.PRESET
rst_n => slow_tick.ACLR
rst_n => clk_div[0].ACLR
rst_n => clk_div[1].ACLR
rst_n => clk_div[2].ACLR
rst_n => clk_div[3].ACLR
rst_n => clk_div[4].ACLR
rst_n => clk_div[5].ACLR
rst_n => clk_div[6].ACLR
rst_n => clk_div[7].ACLR
rst_n => clk_div[8].ACLR
rst_n => clk_div[9].ACLR
rst_n => step_cnt~3.DATAIN
rst_n => state~3.DATAIN
rst_n => send_data[0].ENA
rst_n => send_data[7].ENA
rst_n => send_data[6].ENA
rst_n => send_data[5].ENA
rst_n => send_data[4].ENA
rst_n => send_data[3].ENA
rst_n => send_data[2].ENA
rst_n => send_data[1].ENA
n1[0] => Decoder0.IN2
n1[1] => Decoder0.IN1
n1[1] => Decoder1.IN1
n1[2] => Decoder0.IN0
n1[2] => Decoder1.IN0
n2[0] => Decoder2.IN2
n2[1] => Decoder2.IN1
n2[1] => Decoder3.IN1
n2[2] => Decoder2.IN0
n2[2] => Decoder3.IN0
n3[0] => Decoder4.IN2
n3[1] => Decoder4.IN1
n3[1] => Decoder5.IN1
n3[2] => Decoder4.IN0
n3[2] => Decoder5.IN0
n4[0] => Decoder6.IN2
n4[1] => Decoder6.IN1
n4[1] => Decoder7.IN1
n4[2] => Decoder6.IN0
n4[2] => Decoder7.IN0
current_stage[0] => ~NO_FANOUT~
current_stage[1] => ~NO_FANOUT~
current_stage[2] => ~NO_FANOUT~
tm_clk <= tm_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
tm_dio <> tm_dio


|top|Memorys:memorys_u|seven_digit_driver:sd
num[0] => Decoder0.IN3
num[0] => Decoder1.IN2
num[0] => Decoder2.IN2
num[1] => Decoder0.IN2
num[1] => Decoder1.IN1
num[2] => Decoder0.IN1
num[2] => Decoder2.IN1
num[3] => Decoder0.IN0
num[3] => Decoder1.IN0
num[3] => Decoder2.IN0
current_stage[0] => Equal1.IN2
current_stage[0] => seven_digit.DATAA
current_stage[1] => Equal1.IN1
current_stage[2] => Equal1.IN0
current_state[0] => Equal0.IN1
current_state[1] => Equal0.IN0
current_state[2] => Equal0.IN2
seven_digit[0] <= seven_digit.DB_MAX_OUTPUT_PORT_TYPE
seven_digit[1] <= seven_digit.DB_MAX_OUTPUT_PORT_TYPE
seven_digit[2] <= seven_digit.DB_MAX_OUTPUT_PORT_TYPE
seven_digit[3] <= seven_digit.DB_MAX_OUTPUT_PORT_TYPE
seven_digit[4] <= seven_digit.DB_MAX_OUTPUT_PORT_TYPE
seven_digit[5] <= seven_digit.DB_MAX_OUTPUT_PORT_TYPE
seven_digit[6] <= seven_digit.DB_MAX_OUTPUT_PORT_TYPE
seven_digit[7] <= seven_digit.DB_MAX_OUTPUT_PORT_TYPE


|top|deboucing:u_db_mos_btn_summit
clk => stable_delay.CLK
clk => stable.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => in2.CLK
clk => in1.CLK
rst => stable.ACLR
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
rst => count[13].ACLR
rst => count[14].ACLR
rst => count[15].ACLR
rst => count[16].ACLR
rst => count[17].ACLR
rst => count[18].ACLR
rst => count[19].ACLR
rst => count[20].ACLR
rst => in2.ACLR
rst => in1.ACLR
rst => stable_delay.ACLR
btn_in => in1.DATAIN
btn_out <= btn_out.DB_MAX_OUTPUT_PORT_TYPE


|top|dfc:dfc_u
adc_data[0] => Mult0.IN18
adc_data[1] => Mult0.IN17
adc_data[2] => Mult0.IN16
adc_data[3] => Mult0.IN15
adc_data[4] => Mult0.IN14
adc_data[5] => Mult0.IN13
adc_data[6] => Mult0.IN12
adc_data[7] => Mult0.IN11
adc_data[8] => Mult0.IN10
adc_data[9] => Mult0.IN9
adc_data[10] => Mult0.IN8
adc_data[11] => Mult0.IN7
freq_code[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
freq_code[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
freq_code[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
freq_code[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
freq_code[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
freq_code[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
freq_code[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top|adc_to_digital:adc_to_digital_u_1
adc_data[0] => LessThan0.IN24
adc_data[1] => LessThan0.IN23
adc_data[2] => LessThan0.IN22
adc_data[3] => LessThan0.IN21
adc_data[4] => LessThan0.IN20
adc_data[5] => LessThan0.IN19
adc_data[6] => LessThan0.IN18
adc_data[7] => LessThan0.IN17
adc_data[8] => LessThan0.IN16
adc_data[9] => LessThan0.IN15
adc_data[10] => LessThan0.IN14
adc_data[11] => LessThan0.IN13
signal_out <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|top|Morse_Code:Morse_Code_u
rst => buzzer~reg0.ACLR
rst => led_morse~reg0.ACLR
rst => current_morse_len[0].ACLR
rst => current_morse_len[1].ACLR
rst => current_morse_len[2].ACLR
rst => current_morse[0].ACLR
rst => current_morse[1].ACLR
rst => current_morse[2].ACLR
rst => current_morse[3].ACLR
rst => current_morse[4].ACLR
rst => current_morse[5].ACLR
rst => current_morse[6].ACLR
rst => current_morse[7].ACLR
rst => current_symbol_idx[0].ACLR
rst => current_symbol_idx[1].ACLR
rst => current_symbol_idx[2].ACLR
rst => current_letter_idx[0].ACLR
rst => current_letter_idx[1].ACLR
rst => current_letter_idx[2].ACLR
rst => morse_timer[0].ACLR
rst => morse_timer[1].ACLR
rst => morse_timer[2].ACLR
rst => morse_timer[3].ACLR
rst => morse_timer[4].ACLR
rst => morse_timer[5].ACLR
rst => morse_timer[6].ACLR
rst => morse_timer[7].ACLR
rst => morse_timer[8].ACLR
rst => morse_timer[9].ACLR
rst => morse_timer[10].ACLR
rst => morse_timer[11].ACLR
rst => morse_timer[12].ACLR
rst => morse_timer[13].ACLR
rst => morse_timer[14].ACLR
rst => morse_timer[15].ACLR
rst => morse_timer[16].ACLR
rst => morse_timer[17].ACLR
rst => morse_timer[18].ACLR
rst => morse_timer[19].ACLR
rst => morse_timer[20].ACLR
rst => morse_timer[21].ACLR
rst => morse_timer[22].ACLR
rst => morse_timer[23].ACLR
rst => morse_timer[24].ACLR
rst => morse_timer[25].ACLR
rst => morse_timer[26].ACLR
rst => target_word_idx[0].ACLR
rst => target_word_idx[1].ACLR
rst => target_word_idx[2].ACLR
rst => target_word_idx[3].ACLR
rst => module_solved~reg0.ACLR
rst => module_failed~reg0.ACLR
rst => activated~reg0.ACLR
rst => btn_submit_prev.ACLR
rst => morse_state~9.DATAIN
clk => buzzer~reg0.CLK
clk => led_morse~reg0.CLK
clk => current_morse_len[0].CLK
clk => current_morse_len[1].CLK
clk => current_morse_len[2].CLK
clk => current_morse[0].CLK
clk => current_morse[1].CLK
clk => current_morse[2].CLK
clk => current_morse[3].CLK
clk => current_morse[4].CLK
clk => current_morse[5].CLK
clk => current_morse[6].CLK
clk => current_morse[7].CLK
clk => current_symbol_idx[0].CLK
clk => current_symbol_idx[1].CLK
clk => current_symbol_idx[2].CLK
clk => current_letter_idx[0].CLK
clk => current_letter_idx[1].CLK
clk => current_letter_idx[2].CLK
clk => morse_timer[0].CLK
clk => morse_timer[1].CLK
clk => morse_timer[2].CLK
clk => morse_timer[3].CLK
clk => morse_timer[4].CLK
clk => morse_timer[5].CLK
clk => morse_timer[6].CLK
clk => morse_timer[7].CLK
clk => morse_timer[8].CLK
clk => morse_timer[9].CLK
clk => morse_timer[10].CLK
clk => morse_timer[11].CLK
clk => morse_timer[12].CLK
clk => morse_timer[13].CLK
clk => morse_timer[14].CLK
clk => morse_timer[15].CLK
clk => morse_timer[16].CLK
clk => morse_timer[17].CLK
clk => morse_timer[18].CLK
clk => morse_timer[19].CLK
clk => morse_timer[20].CLK
clk => morse_timer[21].CLK
clk => morse_timer[22].CLK
clk => morse_timer[23].CLK
clk => morse_timer[24].CLK
clk => morse_timer[25].CLK
clk => morse_timer[26].CLK
clk => target_word_idx[0].CLK
clk => target_word_idx[1].CLK
clk => target_word_idx[2].CLK
clk => target_word_idx[3].CLK
clk => module_solved~reg0.CLK
clk => module_failed~reg0.CLK
clk => activated~reg0.CLK
clk => btn_submit_prev.CLK
clk => morse_state~7.DATAIN
current_state[0] => Mux6.IN5
current_state[0] => Mux7.IN5
current_state[0] => Mux8.IN5
current_state[0] => Mux9.IN5
current_state[0] => Mux10.IN5
current_state[0] => Mux11.IN5
current_state[0] => Mux12.IN5
current_state[0] => Mux13.IN5
current_state[0] => Mux14.IN5
current_state[0] => Mux15.IN5
current_state[0] => Mux16.IN5
current_state[0] => Mux17.IN5
current_state[0] => Mux18.IN5
current_state[0] => Mux19.IN5
current_state[0] => Mux20.IN5
current_state[0] => Mux21.IN5
current_state[0] => Mux22.IN5
current_state[0] => Mux23.IN5
current_state[0] => Mux24.IN5
current_state[0] => Mux25.IN5
current_state[0] => Mux26.IN5
current_state[0] => Mux27.IN5
current_state[0] => Mux28.IN5
current_state[0] => Mux29.IN5
current_state[0] => Mux30.IN5
current_state[0] => Mux31.IN5
current_state[0] => Mux32.IN5
current_state[0] => Mux33.IN5
current_state[0] => Mux34.IN5
current_state[0] => Mux35.IN5
current_state[0] => Mux36.IN5
current_state[0] => Mux37.IN5
current_state[0] => Mux38.IN5
current_state[0] => Mux39.IN5
current_state[0] => Mux40.IN5
current_state[0] => Mux41.IN5
current_state[0] => Mux42.IN5
current_state[0] => Mux43.IN5
current_state[0] => Mux44.IN5
current_state[0] => Mux45.IN5
current_state[0] => Mux46.IN5
current_state[0] => Mux47.IN5
current_state[0] => Mux48.IN5
current_state[0] => Mux49.IN5
current_state[0] => Decoder3.IN2
current_state[1] => Mux6.IN4
current_state[1] => Mux7.IN4
current_state[1] => Mux8.IN4
current_state[1] => Mux9.IN4
current_state[1] => Mux10.IN4
current_state[1] => Mux11.IN4
current_state[1] => Mux12.IN4
current_state[1] => Mux13.IN4
current_state[1] => Mux14.IN4
current_state[1] => Mux15.IN4
current_state[1] => Mux16.IN4
current_state[1] => Mux17.IN4
current_state[1] => Mux18.IN4
current_state[1] => Mux19.IN4
current_state[1] => Mux20.IN4
current_state[1] => Mux21.IN4
current_state[1] => Mux22.IN4
current_state[1] => Mux23.IN4
current_state[1] => Mux24.IN4
current_state[1] => Mux25.IN4
current_state[1] => Mux26.IN4
current_state[1] => Mux27.IN4
current_state[1] => Mux28.IN4
current_state[1] => Mux29.IN4
current_state[1] => Mux30.IN4
current_state[1] => Mux31.IN4
current_state[1] => Mux32.IN4
current_state[1] => Mux33.IN4
current_state[1] => Mux34.IN4
current_state[1] => Mux35.IN4
current_state[1] => Mux36.IN4
current_state[1] => Mux37.IN4
current_state[1] => Mux38.IN4
current_state[1] => Mux39.IN4
current_state[1] => Mux40.IN4
current_state[1] => Mux41.IN4
current_state[1] => Mux42.IN4
current_state[1] => Mux43.IN4
current_state[1] => Mux44.IN4
current_state[1] => Mux45.IN4
current_state[1] => Mux46.IN4
current_state[1] => Mux47.IN4
current_state[1] => Mux48.IN4
current_state[1] => Mux49.IN4
current_state[1] => Decoder3.IN1
current_state[2] => Mux6.IN3
current_state[2] => Mux7.IN3
current_state[2] => Mux8.IN3
current_state[2] => Mux9.IN3
current_state[2] => Mux10.IN3
current_state[2] => Mux11.IN3
current_state[2] => Mux12.IN3
current_state[2] => Mux13.IN3
current_state[2] => Mux14.IN3
current_state[2] => Mux15.IN3
current_state[2] => Mux16.IN3
current_state[2] => Mux17.IN3
current_state[2] => Mux18.IN3
current_state[2] => Mux19.IN3
current_state[2] => Mux20.IN3
current_state[2] => Mux21.IN3
current_state[2] => Mux22.IN3
current_state[2] => Mux23.IN3
current_state[2] => Mux24.IN3
current_state[2] => Mux25.IN3
current_state[2] => Mux26.IN3
current_state[2] => Mux27.IN3
current_state[2] => Mux28.IN3
current_state[2] => Mux29.IN3
current_state[2] => Mux30.IN3
current_state[2] => Mux31.IN3
current_state[2] => Mux32.IN3
current_state[2] => Mux33.IN3
current_state[2] => Mux34.IN3
current_state[2] => Mux35.IN3
current_state[2] => Mux36.IN3
current_state[2] => Mux37.IN3
current_state[2] => Mux38.IN3
current_state[2] => Mux39.IN3
current_state[2] => Mux40.IN3
current_state[2] => Mux41.IN3
current_state[2] => Mux42.IN3
current_state[2] => Mux43.IN3
current_state[2] => Mux44.IN3
current_state[2] => Mux45.IN3
current_state[2] => Mux46.IN3
current_state[2] => Mux47.IN3
current_state[2] => Mux48.IN3
current_state[2] => Mux49.IN3
current_state[2] => Decoder3.IN0
rnd[0] => target_word_idx.DATAB
rnd[1] => target_word_idx.DATAB
rnd[2] => target_word_idx.DATAB
rnd[3] => target_word_idx.DATAB
rnd[4] => ~NO_FANOUT~
rnd[5] => ~NO_FANOUT~
rnd[6] => ~NO_FANOUT~
rnd[7] => ~NO_FANOUT~
rnd[8] => ~NO_FANOUT~
rnd[9] => ~NO_FANOUT~
rnd[10] => ~NO_FANOUT~
rnd[11] => ~NO_FANOUT~
rnd[12] => ~NO_FANOUT~
rnd[13] => ~NO_FANOUT~
rnd[14] => ~NO_FANOUT~
rnd[15] => ~NO_FANOUT~
rnd[16] => ~NO_FANOUT~
rnd[17] => ~NO_FANOUT~
rnd[18] => ~NO_FANOUT~
rnd[19] => ~NO_FANOUT~
rnd[20] => ~NO_FANOUT~
rnd[21] => ~NO_FANOUT~
rnd[22] => ~NO_FANOUT~
rnd[23] => ~NO_FANOUT~
rnd[24] => ~NO_FANOUT~
rnd[25] => ~NO_FANOUT~
rnd[26] => ~NO_FANOUT~
rnd[27] => ~NO_FANOUT~
rnd[28] => ~NO_FANOUT~
rnd[29] => ~NO_FANOUT~
rnd[30] => ~NO_FANOUT~
rnd[31] => ~NO_FANOUT~
activated <= activated~reg0.DB_MAX_OUTPUT_PORT_TYPE
module_failed <= module_failed~reg0.DB_MAX_OUTPUT_PORT_TYPE
module_solved <= module_solved~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq_code[0] => Div0.IN13
freq_code[0] => Mod0.IN13
freq_code[0] => Mod1.IN10
freq_code[0] => Equal0.IN6
freq_code[1] => Div0.IN12
freq_code[1] => Mod0.IN12
freq_code[1] => Mod1.IN9
freq_code[1] => Equal0.IN5
freq_code[2] => Div0.IN11
freq_code[2] => Mod0.IN11
freq_code[2] => Mod1.IN8
freq_code[2] => Equal0.IN4
freq_code[3] => Div0.IN10
freq_code[3] => Mod0.IN10
freq_code[3] => Mod1.IN7
freq_code[3] => Equal0.IN3
freq_code[4] => Div0.IN9
freq_code[4] => Mod0.IN9
freq_code[4] => Mod1.IN6
freq_code[4] => Equal0.IN2
freq_code[5] => Div0.IN8
freq_code[5] => Mod0.IN8
freq_code[5] => Mod1.IN5
freq_code[5] => Equal0.IN1
freq_code[6] => Div0.IN7
freq_code[6] => Mod0.IN7
freq_code[6] => Mod1.IN4
freq_code[6] => Equal0.IN0
btn_submit => btn_submit_edge.IN1
btn_submit => btn_submit_prev.DATAIN
led_morse <= led_morse~reg0.DB_MAX_OUTPUT_PORT_TYPE
buzzer <= buzzer~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_char_0[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
display_char_0[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
display_char_0[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
display_char_0[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
display_char_0[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
display_char_0[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
display_char_0[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
display_char_0[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
display_char_1[0] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
display_char_1[1] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
display_char_1[2] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
display_char_1[3] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
display_char_1[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
display_char_1[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
display_char_1[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
display_char_1[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
display_char_2[0] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
display_char_2[1] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
display_char_2[2] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
display_char_2[3] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
display_char_2[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
display_char_2[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
display_char_2[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
display_char_2[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|top|adc_to_digital:adc_to_digital_u_2
adc_data[0] => LessThan0.IN24
adc_data[1] => LessThan0.IN23
adc_data[2] => LessThan0.IN22
adc_data[3] => LessThan0.IN21
adc_data[4] => LessThan0.IN20
adc_data[5] => LessThan0.IN19
adc_data[6] => LessThan0.IN18
adc_data[7] => LessThan0.IN17
adc_data[8] => LessThan0.IN16
adc_data[9] => LessThan0.IN15
adc_data[10] => LessThan0.IN14
adc_data[11] => LessThan0.IN13
signal_out <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|top|adc_to_digital:adc_to_digital_u_3
adc_data[0] => LessThan0.IN24
adc_data[1] => LessThan0.IN23
adc_data[2] => LessThan0.IN22
adc_data[3] => LessThan0.IN21
adc_data[4] => LessThan0.IN20
adc_data[5] => LessThan0.IN19
adc_data[6] => LessThan0.IN18
adc_data[7] => LessThan0.IN17
adc_data[8] => LessThan0.IN16
adc_data[9] => LessThan0.IN15
adc_data[10] => LessThan0.IN14
adc_data[11] => LessThan0.IN13
signal_out <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|top|adc_to_digital:adc_to_digital_u_4
adc_data[0] => LessThan0.IN24
adc_data[1] => LessThan0.IN23
adc_data[2] => LessThan0.IN22
adc_data[3] => LessThan0.IN21
adc_data[4] => LessThan0.IN20
adc_data[5] => LessThan0.IN19
adc_data[6] => LessThan0.IN18
adc_data[7] => LessThan0.IN17
adc_data[8] => LessThan0.IN16
adc_data[9] => LessThan0.IN15
adc_data[10] => LessThan0.IN14
adc_data[11] => LessThan0.IN13
signal_out <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|top|adc_to_digital:adc_to_digital_u_5
adc_data[0] => LessThan0.IN24
adc_data[1] => LessThan0.IN23
adc_data[2] => LessThan0.IN22
adc_data[3] => LessThan0.IN21
adc_data[4] => LessThan0.IN20
adc_data[5] => LessThan0.IN19
adc_data[6] => LessThan0.IN18
adc_data[7] => LessThan0.IN17
adc_data[8] => LessThan0.IN16
adc_data[9] => LessThan0.IN15
adc_data[10] => LessThan0.IN14
adc_data[11] => LessThan0.IN13
signal_out <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|top|Mazes:u_maze
rst => rst.IN5
clk => clk.IN5
current_state[0] => current_state[0].IN1
current_state[1] => current_state[1].IN1
current_state[2] => current_state[2].IN1
rnd[0] => LessThan0.IN8
rnd[0] => Add0.IN8
rnd[0] => id.DATAA
rnd[1] => LessThan0.IN7
rnd[1] => Add0.IN7
rnd[1] => id.DATAA
rnd[2] => LessThan0.IN6
rnd[2] => Add0.IN6
rnd[2] => id.DATAA
rnd[3] => LessThan0.IN5
rnd[3] => Add0.IN5
rnd[3] => id.DATAA
rnd[4] => ~NO_FANOUT~
rnd[5] => ~NO_FANOUT~
rnd[6] => ~NO_FANOUT~
rnd[7] => ~NO_FANOUT~
rnd[8] => ~NO_FANOUT~
rnd[9] => ~NO_FANOUT~
rnd[10] => ~NO_FANOUT~
rnd[11] => ~NO_FANOUT~
rnd[12] => ~NO_FANOUT~
rnd[13] => ~NO_FANOUT~
rnd[14] => ~NO_FANOUT~
rnd[15] => ~NO_FANOUT~
rnd[16] => ~NO_FANOUT~
rnd[17] => ~NO_FANOUT~
rnd[18] => ~NO_FANOUT~
rnd[19] => ~NO_FANOUT~
rnd[20] => ~NO_FANOUT~
rnd[21] => ~NO_FANOUT~
rnd[22] => ~NO_FANOUT~
rnd[23] => ~NO_FANOUT~
rnd[24] => ~NO_FANOUT~
rnd[25] => ~NO_FANOUT~
rnd[26] => ~NO_FANOUT~
rnd[27] => ~NO_FANOUT~
rnd[28] => ~NO_FANOUT~
rnd[29] => ~NO_FANOUT~
rnd[30] => ~NO_FANOUT~
rnd[31] => ~NO_FANOUT~
btn_u => btn1.DATAIN
btn_u => _.IN1
btn_d => btn4.DATAIN
btn_d => _.IN1
btn_r => btn3.DATAIN
btn_r => _.IN1
btn_l => btn2.DATAIN
btn_l => _.IN1
activated <= activated~reg0.DB_MAX_OUTPUT_PORT_TYPE
module_failed <= fail.DB_MAX_OUTPUT_PORT_TYPE
module_solved <= win.DB_MAX_OUTPUT_PORT_TYPE
dout <= display_mazes:dis1.port9
btn1 <= btn_u.DB_MAX_OUTPUT_PORT_TYPE
btn2 <= btn_l.DB_MAX_OUTPUT_PORT_TYPE
btn3 <= btn_r.DB_MAX_OUTPUT_PORT_TYPE
btn4 <= btn_d.DB_MAX_OUTPUT_PORT_TYPE


|top|Mazes:u_maze|deboucing:d1
clk => stable_delay.CLK
clk => stable.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => in2.CLK
clk => in1.CLK
rst => stable.ACLR
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
rst => count[13].ACLR
rst => count[14].ACLR
rst => count[15].ACLR
rst => count[16].ACLR
rst => count[17].ACLR
rst => count[18].ACLR
rst => count[19].ACLR
rst => count[20].ACLR
rst => in2.ACLR
rst => in1.ACLR
rst => stable_delay.ACLR
btn_in => in1.DATAIN
btn_out <= btn_out.DB_MAX_OUTPUT_PORT_TYPE


|top|Mazes:u_maze|deboucing:d2
clk => stable_delay.CLK
clk => stable.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => in2.CLK
clk => in1.CLK
rst => stable.ACLR
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
rst => count[13].ACLR
rst => count[14].ACLR
rst => count[15].ACLR
rst => count[16].ACLR
rst => count[17].ACLR
rst => count[18].ACLR
rst => count[19].ACLR
rst => count[20].ACLR
rst => in2.ACLR
rst => in1.ACLR
rst => stable_delay.ACLR
btn_in => in1.DATAIN
btn_out <= btn_out.DB_MAX_OUTPUT_PORT_TYPE


|top|Mazes:u_maze|deboucing:d3
clk => stable_delay.CLK
clk => stable.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => in2.CLK
clk => in1.CLK
rst => stable.ACLR
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
rst => count[13].ACLR
rst => count[14].ACLR
rst => count[15].ACLR
rst => count[16].ACLR
rst => count[17].ACLR
rst => count[18].ACLR
rst => count[19].ACLR
rst => count[20].ACLR
rst => in2.ACLR
rst => in1.ACLR
rst => stable_delay.ACLR
btn_in => in1.DATAIN
btn_out <= btn_out.DB_MAX_OUTPUT_PORT_TYPE


|top|Mazes:u_maze|deboucing:d4
clk => stable_delay.CLK
clk => stable.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => in2.CLK
clk => in1.CLK
rst => stable.ACLR
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
rst => count[13].ACLR
rst => count[14].ACLR
rst => count[15].ACLR
rst => count[16].ACLR
rst => count[17].ACLR
rst => count[18].ACLR
rst => count[19].ACLR
rst => count[20].ACLR
rst => in2.ACLR
rst => in1.ACLR
rst => stable_delay.ACLR
btn_in => in1.DATAIN
btn_out <= btn_out.DB_MAX_OUTPUT_PORT_TYPE


|top|Mazes:u_maze|display_mazes:dis1
clk => clk.IN1
rst => rst.IN1
current_state[0] => Equal0.IN1
current_state[0] => Equal1.IN1
current_state[0] => Equal2.IN2
current_state[1] => Equal0.IN0
current_state[1] => Equal1.IN0
current_state[1] => Equal2.IN0
current_state[2] => Equal0.IN2
current_state[2] => Equal1.IN2
current_state[2] => Equal2.IN1
cur_x[0] => Equal3.IN2
cur_x[1] => Equal3.IN1
cur_x[2] => Equal3.IN0
cur_y[0] => Equal4.IN2
cur_y[1] => Equal4.IN1
cur_y[2] => Equal4.IN0
final_x[0] => Equal5.IN2
final_x[1] => Equal5.IN1
final_x[2] => Equal5.IN0
final_y[0] => Equal6.IN2
final_y[1] => Equal6.IN1
final_y[2] => Equal6.IN0
win => win_cnt.OUTPUTSELECT
win => win_cnt.OUTPUTSELECT
win => win_cnt.OUTPUTSELECT
win => win_cnt.OUTPUTSELECT
win => win_cnt.OUTPUTSELECT
win => win_cnt.OUTPUTSELECT
win => win_cnt.OUTPUTSELECT
win => win_cnt.OUTPUTSELECT
win => win_cnt.OUTPUTSELECT
win => win_cnt.OUTPUTSELECT
win => win_cnt.OUTPUTSELECT
win => win_cnt.OUTPUTSELECT
win => win_cnt.OUTPUTSELECT
win => win_cnt.OUTPUTSELECT
win => win_cnt.OUTPUTSELECT
win => win_cnt.OUTPUTSELECT
win => win_cnt.OUTPUTSELECT
win => win_cnt.OUTPUTSELECT
win => win_cnt.OUTPUTSELECT
win => win_cnt.OUTPUTSELECT
win => win_cnt.OUTPUTSELECT
win => win_cnt.OUTPUTSELECT
win => win_cnt.OUTPUTSELECT
win => win_cnt.OUTPUTSELECT
win => win_cnt.OUTPUTSELECT
win => win_page.OUTPUTSELECT
win => color_out.OUTPUTSELECT
win => color_out.OUTPUTSELECT
win => color_out.OUTPUTSELECT
win => color_out.OUTPUTSELECT
win => color_out.OUTPUTSELECT
win => color_out.OUTPUTSELECT
win => color_out.OUTPUTSELECT
win => color_out.OUTPUTSELECT
win => color_out.OUTPUTSELECT
win => color_out.OUTPUTSELECT
win => color_out.OUTPUTSELECT
win => color_out.OUTPUTSELECT
win => color_out.OUTPUTSELECT
win => color_out.OUTPUTSELECT
win => color_out.OUTPUTSELECT
win => color_out.OUTPUTSELECT
win => color_out.OUTPUTSELECT
win => color_out.OUTPUTSELECT
win => color_out.OUTPUTSELECT
win => color_out.OUTPUTSELECT
win => color_out.OUTPUTSELECT
fail => ~NO_FANOUT~
dout <= ws2812_driver:w1.dout


|top|Mazes:u_maze|display_mazes:dis1|ws2812_driver:w1
clk => color_lat[0].CLK
clk => color_lat[1].CLK
clk => color_lat[2].CLK
clk => color_lat[3].CLK
clk => color_lat[4].CLK
clk => color_lat[5].CLK
clk => color_lat[6].CLK
clk => color_lat[7].CLK
clk => color_lat[8].CLK
clk => color_lat[9].CLK
clk => color_lat[10].CLK
clk => color_lat[11].CLK
clk => color_lat[12].CLK
clk => color_lat[13].CLK
clk => color_lat[14].CLK
clk => color_lat[15].CLK
clk => color_lat[16].CLK
clk => color_lat[17].CLK
clk => color_lat[18].CLK
clk => color_lat[19].CLK
clk => color_lat[20].CLK
clk => color_lat[21].CLK
clk => color_lat[22].CLK
clk => color_lat[23].CLK
clk => dout~reg0.CLK
clk => state.CLK
clk => reser_counter[0].CLK
clk => reser_counter[1].CLK
clk => reser_counter[2].CLK
clk => reser_counter[3].CLK
clk => reser_counter[4].CLK
clk => reser_counter[5].CLK
clk => reser_counter[6].CLK
clk => reser_counter[7].CLK
clk => reser_counter[8].CLK
clk => reser_counter[9].CLK
clk => reser_counter[10].CLK
clk => reser_counter[11].CLK
clk => reser_counter[12].CLK
clk => reser_counter[13].CLK
clk => reser_counter[14].CLK
clk => reser_counter[15].CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => bit_count[0].CLK
clk => bit_count[1].CLK
clk => bit_count[2].CLK
clk => bit_count[3].CLK
clk => bit_count[4].CLK
clk => pixel_count[0].CLK
clk => pixel_count[1].CLK
clk => pixel_count[2].CLK
clk => pixel_count[3].CLK
clk => pixel_count[4].CLK
clk => pixel_count[5].CLK
rst => color_lat[0].ACLR
rst => color_lat[1].ACLR
rst => color_lat[2].ACLR
rst => color_lat[3].ACLR
rst => color_lat[4].ACLR
rst => color_lat[5].ACLR
rst => color_lat[6].ACLR
rst => color_lat[7].ACLR
rst => color_lat[8].ACLR
rst => color_lat[9].ACLR
rst => color_lat[10].ACLR
rst => color_lat[11].ACLR
rst => color_lat[12].ACLR
rst => color_lat[13].ACLR
rst => color_lat[14].ACLR
rst => color_lat[15].ACLR
rst => color_lat[16].ACLR
rst => color_lat[17].ACLR
rst => color_lat[18].ACLR
rst => color_lat[19].ACLR
rst => color_lat[20].ACLR
rst => color_lat[21].ACLR
rst => color_lat[22].ACLR
rst => color_lat[23].ACLR
rst => dout~reg0.ACLR
rst => state.ACLR
rst => reser_counter[0].ACLR
rst => reser_counter[1].ACLR
rst => reser_counter[2].ACLR
rst => reser_counter[3].ACLR
rst => reser_counter[4].ACLR
rst => reser_counter[5].ACLR
rst => reser_counter[6].ACLR
rst => reser_counter[7].ACLR
rst => reser_counter[8].ACLR
rst => reser_counter[9].ACLR
rst => reser_counter[10].ACLR
rst => reser_counter[11].ACLR
rst => reser_counter[12].ACLR
rst => reser_counter[13].ACLR
rst => reser_counter[14].ACLR
rst => reser_counter[15].ACLR
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
rst => counter[4].ACLR
rst => counter[5].ACLR
rst => counter[6].ACLR
rst => counter[7].ACLR
rst => bit_count[0].ACLR
rst => bit_count[1].ACLR
rst => bit_count[2].ACLR
rst => bit_count[3].ACLR
rst => bit_count[4].ACLR
rst => pixel_count[0].ACLR
rst => pixel_count[1].ACLR
rst => pixel_count[2].ACLR
rst => pixel_count[3].ACLR
rst => pixel_count[4].ACLR
rst => pixel_count[5].ACLR
color[0] => color_lat.DATAB
color[1] => color_lat.DATAB
color[2] => color_lat.DATAB
color[3] => color_lat.DATAB
color[4] => color_lat.DATAB
color[5] => color_lat.DATAB
color[6] => color_lat.DATAB
color[7] => color_lat.DATAB
color[8] => color_lat.DATAB
color[9] => color_lat.DATAB
color[10] => color_lat.DATAB
color[11] => color_lat.DATAB
color[12] => color_lat.DATAB
color[13] => color_lat.DATAB
color[14] => color_lat.DATAB
color[15] => color_lat.DATAB
color[16] => color_lat.DATAB
color[17] => color_lat.DATAB
color[18] => color_lat.DATAB
color[19] => color_lat.DATAB
color[20] => color_lat.DATAB
color[21] => color_lat.DATAB
color[22] => color_lat.DATAB
color[23] => color_lat.DATAB
pixel[0] <= pixel_count[0].DB_MAX_OUTPUT_PORT_TYPE
pixel[1] <= pixel_count[1].DB_MAX_OUTPUT_PORT_TYPE
pixel[2] <= pixel_count[2].DB_MAX_OUTPUT_PORT_TYPE
pixel[3] <= pixel_count[3].DB_MAX_OUTPUT_PORT_TYPE
pixel[4] <= pixel_count[4].DB_MAX_OUTPUT_PORT_TYPE
pixel[5] <= pixel_count[5].DB_MAX_OUTPUT_PORT_TYPE
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|deboucing:u_db_pwd_btn_up_0
clk => stable_delay.CLK
clk => stable.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => in2.CLK
clk => in1.CLK
rst => stable.ACLR
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
rst => count[13].ACLR
rst => count[14].ACLR
rst => count[15].ACLR
rst => count[16].ACLR
rst => count[17].ACLR
rst => count[18].ACLR
rst => count[19].ACLR
rst => count[20].ACLR
rst => in2.ACLR
rst => in1.ACLR
rst => stable_delay.ACLR
btn_in => in1.DATAIN
btn_out <= btn_out.DB_MAX_OUTPUT_PORT_TYPE


|top|deboucing:u_db_pwd_btn_down_0
clk => stable_delay.CLK
clk => stable.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => in2.CLK
clk => in1.CLK
rst => stable.ACLR
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
rst => count[13].ACLR
rst => count[14].ACLR
rst => count[15].ACLR
rst => count[16].ACLR
rst => count[17].ACLR
rst => count[18].ACLR
rst => count[19].ACLR
rst => count[20].ACLR
rst => in2.ACLR
rst => in1.ACLR
rst => stable_delay.ACLR
btn_in => in1.DATAIN
btn_out <= btn_out.DB_MAX_OUTPUT_PORT_TYPE


|top|deboucing:u_db_pwd_btn_up_1
clk => stable_delay.CLK
clk => stable.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => in2.CLK
clk => in1.CLK
rst => stable.ACLR
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
rst => count[13].ACLR
rst => count[14].ACLR
rst => count[15].ACLR
rst => count[16].ACLR
rst => count[17].ACLR
rst => count[18].ACLR
rst => count[19].ACLR
rst => count[20].ACLR
rst => in2.ACLR
rst => in1.ACLR
rst => stable_delay.ACLR
btn_in => in1.DATAIN
btn_out <= btn_out.DB_MAX_OUTPUT_PORT_TYPE


|top|deboucing:u_db_pwd_btn_down_1
clk => stable_delay.CLK
clk => stable.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => in2.CLK
clk => in1.CLK
rst => stable.ACLR
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
rst => count[13].ACLR
rst => count[14].ACLR
rst => count[15].ACLR
rst => count[16].ACLR
rst => count[17].ACLR
rst => count[18].ACLR
rst => count[19].ACLR
rst => count[20].ACLR
rst => in2.ACLR
rst => in1.ACLR
rst => stable_delay.ACLR
btn_in => in1.DATAIN
btn_out <= btn_out.DB_MAX_OUTPUT_PORT_TYPE


|top|deboucing:u_db_pwd_btn_up_2
clk => stable_delay.CLK
clk => stable.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => in2.CLK
clk => in1.CLK
rst => stable.ACLR
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
rst => count[13].ACLR
rst => count[14].ACLR
rst => count[15].ACLR
rst => count[16].ACLR
rst => count[17].ACLR
rst => count[18].ACLR
rst => count[19].ACLR
rst => count[20].ACLR
rst => in2.ACLR
rst => in1.ACLR
rst => stable_delay.ACLR
btn_in => in1.DATAIN
btn_out <= btn_out.DB_MAX_OUTPUT_PORT_TYPE


|top|deboucing:u_db_pwd_btn_down_2
clk => stable_delay.CLK
clk => stable.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => in2.CLK
clk => in1.CLK
rst => stable.ACLR
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
rst => count[13].ACLR
rst => count[14].ACLR
rst => count[15].ACLR
rst => count[16].ACLR
rst => count[17].ACLR
rst => count[18].ACLR
rst => count[19].ACLR
rst => count[20].ACLR
rst => in2.ACLR
rst => in1.ACLR
rst => stable_delay.ACLR
btn_in => in1.DATAIN
btn_out <= btn_out.DB_MAX_OUTPUT_PORT_TYPE


|top|deboucing:u_db_pwd_btn_up_3
clk => stable_delay.CLK
clk => stable.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => in2.CLK
clk => in1.CLK
rst => stable.ACLR
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
rst => count[13].ACLR
rst => count[14].ACLR
rst => count[15].ACLR
rst => count[16].ACLR
rst => count[17].ACLR
rst => count[18].ACLR
rst => count[19].ACLR
rst => count[20].ACLR
rst => in2.ACLR
rst => in1.ACLR
rst => stable_delay.ACLR
btn_in => in1.DATAIN
btn_out <= btn_out.DB_MAX_OUTPUT_PORT_TYPE


|top|deboucing:u_db_pwd_btn_down_3
clk => stable_delay.CLK
clk => stable.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => in2.CLK
clk => in1.CLK
rst => stable.ACLR
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
rst => count[13].ACLR
rst => count[14].ACLR
rst => count[15].ACLR
rst => count[16].ACLR
rst => count[17].ACLR
rst => count[18].ACLR
rst => count[19].ACLR
rst => count[20].ACLR
rst => in2.ACLR
rst => in1.ACLR
rst => stable_delay.ACLR
btn_in => in1.DATAIN
btn_out <= btn_out.DB_MAX_OUTPUT_PORT_TYPE


|top|deboucing:u_db_pwd_btn_up_4
clk => stable_delay.CLK
clk => stable.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => in2.CLK
clk => in1.CLK
rst => stable.ACLR
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
rst => count[13].ACLR
rst => count[14].ACLR
rst => count[15].ACLR
rst => count[16].ACLR
rst => count[17].ACLR
rst => count[18].ACLR
rst => count[19].ACLR
rst => count[20].ACLR
rst => in2.ACLR
rst => in1.ACLR
rst => stable_delay.ACLR
btn_in => in1.DATAIN
btn_out <= btn_out.DB_MAX_OUTPUT_PORT_TYPE


|top|deboucing:u_db_pwd_btn_down_4
clk => stable_delay.CLK
clk => stable.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => in2.CLK
clk => in1.CLK
rst => stable.ACLR
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
rst => count[13].ACLR
rst => count[14].ACLR
rst => count[15].ACLR
rst => count[16].ACLR
rst => count[17].ACLR
rst => count[18].ACLR
rst => count[19].ACLR
rst => count[20].ACLR
rst => in2.ACLR
rst => in1.ACLR
rst => stable_delay.ACLR
btn_in => in1.DATAIN
btn_out <= btn_out.DB_MAX_OUTPUT_PORT_TYPE


|top|deboucing:u_db_pwd_btn_submit
clk => stable_delay.CLK
clk => stable.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => in2.CLK
clk => in1.CLK
rst => stable.ACLR
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
rst => count[13].ACLR
rst => count[14].ACLR
rst => count[15].ACLR
rst => count[16].ACLR
rst => count[17].ACLR
rst => count[18].ACLR
rst => count[19].ACLR
rst => count[20].ACLR
rst => in2.ACLR
rst => in1.ACLR
rst => stable_delay.ACLR
btn_in => in1.DATAIN
btn_out <= btn_out.DB_MAX_OUTPUT_PORT_TYPE


|top|Passwords:u_password
rst => target_char_4_reg[0].ACLR
rst => target_char_4_reg[1].ACLR
rst => target_char_4_reg[2].ACLR
rst => target_char_4_reg[3].ACLR
rst => target_char_4_reg[4].ACLR
rst => target_char_3_reg[0].ACLR
rst => target_char_3_reg[1].ACLR
rst => target_char_3_reg[2].ACLR
rst => target_char_3_reg[3].ACLR
rst => target_char_3_reg[4].ACLR
rst => target_char_2_reg[0].ACLR
rst => target_char_2_reg[1].ACLR
rst => target_char_2_reg[2].ACLR
rst => target_char_2_reg[3].ACLR
rst => target_char_2_reg[4].ACLR
rst => target_char_1_reg[0].ACLR
rst => target_char_1_reg[1].ACLR
rst => target_char_1_reg[2].ACLR
rst => target_char_1_reg[3].ACLR
rst => target_char_1_reg[4].ACLR
rst => target_char_0_reg[0].ACLR
rst => target_char_0_reg[1].ACLR
rst => target_char_0_reg[2].ACLR
rst => target_char_0_reg[3].ACLR
rst => target_char_0_reg[4].ACLR
rst => check_word_idx[0].ACLR
rst => check_word_idx[1].ACLR
rst => check_word_idx[2].ACLR
rst => check_word_idx[3].ACLR
rst => check_word_idx[4].ACLR
rst => check_word_idx[5].ACLR
rst => letter_options_4[5][0].PRESET
rst => letter_options_4[5][1].ACLR
rst => letter_options_4[5][2].PRESET
rst => letter_options_4[5][3].ACLR
rst => letter_options_4[5][4].ACLR
rst => letter_options_4[4][0].ACLR
rst => letter_options_4[4][1].ACLR
rst => letter_options_4[4][2].PRESET
rst => letter_options_4[4][3].ACLR
rst => letter_options_4[4][4].ACLR
rst => letter_options_4[3][0].PRESET
rst => letter_options_4[3][1].PRESET
rst => letter_options_4[3][2].ACLR
rst => letter_options_4[3][3].ACLR
rst => letter_options_4[3][4].ACLR
rst => letter_options_4[2][0].ACLR
rst => letter_options_4[2][1].PRESET
rst => letter_options_4[2][2].ACLR
rst => letter_options_4[2][3].ACLR
rst => letter_options_4[2][4].ACLR
rst => letter_options_4[1][0].PRESET
rst => letter_options_4[1][1].ACLR
rst => letter_options_4[1][2].ACLR
rst => letter_options_4[1][3].ACLR
rst => letter_options_4[1][4].ACLR
rst => letter_options_4[0][0].ACLR
rst => letter_options_4[0][1].ACLR
rst => letter_options_4[0][2].ACLR
rst => letter_options_4[0][3].ACLR
rst => letter_options_4[0][4].ACLR
rst => letter_options_3[5][0].PRESET
rst => letter_options_3[5][1].ACLR
rst => letter_options_3[5][2].PRESET
rst => letter_options_3[5][3].ACLR
rst => letter_options_3[5][4].ACLR
rst => letter_options_3[4][0].ACLR
rst => letter_options_3[4][1].ACLR
rst => letter_options_3[4][2].PRESET
rst => letter_options_3[4][3].ACLR
rst => letter_options_3[4][4].ACLR
rst => letter_options_3[3][0].PRESET
rst => letter_options_3[3][1].PRESET
rst => letter_options_3[3][2].ACLR
rst => letter_options_3[3][3].ACLR
rst => letter_options_3[3][4].ACLR
rst => letter_options_3[2][0].ACLR
rst => letter_options_3[2][1].PRESET
rst => letter_options_3[2][2].ACLR
rst => letter_options_3[2][3].ACLR
rst => letter_options_3[2][4].ACLR
rst => letter_options_3[1][0].PRESET
rst => letter_options_3[1][1].ACLR
rst => letter_options_3[1][2].ACLR
rst => letter_options_3[1][3].ACLR
rst => letter_options_3[1][4].ACLR
rst => letter_options_3[0][0].ACLR
rst => letter_options_3[0][1].ACLR
rst => letter_options_3[0][2].ACLR
rst => letter_options_3[0][3].ACLR
rst => letter_options_3[0][4].ACLR
rst => letter_options_2[5][0].PRESET
rst => letter_options_2[5][1].ACLR
rst => letter_options_2[5][2].PRESET
rst => letter_options_2[5][3].ACLR
rst => letter_options_2[5][4].ACLR
rst => letter_options_2[4][0].ACLR
rst => letter_options_2[4][1].ACLR
rst => letter_options_2[4][2].PRESET
rst => letter_options_2[4][3].ACLR
rst => letter_options_2[4][4].ACLR
rst => letter_options_2[3][0].PRESET
rst => letter_options_2[3][1].PRESET
rst => letter_options_2[3][2].ACLR
rst => letter_options_2[3][3].ACLR
rst => letter_options_2[3][4].ACLR
rst => letter_options_2[2][0].ACLR
rst => letter_options_2[2][1].PRESET
rst => letter_options_2[2][2].ACLR
rst => letter_options_2[2][3].ACLR
rst => letter_options_2[2][4].ACLR
rst => letter_options_2[1][0].PRESET
rst => letter_options_2[1][1].ACLR
rst => letter_options_2[1][2].ACLR
rst => letter_options_2[1][3].ACLR
rst => letter_options_2[1][4].ACLR
rst => letter_options_2[0][0].ACLR
rst => letter_options_2[0][1].ACLR
rst => letter_options_2[0][2].ACLR
rst => letter_options_2[0][3].ACLR
rst => letter_options_2[0][4].ACLR
rst => letter_options_1[5][0].PRESET
rst => letter_options_1[5][1].ACLR
rst => letter_options_1[5][2].PRESET
rst => letter_options_1[5][3].ACLR
rst => letter_options_1[5][4].ACLR
rst => letter_options_1[4][0].ACLR
rst => letter_options_1[4][1].ACLR
rst => letter_options_1[4][2].PRESET
rst => letter_options_1[4][3].ACLR
rst => letter_options_1[4][4].ACLR
rst => letter_options_1[3][0].PRESET
rst => letter_options_1[3][1].PRESET
rst => letter_options_1[3][2].ACLR
rst => letter_options_1[3][3].ACLR
rst => letter_options_1[3][4].ACLR
rst => letter_options_1[2][0].ACLR
rst => letter_options_1[2][1].PRESET
rst => letter_options_1[2][2].ACLR
rst => letter_options_1[2][3].ACLR
rst => letter_options_1[2][4].ACLR
rst => letter_options_1[1][0].PRESET
rst => letter_options_1[1][1].ACLR
rst => letter_options_1[1][2].ACLR
rst => letter_options_1[1][3].ACLR
rst => letter_options_1[1][4].ACLR
rst => letter_options_1[0][0].ACLR
rst => letter_options_1[0][1].ACLR
rst => letter_options_1[0][2].ACLR
rst => letter_options_1[0][3].ACLR
rst => letter_options_1[0][4].ACLR
rst => letter_options_0[5][0].PRESET
rst => letter_options_0[5][1].ACLR
rst => letter_options_0[5][2].PRESET
rst => letter_options_0[5][3].ACLR
rst => letter_options_0[5][4].ACLR
rst => letter_options_0[4][0].ACLR
rst => letter_options_0[4][1].ACLR
rst => letter_options_0[4][2].PRESET
rst => letter_options_0[4][3].ACLR
rst => letter_options_0[4][4].ACLR
rst => letter_options_0[3][0].PRESET
rst => letter_options_0[3][1].PRESET
rst => letter_options_0[3][2].ACLR
rst => letter_options_0[3][3].ACLR
rst => letter_options_0[3][4].ACLR
rst => letter_options_0[2][0].ACLR
rst => letter_options_0[2][1].PRESET
rst => letter_options_0[2][2].ACLR
rst => letter_options_0[2][3].ACLR
rst => letter_options_0[2][4].ACLR
rst => letter_options_0[1][0].PRESET
rst => letter_options_0[1][1].ACLR
rst => letter_options_0[1][2].ACLR
rst => letter_options_0[1][3].ACLR
rst => letter_options_0[1][4].ACLR
rst => letter_options_0[0][0].ACLR
rst => letter_options_0[0][1].ACLR
rst => letter_options_0[0][2].ACLR
rst => letter_options_0[0][3].ACLR
rst => letter_options_0[0][4].ACLR
rst => current_idx_4[0].ACLR
rst => current_idx_4[1].ACLR
rst => current_idx_4[2].ACLR
rst => current_idx_3[0].ACLR
rst => current_idx_3[1].ACLR
rst => current_idx_3[2].ACLR
rst => current_idx_2[0].ACLR
rst => current_idx_2[1].ACLR
rst => current_idx_2[2].ACLR
rst => current_idx_1[0].ACLR
rst => current_idx_1[1].ACLR
rst => current_idx_1[2].ACLR
rst => current_idx_0[0].ACLR
rst => current_idx_0[1].ACLR
rst => current_idx_0[2].ACLR
rst => target_word_idx[0].ACLR
rst => target_word_idx[1].ACLR
rst => target_word_idx[2].ACLR
rst => target_word_idx[3].ACLR
rst => target_word_idx[4].ACLR
rst => target_word_idx[5].ACLR
rst => module_solved~reg0.ACLR
rst => module_failed~reg0.ACLR
rst => activated~reg0.ACLR
rst => btn_submit_prev.ACLR
rst => btn_down_4_prev.ACLR
rst => btn_up_4_prev.ACLR
rst => btn_down_3_prev.ACLR
rst => btn_up_3_prev.ACLR
rst => btn_down_2_prev.ACLR
rst => btn_up_2_prev.ACLR
rst => btn_down_1_prev.ACLR
rst => btn_up_1_prev.ACLR
rst => btn_down_0_prev.ACLR
rst => btn_up_0_prev.ACLR
rst => regen_position~8.DATAIN
rst => ativating_state~10.DATAIN
clk => target_char_4_reg[0].CLK
clk => target_char_4_reg[1].CLK
clk => target_char_4_reg[2].CLK
clk => target_char_4_reg[3].CLK
clk => target_char_4_reg[4].CLK
clk => target_char_3_reg[0].CLK
clk => target_char_3_reg[1].CLK
clk => target_char_3_reg[2].CLK
clk => target_char_3_reg[3].CLK
clk => target_char_3_reg[4].CLK
clk => target_char_2_reg[0].CLK
clk => target_char_2_reg[1].CLK
clk => target_char_2_reg[2].CLK
clk => target_char_2_reg[3].CLK
clk => target_char_2_reg[4].CLK
clk => target_char_1_reg[0].CLK
clk => target_char_1_reg[1].CLK
clk => target_char_1_reg[2].CLK
clk => target_char_1_reg[3].CLK
clk => target_char_1_reg[4].CLK
clk => target_char_0_reg[0].CLK
clk => target_char_0_reg[1].CLK
clk => target_char_0_reg[2].CLK
clk => target_char_0_reg[3].CLK
clk => target_char_0_reg[4].CLK
clk => check_word_idx[0].CLK
clk => check_word_idx[1].CLK
clk => check_word_idx[2].CLK
clk => check_word_idx[3].CLK
clk => check_word_idx[4].CLK
clk => check_word_idx[5].CLK
clk => letter_options_4[5][0].CLK
clk => letter_options_4[5][1].CLK
clk => letter_options_4[5][2].CLK
clk => letter_options_4[5][3].CLK
clk => letter_options_4[5][4].CLK
clk => letter_options_4[4][0].CLK
clk => letter_options_4[4][1].CLK
clk => letter_options_4[4][2].CLK
clk => letter_options_4[4][3].CLK
clk => letter_options_4[4][4].CLK
clk => letter_options_4[3][0].CLK
clk => letter_options_4[3][1].CLK
clk => letter_options_4[3][2].CLK
clk => letter_options_4[3][3].CLK
clk => letter_options_4[3][4].CLK
clk => letter_options_4[2][0].CLK
clk => letter_options_4[2][1].CLK
clk => letter_options_4[2][2].CLK
clk => letter_options_4[2][3].CLK
clk => letter_options_4[2][4].CLK
clk => letter_options_4[1][0].CLK
clk => letter_options_4[1][1].CLK
clk => letter_options_4[1][2].CLK
clk => letter_options_4[1][3].CLK
clk => letter_options_4[1][4].CLK
clk => letter_options_4[0][0].CLK
clk => letter_options_4[0][1].CLK
clk => letter_options_4[0][2].CLK
clk => letter_options_4[0][3].CLK
clk => letter_options_4[0][4].CLK
clk => letter_options_3[5][0].CLK
clk => letter_options_3[5][1].CLK
clk => letter_options_3[5][2].CLK
clk => letter_options_3[5][3].CLK
clk => letter_options_3[5][4].CLK
clk => letter_options_3[4][0].CLK
clk => letter_options_3[4][1].CLK
clk => letter_options_3[4][2].CLK
clk => letter_options_3[4][3].CLK
clk => letter_options_3[4][4].CLK
clk => letter_options_3[3][0].CLK
clk => letter_options_3[3][1].CLK
clk => letter_options_3[3][2].CLK
clk => letter_options_3[3][3].CLK
clk => letter_options_3[3][4].CLK
clk => letter_options_3[2][0].CLK
clk => letter_options_3[2][1].CLK
clk => letter_options_3[2][2].CLK
clk => letter_options_3[2][3].CLK
clk => letter_options_3[2][4].CLK
clk => letter_options_3[1][0].CLK
clk => letter_options_3[1][1].CLK
clk => letter_options_3[1][2].CLK
clk => letter_options_3[1][3].CLK
clk => letter_options_3[1][4].CLK
clk => letter_options_3[0][0].CLK
clk => letter_options_3[0][1].CLK
clk => letter_options_3[0][2].CLK
clk => letter_options_3[0][3].CLK
clk => letter_options_3[0][4].CLK
clk => letter_options_2[5][0].CLK
clk => letter_options_2[5][1].CLK
clk => letter_options_2[5][2].CLK
clk => letter_options_2[5][3].CLK
clk => letter_options_2[5][4].CLK
clk => letter_options_2[4][0].CLK
clk => letter_options_2[4][1].CLK
clk => letter_options_2[4][2].CLK
clk => letter_options_2[4][3].CLK
clk => letter_options_2[4][4].CLK
clk => letter_options_2[3][0].CLK
clk => letter_options_2[3][1].CLK
clk => letter_options_2[3][2].CLK
clk => letter_options_2[3][3].CLK
clk => letter_options_2[3][4].CLK
clk => letter_options_2[2][0].CLK
clk => letter_options_2[2][1].CLK
clk => letter_options_2[2][2].CLK
clk => letter_options_2[2][3].CLK
clk => letter_options_2[2][4].CLK
clk => letter_options_2[1][0].CLK
clk => letter_options_2[1][1].CLK
clk => letter_options_2[1][2].CLK
clk => letter_options_2[1][3].CLK
clk => letter_options_2[1][4].CLK
clk => letter_options_2[0][0].CLK
clk => letter_options_2[0][1].CLK
clk => letter_options_2[0][2].CLK
clk => letter_options_2[0][3].CLK
clk => letter_options_2[0][4].CLK
clk => letter_options_1[5][0].CLK
clk => letter_options_1[5][1].CLK
clk => letter_options_1[5][2].CLK
clk => letter_options_1[5][3].CLK
clk => letter_options_1[5][4].CLK
clk => letter_options_1[4][0].CLK
clk => letter_options_1[4][1].CLK
clk => letter_options_1[4][2].CLK
clk => letter_options_1[4][3].CLK
clk => letter_options_1[4][4].CLK
clk => letter_options_1[3][0].CLK
clk => letter_options_1[3][1].CLK
clk => letter_options_1[3][2].CLK
clk => letter_options_1[3][3].CLK
clk => letter_options_1[3][4].CLK
clk => letter_options_1[2][0].CLK
clk => letter_options_1[2][1].CLK
clk => letter_options_1[2][2].CLK
clk => letter_options_1[2][3].CLK
clk => letter_options_1[2][4].CLK
clk => letter_options_1[1][0].CLK
clk => letter_options_1[1][1].CLK
clk => letter_options_1[1][2].CLK
clk => letter_options_1[1][3].CLK
clk => letter_options_1[1][4].CLK
clk => letter_options_1[0][0].CLK
clk => letter_options_1[0][1].CLK
clk => letter_options_1[0][2].CLK
clk => letter_options_1[0][3].CLK
clk => letter_options_1[0][4].CLK
clk => letter_options_0[5][0].CLK
clk => letter_options_0[5][1].CLK
clk => letter_options_0[5][2].CLK
clk => letter_options_0[5][3].CLK
clk => letter_options_0[5][4].CLK
clk => letter_options_0[4][0].CLK
clk => letter_options_0[4][1].CLK
clk => letter_options_0[4][2].CLK
clk => letter_options_0[4][3].CLK
clk => letter_options_0[4][4].CLK
clk => letter_options_0[3][0].CLK
clk => letter_options_0[3][1].CLK
clk => letter_options_0[3][2].CLK
clk => letter_options_0[3][3].CLK
clk => letter_options_0[3][4].CLK
clk => letter_options_0[2][0].CLK
clk => letter_options_0[2][1].CLK
clk => letter_options_0[2][2].CLK
clk => letter_options_0[2][3].CLK
clk => letter_options_0[2][4].CLK
clk => letter_options_0[1][0].CLK
clk => letter_options_0[1][1].CLK
clk => letter_options_0[1][2].CLK
clk => letter_options_0[1][3].CLK
clk => letter_options_0[1][4].CLK
clk => letter_options_0[0][0].CLK
clk => letter_options_0[0][1].CLK
clk => letter_options_0[0][2].CLK
clk => letter_options_0[0][3].CLK
clk => letter_options_0[0][4].CLK
clk => current_idx_4[0].CLK
clk => current_idx_4[1].CLK
clk => current_idx_4[2].CLK
clk => current_idx_3[0].CLK
clk => current_idx_3[1].CLK
clk => current_idx_3[2].CLK
clk => current_idx_2[0].CLK
clk => current_idx_2[1].CLK
clk => current_idx_2[2].CLK
clk => current_idx_1[0].CLK
clk => current_idx_1[1].CLK
clk => current_idx_1[2].CLK
clk => current_idx_0[0].CLK
clk => current_idx_0[1].CLK
clk => current_idx_0[2].CLK
clk => target_word_idx[0].CLK
clk => target_word_idx[1].CLK
clk => target_word_idx[2].CLK
clk => target_word_idx[3].CLK
clk => target_word_idx[4].CLK
clk => target_word_idx[5].CLK
clk => module_solved~reg0.CLK
clk => module_failed~reg0.CLK
clk => activated~reg0.CLK
clk => btn_submit_prev.CLK
clk => btn_down_4_prev.CLK
clk => btn_up_4_prev.CLK
clk => btn_down_3_prev.CLK
clk => btn_up_3_prev.CLK
clk => btn_down_2_prev.CLK
clk => btn_up_2_prev.CLK
clk => btn_down_1_prev.CLK
clk => btn_up_1_prev.CLK
clk => btn_down_0_prev.CLK
clk => btn_up_0_prev.CLK
clk => regen_position~6.DATAIN
clk => ativating_state~8.DATAIN
current_state[0] => Mux25.IN4
current_state[0] => Mux26.IN5
current_state[0] => Mux27.IN5
current_state[0] => Mux28.IN5
current_state[0] => Mux29.IN5
current_state[0] => Mux30.IN5
current_state[0] => Mux31.IN5
current_state[0] => Mux32.IN5
current_state[0] => Mux33.IN5
current_state[0] => Mux34.IN5
current_state[0] => Mux35.IN5
current_state[0] => Mux36.IN5
current_state[0] => Mux37.IN5
current_state[0] => Mux38.IN5
current_state[0] => Mux39.IN5
current_state[0] => Mux40.IN5
current_state[0] => Mux41.IN5
current_state[0] => Mux42.IN5
current_state[0] => Mux43.IN5
current_state[0] => Mux44.IN5
current_state[0] => Mux45.IN5
current_state[0] => Mux46.IN5
current_state[0] => Mux47.IN5
current_state[0] => Mux48.IN5
current_state[0] => Mux49.IN5
current_state[0] => Mux50.IN5
current_state[0] => Decoder7.IN2
current_state[0] => Mux51.IN4
current_state[0] => Mux52.IN4
current_state[0] => Mux53.IN4
current_state[0] => Mux54.IN4
current_state[0] => Mux55.IN4
current_state[0] => Mux56.IN4
current_state[1] => Mux25.IN3
current_state[1] => Mux26.IN4
current_state[1] => Mux27.IN4
current_state[1] => Mux28.IN4
current_state[1] => Mux29.IN4
current_state[1] => Mux30.IN4
current_state[1] => Mux31.IN4
current_state[1] => Mux32.IN4
current_state[1] => Mux33.IN4
current_state[1] => Mux34.IN4
current_state[1] => Mux35.IN4
current_state[1] => Mux36.IN4
current_state[1] => Mux37.IN4
current_state[1] => Mux38.IN4
current_state[1] => Mux39.IN4
current_state[1] => Mux40.IN4
current_state[1] => Mux41.IN4
current_state[1] => Mux42.IN4
current_state[1] => Mux43.IN4
current_state[1] => Mux44.IN4
current_state[1] => Mux45.IN4
current_state[1] => Mux46.IN4
current_state[1] => Mux47.IN4
current_state[1] => Mux48.IN4
current_state[1] => Mux49.IN4
current_state[1] => Mux50.IN4
current_state[1] => Decoder7.IN1
current_state[1] => Mux51.IN3
current_state[1] => Mux52.IN3
current_state[1] => Mux53.IN3
current_state[1] => Mux54.IN3
current_state[1] => Mux55.IN3
current_state[1] => Mux56.IN3
current_state[2] => Mux25.IN2
current_state[2] => Mux26.IN3
current_state[2] => Mux27.IN3
current_state[2] => Mux28.IN3
current_state[2] => Mux29.IN3
current_state[2] => Mux30.IN3
current_state[2] => Mux31.IN3
current_state[2] => Mux32.IN3
current_state[2] => Mux33.IN3
current_state[2] => Mux34.IN3
current_state[2] => Mux35.IN3
current_state[2] => Mux36.IN3
current_state[2] => Mux37.IN3
current_state[2] => Mux38.IN3
current_state[2] => Mux39.IN3
current_state[2] => Mux40.IN3
current_state[2] => Mux41.IN3
current_state[2] => Mux42.IN3
current_state[2] => Mux43.IN3
current_state[2] => Mux44.IN3
current_state[2] => Mux45.IN3
current_state[2] => Mux46.IN3
current_state[2] => Mux47.IN3
current_state[2] => Mux48.IN3
current_state[2] => Mux49.IN3
current_state[2] => Mux50.IN3
current_state[2] => Decoder7.IN0
current_state[2] => Mux51.IN2
current_state[2] => Mux52.IN2
current_state[2] => Mux53.IN2
current_state[2] => Mux54.IN2
current_state[2] => Mux55.IN2
current_state[2] => Mux56.IN2
rnd[0] => Mod0.IN7
rnd[0] => Mod6.IN11
rnd[0] => Add11.IN8
rnd[0] => Add43.IN7
rnd[0] => Add80.IN8
rnd[1] => Mod0.IN6
rnd[1] => Mod6.IN10
rnd[1] => Add11.IN7
rnd[1] => Add43.IN6
rnd[1] => Add80.IN7
rnd[2] => Mod0.IN5
rnd[2] => Mod6.IN9
rnd[2] => Add13.IN7
rnd[2] => Add45.IN8
rnd[2] => Add61.IN8
rnd[2] => Add81.IN7
rnd[3] => Mod0.IN4
rnd[3] => Mod6.IN8
rnd[3] => Add13.IN6
rnd[3] => Add45.IN7
rnd[3] => Add61.IN7
rnd[3] => Add81.IN6
rnd[4] => Mod0.IN3
rnd[4] => Mod6.IN7
rnd[4] => Add15.IN8
rnd[4] => Add47.IN6
rnd[4] => Add63.IN7
rnd[4] => Add82.IN8
rnd[5] => Mod6.IN6
rnd[5] => Add15.IN7
rnd[5] => Add47.IN5
rnd[5] => Add63.IN6
rnd[5] => Add82.IN7
rnd[6] => Add17.IN6
rnd[6] => Add49.IN8
rnd[6] => Add65.IN8
rnd[6] => Add83.IN6
rnd[7] => Add17.IN5
rnd[7] => Add49.IN7
rnd[7] => Add65.IN7
rnd[7] => Add83.IN5
rnd[8] => Add19.IN8
rnd[8] => Add51.IN8
rnd[8] => Add67.IN6
rnd[8] => Add84.IN8
rnd[9] => Add19.IN7
rnd[9] => Add51.IN7
rnd[9] => Add67.IN5
rnd[9] => Add84.IN7
rnd[10] => Add21.IN8
rnd[10] => Add53.IN7
rnd[10] => Add69.IN8
rnd[10] => Add85.IN8
rnd[11] => Add21.IN7
rnd[11] => Add53.IN6
rnd[11] => Add69.IN7
rnd[11] => Add85.IN7
rnd[12] => Add23.IN7
rnd[12] => Add55.IN8
rnd[12] => Add70.IN8
rnd[12] => Add86.IN7
rnd[13] => Add23.IN6
rnd[13] => Add55.IN7
rnd[13] => Add70.IN7
rnd[13] => Add86.IN6
rnd[14] => Add25.IN8
rnd[14] => Add57.IN6
rnd[14] => Add71.IN7
rnd[14] => Add87.IN8
rnd[15] => Add25.IN7
rnd[15] => Add57.IN5
rnd[15] => Add71.IN6
rnd[15] => Add87.IN7
rnd[16] => Add27.IN6
rnd[16] => Add59.IN8
rnd[16] => Add72.IN8
rnd[16] => Add88.IN6
rnd[17] => Add27.IN5
rnd[17] => Add59.IN7
rnd[17] => Add72.IN7
rnd[17] => Add88.IN5
rnd[18] => Add29.IN8
rnd[18] => Add73.IN6
rnd[18] => Add89.IN8
rnd[19] => Add29.IN7
rnd[19] => Add73.IN5
rnd[19] => Add89.IN7
rnd[20] => Add31.IN8
rnd[20] => Add74.IN8
rnd[21] => Add31.IN7
rnd[21] => Add74.IN7
rnd[22] => Add33.IN7
rnd[22] => Add75.IN8
rnd[23] => Add33.IN6
rnd[23] => Add75.IN7
rnd[24] => Add35.IN8
rnd[24] => Add76.IN7
rnd[25] => Add35.IN7
rnd[25] => Add76.IN6
rnd[26] => Add37.IN6
rnd[26] => Add77.IN8
rnd[27] => Add37.IN5
rnd[27] => Add77.IN7
rnd[28] => Add39.IN8
rnd[28] => Add78.IN6
rnd[29] => Add39.IN7
rnd[29] => Add78.IN5
rnd[30] => Add41.IN8
rnd[30] => Add79.IN8
rnd[31] => Add41.IN7
rnd[31] => Add79.IN7
activated <= activated~reg0.DB_MAX_OUTPUT_PORT_TYPE
module_failed <= module_failed~reg0.DB_MAX_OUTPUT_PORT_TYPE
module_solved <= module_solved~reg0.DB_MAX_OUTPUT_PORT_TYPE
btn_up_0 => btn_up_0_edge.IN1
btn_up_0 => btn_up_0_prev.DATAIN
btn_down_0 => btn_down_0_edge.IN1
btn_down_0 => btn_down_0_prev.DATAIN
btn_up_1 => btn_up_1_edge.IN1
btn_up_1 => btn_up_1_prev.DATAIN
btn_down_1 => btn_down_1_edge.IN1
btn_down_1 => btn_down_1_prev.DATAIN
btn_up_2 => btn_up_2_edge.IN1
btn_up_2 => btn_up_2_prev.DATAIN
btn_down_2 => btn_down_2_edge.IN1
btn_down_2 => btn_down_2_prev.DATAIN
btn_up_3 => btn_up_3_edge.IN1
btn_up_3 => btn_up_3_prev.DATAIN
btn_down_3 => btn_down_3_edge.IN1
btn_down_3 => btn_down_3_prev.DATAIN
btn_up_4 => btn_up_4_edge.IN1
btn_up_4 => btn_up_4_prev.DATAIN
btn_down_4 => btn_down_4_edge.IN1
btn_down_4 => btn_down_4_prev.DATAIN
btn_submit => btn_submit_edge.IN1
btn_submit => btn_submit_prev.DATAIN
display_char_0[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
display_char_0[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
display_char_0[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
display_char_0[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
display_char_0[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
display_char_0[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
display_char_0[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
display_char_0[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
display_char_1[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
display_char_1[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
display_char_1[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
display_char_1[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
display_char_1[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
display_char_1[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
display_char_1[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
display_char_1[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
display_char_2[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
display_char_2[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
display_char_2[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
display_char_2[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
display_char_2[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
display_char_2[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
display_char_2[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
display_char_2[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
display_char_3[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
display_char_3[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
display_char_3[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
display_char_3[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
display_char_3[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
display_char_3[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
display_char_3[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
display_char_3[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
display_char_4[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
display_char_4[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
display_char_4[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
display_char_4[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
display_char_4[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
display_char_4[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
display_char_4[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
display_char_4[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE


|top|wire_debounce:u_wire_filter
clk => cnt[5][0].CLK
clk => cnt[5][1].CLK
clk => cnt[5][2].CLK
clk => cnt[5][3].CLK
clk => cnt[5][4].CLK
clk => cnt[5][5].CLK
clk => cnt[5][6].CLK
clk => cnt[5][7].CLK
clk => cnt[5][8].CLK
clk => cnt[5][9].CLK
clk => cnt[5][10].CLK
clk => cnt[5][11].CLK
clk => cnt[5][12].CLK
clk => cnt[5][13].CLK
clk => cnt[5][14].CLK
clk => cnt[5][15].CLK
clk => cnt[5][16].CLK
clk => cnt[4][0].CLK
clk => cnt[4][1].CLK
clk => cnt[4][2].CLK
clk => cnt[4][3].CLK
clk => cnt[4][4].CLK
clk => cnt[4][5].CLK
clk => cnt[4][6].CLK
clk => cnt[4][7].CLK
clk => cnt[4][8].CLK
clk => cnt[4][9].CLK
clk => cnt[4][10].CLK
clk => cnt[4][11].CLK
clk => cnt[4][12].CLK
clk => cnt[4][13].CLK
clk => cnt[4][14].CLK
clk => cnt[4][15].CLK
clk => cnt[4][16].CLK
clk => cnt[3][0].CLK
clk => cnt[3][1].CLK
clk => cnt[3][2].CLK
clk => cnt[3][3].CLK
clk => cnt[3][4].CLK
clk => cnt[3][5].CLK
clk => cnt[3][6].CLK
clk => cnt[3][7].CLK
clk => cnt[3][8].CLK
clk => cnt[3][9].CLK
clk => cnt[3][10].CLK
clk => cnt[3][11].CLK
clk => cnt[3][12].CLK
clk => cnt[3][13].CLK
clk => cnt[3][14].CLK
clk => cnt[3][15].CLK
clk => cnt[3][16].CLK
clk => cnt[2][0].CLK
clk => cnt[2][1].CLK
clk => cnt[2][2].CLK
clk => cnt[2][3].CLK
clk => cnt[2][4].CLK
clk => cnt[2][5].CLK
clk => cnt[2][6].CLK
clk => cnt[2][7].CLK
clk => cnt[2][8].CLK
clk => cnt[2][9].CLK
clk => cnt[2][10].CLK
clk => cnt[2][11].CLK
clk => cnt[2][12].CLK
clk => cnt[2][13].CLK
clk => cnt[2][14].CLK
clk => cnt[2][15].CLK
clk => cnt[2][16].CLK
clk => cnt[1][0].CLK
clk => cnt[1][1].CLK
clk => cnt[1][2].CLK
clk => cnt[1][3].CLK
clk => cnt[1][4].CLK
clk => cnt[1][5].CLK
clk => cnt[1][6].CLK
clk => cnt[1][7].CLK
clk => cnt[1][8].CLK
clk => cnt[1][9].CLK
clk => cnt[1][10].CLK
clk => cnt[1][11].CLK
clk => cnt[1][12].CLK
clk => cnt[1][13].CLK
clk => cnt[1][14].CLK
clk => cnt[1][15].CLK
clk => cnt[1][16].CLK
clk => cnt[0][0].CLK
clk => cnt[0][1].CLK
clk => cnt[0][2].CLK
clk => cnt[0][3].CLK
clk => cnt[0][4].CLK
clk => cnt[0][5].CLK
clk => cnt[0][6].CLK
clk => cnt[0][7].CLK
clk => cnt[0][8].CLK
clk => cnt[0][9].CLK
clk => cnt[0][10].CLK
clk => cnt[0][11].CLK
clk => cnt[0][12].CLK
clk => cnt[0][13].CLK
clk => cnt[0][14].CLK
clk => cnt[0][15].CLK
clk => cnt[0][16].CLK
clk => wire_out[0]~reg0.CLK
clk => wire_out[1]~reg0.CLK
clk => wire_out[2]~reg0.CLK
clk => wire_out[3]~reg0.CLK
clk => wire_out[4]~reg0.CLK
clk => wire_out[5]~reg0.CLK
clk => in_ff2[0].CLK
clk => in_ff2[1].CLK
clk => in_ff2[2].CLK
clk => in_ff2[3].CLK
clk => in_ff2[4].CLK
clk => in_ff2[5].CLK
clk => in_ff1[0].CLK
clk => in_ff1[1].CLK
clk => in_ff1[2].CLK
clk => in_ff1[3].CLK
clk => in_ff1[4].CLK
clk => in_ff1[5].CLK
rst => cnt[5][0].ACLR
rst => cnt[5][1].ACLR
rst => cnt[5][2].ACLR
rst => cnt[5][3].ACLR
rst => cnt[5][4].ACLR
rst => cnt[5][5].ACLR
rst => cnt[5][6].ACLR
rst => cnt[5][7].ACLR
rst => cnt[5][8].ACLR
rst => cnt[5][9].ACLR
rst => cnt[5][10].ACLR
rst => cnt[5][11].ACLR
rst => cnt[5][12].ACLR
rst => cnt[5][13].ACLR
rst => cnt[5][14].ACLR
rst => cnt[5][15].ACLR
rst => cnt[5][16].ACLR
rst => cnt[4][0].ACLR
rst => cnt[4][1].ACLR
rst => cnt[4][2].ACLR
rst => cnt[4][3].ACLR
rst => cnt[4][4].ACLR
rst => cnt[4][5].ACLR
rst => cnt[4][6].ACLR
rst => cnt[4][7].ACLR
rst => cnt[4][8].ACLR
rst => cnt[4][9].ACLR
rst => cnt[4][10].ACLR
rst => cnt[4][11].ACLR
rst => cnt[4][12].ACLR
rst => cnt[4][13].ACLR
rst => cnt[4][14].ACLR
rst => cnt[4][15].ACLR
rst => cnt[4][16].ACLR
rst => cnt[3][0].ACLR
rst => cnt[3][1].ACLR
rst => cnt[3][2].ACLR
rst => cnt[3][3].ACLR
rst => cnt[3][4].ACLR
rst => cnt[3][5].ACLR
rst => cnt[3][6].ACLR
rst => cnt[3][7].ACLR
rst => cnt[3][8].ACLR
rst => cnt[3][9].ACLR
rst => cnt[3][10].ACLR
rst => cnt[3][11].ACLR
rst => cnt[3][12].ACLR
rst => cnt[3][13].ACLR
rst => cnt[3][14].ACLR
rst => cnt[3][15].ACLR
rst => cnt[3][16].ACLR
rst => cnt[2][0].ACLR
rst => cnt[2][1].ACLR
rst => cnt[2][2].ACLR
rst => cnt[2][3].ACLR
rst => cnt[2][4].ACLR
rst => cnt[2][5].ACLR
rst => cnt[2][6].ACLR
rst => cnt[2][7].ACLR
rst => cnt[2][8].ACLR
rst => cnt[2][9].ACLR
rst => cnt[2][10].ACLR
rst => cnt[2][11].ACLR
rst => cnt[2][12].ACLR
rst => cnt[2][13].ACLR
rst => cnt[2][14].ACLR
rst => cnt[2][15].ACLR
rst => cnt[2][16].ACLR
rst => cnt[1][0].ACLR
rst => cnt[1][1].ACLR
rst => cnt[1][2].ACLR
rst => cnt[1][3].ACLR
rst => cnt[1][4].ACLR
rst => cnt[1][5].ACLR
rst => cnt[1][6].ACLR
rst => cnt[1][7].ACLR
rst => cnt[1][8].ACLR
rst => cnt[1][9].ACLR
rst => cnt[1][10].ACLR
rst => cnt[1][11].ACLR
rst => cnt[1][12].ACLR
rst => cnt[1][13].ACLR
rst => cnt[1][14].ACLR
rst => cnt[1][15].ACLR
rst => cnt[1][16].ACLR
rst => cnt[0][0].ACLR
rst => cnt[0][1].ACLR
rst => cnt[0][2].ACLR
rst => cnt[0][3].ACLR
rst => cnt[0][4].ACLR
rst => cnt[0][5].ACLR
rst => cnt[0][6].ACLR
rst => cnt[0][7].ACLR
rst => cnt[0][8].ACLR
rst => cnt[0][9].ACLR
rst => cnt[0][10].ACLR
rst => cnt[0][11].ACLR
rst => cnt[0][12].ACLR
rst => cnt[0][13].ACLR
rst => cnt[0][14].ACLR
rst => cnt[0][15].ACLR
rst => cnt[0][16].ACLR
rst => wire_out[0]~reg0.ACLR
rst => wire_out[1]~reg0.ACLR
rst => wire_out[2]~reg0.ACLR
rst => wire_out[3]~reg0.ACLR
rst => wire_out[4]~reg0.ACLR
rst => wire_out[5]~reg0.ACLR
rst => in_ff2[0].ACLR
rst => in_ff2[1].ACLR
rst => in_ff2[2].ACLR
rst => in_ff2[3].ACLR
rst => in_ff2[4].ACLR
rst => in_ff2[5].ACLR
rst => in_ff1[0].ACLR
rst => in_ff1[1].ACLR
rst => in_ff1[2].ACLR
rst => in_ff1[3].ACLR
rst => in_ff1[4].ACLR
rst => in_ff1[5].ACLR
wire_in[0] => in_ff1[0].DATAIN
wire_in[1] => in_ff1[1].DATAIN
wire_in[2] => in_ff1[2].DATAIN
wire_in[3] => in_ff1[3].DATAIN
wire_in[4] => in_ff1[4].DATAIN
wire_in[5] => in_ff1[5].DATAIN
wire_out[0] <= wire_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wire_out[1] <= wire_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wire_out[2] <= wire_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wire_out[3] <= wire_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wire_out[4] <= wire_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wire_out[5] <= wire_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|Wires:wires_u
rst => solved_reg.ACLR
rst => last_wire_in[0].ACLR
rst => last_wire_in[1].ACLR
rst => last_wire_in[2].ACLR
rst => last_wire_in[3].ACLR
rst => last_wire_in[4].ACLR
rst => last_wire_in[5].ACLR
rst => module_solved~reg0.ACLR
rst => module_failed~reg0.ACLR
rst => activated~reg0.ACLR
rst => initial_wire_count[0].ACLR
rst => initial_wire_count[1].ACLR
rst => initial_wire_count[2].ACLR
clk => solved_reg.CLK
clk => last_wire_in[0].CLK
clk => last_wire_in[1].CLK
clk => last_wire_in[2].CLK
clk => last_wire_in[3].CLK
clk => last_wire_in[4].CLK
clk => last_wire_in[5].CLK
clk => module_solved~reg0.CLK
clk => module_failed~reg0.CLK
clk => activated~reg0.CLK
clk => initial_wire_count[0].CLK
clk => initial_wire_count[1].CLK
clk => initial_wire_count[2].CLK
current_state[0] => Equal1.IN5
current_state[0] => Equal2.IN5
current_state[1] => Equal1.IN4
current_state[1] => Equal2.IN4
current_state[2] => Equal1.IN3
current_state[2] => Equal2.IN3
sn_last_pos_odd => Mux0.IN6
sn_last_pos_odd => Mux0.IN7
sn_last_pos_odd => Mux1.IN7
sn_last_pos_odd => Mux2.IN7
sn_last_pos_odd => Mux0.IN5
sn_last_pos_odd => Mux2.IN5
sn_last_pos_odd => Mux2.IN6
wire_in[0] => Equal0.IN5
wire_in[0] => Mux4.IN10
wire_in[0] => Add1.IN2
wire_in[0] => last_wire_in[0].DATAIN
wire_in[1] => Equal0.IN4
wire_in[1] => Mux4.IN9
wire_in[1] => Add1.IN1
wire_in[1] => last_wire_in[1].DATAIN
wire_in[2] => Equal0.IN3
wire_in[2] => Mux4.IN8
wire_in[2] => Add2.IN4
wire_in[2] => last_wire_in[2].DATAIN
wire_in[3] => Equal0.IN2
wire_in[3] => Mux4.IN7
wire_in[3] => Add3.IN6
wire_in[3] => last_wire_in[3].DATAIN
wire_in[4] => Equal0.IN1
wire_in[4] => Mux4.IN6
wire_in[4] => Add4.IN6
wire_in[4] => last_wire_in[4].DATAIN
wire_in[5] => Equal0.IN0
wire_in[5] => Mux4.IN5
wire_in[5] => Add5.IN6
wire_in[5] => last_wire_in[5].DATAIN
activated <= activated~reg0.DB_MAX_OUTPUT_PORT_TYPE
module_failed <= module_failed~reg0.DB_MAX_OUTPUT_PORT_TYPE
module_solved <= module_solved~reg0.DB_MAX_OUTPUT_PORT_TYPE


