int F_1 ( const char * V_1 , const struct V_2 * V_3 ,\r\nconst char * V_4 , ... )\r\n{\r\nT_1 args ;\r\nstruct V_5 V_6 ;\r\nint V_7 ;\r\nva_start ( args , V_4 ) ;\r\nV_6 . V_8 = V_4 ;\r\nV_6 . V_9 = & args ;\r\nif ( V_3 -> V_10 )\r\nV_7 = F_2 ( L_1 ,\r\nV_1 , V_11 , V_3 -> V_12 -> V_13 , & V_6 ) ;\r\nelse\r\nV_7 = F_2 ( L_2 ,\r\nV_1 , V_11 , F_3 ( & V_3 -> V_14 -> V_15 -> V_12 ) ,\r\nV_3 -> V_16 , & V_6 ) ;\r\nva_end ( args ) ;\r\nreturn V_7 ;\r\n}\r\nvoid F_4 ( struct V_17 * V_12 ,\r\nT_2 V_18 )\r\n{\r\nstruct V_2 * V_3 = F_5 ( V_12 ) ;\r\nV_3 -> V_19 &= ~ ( V_20 |\r\nV_21 ) ;\r\nif ( F_6 ( V_3 -> V_14 -> V_12 ) &&\r\n! ( V_18 & V_22 ) && ! V_3 -> V_23 )\r\nV_3 -> V_19 |= V_20 ;\r\nif ( F_6 ( V_3 -> V_14 -> V_12 ) || V_3 -> V_23 )\r\nV_3 -> V_19 |= V_21 ;\r\n}\r\nstatic int F_7 ( struct V_24 * V_14 )\r\n{\r\nstruct V_25 * V_26 = & V_14 -> V_27 ;\r\nint V_7 ;\r\nV_26 -> V_28 = V_28 ;\r\nV_26 -> V_29 = F_8 ( int , F_9 () ,\r\nV_30 ) ;\r\nif ( V_26 -> V_28 && ! ( V_14 -> V_12 -> V_31 . V_19\r\n& V_32 ) ) {\r\nF_10 ( V_14 , L_3 ) ;\r\nV_26 -> V_28 = 0 ;\r\n}\r\nfor ( V_7 = 1 ; V_7 <= V_33 ; V_7 ++ ) {\r\nV_26 -> V_34 [ V_7 ] . V_35 = 1 ;\r\nV_26 -> V_34 [ V_7 ] . V_36 = V_37 ;\r\nV_26 -> V_34 [ V_7 ] . V_38 = 1 ;\r\nV_26 -> V_34 [ V_7 ] . V_39 = V_40 ;\r\nV_26 -> V_34 [ V_7 ] . V_41 = V_42 ;\r\nV_26 -> V_34 [ V_7 ] . V_43 = V_44 ;\r\nV_26 -> V_34 [ V_7 ] . V_45 = V_26 -> V_29 *\r\nV_46 ;\r\nV_26 -> V_34 [ V_7 ] . V_47 = 0 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void * F_11 ( struct V_48 * V_12 , void * V_49 , T_3 V_16 )\r\n{\r\nstruct V_24 * V_50 = V_49 ;\r\nreturn V_50 -> V_51 [ V_16 ] ;\r\n}\r\nstatic void F_12 ( struct V_48 * V_12 , void * V_52 ,\r\nenum V_53 V_54 , unsigned long V_16 )\r\n{\r\nstruct V_24 * V_14 = (struct V_24 * ) V_52 ;\r\nstruct V_2 * V_3 ;\r\nswitch ( V_54 ) {\r\ncase V_55 :\r\ncase V_56 :\r\nif ( ! V_14 -> V_51 [ V_16 ] )\r\nreturn;\r\nV_3 = F_5 ( V_14 -> V_51 [ V_16 ] ) ;\r\nV_3 -> V_57 = V_54 ;\r\nF_13 ( V_14 -> V_58 , & V_3 -> V_59 ) ;\r\nbreak;\r\ncase V_60 :\r\nF_14 ( V_14 , L_4 ) ;\r\nbreak;\r\ndefault:\r\nif ( V_16 < 1 || V_16 > V_12 -> V_31 . V_61 ||\r\n! V_14 -> V_51 [ V_16 ] )\r\nreturn;\r\nF_10 ( V_14 , L_5 , V_54 ,\r\n( int ) V_16 ) ;\r\n}\r\n}\r\nstatic void F_15 ( struct V_48 * V_12 , void * V_52 )\r\n{\r\nstruct V_24 * V_14 = V_52 ;\r\nint V_7 ;\r\nF_16 ( & V_14 -> V_62 ) ;\r\nV_14 -> V_63 = false ;\r\nF_17 ( & V_14 -> V_62 ) ;\r\nF_18 (i, dev, MLX4_PORT_TYPE_ETH)\r\nif ( V_14 -> V_51 [ V_7 ] )\r\nF_19 ( V_14 -> V_51 [ V_7 ] ) ;\r\nF_20 ( V_14 -> V_58 ) ;\r\nF_21 ( V_14 -> V_58 ) ;\r\n( void ) F_22 ( V_12 , & V_14 -> V_64 ) ;\r\nF_23 ( V_14 -> V_65 ) ;\r\nF_24 ( V_12 , & V_14 -> V_66 ) ;\r\nF_25 ( V_12 , V_14 -> V_67 ) ;\r\nF_26 ( V_14 ) ;\r\n}\r\nstatic void * F_27 ( struct V_48 * V_12 )\r\n{\r\nstruct V_24 * V_14 ;\r\nint V_7 ;\r\nint V_68 ;\r\nF_28 ( V_69 L_6 , V_70 ) ;\r\nV_14 = F_29 ( sizeof( * V_14 ) , V_71 ) ;\r\nif ( ! V_14 ) {\r\nV_68 = - V_72 ;\r\ngoto V_73;\r\n}\r\nif ( F_30 ( V_12 , & V_14 -> V_67 ) )\r\ngoto V_74;\r\nif ( F_31 ( V_12 , & V_14 -> V_66 ) )\r\ngoto V_75;\r\nV_14 -> V_65 = F_32 ( ( V_76 ) V_14 -> V_66 . V_77 << V_78 ,\r\nV_79 ) ;\r\nif ( ! V_14 -> V_65 )\r\ngoto V_80;\r\nF_33 ( & V_14 -> V_81 ) ;\r\nV_14 -> V_12 = V_12 ;\r\nV_14 -> V_82 = & ( V_12 -> V_15 -> V_12 ) ;\r\nV_14 -> V_15 = V_12 -> V_15 ;\r\nV_14 -> V_63 = false ;\r\nV_14 -> V_83 = ! ! ( V_12 -> V_31 . V_19 & ( 1 << 15 ) ) ;\r\nif ( ! V_14 -> V_83 )\r\nF_10 ( V_14 , L_7\r\nL_8 ) ;\r\nif ( F_34 ( V_14 -> V_12 , V_14 -> V_67 , 0 , ~ 0ull ,\r\nV_84 | V_85 ,\r\n0 , 0 , & V_14 -> V_64 ) ) {\r\nF_14 ( V_14 , L_9 ) ;\r\ngoto V_86;\r\n}\r\nif ( F_35 ( V_14 -> V_12 , & V_14 -> V_64 ) ) {\r\nF_14 ( V_14 , L_10 ) ;\r\ngoto V_87;\r\n}\r\nV_68 = F_7 ( V_14 ) ;\r\nif ( V_68 ) {\r\nF_14 ( V_14 , L_11 ) ;\r\ngoto V_87;\r\n}\r\nV_14 -> V_88 = 0 ;\r\nF_18 (i, dev, MLX4_PORT_TYPE_ETH)\r\nV_14 -> V_88 ++ ;\r\nF_18 (i, dev, MLX4_PORT_TYPE_ETH) {\r\nif ( ! V_12 -> V_31 . V_89 ) {\r\nV_14 -> V_27 . V_34 [ V_7 ] . V_90 =\r\nF_36 ( F_37 ( int , V_91 ,\r\nF_8 ( int ,\r\nV_12 -> V_31 . V_92 ,\r\nV_93 ) ) ) ;\r\n} else {\r\nV_14 -> V_27 . V_34 [ V_7 ] . V_90 = F_36 (\r\nF_8 ( int , V_12 -> V_31 . V_89 /\r\nV_12 -> V_31 . V_61 - 1 , V_94 - 1 ) ) ;\r\n}\r\n}\r\nV_14 -> V_58 = F_38 ( L_12 ) ;\r\nif ( ! V_14 -> V_58 ) {\r\nV_68 = - V_72 ;\r\ngoto V_87;\r\n}\r\nF_39 ( & V_14 -> V_62 ) ;\r\nV_14 -> V_63 = true ;\r\nF_18 (i, dev, MLX4_PORT_TYPE_ETH) {\r\nF_40 ( V_14 , L_13 , V_7 ) ;\r\nif ( F_41 ( V_14 , V_7 , & V_14 -> V_27 . V_34 [ V_7 ] ) )\r\nV_14 -> V_51 [ V_7 ] = NULL ;\r\n}\r\nif ( V_14 -> V_12 -> V_31 . V_95 & V_96 )\r\nF_42 ( V_14 ) ;\r\nreturn V_14 ;\r\nV_87:\r\n( void ) F_22 ( V_12 , & V_14 -> V_64 ) ;\r\nV_86:\r\nif ( V_14 -> V_65 )\r\nF_23 ( V_14 -> V_65 ) ;\r\nV_80:\r\nF_24 ( V_12 , & V_14 -> V_66 ) ;\r\nV_75:\r\nF_25 ( V_12 , V_14 -> V_67 ) ;\r\nV_74:\r\nF_26 ( V_14 ) ;\r\nV_73:\r\nreturn NULL ;\r\n}\r\nstatic int T_4 F_43 ( void )\r\n{\r\nreturn F_44 ( & V_97 ) ;\r\n}\r\nstatic void T_5 F_45 ( void )\r\n{\r\nF_46 ( & V_97 ) ;\r\n}
