# Compile of dot_product.sv was successful.
# Compile of linear_embedding.sv was successful with warnings.
# Compile of relu.sv was successful with warnings.
# Compile of rom.sv was successful.
# Compile of rom_controller.sv was successful.
# Compile of dot_product_tb.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim work.dot_product_tb
# vsim work.dot_product_tb 
# Start time: 12:04:34 on May 14,2024
# Loading sv_std.std
# Loading work.dot_product_tb
# Loading work.dot_product
add wave -position insertpoint  \
sim:/dot_product_tb/rst \
sim:/dot_product_tb/result \
sim:/dot_product_tb/mat_b \
sim:/dot_product_tb/mat_a \
sim:/dot_product_tb/done \
sim:/dot_product_tb/clk \
sim:/dot_product_tb/bias
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Xaio  Hostname: DESKTOP-XAIO  ProcessID: 13416
#           Attempting to use alternate WLF file "./wlftdz65w1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdz65w1
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of dot_product.sv was successful.
# Compile of linear_embedding.sv was successful with warnings.
# Compile of relu.sv was successful with warnings.
# Compile of rom.sv was successful.
# Compile of rom_controller.sv was successful.
# Compile of dot_product_tb.sv was successful.
# 6 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dot_product_tb
# Loading work.dot_product
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
# Compile of dot_product.sv was successful.
# Compile of linear_embedding.sv was successful with warnings.
# Compile of relu.sv was successful with warnings.
# Compile of rom.sv was successful.
# Compile of rom_controller.sv was successful.
# Compile of dot_product_tb.sv was successful.
# 6 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dot_product_tb
# Loading work.dot_product
run
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
sim:/dot_product_tb/dut/mul_result
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of dot_product.sv was successful.
# Compile of linear_embedding.sv was successful with warnings.
# Compile of relu.sv was successful with warnings.
# Compile of rom.sv was successful.
# Compile of rom_controller.sv was successful.
# Compile of dot_product_tb.sv was successful.
# 6 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dot_product_tb
# Loading work.dot_product
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of dot_product.sv was successful.
# Compile of linear_embedding.sv was successful with warnings.
# Compile of relu.sv was successful with warnings.
# Compile of rom.sv was successful.
# Compile of rom_controller.sv was successful.
# Compile of dot_product_tb.sv was successful.
# 6 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dot_product_tb
# Loading work.dot_product
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Result:
#    6    1   -1  -17   -2    7   -7   37   -1   -9   -6  -18   26  -14  -16   31  
#    5    1   -2  -16   -3    6   -8   35    0   -9   -6  -18   24  -13  -14   29  
#   -1    9   -9   -2   -3    4  -10   24    9   -8   -3  -17   15   -1    2   15  
#   -4   13  -12    5   -3    2  -11   19   13   -7   -2  -16   10    5   10    9  
#   -6   16  -14   11   -3    2  -11   15   17   -6    0  -15    7   10   17    4  
#   -4   13  -12    5   -3    2  -11   19   13   -7   -2  -16   10    5   10    9  
#   -3   11  -10    2   -3    3  -10   21   11   -7   -2  -16   12    2    6   12  
#   -2   10  -10    0   -3    3  -10   23   10   -8   -3  -17   14    1    4   14  
#   -2   10  -10    0   -3    3  -10   23   10   -8   -3  -17   14    1    4   14  
#   -1    9   -9   -2   -3    4  -10   24    9   -8   -3  -17   15   -1    2   15  
#   -1    9   -9   -2   -3    4  -10   24    9   -8   -3  -17   15   -1    2   15  
#   -1    9   -9   -2   -3    4  -10   24    9   -8   -3  -17   15   -1    2   15  
#   -1    9   -9   -2   -3    4  -10   24    9   -8   -3  -17   15   -1    2   15  
#   -1    9   -9   -2   -3    4  -10   24    9   -8   -3  -17   15   -1    2   15  
#   -1    9   -9   -2   -3    4  -10   24    9   -8   -3  -17   15   -1    2   15  
# ** Note: $finish    : C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/dot_product_tb.sv(54)
#    Time: 2425 ps  Iteration: 1  Instance: /dot_product_tb
# 1
# Break in Module dot_product_tb at C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/dot_product_tb.sv line 54
run
# Compile of dot_product.sv was successful with warnings.
# Compile of linear_embedding.sv was successful with warnings.
# Compile of relu.sv was successful with warnings.
# Compile of rom.sv was successful.
# Compile of rom_controller.sv was successful.
# Compile of dot_product_tb.sv was successful.
# 6 compiles, 0 failed with no errors.
# Compile of dot_product.sv was successful with warnings.
# Compile of linear_embedding.sv was successful with warnings.
# Compile of relu.sv was successful with warnings.
# Compile of rom.sv was successful.
# Compile of rom_controller.sv was successful.
# Compile of dot_product_tb.sv was successful.
# 6 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dot_product_tb
# Loading work.dot_product
# ** Error: (vsim-3906) Connection type 'reg signed[7:0]$[0:15][0:14]' is incompatible with 'reg signed[15:0]$[0:15][0:14]' for  port (result):  Array elem. widths 16 & 8 don't match.
#    Time: 0 ps  Iteration: 0  Instance: /dot_product_tb/dut File: C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/dot_product_tb.sv Line: 11
# Compile of dot_product.sv was successful with warnings.
# Compile of linear_embedding.sv was successful with warnings.
# Compile of relu.sv was successful with warnings.
# Compile of rom.sv was successful.
# Compile of rom_controller.sv was successful.
# Compile of dot_product_tb.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim work.dot_product_tb
# vsim work.dot_product_tb 
# Start time: 12:04:34 on May 14,2024
# Loading sv_std.std
# Loading work.dot_product_tb
# Loading work.dot_product
# ** Error: (vsim-3906) Connection type 'reg signed[7:0]$[0:15][0:14]' is incompatible with 'reg signed[15:0]$[0:15][0:14]' for  port (result):  Array elem. widths 16 & 8 don't match.
#    Time: 0 ps  Iteration: 0  Instance: /dot_product_tb/dut File: C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/dot_product_tb.sv Line: 11
# Error loading design
# End time: 12:45:43 on May 14,2024, Elapsed time: 0:41:09
# Errors: 2, Warnings: 2
# Compile of dot_product.sv was successful with warnings.
# Compile of linear_embedding.sv was successful with warnings.
# Compile of relu.sv was successful with warnings.
# Compile of rom.sv was successful.
# Compile of rom_controller.sv was successful.
# Compile of dot_product_tb.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim work.dot_product_tb
# vsim work.dot_product_tb 
# Start time: 12:49:03 on May 14,2024
# Loading sv_std.std
# Loading work.dot_product_tb
# Loading work.dot_product
# ** Error: (vsim-3906) Connection type 'reg signed[7:0]$[0:15][0:14]' is incompatible with 'reg signed[15:0]$[0:15][0:14]' for  port (result):  Array elem. widths 16 & 8 don't match.
#    Time: 0 ps  Iteration: 0  Instance: /dot_product_tb/dut File: C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/dot_product_tb.sv Line: 11
# Error loading design
# End time: 12:49:04 on May 14,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of dot_product.sv was successful.
# Compile of linear_embedding.sv was successful.
# Compile of relu.sv was successful with warnings.
# Compile of rom.sv was successful.
# Compile of rom_controller.sv was successful.
# Compile of dot_product_tb.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim work.dot_product_tb
# vsim work.dot_product_tb 
# Start time: 12:54:49 on May 14,2024
# Loading sv_std.std
# Loading work.dot_product_tb
# Loading work.linear_embedding
# Loading work.dot_product
# Loading work.relu
# ** Error: (vsim-3906) Connection type 'reg signed[7:0]$[0:15][0:14]' is incompatible with 'reg[7:0]$[0:15][0:14]' for  port (result):  Array elems. must both be signed or unsigned.
#    Time: 0 ps  Iteration: 0  Instance: /dot_product_tb/dut File: C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/dot_product_tb.sv Line: 11
# Error loading design
vsim work.dot_product_tb
# End time: 12:54:50 on May 14,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# vsim work.dot_product_tb 
# Start time: 12:54:50 on May 14,2024
# Loading sv_std.std
# Loading work.dot_product_tb
# Loading work.linear_embedding
# Loading work.dot_product
# Loading work.relu
# ** Error: (vsim-3906) Connection type 'reg signed[7:0]$[0:15][0:14]' is incompatible with 'reg[7:0]$[0:15][0:14]' for  port (result):  Array elems. must both be signed or unsigned.
#    Time: 0 ps  Iteration: 0  Instance: /dot_product_tb/dut File: C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/dot_product_tb.sv Line: 11
# Error loading design
# End time: 12:54:50 on May 14,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# Load canceled
# Compile of dot_product.sv was successful.
# Compile of linear_embedding.sv was successful.
# Compile of relu.sv was successful with warnings.
# Compile of rom.sv was successful.
# Compile of rom_controller.sv was successful.
# Compile of dot_product_tb.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim work.dot_product_tb
# vsim work.dot_product_tb 
# Start time: 12:55:43 on May 14,2024
# Loading sv_std.std
# Loading work.dot_product_tb
# Loading work.linear_embedding
# Loading work.dot_product
# Loading work.relu
# ** Error: (vsim-3906) Connection type 'reg signed[7:0]$[0:15][0:14]' is incompatible with 'reg[7:0]$[0:15][0:14]' for  port (result):  Array elems. must both be signed or unsigned.
#    Time: 0 ps  Iteration: 0  Instance: /dot_product_tb/dut File: C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/dot_product_tb.sv Line: 11
# Error loading design
# End time: 12:55:44 on May 14,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of dot_product.sv was successful.
# Compile of linear_embedding.sv was successful.
# Compile of relu.sv was successful with warnings.
# Compile of rom.sv was successful.
# Compile of rom_controller.sv was successful.
# Compile of dot_product_tb.sv was successful.
# 6 compiles, 0 failed with no errors.
# Load canceled
# Compile of dot_product.sv was successful.
# Compile of linear_embedding.sv was successful.
# Compile of relu.sv was successful with warnings.
# Compile of rom.sv was successful.
# Compile of rom_controller.sv was successful.
# Compile of dot_product_tb.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim work.dot_product_tb
# vsim work.dot_product_tb 
# Start time: 12:57:01 on May 14,2024
# Loading sv_std.std
# Loading work.dot_product_tb
# Loading work.linear_embedding
# Loading work.dot_product
# Loading work.relu
# ** Error: (vsim-3906) Connection type 'reg signed[7:0]$[0:15][0:14]' is incompatible with 'reg[7:0]$[0:15][0:14]' for  port (data_out):  Array elems. must both be signed or unsigned.
#    Time: 0 ps  Iteration: 0  Instance: /dot_product_tb/dut/relu_inst File: C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/linear_embedding.sv Line: 23
# Error loading design
# End time: 12:57:02 on May 14,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 4
# Compile of dot_product.sv was successful.
# Compile of linear_embedding.sv was successful.
# Compile of relu.sv was successful with warnings.
# Compile of rom.sv was successful.
# Compile of rom_controller.sv was successful.
# Compile of dot_product_tb.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim work.dot_product_tb
# vsim work.dot_product_tb 
# Start time: 12:57:49 on May 14,2024
# Loading sv_std.std
# Loading work.dot_product_tb
# Loading work.linear_embedding
# Loading work.dot_product
# Loading work.relu
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Xaio  Hostname: DESKTOP-XAIO  ProcessID: 13416
#           Attempting to use alternate WLF file "./wlftmwqwnb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmwqwnb
# Warning in wave window restart: ** UI-Msg: (vish-4014) No objects found matching '/dot_product_tb/dut/mul'. 
# Warning in wave window restart: ** UI-Msg: (vish-4014) No objects found matching '/dot_product_tb/dut/mul_result'. 
add wave -position insertpoint  \
sim:/dot_product_tb/rst \
sim:/dot_product_tb/result \
sim:/dot_product_tb/mat_b \
sim:/dot_product_tb/mat_a \
sim:/dot_product_tb/done \
sim:/dot_product_tb/clk \
sim:/dot_product_tb/bias
run
# Result:
#    6    1    0    0    0    7    0   37    0    0    0    0   26    0    0   31  
#    5    1    0    0    0    6    0   35    0    0    0    0   24    0    0   29  
#    0    9    0    0    0    4    0   24    9    0    0    0   15    0    2   15  
#    0   13    0    5    0    2    0   19   13    0    0    0   10    5   10    9  
#    0   16    0   11    0    2    0   15   17    0    0    0    7   10   17    4  
#    0   13    0    5    0    2    0   19   13    0    0    0   10    5   10    9  
#    0   11    0    2    0    3    0   21   11    0    0    0   12    2    6   12  
#    0   10    0    0    0    3    0   23   10    0    0    0   14    1    4   14  
#    0   10    0    0    0    3    0   23   10    0    0    0   14    1    4   14  
#    0    9    0    0    0    4    0   24    9    0    0    0   15    0    2   15  
#    0    9    0    0    0    4    0   24    9    0    0    0   15    0    2   15  
#    0    9    0    0    0    4    0   24    9    0    0    0   15    0    2   15  
#    0    9    0    0    0    4    0   24    9    0    0    0   15    0    2   15  
#    0    9    0    0    0    4    0   24    9    0    0    0   15    0    2   15  
#    0    9    0    0    0    4    0   24    9    0    0    0   15    0    2   15  
# ** Note: $finish    : C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/dot_product_tb.sv(54)
#    Time: 2425 ps  Iteration: 1  Instance: /dot_product_tb
# 1
# Break in Module dot_product_tb at C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/dot_product_tb.sv line 54
run
# Compile of dot_product.sv was successful.
# Compile of linear_embedding.sv was successful.
# Compile of relu.sv was successful with warnings.
# Compile of rom.sv was successful.
# Compile of rom_controller.sv was successful.
# Compile of dot_product_tb.sv was successful.
# Compile of linear_embedding_tb.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim work.linear_embedding_tb
# End time: 13:11:06 on May 14,2024, Elapsed time: 0:13:17
# Errors: 0, Warnings: 6
# vsim work.linear_embedding_tb 
# Start time: 13:11:06 on May 14,2024
# Loading sv_std.std
# Loading work.linear_embedding_tb
# Loading work.linear_embedding
# Loading work.rom_controller
# Loading work.rom
# Loading work.dot_product
# Loading work.relu
add wave -position insertpoint  \
sim:/linear_embedding_tb/rst \
sim:/linear_embedding_tb/result \
sim:/linear_embedding_tb/done \
sim:/linear_embedding_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Xaio  Hostname: DESKTOP-XAIO  ProcessID: 13416
#           Attempting to use alternate WLF file "./wlftajn8c5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftajn8c5
run
# Result:
#    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0  
#    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0  
#    0    0    0    0    0    4    0   24    9    0    0    0   15    0    2   15  
#    0   13    0    5    0    2    0   19   13    0    0    0   10    5   10    9  
#    0   16    0   11    0    2    0   15   17    0    0    0    7   10   17    4  
#    0   13    0    5    0    2    0   19   13    0    0    0   10    5   10    9  
#    0   11    0    2    0    3    0   21   11    0    0    0   12    2    6   12  
#    0   10    0    0    0    3    0   23   10    0    0    0   14    1    4   14  
#    0   10    0    0    0    3    0   23   10    0    0    0   14    1    4   14  
#    0    9    0    0    0    4    0   24    9    0    0    0   15    0    2   15  
#    0    9    0    0    0    4    0   24    9    0    0    0   15    0    2   15  
#    0    9    0    0    0    4    0   24    9    0    0    0   15    0    2   15  
#    0    9    0    0    0    4    0   24    9    0    0    0   15    0    2   15  
#    0    9    0    0    0    4    0   24    9    0    0    0   15    0    2   15  
#    0    9    0    0    0    4    0   24    9    0    0    0   15    0    2   15  
# ** Note: $finish    : C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/linear_embedding_tb.sv(41)
#    Time: 2425 ps  Iteration: 1  Instance: /linear_embedding_tb
# 1
# Break in Module linear_embedding_tb at C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/linear_embedding_tb.sv line 41
add wave -position insertpoint  \
sim:/linear_embedding_tb/dut/mat_b
add wave -position insertpoint  \
sim:/linear_embedding_tb/dut/mat_a
add wave -position insertpoint  \
sim:/linear_embedding_tb/dut/data_wt
add wave -position insertpoint  \
sim:/linear_embedding_tb/dut/data_fp
add wave -position insertpoint  \
sim:/linear_embedding_tb/dut/data_bs
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Result:
#    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0  
#    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0  
#    0    0    0    0    0    4    0   24    9    0    0    0   15    0    2   15  
#    0   13    0    5    0    2    0   19   13    0    0    0   10    5   10    9  
#    0   16    0   11    0    2    0   15   17    0    0    0    7   10   17    4  
#    0   13    0    5    0    2    0   19   13    0    0    0   10    5   10    9  
#    0   11    0    2    0    3    0   21   11    0    0    0   12    2    6   12  
#    0   10    0    0    0    3    0   23   10    0    0    0   14    1    4   14  
#    0   10    0    0    0    3    0   23   10    0    0    0   14    1    4   14  
#    0    9    0    0    0    4    0   24    9    0    0    0   15    0    2   15  
#    0    9    0    0    0    4    0   24    9    0    0    0   15    0    2   15  
#    0    9    0    0    0    4    0   24    9    0    0    0   15    0    2   15  
#    0    9    0    0    0    4    0   24    9    0    0    0   15    0    2   15  
#    0    9    0    0    0    4    0   24    9    0    0    0   15    0    2   15  
#    0    9    0    0    0    4    0   24    9    0    0    0   15    0    2   15  
# ** Note: $finish    : C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/linear_embedding_tb.sv(41)
#    Time: 2425 ps  Iteration: 1  Instance: /linear_embedding_tb
# 1
# Break in Module linear_embedding_tb at C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-2/LinearEmbedding/linear_embedding_tb.sv line 41
add wave -position insertpoint  \
sim:/linear_embedding_tb/dut/state
quit -sim
# End time: 15:37:15 on May 14,2024, Elapsed time: 2:26:09
# Errors: 0, Warnings: 1
