0.6
2019.2
Nov  6 2019
21:57:16
E:/Closed_Loop_Chip/FPGA_test/DAC/SerDes/SERDES_simu.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/Closed_Loop_Chip/FPGA_test/DAC/SerDes/SERDES_simu.srcs/sim_1/new/tb_serializer.v,1624302714,verilog,,,,tb_PSI,,,,,,,,
E:/Closed_Loop_Chip/FPGA_test/DAC/SerDes/SERDES_simu.srcs/sources_1/new/Deserializer_for_test.v,1624303233,verilog,,E:/Closed_Loop_Chip/FPGA_test/DAC/SerDes/SERDES_simu.srcs/sources_1/new/Serializer_FPGA.v,,Deserializer_for_test;SPI,,,,,,,,
E:/Closed_Loop_Chip/FPGA_test/DAC/SerDes/SERDES_simu.srcs/sources_1/new/Serializer_FPGA.v,1624302904,verilog,,E:/Closed_Loop_Chip/FPGA_test/DAC/SerDes/SERDES_simu.srcs/sim_1/new/tb_serializer.v,,PSI;PSI_module,,,,,,,,
