---
layout: post
title: AVX-512 Mask Registers, Again
category: blog
tags: [Intel, x86, uarch, avx512]
assets: /assets/kreg2
image: /assets/kreg2/zoomed.png
results: https://github.com/travisdowns/robsize/tree/master/scripts/kreg/results2
twitter:
  card: summary_large_image
---

{% include post-boilerplate.liquid %}

## Exposition

[Not that long ago]({{ site.baseurl }}{% post_url 2019-12-05-kreg-facts %}) we looked at the AVX-512 mask registers. Specifically, the number of physical registers underlying the eight architectural ones, and some other behaviors such as zeroing idioms. Recently, a high resolution die shot of SKX appeared, and I thought it would be cool to verify our register count by visual inspection.

After all, rather than writing some complex software to test hardware, why not _simply_ use a series of noxious chemicals and manual labor to painstakingly expose the CPU, then carefully photograph it with a microscope and stitch the photos together and finally, _just use our eyes_ to count the register? If that doesn't sound all that easy, you are not alone, but as luck would have it someone else has already done that part.

While trying to simply count the mask registers, I ran across something else even more interesting[^bar] instead...

* Table of Contents
{:toc}

## Rising Action

### The Die Shot

We're interested in this die shot, recently released by [Fritzchens Fritz](https://twitter.com/FritzchensFritz) on [Flickr](https://www.flickr.com/photos/130561288@N04/49825363402/in/photostream/). We'll be focusing on the highlighted area, which seems to have all the [_register files_](https://en.wikipedia.org/wiki/Register_file) on the chip. If you want a full breakdown of the core, you can check guesses [here on Twitter](https://twitter.com/GPUsAreMagic/status/1256866465577394181), [on RWT](https://www.realworldtech.com/forum/?threadid=191663&curpostid=191916) and on [Intel's forums](https://software.intel.com/sites/default/files/managed/5f/99/Skylake_core.jpg) ([thread](https://software.intel.com/en-us/forums/software-tuning-performance-optimization-platform-monitoring/topic/852272)).

![SKL full]({{assetpath}}/skx-full-small.jpg)

### The Register Files

Here's a close-up of that section, with the assumed register files and their purpose labeled[^xmmetc].

![SKL zoomed]({{assetpath}}/zoomed.png)

We guess the register file identities based on:

 - The general purpose register files are of the right relative width (64 bits), and are in the right position below the integer execution units, and seem to have `EFLAGS` nearby.
 - The SIMD registers are obvious from their size and positioning underneath the vector pipes.
 - The upper 256 bits of the 512-bit `zmm` registers (labelled ZMM on the closeup) can be determined from comparing the SKL[^kbl] (no AVX-512) and SKX (has AVX-512) dies and noting that the bottom file is not present in SKL (a large empty area is present at that spot in SKL).

### The Mystery Block

This leaves the mystery block in red. This block is in a prime spot below the vector execution units. Could it be the mask registers (kregs)? We found in the [first post]({{ site.baseurl }}{% post_url 2019-12-05-kreg-facts %}) that the mask aren't shared with either the scalar or SIMD registers, so we expect them to have their own physical register file. Maybe this is it?

Let's compare the mystery register file to the integer register file, since they should be similar in size and appear to be implemented similarly:

![SKL zoomed]({{assetpath}}/compare.png)

Looking at the general purpose register file on the left, each block (6 of which are numbered on the general purpose file) seems to implement 16 bits, as if you zoom in you see a repeating structure of 16 elements, and 4 blocks makes 64 bits total which is the expected width of the file. We know from published numbers that the integer register file has 180 entries, and since there are 6 rows of 4 blocks, we expect each row to implement 180 / 6 = 30 registers.

Now we turn our attention to the mystery file, with the idea that it may be the mask register file. There are a total of 30 blocks. Looking at the general purpose registers, we determined each block can hold 16 bits (horizontally) from 30 registers (vertically, I guess). So 30 blocks gives us: 30 blocks * 30 registers/block * 16 bits / 64 bits = 225 registers. It's too much! We calculated last time that there are ~142 physical mask registers, so this is way too high.

There's another problem: we only have three columns of 16-bit blocks, for a total of 48 bits, horizontally. However, we know that a mask register must hold up to 64 bits (when using a byte-wise mask for a full 512-bit vector register). Also, while our calculation above worked out to a whole number, the number of blocks (30) is not divisible by 4, so even if you assumed the arrangement of the blocks didn't matter, there is no possible mapping from each register to 4 distinct blocks. Instead, we'd need something weird like 2 blocks providing 15 registers (instead of 30), but 64 bits wide (instead of 32). That seems very unlikely.

So let's look just at the two paired columns on the left for now: a total of 20 blocks. If we take the SIMD registers as an example, it is not necessary that the full width of the register is present horizontally in a single row: the SIMD registers have only 256 bits in a row (split into two 128-bit lines), and then other other 256 bits in a 512-bit zmm register appear vertically below, in the register file marked ZMM in the diagram. So there's a kind of over-under arrangement[^overunder].

Since the mask registers are associated with elements of the vector registers, maybe they are split up in the same way? That is, a 64-bit mask register uses one 2x16-bit (32-bit) chunk from the top half and one from the bottom half, to make up 64 bits? This is 20 total blocks, giving 150 registers by the same calculation above. This is much closer to the 142 we found by experiment.

Still... that nagging feeling. 142 is not equal to 150, and what about that third column of blocks? That doubt crept in: I had second thoughts that this was the mask register file after all. What could it be then?

### Let's Get Legacy

I realized there was one register file unaccounted for: the file for legacy x87 floating point and MMX. We expect that x87 floating point and MMX use the the _same_ physical file because MMX registers are architecturally aliased onto the x87 registers[^why]. So where is _this_ file on the die? I looked all around[^lied] the die shot. There are no good candidates.

So maybe _this_ thing we've been looking at is actually the x87/MMX register file? In one way it's a better fit: the x87 FP register file needs to be ~80 bits wide, so that would explain the extra column: if we assume each row is half of a register as before, that's 96 bits. That's enough to hold 80 bit extended precision values, and the 16 bits left over are probably could be used to store the FPU status word accessed by [ftstw](https://www.felixcloutier.com/x86/fstsw:fnstsw) and related instructions. This status word is updated after every operation so must _also_ be renamed for reasonable performance[^intflags].

Additional evidence that this might be the x87/MMX register file comes from this [KBL die shot](https://flic.kr/p/YhuBWc) also from Fritz:

![Kaby Lake]({{assetpath}}/kbl-compare.png)

Note that while the high 256 bits of the register file are masked out (this chip supports only AVX2, not AVX-512 so there are no `zmm` registers), the register file we are considering is present in its entirety.

Cool theory bro, but aren't we back to square zero? If this is the file for the x87/MMX registers, where do the mask registers live?

There's one possibility we haven't discussed although some of you might be screaming it at your monitors by now: maybe the x87/MMX and the kreg register files are _shared_. That is, physically aliased[^aliasing] to the same register file, shared competitively.

### Testing Our Theory

The good news? We can test for this, in software. That good, because I was never really _that_ comfortable with this die shot thing and there was the risk that I would BS more than usual. Software-based uarch probing is a bit more my thing.

We'll use the test method originally [described by Henry Wong](http://blog.stuffedcow.net/2013/05/measuring-rob-capacity/) and which we used in the [last post]({{ site.baseurl }}{% post_url 2019-12-05-kreg-facts %}) on this topic. Here's the quick description of the technique, a straight copy/paste from that post:

> We separate two cache miss load instructions by a variable number of _filler instructions_ which vary based on the CPU resource we are > probing. When the number of filler instructions is small enough, the two cache misses execute in parallel and their latencies are overlapped so the > total execution time is roughly as long as a single miss.
>
> However, once the number of filler instructions reaches a critical threshold, all of the targeted resource are consumed and instruction allocation > stalls before the second miss is issued and so the cache misses can no longer run in parallel. This causes the runtime to spike to about twice the > baseline cache miss latency.
>
> Finally, we ensure that each filler instruction consumes exactly one of the resource we are interested in, so that the location of the spike indicates the size of the underlying resource. For example, regular GP instructions usually consume one physical register from the GP PRF so are a good choice to measure the size of that resource.

The trick we use to see if two register files are shared is first to use a test the size of each register file alone, using a test that uses filler that targets only that register file, then to run a third test whose filler _alternates_ between instructions that use each register file. If the register files are shared, we expect all tests to produce the same results, since they are all drawing from the same pool. If the register files are not shared, the third (alternating) test should result in a much higher apparent resource limit, since two different pools are being drawn from and so it will take twice as many filler instructions to hit the RF limit.

Enough talk, let's do this. First, we look at **Test 38**, which uses MMX instructions[^whymmx] to target the size of the x87/MMX register file:

{% include svg-fig.html file="skx-38" raw="skx-38.csv" alt="Test 38" notable=1 %}

We see a clear spike at 128 instructions, so it seems like the size of the speculative[^spec] x87/MMX register file is 128 entries.

Next, we have **Test 43** which follows the same pattern as **Test 38** but using `kaddd` as a filler instruction so targets the mask (kreg) register file:

{% include svg-fig.html file="skx-43" raw="skx-43.csv" alt="Test 43" notable=1 %}

This is mostly indistinguishable from the previous chart and we conclude that the size of the speculative mask register file is also 128.

Let's see what happens when alternate MMX and another instruction type. **Test 39** alternates MMX with integer SIMD instructions, and **Test 40** alternatives with general purpose scalar instructions:

{% include svg-fig.html file="skx-39" raw="skx-39.csv" alt="Test 39" notable=1 %}

{% include svg-fig.html file="skx-40" raw="skx-40.csv" alt="Test 40" notable=1 %}

Both of these show the same effect: the effective resource limitation is much higher: around 210 filler instructions. This indicates strongly that the x87/MMX register is not shared with either the SIMD or scalar register files.

Finally, we get to the end of this tale, **Test 41**. This test mixes MMX and mask register instructions[^test41]:

{% include svg-fig.html file="skx-41" raw="skx-41.csv" alt="Test 41" notable=1 %}

This one is definitely not like the others. We see that the resource limit is now 128, same as for the single-type tests. We can immediately conclude that this means that mask registers and MMX registers are allocated from the same resource pool: _they use the same physical register file_.

This resolves the mystery of the missing register file: nothing is missing but rather this one register file simply serves double duty.

Normally a shared register file might be something to watch out for, performance-wise, but it is hard to imagine this having an impact in any non-artificial example. Who is going to be making heavy use of x87 or MMX (both obsolete) along with AVX-512 mask registers (the opposite end of the spectrum from "obsolete")? It seems extremely unlikely. In any case, the register file is still quite large so hitting the limit is unlikely in any case.

So sharing these files is a cool trick to reduce power and area: the register files aren't all that big, but they live in pretty prime real-estate close to the execution units.

What's cool about this one though is that is the first time that I've _looked at a chip_ (that this is even possible is remarkable to me) and come up with a theory about the hardware we can test and confirm with a targeted microbenchmark. Here, it actually happened that way. I was already aware of the possibility of register file sharing (Henry had tests for this right in robsize from the start) â€“ but although I considered other sharing scenarios I never considered sharing between x87/MMX and the mask registers until I tried to identify the register files on Franz's die shots.

## Thanks

Thanks to [Fritzchens Fritz](https://www.flickr.com/people/130561288@N04/) who created the die shots analyzed here, and who graciously put them into the public domain.

[Henry Wong](http://www.stuffedcow.net/) who wrote the [original article](http://blog.stuffedcow.net/2013/05/measuring-rob-capacity/) which introduced me to this technique and subsequently shared the code for his tool, which is now [hosted on github](https://github.com/travisdowns/robsize).

[Nemez](https://twitter.com/GPUsAreMagic) who did a [breakdown](https://twitter.com/GPUsAreMagic/status/1256866465577394181) of the die shot, noting the register file in question as some type of integer register file, which originally piqued by curiosity.

Thanks to [Daniel Lemire](https://lemire.me) who provided access to the SKX hardware used in this post.

## Discussion and Feedback

If you have something to say, leave a comment below or discuss this article on [Hacker News](https://news.ycombinator.com/item?id=23309034).

Feedback is also warmly welcomed by [email](mailto:travis.downs@gmail.com) or as [a GitHub issue](https://github.com/travisdowns/travisdowns.github.io/issues).

---
<br>

[^overunder]: Incidentally, this lines up with an inspection of the execution units, which seem to have the same over-under arrangemnet: the port 5 FMA for example, looks like it has has two rows each with 4x 64-bit FMA units, rather than say a single row with 8 units.

[^bar]: Admittedly, "how many physical mask registers does the CPU have" is probably not a very high bar of interestingness to clear, to most people.

[^test41]: Specifically, it mixes the same `kaddd` and `por` instructions we used in the single-type tests **Test 38** and **Test 43**.

[^spec]: The _speculative_ register file because we expect some entries also to be used to hold the non-speculative values of the architectural registers. We'll return to this point in a moment.

[^whymmx]: I use MMX rather than x87 so I don't have to deal with the x87 FP stack abstraction and understand how that maps to renaming.

[^roblimit]: In practice, you don't actually get all the way to 2x: you hit something close to the ROB limit instead first.

[^aliasing]: I talk of _physical_ aliasing here, to distinguish it from the logical/architectural aliasing. Logical aliasing is that which is visible to software: the `ymm` and `xmm` registers are logically aliased in that writes to `xmm0` show up in the low bits of `ymm0`. Similarly, the MMX and x87 register files are aliased in that writes to MMX register modify values in the FP register stack, although the rules are more complicated. Logical aliasing usually implies physical aliasing, but not the other way around. Physical aliasing, then, means that two register sets are renamed onto the same pool of physical registers, but this is usually invisible to software (except though careful performance tests, as we do here).

[^intflags]: The integer flags (so-called _EFLAGS_ register) also need to be renamed and I believe they pull a similar trick: writing their results to the same physical register allocated for the result: I've marked the file that I think holds the so-called _SPAZO_ group on the zoomed view, and the C flag may be stored in the same place or in the thin (single bit?) file immediately to the right of the GP file.

[^lied]: This is a lie: I didn't really look around _all around_ the die: I looked near by the execution units were the register file would be with very high probability.

[^kbl]: Actually Kaby Lake, since the best die shots we have are from that chip, but it's the same thing.

[^xmmetc]: The zmm, ymm and xmm registers all overlap, architecturally. That is, `xmm0` is just the bottom 128 bits of `ymm0`, and similarly for `ymm0` and `zmm0`. Physically, there are really _only_ `zmm` registers and the other two are simply specific ranges of bits of those larger register. So the area marked **YMM** on the die shot really means: _the upper parts of the `ymm` registers which are not part of the corresponding xmm register_.

[^why]: As a trick, I guess, to allow MMX registers to be saved and restored by operating systems and other code that weren't aware of their presence. A similar mess occurred with the transition from SSE to AVX, where code unaware of AVX could accidentally clobber the upper part of AVX registers using SSE instructions (if SSE zeroed the upper bits), so instead we get the ongoing issue with [legacy SSE and dirty uppers](https://stackoverflow.com/questions/41303780/why-is-this-sse-code-6-times-slower-without-vzeroupper-on-skylake).

{% include glossary.md %}
