0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sim_1/new/Controller_tb.v,1633892972,verilog,,,,Controller_tb,,,,,,,,
C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sim_1/new/Mux32Bit3To1_tb.v,1633844341,verilog,,,,Mux32Bit3to1_tb,,,,,,,,
C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/Controller.v,1633907869,verilog,,C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sim_1/new/Controller_tb.v,,Controller,,,,,,,,
C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v,1633844341,verilog,,C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sim_1/new/Mux32Bit3To1_tb.v,,Mux32Bit3to1,,,,,,,,
