|uart_top
clk => clk.IN2
rst_n => rst.IN2
rx => rx.IN1
led[0] <= start_i.DB_MAX_OUTPUT_PORT_TYPE
led[1] <= led_rx_on.DB_MAX_OUTPUT_PORT_TYPE
led[2] <= <VCC>
led[3] <= <VCC>
tx <= uart_tx_fsm:fsm_inst.port4


|uart_top|custom_clk:sclk
clk_i => cnt[0].CLK
clk_i => cnt[1].CLK
clk_i => cnt[2].CLK
clk_i => cnt[3].CLK
clk_i => cnt[4].CLK
clk_i => cnt[5].CLK
clk_i => cnt[6].CLK
clk_i => cnt[7].CLK
clk_i => cnt[8].CLK
clk_i => cnt[9].CLK
clk_i => cnt[10].CLK
clk_i => cnt[11].CLK
clk_i => cnt[12].CLK
clk_i => cnt[13].CLK
rst => cnt[0].ACLR
rst => cnt[1].ACLR
rst => cnt[2].ACLR
rst => cnt[3].ACLR
rst => cnt[4].ACLR
rst => cnt[5].ACLR
rst => cnt[6].ACLR
rst => cnt[7].ACLR
rst => cnt[8].ACLR
rst => cnt[9].ACLR
rst => cnt[10].ACLR
rst => cnt[11].ACLR
rst => cnt[12].ACLR
rst => cnt[13].ACLR
clk_o <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|uart_top|uart_tx_fsm:fsm_inst
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => bit_cnt[3].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
clk => state[24].CLK
clk => state[25].CLK
clk => state[26].CLK
clk => state[27].CLK
clk => state[28].CLK
clk => state[29].CLK
clk => state[30].CLK
clk => state[31].CLK
rst => bit_cnt[0].ACLR
rst => bit_cnt[1].ACLR
rst => bit_cnt[2].ACLR
rst => bit_cnt[3].ACLR
rst => state[0].ACLR
rst => state[1].ACLR
rst => state[2].ACLR
rst => state[3].ACLR
rst => state[4].ACLR
rst => state[5].ACLR
rst => state[6].ACLR
rst => state[7].ACLR
rst => state[8].ACLR
rst => state[9].ACLR
rst => state[10].ACLR
rst => state[11].ACLR
rst => state[12].ACLR
rst => state[13].ACLR
rst => state[14].ACLR
rst => state[15].ACLR
rst => state[16].ACLR
rst => state[17].ACLR
rst => state[18].ACLR
rst => state[19].ACLR
rst => state[20].ACLR
rst => state[21].ACLR
rst => state[22].ACLR
rst => state[23].ACLR
rst => state[24].ACLR
rst => state[25].ACLR
rst => state[26].ACLR
rst => state[27].ACLR
rst => state[28].ACLR
rst => state[29].ACLR
rst => state[30].ACLR
rst => state[31].ACLR
start_i => Selector0.IN5
tx_data[0] => Mux0.IN7
tx_data[1] => Mux0.IN6
tx_data[2] => Mux0.IN5
tx_data[3] => Mux0.IN4
tx_data[4] => Mux0.IN3
tx_data[5] => Mux0.IN2
tx_data[6] => Mux0.IN1
tx_data[7] => Mux0.IN0
tx <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
end_o <= Equal6.DB_MAX_OUTPUT_PORT_TYPE


|uart_top|uart_rx_fsm:rx_fsm
clk => div_cnt[0].CLK
clk => div_cnt[1].CLK
clk => div_cnt[2].CLK
clk => div_cnt[3].CLK
clk => div_cnt[4].CLK
clk => div_cnt[5].CLK
clk => div_cnt[6].CLK
clk => div_cnt[7].CLK
clk => div_cnt[8].CLK
clk => div_cnt[9].CLK
clk => div_cnt[10].CLK
clk => div_cnt[11].CLK
clk => div_cnt[12].CLK
clk => div_cnt[13].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
clk => state[24].CLK
clk => state[25].CLK
clk => state[26].CLK
clk => state[27].CLK
clk => state[28].CLK
clk => state[29].CLK
clk => state[30].CLK
clk => state[31].CLK
rst => rx_data[0]~reg0.ACLR
rst => rx_data[1]~reg0.ACLR
rst => rx_data[2]~reg0.ACLR
rst => rx_data[3]~reg0.ACLR
rst => rx_data[4]~reg0.ACLR
rst => rx_data[5]~reg0.ACLR
rst => rx_data[6]~reg0.ACLR
rst => rx_data[7]~reg0.ACLR
rst => bit_cnt[0].ACLR
rst => bit_cnt[1].ACLR
rst => bit_cnt[2].ACLR
rst => bit_cnt[3].ACLR
rst => div_cnt[0].ACLR
rst => div_cnt[1].ACLR
rst => div_cnt[2].ACLR
rst => div_cnt[3].ACLR
rst => div_cnt[4].ACLR
rst => div_cnt[5].ACLR
rst => div_cnt[6].ACLR
rst => div_cnt[7].ACLR
rst => div_cnt[8].ACLR
rst => div_cnt[9].ACLR
rst => div_cnt[10].ACLR
rst => div_cnt[11].ACLR
rst => div_cnt[12].ACLR
rst => div_cnt[13].ACLR
rst => state[0].ACLR
rst => state[1].ACLR
rst => state[2].ACLR
rst => state[3].ACLR
rst => state[4].ACLR
rst => state[5].ACLR
rst => state[6].ACLR
rst => state[7].ACLR
rst => state[8].ACLR
rst => state[9].ACLR
rst => state[10].ACLR
rst => state[11].ACLR
rst => state[12].ACLR
rst => state[13].ACLR
rst => state[14].ACLR
rst => state[15].ACLR
rst => state[16].ACLR
rst => state[17].ACLR
rst => state[18].ACLR
rst => state[19].ACLR
rst => state[20].ACLR
rst => state[21].ACLR
rst => state[22].ACLR
rst => state[23].ACLR
rst => state[24].ACLR
rst => state[25].ACLR
rst => state[26].ACLR
rst => state[27].ACLR
rst => state[28].ACLR
rst => state[29].ACLR
rst => state[30].ACLR
rst => state[31].ACLR
rx => next_state.DATAB
rx => Selector2.IN1
rx => rx_data[0]~reg0.DATAIN
rx => rx_data[7]~reg0.DATAIN
rx => rx_data[6]~reg0.DATAIN
rx => rx_data[5]~reg0.DATAIN
rx => rx_data[4]~reg0.DATAIN
rx => rx_data[3]~reg0.DATAIN
rx => rx_data[2]~reg0.DATAIN
rx => rx_data[1]~reg0.DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
end_o <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
next_state_d[0] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
next_state_d[1] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
state_d[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
state_d[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
div_cnt_d[0] <= div_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
div_cnt_d[1] <= div_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
div_cnt_d[2] <= div_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
div_cnt_d[3] <= div_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
div_cnt_d[4] <= div_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
div_cnt_d[5] <= div_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
div_cnt_d[6] <= div_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
div_cnt_d[7] <= div_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
div_cnt_d[8] <= div_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
div_cnt_d[9] <= div_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
div_cnt_d[10] <= div_cnt[10].DB_MAX_OUTPUT_PORT_TYPE
div_cnt_d[11] <= div_cnt[11].DB_MAX_OUTPUT_PORT_TYPE
div_cnt_d[12] <= div_cnt[12].DB_MAX_OUTPUT_PORT_TYPE
div_cnt_d[13] <= div_cnt[13].DB_MAX_OUTPUT_PORT_TYPE
bit_cnt_d[0] <= bit_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
bit_cnt_d[1] <= bit_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
bit_cnt_d[2] <= bit_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
bit_cnt_d[3] <= bit_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
zero_flag_d <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
slow_clk_d <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


