Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Jun  6 19:12:42 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file RV32I_control_sets_placed.rpt
| Design       : RV32I
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     2 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           24 |
| No           | No                    | Yes                    |              32 |            9 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             384 |          186 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                     | reset_IBUF       |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | U_CPU_core/U_DP/U_PC/MODER          | reset_IBUF       |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | U_CPU_core/U_DP/U_PC/p_1_in         |                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | U_CPU_core/U_DP/U_PC/q_reg[2]_13[0] | reset_IBUF       |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG | U_CPU_core/U_DP/U_PC/q_reg[2]_7[0]  | reset_IBUF       |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | U_CPU_core/U_DP/U_PC/q_reg[2]_8[0]  | reset_IBUF       |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | U_CPU_core/U_DP/U_PC/q_reg[2]_9[0]  | reset_IBUF       |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG | U_CPU_core/U_DP/U_PC/q_reg[2]_11[0] | reset_IBUF       |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG | U_CPU_core/U_DP/U_PC/E[0]           | reset_IBUF       |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | U_CPU_core/U_DP/U_PC/q_reg[2]_6[0]  | reset_IBUF       |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG | U_CPU_core/U_DP/U_PC/q_reg[2]_4[0]  | reset_IBUF       |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | U_CPU_core/U_DP/U_PC/q_reg[2]_10[0] | reset_IBUF       |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | U_CPU_core/U_DP/U_PC/q_reg[2]_5[0]  | reset_IBUF       |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | U_CPU_core/U_DP/U_PC/q_reg[2]_12    | reset_IBUF       |               15 |             32 |         2.13 |
|  n_0_1168_BUFG |                                     |                  |               24 |             38 |         1.58 |
|  clk_IBUF_BUFG | U_CPU_core/U_DP/U_PC/regFileWe      |                  |               12 |             96 |         8.00 |
+----------------+-------------------------------------+------------------+------------------+----------------+--------------+


