// Seed: 2408433260
module module_0 (
    input  supply0 id_0,
    output supply1 id_1
);
  id_3 :
  assert property (@(posedge id_3) id_0)
  else $clog2(21);
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd29,
    parameter id_4 = 32'd82
) (
    input wire _id_0,
    input tri1 id_1,
    output supply1 id_2,
    output supply1 id_3,
    inout wire _id_4,
    output tri id_5,
    output tri id_6,
    output supply0 id_7,
    output uwire id_8,
    input uwire id_9
);
  assign id_5 = id_4;
  always @(negedge 1) id_4 += -1;
  wire [-1 : id_0  +  1] id_11;
  wire [1  <  id_0 : id_4  !=  -1] id_12;
  module_0 modCall_1 (
      id_1,
      id_7
  );
  assign modCall_1.id_0 = 0;
  assign id_6 = 1;
endmodule
