<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>tp_sac_documentation: ADC_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">tp_sac_documentation
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">ADC_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32g431xx.html">Stm32g431xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Analog to Digital Converter.  
 <a href="struct_a_d_c___type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab3c49a96815fcbee63d95e1e74f20e75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a></td></tr>
<tr class="separator:ab3c49a96815fcbee63d95e1e74f20e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a></td></tr>
<tr class="separator:a6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26f1e746ccbf9c9f67e7c60e61085ec1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a></td></tr>
<tr class="separator:a26f1e746ccbf9c9f67e7c60e61085ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad587bd6f59142b90c879b7c8aaf1bb8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a></td></tr>
<tr class="separator:ad587bd6f59142b90c879b7c8aaf1bb8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9d6c604e365c7d9d7601bf4ef373498"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#af9d6c604e365c7d9d7601bf4ef373498">SMPR1</a></td></tr>
<tr class="separator:af9d6c604e365c7d9d7601bf4ef373498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ac83fae8377c7b7fcae50fa4211b0e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a6ac83fae8377c7b7fcae50fa4211b0e8">SMPR2</a></td></tr>
<tr class="separator:a6ac83fae8377c7b7fcae50fa4211b0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4ac04e673b5b8320d53f7b0947db902"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a></td></tr>
<tr class="separator:ac4ac04e673b5b8320d53f7b0947db902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8634248df172cd37d156a9d4df976a74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a8634248df172cd37d156a9d4df976a74">TR1</a></td></tr>
<tr class="separator:a8634248df172cd37d156a9d4df976a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29b9c5387e26932298f220236bd69dee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a29b9c5387e26932298f220236bd69dee">TR2</a></td></tr>
<tr class="separator:a29b9c5387e26932298f220236bd69dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3ffbe3e7e1def1ea3ed3d7e87f74d39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#af3ffbe3e7e1def1ea3ed3d7e87f74d39">TR3</a></td></tr>
<tr class="separator:af3ffbe3e7e1def1ea3ed3d7e87f74d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c9b972a304c0e08ca27cbe57627c496"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a></td></tr>
<tr class="separator:a4c9b972a304c0e08ca27cbe57627c496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3302e1bcfdfbbfeb58779d0761fb377c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a3302e1bcfdfbbfeb58779d0761fb377c">SQR1</a></td></tr>
<tr class="separator:a3302e1bcfdfbbfeb58779d0761fb377c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab440b0ad8631f5666dd32768a89cf60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#aab440b0ad8631f5666dd32768a89cf60">SQR2</a></td></tr>
<tr class="separator:aab440b0ad8631f5666dd32768a89cf60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97e40d9928fa25a5628d6442f0aa6c0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a97e40d9928fa25a5628d6442f0aa6c0f">SQR3</a></td></tr>
<tr class="separator:a97e40d9928fa25a5628d6442f0aa6c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95e53a6a23b0060a05a4a0f606bba7e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a95e53a6a23b0060a05a4a0f606bba7e9">SQR4</a></td></tr>
<tr class="separator:a95e53a6a23b0060a05a4a0f606bba7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a></td></tr>
<tr class="separator:a3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2b40c5e36a5e861490988275499e158"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#af2b40c5e36a5e861490988275499e158">RESERVED3</a></td></tr>
<tr class="separator:af2b40c5e36a5e861490988275499e158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0018930ee9f18afda25b695b9a4ec16"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#ac0018930ee9f18afda25b695b9a4ec16">RESERVED4</a></td></tr>
<tr class="separator:ac0018930ee9f18afda25b695b9a4ec16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75e0cc079831adcc051df456737d3ae4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">JSQR</a></td></tr>
<tr class="separator:a75e0cc079831adcc051df456737d3ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d2725eae5695077cb750951c99f7ec8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a1d2725eae5695077cb750951c99f7ec8">RESERVED5</a> [4]</td></tr>
<tr class="separator:a1d2725eae5695077cb750951c99f7ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4686388b1cd45bca2ef737f1d614a8e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a4686388b1cd45bca2ef737f1d614a8e7">OFR1</a></td></tr>
<tr class="separator:a4686388b1cd45bca2ef737f1d614a8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e0eef00d32be4b39e71068425dbdcb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a7e0eef00d32be4b39e71068425dbdcb1">OFR2</a></td></tr>
<tr class="separator:a7e0eef00d32be4b39e71068425dbdcb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66d997b210433aa8f57b2405cf895d2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a66d997b210433aa8f57b2405cf895d2d">OFR3</a></td></tr>
<tr class="separator:a66d997b210433aa8f57b2405cf895d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe206e635f30b7b29f9e538b12247149"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#afe206e635f30b7b29f9e538b12247149">OFR4</a></td></tr>
<tr class="separator:afe206e635f30b7b29f9e538b12247149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a354d8c62ae1714a3cb370ec09c810c82"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a354d8c62ae1714a3cb370ec09c810c82">RESERVED6</a> [4]</td></tr>
<tr class="separator:a354d8c62ae1714a3cb370ec09c810c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22fa21352be442bd02f9c26a1013d598"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a22fa21352be442bd02f9c26a1013d598">JDR1</a></td></tr>
<tr class="separator:a22fa21352be442bd02f9c26a1013d598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9156af81694b7a85923348be45a2167"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#ae9156af81694b7a85923348be45a2167">JDR2</a></td></tr>
<tr class="separator:ae9156af81694b7a85923348be45a2167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a54028253a75a470fccf841178cba46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a3a54028253a75a470fccf841178cba46">JDR3</a></td></tr>
<tr class="separator:a3a54028253a75a470fccf841178cba46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9274ceea3b2c6d5c1903d0a7abad91a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a9274ceea3b2c6d5c1903d0a7abad91a1">JDR4</a></td></tr>
<tr class="separator:a9274ceea3b2c6d5c1903d0a7abad91a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80b22719391f17134177b18fa7e8ad13"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a80b22719391f17134177b18fa7e8ad13">RESERVED7</a> [4]</td></tr>
<tr class="separator:a80b22719391f17134177b18fa7e8ad13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee443a628cc2914005393b723b836c2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#aee443a628cc2914005393b723b836c2a">AWD2CR</a></td></tr>
<tr class="separator:aee443a628cc2914005393b723b836c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab06ef5ee40897c98320733b78b837768"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#ab06ef5ee40897c98320733b78b837768">AWD3CR</a></td></tr>
<tr class="separator:ab06ef5ee40897c98320733b78b837768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9aea66fa3452ae47d2b938898b1c094"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#af9aea66fa3452ae47d2b938898b1c094">RESERVED8</a></td></tr>
<tr class="separator:af9aea66fa3452ae47d2b938898b1c094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5e6ea0a37a7f654716cd4036ad9d54a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#ad5e6ea0a37a7f654716cd4036ad9d54a">RESERVED9</a></td></tr>
<tr class="separator:ad5e6ea0a37a7f654716cd4036ad9d54a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae818864200b315ff24e20004da2e649b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#ae818864200b315ff24e20004da2e649b">DIFSEL</a></td></tr>
<tr class="separator:ae818864200b315ff24e20004da2e649b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab52af14ef01c38de4adde4332a217421"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#ab52af14ef01c38de4adde4332a217421">CALFACT</a></td></tr>
<tr class="separator:ab52af14ef01c38de4adde4332a217421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e08b46b13eb4adc6b7170e30fcecbea"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a4e08b46b13eb4adc6b7170e30fcecbea">RESERVED10</a> [2]</td></tr>
<tr class="separator:a4e08b46b13eb4adc6b7170e30fcecbea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d4e10d65f674882544c457183f643dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a0d4e10d65f674882544c457183f643dd">GCOMP</a></td></tr>
<tr class="separator:a0d4e10d65f674882544c457183f643dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Analog to Digital Converter. </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00166">166</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="aee443a628cc2914005393b723b836c2a" name="aee443a628cc2914005393b723b836c2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee443a628cc2914005393b723b836c2a">&#9670;&#160;</a></span>AWD2CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AWD2CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC analog watchdog 2 configuration register, Address offset: 0xA0 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00199">199</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="ab06ef5ee40897c98320733b78b837768" name="ab06ef5ee40897c98320733b78b837768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab06ef5ee40897c98320733b78b837768">&#9670;&#160;</a></span>AWD3CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AWD3CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC analog watchdog 3 Configuration Register, Address offset: 0xA4 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00200">200</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="ab52af14ef01c38de4adde4332a217421" name="ab52af14ef01c38de4adde4332a217421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab52af14ef01c38de4adde4332a217421">&#9670;&#160;</a></span>CALFACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CALFACT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC calibration factors, Address offset: 0xB4 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00204">204</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a26f1e746ccbf9c9f67e7c60e61085ec1" name="a26f1e746ccbf9c9f67e7c60e61085ec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26f1e746ccbf9c9f67e7c60e61085ec1">&#9670;&#160;</a></span>CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC configuration register 1, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00171">171</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="ad587bd6f59142b90c879b7c8aaf1bb8c" name="ad587bd6f59142b90c879b7c8aaf1bb8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad587bd6f59142b90c879b7c8aaf1bb8c">&#9670;&#160;</a></span>CFGR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC configuration register 2, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00172">172</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="ab40c89c59391aaa9d9a8ec011dd0907a" name="ab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC control register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00170">170</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="ae818864200b315ff24e20004da2e649b" name="ae818864200b315ff24e20004da2e649b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae818864200b315ff24e20004da2e649b">&#9670;&#160;</a></span>DIFSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIFSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC differential mode selection register, Address offset: 0xB0 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00203">203</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a3df0d8dfcd1ec958659ffe21eb64fa94" name="a3df0d8dfcd1ec958659ffe21eb64fa94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3df0d8dfcd1ec958659ffe21eb64fa94">&#9670;&#160;</a></span>DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular data register, Address offset: 0x40 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00184">184</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a0d4e10d65f674882544c457183f643dd" name="a0d4e10d65f674882544c457183f643dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d4e10d65f674882544c457183f643dd">&#9670;&#160;</a></span>GCOMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GCOMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC calibration factors, Address offset: 0xC0 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00206">206</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a6566f8cfbd1d8aa7e8db046aa35e77db" name="a6566f8cfbd1d8aa7e8db046aa35e77db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6566f8cfbd1d8aa7e8db046aa35e77db">&#9670;&#160;</a></span>IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC interrupt enable register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00169">169</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="ab3c49a96815fcbee63d95e1e74f20e75" name="ab3c49a96815fcbee63d95e1e74f20e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3c49a96815fcbee63d95e1e74f20e75">&#9670;&#160;</a></span>ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC interrupt and status register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00168">168</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a22fa21352be442bd02f9c26a1013d598" name="a22fa21352be442bd02f9c26a1013d598"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22fa21352be442bd02f9c26a1013d598">&#9670;&#160;</a></span>JDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group injected rank 1 data register, Address offset: 0x80 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00194">194</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="ae9156af81694b7a85923348be45a2167" name="ae9156af81694b7a85923348be45a2167"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9156af81694b7a85923348be45a2167">&#9670;&#160;</a></span>JDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group injected rank 2 data register, Address offset: 0x84 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00195">195</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a3a54028253a75a470fccf841178cba46" name="a3a54028253a75a470fccf841178cba46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a54028253a75a470fccf841178cba46">&#9670;&#160;</a></span>JDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group injected rank 3 data register, Address offset: 0x88 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00196">196</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a9274ceea3b2c6d5c1903d0a7abad91a1" name="a9274ceea3b2c6d5c1903d0a7abad91a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9274ceea3b2c6d5c1903d0a7abad91a1">&#9670;&#160;</a></span>JDR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group injected rank 4 data register, Address offset: 0x8C </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00197">197</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a75e0cc079831adcc051df456737d3ae4" name="a75e0cc079831adcc051df456737d3ae4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75e0cc079831adcc051df456737d3ae4">&#9670;&#160;</a></span>JSQR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JSQR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group injected sequencer register, Address offset: 0x4C </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00187">187</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a4686388b1cd45bca2ef737f1d614a8e7" name="a4686388b1cd45bca2ef737f1d614a8e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4686388b1cd45bca2ef737f1d614a8e7">&#9670;&#160;</a></span>OFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OFR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC offset register 1, Address offset: 0x60 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00189">189</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a7e0eef00d32be4b39e71068425dbdcb1" name="a7e0eef00d32be4b39e71068425dbdcb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e0eef00d32be4b39e71068425dbdcb1">&#9670;&#160;</a></span>OFR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OFR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC offset register 2, Address offset: 0x64 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00190">190</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a66d997b210433aa8f57b2405cf895d2d" name="a66d997b210433aa8f57b2405cf895d2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66d997b210433aa8f57b2405cf895d2d">&#9670;&#160;</a></span>OFR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OFR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC offset register 3, Address offset: 0x68 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00191">191</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="afe206e635f30b7b29f9e538b12247149" name="afe206e635f30b7b29f9e538b12247149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe206e635f30b7b29f9e538b12247149">&#9670;&#160;</a></span>OFR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OFR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC offset register 4, Address offset: 0x6C </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00192">192</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="ac4ac04e673b5b8320d53f7b0947db902" name="ac4ac04e673b5b8320d53f7b0947db902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4ac04e673b5b8320d53f7b0947db902">&#9670;&#160;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Reserved, 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00175">175</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a4e08b46b13eb4adc6b7170e30fcecbea" name="a4e08b46b13eb4adc6b7170e30fcecbea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e08b46b13eb4adc6b7170e30fcecbea">&#9670;&#160;</a></span>RESERVED10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED10[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Reserved, 0x0B8 - 0x0BC </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00205">205</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a4c9b972a304c0e08ca27cbe57627c496" name="a4c9b972a304c0e08ca27cbe57627c496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c9b972a304c0e08ca27cbe57627c496">&#9670;&#160;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Reserved, 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00179">179</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="af2b40c5e36a5e861490988275499e158" name="af2b40c5e36a5e861490988275499e158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2b40c5e36a5e861490988275499e158">&#9670;&#160;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Reserved, 0x44 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00185">185</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="ac0018930ee9f18afda25b695b9a4ec16" name="ac0018930ee9f18afda25b695b9a4ec16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0018930ee9f18afda25b695b9a4ec16">&#9670;&#160;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Reserved, 0x48 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00186">186</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a1d2725eae5695077cb750951c99f7ec8" name="a1d2725eae5695077cb750951c99f7ec8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d2725eae5695077cb750951c99f7ec8">&#9670;&#160;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED5[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Reserved, 0x50 - 0x5C </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00188">188</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a354d8c62ae1714a3cb370ec09c810c82" name="a354d8c62ae1714a3cb370ec09c810c82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a354d8c62ae1714a3cb370ec09c810c82">&#9670;&#160;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED6[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Reserved, 0x70 - 0x7C </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00193">193</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a80b22719391f17134177b18fa7e8ad13" name="a80b22719391f17134177b18fa7e8ad13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80b22719391f17134177b18fa7e8ad13">&#9670;&#160;</a></span>RESERVED7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED7[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Reserved, 0x090 - 0x09C </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00198">198</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="af9aea66fa3452ae47d2b938898b1c094" name="af9aea66fa3452ae47d2b938898b1c094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9aea66fa3452ae47d2b938898b1c094">&#9670;&#160;</a></span>RESERVED8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Reserved, 0x0A8 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00201">201</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="ad5e6ea0a37a7f654716cd4036ad9d54a" name="ad5e6ea0a37a7f654716cd4036ad9d54a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5e6ea0a37a7f654716cd4036ad9d54a">&#9670;&#160;</a></span>RESERVED9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Reserved, 0x0AC </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00202">202</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="af9d6c604e365c7d9d7601bf4ef373498" name="af9d6c604e365c7d9d7601bf4ef373498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9d6c604e365c7d9d7601bf4ef373498">&#9670;&#160;</a></span>SMPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMPR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC sampling time register 1, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00173">173</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a6ac83fae8377c7b7fcae50fa4211b0e8" name="a6ac83fae8377c7b7fcae50fa4211b0e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ac83fae8377c7b7fcae50fa4211b0e8">&#9670;&#160;</a></span>SMPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMPR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC sampling time register 2, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00174">174</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a3302e1bcfdfbbfeb58779d0761fb377c" name="a3302e1bcfdfbbfeb58779d0761fb377c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3302e1bcfdfbbfeb58779d0761fb377c">&#9670;&#160;</a></span>SQR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular sequencer register 1, Address offset: 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00180">180</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="aab440b0ad8631f5666dd32768a89cf60" name="aab440b0ad8631f5666dd32768a89cf60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab440b0ad8631f5666dd32768a89cf60">&#9670;&#160;</a></span>SQR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular sequencer register 2, Address offset: 0x34 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00181">181</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a97e40d9928fa25a5628d6442f0aa6c0f" name="a97e40d9928fa25a5628d6442f0aa6c0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97e40d9928fa25a5628d6442f0aa6c0f">&#9670;&#160;</a></span>SQR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular sequencer register 3, Address offset: 0x38 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00182">182</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a95e53a6a23b0060a05a4a0f606bba7e9" name="a95e53a6a23b0060a05a4a0f606bba7e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95e53a6a23b0060a05a4a0f606bba7e9">&#9670;&#160;</a></span>SQR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular sequencer register 4, Address offset: 0x3C </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00183">183</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a8634248df172cd37d156a9d4df976a74" name="a8634248df172cd37d156a9d4df976a74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8634248df172cd37d156a9d4df976a74">&#9670;&#160;</a></span>TR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC analog watchdog 1 threshold register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00176">176</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a29b9c5387e26932298f220236bd69dee" name="a29b9c5387e26932298f220236bd69dee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29b9c5387e26932298f220236bd69dee">&#9670;&#160;</a></span>TR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC analog watchdog 2 threshold register, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00177">177</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="af3ffbe3e7e1def1ea3ed3d7e87f74d39" name="af3ffbe3e7e1def1ea3ed3d7e87f74d39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3ffbe3e7e1def1ea3ed3d7e87f74d39">&#9670;&#160;</a></span>TR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC analog watchdog 3 threshold register, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00178">178</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>D:/ProgettiSTEMENSEA/tp_sac/NUCLEO-G431RB-MSC_Shell/Drivers/CMSIS/Device/ST/STM32G4xx/Include/<a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
