{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09288,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09786,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00712496,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00804383,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00261762,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00804383,
	"finish__design__instance__count__class:buffer": 86,
	"finish__design__instance__area__class:buffer": 96.292,
	"finish__design__instance__count__class:clock_buffer": 6,
	"finish__design__instance__area__class:clock_buffer": 7.448,
	"finish__design__instance__count__class:timing_repair_buffer": 110,
	"finish__design__instance__area__class:timing_repair_buffer": 87.78,
	"finish__design__instance__count__class:inverter": 32,
	"finish__design__instance__area__class:inverter": 17.822,
	"finish__design__instance__count__class:clock_inverter": 2,
	"finish__design__instance__area__class:clock_inverter": 1.862,
	"finish__design__instance__count__class:sequential_cell": 51,
	"finish__design__instance__area__class:sequential_cell": 235.41,
	"finish__design__instance__count__class:multi_input_combinational_cell": 396,
	"finish__design__instance__area__class:multi_input_combinational_cell": 499.016,
	"finish__design__instance__count": 683,
	"finish__design__instance__area": 945.63,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.392177,
	"finish__clock__skew__setup": 0.00231878,
	"finish__clock__skew__hold": 0.00231878,
	"finish__timing__drv__max_slew_limit": 0.62455,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.752916,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00127826,
	"finish__power__switching__total": 0.00083475,
	"finish__power__leakage__total": 2.17664e-05,
	"finish__power__total": 0.00213477,
	"finish__design__io": 113,
	"finish__design__die__area": 1756.03,
	"finish__design__core__area": 1556.63,
	"finish__design__instance__count": 739,
	"finish__design__instance__area": 960.526,
	"finish__design__instance__count__stdcell": 739,
	"finish__design__instance__area__stdcell": 960.526,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.617054,
	"finish__design__instance__utilization__stdcell": 0.617054,
	"finish__design__rows": 28,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 28,
	"finish__design__sites": 5852,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 5852,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}