# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do UnidadAritmetica_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/UnidadAritmetica.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:43:34 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/UnidadAritmetica.v 
# -- Compiling module UnidadAritmetica
# 
# Top level modules:
# 	UnidadAritmetica
# End time: 23:43:34 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/dec4bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:43:34 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/dec4bits.v 
# -- Compiling module dec4bits
# 
# Top level modules:
# 	dec4bits
# End time: 23:43:34 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/UnidadControl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:43:34 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/UnidadControl.v 
# -- Compiling module UnidadControl
# 
# Top level modules:
# 	UnidadControl
# End time: 23:43:34 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/Top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:43:34 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/Top.v 
# -- Compiling module Top
# 
# Top level modules:
# 	Top
# End time: 23:43:34 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:43:34 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/test.v 
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 23:43:34 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  test
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" test 
# Start time: 23:43:35 on Jun 08,2021
# Loading work.test
# Loading work.Top
# Loading work.UnidadAritmetica
# Loading work.UnidadControl
# Loading work.dec4bits
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'T'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /test/T File: D:/fpgaProjects/ALU/test.v Line: 15
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'led'.
#    Time: 0 ps  Iteration: 0  Instance: /test/T File: D:/fpgaProjects/ALU/test.v Line: 15
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Cont'.
#    Time: 0 ps  Iteration: 0  Instance: /test/T File: D:/fpgaProjects/ALU/test.v Line: 15
# ** Warning: (vsim-3722) D:/fpgaProjects/ALU/test.v(15): [TFMPC] - Missing connection for port 'disp'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'R'. The port definition is at: D:/fpgaProjects/ALU/UnidadAritmetica.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /test/T/ALU File: D:/fpgaProjects/ALU/Top.v Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'oOp_T'. The port definition is at: D:/fpgaProjects/ALU/UnidadControl.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /test/T/Uc File: D:/fpgaProjects/ALU/Top.v Line: 38
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./UnidadAritmetica_run_msim_rtl_verilog.do PAUSED at line 15
do UnidadAritmetica_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/UnidadAritmetica.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:45:01 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/UnidadAritmetica.v 
# -- Compiling module UnidadAritmetica
# 
# Top level modules:
# 	UnidadAritmetica
# End time: 23:45:03 on Jun 08,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/dec4bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:45:03 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/dec4bits.v 
# -- Compiling module dec4bits
# 
# Top level modules:
# 	dec4bits
# End time: 23:45:03 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/UnidadControl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:45:03 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/UnidadControl.v 
# -- Compiling module UnidadControl
# 
# Top level modules:
# 	UnidadControl
# End time: 23:45:03 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/Top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:45:03 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/Top.v 
# -- Compiling module Top
# 
# Top level modules:
# 	Top
# End time: 23:45:03 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:45:03 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/test.v 
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 23:45:03 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  test
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" test 
# Start time: 23:43:35 on Jun 08,2021
# Loading work.test
# Loading work.Top
# Loading work.UnidadAritmetica
# Loading work.UnidadControl
# Loading work.dec4bits
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'T'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /test/T File: D:/fpgaProjects/ALU/test.v Line: 15
# ** Warning: (vsim-3722) D:/fpgaProjects/ALU/test.v(15): [TFMPC] - Missing connection for port 'disp'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'R'. The port definition is at: D:/fpgaProjects/ALU/UnidadAritmetica.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /test/T/ALU File: D:/fpgaProjects/ALU/Top.v Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'oOp_T'. The port definition is at: D:/fpgaProjects/ALU/UnidadControl.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /test/T/Uc File: D:/fpgaProjects/ALU/Top.v Line: 38
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Fin de simulaci√≥n
# ** Note: $stop    : D:/fpgaProjects/ALU/test.v(45)
#    Time: 78 ns  Iteration: 0  Instance: /test
# Break in Module test at D:/fpgaProjects/ALU/test.v line 45
do UnidadAritmetica_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "D:/fpgaProjects/ALU/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "D:/fpgaProjects/ALU/simulation/modelsim/rtl_work".
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/UnidadAritmetica.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:47:09 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/UnidadAritmetica.v 
# -- Compiling module UnidadAritmetica
# 
# Top level modules:
# 	UnidadAritmetica
# End time: 23:47:09 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/dec4bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:47:09 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/dec4bits.v 
# -- Compiling module dec4bits
# 
# Top level modules:
# 	dec4bits
# End time: 23:47:09 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/UnidadControl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:47:09 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/UnidadControl.v 
# -- Compiling module UnidadControl
# 
# Top level modules:
# 	UnidadControl
# End time: 23:47:09 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/Top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:47:09 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/Top.v 
# -- Compiling module Top
# 
# Top level modules:
# 	Top
# End time: 23:47:09 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:47:09 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/test.v 
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 23:47:09 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  test
# End time: 23:47:14 on Jun 08,2021, Elapsed time: 0:03:39
# Errors: 2, Warnings: 8
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" test 
# Start time: 23:47:15 on Jun 08,2021
# Loading work.test
# Loading work.Top
# Loading work.UnidadAritmetica
# Loading work.UnidadControl
# Loading work.dec4bits
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'T'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /test/T File: D:/fpgaProjects/ALU/test.v Line: 15
# ** Warning: (vsim-3722) D:/fpgaProjects/ALU/test.v(15): [TFMPC] - Missing connection for port 'disp'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'R'. The port definition is at: D:/fpgaProjects/ALU/UnidadAritmetica.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /test/T/ALU File: D:/fpgaProjects/ALU/Top.v Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'oOp_T'. The port definition is at: D:/fpgaProjects/ALU/UnidadControl.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /test/T/Uc File: D:/fpgaProjects/ALU/Top.v Line: 38
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Fin de simulaci√≥n
# ** Note: $stop    : D:/fpgaProjects/ALU/test.v(46)
#    Time: 80 ns  Iteration: 0  Instance: /test
# Break in Module test at D:/fpgaProjects/ALU/test.v line 46
do UnidadAritmetica_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "D:/fpgaProjects/ALU/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "D:/fpgaProjects/ALU/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "D:/fpgaProjects/ALU/simulation/modelsim/rtl_work".
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/UnidadAritmetica.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:09 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/UnidadAritmetica.v 
# -- Compiling module UnidadAritmetica
# 
# Top level modules:
# 	UnidadAritmetica
# End time: 23:49:09 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/dec4bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:09 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/dec4bits.v 
# -- Compiling module dec4bits
# 
# Top level modules:
# 	dec4bits
# End time: 23:49:09 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/UnidadControl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:09 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/UnidadControl.v 
# -- Compiling module UnidadControl
# 
# Top level modules:
# 	UnidadControl
# End time: 23:49:09 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/Top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:09 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/Top.v 
# -- Compiling module Top
# 
# Top level modules:
# 	Top
# End time: 23:49:09 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:09 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/test.v 
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 23:49:09 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  test
# End time: 23:49:12 on Jun 08,2021, Elapsed time: 0:01:57
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" test 
# Start time: 23:49:12 on Jun 08,2021
# Loading work.test
# Loading work.Top
# Loading work.UnidadAritmetica
# Loading work.UnidadControl
# Loading work.dec4bits
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'T'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /test/T File: D:/fpgaProjects/ALU/test.v Line: 15
# ** Warning: (vsim-3722) D:/fpgaProjects/ALU/test.v(15): [TFMPC] - Missing connection for port 'disp'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'R'. The port definition is at: D:/fpgaProjects/ALU/UnidadAritmetica.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /test/T/ALU File: D:/fpgaProjects/ALU/Top.v Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'oOp_T'. The port definition is at: D:/fpgaProjects/ALU/UnidadControl.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /test/T/Uc File: D:/fpgaProjects/ALU/Top.v Line: 38
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Fin de simulaci√≥n
# ** Note: $stop    : D:/fpgaProjects/ALU/test.v(46)
#    Time: 434 ns  Iteration: 0  Instance: /test
# Break in Module test at D:/fpgaProjects/ALU/test.v line 46
do UnidadAritmetica_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "D:/fpgaProjects/ALU/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "D:/fpgaProjects/ALU/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "D:/fpgaProjects/ALU/simulation/modelsim/rtl_work".
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/UnidadAritmetica.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:53:40 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/UnidadAritmetica.v 
# -- Compiling module UnidadAritmetica
# 
# Top level modules:
# 	UnidadAritmetica
# End time: 23:53:40 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/dec4bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:53:40 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/dec4bits.v 
# -- Compiling module dec4bits
# 
# Top level modules:
# 	dec4bits
# End time: 23:53:40 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/UnidadControl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:53:40 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/UnidadControl.v 
# -- Compiling module UnidadControl
# 
# Top level modules:
# 	UnidadControl
# End time: 23:53:40 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/Top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:53:40 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/Top.v 
# -- Compiling module Top
# 
# Top level modules:
# 	Top
# End time: 23:53:40 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:53:40 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/test.v 
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 23:53:40 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  test
# End time: 23:53:44 on Jun 08,2021, Elapsed time: 0:04:32
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" test 
# Start time: 23:53:44 on Jun 08,2021
# Loading work.test
# Loading work.Top
# Loading work.UnidadAritmetica
# Loading work.UnidadControl
# Loading work.dec4bits
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'T'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /test/T File: D:/fpgaProjects/ALU/test.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Pc'. The port definition is at: D:/fpgaProjects/ALU/Top.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /test/T File: D:/fpgaProjects/ALU/test.v Line: 16
# ** Warning: (vsim-3722) D:/fpgaProjects/ALU/test.v(16): [TFMPC] - Missing connection for port 'disp'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'R'. The port definition is at: D:/fpgaProjects/ALU/UnidadAritmetica.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /test/T/ALU File: D:/fpgaProjects/ALU/Top.v Line: 31
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'oOp_T'. The port definition is at: D:/fpgaProjects/ALU/UnidadControl.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /test/T/Uc File: D:/fpgaProjects/ALU/Top.v Line: 39
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Fin de simulaci√≥n
# ** Note: $stop    : D:/fpgaProjects/ALU/test.v(48)
#    Time: 434 ns  Iteration: 0  Instance: /test
# Break in Module test at D:/fpgaProjects/ALU/test.v line 48
do UnidadAritmetica_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "D:/fpgaProjects/ALU/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "D:/fpgaProjects/ALU/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "D:/fpgaProjects/ALU/simulation/modelsim/rtl_work".
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/UnidadAritmetica.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:27 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/UnidadAritmetica.v 
# -- Compiling module UnidadAritmetica
# 
# Top level modules:
# 	UnidadAritmetica
# End time: 23:54:27 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/dec4bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:27 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/dec4bits.v 
# -- Compiling module dec4bits
# 
# Top level modules:
# 	dec4bits
# End time: 23:54:28 on Jun 08,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/UnidadControl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:28 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/UnidadControl.v 
# -- Compiling module UnidadControl
# 
# Top level modules:
# 	UnidadControl
# End time: 23:54:28 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/Top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:28 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/Top.v 
# -- Compiling module Top
# 
# Top level modules:
# 	Top
# End time: 23:54:28 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:28 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/test.v 
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 23:54:28 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  test
# End time: 23:54:32 on Jun 08,2021, Elapsed time: 0:00:48
# Errors: 0, Warnings: 5
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" test 
# Start time: 23:54:32 on Jun 08,2021
# Loading work.test
# Loading work.Top
# Loading work.UnidadAritmetica
# Loading work.UnidadControl
# Loading work.dec4bits
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'T'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /test/T File: D:/fpgaProjects/ALU/test.v Line: 16
# ** Warning: (vsim-3722) D:/fpgaProjects/ALU/test.v(16): [TFMPC] - Missing connection for port 'disp'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'R'. The port definition is at: D:/fpgaProjects/ALU/UnidadAritmetica.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /test/T/ALU File: D:/fpgaProjects/ALU/Top.v Line: 31
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'oOp_T'. The port definition is at: D:/fpgaProjects/ALU/UnidadControl.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /test/T/Uc File: D:/fpgaProjects/ALU/Top.v Line: 39
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Fin de simulaci√≥n
# ** Note: $stop    : D:/fpgaProjects/ALU/test.v(48)
#    Time: 434 ns  Iteration: 0  Instance: /test
# Break in Module test at D:/fpgaProjects/ALU/test.v line 48
do UnidadAritmetica_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "D:/fpgaProjects/ALU/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "D:/fpgaProjects/ALU/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "D:/fpgaProjects/ALU/simulation/modelsim/rtl_work".
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/UnidadAritmetica.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:55:53 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/UnidadAritmetica.v 
# -- Compiling module UnidadAritmetica
# 
# Top level modules:
# 	UnidadAritmetica
# End time: 23:55:53 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/dec4bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:55:53 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/dec4bits.v 
# -- Compiling module dec4bits
# 
# Top level modules:
# 	dec4bits
# End time: 23:55:53 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/UnidadControl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:55:53 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/UnidadControl.v 
# -- Compiling module UnidadControl
# 
# Top level modules:
# 	UnidadControl
# End time: 23:55:53 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/Top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:55:53 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/Top.v 
# -- Compiling module Top
# 
# Top level modules:
# 	Top
# End time: 23:55:53 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:55:53 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/test.v 
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 23:55:53 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  test
# End time: 23:55:58 on Jun 08,2021, Elapsed time: 0:01:26
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" test 
# Start time: 23:55:58 on Jun 08,2021
# Loading work.test
# Loading work.Top
# Loading work.UnidadAritmetica
# Loading work.UnidadControl
# Loading work.dec4bits
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'T'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /test/T File: D:/fpgaProjects/ALU/test.v Line: 16
# ** Warning: (vsim-3722) D:/fpgaProjects/ALU/test.v(16): [TFMPC] - Missing connection for port 'disp'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'R'. The port definition is at: D:/fpgaProjects/ALU/UnidadAritmetica.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /test/T/ALU File: D:/fpgaProjects/ALU/Top.v Line: 31
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'oOp_T'. The port definition is at: D:/fpgaProjects/ALU/UnidadControl.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /test/T/Uc File: D:/fpgaProjects/ALU/Top.v Line: 39
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Fin de simulaci√≥n
# ** Note: $stop    : D:/fpgaProjects/ALU/test.v(50)
#    Time: 440 ns  Iteration: 0  Instance: /test
# Break in Module test at D:/fpgaProjects/ALU/test.v line 50
do UnidadAritmetica_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "D:/fpgaProjects/ALU/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "D:/fpgaProjects/ALU/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "D:/fpgaProjects/ALU/simulation/modelsim/rtl_work".
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/UnidadAritmetica.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:03:14 on Jun 09,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/UnidadAritmetica.v 
# -- Compiling module UnidadAritmetica
# 
# Top level modules:
# 	UnidadAritmetica
# End time: 00:03:14 on Jun 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/dec4bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:03:14 on Jun 09,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/dec4bits.v 
# -- Compiling module dec4bits
# 
# Top level modules:
# 	dec4bits
# End time: 00:03:14 on Jun 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/UnidadControl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:03:14 on Jun 09,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/UnidadControl.v 
# -- Compiling module UnidadControl
# 
# Top level modules:
# 	UnidadControl
# End time: 00:03:14 on Jun 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/Top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:03:14 on Jun 09,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/Top.v 
# -- Compiling module Top
# 
# Top level modules:
# 	Top
# End time: 00:03:14 on Jun 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:03:14 on Jun 09,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/test.v 
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 00:03:14 on Jun 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  test
# End time: 00:03:17 on Jun 09,2021, Elapsed time: 0:07:19
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" test 
# Start time: 00:03:17 on Jun 09,2021
# Loading work.test
# Loading work.Top
# Loading work.UnidadAritmetica
# Loading work.UnidadControl
# Loading work.dec4bits
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'T'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /test/T File: D:/fpgaProjects/ALU/test.v Line: 16
# ** Warning: (vsim-3722) D:/fpgaProjects/ALU/test.v(16): [TFMPC] - Missing connection for port 'disp'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'R'. The port definition is at: D:/fpgaProjects/ALU/UnidadAritmetica.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /test/T/ALU File: D:/fpgaProjects/ALU/Top.v Line: 31
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'oOp_T'. The port definition is at: D:/fpgaProjects/ALU/UnidadControl.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /test/T/Uc File: D:/fpgaProjects/ALU/Top.v Line: 39
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Fin de simulaci√≥n
# ** Note: $stop    : D:/fpgaProjects/ALU/test.v(50)
#    Time: 440 ns  Iteration: 0  Instance: /test
# Break in Module test at D:/fpgaProjects/ALU/test.v line 50
do UnidadAritmetica_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/UnidadAritmetica.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:05:30 on Jun 09,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/UnidadAritmetica.v 
# -- Compiling module UnidadAritmetica
# 
# Top level modules:
# 	UnidadAritmetica
# End time: 00:05:30 on Jun 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/dec4bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:05:30 on Jun 09,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/dec4bits.v 
# -- Compiling module dec4bits
# 
# Top level modules:
# 	dec4bits
# End time: 00:05:30 on Jun 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/UnidadControl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:05:30 on Jun 09,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/UnidadControl.v 
# -- Compiling module UnidadControl
# 
# Top level modules:
# 	UnidadControl
# End time: 00:05:30 on Jun 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/Top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:05:30 on Jun 09,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/Top.v 
# -- Compiling module Top
# 
# Top level modules:
# 	Top
# End time: 00:05:30 on Jun 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/fpgaProjects/ALU {D:/fpgaProjects/ALU/test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:05:30 on Jun 09,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProjects/ALU" D:/fpgaProjects/ALU/test.v 
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 00:05:30 on Jun 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  test
# End time: 00:05:33 on Jun 09,2021, Elapsed time: 0:02:16
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" test 
# Start time: 00:05:33 on Jun 09,2021
# Loading work.test
# Loading work.Top
# Loading work.UnidadAritmetica
# Loading work.UnidadControl
# Loading work.dec4bits
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'T'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /test/T File: D:/fpgaProjects/ALU/test.v Line: 16
# ** Warning: (vsim-3722) D:/fpgaProjects/ALU/test.v(16): [TFMPC] - Missing connection for port 'disp'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'R'. The port definition is at: D:/fpgaProjects/ALU/UnidadAritmetica.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /test/T/ALU File: D:/fpgaProjects/ALU/Top.v Line: 31
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Fin de simulaci√≥n
# ** Note: $stop    : D:/fpgaProjects/ALU/test.v(50)
#    Time: 440 ns  Iteration: 0  Instance: /test
# Break in Module test at D:/fpgaProjects/ALU/test.v line 50
# End time: 00:41:30 on Jun 09,2021, Elapsed time: 0:35:57
# Errors: 0, Warnings: 3
