
AVRASM ver. 2.1.30  D:\Altium Designer PCB\MRL [At]Work 2017\MiniToyRobot\MiniToy Code\Debug\List\MTCV1.asm Sat Jun 08 20:54:55 2019

D:\Altium Designer PCB\MRL [At]Work 2017\MiniToyRobot\MiniToy Code\Debug\List\MTCV1.asm(1089): warning: Register r5 already defined by the .DEF directive
D:\Altium Designer PCB\MRL [At]Work 2017\MiniToyRobot\MiniToy Code\Debug\List\MTCV1.asm(1090): warning: Register r4 already defined by the .DEF directive
D:\Altium Designer PCB\MRL [At]Work 2017\MiniToyRobot\MiniToy Code\Debug\List\MTCV1.asm(1091): warning: Register r7 already defined by the .DEF directive
D:\Altium Designer PCB\MRL [At]Work 2017\MiniToyRobot\MiniToy Code\Debug\List\MTCV1.asm(1092): warning: Register r6 already defined by the .DEF directive
D:\Altium Designer PCB\MRL [At]Work 2017\MiniToyRobot\MiniToy Code\Debug\List\MTCV1.asm(1093): warning: Register r9 already defined by the .DEF directive
D:\Altium Designer PCB\MRL [At]Work 2017\MiniToyRobot\MiniToy Code\Debug\List\MTCV1.asm(1094): warning: Register r8 already defined by the .DEF directive
D:\Altium Designer PCB\MRL [At]Work 2017\MiniToyRobot\MiniToy Code\Debug\List\MTCV1.asm(1095): warning: Register r11 already defined by the .DEF directive
D:\Altium Designer PCB\MRL [At]Work 2017\MiniToyRobot\MiniToy Code\Debug\List\MTCV1.asm(1096): warning: Register r12 already defined by the .DEF directive
D:\Altium Designer PCB\MRL [At]Work 2017\MiniToyRobot\MiniToy Code\Debug\List\MTCV1.asm(1097): warning: Register r13 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega64
                 ;Program type           : Application
                 ;Clock frequency        : 14.745600 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 1024 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega64
                 	#pragma AVRPART MEMORY PROG_FLASH 65536
                 	#pragma AVRPART MEMORY EEPROM 2048
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 4096
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU XMCRA=0x6D
                 	.EQU XMCRB=0x6C
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0100
                 	.EQU __SRAM_END=0x10FF
                 	.EQU __DSTACK_SIZE=0x0400
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _E=R5
                 	.DEF _rx_wr_index0=R4
                 	.DEF _rx_rd_index0=R7
                 	.DEF _rx_counter0=R6
                 	.DEF _tx_wr_index0=R9
                 	.DEF _tx_rd_index0=R8
                 	.DEF _tx_counter0=R11
                 	.DEF _adc_data=R12
                 	.DEF _adc_data_msb=R13
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 005b 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 009a 	JMP  _usart0_rx_isr
000026 940c 0000 	JMP  0x00
000028 940c 00b9 	JMP  _usart0_tx_isr
00002a 940c 00d0 	JMP  _adc_isr
00002c 940c 0000 	JMP  0x00
00002e 940c 0000 	JMP  0x00
000030 940c 0000 	JMP  0x00
000032 940c 0000 	JMP  0x00
000034 940c 0000 	JMP  0x00
000036 940c 0000 	JMP  0x00
000038 940c 0000 	JMP  0x00
00003a 940c 0000 	JMP  0x00
00003c 940c 0000 	JMP  0x00
00003e 940c 0000 	JMP  0x00
000040 940c 0000 	JMP  0x00
000042 940c 0000 	JMP  0x00
000044 940c 0000 	JMP  0x00
                 
                 _tbl10_G100:
000046 2710
000047 03e8
000048 0064
000049 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00004a 0001      	.DB  0x1,0x0
                 _tbl16_G100:
00004b 1000
00004c 0100
00004d 0010
00004e 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;REGISTER BIT VARIABLES INITIALIZATION
                 __REG_BIT_VARS:
00004f 0000      	.DW  0x0000
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
000050 0000
000051 0000      	.DB  0x0,0x0,0x0,0x0
000052 0000
000053 0000      	.DB  0x0,0x0,0x0,0x0
                 
                 
                 __GLOBAL_INI_TBL:
000054 0001      	.DW  0x01
000055 0002      	.DW  0x02
000056 009e      	.DW  __REG_BIT_VARS*2
                 
000057 0008      	.DW  0x08
000058 0004      	.DW  0x04
000059 00a0      	.DW  __REG_VARS*2
                 
                 _0xFFFFFFFF:
00005a 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
00005b 94f8      	CLI
00005c 27ee      	CLR  R30
00005d bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00005e e0f1      	LDI  R31,1
00005f bff5      	OUT  MCUCR,R31
000060 bfe5      	OUT  MCUCR,R30
000061 93e0 006c 	STS  XMCRB,R30
                 
                 ;CLEAR R2-R14
000063 e08d      	LDI  R24,(14-2)+1
000064 e0a2      	LDI  R26,2
000065 27bb      	CLR  R27
                 __CLEAR_REG:
000066 93ed      	ST   X+,R30
000067 958a      	DEC  R24
000068 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000069 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00006a e190      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
00006b e0a0      	LDI  R26,LOW(__SRAM_START)
00006c e0b1      	LDI  R27,HIGH(__SRAM_START)
                 __CLEAR_SRAM:
00006d 93ed      	ST   X+,R30
00006e 9701      	SBIW R24,1
00006f f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000070 eae8      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000071 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000072 9185      	LPM  R24,Z+
000073 9195      	LPM  R25,Z+
000074 9700      	SBIW R24,0
000075 f061      	BREQ __GLOBAL_INI_END
000076 91a5      	LPM  R26,Z+
000077 91b5      	LPM  R27,Z+
000078 9005      	LPM  R0,Z+
000079 9015      	LPM  R1,Z+
00007a 01bf      	MOVW R22,R30
00007b 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
00007c 9005      	LPM  R0,Z+
00007d 920d      	ST   X+,R0
00007e 9701      	SBIW R24,1
00007f f7e1      	BRNE __GLOBAL_INI_LOOP
000080 01fb      	MOVW R30,R22
000081 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000082 efef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000083 bfed      	OUT  SPL,R30
000084 e1e0      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000085 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000086 e0c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000087 e0d5      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000088 940c 00d3 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x500
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 4/23/2019
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega64
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 14.745600 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 1024
                 ;*******************************************************/
                 ;
                 ;#include <mega64.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x20
                 	.EQU __sm_mask=0x1C
                 	.EQU __sm_powerdown=0x10
                 	.EQU __sm_powersave=0x18
                 	.EQU __sm_standby=0x14
                 	.EQU __sm_ext_standby=0x1C
                 	.EQU __sm_adc_noise_red=0x08
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <delay.h>
                 ;
                 ;// Declare your global variables here
                 ;
                 ;
                 ;
                 ;char E;
                 ;
                 ;
                 ;void led(void)
                 ; 0000 0023     {
                 
                 	.CSEG
                 ; 0000 0024     PORTA.2=1; //Green
                 ; 0000 0025     PORTA.3=1; //Red
                 ; 0000 0026     PORTA.4=0; //Blue
                 ; 0000 0027     }
                 ;
                 ;void MBL(void)
                 ; 0000 002A     {
                 _MBL:
                 ; .FSTART _MBL
                 ; 0000 002B 
                 ; 0000 002C       PORTB.0=0;
00008a 98c0      	CBI  0x18,0
                 ; 0000 002D       PORTB.1=1;       //Red-Black Right
00008b 9ac1      	SBI  0x18,1
                 ; 0000 002E       PORTB.7=1;
00008c 9ac7      	SBI  0x18,7
                 ; 0000 002F     }
00008d 9508      	RET
                 ; .FEND
                 ;
                 ;
                 ;    void MBR(void)
                 ; 0000 0033     {
                 _MBR:
                 ; .FSTART _MBR
                 ; 0000 0034 
                 ; 0000 0035       PORTE.6=1;
00008e 9a1e      	SBI  0x3,6
                 ; 0000 0036       PORTE.7=0;   //White-Yellow Right
00008f 981f      	CBI  0x3,7
                 ; 0000 0037       PORTB.6=1;
000090 9ac6      	SBI  0x18,6
                 ; 0000 0038     }
000091 9508      	RET
                 ; .FEND
                 ;
                 ;    void MFL(void)
                 ; 0000 003B     {
                 _MFL:
                 ; .FSTART _MFL
                 ; 0000 003C 
                 ; 0000 003D       PORTE.4=1;
000092 9a1c      	SBI  0x3,4
                 ; 0000 003E       PORTE.5=0;      //White-Yellow Left
000093 981d      	CBI  0x3,5
                 ; 0000 003F       PORTB.5=1;
000094 9ac5      	SBI  0x18,5
                 ; 0000 0040     }
000095 9508      	RET
                 ; .FEND
                 ;
                 ;    void MFR(void)
                 ; 0000 0043     {
                 _MFR:
                 ; .FSTART _MFR
                 ; 0000 0044 
                 ; 0000 0045       PORTE.2=0;
000096 981a      	CBI  0x3,2
                 ; 0000 0046       PORTE.3=1;       //Red-Black Left
000097 9a1b      	SBI  0x3,3
                 ; 0000 0047       PORTB.4=1;
000098 9ac4      	SBI  0x18,4
                 ; 0000 0048     }
000099 9508      	RET
                 ; .FEND
                 ;
                 ;
                 ;
                 ;
                 ;
                 ;#define DATA_REGISTER_EMPTY (1<<UDRE0)
                 ;#define RX_COMPLETE (1<<RXC0)
                 ;#define FRAMING_ERROR (1<<FE0)
                 ;#define PARITY_ERROR (1<<UPE0)
                 ;#define DATA_OVERRUN (1<<DOR0)
                 ;
                 ;// USART0 Receiver buffer
                 ;#define RX_BUFFER_SIZE0 48
                 ;char rx_buffer0[RX_BUFFER_SIZE0];
                 ;
                 ;#if RX_BUFFER_SIZE0 <= 256
                 ;unsigned char rx_wr_index0=0,rx_rd_index0=0;
                 ;#else
                 ;unsigned int rx_wr_index0=0,rx_rd_index0=0;
                 ;#endif
                 ;
                 ;#if RX_BUFFER_SIZE0 < 256
                 ;unsigned char rx_counter0=0;
                 ;#else
                 ;unsigned int rx_counter0=0;
                 ;#endif
                 ;
                 ;// This flag is set on USART0 Receiver buffer overflow
                 ;bit rx_buffer_overflow0;
                 ;
                 ;// USART0 Receiver interrupt service routine
                 ;interrupt [USART0_RXC] void usart0_rx_isr(void)
                 ; 0000 0069 {
                 _usart0_rx_isr:
                 ; .FSTART _usart0_rx_isr
00009a 93ea      	ST   -Y,R30
00009b 93fa      	ST   -Y,R31
00009c b7ef      	IN   R30,SREG
00009d 93ea      	ST   -Y,R30
                 ; 0000 006A char status,data;
                 ; 0000 006B status=UCSR0A;
00009e 931a      	ST   -Y,R17
00009f 930a      	ST   -Y,R16
                 ;	status -> R17
                 ;	data -> R16
0000a0 b11b      	IN   R17,11
                 ; 0000 006C data=UDR0;
0000a1 b10c      	IN   R16,12
                 ; 0000 006D if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0)
0000a2 2fe1      	MOV  R30,R17
0000a3 71ec      	ANDI R30,LOW(0x1C)
0000a4 f489      	BRNE _0x21
                 ; 0000 006E    {
                 ; 0000 006F    rx_buffer0[rx_wr_index0++]=data;
0000a5 2de4      	MOV  R30,R4
0000a6 9443      	INC  R4
0000a7 e0f0      	LDI  R31,0
0000a8 50e0      	SUBI R30,LOW(-_rx_buffer0)
0000a9 4ffb      	SBCI R31,HIGH(-_rx_buffer0)
0000aa 8300      	ST   Z,R16
                 ; 0000 0070 #if RX_BUFFER_SIZE0 == 256
                 ; 0000 0071    // special case for receiver buffer size=256
                 ; 0000 0072    if (++rx_counter0 == 0) rx_buffer_overflow0=1;
                 ; 0000 0073 #else
                 ; 0000 0074    if (rx_wr_index0 == RX_BUFFER_SIZE0) rx_wr_index0=0;
0000ab e3e0      	LDI  R30,LOW(48)
0000ac 15e4      	CP   R30,R4
0000ad f409      	BRNE _0x22
0000ae 2444      	CLR  R4
                 ; 0000 0075    if (++rx_counter0 == RX_BUFFER_SIZE0)
                 _0x22:
0000af 9463      	INC  R6
0000b0 e3e0      	LDI  R30,LOW(48)
0000b1 15e6      	CP   R30,R6
0000b2 f419      	BRNE _0x23
                 ; 0000 0076       {
                 ; 0000 0077       rx_counter0=0;
0000b3 2466      	CLR  R6
                 ; 0000 0078       rx_buffer_overflow0=1;
0000b4 9468      	SET
0000b5 f820      	BLD  R2,0
                 ; 0000 0079       }
                 ; 0000 007A #endif
                 ; 0000 007B    }
                 _0x23:
                 ; 0000 007C }
                 _0x21:
0000b6 9109      	LD   R16,Y+
0000b7 9119      	LD   R17,Y+
0000b8 c012      	RJMP _0x38
                 ; .FEND
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Get a character from the USART0 Receiver buffer
                 ;#define _ALTERNATE_GETCHAR_
                 ;#pragma used+
                 ;char getchar(void)
                 ; 0000 0083 {
                 ; 0000 0084 char data;
                 ; 0000 0085 while (rx_counter0==0);
                 ;	data -> R17
                 ; 0000 0086 data=rx_buffer0[rx_rd_index0++];
                 ; 0000 0087 #if RX_BUFFER_SIZE0 != 256
                 ; 0000 0088 if (rx_rd_index0 == RX_BUFFER_SIZE0) rx_rd_index0=0;
                 ; 0000 0089 #endif
                 ; 0000 008A #asm("cli")
                 ; 0000 008B --rx_counter0;
                 ; 0000 008C #asm("sei")
                 ; 0000 008D return data;
                 ; 0000 008E }
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// USART0 Transmitter buffer
                 ;#define TX_BUFFER_SIZE0 48
                 ;char tx_buffer0[TX_BUFFER_SIZE0];
                 ;
                 ;#if TX_BUFFER_SIZE0 <= 256
                 ;unsigned char tx_wr_index0=0,tx_rd_index0=0;
                 ;#else
                 ;unsigned int tx_wr_index0=0,tx_rd_index0=0;
                 ;#endif
                 ;
                 ;#if TX_BUFFER_SIZE0 < 256
                 ;unsigned char tx_counter0=0;
                 ;#else
                 ;unsigned int tx_counter0=0;
                 ;#endif
                 ;
                 ;// USART0 Transmitter interrupt service routine
                 ;interrupt [USART0_TXC] void usart0_tx_isr(void)
                 ; 0000 00A4 {
                 _usart0_tx_isr:
                 ; .FSTART _usart0_tx_isr
0000b9 93ea      	ST   -Y,R30
0000ba 93fa      	ST   -Y,R31
0000bb b7ef      	IN   R30,SREG
0000bc 93ea      	ST   -Y,R30
                 ; 0000 00A5 if (tx_counter0)
0000bd 20bb      	TST  R11
0000be f061      	BREQ _0x28
                 ; 0000 00A6    {
                 ; 0000 00A7    --tx_counter0;
0000bf 94ba      	DEC  R11
                 ; 0000 00A8    UDR0=tx_buffer0[tx_rd_index0++];
0000c0 2de8      	MOV  R30,R8
0000c1 9483      	INC  R8
0000c2 e0f0      	LDI  R31,0
0000c3 5de0      	SUBI R30,LOW(-_tx_buffer0)
0000c4 4ffa      	SBCI R31,HIGH(-_tx_buffer0)
0000c5 81e0      	LD   R30,Z
0000c6 b9ec      	OUT  0xC,R30
                 ; 0000 00A9 #if TX_BUFFER_SIZE0 != 256
                 ; 0000 00AA    if (tx_rd_index0 == TX_BUFFER_SIZE0) tx_rd_index0=0;
0000c7 e3e0      	LDI  R30,LOW(48)
0000c8 15e8      	CP   R30,R8
0000c9 f409      	BRNE _0x29
0000ca 2488      	CLR  R8
                 ; 0000 00AB #endif
                 ; 0000 00AC    }
                 _0x29:
                 ; 0000 00AD }
                 _0x28:
                 _0x38:
0000cb 91e9      	LD   R30,Y+
0000cc bfef      	OUT  SREG,R30
0000cd 91f9      	LD   R31,Y+
0000ce 91e9      	LD   R30,Y+
0000cf 9518      	RETI
                 ; .FEND
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Write a character to the USART0 Transmitter buffer
                 ;#define _ALTERNATE_PUTCHAR_
                 ;#pragma used+
                 ;void putchar(char c)
                 ; 0000 00B4 {
                 ; 0000 00B5 while (tx_counter0 == TX_BUFFER_SIZE0);
                 ;	c -> Y+0
                 ; 0000 00B6 #asm("cli")
                 ; 0000 00B7 if (tx_counter0 || ((UCSR0A & DATA_REGISTER_EMPTY)==0))
                 ; 0000 00B8    {
                 ; 0000 00B9    tx_buffer0[tx_wr_index0++]=c;
                 ; 0000 00BA #if TX_BUFFER_SIZE0 != 256
                 ; 0000 00BB    if (tx_wr_index0 == TX_BUFFER_SIZE0) tx_wr_index0=0;
                 ; 0000 00BC #endif
                 ; 0000 00BD    ++tx_counter0;
                 ; 0000 00BE    }
                 ; 0000 00BF else
                 ; 0000 00C0    UDR0=c;
                 ; 0000 00C1 #asm("sei")
                 ; 0000 00C2 }
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;
                 ;unsigned int adc_data;
                 ;// Voltage Reference: AVCC pin
                 ;#define ADC_VREF_TYPE ((0<<REFS1) | (1<<REFS0) | (0<<ADLAR))
                 ;
                 ;// ADC interrupt service routine
                 ;interrupt [ADC_INT] void adc_isr(void)
                 ; 0000 00CF {
                 _adc_isr:
                 ; .FSTART _adc_isr
                 ; 0000 00D0 // Read the AD conversion result
                 ; 0000 00D1 adc_data=ADCW;
                +
0000d0 b0c4     +IN R12 , 4
0000d1 b0d5     +IN R13 , 4 + 1
                 	__INWR 12,13,4
                 ; 0000 00D2 }
0000d2 9518      	RETI
                 ; .FEND
                 ;
                 ;// Read the AD conversion result
                 ;// with noise canceling
                 ;unsigned int read_adc(unsigned char adc_input)
                 ; 0000 00D7 {
                 ; 0000 00D8 ADMUX=adc_input | ADC_VREF_TYPE;
                 ;	adc_input -> Y+0
                 ; 0000 00D9 // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 00DA delay_us(10);
                 ; 0000 00DB #asm
                 ; 0000 00DC     in   r30,mcucr
                 ; 0000 00DD     cbr  r30,__sm_mask
                 ; 0000 00DE     sbr  r30,__se_bit | __sm_adc_noise_red
                 ; 0000 00DF     out  mcucr,r30
                 ; 0000 00E0     sleep
                 ; 0000 00E1     cbr  r30,__se_bit
                 ; 0000 00E2     out  mcucr,r30
                 ; 0000 00E3 #endasm
                 ; 0000 00E4 return adc_data;
                 ; 0000 00E5 }
                 ;
                 ;void main(void)
                 ; 0000 00E8 {
                 _main:
                 ; .FSTART _main
                 ; 0000 00E9 // Declare your local variables here
                 ; 0000 00EA 
                 ; 0000 00EB // Input/Output Ports initialization
                 ; 0000 00EC // Port A initialization
                 ; 0000 00ED // Function: Bit7=In Bit6=In Bit5=In Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 00EE DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (1<<DDA4) | (1<<DDA3) | (1<<DDA2) | (1<<DDA1) | (1<<DDA0);
0000d3 e1ef      	LDI  R30,LOW(31)
0000d4 bbea      	OUT  0x1A,R30
                 ; 0000 00EF // State: Bit7=T Bit6=T Bit5=T Bit4=1 Bit3=1 Bit2=1 Bit1=0 Bit0=0
                 ; 0000 00F0 PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (1<<PORTA4) | (1<<PORTA3) | (1<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
0000d5 e1ec      	LDI  R30,LOW(28)
0000d6 bbeb      	OUT  0x1B,R30
                 ; 0000 00F1 
                 ; 0000 00F2 // Port B initialization
                 ; 0000 00F3 // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=In Bit2=In Bit1=Out Bit0=Out
                 ; 0000 00F4 DDRB=(1<<DDB7) | (1<<DDB6) | (1<<DDB5) | (1<<DDB4) | (0<<DDB3) | (0<<DDB2) | (1<<DDB1) | (1<<DDB0);
0000d7 efe3      	LDI  R30,LOW(243)
0000d8 bbe7      	OUT  0x17,R30
                 ; 0000 00F5 // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=T Bit2=T Bit1=0 Bit0=0
                 ; 0000 00F6 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0000d9 e0e0      	LDI  R30,LOW(0)
0000da bbe8      	OUT  0x18,R30
                 ; 0000 00F7 
                 ; 0000 00F8 // Port C initialization
                 ; 0000 00F9 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=Out Bit2=In Bit1=In Bit0=In
                 ; 0000 00FA DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (1<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
0000db e0e8      	LDI  R30,LOW(8)
0000dc bbe4      	OUT  0x14,R30
                 ; 0000 00FB // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=1 Bit2=T Bit1=T Bit0=T
                 ; 0000 00FC PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (1<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
0000dd bbe5      	OUT  0x15,R30
                 ; 0000 00FD 
                 ; 0000 00FE // Port D initialization
                 ; 0000 00FF // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0100 DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
0000de e0e0      	LDI  R30,LOW(0)
0000df bbe1      	OUT  0x11,R30
                 ; 0000 0101 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0102 PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
0000e0 bbe2      	OUT  0x12,R30
                 ; 0000 0103 
                 ; 0000 0104 // Port E initialization
                 ; 0000 0105 // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=In Bit0=In
                 ; 0000 0106 DDRE=(1<<DDE7) | (1<<DDE6) | (1<<DDE5) | (1<<DDE4) | (1<<DDE3) | (1<<DDE2) | (0<<DDE1) | (0<<DDE0);
0000e1 efec      	LDI  R30,LOW(252)
0000e2 b9e2      	OUT  0x2,R30
                 ; 0000 0107 // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=T Bit0=T
                 ; 0000 0108 PORTE=(0<<PORTE7) | (0<<PORTE6) | (0<<PORTE5) | (0<<PORTE4) | (0<<PORTE3) | (0<<PORTE2) | (0<<PORTE1) | (0<<PORTE0);
0000e3 e0e0      	LDI  R30,LOW(0)
0000e4 b9e3      	OUT  0x3,R30
                 ; 0000 0109 
                 ; 0000 010A // Port F initialization
                 ; 0000 010B // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 010C DDRF=(0<<DDF7) | (0<<DDF6) | (0<<DDF5) | (0<<DDF4) | (0<<DDF3) | (0<<DDF2) | (0<<DDF1) | (0<<DDF0);
0000e5 93e0 0061 	STS  97,R30
                 ; 0000 010D // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 010E PORTF=(0<<PORTF7) | (0<<PORTF6) | (0<<PORTF5) | (0<<PORTF4) | (0<<PORTF3) | (0<<PORTF2) | (0<<PORTF1) | (0<<PORTF0);
0000e7 93e0 0062 	STS  98,R30
                 ; 0000 010F 
                 ; 0000 0110 // Port G initialization
                 ; 0000 0111 // Function: Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0112 DDRG=(0<<DDG4) | (0<<DDG3) | (0<<DDG2) | (0<<DDG1) | (0<<DDG0);
0000e9 93e0 0064 	STS  100,R30
                 ; 0000 0113 // State: Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0114 PORTG=(0<<PORTG4) | (0<<PORTG3) | (0<<PORTG2) | (0<<PORTG1) | (0<<PORTG0);
0000eb 93e0 0065 	STS  101,R30
                 ; 0000 0115 
                 ; 0000 0116 // Timer/Counter 0 initialization
                 ; 0000 0117 // Clock source: System Clock
                 ; 0000 0118 // Clock value: Timer 0 Stopped
                 ; 0000 0119 // Mode: Normal top=0xFF
                 ; 0000 011A // OC0 output: Disconnected
                 ; 0000 011B ASSR=0<<AS0;
0000ed bfe0      	OUT  0x30,R30
                 ; 0000 011C TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
0000ee bfe3      	OUT  0x33,R30
                 ; 0000 011D TCNT0=0x00;
0000ef bfe2      	OUT  0x32,R30
                 ; 0000 011E OCR0=0x00;
0000f0 bfe1      	OUT  0x31,R30
                 ; 0000 011F 
                 ; 0000 0120 // Timer/Counter 1 initialization
                 ; 0000 0121 // Clock source: System Clock
                 ; 0000 0122 // Clock value: Timer1 Stopped
                 ; 0000 0123 // Mode: Normal top=0xFFFF
                 ; 0000 0124 // OC1A output: Disconnected
                 ; 0000 0125 // OC1B output: Disconnected
                 ; 0000 0126 // OC1C output: Disconnected
                 ; 0000 0127 // Noise Canceler: Off
                 ; 0000 0128 // Input Capture on Falling Edge
                 ; 0000 0129 // Timer1 Overflow Interrupt: Off
                 ; 0000 012A // Input Capture Interrupt: Off
                 ; 0000 012B // Compare A Match Interrupt: Off
                 ; 0000 012C // Compare B Match Interrupt: Off
                 ; 0000 012D // Compare C Match Interrupt: Off
                 ; 0000 012E TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<COM1C1) | (0<<COM1C0) | (0<<WGM11) | (0<<WGM10);
0000f1 bdef      	OUT  0x2F,R30
                 ; 0000 012F TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
0000f2 bdee      	OUT  0x2E,R30
                 ; 0000 0130 TCNT1H=0x00;
0000f3 bded      	OUT  0x2D,R30
                 ; 0000 0131 TCNT1L=0x00;
0000f4 bdec      	OUT  0x2C,R30
                 ; 0000 0132 ICR1H=0x00;
0000f5 bde7      	OUT  0x27,R30
                 ; 0000 0133 ICR1L=0x00;
0000f6 bde6      	OUT  0x26,R30
                 ; 0000 0134 OCR1AH=0x00;
0000f7 bdeb      	OUT  0x2B,R30
                 ; 0000 0135 OCR1AL=0x00;
0000f8 bdea      	OUT  0x2A,R30
                 ; 0000 0136 OCR1BH=0x00;
0000f9 bde9      	OUT  0x29,R30
                 ; 0000 0137 OCR1BL=0x00;
0000fa bde8      	OUT  0x28,R30
                 ; 0000 0138 OCR1CH=0x00;
0000fb 93e0 0079 	STS  121,R30
                 ; 0000 0139 OCR1CL=0x00;
0000fd 93e0 0078 	STS  120,R30
                 ; 0000 013A 
                 ; 0000 013B // Timer/Counter 2 initialization
                 ; 0000 013C // Clock source: System Clock
                 ; 0000 013D // Clock value: Timer2 Stopped
                 ; 0000 013E // Mode: Normal top=0xFF
                 ; 0000 013F // OC2 output: Disconnected
                 ; 0000 0140 TCCR2=(0<<WGM20) | (0<<COM21) | (0<<COM20) | (0<<WGM21) | (0<<CS22) | (0<<CS21) | (0<<CS20);
0000ff bde5      	OUT  0x25,R30
                 ; 0000 0141 TCNT2=0x00;
000100 bde4      	OUT  0x24,R30
                 ; 0000 0142 OCR2=0x00;
000101 bde3      	OUT  0x23,R30
                 ; 0000 0143 
                 ; 0000 0144 // Timer/Counter 3 initialization
                 ; 0000 0145 // Clock source: System Clock
                 ; 0000 0146 // Clock value: Timer3 Stopped
                 ; 0000 0147 // Mode: Normal top=0xFFFF
                 ; 0000 0148 // OC3A output: Disconnected
                 ; 0000 0149 // OC3B output: Disconnected
                 ; 0000 014A // OC3C output: Disconnected
                 ; 0000 014B // Noise Canceler: Off
                 ; 0000 014C // Input Capture on Falling Edge
                 ; 0000 014D // Timer3 Overflow Interrupt: Off
                 ; 0000 014E // Input Capture Interrupt: Off
                 ; 0000 014F // Compare A Match Interrupt: Off
                 ; 0000 0150 // Compare B Match Interrupt: Off
                 ; 0000 0151 // Compare C Match Interrupt: Off
                 ; 0000 0152 TCCR3A=(0<<COM3A1) | (0<<COM3A0) | (0<<COM3B1) | (0<<COM3B0) | (0<<COM3C1) | (0<<COM3C0) | (0<<WGM31) | (0<<WGM30);
000102 93e0 008b 	STS  139,R30
                 ; 0000 0153 TCCR3B=(0<<ICNC3) | (0<<ICES3) | (0<<WGM33) | (0<<WGM32) | (0<<CS32) | (0<<CS31) | (0<<CS30);
000104 93e0 008a 	STS  138,R30
                 ; 0000 0154 TCNT3H=0x00;
000106 93e0 0089 	STS  137,R30
                 ; 0000 0155 TCNT3L=0x00;
000108 93e0 0088 	STS  136,R30
                 ; 0000 0156 ICR3H=0x00;
00010a 93e0 0081 	STS  129,R30
                 ; 0000 0157 ICR3L=0x00;
00010c 93e0 0080 	STS  128,R30
                 ; 0000 0158 OCR3AH=0x00;
00010e 93e0 0087 	STS  135,R30
                 ; 0000 0159 OCR3AL=0x00;
000110 93e0 0086 	STS  134,R30
                 ; 0000 015A OCR3BH=0x00;
000112 93e0 0085 	STS  133,R30
                 ; 0000 015B OCR3BL=0x00;
000114 93e0 0084 	STS  132,R30
                 ; 0000 015C OCR3CH=0x00;
000116 93e0 0083 	STS  131,R30
                 ; 0000 015D OCR3CL=0x00;
000118 93e0 0082 	STS  130,R30
                 ; 0000 015E 
                 ; 0000 015F // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 0160 TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
00011a bfe7      	OUT  0x37,R30
                 ; 0000 0161 ETIMSK=(0<<TICIE3) | (0<<OCIE3A) | (0<<OCIE3B) | (0<<TOIE3) | (0<<OCIE3C) | (0<<OCIE1C);
00011b 93e0 007d 	STS  125,R30
                 ; 0000 0162 
                 ; 0000 0163 // External Interrupt(s) initialization
                 ; 0000 0164 // INT0: Off
                 ; 0000 0165 // INT1: Off
                 ; 0000 0166 // INT2: Off
                 ; 0000 0167 // INT3: Off
                 ; 0000 0168 // INT4: Off
                 ; 0000 0169 // INT5: Off
                 ; 0000 016A // INT6: Off
                 ; 0000 016B // INT7: Off
                 ; 0000 016C EICRA=(0<<ISC31) | (0<<ISC30) | (0<<ISC21) | (0<<ISC20) | (0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
00011d 93e0 006a 	STS  106,R30
                 ; 0000 016D EICRB=(0<<ISC71) | (0<<ISC70) | (0<<ISC61) | (0<<ISC60) | (0<<ISC51) | (0<<ISC50) | (0<<ISC41) | (0<<ISC40);
00011f bfea      	OUT  0x3A,R30
                 ; 0000 016E EIMSK=(0<<INT7) | (0<<INT6) | (0<<INT5) | (0<<INT4) | (0<<INT3) | (0<<INT2) | (0<<INT1) | (0<<INT0);
000120 bfe9      	OUT  0x39,R30
                 ; 0000 016F 
                 ; 0000 0170 // USART0 initialization
                 ; 0000 0171 // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 0172 // USART0 Receiver: On
                 ; 0000 0173 // USART0 Transmitter: On
                 ; 0000 0174 // USART0 Mode: Asynchronous
                 ; 0000 0175 // USART0 Baud Rate: 115200
                 ; 0000 0176 UCSR0A=(0<<RXC0) | (0<<TXC0) | (0<<UDRE0) | (0<<FE0) | (0<<DOR0) | (0<<UPE0) | (0<<U2X0) | (0<<MPCM0);
000121 b9eb      	OUT  0xB,R30
                 ; 0000 0177 UCSR0B=(1<<RXCIE0) | (1<<TXCIE0) | (0<<UDRIE0) | (1<<RXEN0) | (1<<TXEN0) | (0<<UCSZ02) | (0<<RXB80) | (0<<TXB80);
000122 ede8      	LDI  R30,LOW(216)
000123 b9ea      	OUT  0xA,R30
                 ; 0000 0178 UCSR0C=(0<<UMSEL0) | (0<<UPM01) | (0<<UPM00) | (0<<USBS0) | (1<<UCSZ01) | (1<<UCSZ00) | (0<<UCPOL0);
000124 e0e6      	LDI  R30,LOW(6)
000125 93e0 0095 	STS  149,R30
                 ; 0000 0179 UBRR0H=0x00;
000127 e0e0      	LDI  R30,LOW(0)
000128 93e0 0090 	STS  144,R30
                 ; 0000 017A UBRR0L=0x07;
00012a e0e7      	LDI  R30,LOW(7)
00012b b9e9      	OUT  0x9,R30
                 ; 0000 017B 
                 ; 0000 017C // USART1 initialization
                 ; 0000 017D // USART1 disabled
                 ; 0000 017E UCSR1B=(0<<RXCIE1) | (0<<TXCIE1) | (0<<UDRIE1) | (0<<RXEN1) | (0<<TXEN1) | (0<<UCSZ12) | (0<<RXB81) | (0<<TXB81);
00012c e0e0      	LDI  R30,LOW(0)
00012d 93e0 009a 	STS  154,R30
                 ; 0000 017F 
                 ; 0000 0180 // Analog Comparator initialization
                 ; 0000 0181 // Analog Comparator: Off
                 ; 0000 0182 // The Analog Comparator's positive input is
                 ; 0000 0183 // connected to the AIN0 pin
                 ; 0000 0184 // The Analog Comparator's negative input is
                 ; 0000 0185 // connected to the AIN1 pin
                 ; 0000 0186 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
00012f e8e0      	LDI  R30,LOW(128)
000130 b9e8      	OUT  0x8,R30
                 ; 0000 0187 
                 ; 0000 0188 // ADC initialization
                 ; 0000 0189 // ADC Clock frequency: 921.600 kHz
                 ; 0000 018A // ADC Voltage Reference: AVCC pin
                 ; 0000 018B ADMUX=ADC_VREF_TYPE;
000131 e4e0      	LDI  R30,LOW(64)
000132 b9e7      	OUT  0x7,R30
                 ; 0000 018C ADCSRA=(1<<ADEN) | (0<<ADSC) | (0<<ADFR) | (0<<ADIF) | (1<<ADIE) | (1<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
000133 e8ec      	LDI  R30,LOW(140)
000134 b9e6      	OUT  0x6,R30
                 ; 0000 018D SFIOR=(0<<ACME);
000135 e0e0      	LDI  R30,LOW(0)
000136 bde0      	OUT  0x20,R30
                 ; 0000 018E 
                 ; 0000 018F // SPI initialization
                 ; 0000 0190 // SPI disabled
                 ; 0000 0191 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
000137 b9ed      	OUT  0xD,R30
                 ; 0000 0192 
                 ; 0000 0193 // TWI initialization
                 ; 0000 0194 // TWI disabled
                 ; 0000 0195 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
000138 93e0 0074 	STS  116,R30
                 ; 0000 0196 
                 ; 0000 0197 // Global enable interrupts
                 ; 0000 0198 #asm("sei")
00013a 9478      	sei
                 ; 0000 0199 
                 ; 0000 019A while (1)
                 _0x32:
                 ; 0000 019B       {
                 ; 0000 019C         PORTA.1=1;
00013b 9ad9      	SBI  0x1B,1
                 ; 0000 019D         MFR();
00013c df59      	RCALL _MFR
                 ; 0000 019E         MFL();
00013d df54      	RCALL _MFL
                 ; 0000 019F         MBR();
00013e df4f      	RCALL _MBR
                 ; 0000 01A0         MBL();
00013f df4a      	RCALL _MBL
                 ; 0000 01A1 
                 ; 0000 01A2       }
000140 cffa      	RJMP _0x32
                 ; 0000 01A3 }
                 _0x37:
000141 cfff      	RJMP _0x37
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 _rx_buffer0:
000500           	.BYTE 0x30
                 _tx_buffer0:
000530           	.BYTE 0x30
                 
                 	.CSEG
                 
                 	.CSEG
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega64 register use summary:
r0 :   4 r1 :   1 r2 :   1 r3 :   0 r4 :   4 r5 :   0 r6 :   3 r7 :   0 
r8 :   4 r9 :   0 r10:   0 r11:   2 r12:   1 r13:   1 r14:   0 r15:   0 
r16:   4 r17:   4 r18:   0 r19:   0 r20:   0 r21:   0 r22:   2 r23:   0 
r24:   7 r25:   2 r26:   3 r27:   3 r28:   1 r29:   1 r30: 116 r31:  10 
x  :   3 y  :  13 z  :   9 
Registers used: 23 out of 35 (65.7%)

ATmega64 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   0 
adiw  :   0 and   :   0 andi  :   1 asr   :   0 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   2 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 
brlt  :   0 brmi  :   0 brne  :   7 brpl  :   0 brsh  :   0 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :   0 
cbi   :   4 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :   5 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 
cp    :   3 cpc   :   0 cpi   :   0 cpse  :   0 dec   :   2 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   6 inc   :   3 jmp   :  36 ld    :   6 ldd   :   0 ldi   :  35 
lds   :   0 lpm   :   7 lsl   :   0 lsr   :   0 mov   :   3 movw  :   3 
mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   0 or    :   0 
ori   :   0 out   :  45 pop   :   0 push  :   0 rcall :   4 ret   :   4 
reti  :   2 rjmp  :   4 rol   :   0 ror   :   0 sbc   :   0 sbci  :   2 
sbi   :   9 sbic  :   0 sbis  :   0 sbiw  :   3 sbr   :   0 sbrc  :   0 
sbrs  :   0 sec   :   0 seh   :   0 sei   :   1 sen   :   0 ser   :   0 
ses   :   0 set   :   1 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  12 std   :   0 sts   :  25 sub   :   0 subi  :   2 swap  :   0 
tst   :   1 wdr   :   0 
Instructions used: 31 out of 116 (26.7%)

ATmega64 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000284    602     42    644   65536   1.0%
[.dseg] 0x000100 0x000560      0     96     96    4096   2.3%
[.eseg] 0x000000 0x000000      0      0      0    2048   0.0%

Assembly complete, 0 errors, 9 warnings
