transcript on
if ![file isdirectory Processor_iputf_libs] {
	file mkdir Processor_iputf_libs
}

if ![file isdirectory verilog_libs] {
	file mkdir verilog_libs
}

if ![file isdirectory vhdl_libs] {
	file mkdir vhdl_libs
}

vlib verilog_libs/altera_ver
vmap altera_ver ./verilog_libs/altera_ver
vlog -vlog01compat -work altera_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives.v}

vlib verilog_libs/lpm_ver
vmap lpm_ver ./verilog_libs/lpm_ver
vlog -vlog01compat -work lpm_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/220model.v}

vlib verilog_libs/sgate_ver
vmap sgate_ver ./verilog_libs/sgate_ver
vlog -vlog01compat -work sgate_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/sgate.v}

vlib verilog_libs/altera_mf_ver
vmap altera_mf_ver ./verilog_libs/altera_mf_ver
vlog -vlog01compat -work altera_mf_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_mf.v}

vlib verilog_libs/altera_lnsim_ver
vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
vlog -sv -work altera_lnsim_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv}

vlib verilog_libs/cyclonev_ver
vmap cyclonev_ver ./verilog_libs/cyclonev_ver
vlog -vlog01compat -work cyclonev_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v}
vlog -vlog01compat -work cyclonev_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v}
vlog -vlog01compat -work cyclonev_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_atoms.v}

vlib verilog_libs/cyclonev_hssi_ver
vmap cyclonev_hssi_ver ./verilog_libs/cyclonev_hssi_ver
vlog -vlog01compat -work cyclonev_hssi_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v}
vlog -vlog01compat -work cyclonev_hssi_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_hssi_atoms.v}

vlib verilog_libs/cyclonev_pcie_hip_ver
vmap cyclonev_pcie_hip_ver ./verilog_libs/cyclonev_pcie_hip_ver
vlog -vlog01compat -work cyclonev_pcie_hip_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v}
vlog -vlog01compat -work cyclonev_pcie_hip_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v}

if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 


vlog "C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/ClockDividerProcessor_sim/ClockDividerProcessor.vo"

vlog -vlog01compat -work work +incdir+C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto {C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/RAM_Image.v}
vlog -vlog01compat -work work +incdir+C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto {C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/ROM.v}
vlog -vlog01compat -work work +incdir+C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto {C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/ROM_Instruction.v}
vlog -vlog01compat -work work +incdir+C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto {C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/RAM_Histogram.v}
vlog -sv -work work +incdir+C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto {C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/arm.sv}
vlog -sv -work work +incdir+C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto {C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/controller.sv}
vlog -sv -work work +incdir+C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto {C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/decoder.sv}
vlog -sv -work work +incdir+C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto {C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/condlogic.sv}
vlog -sv -work work +incdir+C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto {C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/datapath.sv}
vlog -sv -work work +incdir+C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto {C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/regfile.sv}
vlog -sv -work work +incdir+C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto {C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/adder.sv}
vlog -sv -work work +incdir+C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto {C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/extend.sv}
vlog -sv -work work +incdir+C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto {C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/flopr.sv}
vlog -sv -work work +incdir+C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto {C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/mux2.sv}
vlog -sv -work work +incdir+C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto {C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/flopenr.sv}
vlog -sv -work work +incdir+C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto {C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv}
vlog -sv -work work +incdir+C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto {C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/Mux1.sv}
vlog -sv -work work +incdir+C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto {C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/mux3.sv}
vlog -sv -work work +incdir+C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto {C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/ALUChava.sv}
vlog -sv -work work +incdir+C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto {C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/DividerClock.sv}
vlog -sv -work work +incdir+C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto {C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/flipflopen.sv}
vlog -sv -work work +incdir+C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto {C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/VGA_Controller.sv}
vlog -sv -work work +incdir+C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto {C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/mux4.sv}

vlog -sv -work work +incdir+C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto {C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/testbench.sv}

vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testbench

add wave *
view structure
view signals
run -all
