<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="zh">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>template: TIM_TypeDef结构体 参考</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">template
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','搜索');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">载入中...</div>
<div class="SRStatus" id="Searching">搜索中...</div>
<div class="SRStatus" id="NoMatches">未找到</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public 属性</a> &#124;
<a href="struct_t_i_m___type_def-members.html">所有成员列表</a>  </div>
  <div class="headertitle"><div class="title">TIM_TypeDef结构体 参考</div></div>
</div><!--header-->
<div class="contents">

<p>Timer Register Structure Definition  
 <a href="struct_t_i_m___type_def.html#details">更多...</a></p>

<p><code>#include &lt;<a class="el" href="reg__tim_8h_source.html">reg_tim.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public 属性</h2></td></tr>
<tr class="memitem:adcf5b4349bebbaa50f8f8982e8c4b406"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html#adcf5b4349bebbaa50f8f8982e8c4b406">CR1</a></td></tr>
<tr class="memdesc:adcf5b4349bebbaa50f8f8982e8c4b406"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM control register 1, offset: 0x00  <a href="struct_t_i_m___type_def.html#adcf5b4349bebbaa50f8f8982e8c4b406">更多...</a><br /></td></tr>
<tr class="separator:adcf5b4349bebbaa50f8f8982e8c4b406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a995b915ab15f196752ec605b74098d52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html#a995b915ab15f196752ec605b74098d52">CR2</a></td></tr>
<tr class="memdesc:a995b915ab15f196752ec605b74098d52"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM control register 2, offset: 0x04  <a href="struct_t_i_m___type_def.html#a995b915ab15f196752ec605b74098d52">更多...</a><br /></td></tr>
<tr class="separator:a995b915ab15f196752ec605b74098d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce545ebaf44b5b58d60869ee3e52a0e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html#a9ce545ebaf44b5b58d60869ee3e52a0e">SMCR</a></td></tr>
<tr class="memdesc:a9ce545ebaf44b5b58d60869ee3e52a0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM slave Mode Control register, offset: 0x08  <a href="struct_t_i_m___type_def.html#a9ce545ebaf44b5b58d60869ee3e52a0e">更多...</a><br /></td></tr>
<tr class="separator:a9ce545ebaf44b5b58d60869ee3e52a0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a478956c7b7dc933ddc3c8b2bd5120d5b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html#a478956c7b7dc933ddc3c8b2bd5120d5b">DIER</a></td></tr>
<tr class="memdesc:a478956c7b7dc933ddc3c8b2bd5120d5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM DMA/interrupt enable register, offset: 0x0C  <a href="struct_t_i_m___type_def.html#a478956c7b7dc933ddc3c8b2bd5120d5b">更多...</a><br /></td></tr>
<tr class="separator:a478956c7b7dc933ddc3c8b2bd5120d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa18c33ab29565882fbadbc03b2ac2405"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html#aa18c33ab29565882fbadbc03b2ac2405">SR</a></td></tr>
<tr class="memdesc:aa18c33ab29565882fbadbc03b2ac2405"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM status register, offset: 0x10  <a href="struct_t_i_m___type_def.html#aa18c33ab29565882fbadbc03b2ac2405">更多...</a><br /></td></tr>
<tr class="separator:aa18c33ab29565882fbadbc03b2ac2405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd92013929e7b97f5fe667ca2ec93103"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html#abd92013929e7b97f5fe667ca2ec93103">EGR</a></td></tr>
<tr class="memdesc:abd92013929e7b97f5fe667ca2ec93103"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM event generation register, offset: 0x14  <a href="struct_t_i_m___type_def.html#abd92013929e7b97f5fe667ca2ec93103">更多...</a><br /></td></tr>
<tr class="separator:abd92013929e7b97f5fe667ca2ec93103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6738764abd451e3f658532fa0e488b73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html#a6738764abd451e3f658532fa0e488b73">CCMR1</a></td></tr>
<tr class="memdesc:a6738764abd451e3f658532fa0e488b73"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM capture/compare mode register 1, offset: 0x18  <a href="struct_t_i_m___type_def.html#a6738764abd451e3f658532fa0e488b73">更多...</a><br /></td></tr>
<tr class="separator:a6738764abd451e3f658532fa0e488b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab25fa1b100d136f8b4f62ba500d288a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html#ab25fa1b100d136f8b4f62ba500d288a4">CCMR2</a></td></tr>
<tr class="memdesc:ab25fa1b100d136f8b4f62ba500d288a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM capture/compare mode register 2, offset: 0x1C  <a href="struct_t_i_m___type_def.html#ab25fa1b100d136f8b4f62ba500d288a4">更多...</a><br /></td></tr>
<tr class="separator:ab25fa1b100d136f8b4f62ba500d288a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa61619733f2f97a434a35c7450575ae4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html#aa61619733f2f97a434a35c7450575ae4">CCER</a></td></tr>
<tr class="memdesc:aa61619733f2f97a434a35c7450575ae4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM capture/compare enable register, offset: 0x20  <a href="struct_t_i_m___type_def.html#aa61619733f2f97a434a35c7450575ae4">更多...</a><br /></td></tr>
<tr class="separator:aa61619733f2f97a434a35c7450575ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9b38775b262890d2c29964bf884a9aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html#ad9b38775b262890d2c29964bf884a9aa">CNT</a></td></tr>
<tr class="memdesc:ad9b38775b262890d2c29964bf884a9aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM counter register, offset: 0x24  <a href="struct_t_i_m___type_def.html#ad9b38775b262890d2c29964bf884a9aa">更多...</a><br /></td></tr>
<tr class="separator:ad9b38775b262890d2c29964bf884a9aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ff3e47558e6d0b93387f54f7b83a020"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html#a8ff3e47558e6d0b93387f54f7b83a020">PSC</a></td></tr>
<tr class="memdesc:a8ff3e47558e6d0b93387f54f7b83a020"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM prescaler register, offset: 0x28  <a href="struct_t_i_m___type_def.html#a8ff3e47558e6d0b93387f54f7b83a020">更多...</a><br /></td></tr>
<tr class="separator:a8ff3e47558e6d0b93387f54f7b83a020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c47e26b32ce86a46b48654b49076337"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html#a0c47e26b32ce86a46b48654b49076337">ARR</a></td></tr>
<tr class="memdesc:a0c47e26b32ce86a46b48654b49076337"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM auto-reload register, offset: 0x2C  <a href="struct_t_i_m___type_def.html#a0c47e26b32ce86a46b48654b49076337">更多...</a><br /></td></tr>
<tr class="separator:a0c47e26b32ce86a46b48654b49076337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae16a340c4a12c1580b26deceee81c97d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html#ae16a340c4a12c1580b26deceee81c97d">RCR</a></td></tr>
<tr class="memdesc:ae16a340c4a12c1580b26deceee81c97d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM repetition counter register, offset: 0x30  <a href="struct_t_i_m___type_def.html#ae16a340c4a12c1580b26deceee81c97d">更多...</a><br /></td></tr>
<tr class="separator:ae16a340c4a12c1580b26deceee81c97d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b58c7b896f92fda04c649e50465352c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html#a8b58c7b896f92fda04c649e50465352c">CCR1</a></td></tr>
<tr class="memdesc:a8b58c7b896f92fda04c649e50465352c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM capture/compare register 1, offset: 0x34  <a href="struct_t_i_m___type_def.html#a8b58c7b896f92fda04c649e50465352c">更多...</a><br /></td></tr>
<tr class="separator:a8b58c7b896f92fda04c649e50465352c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1c8953548e17ed476f8b9446261ebfe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html#ad1c8953548e17ed476f8b9446261ebfe">CCR2</a></td></tr>
<tr class="memdesc:ad1c8953548e17ed476f8b9446261ebfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM capture/compare register 2, offset: 0x38  <a href="struct_t_i_m___type_def.html#ad1c8953548e17ed476f8b9446261ebfe">更多...</a><br /></td></tr>
<tr class="separator:ad1c8953548e17ed476f8b9446261ebfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae780834aa8f8d8f855aebe550cc82d1a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html#ae780834aa8f8d8f855aebe550cc82d1a">CCR3</a></td></tr>
<tr class="memdesc:ae780834aa8f8d8f855aebe550cc82d1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM capture/compare register 3, offset: 0x3C  <a href="struct_t_i_m___type_def.html#ae780834aa8f8d8f855aebe550cc82d1a">更多...</a><br /></td></tr>
<tr class="separator:ae780834aa8f8d8f855aebe550cc82d1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af55831a83b98e9af23b6e0b669e84791"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html#af55831a83b98e9af23b6e0b669e84791">CCR4</a></td></tr>
<tr class="memdesc:af55831a83b98e9af23b6e0b669e84791"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM capture/compare register 4, offset: 0x40  <a href="struct_t_i_m___type_def.html#af55831a83b98e9af23b6e0b669e84791">更多...</a><br /></td></tr>
<tr class="separator:af55831a83b98e9af23b6e0b669e84791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea1519187109b55955fee2f09d0d1082"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html#aea1519187109b55955fee2f09d0d1082">BDTR</a></td></tr>
<tr class="memdesc:aea1519187109b55955fee2f09d0d1082"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM break and dead-time register, offset: 0x44  <a href="struct_t_i_m___type_def.html#aea1519187109b55955fee2f09d0d1082">更多...</a><br /></td></tr>
<tr class="separator:aea1519187109b55955fee2f09d0d1082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab5fcd0b645a9d081b746117f32d111b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html#aab5fcd0b645a9d081b746117f32d111b">DCR</a></td></tr>
<tr class="memdesc:aab5fcd0b645a9d081b746117f32d111b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM DMA control register, offset: 0x48  <a href="struct_t_i_m___type_def.html#aab5fcd0b645a9d081b746117f32d111b">更多...</a><br /></td></tr>
<tr class="separator:aab5fcd0b645a9d081b746117f32d111b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e30404c6300fd0d16e7a89e1d072e57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html#a3e30404c6300fd0d16e7a89e1d072e57">DMAR</a></td></tr>
<tr class="memdesc:a3e30404c6300fd0d16e7a89e1d072e57"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM DMA address for full transfer register, offset: 0x4C  <a href="struct_t_i_m___type_def.html#a3e30404c6300fd0d16e7a89e1d072e57">更多...</a><br /></td></tr>
<tr class="separator:a3e30404c6300fd0d16e7a89e1d072e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad6ceb98b18f358dcf94aa3e43452dcf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html#aad6ceb98b18f358dcf94aa3e43452dcf">OR</a></td></tr>
<tr class="memdesc:aad6ceb98b18f358dcf94aa3e43452dcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Option register, offset: 0x50  <a href="struct_t_i_m___type_def.html#aad6ceb98b18f358dcf94aa3e43452dcf">更多...</a><br /></td></tr>
<tr class="separator:aad6ceb98b18f358dcf94aa3e43452dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56cb45a2d0f7ce383754e19d33f7a813"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html#a56cb45a2d0f7ce383754e19d33f7a813">CCMR3</a></td></tr>
<tr class="memdesc:a56cb45a2d0f7ce383754e19d33f7a813"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM capture/compare mode register 3, offset: 0x54  <a href="struct_t_i_m___type_def.html#a56cb45a2d0f7ce383754e19d33f7a813">更多...</a><br /></td></tr>
<tr class="separator:a56cb45a2d0f7ce383754e19d33f7a813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9ca423370d8508225f7e0bd77c206a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html#af9ca423370d8508225f7e0bd77c206a2">CCR5</a></td></tr>
<tr class="memdesc:af9ca423370d8508225f7e0bd77c206a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM capture/compare register 5, offset: 0x58  <a href="struct_t_i_m___type_def.html#af9ca423370d8508225f7e0bd77c206a2">更多...</a><br /></td></tr>
<tr class="separator:af9ca423370d8508225f7e0bd77c206a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7df32913b5001e33d15cb9342610732"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html#ac7df32913b5001e33d15cb9342610732">PDER</a></td></tr>
<tr class="memdesc:ac7df32913b5001e33d15cb9342610732"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Shift repeat enable register, offset: 0x5C  <a href="struct_t_i_m___type_def.html#ac7df32913b5001e33d15cb9342610732">更多...</a><br /></td></tr>
<tr class="separator:ac7df32913b5001e33d15cb9342610732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27055ceb1ba7d037527e709d1e82bd23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html#a27055ceb1ba7d037527e709d1e82bd23">CCR1FALL</a></td></tr>
<tr class="memdesc:a27055ceb1ba7d037527e709d1e82bd23"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM shift count CCR1 register, offset: 0x60  <a href="struct_t_i_m___type_def.html#a27055ceb1ba7d037527e709d1e82bd23">更多...</a><br /></td></tr>
<tr class="separator:a27055ceb1ba7d037527e709d1e82bd23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bac1ec70b04385a129e48d8b87e4f89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html#a7bac1ec70b04385a129e48d8b87e4f89">CCR2FALL</a></td></tr>
<tr class="memdesc:a7bac1ec70b04385a129e48d8b87e4f89"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM shift count CCR2 register, offset: 0x64  <a href="struct_t_i_m___type_def.html#a7bac1ec70b04385a129e48d8b87e4f89">更多...</a><br /></td></tr>
<tr class="separator:a7bac1ec70b04385a129e48d8b87e4f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9545be7211e9b712b9ed209cedebafd6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html#a9545be7211e9b712b9ed209cedebafd6">CCR3FALL</a></td></tr>
<tr class="memdesc:a9545be7211e9b712b9ed209cedebafd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM shift count CCR3 register, offset: 0x68  <a href="struct_t_i_m___type_def.html#a9545be7211e9b712b9ed209cedebafd6">更多...</a><br /></td></tr>
<tr class="separator:a9545be7211e9b712b9ed209cedebafd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad879aab21109d15bfd8cd11533eba005"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html#ad879aab21109d15bfd8cd11533eba005">CCR4FALL</a></td></tr>
<tr class="memdesc:ad879aab21109d15bfd8cd11533eba005"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM shift count CCR4 register, offset: 0x6c  <a href="struct_t_i_m___type_def.html#ad879aab21109d15bfd8cd11533eba005">更多...</a><br /></td></tr>
<tr class="separator:ad879aab21109d15bfd8cd11533eba005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fde0d130a07032b0f2bf6d9c792e090"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html#a3fde0d130a07032b0f2bf6d9c792e090">CCR5FALL</a></td></tr>
<tr class="memdesc:a3fde0d130a07032b0f2bf6d9c792e090"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM shift count CCR5 register, offset: 0x70  <a href="struct_t_i_m___type_def.html#a3fde0d130a07032b0f2bf6d9c792e090">更多...</a><br /></td></tr>
<tr class="separator:a3fde0d130a07032b0f2bf6d9c792e090"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">详细描述</h2>
<div class="textblock"><p >Timer Register Structure Definition </p>

<p class="definition">在文件 <a class="el" href="reg__tim_8h_source.html">reg_tim.h</a> 第 <a class="el" href="reg__tim_8h_source.html#l00068">68</a> 行定义.</p>
</div><h2 class="groupheader">类成员变量说明</h2>
<a id="a0c47e26b32ce86a46b48654b49076337" name="a0c47e26b32ce86a46b48654b49076337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c47e26b32ce86a46b48654b49076337">&#9670;&#160;</a></span>ARR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> TIM_TypeDef::ARR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM auto-reload register, offset: 0x2C </p>

<p class="definition">在文件 <a class="el" href="reg__tim_8h_source.html">reg_tim.h</a> 第 <a class="el" href="reg__tim_8h_source.html#l00080">80</a> 行定义.</p>

</div>
</div>
<a id="aea1519187109b55955fee2f09d0d1082" name="aea1519187109b55955fee2f09d0d1082"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea1519187109b55955fee2f09d0d1082">&#9670;&#160;</a></span>BDTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> TIM_TypeDef::BDTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM break and dead-time register, offset: 0x44 </p>

<p class="definition">在文件 <a class="el" href="reg__tim_8h_source.html">reg_tim.h</a> 第 <a class="el" href="reg__tim_8h_source.html#l00086">86</a> 行定义.</p>

</div>
</div>
<a id="aa61619733f2f97a434a35c7450575ae4" name="aa61619733f2f97a434a35c7450575ae4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa61619733f2f97a434a35c7450575ae4">&#9670;&#160;</a></span>CCER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> TIM_TypeDef::CCER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM capture/compare enable register, offset: 0x20 </p>

<p class="definition">在文件 <a class="el" href="reg__tim_8h_source.html">reg_tim.h</a> 第 <a class="el" href="reg__tim_8h_source.html#l00077">77</a> 行定义.</p>

</div>
</div>
<a id="a6738764abd451e3f658532fa0e488b73" name="a6738764abd451e3f658532fa0e488b73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6738764abd451e3f658532fa0e488b73">&#9670;&#160;</a></span>CCMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> TIM_TypeDef::CCMR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM capture/compare mode register 1, offset: 0x18 </p>

<p class="definition">在文件 <a class="el" href="reg__tim_8h_source.html">reg_tim.h</a> 第 <a class="el" href="reg__tim_8h_source.html#l00075">75</a> 行定义.</p>

</div>
</div>
<a id="ab25fa1b100d136f8b4f62ba500d288a4" name="ab25fa1b100d136f8b4f62ba500d288a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab25fa1b100d136f8b4f62ba500d288a4">&#9670;&#160;</a></span>CCMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> TIM_TypeDef::CCMR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM capture/compare mode register 2, offset: 0x1C </p>

<p class="definition">在文件 <a class="el" href="reg__tim_8h_source.html">reg_tim.h</a> 第 <a class="el" href="reg__tim_8h_source.html#l00076">76</a> 行定义.</p>

</div>
</div>
<a id="a56cb45a2d0f7ce383754e19d33f7a813" name="a56cb45a2d0f7ce383754e19d33f7a813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56cb45a2d0f7ce383754e19d33f7a813">&#9670;&#160;</a></span>CCMR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> TIM_TypeDef::CCMR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM capture/compare mode register 3, offset: 0x54 </p>

<p class="definition">在文件 <a class="el" href="reg__tim_8h_source.html">reg_tim.h</a> 第 <a class="el" href="reg__tim_8h_source.html#l00090">90</a> 行定义.</p>

</div>
</div>
<a id="a8b58c7b896f92fda04c649e50465352c" name="a8b58c7b896f92fda04c649e50465352c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b58c7b896f92fda04c649e50465352c">&#9670;&#160;</a></span>CCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> TIM_TypeDef::CCR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM capture/compare register 1, offset: 0x34 </p>

<p class="definition">在文件 <a class="el" href="reg__tim_8h_source.html">reg_tim.h</a> 第 <a class="el" href="reg__tim_8h_source.html#l00082">82</a> 行定义.</p>

</div>
</div>
<a id="a27055ceb1ba7d037527e709d1e82bd23" name="a27055ceb1ba7d037527e709d1e82bd23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27055ceb1ba7d037527e709d1e82bd23">&#9670;&#160;</a></span>CCR1FALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> TIM_TypeDef::CCR1FALL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM shift count CCR1 register, offset: 0x60 </p>

<p class="definition">在文件 <a class="el" href="reg__tim_8h_source.html">reg_tim.h</a> 第 <a class="el" href="reg__tim_8h_source.html#l00093">93</a> 行定义.</p>

</div>
</div>
<a id="ad1c8953548e17ed476f8b9446261ebfe" name="ad1c8953548e17ed476f8b9446261ebfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1c8953548e17ed476f8b9446261ebfe">&#9670;&#160;</a></span>CCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> TIM_TypeDef::CCR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM capture/compare register 2, offset: 0x38 </p>

<p class="definition">在文件 <a class="el" href="reg__tim_8h_source.html">reg_tim.h</a> 第 <a class="el" href="reg__tim_8h_source.html#l00083">83</a> 行定义.</p>

</div>
</div>
<a id="a7bac1ec70b04385a129e48d8b87e4f89" name="a7bac1ec70b04385a129e48d8b87e4f89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bac1ec70b04385a129e48d8b87e4f89">&#9670;&#160;</a></span>CCR2FALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> TIM_TypeDef::CCR2FALL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM shift count CCR2 register, offset: 0x64 </p>

<p class="definition">在文件 <a class="el" href="reg__tim_8h_source.html">reg_tim.h</a> 第 <a class="el" href="reg__tim_8h_source.html#l00094">94</a> 行定义.</p>

</div>
</div>
<a id="ae780834aa8f8d8f855aebe550cc82d1a" name="ae780834aa8f8d8f855aebe550cc82d1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae780834aa8f8d8f855aebe550cc82d1a">&#9670;&#160;</a></span>CCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> TIM_TypeDef::CCR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM capture/compare register 3, offset: 0x3C </p>

<p class="definition">在文件 <a class="el" href="reg__tim_8h_source.html">reg_tim.h</a> 第 <a class="el" href="reg__tim_8h_source.html#l00084">84</a> 行定义.</p>

</div>
</div>
<a id="a9545be7211e9b712b9ed209cedebafd6" name="a9545be7211e9b712b9ed209cedebafd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9545be7211e9b712b9ed209cedebafd6">&#9670;&#160;</a></span>CCR3FALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> TIM_TypeDef::CCR3FALL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM shift count CCR3 register, offset: 0x68 </p>

<p class="definition">在文件 <a class="el" href="reg__tim_8h_source.html">reg_tim.h</a> 第 <a class="el" href="reg__tim_8h_source.html#l00095">95</a> 行定义.</p>

</div>
</div>
<a id="af55831a83b98e9af23b6e0b669e84791" name="af55831a83b98e9af23b6e0b669e84791"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af55831a83b98e9af23b6e0b669e84791">&#9670;&#160;</a></span>CCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> TIM_TypeDef::CCR4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM capture/compare register 4, offset: 0x40 </p>

<p class="definition">在文件 <a class="el" href="reg__tim_8h_source.html">reg_tim.h</a> 第 <a class="el" href="reg__tim_8h_source.html#l00085">85</a> 行定义.</p>

</div>
</div>
<a id="ad879aab21109d15bfd8cd11533eba005" name="ad879aab21109d15bfd8cd11533eba005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad879aab21109d15bfd8cd11533eba005">&#9670;&#160;</a></span>CCR4FALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> TIM_TypeDef::CCR4FALL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM shift count CCR4 register, offset: 0x6c </p>

<p class="definition">在文件 <a class="el" href="reg__tim_8h_source.html">reg_tim.h</a> 第 <a class="el" href="reg__tim_8h_source.html#l00096">96</a> 行定义.</p>

</div>
</div>
<a id="af9ca423370d8508225f7e0bd77c206a2" name="af9ca423370d8508225f7e0bd77c206a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9ca423370d8508225f7e0bd77c206a2">&#9670;&#160;</a></span>CCR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> TIM_TypeDef::CCR5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM capture/compare register 5, offset: 0x58 </p>

<p class="definition">在文件 <a class="el" href="reg__tim_8h_source.html">reg_tim.h</a> 第 <a class="el" href="reg__tim_8h_source.html#l00091">91</a> 行定义.</p>

</div>
</div>
<a id="a3fde0d130a07032b0f2bf6d9c792e090" name="a3fde0d130a07032b0f2bf6d9c792e090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fde0d130a07032b0f2bf6d9c792e090">&#9670;&#160;</a></span>CCR5FALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> TIM_TypeDef::CCR5FALL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM shift count CCR5 register, offset: 0x70 </p>

<p class="definition">在文件 <a class="el" href="reg__tim_8h_source.html">reg_tim.h</a> 第 <a class="el" href="reg__tim_8h_source.html#l00097">97</a> 行定义.</p>

</div>
</div>
<a id="ad9b38775b262890d2c29964bf884a9aa" name="ad9b38775b262890d2c29964bf884a9aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9b38775b262890d2c29964bf884a9aa">&#9670;&#160;</a></span>CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> TIM_TypeDef::CNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM counter register, offset: 0x24 </p>

<p class="definition">在文件 <a class="el" href="reg__tim_8h_source.html">reg_tim.h</a> 第 <a class="el" href="reg__tim_8h_source.html#l00078">78</a> 行定义.</p>

</div>
</div>
<a id="adcf5b4349bebbaa50f8f8982e8c4b406" name="adcf5b4349bebbaa50f8f8982e8c4b406"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcf5b4349bebbaa50f8f8982e8c4b406">&#9670;&#160;</a></span>CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> TIM_TypeDef::CR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM control register 1, offset: 0x00 </p>

<p class="definition">在文件 <a class="el" href="reg__tim_8h_source.html">reg_tim.h</a> 第 <a class="el" href="reg__tim_8h_source.html#l00069">69</a> 行定义.</p>

</div>
</div>
<a id="a995b915ab15f196752ec605b74098d52" name="a995b915ab15f196752ec605b74098d52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a995b915ab15f196752ec605b74098d52">&#9670;&#160;</a></span>CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> TIM_TypeDef::CR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM control register 2, offset: 0x04 </p>

<p class="definition">在文件 <a class="el" href="reg__tim_8h_source.html">reg_tim.h</a> 第 <a class="el" href="reg__tim_8h_source.html#l00070">70</a> 行定义.</p>

</div>
</div>
<a id="aab5fcd0b645a9d081b746117f32d111b" name="aab5fcd0b645a9d081b746117f32d111b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab5fcd0b645a9d081b746117f32d111b">&#9670;&#160;</a></span>DCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> TIM_TypeDef::DCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM DMA control register, offset: 0x48 </p>

<p class="definition">在文件 <a class="el" href="reg__tim_8h_source.html">reg_tim.h</a> 第 <a class="el" href="reg__tim_8h_source.html#l00087">87</a> 行定义.</p>

</div>
</div>
<a id="a478956c7b7dc933ddc3c8b2bd5120d5b" name="a478956c7b7dc933ddc3c8b2bd5120d5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a478956c7b7dc933ddc3c8b2bd5120d5b">&#9670;&#160;</a></span>DIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> TIM_TypeDef::DIER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM DMA/interrupt enable register, offset: 0x0C </p>

<p class="definition">在文件 <a class="el" href="reg__tim_8h_source.html">reg_tim.h</a> 第 <a class="el" href="reg__tim_8h_source.html#l00072">72</a> 行定义.</p>

</div>
</div>
<a id="a3e30404c6300fd0d16e7a89e1d072e57" name="a3e30404c6300fd0d16e7a89e1d072e57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e30404c6300fd0d16e7a89e1d072e57">&#9670;&#160;</a></span>DMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> TIM_TypeDef::DMAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM DMA address for full transfer register, offset: 0x4C </p>

<p class="definition">在文件 <a class="el" href="reg__tim_8h_source.html">reg_tim.h</a> 第 <a class="el" href="reg__tim_8h_source.html#l00088">88</a> 行定义.</p>

</div>
</div>
<a id="abd92013929e7b97f5fe667ca2ec93103" name="abd92013929e7b97f5fe667ca2ec93103"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd92013929e7b97f5fe667ca2ec93103">&#9670;&#160;</a></span>EGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> TIM_TypeDef::EGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM event generation register, offset: 0x14 </p>

<p class="definition">在文件 <a class="el" href="reg__tim_8h_source.html">reg_tim.h</a> 第 <a class="el" href="reg__tim_8h_source.html#l00074">74</a> 行定义.</p>

</div>
</div>
<a id="aad6ceb98b18f358dcf94aa3e43452dcf" name="aad6ceb98b18f358dcf94aa3e43452dcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad6ceb98b18f358dcf94aa3e43452dcf">&#9670;&#160;</a></span>OR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> TIM_TypeDef::OR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Option register, offset: 0x50 </p>

<p class="definition">在文件 <a class="el" href="reg__tim_8h_source.html">reg_tim.h</a> 第 <a class="el" href="reg__tim_8h_source.html#l00089">89</a> 行定义.</p>

</div>
</div>
<a id="ac7df32913b5001e33d15cb9342610732" name="ac7df32913b5001e33d15cb9342610732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7df32913b5001e33d15cb9342610732">&#9670;&#160;</a></span>PDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> TIM_TypeDef::PDER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM Shift repeat enable register, offset: 0x5C </p>

<p class="definition">在文件 <a class="el" href="reg__tim_8h_source.html">reg_tim.h</a> 第 <a class="el" href="reg__tim_8h_source.html#l00092">92</a> 行定义.</p>

</div>
</div>
<a id="a8ff3e47558e6d0b93387f54f7b83a020" name="a8ff3e47558e6d0b93387f54f7b83a020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ff3e47558e6d0b93387f54f7b83a020">&#9670;&#160;</a></span>PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> TIM_TypeDef::PSC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM prescaler register, offset: 0x28 </p>

<p class="definition">在文件 <a class="el" href="reg__tim_8h_source.html">reg_tim.h</a> 第 <a class="el" href="reg__tim_8h_source.html#l00079">79</a> 行定义.</p>

</div>
</div>
<a id="ae16a340c4a12c1580b26deceee81c97d" name="ae16a340c4a12c1580b26deceee81c97d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae16a340c4a12c1580b26deceee81c97d">&#9670;&#160;</a></span>RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> TIM_TypeDef::RCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM repetition counter register, offset: 0x30 </p>

<p class="definition">在文件 <a class="el" href="reg__tim_8h_source.html">reg_tim.h</a> 第 <a class="el" href="reg__tim_8h_source.html#l00081">81</a> 行定义.</p>

</div>
</div>
<a id="a9ce545ebaf44b5b58d60869ee3e52a0e" name="a9ce545ebaf44b5b58d60869ee3e52a0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ce545ebaf44b5b58d60869ee3e52a0e">&#9670;&#160;</a></span>SMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> TIM_TypeDef::SMCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM slave Mode Control register, offset: 0x08 </p>

<p class="definition">在文件 <a class="el" href="reg__tim_8h_source.html">reg_tim.h</a> 第 <a class="el" href="reg__tim_8h_source.html#l00071">71</a> 行定义.</p>

</div>
</div>
<a id="aa18c33ab29565882fbadbc03b2ac2405" name="aa18c33ab29565882fbadbc03b2ac2405"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa18c33ab29565882fbadbc03b2ac2405">&#9670;&#160;</a></span>SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> TIM_TypeDef::SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM status register, offset: 0x10 </p>

<p class="definition">在文件 <a class="el" href="reg__tim_8h_source.html">reg_tim.h</a> 第 <a class="el" href="reg__tim_8h_source.html#l00073">73</a> 行定义.</p>

</div>
</div>
<hr/>该结构体的文档由以下文件生成:<ul>
<li>C:/Users/XerolySkinner/Desktop/MM_Device/MM32F327x/Include/<a class="el" href="reg__tim_8h_source.html">reg_tim.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
制作者&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
