{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 15 22:59:07 2023 " "Info: Processing started: Wed Nov 15 22:59:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kalkulator -c kalkulator " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off kalkulator -c kalkulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-adder " "Info: Found design unit 1: adder-adder" {  } { { "adder.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/adder.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/adder.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii_bcd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ascii_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ascii_bcd-behavioral " "Info: Found design unit 1: ascii_bcd-behavioral" {  } { { "ascii_bcd.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/ascii_bcd.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ascii_bcd " "Info: Found entity 1: ascii_bcd" {  } { { "ascii_bcd.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/ascii_bcd.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_ascii.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bcd_ascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_ascii-behavioral " "Info: Found design unit 1: bcd_ascii-behavioral" {  } { { "bcd_ascii.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/bcd_ascii.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bcd_ascii " "Info: Found entity 1: bcd_ascii" {  } { { "bcd_ascii.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/bcd_ascii.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \"end\" kalkulator.vhd(29) " "Error (10500): VHDL syntax error at kalkulator.vhd(29) near text \"component\";  expecting \"end\"" {  } { { "kalkulator.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/kalkulator.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \"end\" kalkulator.vhd(43) " "Error (10500): VHDL syntax error at kalkulator.vhd(43) near text \"component\";  expecting \"end\"" {  } { { "kalkulator.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/kalkulator.vhd" 43 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \"end\" kalkulator.vhd(50) " "Error (10500): VHDL syntax error at kalkulator.vhd(50) near text \"component\";  expecting \"end\"" {  } { { "kalkulator.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/kalkulator.vhd" 50 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \"end\" kalkulator.vhd(56) " "Error (10500): VHDL syntax error at kalkulator.vhd(56) near text \"component\";  expecting \"end\"" {  } { { "kalkulator.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/kalkulator.vhd" 56 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \"end\" kalkulator.vhd(62) " "Error (10500): VHDL syntax error at kalkulator.vhd(62) near text \"component\";  expecting \"end\"" {  } { { "kalkulator.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/kalkulator.vhd" 62 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \"end\" kalkulator.vhd(68) " "Error (10500): VHDL syntax error at kalkulator.vhd(68) near text \"component\";  expecting \"end\"" {  } { { "kalkulator.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/kalkulator.vhd" 68 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \"end\" kalkulator.vhd(74) " "Error (10500): VHDL syntax error at kalkulator.vhd(74) near text \"component\";  expecting \"end\"" {  } { { "kalkulator.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/kalkulator.vhd" 74 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \"end\" kalkulator.vhd(80) " "Error (10500): VHDL syntax error at kalkulator.vhd(80) near text \"component\";  expecting \"end\"" {  } { { "kalkulator.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/kalkulator.vhd" 80 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"kalkulator_arc\";  expecting \"component\" kalkulator.vhd(86) " "Error (10500): VHDL syntax error at kalkulator.vhd(86) near text \"kalkulator_arc\";  expecting \"component\"" {  } { { "kalkulator.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/kalkulator.vhd" 86 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kalkulator.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file kalkulator.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 9 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Error: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 15 22:59:08 2023 " "Error: Processing ended: Wed Nov 15 22:59:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
