

================================================================
== Vitis HLS Report for 'func'
================================================================
* Date:           Mon Mar  3 09:08:26 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        proj
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.50 ns|  2.555 ns|     0.94 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1      |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_9_2     |        ?|        ?|         ?|          -|          -|     ?|        no|
        |  ++ VITIS_LOOP_12_3  |        ?|        ?|        78|          -|          -|     ?|        no|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 151
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 84 5 
5 --> 6 83 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 5 
83 --> 4 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%phi_mul3 = alloca i32 1"   --->   Operation 152 'alloca' 'phi_mul3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%phi_mul1 = alloca i32 1"   --->   Operation 153 'alloca' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/func.cc:8]   --->   Operation 154 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [src/func.cc:3]   --->   Operation 155 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0" [src/func.cc:3]   --->   Operation 156 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_6, i32 0, i32 0, void @empty_7, i32 64, i32 0, void @empty_8, void @empty, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 158 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M"   --->   Operation 159 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_3, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty_11, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %K"   --->   Operation 162 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %K, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %K, void @empty_11, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %N"   --->   Operation 165 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N, void @empty_11, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_15, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_16, i32 4294967295, i32 0"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_16, i32 4294967295, i32 0"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_18, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_16, i32 4294967295, i32 0"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_16, i32 4294967295, i32 0"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %z, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_9, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_16, i32 4294967295, i32 0"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %z, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_16, i32 4294967295, i32 0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (1.00ns)   --->   "%z_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %z" [src/func.cc:3]   --->   Operation 175 'read' 'z_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 176 [1/1] (1.00ns)   --->   "%y_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %y" [src/func.cc:3]   --->   Operation 176 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 177 [1/1] (1.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %x" [src/func.cc:3]   --->   Operation 177 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 178 [1/1] (1.00ns)   --->   "%N_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %N" [src/func.cc:3]   --->   Operation 178 'read' 'N_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 179 [1/1] (1.00ns)   --->   "%K_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %K" [src/func.cc:3]   --->   Operation 179 'read' 'K_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 180 [1/1] (1.00ns)   --->   "%M_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %M" [src/func.cc:3]   --->   Operation 180 'read' 'M_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 181 [1/1] (0.38ns)   --->   "%store_ln8 = store i32 0, i32 %i" [src/func.cc:8]   --->   Operation 181 'store' 'store_ln8' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 182 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %phi_mul1"   --->   Operation 182 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 183 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %phi_mul3"   --->   Operation 183 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln8 = br void %VITIS_LOOP_9_2" [src/func.cc:8]   --->   Operation 184 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.14>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%phi_mul3_load = load i32 %phi_mul3" [src/func.cc:8]   --->   Operation 185 'load' 'phi_mul3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%phi_mul1_load = load i32 %phi_mul1" [src/func.cc:8]   --->   Operation 186 'load' 'phi_mul1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%i_1 = load i32 %i" [src/func.cc:8]   --->   Operation 187 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.88ns)   --->   "%add_ln8_1 = add i32 %phi_mul3_load, i32 %K_read" [src/func.cc:8]   --->   Operation 188 'add' 'add_ln8_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.88ns)   --->   "%add_ln8_2 = add i32 %phi_mul1_load, i32 %N_read" [src/func.cc:8]   --->   Operation 189 'add' 'add_ln8_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.88ns)   --->   "%icmp_ln8 = icmp_eq  i32 %i_1, i32 %M_read" [src/func.cc:8]   --->   Operation 190 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.88ns)   --->   "%add_ln8 = add i32 %i_1, i32 1" [src/func.cc:8]   --->   Operation 191 'add' 'add_ln8' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %VITIS_LOOP_9_2.split, void %for.end22.loopexit" [src/func.cc:8]   --->   Operation 192 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %phi_mul1_load, i2 0" [src/func.cc:8]   --->   Operation 193 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%p_cast2 = zext i34 %tmp" [src/func.cc:8]   --->   Operation 194 'zext' 'p_cast2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (1.14ns)   --->   "%empty = add i64 %p_cast2, i64 %z_read" [src/func.cc:8]   --->   Operation 195 'add' 'empty' <Predicate = (!icmp_ln8)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty, i32 2, i32 63" [src/func.cc:9]   --->   Operation 196 'partselect' 'trunc_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln9 = sext i62 %trunc_ln9" [src/func.cc:9]   --->   Operation 197 'sext' 'sext_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln9" [src/func.cc:9]   --->   Operation 198 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%ret_ln18 = ret" [src/func.cc:18]   --->   Operation 199 'ret' 'ret_ln18' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/func.cc:8]   --->   Operation 200 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %phi_mul3_load, i1 0" [src/func.cc:8]   --->   Operation 201 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i33 %tmp_1" [src/func.cc:9]   --->   Operation 202 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (2.55ns)   --->   "%empty_24 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32 %N_read" [src/func.cc:9]   --->   Operation 203 'writereq' 'empty_24' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 204 [1/1] (0.38ns)   --->   "%br_ln9 = br void %VITIS_LOOP_12_3" [src/func.cc:9]   --->   Operation 204 'br' 'br_ln9' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.26>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%j = phi i32 %add_ln9, void %for.inc17.loopexit, i32 0, void %VITIS_LOOP_9_2.split" [src/func.cc:15]   --->   Operation 205 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.88ns)   --->   "%icmp_ln9 = icmp_eq  i32 %j, i32 %N_read" [src/func.cc:9]   --->   Operation 206 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 207 [1/1] (0.88ns)   --->   "%add_ln9 = add i32 %j, i32 1" [src/func.cc:9]   --->   Operation 207 'add' 'add_ln9' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %VITIS_LOOP_12_3.split, void %for.inc20.loopexit" [src/func.cc:9]   --->   Operation 208 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [src/func.cc:10]   --->   Operation 209 'specpipeline' 'specpipeline_ln10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/func.cc:9]   --->   Operation 210 'specloopname' 'specloopname_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.38ns)   --->   "%br_ln12 = br void %for.inc" [src/func.cc:12]   --->   Operation 211 'br' 'br_ln12' <Predicate = (!icmp_ln9)> <Delay = 0.38>
ST_4 : Operation 212 [1/1] (0.38ns)   --->   "%store_ln8 = store i32 %add_ln8, i32 %i" [src/func.cc:8]   --->   Operation 212 'store' 'store_ln8' <Predicate = (icmp_ln9)> <Delay = 0.38>
ST_4 : Operation 213 [1/1] (0.38ns)   --->   "%store_ln8 = store i32 %add_ln8_2, i32 %phi_mul1" [src/func.cc:8]   --->   Operation 213 'store' 'store_ln8' <Predicate = (icmp_ln9)> <Delay = 0.38>
ST_4 : Operation 214 [1/1] (0.38ns)   --->   "%store_ln8 = store i32 %add_ln8_1, i32 %phi_mul3" [src/func.cc:8]   --->   Operation 214 'store' 'store_ln8' <Predicate = (icmp_ln9)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 2.02>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%k = phi i32 %add_ln12, void %for.inc.split, i32 0, void %VITIS_LOOP_12_3.split" [src/func.cc:13]   --->   Operation 215 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%sum = phi i32 %sum_1, void %for.inc.split, i32 0, void %VITIS_LOOP_12_3.split"   --->   Operation 216 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 %add_ln13_4, void %for.inc.split, i32 0, void %VITIS_LOOP_12_3.split" [src/func.cc:13]   --->   Operation 217 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.88ns)   --->   "%icmp_ln12 = icmp_eq  i32 %k, i32 %K_read" [src/func.cc:12]   --->   Operation 218 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 219 [1/1] (0.88ns)   --->   "%add_ln12 = add i32 %k, i32 1" [src/func.cc:12]   --->   Operation 219 'add' 'add_ln12' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.inc.split, void %for.inc17.loopexit" [src/func.cc:12]   --->   Operation 220 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.88ns)   --->   "%add_ln13_4 = add i32 %phi_mul, i32 %N_read" [src/func.cc:13]   --->   Operation 221 'add' 'add_ln13_4' <Predicate = (!icmp_ln12)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 222 [1/1] (0.88ns)   --->   "%add_ln13 = add i32 %phi_mul, i32 %j" [src/func.cc:13]   --->   Operation 222 'add' 'add_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %k, i1 0" [src/func.cc:13]   --->   Operation 223 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i33 %shl_ln" [src/func.cc:13]   --->   Operation 224 'zext' 'zext_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln13_3 = add i64 %zext_ln13, i64 %x_read" [src/func.cc:13]   --->   Operation 225 'add' 'add_ln13_3' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 226 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln13_1 = add i64 %add_ln13_3, i64 %zext_ln9" [src/func.cc:13]   --->   Operation 226 'add' 'add_ln13_1' <Predicate = (!icmp_ln12)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln13_1, i32 2, i32 63" [src/func.cc:13]   --->   Operation 227 'partselect' 'trunc_ln' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln13_2 = sext i62 %trunc_ln" [src/func.cc:13]   --->   Operation 228 'sext' 'sext_ln13_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln13_2" [src/func.cc:13]   --->   Operation 229 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i64 %add_ln13_1" [src/func.cc:13]   --->   Operation 230 'trunc' 'trunc_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln13_2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %add_ln13, i1 0" [src/func.cc:13]   --->   Operation 231 'bitconcatenate' 'shl_ln13_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln13_2 = zext i33 %shl_ln13_2" [src/func.cc:13]   --->   Operation 232 'zext' 'zext_ln13_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (1.14ns)   --->   "%add_ln13_2 = add i64 %zext_ln13_2, i64 %y_read" [src/func.cc:13]   --->   Operation 233 'add' 'add_ln13_2' <Predicate = (!icmp_ln12)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln13_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln13_2, i32 2, i32 63" [src/func.cc:13]   --->   Operation 234 'partselect' 'trunc_ln13_5' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln13_3 = sext i62 %trunc_ln13_5" [src/func.cc:13]   --->   Operation 235 'sext' 'sext_ln13_3' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln13_3" [src/func.cc:13]   --->   Operation 236 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln13_2 = trunc i64 %add_ln13_2" [src/func.cc:13]   --->   Operation 237 'trunc' 'trunc_ln13_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.55>
ST_6 : Operation 238 [71/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 238 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.55>
ST_7 : Operation 239 [70/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 239 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 240 [71/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 240 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.55>
ST_8 : Operation 241 [69/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 241 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 242 [70/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 242 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.55>
ST_9 : Operation 243 [68/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 243 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 244 [69/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 244 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.55>
ST_10 : Operation 245 [67/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 245 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 246 [68/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 246 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.55>
ST_11 : Operation 247 [66/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 247 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 248 [67/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 248 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.55>
ST_12 : Operation 249 [65/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 249 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 250 [66/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 250 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.55>
ST_13 : Operation 251 [64/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 251 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 252 [65/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 252 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.55>
ST_14 : Operation 253 [63/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 253 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 254 [64/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 254 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.55>
ST_15 : Operation 255 [62/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 255 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 256 [63/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 256 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.55>
ST_16 : Operation 257 [61/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 257 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 258 [62/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 258 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.55>
ST_17 : Operation 259 [60/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 259 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 260 [61/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 260 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.55>
ST_18 : Operation 261 [59/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 261 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 262 [60/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 262 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.55>
ST_19 : Operation 263 [58/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 263 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 264 [59/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 264 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.55>
ST_20 : Operation 265 [57/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 265 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 266 [58/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 266 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.55>
ST_21 : Operation 267 [56/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 267 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 268 [57/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 268 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.55>
ST_22 : Operation 269 [55/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 269 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 270 [56/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 270 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.55>
ST_23 : Operation 271 [54/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 271 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 272 [55/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 272 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.55>
ST_24 : Operation 273 [53/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 273 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 274 [54/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 274 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.55>
ST_25 : Operation 275 [52/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 275 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 276 [53/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 276 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.55>
ST_26 : Operation 277 [51/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 277 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 278 [52/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 278 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.55>
ST_27 : Operation 279 [50/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 279 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 280 [51/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 280 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.55>
ST_28 : Operation 281 [49/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 281 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 282 [50/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 282 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.55>
ST_29 : Operation 283 [48/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 283 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 284 [49/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 284 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.55>
ST_30 : Operation 285 [47/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 285 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 286 [48/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 286 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.55>
ST_31 : Operation 287 [46/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 287 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 288 [47/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 288 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.55>
ST_32 : Operation 289 [45/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 289 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 290 [46/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 290 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.55>
ST_33 : Operation 291 [44/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 291 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 292 [45/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 292 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.55>
ST_34 : Operation 293 [43/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 293 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 294 [44/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 294 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.55>
ST_35 : Operation 295 [42/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 295 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 296 [43/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 296 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.55>
ST_36 : Operation 297 [41/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 297 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 298 [42/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 298 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.55>
ST_37 : Operation 299 [40/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 299 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 300 [41/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 300 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.55>
ST_38 : Operation 301 [39/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 301 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 302 [40/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 302 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.55>
ST_39 : Operation 303 [38/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 303 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 304 [39/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 304 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.55>
ST_40 : Operation 305 [37/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 305 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 306 [38/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 306 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.55>
ST_41 : Operation 307 [36/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 307 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 308 [37/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 308 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.55>
ST_42 : Operation 309 [35/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 309 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 310 [36/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 310 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.55>
ST_43 : Operation 311 [34/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 311 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 312 [35/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 312 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.55>
ST_44 : Operation 313 [33/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 313 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 314 [34/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 314 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.55>
ST_45 : Operation 315 [32/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 315 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 316 [33/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 316 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.55>
ST_46 : Operation 317 [31/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 317 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 318 [32/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 318 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.55>
ST_47 : Operation 319 [30/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 319 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 320 [31/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 320 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.55>
ST_48 : Operation 321 [29/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 321 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 322 [30/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 322 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.55>
ST_49 : Operation 323 [28/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 323 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 324 [29/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 324 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.55>
ST_50 : Operation 325 [27/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 325 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 326 [28/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 326 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.55>
ST_51 : Operation 327 [26/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 327 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 328 [27/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 328 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.55>
ST_52 : Operation 329 [25/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 329 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 330 [26/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 330 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.55>
ST_53 : Operation 331 [24/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 331 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 332 [25/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 332 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.55>
ST_54 : Operation 333 [23/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 333 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 334 [24/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 334 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.55>
ST_55 : Operation 335 [22/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 335 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 336 [23/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 336 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.55>
ST_56 : Operation 337 [21/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 337 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 338 [22/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 338 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.55>
ST_57 : Operation 339 [20/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 339 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 340 [21/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 340 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.55>
ST_58 : Operation 341 [19/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 341 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 342 [20/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 342 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.55>
ST_59 : Operation 343 [18/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 343 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 344 [19/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 344 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.55>
ST_60 : Operation 345 [17/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 345 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 346 [18/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 346 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.55>
ST_61 : Operation 347 [16/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 347 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 348 [17/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 348 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.55>
ST_62 : Operation 349 [15/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 349 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 350 [16/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 350 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.55>
ST_63 : Operation 351 [14/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 351 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 352 [15/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 352 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.55>
ST_64 : Operation 353 [13/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 353 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 354 [14/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 354 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.55>
ST_65 : Operation 355 [12/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 355 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 356 [13/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 356 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.55>
ST_66 : Operation 357 [11/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 357 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 358 [12/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 358 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.55>
ST_67 : Operation 359 [10/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 359 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 360 [11/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 360 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.55>
ST_68 : Operation 361 [9/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 361 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 362 [10/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 362 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.55>
ST_69 : Operation 363 [8/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 363 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 364 [9/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 364 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.55>
ST_70 : Operation 365 [7/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 365 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 366 [8/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 366 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.55>
ST_71 : Operation 367 [6/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 367 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 368 [7/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 368 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.55>
ST_72 : Operation 369 [5/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 369 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 370 [6/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 370 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 2.55>
ST_73 : Operation 371 [4/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 371 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 372 [5/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 372 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 2.55>
ST_74 : Operation 373 [3/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 373 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 374 [4/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 374 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 2.55>
ST_75 : Operation 375 [2/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 375 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 376 [3/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 376 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 2.55>
ST_76 : Operation 377 [1/71] (2.55ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/func.cc:13]   --->   Operation 377 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 378 [2/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 378 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 2.55>
ST_77 : Operation 379 [1/1] (2.55ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1" [src/func.cc:13]   --->   Operation 379 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 380 [1/71] (2.55ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/func.cc:13]   --->   Operation 380 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 2.55>
ST_78 : Operation 381 [1/1] (0.00ns)   --->   "%shl_ln13_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln13, i3 0" [src/func.cc:13]   --->   Operation 381 'bitconcatenate' 'shl_ln13_1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i5 %shl_ln13_1" [src/func.cc:13]   --->   Operation 382 'zext' 'zext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 383 [1/1] (1.05ns)   --->   "%lshr_ln13 = lshr i32 %gmem_addr_1_read, i32 %zext_ln13_1" [src/func.cc:13]   --->   Operation 383 'lshr' 'lshr_ln13' <Predicate = true> <Delay = 1.05> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln13_1 = trunc i32 %lshr_ln13" [src/func.cc:13]   --->   Operation 384 'trunc' 'trunc_ln13_1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 385 [1/1] (2.55ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2" [src/func.cc:13]   --->   Operation 385 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 78> <Delay = 2.04>
ST_79 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i16 %trunc_ln13_1" [src/func.cc:13]   --->   Operation 386 'sext' 'sext_ln13' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 387 [1/1] (0.00ns)   --->   "%shl_ln13_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln13_2, i3 0" [src/func.cc:13]   --->   Operation 387 'bitconcatenate' 'shl_ln13_3' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln13_3 = zext i5 %shl_ln13_3" [src/func.cc:13]   --->   Operation 388 'zext' 'zext_ln13_3' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 389 [1/1] (1.05ns)   --->   "%lshr_ln13_1 = lshr i32 %gmem_addr_2_read, i32 %zext_ln13_3" [src/func.cc:13]   --->   Operation 389 'lshr' 'lshr_ln13_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln13_3 = trunc i32 %lshr_ln13_1" [src/func.cc:13]   --->   Operation 390 'trunc' 'trunc_ln13_3' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln13_1 = sext i16 %trunc_ln13_3" [src/func.cc:13]   --->   Operation 391 'sext' 'sext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 392 [3/3] (0.99ns) (grouped into DSP with root node sum_1)   --->   "%mul_ln13 = mul i32 %sext_ln13_1, i32 %sext_ln13" [src/func.cc:13]   --->   Operation 392 'mul' 'mul_ln13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 80 <SV = 79> <Delay = 0.99>
ST_80 : Operation 393 [2/3] (0.99ns) (grouped into DSP with root node sum_1)   --->   "%mul_ln13 = mul i32 %sext_ln13_1, i32 %sext_ln13" [src/func.cc:13]   --->   Operation 393 'mul' 'mul_ln13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 81 <SV = 80> <Delay = 0.64>
ST_81 : Operation 394 [1/3] (0.00ns) (grouped into DSP with root node sum_1)   --->   "%mul_ln13 = mul i32 %sext_ln13_1, i32 %sext_ln13" [src/func.cc:13]   --->   Operation 394 'mul' 'mul_ln13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 395 [2/2] (0.64ns) (root node of the DSP)   --->   "%sum_1 = add i32 %mul_ln13, i32 %sum" [src/func.cc:13]   --->   Operation 395 'add' 'sum_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 82 <SV = 81> <Delay = 0.64>
ST_82 : Operation 396 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/func.cc:12]   --->   Operation 396 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 397 [1/2] (0.64ns) (root node of the DSP)   --->   "%sum_1 = add i32 %mul_ln13, i32 %sum" [src/func.cc:13]   --->   Operation 397 'add' 'sum_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc" [src/func.cc:12]   --->   Operation 398 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>

State 83 <SV = 5> <Delay = 2.55>
ST_83 : Operation 399 [1/1] (2.55ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %sum, i4 15" [src/func.cc:15]   --->   Operation 399 'write' 'write_ln15' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 400 [1/1] (0.00ns)   --->   "%br_ln9 = br void %VITIS_LOOP_12_3" [src/func.cc:9]   --->   Operation 400 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>

State 84 <SV = 4> <Delay = 2.55>
ST_84 : Operation 401 [68/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 401 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 5> <Delay = 2.55>
ST_85 : Operation 402 [67/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 402 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 6> <Delay = 2.55>
ST_86 : Operation 403 [66/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 403 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 7> <Delay = 2.55>
ST_87 : Operation 404 [65/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 404 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 8> <Delay = 2.55>
ST_88 : Operation 405 [64/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 405 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 9> <Delay = 2.55>
ST_89 : Operation 406 [63/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 406 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 10> <Delay = 2.55>
ST_90 : Operation 407 [62/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 407 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 11> <Delay = 2.55>
ST_91 : Operation 408 [61/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 408 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 12> <Delay = 2.55>
ST_92 : Operation 409 [60/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 409 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 13> <Delay = 2.55>
ST_93 : Operation 410 [59/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 410 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 14> <Delay = 2.55>
ST_94 : Operation 411 [58/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 411 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 15> <Delay = 2.55>
ST_95 : Operation 412 [57/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 412 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 16> <Delay = 2.55>
ST_96 : Operation 413 [56/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 413 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 17> <Delay = 2.55>
ST_97 : Operation 414 [55/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 414 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 18> <Delay = 2.55>
ST_98 : Operation 415 [54/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 415 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 19> <Delay = 2.55>
ST_99 : Operation 416 [53/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 416 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 20> <Delay = 2.55>
ST_100 : Operation 417 [52/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 417 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 21> <Delay = 2.55>
ST_101 : Operation 418 [51/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 418 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 22> <Delay = 2.55>
ST_102 : Operation 419 [50/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 419 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 23> <Delay = 2.55>
ST_103 : Operation 420 [49/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 420 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 24> <Delay = 2.55>
ST_104 : Operation 421 [48/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 421 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 25> <Delay = 2.55>
ST_105 : Operation 422 [47/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 422 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 26> <Delay = 2.55>
ST_106 : Operation 423 [46/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 423 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 27> <Delay = 2.55>
ST_107 : Operation 424 [45/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 424 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 28> <Delay = 2.55>
ST_108 : Operation 425 [44/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 425 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 29> <Delay = 2.55>
ST_109 : Operation 426 [43/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 426 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 30> <Delay = 2.55>
ST_110 : Operation 427 [42/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 427 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 31> <Delay = 2.55>
ST_111 : Operation 428 [41/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 428 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 32> <Delay = 2.55>
ST_112 : Operation 429 [40/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 429 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 33> <Delay = 2.55>
ST_113 : Operation 430 [39/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 430 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 34> <Delay = 2.55>
ST_114 : Operation 431 [38/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 431 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 35> <Delay = 2.55>
ST_115 : Operation 432 [37/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 432 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 36> <Delay = 2.55>
ST_116 : Operation 433 [36/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 433 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 37> <Delay = 2.55>
ST_117 : Operation 434 [35/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 434 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 38> <Delay = 2.55>
ST_118 : Operation 435 [34/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 435 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 39> <Delay = 2.55>
ST_119 : Operation 436 [33/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 436 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 40> <Delay = 2.55>
ST_120 : Operation 437 [32/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 437 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 41> <Delay = 2.55>
ST_121 : Operation 438 [31/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 438 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 42> <Delay = 2.55>
ST_122 : Operation 439 [30/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 439 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 43> <Delay = 2.55>
ST_123 : Operation 440 [29/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 440 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 44> <Delay = 2.55>
ST_124 : Operation 441 [28/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 441 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 45> <Delay = 2.55>
ST_125 : Operation 442 [27/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 442 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 46> <Delay = 2.55>
ST_126 : Operation 443 [26/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 443 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 47> <Delay = 2.55>
ST_127 : Operation 444 [25/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 444 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 48> <Delay = 2.55>
ST_128 : Operation 445 [24/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 445 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 49> <Delay = 2.55>
ST_129 : Operation 446 [23/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 446 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 50> <Delay = 2.55>
ST_130 : Operation 447 [22/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 447 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 51> <Delay = 2.55>
ST_131 : Operation 448 [21/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 448 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 52> <Delay = 2.55>
ST_132 : Operation 449 [20/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 449 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 53> <Delay = 2.55>
ST_133 : Operation 450 [19/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 450 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 54> <Delay = 2.55>
ST_134 : Operation 451 [18/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 451 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 55> <Delay = 2.55>
ST_135 : Operation 452 [17/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 452 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 56> <Delay = 2.55>
ST_136 : Operation 453 [16/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 453 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 57> <Delay = 2.55>
ST_137 : Operation 454 [15/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 454 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 58> <Delay = 2.55>
ST_138 : Operation 455 [14/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 455 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 59> <Delay = 2.55>
ST_139 : Operation 456 [13/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 456 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 60> <Delay = 2.55>
ST_140 : Operation 457 [12/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 457 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 141 <SV = 61> <Delay = 2.55>
ST_141 : Operation 458 [11/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 458 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 142 <SV = 62> <Delay = 2.55>
ST_142 : Operation 459 [10/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 459 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 63> <Delay = 2.55>
ST_143 : Operation 460 [9/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 460 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 64> <Delay = 2.55>
ST_144 : Operation 461 [8/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 461 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 65> <Delay = 2.55>
ST_145 : Operation 462 [7/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 462 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 146 <SV = 66> <Delay = 2.55>
ST_146 : Operation 463 [6/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 463 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 147 <SV = 67> <Delay = 2.55>
ST_147 : Operation 464 [5/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 464 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 148 <SV = 68> <Delay = 2.55>
ST_148 : Operation 465 [4/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 465 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 149 <SV = 69> <Delay = 2.55>
ST_149 : Operation 466 [3/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 466 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 150 <SV = 70> <Delay = 2.55>
ST_150 : Operation 467 [2/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 467 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 151 <SV = 71> <Delay = 2.55>
ST_151 : Operation 468 [1/68] (2.55ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/func.cc:8]   --->   Operation 468 'writeresp' 'empty_25' <Predicate = true> <Delay = 2.55> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 469 [1/1] (0.00ns)   --->   "%br_ln8 = br void %VITIS_LOOP_9_2" [src/func.cc:8]   --->   Operation 469 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.500ns, clock uncertainty: 0.945ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('z_read', src/func.cc:3) on port 'z' (src/func.cc:3) [31]  (1.000 ns)

 <State 2>: 1.147ns
The critical path consists of the following:
	'load' operation 32 bit ('phi_mul1_load', src/func.cc:8) on local variable 'phi_mul1' [43]  (0.000 ns)
	'add' operation 64 bit ('empty', src/func.cc:8) [54]  (1.147 ns)

 <State 3>: 2.555ns
The critical path consists of the following:
	bus request operation ('empty_24', src/func.cc:9) on port 'gmem' (src/func.cc:9) [60]  (2.555 ns)

 <State 4>: 1.267ns
The critical path consists of the following:
	'phi' operation 32 bit ('j', src/func.cc:15) with incoming values : ('add_ln9', src/func.cc:9) [63]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln9', src/func.cc:9) [64]  (0.880 ns)
	blocking operation 0.387 ns on control path)

 <State 5>: 2.027ns
The critical path consists of the following:
	'phi' operation 32 bit ('phi_mul', src/func.cc:13) with incoming values : ('add_ln13_4', src/func.cc:13) [74]  (0.000 ns)
	'add' operation 32 bit ('add_ln13', src/func.cc:13) [81]  (0.880 ns)
	'add' operation 64 bit ('add_ln13_2', src/func.cc:13) [99]  (1.147 ns)

 <State 6>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 7>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 8>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 9>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 10>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 11>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 12>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 13>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 14>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 15>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 16>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 17>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 18>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 19>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 20>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 21>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 22>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 23>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 24>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 25>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 26>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 27>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 28>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 29>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 30>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 31>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 32>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 33>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 34>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 35>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 36>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 37>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 38>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 39>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 40>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 41>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 42>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 43>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 44>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 45>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 46>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 47>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 48>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 49>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 50>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 51>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 52>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 53>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 54>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 55>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 56>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 57>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 58>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 59>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 60>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 61>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 62>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 63>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 64>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 65>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 66>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 67>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 68>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 69>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 70>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 71>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 72>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 73>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 74>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 75>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 76>: 2.555ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/func.cc:13) on port 'gmem' (src/func.cc:13) [89]  (2.555 ns)

 <State 77>: 2.555ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', src/func.cc:13) on port 'gmem' (src/func.cc:13) [90]  (2.555 ns)

 <State 78>: 2.555ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read', src/func.cc:13) on port 'gmem' (src/func.cc:13) [104]  (2.555 ns)

 <State 79>: 2.049ns
The critical path consists of the following:
	'lshr' operation 32 bit ('lshr_ln13_1', src/func.cc:13) [108]  (1.053 ns)
	'mul' operation 32 bit of DSP[112] ('mul_ln13', src/func.cc:13) [111]  (0.996 ns)

 <State 80>: 0.996ns
The critical path consists of the following:
	'mul' operation 32 bit of DSP[112] ('mul_ln13', src/func.cc:13) [111]  (0.996 ns)

 <State 81>: 0.645ns
The critical path consists of the following:
	'mul' operation 32 bit of DSP[112] ('mul_ln13', src/func.cc:13) [111]  (0.000 ns)
	'add' operation 32 bit of DSP[112] ('sum', src/func.cc:13) [112]  (0.645 ns)

 <State 82>: 0.645ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[112] ('sum', src/func.cc:13) [112]  (0.645 ns)

 <State 83>: 2.555ns
The critical path consists of the following:
	bus write operation ('write_ln15', src/func.cc:15) on port 'gmem' (src/func.cc:15) [115]  (2.555 ns)

 <State 84>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 85>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 86>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 87>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 88>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 89>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 90>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 91>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 92>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 93>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 94>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 95>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 96>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 97>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 98>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 99>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 100>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 101>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 102>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 103>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 104>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 105>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 106>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 107>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 108>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 109>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 110>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 111>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 112>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 113>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 114>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 115>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 116>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 117>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 118>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 119>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 120>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 121>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 122>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 123>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 124>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 125>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 126>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 127>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 128>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 129>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 130>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 131>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 132>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 133>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 134>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 135>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 136>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 137>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 138>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 139>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 140>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 141>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 142>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 143>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 144>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 145>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 146>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 147>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 148>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 149>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 150>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)

 <State 151>: 2.555ns
The critical path consists of the following:
	bus response operation ('empty_25', src/func.cc:8) on port 'gmem' (src/func.cc:8) [118]  (2.555 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
