;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	ADD 210, 60
	ADD 210, 60
	SUB #72, @200
	SUB @8, @502
	DJN 270, 60
	SUB 812, @710
	SUB @0, @3
	JMN 0, #2
	DJN 270, 60
	SUB #72, @300
	SUB @-127, 100
	MOV -7, <-20
	SUB @127, 106
	ADD 270, 61
	ADD 270, 60
	SUB @127, 106
	JMN 8, #502
	JMN <127, 106
	SUB @-127, 100
	SUB @8, @502
	MOV -7, <-20
	JMN <-121, 103
	CMP @127, 106
	MOV -7, <-20
	JMN 0, #2
	JMN 0, #2
	SUB @127, 106
	SUB @127, 106
	JMN -700, -600
	JMN <21, 106
	MOV @0, @2
	MOV -1, <-20
	JMN -207, @-120
	SUB <127, 106
	SPL -700, -606
	SUB @127, 106
	SUB -12, @10
	SPL 0, <853
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	JMN <21, 106
	SUB -12, @10
	SUB -207, <-120
	SUB @-121, 103
