--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml onebitcounter.twx onebitcounter.ncd -o onebitcounter.twr
onebitcounter.pcf

Design file:              onebitcounter.ncd
Physical constraint file: onebitcounter.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1135 paths analyzed, 168 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.586ns.
--------------------------------------------------------------------------------

Paths for end point counter_24 (SLICE_X23Y26.D1), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1 (FF)
  Destination:          counter_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.547ns (Levels of Logic = 8)
  Clock Path Skew:      -0.004ns (0.247 - 0.251)
  Source Clock:         clkin_BUFGP rising at 0.000ns
  Destination Clock:    clkin_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1 to counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y23.CQ      Tcko                  0.391   counter<2>
                                                       counter_1
    SLICE_X22Y21.B3      net (fanout=3)        0.753   counter<1>
    SLICE_X22Y21.COUT    Topcyb                0.380   Mcount_counter_cy<3>
                                                       Mcount_counter_lut<1>_INV_0
                                                       Mcount_counter_cy<3>
    SLICE_X22Y22.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X22Y22.COUT    Tbyp                  0.076   Mcount_counter_cy<7>
                                                       Mcount_counter_cy<7>
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X22Y23.COUT    Tbyp                  0.076   Mcount_counter_cy<11>
                                                       Mcount_counter_cy<11>
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   Mcount_counter_cy<11>
    SLICE_X22Y24.COUT    Tbyp                  0.076   Mcount_counter_cy<15>
                                                       Mcount_counter_cy<15>
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X22Y25.COUT    Tbyp                  0.076   Mcount_counter_cy<19>
                                                       Mcount_counter_cy<19>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X22Y26.COUT    Tbyp                  0.076   Mcount_counter_cy<23>
                                                       Mcount_counter_cy<23>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X22Y27.AMUX    Tcina                 0.202   Result<26>
                                                       Mcount_counter_xor<26>
    SLICE_X23Y26.D1      net (fanout=1)        1.022   Result<24>
    SLICE_X23Y26.CLK     Tas                   0.322   counter<24>
                                                       counter_24_glue_set
                                                       counter_24
    -------------------------------------------------  ---------------------------
    Total                                      3.547ns (1.675ns logic, 1.872ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.403ns (Levels of Logic = 8)
  Clock Path Skew:      -0.004ns (0.247 - 0.251)
  Source Clock:         clkin_BUFGP rising at 0.000ns
  Destination Clock:    clkin_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_0 to counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y23.AQ      Tcko                  0.391   counter<2>
                                                       counter_0
    SLICE_X22Y21.A5      net (fanout=3)        0.610   counter<0>
    SLICE_X22Y21.COUT    Topcya                0.379   Mcount_counter_cy<3>
                                                       counter<0>_rt
                                                       Mcount_counter_cy<3>
    SLICE_X22Y22.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X22Y22.COUT    Tbyp                  0.076   Mcount_counter_cy<7>
                                                       Mcount_counter_cy<7>
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X22Y23.COUT    Tbyp                  0.076   Mcount_counter_cy<11>
                                                       Mcount_counter_cy<11>
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   Mcount_counter_cy<11>
    SLICE_X22Y24.COUT    Tbyp                  0.076   Mcount_counter_cy<15>
                                                       Mcount_counter_cy<15>
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X22Y25.COUT    Tbyp                  0.076   Mcount_counter_cy<19>
                                                       Mcount_counter_cy<19>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X22Y26.COUT    Tbyp                  0.076   Mcount_counter_cy<23>
                                                       Mcount_counter_cy<23>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X22Y27.AMUX    Tcina                 0.202   Result<26>
                                                       Mcount_counter_xor<26>
    SLICE_X23Y26.D1      net (fanout=1)        1.022   Result<24>
    SLICE_X23Y26.CLK     Tas                   0.322   counter<24>
                                                       counter_24_glue_set
                                                       counter_24
    -------------------------------------------------  ---------------------------
    Total                                      3.403ns (1.674ns logic, 1.729ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_2 (FF)
  Destination:          counter_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.385ns (Levels of Logic = 8)
  Clock Path Skew:      -0.004ns (0.247 - 0.251)
  Source Clock:         clkin_BUFGP rising at 0.000ns
  Destination Clock:    clkin_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_2 to counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y23.DQ      Tcko                  0.391   counter<2>
                                                       counter_2
    SLICE_X22Y21.C3      net (fanout=3)        0.694   counter<2>
    SLICE_X22Y21.COUT    Topcyc                0.277   Mcount_counter_cy<3>
                                                       Mcount_counter_lut<2>_INV_0
                                                       Mcount_counter_cy<3>
    SLICE_X22Y22.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X22Y22.COUT    Tbyp                  0.076   Mcount_counter_cy<7>
                                                       Mcount_counter_cy<7>
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X22Y23.COUT    Tbyp                  0.076   Mcount_counter_cy<11>
                                                       Mcount_counter_cy<11>
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   Mcount_counter_cy<11>
    SLICE_X22Y24.COUT    Tbyp                  0.076   Mcount_counter_cy<15>
                                                       Mcount_counter_cy<15>
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X22Y25.COUT    Tbyp                  0.076   Mcount_counter_cy<19>
                                                       Mcount_counter_cy<19>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X22Y26.COUT    Tbyp                  0.076   Mcount_counter_cy<23>
                                                       Mcount_counter_cy<23>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X22Y27.AMUX    Tcina                 0.202   Result<26>
                                                       Mcount_counter_xor<26>
    SLICE_X23Y26.D1      net (fanout=1)        1.022   Result<24>
    SLICE_X23Y26.CLK     Tas                   0.322   counter<24>
                                                       counter_24_glue_set
                                                       counter_24
    -------------------------------------------------  ---------------------------
    Total                                      3.385ns (1.572ns logic, 1.813ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Paths for end point counter_25 (SLICE_X23Y27.A2), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1 (FF)
  Destination:          counter_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.247ns (Levels of Logic = 8)
  Clock Path Skew:      -0.002ns (0.249 - 0.251)
  Source Clock:         clkin_BUFGP rising at 0.000ns
  Destination Clock:    clkin_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1 to counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y23.CQ      Tcko                  0.391   counter<2>
                                                       counter_1
    SLICE_X22Y21.B3      net (fanout=3)        0.753   counter<1>
    SLICE_X22Y21.COUT    Topcyb                0.380   Mcount_counter_cy<3>
                                                       Mcount_counter_lut<1>_INV_0
                                                       Mcount_counter_cy<3>
    SLICE_X22Y22.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X22Y22.COUT    Tbyp                  0.076   Mcount_counter_cy<7>
                                                       Mcount_counter_cy<7>
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X22Y23.COUT    Tbyp                  0.076   Mcount_counter_cy<11>
                                                       Mcount_counter_cy<11>
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   Mcount_counter_cy<11>
    SLICE_X22Y24.COUT    Tbyp                  0.076   Mcount_counter_cy<15>
                                                       Mcount_counter_cy<15>
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X22Y25.COUT    Tbyp                  0.076   Mcount_counter_cy<19>
                                                       Mcount_counter_cy<19>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X22Y26.COUT    Tbyp                  0.076   Mcount_counter_cy<23>
                                                       Mcount_counter_cy<23>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X22Y27.BMUX    Tcinb                 0.292   Result<26>
                                                       Mcount_counter_xor<26>
    SLICE_X23Y27.A2      net (fanout=1)        0.632   Result<25>
    SLICE_X23Y27.CLK     Tas                   0.322   counter<26>
                                                       counter_25_rstpot
                                                       counter_25
    -------------------------------------------------  ---------------------------
    Total                                      3.247ns (1.765ns logic, 1.482ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.103ns (Levels of Logic = 8)
  Clock Path Skew:      -0.002ns (0.249 - 0.251)
  Source Clock:         clkin_BUFGP rising at 0.000ns
  Destination Clock:    clkin_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_0 to counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y23.AQ      Tcko                  0.391   counter<2>
                                                       counter_0
    SLICE_X22Y21.A5      net (fanout=3)        0.610   counter<0>
    SLICE_X22Y21.COUT    Topcya                0.379   Mcount_counter_cy<3>
                                                       counter<0>_rt
                                                       Mcount_counter_cy<3>
    SLICE_X22Y22.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X22Y22.COUT    Tbyp                  0.076   Mcount_counter_cy<7>
                                                       Mcount_counter_cy<7>
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X22Y23.COUT    Tbyp                  0.076   Mcount_counter_cy<11>
                                                       Mcount_counter_cy<11>
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   Mcount_counter_cy<11>
    SLICE_X22Y24.COUT    Tbyp                  0.076   Mcount_counter_cy<15>
                                                       Mcount_counter_cy<15>
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X22Y25.COUT    Tbyp                  0.076   Mcount_counter_cy<19>
                                                       Mcount_counter_cy<19>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X22Y26.COUT    Tbyp                  0.076   Mcount_counter_cy<23>
                                                       Mcount_counter_cy<23>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X22Y27.BMUX    Tcinb                 0.292   Result<26>
                                                       Mcount_counter_xor<26>
    SLICE_X23Y27.A2      net (fanout=1)        0.632   Result<25>
    SLICE_X23Y27.CLK     Tas                   0.322   counter<26>
                                                       counter_25_rstpot
                                                       counter_25
    -------------------------------------------------  ---------------------------
    Total                                      3.103ns (1.764ns logic, 1.339ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_2 (FF)
  Destination:          counter_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.085ns (Levels of Logic = 8)
  Clock Path Skew:      -0.002ns (0.249 - 0.251)
  Source Clock:         clkin_BUFGP rising at 0.000ns
  Destination Clock:    clkin_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_2 to counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y23.DQ      Tcko                  0.391   counter<2>
                                                       counter_2
    SLICE_X22Y21.C3      net (fanout=3)        0.694   counter<2>
    SLICE_X22Y21.COUT    Topcyc                0.277   Mcount_counter_cy<3>
                                                       Mcount_counter_lut<2>_INV_0
                                                       Mcount_counter_cy<3>
    SLICE_X22Y22.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X22Y22.COUT    Tbyp                  0.076   Mcount_counter_cy<7>
                                                       Mcount_counter_cy<7>
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X22Y23.COUT    Tbyp                  0.076   Mcount_counter_cy<11>
                                                       Mcount_counter_cy<11>
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   Mcount_counter_cy<11>
    SLICE_X22Y24.COUT    Tbyp                  0.076   Mcount_counter_cy<15>
                                                       Mcount_counter_cy<15>
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X22Y25.COUT    Tbyp                  0.076   Mcount_counter_cy<19>
                                                       Mcount_counter_cy<19>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X22Y26.COUT    Tbyp                  0.076   Mcount_counter_cy<23>
                                                       Mcount_counter_cy<23>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X22Y27.BMUX    Tcinb                 0.292   Result<26>
                                                       Mcount_counter_xor<26>
    SLICE_X23Y27.A2      net (fanout=1)        0.632   Result<25>
    SLICE_X23Y27.CLK     Tas                   0.322   counter<26>
                                                       counter_25_rstpot
                                                       counter_25
    -------------------------------------------------  ---------------------------
    Total                                      3.085ns (1.662ns logic, 1.423ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point counter_21 (SLICE_X23Y26.A2), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1 (FF)
  Destination:          counter_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.168ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.247 - 0.251)
  Source Clock:         clkin_BUFGP rising at 0.000ns
  Destination Clock:    clkin_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1 to counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y23.CQ      Tcko                  0.391   counter<2>
                                                       counter_1
    SLICE_X22Y21.B3      net (fanout=3)        0.753   counter<1>
    SLICE_X22Y21.COUT    Topcyb                0.380   Mcount_counter_cy<3>
                                                       Mcount_counter_lut<1>_INV_0
                                                       Mcount_counter_cy<3>
    SLICE_X22Y22.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X22Y22.COUT    Tbyp                  0.076   Mcount_counter_cy<7>
                                                       Mcount_counter_cy<7>
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X22Y23.COUT    Tbyp                  0.076   Mcount_counter_cy<11>
                                                       Mcount_counter_cy<11>
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   Mcount_counter_cy<11>
    SLICE_X22Y24.COUT    Tbyp                  0.076   Mcount_counter_cy<15>
                                                       Mcount_counter_cy<15>
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X22Y25.COUT    Tbyp                  0.076   Mcount_counter_cy<19>
                                                       Mcount_counter_cy<19>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X22Y26.BMUX    Tcinb                 0.292   Mcount_counter_cy<23>
                                                       Mcount_counter_cy<23>
    SLICE_X23Y26.A2      net (fanout=1)        0.632   Result<21>
    SLICE_X23Y26.CLK     Tas                   0.322   counter<24>
                                                       counter_21_glue_set
                                                       counter_21
    -------------------------------------------------  ---------------------------
    Total                                      3.168ns (1.689ns logic, 1.479ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.024ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.247 - 0.251)
  Source Clock:         clkin_BUFGP rising at 0.000ns
  Destination Clock:    clkin_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_0 to counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y23.AQ      Tcko                  0.391   counter<2>
                                                       counter_0
    SLICE_X22Y21.A5      net (fanout=3)        0.610   counter<0>
    SLICE_X22Y21.COUT    Topcya                0.379   Mcount_counter_cy<3>
                                                       counter<0>_rt
                                                       Mcount_counter_cy<3>
    SLICE_X22Y22.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X22Y22.COUT    Tbyp                  0.076   Mcount_counter_cy<7>
                                                       Mcount_counter_cy<7>
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X22Y23.COUT    Tbyp                  0.076   Mcount_counter_cy<11>
                                                       Mcount_counter_cy<11>
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   Mcount_counter_cy<11>
    SLICE_X22Y24.COUT    Tbyp                  0.076   Mcount_counter_cy<15>
                                                       Mcount_counter_cy<15>
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X22Y25.COUT    Tbyp                  0.076   Mcount_counter_cy<19>
                                                       Mcount_counter_cy<19>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X22Y26.BMUX    Tcinb                 0.292   Mcount_counter_cy<23>
                                                       Mcount_counter_cy<23>
    SLICE_X23Y26.A2      net (fanout=1)        0.632   Result<21>
    SLICE_X23Y26.CLK     Tas                   0.322   counter<24>
                                                       counter_21_glue_set
                                                       counter_21
    -------------------------------------------------  ---------------------------
    Total                                      3.024ns (1.688ns logic, 1.336ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_2 (FF)
  Destination:          counter_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.006ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.247 - 0.251)
  Source Clock:         clkin_BUFGP rising at 0.000ns
  Destination Clock:    clkin_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_2 to counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y23.DQ      Tcko                  0.391   counter<2>
                                                       counter_2
    SLICE_X22Y21.C3      net (fanout=3)        0.694   counter<2>
    SLICE_X22Y21.COUT    Topcyc                0.277   Mcount_counter_cy<3>
                                                       Mcount_counter_lut<2>_INV_0
                                                       Mcount_counter_cy<3>
    SLICE_X22Y22.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X22Y22.COUT    Tbyp                  0.076   Mcount_counter_cy<7>
                                                       Mcount_counter_cy<7>
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X22Y23.COUT    Tbyp                  0.076   Mcount_counter_cy<11>
                                                       Mcount_counter_cy<11>
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   Mcount_counter_cy<11>
    SLICE_X22Y24.COUT    Tbyp                  0.076   Mcount_counter_cy<15>
                                                       Mcount_counter_cy<15>
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X22Y25.COUT    Tbyp                  0.076   Mcount_counter_cy<19>
                                                       Mcount_counter_cy<19>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X22Y26.BMUX    Tcinb                 0.292   Mcount_counter_cy<23>
                                                       Mcount_counter_cy<23>
    SLICE_X23Y26.A2      net (fanout=1)        0.632   Result<21>
    SLICE_X23Y26.CLK     Tas                   0.322   counter<24>
                                                       counter_21_glue_set
                                                       counter_21
    -------------------------------------------------  ---------------------------
    Total                                      3.006ns (1.586ns logic, 1.420ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clk (SLICE_X21Y24.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk (FF)
  Destination:          clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkin_BUFGP rising at 10.000ns
  Destination Clock:    clkin_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk to clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y24.AQ      Tcko                  0.198   clk_OBUF
                                                       clk
    SLICE_X21Y24.A6      net (fanout=2)        0.025   clk_OBUF
    SLICE_X21Y24.CLK     Tah         (-Th)    -0.215   clk_OBUF
                                                       clk_rstpot
                                                       clk
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point counter_5 (SLICE_X23Y23.C6), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.736ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_4 (FF)
  Destination:          counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.736ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkin_BUFGP rising at 10.000ns
  Destination Clock:    clkin_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_4 to counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y23.BQ      Tcko                  0.198   counter<5>
                                                       counter_4
    SLICE_X23Y23.D4      net (fanout=3)        0.116   counter<4>
    SLICE_X23Y23.D       Tilo                  0.156   counter<5>
                                                       counter[31]_GND_1_o_equal_2_o<31>1
    SLICE_X23Y23.C6      net (fanout=15)       0.051   counter[31]_GND_1_o_equal_2_o<31>
    SLICE_X23Y23.CLK     Tah         (-Th)    -0.215   counter<5>
                                                       counter_5_glue_set
                                                       counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.736ns (0.569ns logic, 0.167ns route)
                                                       (77.3% logic, 22.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.776ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_1 (FF)
  Destination:          counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 2)
  Clock Path Skew:      0.009ns (0.076 - 0.067)
  Source Clock:         clkin_BUFGP rising at 10.000ns
  Destination Clock:    clkin_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_1 to counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y23.CQ      Tcko                  0.198   counter<2>
                                                       counter_1
    SLICE_X23Y23.D6      net (fanout=3)        0.165   counter<1>
    SLICE_X23Y23.D       Tilo                  0.156   counter<5>
                                                       counter[31]_GND_1_o_equal_2_o<31>1
    SLICE_X23Y23.C6      net (fanout=15)       0.051   counter[31]_GND_1_o_equal_2_o<31>
    SLICE_X23Y23.CLK     Tah         (-Th)    -0.215   counter<5>
                                                       counter_5_glue_set
                                                       counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.569ns logic, 0.216ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.887ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_5 (FF)
  Destination:          counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.887ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkin_BUFGP rising at 10.000ns
  Destination Clock:    clkin_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_5 to counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y23.CQ      Tcko                  0.198   counter<5>
                                                       counter_5
    SLICE_X23Y23.D1      net (fanout=3)        0.267   counter<5>
    SLICE_X23Y23.D       Tilo                  0.156   counter<5>
                                                       counter[31]_GND_1_o_equal_2_o<31>1
    SLICE_X23Y23.C6      net (fanout=15)       0.051   counter[31]_GND_1_o_equal_2_o<31>
    SLICE_X23Y23.CLK     Tah         (-Th)    -0.215   counter<5>
                                                       counter_5_glue_set
                                                       counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.887ns (0.569ns logic, 0.318ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Paths for end point counter_7 (SLICE_X18Y23.C6), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.828ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_4 (FF)
  Destination:          counter_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.822ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.066 - 0.072)
  Source Clock:         clkin_BUFGP rising at 10.000ns
  Destination Clock:    clkin_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_4 to counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y23.BQ      Tcko                  0.198   counter<5>
                                                       counter_4
    SLICE_X20Y23.A6      net (fanout=3)        0.135   counter<4>
    SLICE_X20Y23.A       Tilo                  0.142   counter[31]_GND_1_o_equal_2_o<31>11
                                                       counter[31]_GND_1_o_equal_2_o<31>1_1
    SLICE_X18Y23.C6      net (fanout=13)       0.150   counter[31]_GND_1_o_equal_2_o<31>11
    SLICE_X18Y23.CLK     Tah         (-Th)    -0.197   counter<8>
                                                       counter_7_glue_set
                                                       counter_7
    -------------------------------------------------  ---------------------------
    Total                                      0.822ns (0.537ns logic, 0.285ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.848ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_2 (FF)
  Destination:          counter_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.847ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.066 - 0.067)
  Source Clock:         clkin_BUFGP rising at 10.000ns
  Destination Clock:    clkin_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_2 to counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y23.DQ      Tcko                  0.198   counter<2>
                                                       counter_2
    SLICE_X20Y23.A3      net (fanout=3)        0.160   counter<2>
    SLICE_X20Y23.A       Tilo                  0.142   counter[31]_GND_1_o_equal_2_o<31>11
                                                       counter[31]_GND_1_o_equal_2_o<31>1_1
    SLICE_X18Y23.C6      net (fanout=13)       0.150   counter[31]_GND_1_o_equal_2_o<31>11
    SLICE_X18Y23.CLK     Tah         (-Th)    -0.197   counter<8>
                                                       counter_7_glue_set
                                                       counter_7
    -------------------------------------------------  ---------------------------
    Total                                      0.847ns (0.537ns logic, 0.310ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.909ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_5 (FF)
  Destination:          counter_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.903ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.066 - 0.072)
  Source Clock:         clkin_BUFGP rising at 10.000ns
  Destination Clock:    clkin_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_5 to counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y23.CQ      Tcko                  0.198   counter<5>
                                                       counter_5
    SLICE_X20Y23.A4      net (fanout=3)        0.216   counter<5>
    SLICE_X20Y23.A       Tilo                  0.142   counter[31]_GND_1_o_equal_2_o<31>11
                                                       counter[31]_GND_1_o_equal_2_o<31>1_1
    SLICE_X18Y23.C6      net (fanout=13)       0.150   counter[31]_GND_1_o_equal_2_o<31>11
    SLICE_X18Y23.CLK     Tah         (-Th)    -0.197   counter<8>
                                                       counter_7_glue_set
                                                       counter_7
    -------------------------------------------------  ---------------------------
    Total                                      0.903ns (0.537ns logic, 0.366ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clkin_BUFGP/BUFG/I0
  Logical resource: clkin_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clkin_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: counter<8>/CLK
  Logical resource: counter_6/CK
  Location pin: SLICE_X18Y23.CLK
  Clock network: clkin_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: counter<8>/CLK
  Logical resource: counter_7/CK
  Location pin: SLICE_X18Y23.CLK
  Clock network: clkin_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkin          |    3.586|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1135 paths, 0 nets, and 265 connections

Design statistics:
   Minimum period:   3.586ns{1}   (Maximum frequency: 278.862MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr 09 11:31:16 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



