Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: P4_BTH.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "P4_BTH.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "P4_BTH"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg225

---- Source Options
Top Module Name                    : P4_BTH
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\alber\Documents\DLPs\Practica2\P4_BTH.v" into library work
Parsing module <P4_BTH>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <P4_BTH>.
WARNING:HDLCompiler:413 - "C:\Users\alber\Documents\DLPs\Practica2\P4_BTH.v" Line 56: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\alber\Documents\DLPs\Practica2\P4_BTH.v" Line 69: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\alber\Documents\DLPs\Practica2\P4_BTH.v" Line 186: Result of 5-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <P4_BTH>.
    Related source file is "C:\Users\alber\Documents\DLPs\Practica2\P4_BTH.v".
        EDO_1 = 2'b00
        EDO_2 = 2'b10
    Found 2-bit register for signal <presentstate>.
    Found 1-bit register for signal <delay>.
    Found 2-bit register for signal <c2>.
    Found 9-bit register for signal <tmp>.
    Found 8-bit register for signal <leds>.
    Found 4-bit register for signal <anode>.
    Found 4-bit register for signal <i>.
    Found 1-bit register for signal <done>.
    Found 8-bit register for signal <dsply>.
    Found 3-bit register for signal <bulb>.
    Found 10-bit register for signal <c>.
    Found finite state machine <FSM_0> for signal <presentstate>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 5                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | capture (rising_edge)                          |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <c[9]_GND_1_o_add_2_OUT> created at line 56.
    Found 2-bit adder for signal <c2[1]_GND_1_o_add_7_OUT> created at line 69.
    Found 4-bit adder for signal <i[3]_GND_1_o_add_61_OUT> created at line 186.
WARNING:Xst:737 - Found 1-bit latch for signal <ste<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ste<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <control>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator greater for signal <c[9]_PWR_1_o_LessThan_2_o> created at line 55
    Found 2-bit comparator greater for signal <GND_1_o_c2[1]_LessThan_7_o> created at line 66
    Found 4-bit comparator greater for signal <n0037> created at line 144
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
	inferred   3 Latch(s).
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <P4_BTH> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 10-bit adder                                          : 1
 2-bit adder                                           : 1
 4-bit adder                                           : 1
# Registers                                            : 10
 1-bit register                                        : 2
 10-bit register                                       : 1
 2-bit register                                        : 1
 3-bit register                                        : 1
 4-bit register                                        : 2
 8-bit register                                        : 2
 9-bit register                                        : 1
# Latches                                              : 3
 1-bit latch                                           : 3
# Comparators                                          : 3
 10-bit comparator greater                             : 1
 2-bit comparator greater                              : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 1
 1-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <anode_0> has a constant value of 0 in block <P4_BTH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <anode_1> has a constant value of 1 in block <P4_BTH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <anode_2> has a constant value of 1 in block <P4_BTH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <anode_3> has a constant value of 1 in block <P4_BTH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <tmp_0> of sequential type is unconnected in block <P4_BTH>.

Synthesizing (advanced) Unit <P4_BTH>.
The following registers are absorbed into counter <c>: 1 register on signal <c>.
The following registers are absorbed into counter <c2>: 1 register on signal <c2>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
Unit <P4_BTH> synthesized (advanced).
WARNING:Xst:2677 - Node <tmp_0> of sequential type is unconnected in block <P4_BTH>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 10-bit up counter                                     : 1
 2-bit up counter                                      : 1
 4-bit up counter                                      : 1
# Registers                                            : 33
 Flip-Flops                                            : 33
# Comparators                                          : 3
 10-bit comparator greater                             : 1
 2-bit comparator greater                              : 1
 4-bit comparator greater                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <anode_0> has a constant value of 0 in block <P4_BTH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <anode_1> has a constant value of 1 in block <P4_BTH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <anode_2> has a constant value of 1 in block <P4_BTH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <anode_3> has a constant value of 1 in block <P4_BTH>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <presentstate[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 10    | 1
-------------------
WARNING:Xst:1294 - Latch <control> is equivalent to a wire in block <P4_BTH>.
WARNING:Xst:1294 - Latch <ste_1> is equivalent to a wire in block <P4_BTH>.
WARNING:Xst:1294 - Latch <ste_0> is equivalent to a wire in block <P4_BTH>.

Optimizing unit <P4_BTH> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block P4_BTH, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 46
 Flip-Flops                                            : 46

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : P4_BTH.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 97
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 9
#      LUT2                        : 2
#      LUT3                        : 13
#      LUT4                        : 15
#      LUT5                        : 10
#      LUT6                        : 25
#      MUXCY                       : 9
#      VCC                         : 1
#      XORCY                       : 10
# FlipFlops/Latches                : 46
#      FD                          : 18
#      FDC                         : 1
#      FDE                         : 19
#      FDRE                        : 8
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 2
#      OBUF                        : 25

Device utilization summary:
---------------------------

Selected Device : 6slx9csg225-2 


Slice Logic Utilization: 
 Number of Slice Registers:              46  out of  11440     0%  
 Number of Slice LUTs:                   76  out of   5720     1%  
    Number used as Logic:                76  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     92
   Number with an unused Flip Flop:      46  out of     92    50%  
   Number with an unused LUT:            16  out of     92    17%  
   Number of fully used LUT-FF pairs:    30  out of     92    32%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of    160    17%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
c2_1_glue_rst(capture<1>1:O)       | BUFG(*)(dsply_0)       | 33    |
clk                                | BUFGP                  | 11    |
delay                              | NONE(c2_0)             | 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.927ns (Maximum Frequency: 202.963MHz)
   Minimum input arrival time before clock: 4.857ns
   Maximum output required time after clock: 5.248ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'c2_1_glue_rst'
  Clock period: 4.927ns (frequency: 202.963MHz)
  Total number of paths / destination ports: 363 / 59
-------------------------------------------------------------------------
Delay:               4.927ns (Levels of Logic = 4)
  Source:            tmp_7 (FF)
  Destination:       bulb_1 (FF)
  Source Clock:      c2_1_glue_rst rising
  Destination Clock: c2_1_glue_rst rising

  Data Path: tmp_7 to bulb_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.525   1.182  tmp_7 (tmp_7)
     LUT3:I2->O            1   0.254   0.682  _n0253_SW0 (N0)
     LUT6:I5->O            3   0.254   0.766  _n0253 (_n0253)
     LUT6:I5->O            1   0.254   0.682  tmp[8]_bulb[2]_select_60_OUT<1> (tmp[8]_bulb[2]_select_60_OUT<1>)
     LUT3:I2->O            1   0.254   0.000  bulb_1_dpot (bulb_1_dpot)
     FDE:D                     0.074          bulb_1
    ----------------------------------------
    Total                      4.927ns (1.615ns logic, 3.312ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.603ns (frequency: 277.546MHz)
  Total number of paths / destination ports: 144 / 11
-------------------------------------------------------------------------
Delay:               3.603ns (Levels of Logic = 2)
  Source:            c_6 (FF)
  Destination:       delay (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: c_6 to delay
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   1.181  c_6 (c_6)
     LUT6:I0->O           11   0.254   1.315  c[9]_PWR_1_o_LessThan_2_o_inv1 (c[9]_PWR_1_o_LessThan_2_o_inv1)
     LUT4:I0->O            1   0.254   0.000  delay_rstpot (delay_rstpot)
     FD:D                      0.074          delay
    ----------------------------------------
    Total                      3.603ns (1.107ns logic, 2.496ns route)
                                       (30.7% logic, 69.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'delay'
  Clock period: 1.683ns (frequency: 594.177MHz)
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Delay:               1.683ns (Levels of Logic = 1)
  Source:            c2_1 (FF)
  Destination:       c2_0 (FF)
  Source Clock:      delay rising
  Destination Clock: delay rising

  Data Path: c2_1 to c2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.834  c2_1 (c2_1)
     LUT2:I0->O            1   0.250   0.000  capture<1>1 (c2_1_glue_rst)
     FD:D                      0.074          c2_1
    ----------------------------------------
    Total                      1.683ns (0.849ns logic, 0.834ns route)
                                       (50.4% logic, 49.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'c2_1_glue_rst'
  Total number of paths / destination ports: 61 / 54
-------------------------------------------------------------------------
Offset:              4.857ns (Levels of Logic = 3)
  Source:            rx (PAD)
  Destination:       leds_0 (FF)
  Destination Clock: c2_1_glue_rst rising

  Data Path: rx to leds_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.328   1.069  rx_IBUF (rx_IBUF)
     LUT3:I0->O            2   0.235   0.726  control1_1 (control1)
     LUT5:I4->O            8   0.254   0.943  _n0155_inv1 (_n0155_inv)
     FDRE:CE                   0.302          leds_0
    ----------------------------------------
    Total                      4.857ns (2.119ns logic, 2.738ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'c2_1_glue_rst'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              5.248ns (Levels of Logic = 2)
  Source:            presentstate_FSM_FFd1 (FF)
  Destination:       ste<1> (PAD)
  Source Clock:      c2_1_glue_rst rising

  Data Path: presentstate_FSM_FFd1 to ste<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.525   0.875  presentstate_FSM_FFd1 (presentstate_FSM_FFd1)
     INV:I->O              1   0.255   0.681  presentstate_presentstate[1]_GND_1_o_equal_21_o1_INV_0 (ste_1_OBUF)
     OBUF:I->O                 2.912          ste_1_OBUF (ste<1>)
    ----------------------------------------
    Total                      5.248ns (3.692ns logic, 1.556ns route)
                                       (70.4% logic, 29.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock c2_1_glue_rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
c2_1_glue_rst  |    4.927|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.603|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock delay
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
delay          |    1.683|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.41 secs
 
--> 

Total memory usage is 4487800 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :    1 (   0 filtered)

