;redcode
;assert 1
	SPL 0, <402
	CMP -277, <-126
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	JMP 0, #2
	MOV 121, 100
	MOV 121, 100
	MOV -4, <-20
	MOV 121, 100
	ADD 210, 60
	SUB @121, 106
	MOV @-127, @100
	SLT 0, 90
	DAT #0, #100
	SLT 4, 30
	JMN 12, 200
	SUB -10, 1
	SUB -0, 7
	SPL <-0, <0
	JMP 0, #2
	MOV -1, <-20
	JMN 3, 132
	MOV -1, <-20
	SLT 509, 94
	SUB 3, 132
	SUB #0, -70
	SUB #650, 9
	DAT #121, #106
	JMZ 9, -81
	SUB 12, 200
	ADD <-3, 0
	CMP #0, 81
	SPL 0, -815
	SUB -10, 1
	CMP #0, 81
	DJN @30, 0
	CMP #0, 81
	SLT 0, @700
	SLT 0, @700
	SLT 0, @700
	SLT 0, 90
	SLT 0, 90
	JMP 0, #2
	CMP -277, <-126
	SUB @121, 106
	SPL 0, <402
	SUB @121, 106
	SPL 0, <402
	CMP -277, <-126
	MOV -1, <-20
	JMP 0, #2
