verilog work "../src/rtl/modules/oneBitFullAdder.v"
verilog work "../src/rtl/modules/FourBitAdder.v"
verilog work "../src/rtl/modules/FourBitMultiplier.v"
verilog work "../src/rtl/modules/EightBitAdder.v"
verilog work "../src/rtl/modules/comparator3bit.v"
verilog work "../src/rtl/modules/TemperatureCalculator.v"
verilog work "../src/rtl/modules/TemperatureAnalyzer.v"
verilog work "../src/rtl/modules/PressureAnalyzer.v"
verilog work "../src/rtl/modules/ParityErrorChecker.v"
verilog work "../src/rtl/modules/Comparator8Bit.v"
verilog work "../src/rtl/modules/BloodTypeClassification.v"
verilog work "../src/rtl/modules/BloodPHAnalyzer.v"
verilog work "../src/rtl/modules/TemperatureAbnormalityDetector.v"
verilog work "../src/rtl/modules/PressureAbnormalityDetector.v"
verilog work "../src/rtl/modules/FallingDetector.v"
verilog work "../src/rtl/modules/BloodAbnormalityDetector.v"
verilog work "../src/rtl/modules/HealthcareSystemFirstPhase.v"
