{
  "module_name": "mt792x_regs.h",
  "hash_id": "77dbfbf6c9b6783b1287a14545b408a5d8e05b4556c4fcfff6f0ef2a2820a5fe",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/mediatek/mt76/mt792x_regs.h",
  "human_readable_source": " \n \n\n#ifndef __MT792X_REGS_H\n#define __MT792X_REGS_H\n\n \n#define MT_MCU_WFDMA1_BASE\t\t0x3000\n#define MT_MCU_WFDMA1(ofs)\t\t(MT_MCU_WFDMA1_BASE + (ofs))\n\n#define MT_MCU_INT_EVENT\t\tMT_MCU_WFDMA1(0x108)\n#define MT_MCU_INT_EVENT_DMA_STOPPED\tBIT(0)\n#define MT_MCU_INT_EVENT_DMA_INIT\tBIT(1)\n#define MT_MCU_INT_EVENT_SER_TRIGGER\tBIT(2)\n#define MT_MCU_INT_EVENT_RESET_DONE\tBIT(3)\n\n#define MT_PLE_BASE\t\t\t0x820c0000\n#define MT_PLE(ofs)\t\t\t(MT_PLE_BASE + (ofs))\n\n#define MT_PLE_FL_Q0_CTRL\t\tMT_PLE(0x3e0)\n#define MT_PLE_FL_Q1_CTRL\t\tMT_PLE(0x3e4)\n#define MT_PLE_FL_Q2_CTRL\t\tMT_PLE(0x3e8)\n#define MT_PLE_FL_Q3_CTRL\t\tMT_PLE(0x3ec)\n\n#define MT_PLE_AC_QEMPTY(_n)\t\tMT_PLE(0x500 + 0x40 * (_n))\n#define MT_PLE_AMSDU_PACK_MSDU_CNT(n)\tMT_PLE(0x10e0 + ((n) << 2))\n\n \n#define MT_WF_TMAC_BASE(_band)\t\t((_band) ? 0x820f4000 : 0x820e4000)\n#define MT_WF_TMAC(_band, ofs)\t\t(MT_WF_TMAC_BASE(_band) + (ofs))\n\n#define MT_TMAC_TCR0(_band)\t\tMT_WF_TMAC(_band, 0)\n#define MT_TMAC_TCR0_TBTT_STOP_CTRL\tBIT(25)\n\n#define MT_TMAC_CDTR(_band)\t\tMT_WF_TMAC(_band, 0x090)\n#define MT_TMAC_ODTR(_band)\t\tMT_WF_TMAC(_band, 0x094)\n#define MT_TIMEOUT_VAL_PLCP\t\tGENMASK(15, 0)\n#define MT_TIMEOUT_VAL_CCA\t\tGENMASK(31, 16)\n\n#define MT_TMAC_ICR0(_band)\t\tMT_WF_TMAC(_band, 0x0a4)\n#define MT_IFS_EIFS\t\t\tGENMASK(8, 0)\n#define MT_IFS_RIFS\t\t\tGENMASK(14, 10)\n#define MT_IFS_SIFS\t\t\tGENMASK(22, 16)\n#define MT_IFS_SLOT\t\t\tGENMASK(30, 24)\n\n#define MT_TMAC_CTCR0(_band)\t\t\tMT_WF_TMAC(_band, 0x0f4)\n#define MT_TMAC_CTCR0_INS_DDLMT_REFTIME\t\tGENMASK(5, 0)\n#define MT_TMAC_CTCR0_INS_DDLMT_EN\t\tBIT(17)\n#define MT_TMAC_CTCR0_INS_DDLMT_VHT_SMPDU_EN\tBIT(18)\n\n#define MT_TMAC_TRCR0(_band)\t\tMT_WF_TMAC(_band, 0x09c)\n#define MT_TMAC_TFCR0(_band)\t\tMT_WF_TMAC(_band, 0x1e0)\n\n#define MT_WF_DMA_BASE(_band)\t\t((_band) ? 0x820f7000 : 0x820e7000)\n#define MT_WF_DMA(_band, ofs)\t\t(MT_WF_DMA_BASE(_band) + (ofs))\n\n#define MT_DMA_DCR0(_band)\t\tMT_WF_DMA(_band, 0x000)\n#define MT_DMA_DCR0_MAX_RX_LEN\t\tGENMASK(15, 3)\n#define MT_DMA_DCR0_RXD_G5_EN\t\tBIT(23)\n\n \n#define MT_WTBLOFF_TOP_BASE(_band)\t((_band) ? 0x820f9000 : 0x820e9000)\n#define MT_WTBLOFF_TOP(_band, ofs)\t(MT_WTBLOFF_TOP_BASE(_band) + (ofs))\n\n#define MT_WTBLOFF_TOP_RSCR(_band)\tMT_WTBLOFF_TOP(_band, 0x008)\n#define MT_WTBLOFF_TOP_RSCR_RCPI_MODE\tGENMASK(31, 30)\n#define MT_WTBLOFF_TOP_RSCR_RCPI_PARAM\tGENMASK(25, 24)\n\n \n#define MT_WF_LPON_BASE(_band)\t\t((_band) ? 0x820fb000 : 0x820eb000)\n#define MT_WF_LPON(_band, ofs)\t\t(MT_WF_LPON_BASE(_band) + (ofs))\n\n#define MT_LPON_UTTR0(_band)\t\tMT_WF_LPON(_band, 0x080)\n#define MT_LPON_UTTR1(_band)\t\tMT_WF_LPON(_band, 0x084)\n\n#define MT_LPON_TCR(_band, n)\t\tMT_WF_LPON(_band, 0x0a8 + (n) * 4)\n#define MT_LPON_TCR_SW_MODE\t\tGENMASK(1, 0)\n#define MT_LPON_TCR_SW_WRITE\t\tBIT(0)\n\n \n#define MT_WF_ETBF_BASE(_band)\t\t((_band) ? 0x820fa000 : 0x820ea000)\n#define MT_WF_ETBF(_band, ofs)\t\t(MT_WF_ETBF_BASE(_band) + (ofs))\n\n#define MT_ETBF_TX_APP_CNT(_band)\tMT_WF_ETBF(_band, 0x150)\n#define MT_ETBF_TX_IBF_CNT\t\tGENMASK(31, 16)\n#define MT_ETBF_TX_EBF_CNT\t\tGENMASK(15, 0)\n\n#define MT_ETBF_RX_FB_CNT(_band)\tMT_WF_ETBF(_band, 0x158)\n#define MT_ETBF_RX_FB_ALL\t\tGENMASK(31, 24)\n#define MT_ETBF_RX_FB_HE\t\tGENMASK(23, 16)\n#define MT_ETBF_RX_FB_VHT\t\tGENMASK(15, 8)\n#define MT_ETBF_RX_FB_HT\t\tGENMASK(7, 0)\n\n \n#define MT_WF_MIB_BASE(_band)\t\t((_band) ? 0x820fd000 : 0x820ed000)\n#define MT_WF_MIB(_band, ofs)\t\t(MT_WF_MIB_BASE(_band) + (ofs))\n\n#define MT_MIB_SCR1(_band)\t\tMT_WF_MIB(_band, 0x004)\n#define MT_MIB_TXDUR_EN\t\t\tBIT(8)\n#define MT_MIB_RXDUR_EN\t\t\tBIT(9)\n\n#define MT_MIB_SDR3(_band)\t\tMT_WF_MIB(_band, 0x698)\n#define MT_MIB_SDR3_FCS_ERR_MASK\tGENMASK(31, 16)\n\n#define MT_MIB_SDR5(_band)\t\tMT_WF_MIB(_band, 0x780)\n\n#define MT_MIB_SDR9(_band)\t\tMT_WF_MIB(_band, 0x02c)\n#define MT_MIB_SDR9_BUSY_MASK\t\tGENMASK(23, 0)\n\n#define MT_MIB_SDR12(_band)\t\tMT_WF_MIB(_band, 0x558)\n#define MT_MIB_SDR14(_band)\t\tMT_WF_MIB(_band, 0x564)\n#define MT_MIB_SDR15(_band)\t\tMT_WF_MIB(_band, 0x568)\n\n#define MT_MIB_SDR16(_band)\t\tMT_WF_MIB(_band, 0x048)\n#define MT_MIB_SDR16_BUSY_MASK\t\tGENMASK(23, 0)\n\n#define MT_MIB_SDR22(_band)\t\tMT_WF_MIB(_band, 0x770)\n#define MT_MIB_SDR23(_band)\t\tMT_WF_MIB(_band, 0x774)\n#define MT_MIB_SDR31(_band)\t\tMT_WF_MIB(_band, 0x55c)\n\n#define MT_MIB_SDR32(_band)\t\tMT_WF_MIB(_band, 0x7a8)\n#define MT_MIB_SDR9_IBF_CNT_MASK\tGENMASK(31, 16)\n#define MT_MIB_SDR9_EBF_CNT_MASK\tGENMASK(15, 0)\n\n#define MT_MIB_SDR34(_band)\t\tMT_WF_MIB(_band, 0x090)\n#define MT_MIB_MU_BF_TX_CNT\t\tGENMASK(15, 0)\n\n#define MT_MIB_SDR36(_band)\t\tMT_WF_MIB(_band, 0x054)\n#define MT_MIB_SDR36_TXTIME_MASK\tGENMASK(23, 0)\n#define MT_MIB_SDR37(_band)\t\tMT_WF_MIB(_band, 0x058)\n#define MT_MIB_SDR37_RXTIME_MASK\tGENMASK(23, 0)\n\n#define MT_MIB_DR8(_band)\t\tMT_WF_MIB(_band, 0x0c0)\n#define MT_MIB_DR9(_band)\t\tMT_WF_MIB(_band, 0x0c4)\n#define MT_MIB_DR11(_band)\t\tMT_WF_MIB(_band, 0x0cc)\n\n#define MT_MIB_MB_SDR0(_band, n)\tMT_WF_MIB(_band, 0x100 + ((n) << 4))\n#define MT_MIB_RTS_RETRIES_COUNT_MASK\tGENMASK(31, 16)\n\n#define MT_MIB_MB_BSDR0(_band)\t\tMT_WF_MIB(_band, 0x688)\n#define MT_MIB_RTS_COUNT_MASK\t\tGENMASK(15, 0)\n#define MT_MIB_MB_BSDR1(_band)\t\tMT_WF_MIB(_band, 0x690)\n#define MT_MIB_RTS_FAIL_COUNT_MASK\tGENMASK(15, 0)\n#define MT_MIB_MB_BSDR2(_band)\t\tMT_WF_MIB(_band, 0x518)\n#define MT_MIB_BA_FAIL_COUNT_MASK\tGENMASK(15, 0)\n#define MT_MIB_MB_BSDR3(_band)\t\tMT_WF_MIB(_band, 0x520)\n#define MT_MIB_ACK_FAIL_COUNT_MASK\tGENMASK(15, 0)\n\n#define MT_MIB_MB_SDR2(_band, n)\tMT_WF_MIB(_band, 0x108 + ((n) << 4))\n#define MT_MIB_FRAME_RETRIES_COUNT_MASK\tGENMASK(15, 0)\n\n#define MT_TX_AGG_CNT(_band, n)\t\tMT_WF_MIB(_band, 0x7dc + ((n) << 2))\n#define MT_TX_AGG_CNT2(_band, n)\tMT_WF_MIB(_band, 0x7ec + ((n) << 2))\n#define MT_MIB_ARNG(_band, n)\t\tMT_WF_MIB(_band, 0x0b0 + ((n) << 2))\n#define MT_MIB_ARNCR_RANGE(val, n)\t(((val) >> ((n) << 3)) & GENMASK(7, 0))\n\n#define MT_WTBLON_TOP_BASE\t\t0x820d4000\n#define MT_WTBLON_TOP(ofs)\t\t(MT_WTBLON_TOP_BASE + (ofs))\n\n#define MT_WTBL_UPDATE_BUSY\t\tBIT(31)\n\n#define MT_WTBL_ITCR\t\t\tMT_WTBLON_TOP(0x3b0)\n#define MT_WTBL_ITCR_WR\t\t\tBIT(16)\n#define MT_WTBL_ITCR_EXEC\t\tBIT(31)\n#define MT_WTBL_ITDR0\t\t\tMT_WTBLON_TOP(0x3b8)\n#define MT_WTBL_ITDR1\t\t\tMT_WTBLON_TOP(0x3bc)\n#define MT_WTBL_SPE_IDX_SEL\t\tBIT(6)\n\n#define MT_WTBL_BASE\t\t\t0x820d8000\n#define MT_WTBL_LMAC_ID\t\t\tGENMASK(14, 8)\n#define MT_WTBL_LMAC_DW\t\t\tGENMASK(7, 2)\n#define MT_WTBL_LMAC_OFFS(_id, _dw)\t(MT_WTBL_BASE | \\\n\t\t\t\t\t FIELD_PREP(MT_WTBL_LMAC_ID, _id) | \\\n\t\t\t\t\t FIELD_PREP(MT_WTBL_LMAC_DW, _dw))\n\n \n#define MT_WF_AGG_BASE(_band)\t\t((_band) ? 0x820f2000 : 0x820e2000)\n#define MT_WF_AGG(_band, ofs)\t\t(MT_WF_AGG_BASE(_band) + (ofs))\n\n#define MT_AGG_AWSCR0(_band, _n)\tMT_WF_AGG(_band, 0x05c + (_n) * 4)\n#define MT_AGG_PCR0(_band, _n)\t\tMT_WF_AGG(_band, 0x06c + (_n) * 4)\n#define MT_AGG_PCR0_MM_PROT\t\tBIT(0)\n#define MT_AGG_PCR0_GF_PROT\t\tBIT(1)\n#define MT_AGG_PCR0_BW20_PROT\t\tBIT(2)\n#define MT_AGG_PCR0_BW40_PROT\t\tBIT(4)\n#define MT_AGG_PCR0_BW80_PROT\t\tBIT(6)\n#define MT_AGG_PCR0_ERP_PROT\t\tGENMASK(12, 8)\n#define MT_AGG_PCR0_VHT_PROT\t\tBIT(13)\n#define MT_AGG_PCR0_PTA_WIN_DIS\t\tBIT(15)\n\n#define MT_AGG_PCR1_RTS0_NUM_THRES\tGENMASK(31, 23)\n#define MT_AGG_PCR1_RTS0_LEN_THRES\tGENMASK(19, 0)\n\n#define MT_AGG_ACR0(_band)\t\tMT_WF_AGG(_band, 0x084)\n#define MT_AGG_ACR_CFEND_RATE\t\tGENMASK(13, 0)\n#define MT_AGG_ACR_BAR_RATE\t\tGENMASK(29, 16)\n\n#define MT_AGG_MRCR(_band)\t\tMT_WF_AGG(_band, 0x098)\n#define MT_AGG_MRCR_BAR_CNT_LIMIT\tGENMASK(15, 12)\n#define MT_AGG_MRCR_LAST_RTS_CTS_RN\tBIT(6)\n#define MT_AGG_MRCR_RTS_FAIL_LIMIT\tGENMASK(11, 7)\n#define MT_AGG_MRCR_TXCMD_RTS_FAIL_LIMIT\tGENMASK(28, 24)\n\n#define MT_AGG_ATCR1(_band)\t\tMT_WF_AGG(_band, 0x0f0)\n#define MT_AGG_ATCR3(_band)\t\tMT_WF_AGG(_band, 0x0f4)\n\n \n#define MT_WF_ARB_BASE(_band)\t\t((_band) ? 0x820f3000 : 0x820e3000)\n#define MT_WF_ARB(_band, ofs)\t\t(MT_WF_ARB_BASE(_band) + (ofs))\n\n#define MT_ARB_SCR(_band)\t\tMT_WF_ARB(_band, 0x080)\n#define MT_ARB_SCR_TX_DISABLE\t\tBIT(8)\n#define MT_ARB_SCR_RX_DISABLE\t\tBIT(9)\n\n#define MT_ARB_DRNGR0(_band, _n)\tMT_WF_ARB(_band, 0x194 + (_n) * 4)\n\n \n#define MT_WF_RMAC_BASE(_band)\t\t((_band) ? 0x820f5000 : 0x820e5000)\n#define MT_WF_RMAC(_band, ofs)\t\t(MT_WF_RMAC_BASE(_band) + (ofs))\n\n#define MT_WF_RFCR(_band)\t\tMT_WF_RMAC(_band, 0x000)\n#define MT_WF_RFCR_DROP_STBC_MULTI\tBIT(0)\n#define MT_WF_RFCR_DROP_FCSFAIL\t\tBIT(1)\n#define MT_WF_RFCR_DROP_VERSION\t\tBIT(3)\n#define MT_WF_RFCR_DROP_PROBEREQ\tBIT(4)\n#define MT_WF_RFCR_DROP_MCAST\t\tBIT(5)\n#define MT_WF_RFCR_DROP_BCAST\t\tBIT(6)\n#define MT_WF_RFCR_DROP_MCAST_FILTERED\tBIT(7)\n#define MT_WF_RFCR_DROP_A3_MAC\t\tBIT(8)\n#define MT_WF_RFCR_DROP_A3_BSSID\tBIT(9)\n#define MT_WF_RFCR_DROP_A2_BSSID\tBIT(10)\n#define MT_WF_RFCR_DROP_OTHER_BEACON\tBIT(11)\n#define MT_WF_RFCR_DROP_FRAME_REPORT\tBIT(12)\n#define MT_WF_RFCR_DROP_CTL_RSV\t\tBIT(13)\n#define MT_WF_RFCR_DROP_CTS\t\tBIT(14)\n#define MT_WF_RFCR_DROP_RTS\t\tBIT(15)\n#define MT_WF_RFCR_DROP_DUPLICATE\tBIT(16)\n#define MT_WF_RFCR_DROP_OTHER_BSS\tBIT(17)\n#define MT_WF_RFCR_DROP_OTHER_UC\tBIT(18)\n#define MT_WF_RFCR_DROP_OTHER_TIM\tBIT(19)\n#define MT_WF_RFCR_DROP_NDPA\t\tBIT(20)\n#define MT_WF_RFCR_DROP_UNWANTED_CTL\tBIT(21)\n\n#define MT_WF_RFCR1(_band)\t\tMT_WF_RMAC(_band, 0x004)\n#define MT_WF_RFCR1_DROP_ACK\t\tBIT(4)\n#define MT_WF_RFCR1_DROP_BF_POLL\tBIT(5)\n#define MT_WF_RFCR1_DROP_BA\t\tBIT(6)\n#define MT_WF_RFCR1_DROP_CFEND\t\tBIT(7)\n#define MT_WF_RFCR1_DROP_CFACK\t\tBIT(8)\n\n#define MT_WF_RMAC_MIB_TIME0(_band)\tMT_WF_RMAC(_band, 0x03c4)\n#define MT_WF_RMAC_MIB_RXTIME_CLR\tBIT(31)\n#define MT_WF_RMAC_MIB_RXTIME_EN\tBIT(30)\n\n#define MT_WF_RMAC_MIB_AIRTIME14(_band)\tMT_WF_RMAC(_band, 0x03b8)\n#define MT_MIB_OBSSTIME_MASK\t\tGENMASK(23, 0)\n#define MT_WF_RMAC_MIB_AIRTIME0(_band)\tMT_WF_RMAC(_band, 0x0380)\n\n \n#define MT_WFDMA0_BASE\t\t\t0xd4000\n#define MT_WFDMA0(ofs)\t\t\t(MT_WFDMA0_BASE + (ofs))\n\n#define MT_WFDMA0_RST\t\t\tMT_WFDMA0(0x100)\n#define MT_WFDMA0_RST_LOGIC_RST\t\tBIT(4)\n#define MT_WFDMA0_RST_DMASHDL_ALL_RST\tBIT(5)\n\n#define MT_WFDMA0_BUSY_ENA\t\tMT_WFDMA0(0x13c)\n#define MT_WFDMA0_BUSY_ENA_TX_FIFO0\tBIT(0)\n#define MT_WFDMA0_BUSY_ENA_TX_FIFO1\tBIT(1)\n#define MT_WFDMA0_BUSY_ENA_RX_FIFO\tBIT(2)\n\n#define MT_MCU_CMD\t\t\tMT_WFDMA0(0x1f0)\n#define MT_MCU_CMD_WAKE_RX_PCIE\t\tBIT(0)\n#define MT_MCU_CMD_STOP_DMA_FW_RELOAD\tBIT(1)\n#define MT_MCU_CMD_STOP_DMA\t\tBIT(2)\n#define MT_MCU_CMD_RESET_DONE\t\tBIT(3)\n#define MT_MCU_CMD_RECOVERY_DONE\tBIT(4)\n#define MT_MCU_CMD_NORMAL_STATE\t\tBIT(5)\n#define MT_MCU_CMD_ERROR_MASK\t\tGENMASK(5, 1)\n\n#define MT_MCU2HOST_SW_INT_ENA\t\tMT_WFDMA0(0x1f4)\n\n#define MT_WFDMA0_HOST_INT_STA\t\tMT_WFDMA0(0x200)\n#define HOST_RX_DONE_INT_STS0\t\tBIT(0)\t \n#define HOST_RX_DONE_INT_STS2\t\tBIT(2)\t \n#define HOST_RX_DONE_INT_STS4\t\tBIT(22)\t \n#define HOST_TX_DONE_INT_STS16\t\tBIT(26)\n#define HOST_TX_DONE_INT_STS17\t\tBIT(27)  \n\n#define MT_WFDMA0_GLO_CFG\t\tMT_WFDMA0(0x208)\n#define MT_WFDMA0_GLO_CFG_TX_DMA_EN\tBIT(0)\n#define MT_WFDMA0_GLO_CFG_TX_DMA_BUSY\tBIT(1)\n#define MT_WFDMA0_GLO_CFG_RX_DMA_EN\tBIT(2)\n#define MT_WFDMA0_GLO_CFG_RX_DMA_BUSY\tBIT(3)\n#define MT_WFDMA0_GLO_CFG_TX_WB_DDONE\tBIT(6)\n#define MT_WFDMA0_GLO_CFG_FW_DWLD_BYPASS_DMASHDL BIT(9)\n#define MT_WFDMA0_GLO_CFG_FIFO_LITTLE_ENDIAN\tBIT(12)\n#define MT_WFDMA0_GLO_CFG_CSR_DISP_BASE_PTR_CHAIN_EN BIT(15)\n#define MT_WFDMA0_GLO_CFG_OMIT_RX_INFO_PFET2\tBIT(21)\n#define MT_WFDMA0_GLO_CFG_OMIT_RX_INFO\tBIT(27)\n#define MT_WFDMA0_GLO_CFG_OMIT_TX_INFO\tBIT(28)\n#define MT_WFDMA0_GLO_CFG_CLK_GAT_DIS\tBIT(30)\n\n#define HOST_RX_DONE_INT_ENA0\t\tBIT(0)\n#define HOST_RX_DONE_INT_ENA1\t\tBIT(1)\n#define HOST_RX_DONE_INT_ENA2\t\tBIT(2)\n#define HOST_RX_DONE_INT_ENA3\t\tBIT(3)\n#define HOST_TX_DONE_INT_ENA0\t\tBIT(4)\n#define HOST_TX_DONE_INT_ENA1\t\tBIT(5)\n#define HOST_TX_DONE_INT_ENA2\t\tBIT(6)\n#define HOST_TX_DONE_INT_ENA3\t\tBIT(7)\n#define HOST_TX_DONE_INT_ENA4\t\tBIT(8)\n#define HOST_TX_DONE_INT_ENA5\t\tBIT(9)\n#define HOST_TX_DONE_INT_ENA6\t\tBIT(10)\n#define HOST_TX_DONE_INT_ENA7\t\tBIT(11)\n#define HOST_RX_COHERENT_EN\t\tBIT(20)\n#define HOST_TX_COHERENT_EN\t\tBIT(21)\n#define MCU2HOST_SW_INT_ENA\t\tBIT(29)\n#define HOST_TX_DONE_INT_ENA18\t\tBIT(30)\n\n#define MT_INT_MCU_CMD\t\t\tMCU2HOST_SW_INT_ENA\n\n#define MT_WFDMA0_RST_DTX_PTR\t\tMT_WFDMA0(0x20c)\n#define MT_WFDMA0_RST_DRX_PTR\t\tMT_WFDMA0(0x280)\n#define MT_WFDMA0_GLO_CFG_EXT0\t\tMT_WFDMA0(0x2b0)\n#define MT_WFDMA0_CSR_TX_DMASHDL_ENABLE\tBIT(6)\n#define MT_WFDMA0_PRI_DLY_INT_CFG0\tMT_WFDMA0(0x2f0)\n\n#define MT_WFDMA0_TX_RING0_EXT_CTRL\tMT_WFDMA0(0x600)\n#define MT_WFDMA0_TX_RING1_EXT_CTRL\tMT_WFDMA0(0x604)\n#define MT_WFDMA0_TX_RING2_EXT_CTRL\tMT_WFDMA0(0x608)\n#define MT_WFDMA0_TX_RING3_EXT_CTRL\tMT_WFDMA0(0x60c)\n#define MT_WFDMA0_TX_RING4_EXT_CTRL\tMT_WFDMA0(0x610)\n#define MT_WFDMA0_TX_RING5_EXT_CTRL\tMT_WFDMA0(0x614)\n#define MT_WFDMA0_TX_RING6_EXT_CTRL\tMT_WFDMA0(0x618)\n#define MT_WFDMA0_TX_RING15_EXT_CTRL\tMT_WFDMA0(0x63c)\n#define MT_WFDMA0_TX_RING16_EXT_CTRL\tMT_WFDMA0(0x640)\n#define MT_WFDMA0_TX_RING17_EXT_CTRL\tMT_WFDMA0(0x644)\n\n#define MT_WPDMA0_MAX_CNT_MASK\t\tGENMASK(7, 0)\n#define MT_WPDMA0_BASE_PTR_MASK\t\tGENMASK(31, 16)\n\n#define MT_WFDMA0_RX_RING0_EXT_CTRL\tMT_WFDMA0(0x680)\n#define MT_WFDMA0_RX_RING1_EXT_CTRL\tMT_WFDMA0(0x684)\n#define MT_WFDMA0_RX_RING2_EXT_CTRL\tMT_WFDMA0(0x688)\n#define MT_WFDMA0_RX_RING3_EXT_CTRL\tMT_WFDMA0(0x68c)\n#define MT_WFDMA0_RX_RING4_EXT_CTRL\tMT_WFDMA0(0x690)\n#define MT_WFDMA0_RX_RING5_EXT_CTRL\tMT_WFDMA0(0x694)\n#define MT_WFDMA0_RX_RING6_EXT_CTRL\tMT_WFDMA0(0x698)\n#define MT_WFDMA0_RX_RING7_EXT_CTRL\tMT_WFDMA0(0x69c)\n\n#define MT_TX_RING_BASE\t\t\tMT_WFDMA0(0x300)\n#define MT_RX_EVENT_RING_BASE\t\tMT_WFDMA0(0x500)\n\n \n#define MT_WFDMA_EXT_CSR_BASE          0xd7000\n#define MT_WFDMA_EXT_CSR(ofs)          (MT_WFDMA_EXT_CSR_BASE + (ofs))\n#define MT_WFDMA_EXT_CSR_HIF_MISC\tMT_WFDMA_EXT_CSR(0x44)\n#define MT_WFDMA_EXT_CSR_HIF_MISC_BUSY\tBIT(0)\n\n#define MT_SWDEF_BASE\t\t\t0x41f200\n#define MT_SWDEF(ofs)\t\t\t(MT_SWDEF_BASE + (ofs))\n#define MT_SWDEF_MODE\t\t\tMT_SWDEF(0x3c)\n#define MT_SWDEF_NORMAL_MODE\t\t0\n#define MT_SWDEF_ICAP_MODE\t\t1\n#define MT_SWDEF_SPECTRUM_MODE\t\t2\n\n#define MT_TOP_BASE\t\t\t0x18060000\n#define MT_TOP(ofs)\t\t\t(MT_TOP_BASE + (ofs))\n\n#define MT_TOP_LPCR_HOST_BAND0\t\tMT_TOP(0x10)\n#define MT_TOP_LPCR_HOST_FW_OWN\t\tBIT(0)\n#define MT_TOP_LPCR_HOST_DRV_OWN\tBIT(1)\n\n#define MT_TOP_MISC\t\t\tMT_TOP(0xf0)\n#define MT_TOP_MISC_FW_STATE\t\tGENMASK(2, 0)\n\n#define MT_MCU_WPDMA0_BASE\t\t0x54000000\n#define MT_MCU_WPDMA0(ofs)\t\t(MT_MCU_WPDMA0_BASE + (ofs))\n\n#define MT_WFDMA_DUMMY_CR\t\tMT_MCU_WPDMA0(0x120)\n#define MT_WFDMA_NEED_REINIT\t\tBIT(1)\n\n#define MT_CBTOP_RGU(ofs)\t\t(0x70002000 + (ofs))\n#define MT_CBTOP_RGU_WF_SUBSYS_RST\tMT_CBTOP_RGU(0x600)\n#define MT_CBTOP_RGU_WF_SUBSYS_RST_WF_WHOLE_PATH BIT(0)\n\n#define MT_HW_BOUND\t\t\t0x70010020\n#define MT_HW_CHIPID\t\t\t0x70010200\n#define MT_HW_REV\t\t\t0x70010204\n\n#define MT_PCIE_MAC_BASE\t\t0x10000\n#define MT_PCIE_MAC(ofs)\t\t(MT_PCIE_MAC_BASE + (ofs))\n#define MT_PCIE_MAC_INT_ENABLE\t\tMT_PCIE_MAC(0x188)\n#define MT_PCIE_MAC_PM\t\t\tMT_PCIE_MAC(0x194)\n#define MT_PCIE_MAC_PM_L0S_DIS\t\tBIT(8)\n\n#define MT_DMA_SHDL(ofs)\t\t(0x7c026000 + (ofs))\n#define MT_DMASHDL_SW_CONTROL\t\tMT_DMA_SHDL(0x004)\n#define MT_DMASHDL_DMASHDL_BYPASS\tBIT(28)\n#define MT_DMASHDL_OPTIONAL\t\tMT_DMA_SHDL(0x008)\n#define MT_DMASHDL_PAGE\t\t\tMT_DMA_SHDL(0x00c)\n#define MT_DMASHDL_GROUP_SEQ_ORDER\tBIT(16)\n#define MT_DMASHDL_REFILL\t\tMT_DMA_SHDL(0x010)\n#define MT_DMASHDL_REFILL_MASK\t\tGENMASK(31, 16)\n#define MT_DMASHDL_PKT_MAX_SIZE\t\tMT_DMA_SHDL(0x01c)\n#define MT_DMASHDL_PKT_MAX_SIZE_PLE\tGENMASK(11, 0)\n#define MT_DMASHDL_PKT_MAX_SIZE_PSE\tGENMASK(27, 16)\n\n#define MT_DMASHDL_GROUP_QUOTA(_n)\tMT_DMA_SHDL(0x020 + ((_n) << 2))\n#define MT_DMASHDL_GROUP_QUOTA_MIN\tGENMASK(11, 0)\n#define MT_DMASHDL_GROUP_QUOTA_MAX\tGENMASK(27, 16)\n\n#define MT_DMASHDL_Q_MAP(_n)\t\tMT_DMA_SHDL(0x060 + ((_n) << 2))\n#define MT_DMASHDL_Q_MAP_MASK\t\tGENMASK(3, 0)\n#define MT_DMASHDL_Q_MAP_SHIFT(_n)\t(4 * ((_n) % 8))\n\n#define MT_DMASHDL_SCHED_SET(_n)\tMT_DMA_SHDL(0x070 + ((_n) << 2))\n\n#define MT_WFDMA_HOST_CONFIG\t\t0x7c027030\n#define MT_WFDMA_HOST_CONFIG_USB_RXEVT_EP4_EN\tBIT(6)\n\n#define MT_UMAC(ofs)\t\t\t(0x74000000 + (ofs))\n#define MT_UDMA_TX_QSEL\t\t\tMT_UMAC(0x008)\n#define MT_FW_DL_EN\t\t\tBIT(3)\n\n#define MT_UDMA_WLCFG_1\t\t\tMT_UMAC(0x00c)\n#define MT_WL_RX_AGG_PKT_LMT\t\tGENMASK(7, 0)\n#define MT_WL_TX_TMOUT_LMT\t\tGENMASK(27, 8)\n\n#define MT_UDMA_WLCFG_0\t\t\tMT_UMAC(0x18)\n#define MT_WL_RX_AGG_TO\t\t\tGENMASK(7, 0)\n#define MT_WL_RX_AGG_LMT\t\tGENMASK(15, 8)\n#define MT_WL_TX_TMOUT_FUNC_EN\t\tBIT(16)\n#define MT_WL_TX_DPH_CHK_EN\t\tBIT(17)\n#define MT_WL_RX_MPSZ_PAD0\t\tBIT(18)\n#define MT_WL_RX_FLUSH\t\t\tBIT(19)\n#define MT_TICK_1US_EN\t\t\tBIT(20)\n#define MT_WL_RX_AGG_EN\t\t\tBIT(21)\n#define MT_WL_RX_EN\t\t\tBIT(22)\n#define MT_WL_TX_EN\t\t\tBIT(23)\n#define MT_WL_RX_BUSY\t\t\tBIT(30)\n#define MT_WL_TX_BUSY\t\t\tBIT(31)\n\n#define MT_UDMA_CONN_INFRA_STATUS\tMT_UMAC(0xa20)\n#define MT_UDMA_CONN_WFSYS_INIT_DONE\tBIT(22)\n#define MT_UDMA_CONN_INFRA_STATUS_SEL\tMT_UMAC(0xa24)\n\n#define MT_SSUSB_EPCTL_CSR(ofs)\t\t(0x74011800 + (ofs))\n#define MT_SSUSB_EPCTL_CSR_EP_RST_OPT\tMT_SSUSB_EPCTL_CSR(0x090)\n\n#define MT_UWFDMA0(ofs)\t\t\t(0x7c024000 + (ofs))\n#define MT_UWFDMA0_GLO_CFG\t\tMT_UWFDMA0(0x208)\n#define MT_UWFDMA0_GLO_CFG_EXT0\t\tMT_UWFDMA0(0x2b0)\n#define MT_UWFDMA0_GLO_CFG_EXT1\t\tMT_UWFDMA0(0x2b4)\n#define MT_UWFDMA0_TX_RING_EXT_CTRL(_n)\tMT_UWFDMA0(0x600 + ((_n) << 2))\n\n#define MT_CONN_STATUS\t\t\t0x7c053c10\n#define MT_WIFI_PATCH_DL_STATE\t\tBIT(0)\n\n#define MT_CONN_ON_LPCTL\t\t0x7c060010\n#define PCIE_LPCR_HOST_SET_OWN\t\tBIT(0)\n#define PCIE_LPCR_HOST_CLR_OWN\t\tBIT(1)\n#define PCIE_LPCR_HOST_OWN_SYNC\t\tBIT(2)\n\n#define MT_CONN_ON_MISC\t\t\t0x7c0600f0\n#define MT_TOP_MISC2_FW_PWR_ON\t\tBIT(0)\n#define MT_TOP_MISC2_FW_N9_ON\t\tBIT(1)\n#define MT_TOP_MISC2_FW_N9_RDY\t\tGENMASK(1, 0)\n\n#define MT_WF_SW_DEF_CR(ofs)\t\t(0x401a00 + (ofs))\n#define MT_WF_SW_DEF_CR_USB_MCU_EVENT\tMT_WF_SW_DEF_CR(0x028)\n#define MT_WF_SW_SER_TRIGGER_SUSPEND\tBIT(6)\n#define MT_WF_SW_SER_DONE_SUSPEND\tBIT(7)\n\n#define WFSYS_SW_RST_B\t\t\tBIT(0)\n#define WFSYS_SW_INIT_DONE\t\tBIT(4)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}