#[doc = "Register `CPSW_NUSS_VBUSP_ECC_ded_enable_clr_reg0` reader"]
pub type R = crate::R<CpswNussVbuspEccDedEnableClrReg0Spec>;
#[doc = "Register `CPSW_NUSS_VBUSP_ECC_ded_enable_clr_reg0` writer"]
pub type W = crate::W<CpswNussVbuspEccDedEnableClrReg0Spec>;
#[doc = "Field `RAMECC0_ENABLE_CLR` reader - 0:0\\]
Interrupt Enable Clear Register for ramecc0_pend"]
pub type Ramecc0EnableClrR = crate::BitReader;
#[doc = "Field `RAMECC0_ENABLE_CLR` writer - 0:0\\]
Interrupt Enable Clear Register for ramecc0_pend"]
pub type Ramecc0EnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC1_ENABLE_CLR` reader - 1:1\\]
Interrupt Enable Clear Register for ramecc1_pend"]
pub type Ramecc1EnableClrR = crate::BitReader;
#[doc = "Field `RAMECC1_ENABLE_CLR` writer - 1:1\\]
Interrupt Enable Clear Register for ramecc1_pend"]
pub type Ramecc1EnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC2_ENABLE_CLR` reader - 2:2\\]
Interrupt Enable Clear Register for ramecc2_pend"]
pub type Ramecc2EnableClrR = crate::BitReader;
#[doc = "Field `RAMECC2_ENABLE_CLR` writer - 2:2\\]
Interrupt Enable Clear Register for ramecc2_pend"]
pub type Ramecc2EnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC3_ENABLE_CLR` reader - 3:3\\]
Interrupt Enable Clear Register for ramecc3_pend"]
pub type Ramecc3EnableClrR = crate::BitReader;
#[doc = "Field `RAMECC3_ENABLE_CLR` writer - 3:3\\]
Interrupt Enable Clear Register for ramecc3_pend"]
pub type Ramecc3EnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC4_ENABLE_CLR` reader - 4:4\\]
Interrupt Enable Clear Register for ramecc4_pend"]
pub type Ramecc4EnableClrR = crate::BitReader;
#[doc = "Field `RAMECC4_ENABLE_CLR` writer - 4:4\\]
Interrupt Enable Clear Register for ramecc4_pend"]
pub type Ramecc4EnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC5_ENABLE_CLR` reader - 5:5\\]
Interrupt Enable Clear Register for ramecc5_pend"]
pub type Ramecc5EnableClrR = crate::BitReader;
#[doc = "Field `RAMECC5_ENABLE_CLR` writer - 5:5\\]
Interrupt Enable Clear Register for ramecc5_pend"]
pub type Ramecc5EnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC6_ENABLE_CLR` reader - 6:6\\]
Interrupt Enable Clear Register for ramecc6_pend"]
pub type Ramecc6EnableClrR = crate::BitReader;
#[doc = "Field `RAMECC6_ENABLE_CLR` writer - 6:6\\]
Interrupt Enable Clear Register for ramecc6_pend"]
pub type Ramecc6EnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC7_ENABLE_CLR` reader - 7:7\\]
Interrupt Enable Clear Register for ramecc7_pend"]
pub type Ramecc7EnableClrR = crate::BitReader;
#[doc = "Field `RAMECC7_ENABLE_CLR` writer - 7:7\\]
Interrupt Enable Clear Register for ramecc7_pend"]
pub type Ramecc7EnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC8_ENABLE_CLR` reader - 8:8\\]
Interrupt Enable Clear Register for ramecc8_pend"]
pub type Ramecc8EnableClrR = crate::BitReader;
#[doc = "Field `RAMECC8_ENABLE_CLR` writer - 8:8\\]
Interrupt Enable Clear Register for ramecc8_pend"]
pub type Ramecc8EnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC9_ENABLE_CLR` reader - 9:9\\]
Interrupt Enable Clear Register for ramecc9_pend"]
pub type Ramecc9EnableClrR = crate::BitReader;
#[doc = "Field `RAMECC9_ENABLE_CLR` writer - 9:9\\]
Interrupt Enable Clear Register for ramecc9_pend"]
pub type Ramecc9EnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC10_ENABLE_CLR` reader - 10:10\\]
Interrupt Enable Clear Register for ramecc10_pend"]
pub type Ramecc10EnableClrR = crate::BitReader;
#[doc = "Field `RAMECC10_ENABLE_CLR` writer - 10:10\\]
Interrupt Enable Clear Register for ramecc10_pend"]
pub type Ramecc10EnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC11_ENABLE_CLR` reader - 11:11\\]
Interrupt Enable Clear Register for ramecc11_pend"]
pub type Ramecc11EnableClrR = crate::BitReader;
#[doc = "Field `RAMECC11_ENABLE_CLR` writer - 11:11\\]
Interrupt Enable Clear Register for ramecc11_pend"]
pub type Ramecc11EnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC12_ENABLE_CLR` reader - 12:12\\]
Interrupt Enable Clear Register for ramecc12_pend"]
pub type Ramecc12EnableClrR = crate::BitReader;
#[doc = "Field `RAMECC12_ENABLE_CLR` writer - 12:12\\]
Interrupt Enable Clear Register for ramecc12_pend"]
pub type Ramecc12EnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC13_ENABLE_CLR` reader - 13:13\\]
Interrupt Enable Clear Register for ramecc13_pend"]
pub type Ramecc13EnableClrR = crate::BitReader;
#[doc = "Field `RAMECC13_ENABLE_CLR` writer - 13:13\\]
Interrupt Enable Clear Register for ramecc13_pend"]
pub type Ramecc13EnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC14_ENABLE_CLR` reader - 14:14\\]
Interrupt Enable Clear Register for ramecc14_pend"]
pub type Ramecc14EnableClrR = crate::BitReader;
#[doc = "Field `RAMECC14_ENABLE_CLR` writer - 14:14\\]
Interrupt Enable Clear Register for ramecc14_pend"]
pub type Ramecc14EnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC15_ENABLE_CLR` reader - 15:15\\]
Interrupt Enable Clear Register for ramecc15_pend"]
pub type Ramecc15EnableClrR = crate::BitReader;
#[doc = "Field `RAMECC15_ENABLE_CLR` writer - 15:15\\]
Interrupt Enable Clear Register for ramecc15_pend"]
pub type Ramecc15EnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC16_ENABLE_CLR` reader - 16:16\\]
Interrupt Enable Clear Register for ramecc16_pend"]
pub type Ramecc16EnableClrR = crate::BitReader;
#[doc = "Field `RAMECC16_ENABLE_CLR` writer - 16:16\\]
Interrupt Enable Clear Register for ramecc16_pend"]
pub type Ramecc16EnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC17_ENABLE_CLR` reader - 17:17\\]
Interrupt Enable Clear Register for ramecc17_pend"]
pub type Ramecc17EnableClrR = crate::BitReader;
#[doc = "Field `RAMECC17_ENABLE_CLR` writer - 17:17\\]
Interrupt Enable Clear Register for ramecc17_pend"]
pub type Ramecc17EnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC18_ENABLE_CLR` reader - 18:18\\]
Interrupt Enable Clear Register for ramecc18_pend"]
pub type Ramecc18EnableClrR = crate::BitReader;
#[doc = "Field `RAMECC18_ENABLE_CLR` writer - 18:18\\]
Interrupt Enable Clear Register for ramecc18_pend"]
pub type Ramecc18EnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC19_ENABLE_CLR` reader - 19:19\\]
Interrupt Enable Clear Register for ramecc19_pend"]
pub type Ramecc19EnableClrR = crate::BitReader;
#[doc = "Field `RAMECC19_ENABLE_CLR` writer - 19:19\\]
Interrupt Enable Clear Register for ramecc19_pend"]
pub type Ramecc19EnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Interrupt Enable Clear Register for ramecc0_pend"]
    #[inline(always)]
    pub fn ramecc0_enable_clr(&self) -> Ramecc0EnableClrR {
        Ramecc0EnableClrR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Interrupt Enable Clear Register for ramecc1_pend"]
    #[inline(always)]
    pub fn ramecc1_enable_clr(&self) -> Ramecc1EnableClrR {
        Ramecc1EnableClrR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Interrupt Enable Clear Register for ramecc2_pend"]
    #[inline(always)]
    pub fn ramecc2_enable_clr(&self) -> Ramecc2EnableClrR {
        Ramecc2EnableClrR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Interrupt Enable Clear Register for ramecc3_pend"]
    #[inline(always)]
    pub fn ramecc3_enable_clr(&self) -> Ramecc3EnableClrR {
        Ramecc3EnableClrR::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Interrupt Enable Clear Register for ramecc4_pend"]
    #[inline(always)]
    pub fn ramecc4_enable_clr(&self) -> Ramecc4EnableClrR {
        Ramecc4EnableClrR::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Interrupt Enable Clear Register for ramecc5_pend"]
    #[inline(always)]
    pub fn ramecc5_enable_clr(&self) -> Ramecc5EnableClrR {
        Ramecc5EnableClrR::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Interrupt Enable Clear Register for ramecc6_pend"]
    #[inline(always)]
    pub fn ramecc6_enable_clr(&self) -> Ramecc6EnableClrR {
        Ramecc6EnableClrR::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Interrupt Enable Clear Register for ramecc7_pend"]
    #[inline(always)]
    pub fn ramecc7_enable_clr(&self) -> Ramecc7EnableClrR {
        Ramecc7EnableClrR::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Interrupt Enable Clear Register for ramecc8_pend"]
    #[inline(always)]
    pub fn ramecc8_enable_clr(&self) -> Ramecc8EnableClrR {
        Ramecc8EnableClrR::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Interrupt Enable Clear Register for ramecc9_pend"]
    #[inline(always)]
    pub fn ramecc9_enable_clr(&self) -> Ramecc9EnableClrR {
        Ramecc9EnableClrR::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Interrupt Enable Clear Register for ramecc10_pend"]
    #[inline(always)]
    pub fn ramecc10_enable_clr(&self) -> Ramecc10EnableClrR {
        Ramecc10EnableClrR::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Interrupt Enable Clear Register for ramecc11_pend"]
    #[inline(always)]
    pub fn ramecc11_enable_clr(&self) -> Ramecc11EnableClrR {
        Ramecc11EnableClrR::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Interrupt Enable Clear Register for ramecc12_pend"]
    #[inline(always)]
    pub fn ramecc12_enable_clr(&self) -> Ramecc12EnableClrR {
        Ramecc12EnableClrR::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Interrupt Enable Clear Register for ramecc13_pend"]
    #[inline(always)]
    pub fn ramecc13_enable_clr(&self) -> Ramecc13EnableClrR {
        Ramecc13EnableClrR::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Interrupt Enable Clear Register for ramecc14_pend"]
    #[inline(always)]
    pub fn ramecc14_enable_clr(&self) -> Ramecc14EnableClrR {
        Ramecc14EnableClrR::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Interrupt Enable Clear Register for ramecc15_pend"]
    #[inline(always)]
    pub fn ramecc15_enable_clr(&self) -> Ramecc15EnableClrR {
        Ramecc15EnableClrR::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Interrupt Enable Clear Register for ramecc16_pend"]
    #[inline(always)]
    pub fn ramecc16_enable_clr(&self) -> Ramecc16EnableClrR {
        Ramecc16EnableClrR::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Interrupt Enable Clear Register for ramecc17_pend"]
    #[inline(always)]
    pub fn ramecc17_enable_clr(&self) -> Ramecc17EnableClrR {
        Ramecc17EnableClrR::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Interrupt Enable Clear Register for ramecc18_pend"]
    #[inline(always)]
    pub fn ramecc18_enable_clr(&self) -> Ramecc18EnableClrR {
        Ramecc18EnableClrR::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Interrupt Enable Clear Register for ramecc19_pend"]
    #[inline(always)]
    pub fn ramecc19_enable_clr(&self) -> Ramecc19EnableClrR {
        Ramecc19EnableClrR::new(((self.bits >> 19) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Interrupt Enable Clear Register for ramecc0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc0_enable_clr(
        &mut self,
    ) -> Ramecc0EnableClrW<CpswNussVbuspEccDedEnableClrReg0Spec> {
        Ramecc0EnableClrW::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Interrupt Enable Clear Register for ramecc1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc1_enable_clr(
        &mut self,
    ) -> Ramecc1EnableClrW<CpswNussVbuspEccDedEnableClrReg0Spec> {
        Ramecc1EnableClrW::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Interrupt Enable Clear Register for ramecc2_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc2_enable_clr(
        &mut self,
    ) -> Ramecc2EnableClrW<CpswNussVbuspEccDedEnableClrReg0Spec> {
        Ramecc2EnableClrW::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Interrupt Enable Clear Register for ramecc3_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc3_enable_clr(
        &mut self,
    ) -> Ramecc3EnableClrW<CpswNussVbuspEccDedEnableClrReg0Spec> {
        Ramecc3EnableClrW::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Interrupt Enable Clear Register for ramecc4_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc4_enable_clr(
        &mut self,
    ) -> Ramecc4EnableClrW<CpswNussVbuspEccDedEnableClrReg0Spec> {
        Ramecc4EnableClrW::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Interrupt Enable Clear Register for ramecc5_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc5_enable_clr(
        &mut self,
    ) -> Ramecc5EnableClrW<CpswNussVbuspEccDedEnableClrReg0Spec> {
        Ramecc5EnableClrW::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Interrupt Enable Clear Register for ramecc6_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc6_enable_clr(
        &mut self,
    ) -> Ramecc6EnableClrW<CpswNussVbuspEccDedEnableClrReg0Spec> {
        Ramecc6EnableClrW::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Interrupt Enable Clear Register for ramecc7_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc7_enable_clr(
        &mut self,
    ) -> Ramecc7EnableClrW<CpswNussVbuspEccDedEnableClrReg0Spec> {
        Ramecc7EnableClrW::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Interrupt Enable Clear Register for ramecc8_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc8_enable_clr(
        &mut self,
    ) -> Ramecc8EnableClrW<CpswNussVbuspEccDedEnableClrReg0Spec> {
        Ramecc8EnableClrW::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Interrupt Enable Clear Register for ramecc9_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc9_enable_clr(
        &mut self,
    ) -> Ramecc9EnableClrW<CpswNussVbuspEccDedEnableClrReg0Spec> {
        Ramecc9EnableClrW::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Interrupt Enable Clear Register for ramecc10_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc10_enable_clr(
        &mut self,
    ) -> Ramecc10EnableClrW<CpswNussVbuspEccDedEnableClrReg0Spec> {
        Ramecc10EnableClrW::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Interrupt Enable Clear Register for ramecc11_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc11_enable_clr(
        &mut self,
    ) -> Ramecc11EnableClrW<CpswNussVbuspEccDedEnableClrReg0Spec> {
        Ramecc11EnableClrW::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Interrupt Enable Clear Register for ramecc12_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc12_enable_clr(
        &mut self,
    ) -> Ramecc12EnableClrW<CpswNussVbuspEccDedEnableClrReg0Spec> {
        Ramecc12EnableClrW::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Interrupt Enable Clear Register for ramecc13_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc13_enable_clr(
        &mut self,
    ) -> Ramecc13EnableClrW<CpswNussVbuspEccDedEnableClrReg0Spec> {
        Ramecc13EnableClrW::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Interrupt Enable Clear Register for ramecc14_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc14_enable_clr(
        &mut self,
    ) -> Ramecc14EnableClrW<CpswNussVbuspEccDedEnableClrReg0Spec> {
        Ramecc14EnableClrW::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Interrupt Enable Clear Register for ramecc15_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc15_enable_clr(
        &mut self,
    ) -> Ramecc15EnableClrW<CpswNussVbuspEccDedEnableClrReg0Spec> {
        Ramecc15EnableClrW::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Interrupt Enable Clear Register for ramecc16_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc16_enable_clr(
        &mut self,
    ) -> Ramecc16EnableClrW<CpswNussVbuspEccDedEnableClrReg0Spec> {
        Ramecc16EnableClrW::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Interrupt Enable Clear Register for ramecc17_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc17_enable_clr(
        &mut self,
    ) -> Ramecc17EnableClrW<CpswNussVbuspEccDedEnableClrReg0Spec> {
        Ramecc17EnableClrW::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Interrupt Enable Clear Register for ramecc18_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc18_enable_clr(
        &mut self,
    ) -> Ramecc18EnableClrW<CpswNussVbuspEccDedEnableClrReg0Spec> {
        Ramecc18EnableClrW::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Interrupt Enable Clear Register for ramecc19_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc19_enable_clr(
        &mut self,
    ) -> Ramecc19EnableClrW<CpswNussVbuspEccDedEnableClrReg0Spec> {
        Ramecc19EnableClrW::new(self, 19)
    }
}
#[doc = "Interrupt Enable Clear Register 0\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`cpsw_nuss_vbusp_ecc_ded_enable_clr_reg0::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cpsw_nuss_vbusp_ecc_ded_enable_clr_reg0::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct CpswNussVbuspEccDedEnableClrReg0Spec;
impl crate::RegisterSpec for CpswNussVbuspEccDedEnableClrReg0Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`cpsw_nuss_vbusp_ecc_ded_enable_clr_reg0::R`](R) reader structure"]
impl crate::Readable for CpswNussVbuspEccDedEnableClrReg0Spec {}
#[doc = "`write(|w| ..)` method takes [`cpsw_nuss_vbusp_ecc_ded_enable_clr_reg0::W`](W) writer structure"]
impl crate::Writable for CpswNussVbuspEccDedEnableClrReg0Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets CPSW_NUSS_VBUSP_ECC_ded_enable_clr_reg0 to value 0"]
impl crate::Resettable for CpswNussVbuspEccDedEnableClrReg0Spec {
    const RESET_VALUE: u32 = 0;
}
