Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Dec  5 00:57:55 2022
| Host         : DESKTOP-K9LHMM3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_control_sets_placed.rpt
| Design       : vga
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            4 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |               9 |            4 |
| Yes          | No                    | No                     |              28 |            7 |
| Yes          | No                    | Yes                    |              20 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+----------------------------+---------------------------------+------------------+----------------+--------------+
|       Clock Signal       |        Enable Signal       |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+----------------------------+---------------------------------+------------------+----------------+--------------+
|  p_tick_BUFG             |                            |                                 |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           |                            | btnC_IBUF                       |                3 |              4 |         1.33 |
|  s/number_reg[3]_i_2_n_0 |                            |                                 |                3 |              4 |         1.33 |
|  p_tick_BUFG             |                            | vga_sync_unit/rgb_reg[10]_i_2_0 |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG           | vga_sync_unit/v_count_reg0 | btnC_IBUF                       |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | p_tick_BUFG                | btnC_IBUF                       |                3 |             10 |         3.33 |
|  p_tick_BUFG             | s/gradient                 |                                 |                3 |             12 |         4.00 |
|  p_tick_BUFG             | vga_sync_unit/count0       |                                 |                4 |             16 |         4.00 |
+--------------------------+----------------------------+---------------------------------+------------------+----------------+--------------+


