// Seed: 1581044646
module module_0 (
    input  wire id_0
    , id_5,
    input  wand id_1,
    output wand id_2,
    input  wor  id_3
);
  wire id_6;
endmodule
module module_1 #(
    parameter id_4 = 32'd89
) (
    output logic id_0,
    input wire id_1,
    output tri0 id_2,
    input wire id_3,
    input supply0 _id_4,
    input uwire id_5,
    input wor id_6,
    input tri id_7,
    output uwire id_8,
    output wand id_9,
    input supply0 id_10
);
  assign id_0 = id_7;
  module_0 modCall_1 (
      id_10,
      id_6,
      id_8,
      id_1
  );
  assign modCall_1.id_1 = 0;
  wand [-1 : id_4  &&  -1] id_12;
  wire id_13;
  id_14 :
  assert property (@(id_4) -1)
  else;
  wire id_15;
  assign id_12 = (1);
  initial begin : LABEL_0
    id_0 <= 1;
  end
  logic id_16;
endmodule
