{
    "LVLData": [
        "SIM"
    ],
    "NameTable": {
        "FFD_NoCE": [
            "FFD_NoCE",
            "HnhJZ",
            "module"
        ],
        "Multiplexer_AC_0001": [
            "Multiplexer_AC_0001",
            "UDPPh",
            "module"
        ],
        "CORDIC_Arch2": [
            "CORDIC_Arch2",
            "Qb7ID",
            "module"
        ],
        "sign_inverter": [
            "sign_inverter",
            "yjNM0",
            "module"
        ],
        "CORDIC_FSM_v2": [
            "CORDIC_FSM_v2",
            "Negbg",
            "module"
        ],
        "LUT_CASE_32bits": [
            "LUT_CASE_32bits",
            "APd0b",
            "module"
        ],
        "Rotate_Mux_Array_0000": [
            "Rotate_Mux_Array_0000",
            "GBFFm",
            "module"
        ],
        "Mux_2x1": [
            "Mux_2x1",
            "Zxgtm",
            "module"
        ],
        "Mux_2x1_0000": [
            "Mux_2x1_0000",
            "RKILn",
            "module"
        ],
        "Simple_Subt": [
            "Simple_Subt",
            "dcfj1",
            "module"
        ],
        "Mux_3x1_b": [
            "Mux_3x1_b",
            "ncGYg",
            "module"
        ],
        "Op_Select": [
            "Op_Select",
            "MMLH0",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "PEModules": [],
    "stat": {
        "ru_self_cgstart": {
            "ru_nvcsw": 59,
            "ru_majflt": 14,
            "ru_stime_sec": 0.17497299999999999,
            "ru_utime_sec": 0.28095700000000001,
            "ru_maxrss_kb": 58424,
            "ru_minflt": 16423,
            "ru_nivcsw": 81
        },
        "mopSpeed": 147296.36719506164,
        "ru_childs_cgstart": {
            "ru_nvcsw": 1,
            "ru_majflt": 0,
            "ru_stime_sec": 0.0019989999999999999,
            "ru_utime_sec": 0.0,
            "ru_maxrss_kb": 19508,
            "ru_minflt": 460,
            "ru_nivcsw": 3
        },
        "nMops": 27393,
        "nQuads": 10706,
        "ru_childs_end": {
            "ru_nvcsw": 1,
            "ru_majflt": 0,
            "ru_stime_sec": 0.0019989999999999999,
            "ru_utime_sec": 0.0,
            "ru_maxrss_kb": 19508,
            "ru_minflt": 460,
            "ru_nivcsw": 3
        },
        "totalObjSize": 504519,
        "CodeGen(%)": 39.828753407905694,
        "Frontend(%)": 60.171246592094306,
        "ru_self_end": {
            "ru_nvcsw": 62,
            "ru_majflt": 17,
            "ru_stime_sec": 0.19996900000000001,
            "ru_utime_sec": 0.46692899999999998,
            "ru_maxrss_kb": 68108,
            "ru_minflt": 20316,
            "ru_nivcsw": 133
        },
        "quadSpeed": 57567.805906265472,
        "mop/quad": 2.5586586960582851,
        "outputSizePerQuad": 47.0
    },
    "CurCompileModules": [
        "...MASTER...",
        "FFD_NoCE",
        "Multiplexer_AC_0001",
        "CORDIC_Arch2",
        "CORDIC_FSM_v2",
        "LUT_CASE_32bits",
        "Mux_2x1",
        "Mux_2x1_0000",
        "sign_inverter",
        "Simple_Subt",
        "Mux_3x1_b",
        "Rotate_Mux_Array_0000",
        "Op_Select"
    ],
    "CompileProcesses": [
        "cgproc.17232.json"
    ],
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 92856
    },
    "Misc": {
        "daidir": "simv.daidir",
        "cwd": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_cordic_Arch2/integracion_fisica/simulacion_logica_behavioral/SINGLE",
        "csrc": "csrc",
        "archive_dir": "archive.0",
        "default_output_dir": "csrc",
        "csrc_abs": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_cordic_Arch2/integracion_fisica/simulacion_logica_behavioral/SINGLE/csrc",
        "daidir_abs": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_cordic_Arch2/integracion_fisica/simulacion_logica_behavioral/SINGLE/simv.daidir"
    },
    "CompileStatus": "Successful"
}