<?xml version="1.0"?>
<!-- Release file -->

<sip_release>
  <version>8.4 November 13, 2013</version>
  <date>Mon Jul  9 21:06:23 PDT 2018</date>
  <user>jignasap</user>
  <sip_name>31</sip_name>
  <sip_variation>147</sip_variation>
  <sip_variation_id>147</sip_variation_id>
  <sip_reldate>2018WW28</sip_reldate>
  <sip_milestone>1p0</sip_milestone>
  <sip_relver>PICr26</sip_relver>
  <sip_relname>ALL_2018WW28_R1p0_PICr26</sip_relname>
  <sip_owner>jignasap</sip_owner>
  <sip_dist></sip_dist>
  <sip_fixed></sip_fixed>
  <sip_open></sip_open>
  <sip_attachment>
  </sip_attachment>
  <sip_customers>
  </sip_customers>
  <sip_base>0</sip_base>
  <sip_features>
    <sip_feature>
<![CDATA[
HTML
<h2>RTL Updates:</h2>
      <dl>
         <dt>HSDs: <dt>
         <dd>
            1. <a href="https://hsdes.intel.com/appstore/article/#/1407002314/main">1407002314: "Fix the block diagram in Endpoint IG "</a>:
                Block diagram is fixed in IG.
         </dd>
         <dd>                   
            2. <a href="https://hsdes.intel.com/appstore/article/#/2202291002/main">:2202291002: "FWD PICr19 SB Endpoint - usage of DEFINE global macros that are NOT part of the Intel converged macro list.”</a>:
               Not using DEFINE global macros.
         </dd>
         <dd>                         
            3. <a href="https://hsdes.intel.com/appstore/article/#/2204235948/main">2204235948: "New TFM request - FWD Clock domain crossing reported on sb_endpoint"</a>:
                FWD clock domain crossing is fixed.
         </dd>
         <dd>                         
            4. <a href="https://hsdes.intel.com/appstore/article/#/1407074403/main">1407074403: "FWD congruency issue with sbendpoint inside mesh"</a>:
                paranoia for congruency, mesh is hitting an issue with a line in an assert in the iosf endpoint is fixed 
         </dd>
         <dd>                         
            5. <a href="https://hsdes.intel.com/appstore/article/#/1407113706/main">1407113706: "BulkRdWr widget added to the SB EP logic drops packets"</a>:
                Issue with the Side-Band EP not able to handle the requests puts coming in back to back from the Async fifo within the Side-Band is fixed.
         </dd>
         <dd>
            6. <a href="https://hsdes.intel.com/appstore/article/#/1407162001/main">1407162001: "Compile Error for IOSF_Sideband_Endpoint_ALL_2018WW19_R1p0_PICr25: File sbebase.sv”"</a>:
                compile error is fixed.
         </dd>
         <dd>
            7. <a
            href="https://hsdes.intel.com/appstore/article/#/1407263215/main">1407263215: "SNR Widget: SVC BULK_READ gets Cpl w/o EH from RTL"</a>:
                this is fixed in this release.
      </dl>      
      <h2>Backend Updates:</h2>
         <dt> General updates.</dt>
      <h2>Validation Updates:</h2>
         <dt> General updates.</dt>]]>    </sip_feature>
  </sip_features>
  <sip_knissues>
    <sip_knissue>
<![CDATA[
HTML
<dt> None. </dt>]]>    </sip_knissue>
  </sip_knissues>
  <sip_speccons>
    <sip_speccon>
<![CDATA[
HTML
 <h2>Integration Notes:</h2>
    <dt>NOTE: The first Sideband Fabric  release with support for parity pins is IOSF_Sideband_Fabric_Compiler_ALL_2014WW38_R1p0_v5</dt]]>    </sip_speccon>
  </sip_speccons>
  <sip_specins>
    <sip_specin>
<![CDATA[
HTML
<ul>
         <li>This SBE release uses the "IOSF_SVC_2016WW50"  version of SVC in IRR</li>
         <li>For support file an <b>HSD</b> at <a href="https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360">https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360</a></li>
         <li>Please note that Sideband Endpoint instantiations need to be uniquified in all IP's per the SEG POR instantiation and uniquification methodology to avoid module collisions with other instances of the endpoint with other IPs.</li>
         <li>Please read integration guide carefully for handling current clock request logic</li>
         <li>Please read integration guide carefully for conditions of locally clock gating the agent_clk in asynchronous endpoints.</li>
         <li>Please read integration guide carefully for any necessary power gating logic that may be needed.</li>
         <li>The Zircon scores are uploaded to the IPDS dashboard for the SBE IP at <a href="https://zircon.echo.intel.com/zircon/index.php/zirconIPDashboardTable.php?FiltersModel[IP_id]=17324&FiltersModel[Ver_id]=2.10&FiltersModel[ruleversion]=2.10.04&FiltersModel[App_id]=1&FiltersModel[Milestone]=4&FiltersModel[Rules_type]=IP&FiltersModel[top_filter_checkbox]=0&FiltersModel[showlatest]=0">https://zircon.echo.intel.com/zircon/index.php/zirconIPDashboardTable.php?FiltersModel[IP_id]=17324&FiltersModel[Ver_id]=2.10&FiltersModel[ruleversion]=2.10.04&FiltersModel[App_id]=1&FiltersModel[Milestone]=4&FiltersModel[Rules_type]=IP&FiltersModel[top_filter_checkbox]=0&FiltersModel[showlatest]=0</a></li>
      </ul>
   
   <h1>INTEGRATION GUIDE:</h1>
      <ul>
      </ul>]]>    </sip_specin>
  </sip_specins>
  <sip_models>
  </sip_models>
</sip_release>
