// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "Vriscv_soc__Syms.h"


void Vriscv_soc___024root__traceInitSub0(Vriscv_soc___024root* vlSelf, VerilatedVcd* tracep) VL_ATTR_COLD;

void Vriscv_soc___024root__traceInitTop(Vriscv_soc___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vriscv_soc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    // Body
    {
        Vriscv_soc___024root__traceInitSub0(vlSelf, tracep);
    }
}

void Vriscv_soc___024root__traceInitSub0(Vriscv_soc___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vriscv_soc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+839,"clock", false,-1);
        tracep->declBit(c+840,"reset", false,-1);
        tracep->declQuad(c+841,"io_difftest_reg_0", false,-1, 63,0);
        tracep->declQuad(c+843,"io_difftest_reg_1", false,-1, 63,0);
        tracep->declQuad(c+845,"io_difftest_reg_2", false,-1, 63,0);
        tracep->declQuad(c+847,"io_difftest_reg_3", false,-1, 63,0);
        tracep->declQuad(c+849,"io_difftest_reg_4", false,-1, 63,0);
        tracep->declQuad(c+851,"io_difftest_reg_5", false,-1, 63,0);
        tracep->declQuad(c+853,"io_difftest_reg_6", false,-1, 63,0);
        tracep->declQuad(c+855,"io_difftest_reg_7", false,-1, 63,0);
        tracep->declQuad(c+857,"io_difftest_reg_8", false,-1, 63,0);
        tracep->declQuad(c+859,"io_difftest_reg_9", false,-1, 63,0);
        tracep->declQuad(c+861,"io_difftest_reg_10", false,-1, 63,0);
        tracep->declQuad(c+863,"io_difftest_reg_11", false,-1, 63,0);
        tracep->declQuad(c+865,"io_difftest_reg_12", false,-1, 63,0);
        tracep->declQuad(c+867,"io_difftest_reg_13", false,-1, 63,0);
        tracep->declQuad(c+869,"io_difftest_reg_14", false,-1, 63,0);
        tracep->declQuad(c+871,"io_difftest_reg_15", false,-1, 63,0);
        tracep->declQuad(c+873,"io_difftest_reg_16", false,-1, 63,0);
        tracep->declQuad(c+875,"io_difftest_reg_17", false,-1, 63,0);
        tracep->declQuad(c+877,"io_difftest_reg_18", false,-1, 63,0);
        tracep->declQuad(c+879,"io_difftest_reg_19", false,-1, 63,0);
        tracep->declQuad(c+881,"io_difftest_reg_20", false,-1, 63,0);
        tracep->declQuad(c+883,"io_difftest_reg_21", false,-1, 63,0);
        tracep->declQuad(c+885,"io_difftest_reg_22", false,-1, 63,0);
        tracep->declQuad(c+887,"io_difftest_reg_23", false,-1, 63,0);
        tracep->declQuad(c+889,"io_difftest_reg_24", false,-1, 63,0);
        tracep->declQuad(c+891,"io_difftest_reg_25", false,-1, 63,0);
        tracep->declQuad(c+893,"io_difftest_reg_26", false,-1, 63,0);
        tracep->declQuad(c+895,"io_difftest_reg_27", false,-1, 63,0);
        tracep->declQuad(c+897,"io_difftest_reg_28", false,-1, 63,0);
        tracep->declQuad(c+899,"io_difftest_reg_29", false,-1, 63,0);
        tracep->declQuad(c+901,"io_difftest_reg_30", false,-1, 63,0);
        tracep->declQuad(c+903,"io_difftest_reg_31", false,-1, 63,0);
        tracep->declQuad(c+905,"io_difftest_pc", false,-1, 63,0);
        tracep->declBus(c+907,"io_difftest_inst", false,-1, 31,0);
        tracep->declBit(c+908,"io_difftest_commit", false,-1);
        tracep->declQuad(c+909,"io_inst_counter", false,-1, 63,0);
        tracep->declBit(c+911,"io_difftest_irq", false,-1);
        tracep->declQuad(c+912,"io_difftest_mstatus", false,-1, 63,0);
        tracep->declQuad(c+914,"io_difftest_mcause", false,-1, 63,0);
        tracep->declQuad(c+916,"io_difftest_mepc", false,-1, 63,0);
        tracep->declQuad(c+918,"io_difftest_mtvec", false,-1, 63,0);
        tracep->declBit(c+839,"riscv_soc clock", false,-1);
        tracep->declBit(c+840,"riscv_soc reset", false,-1);
        tracep->declQuad(c+841,"riscv_soc io_difftest_reg_0", false,-1, 63,0);
        tracep->declQuad(c+843,"riscv_soc io_difftest_reg_1", false,-1, 63,0);
        tracep->declQuad(c+845,"riscv_soc io_difftest_reg_2", false,-1, 63,0);
        tracep->declQuad(c+847,"riscv_soc io_difftest_reg_3", false,-1, 63,0);
        tracep->declQuad(c+849,"riscv_soc io_difftest_reg_4", false,-1, 63,0);
        tracep->declQuad(c+851,"riscv_soc io_difftest_reg_5", false,-1, 63,0);
        tracep->declQuad(c+853,"riscv_soc io_difftest_reg_6", false,-1, 63,0);
        tracep->declQuad(c+855,"riscv_soc io_difftest_reg_7", false,-1, 63,0);
        tracep->declQuad(c+857,"riscv_soc io_difftest_reg_8", false,-1, 63,0);
        tracep->declQuad(c+859,"riscv_soc io_difftest_reg_9", false,-1, 63,0);
        tracep->declQuad(c+861,"riscv_soc io_difftest_reg_10", false,-1, 63,0);
        tracep->declQuad(c+863,"riscv_soc io_difftest_reg_11", false,-1, 63,0);
        tracep->declQuad(c+865,"riscv_soc io_difftest_reg_12", false,-1, 63,0);
        tracep->declQuad(c+867,"riscv_soc io_difftest_reg_13", false,-1, 63,0);
        tracep->declQuad(c+869,"riscv_soc io_difftest_reg_14", false,-1, 63,0);
        tracep->declQuad(c+871,"riscv_soc io_difftest_reg_15", false,-1, 63,0);
        tracep->declQuad(c+873,"riscv_soc io_difftest_reg_16", false,-1, 63,0);
        tracep->declQuad(c+875,"riscv_soc io_difftest_reg_17", false,-1, 63,0);
        tracep->declQuad(c+877,"riscv_soc io_difftest_reg_18", false,-1, 63,0);
        tracep->declQuad(c+879,"riscv_soc io_difftest_reg_19", false,-1, 63,0);
        tracep->declQuad(c+881,"riscv_soc io_difftest_reg_20", false,-1, 63,0);
        tracep->declQuad(c+883,"riscv_soc io_difftest_reg_21", false,-1, 63,0);
        tracep->declQuad(c+885,"riscv_soc io_difftest_reg_22", false,-1, 63,0);
        tracep->declQuad(c+887,"riscv_soc io_difftest_reg_23", false,-1, 63,0);
        tracep->declQuad(c+889,"riscv_soc io_difftest_reg_24", false,-1, 63,0);
        tracep->declQuad(c+891,"riscv_soc io_difftest_reg_25", false,-1, 63,0);
        tracep->declQuad(c+893,"riscv_soc io_difftest_reg_26", false,-1, 63,0);
        tracep->declQuad(c+895,"riscv_soc io_difftest_reg_27", false,-1, 63,0);
        tracep->declQuad(c+897,"riscv_soc io_difftest_reg_28", false,-1, 63,0);
        tracep->declQuad(c+899,"riscv_soc io_difftest_reg_29", false,-1, 63,0);
        tracep->declQuad(c+901,"riscv_soc io_difftest_reg_30", false,-1, 63,0);
        tracep->declQuad(c+903,"riscv_soc io_difftest_reg_31", false,-1, 63,0);
        tracep->declQuad(c+905,"riscv_soc io_difftest_pc", false,-1, 63,0);
        tracep->declBus(c+907,"riscv_soc io_difftest_inst", false,-1, 31,0);
        tracep->declBit(c+908,"riscv_soc io_difftest_commit", false,-1);
        tracep->declQuad(c+909,"riscv_soc io_inst_counter", false,-1, 63,0);
        tracep->declBit(c+911,"riscv_soc io_difftest_irq", false,-1);
        tracep->declQuad(c+912,"riscv_soc io_difftest_mstatus", false,-1, 63,0);
        tracep->declQuad(c+914,"riscv_soc io_difftest_mcause", false,-1, 63,0);
        tracep->declQuad(c+916,"riscv_soc io_difftest_mepc", false,-1, 63,0);
        tracep->declQuad(c+918,"riscv_soc io_difftest_mtvec", false,-1, 63,0);
        tracep->declBit(c+839,"riscv_soc core_clock", false,-1);
        tracep->declBit(c+840,"riscv_soc core_reset", false,-1);
        tracep->declBit(c+1,"riscv_soc core_io_axi_bus_aw_ready", false,-1);
        tracep->declBit(c+2,"riscv_soc core_io_axi_bus_aw_valid", false,-1);
        tracep->declQuad(c+3,"riscv_soc core_io_axi_bus_aw_bits_awaddr", false,-1, 63,0);
        tracep->declBit(c+5,"riscv_soc core_io_axi_bus_w_ready", false,-1);
        tracep->declBit(c+6,"riscv_soc core_io_axi_bus_w_valid", false,-1);
        tracep->declQuad(c+7,"riscv_soc core_io_axi_bus_w_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+9,"riscv_soc core_io_axi_bus_w_bits_wstrb", false,-1, 7,0);
        tracep->declBit(c+10,"riscv_soc core_io_axi_bus_w_bits_wlast", false,-1);
        tracep->declBit(c+11,"riscv_soc core_io_axi_bus_b_valid", false,-1);
        tracep->declBit(c+12,"riscv_soc core_io_axi_bus_ar_ready", false,-1);
        tracep->declBit(c+13,"riscv_soc core_io_axi_bus_ar_valid", false,-1);
        tracep->declQuad(c+14,"riscv_soc core_io_axi_bus_ar_bits_araddr", false,-1, 63,0);
        tracep->declBus(c+16,"riscv_soc core_io_axi_bus_ar_bits_arlen", false,-1, 7,0);
        tracep->declBit(c+17,"riscv_soc core_io_axi_bus_r_valid", false,-1);
        tracep->declQuad(c+18,"riscv_soc core_io_axi_bus_r_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+20,"riscv_soc core_io_axi_bus_r_bits_rlast", false,-1);
        tracep->declBit(c+21,"riscv_soc core_difftest_irq", false,-1);
        tracep->declBit(c+22,"riscv_soc core_difftest_commit", false,-1);
        tracep->declQuad(c+23,"riscv_soc core_difftest_pc", false,-1, 63,0);
        tracep->declQuad(c+25,"riscv_soc core_reg_mepc", false,-1, 63,0);
        tracep->declQuad(c+27,"riscv_soc core_reg_mstatus", false,-1, 63,0);
        tracep->declBus(c+29,"riscv_soc core_difftest_inst", false,-1, 31,0);
        tracep->declQuad(c+920,"riscv_soc core__WIRE_0", false,-1, 63,0);
        tracep->declQuad(c+30,"riscv_soc core__WIRE_1", false,-1, 63,0);
        tracep->declQuad(c+32,"riscv_soc core__WIRE_2", false,-1, 63,0);
        tracep->declQuad(c+34,"riscv_soc core__WIRE_3", false,-1, 63,0);
        tracep->declQuad(c+36,"riscv_soc core__WIRE_4", false,-1, 63,0);
        tracep->declQuad(c+38,"riscv_soc core__WIRE_5", false,-1, 63,0);
        tracep->declQuad(c+40,"riscv_soc core__WIRE_6", false,-1, 63,0);
        tracep->declQuad(c+42,"riscv_soc core__WIRE_7", false,-1, 63,0);
        tracep->declQuad(c+44,"riscv_soc core__WIRE_8", false,-1, 63,0);
        tracep->declQuad(c+46,"riscv_soc core__WIRE_9", false,-1, 63,0);
        tracep->declQuad(c+48,"riscv_soc core__WIRE_10", false,-1, 63,0);
        tracep->declQuad(c+50,"riscv_soc core__WIRE_11", false,-1, 63,0);
        tracep->declQuad(c+52,"riscv_soc core__WIRE_12", false,-1, 63,0);
        tracep->declQuad(c+54,"riscv_soc core__WIRE_13", false,-1, 63,0);
        tracep->declQuad(c+56,"riscv_soc core__WIRE_14", false,-1, 63,0);
        tracep->declQuad(c+58,"riscv_soc core__WIRE_15", false,-1, 63,0);
        tracep->declQuad(c+60,"riscv_soc core__WIRE_16", false,-1, 63,0);
        tracep->declQuad(c+62,"riscv_soc core__WIRE_17", false,-1, 63,0);
        tracep->declQuad(c+64,"riscv_soc core__WIRE_18", false,-1, 63,0);
        tracep->declQuad(c+66,"riscv_soc core__WIRE_19", false,-1, 63,0);
        tracep->declQuad(c+68,"riscv_soc core__WIRE_20", false,-1, 63,0);
        tracep->declQuad(c+70,"riscv_soc core__WIRE_21", false,-1, 63,0);
        tracep->declQuad(c+72,"riscv_soc core__WIRE_22", false,-1, 63,0);
        tracep->declQuad(c+74,"riscv_soc core__WIRE_23", false,-1, 63,0);
        tracep->declQuad(c+76,"riscv_soc core__WIRE_24", false,-1, 63,0);
        tracep->declQuad(c+78,"riscv_soc core__WIRE_25", false,-1, 63,0);
        tracep->declQuad(c+80,"riscv_soc core__WIRE_26", false,-1, 63,0);
        tracep->declQuad(c+82,"riscv_soc core__WIRE_27", false,-1, 63,0);
        tracep->declQuad(c+84,"riscv_soc core__WIRE_28", false,-1, 63,0);
        tracep->declQuad(c+86,"riscv_soc core__WIRE_29", false,-1, 63,0);
        tracep->declQuad(c+88,"riscv_soc core__WIRE_30", false,-1, 63,0);
        tracep->declQuad(c+90,"riscv_soc core__WIRE_31", false,-1, 63,0);
        tracep->declQuad(c+92,"riscv_soc core_reg_mcause", false,-1, 63,0);
        tracep->declQuad(c+94,"riscv_soc core_reg_mtvec", false,-1, 63,0);
        tracep->declQuad(c+96,"riscv_soc core_inst_counter", false,-1, 63,0);
        tracep->declBit(c+839,"riscv_soc axi_ram_clock", false,-1);
        tracep->declBit(c+840,"riscv_soc axi_ram_reset", false,-1);
        tracep->declBit(c+1,"riscv_soc axi_ram_io_ram_bus_aw_ready", false,-1);
        tracep->declBit(c+2,"riscv_soc axi_ram_io_ram_bus_aw_valid", false,-1);
        tracep->declQuad(c+3,"riscv_soc axi_ram_io_ram_bus_aw_bits_awaddr", false,-1, 63,0);
        tracep->declBit(c+5,"riscv_soc axi_ram_io_ram_bus_w_ready", false,-1);
        tracep->declBit(c+6,"riscv_soc axi_ram_io_ram_bus_w_valid", false,-1);
        tracep->declQuad(c+7,"riscv_soc axi_ram_io_ram_bus_w_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+9,"riscv_soc axi_ram_io_ram_bus_w_bits_wstrb", false,-1, 7,0);
        tracep->declBit(c+10,"riscv_soc axi_ram_io_ram_bus_w_bits_wlast", false,-1);
        tracep->declBit(c+11,"riscv_soc axi_ram_io_ram_bus_b_valid", false,-1);
        tracep->declBit(c+12,"riscv_soc axi_ram_io_ram_bus_ar_ready", false,-1);
        tracep->declBit(c+13,"riscv_soc axi_ram_io_ram_bus_ar_valid", false,-1);
        tracep->declQuad(c+14,"riscv_soc axi_ram_io_ram_bus_ar_bits_araddr", false,-1, 63,0);
        tracep->declBus(c+16,"riscv_soc axi_ram_io_ram_bus_ar_bits_arlen", false,-1, 7,0);
        tracep->declBit(c+17,"riscv_soc axi_ram_io_ram_bus_r_valid", false,-1);
        tracep->declQuad(c+18,"riscv_soc axi_ram_io_ram_bus_r_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+20,"riscv_soc axi_ram_io_ram_bus_r_bits_rlast", false,-1);
        tracep->declBus(c+29,"riscv_soc DIFFTEST_INST", false,-1, 31,0);
        tracep->declQuad(c+98,"riscv_soc difftest_inst", false,-1, 63,0);
        tracep->declBit(c+839,"riscv_soc core clock", false,-1);
        tracep->declBit(c+840,"riscv_soc core reset", false,-1);
        tracep->declBit(c+1,"riscv_soc core io_axi_bus_aw_ready", false,-1);
        tracep->declBit(c+2,"riscv_soc core io_axi_bus_aw_valid", false,-1);
        tracep->declQuad(c+3,"riscv_soc core io_axi_bus_aw_bits_awaddr", false,-1, 63,0);
        tracep->declBit(c+5,"riscv_soc core io_axi_bus_w_ready", false,-1);
        tracep->declBit(c+6,"riscv_soc core io_axi_bus_w_valid", false,-1);
        tracep->declQuad(c+7,"riscv_soc core io_axi_bus_w_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+9,"riscv_soc core io_axi_bus_w_bits_wstrb", false,-1, 7,0);
        tracep->declBit(c+10,"riscv_soc core io_axi_bus_w_bits_wlast", false,-1);
        tracep->declBit(c+11,"riscv_soc core io_axi_bus_b_valid", false,-1);
        tracep->declBit(c+12,"riscv_soc core io_axi_bus_ar_ready", false,-1);
        tracep->declBit(c+13,"riscv_soc core io_axi_bus_ar_valid", false,-1);
        tracep->declQuad(c+14,"riscv_soc core io_axi_bus_ar_bits_araddr", false,-1, 63,0);
        tracep->declBus(c+16,"riscv_soc core io_axi_bus_ar_bits_arlen", false,-1, 7,0);
        tracep->declBit(c+17,"riscv_soc core io_axi_bus_r_valid", false,-1);
        tracep->declQuad(c+18,"riscv_soc core io_axi_bus_r_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+20,"riscv_soc core io_axi_bus_r_bits_rlast", false,-1);
        tracep->declBit(c+21,"riscv_soc core difftest_irq", false,-1);
        tracep->declBit(c+22,"riscv_soc core difftest_commit", false,-1);
        tracep->declQuad(c+23,"riscv_soc core difftest_pc", false,-1, 63,0);
        tracep->declQuad(c+25,"riscv_soc core reg_mepc", false,-1, 63,0);
        tracep->declQuad(c+27,"riscv_soc core reg_mstatus", false,-1, 63,0);
        tracep->declBus(c+29,"riscv_soc core difftest_inst", false,-1, 31,0);
        tracep->declQuad(c+92,"riscv_soc core reg_mcause", false,-1, 63,0);
        tracep->declQuad(c+94,"riscv_soc core reg_mtvec", false,-1, 63,0);
        tracep->declQuad(c+96,"riscv_soc core inst_counter", false,-1, 63,0);
        tracep->declBit(c+839,"riscv_soc core i_cache_clock", false,-1);
        tracep->declBit(c+840,"riscv_soc core i_cache_reset", false,-1);
        tracep->declBit(c+100,"riscv_soc core i_cache_io_cpu_valid", false,-1);
        tracep->declQuad(c+101,"riscv_soc core i_cache_io_cpu_bits_addr", false,-1, 63,0);
        tracep->declQuad(c+103,"riscv_soc core i_cache_io_cpu_bits_rdata", false,-1, 63,0);
        tracep->declQuad(c+920,"riscv_soc core i_cache_io_cpu_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+922,"riscv_soc core i_cache_io_cpu_bits_wstrb", false,-1, 7,0);
        tracep->declBit(c+923,"riscv_soc core i_cache_io_cpu_bits_is_w", false,-1);
        tracep->declBit(c+105,"riscv_soc core i_cache_io_cpu_ready", false,-1);
        tracep->declBit(c+923,"riscv_soc core i_cache_io_cache_bus_w_ready", false,-1);
        tracep->declBit(c+106,"riscv_soc core i_cache_io_cache_bus_w_valid", false,-1);
        tracep->declQuad(c+107,"riscv_soc core i_cache_io_cache_bus_w_bits_waddr", false,-1, 63,0);
        tracep->declQuad(c+109,"riscv_soc core i_cache_io_cache_bus_w_bits_wdata", false,-1, 63,0);
        tracep->declBit(c+111,"riscv_soc core i_cache_io_cache_bus_w_bits_wlast", false,-1);
        tracep->declBit(c+112,"riscv_soc core i_cache_io_cache_bus_b_ready", false,-1);
        tracep->declBit(c+923,"riscv_soc core i_cache_io_cache_bus_b_valid", false,-1);
        tracep->declBit(c+113,"riscv_soc core i_cache_io_cache_bus_r_valid", false,-1);
        tracep->declQuad(c+114,"riscv_soc core i_cache_io_cache_bus_r_bits_raddr", false,-1, 63,0);
        tracep->declQuad(c+18,"riscv_soc core i_cache_io_cache_bus_r_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+116,"riscv_soc core i_cache_io_cache_bus_r_bits_rlast", false,-1);
        tracep->declBit(c+117,"riscv_soc core i_cache_io_cache_bus_r_ready", false,-1);
        tracep->declBit(c+839,"riscv_soc core d_cache_clock", false,-1);
        tracep->declBit(c+840,"riscv_soc core d_cache_reset", false,-1);
        tracep->declBit(c+118,"riscv_soc core d_cache_io_cpu_valid", false,-1);
        tracep->declQuad(c+119,"riscv_soc core d_cache_io_cpu_bits_addr", false,-1, 63,0);
        tracep->declQuad(c+121,"riscv_soc core d_cache_io_cpu_bits_rdata", false,-1, 63,0);
        tracep->declQuad(c+123,"riscv_soc core d_cache_io_cpu_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+125,"riscv_soc core d_cache_io_cpu_bits_wstrb", false,-1, 7,0);
        tracep->declBit(c+126,"riscv_soc core d_cache_io_cpu_bits_is_w", false,-1);
        tracep->declBit(c+127,"riscv_soc core d_cache_io_cpu_ready", false,-1);
        tracep->declBit(c+128,"riscv_soc core d_cache_io_cache_bus_w_ready", false,-1);
        tracep->declBit(c+129,"riscv_soc core d_cache_io_cache_bus_w_valid", false,-1);
        tracep->declQuad(c+130,"riscv_soc core d_cache_io_cache_bus_w_bits_waddr", false,-1, 63,0);
        tracep->declQuad(c+132,"riscv_soc core d_cache_io_cache_bus_w_bits_wdata", false,-1, 63,0);
        tracep->declBit(c+134,"riscv_soc core d_cache_io_cache_bus_w_bits_wlast", false,-1);
        tracep->declBit(c+135,"riscv_soc core d_cache_io_cache_bus_b_ready", false,-1);
        tracep->declBit(c+136,"riscv_soc core d_cache_io_cache_bus_b_valid", false,-1);
        tracep->declBit(c+137,"riscv_soc core d_cache_io_cache_bus_r_valid", false,-1);
        tracep->declQuad(c+138,"riscv_soc core d_cache_io_cache_bus_r_bits_raddr", false,-1, 63,0);
        tracep->declQuad(c+18,"riscv_soc core d_cache_io_cache_bus_r_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+140,"riscv_soc core d_cache_io_cache_bus_r_bits_rlast", false,-1);
        tracep->declBit(c+141,"riscv_soc core d_cache_io_cache_bus_r_ready", false,-1);
        tracep->declBit(c+839,"riscv_soc core cross_bar_clock", false,-1);
        tracep->declBit(c+840,"riscv_soc core cross_bar_reset", false,-1);
        tracep->declBit(c+113,"riscv_soc core cross_bar_io_ICache_bus_r_valid", false,-1);
        tracep->declQuad(c+114,"riscv_soc core cross_bar_io_ICache_bus_r_bits_raddr", false,-1, 63,0);
        tracep->declQuad(c+18,"riscv_soc core cross_bar_io_ICache_bus_r_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+116,"riscv_soc core cross_bar_io_ICache_bus_r_bits_rlast", false,-1);
        tracep->declBit(c+117,"riscv_soc core cross_bar_io_ICache_bus_r_ready", false,-1);
        tracep->declBit(c+128,"riscv_soc core cross_bar_io_DCache_bus_w_ready", false,-1);
        tracep->declBit(c+129,"riscv_soc core cross_bar_io_DCache_bus_w_valid", false,-1);
        tracep->declQuad(c+130,"riscv_soc core cross_bar_io_DCache_bus_w_bits_waddr", false,-1, 63,0);
        tracep->declQuad(c+132,"riscv_soc core cross_bar_io_DCache_bus_w_bits_wdata", false,-1, 63,0);
        tracep->declBit(c+134,"riscv_soc core cross_bar_io_DCache_bus_w_bits_wlast", false,-1);
        tracep->declBit(c+136,"riscv_soc core cross_bar_io_DCache_bus_b_valid", false,-1);
        tracep->declBit(c+137,"riscv_soc core cross_bar_io_DCache_bus_r_valid", false,-1);
        tracep->declQuad(c+138,"riscv_soc core cross_bar_io_DCache_bus_r_bits_raddr", false,-1, 63,0);
        tracep->declQuad(c+18,"riscv_soc core cross_bar_io_DCache_bus_r_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+140,"riscv_soc core cross_bar_io_DCache_bus_r_bits_rlast", false,-1);
        tracep->declBit(c+141,"riscv_soc core cross_bar_io_DCache_bus_r_ready", false,-1);
        tracep->declBit(c+142,"riscv_soc core cross_bar_io_bus1_valid", false,-1);
        tracep->declQuad(c+101,"riscv_soc core cross_bar_io_bus1_bits_addr", false,-1, 63,0);
        tracep->declQuad(c+18,"riscv_soc core cross_bar_io_bus1_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+143,"riscv_soc core cross_bar_io_bus1_ready", false,-1);
        tracep->declBit(c+144,"riscv_soc core cross_bar_io_bus2_valid", false,-1);
        tracep->declQuad(c+119,"riscv_soc core cross_bar_io_bus2_bits_addr", false,-1, 63,0);
        tracep->declQuad(c+18,"riscv_soc core cross_bar_io_bus2_bits_rdata", false,-1, 63,0);
        tracep->declQuad(c+123,"riscv_soc core cross_bar_io_bus2_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+125,"riscv_soc core cross_bar_io_bus2_bits_wstrb", false,-1, 7,0);
        tracep->declBit(c+126,"riscv_soc core cross_bar_io_bus2_bits_is_w", false,-1);
        tracep->declBit(c+145,"riscv_soc core cross_bar_io_bus2_ready", false,-1);
        tracep->declBit(c+1,"riscv_soc core cross_bar_io_AXI_Bus_aw_ready", false,-1);
        tracep->declBit(c+2,"riscv_soc core cross_bar_io_AXI_Bus_aw_valid", false,-1);
        tracep->declQuad(c+3,"riscv_soc core cross_bar_io_AXI_Bus_aw_bits_awaddr", false,-1, 63,0);
        tracep->declBit(c+5,"riscv_soc core cross_bar_io_AXI_Bus_w_ready", false,-1);
        tracep->declBit(c+6,"riscv_soc core cross_bar_io_AXI_Bus_w_valid", false,-1);
        tracep->declQuad(c+7,"riscv_soc core cross_bar_io_AXI_Bus_w_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+9,"riscv_soc core cross_bar_io_AXI_Bus_w_bits_wstrb", false,-1, 7,0);
        tracep->declBit(c+10,"riscv_soc core cross_bar_io_AXI_Bus_w_bits_wlast", false,-1);
        tracep->declBit(c+924,"riscv_soc core cross_bar_io_AXI_Bus_b_ready", false,-1);
        tracep->declBit(c+11,"riscv_soc core cross_bar_io_AXI_Bus_b_valid", false,-1);
        tracep->declBit(c+12,"riscv_soc core cross_bar_io_AXI_Bus_ar_ready", false,-1);
        tracep->declBit(c+13,"riscv_soc core cross_bar_io_AXI_Bus_ar_valid", false,-1);
        tracep->declQuad(c+14,"riscv_soc core cross_bar_io_AXI_Bus_ar_bits_araddr", false,-1, 63,0);
        tracep->declBus(c+16,"riscv_soc core cross_bar_io_AXI_Bus_ar_bits_arlen", false,-1, 7,0);
        tracep->declBit(c+17,"riscv_soc core cross_bar_io_AXI_Bus_r_valid", false,-1);
        tracep->declQuad(c+18,"riscv_soc core cross_bar_io_AXI_Bus_r_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+20,"riscv_soc core cross_bar_io_AXI_Bus_r_bits_rlast", false,-1);
        tracep->declBit(c+146,"riscv_soc core cross_bar_1_io_fetch_valid", false,-1);
        tracep->declQuad(c+101,"riscv_soc core cross_bar_1_io_fetch_bits_addr", false,-1, 63,0);
        tracep->declQuad(c+147,"riscv_soc core cross_bar_1_io_fetch_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+149,"riscv_soc core cross_bar_1_io_fetch_ready", false,-1);
        tracep->declBit(c+150,"riscv_soc core cross_bar_1_io_wb_valid", false,-1);
        tracep->declQuad(c+119,"riscv_soc core cross_bar_1_io_wb_bits_addr", false,-1, 63,0);
        tracep->declQuad(c+151,"riscv_soc core cross_bar_1_io_wb_bits_rdata", false,-1, 63,0);
        tracep->declQuad(c+123,"riscv_soc core cross_bar_1_io_wb_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+125,"riscv_soc core cross_bar_1_io_wb_bits_wstrb", false,-1, 7,0);
        tracep->declBit(c+126,"riscv_soc core cross_bar_1_io_wb_bits_is_w", false,-1);
        tracep->declBit(c+153,"riscv_soc core cross_bar_1_io_wb_ready", false,-1);
        tracep->declBit(c+100,"riscv_soc core cross_bar_1_io_ICache_valid", false,-1);
        tracep->declQuad(c+101,"riscv_soc core cross_bar_1_io_ICache_bits_addr", false,-1, 63,0);
        tracep->declQuad(c+103,"riscv_soc core cross_bar_1_io_ICache_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+105,"riscv_soc core cross_bar_1_io_ICache_ready", false,-1);
        tracep->declBit(c+118,"riscv_soc core cross_bar_1_io_DCache_valid", false,-1);
        tracep->declQuad(c+119,"riscv_soc core cross_bar_1_io_DCache_bits_addr", false,-1, 63,0);
        tracep->declQuad(c+121,"riscv_soc core cross_bar_1_io_DCache_bits_rdata", false,-1, 63,0);
        tracep->declQuad(c+123,"riscv_soc core cross_bar_1_io_DCache_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+125,"riscv_soc core cross_bar_1_io_DCache_bits_wstrb", false,-1, 7,0);
        tracep->declBit(c+126,"riscv_soc core cross_bar_1_io_DCache_bits_is_w", false,-1);
        tracep->declBit(c+127,"riscv_soc core cross_bar_1_io_DCache_ready", false,-1);
        tracep->declBit(c+142,"riscv_soc core cross_bar_1_io_bus1_valid", false,-1);
        tracep->declQuad(c+101,"riscv_soc core cross_bar_1_io_bus1_bits_addr", false,-1, 63,0);
        tracep->declQuad(c+18,"riscv_soc core cross_bar_1_io_bus1_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+143,"riscv_soc core cross_bar_1_io_bus1_ready", false,-1);
        tracep->declBit(c+144,"riscv_soc core cross_bar_1_io_bus2_valid", false,-1);
        tracep->declQuad(c+119,"riscv_soc core cross_bar_1_io_bus2_bits_addr", false,-1, 63,0);
        tracep->declQuad(c+18,"riscv_soc core cross_bar_1_io_bus2_bits_rdata", false,-1, 63,0);
        tracep->declQuad(c+123,"riscv_soc core cross_bar_1_io_bus2_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+125,"riscv_soc core cross_bar_1_io_bus2_bits_wstrb", false,-1, 7,0);
        tracep->declBit(c+126,"riscv_soc core cross_bar_1_io_bus2_bits_is_w", false,-1);
        tracep->declBit(c+145,"riscv_soc core cross_bar_1_io_bus2_ready", false,-1);
        tracep->declBit(c+154,"riscv_soc core cross_bar_1_io_clint_bus_valid", false,-1);
        tracep->declQuad(c+119,"riscv_soc core cross_bar_1_io_clint_bus_bits_addr", false,-1, 63,0);
        tracep->declQuad(c+155,"riscv_soc core cross_bar_1_io_clint_bus_bits_rdata", false,-1, 63,0);
        tracep->declQuad(c+123,"riscv_soc core cross_bar_1_io_clint_bus_bits_wdata", false,-1, 63,0);
        tracep->declBit(c+126,"riscv_soc core cross_bar_1_io_clint_bus_bits_is_w", false,-1);
        tracep->declBit(c+157,"riscv_soc core cross_bar_1_io_clint_bus_ready", false,-1);
        tracep->declBit(c+839,"riscv_soc core fetch_clock", false,-1);
        tracep->declBit(c+840,"riscv_soc core fetch_reset", false,-1);
        tracep->declBit(c+158,"riscv_soc core fetch_io_in_de_stall", false,-1);
        tracep->declBit(c+159,"riscv_soc core fetch_io_in_wb_stall", false,-1);
        tracep->declBit(c+160,"riscv_soc core fetch_io_in_ex_stall", false,-1);
        tracep->declQuad(c+161,"riscv_soc core fetch_io_in_next_pc", false,-1, 63,0);
        tracep->declBit(c+163,"riscv_soc core fetch_io_in_flush", false,-1);
        tracep->declBit(c+146,"riscv_soc core fetch_io_bus_valid", false,-1);
        tracep->declQuad(c+101,"riscv_soc core fetch_io_bus_bits_pc_0", false,-1, 63,0);
        tracep->declQuad(c+147,"riscv_soc core fetch_io_bus_bits_inst", false,-1, 63,0);
        tracep->declBit(c+149,"riscv_soc core fetch_io_bus_ready", false,-1);
        tracep->declQuad(c+164,"riscv_soc core fetch_io_out_pc_1", false,-1, 63,0);
        tracep->declBus(c+166,"riscv_soc core fetch_io_out_inst", false,-1, 31,0);
        tracep->declBit(c+839,"riscv_soc core execute_clock", false,-1);
        tracep->declBit(c+840,"riscv_soc core execute_reset", false,-1);
        tracep->declBus(c+167,"riscv_soc core execute_io_in_opType", false,-1, 2,0);
        tracep->declBus(c+168,"riscv_soc core execute_io_in_exuType", false,-1, 5,0);
        tracep->declBus(c+169,"riscv_soc core execute_io_in_rs1_addr", false,-1, 4,0);
        tracep->declQuad(c+170,"riscv_soc core execute_io_in_rs1_data", false,-1, 63,0);
        tracep->declBus(c+172,"riscv_soc core execute_io_in_rs2_addr", false,-1, 4,0);
        tracep->declQuad(c+173,"riscv_soc core execute_io_in_rs2_data", false,-1, 63,0);
        tracep->declQuad(c+175,"riscv_soc core execute_io_in_imm_data", false,-1, 63,0);
        tracep->declQuad(c+177,"riscv_soc core execute_io_in_pc", false,-1, 63,0);
        tracep->declBus(c+179,"riscv_soc core execute_io_in_inst", false,-1, 31,0);
        tracep->declBus(c+180,"riscv_soc core execute_io_in_rs_addr", false,-1, 4,0);
        tracep->declBus(c+181,"riscv_soc core execute_io_in_csr_addr", false,-1, 11,0);
        tracep->declQuad(c+182,"riscv_soc core execute_io_in_csr_data", false,-1, 63,0);
        tracep->declQuad(c+184,"riscv_soc core execute_io_in_wb_result_data", false,-1, 63,0);
        tracep->declBus(c+186,"riscv_soc core execute_io_in_wb_rs_addr", false,-1, 4,0);
        tracep->declBit(c+187,"riscv_soc core execute_io_in_wb_w_rs_en", false,-1);
        tracep->declBus(c+188,"riscv_soc core execute_io_in_wb_csr_addr", false,-1, 11,0);
        tracep->declQuad(c+189,"riscv_soc core execute_io_in_wb_csr_data", false,-1, 63,0);
        tracep->declBit(c+191,"riscv_soc core execute_io_in_wb_w_csr_en", false,-1);
        tracep->declBit(c+159,"riscv_soc core execute_io_in_stall", false,-1);
        tracep->declBit(c+192,"riscv_soc core execute_io_in_flush", false,-1);
        tracep->declBus(c+193,"riscv_soc core execute_io_out_rs_addr", false,-1, 4,0);
        tracep->declQuad(c+194,"riscv_soc core execute_io_out_rs_data", false,-1, 63,0);
        tracep->declBit(c+196,"riscv_soc core execute_io_out_w_rs_en", false,-1);
        tracep->declBus(c+197,"riscv_soc core execute_io_out_exuType", false,-1, 5,0);
        tracep->declQuad(c+198,"riscv_soc core execute_io_out_pc", false,-1, 63,0);
        tracep->declBus(c+200,"riscv_soc core execute_io_out_inst", false,-1, 31,0);
        tracep->declBus(c+201,"riscv_soc core execute_io_out_rs2_addr", false,-1, 4,0);
        tracep->declQuad(c+202,"riscv_soc core execute_io_out_rs2_data", false,-1, 63,0);
        tracep->declQuad(c+204,"riscv_soc core execute_io_out_mem_addr", false,-1, 63,0);
        tracep->declBit(c+206,"riscv_soc core execute_io_out_mem_avalid", false,-1);
        tracep->declBit(c+207,"riscv_soc core execute_io_out_w_mem_en", false,-1);
        tracep->declBus(c+208,"riscv_soc core execute_io_out_csr_addr", false,-1, 11,0);
        tracep->declQuad(c+209,"riscv_soc core execute_io_out_csr_data", false,-1, 63,0);
        tracep->declBit(c+211,"riscv_soc core execute_io_out_w_csr_en", false,-1);
        tracep->declBus(c+212,"riscv_soc core execute_io_out_exception", false,-1, 4,0);
        tracep->declBit(c+213,"riscv_soc core execute_io_out_is_exception", false,-1);
        tracep->declBit(c+214,"riscv_soc core execute_io_out_is_mret", false,-1);
        tracep->declQuad(c+215,"riscv_soc core execute_io_out_next_pc", false,-1, 63,0);
        tracep->declBit(c+217,"riscv_soc core execute_io_out_flush", false,-1);
        tracep->declBit(c+160,"riscv_soc core execute_io_out_stall", false,-1);
        tracep->declBit(c+839,"riscv_soc core decode_clock", false,-1);
        tracep->declBit(c+840,"riscv_soc core decode_reset", false,-1);
        tracep->declBus(c+166,"riscv_soc core decode_io_in_inst", false,-1, 31,0);
        tracep->declQuad(c+164,"riscv_soc core decode_io_in_pc", false,-1, 63,0);
        tracep->declBus(c+186,"riscv_soc core decode_io_in_rs_addr", false,-1, 4,0);
        tracep->declQuad(c+184,"riscv_soc core decode_io_in_result_data", false,-1, 63,0);
        tracep->declBit(c+187,"riscv_soc core decode_io_in_w_rs_en", false,-1);
        tracep->declQuad(c+218,"riscv_soc core decode_io_in_csr_data", false,-1, 63,0);
        tracep->declBit(c+220,"riscv_soc core decode_io_in_stall", false,-1);
        tracep->declBit(c+163,"riscv_soc core decode_io_in_flush", false,-1);
        tracep->declQuad(c+170,"riscv_soc core decode_io_out_rs1_data", false,-1, 63,0);
        tracep->declQuad(c+173,"riscv_soc core decode_io_out_rs2_data", false,-1, 63,0);
        tracep->declBus(c+169,"riscv_soc core decode_io_out_rs1_addr", false,-1, 4,0);
        tracep->declBus(c+172,"riscv_soc core decode_io_out_rs2_addr", false,-1, 4,0);
        tracep->declBus(c+221,"riscv_soc core decode_io_out_csr_addr_0", false,-1, 11,0);
        tracep->declBus(c+181,"riscv_soc core decode_io_out_csr_addr", false,-1, 11,0);
        tracep->declQuad(c+182,"riscv_soc core decode_io_out_csr_data", false,-1, 63,0);
        tracep->declBus(c+180,"riscv_soc core decode_io_out_rs_addr", false,-1, 4,0);
        tracep->declQuad(c+175,"riscv_soc core decode_io_out_imm_data", false,-1, 63,0);
        tracep->declBus(c+167,"riscv_soc core decode_io_out_opType", false,-1, 2,0);
        tracep->declBus(c+168,"riscv_soc core decode_io_out_exuType", false,-1, 5,0);
        tracep->declQuad(c+177,"riscv_soc core decode_io_out_pc", false,-1, 63,0);
        tracep->declBus(c+179,"riscv_soc core decode_io_out_inst", false,-1, 31,0);
        tracep->declBit(c+158,"riscv_soc core decode_io_out_stall", false,-1);
        tracep->declQuad(c+920,"riscv_soc core decode__WIRE_0_0", false,-1, 63,0);
        tracep->declQuad(c+30,"riscv_soc core decode__WIRE_0_1", false,-1, 63,0);
        tracep->declQuad(c+32,"riscv_soc core decode__WIRE_0_2", false,-1, 63,0);
        tracep->declQuad(c+34,"riscv_soc core decode__WIRE_0_3", false,-1, 63,0);
        tracep->declQuad(c+36,"riscv_soc core decode__WIRE_0_4", false,-1, 63,0);
        tracep->declQuad(c+38,"riscv_soc core decode__WIRE_0_5", false,-1, 63,0);
        tracep->declQuad(c+40,"riscv_soc core decode__WIRE_0_6", false,-1, 63,0);
        tracep->declQuad(c+42,"riscv_soc core decode__WIRE_0_7", false,-1, 63,0);
        tracep->declQuad(c+44,"riscv_soc core decode__WIRE_0_8", false,-1, 63,0);
        tracep->declQuad(c+46,"riscv_soc core decode__WIRE_0_9", false,-1, 63,0);
        tracep->declQuad(c+48,"riscv_soc core decode__WIRE_0_10", false,-1, 63,0);
        tracep->declQuad(c+50,"riscv_soc core decode__WIRE_0_11", false,-1, 63,0);
        tracep->declQuad(c+52,"riscv_soc core decode__WIRE_0_12", false,-1, 63,0);
        tracep->declQuad(c+54,"riscv_soc core decode__WIRE_0_13", false,-1, 63,0);
        tracep->declQuad(c+56,"riscv_soc core decode__WIRE_0_14", false,-1, 63,0);
        tracep->declQuad(c+58,"riscv_soc core decode__WIRE_0_15", false,-1, 63,0);
        tracep->declQuad(c+60,"riscv_soc core decode__WIRE_0_16", false,-1, 63,0);
        tracep->declQuad(c+62,"riscv_soc core decode__WIRE_0_17", false,-1, 63,0);
        tracep->declQuad(c+64,"riscv_soc core decode__WIRE_0_18", false,-1, 63,0);
        tracep->declQuad(c+66,"riscv_soc core decode__WIRE_0_19", false,-1, 63,0);
        tracep->declQuad(c+68,"riscv_soc core decode__WIRE_0_20", false,-1, 63,0);
        tracep->declQuad(c+70,"riscv_soc core decode__WIRE_0_21", false,-1, 63,0);
        tracep->declQuad(c+72,"riscv_soc core decode__WIRE_0_22", false,-1, 63,0);
        tracep->declQuad(c+74,"riscv_soc core decode__WIRE_0_23", false,-1, 63,0);
        tracep->declQuad(c+76,"riscv_soc core decode__WIRE_0_24", false,-1, 63,0);
        tracep->declQuad(c+78,"riscv_soc core decode__WIRE_0_25", false,-1, 63,0);
        tracep->declQuad(c+80,"riscv_soc core decode__WIRE_0_26", false,-1, 63,0);
        tracep->declQuad(c+82,"riscv_soc core decode__WIRE_0_27", false,-1, 63,0);
        tracep->declQuad(c+84,"riscv_soc core decode__WIRE_0_28", false,-1, 63,0);
        tracep->declQuad(c+86,"riscv_soc core decode__WIRE_0_29", false,-1, 63,0);
        tracep->declQuad(c+88,"riscv_soc core decode__WIRE_0_30", false,-1, 63,0);
        tracep->declQuad(c+90,"riscv_soc core decode__WIRE_0_31", false,-1, 63,0);
        tracep->declBit(c+839,"riscv_soc core write_back_clock", false,-1);
        tracep->declBit(c+840,"riscv_soc core write_back_reset", false,-1);
        tracep->declBus(c+193,"riscv_soc core write_back_io_in_rs_addr", false,-1, 4,0);
        tracep->declQuad(c+194,"riscv_soc core write_back_io_in_result_data", false,-1, 63,0);
        tracep->declBit(c+196,"riscv_soc core write_back_io_in_w_rs_en", false,-1);
        tracep->declBus(c+197,"riscv_soc core write_back_io_in_exuType", false,-1, 5,0);
        tracep->declBus(c+201,"riscv_soc core write_back_io_in_rs2_addr", false,-1, 4,0);
        tracep->declQuad(c+202,"riscv_soc core write_back_io_in_rs2_data", false,-1, 63,0);
        tracep->declQuad(c+204,"riscv_soc core write_back_io_in_mem_addr", false,-1, 63,0);
        tracep->declBit(c+206,"riscv_soc core write_back_io_in_mem_avalid", false,-1);
        tracep->declBit(c+207,"riscv_soc core write_back_io_in_w_mem_en", false,-1);
        tracep->declQuad(c+198,"riscv_soc core write_back_io_in_pc", false,-1, 63,0);
        tracep->declBus(c+200,"riscv_soc core write_back_io_in_inst", false,-1, 31,0);
        tracep->declBus(c+208,"riscv_soc core write_back_io_in_csr_addr", false,-1, 11,0);
        tracep->declQuad(c+209,"riscv_soc core write_back_io_in_csr_data", false,-1, 63,0);
        tracep->declBit(c+211,"riscv_soc core write_back_io_in_w_csr_en", false,-1);
        tracep->declQuad(c+222,"riscv_soc core write_back_io_in_mtvec", false,-1, 63,0);
        tracep->declQuad(c+224,"riscv_soc core write_back_io_in_mepc", false,-1, 63,0);
        tracep->declQuad(c+226,"riscv_soc core write_back_io_in_mstatus", false,-1, 63,0);
        tracep->declQuad(c+228,"riscv_soc core write_back_io_in_mie", false,-1, 63,0);
        tracep->declBit(c+214,"riscv_soc core write_back_io_in_is_mret", false,-1);
        tracep->declBit(c+230,"riscv_soc core write_back_io_in_time_irq", false,-1);
        tracep->declBit(c+231,"riscv_soc core write_back_io_in_soft_irq", false,-1);
        tracep->declBus(c+212,"riscv_soc core write_back_io_in_exception", false,-1, 4,0);
        tracep->declBit(c+213,"riscv_soc core write_back_io_in_is_exception", false,-1);
        tracep->declBit(c+150,"riscv_soc core write_back_io_bus_valid", false,-1);
        tracep->declQuad(c+119,"riscv_soc core write_back_io_bus_bits_addr", false,-1, 63,0);
        tracep->declQuad(c+151,"riscv_soc core write_back_io_bus_bits_rdata", false,-1, 63,0);
        tracep->declQuad(c+123,"riscv_soc core write_back_io_bus_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+125,"riscv_soc core write_back_io_bus_bits_wstrb", false,-1, 7,0);
        tracep->declBit(c+126,"riscv_soc core write_back_io_bus_bits_is_w", false,-1);
        tracep->declBit(c+153,"riscv_soc core write_back_io_bus_ready", false,-1);
        tracep->declBus(c+186,"riscv_soc core write_back_io_out_rs_addr", false,-1, 4,0);
        tracep->declQuad(c+184,"riscv_soc core write_back_io_out_result_data", false,-1, 63,0);
        tracep->declBit(c+187,"riscv_soc core write_back_io_out_w_rs_en", false,-1);
        tracep->declBit(c+159,"riscv_soc core write_back_io_out_stall", false,-1);
        tracep->declBus(c+188,"riscv_soc core write_back_io_out_csr_addr", false,-1, 11,0);
        tracep->declQuad(c+189,"riscv_soc core write_back_io_out_csr_data", false,-1, 63,0);
        tracep->declBit(c+191,"riscv_soc core write_back_io_out_w_csr_en", false,-1);
        tracep->declBit(c+232,"riscv_soc core write_back_io_out_time_irq", false,-1);
        tracep->declBit(c+233,"riscv_soc core write_back_io_out_soft_irq", false,-1);
        tracep->declBus(c+234,"riscv_soc core write_back_io_out_exception", false,-1, 4,0);
        tracep->declBit(c+235,"riscv_soc core write_back_io_out_is_exception", false,-1);
        tracep->declQuad(c+236,"riscv_soc core write_back_io_out_pc", false,-1, 63,0);
        tracep->declBit(c+238,"riscv_soc core write_back_io_out_commit", false,-1);
        tracep->declBit(c+192,"riscv_soc core write_back_io_out_flush", false,-1);
        tracep->declBit(c+239,"riscv_soc core write_back_io_out_next_pc", false,-1);
        tracep->declBit(c+21,"riscv_soc core write_back_difftest_irq_0", false,-1);
        tracep->declBit(c+22,"riscv_soc core write_back_difftest_commit_0", false,-1);
        tracep->declQuad(c+23,"riscv_soc core write_back_difftest_pc_0", false,-1, 63,0);
        tracep->declBus(c+29,"riscv_soc core write_back_difftest_inst_0", false,-1, 31,0);
        tracep->declQuad(c+96,"riscv_soc core write_back_inst_counter_0", false,-1, 63,0);
        tracep->declBit(c+839,"riscv_soc core csr_reg_clock", false,-1);
        tracep->declBit(c+840,"riscv_soc core csr_reg_reset", false,-1);
        tracep->declBus(c+188,"riscv_soc core csr_reg_io_in_csr_addr", false,-1, 11,0);
        tracep->declQuad(c+189,"riscv_soc core csr_reg_io_in_csr_data", false,-1, 63,0);
        tracep->declBit(c+191,"riscv_soc core csr_reg_io_in_w_csr_en", false,-1);
        tracep->declQuad(c+236,"riscv_soc core csr_reg_io_in_pc", false,-1, 63,0);
        tracep->declBit(c+232,"riscv_soc core csr_reg_io_in_time_irq", false,-1);
        tracep->declBit(c+233,"riscv_soc core csr_reg_io_in_soft_irq", false,-1);
        tracep->declBus(c+234,"riscv_soc core csr_reg_io_in_exception", false,-1, 4,0);
        tracep->declBit(c+235,"riscv_soc core csr_reg_io_in_is_exception", false,-1);
        tracep->declBit(c+238,"riscv_soc core csr_reg_io_in_commit", false,-1);
        tracep->declBus(c+221,"riscv_soc core csr_reg_io_r_csr_raddr", false,-1, 11,0);
        tracep->declQuad(c+218,"riscv_soc core csr_reg_io_r_csr_rdata", false,-1, 63,0);
        tracep->declQuad(c+222,"riscv_soc core csr_reg_io_r_csr_mtvec", false,-1, 63,0);
        tracep->declQuad(c+224,"riscv_soc core csr_reg_io_r_csr_mepc", false,-1, 63,0);
        tracep->declQuad(c+226,"riscv_soc core csr_reg_io_r_csr_mstatus", false,-1, 63,0);
        tracep->declQuad(c+228,"riscv_soc core csr_reg_io_r_csr_mie", false,-1, 63,0);
        tracep->declQuad(c+25,"riscv_soc core csr_reg_reg_mepc_0", false,-1, 63,0);
        tracep->declQuad(c+27,"riscv_soc core csr_reg_reg_mstatus_0", false,-1, 63,0);
        tracep->declQuad(c+92,"riscv_soc core csr_reg_reg_mcause_0", false,-1, 63,0);
        tracep->declQuad(c+94,"riscv_soc core csr_reg_reg_mtvec_0", false,-1, 63,0);
        tracep->declBit(c+839,"riscv_soc core clint_de_clock", false,-1);
        tracep->declBit(c+840,"riscv_soc core clint_de_reset", false,-1);
        tracep->declBit(c+154,"riscv_soc core clint_de_io_valid", false,-1);
        tracep->declQuad(c+119,"riscv_soc core clint_de_io_bits_addr", false,-1, 63,0);
        tracep->declQuad(c+123,"riscv_soc core clint_de_io_bits_wdata", false,-1, 63,0);
        tracep->declQuad(c+155,"riscv_soc core clint_de_io_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+126,"riscv_soc core clint_de_io_bits_is_w", false,-1);
        tracep->declBit(c+157,"riscv_soc core clint_de_io_ready", false,-1);
        tracep->declBit(c+231,"riscv_soc core clint_de_io_soft_irq", false,-1);
        tracep->declBit(c+230,"riscv_soc core clint_de_io_time_irq", false,-1);
        tracep->declBit(c+839,"riscv_soc core i_cache clock", false,-1);
        tracep->declBit(c+840,"riscv_soc core i_cache reset", false,-1);
        tracep->declBit(c+100,"riscv_soc core i_cache io_cpu_valid", false,-1);
        tracep->declQuad(c+101,"riscv_soc core i_cache io_cpu_bits_addr", false,-1, 63,0);
        tracep->declQuad(c+103,"riscv_soc core i_cache io_cpu_bits_rdata", false,-1, 63,0);
        tracep->declQuad(c+920,"riscv_soc core i_cache io_cpu_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+922,"riscv_soc core i_cache io_cpu_bits_wstrb", false,-1, 7,0);
        tracep->declBit(c+923,"riscv_soc core i_cache io_cpu_bits_is_w", false,-1);
        tracep->declBit(c+105,"riscv_soc core i_cache io_cpu_ready", false,-1);
        tracep->declBit(c+923,"riscv_soc core i_cache io_cache_bus_w_ready", false,-1);
        tracep->declBit(c+106,"riscv_soc core i_cache io_cache_bus_w_valid", false,-1);
        tracep->declQuad(c+107,"riscv_soc core i_cache io_cache_bus_w_bits_waddr", false,-1, 63,0);
        tracep->declQuad(c+109,"riscv_soc core i_cache io_cache_bus_w_bits_wdata", false,-1, 63,0);
        tracep->declBit(c+111,"riscv_soc core i_cache io_cache_bus_w_bits_wlast", false,-1);
        tracep->declBit(c+112,"riscv_soc core i_cache io_cache_bus_b_ready", false,-1);
        tracep->declBit(c+923,"riscv_soc core i_cache io_cache_bus_b_valid", false,-1);
        tracep->declBit(c+113,"riscv_soc core i_cache io_cache_bus_r_valid", false,-1);
        tracep->declQuad(c+114,"riscv_soc core i_cache io_cache_bus_r_bits_raddr", false,-1, 63,0);
        tracep->declQuad(c+18,"riscv_soc core i_cache io_cache_bus_r_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+116,"riscv_soc core i_cache io_cache_bus_r_bits_rlast", false,-1);
        tracep->declBit(c+117,"riscv_soc core i_cache io_cache_bus_r_ready", false,-1);
        tracep->declBit(c+839,"riscv_soc core i_cache sram1_data_clock", false,-1);
        tracep->declArray(c+240,"riscv_soc core i_cache sram1_data_io_Q", false,-1, 127,0);
        tracep->declBit(c+244,"riscv_soc core i_cache sram1_data_io_WEN", false,-1);
        tracep->declArray(c+245,"riscv_soc core i_cache sram1_data_io_BWEN", false,-1, 127,0);
        tracep->declBus(c+249,"riscv_soc core i_cache sram1_data_io_A", false,-1, 5,0);
        tracep->declArray(c+250,"riscv_soc core i_cache sram1_data_io_D", false,-1, 127,0);
        tracep->declBit(c+839,"riscv_soc core i_cache sram1_tag_clock", false,-1);
        tracep->declArray(c+254,"riscv_soc core i_cache sram1_tag_io_Q", false,-1, 127,0);
        tracep->declBit(c+258,"riscv_soc core i_cache sram1_tag_io_WEN", false,-1);
        tracep->declArray(c+925,"riscv_soc core i_cache sram1_tag_io_BWEN", false,-1, 127,0);
        tracep->declBus(c+259,"riscv_soc core i_cache sram1_tag_io_A", false,-1, 5,0);
        tracep->declArray(c+260,"riscv_soc core i_cache sram1_tag_io_D", false,-1, 127,0);
        tracep->declBit(c+839,"riscv_soc core i_cache sram2_data_clock", false,-1);
        tracep->declArray(c+264,"riscv_soc core i_cache sram2_data_io_Q", false,-1, 127,0);
        tracep->declBit(c+268,"riscv_soc core i_cache sram2_data_io_WEN", false,-1);
        tracep->declArray(c+245,"riscv_soc core i_cache sram2_data_io_BWEN", false,-1, 127,0);
        tracep->declBus(c+269,"riscv_soc core i_cache sram2_data_io_A", false,-1, 5,0);
        tracep->declArray(c+250,"riscv_soc core i_cache sram2_data_io_D", false,-1, 127,0);
        tracep->declBit(c+839,"riscv_soc core i_cache sram2_tag_clock", false,-1);
        tracep->declArray(c+270,"riscv_soc core i_cache sram2_tag_io_Q", false,-1, 127,0);
        tracep->declBit(c+274,"riscv_soc core i_cache sram2_tag_io_WEN", false,-1);
        tracep->declArray(c+925,"riscv_soc core i_cache sram2_tag_io_BWEN", false,-1, 127,0);
        tracep->declBus(c+275,"riscv_soc core i_cache sram2_tag_io_A", false,-1, 5,0);
        tracep->declArray(c+260,"riscv_soc core i_cache sram2_tag_io_D", false,-1, 127,0);
        tracep->declQuad(c+276,"riscv_soc core i_cache Tag", false,-1, 53,0);
        tracep->declBus(c+278,"riscv_soc core i_cache Index", false,-1, 5,0);
        tracep->declBus(c+279,"riscv_soc core i_cache Offset", false,-1, 3,0);
        tracep->declBus(c+280,"riscv_soc core i_cache reg_cache_state", false,-1, 1,0);
        tracep->declQuad(c+281,"riscv_soc core i_cache reg_wdata", false,-1, 63,0);
        tracep->declBus(c+283,"riscv_soc core i_cache reg_wstrb", false,-1, 7,0);
        tracep->declBit(c+284,"riscv_soc core i_cache reg_is_w", false,-1);
        tracep->declQuad(c+285,"riscv_soc core i_cache reg_tag", false,-1, 53,0);
        tracep->declBus(c+287,"riscv_soc core i_cache reg_index", false,-1, 5,0);
        tracep->declBus(c+288,"riscv_soc core i_cache reg_offset", false,-1, 3,0);
        tracep->declBit(c+105,"riscv_soc core i_cache reg_ready", false,-1);
        tracep->declQuad(c+103,"riscv_soc core i_cache reg_rdata", false,-1, 63,0);
        tracep->declBit(c+289,"riscv_soc core i_cache reg_cache_write", false,-1);
        tracep->declBus(c+290,"riscv_soc core i_cache reg_cache_wstrb", false,-1, 15,0);
        tracep->declArray(c+250,"riscv_soc core i_cache reg_cache_wdata", false,-1, 127,0);
        tracep->declBit(c+291,"riscv_soc core i_cache reg_chosen_tag", false,-1);
        tracep->declQuad(c+292,"riscv_soc core i_cache cache_mask_lo", false,-1, 63,0);
        tracep->declArray(c+294,"riscv_soc core i_cache cache_mask", false,-1, 127,0);
        tracep->declArray(c+298,"riscv_soc core i_cache cache_wdata", false,-1, 127,0);
        tracep->declQuad(c+114,"riscv_soc core i_cache reg_r_raddr", false,-1, 63,0);
        tracep->declBit(c+113,"riscv_soc core i_cache reg_r_valid", false,-1);
        tracep->declQuad(c+107,"riscv_soc core i_cache reg_w_waddr", false,-1, 63,0);
        tracep->declQuad(c+109,"riscv_soc core i_cache reg_w_wdata", false,-1, 63,0);
        tracep->declBit(c+111,"riscv_soc core i_cache reg_w_wlast", false,-1);
        tracep->declBit(c+106,"riscv_soc core i_cache reg_w_valid", false,-1);
        tracep->declBit(c+112,"riscv_soc core i_cache reg_b_ready", false,-1);
        tracep->declQuad(c+302,"riscv_soc core i_cache tag_1", false,-1, 53,0);
        tracep->declQuad(c+304,"riscv_soc core i_cache tag_2", false,-1, 53,0);
        tracep->declBit(c+306,"riscv_soc core i_cache hit_1", false,-1);
        tracep->declBit(c+307,"riscv_soc core i_cache hit_2", false,-1);
        tracep->declBit(c+308,"riscv_soc core i_cache tag_valid_1", false,-1);
        tracep->declBit(c+309,"riscv_soc core i_cache tag_valid_2", false,-1);
        tracep->declBit(c+310,"riscv_soc core i_cache tag_dirty_1", false,-1);
        tracep->declBit(c+311,"riscv_soc core i_cache tag_dirty_2", false,-1);
        tracep->declQuad(c+312,"riscv_soc core i_cache rdata1", false,-1, 63,0);
        tracep->declQuad(c+314,"riscv_soc core i_cache rdata2", false,-1, 63,0);
        tracep->declBus(c+316,"riscv_soc core i_cache reg_lru_0", false,-1, 1,0);
        tracep->declBus(c+317,"riscv_soc core i_cache reg_lru_1", false,-1, 1,0);
        tracep->declBus(c+318,"riscv_soc core i_cache reg_lru_2", false,-1, 1,0);
        tracep->declBus(c+319,"riscv_soc core i_cache reg_lru_3", false,-1, 1,0);
        tracep->declBus(c+320,"riscv_soc core i_cache reg_lru_4", false,-1, 1,0);
        tracep->declBus(c+321,"riscv_soc core i_cache reg_lru_5", false,-1, 1,0);
        tracep->declBus(c+322,"riscv_soc core i_cache reg_lru_6", false,-1, 1,0);
        tracep->declBus(c+323,"riscv_soc core i_cache reg_lru_7", false,-1, 1,0);
        tracep->declBus(c+324,"riscv_soc core i_cache reg_lru_8", false,-1, 1,0);
        tracep->declBus(c+325,"riscv_soc core i_cache reg_lru_9", false,-1, 1,0);
        tracep->declBus(c+326,"riscv_soc core i_cache reg_lru_10", false,-1, 1,0);
        tracep->declBus(c+327,"riscv_soc core i_cache reg_lru_11", false,-1, 1,0);
        tracep->declBus(c+328,"riscv_soc core i_cache reg_lru_12", false,-1, 1,0);
        tracep->declBus(c+329,"riscv_soc core i_cache reg_lru_13", false,-1, 1,0);
        tracep->declBus(c+330,"riscv_soc core i_cache reg_lru_14", false,-1, 1,0);
        tracep->declBus(c+331,"riscv_soc core i_cache reg_lru_15", false,-1, 1,0);
        tracep->declBus(c+332,"riscv_soc core i_cache reg_lru_16", false,-1, 1,0);
        tracep->declBus(c+333,"riscv_soc core i_cache reg_lru_17", false,-1, 1,0);
        tracep->declBus(c+334,"riscv_soc core i_cache reg_lru_18", false,-1, 1,0);
        tracep->declBus(c+335,"riscv_soc core i_cache reg_lru_19", false,-1, 1,0);
        tracep->declBus(c+336,"riscv_soc core i_cache reg_lru_20", false,-1, 1,0);
        tracep->declBus(c+337,"riscv_soc core i_cache reg_lru_21", false,-1, 1,0);
        tracep->declBus(c+338,"riscv_soc core i_cache reg_lru_22", false,-1, 1,0);
        tracep->declBus(c+339,"riscv_soc core i_cache reg_lru_23", false,-1, 1,0);
        tracep->declBus(c+340,"riscv_soc core i_cache reg_lru_24", false,-1, 1,0);
        tracep->declBus(c+341,"riscv_soc core i_cache reg_lru_25", false,-1, 1,0);
        tracep->declBus(c+342,"riscv_soc core i_cache reg_lru_26", false,-1, 1,0);
        tracep->declBus(c+343,"riscv_soc core i_cache reg_lru_27", false,-1, 1,0);
        tracep->declBus(c+344,"riscv_soc core i_cache reg_lru_28", false,-1, 1,0);
        tracep->declBus(c+345,"riscv_soc core i_cache reg_lru_29", false,-1, 1,0);
        tracep->declBus(c+346,"riscv_soc core i_cache reg_lru_30", false,-1, 1,0);
        tracep->declBus(c+347,"riscv_soc core i_cache reg_lru_31", false,-1, 1,0);
        tracep->declBus(c+348,"riscv_soc core i_cache reg_lru_32", false,-1, 1,0);
        tracep->declBus(c+349,"riscv_soc core i_cache reg_lru_33", false,-1, 1,0);
        tracep->declBus(c+350,"riscv_soc core i_cache reg_lru_34", false,-1, 1,0);
        tracep->declBus(c+351,"riscv_soc core i_cache reg_lru_35", false,-1, 1,0);
        tracep->declBus(c+352,"riscv_soc core i_cache reg_lru_36", false,-1, 1,0);
        tracep->declBus(c+353,"riscv_soc core i_cache reg_lru_37", false,-1, 1,0);
        tracep->declBus(c+354,"riscv_soc core i_cache reg_lru_38", false,-1, 1,0);
        tracep->declBus(c+355,"riscv_soc core i_cache reg_lru_39", false,-1, 1,0);
        tracep->declBus(c+356,"riscv_soc core i_cache reg_lru_40", false,-1, 1,0);
        tracep->declBus(c+357,"riscv_soc core i_cache reg_lru_41", false,-1, 1,0);
        tracep->declBus(c+358,"riscv_soc core i_cache reg_lru_42", false,-1, 1,0);
        tracep->declBus(c+359,"riscv_soc core i_cache reg_lru_43", false,-1, 1,0);
        tracep->declBus(c+360,"riscv_soc core i_cache reg_lru_44", false,-1, 1,0);
        tracep->declBus(c+361,"riscv_soc core i_cache reg_lru_45", false,-1, 1,0);
        tracep->declBus(c+362,"riscv_soc core i_cache reg_lru_46", false,-1, 1,0);
        tracep->declBus(c+363,"riscv_soc core i_cache reg_lru_47", false,-1, 1,0);
        tracep->declBus(c+364,"riscv_soc core i_cache reg_lru_48", false,-1, 1,0);
        tracep->declBus(c+365,"riscv_soc core i_cache reg_lru_49", false,-1, 1,0);
        tracep->declBus(c+366,"riscv_soc core i_cache reg_lru_50", false,-1, 1,0);
        tracep->declBus(c+367,"riscv_soc core i_cache reg_lru_51", false,-1, 1,0);
        tracep->declBus(c+368,"riscv_soc core i_cache reg_lru_52", false,-1, 1,0);
        tracep->declBus(c+369,"riscv_soc core i_cache reg_lru_53", false,-1, 1,0);
        tracep->declBus(c+370,"riscv_soc core i_cache reg_lru_54", false,-1, 1,0);
        tracep->declBus(c+371,"riscv_soc core i_cache reg_lru_55", false,-1, 1,0);
        tracep->declBus(c+372,"riscv_soc core i_cache reg_lru_56", false,-1, 1,0);
        tracep->declBus(c+373,"riscv_soc core i_cache reg_lru_57", false,-1, 1,0);
        tracep->declBus(c+374,"riscv_soc core i_cache reg_lru_58", false,-1, 1,0);
        tracep->declBus(c+375,"riscv_soc core i_cache reg_lru_59", false,-1, 1,0);
        tracep->declBus(c+376,"riscv_soc core i_cache reg_lru_60", false,-1, 1,0);
        tracep->declBus(c+377,"riscv_soc core i_cache reg_lru_61", false,-1, 1,0);
        tracep->declBus(c+378,"riscv_soc core i_cache reg_lru_62", false,-1, 1,0);
        tracep->declBus(c+379,"riscv_soc core i_cache reg_lru_63", false,-1, 1,0);
        tracep->declBit(c+380,"riscv_soc core i_cache reg_start_operation", false,-1);
        tracep->declBus(c+381,"riscv_soc core i_cache reg_cnt", false,-1, 1,0);
        tracep->declBit(c+382,"riscv_soc core i_cache reg_rbus_finish", false,-1);
        tracep->declBit(c+383,"riscv_soc core i_cache reg_wbus_finish", false,-1);
        tracep->declBit(c+839,"riscv_soc core i_cache sram1_data clock", false,-1);
        tracep->declArray(c+240,"riscv_soc core i_cache sram1_data io_Q", false,-1, 127,0);
        tracep->declBit(c+244,"riscv_soc core i_cache sram1_data io_WEN", false,-1);
        tracep->declArray(c+245,"riscv_soc core i_cache sram1_data io_BWEN", false,-1, 127,0);
        tracep->declBus(c+249,"riscv_soc core i_cache sram1_data io_A", false,-1, 5,0);
        tracep->declArray(c+250,"riscv_soc core i_cache sram1_data io_D", false,-1, 127,0);
        tracep->declBit(c+839,"riscv_soc core i_cache sram1_data sram_CLK", false,-1);
        tracep->declArray(c+240,"riscv_soc core i_cache sram1_data sram_Q", false,-1, 127,0);
        tracep->declBit(c+923,"riscv_soc core i_cache sram1_data sram_CEN", false,-1);
        tracep->declBit(c+244,"riscv_soc core i_cache sram1_data sram_WEN", false,-1);
        tracep->declArray(c+245,"riscv_soc core i_cache sram1_data sram_BWEN", false,-1, 127,0);
        tracep->declBus(c+249,"riscv_soc core i_cache sram1_data sram_A", false,-1, 5,0);
        tracep->declArray(c+250,"riscv_soc core i_cache sram1_data sram_D", false,-1, 127,0);
        tracep->declBus(c+929,"riscv_soc core i_cache sram1_data sram Bits", false,-1, 31,0);
        tracep->declBus(c+930,"riscv_soc core i_cache sram1_data sram Word_Depth", false,-1, 31,0);
        tracep->declBus(c+931,"riscv_soc core i_cache sram1_data sram Add_Width", false,-1, 31,0);
        tracep->declBus(c+929,"riscv_soc core i_cache sram1_data sram Wen_Width", false,-1, 31,0);
        tracep->declArray(c+240,"riscv_soc core i_cache sram1_data sram Q", false,-1, 127,0);
        tracep->declBit(c+839,"riscv_soc core i_cache sram1_data sram CLK", false,-1);
        tracep->declBit(c+923,"riscv_soc core i_cache sram1_data sram CEN", false,-1);
        tracep->declBit(c+244,"riscv_soc core i_cache sram1_data sram WEN", false,-1);
        tracep->declArray(c+245,"riscv_soc core i_cache sram1_data sram BWEN", false,-1, 127,0);
        tracep->declBus(c+249,"riscv_soc core i_cache sram1_data sram A", false,-1, 5,0);
        tracep->declArray(c+250,"riscv_soc core i_cache sram1_data sram D", false,-1, 127,0);
        tracep->declBit(c+924,"riscv_soc core i_cache sram1_data sram cen", false,-1);
        tracep->declBit(c+384,"riscv_soc core i_cache sram1_data sram wen", false,-1);
        tracep->declArray(c+294,"riscv_soc core i_cache sram1_data sram bwen", false,-1, 127,0);
        tracep->declBit(c+839,"riscv_soc core i_cache sram1_tag clock", false,-1);
        tracep->declArray(c+254,"riscv_soc core i_cache sram1_tag io_Q", false,-1, 127,0);
        tracep->declBit(c+258,"riscv_soc core i_cache sram1_tag io_WEN", false,-1);
        tracep->declArray(c+925,"riscv_soc core i_cache sram1_tag io_BWEN", false,-1, 127,0);
        tracep->declBus(c+259,"riscv_soc core i_cache sram1_tag io_A", false,-1, 5,0);
        tracep->declArray(c+260,"riscv_soc core i_cache sram1_tag io_D", false,-1, 127,0);
        tracep->declBit(c+839,"riscv_soc core i_cache sram1_tag sram_CLK", false,-1);
        tracep->declArray(c+254,"riscv_soc core i_cache sram1_tag sram_Q", false,-1, 127,0);
        tracep->declBit(c+923,"riscv_soc core i_cache sram1_tag sram_CEN", false,-1);
        tracep->declBit(c+258,"riscv_soc core i_cache sram1_tag sram_WEN", false,-1);
        tracep->declArray(c+925,"riscv_soc core i_cache sram1_tag sram_BWEN", false,-1, 127,0);
        tracep->declBus(c+259,"riscv_soc core i_cache sram1_tag sram_A", false,-1, 5,0);
        tracep->declArray(c+260,"riscv_soc core i_cache sram1_tag sram_D", false,-1, 127,0);
        tracep->declBus(c+929,"riscv_soc core i_cache sram1_tag sram Bits", false,-1, 31,0);
        tracep->declBus(c+930,"riscv_soc core i_cache sram1_tag sram Word_Depth", false,-1, 31,0);
        tracep->declBus(c+931,"riscv_soc core i_cache sram1_tag sram Add_Width", false,-1, 31,0);
        tracep->declBus(c+929,"riscv_soc core i_cache sram1_tag sram Wen_Width", false,-1, 31,0);
        tracep->declArray(c+254,"riscv_soc core i_cache sram1_tag sram Q", false,-1, 127,0);
        tracep->declBit(c+839,"riscv_soc core i_cache sram1_tag sram CLK", false,-1);
        tracep->declBit(c+923,"riscv_soc core i_cache sram1_tag sram CEN", false,-1);
        tracep->declBit(c+258,"riscv_soc core i_cache sram1_tag sram WEN", false,-1);
        tracep->declArray(c+925,"riscv_soc core i_cache sram1_tag sram BWEN", false,-1, 127,0);
        tracep->declBus(c+259,"riscv_soc core i_cache sram1_tag sram A", false,-1, 5,0);
        tracep->declArray(c+260,"riscv_soc core i_cache sram1_tag sram D", false,-1, 127,0);
        tracep->declBit(c+924,"riscv_soc core i_cache sram1_tag sram cen", false,-1);
        tracep->declBit(c+385,"riscv_soc core i_cache sram1_tag sram wen", false,-1);
        tracep->declArray(c+932,"riscv_soc core i_cache sram1_tag sram bwen", false,-1, 127,0);
        tracep->declBit(c+839,"riscv_soc core i_cache sram2_data clock", false,-1);
        tracep->declArray(c+264,"riscv_soc core i_cache sram2_data io_Q", false,-1, 127,0);
        tracep->declBit(c+268,"riscv_soc core i_cache sram2_data io_WEN", false,-1);
        tracep->declArray(c+245,"riscv_soc core i_cache sram2_data io_BWEN", false,-1, 127,0);
        tracep->declBus(c+269,"riscv_soc core i_cache sram2_data io_A", false,-1, 5,0);
        tracep->declArray(c+250,"riscv_soc core i_cache sram2_data io_D", false,-1, 127,0);
        tracep->declBit(c+839,"riscv_soc core i_cache sram2_data sram_CLK", false,-1);
        tracep->declArray(c+264,"riscv_soc core i_cache sram2_data sram_Q", false,-1, 127,0);
        tracep->declBit(c+923,"riscv_soc core i_cache sram2_data sram_CEN", false,-1);
        tracep->declBit(c+268,"riscv_soc core i_cache sram2_data sram_WEN", false,-1);
        tracep->declArray(c+245,"riscv_soc core i_cache sram2_data sram_BWEN", false,-1, 127,0);
        tracep->declBus(c+269,"riscv_soc core i_cache sram2_data sram_A", false,-1, 5,0);
        tracep->declArray(c+250,"riscv_soc core i_cache sram2_data sram_D", false,-1, 127,0);
        tracep->declBus(c+929,"riscv_soc core i_cache sram2_data sram Bits", false,-1, 31,0);
        tracep->declBus(c+930,"riscv_soc core i_cache sram2_data sram Word_Depth", false,-1, 31,0);
        tracep->declBus(c+931,"riscv_soc core i_cache sram2_data sram Add_Width", false,-1, 31,0);
        tracep->declBus(c+929,"riscv_soc core i_cache sram2_data sram Wen_Width", false,-1, 31,0);
        tracep->declArray(c+264,"riscv_soc core i_cache sram2_data sram Q", false,-1, 127,0);
        tracep->declBit(c+839,"riscv_soc core i_cache sram2_data sram CLK", false,-1);
        tracep->declBit(c+923,"riscv_soc core i_cache sram2_data sram CEN", false,-1);
        tracep->declBit(c+268,"riscv_soc core i_cache sram2_data sram WEN", false,-1);
        tracep->declArray(c+245,"riscv_soc core i_cache sram2_data sram BWEN", false,-1, 127,0);
        tracep->declBus(c+269,"riscv_soc core i_cache sram2_data sram A", false,-1, 5,0);
        tracep->declArray(c+250,"riscv_soc core i_cache sram2_data sram D", false,-1, 127,0);
        tracep->declBit(c+924,"riscv_soc core i_cache sram2_data sram cen", false,-1);
        tracep->declBit(c+386,"riscv_soc core i_cache sram2_data sram wen", false,-1);
        tracep->declArray(c+294,"riscv_soc core i_cache sram2_data sram bwen", false,-1, 127,0);
        tracep->declBit(c+839,"riscv_soc core i_cache sram2_tag clock", false,-1);
        tracep->declArray(c+270,"riscv_soc core i_cache sram2_tag io_Q", false,-1, 127,0);
        tracep->declBit(c+274,"riscv_soc core i_cache sram2_tag io_WEN", false,-1);
        tracep->declArray(c+925,"riscv_soc core i_cache sram2_tag io_BWEN", false,-1, 127,0);
        tracep->declBus(c+275,"riscv_soc core i_cache sram2_tag io_A", false,-1, 5,0);
        tracep->declArray(c+260,"riscv_soc core i_cache sram2_tag io_D", false,-1, 127,0);
        tracep->declBit(c+839,"riscv_soc core i_cache sram2_tag sram_CLK", false,-1);
        tracep->declArray(c+270,"riscv_soc core i_cache sram2_tag sram_Q", false,-1, 127,0);
        tracep->declBit(c+923,"riscv_soc core i_cache sram2_tag sram_CEN", false,-1);
        tracep->declBit(c+274,"riscv_soc core i_cache sram2_tag sram_WEN", false,-1);
        tracep->declArray(c+925,"riscv_soc core i_cache sram2_tag sram_BWEN", false,-1, 127,0);
        tracep->declBus(c+275,"riscv_soc core i_cache sram2_tag sram_A", false,-1, 5,0);
        tracep->declArray(c+260,"riscv_soc core i_cache sram2_tag sram_D", false,-1, 127,0);
        tracep->declBus(c+929,"riscv_soc core i_cache sram2_tag sram Bits", false,-1, 31,0);
        tracep->declBus(c+930,"riscv_soc core i_cache sram2_tag sram Word_Depth", false,-1, 31,0);
        tracep->declBus(c+931,"riscv_soc core i_cache sram2_tag sram Add_Width", false,-1, 31,0);
        tracep->declBus(c+929,"riscv_soc core i_cache sram2_tag sram Wen_Width", false,-1, 31,0);
        tracep->declArray(c+270,"riscv_soc core i_cache sram2_tag sram Q", false,-1, 127,0);
        tracep->declBit(c+839,"riscv_soc core i_cache sram2_tag sram CLK", false,-1);
        tracep->declBit(c+923,"riscv_soc core i_cache sram2_tag sram CEN", false,-1);
        tracep->declBit(c+274,"riscv_soc core i_cache sram2_tag sram WEN", false,-1);
        tracep->declArray(c+925,"riscv_soc core i_cache sram2_tag sram BWEN", false,-1, 127,0);
        tracep->declBus(c+275,"riscv_soc core i_cache sram2_tag sram A", false,-1, 5,0);
        tracep->declArray(c+260,"riscv_soc core i_cache sram2_tag sram D", false,-1, 127,0);
        tracep->declBit(c+924,"riscv_soc core i_cache sram2_tag sram cen", false,-1);
        tracep->declBit(c+387,"riscv_soc core i_cache sram2_tag sram wen", false,-1);
        tracep->declArray(c+932,"riscv_soc core i_cache sram2_tag sram bwen", false,-1, 127,0);
        tracep->declBit(c+839,"riscv_soc core d_cache clock", false,-1);
        tracep->declBit(c+840,"riscv_soc core d_cache reset", false,-1);
        tracep->declBit(c+118,"riscv_soc core d_cache io_cpu_valid", false,-1);
        tracep->declQuad(c+119,"riscv_soc core d_cache io_cpu_bits_addr", false,-1, 63,0);
        tracep->declQuad(c+121,"riscv_soc core d_cache io_cpu_bits_rdata", false,-1, 63,0);
        tracep->declQuad(c+123,"riscv_soc core d_cache io_cpu_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+125,"riscv_soc core d_cache io_cpu_bits_wstrb", false,-1, 7,0);
        tracep->declBit(c+126,"riscv_soc core d_cache io_cpu_bits_is_w", false,-1);
        tracep->declBit(c+127,"riscv_soc core d_cache io_cpu_ready", false,-1);
        tracep->declBit(c+128,"riscv_soc core d_cache io_cache_bus_w_ready", false,-1);
        tracep->declBit(c+129,"riscv_soc core d_cache io_cache_bus_w_valid", false,-1);
        tracep->declQuad(c+130,"riscv_soc core d_cache io_cache_bus_w_bits_waddr", false,-1, 63,0);
        tracep->declQuad(c+132,"riscv_soc core d_cache io_cache_bus_w_bits_wdata", false,-1, 63,0);
        tracep->declBit(c+134,"riscv_soc core d_cache io_cache_bus_w_bits_wlast", false,-1);
        tracep->declBit(c+135,"riscv_soc core d_cache io_cache_bus_b_ready", false,-1);
        tracep->declBit(c+136,"riscv_soc core d_cache io_cache_bus_b_valid", false,-1);
        tracep->declBit(c+137,"riscv_soc core d_cache io_cache_bus_r_valid", false,-1);
        tracep->declQuad(c+138,"riscv_soc core d_cache io_cache_bus_r_bits_raddr", false,-1, 63,0);
        tracep->declQuad(c+18,"riscv_soc core d_cache io_cache_bus_r_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+140,"riscv_soc core d_cache io_cache_bus_r_bits_rlast", false,-1);
        tracep->declBit(c+141,"riscv_soc core d_cache io_cache_bus_r_ready", false,-1);
        tracep->declBit(c+839,"riscv_soc core d_cache sram1_data_clock", false,-1);
        tracep->declArray(c+388,"riscv_soc core d_cache sram1_data_io_Q", false,-1, 127,0);
        tracep->declBit(c+392,"riscv_soc core d_cache sram1_data_io_WEN", false,-1);
        tracep->declArray(c+393,"riscv_soc core d_cache sram1_data_io_BWEN", false,-1, 127,0);
        tracep->declBus(c+397,"riscv_soc core d_cache sram1_data_io_A", false,-1, 5,0);
        tracep->declArray(c+398,"riscv_soc core d_cache sram1_data_io_D", false,-1, 127,0);
        tracep->declBit(c+839,"riscv_soc core d_cache sram1_tag_clock", false,-1);
        tracep->declArray(c+402,"riscv_soc core d_cache sram1_tag_io_Q", false,-1, 127,0);
        tracep->declBit(c+406,"riscv_soc core d_cache sram1_tag_io_WEN", false,-1);
        tracep->declArray(c+925,"riscv_soc core d_cache sram1_tag_io_BWEN", false,-1, 127,0);
        tracep->declBus(c+407,"riscv_soc core d_cache sram1_tag_io_A", false,-1, 5,0);
        tracep->declArray(c+408,"riscv_soc core d_cache sram1_tag_io_D", false,-1, 127,0);
        tracep->declBit(c+839,"riscv_soc core d_cache sram2_data_clock", false,-1);
        tracep->declArray(c+412,"riscv_soc core d_cache sram2_data_io_Q", false,-1, 127,0);
        tracep->declBit(c+416,"riscv_soc core d_cache sram2_data_io_WEN", false,-1);
        tracep->declArray(c+393,"riscv_soc core d_cache sram2_data_io_BWEN", false,-1, 127,0);
        tracep->declBus(c+417,"riscv_soc core d_cache sram2_data_io_A", false,-1, 5,0);
        tracep->declArray(c+398,"riscv_soc core d_cache sram2_data_io_D", false,-1, 127,0);
        tracep->declBit(c+839,"riscv_soc core d_cache sram2_tag_clock", false,-1);
        tracep->declArray(c+418,"riscv_soc core d_cache sram2_tag_io_Q", false,-1, 127,0);
        tracep->declBit(c+422,"riscv_soc core d_cache sram2_tag_io_WEN", false,-1);
        tracep->declArray(c+925,"riscv_soc core d_cache sram2_tag_io_BWEN", false,-1, 127,0);
        tracep->declBus(c+423,"riscv_soc core d_cache sram2_tag_io_A", false,-1, 5,0);
        tracep->declArray(c+408,"riscv_soc core d_cache sram2_tag_io_D", false,-1, 127,0);
        tracep->declQuad(c+424,"riscv_soc core d_cache Tag", false,-1, 53,0);
        tracep->declBus(c+426,"riscv_soc core d_cache Index", false,-1, 5,0);
        tracep->declBus(c+427,"riscv_soc core d_cache Offset", false,-1, 3,0);
        tracep->declBus(c+428,"riscv_soc core d_cache reg_cache_state", false,-1, 1,0);
        tracep->declQuad(c+429,"riscv_soc core d_cache reg_wdata", false,-1, 63,0);
        tracep->declBus(c+431,"riscv_soc core d_cache reg_wstrb", false,-1, 7,0);
        tracep->declBit(c+432,"riscv_soc core d_cache reg_is_w", false,-1);
        tracep->declQuad(c+433,"riscv_soc core d_cache reg_tag", false,-1, 53,0);
        tracep->declBus(c+435,"riscv_soc core d_cache reg_index", false,-1, 5,0);
        tracep->declBus(c+436,"riscv_soc core d_cache reg_offset", false,-1, 3,0);
        tracep->declBit(c+127,"riscv_soc core d_cache reg_ready", false,-1);
        tracep->declQuad(c+121,"riscv_soc core d_cache reg_rdata", false,-1, 63,0);
        tracep->declBit(c+437,"riscv_soc core d_cache reg_cache_write", false,-1);
        tracep->declBus(c+438,"riscv_soc core d_cache reg_cache_wstrb", false,-1, 15,0);
        tracep->declArray(c+398,"riscv_soc core d_cache reg_cache_wdata", false,-1, 127,0);
        tracep->declBit(c+439,"riscv_soc core d_cache reg_chosen_tag", false,-1);
        tracep->declQuad(c+440,"riscv_soc core d_cache cache_mask_lo", false,-1, 63,0);
        tracep->declArray(c+442,"riscv_soc core d_cache cache_mask", false,-1, 127,0);
        tracep->declArray(c+446,"riscv_soc core d_cache cache_wdata", false,-1, 127,0);
        tracep->declQuad(c+138,"riscv_soc core d_cache reg_r_raddr", false,-1, 63,0);
        tracep->declBit(c+137,"riscv_soc core d_cache reg_r_valid", false,-1);
        tracep->declQuad(c+130,"riscv_soc core d_cache reg_w_waddr", false,-1, 63,0);
        tracep->declQuad(c+132,"riscv_soc core d_cache reg_w_wdata", false,-1, 63,0);
        tracep->declBit(c+134,"riscv_soc core d_cache reg_w_wlast", false,-1);
        tracep->declBit(c+129,"riscv_soc core d_cache reg_w_valid", false,-1);
        tracep->declBit(c+135,"riscv_soc core d_cache reg_b_ready", false,-1);
        tracep->declQuad(c+450,"riscv_soc core d_cache tag_1", false,-1, 53,0);
        tracep->declQuad(c+452,"riscv_soc core d_cache tag_2", false,-1, 53,0);
        tracep->declBit(c+454,"riscv_soc core d_cache hit_1", false,-1);
        tracep->declBit(c+455,"riscv_soc core d_cache hit_2", false,-1);
        tracep->declBit(c+456,"riscv_soc core d_cache tag_valid_1", false,-1);
        tracep->declBit(c+457,"riscv_soc core d_cache tag_valid_2", false,-1);
        tracep->declBit(c+458,"riscv_soc core d_cache tag_dirty_1", false,-1);
        tracep->declBit(c+459,"riscv_soc core d_cache tag_dirty_2", false,-1);
        tracep->declQuad(c+460,"riscv_soc core d_cache rdata1", false,-1, 63,0);
        tracep->declQuad(c+462,"riscv_soc core d_cache rdata2", false,-1, 63,0);
        tracep->declBus(c+464,"riscv_soc core d_cache reg_lru_0", false,-1, 1,0);
        tracep->declBus(c+465,"riscv_soc core d_cache reg_lru_1", false,-1, 1,0);
        tracep->declBus(c+466,"riscv_soc core d_cache reg_lru_2", false,-1, 1,0);
        tracep->declBus(c+467,"riscv_soc core d_cache reg_lru_3", false,-1, 1,0);
        tracep->declBus(c+468,"riscv_soc core d_cache reg_lru_4", false,-1, 1,0);
        tracep->declBus(c+469,"riscv_soc core d_cache reg_lru_5", false,-1, 1,0);
        tracep->declBus(c+470,"riscv_soc core d_cache reg_lru_6", false,-1, 1,0);
        tracep->declBus(c+471,"riscv_soc core d_cache reg_lru_7", false,-1, 1,0);
        tracep->declBus(c+472,"riscv_soc core d_cache reg_lru_8", false,-1, 1,0);
        tracep->declBus(c+473,"riscv_soc core d_cache reg_lru_9", false,-1, 1,0);
        tracep->declBus(c+474,"riscv_soc core d_cache reg_lru_10", false,-1, 1,0);
        tracep->declBus(c+475,"riscv_soc core d_cache reg_lru_11", false,-1, 1,0);
        tracep->declBus(c+476,"riscv_soc core d_cache reg_lru_12", false,-1, 1,0);
        tracep->declBus(c+477,"riscv_soc core d_cache reg_lru_13", false,-1, 1,0);
        tracep->declBus(c+478,"riscv_soc core d_cache reg_lru_14", false,-1, 1,0);
        tracep->declBus(c+479,"riscv_soc core d_cache reg_lru_15", false,-1, 1,0);
        tracep->declBus(c+480,"riscv_soc core d_cache reg_lru_16", false,-1, 1,0);
        tracep->declBus(c+481,"riscv_soc core d_cache reg_lru_17", false,-1, 1,0);
        tracep->declBus(c+482,"riscv_soc core d_cache reg_lru_18", false,-1, 1,0);
        tracep->declBus(c+483,"riscv_soc core d_cache reg_lru_19", false,-1, 1,0);
        tracep->declBus(c+484,"riscv_soc core d_cache reg_lru_20", false,-1, 1,0);
        tracep->declBus(c+485,"riscv_soc core d_cache reg_lru_21", false,-1, 1,0);
        tracep->declBus(c+486,"riscv_soc core d_cache reg_lru_22", false,-1, 1,0);
        tracep->declBus(c+487,"riscv_soc core d_cache reg_lru_23", false,-1, 1,0);
        tracep->declBus(c+488,"riscv_soc core d_cache reg_lru_24", false,-1, 1,0);
        tracep->declBus(c+489,"riscv_soc core d_cache reg_lru_25", false,-1, 1,0);
        tracep->declBus(c+490,"riscv_soc core d_cache reg_lru_26", false,-1, 1,0);
        tracep->declBus(c+491,"riscv_soc core d_cache reg_lru_27", false,-1, 1,0);
        tracep->declBus(c+492,"riscv_soc core d_cache reg_lru_28", false,-1, 1,0);
        tracep->declBus(c+493,"riscv_soc core d_cache reg_lru_29", false,-1, 1,0);
        tracep->declBus(c+494,"riscv_soc core d_cache reg_lru_30", false,-1, 1,0);
        tracep->declBus(c+495,"riscv_soc core d_cache reg_lru_31", false,-1, 1,0);
        tracep->declBus(c+496,"riscv_soc core d_cache reg_lru_32", false,-1, 1,0);
        tracep->declBus(c+497,"riscv_soc core d_cache reg_lru_33", false,-1, 1,0);
        tracep->declBus(c+498,"riscv_soc core d_cache reg_lru_34", false,-1, 1,0);
        tracep->declBus(c+499,"riscv_soc core d_cache reg_lru_35", false,-1, 1,0);
        tracep->declBus(c+500,"riscv_soc core d_cache reg_lru_36", false,-1, 1,0);
        tracep->declBus(c+501,"riscv_soc core d_cache reg_lru_37", false,-1, 1,0);
        tracep->declBus(c+502,"riscv_soc core d_cache reg_lru_38", false,-1, 1,0);
        tracep->declBus(c+503,"riscv_soc core d_cache reg_lru_39", false,-1, 1,0);
        tracep->declBus(c+504,"riscv_soc core d_cache reg_lru_40", false,-1, 1,0);
        tracep->declBus(c+505,"riscv_soc core d_cache reg_lru_41", false,-1, 1,0);
        tracep->declBus(c+506,"riscv_soc core d_cache reg_lru_42", false,-1, 1,0);
        tracep->declBus(c+507,"riscv_soc core d_cache reg_lru_43", false,-1, 1,0);
        tracep->declBus(c+508,"riscv_soc core d_cache reg_lru_44", false,-1, 1,0);
        tracep->declBus(c+509,"riscv_soc core d_cache reg_lru_45", false,-1, 1,0);
        tracep->declBus(c+510,"riscv_soc core d_cache reg_lru_46", false,-1, 1,0);
        tracep->declBus(c+511,"riscv_soc core d_cache reg_lru_47", false,-1, 1,0);
        tracep->declBus(c+512,"riscv_soc core d_cache reg_lru_48", false,-1, 1,0);
        tracep->declBus(c+513,"riscv_soc core d_cache reg_lru_49", false,-1, 1,0);
        tracep->declBus(c+514,"riscv_soc core d_cache reg_lru_50", false,-1, 1,0);
        tracep->declBus(c+515,"riscv_soc core d_cache reg_lru_51", false,-1, 1,0);
        tracep->declBus(c+516,"riscv_soc core d_cache reg_lru_52", false,-1, 1,0);
        tracep->declBus(c+517,"riscv_soc core d_cache reg_lru_53", false,-1, 1,0);
        tracep->declBus(c+518,"riscv_soc core d_cache reg_lru_54", false,-1, 1,0);
        tracep->declBus(c+519,"riscv_soc core d_cache reg_lru_55", false,-1, 1,0);
        tracep->declBus(c+520,"riscv_soc core d_cache reg_lru_56", false,-1, 1,0);
        tracep->declBus(c+521,"riscv_soc core d_cache reg_lru_57", false,-1, 1,0);
        tracep->declBus(c+522,"riscv_soc core d_cache reg_lru_58", false,-1, 1,0);
        tracep->declBus(c+523,"riscv_soc core d_cache reg_lru_59", false,-1, 1,0);
        tracep->declBus(c+524,"riscv_soc core d_cache reg_lru_60", false,-1, 1,0);
        tracep->declBus(c+525,"riscv_soc core d_cache reg_lru_61", false,-1, 1,0);
        tracep->declBus(c+526,"riscv_soc core d_cache reg_lru_62", false,-1, 1,0);
        tracep->declBus(c+527,"riscv_soc core d_cache reg_lru_63", false,-1, 1,0);
        tracep->declBit(c+528,"riscv_soc core d_cache reg_start_operation", false,-1);
        tracep->declBus(c+529,"riscv_soc core d_cache reg_cnt", false,-1, 1,0);
        tracep->declBit(c+530,"riscv_soc core d_cache reg_rbus_finish", false,-1);
        tracep->declBit(c+531,"riscv_soc core d_cache reg_wbus_finish", false,-1);
        tracep->declBit(c+839,"riscv_soc core d_cache sram1_data clock", false,-1);
        tracep->declArray(c+388,"riscv_soc core d_cache sram1_data io_Q", false,-1, 127,0);
        tracep->declBit(c+392,"riscv_soc core d_cache sram1_data io_WEN", false,-1);
        tracep->declArray(c+393,"riscv_soc core d_cache sram1_data io_BWEN", false,-1, 127,0);
        tracep->declBus(c+397,"riscv_soc core d_cache sram1_data io_A", false,-1, 5,0);
        tracep->declArray(c+398,"riscv_soc core d_cache sram1_data io_D", false,-1, 127,0);
        tracep->declBit(c+839,"riscv_soc core d_cache sram1_data sram_CLK", false,-1);
        tracep->declArray(c+388,"riscv_soc core d_cache sram1_data sram_Q", false,-1, 127,0);
        tracep->declBit(c+923,"riscv_soc core d_cache sram1_data sram_CEN", false,-1);
        tracep->declBit(c+392,"riscv_soc core d_cache sram1_data sram_WEN", false,-1);
        tracep->declArray(c+393,"riscv_soc core d_cache sram1_data sram_BWEN", false,-1, 127,0);
        tracep->declBus(c+397,"riscv_soc core d_cache sram1_data sram_A", false,-1, 5,0);
        tracep->declArray(c+398,"riscv_soc core d_cache sram1_data sram_D", false,-1, 127,0);
        tracep->declBus(c+929,"riscv_soc core d_cache sram1_data sram Bits", false,-1, 31,0);
        tracep->declBus(c+930,"riscv_soc core d_cache sram1_data sram Word_Depth", false,-1, 31,0);
        tracep->declBus(c+931,"riscv_soc core d_cache sram1_data sram Add_Width", false,-1, 31,0);
        tracep->declBus(c+929,"riscv_soc core d_cache sram1_data sram Wen_Width", false,-1, 31,0);
        tracep->declArray(c+388,"riscv_soc core d_cache sram1_data sram Q", false,-1, 127,0);
        tracep->declBit(c+839,"riscv_soc core d_cache sram1_data sram CLK", false,-1);
        tracep->declBit(c+923,"riscv_soc core d_cache sram1_data sram CEN", false,-1);
        tracep->declBit(c+392,"riscv_soc core d_cache sram1_data sram WEN", false,-1);
        tracep->declArray(c+393,"riscv_soc core d_cache sram1_data sram BWEN", false,-1, 127,0);
        tracep->declBus(c+397,"riscv_soc core d_cache sram1_data sram A", false,-1, 5,0);
        tracep->declArray(c+398,"riscv_soc core d_cache sram1_data sram D", false,-1, 127,0);
        tracep->declBit(c+924,"riscv_soc core d_cache sram1_data sram cen", false,-1);
        tracep->declBit(c+532,"riscv_soc core d_cache sram1_data sram wen", false,-1);
        tracep->declArray(c+442,"riscv_soc core d_cache sram1_data sram bwen", false,-1, 127,0);
        tracep->declBit(c+839,"riscv_soc core d_cache sram1_tag clock", false,-1);
        tracep->declArray(c+402,"riscv_soc core d_cache sram1_tag io_Q", false,-1, 127,0);
        tracep->declBit(c+406,"riscv_soc core d_cache sram1_tag io_WEN", false,-1);
        tracep->declArray(c+925,"riscv_soc core d_cache sram1_tag io_BWEN", false,-1, 127,0);
        tracep->declBus(c+407,"riscv_soc core d_cache sram1_tag io_A", false,-1, 5,0);
        tracep->declArray(c+408,"riscv_soc core d_cache sram1_tag io_D", false,-1, 127,0);
        tracep->declBit(c+839,"riscv_soc core d_cache sram1_tag sram_CLK", false,-1);
        tracep->declArray(c+402,"riscv_soc core d_cache sram1_tag sram_Q", false,-1, 127,0);
        tracep->declBit(c+923,"riscv_soc core d_cache sram1_tag sram_CEN", false,-1);
        tracep->declBit(c+406,"riscv_soc core d_cache sram1_tag sram_WEN", false,-1);
        tracep->declArray(c+925,"riscv_soc core d_cache sram1_tag sram_BWEN", false,-1, 127,0);
        tracep->declBus(c+407,"riscv_soc core d_cache sram1_tag sram_A", false,-1, 5,0);
        tracep->declArray(c+408,"riscv_soc core d_cache sram1_tag sram_D", false,-1, 127,0);
        tracep->declBus(c+929,"riscv_soc core d_cache sram1_tag sram Bits", false,-1, 31,0);
        tracep->declBus(c+930,"riscv_soc core d_cache sram1_tag sram Word_Depth", false,-1, 31,0);
        tracep->declBus(c+931,"riscv_soc core d_cache sram1_tag sram Add_Width", false,-1, 31,0);
        tracep->declBus(c+929,"riscv_soc core d_cache sram1_tag sram Wen_Width", false,-1, 31,0);
        tracep->declArray(c+402,"riscv_soc core d_cache sram1_tag sram Q", false,-1, 127,0);
        tracep->declBit(c+839,"riscv_soc core d_cache sram1_tag sram CLK", false,-1);
        tracep->declBit(c+923,"riscv_soc core d_cache sram1_tag sram CEN", false,-1);
        tracep->declBit(c+406,"riscv_soc core d_cache sram1_tag sram WEN", false,-1);
        tracep->declArray(c+925,"riscv_soc core d_cache sram1_tag sram BWEN", false,-1, 127,0);
        tracep->declBus(c+407,"riscv_soc core d_cache sram1_tag sram A", false,-1, 5,0);
        tracep->declArray(c+408,"riscv_soc core d_cache sram1_tag sram D", false,-1, 127,0);
        tracep->declBit(c+924,"riscv_soc core d_cache sram1_tag sram cen", false,-1);
        tracep->declBit(c+533,"riscv_soc core d_cache sram1_tag sram wen", false,-1);
        tracep->declArray(c+932,"riscv_soc core d_cache sram1_tag sram bwen", false,-1, 127,0);
        tracep->declBit(c+839,"riscv_soc core d_cache sram2_data clock", false,-1);
        tracep->declArray(c+412,"riscv_soc core d_cache sram2_data io_Q", false,-1, 127,0);
        tracep->declBit(c+416,"riscv_soc core d_cache sram2_data io_WEN", false,-1);
        tracep->declArray(c+393,"riscv_soc core d_cache sram2_data io_BWEN", false,-1, 127,0);
        tracep->declBus(c+417,"riscv_soc core d_cache sram2_data io_A", false,-1, 5,0);
        tracep->declArray(c+398,"riscv_soc core d_cache sram2_data io_D", false,-1, 127,0);
        tracep->declBit(c+839,"riscv_soc core d_cache sram2_data sram_CLK", false,-1);
        tracep->declArray(c+412,"riscv_soc core d_cache sram2_data sram_Q", false,-1, 127,0);
        tracep->declBit(c+923,"riscv_soc core d_cache sram2_data sram_CEN", false,-1);
        tracep->declBit(c+416,"riscv_soc core d_cache sram2_data sram_WEN", false,-1);
        tracep->declArray(c+393,"riscv_soc core d_cache sram2_data sram_BWEN", false,-1, 127,0);
        tracep->declBus(c+417,"riscv_soc core d_cache sram2_data sram_A", false,-1, 5,0);
        tracep->declArray(c+398,"riscv_soc core d_cache sram2_data sram_D", false,-1, 127,0);
        tracep->declBus(c+929,"riscv_soc core d_cache sram2_data sram Bits", false,-1, 31,0);
        tracep->declBus(c+930,"riscv_soc core d_cache sram2_data sram Word_Depth", false,-1, 31,0);
        tracep->declBus(c+931,"riscv_soc core d_cache sram2_data sram Add_Width", false,-1, 31,0);
        tracep->declBus(c+929,"riscv_soc core d_cache sram2_data sram Wen_Width", false,-1, 31,0);
        tracep->declArray(c+412,"riscv_soc core d_cache sram2_data sram Q", false,-1, 127,0);
        tracep->declBit(c+839,"riscv_soc core d_cache sram2_data sram CLK", false,-1);
        tracep->declBit(c+923,"riscv_soc core d_cache sram2_data sram CEN", false,-1);
        tracep->declBit(c+416,"riscv_soc core d_cache sram2_data sram WEN", false,-1);
        tracep->declArray(c+393,"riscv_soc core d_cache sram2_data sram BWEN", false,-1, 127,0);
        tracep->declBus(c+417,"riscv_soc core d_cache sram2_data sram A", false,-1, 5,0);
        tracep->declArray(c+398,"riscv_soc core d_cache sram2_data sram D", false,-1, 127,0);
        tracep->declBit(c+924,"riscv_soc core d_cache sram2_data sram cen", false,-1);
        tracep->declBit(c+534,"riscv_soc core d_cache sram2_data sram wen", false,-1);
        tracep->declArray(c+442,"riscv_soc core d_cache sram2_data sram bwen", false,-1, 127,0);
        tracep->declBit(c+839,"riscv_soc core d_cache sram2_tag clock", false,-1);
        tracep->declArray(c+418,"riscv_soc core d_cache sram2_tag io_Q", false,-1, 127,0);
        tracep->declBit(c+422,"riscv_soc core d_cache sram2_tag io_WEN", false,-1);
        tracep->declArray(c+925,"riscv_soc core d_cache sram2_tag io_BWEN", false,-1, 127,0);
        tracep->declBus(c+423,"riscv_soc core d_cache sram2_tag io_A", false,-1, 5,0);
        tracep->declArray(c+408,"riscv_soc core d_cache sram2_tag io_D", false,-1, 127,0);
        tracep->declBit(c+839,"riscv_soc core d_cache sram2_tag sram_CLK", false,-1);
        tracep->declArray(c+418,"riscv_soc core d_cache sram2_tag sram_Q", false,-1, 127,0);
        tracep->declBit(c+923,"riscv_soc core d_cache sram2_tag sram_CEN", false,-1);
        tracep->declBit(c+422,"riscv_soc core d_cache sram2_tag sram_WEN", false,-1);
        tracep->declArray(c+925,"riscv_soc core d_cache sram2_tag sram_BWEN", false,-1, 127,0);
        tracep->declBus(c+423,"riscv_soc core d_cache sram2_tag sram_A", false,-1, 5,0);
        tracep->declArray(c+408,"riscv_soc core d_cache sram2_tag sram_D", false,-1, 127,0);
        tracep->declBus(c+929,"riscv_soc core d_cache sram2_tag sram Bits", false,-1, 31,0);
        tracep->declBus(c+930,"riscv_soc core d_cache sram2_tag sram Word_Depth", false,-1, 31,0);
        tracep->declBus(c+931,"riscv_soc core d_cache sram2_tag sram Add_Width", false,-1, 31,0);
        tracep->declBus(c+929,"riscv_soc core d_cache sram2_tag sram Wen_Width", false,-1, 31,0);
        tracep->declArray(c+418,"riscv_soc core d_cache sram2_tag sram Q", false,-1, 127,0);
        tracep->declBit(c+839,"riscv_soc core d_cache sram2_tag sram CLK", false,-1);
        tracep->declBit(c+923,"riscv_soc core d_cache sram2_tag sram CEN", false,-1);
        tracep->declBit(c+422,"riscv_soc core d_cache sram2_tag sram WEN", false,-1);
        tracep->declArray(c+925,"riscv_soc core d_cache sram2_tag sram BWEN", false,-1, 127,0);
        tracep->declBus(c+423,"riscv_soc core d_cache sram2_tag sram A", false,-1, 5,0);
        tracep->declArray(c+408,"riscv_soc core d_cache sram2_tag sram D", false,-1, 127,0);
        tracep->declBit(c+924,"riscv_soc core d_cache sram2_tag sram cen", false,-1);
        tracep->declBit(c+535,"riscv_soc core d_cache sram2_tag sram wen", false,-1);
        tracep->declArray(c+932,"riscv_soc core d_cache sram2_tag sram bwen", false,-1, 127,0);
        tracep->declBit(c+839,"riscv_soc core cross_bar clock", false,-1);
        tracep->declBit(c+840,"riscv_soc core cross_bar reset", false,-1);
        tracep->declBit(c+113,"riscv_soc core cross_bar io_ICache_bus_r_valid", false,-1);
        tracep->declQuad(c+114,"riscv_soc core cross_bar io_ICache_bus_r_bits_raddr", false,-1, 63,0);
        tracep->declQuad(c+18,"riscv_soc core cross_bar io_ICache_bus_r_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+116,"riscv_soc core cross_bar io_ICache_bus_r_bits_rlast", false,-1);
        tracep->declBit(c+117,"riscv_soc core cross_bar io_ICache_bus_r_ready", false,-1);
        tracep->declBit(c+128,"riscv_soc core cross_bar io_DCache_bus_w_ready", false,-1);
        tracep->declBit(c+129,"riscv_soc core cross_bar io_DCache_bus_w_valid", false,-1);
        tracep->declQuad(c+130,"riscv_soc core cross_bar io_DCache_bus_w_bits_waddr", false,-1, 63,0);
        tracep->declQuad(c+132,"riscv_soc core cross_bar io_DCache_bus_w_bits_wdata", false,-1, 63,0);
        tracep->declBit(c+134,"riscv_soc core cross_bar io_DCache_bus_w_bits_wlast", false,-1);
        tracep->declBit(c+136,"riscv_soc core cross_bar io_DCache_bus_b_valid", false,-1);
        tracep->declBit(c+137,"riscv_soc core cross_bar io_DCache_bus_r_valid", false,-1);
        tracep->declQuad(c+138,"riscv_soc core cross_bar io_DCache_bus_r_bits_raddr", false,-1, 63,0);
        tracep->declQuad(c+18,"riscv_soc core cross_bar io_DCache_bus_r_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+140,"riscv_soc core cross_bar io_DCache_bus_r_bits_rlast", false,-1);
        tracep->declBit(c+141,"riscv_soc core cross_bar io_DCache_bus_r_ready", false,-1);
        tracep->declBit(c+142,"riscv_soc core cross_bar io_bus1_valid", false,-1);
        tracep->declQuad(c+101,"riscv_soc core cross_bar io_bus1_bits_addr", false,-1, 63,0);
        tracep->declQuad(c+18,"riscv_soc core cross_bar io_bus1_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+143,"riscv_soc core cross_bar io_bus1_ready", false,-1);
        tracep->declBit(c+144,"riscv_soc core cross_bar io_bus2_valid", false,-1);
        tracep->declQuad(c+119,"riscv_soc core cross_bar io_bus2_bits_addr", false,-1, 63,0);
        tracep->declQuad(c+18,"riscv_soc core cross_bar io_bus2_bits_rdata", false,-1, 63,0);
        tracep->declQuad(c+123,"riscv_soc core cross_bar io_bus2_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+125,"riscv_soc core cross_bar io_bus2_bits_wstrb", false,-1, 7,0);
        tracep->declBit(c+126,"riscv_soc core cross_bar io_bus2_bits_is_w", false,-1);
        tracep->declBit(c+145,"riscv_soc core cross_bar io_bus2_ready", false,-1);
        tracep->declBit(c+1,"riscv_soc core cross_bar io_AXI_Bus_aw_ready", false,-1);
        tracep->declBit(c+2,"riscv_soc core cross_bar io_AXI_Bus_aw_valid", false,-1);
        tracep->declQuad(c+3,"riscv_soc core cross_bar io_AXI_Bus_aw_bits_awaddr", false,-1, 63,0);
        tracep->declBit(c+5,"riscv_soc core cross_bar io_AXI_Bus_w_ready", false,-1);
        tracep->declBit(c+6,"riscv_soc core cross_bar io_AXI_Bus_w_valid", false,-1);
        tracep->declQuad(c+7,"riscv_soc core cross_bar io_AXI_Bus_w_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+9,"riscv_soc core cross_bar io_AXI_Bus_w_bits_wstrb", false,-1, 7,0);
        tracep->declBit(c+10,"riscv_soc core cross_bar io_AXI_Bus_w_bits_wlast", false,-1);
        tracep->declBit(c+924,"riscv_soc core cross_bar io_AXI_Bus_b_ready", false,-1);
        tracep->declBit(c+11,"riscv_soc core cross_bar io_AXI_Bus_b_valid", false,-1);
        tracep->declBit(c+12,"riscv_soc core cross_bar io_AXI_Bus_ar_ready", false,-1);
        tracep->declBit(c+13,"riscv_soc core cross_bar io_AXI_Bus_ar_valid", false,-1);
        tracep->declQuad(c+14,"riscv_soc core cross_bar io_AXI_Bus_ar_bits_araddr", false,-1, 63,0);
        tracep->declBus(c+16,"riscv_soc core cross_bar io_AXI_Bus_ar_bits_arlen", false,-1, 7,0);
        tracep->declBit(c+17,"riscv_soc core cross_bar io_AXI_Bus_r_valid", false,-1);
        tracep->declQuad(c+18,"riscv_soc core cross_bar io_AXI_Bus_r_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+20,"riscv_soc core cross_bar io_AXI_Bus_r_bits_rlast", false,-1);
        tracep->declBus(c+536,"riscv_soc core cross_bar reg_w_cnt", false,-1, 1,0);
        tracep->declBit(c+537,"riscv_soc core cross_bar w_locked", false,-1);
        tracep->declBus(c+538,"riscv_soc core cross_bar w_lockId", false,-1, 1,0);
        tracep->declBus(c+539,"riscv_soc core cross_bar w_chosen", false,-1, 1,0);
        tracep->declBus(c+540,"riscv_soc core cross_bar reg_r_cnt", false,-1, 1,0);
        tracep->declBit(c+541,"riscv_soc core cross_bar r_locked", false,-1);
        tracep->declBus(c+542,"riscv_soc core cross_bar r_lockId", false,-1, 1,0);
        tracep->declBus(c+543,"riscv_soc core cross_bar r_chosen", false,-1, 1,0);
        tracep->declBit(c+544,"riscv_soc core cross_bar reg_aw_ok", false,-1);
        tracep->declBit(c+545,"riscv_soc core cross_bar reg_ar_ok", false,-1);
        tracep->declBit(c+146,"riscv_soc core cross_bar_1 io_fetch_valid", false,-1);
        tracep->declQuad(c+101,"riscv_soc core cross_bar_1 io_fetch_bits_addr", false,-1, 63,0);
        tracep->declQuad(c+147,"riscv_soc core cross_bar_1 io_fetch_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+149,"riscv_soc core cross_bar_1 io_fetch_ready", false,-1);
        tracep->declBit(c+150,"riscv_soc core cross_bar_1 io_wb_valid", false,-1);
        tracep->declQuad(c+119,"riscv_soc core cross_bar_1 io_wb_bits_addr", false,-1, 63,0);
        tracep->declQuad(c+151,"riscv_soc core cross_bar_1 io_wb_bits_rdata", false,-1, 63,0);
        tracep->declQuad(c+123,"riscv_soc core cross_bar_1 io_wb_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+125,"riscv_soc core cross_bar_1 io_wb_bits_wstrb", false,-1, 7,0);
        tracep->declBit(c+126,"riscv_soc core cross_bar_1 io_wb_bits_is_w", false,-1);
        tracep->declBit(c+153,"riscv_soc core cross_bar_1 io_wb_ready", false,-1);
        tracep->declBit(c+100,"riscv_soc core cross_bar_1 io_ICache_valid", false,-1);
        tracep->declQuad(c+101,"riscv_soc core cross_bar_1 io_ICache_bits_addr", false,-1, 63,0);
        tracep->declQuad(c+103,"riscv_soc core cross_bar_1 io_ICache_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+105,"riscv_soc core cross_bar_1 io_ICache_ready", false,-1);
        tracep->declBit(c+118,"riscv_soc core cross_bar_1 io_DCache_valid", false,-1);
        tracep->declQuad(c+119,"riscv_soc core cross_bar_1 io_DCache_bits_addr", false,-1, 63,0);
        tracep->declQuad(c+121,"riscv_soc core cross_bar_1 io_DCache_bits_rdata", false,-1, 63,0);
        tracep->declQuad(c+123,"riscv_soc core cross_bar_1 io_DCache_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+125,"riscv_soc core cross_bar_1 io_DCache_bits_wstrb", false,-1, 7,0);
        tracep->declBit(c+126,"riscv_soc core cross_bar_1 io_DCache_bits_is_w", false,-1);
        tracep->declBit(c+127,"riscv_soc core cross_bar_1 io_DCache_ready", false,-1);
        tracep->declBit(c+142,"riscv_soc core cross_bar_1 io_bus1_valid", false,-1);
        tracep->declQuad(c+101,"riscv_soc core cross_bar_1 io_bus1_bits_addr", false,-1, 63,0);
        tracep->declQuad(c+18,"riscv_soc core cross_bar_1 io_bus1_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+143,"riscv_soc core cross_bar_1 io_bus1_ready", false,-1);
        tracep->declBit(c+144,"riscv_soc core cross_bar_1 io_bus2_valid", false,-1);
        tracep->declQuad(c+119,"riscv_soc core cross_bar_1 io_bus2_bits_addr", false,-1, 63,0);
        tracep->declQuad(c+18,"riscv_soc core cross_bar_1 io_bus2_bits_rdata", false,-1, 63,0);
        tracep->declQuad(c+123,"riscv_soc core cross_bar_1 io_bus2_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+125,"riscv_soc core cross_bar_1 io_bus2_bits_wstrb", false,-1, 7,0);
        tracep->declBit(c+126,"riscv_soc core cross_bar_1 io_bus2_bits_is_w", false,-1);
        tracep->declBit(c+145,"riscv_soc core cross_bar_1 io_bus2_ready", false,-1);
        tracep->declBit(c+154,"riscv_soc core cross_bar_1 io_clint_bus_valid", false,-1);
        tracep->declQuad(c+119,"riscv_soc core cross_bar_1 io_clint_bus_bits_addr", false,-1, 63,0);
        tracep->declQuad(c+155,"riscv_soc core cross_bar_1 io_clint_bus_bits_rdata", false,-1, 63,0);
        tracep->declQuad(c+123,"riscv_soc core cross_bar_1 io_clint_bus_bits_wdata", false,-1, 63,0);
        tracep->declBit(c+126,"riscv_soc core cross_bar_1 io_clint_bus_bits_is_w", false,-1);
        tracep->declBit(c+157,"riscv_soc core cross_bar_1 io_clint_bus_ready", false,-1);
        tracep->declBit(c+546,"riscv_soc core cross_bar_1 fetch_low_address", false,-1);
        tracep->declBit(c+547,"riscv_soc core cross_bar_1 low_address", false,-1);
        tracep->declBit(c+548,"riscv_soc core cross_bar_1 not_clint", false,-1);
        tracep->declBit(c+839,"riscv_soc core fetch clock", false,-1);
        tracep->declBit(c+840,"riscv_soc core fetch reset", false,-1);
        tracep->declBit(c+158,"riscv_soc core fetch io_in_de_stall", false,-1);
        tracep->declBit(c+159,"riscv_soc core fetch io_in_wb_stall", false,-1);
        tracep->declBit(c+160,"riscv_soc core fetch io_in_ex_stall", false,-1);
        tracep->declQuad(c+161,"riscv_soc core fetch io_in_next_pc", false,-1, 63,0);
        tracep->declBit(c+163,"riscv_soc core fetch io_in_flush", false,-1);
        tracep->declBit(c+146,"riscv_soc core fetch io_bus_valid", false,-1);
        tracep->declQuad(c+101,"riscv_soc core fetch io_bus_bits_pc_0", false,-1, 63,0);
        tracep->declQuad(c+147,"riscv_soc core fetch io_bus_bits_inst", false,-1, 63,0);
        tracep->declBit(c+149,"riscv_soc core fetch io_bus_ready", false,-1);
        tracep->declQuad(c+164,"riscv_soc core fetch io_out_pc_1", false,-1, 63,0);
        tracep->declBus(c+166,"riscv_soc core fetch io_out_inst", false,-1, 31,0);
        tracep->declBit(c+549,"riscv_soc core fetch stall", false,-1);
        tracep->declQuad(c+101,"riscv_soc core fetch reg_pc_0", false,-1, 63,0);
        tracep->declQuad(c+164,"riscv_soc core fetch reg_pc_1", false,-1, 63,0);
        tracep->declBus(c+166,"riscv_soc core fetch reg_inst", false,-1, 31,0);
        tracep->declBit(c+146,"riscv_soc core fetch reg_valid", false,-1);
        tracep->declQuad(c+550,"riscv_soc core fetch reg_temp_pc_1", false,-1, 63,0);
        tracep->declBus(c+552,"riscv_soc core fetch reg_temp_inst", false,-1, 31,0);
        tracep->declBit(c+553,"riscv_soc core fetch reg_flush", false,-1);
        tracep->declQuad(c+554,"riscv_soc core fetch reg_next_pc", false,-1, 63,0);
        tracep->declBit(c+556,"riscv_soc core fetch need_update", false,-1);
        tracep->declBit(c+839,"riscv_soc core execute clock", false,-1);
        tracep->declBit(c+840,"riscv_soc core execute reset", false,-1);
        tracep->declBus(c+167,"riscv_soc core execute io_in_opType", false,-1, 2,0);
        tracep->declBus(c+168,"riscv_soc core execute io_in_exuType", false,-1, 5,0);
        tracep->declBus(c+169,"riscv_soc core execute io_in_rs1_addr", false,-1, 4,0);
        tracep->declQuad(c+170,"riscv_soc core execute io_in_rs1_data", false,-1, 63,0);
        tracep->declBus(c+172,"riscv_soc core execute io_in_rs2_addr", false,-1, 4,0);
        tracep->declQuad(c+173,"riscv_soc core execute io_in_rs2_data", false,-1, 63,0);
        tracep->declQuad(c+175,"riscv_soc core execute io_in_imm_data", false,-1, 63,0);
        tracep->declQuad(c+177,"riscv_soc core execute io_in_pc", false,-1, 63,0);
        tracep->declBus(c+179,"riscv_soc core execute io_in_inst", false,-1, 31,0);
        tracep->declBus(c+180,"riscv_soc core execute io_in_rs_addr", false,-1, 4,0);
        tracep->declBus(c+181,"riscv_soc core execute io_in_csr_addr", false,-1, 11,0);
        tracep->declQuad(c+182,"riscv_soc core execute io_in_csr_data", false,-1, 63,0);
        tracep->declQuad(c+184,"riscv_soc core execute io_in_wb_result_data", false,-1, 63,0);
        tracep->declBus(c+186,"riscv_soc core execute io_in_wb_rs_addr", false,-1, 4,0);
        tracep->declBit(c+187,"riscv_soc core execute io_in_wb_w_rs_en", false,-1);
        tracep->declBus(c+188,"riscv_soc core execute io_in_wb_csr_addr", false,-1, 11,0);
        tracep->declQuad(c+189,"riscv_soc core execute io_in_wb_csr_data", false,-1, 63,0);
        tracep->declBit(c+191,"riscv_soc core execute io_in_wb_w_csr_en", false,-1);
        tracep->declBit(c+159,"riscv_soc core execute io_in_stall", false,-1);
        tracep->declBit(c+192,"riscv_soc core execute io_in_flush", false,-1);
        tracep->declBus(c+193,"riscv_soc core execute io_out_rs_addr", false,-1, 4,0);
        tracep->declQuad(c+194,"riscv_soc core execute io_out_rs_data", false,-1, 63,0);
        tracep->declBit(c+196,"riscv_soc core execute io_out_w_rs_en", false,-1);
        tracep->declBus(c+197,"riscv_soc core execute io_out_exuType", false,-1, 5,0);
        tracep->declQuad(c+198,"riscv_soc core execute io_out_pc", false,-1, 63,0);
        tracep->declBus(c+200,"riscv_soc core execute io_out_inst", false,-1, 31,0);
        tracep->declBus(c+201,"riscv_soc core execute io_out_rs2_addr", false,-1, 4,0);
        tracep->declQuad(c+202,"riscv_soc core execute io_out_rs2_data", false,-1, 63,0);
        tracep->declQuad(c+204,"riscv_soc core execute io_out_mem_addr", false,-1, 63,0);
        tracep->declBit(c+206,"riscv_soc core execute io_out_mem_avalid", false,-1);
        tracep->declBit(c+207,"riscv_soc core execute io_out_w_mem_en", false,-1);
        tracep->declBus(c+208,"riscv_soc core execute io_out_csr_addr", false,-1, 11,0);
        tracep->declQuad(c+209,"riscv_soc core execute io_out_csr_data", false,-1, 63,0);
        tracep->declBit(c+211,"riscv_soc core execute io_out_w_csr_en", false,-1);
        tracep->declBus(c+212,"riscv_soc core execute io_out_exception", false,-1, 4,0);
        tracep->declBit(c+213,"riscv_soc core execute io_out_is_exception", false,-1);
        tracep->declBit(c+214,"riscv_soc core execute io_out_is_mret", false,-1);
        tracep->declQuad(c+215,"riscv_soc core execute io_out_next_pc", false,-1, 63,0);
        tracep->declBit(c+217,"riscv_soc core execute io_out_flush", false,-1);
        tracep->declBit(c+160,"riscv_soc core execute io_out_stall", false,-1);
        tracep->declBit(c+839,"riscv_soc core execute alu_exu_clock", false,-1);
        tracep->declBit(c+840,"riscv_soc core execute alu_exu_reset", false,-1);
        tracep->declBit(c+557,"riscv_soc core execute alu_exu_io_valid", false,-1);
        tracep->declBus(c+168,"riscv_soc core execute alu_exu_io_exuType", false,-1, 5,0);
        tracep->declQuad(c+558,"riscv_soc core execute alu_exu_io_op_data1", false,-1, 63,0);
        tracep->declQuad(c+560,"riscv_soc core execute alu_exu_io_op_data2", false,-1, 63,0);
        tracep->declQuad(c+175,"riscv_soc core execute alu_exu_io_op_imm", false,-1, 63,0);
        tracep->declQuad(c+177,"riscv_soc core execute alu_exu_io_op_pc", false,-1, 63,0);
        tracep->declBit(c+159,"riscv_soc core execute alu_exu_io_stall", false,-1);
        tracep->declBit(c+192,"riscv_soc core execute alu_exu_io_in_flush", false,-1);
        tracep->declQuad(c+562,"riscv_soc core execute alu_exu_io_result_data", false,-1, 63,0);
        tracep->declQuad(c+215,"riscv_soc core execute alu_exu_io_result_pc", false,-1, 63,0);
        tracep->declBit(c+564,"riscv_soc core execute alu_exu_io_next_pc_valid", false,-1);
        tracep->declBit(c+565,"riscv_soc core execute alu_exu_io_w_rs_en", false,-1);
        tracep->declBit(c+839,"riscv_soc core execute lsu_exu_clock", false,-1);
        tracep->declBit(c+840,"riscv_soc core execute lsu_exu_reset", false,-1);
        tracep->declBit(c+566,"riscv_soc core execute lsu_exu_io_valid", false,-1);
        tracep->declBus(c+168,"riscv_soc core execute lsu_exu_io_exuType", false,-1, 5,0);
        tracep->declQuad(c+558,"riscv_soc core execute lsu_exu_io_rs1_data", false,-1, 63,0);
        tracep->declQuad(c+175,"riscv_soc core execute lsu_exu_io_imm_data", false,-1, 63,0);
        tracep->declQuad(c+204,"riscv_soc core execute lsu_exu_io_address_result", false,-1, 63,0);
        tracep->declBit(c+567,"riscv_soc core execute lsu_exu_io_avalid", false,-1);
        tracep->declBit(c+568,"riscv_soc core execute lsu_exu_io_w_mem_en", false,-1);
        tracep->declBit(c+159,"riscv_soc core execute lsu_exu_io_stall", false,-1);
        tracep->declBit(c+192,"riscv_soc core execute lsu_exu_io_in_flush", false,-1);
        tracep->declBit(c+839,"riscv_soc core execute mu_exu_clock", false,-1);
        tracep->declBit(c+840,"riscv_soc core execute mu_exu_reset", false,-1);
        tracep->declBit(c+159,"riscv_soc core execute mu_exu_io_in_stall", false,-1);
        tracep->declBit(c+192,"riscv_soc core execute mu_exu_io_in_flush", false,-1);
        tracep->declBus(c+168,"riscv_soc core execute mu_exu_io_exuType", false,-1, 5,0);
        tracep->declQuad(c+558,"riscv_soc core execute mu_exu_io_rs1_data", false,-1, 63,0);
        tracep->declQuad(c+560,"riscv_soc core execute mu_exu_io_rs2_data", false,-1, 63,0);
        tracep->declQuad(c+569,"riscv_soc core execute mu_exu_io_result_data", false,-1, 63,0);
        tracep->declBit(c+160,"riscv_soc core execute mu_exu_io_stall", false,-1);
        tracep->declBit(c+571,"riscv_soc core execute mu_exu_io_in_valid", false,-1);
        tracep->declBit(c+572,"riscv_soc core execute mu_exu_io_out_valid", false,-1);
        tracep->declBit(c+839,"riscv_soc core execute csr_exu_clock", false,-1);
        tracep->declBit(c+840,"riscv_soc core execute csr_exu_reset", false,-1);
        tracep->declBit(c+573,"riscv_soc core execute csr_exu_io_valid", false,-1);
        tracep->declBit(c+159,"riscv_soc core execute csr_exu_io_stall", false,-1);
        tracep->declBit(c+192,"riscv_soc core execute csr_exu_io_in_flush", false,-1);
        tracep->declBus(c+168,"riscv_soc core execute csr_exu_io_exuType", false,-1, 5,0);
        tracep->declQuad(c+574,"riscv_soc core execute csr_exu_io_csr_data", false,-1, 63,0);
        tracep->declQuad(c+175,"riscv_soc core execute csr_exu_io_imm_data", false,-1, 63,0);
        tracep->declQuad(c+576,"riscv_soc core execute csr_exu_io_rs1_data", false,-1, 63,0);
        tracep->declQuad(c+578,"riscv_soc core execute csr_exu_io_rd_result", false,-1, 63,0);
        tracep->declBit(c+580,"riscv_soc core execute csr_exu_io_w_rs_en", false,-1);
        tracep->declQuad(c+209,"riscv_soc core execute csr_exu_io_csr_result", false,-1, 63,0);
        tracep->declBit(c+581,"riscv_soc core execute csr_exu_io_w_csr_en", false,-1);
        tracep->declBit(c+839,"riscv_soc core execute abn_exu_clock", false,-1);
        tracep->declBit(c+840,"riscv_soc core execute abn_exu_reset", false,-1);
        tracep->declBit(c+582,"riscv_soc core execute abn_exu_io_valid", false,-1);
        tracep->declBus(c+168,"riscv_soc core execute abn_exu_io_exuType", false,-1, 5,0);
        tracep->declBit(c+159,"riscv_soc core execute abn_exu_io_stall", false,-1);
        tracep->declBit(c+192,"riscv_soc core execute abn_exu_io_in_flush", false,-1);
        tracep->declBit(c+214,"riscv_soc core execute abn_exu_io_is_mret", false,-1);
        tracep->declBus(c+212,"riscv_soc core execute abn_exu_io_exception", false,-1, 4,0);
        tracep->declBit(c+213,"riscv_soc core execute abn_exu_io_is_exception", false,-1);
        tracep->declBit(c+220,"riscv_soc core execute stall", false,-1);
        tracep->declQuad(c+583,"riscv_soc core execute reg_rs_addr", false,-1, 63,0);
        tracep->declBus(c+208,"riscv_soc core execute reg_csr_addr", false,-1, 11,0);
        tracep->declBus(c+585,"riscv_soc core execute reg_exuType", false,-1, 5,0);
        tracep->declQuad(c+198,"riscv_soc core execute reg_pc", false,-1, 63,0);
        tracep->declBus(c+200,"riscv_soc core execute reg_inst", false,-1, 31,0);
        tracep->declBus(c+586,"riscv_soc core execute valid", false,-1, 4,0);
        tracep->declBus(c+587,"riscv_soc core execute reg_valid", false,-1, 4,0);
        tracep->declQuad(c+194,"riscv_soc core execute reg_rs_data", false,-1, 63,0);
        tracep->declBit(c+588,"riscv_soc core execute reg_w_rs_en", false,-1);
        tracep->declQuad(c+589,"riscv_soc core execute rs2_data", false,-1, 63,0);
        tracep->declQuad(c+202,"riscv_soc core execute reg_rs2_data", false,-1, 63,0);
        tracep->declBus(c+201,"riscv_soc core execute reg_rs2_addr", false,-1, 4,0);
        tracep->declBit(c+839,"riscv_soc core execute alu_exu clock", false,-1);
        tracep->declBit(c+840,"riscv_soc core execute alu_exu reset", false,-1);
        tracep->declBit(c+557,"riscv_soc core execute alu_exu io_valid", false,-1);
        tracep->declBus(c+168,"riscv_soc core execute alu_exu io_exuType", false,-1, 5,0);
        tracep->declQuad(c+558,"riscv_soc core execute alu_exu io_op_data1", false,-1, 63,0);
        tracep->declQuad(c+560,"riscv_soc core execute alu_exu io_op_data2", false,-1, 63,0);
        tracep->declQuad(c+175,"riscv_soc core execute alu_exu io_op_imm", false,-1, 63,0);
        tracep->declQuad(c+177,"riscv_soc core execute alu_exu io_op_pc", false,-1, 63,0);
        tracep->declBit(c+159,"riscv_soc core execute alu_exu io_stall", false,-1);
        tracep->declBit(c+192,"riscv_soc core execute alu_exu io_in_flush", false,-1);
        tracep->declQuad(c+562,"riscv_soc core execute alu_exu io_result_data", false,-1, 63,0);
        tracep->declQuad(c+215,"riscv_soc core execute alu_exu io_result_pc", false,-1, 63,0);
        tracep->declBit(c+564,"riscv_soc core execute alu_exu io_next_pc_valid", false,-1);
        tracep->declBit(c+565,"riscv_soc core execute alu_exu io_w_rs_en", false,-1);
        tracep->declQuad(c+591,"riscv_soc core execute alu_exu rs2_data", false,-1, 63,0);
        tracep->declArray(c+593,"riscv_soc core execute alu_exu subresult", false,-1, 64,0);
        tracep->declBit(c+596,"riscv_soc core execute alu_exu u_rs1_l_rs2", false,-1);
        tracep->declBit(c+597,"riscv_soc core execute alu_exu s_rs1_l_rs2", false,-1);
        tracep->declQuad(c+598,"riscv_soc core execute alu_exu sllw_temp", false,-1, 62,0);
        tracep->declBus(c+600,"riscv_soc core execute alu_exu srlw_temp", false,-1, 31,0);
        tracep->declBus(c+601,"riscv_soc core execute alu_exu sraw_temp", false,-1, 31,0);
        tracep->declQuad(c+602,"riscv_soc core execute alu_exu add_temp", false,-1, 63,0);
        tracep->declArray(c+604,"riscv_soc core execute alu_exu temp_result_data", false,-1, 64,0);
        tracep->declBit(c+607,"riscv_soc core execute alu_exu w_rs_en", false,-1);
        tracep->declQuad(c+608,"riscv_soc core execute alu_exu result_data", false,-1, 63,0);
        tracep->declArray(c+610,"riscv_soc core execute alu_exu next_pc3", false,-1, 64,0);
        tracep->declArray(c+613,"riscv_soc core execute alu_exu temp_result_pc", false,-1, 64,0);
        tracep->declBit(c+616,"riscv_soc core execute alu_exu next_pc_valid", false,-1);
        tracep->declQuad(c+617,"riscv_soc core execute alu_exu result_pc", false,-1, 63,0);
        tracep->declQuad(c+562,"riscv_soc core execute alu_exu reg_result_data", false,-1, 63,0);
        tracep->declQuad(c+215,"riscv_soc core execute alu_exu reg_result_pc", false,-1, 63,0);
        tracep->declBit(c+564,"riscv_soc core execute alu_exu reg_next_pc_valid", false,-1);
        tracep->declBit(c+565,"riscv_soc core execute alu_exu reg_w_rs_en", false,-1);
        tracep->declBit(c+839,"riscv_soc core execute lsu_exu clock", false,-1);
        tracep->declBit(c+840,"riscv_soc core execute lsu_exu reset", false,-1);
        tracep->declBit(c+566,"riscv_soc core execute lsu_exu io_valid", false,-1);
        tracep->declBus(c+168,"riscv_soc core execute lsu_exu io_exuType", false,-1, 5,0);
        tracep->declQuad(c+558,"riscv_soc core execute lsu_exu io_rs1_data", false,-1, 63,0);
        tracep->declQuad(c+175,"riscv_soc core execute lsu_exu io_imm_data", false,-1, 63,0);
        tracep->declQuad(c+204,"riscv_soc core execute lsu_exu io_address_result", false,-1, 63,0);
        tracep->declBit(c+567,"riscv_soc core execute lsu_exu io_avalid", false,-1);
        tracep->declBit(c+568,"riscv_soc core execute lsu_exu io_w_mem_en", false,-1);
        tracep->declBit(c+159,"riscv_soc core execute lsu_exu io_stall", false,-1);
        tracep->declBit(c+192,"riscv_soc core execute lsu_exu io_in_flush", false,-1);
        tracep->declQuad(c+204,"riscv_soc core execute lsu_exu reg_address_result", false,-1, 63,0);
        tracep->declBit(c+567,"riscv_soc core execute lsu_exu reg_avalid", false,-1);
        tracep->declBit(c+568,"riscv_soc core execute lsu_exu reg_w_mem_en", false,-1);
        tracep->declBit(c+839,"riscv_soc core execute mu_exu clock", false,-1);
        tracep->declBit(c+840,"riscv_soc core execute mu_exu reset", false,-1);
        tracep->declBit(c+159,"riscv_soc core execute mu_exu io_in_stall", false,-1);
        tracep->declBit(c+192,"riscv_soc core execute mu_exu io_in_flush", false,-1);
        tracep->declBus(c+168,"riscv_soc core execute mu_exu io_exuType", false,-1, 5,0);
        tracep->declQuad(c+558,"riscv_soc core execute mu_exu io_rs1_data", false,-1, 63,0);
        tracep->declQuad(c+560,"riscv_soc core execute mu_exu io_rs2_data", false,-1, 63,0);
        tracep->declQuad(c+569,"riscv_soc core execute mu_exu io_result_data", false,-1, 63,0);
        tracep->declBit(c+160,"riscv_soc core execute mu_exu io_stall", false,-1);
        tracep->declBit(c+571,"riscv_soc core execute mu_exu io_in_valid", false,-1);
        tracep->declBit(c+572,"riscv_soc core execute mu_exu io_out_valid", false,-1);
        tracep->declBit(c+839,"riscv_soc core execute mu_exu div_clock", false,-1);
        tracep->declBit(c+840,"riscv_soc core execute mu_exu div_reset", false,-1);
        tracep->declBit(c+159,"riscv_soc core execute mu_exu div_io_in_stall", false,-1);
        tracep->declBit(c+192,"riscv_soc core execute mu_exu div_io_in_flush", false,-1);
        tracep->declQuad(c+558,"riscv_soc core execute mu_exu div_io_rs1_data", false,-1, 63,0);
        tracep->declQuad(c+560,"riscv_soc core execute mu_exu div_io_rs2_data", false,-1, 63,0);
        tracep->declQuad(c+619,"riscv_soc core execute mu_exu div_io_result", false,-1, 63,0);
        tracep->declBit(c+621,"riscv_soc core execute mu_exu div_io_valid", false,-1);
        tracep->declBus(c+168,"riscv_soc core execute mu_exu div_io_exuType", false,-1, 5,0);
        tracep->declBit(c+622,"riscv_soc core execute mu_exu div_io_stall", false,-1);
        tracep->declBit(c+623,"riscv_soc core execute mu_exu div_io_out_valid", false,-1);
        tracep->declBit(c+839,"riscv_soc core execute mu_exu mul_clock", false,-1);
        tracep->declBit(c+840,"riscv_soc core execute mu_exu mul_reset", false,-1);
        tracep->declBit(c+159,"riscv_soc core execute mu_exu mul_io_in_stall", false,-1);
        tracep->declBit(c+192,"riscv_soc core execute mu_exu mul_io_in_flush", false,-1);
        tracep->declBus(c+168,"riscv_soc core execute mu_exu mul_io_exuType", false,-1, 5,0);
        tracep->declQuad(c+558,"riscv_soc core execute mu_exu mul_io_rs1_data", false,-1, 63,0);
        tracep->declQuad(c+560,"riscv_soc core execute mu_exu mul_io_rs2_data", false,-1, 63,0);
        tracep->declQuad(c+624,"riscv_soc core execute mu_exu mul_io_result", false,-1, 63,0);
        tracep->declBit(c+626,"riscv_soc core execute mu_exu mul_io_stall", false,-1);
        tracep->declBit(c+627,"riscv_soc core execute mu_exu mul_io_valid", false,-1);
        tracep->declBit(c+628,"riscv_soc core execute mu_exu mul_io_out_valid", false,-1);
        tracep->declBit(c+839,"riscv_soc core execute mu_exu div clock", false,-1);
        tracep->declBit(c+840,"riscv_soc core execute mu_exu div reset", false,-1);
        tracep->declBit(c+159,"riscv_soc core execute mu_exu div io_in_stall", false,-1);
        tracep->declBit(c+192,"riscv_soc core execute mu_exu div io_in_flush", false,-1);
        tracep->declQuad(c+558,"riscv_soc core execute mu_exu div io_rs1_data", false,-1, 63,0);
        tracep->declQuad(c+560,"riscv_soc core execute mu_exu div io_rs2_data", false,-1, 63,0);
        tracep->declQuad(c+619,"riscv_soc core execute mu_exu div io_result", false,-1, 63,0);
        tracep->declBit(c+621,"riscv_soc core execute mu_exu div io_valid", false,-1);
        tracep->declBus(c+168,"riscv_soc core execute mu_exu div io_exuType", false,-1, 5,0);
        tracep->declBit(c+622,"riscv_soc core execute mu_exu div io_stall", false,-1);
        tracep->declBit(c+623,"riscv_soc core execute mu_exu div io_out_valid", false,-1);
        tracep->declArray(c+629,"riscv_soc core execute mu_exu div dividend", false,-1, 64,0);
        tracep->declArray(c+632,"riscv_soc core execute mu_exu div divisor", false,-1, 64,0);
        tracep->declArray(c+635,"riscv_soc core execute mu_exu div rem", false,-1, 64,0);
        tracep->declArray(c+638,"riscv_soc core execute mu_exu div reg_divisor", false,-1, 64,0);
        tracep->declArray(c+641,"riscv_soc core execute mu_exu div reg_dividend", false,-1, 64,0);
        tracep->declArray(c+644,"riscv_soc core execute mu_exu div reg_rem", false,-1, 64,0);
        tracep->declArray(c+647,"riscv_soc core execute mu_exu div reg_q", false,-1, 64,0);
        tracep->declArray(c+650,"riscv_soc core execute mu_exu div neg_divisor", false,-1, 64,0);
        tracep->declBus(c+653,"riscv_soc core execute mu_exu div reg_state", false,-1, 1,0);
        tracep->declBus(c+654,"riscv_soc core execute mu_exu div reg_cnt", false,-1, 6,0);
        tracep->declBus(c+655,"riscv_soc core execute mu_exu div reg_exuType", false,-1, 5,0);
        tracep->declBit(c+623,"riscv_soc core execute mu_exu div reg_out_valid", false,-1);
        tracep->declBit(c+622,"riscv_soc core execute mu_exu div reg_stall", false,-1);
        tracep->declArray(c+656,"riscv_soc core execute mu_exu div temp_result", false,-1, 130,0);
        tracep->declBit(c+839,"riscv_soc core execute mu_exu mul clock", false,-1);
        tracep->declBit(c+840,"riscv_soc core execute mu_exu mul reset", false,-1);
        tracep->declBit(c+159,"riscv_soc core execute mu_exu mul io_in_stall", false,-1);
        tracep->declBit(c+192,"riscv_soc core execute mu_exu mul io_in_flush", false,-1);
        tracep->declBus(c+168,"riscv_soc core execute mu_exu mul io_exuType", false,-1, 5,0);
        tracep->declQuad(c+558,"riscv_soc core execute mu_exu mul io_rs1_data", false,-1, 63,0);
        tracep->declQuad(c+560,"riscv_soc core execute mu_exu mul io_rs2_data", false,-1, 63,0);
        tracep->declQuad(c+624,"riscv_soc core execute mu_exu mul io_result", false,-1, 63,0);
        tracep->declBit(c+626,"riscv_soc core execute mu_exu mul io_stall", false,-1);
        tracep->declBit(c+627,"riscv_soc core execute mu_exu mul io_valid", false,-1);
        tracep->declBit(c+628,"riscv_soc core execute mu_exu mul io_out_valid", false,-1);
        tracep->declArray(c+661,"riscv_soc core execute mu_exu mul mul_data1", false,-1, 129,0);
        tracep->declArray(c+666,"riscv_soc core execute mu_exu mul mul_data2", false,-1, 64,0);
        tracep->declArray(c+669,"riscv_soc core execute mu_exu mul temp_mul2", false,-1, 66,0);
        tracep->declBit(c+626,"riscv_soc core execute mu_exu mul reg_stall", false,-1);
        tracep->declBus(c+672,"riscv_soc core execute mu_exu mul reg_cnt", false,-1, 5,0);
        tracep->declBus(c+673,"riscv_soc core execute mu_exu mul reg_state", false,-1, 1,0);
        tracep->declArray(c+674,"riscv_soc core execute mu_exu mul reg_temp_mul2", false,-1, 66,0);
        tracep->declArray(c+677,"riscv_soc core execute mu_exu mul reg_mul1", false,-1, 129,0);
        tracep->declArray(c+682,"riscv_soc core execute mu_exu mul reg_result", false,-1, 129,0);
        tracep->declBit(c+687,"riscv_soc core execute mu_exu mul reg_exuType", false,-1);
        tracep->declBit(c+628,"riscv_soc core execute mu_exu mul reg_out_valid", false,-1);
        tracep->declArray(c+688,"riscv_soc core execute mu_exu mul pp", false,-1, 130,0);
        tracep->declBit(c+839,"riscv_soc core execute csr_exu clock", false,-1);
        tracep->declBit(c+840,"riscv_soc core execute csr_exu reset", false,-1);
        tracep->declBit(c+573,"riscv_soc core execute csr_exu io_valid", false,-1);
        tracep->declBit(c+159,"riscv_soc core execute csr_exu io_stall", false,-1);
        tracep->declBit(c+192,"riscv_soc core execute csr_exu io_in_flush", false,-1);
        tracep->declBus(c+168,"riscv_soc core execute csr_exu io_exuType", false,-1, 5,0);
        tracep->declQuad(c+574,"riscv_soc core execute csr_exu io_csr_data", false,-1, 63,0);
        tracep->declQuad(c+175,"riscv_soc core execute csr_exu io_imm_data", false,-1, 63,0);
        tracep->declQuad(c+576,"riscv_soc core execute csr_exu io_rs1_data", false,-1, 63,0);
        tracep->declQuad(c+578,"riscv_soc core execute csr_exu io_rd_result", false,-1, 63,0);
        tracep->declBit(c+580,"riscv_soc core execute csr_exu io_w_rs_en", false,-1);
        tracep->declQuad(c+209,"riscv_soc core execute csr_exu io_csr_result", false,-1, 63,0);
        tracep->declBit(c+581,"riscv_soc core execute csr_exu io_w_csr_en", false,-1);
        tracep->declQuad(c+578,"riscv_soc core execute csr_exu reg_rd_result", false,-1, 63,0);
        tracep->declQuad(c+209,"riscv_soc core execute csr_exu reg_csr_result", false,-1, 63,0);
        tracep->declBit(c+580,"riscv_soc core execute csr_exu reg_w_rs_en", false,-1);
        tracep->declBit(c+581,"riscv_soc core execute csr_exu reg_w_csr_en", false,-1);
        tracep->declArray(c+693,"riscv_soc core execute csr_exu temp_csr_result_data", false,-1, 64,0);
        tracep->declBit(c+839,"riscv_soc core execute abn_exu clock", false,-1);
        tracep->declBit(c+840,"riscv_soc core execute abn_exu reset", false,-1);
        tracep->declBit(c+582,"riscv_soc core execute abn_exu io_valid", false,-1);
        tracep->declBus(c+168,"riscv_soc core execute abn_exu io_exuType", false,-1, 5,0);
        tracep->declBit(c+159,"riscv_soc core execute abn_exu io_stall", false,-1);
        tracep->declBit(c+192,"riscv_soc core execute abn_exu io_in_flush", false,-1);
        tracep->declBit(c+214,"riscv_soc core execute abn_exu io_is_mret", false,-1);
        tracep->declBus(c+212,"riscv_soc core execute abn_exu io_exception", false,-1, 4,0);
        tracep->declBit(c+213,"riscv_soc core execute abn_exu io_is_exception", false,-1);
        tracep->declBit(c+214,"riscv_soc core execute abn_exu reg_is_mret", false,-1);
        tracep->declBus(c+212,"riscv_soc core execute abn_exu reg_exception", false,-1, 4,0);
        tracep->declBit(c+213,"riscv_soc core execute abn_exu reg_is_exception", false,-1);
        tracep->declBit(c+839,"riscv_soc core decode clock", false,-1);
        tracep->declBit(c+840,"riscv_soc core decode reset", false,-1);
        tracep->declBus(c+166,"riscv_soc core decode io_in_inst", false,-1, 31,0);
        tracep->declQuad(c+164,"riscv_soc core decode io_in_pc", false,-1, 63,0);
        tracep->declBus(c+186,"riscv_soc core decode io_in_rs_addr", false,-1, 4,0);
        tracep->declQuad(c+184,"riscv_soc core decode io_in_result_data", false,-1, 63,0);
        tracep->declBit(c+187,"riscv_soc core decode io_in_w_rs_en", false,-1);
        tracep->declQuad(c+218,"riscv_soc core decode io_in_csr_data", false,-1, 63,0);
        tracep->declBit(c+220,"riscv_soc core decode io_in_stall", false,-1);
        tracep->declBit(c+163,"riscv_soc core decode io_in_flush", false,-1);
        tracep->declQuad(c+170,"riscv_soc core decode io_out_rs1_data", false,-1, 63,0);
        tracep->declQuad(c+173,"riscv_soc core decode io_out_rs2_data", false,-1, 63,0);
        tracep->declBus(c+169,"riscv_soc core decode io_out_rs1_addr", false,-1, 4,0);
        tracep->declBus(c+172,"riscv_soc core decode io_out_rs2_addr", false,-1, 4,0);
        tracep->declBus(c+221,"riscv_soc core decode io_out_csr_addr_0", false,-1, 11,0);
        tracep->declBus(c+181,"riscv_soc core decode io_out_csr_addr", false,-1, 11,0);
        tracep->declQuad(c+182,"riscv_soc core decode io_out_csr_data", false,-1, 63,0);
        tracep->declBus(c+180,"riscv_soc core decode io_out_rs_addr", false,-1, 4,0);
        tracep->declQuad(c+175,"riscv_soc core decode io_out_imm_data", false,-1, 63,0);
        tracep->declBus(c+167,"riscv_soc core decode io_out_opType", false,-1, 2,0);
        tracep->declBus(c+168,"riscv_soc core decode io_out_exuType", false,-1, 5,0);
        tracep->declQuad(c+177,"riscv_soc core decode io_out_pc", false,-1, 63,0);
        tracep->declBus(c+179,"riscv_soc core decode io_out_inst", false,-1, 31,0);
        tracep->declBit(c+158,"riscv_soc core decode io_out_stall", false,-1);
        {int i; for (i=0; i<32; i++) {
                tracep->declQuad(c+696+i*2,"riscv_soc core decode regfile", true,(i+0), 63,0);}}
        tracep->declBit(c+924,"riscv_soc core decode regfile_MPORT_en", false,-1);
        tracep->declBus(c+936,"riscv_soc core decode regfile_MPORT_addr", false,-1, 4,0);
        tracep->declQuad(c+760,"riscv_soc core decode regfile_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+924,"riscv_soc core decode regfile_MPORT_1_en", false,-1);
        tracep->declBus(c+937,"riscv_soc core decode regfile_MPORT_1_addr", false,-1, 4,0);
        tracep->declQuad(c+30,"riscv_soc core decode regfile_MPORT_1_data", false,-1, 63,0);
        tracep->declBit(c+924,"riscv_soc core decode regfile_MPORT_2_en", false,-1);
        tracep->declBus(c+938,"riscv_soc core decode regfile_MPORT_2_addr", false,-1, 4,0);
        tracep->declQuad(c+32,"riscv_soc core decode regfile_MPORT_2_data", false,-1, 63,0);
        tracep->declBit(c+924,"riscv_soc core decode regfile_MPORT_3_en", false,-1);
        tracep->declBus(c+939,"riscv_soc core decode regfile_MPORT_3_addr", false,-1, 4,0);
        tracep->declQuad(c+34,"riscv_soc core decode regfile_MPORT_3_data", false,-1, 63,0);
        tracep->declBit(c+924,"riscv_soc core decode regfile_MPORT_4_en", false,-1);
        tracep->declBus(c+940,"riscv_soc core decode regfile_MPORT_4_addr", false,-1, 4,0);
        tracep->declQuad(c+36,"riscv_soc core decode regfile_MPORT_4_data", false,-1, 63,0);
        tracep->declBit(c+924,"riscv_soc core decode regfile_MPORT_5_en", false,-1);
        tracep->declBus(c+941,"riscv_soc core decode regfile_MPORT_5_addr", false,-1, 4,0);
        tracep->declQuad(c+38,"riscv_soc core decode regfile_MPORT_5_data", false,-1, 63,0);
        tracep->declBit(c+924,"riscv_soc core decode regfile_MPORT_6_en", false,-1);
        tracep->declBus(c+942,"riscv_soc core decode regfile_MPORT_6_addr", false,-1, 4,0);
        tracep->declQuad(c+40,"riscv_soc core decode regfile_MPORT_6_data", false,-1, 63,0);
        tracep->declBit(c+924,"riscv_soc core decode regfile_MPORT_7_en", false,-1);
        tracep->declBus(c+943,"riscv_soc core decode regfile_MPORT_7_addr", false,-1, 4,0);
        tracep->declQuad(c+42,"riscv_soc core decode regfile_MPORT_7_data", false,-1, 63,0);
        tracep->declBit(c+924,"riscv_soc core decode regfile_MPORT_8_en", false,-1);
        tracep->declBus(c+944,"riscv_soc core decode regfile_MPORT_8_addr", false,-1, 4,0);
        tracep->declQuad(c+44,"riscv_soc core decode regfile_MPORT_8_data", false,-1, 63,0);
        tracep->declBit(c+924,"riscv_soc core decode regfile_MPORT_9_en", false,-1);
        tracep->declBus(c+945,"riscv_soc core decode regfile_MPORT_9_addr", false,-1, 4,0);
        tracep->declQuad(c+46,"riscv_soc core decode regfile_MPORT_9_data", false,-1, 63,0);
        tracep->declBit(c+924,"riscv_soc core decode regfile_MPORT_10_en", false,-1);
        tracep->declBus(c+946,"riscv_soc core decode regfile_MPORT_10_addr", false,-1, 4,0);
        tracep->declQuad(c+48,"riscv_soc core decode regfile_MPORT_10_data", false,-1, 63,0);
        tracep->declBit(c+924,"riscv_soc core decode regfile_MPORT_11_en", false,-1);
        tracep->declBus(c+947,"riscv_soc core decode regfile_MPORT_11_addr", false,-1, 4,0);
        tracep->declQuad(c+50,"riscv_soc core decode regfile_MPORT_11_data", false,-1, 63,0);
        tracep->declBit(c+924,"riscv_soc core decode regfile_MPORT_12_en", false,-1);
        tracep->declBus(c+948,"riscv_soc core decode regfile_MPORT_12_addr", false,-1, 4,0);
        tracep->declQuad(c+52,"riscv_soc core decode regfile_MPORT_12_data", false,-1, 63,0);
        tracep->declBit(c+924,"riscv_soc core decode regfile_MPORT_13_en", false,-1);
        tracep->declBus(c+949,"riscv_soc core decode regfile_MPORT_13_addr", false,-1, 4,0);
        tracep->declQuad(c+54,"riscv_soc core decode regfile_MPORT_13_data", false,-1, 63,0);
        tracep->declBit(c+924,"riscv_soc core decode regfile_MPORT_14_en", false,-1);
        tracep->declBus(c+950,"riscv_soc core decode regfile_MPORT_14_addr", false,-1, 4,0);
        tracep->declQuad(c+56,"riscv_soc core decode regfile_MPORT_14_data", false,-1, 63,0);
        tracep->declBit(c+924,"riscv_soc core decode regfile_MPORT_15_en", false,-1);
        tracep->declBus(c+951,"riscv_soc core decode regfile_MPORT_15_addr", false,-1, 4,0);
        tracep->declQuad(c+58,"riscv_soc core decode regfile_MPORT_15_data", false,-1, 63,0);
        tracep->declBit(c+924,"riscv_soc core decode regfile_MPORT_16_en", false,-1);
        tracep->declBus(c+952,"riscv_soc core decode regfile_MPORT_16_addr", false,-1, 4,0);
        tracep->declQuad(c+60,"riscv_soc core decode regfile_MPORT_16_data", false,-1, 63,0);
        tracep->declBit(c+924,"riscv_soc core decode regfile_MPORT_17_en", false,-1);
        tracep->declBus(c+953,"riscv_soc core decode regfile_MPORT_17_addr", false,-1, 4,0);
        tracep->declQuad(c+62,"riscv_soc core decode regfile_MPORT_17_data", false,-1, 63,0);
        tracep->declBit(c+924,"riscv_soc core decode regfile_MPORT_18_en", false,-1);
        tracep->declBus(c+954,"riscv_soc core decode regfile_MPORT_18_addr", false,-1, 4,0);
        tracep->declQuad(c+64,"riscv_soc core decode regfile_MPORT_18_data", false,-1, 63,0);
        tracep->declBit(c+924,"riscv_soc core decode regfile_MPORT_19_en", false,-1);
        tracep->declBus(c+955,"riscv_soc core decode regfile_MPORT_19_addr", false,-1, 4,0);
        tracep->declQuad(c+66,"riscv_soc core decode regfile_MPORT_19_data", false,-1, 63,0);
        tracep->declBit(c+924,"riscv_soc core decode regfile_MPORT_20_en", false,-1);
        tracep->declBus(c+956,"riscv_soc core decode regfile_MPORT_20_addr", false,-1, 4,0);
        tracep->declQuad(c+68,"riscv_soc core decode regfile_MPORT_20_data", false,-1, 63,0);
        tracep->declBit(c+924,"riscv_soc core decode regfile_MPORT_21_en", false,-1);
        tracep->declBus(c+957,"riscv_soc core decode regfile_MPORT_21_addr", false,-1, 4,0);
        tracep->declQuad(c+70,"riscv_soc core decode regfile_MPORT_21_data", false,-1, 63,0);
        tracep->declBit(c+924,"riscv_soc core decode regfile_MPORT_22_en", false,-1);
        tracep->declBus(c+958,"riscv_soc core decode regfile_MPORT_22_addr", false,-1, 4,0);
        tracep->declQuad(c+72,"riscv_soc core decode regfile_MPORT_22_data", false,-1, 63,0);
        tracep->declBit(c+924,"riscv_soc core decode regfile_MPORT_23_en", false,-1);
        tracep->declBus(c+959,"riscv_soc core decode regfile_MPORT_23_addr", false,-1, 4,0);
        tracep->declQuad(c+74,"riscv_soc core decode regfile_MPORT_23_data", false,-1, 63,0);
        tracep->declBit(c+924,"riscv_soc core decode regfile_MPORT_24_en", false,-1);
        tracep->declBus(c+960,"riscv_soc core decode regfile_MPORT_24_addr", false,-1, 4,0);
        tracep->declQuad(c+76,"riscv_soc core decode regfile_MPORT_24_data", false,-1, 63,0);
        tracep->declBit(c+924,"riscv_soc core decode regfile_MPORT_25_en", false,-1);
        tracep->declBus(c+961,"riscv_soc core decode regfile_MPORT_25_addr", false,-1, 4,0);
        tracep->declQuad(c+78,"riscv_soc core decode regfile_MPORT_25_data", false,-1, 63,0);
        tracep->declBit(c+924,"riscv_soc core decode regfile_MPORT_26_en", false,-1);
        tracep->declBus(c+962,"riscv_soc core decode regfile_MPORT_26_addr", false,-1, 4,0);
        tracep->declQuad(c+80,"riscv_soc core decode regfile_MPORT_26_data", false,-1, 63,0);
        tracep->declBit(c+924,"riscv_soc core decode regfile_MPORT_27_en", false,-1);
        tracep->declBus(c+963,"riscv_soc core decode regfile_MPORT_27_addr", false,-1, 4,0);
        tracep->declQuad(c+82,"riscv_soc core decode regfile_MPORT_27_data", false,-1, 63,0);
        tracep->declBit(c+924,"riscv_soc core decode regfile_MPORT_28_en", false,-1);
        tracep->declBus(c+964,"riscv_soc core decode regfile_MPORT_28_addr", false,-1, 4,0);
        tracep->declQuad(c+84,"riscv_soc core decode regfile_MPORT_28_data", false,-1, 63,0);
        tracep->declBit(c+924,"riscv_soc core decode regfile_MPORT_29_en", false,-1);
        tracep->declBus(c+965,"riscv_soc core decode regfile_MPORT_29_addr", false,-1, 4,0);
        tracep->declQuad(c+86,"riscv_soc core decode regfile_MPORT_29_data", false,-1, 63,0);
        tracep->declBit(c+924,"riscv_soc core decode regfile_MPORT_30_en", false,-1);
        tracep->declBus(c+966,"riscv_soc core decode regfile_MPORT_30_addr", false,-1, 4,0);
        tracep->declQuad(c+88,"riscv_soc core decode regfile_MPORT_30_data", false,-1, 63,0);
        tracep->declBit(c+924,"riscv_soc core decode regfile_MPORT_31_en", false,-1);
        tracep->declBus(c+967,"riscv_soc core decode regfile_MPORT_31_addr", false,-1, 4,0);
        tracep->declQuad(c+90,"riscv_soc core decode regfile_MPORT_31_data", false,-1, 63,0);
        tracep->declBit(c+924,"riscv_soc core decode regfile_rs1_data_MPORT_en", false,-1);
        tracep->declBus(c+762,"riscv_soc core decode regfile_rs1_data_MPORT_addr", false,-1, 4,0);
        tracep->declQuad(c+763,"riscv_soc core decode regfile_rs1_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+924,"riscv_soc core decode regfile_rs2_data_MPORT_en", false,-1);
        tracep->declBus(c+765,"riscv_soc core decode regfile_rs2_data_MPORT_addr", false,-1, 4,0);
        tracep->declQuad(c+766,"riscv_soc core decode regfile_rs2_data_MPORT_data", false,-1, 63,0);
        tracep->declQuad(c+184,"riscv_soc core decode regfile_MPORT_32_data", false,-1, 63,0);
        tracep->declBus(c+186,"riscv_soc core decode regfile_MPORT_32_addr", false,-1, 4,0);
        tracep->declBit(c+924,"riscv_soc core decode regfile_MPORT_32_mask", false,-1);
        tracep->declBit(c+187,"riscv_soc core decode regfile_MPORT_32_en", false,-1);
        tracep->declQuad(c+170,"riscv_soc core decode reg_rs1_data", false,-1, 63,0);
        tracep->declQuad(c+173,"riscv_soc core decode reg_rs2_data", false,-1, 63,0);
        tracep->declBus(c+180,"riscv_soc core decode reg_dest_rs_addr", false,-1, 4,0);
        tracep->declQuad(c+175,"riscv_soc core decode reg_imm", false,-1, 63,0);
        tracep->declBus(c+768,"riscv_soc core decode reg_opType", false,-1, 2,0);
        tracep->declBus(c+769,"riscv_soc core decode reg_exuType", false,-1, 5,0);
        tracep->declQuad(c+770,"riscv_soc core decode reg_pc", false,-1, 63,0);
        tracep->declBus(c+772,"riscv_soc core decode reg_inst", false,-1, 31,0);
        tracep->declBus(c+169,"riscv_soc core decode reg_rs1_addr", false,-1, 4,0);
        tracep->declBus(c+172,"riscv_soc core decode reg_rs2_addr", false,-1, 4,0);
        tracep->declBus(c+181,"riscv_soc core decode reg_csr_addr", false,-1, 11,0);
        tracep->declQuad(c+182,"riscv_soc core decode reg_csr_data", false,-1, 63,0);
        tracep->declBit(c+158,"riscv_soc core decode reg_stall", false,-1);
        tracep->declBit(c+773,"riscv_soc core decode stall", false,-1);
        tracep->declBus(c+774,"riscv_soc core decode instType", false,-1, 3,0);
        tracep->declBus(c+765,"riscv_soc core decode rs2_addr", false,-1, 4,0);
        tracep->declBus(c+762,"riscv_soc core decode rs1_addr", false,-1, 4,0);
        tracep->declBus(c+775,"riscv_soc core decode dest_rs_addr", false,-1, 4,0);
        tracep->declBus(c+221,"riscv_soc core decode csr_addr", false,-1, 11,0);
        tracep->declBit(c+776,"riscv_soc core decode temp_stall", false,-1);
        tracep->declBit(c+839,"riscv_soc core write_back clock", false,-1);
        tracep->declBit(c+840,"riscv_soc core write_back reset", false,-1);
        tracep->declBus(c+193,"riscv_soc core write_back io_in_rs_addr", false,-1, 4,0);
        tracep->declQuad(c+194,"riscv_soc core write_back io_in_result_data", false,-1, 63,0);
        tracep->declBit(c+196,"riscv_soc core write_back io_in_w_rs_en", false,-1);
        tracep->declBus(c+197,"riscv_soc core write_back io_in_exuType", false,-1, 5,0);
        tracep->declBus(c+201,"riscv_soc core write_back io_in_rs2_addr", false,-1, 4,0);
        tracep->declQuad(c+202,"riscv_soc core write_back io_in_rs2_data", false,-1, 63,0);
        tracep->declQuad(c+204,"riscv_soc core write_back io_in_mem_addr", false,-1, 63,0);
        tracep->declBit(c+206,"riscv_soc core write_back io_in_mem_avalid", false,-1);
        tracep->declBit(c+207,"riscv_soc core write_back io_in_w_mem_en", false,-1);
        tracep->declQuad(c+198,"riscv_soc core write_back io_in_pc", false,-1, 63,0);
        tracep->declBus(c+200,"riscv_soc core write_back io_in_inst", false,-1, 31,0);
        tracep->declBus(c+208,"riscv_soc core write_back io_in_csr_addr", false,-1, 11,0);
        tracep->declQuad(c+209,"riscv_soc core write_back io_in_csr_data", false,-1, 63,0);
        tracep->declBit(c+211,"riscv_soc core write_back io_in_w_csr_en", false,-1);
        tracep->declQuad(c+222,"riscv_soc core write_back io_in_mtvec", false,-1, 63,0);
        tracep->declQuad(c+224,"riscv_soc core write_back io_in_mepc", false,-1, 63,0);
        tracep->declQuad(c+226,"riscv_soc core write_back io_in_mstatus", false,-1, 63,0);
        tracep->declQuad(c+228,"riscv_soc core write_back io_in_mie", false,-1, 63,0);
        tracep->declBit(c+214,"riscv_soc core write_back io_in_is_mret", false,-1);
        tracep->declBit(c+230,"riscv_soc core write_back io_in_time_irq", false,-1);
        tracep->declBit(c+231,"riscv_soc core write_back io_in_soft_irq", false,-1);
        tracep->declBus(c+212,"riscv_soc core write_back io_in_exception", false,-1, 4,0);
        tracep->declBit(c+213,"riscv_soc core write_back io_in_is_exception", false,-1);
        tracep->declBit(c+150,"riscv_soc core write_back io_bus_valid", false,-1);
        tracep->declQuad(c+119,"riscv_soc core write_back io_bus_bits_addr", false,-1, 63,0);
        tracep->declQuad(c+151,"riscv_soc core write_back io_bus_bits_rdata", false,-1, 63,0);
        tracep->declQuad(c+123,"riscv_soc core write_back io_bus_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+125,"riscv_soc core write_back io_bus_bits_wstrb", false,-1, 7,0);
        tracep->declBit(c+126,"riscv_soc core write_back io_bus_bits_is_w", false,-1);
        tracep->declBit(c+153,"riscv_soc core write_back io_bus_ready", false,-1);
        tracep->declBus(c+186,"riscv_soc core write_back io_out_rs_addr", false,-1, 4,0);
        tracep->declQuad(c+184,"riscv_soc core write_back io_out_result_data", false,-1, 63,0);
        tracep->declBit(c+187,"riscv_soc core write_back io_out_w_rs_en", false,-1);
        tracep->declBit(c+159,"riscv_soc core write_back io_out_stall", false,-1);
        tracep->declBus(c+188,"riscv_soc core write_back io_out_csr_addr", false,-1, 11,0);
        tracep->declQuad(c+189,"riscv_soc core write_back io_out_csr_data", false,-1, 63,0);
        tracep->declBit(c+191,"riscv_soc core write_back io_out_w_csr_en", false,-1);
        tracep->declBit(c+232,"riscv_soc core write_back io_out_time_irq", false,-1);
        tracep->declBit(c+233,"riscv_soc core write_back io_out_soft_irq", false,-1);
        tracep->declBus(c+234,"riscv_soc core write_back io_out_exception", false,-1, 4,0);
        tracep->declBit(c+235,"riscv_soc core write_back io_out_is_exception", false,-1);
        tracep->declQuad(c+236,"riscv_soc core write_back io_out_pc", false,-1, 63,0);
        tracep->declBit(c+238,"riscv_soc core write_back io_out_commit", false,-1);
        tracep->declBit(c+192,"riscv_soc core write_back io_out_flush", false,-1);
        tracep->declBit(c+239,"riscv_soc core write_back io_out_next_pc", false,-1);
        tracep->declBit(c+21,"riscv_soc core write_back difftest_irq_0", false,-1);
        tracep->declBit(c+22,"riscv_soc core write_back difftest_commit_0", false,-1);
        tracep->declQuad(c+23,"riscv_soc core write_back difftest_pc_0", false,-1, 63,0);
        tracep->declBus(c+29,"riscv_soc core write_back difftest_inst_0", false,-1, 31,0);
        tracep->declQuad(c+96,"riscv_soc core write_back inst_counter_0", false,-1, 63,0);
        tracep->declBit(c+159,"riscv_soc core write_back reg_stall", false,-1);
        tracep->declQuad(c+119,"riscv_soc core write_back reg_bus_addr", false,-1, 63,0);
        tracep->declQuad(c+123,"riscv_soc core write_back reg_bus_wdata", false,-1, 63,0);
        tracep->declBus(c+125,"riscv_soc core write_back reg_bus_wstrb", false,-1, 7,0);
        tracep->declBit(c+126,"riscv_soc core write_back reg_bus_is_w", false,-1);
        tracep->declBit(c+150,"riscv_soc core write_back reg_bus_valid", false,-1);
        tracep->declBus(c+777,"riscv_soc core write_back reg_rs_addr", false,-1, 4,0);
        tracep->declQuad(c+778,"riscv_soc core write_back reg_result_data", false,-1, 63,0);
        tracep->declBit(c+780,"riscv_soc core write_back reg_w_rs_en", false,-1);
        tracep->declBit(c+238,"riscv_soc core write_back reg_commit", false,-1);
        tracep->declBus(c+781,"riscv_soc core write_back reg_exuType", false,-1, 5,0);
        tracep->declQuad(c+782,"riscv_soc core write_back mem_r_data", false,-1, 63,0);
        tracep->declQuad(c+784,"riscv_soc core write_back mem_data_result", false,-1, 63,0);
        tracep->declQuad(c+786,"riscv_soc core write_back mem_wstrb", false,-1, 63,0);
        tracep->declBit(c+788,"riscv_soc core write_back reg_ls_state", false,-1);
        tracep->declQuad(c+789,"riscv_soc core write_back rs2_data", false,-1, 63,0);
        tracep->declArray(c+791,"riscv_soc core write_back mem_w_data", false,-1, 126,0);
        tracep->declQuad(c+795,"riscv_soc core write_back reg_csr_addr", false,-1, 63,0);
        tracep->declQuad(c+189,"riscv_soc core write_back reg_csr_data", false,-1, 63,0);
        tracep->declBit(c+797,"riscv_soc core write_back reg_w_csr_en", false,-1);
        tracep->declBit(c+798,"riscv_soc core write_back is_time_irq", false,-1);
        tracep->declBit(c+799,"riscv_soc core write_back is_soft_irq", false,-1);
        tracep->declBus(c+234,"riscv_soc core write_back reg_exception", false,-1, 4,0);
        tracep->declBit(c+235,"riscv_soc core write_back reg_is_exception", false,-1);
        tracep->declBit(c+800,"riscv_soc core write_back reg_flush", false,-1);
        tracep->declQuad(c+801,"riscv_soc core write_back reg_next_pc", false,-1, 63,0);
        tracep->declBit(c+803,"riscv_soc core write_back temp_except", false,-1);
        tracep->declBus(c+804,"riscv_soc core write_back reg_inst", false,-1, 31,0);
        tracep->declQuad(c+236,"riscv_soc core write_back reg_pc", false,-1, 63,0);
        tracep->declBit(c+22,"riscv_soc core write_back difftest_commit", false,-1);
        tracep->declBus(c+29,"riscv_soc core write_back difftest_inst", false,-1, 31,0);
        tracep->declQuad(c+23,"riscv_soc core write_back difftest_pc", false,-1, 63,0);
        tracep->declQuad(c+96,"riscv_soc core write_back inst_counter", false,-1, 63,0);
        tracep->declBit(c+21,"riscv_soc core write_back difftest_irq", false,-1);
        tracep->declBit(c+839,"riscv_soc core csr_reg clock", false,-1);
        tracep->declBit(c+840,"riscv_soc core csr_reg reset", false,-1);
        tracep->declBus(c+188,"riscv_soc core csr_reg io_in_csr_addr", false,-1, 11,0);
        tracep->declQuad(c+189,"riscv_soc core csr_reg io_in_csr_data", false,-1, 63,0);
        tracep->declBit(c+191,"riscv_soc core csr_reg io_in_w_csr_en", false,-1);
        tracep->declQuad(c+236,"riscv_soc core csr_reg io_in_pc", false,-1, 63,0);
        tracep->declBit(c+232,"riscv_soc core csr_reg io_in_time_irq", false,-1);
        tracep->declBit(c+233,"riscv_soc core csr_reg io_in_soft_irq", false,-1);
        tracep->declBus(c+234,"riscv_soc core csr_reg io_in_exception", false,-1, 4,0);
        tracep->declBit(c+235,"riscv_soc core csr_reg io_in_is_exception", false,-1);
        tracep->declBit(c+238,"riscv_soc core csr_reg io_in_commit", false,-1);
        tracep->declBus(c+221,"riscv_soc core csr_reg io_r_csr_raddr", false,-1, 11,0);
        tracep->declQuad(c+218,"riscv_soc core csr_reg io_r_csr_rdata", false,-1, 63,0);
        tracep->declQuad(c+222,"riscv_soc core csr_reg io_r_csr_mtvec", false,-1, 63,0);
        tracep->declQuad(c+224,"riscv_soc core csr_reg io_r_csr_mepc", false,-1, 63,0);
        tracep->declQuad(c+226,"riscv_soc core csr_reg io_r_csr_mstatus", false,-1, 63,0);
        tracep->declQuad(c+228,"riscv_soc core csr_reg io_r_csr_mie", false,-1, 63,0);
        tracep->declQuad(c+25,"riscv_soc core csr_reg reg_mepc_0", false,-1, 63,0);
        tracep->declQuad(c+27,"riscv_soc core csr_reg reg_mstatus_0", false,-1, 63,0);
        tracep->declQuad(c+92,"riscv_soc core csr_reg reg_mcause_0", false,-1, 63,0);
        tracep->declQuad(c+94,"riscv_soc core csr_reg reg_mtvec_0", false,-1, 63,0);
        tracep->declBit(c+805,"riscv_soc core csr_reg irq", false,-1);
        tracep->declQuad(c+27,"riscv_soc core csr_reg reg_mstatus", false,-1, 63,0);
        tracep->declQuad(c+806,"riscv_soc core csr_reg reg_mie", false,-1, 63,0);
        tracep->declQuad(c+94,"riscv_soc core csr_reg reg_mtvec", false,-1, 63,0);
        tracep->declQuad(c+808,"riscv_soc core csr_reg reg_mscratch", false,-1, 63,0);
        tracep->declQuad(c+25,"riscv_soc core csr_reg reg_mepc", false,-1, 63,0);
        tracep->declQuad(c+92,"riscv_soc core csr_reg reg_mcause", false,-1, 63,0);
        tracep->declQuad(c+810,"riscv_soc core csr_reg reg_mtval", false,-1, 63,0);
        tracep->declQuad(c+812,"riscv_soc core csr_reg reg_mcycle", false,-1, 63,0);
        tracep->declQuad(c+814,"riscv_soc core csr_reg reg_minstret", false,-1, 63,0);
        tracep->declQuad(c+816,"riscv_soc core csr_reg csr_rdata", false,-1, 63,0);
        tracep->declBit(c+839,"riscv_soc core clint_de clock", false,-1);
        tracep->declBit(c+840,"riscv_soc core clint_de reset", false,-1);
        tracep->declBit(c+154,"riscv_soc core clint_de io_valid", false,-1);
        tracep->declQuad(c+119,"riscv_soc core clint_de io_bits_addr", false,-1, 63,0);
        tracep->declQuad(c+123,"riscv_soc core clint_de io_bits_wdata", false,-1, 63,0);
        tracep->declQuad(c+155,"riscv_soc core clint_de io_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+126,"riscv_soc core clint_de io_bits_is_w", false,-1);
        tracep->declBit(c+157,"riscv_soc core clint_de io_ready", false,-1);
        tracep->declBit(c+231,"riscv_soc core clint_de io_soft_irq", false,-1);
        tracep->declBit(c+230,"riscv_soc core clint_de io_time_irq", false,-1);
        tracep->declBit(c+231,"riscv_soc core clint_de reg_msip", false,-1);
        tracep->declQuad(c+818,"riscv_soc core clint_de reg_mtime", false,-1, 63,0);
        tracep->declQuad(c+820,"riscv_soc core clint_de reg_mtimecmp", false,-1, 63,0);
        tracep->declBit(c+157,"riscv_soc core clint_de reg_ready", false,-1);
        tracep->declQuad(c+155,"riscv_soc core clint_de red_rdata", false,-1, 63,0);
        tracep->declBit(c+822,"riscv_soc core clint_de reg_state", false,-1);
        tracep->declBit(c+823,"riscv_soc core clint_de is_misp", false,-1);
        tracep->declBit(c+824,"riscv_soc core clint_de is_mtimecmp", false,-1);
        tracep->declBit(c+839,"riscv_soc axi_ram clock", false,-1);
        tracep->declBit(c+840,"riscv_soc axi_ram reset", false,-1);
        tracep->declBit(c+1,"riscv_soc axi_ram io_ram_bus_aw_ready", false,-1);
        tracep->declBit(c+2,"riscv_soc axi_ram io_ram_bus_aw_valid", false,-1);
        tracep->declQuad(c+3,"riscv_soc axi_ram io_ram_bus_aw_bits_awaddr", false,-1, 63,0);
        tracep->declBit(c+5,"riscv_soc axi_ram io_ram_bus_w_ready", false,-1);
        tracep->declBit(c+6,"riscv_soc axi_ram io_ram_bus_w_valid", false,-1);
        tracep->declQuad(c+7,"riscv_soc axi_ram io_ram_bus_w_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+9,"riscv_soc axi_ram io_ram_bus_w_bits_wstrb", false,-1, 7,0);
        tracep->declBit(c+10,"riscv_soc axi_ram io_ram_bus_w_bits_wlast", false,-1);
        tracep->declBit(c+11,"riscv_soc axi_ram io_ram_bus_b_valid", false,-1);
        tracep->declBit(c+12,"riscv_soc axi_ram io_ram_bus_ar_ready", false,-1);
        tracep->declBit(c+13,"riscv_soc axi_ram io_ram_bus_ar_valid", false,-1);
        tracep->declQuad(c+14,"riscv_soc axi_ram io_ram_bus_ar_bits_araddr", false,-1, 63,0);
        tracep->declBus(c+16,"riscv_soc axi_ram io_ram_bus_ar_bits_arlen", false,-1, 7,0);
        tracep->declBit(c+17,"riscv_soc axi_ram io_ram_bus_r_valid", false,-1);
        tracep->declQuad(c+18,"riscv_soc axi_ram io_ram_bus_r_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+20,"riscv_soc axi_ram io_ram_bus_r_bits_rlast", false,-1);
        tracep->declBit(c+839,"riscv_soc axi_ram mem_clock", false,-1);
        tracep->declQuad(c+825,"riscv_soc axi_ram mem_raddr", false,-1, 63,0);
        tracep->declQuad(c+18,"riscv_soc axi_ram mem_rdata", false,-1, 63,0);
        tracep->declBit(c+13,"riscv_soc axi_ram mem_rflag", false,-1);
        tracep->declQuad(c+827,"riscv_soc axi_ram mem_waddr", false,-1, 63,0);
        tracep->declQuad(c+7,"riscv_soc axi_ram mem_wdata", false,-1, 63,0);
        tracep->declQuad(c+829,"riscv_soc axi_ram mem_wmask", false,-1, 63,0);
        tracep->declBit(c+831,"riscv_soc axi_ram mem_wen", false,-1);
        tracep->declQuad(c+832,"riscv_soc axi_ram reg_raddr", false,-1, 63,0);
        tracep->declBus(c+834,"riscv_soc axi_ram reg_rlen", false,-1, 3,0);
        tracep->declBit(c+12,"riscv_soc axi_ram reg_ar_ready", false,-1);
        tracep->declBit(c+17,"riscv_soc axi_ram reg_r_valid", false,-1);
        tracep->declBit(c+835,"riscv_soc axi_ram reg_r_state", false,-1);
        tracep->declQuad(c+827,"riscv_soc axi_ram reg_w_addr", false,-1, 63,0);
        tracep->declBit(c+836,"riscv_soc axi_ram reg_is_w", false,-1);
        tracep->declBit(c+1,"riscv_soc axi_ram reg_aw_ready", false,-1);
        tracep->declBit(c+5,"riscv_soc axi_ram reg_w_ready", false,-1);
        tracep->declBit(c+11,"riscv_soc axi_ram reg_b_valid", false,-1);
        tracep->declBus(c+837,"riscv_soc axi_ram mem_io_wmask_lo", false,-1, 31,0);
        tracep->declBus(c+838,"riscv_soc axi_ram mem_io_wmask_hi", false,-1, 31,0);
        tracep->declBit(c+839,"riscv_soc axi_ram mem clock", false,-1);
        tracep->declQuad(c+825,"riscv_soc axi_ram mem raddr", false,-1, 63,0);
        tracep->declQuad(c+18,"riscv_soc axi_ram mem rdata", false,-1, 63,0);
        tracep->declBit(c+13,"riscv_soc axi_ram mem rflag", false,-1);
        tracep->declQuad(c+827,"riscv_soc axi_ram mem waddr", false,-1, 63,0);
        tracep->declQuad(c+7,"riscv_soc axi_ram mem wdata", false,-1, 63,0);
        tracep->declQuad(c+829,"riscv_soc axi_ram mem wmask", false,-1, 63,0);
        tracep->declBit(c+831,"riscv_soc axi_ram mem wen", false,-1);
    }
}

void Vriscv_soc___024root__traceFullTop0(void* voidSelf, VerilatedVcd* tracep) VL_ATTR_COLD;
void Vriscv_soc___024root__traceChgTop0(void* voidSelf, VerilatedVcd* tracep);
void Vriscv_soc___024root__traceCleanup(void* voidSelf, VerilatedVcd* /*unused*/);

void Vriscv_soc___024root__traceRegister(Vriscv_soc___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vriscv_soc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    // Body
    {
        tracep->addFullCb(&Vriscv_soc___024root__traceFullTop0, vlSelf);
        tracep->addChgCb(&Vriscv_soc___024root__traceChgTop0, vlSelf);
        tracep->addCleanupCb(&Vriscv_soc___024root__traceCleanup, vlSelf);
    }
}

void Vriscv_soc___024root__traceFullSub0(Vriscv_soc___024root* vlSelf, VerilatedVcd* tracep) VL_ATTR_COLD;

void Vriscv_soc___024root__traceFullTop0(void* voidSelf, VerilatedVcd* tracep) {
    Vriscv_soc___024root* const __restrict vlSelf = static_cast<Vriscv_soc___024root*>(voidSelf);
    Vriscv_soc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    // Body
    {
        Vriscv_soc___024root__traceFullSub0((&vlSymsp->TOP), tracep);
    }
}

void Vriscv_soc___024root__traceFullSub0(Vriscv_soc___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vriscv_soc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VlWide<4>/*127:0*/ __Vtemp4316;
    VlWide<4>/*127:0*/ __Vtemp4317;
    VlWide<4>/*127:0*/ __Vtemp4318;
    VlWide<4>/*127:0*/ __Vtemp4319;
    VlWide<3>/*95:0*/ __Vtemp4321;
    VlWide<3>/*95:0*/ __Vtemp4322;
    VlWide<3>/*95:0*/ __Vtemp4323;
    VlWide<3>/*95:0*/ __Vtemp4325;
    VlWide<3>/*95:0*/ __Vtemp4326;
    VlWide<3>/*95:0*/ __Vtemp4328;
    VlWide<3>/*95:0*/ __Vtemp4330;
    VlWide<3>/*95:0*/ __Vtemp4331;
    VlWide<3>/*95:0*/ __Vtemp4332;
    VlWide<3>/*95:0*/ __Vtemp4333;
    VlWide<4>/*127:0*/ __Vtemp4334;
    VlWide<4>/*127:0*/ __Vtemp4335;
    vluint32_t* const oldp = tracep->oldp(vlSymsp->__Vm_baseCode);
    if (false && oldp) {}  // Prevent unused
    // Body
    {
        tracep->fullBit(oldp+1,(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_aw_ready));
        tracep->fullBit(oldp+2,(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_aw_valid));
        tracep->fullQData(oldp+3,(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_aw_bits_awaddr),64);
        tracep->fullBit(oldp+5,(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_w_ready));
        tracep->fullBit(oldp+6,(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_w_valid));
        tracep->fullQData(oldp+7,(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_w_bits_wdata),64);
        tracep->fullCData(oldp+9,(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_w_bits_wstrb),8);
        tracep->fullBit(oldp+10,(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_w_bits_wlast));
        tracep->fullBit(oldp+11,(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_b_valid));
        tracep->fullBit(oldp+12,(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_ar_ready));
        tracep->fullBit(oldp+13,(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_ar_valid));
        tracep->fullQData(oldp+14,(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_ar_bits_araddr),64);
        tracep->fullCData(oldp+16,(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_59),8);
        tracep->fullBit(oldp+17,(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_valid));
        tracep->fullQData(oldp+18,(vlSelf->riscv_soc__DOT__axi_ram__DOT__mem_rdata),64);
        tracep->fullBit(oldp+20,(vlSelf->riscv_soc__DOT__axi_ram_io_ram_bus_r_bits_rlast));
        tracep->fullBit(oldp+21,(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__difftest_irq));
        tracep->fullBit(oldp+22,(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__difftest_commit));
        tracep->fullQData(oldp+23,(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__difftest_pc),64);
        tracep->fullQData(oldp+25,(vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT__reg_mepc),64);
        tracep->fullQData(oldp+27,(vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT__reg_mstatus),64);
        tracep->fullIData(oldp+29,(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__difftest_inst),32);
        tracep->fullQData(oldp+30,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile
                                   [1U]),64);
        tracep->fullQData(oldp+32,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile
                                   [2U]),64);
        tracep->fullQData(oldp+34,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile
                                   [3U]),64);
        tracep->fullQData(oldp+36,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile
                                   [4U]),64);
        tracep->fullQData(oldp+38,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile
                                   [5U]),64);
        tracep->fullQData(oldp+40,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile
                                   [6U]),64);
        tracep->fullQData(oldp+42,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile
                                   [7U]),64);
        tracep->fullQData(oldp+44,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile
                                   [8U]),64);
        tracep->fullQData(oldp+46,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile
                                   [9U]),64);
        tracep->fullQData(oldp+48,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile
                                   [0xaU]),64);
        tracep->fullQData(oldp+50,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile
                                   [0xbU]),64);
        tracep->fullQData(oldp+52,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile
                                   [0xcU]),64);
        tracep->fullQData(oldp+54,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile
                                   [0xdU]),64);
        tracep->fullQData(oldp+56,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile
                                   [0xeU]),64);
        tracep->fullQData(oldp+58,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile
                                   [0xfU]),64);
        tracep->fullQData(oldp+60,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile
                                   [0x10U]),64);
        tracep->fullQData(oldp+62,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile
                                   [0x11U]),64);
        tracep->fullQData(oldp+64,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile
                                   [0x12U]),64);
        tracep->fullQData(oldp+66,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile
                                   [0x13U]),64);
        tracep->fullQData(oldp+68,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile
                                   [0x14U]),64);
        tracep->fullQData(oldp+70,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile
                                   [0x15U]),64);
        tracep->fullQData(oldp+72,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile
                                   [0x16U]),64);
        tracep->fullQData(oldp+74,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile
                                   [0x17U]),64);
        tracep->fullQData(oldp+76,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile
                                   [0x18U]),64);
        tracep->fullQData(oldp+78,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile
                                   [0x19U]),64);
        tracep->fullQData(oldp+80,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile
                                   [0x1aU]),64);
        tracep->fullQData(oldp+82,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile
                                   [0x1bU]),64);
        tracep->fullQData(oldp+84,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile
                                   [0x1cU]),64);
        tracep->fullQData(oldp+86,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile
                                   [0x1dU]),64);
        tracep->fullQData(oldp+88,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile
                                   [0x1eU]),64);
        tracep->fullQData(oldp+90,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile
                                   [0x1fU]),64);
        tracep->fullQData(oldp+92,(vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT__reg_mcause),64);
        tracep->fullQData(oldp+94,(vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT__reg_mtvec),64);
        tracep->fullQData(oldp+96,(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__inst_counter),64);
        tracep->fullQData(oldp+98,((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__difftest_inst))),64);
        tracep->fullBit(oldp+100,(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_ICache_valid));
        tracep->fullQData(oldp+101,(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0),64);
        tracep->fullQData(oldp+103,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_rdata),64);
        tracep->fullBit(oldp+105,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_ready));
        tracep->fullBit(oldp+106,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_w_valid));
        tracep->fullQData(oldp+107,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_w_waddr),64);
        tracep->fullQData(oldp+109,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_w_wdata),64);
        tracep->fullBit(oldp+111,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_w_wlast));
        tracep->fullBit(oldp+112,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_b_ready));
        tracep->fullBit(oldp+113,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_r_valid));
        tracep->fullQData(oldp+114,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_r_raddr),64);
        tracep->fullBit(oldp+116,(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_ICache_bus_r_bits_rlast));
        tracep->fullBit(oldp+117,(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_ICache_bus_r_ready));
        tracep->fullBit(oldp+118,(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_DCache_valid));
        tracep->fullQData(oldp+119,(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_bus_addr),64);
        tracep->fullQData(oldp+121,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rdata),64);
        tracep->fullQData(oldp+123,(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_bus_wdata),64);
        tracep->fullCData(oldp+125,(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_bus_wstrb),8);
        tracep->fullBit(oldp+126,(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_bus_is_w));
        tracep->fullBit(oldp+127,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_ready));
        tracep->fullBit(oldp+128,(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_DCache_bus_w_ready));
        tracep->fullBit(oldp+129,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid));
        tracep->fullQData(oldp+130,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_waddr),64);
        tracep->fullQData(oldp+132,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wdata),64);
        tracep->fullBit(oldp+134,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wlast));
        tracep->fullBit(oldp+135,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_b_ready));
        tracep->fullBit(oldp+136,(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_DCache_bus_b_valid));
        tracep->fullBit(oldp+137,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid));
        tracep->fullQData(oldp+138,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_raddr),64);
        tracep->fullBit(oldp+140,(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_DCache_bus_r_bits_rlast));
        tracep->fullBit(oldp+141,(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_DCache_bus_r_ready));
        tracep->fullBit(oldp+142,(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_bus1_valid));
        tracep->fullBit(oldp+143,(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_bus1_ready));
        tracep->fullBit(oldp+144,(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_bus2_valid));
        tracep->fullBit(oldp+145,(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_bus2_ready));
        tracep->fullBit(oldp+146,(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_valid));
        tracep->fullQData(oldp+147,(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_fetch_bits_rdata),64);
        tracep->fullBit(oldp+149,(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_fetch_ready));
        tracep->fullBit(oldp+150,(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_bus_valid));
        tracep->fullQData(oldp+151,(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_wb_bits_rdata),64);
        tracep->fullBit(oldp+153,(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_wb_ready));
        tracep->fullBit(oldp+154,(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_clint_bus_valid));
        tracep->fullQData(oldp+155,(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__red_rdata),64);
        tracep->fullBit(oldp+157,(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_ready));
        tracep->fullBit(oldp+158,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_stall));
        tracep->fullBit(oldp+159,(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_stall));
        tracep->fullBit(oldp+160,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu_io_stall));
        tracep->fullQData(oldp+161,(vlSelf->riscv_soc__DOT__core__DOT__fetch_io_in_next_pc),64);
        tracep->fullBit(oldp+163,(vlSelf->riscv_soc__DOT__core__DOT__fetch_io_in_flush));
        tracep->fullQData(oldp+164,(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_1),64);
        tracep->fullIData(oldp+166,(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_inst),32);
        tracep->fullCData(oldp+167,(vlSelf->riscv_soc__DOT__core__DOT__decode_io_out_opType),3);
        tracep->fullCData(oldp+168,(vlSelf->riscv_soc__DOT__core__DOT__decode_io_out_exuType),6);
        tracep->fullCData(oldp+169,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_rs1_addr),5);
        tracep->fullQData(oldp+170,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_rs1_data),64);
        tracep->fullCData(oldp+172,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_rs2_addr),5);
        tracep->fullQData(oldp+173,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_rs2_data),64);
        tracep->fullQData(oldp+175,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_imm),64);
        tracep->fullQData(oldp+177,(vlSelf->riscv_soc__DOT__core__DOT__decode_io_out_pc),64);
        tracep->fullIData(oldp+179,(vlSelf->riscv_soc__DOT__core__DOT__decode_io_out_inst),32);
        tracep->fullCData(oldp+180,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_dest_rs_addr),5);
        tracep->fullSData(oldp+181,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_csr_addr),12);
        tracep->fullQData(oldp+182,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_csr_data),64);
        tracep->fullQData(oldp+184,(vlSelf->riscv_soc__DOT__core__DOT__write_back_io_out_result_data),64);
        tracep->fullCData(oldp+186,(vlSelf->riscv_soc__DOT__core__DOT__write_back_io_out_rs_addr),5);
        tracep->fullBit(oldp+187,(vlSelf->riscv_soc__DOT__core__DOT__write_back_io_out_w_rs_en));
        tracep->fullSData(oldp+188,((0xfffU & (IData)(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_csr_addr))),12);
        tracep->fullQData(oldp+189,(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_csr_data),64);
        tracep->fullBit(oldp+191,(vlSelf->riscv_soc__DOT__core__DOT__write_back_io_out_w_csr_en));
        tracep->fullBit(oldp+192,(vlSelf->riscv_soc__DOT__core__DOT__write_back_io_out_flush));
        tracep->fullCData(oldp+193,((0x1fU & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_rs_addr))),5);
        tracep->fullQData(oldp+194,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_rs_data),64);
        tracep->fullBit(oldp+196,(vlSelf->riscv_soc__DOT__core__DOT__execute_io_out_w_rs_en));
        tracep->fullCData(oldp+197,(vlSelf->riscv_soc__DOT__core__DOT__execute_io_out_exuType),6);
        tracep->fullQData(oldp+198,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_pc),64);
        tracep->fullIData(oldp+200,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_inst),32);
        tracep->fullCData(oldp+201,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_rs2_addr),5);
        tracep->fullQData(oldp+202,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_rs2_data),64);
        tracep->fullQData(oldp+204,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__lsu_exu__DOT__reg_address_result),64);
        tracep->fullBit(oldp+206,(vlSelf->riscv_soc__DOT__core__DOT__execute_io_out_mem_avalid));
        tracep->fullBit(oldp+207,(vlSelf->riscv_soc__DOT__core__DOT__execute_io_out_w_mem_en));
        tracep->fullSData(oldp+208,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr),12);
        tracep->fullQData(oldp+209,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__csr_exu__DOT__reg_csr_result),64);
        tracep->fullBit(oldp+211,(vlSelf->riscv_soc__DOT__core__DOT__execute_io_out_w_csr_en));
        tracep->fullCData(oldp+212,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__abn_exu__DOT__reg_exception),5);
        tracep->fullBit(oldp+213,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__abn_exu__DOT__reg_is_exception));
        tracep->fullBit(oldp+214,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__abn_exu__DOT__reg_is_mret));
        tracep->fullQData(oldp+215,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__reg_result_pc),64);
        tracep->fullBit(oldp+217,(vlSelf->riscv_soc__DOT__core__DOT__execute_io_out_flush));
        tracep->fullQData(oldp+218,(vlSelf->riscv_soc__DOT__core__DOT__csr_reg_io_r_csr_rdata),64);
        tracep->fullBit(oldp+220,(vlSelf->riscv_soc__DOT__core__DOT__decode_io_in_stall));
        tracep->fullSData(oldp+221,((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_inst 
                                     >> 0x14U)),12);
        tracep->fullQData(oldp+222,(vlSelf->riscv_soc__DOT__core__DOT__csr_reg_io_r_csr_mtvec),64);
        tracep->fullQData(oldp+224,(vlSelf->riscv_soc__DOT__core__DOT__csr_reg_io_r_csr_mepc),64);
        tracep->fullQData(oldp+226,(vlSelf->riscv_soc__DOT__core__DOT__csr_reg_io_r_csr_mstatus),64);
        tracep->fullQData(oldp+228,(vlSelf->riscv_soc__DOT__core__DOT__csr_reg_io_r_csr_mie),64);
        tracep->fullBit(oldp+230,(vlSelf->riscv_soc__DOT__core__DOT__clint_de_io_time_irq));
        tracep->fullBit(oldp+231,(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_msip));
        tracep->fullBit(oldp+232,(vlSelf->riscv_soc__DOT__core__DOT__write_back_io_out_time_irq));
        tracep->fullBit(oldp+233,(vlSelf->riscv_soc__DOT__core__DOT__write_back_io_out_soft_irq));
        tracep->fullCData(oldp+234,(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_exception),5);
        tracep->fullBit(oldp+235,(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_is_exception));
        tracep->fullQData(oldp+236,(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_pc),64);
        tracep->fullBit(oldp+238,(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_commit));
        tracep->fullBit(oldp+239,((1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_next_pc))));
        tracep->fullWData(oldp+240,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram1_data__DOT__sram_Q),128);
        tracep->fullBit(oldp+244,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram1_data_io_WEN));
        __Vtemp4316[0U] = (~ vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_mask[0U]);
        __Vtemp4316[1U] = (~ vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_mask[1U]);
        __Vtemp4316[2U] = (~ vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_mask[2U]);
        __Vtemp4316[3U] = (~ vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_mask[3U]);
        tracep->fullWData(oldp+245,(__Vtemp4316),128);
        tracep->fullCData(oldp+249,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram1_data_io_A),6);
        tracep->fullWData(oldp+250,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_cache_wdata),128);
        tracep->fullWData(oldp+254,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram1_tag__DOT__sram_Q),128);
        tracep->fullBit(oldp+258,((1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___sram1_data_io_WEN_T_1)))));
        tracep->fullCData(oldp+259,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram1_tag_io_A),6);
        VL_EXTEND_WQ(128,56, __Vtemp4317, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___sram1_tag_io_D_T_1);
        tracep->fullWData(oldp+260,(__Vtemp4317),128);
        tracep->fullWData(oldp+264,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram2_data__DOT__sram_Q),128);
        tracep->fullBit(oldp+268,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram2_data_io_WEN));
        tracep->fullCData(oldp+269,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram2_data_io_A),6);
        tracep->fullWData(oldp+270,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram2_tag__DOT__sram_Q),128);
        tracep->fullBit(oldp+274,((1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___sram2_data_io_WEN_T_1)))));
        tracep->fullCData(oldp+275,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram2_tag_io_A),6);
        tracep->fullQData(oldp+276,((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                     >> 0xaU)),54);
        tracep->fullCData(oldp+278,((0x3fU & (IData)(
                                                     (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                      >> 4U)))),6);
        tracep->fullCData(oldp+279,((0xfU & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0))),4);
        tracep->fullCData(oldp+280,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_cache_state),2);
        tracep->fullQData(oldp+281,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_wdata),64);
        tracep->fullCData(oldp+283,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_wstrb),8);
        tracep->fullBit(oldp+284,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_is_w));
        tracep->fullQData(oldp+285,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_tag),54);
        tracep->fullCData(oldp+287,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_index),6);
        tracep->fullCData(oldp+288,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_offset),4);
        tracep->fullBit(oldp+289,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_cache_write));
        tracep->fullSData(oldp+290,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_cache_wstrb),16);
        tracep->fullBit(oldp+291,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_chosen_tag));
        tracep->fullQData(oldp+292,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_mask_lo),64);
        tracep->fullWData(oldp+294,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_mask),128);
        tracep->fullWData(oldp+298,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_wdata),128);
        tracep->fullQData(oldp+302,((0x3fffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram1_tag__DOT__sram_Q[1U])) 
                                         << 0x1eU) 
                                        | ((QData)((IData)(
                                                           vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram1_tag__DOT__sram_Q[0U])) 
                                           >> 2U)))),54);
        tracep->fullQData(oldp+304,((0x3fffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram2_tag__DOT__sram_Q[1U])) 
                                         << 0x1eU) 
                                        | ((QData)((IData)(
                                                           vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram2_tag__DOT__sram_Q[0U])) 
                                           >> 2U)))),54);
        tracep->fullBit(oldp+306,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__hit_1));
        tracep->fullBit(oldp+307,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__hit_2));
        tracep->fullBit(oldp+308,((1U & (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram1_tag__DOT__sram_Q[0U] 
                                         >> 1U))));
        tracep->fullBit(oldp+309,((1U & (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram2_tag__DOT__sram_Q[0U] 
                                         >> 1U))));
        tracep->fullBit(oldp+310,((1U & vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram1_tag__DOT__sram_Q[0U])));
        tracep->fullBit(oldp+311,((1U & vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram2_tag__DOT__sram_Q[0U])));
        tracep->fullQData(oldp+312,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__rdata1),64);
        tracep->fullQData(oldp+314,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__rdata2),64);
        tracep->fullCData(oldp+316,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_0),2);
        tracep->fullCData(oldp+317,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_1),2);
        tracep->fullCData(oldp+318,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_2),2);
        tracep->fullCData(oldp+319,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_3),2);
        tracep->fullCData(oldp+320,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_4),2);
        tracep->fullCData(oldp+321,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_5),2);
        tracep->fullCData(oldp+322,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_6),2);
        tracep->fullCData(oldp+323,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_7),2);
        tracep->fullCData(oldp+324,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_8),2);
        tracep->fullCData(oldp+325,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_9),2);
        tracep->fullCData(oldp+326,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_10),2);
        tracep->fullCData(oldp+327,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_11),2);
        tracep->fullCData(oldp+328,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_12),2);
        tracep->fullCData(oldp+329,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_13),2);
        tracep->fullCData(oldp+330,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_14),2);
        tracep->fullCData(oldp+331,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_15),2);
        tracep->fullCData(oldp+332,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_16),2);
        tracep->fullCData(oldp+333,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_17),2);
        tracep->fullCData(oldp+334,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_18),2);
        tracep->fullCData(oldp+335,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_19),2);
        tracep->fullCData(oldp+336,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_20),2);
        tracep->fullCData(oldp+337,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_21),2);
        tracep->fullCData(oldp+338,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_22),2);
        tracep->fullCData(oldp+339,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_23),2);
        tracep->fullCData(oldp+340,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_24),2);
        tracep->fullCData(oldp+341,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_25),2);
        tracep->fullCData(oldp+342,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_26),2);
        tracep->fullCData(oldp+343,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_27),2);
        tracep->fullCData(oldp+344,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_28),2);
        tracep->fullCData(oldp+345,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_29),2);
        tracep->fullCData(oldp+346,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_30),2);
        tracep->fullCData(oldp+347,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_31),2);
        tracep->fullCData(oldp+348,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_32),2);
        tracep->fullCData(oldp+349,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_33),2);
        tracep->fullCData(oldp+350,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_34),2);
        tracep->fullCData(oldp+351,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_35),2);
        tracep->fullCData(oldp+352,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_36),2);
        tracep->fullCData(oldp+353,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_37),2);
        tracep->fullCData(oldp+354,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_38),2);
        tracep->fullCData(oldp+355,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_39),2);
        tracep->fullCData(oldp+356,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_40),2);
        tracep->fullCData(oldp+357,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_41),2);
        tracep->fullCData(oldp+358,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_42),2);
        tracep->fullCData(oldp+359,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_43),2);
        tracep->fullCData(oldp+360,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_44),2);
        tracep->fullCData(oldp+361,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_45),2);
        tracep->fullCData(oldp+362,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_46),2);
        tracep->fullCData(oldp+363,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_47),2);
        tracep->fullCData(oldp+364,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_48),2);
        tracep->fullCData(oldp+365,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_49),2);
        tracep->fullCData(oldp+366,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_50),2);
        tracep->fullCData(oldp+367,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_51),2);
        tracep->fullCData(oldp+368,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_52),2);
        tracep->fullCData(oldp+369,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_53),2);
        tracep->fullCData(oldp+370,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_54),2);
        tracep->fullCData(oldp+371,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_55),2);
        tracep->fullCData(oldp+372,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_56),2);
        tracep->fullCData(oldp+373,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_57),2);
        tracep->fullCData(oldp+374,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_58),2);
        tracep->fullCData(oldp+375,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_59),2);
        tracep->fullCData(oldp+376,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_60),2);
        tracep->fullCData(oldp+377,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_61),2);
        tracep->fullCData(oldp+378,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_62),2);
        tracep->fullCData(oldp+379,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_63),2);
        tracep->fullBit(oldp+380,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_start_operation));
        tracep->fullCData(oldp+381,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_cnt),2);
        tracep->fullBit(oldp+382,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_rbus_finish));
        tracep->fullBit(oldp+383,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_wbus_finish));
        tracep->fullBit(oldp+384,((1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram1_data_io_WEN)))));
        tracep->fullBit(oldp+385,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___sram1_data_io_WEN_T_1));
        tracep->fullBit(oldp+386,((1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram2_data_io_WEN)))));
        tracep->fullBit(oldp+387,(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___sram2_data_io_WEN_T_1));
        tracep->fullWData(oldp+388,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram1_data__DOT__sram_Q),128);
        tracep->fullBit(oldp+392,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram1_data_io_WEN));
        __Vtemp4318[0U] = (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[0U]);
        __Vtemp4318[1U] = (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[1U]);
        __Vtemp4318[2U] = (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[2U]);
        __Vtemp4318[3U] = (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[3U]);
        tracep->fullWData(oldp+393,(__Vtemp4318),128);
        tracep->fullCData(oldp+397,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram1_data_io_A),6);
        tracep->fullWData(oldp+398,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata),128);
        tracep->fullWData(oldp+402,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram1_tag__DOT__sram_Q),128);
        tracep->fullBit(oldp+406,((1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___sram1_data_io_WEN_T_1)))));
        tracep->fullCData(oldp+407,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram1_tag_io_A),6);
        VL_EXTEND_WQ(128,56, __Vtemp4319, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___sram1_tag_io_D_T_1);
        tracep->fullWData(oldp+408,(__Vtemp4319),128);
        tracep->fullWData(oldp+412,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram2_data__DOT__sram_Q),128);
        tracep->fullBit(oldp+416,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram2_data_io_WEN));
        tracep->fullCData(oldp+417,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram2_data_io_A),6);
        tracep->fullWData(oldp+418,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram2_tag__DOT__sram_Q),128);
        tracep->fullBit(oldp+422,((1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___sram2_data_io_WEN_T_1)))));
        tracep->fullCData(oldp+423,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram2_tag_io_A),6);
        tracep->fullQData(oldp+424,((vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_bus_addr 
                                     >> 0xaU)),54);
        tracep->fullCData(oldp+426,((0x3fU & (IData)(
                                                     (vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_bus_addr 
                                                      >> 4U)))),6);
        tracep->fullCData(oldp+427,((0xfU & (IData)(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_bus_addr))),4);
        tracep->fullCData(oldp+428,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state),2);
        tracep->fullQData(oldp+429,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wdata),64);
        tracep->fullCData(oldp+431,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wstrb),8);
        tracep->fullBit(oldp+432,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w));
        tracep->fullQData(oldp+433,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_tag),54);
        tracep->fullCData(oldp+435,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index),6);
        tracep->fullCData(oldp+436,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset),4);
        tracep->fullBit(oldp+437,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write));
        tracep->fullSData(oldp+438,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb),16);
        tracep->fullBit(oldp+439,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_chosen_tag));
        tracep->fullQData(oldp+440,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask_lo),64);
        tracep->fullWData(oldp+442,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask),128);
        tracep->fullWData(oldp+446,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_wdata),128);
        tracep->fullQData(oldp+450,((0x3fffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram1_tag__DOT__sram_Q[1U])) 
                                         << 0x1eU) 
                                        | ((QData)((IData)(
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram1_tag__DOT__sram_Q[0U])) 
                                           >> 2U)))),54);
        tracep->fullQData(oldp+452,((0x3fffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram2_tag__DOT__sram_Q[1U])) 
                                         << 0x1eU) 
                                        | ((QData)((IData)(
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram2_tag__DOT__sram_Q[0U])) 
                                           >> 2U)))),54);
        tracep->fullBit(oldp+454,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__hit_1));
        tracep->fullBit(oldp+455,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__hit_2));
        tracep->fullBit(oldp+456,((1U & (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram1_tag__DOT__sram_Q[0U] 
                                         >> 1U))));
        tracep->fullBit(oldp+457,((1U & (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram2_tag__DOT__sram_Q[0U] 
                                         >> 1U))));
        tracep->fullBit(oldp+458,((1U & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram1_tag__DOT__sram_Q[0U])));
        tracep->fullBit(oldp+459,((1U & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram2_tag__DOT__sram_Q[0U])));
        tracep->fullQData(oldp+460,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__rdata1),64);
        tracep->fullQData(oldp+462,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__rdata2),64);
        tracep->fullCData(oldp+464,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_0),2);
        tracep->fullCData(oldp+465,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_1),2);
        tracep->fullCData(oldp+466,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2),2);
        tracep->fullCData(oldp+467,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_3),2);
        tracep->fullCData(oldp+468,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_4),2);
        tracep->fullCData(oldp+469,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_5),2);
        tracep->fullCData(oldp+470,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_6),2);
        tracep->fullCData(oldp+471,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_7),2);
        tracep->fullCData(oldp+472,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_8),2);
        tracep->fullCData(oldp+473,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_9),2);
        tracep->fullCData(oldp+474,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_10),2);
        tracep->fullCData(oldp+475,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_11),2);
        tracep->fullCData(oldp+476,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_12),2);
        tracep->fullCData(oldp+477,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_13),2);
        tracep->fullCData(oldp+478,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_14),2);
        tracep->fullCData(oldp+479,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_15),2);
        tracep->fullCData(oldp+480,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_16),2);
        tracep->fullCData(oldp+481,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_17),2);
        tracep->fullCData(oldp+482,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_18),2);
        tracep->fullCData(oldp+483,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_19),2);
        tracep->fullCData(oldp+484,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_20),2);
        tracep->fullCData(oldp+485,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_21),2);
        tracep->fullCData(oldp+486,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_22),2);
        tracep->fullCData(oldp+487,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_23),2);
        tracep->fullCData(oldp+488,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_24),2);
        tracep->fullCData(oldp+489,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_25),2);
        tracep->fullCData(oldp+490,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_26),2);
        tracep->fullCData(oldp+491,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_27),2);
        tracep->fullCData(oldp+492,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_28),2);
        tracep->fullCData(oldp+493,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_29),2);
        tracep->fullCData(oldp+494,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_30),2);
        tracep->fullCData(oldp+495,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_31),2);
        tracep->fullCData(oldp+496,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_32),2);
        tracep->fullCData(oldp+497,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_33),2);
        tracep->fullCData(oldp+498,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_34),2);
        tracep->fullCData(oldp+499,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_35),2);
        tracep->fullCData(oldp+500,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_36),2);
        tracep->fullCData(oldp+501,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_37),2);
        tracep->fullCData(oldp+502,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_38),2);
        tracep->fullCData(oldp+503,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_39),2);
        tracep->fullCData(oldp+504,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_40),2);
        tracep->fullCData(oldp+505,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_41),2);
        tracep->fullCData(oldp+506,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_42),2);
        tracep->fullCData(oldp+507,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_43),2);
        tracep->fullCData(oldp+508,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_44),2);
        tracep->fullCData(oldp+509,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_45),2);
        tracep->fullCData(oldp+510,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_46),2);
        tracep->fullCData(oldp+511,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_47),2);
        tracep->fullCData(oldp+512,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_48),2);
        tracep->fullCData(oldp+513,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_49),2);
        tracep->fullCData(oldp+514,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_50),2);
        tracep->fullCData(oldp+515,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_51),2);
        tracep->fullCData(oldp+516,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_52),2);
        tracep->fullCData(oldp+517,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_53),2);
        tracep->fullCData(oldp+518,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_54),2);
        tracep->fullCData(oldp+519,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_55),2);
        tracep->fullCData(oldp+520,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_56),2);
        tracep->fullCData(oldp+521,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_57),2);
        tracep->fullCData(oldp+522,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_58),2);
        tracep->fullCData(oldp+523,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_59),2);
        tracep->fullCData(oldp+524,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_60),2);
        tracep->fullCData(oldp+525,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_61),2);
        tracep->fullCData(oldp+526,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_62),2);
        tracep->fullCData(oldp+527,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_63),2);
        tracep->fullBit(oldp+528,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_start_operation));
        tracep->fullCData(oldp+529,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt),2);
        tracep->fullBit(oldp+530,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rbus_finish));
        tracep->fullBit(oldp+531,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wbus_finish));
        tracep->fullBit(oldp+532,((1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram1_data_io_WEN)))));
        tracep->fullBit(oldp+533,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___sram1_data_io_WEN_T_1));
        tracep->fullBit(oldp+534,((1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram2_data_io_WEN)))));
        tracep->fullBit(oldp+535,(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___sram2_data_io_WEN_T_1));
        tracep->fullCData(oldp+536,(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_w_cnt),2);
        tracep->fullBit(oldp+537,((0U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_w_cnt))));
        tracep->fullCData(oldp+538,(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__w_lockId),2);
        tracep->fullCData(oldp+539,(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__w_chosen),2);
        tracep->fullCData(oldp+540,(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt),2);
        tracep->fullBit(oldp+541,((0U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt))));
        tracep->fullCData(oldp+542,(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId),2);
        tracep->fullCData(oldp+543,(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__r_chosen),2);
        tracep->fullBit(oldp+544,(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_aw_ok));
        tracep->fullBit(oldp+545,(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_ar_ok));
        tracep->fullBit(oldp+546,((0ULL == (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                            >> 0x1fU))));
        tracep->fullBit(oldp+547,((0ULL == (vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_bus_addr 
                                            >> 0x1fU))));
        tracep->fullBit(oldp+548,(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1__DOT__not_clint));
        tracep->fullBit(oldp+549,(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__stall));
        tracep->fullQData(oldp+550,(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_temp_pc_1),64);
        tracep->fullIData(oldp+552,(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_temp_inst),32);
        tracep->fullBit(oldp+553,(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_flush));
        tracep->fullQData(oldp+554,(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_next_pc),64);
        tracep->fullBit(oldp+556,(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__need_update));
        tracep->fullBit(oldp+557,((1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__valid))));
        tracep->fullQData(oldp+558,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_op_data1),64);
        tracep->fullQData(oldp+560,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_op_data2),64);
        tracep->fullQData(oldp+562,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__reg_result_data),64);
        tracep->fullBit(oldp+564,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__reg_next_pc_valid));
        tracep->fullBit(oldp+565,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__reg_w_rs_en));
        tracep->fullBit(oldp+566,((1U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__valid) 
                                         >> 1U))));
        tracep->fullBit(oldp+567,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__lsu_exu__DOT__reg_avalid));
        tracep->fullBit(oldp+568,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__lsu_exu__DOT__reg_w_mem_en));
        tracep->fullQData(oldp+569,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu_io_result_data),64);
        tracep->fullBit(oldp+571,((1U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__valid) 
                                         >> 3U))));
        tracep->fullBit(oldp+572,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu_io_out_valid));
        tracep->fullBit(oldp+573,((1U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__valid) 
                                         >> 2U))));
        tracep->fullQData(oldp+574,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__csr_exu_io_csr_data),64);
        tracep->fullQData(oldp+576,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__csr_exu_io_rs1_data),64);
        tracep->fullQData(oldp+578,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__csr_exu__DOT__reg_rd_result),64);
        tracep->fullBit(oldp+580,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__csr_exu__DOT__reg_w_rs_en));
        tracep->fullBit(oldp+581,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__csr_exu__DOT__reg_w_csr_en));
        tracep->fullBit(oldp+582,((1U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__valid) 
                                         >> 4U))));
        tracep->fullQData(oldp+583,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_rs_addr),64);
        tracep->fullCData(oldp+585,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_exuType),6);
        tracep->fullCData(oldp+586,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__valid),5);
        tracep->fullCData(oldp+587,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_valid),5);
        tracep->fullBit(oldp+588,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_w_rs_en));
        tracep->fullQData(oldp+589,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs2_data),64);
        tracep->fullQData(oldp+591,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__rs2_data),64);
        __Vtemp4321[0U] = 1U;
        __Vtemp4321[1U] = 0U;
        __Vtemp4321[2U] = 0U;
        VL_ADD_W(3, __Vtemp4322, __Vtemp4321, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___subresult_T_3);
        __Vtemp4323[0U] = __Vtemp4322[0U];
        __Vtemp4323[1U] = __Vtemp4322[1U];
        __Vtemp4323[2U] = (1U & __Vtemp4322[2U]);
        tracep->fullWData(oldp+593,(__Vtemp4323),65);
        __Vtemp4325[0U] = 1U;
        __Vtemp4325[1U] = 0U;
        __Vtemp4325[2U] = 0U;
        VL_ADD_W(3, __Vtemp4326, __Vtemp4325, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___subresult_T_3);
        tracep->fullBit(oldp+596,((1U & (~ (1U & __Vtemp4326[2U])))));
        tracep->fullBit(oldp+597,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__s_rs1_l_rs2));
        tracep->fullQData(oldp+598,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__sllw_temp),63);
        tracep->fullIData(oldp+600,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__srlw_temp),32);
        tracep->fullIData(oldp+601,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__sraw_temp),32);
        tracep->fullQData(oldp+602,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__add_temp),64);
        tracep->fullWData(oldp+604,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__temp_result_data),65);
        tracep->fullBit(oldp+607,((1U & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__temp_result_data[2U])));
        tracep->fullQData(oldp+608,((((QData)((IData)(
                                                      vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__temp_result_data[1U])) 
                                      << 0x20U) | (QData)((IData)(
                                                                  vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__temp_result_data[0U])))),64);
        __Vtemp4328[0U] = (IData)((0xfffffffffffffffeULL 
                                   & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___next_pc3_T_1));
        __Vtemp4328[1U] = (IData)(((0xfffffffffffffffeULL 
                                    & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___next_pc3_T_1) 
                                   >> 0x20U));
        __Vtemp4328[2U] = 1U;
        tracep->fullWData(oldp+610,(__Vtemp4328),65);
        tracep->fullWData(oldp+613,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__temp_result_pc),65);
        tracep->fullBit(oldp+616,((1U & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__temp_result_pc[2U])));
        tracep->fullQData(oldp+617,((((QData)((IData)(
                                                      vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__temp_result_pc[1U])) 
                                      << 0x20U) | (QData)((IData)(
                                                                  vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__temp_result_pc[0U])))),64);
        tracep->fullQData(oldp+619,((((QData)((IData)(
                                                      vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___io_result_T_1[1U])) 
                                      << 0x20U) | (QData)((IData)(
                                                                  vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___io_result_T_1[0U])))),64);
        tracep->fullBit(oldp+621,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div_io_valid));
        tracep->fullBit(oldp+622,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_stall));
        tracep->fullBit(oldp+623,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_out_valid));
        tracep->fullQData(oldp+624,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul_io_result),64);
        tracep->fullBit(oldp+626,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_stall));
        tracep->fullBit(oldp+627,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul_io_valid));
        tracep->fullBit(oldp+628,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_out_valid));
        tracep->fullWData(oldp+629,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__dividend),65);
        tracep->fullWData(oldp+632,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__divisor),65);
        tracep->fullWData(oldp+635,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__rem),65);
        tracep->fullWData(oldp+638,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor),65);
        tracep->fullWData(oldp+641,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend),65);
        tracep->fullWData(oldp+644,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem),65);
        tracep->fullWData(oldp+647,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q),65);
        __Vtemp4330[0U] = 1U;
        __Vtemp4330[1U] = 0U;
        __Vtemp4330[2U] = 0U;
        __Vtemp4331[0U] = (~ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[0U]);
        __Vtemp4331[1U] = (~ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[1U]);
        __Vtemp4331[2U] = (~ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[2U]);
        VL_ADD_W(3, __Vtemp4332, __Vtemp4330, __Vtemp4331);
        __Vtemp4333[0U] = __Vtemp4332[0U];
        __Vtemp4333[1U] = __Vtemp4332[1U];
        __Vtemp4333[2U] = (1U & __Vtemp4332[2U]);
        tracep->fullWData(oldp+650,(__Vtemp4333),65);
        tracep->fullCData(oldp+653,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state),2);
        tracep->fullCData(oldp+654,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_cnt),7);
        tracep->fullCData(oldp+655,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_exuType),6);
        tracep->fullWData(oldp+656,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__temp_result),131);
        tracep->fullWData(oldp+661,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__mul_data1),130);
        tracep->fullWData(oldp+666,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__mul_data2),65);
        tracep->fullWData(oldp+669,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__temp_mul2),67);
        tracep->fullCData(oldp+672,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_cnt),6);
        tracep->fullCData(oldp+673,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state),2);
        tracep->fullWData(oldp+674,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2),67);
        tracep->fullWData(oldp+677,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1),130);
        tracep->fullWData(oldp+682,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result),130);
        tracep->fullBit(oldp+687,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_exuType));
        tracep->fullWData(oldp+688,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__pp),131);
        tracep->fullWData(oldp+693,(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__csr_exu__DOT__temp_csr_result_data),65);
        tracep->fullQData(oldp+696,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile[0]),64);
        tracep->fullQData(oldp+698,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile[1]),64);
        tracep->fullQData(oldp+700,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile[2]),64);
        tracep->fullQData(oldp+702,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile[3]),64);
        tracep->fullQData(oldp+704,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile[4]),64);
        tracep->fullQData(oldp+706,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile[5]),64);
        tracep->fullQData(oldp+708,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile[6]),64);
        tracep->fullQData(oldp+710,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile[7]),64);
        tracep->fullQData(oldp+712,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile[8]),64);
        tracep->fullQData(oldp+714,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile[9]),64);
        tracep->fullQData(oldp+716,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile[10]),64);
        tracep->fullQData(oldp+718,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile[11]),64);
        tracep->fullQData(oldp+720,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile[12]),64);
        tracep->fullQData(oldp+722,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile[13]),64);
        tracep->fullQData(oldp+724,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile[14]),64);
        tracep->fullQData(oldp+726,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile[15]),64);
        tracep->fullQData(oldp+728,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile[16]),64);
        tracep->fullQData(oldp+730,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile[17]),64);
        tracep->fullQData(oldp+732,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile[18]),64);
        tracep->fullQData(oldp+734,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile[19]),64);
        tracep->fullQData(oldp+736,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile[20]),64);
        tracep->fullQData(oldp+738,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile[21]),64);
        tracep->fullQData(oldp+740,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile[22]),64);
        tracep->fullQData(oldp+742,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile[23]),64);
        tracep->fullQData(oldp+744,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile[24]),64);
        tracep->fullQData(oldp+746,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile[25]),64);
        tracep->fullQData(oldp+748,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile[26]),64);
        tracep->fullQData(oldp+750,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile[27]),64);
        tracep->fullQData(oldp+752,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile[28]),64);
        tracep->fullQData(oldp+754,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile[29]),64);
        tracep->fullQData(oldp+756,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile[30]),64);
        tracep->fullQData(oldp+758,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile[31]),64);
        tracep->fullQData(oldp+760,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile
                                    [0U]),64);
        tracep->fullCData(oldp+762,((0x1fU & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_inst 
                                              >> 0xfU))),5);
        tracep->fullQData(oldp+763,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile_rs1_data_MPORT_data),64);
        tracep->fullCData(oldp+765,((0x1fU & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_inst 
                                              >> 0x14U))),5);
        tracep->fullQData(oldp+766,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__regfile_rs2_data_MPORT_data),64);
        tracep->fullCData(oldp+768,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_opType),3);
        tracep->fullCData(oldp+769,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType),6);
        tracep->fullQData(oldp+770,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_pc),64);
        tracep->fullIData(oldp+772,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_inst),32);
        tracep->fullBit(oldp+773,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__stall));
        tracep->fullCData(oldp+774,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__instType),4);
        tracep->fullCData(oldp+775,((0x1fU & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_inst 
                                              >> 7U))),5);
        tracep->fullBit(oldp+776,(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__temp_stall));
        tracep->fullCData(oldp+777,(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_rs_addr),5);
        tracep->fullQData(oldp+778,(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_result_data),64);
        tracep->fullBit(oldp+780,(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_w_rs_en));
        tracep->fullCData(oldp+781,(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_exuType),6);
        tracep->fullQData(oldp+782,(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__mem_r_data),64);
        tracep->fullQData(oldp+784,(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__mem_data_result),64);
        tracep->fullQData(oldp+786,(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__mem_wstrb),64);
        tracep->fullBit(oldp+788,(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_ls_state));
        tracep->fullQData(oldp+789,(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__rs2_data),64);
        tracep->fullWData(oldp+791,(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__mem_w_data),127);
        tracep->fullQData(oldp+795,(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_csr_addr),64);
        tracep->fullBit(oldp+797,(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_w_csr_en));
        tracep->fullBit(oldp+798,(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__is_time_irq));
        tracep->fullBit(oldp+799,(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__is_soft_irq));
        tracep->fullBit(oldp+800,(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_flush));
        tracep->fullQData(oldp+801,(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_next_pc),64);
        tracep->fullBit(oldp+803,(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__temp_except));
        tracep->fullIData(oldp+804,(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_inst),32);
        tracep->fullBit(oldp+805,(vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT__irq));
        tracep->fullQData(oldp+806,(vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT__reg_mie),64);
        tracep->fullQData(oldp+808,(vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT__reg_mscratch),64);
        tracep->fullQData(oldp+810,(vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT__reg_mtval),64);
        tracep->fullQData(oldp+812,(vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT__reg_mcycle),64);
        tracep->fullQData(oldp+814,(vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT__reg_minstret),64);
        tracep->fullQData(oldp+816,(vlSelf->riscv_soc__DOT__core__DOT__csr_reg__DOT__csr_rdata),64);
        tracep->fullQData(oldp+818,(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtime),64);
        tracep->fullQData(oldp+820,(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtimecmp),64);
        tracep->fullBit(oldp+822,(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state));
        tracep->fullBit(oldp+823,((0U == (0xffU & (IData)(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_bus_addr)))));
        tracep->fullBit(oldp+824,((0x30U == (0xffU 
                                             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__write_back__DOT__reg_bus_addr)))));
        tracep->fullQData(oldp+825,(vlSelf->riscv_soc__DOT__axi_ram__DOT__mem_raddr),64);
        tracep->fullQData(oldp+827,(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_w_addr),64);
        tracep->fullQData(oldp+829,(vlSelf->riscv_soc__DOT__axi_ram__DOT__mem_wmask),64);
        tracep->fullBit(oldp+831,(vlSelf->riscv_soc__DOT__axi_ram__DOT__mem_wen));
        tracep->fullQData(oldp+832,(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_raddr),64);
        tracep->fullCData(oldp+834,(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_rlen),4);
        tracep->fullBit(oldp+835,(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_state));
        tracep->fullBit(oldp+836,(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_is_w));
        tracep->fullIData(oldp+837,(vlSelf->riscv_soc__DOT__axi_ram__DOT__mem_io_wmask_lo),32);
        tracep->fullIData(oldp+838,(vlSelf->riscv_soc__DOT__axi_ram__DOT__mem_io_wmask_hi),32);
        tracep->fullBit(oldp+839,(vlSelf->clock));
        tracep->fullBit(oldp+840,(vlSelf->reset));
        tracep->fullQData(oldp+841,(vlSelf->io_difftest_reg_0),64);
        tracep->fullQData(oldp+843,(vlSelf->io_difftest_reg_1),64);
        tracep->fullQData(oldp+845,(vlSelf->io_difftest_reg_2),64);
        tracep->fullQData(oldp+847,(vlSelf->io_difftest_reg_3),64);
        tracep->fullQData(oldp+849,(vlSelf->io_difftest_reg_4),64);
        tracep->fullQData(oldp+851,(vlSelf->io_difftest_reg_5),64);
        tracep->fullQData(oldp+853,(vlSelf->io_difftest_reg_6),64);
        tracep->fullQData(oldp+855,(vlSelf->io_difftest_reg_7),64);
        tracep->fullQData(oldp+857,(vlSelf->io_difftest_reg_8),64);
        tracep->fullQData(oldp+859,(vlSelf->io_difftest_reg_9),64);
        tracep->fullQData(oldp+861,(vlSelf->io_difftest_reg_10),64);
        tracep->fullQData(oldp+863,(vlSelf->io_difftest_reg_11),64);
        tracep->fullQData(oldp+865,(vlSelf->io_difftest_reg_12),64);
        tracep->fullQData(oldp+867,(vlSelf->io_difftest_reg_13),64);
        tracep->fullQData(oldp+869,(vlSelf->io_difftest_reg_14),64);
        tracep->fullQData(oldp+871,(vlSelf->io_difftest_reg_15),64);
        tracep->fullQData(oldp+873,(vlSelf->io_difftest_reg_16),64);
        tracep->fullQData(oldp+875,(vlSelf->io_difftest_reg_17),64);
        tracep->fullQData(oldp+877,(vlSelf->io_difftest_reg_18),64);
        tracep->fullQData(oldp+879,(vlSelf->io_difftest_reg_19),64);
        tracep->fullQData(oldp+881,(vlSelf->io_difftest_reg_20),64);
        tracep->fullQData(oldp+883,(vlSelf->io_difftest_reg_21),64);
        tracep->fullQData(oldp+885,(vlSelf->io_difftest_reg_22),64);
        tracep->fullQData(oldp+887,(vlSelf->io_difftest_reg_23),64);
        tracep->fullQData(oldp+889,(vlSelf->io_difftest_reg_24),64);
        tracep->fullQData(oldp+891,(vlSelf->io_difftest_reg_25),64);
        tracep->fullQData(oldp+893,(vlSelf->io_difftest_reg_26),64);
        tracep->fullQData(oldp+895,(vlSelf->io_difftest_reg_27),64);
        tracep->fullQData(oldp+897,(vlSelf->io_difftest_reg_28),64);
        tracep->fullQData(oldp+899,(vlSelf->io_difftest_reg_29),64);
        tracep->fullQData(oldp+901,(vlSelf->io_difftest_reg_30),64);
        tracep->fullQData(oldp+903,(vlSelf->io_difftest_reg_31),64);
        tracep->fullQData(oldp+905,(vlSelf->io_difftest_pc),64);
        tracep->fullIData(oldp+907,(vlSelf->io_difftest_inst),32);
        tracep->fullBit(oldp+908,(vlSelf->io_difftest_commit));
        tracep->fullQData(oldp+909,(vlSelf->io_inst_counter),64);
        tracep->fullBit(oldp+911,(vlSelf->io_difftest_irq));
        tracep->fullQData(oldp+912,(vlSelf->io_difftest_mstatus),64);
        tracep->fullQData(oldp+914,(vlSelf->io_difftest_mcause),64);
        tracep->fullQData(oldp+916,(vlSelf->io_difftest_mepc),64);
        tracep->fullQData(oldp+918,(vlSelf->io_difftest_mtvec),64);
        tracep->fullQData(oldp+920,(0ULL),64);
        tracep->fullCData(oldp+922,(0U),8);
        tracep->fullBit(oldp+923,(0U));
        tracep->fullBit(oldp+924,(1U));
        __Vtemp4334[0U] = 0U;
        __Vtemp4334[1U] = 0U;
        __Vtemp4334[2U] = 0U;
        __Vtemp4334[3U] = 0U;
        tracep->fullWData(oldp+925,(__Vtemp4334),128);
        tracep->fullIData(oldp+929,(0x80U),32);
        tracep->fullIData(oldp+930,(0x40U),32);
        tracep->fullIData(oldp+931,(6U),32);
        __Vtemp4335[0U] = 0xffffffffU;
        __Vtemp4335[1U] = 0xffffffffU;
        __Vtemp4335[2U] = 0xffffffffU;
        __Vtemp4335[3U] = 0xffffffffU;
        tracep->fullWData(oldp+932,(__Vtemp4335),128);
        tracep->fullCData(oldp+936,(0U),5);
        tracep->fullCData(oldp+937,(1U),5);
        tracep->fullCData(oldp+938,(2U),5);
        tracep->fullCData(oldp+939,(3U),5);
        tracep->fullCData(oldp+940,(4U),5);
        tracep->fullCData(oldp+941,(5U),5);
        tracep->fullCData(oldp+942,(6U),5);
        tracep->fullCData(oldp+943,(7U),5);
        tracep->fullCData(oldp+944,(8U),5);
        tracep->fullCData(oldp+945,(9U),5);
        tracep->fullCData(oldp+946,(0xaU),5);
        tracep->fullCData(oldp+947,(0xbU),5);
        tracep->fullCData(oldp+948,(0xcU),5);
        tracep->fullCData(oldp+949,(0xdU),5);
        tracep->fullCData(oldp+950,(0xeU),5);
        tracep->fullCData(oldp+951,(0xfU),5);
        tracep->fullCData(oldp+952,(0x10U),5);
        tracep->fullCData(oldp+953,(0x11U),5);
        tracep->fullCData(oldp+954,(0x12U),5);
        tracep->fullCData(oldp+955,(0x13U),5);
        tracep->fullCData(oldp+956,(0x14U),5);
        tracep->fullCData(oldp+957,(0x15U),5);
        tracep->fullCData(oldp+958,(0x16U),5);
        tracep->fullCData(oldp+959,(0x17U),5);
        tracep->fullCData(oldp+960,(0x18U),5);
        tracep->fullCData(oldp+961,(0x19U),5);
        tracep->fullCData(oldp+962,(0x1aU),5);
        tracep->fullCData(oldp+963,(0x1bU),5);
        tracep->fullCData(oldp+964,(0x1cU),5);
        tracep->fullCData(oldp+965,(0x1dU),5);
        tracep->fullCData(oldp+966,(0x1eU),5);
        tracep->fullCData(oldp+967,(0x1fU),5);
    }
}
