// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_93 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
output  [10:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_304_p2;
reg   [0:0] icmp_ln86_reg_1290;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1290_pp0_iter1_reg;
wire   [0:0] icmp_ln86_171_fu_310_p2;
reg   [0:0] icmp_ln86_171_reg_1296;
reg   [0:0] icmp_ln86_171_reg_1296_pp0_iter1_reg;
wire   [0:0] icmp_ln86_172_fu_316_p2;
reg   [0:0] icmp_ln86_172_reg_1307;
reg   [0:0] icmp_ln86_172_reg_1307_pp0_iter1_reg;
wire   [0:0] icmp_ln86_173_fu_322_p2;
reg   [0:0] icmp_ln86_173_reg_1314;
wire   [0:0] icmp_ln86_174_fu_328_p2;
reg   [0:0] icmp_ln86_174_reg_1319;
reg   [0:0] icmp_ln86_174_reg_1319_pp0_iter1_reg;
wire   [0:0] icmp_ln86_175_fu_334_p2;
reg   [0:0] icmp_ln86_175_reg_1325;
reg   [0:0] icmp_ln86_175_reg_1325_pp0_iter1_reg;
reg   [0:0] icmp_ln86_175_reg_1325_pp0_iter2_reg;
wire   [0:0] icmp_ln86_176_fu_340_p2;
reg   [0:0] icmp_ln86_176_reg_1331;
reg   [0:0] icmp_ln86_176_reg_1331_pp0_iter1_reg;
reg   [0:0] icmp_ln86_176_reg_1331_pp0_iter2_reg;
reg   [0:0] icmp_ln86_176_reg_1331_pp0_iter3_reg;
wire   [0:0] icmp_ln86_177_fu_346_p2;
reg   [0:0] icmp_ln86_177_reg_1337;
wire   [0:0] icmp_ln86_178_fu_352_p2;
reg   [0:0] icmp_ln86_178_reg_1343;
reg   [0:0] icmp_ln86_178_reg_1343_pp0_iter1_reg;
reg   [0:0] icmp_ln86_178_reg_1343_pp0_iter2_reg;
wire   [0:0] icmp_ln86_179_fu_358_p2;
reg   [0:0] icmp_ln86_179_reg_1349;
reg   [0:0] icmp_ln86_179_reg_1349_pp0_iter1_reg;
reg   [0:0] icmp_ln86_179_reg_1349_pp0_iter2_reg;
wire   [0:0] icmp_ln86_180_fu_364_p2;
reg   [0:0] icmp_ln86_180_reg_1355;
reg   [0:0] icmp_ln86_180_reg_1355_pp0_iter1_reg;
reg   [0:0] icmp_ln86_180_reg_1355_pp0_iter2_reg;
reg   [0:0] icmp_ln86_180_reg_1355_pp0_iter3_reg;
wire   [0:0] icmp_ln86_181_fu_370_p2;
reg   [0:0] icmp_ln86_181_reg_1361;
reg   [0:0] icmp_ln86_181_reg_1361_pp0_iter1_reg;
reg   [0:0] icmp_ln86_181_reg_1361_pp0_iter2_reg;
reg   [0:0] icmp_ln86_181_reg_1361_pp0_iter3_reg;
reg   [0:0] icmp_ln86_181_reg_1361_pp0_iter4_reg;
wire   [0:0] icmp_ln86_182_fu_376_p2;
reg   [0:0] icmp_ln86_182_reg_1367;
reg   [0:0] icmp_ln86_182_reg_1367_pp0_iter1_reg;
reg   [0:0] icmp_ln86_182_reg_1367_pp0_iter2_reg;
reg   [0:0] icmp_ln86_182_reg_1367_pp0_iter3_reg;
reg   [0:0] icmp_ln86_182_reg_1367_pp0_iter4_reg;
wire   [0:0] icmp_ln86_183_fu_382_p2;
reg   [0:0] icmp_ln86_183_reg_1373;
reg   [0:0] icmp_ln86_183_reg_1373_pp0_iter1_reg;
reg   [0:0] icmp_ln86_183_reg_1373_pp0_iter2_reg;
reg   [0:0] icmp_ln86_183_reg_1373_pp0_iter3_reg;
reg   [0:0] icmp_ln86_183_reg_1373_pp0_iter4_reg;
reg   [0:0] icmp_ln86_183_reg_1373_pp0_iter5_reg;
reg   [0:0] icmp_ln86_183_reg_1373_pp0_iter6_reg;
wire   [0:0] icmp_ln86_184_fu_388_p2;
reg   [0:0] icmp_ln86_184_reg_1379;
wire   [0:0] icmp_ln86_185_fu_394_p2;
reg   [0:0] icmp_ln86_185_reg_1384;
wire   [0:0] icmp_ln86_186_fu_400_p2;
reg   [0:0] icmp_ln86_186_reg_1389;
reg   [0:0] icmp_ln86_186_reg_1389_pp0_iter1_reg;
wire   [0:0] icmp_ln86_187_fu_406_p2;
reg   [0:0] icmp_ln86_187_reg_1394;
reg   [0:0] icmp_ln86_187_reg_1394_pp0_iter1_reg;
wire   [0:0] icmp_ln86_188_fu_412_p2;
reg   [0:0] icmp_ln86_188_reg_1399;
reg   [0:0] icmp_ln86_188_reg_1399_pp0_iter1_reg;
wire   [0:0] icmp_ln86_189_fu_418_p2;
reg   [0:0] icmp_ln86_189_reg_1404;
reg   [0:0] icmp_ln86_189_reg_1404_pp0_iter1_reg;
reg   [0:0] icmp_ln86_189_reg_1404_pp0_iter2_reg;
wire   [0:0] icmp_ln86_190_fu_424_p2;
reg   [0:0] icmp_ln86_190_reg_1409;
reg   [0:0] icmp_ln86_190_reg_1409_pp0_iter1_reg;
reg   [0:0] icmp_ln86_190_reg_1409_pp0_iter2_reg;
wire   [0:0] icmp_ln86_191_fu_430_p2;
reg   [0:0] icmp_ln86_191_reg_1414;
reg   [0:0] icmp_ln86_191_reg_1414_pp0_iter1_reg;
reg   [0:0] icmp_ln86_191_reg_1414_pp0_iter2_reg;
wire   [0:0] icmp_ln86_192_fu_436_p2;
reg   [0:0] icmp_ln86_192_reg_1419;
reg   [0:0] icmp_ln86_192_reg_1419_pp0_iter1_reg;
reg   [0:0] icmp_ln86_192_reg_1419_pp0_iter2_reg;
reg   [0:0] icmp_ln86_192_reg_1419_pp0_iter3_reg;
wire   [0:0] icmp_ln86_193_fu_442_p2;
reg   [0:0] icmp_ln86_193_reg_1424;
reg   [0:0] icmp_ln86_193_reg_1424_pp0_iter1_reg;
reg   [0:0] icmp_ln86_193_reg_1424_pp0_iter2_reg;
reg   [0:0] icmp_ln86_193_reg_1424_pp0_iter3_reg;
wire   [0:0] icmp_ln86_194_fu_448_p2;
reg   [0:0] icmp_ln86_194_reg_1429;
reg   [0:0] icmp_ln86_194_reg_1429_pp0_iter1_reg;
reg   [0:0] icmp_ln86_194_reg_1429_pp0_iter2_reg;
reg   [0:0] icmp_ln86_194_reg_1429_pp0_iter3_reg;
wire   [0:0] icmp_ln86_195_fu_454_p2;
reg   [0:0] icmp_ln86_195_reg_1434;
reg   [0:0] icmp_ln86_195_reg_1434_pp0_iter1_reg;
reg   [0:0] icmp_ln86_195_reg_1434_pp0_iter2_reg;
reg   [0:0] icmp_ln86_195_reg_1434_pp0_iter3_reg;
reg   [0:0] icmp_ln86_195_reg_1434_pp0_iter4_reg;
wire   [0:0] icmp_ln86_196_fu_460_p2;
reg   [0:0] icmp_ln86_196_reg_1439;
reg   [0:0] icmp_ln86_196_reg_1439_pp0_iter1_reg;
reg   [0:0] icmp_ln86_196_reg_1439_pp0_iter2_reg;
reg   [0:0] icmp_ln86_196_reg_1439_pp0_iter3_reg;
reg   [0:0] icmp_ln86_196_reg_1439_pp0_iter4_reg;
wire   [0:0] icmp_ln86_197_fu_466_p2;
reg   [0:0] icmp_ln86_197_reg_1444;
reg   [0:0] icmp_ln86_197_reg_1444_pp0_iter1_reg;
reg   [0:0] icmp_ln86_197_reg_1444_pp0_iter2_reg;
reg   [0:0] icmp_ln86_197_reg_1444_pp0_iter3_reg;
reg   [0:0] icmp_ln86_197_reg_1444_pp0_iter4_reg;
wire   [0:0] icmp_ln86_198_fu_472_p2;
reg   [0:0] icmp_ln86_198_reg_1449;
reg   [0:0] icmp_ln86_198_reg_1449_pp0_iter1_reg;
reg   [0:0] icmp_ln86_198_reg_1449_pp0_iter2_reg;
reg   [0:0] icmp_ln86_198_reg_1449_pp0_iter3_reg;
reg   [0:0] icmp_ln86_198_reg_1449_pp0_iter4_reg;
reg   [0:0] icmp_ln86_198_reg_1449_pp0_iter5_reg;
wire   [0:0] icmp_ln86_199_fu_478_p2;
reg   [0:0] icmp_ln86_199_reg_1454;
reg   [0:0] icmp_ln86_199_reg_1454_pp0_iter1_reg;
reg   [0:0] icmp_ln86_199_reg_1454_pp0_iter2_reg;
reg   [0:0] icmp_ln86_199_reg_1454_pp0_iter3_reg;
reg   [0:0] icmp_ln86_199_reg_1454_pp0_iter4_reg;
reg   [0:0] icmp_ln86_199_reg_1454_pp0_iter5_reg;
reg   [0:0] icmp_ln86_199_reg_1454_pp0_iter6_reg;
wire   [0:0] and_ln102_212_fu_484_p2;
reg   [0:0] and_ln102_212_reg_1459;
reg   [0:0] and_ln102_212_reg_1459_pp0_iter1_reg;
wire   [0:0] and_ln104_fu_495_p2;
reg   [0:0] and_ln104_reg_1468;
wire   [0:0] and_ln104_32_fu_505_p2;
reg   [0:0] and_ln104_32_reg_1474;
wire   [0:0] and_ln102_213_fu_510_p2;
reg   [0:0] and_ln102_213_reg_1479;
reg   [0:0] and_ln102_213_reg_1479_pp0_iter2_reg;
wire   [0:0] and_ln102_217_fu_524_p2;
reg   [0:0] and_ln102_217_reg_1486;
wire   [2:0] select_ln117_170_fu_580_p3;
reg   [2:0] select_ln117_170_reg_1491;
wire   [0:0] or_ln117_154_fu_587_p2;
reg   [0:0] or_ln117_154_reg_1496;
wire   [0:0] xor_ln104_fu_592_p2;
reg   [0:0] xor_ln104_reg_1502;
reg   [0:0] xor_ln104_reg_1502_pp0_iter3_reg;
reg   [0:0] xor_ln104_reg_1502_pp0_iter4_reg;
reg   [0:0] xor_ln104_reg_1502_pp0_iter5_reg;
reg   [0:0] xor_ln104_reg_1502_pp0_iter6_reg;
reg   [0:0] xor_ln104_reg_1502_pp0_iter7_reg;
wire   [0:0] and_ln102_fu_597_p2;
reg   [0:0] and_ln102_reg_1508;
reg   [0:0] and_ln102_reg_1508_pp0_iter3_reg;
wire   [0:0] xor_ln104_82_fu_602_p2;
reg   [0:0] xor_ln104_82_reg_1515;
reg   [0:0] xor_ln104_82_reg_1515_pp0_iter3_reg;
wire   [0:0] and_ln104_33_fu_612_p2;
reg   [0:0] and_ln104_33_reg_1520;
wire   [0:0] and_ln102_219_fu_621_p2;
reg   [0:0] and_ln102_219_reg_1525;
wire   [0:0] or_ln117_157_fu_693_p2;
reg   [0:0] or_ln117_157_reg_1531;
wire   [3:0] select_ln117_176_fu_706_p3;
reg   [3:0] select_ln117_176_reg_1536;
wire   [0:0] or_ln117_159_fu_714_p2;
reg   [0:0] or_ln117_159_reg_1541;
wire   [0:0] or_ln117_163_fu_718_p2;
reg   [0:0] or_ln117_163_reg_1548;
reg   [0:0] or_ln117_163_reg_1548_pp0_iter3_reg;
reg   [0:0] or_ln117_163_reg_1548_pp0_iter4_reg;
reg   [0:0] or_ln117_163_reg_1548_pp0_iter5_reg;
reg   [0:0] or_ln117_163_reg_1548_pp0_iter6_reg;
reg   [0:0] or_ln117_163_reg_1548_pp0_iter7_reg;
wire   [0:0] and_ln102_214_fu_722_p2;
reg   [0:0] and_ln102_214_reg_1558;
wire   [0:0] and_ln104_34_fu_731_p2;
reg   [0:0] and_ln104_34_reg_1564;
reg   [0:0] and_ln104_34_reg_1564_pp0_iter4_reg;
wire   [0:0] and_ln102_220_fu_746_p2;
reg   [0:0] and_ln102_220_reg_1570;
wire   [4:0] select_ln117_182_fu_837_p3;
reg   [4:0] select_ln117_182_reg_1575;
wire   [0:0] or_ln117_165_fu_844_p2;
reg   [0:0] or_ln117_165_reg_1580;
wire   [0:0] and_ln102_215_fu_853_p2;
reg   [0:0] and_ln102_215_reg_1586;
wire   [0:0] and_ln104_35_fu_863_p2;
reg   [0:0] and_ln104_35_reg_1592;
reg   [0:0] and_ln104_35_reg_1592_pp0_iter5_reg;
reg   [0:0] and_ln104_35_reg_1592_pp0_iter6_reg;
wire   [0:0] and_ln102_222_fu_878_p2;
reg   [0:0] and_ln102_222_reg_1598;
wire   [0:0] or_ln117_169_fu_952_p2;
reg   [0:0] or_ln117_169_reg_1604;
wire   [4:0] select_ln117_188_fu_966_p3;
reg   [4:0] select_ln117_188_reg_1609;
wire   [0:0] or_ln117_171_fu_974_p2;
reg   [0:0] or_ln117_171_reg_1614;
wire   [0:0] or_ln117_175_fu_1062_p2;
reg   [0:0] or_ln117_175_reg_1622;
wire   [4:0] select_ln117_194_fu_1074_p3;
reg   [4:0] select_ln117_194_reg_1628;
wire   [0:0] or_ln117_177_fu_1096_p2;
reg   [0:0] or_ln117_177_reg_1633;
wire   [4:0] select_ln117_196_fu_1108_p3;
reg   [4:0] select_ln117_196_reg_1638;
wire   [10:0] tmp_fu_1143_p67;
reg   [10:0] tmp_reg_1643;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_81_fu_490_p2;
wire   [0:0] xor_ln104_83_fu_500_p2;
wire   [0:0] and_ln102_216_fu_515_p2;
wire   [0:0] xor_ln104_87_fu_519_p2;
wire   [0:0] and_ln102_225_fu_534_p2;
wire   [0:0] and_ln102_224_fu_529_p2;
wire   [0:0] xor_ln117_fu_544_p2;
wire   [0:0] and_ln102_226_fu_539_p2;
wire   [1:0] zext_ln117_fu_550_p1;
wire   [0:0] or_ln117_fu_554_p2;
wire   [1:0] select_ln117_fu_560_p3;
wire   [1:0] select_ln117_169_fu_568_p3;
wire   [2:0] zext_ln117_17_fu_576_p1;
wire   [0:0] xor_ln104_84_fu_607_p2;
wire   [0:0] and_ln102_228_fu_630_p2;
wire   [0:0] and_ln102_218_fu_617_p2;
wire   [0:0] and_ln102_227_fu_626_p2;
wire   [0:0] or_ln117_153_fu_645_p2;
wire   [0:0] and_ln102_229_fu_635_p2;
wire   [2:0] select_ln117_171_fu_650_p3;
wire   [0:0] or_ln117_155_fu_657_p2;
wire   [2:0] select_ln117_172_fu_662_p3;
wire   [2:0] select_ln117_173_fu_669_p3;
wire   [0:0] and_ln102_230_fu_640_p2;
wire   [3:0] zext_ln117_18_fu_677_p1;
wire   [0:0] or_ln117_156_fu_681_p2;
wire   [3:0] select_ln117_174_fu_686_p3;
wire   [3:0] select_ln117_175_fu_698_p3;
wire   [0:0] xor_ln104_85_fu_726_p2;
wire   [0:0] xor_ln104_88_fu_736_p2;
wire   [0:0] and_ln102_231_fu_751_p2;
wire   [0:0] xor_ln104_89_fu_741_p2;
wire   [0:0] and_ln102_234_fu_765_p2;
wire   [0:0] and_ln102_232_fu_756_p2;
wire   [0:0] or_ln117_158_fu_775_p2;
wire   [0:0] and_ln102_233_fu_761_p2;
wire   [3:0] select_ln117_177_fu_780_p3;
wire   [0:0] or_ln117_160_fu_787_p2;
wire   [3:0] select_ln117_178_fu_792_p3;
wire   [0:0] or_ln117_161_fu_799_p2;
wire   [0:0] and_ln102_235_fu_770_p2;
wire   [3:0] select_ln117_179_fu_803_p3;
wire   [0:0] or_ln117_162_fu_811_p2;
wire   [3:0] select_ln117_180_fu_817_p3;
wire   [3:0] select_ln117_181_fu_825_p3;
wire   [4:0] zext_ln117_19_fu_833_p1;
wire   [0:0] and_ln104_31_fu_849_p2;
wire   [0:0] xor_ln104_86_fu_858_p2;
wire   [0:0] xor_ln104_90_fu_869_p2;
wire   [0:0] and_ln102_237_fu_887_p2;
wire   [0:0] and_ln102_221_fu_874_p2;
wire   [0:0] and_ln102_236_fu_883_p2;
wire   [0:0] or_ln117_164_fu_902_p2;
wire   [0:0] and_ln102_238_fu_892_p2;
wire   [4:0] select_ln117_183_fu_907_p3;
wire   [0:0] or_ln117_166_fu_914_p2;
wire   [4:0] select_ln117_184_fu_919_p3;
wire   [0:0] or_ln117_167_fu_926_p2;
wire   [0:0] and_ln102_239_fu_897_p2;
wire   [4:0] select_ln117_185_fu_930_p3;
wire   [0:0] or_ln117_168_fu_938_p2;
wire   [4:0] select_ln117_186_fu_944_p3;
wire   [4:0] select_ln117_187_fu_958_p3;
wire   [0:0] xor_ln104_91_fu_978_p2;
wire   [0:0] and_ln102_240_fu_988_p2;
wire   [0:0] xor_ln104_92_fu_983_p2;
wire   [0:0] and_ln102_243_fu_1002_p2;
wire   [0:0] and_ln102_241_fu_993_p2;
wire   [0:0] or_ln117_170_fu_1012_p2;
wire   [0:0] and_ln102_242_fu_998_p2;
wire   [4:0] select_ln117_189_fu_1017_p3;
wire   [0:0] or_ln117_172_fu_1024_p2;
wire   [4:0] select_ln117_190_fu_1029_p3;
wire   [0:0] or_ln117_173_fu_1036_p2;
wire   [0:0] and_ln102_244_fu_1007_p2;
wire   [4:0] select_ln117_191_fu_1040_p3;
wire   [0:0] or_ln117_174_fu_1048_p2;
wire   [4:0] select_ln117_192_fu_1054_p3;
wire   [4:0] select_ln117_193_fu_1066_p3;
wire   [0:0] and_ln102_223_fu_1082_p2;
wire   [0:0] and_ln102_245_fu_1086_p2;
wire   [0:0] or_ln117_176_fu_1091_p2;
wire   [4:0] select_ln117_195_fu_1101_p3;
wire   [0:0] xor_ln104_93_fu_1116_p2;
wire   [0:0] and_ln102_246_fu_1121_p2;
wire   [0:0] and_ln102_247_fu_1126_p2;
wire   [0:0] or_ln117_178_fu_1131_p2;
wire   [10:0] tmp_fu_1143_p65;
wire   [4:0] tmp_fu_1143_p66;
wire   [0:0] or_ln117_179_fu_1279_p2;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
wire   [4:0] tmp_fu_1143_p1;
wire   [4:0] tmp_fu_1143_p3;
wire   [4:0] tmp_fu_1143_p5;
wire   [4:0] tmp_fu_1143_p7;
wire   [4:0] tmp_fu_1143_p9;
wire   [4:0] tmp_fu_1143_p11;
wire   [4:0] tmp_fu_1143_p13;
wire   [4:0] tmp_fu_1143_p15;
wire   [4:0] tmp_fu_1143_p17;
wire   [4:0] tmp_fu_1143_p19;
wire   [4:0] tmp_fu_1143_p21;
wire   [4:0] tmp_fu_1143_p23;
wire   [4:0] tmp_fu_1143_p25;
wire   [4:0] tmp_fu_1143_p27;
wire   [4:0] tmp_fu_1143_p29;
wire   [4:0] tmp_fu_1143_p31;
wire  signed [4:0] tmp_fu_1143_p33;
wire  signed [4:0] tmp_fu_1143_p35;
wire  signed [4:0] tmp_fu_1143_p37;
wire  signed [4:0] tmp_fu_1143_p39;
wire  signed [4:0] tmp_fu_1143_p41;
wire  signed [4:0] tmp_fu_1143_p43;
wire  signed [4:0] tmp_fu_1143_p45;
wire  signed [4:0] tmp_fu_1143_p47;
wire  signed [4:0] tmp_fu_1143_p49;
wire  signed [4:0] tmp_fu_1143_p51;
wire  signed [4:0] tmp_fu_1143_p53;
wire  signed [4:0] tmp_fu_1143_p55;
wire  signed [4:0] tmp_fu_1143_p57;
wire  signed [4:0] tmp_fu_1143_p59;
wire  signed [4:0] tmp_fu_1143_p61;
wire  signed [4:0] tmp_fu_1143_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_11_1_1_x0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 11 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 11 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 11 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 11 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 11 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 11 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 11 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 11 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 11 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 11 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 11 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 11 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 11 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 11 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 11 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 11 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 11 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 11 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 11 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 11 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 11 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 11 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 11 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 11 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 11 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 11 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 11 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 11 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 11 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 11 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 11 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 11 ),
    .def_WIDTH( 11 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 11 ))
sparsemux_65_5_11_1_1_x0_U197(
    .din0(11'd126),
    .din1(11'd2),
    .din2(11'd1992),
    .din3(11'd93),
    .din4(11'd1737),
    .din5(11'd225),
    .din6(11'd1262),
    .din7(11'd1562),
    .din8(11'd214),
    .din9(11'd1881),
    .din10(11'd456),
    .din11(11'd131),
    .din12(11'd1927),
    .din13(11'd1477),
    .din14(11'd375),
    .din15(11'd1965),
    .din16(11'd1645),
    .din17(11'd384),
    .din18(11'd1398),
    .din19(11'd1932),
    .din20(11'd1522),
    .din21(11'd1994),
    .din22(11'd210),
    .din23(11'd1696),
    .din24(11'd1709),
    .din25(11'd152),
    .din26(11'd1460),
    .din27(11'd1692),
    .din28(11'd1537),
    .din29(11'd1587),
    .din30(11'd1608),
    .din31(11'd1802),
    .def(tmp_fu_1143_p65),
    .sel(tmp_fu_1143_p66),
    .dout(tmp_fu_1143_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_212_reg_1459 <= and_ln102_212_fu_484_p2;
        and_ln102_212_reg_1459_pp0_iter1_reg <= and_ln102_212_reg_1459;
        and_ln102_213_reg_1479 <= and_ln102_213_fu_510_p2;
        and_ln102_213_reg_1479_pp0_iter2_reg <= and_ln102_213_reg_1479;
        and_ln102_214_reg_1558 <= and_ln102_214_fu_722_p2;
        and_ln102_215_reg_1586 <= and_ln102_215_fu_853_p2;
        and_ln102_217_reg_1486 <= and_ln102_217_fu_524_p2;
        and_ln102_219_reg_1525 <= and_ln102_219_fu_621_p2;
        and_ln102_220_reg_1570 <= and_ln102_220_fu_746_p2;
        and_ln102_222_reg_1598 <= and_ln102_222_fu_878_p2;
        and_ln102_reg_1508 <= and_ln102_fu_597_p2;
        and_ln102_reg_1508_pp0_iter3_reg <= and_ln102_reg_1508;
        and_ln104_32_reg_1474 <= and_ln104_32_fu_505_p2;
        and_ln104_33_reg_1520 <= and_ln104_33_fu_612_p2;
        and_ln104_34_reg_1564 <= and_ln104_34_fu_731_p2;
        and_ln104_34_reg_1564_pp0_iter4_reg <= and_ln104_34_reg_1564;
        and_ln104_35_reg_1592 <= and_ln104_35_fu_863_p2;
        and_ln104_35_reg_1592_pp0_iter5_reg <= and_ln104_35_reg_1592;
        and_ln104_35_reg_1592_pp0_iter6_reg <= and_ln104_35_reg_1592_pp0_iter5_reg;
        and_ln104_reg_1468 <= and_ln104_fu_495_p2;
        icmp_ln86_171_reg_1296 <= icmp_ln86_171_fu_310_p2;
        icmp_ln86_171_reg_1296_pp0_iter1_reg <= icmp_ln86_171_reg_1296;
        icmp_ln86_172_reg_1307 <= icmp_ln86_172_fu_316_p2;
        icmp_ln86_172_reg_1307_pp0_iter1_reg <= icmp_ln86_172_reg_1307;
        icmp_ln86_173_reg_1314 <= icmp_ln86_173_fu_322_p2;
        icmp_ln86_174_reg_1319 <= icmp_ln86_174_fu_328_p2;
        icmp_ln86_174_reg_1319_pp0_iter1_reg <= icmp_ln86_174_reg_1319;
        icmp_ln86_175_reg_1325 <= icmp_ln86_175_fu_334_p2;
        icmp_ln86_175_reg_1325_pp0_iter1_reg <= icmp_ln86_175_reg_1325;
        icmp_ln86_175_reg_1325_pp0_iter2_reg <= icmp_ln86_175_reg_1325_pp0_iter1_reg;
        icmp_ln86_176_reg_1331 <= icmp_ln86_176_fu_340_p2;
        icmp_ln86_176_reg_1331_pp0_iter1_reg <= icmp_ln86_176_reg_1331;
        icmp_ln86_176_reg_1331_pp0_iter2_reg <= icmp_ln86_176_reg_1331_pp0_iter1_reg;
        icmp_ln86_176_reg_1331_pp0_iter3_reg <= icmp_ln86_176_reg_1331_pp0_iter2_reg;
        icmp_ln86_177_reg_1337 <= icmp_ln86_177_fu_346_p2;
        icmp_ln86_178_reg_1343 <= icmp_ln86_178_fu_352_p2;
        icmp_ln86_178_reg_1343_pp0_iter1_reg <= icmp_ln86_178_reg_1343;
        icmp_ln86_178_reg_1343_pp0_iter2_reg <= icmp_ln86_178_reg_1343_pp0_iter1_reg;
        icmp_ln86_179_reg_1349 <= icmp_ln86_179_fu_358_p2;
        icmp_ln86_179_reg_1349_pp0_iter1_reg <= icmp_ln86_179_reg_1349;
        icmp_ln86_179_reg_1349_pp0_iter2_reg <= icmp_ln86_179_reg_1349_pp0_iter1_reg;
        icmp_ln86_180_reg_1355 <= icmp_ln86_180_fu_364_p2;
        icmp_ln86_180_reg_1355_pp0_iter1_reg <= icmp_ln86_180_reg_1355;
        icmp_ln86_180_reg_1355_pp0_iter2_reg <= icmp_ln86_180_reg_1355_pp0_iter1_reg;
        icmp_ln86_180_reg_1355_pp0_iter3_reg <= icmp_ln86_180_reg_1355_pp0_iter2_reg;
        icmp_ln86_181_reg_1361 <= icmp_ln86_181_fu_370_p2;
        icmp_ln86_181_reg_1361_pp0_iter1_reg <= icmp_ln86_181_reg_1361;
        icmp_ln86_181_reg_1361_pp0_iter2_reg <= icmp_ln86_181_reg_1361_pp0_iter1_reg;
        icmp_ln86_181_reg_1361_pp0_iter3_reg <= icmp_ln86_181_reg_1361_pp0_iter2_reg;
        icmp_ln86_181_reg_1361_pp0_iter4_reg <= icmp_ln86_181_reg_1361_pp0_iter3_reg;
        icmp_ln86_182_reg_1367 <= icmp_ln86_182_fu_376_p2;
        icmp_ln86_182_reg_1367_pp0_iter1_reg <= icmp_ln86_182_reg_1367;
        icmp_ln86_182_reg_1367_pp0_iter2_reg <= icmp_ln86_182_reg_1367_pp0_iter1_reg;
        icmp_ln86_182_reg_1367_pp0_iter3_reg <= icmp_ln86_182_reg_1367_pp0_iter2_reg;
        icmp_ln86_182_reg_1367_pp0_iter4_reg <= icmp_ln86_182_reg_1367_pp0_iter3_reg;
        icmp_ln86_183_reg_1373 <= icmp_ln86_183_fu_382_p2;
        icmp_ln86_183_reg_1373_pp0_iter1_reg <= icmp_ln86_183_reg_1373;
        icmp_ln86_183_reg_1373_pp0_iter2_reg <= icmp_ln86_183_reg_1373_pp0_iter1_reg;
        icmp_ln86_183_reg_1373_pp0_iter3_reg <= icmp_ln86_183_reg_1373_pp0_iter2_reg;
        icmp_ln86_183_reg_1373_pp0_iter4_reg <= icmp_ln86_183_reg_1373_pp0_iter3_reg;
        icmp_ln86_183_reg_1373_pp0_iter5_reg <= icmp_ln86_183_reg_1373_pp0_iter4_reg;
        icmp_ln86_183_reg_1373_pp0_iter6_reg <= icmp_ln86_183_reg_1373_pp0_iter5_reg;
        icmp_ln86_184_reg_1379 <= icmp_ln86_184_fu_388_p2;
        icmp_ln86_185_reg_1384 <= icmp_ln86_185_fu_394_p2;
        icmp_ln86_186_reg_1389 <= icmp_ln86_186_fu_400_p2;
        icmp_ln86_186_reg_1389_pp0_iter1_reg <= icmp_ln86_186_reg_1389;
        icmp_ln86_187_reg_1394 <= icmp_ln86_187_fu_406_p2;
        icmp_ln86_187_reg_1394_pp0_iter1_reg <= icmp_ln86_187_reg_1394;
        icmp_ln86_188_reg_1399 <= icmp_ln86_188_fu_412_p2;
        icmp_ln86_188_reg_1399_pp0_iter1_reg <= icmp_ln86_188_reg_1399;
        icmp_ln86_189_reg_1404 <= icmp_ln86_189_fu_418_p2;
        icmp_ln86_189_reg_1404_pp0_iter1_reg <= icmp_ln86_189_reg_1404;
        icmp_ln86_189_reg_1404_pp0_iter2_reg <= icmp_ln86_189_reg_1404_pp0_iter1_reg;
        icmp_ln86_190_reg_1409 <= icmp_ln86_190_fu_424_p2;
        icmp_ln86_190_reg_1409_pp0_iter1_reg <= icmp_ln86_190_reg_1409;
        icmp_ln86_190_reg_1409_pp0_iter2_reg <= icmp_ln86_190_reg_1409_pp0_iter1_reg;
        icmp_ln86_191_reg_1414 <= icmp_ln86_191_fu_430_p2;
        icmp_ln86_191_reg_1414_pp0_iter1_reg <= icmp_ln86_191_reg_1414;
        icmp_ln86_191_reg_1414_pp0_iter2_reg <= icmp_ln86_191_reg_1414_pp0_iter1_reg;
        icmp_ln86_192_reg_1419 <= icmp_ln86_192_fu_436_p2;
        icmp_ln86_192_reg_1419_pp0_iter1_reg <= icmp_ln86_192_reg_1419;
        icmp_ln86_192_reg_1419_pp0_iter2_reg <= icmp_ln86_192_reg_1419_pp0_iter1_reg;
        icmp_ln86_192_reg_1419_pp0_iter3_reg <= icmp_ln86_192_reg_1419_pp0_iter2_reg;
        icmp_ln86_193_reg_1424 <= icmp_ln86_193_fu_442_p2;
        icmp_ln86_193_reg_1424_pp0_iter1_reg <= icmp_ln86_193_reg_1424;
        icmp_ln86_193_reg_1424_pp0_iter2_reg <= icmp_ln86_193_reg_1424_pp0_iter1_reg;
        icmp_ln86_193_reg_1424_pp0_iter3_reg <= icmp_ln86_193_reg_1424_pp0_iter2_reg;
        icmp_ln86_194_reg_1429 <= icmp_ln86_194_fu_448_p2;
        icmp_ln86_194_reg_1429_pp0_iter1_reg <= icmp_ln86_194_reg_1429;
        icmp_ln86_194_reg_1429_pp0_iter2_reg <= icmp_ln86_194_reg_1429_pp0_iter1_reg;
        icmp_ln86_194_reg_1429_pp0_iter3_reg <= icmp_ln86_194_reg_1429_pp0_iter2_reg;
        icmp_ln86_195_reg_1434 <= icmp_ln86_195_fu_454_p2;
        icmp_ln86_195_reg_1434_pp0_iter1_reg <= icmp_ln86_195_reg_1434;
        icmp_ln86_195_reg_1434_pp0_iter2_reg <= icmp_ln86_195_reg_1434_pp0_iter1_reg;
        icmp_ln86_195_reg_1434_pp0_iter3_reg <= icmp_ln86_195_reg_1434_pp0_iter2_reg;
        icmp_ln86_195_reg_1434_pp0_iter4_reg <= icmp_ln86_195_reg_1434_pp0_iter3_reg;
        icmp_ln86_196_reg_1439 <= icmp_ln86_196_fu_460_p2;
        icmp_ln86_196_reg_1439_pp0_iter1_reg <= icmp_ln86_196_reg_1439;
        icmp_ln86_196_reg_1439_pp0_iter2_reg <= icmp_ln86_196_reg_1439_pp0_iter1_reg;
        icmp_ln86_196_reg_1439_pp0_iter3_reg <= icmp_ln86_196_reg_1439_pp0_iter2_reg;
        icmp_ln86_196_reg_1439_pp0_iter4_reg <= icmp_ln86_196_reg_1439_pp0_iter3_reg;
        icmp_ln86_197_reg_1444 <= icmp_ln86_197_fu_466_p2;
        icmp_ln86_197_reg_1444_pp0_iter1_reg <= icmp_ln86_197_reg_1444;
        icmp_ln86_197_reg_1444_pp0_iter2_reg <= icmp_ln86_197_reg_1444_pp0_iter1_reg;
        icmp_ln86_197_reg_1444_pp0_iter3_reg <= icmp_ln86_197_reg_1444_pp0_iter2_reg;
        icmp_ln86_197_reg_1444_pp0_iter4_reg <= icmp_ln86_197_reg_1444_pp0_iter3_reg;
        icmp_ln86_198_reg_1449 <= icmp_ln86_198_fu_472_p2;
        icmp_ln86_198_reg_1449_pp0_iter1_reg <= icmp_ln86_198_reg_1449;
        icmp_ln86_198_reg_1449_pp0_iter2_reg <= icmp_ln86_198_reg_1449_pp0_iter1_reg;
        icmp_ln86_198_reg_1449_pp0_iter3_reg <= icmp_ln86_198_reg_1449_pp0_iter2_reg;
        icmp_ln86_198_reg_1449_pp0_iter4_reg <= icmp_ln86_198_reg_1449_pp0_iter3_reg;
        icmp_ln86_198_reg_1449_pp0_iter5_reg <= icmp_ln86_198_reg_1449_pp0_iter4_reg;
        icmp_ln86_199_reg_1454 <= icmp_ln86_199_fu_478_p2;
        icmp_ln86_199_reg_1454_pp0_iter1_reg <= icmp_ln86_199_reg_1454;
        icmp_ln86_199_reg_1454_pp0_iter2_reg <= icmp_ln86_199_reg_1454_pp0_iter1_reg;
        icmp_ln86_199_reg_1454_pp0_iter3_reg <= icmp_ln86_199_reg_1454_pp0_iter2_reg;
        icmp_ln86_199_reg_1454_pp0_iter4_reg <= icmp_ln86_199_reg_1454_pp0_iter3_reg;
        icmp_ln86_199_reg_1454_pp0_iter5_reg <= icmp_ln86_199_reg_1454_pp0_iter4_reg;
        icmp_ln86_199_reg_1454_pp0_iter6_reg <= icmp_ln86_199_reg_1454_pp0_iter5_reg;
        icmp_ln86_reg_1290 <= icmp_ln86_fu_304_p2;
        icmp_ln86_reg_1290_pp0_iter1_reg <= icmp_ln86_reg_1290;
        or_ln117_154_reg_1496 <= or_ln117_154_fu_587_p2;
        or_ln117_157_reg_1531 <= or_ln117_157_fu_693_p2;
        or_ln117_159_reg_1541 <= or_ln117_159_fu_714_p2;
        or_ln117_163_reg_1548 <= or_ln117_163_fu_718_p2;
        or_ln117_163_reg_1548_pp0_iter3_reg <= or_ln117_163_reg_1548;
        or_ln117_163_reg_1548_pp0_iter4_reg <= or_ln117_163_reg_1548_pp0_iter3_reg;
        or_ln117_163_reg_1548_pp0_iter5_reg <= or_ln117_163_reg_1548_pp0_iter4_reg;
        or_ln117_163_reg_1548_pp0_iter6_reg <= or_ln117_163_reg_1548_pp0_iter5_reg;
        or_ln117_163_reg_1548_pp0_iter7_reg <= or_ln117_163_reg_1548_pp0_iter6_reg;
        or_ln117_165_reg_1580 <= or_ln117_165_fu_844_p2;
        or_ln117_169_reg_1604 <= or_ln117_169_fu_952_p2;
        or_ln117_171_reg_1614 <= or_ln117_171_fu_974_p2;
        or_ln117_175_reg_1622 <= or_ln117_175_fu_1062_p2;
        or_ln117_177_reg_1633 <= or_ln117_177_fu_1096_p2;
        select_ln117_170_reg_1491 <= select_ln117_170_fu_580_p3;
        select_ln117_176_reg_1536 <= select_ln117_176_fu_706_p3;
        select_ln117_182_reg_1575 <= select_ln117_182_fu_837_p3;
        select_ln117_188_reg_1609 <= select_ln117_188_fu_966_p3;
        select_ln117_194_reg_1628 <= select_ln117_194_fu_1074_p3;
        select_ln117_196_reg_1638 <= select_ln117_196_fu_1108_p3;
        tmp_reg_1643 <= tmp_fu_1143_p67;
        xor_ln104_82_reg_1515 <= xor_ln104_82_fu_602_p2;
        xor_ln104_82_reg_1515_pp0_iter3_reg <= xor_ln104_82_reg_1515;
        xor_ln104_reg_1502 <= xor_ln104_fu_592_p2;
        xor_ln104_reg_1502_pp0_iter3_reg <= xor_ln104_reg_1502;
        xor_ln104_reg_1502_pp0_iter4_reg <= xor_ln104_reg_1502_pp0_iter3_reg;
        xor_ln104_reg_1502_pp0_iter5_reg <= xor_ln104_reg_1502_pp0_iter4_reg;
        xor_ln104_reg_1502_pp0_iter6_reg <= xor_ln104_reg_1502_pp0_iter5_reg;
        xor_ln104_reg_1502_pp0_iter7_reg <= xor_ln104_reg_1502_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_212_fu_484_p2 = (icmp_ln86_173_fu_322_p2 & icmp_ln86_171_fu_310_p2);

assign and_ln102_213_fu_510_p2 = (icmp_ln86_174_reg_1319 & and_ln104_fu_495_p2);

assign and_ln102_214_fu_722_p2 = (icmp_ln86_175_reg_1325_pp0_iter2_reg & and_ln102_reg_1508);

assign and_ln102_215_fu_853_p2 = (icmp_ln86_176_reg_1331_pp0_iter3_reg & and_ln104_31_fu_849_p2);

assign and_ln102_216_fu_515_p2 = (icmp_ln86_177_reg_1337 & and_ln102_212_reg_1459);

assign and_ln102_217_fu_524_p2 = (icmp_ln86_172_reg_1307 & and_ln104_32_fu_505_p2);

assign and_ln102_218_fu_617_p2 = (icmp_ln86_178_reg_1343_pp0_iter1_reg & and_ln102_213_reg_1479);

assign and_ln102_219_fu_621_p2 = (icmp_ln86_179_reg_1349_pp0_iter1_reg & and_ln104_33_fu_612_p2);

assign and_ln102_220_fu_746_p2 = (icmp_ln86_180_reg_1355_pp0_iter2_reg & and_ln102_214_fu_722_p2);

assign and_ln102_221_fu_874_p2 = (icmp_ln86_181_reg_1361_pp0_iter3_reg & and_ln104_34_reg_1564);

assign and_ln102_222_fu_878_p2 = (icmp_ln86_182_reg_1367_pp0_iter3_reg & and_ln102_215_fu_853_p2);

assign and_ln102_223_fu_1082_p2 = (icmp_ln86_183_reg_1373_pp0_iter5_reg & and_ln104_35_reg_1592_pp0_iter5_reg);

assign and_ln102_224_fu_529_p2 = (icmp_ln86_184_reg_1379 & and_ln102_216_fu_515_p2);

assign and_ln102_225_fu_534_p2 = (xor_ln104_87_fu_519_p2 & icmp_ln86_185_reg_1384);

assign and_ln102_226_fu_539_p2 = (and_ln102_225_fu_534_p2 & and_ln102_212_reg_1459);

assign and_ln102_227_fu_626_p2 = (icmp_ln86_186_reg_1389_pp0_iter1_reg & and_ln102_217_reg_1486);

assign and_ln102_228_fu_630_p2 = (xor_ln104_82_fu_602_p2 & icmp_ln86_187_reg_1394_pp0_iter1_reg);

assign and_ln102_229_fu_635_p2 = (and_ln104_32_reg_1474 & and_ln102_228_fu_630_p2);

assign and_ln102_230_fu_640_p2 = (icmp_ln86_188_reg_1399_pp0_iter1_reg & and_ln102_218_fu_617_p2);

assign and_ln102_231_fu_751_p2 = (xor_ln104_88_fu_736_p2 & icmp_ln86_189_reg_1404_pp0_iter2_reg);

assign and_ln102_232_fu_756_p2 = (and_ln102_231_fu_751_p2 & and_ln102_213_reg_1479_pp0_iter2_reg);

assign and_ln102_233_fu_761_p2 = (icmp_ln86_190_reg_1409_pp0_iter2_reg & and_ln102_219_reg_1525);

assign and_ln102_234_fu_765_p2 = (xor_ln104_89_fu_741_p2 & icmp_ln86_191_reg_1414_pp0_iter2_reg);

assign and_ln102_235_fu_770_p2 = (and_ln104_33_reg_1520 & and_ln102_234_fu_765_p2);

assign and_ln102_236_fu_883_p2 = (icmp_ln86_192_reg_1419_pp0_iter3_reg & and_ln102_220_reg_1570);

assign and_ln102_237_fu_887_p2 = (xor_ln104_90_fu_869_p2 & icmp_ln86_193_reg_1424_pp0_iter3_reg);

assign and_ln102_238_fu_892_p2 = (and_ln102_237_fu_887_p2 & and_ln102_214_reg_1558);

assign and_ln102_239_fu_897_p2 = (icmp_ln86_194_reg_1429_pp0_iter3_reg & and_ln102_221_fu_874_p2);

assign and_ln102_240_fu_988_p2 = (xor_ln104_91_fu_978_p2 & icmp_ln86_195_reg_1434_pp0_iter4_reg);

assign and_ln102_241_fu_993_p2 = (and_ln104_34_reg_1564_pp0_iter4_reg & and_ln102_240_fu_988_p2);

assign and_ln102_242_fu_998_p2 = (icmp_ln86_196_reg_1439_pp0_iter4_reg & and_ln102_222_reg_1598);

assign and_ln102_243_fu_1002_p2 = (xor_ln104_92_fu_983_p2 & icmp_ln86_197_reg_1444_pp0_iter4_reg);

assign and_ln102_244_fu_1007_p2 = (and_ln102_243_fu_1002_p2 & and_ln102_215_reg_1586);

assign and_ln102_245_fu_1086_p2 = (icmp_ln86_198_reg_1449_pp0_iter5_reg & and_ln102_223_fu_1082_p2);

assign and_ln102_246_fu_1121_p2 = (xor_ln104_93_fu_1116_p2 & icmp_ln86_199_reg_1454_pp0_iter6_reg);

assign and_ln102_247_fu_1126_p2 = (and_ln104_35_reg_1592_pp0_iter6_reg & and_ln102_246_fu_1121_p2);

assign and_ln102_fu_597_p2 = (xor_ln104_fu_592_p2 & icmp_ln86_172_reg_1307_pp0_iter1_reg);

assign and_ln104_31_fu_849_p2 = (xor_ln104_reg_1502_pp0_iter3_reg & xor_ln104_82_reg_1515_pp0_iter3_reg);

assign and_ln104_32_fu_505_p2 = (xor_ln104_83_fu_500_p2 & icmp_ln86_171_reg_1296);

assign and_ln104_33_fu_612_p2 = (xor_ln104_84_fu_607_p2 & and_ln104_reg_1468);

assign and_ln104_34_fu_731_p2 = (xor_ln104_85_fu_726_p2 & and_ln102_reg_1508);

assign and_ln104_35_fu_863_p2 = (xor_ln104_86_fu_858_p2 & and_ln104_31_fu_849_p2);

assign and_ln104_fu_495_p2 = (xor_ln104_81_fu_490_p2 & icmp_ln86_reg_1290);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_179_fu_1279_p2[0:0] == 1'b1) ? tmp_reg_1643 : 11'd0);

assign icmp_ln86_171_fu_310_p2 = (($signed(p_read8_int_reg) < $signed(18'd260)) ? 1'b1 : 1'b0);

assign icmp_ln86_172_fu_316_p2 = (($signed(p_read9_int_reg) < $signed(18'd261559)) ? 1'b1 : 1'b0);

assign icmp_ln86_173_fu_322_p2 = (($signed(p_read3_int_reg) < $signed(18'd262126)) ? 1'b1 : 1'b0);

assign icmp_ln86_174_fu_328_p2 = (($signed(p_read9_int_reg) < $signed(18'd76)) ? 1'b1 : 1'b0);

assign icmp_ln86_175_fu_334_p2 = (($signed(p_read3_int_reg) < $signed(18'd170)) ? 1'b1 : 1'b0);

assign icmp_ln86_176_fu_340_p2 = (($signed(p_read3_int_reg) < $signed(18'd336)) ? 1'b1 : 1'b0);

assign icmp_ln86_177_fu_346_p2 = (($signed(p_read8_int_reg) < $signed(18'd260863)) ? 1'b1 : 1'b0);

assign icmp_ln86_178_fu_352_p2 = (($signed(p_read3_int_reg) < $signed(18'd262025)) ? 1'b1 : 1'b0);

assign icmp_ln86_179_fu_358_p2 = (($signed(p_read7_int_reg) < $signed(18'd261992)) ? 1'b1 : 1'b0);

assign icmp_ln86_180_fu_364_p2 = (($signed(p_read8_int_reg) < $signed(18'd620)) ? 1'b1 : 1'b0);

assign icmp_ln86_181_fu_370_p2 = (($signed(p_read5_int_reg) < $signed(18'd261837)) ? 1'b1 : 1'b0);

assign icmp_ln86_182_fu_376_p2 = (($signed(p_read9_int_reg) < $signed(18'd123)) ? 1'b1 : 1'b0);

assign icmp_ln86_183_fu_382_p2 = (($signed(p_read8_int_reg) < $signed(18'd2374)) ? 1'b1 : 1'b0);

assign icmp_ln86_184_fu_388_p2 = (($signed(p_read9_int_reg) < $signed(18'd261464)) ? 1'b1 : 1'b0);

assign icmp_ln86_185_fu_394_p2 = (($signed(p_read3_int_reg) < $signed(18'd261963)) ? 1'b1 : 1'b0);

assign icmp_ln86_186_fu_400_p2 = (($signed(p_read8_int_reg) < $signed(18'd207)) ? 1'b1 : 1'b0);

assign icmp_ln86_187_fu_406_p2 = (($signed(p_read2_int_reg) < $signed(18'd331)) ? 1'b1 : 1'b0);

assign icmp_ln86_188_fu_412_p2 = (($signed(p_read5_int_reg) < $signed(18'd320)) ? 1'b1 : 1'b0);

assign icmp_ln86_189_fu_418_p2 = (($signed(p_read4_int_reg) < $signed(18'd262143)) ? 1'b1 : 1'b0);

assign icmp_ln86_190_fu_424_p2 = (($signed(p_read6_int_reg) < $signed(18'd261686)) ? 1'b1 : 1'b0);

assign icmp_ln86_191_fu_430_p2 = (($signed(p_read8_int_reg) < $signed(18'd320)) ? 1'b1 : 1'b0);

assign icmp_ln86_192_fu_436_p2 = (($signed(p_read2_int_reg) < $signed(18'd261908)) ? 1'b1 : 1'b0);

assign icmp_ln86_193_fu_442_p2 = (($signed(p_read1_int_reg) < $signed(18'd2435)) ? 1'b1 : 1'b0);

assign icmp_ln86_194_fu_448_p2 = (($signed(p_read2_int_reg) < $signed(18'd2134)) ? 1'b1 : 1'b0);

assign icmp_ln86_195_fu_454_p2 = (($signed(p_read3_int_reg) < $signed(18'd238)) ? 1'b1 : 1'b0);

assign icmp_ln86_196_fu_460_p2 = (($signed(p_read7_int_reg) < $signed(18'd261325)) ? 1'b1 : 1'b0);

assign icmp_ln86_197_fu_466_p2 = (($signed(p_read3_int_reg) < $signed(18'd67)) ? 1'b1 : 1'b0);

assign icmp_ln86_198_fu_472_p2 = (($signed(p_read5_int_reg) < $signed(18'd146)) ? 1'b1 : 1'b0);

assign icmp_ln86_199_fu_478_p2 = (($signed(p_read1_int_reg) < $signed(18'd261313)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_304_p2 = (($signed(p_read8_int_reg) < $signed(18'd410)) ? 1'b1 : 1'b0);

assign or_ln117_153_fu_645_p2 = (and_ln102_227_fu_626_p2 | and_ln102_212_reg_1459_pp0_iter1_reg);

assign or_ln117_154_fu_587_p2 = (and_ln102_217_fu_524_p2 | and_ln102_212_reg_1459);

assign or_ln117_155_fu_657_p2 = (or_ln117_154_reg_1496 | and_ln102_229_fu_635_p2);

assign or_ln117_156_fu_681_p2 = (icmp_ln86_171_reg_1296_pp0_iter1_reg | and_ln102_230_fu_640_p2);

assign or_ln117_157_fu_693_p2 = (icmp_ln86_171_reg_1296_pp0_iter1_reg | and_ln102_218_fu_617_p2);

assign or_ln117_158_fu_775_p2 = (or_ln117_157_reg_1531 | and_ln102_232_fu_756_p2);

assign or_ln117_159_fu_714_p2 = (icmp_ln86_171_reg_1296_pp0_iter1_reg | and_ln102_213_reg_1479);

assign or_ln117_160_fu_787_p2 = (or_ln117_159_reg_1541 | and_ln102_233_fu_761_p2);

assign or_ln117_161_fu_799_p2 = (or_ln117_159_reg_1541 | and_ln102_219_reg_1525);

assign or_ln117_162_fu_811_p2 = (or_ln117_161_fu_799_p2 | and_ln102_235_fu_770_p2);

assign or_ln117_163_fu_718_p2 = (icmp_ln86_171_reg_1296_pp0_iter1_reg | and_ln104_reg_1468);

assign or_ln117_164_fu_902_p2 = (or_ln117_163_reg_1548_pp0_iter3_reg | and_ln102_236_fu_883_p2);

assign or_ln117_165_fu_844_p2 = (or_ln117_163_reg_1548 | and_ln102_220_fu_746_p2);

assign or_ln117_166_fu_914_p2 = (or_ln117_165_reg_1580 | and_ln102_238_fu_892_p2);

assign or_ln117_167_fu_926_p2 = (or_ln117_163_reg_1548_pp0_iter3_reg | and_ln102_214_reg_1558);

assign or_ln117_168_fu_938_p2 = (or_ln117_167_fu_926_p2 | and_ln102_239_fu_897_p2);

assign or_ln117_169_fu_952_p2 = (or_ln117_167_fu_926_p2 | and_ln102_221_fu_874_p2);

assign or_ln117_170_fu_1012_p2 = (or_ln117_169_reg_1604 | and_ln102_241_fu_993_p2);

assign or_ln117_171_fu_974_p2 = (or_ln117_163_reg_1548_pp0_iter3_reg | and_ln102_reg_1508_pp0_iter3_reg);

assign or_ln117_172_fu_1024_p2 = (or_ln117_171_reg_1614 | and_ln102_242_fu_998_p2);

assign or_ln117_173_fu_1036_p2 = (or_ln117_171_reg_1614 | and_ln102_222_reg_1598);

assign or_ln117_174_fu_1048_p2 = (or_ln117_173_fu_1036_p2 | and_ln102_244_fu_1007_p2);

assign or_ln117_175_fu_1062_p2 = (or_ln117_171_reg_1614 | and_ln102_215_reg_1586);

assign or_ln117_176_fu_1091_p2 = (or_ln117_175_reg_1622 | and_ln102_245_fu_1086_p2);

assign or_ln117_177_fu_1096_p2 = (or_ln117_175_reg_1622 | and_ln102_223_fu_1082_p2);

assign or_ln117_178_fu_1131_p2 = (or_ln117_177_reg_1633 | and_ln102_247_fu_1126_p2);

assign or_ln117_179_fu_1279_p2 = (xor_ln104_reg_1502_pp0_iter7_reg | or_ln117_163_reg_1548_pp0_iter7_reg);

assign or_ln117_fu_554_p2 = (and_ln102_226_fu_539_p2 | and_ln102_216_fu_515_p2);

assign select_ln117_169_fu_568_p3 = ((or_ln117_fu_554_p2[0:0] == 1'b1) ? select_ln117_fu_560_p3 : 2'd3);

assign select_ln117_170_fu_580_p3 = ((and_ln102_212_reg_1459[0:0] == 1'b1) ? zext_ln117_17_fu_576_p1 : 3'd4);

assign select_ln117_171_fu_650_p3 = ((or_ln117_153_fu_645_p2[0:0] == 1'b1) ? select_ln117_170_reg_1491 : 3'd5);

assign select_ln117_172_fu_662_p3 = ((or_ln117_154_reg_1496[0:0] == 1'b1) ? select_ln117_171_fu_650_p3 : 3'd6);

assign select_ln117_173_fu_669_p3 = ((or_ln117_155_fu_657_p2[0:0] == 1'b1) ? select_ln117_172_fu_662_p3 : 3'd7);

assign select_ln117_174_fu_686_p3 = ((icmp_ln86_171_reg_1296_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_18_fu_677_p1 : 4'd8);

assign select_ln117_175_fu_698_p3 = ((or_ln117_156_fu_681_p2[0:0] == 1'b1) ? select_ln117_174_fu_686_p3 : 4'd9);

assign select_ln117_176_fu_706_p3 = ((or_ln117_157_fu_693_p2[0:0] == 1'b1) ? select_ln117_175_fu_698_p3 : 4'd10);

assign select_ln117_177_fu_780_p3 = ((or_ln117_158_fu_775_p2[0:0] == 1'b1) ? select_ln117_176_reg_1536 : 4'd11);

assign select_ln117_178_fu_792_p3 = ((or_ln117_159_reg_1541[0:0] == 1'b1) ? select_ln117_177_fu_780_p3 : 4'd12);

assign select_ln117_179_fu_803_p3 = ((or_ln117_160_fu_787_p2[0:0] == 1'b1) ? select_ln117_178_fu_792_p3 : 4'd13);

assign select_ln117_180_fu_817_p3 = ((or_ln117_161_fu_799_p2[0:0] == 1'b1) ? select_ln117_179_fu_803_p3 : 4'd14);

assign select_ln117_181_fu_825_p3 = ((or_ln117_162_fu_811_p2[0:0] == 1'b1) ? select_ln117_180_fu_817_p3 : 4'd15);

assign select_ln117_182_fu_837_p3 = ((or_ln117_163_reg_1548[0:0] == 1'b1) ? zext_ln117_19_fu_833_p1 : 5'd16);

assign select_ln117_183_fu_907_p3 = ((or_ln117_164_fu_902_p2[0:0] == 1'b1) ? select_ln117_182_reg_1575 : 5'd17);

assign select_ln117_184_fu_919_p3 = ((or_ln117_165_reg_1580[0:0] == 1'b1) ? select_ln117_183_fu_907_p3 : 5'd18);

assign select_ln117_185_fu_930_p3 = ((or_ln117_166_fu_914_p2[0:0] == 1'b1) ? select_ln117_184_fu_919_p3 : 5'd19);

assign select_ln117_186_fu_944_p3 = ((or_ln117_167_fu_926_p2[0:0] == 1'b1) ? select_ln117_185_fu_930_p3 : 5'd20);

assign select_ln117_187_fu_958_p3 = ((or_ln117_168_fu_938_p2[0:0] == 1'b1) ? select_ln117_186_fu_944_p3 : 5'd21);

assign select_ln117_188_fu_966_p3 = ((or_ln117_169_fu_952_p2[0:0] == 1'b1) ? select_ln117_187_fu_958_p3 : 5'd22);

assign select_ln117_189_fu_1017_p3 = ((or_ln117_170_fu_1012_p2[0:0] == 1'b1) ? select_ln117_188_reg_1609 : 5'd23);

assign select_ln117_190_fu_1029_p3 = ((or_ln117_171_reg_1614[0:0] == 1'b1) ? select_ln117_189_fu_1017_p3 : 5'd24);

assign select_ln117_191_fu_1040_p3 = ((or_ln117_172_fu_1024_p2[0:0] == 1'b1) ? select_ln117_190_fu_1029_p3 : 5'd25);

assign select_ln117_192_fu_1054_p3 = ((or_ln117_173_fu_1036_p2[0:0] == 1'b1) ? select_ln117_191_fu_1040_p3 : 5'd26);

assign select_ln117_193_fu_1066_p3 = ((or_ln117_174_fu_1048_p2[0:0] == 1'b1) ? select_ln117_192_fu_1054_p3 : 5'd27);

assign select_ln117_194_fu_1074_p3 = ((or_ln117_175_fu_1062_p2[0:0] == 1'b1) ? select_ln117_193_fu_1066_p3 : 5'd28);

assign select_ln117_195_fu_1101_p3 = ((or_ln117_176_fu_1091_p2[0:0] == 1'b1) ? select_ln117_194_reg_1628 : 5'd29);

assign select_ln117_196_fu_1108_p3 = ((or_ln117_177_fu_1096_p2[0:0] == 1'b1) ? select_ln117_195_fu_1101_p3 : 5'd30);

assign select_ln117_fu_560_p3 = ((and_ln102_216_fu_515_p2[0:0] == 1'b1) ? zext_ln117_fu_550_p1 : 2'd2);

assign tmp_fu_1143_p65 = 'bx;

assign tmp_fu_1143_p66 = ((or_ln117_178_fu_1131_p2[0:0] == 1'b1) ? select_ln117_196_reg_1638 : 5'd31);

assign xor_ln104_81_fu_490_p2 = (icmp_ln86_171_reg_1296 ^ 1'd1);

assign xor_ln104_82_fu_602_p2 = (icmp_ln86_172_reg_1307_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_83_fu_500_p2 = (icmp_ln86_173_reg_1314 ^ 1'd1);

assign xor_ln104_84_fu_607_p2 = (icmp_ln86_174_reg_1319_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_85_fu_726_p2 = (icmp_ln86_175_reg_1325_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_86_fu_858_p2 = (icmp_ln86_176_reg_1331_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_87_fu_519_p2 = (icmp_ln86_177_reg_1337 ^ 1'd1);

assign xor_ln104_88_fu_736_p2 = (icmp_ln86_178_reg_1343_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_89_fu_741_p2 = (icmp_ln86_179_reg_1349_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_90_fu_869_p2 = (icmp_ln86_180_reg_1355_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_91_fu_978_p2 = (icmp_ln86_181_reg_1361_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_92_fu_983_p2 = (icmp_ln86_182_reg_1367_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_93_fu_1116_p2 = (icmp_ln86_183_reg_1373_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_592_p2 = (icmp_ln86_reg_1290_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_544_p2 = (1'd1 ^ and_ln102_224_fu_529_p2);

assign zext_ln117_17_fu_576_p1 = select_ln117_169_fu_568_p3;

assign zext_ln117_18_fu_677_p1 = select_ln117_173_fu_669_p3;

assign zext_ln117_19_fu_833_p1 = select_ln117_181_fu_825_p3;

assign zext_ln117_fu_550_p1 = xor_ln117_fu_544_p2;

endmodule //conifer_jettag_accelerator_decision_function_93
