$date
	Thu Apr 24 03:53:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! bench_mode_wr_in $end
$var wire 1 " bench_rst_in $end
$var wire 2 # bench_mode_in [1:0] $end
$var wire 1 $ bench_l_pulse_out $end
$var wire 1 % bench_f_pulse_out $end
$var wire 1 & bench_e_pulse_out $end
$var wire 1 ' bench_cpu_cycle_pulse_in $end
$var wire 1 ( bench_clk_in $end
$var wire 1 ) bench_apu_cycle_pulse_in $end
$var reg 1 * bench_reset $end
$var reg 6 + indata_array [0:5] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
x*
x)
x(
x'
x&
x%
x$
bx #
x"
x!
$end
#5
0%
0$
0&
1(
0"
0'
1)
b0 #
b100100 +
#10
0(
0)
b1 #
b1 +
0*
#15
1'
b1001 +
#20
1(
0'
b11 #
b100011 +
#25
0(
1'
1)
b1 #
b1101 +
#35
1(
0'
b100101 +
#40
0(
1"
0)
b10 #
b10010 +
#45
0"
b1 #
b1 +
#50
1'
1)
b1101 +
#55
1(
1"
0'
b10 #
b110110 +
#60
1'
b1 #
b111101 +
#65
0"
b101101 +
#70
0(
b0 #
b1100 +
#75
1(
1"
0)
b1 #
b111001 +
#80
0(
0"
0'
1)
b10 #
b110 +
#85
b1 #
b101 +
#90
1(
1'
0)
b10 #
b101010 +
#95
0'
1)
b1 #
b100101 +
#100
1"
b11 #
b110111 +
#105
0(
0)
b10 #
b10010 +
#110
0"
1'
1)
b11 #
b1111 +
#115
1(
1"
0'
0)
b10 #
b110010 +
#120
0(
0"
1'
1)
b1110 +
#125
1(
0)
b0 #
b101000 +
#130
0(
0'
1)
b1 #
b101 +
#135
1"
1'
b0 #
b11100 +
#140
1(
b1 #
b111101 +
#145
0"
b101101 +
#150
0'
b100101 +
#155
0)
b11 #
b100011 +
#160
0(
1'
b10 #
b1010 +
#165
0'
b0 #
b0 +
#170
1(
b100000 +
#175
1'
b10 #
b101010 +
#180
0(
1"
1)
b1 #
b11101 +
#185
0'
b10 #
b10110 +
#190
0)
b11 #
b10011 +
#195
0"
1'
1)
b1 #
b1101 +
#199
