{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1539127199121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539127199122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 09 20:19:58 2018 " "Processing started: Tue Oct 09 20:19:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539127199122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1539127199122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TRABALHO_STMEMORIA -c TRABALHO_STMEMORIA " "Command: quartus_map --read_settings_files=on --write_settings_files=off TRABALHO_STMEMORIA -c TRABALHO_STMEMORIA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1539127199122 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1539127199489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_7SEG-BEHAVIORAL " "Found design unit 1: LED_7SEG-BEHAVIORAL" {  } { { "LED_7SEG.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/LED_7SEG.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539127199873 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_7SEG " "Found entity 1: LED_7SEG" {  } { { "LED_7SEG.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/LED_7SEG.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539127199873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539127199873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trabalho_stmemoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trabalho_stmemoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TRABALHO_STMEMORIA-BEHAVIORAL " "Found design unit 1: TRABALHO_STMEMORIA-BEHAVIORAL" {  } { { "TRABALHO_STMEMORIA.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/TRABALHO_STMEMORIA.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539127199876 ""} { "Info" "ISGN_ENTITY_NAME" "1 TRABALHO_STMEMORIA " "Found entity 1: TRABALHO_STMEMORIA" {  } { { "TRABALHO_STMEMORIA.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/TRABALHO_STMEMORIA.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539127199876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539127199876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stmemoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stmemoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STMEMORIA-BEHAVIORAL " "Found design unit 1: STMEMORIA-BEHAVIORAL" {  } { { "STMEMORIA.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/STMEMORIA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539127199879 ""} { "Info" "ISGN_ENTITY_NAME" "1 STMEMORIA " "Found entity 1: STMEMORIA" {  } { { "STMEMORIA.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/STMEMORIA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539127199879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539127199879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMORIA-BEHAVIORAL " "Found design unit 1: MEMORIA-BEHAVIORAL" {  } { { "MEMORIA.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/MEMORIA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539127199882 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMORIA " "Found entity 1: MEMORIA" {  } { { "MEMORIA.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/MEMORIA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539127199882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539127199882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_trabalho_stmemoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_trabalho_stmemoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_TRABALHO_STMEMORIA-BEHAVIORAL " "Found design unit 1: TB_TRABALHO_STMEMORIA-BEHAVIORAL" {  } { { "TB_TRABALHO_STMEMORIA.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/TB_TRABALHO_STMEMORIA.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539127199886 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_TRABALHO_STMEMORIA " "Found entity 1: TB_TRABALHO_STMEMORIA" {  } { { "TB_TRABALHO_STMEMORIA.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/TB_TRABALHO_STMEMORIA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539127199886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539127199886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TRABALHO_STMEMORIA " "Elaborating entity \"TRABALHO_STMEMORIA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1539127199931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STMEMORIA STMEMORIA:ST " "Elaborating entity \"STMEMORIA\" for hierarchy \"STMEMORIA:ST\"" {  } { { "TRABALHO_STMEMORIA.vhd" "ST" { Text "D:/VHDL/projects/state_maquine_ram_2/TRABALHO_STMEMORIA.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539127199933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMORIA MEMORIA:RAM " "Elaborating entity \"MEMORIA\" for hierarchy \"MEMORIA:RAM\"" {  } { { "TRABALHO_STMEMORIA.vhd" "RAM" { Text "D:/VHDL/projects/state_maquine_ram_2/TRABALHO_STMEMORIA.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539127199934 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I_WE MEMORIA.vhd(26) " "VHDL Process Statement warning at MEMORIA.vhd(26): signal \"I_WE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MEMORIA.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/MEMORIA.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539127199935 "|TRABALHO_STMEMORIA|MEMORIA:RAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I_DATA MEMORIA.vhd(27) " "VHDL Process Statement warning at MEMORIA.vhd(27): signal \"I_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MEMORIA.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/MEMORIA.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539127199935 "|TRABALHO_STMEMORIA|MEMORIA:RAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I_ADD MEMORIA.vhd(27) " "VHDL Process Statement warning at MEMORIA.vhd(27): signal \"I_ADD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MEMORIA.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/MEMORIA.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539127199935 "|TRABALHO_STMEMORIA|MEMORIA:RAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W_MEMORIA_RAM MEMORIA.vhd(29) " "VHDL Process Statement warning at MEMORIA.vhd(29): signal \"W_MEMORIA_RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MEMORIA.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/MEMORIA.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539127199935 "|TRABALHO_STMEMORIA|MEMORIA:RAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I_ADD MEMORIA.vhd(29) " "VHDL Process Statement warning at MEMORIA.vhd(29): signal \"I_ADD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MEMORIA.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/MEMORIA.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539127199935 "|TRABALHO_STMEMORIA|MEMORIA:RAM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "O_DATA MEMORIA.vhd(24) " "VHDL Process Statement warning at MEMORIA.vhd(24): inferring latch(es) for signal or variable \"O_DATA\", which holds its previous value in one or more paths through the process" {  } { { "MEMORIA.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/MEMORIA.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1539127199935 "|TRABALHO_STMEMORIA|MEMORIA:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[0\] MEMORIA.vhd(24) " "Inferred latch for \"O_DATA\[0\]\" at MEMORIA.vhd(24)" {  } { { "MEMORIA.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/MEMORIA.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539127199935 "|TRABALHO_STMEMORIA|MEMORIA:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[1\] MEMORIA.vhd(24) " "Inferred latch for \"O_DATA\[1\]\" at MEMORIA.vhd(24)" {  } { { "MEMORIA.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/MEMORIA.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539127199935 "|TRABALHO_STMEMORIA|MEMORIA:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[2\] MEMORIA.vhd(24) " "Inferred latch for \"O_DATA\[2\]\" at MEMORIA.vhd(24)" {  } { { "MEMORIA.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/MEMORIA.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539127199935 "|TRABALHO_STMEMORIA|MEMORIA:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[3\] MEMORIA.vhd(24) " "Inferred latch for \"O_DATA\[3\]\" at MEMORIA.vhd(24)" {  } { { "MEMORIA.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/MEMORIA.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539127199935 "|TRABALHO_STMEMORIA|MEMORIA:RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_7SEG LED_7SEG:LED " "Elaborating entity \"LED_7SEG\" for hierarchy \"LED_7SEG:LED\"" {  } { { "TRABALHO_STMEMORIA.vhd" "LED" { Text "D:/VHDL/projects/state_maquine_ram_2/TRABALHO_STMEMORIA.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539127199936 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I_DATA LED_7SEG.vhd(22) " "VHDL Process Statement warning at LED_7SEG.vhd(22): signal \"I_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_7SEG.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/LED_7SEG.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539127199938 "|TRABALHO_STMEMORIA|LED_7SEG:LED"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I_DATA LED_7SEG.vhd(24) " "VHDL Process Statement warning at LED_7SEG.vhd(24): signal \"I_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_7SEG.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/LED_7SEG.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539127199938 "|TRABALHO_STMEMORIA|LED_7SEG:LED"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I_DATA LED_7SEG.vhd(26) " "VHDL Process Statement warning at LED_7SEG.vhd(26): signal \"I_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_7SEG.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/LED_7SEG.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539127199938 "|TRABALHO_STMEMORIA|LED_7SEG:LED"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I_DATA LED_7SEG.vhd(28) " "VHDL Process Statement warning at LED_7SEG.vhd(28): signal \"I_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_7SEG.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/LED_7SEG.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539127199938 "|TRABALHO_STMEMORIA|LED_7SEG:LED"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I_DATA LED_7SEG.vhd(30) " "VHDL Process Statement warning at LED_7SEG.vhd(30): signal \"I_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_7SEG.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/LED_7SEG.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539127199938 "|TRABALHO_STMEMORIA|LED_7SEG:LED"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I_DATA LED_7SEG.vhd(32) " "VHDL Process Statement warning at LED_7SEG.vhd(32): signal \"I_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_7SEG.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/LED_7SEG.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539127199938 "|TRABALHO_STMEMORIA|LED_7SEG:LED"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I_DATA LED_7SEG.vhd(34) " "VHDL Process Statement warning at LED_7SEG.vhd(34): signal \"I_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_7SEG.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/LED_7SEG.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539127199938 "|TRABALHO_STMEMORIA|LED_7SEG:LED"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I_DATA LED_7SEG.vhd(36) " "VHDL Process Statement warning at LED_7SEG.vhd(36): signal \"I_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_7SEG.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/LED_7SEG.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539127199938 "|TRABALHO_STMEMORIA|LED_7SEG:LED"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I_DATA LED_7SEG.vhd(38) " "VHDL Process Statement warning at LED_7SEG.vhd(38): signal \"I_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_7SEG.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/LED_7SEG.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539127199939 "|TRABALHO_STMEMORIA|LED_7SEG:LED"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I_DATA LED_7SEG.vhd(40) " "VHDL Process Statement warning at LED_7SEG.vhd(40): signal \"I_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_7SEG.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/LED_7SEG.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539127199939 "|TRABALHO_STMEMORIA|LED_7SEG:LED"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "O_LED7 LED_7SEG.vhd(20) " "VHDL Process Statement warning at LED_7SEG.vhd(20): inferring latch(es) for signal or variable \"O_LED7\", which holds its previous value in one or more paths through the process" {  } { { "LED_7SEG.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/LED_7SEG.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1539127199939 "|TRABALHO_STMEMORIA|LED_7SEG:LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_LED7\[0\] LED_7SEG.vhd(20) " "Inferred latch for \"O_LED7\[0\]\" at LED_7SEG.vhd(20)" {  } { { "LED_7SEG.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/LED_7SEG.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539127199939 "|TRABALHO_STMEMORIA|LED_7SEG:LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_LED7\[1\] LED_7SEG.vhd(20) " "Inferred latch for \"O_LED7\[1\]\" at LED_7SEG.vhd(20)" {  } { { "LED_7SEG.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/LED_7SEG.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539127199939 "|TRABALHO_STMEMORIA|LED_7SEG:LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_LED7\[2\] LED_7SEG.vhd(20) " "Inferred latch for \"O_LED7\[2\]\" at LED_7SEG.vhd(20)" {  } { { "LED_7SEG.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/LED_7SEG.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539127199939 "|TRABALHO_STMEMORIA|LED_7SEG:LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_LED7\[3\] LED_7SEG.vhd(20) " "Inferred latch for \"O_LED7\[3\]\" at LED_7SEG.vhd(20)" {  } { { "LED_7SEG.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/LED_7SEG.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539127199939 "|TRABALHO_STMEMORIA|LED_7SEG:LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_LED7\[4\] LED_7SEG.vhd(20) " "Inferred latch for \"O_LED7\[4\]\" at LED_7SEG.vhd(20)" {  } { { "LED_7SEG.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/LED_7SEG.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539127199939 "|TRABALHO_STMEMORIA|LED_7SEG:LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_LED7\[5\] LED_7SEG.vhd(20) " "Inferred latch for \"O_LED7\[5\]\" at LED_7SEG.vhd(20)" {  } { { "LED_7SEG.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/LED_7SEG.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539127199939 "|TRABALHO_STMEMORIA|LED_7SEG:LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_LED7\[6\] LED_7SEG.vhd(20) " "Inferred latch for \"O_LED7\[6\]\" at LED_7SEG.vhd(20)" {  } { { "LED_7SEG.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/LED_7SEG.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539127199939 "|TRABALHO_STMEMORIA|LED_7SEG:LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_LED7\[7\] LED_7SEG.vhd(20) " "Inferred latch for \"O_LED7\[7\]\" at LED_7SEG.vhd(20)" {  } { { "LED_7SEG.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/LED_7SEG.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539127199939 "|TRABALHO_STMEMORIA|LED_7SEG:LED"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED7\[7\] VCC " "Pin \"O_LED7\[7\]\" is stuck at VCC" {  } { { "TRABALHO_STMEMORIA.vhd" "" { Text "D:/VHDL/projects/state_maquine_ram_2/TRABALHO_STMEMORIA.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539127200531 "|TRABALHO_STMEMORIA|O_LED7[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1539127200531 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1539127200664 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1539127201342 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1539127201540 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539127201540 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "310 " "Implemented 310 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1539127201645 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1539127201645 ""} { "Info" "ICUT_CUT_TM_LCELLS" "289 " "Implemented 289 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1539127201645 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1539127201645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539127201689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 09 20:20:01 2018 " "Processing ended: Tue Oct 09 20:20:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539127201689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539127201689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539127201689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539127201689 ""}
