-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_11_ap_vld : IN STD_LOGIC;
    input_11 : IN STD_LOGIC_VECTOR (207 downto 0);
    layer20_out_0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    layer20_out_0_ap_vld : OUT STD_LOGIC;
    layer20_out_1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    layer20_out_1_ap_vld : OUT STD_LOGIC;
    layer20_out_2 : OUT STD_LOGIC_VECTOR (13 downto 0);
    layer20_out_2_ap_vld : OUT STD_LOGIC;
    layer20_out_3 : OUT STD_LOGIC_VECTOR (13 downto 0);
    layer20_out_3_ap_vld : OUT STD_LOGIC;
    layer20_out_4 : OUT STD_LOGIC_VECTOR (13 downto 0);
    layer20_out_4_ap_vld : OUT STD_LOGIC );
end;


architecture behav of myproject is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "myproject_myproject,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu50-fsvh2104-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=3.633750,HLS_SYN_LAT=8,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1630,HLS_SYN_LUT=14507,HLS_VERSION=2024_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv208_lc_1 : STD_LOGIC_VECTOR (207 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv208_lc_2 : STD_LOGIC_VECTOR (207 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv208_lc_3 : STD_LOGIC_VECTOR (207 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv208_lc_4 : STD_LOGIC_VECTOR (207 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv208_lc_5 : STD_LOGIC_VECTOR (207 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv208_lc_6 : STD_LOGIC_VECTOR (207 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000011";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";
    constant ap_const_lv208_lc_7 : STD_LOGIC_VECTOR (207 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010010";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_61 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100001";
    constant ap_const_lv32_66 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100110";
    constant ap_const_lv208_lc_8 : STD_LOGIC_VECTOR (207 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_6E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101110";
    constant ap_const_lv32_73 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110011";
    constant ap_const_lv208_lc_9 : STD_LOGIC_VECTOR (207 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101101";
    constant ap_const_lv32_79 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111001";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv208_lc_10 : STD_LOGIC_VECTOR (207 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_87 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000111";
    constant ap_const_lv32_8C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001100";
    constant ap_const_lv208_lc_11 : STD_LOGIC_VECTOR (207 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000110";
    constant ap_const_lv32_94 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010100";
    constant ap_const_lv32_99 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011001";
    constant ap_const_lv208_lc_12 : STD_LOGIC_VECTOR (207 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010011";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_A6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100110";
    constant ap_const_lv208_lc_13 : STD_LOGIC_VECTOR (207 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011111";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_B3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110011";
    constant ap_const_lv208_lc_14 : STD_LOGIC_VECTOR (207 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010101110";
    constant ap_const_lv32_B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110111";
    constant ap_const_lv32_C2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000010";
    constant ap_const_lv208_lc_15 : STD_LOGIC_VECTOR (207 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010110110";
    constant ap_const_lv32_C7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000111";
    constant ap_const_lv32_CE : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001110";
    constant ap_const_lv208_lc_16 : STD_LOGIC_VECTOR (207 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000110";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal input_11_ap_vld_in_sig : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal input_11_preg : STD_LOGIC_VECTOR (207 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal input_11_in_sig : STD_LOGIC_VECTOR (207 downto 0);
    signal input_11_ap_vld_preg : STD_LOGIC := '0';
    signal input_11_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal layer3_out_reg_1955 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal layer3_out_1_reg_1960 : STD_LOGIC_VECTOR (12 downto 0);
    signal layer3_out_2_reg_1965 : STD_LOGIC_VECTOR (12 downto 0);
    signal layer3_out_3_reg_1970 : STD_LOGIC_VECTOR (12 downto 0);
    signal layer3_out_4_reg_1975 : STD_LOGIC_VECTOR (12 downto 0);
    signal layer3_out_5_reg_1980 : STD_LOGIC_VECTOR (12 downto 0);
    signal layer3_out_6_reg_1985 : STD_LOGIC_VECTOR (12 downto 0);
    signal layer3_out_7_reg_1990 : STD_LOGIC_VECTOR (12 downto 0);
    signal layer3_out_8_reg_1995 : STD_LOGIC_VECTOR (12 downto 0);
    signal layer3_out_9_reg_2000 : STD_LOGIC_VECTOR (12 downto 0);
    signal layer3_out_18_reg_2005 : STD_LOGIC_VECTOR (12 downto 0);
    signal layer3_out_10_reg_2010 : STD_LOGIC_VECTOR (12 downto 0);
    signal layer3_out_11_reg_2015 : STD_LOGIC_VECTOR (12 downto 0);
    signal layer3_out_12_reg_2020 : STD_LOGIC_VECTOR (12 downto 0);
    signal layer3_out_13_reg_2025 : STD_LOGIC_VECTOR (12 downto 0);
    signal layer3_out_14_reg_2030 : STD_LOGIC_VECTOR (12 downto 0);
    signal layer3_out_15_reg_2035 : STD_LOGIC_VECTOR (12 downto 0);
    signal layer3_out_16_reg_2040 : STD_LOGIC_VECTOR (12 downto 0);
    signal layer3_out_17_reg_2045 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_s_reg_2050 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_15_reg_2055 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_16_reg_2060 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_17_reg_2065 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_18_reg_2070 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_reg_2075 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_20_reg_2080 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_21_reg_2085 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_22_reg_2090 : STD_LOGIC_VECTOR (7 downto 0);
    signal layer7_out_17_fu_1251_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal layer7_out_17_reg_2095 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_23_reg_2100 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_24_reg_2105 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_25_reg_2110 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_26_reg_2115 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_27_reg_2120 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_28_reg_2125 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_29_reg_2130 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_30_reg_2135 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_31_reg_2140 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_32_reg_2145 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_33_reg_2150 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_34_reg_2155 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_35_reg_2160 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_36_reg_2165 : STD_LOGIC_VECTOR (5 downto 0);
    signal layer12_out_5_fu_1620_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal layer12_out_5_reg_2170 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_37_reg_2175 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_38_reg_2180 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_39_reg_2185 : STD_LOGIC_VECTOR (4 downto 0);
    signal layer13_out_reg_2190 : STD_LOGIC_VECTOR (12 downto 0);
    signal layer13_out_1_reg_2195 : STD_LOGIC_VECTOR (12 downto 0);
    signal layer13_out_2_reg_2200 : STD_LOGIC_VECTOR (12 downto 0);
    signal layer13_out_3_reg_2205 : STD_LOGIC_VECTOR (12 downto 0);
    signal layer13_out_4_reg_2210 : STD_LOGIC_VECTOR (12 downto 0);
    signal layer13_out_5_reg_2215 : STD_LOGIC_VECTOR (12 downto 0);
    signal layer13_out_6_reg_2220 : STD_LOGIC_VECTOR (12 downto 0);
    signal layer13_out_7_reg_2225 : STD_LOGIC_VECTOR (12 downto 0);
    signal layer16_out_8_reg_2230 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_40_reg_2235 : STD_LOGIC_VECTOR (6 downto 0);
    signal layer17_out_1_fu_1792_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal layer17_out_1_reg_2240 : STD_LOGIC_VECTOR (6 downto 0);
    signal layer17_out_2_fu_1796_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal layer17_out_2_reg_2245 : STD_LOGIC_VECTOR (5 downto 0);
    signal layer17_out_3_fu_1800_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal layer17_out_3_reg_2250 : STD_LOGIC_VECTOR (6 downto 0);
    signal layer17_out_4_fu_1804_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal layer17_out_4_reg_2255 : STD_LOGIC_VECTOR (5 downto 0);
    signal layer17_out_5_fu_1808_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal layer17_out_5_reg_2260 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_41_reg_2265 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_start : STD_LOGIC;
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_done : STD_LOGIC;
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_idle : STD_LOGIC;
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_ready : STD_LOGIC;
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_ce : STD_LOGIC;
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_0_val : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_1_val : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_2_val : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_3_val : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_4_val : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_5_val : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_6_val : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_7_val : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_8_val : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_9_val : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_10_val : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_11_val : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_12_val : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_13_val : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_14_val : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_15_val : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_4 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_5 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_6 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_7 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_8 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_9 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_11 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_12 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_13 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_14 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_15 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_16 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_17 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_18 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call94 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp90 : BOOLEAN;
    signal call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_ready : STD_LOGIC;
    signal call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_0 : STD_LOGIC_VECTOR (11 downto 0);
    signal call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_1 : STD_LOGIC_VECTOR (11 downto 0);
    signal call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_2 : STD_LOGIC_VECTOR (11 downto 0);
    signal call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_3 : STD_LOGIC_VECTOR (11 downto 0);
    signal call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_4 : STD_LOGIC_VECTOR (11 downto 0);
    signal call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_5 : STD_LOGIC_VECTOR (11 downto 0);
    signal call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_6 : STD_LOGIC_VECTOR (11 downto 0);
    signal call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_7 : STD_LOGIC_VECTOR (11 downto 0);
    signal call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_8 : STD_LOGIC_VECTOR (11 downto 0);
    signal call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_9 : STD_LOGIC_VECTOR (11 downto 0);
    signal call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_10 : STD_LOGIC_VECTOR (11 downto 0);
    signal call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_11 : STD_LOGIC_VECTOR (11 downto 0);
    signal call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_12 : STD_LOGIC_VECTOR (11 downto 0);
    signal call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_13 : STD_LOGIC_VECTOR (11 downto 0);
    signal call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_14 : STD_LOGIC_VECTOR (11 downto 0);
    signal call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_15 : STD_LOGIC_VECTOR (11 downto 0);
    signal call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_16 : STD_LOGIC_VECTOR (11 downto 0);
    signal call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_17 : STD_LOGIC_VECTOR (11 downto 0);
    signal call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_18 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_start : STD_LOGIC;
    signal grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_done : STD_LOGIC;
    signal grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_idle : STD_LOGIC;
    signal grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_ready : STD_LOGIC;
    signal grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_ce : STD_LOGIC;
    signal grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_2_val : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_3_val : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_5_val : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_6_val : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_7_val : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_10_val : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_14_val : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_17_val : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_19_val : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_25_val : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_33_val : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_36_val : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_37_val : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_38_val : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_46_val : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_50_val : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_57_val : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_61_val : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_4 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_5 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_6 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_7 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_8 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call171 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp168 : BOOLEAN;
    signal call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_ready : STD_LOGIC;
    signal call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_0 : STD_LOGIC_VECTOR (8 downto 0);
    signal call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_1 : STD_LOGIC_VECTOR (8 downto 0);
    signal call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_2 : STD_LOGIC_VECTOR (8 downto 0);
    signal call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_3 : STD_LOGIC_VECTOR (8 downto 0);
    signal call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_4 : STD_LOGIC_VECTOR (8 downto 0);
    signal call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_5 : STD_LOGIC_VECTOR (8 downto 0);
    signal call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_6 : STD_LOGIC_VECTOR (8 downto 0);
    signal call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_7 : STD_LOGIC_VECTOR (8 downto 0);
    signal call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_8 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_start : STD_LOGIC;
    signal grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_done : STD_LOGIC;
    signal grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_idle : STD_LOGIC;
    signal grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_ready : STD_LOGIC;
    signal grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_ce : STD_LOGIC;
    signal grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_3_val : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_6_val : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_10_val : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_12_val : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_21_val : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_24_val : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_27_val : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_29_val : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_4 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_5 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_6 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_7 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call208 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp206 : BOOLEAN;
    signal call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_ready : STD_LOGIC;
    signal call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_3 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_4 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_5 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_6 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_7 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_ap_ready : STD_LOGIC;
    signal call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_data_0_val : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_data_24_val : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_ap_return_0 : STD_LOGIC_VECTOR (13 downto 0);
    signal call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_ap_return_1 : STD_LOGIC_VECTOR (13 downto 0);
    signal call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_ap_return_2 : STD_LOGIC_VECTOR (13 downto 0);
    signal call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_ap_return_3 : STD_LOGIC_VECTOR (13 downto 0);
    signal call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_ap_return_4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_pp0_stage0_ignoreCallOp90 : BOOLEAN;
    signal ap_block_pp0_stage0_ignoreCallOp111 : BOOLEAN;
    signal grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp168 : BOOLEAN;
    signal ap_block_pp0_stage0_ignoreCallOp179 : BOOLEAN;
    signal grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp206 : BOOLEAN;
    signal ap_block_pp0_stage0_ignoreCallOp216 : BOOLEAN;
    signal ap_block_pp0_stage0_ignoreCallOp248 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_fu_435_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln30_1_fu_425_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln30_fu_443_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln30_fu_447_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_1_fu_472_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln_fu_462_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln31_fu_480_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln31_fu_484_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_2_fu_509_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1_fu_499_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln32_fu_517_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln32_fu_521_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_3_fu_546_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln2_fu_536_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln33_fu_554_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln33_fu_558_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_4_fu_583_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln3_fu_573_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln34_fu_591_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln34_fu_595_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_5_fu_620_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln4_fu_610_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln35_fu_628_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln35_fu_632_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_6_fu_657_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln5_fu_647_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln36_fu_665_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln36_fu_669_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_7_fu_694_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln6_fu_684_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln37_fu_702_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln37_fu_706_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_731_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln7_fu_721_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln38_fu_739_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln38_fu_743_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_9_fu_768_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln8_fu_758_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln39_fu_776_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln39_fu_780_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_10_fu_805_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln9_fu_795_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln40_fu_813_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln40_fu_817_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_842_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln10_fu_832_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln41_fu_850_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln41_fu_854_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_12_fu_879_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln11_fu_869_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln42_fu_887_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln42_fu_891_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_13_fu_916_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln12_fu_906_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln43_fu_924_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln43_fu_928_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_14_fu_953_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln13_fu_943_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln44_fu_961_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_47_fu_982_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln14_fu_972_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln45_fu_990_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln45_fu_994_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_42_fu_1858_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln_fu_1868_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln199_fu_1881_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_43_fu_1890_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln1_fu_1900_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_44_fu_1913_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln2_fu_1923_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_45_fu_1936_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to7 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component myproject_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        data_0_val : IN STD_LOGIC_VECTOR (10 downto 0);
        data_1_val : IN STD_LOGIC_VECTOR (10 downto 0);
        data_2_val : IN STD_LOGIC_VECTOR (10 downto 0);
        data_3_val : IN STD_LOGIC_VECTOR (10 downto 0);
        data_4_val : IN STD_LOGIC_VECTOR (10 downto 0);
        data_5_val : IN STD_LOGIC_VECTOR (11 downto 0);
        data_6_val : IN STD_LOGIC_VECTOR (10 downto 0);
        data_7_val : IN STD_LOGIC_VECTOR (10 downto 0);
        data_8_val : IN STD_LOGIC_VECTOR (10 downto 0);
        data_9_val : IN STD_LOGIC_VECTOR (9 downto 0);
        data_10_val : IN STD_LOGIC_VECTOR (9 downto 0);
        data_11_val : IN STD_LOGIC_VECTOR (9 downto 0);
        data_12_val : IN STD_LOGIC_VECTOR (9 downto 0);
        data_13_val : IN STD_LOGIC_VECTOR (9 downto 0);
        data_14_val : IN STD_LOGIC_VECTOR (11 downto 0);
        data_15_val : IN STD_LOGIC_VECTOR (10 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component myproject_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        data_2_val : IN STD_LOGIC_VECTOR (12 downto 0);
        data_3_val : IN STD_LOGIC_VECTOR (12 downto 0);
        data_5_val : IN STD_LOGIC_VECTOR (12 downto 0);
        data_6_val : IN STD_LOGIC_VECTOR (12 downto 0);
        data_7_val : IN STD_LOGIC_VECTOR (12 downto 0);
        data_10_val : IN STD_LOGIC_VECTOR (12 downto 0);
        data_14_val : IN STD_LOGIC_VECTOR (12 downto 0);
        data_17_val : IN STD_LOGIC_VECTOR (12 downto 0);
        data_19_val : IN STD_LOGIC_VECTOR (12 downto 0);
        data_20_val : IN STD_LOGIC_VECTOR (12 downto 0);
        data_25_val : IN STD_LOGIC_VECTOR (12 downto 0);
        data_33_val : IN STD_LOGIC_VECTOR (12 downto 0);
        data_36_val : IN STD_LOGIC_VECTOR (12 downto 0);
        data_37_val : IN STD_LOGIC_VECTOR (12 downto 0);
        data_38_val : IN STD_LOGIC_VECTOR (12 downto 0);
        data_46_val : IN STD_LOGIC_VECTOR (12 downto 0);
        data_50_val : IN STD_LOGIC_VECTOR (12 downto 0);
        data_57_val : IN STD_LOGIC_VECTOR (12 downto 0);
        data_61_val : IN STD_LOGIC_VECTOR (12 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_rst : IN STD_LOGIC );
    end component;


    component myproject_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        data_2_val : IN STD_LOGIC_VECTOR (8 downto 0);
        data_3_val : IN STD_LOGIC_VECTOR (9 downto 0);
        data_5_val : IN STD_LOGIC_VECTOR (8 downto 0);
        data_6_val : IN STD_LOGIC_VECTOR (8 downto 0);
        data_7_val : IN STD_LOGIC_VECTOR (8 downto 0);
        data_10_val : IN STD_LOGIC_VECTOR (8 downto 0);
        data_14_val : IN STD_LOGIC_VECTOR (10 downto 0);
        data_17_val : IN STD_LOGIC_VECTOR (8 downto 0);
        data_19_val : IN STD_LOGIC_VECTOR (10 downto 0);
        data_20_val : IN STD_LOGIC_VECTOR (8 downto 0);
        data_25_val : IN STD_LOGIC_VECTOR (9 downto 0);
        data_33_val : IN STD_LOGIC_VECTOR (8 downto 0);
        data_36_val : IN STD_LOGIC_VECTOR (10 downto 0);
        data_37_val : IN STD_LOGIC_VECTOR (6 downto 0);
        data_38_val : IN STD_LOGIC_VECTOR (11 downto 0);
        data_46_val : IN STD_LOGIC_VECTOR (9 downto 0);
        data_50_val : IN STD_LOGIC_VECTOR (9 downto 0);
        data_57_val : IN STD_LOGIC_VECTOR (9 downto 0);
        data_61_val : IN STD_LOGIC_VECTOR (8 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component myproject_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        data_3_val : IN STD_LOGIC_VECTOR (12 downto 0);
        data_6_val : IN STD_LOGIC_VECTOR (12 downto 0);
        data_10_val : IN STD_LOGIC_VECTOR (12 downto 0);
        data_12_val : IN STD_LOGIC_VECTOR (12 downto 0);
        data_21_val : IN STD_LOGIC_VECTOR (12 downto 0);
        data_22_val : IN STD_LOGIC_VECTOR (12 downto 0);
        data_24_val : IN STD_LOGIC_VECTOR (12 downto 0);
        data_27_val : IN STD_LOGIC_VECTOR (12 downto 0);
        data_29_val : IN STD_LOGIC_VECTOR (12 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (8 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (8 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (8 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (8 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (8 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (8 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (8 downto 0);
        ap_rst : IN STD_LOGIC );
    end component;


    component myproject_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        data_3_val : IN STD_LOGIC_VECTOR (8 downto 0);
        data_6_val : IN STD_LOGIC_VECTOR (7 downto 0);
        data_10_val : IN STD_LOGIC_VECTOR (8 downto 0);
        data_12_val : IN STD_LOGIC_VECTOR (6 downto 0);
        data_21_val : IN STD_LOGIC_VECTOR (7 downto 0);
        data_22_val : IN STD_LOGIC_VECTOR (6 downto 0);
        data_24_val : IN STD_LOGIC_VECTOR (8 downto 0);
        data_27_val : IN STD_LOGIC_VECTOR (6 downto 0);
        data_29_val : IN STD_LOGIC_VECTOR (6 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component myproject_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        data_0_val : IN STD_LOGIC_VECTOR (12 downto 0);
        data_2_val : IN STD_LOGIC_VECTOR (12 downto 0);
        data_4_val : IN STD_LOGIC_VECTOR (12 downto 0);
        data_8_val : IN STD_LOGIC_VECTOR (12 downto 0);
        data_12_val : IN STD_LOGIC_VECTOR (12 downto 0);
        data_21_val : IN STD_LOGIC_VECTOR (12 downto 0);
        data_24_val : IN STD_LOGIC_VECTOR (12 downto 0);
        data_30_val : IN STD_LOGIC_VECTOR (12 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_rst : IN STD_LOGIC );
    end component;


    component myproject_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        data_0_val : IN STD_LOGIC_VECTOR (7 downto 0);
        data_2_val : IN STD_LOGIC_VECTOR (6 downto 0);
        data_4_val : IN STD_LOGIC_VECTOR (5 downto 0);
        data_8_val : IN STD_LOGIC_VECTOR (6 downto 0);
        data_12_val : IN STD_LOGIC_VECTOR (5 downto 0);
        data_21_val : IN STD_LOGIC_VECTOR (5 downto 0);
        data_24_val : IN STD_LOGIC_VECTOR (7 downto 0);
        data_30_val : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_rst : IN STD_LOGIC );
    end component;



begin
    grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309 : component myproject_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_start,
        ap_done => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_done,
        ap_idle => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_idle,
        ap_ready => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_ready,
        ap_ce => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_ce,
        data_0_val => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_0_val,
        data_1_val => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_1_val,
        data_2_val => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_2_val,
        data_3_val => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_3_val,
        data_4_val => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_4_val,
        data_5_val => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_5_val,
        data_6_val => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_6_val,
        data_7_val => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_7_val,
        data_8_val => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_8_val,
        data_9_val => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_9_val,
        data_10_val => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_10_val,
        data_11_val => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_11_val,
        data_12_val => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_12_val,
        data_13_val => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_13_val,
        data_14_val => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_14_val,
        data_15_val => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_15_val,
        ap_return_0 => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_0,
        ap_return_1 => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_1,
        ap_return_2 => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_2,
        ap_return_3 => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_3,
        ap_return_4 => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_4,
        ap_return_5 => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_5,
        ap_return_6 => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_6,
        ap_return_7 => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_7,
        ap_return_8 => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_8,
        ap_return_9 => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_9,
        ap_return_10 => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_10,
        ap_return_11 => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_11,
        ap_return_12 => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_12,
        ap_return_13 => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_13,
        ap_return_14 => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_14,
        ap_return_15 => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_15,
        ap_return_16 => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_16,
        ap_return_17 => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_17,
        ap_return_18 => grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_18);

    call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329 : component myproject_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s
    port map (
        ap_ready => call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_ready,
        data_2_val => layer3_out_reg_1955,
        data_3_val => layer3_out_1_reg_1960,
        data_5_val => layer3_out_2_reg_1965,
        data_6_val => layer3_out_3_reg_1970,
        data_7_val => layer3_out_4_reg_1975,
        data_10_val => layer3_out_5_reg_1980,
        data_14_val => layer3_out_6_reg_1985,
        data_17_val => layer3_out_7_reg_1990,
        data_19_val => layer3_out_8_reg_1995,
        data_20_val => layer3_out_9_reg_2000,
        data_25_val => layer3_out_18_reg_2005,
        data_33_val => layer3_out_10_reg_2010,
        data_36_val => layer3_out_11_reg_2015,
        data_37_val => layer3_out_12_reg_2020,
        data_38_val => layer3_out_13_reg_2025,
        data_46_val => layer3_out_14_reg_2030,
        data_50_val => layer3_out_15_reg_2035,
        data_57_val => layer3_out_16_reg_2040,
        data_61_val => layer3_out_17_reg_2045,
        ap_return_0 => call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_0,
        ap_return_1 => call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_1,
        ap_return_2 => call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_2,
        ap_return_3 => call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_3,
        ap_return_4 => call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_4,
        ap_return_5 => call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_5,
        ap_return_6 => call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_6,
        ap_return_7 => call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_7,
        ap_return_8 => call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_8,
        ap_return_9 => call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_9,
        ap_return_10 => call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_10,
        ap_return_11 => call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_11,
        ap_return_12 => call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_12,
        ap_return_13 => call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_13,
        ap_return_14 => call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_14,
        ap_return_15 => call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_15,
        ap_return_16 => call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_16,
        ap_return_17 => call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_17,
        ap_return_18 => call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_18,
        ap_rst => ap_rst);

    grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352 : component myproject_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_start,
        ap_done => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_done,
        ap_idle => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_idle,
        ap_ready => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_ready,
        ap_ce => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_ce,
        data_2_val => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_2_val,
        data_3_val => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_3_val,
        data_5_val => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_5_val,
        data_6_val => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_6_val,
        data_7_val => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_7_val,
        data_10_val => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_10_val,
        data_14_val => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_14_val,
        data_17_val => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_17_val,
        data_19_val => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_19_val,
        data_20_val => layer7_out_17_reg_2095,
        data_25_val => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_25_val,
        data_33_val => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_33_val,
        data_36_val => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_36_val,
        data_37_val => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_37_val,
        data_38_val => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_38_val,
        data_46_val => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_46_val,
        data_50_val => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_50_val,
        data_57_val => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_57_val,
        data_61_val => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_61_val,
        ap_return_0 => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_0,
        ap_return_1 => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_1,
        ap_return_2 => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_2,
        ap_return_3 => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_3,
        ap_return_4 => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_4,
        ap_return_5 => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_5,
        ap_return_6 => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_6,
        ap_return_7 => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_7,
        ap_return_8 => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_8);

    call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375 : component myproject_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s
    port map (
        ap_ready => call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_ready,
        data_3_val => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_0,
        data_6_val => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_1,
        data_10_val => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_2,
        data_12_val => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_3,
        data_21_val => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_4,
        data_22_val => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_5,
        data_24_val => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_6,
        data_27_val => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_7,
        data_29_val => grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_8,
        ap_return_0 => call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_0,
        ap_return_1 => call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_1,
        ap_return_2 => call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_2,
        ap_return_3 => call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_3,
        ap_return_4 => call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_4,
        ap_return_5 => call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_5,
        ap_return_6 => call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_6,
        ap_return_7 => call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_7,
        ap_return_8 => call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_8,
        ap_rst => ap_rst);

    grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388 : component myproject_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_start,
        ap_done => grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_done,
        ap_idle => grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_idle,
        ap_ready => grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_ready,
        ap_ce => grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_ce,
        data_3_val => grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_3_val,
        data_6_val => grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_6_val,
        data_10_val => grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_10_val,
        data_12_val => grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_12_val,
        data_21_val => grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_21_val,
        data_22_val => layer12_out_5_reg_2170,
        data_24_val => grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_24_val,
        data_27_val => grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_27_val,
        data_29_val => grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_29_val,
        ap_return_0 => grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_0,
        ap_return_1 => grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_1,
        ap_return_2 => grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_2,
        ap_return_3 => grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_3,
        ap_return_4 => grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_4,
        ap_return_5 => grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_5,
        ap_return_6 => grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_6,
        ap_return_7 => grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_7);

    call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401 : component myproject_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s
    port map (
        ap_ready => call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_ready,
        data_0_val => layer13_out_reg_2190,
        data_2_val => layer13_out_1_reg_2195,
        data_4_val => layer13_out_2_reg_2200,
        data_8_val => layer13_out_3_reg_2205,
        data_12_val => layer13_out_4_reg_2210,
        data_21_val => layer13_out_5_reg_2215,
        data_24_val => layer13_out_6_reg_2220,
        data_30_val => layer13_out_7_reg_2225,
        ap_return_0 => call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_0,
        ap_return_1 => call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_1,
        ap_return_2 => call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_2,
        ap_return_3 => call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_3,
        ap_return_4 => call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_4,
        ap_return_5 => call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_5,
        ap_return_6 => call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_6,
        ap_return_7 => call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_7,
        ap_rst => ap_rst);

    call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413 : component myproject_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s
    port map (
        ap_ready => call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_ap_ready,
        data_0_val => call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_data_0_val,
        data_2_val => layer17_out_1_reg_2240,
        data_4_val => layer17_out_2_reg_2245,
        data_8_val => layer17_out_3_reg_2250,
        data_12_val => layer17_out_4_reg_2255,
        data_21_val => layer17_out_5_reg_2260,
        data_24_val => call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_data_24_val,
        data_30_val => layer16_out_8_reg_2230,
        ap_return_0 => call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_ap_return_0,
        ap_return_1 => call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_ap_return_1,
        ap_return_2 => call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_ap_return_2,
        ap_return_3 => call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_ap_return_3,
        ap_return_4 => call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_ap_return_4,
        ap_rst => ap_rst);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_ready = ap_const_logic_1)) then 
                    grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_ready = ap_const_logic_1)) then 
                    grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    input_11_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                input_11_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    input_11_ap_vld_preg <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (input_11_ap_vld = ap_const_logic_1))) then 
                    input_11_ap_vld_preg <= input_11_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    input_11_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                input_11_preg <= ap_const_lv208_lc_1;
            else
                if ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (input_11_ap_vld = ap_const_logic_1))) then 
                    input_11_preg <= input_11;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                layer12_out_5_reg_2170 <= layer12_out_5_fu_1620_p1;
                layer13_out_1_reg_2195 <= grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_1;
                layer13_out_2_reg_2200 <= grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_2;
                layer13_out_3_reg_2205 <= grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_3;
                layer13_out_4_reg_2210 <= grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_4;
                layer13_out_5_reg_2215 <= grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_5;
                layer13_out_6_reg_2220 <= grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_6;
                layer13_out_7_reg_2225 <= grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_7;
                layer13_out_reg_2190 <= grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_0;
                layer16_out_8_reg_2230 <= call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_7;
                layer17_out_1_reg_2240 <= layer17_out_1_fu_1792_p1;
                layer17_out_2_reg_2245 <= layer17_out_2_fu_1796_p1;
                layer17_out_3_reg_2250 <= layer17_out_3_fu_1800_p1;
                layer17_out_4_reg_2255 <= layer17_out_4_fu_1804_p1;
                layer17_out_5_reg_2260 <= layer17_out_5_fu_1808_p1;
                layer7_out_17_reg_2095 <= layer7_out_17_fu_1251_p1;
                tmp_15_reg_2055 <= call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_1(9 downto 1);
                tmp_16_reg_2060 <= call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_2(8 downto 4);
                tmp_17_reg_2065 <= call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_3(8 downto 4);
                tmp_18_reg_2070 <= call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_4(8 downto 1);
                tmp_19_reg_2075 <= call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_5(8 downto 5);
                tmp_20_reg_2080 <= call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_6(10 downto 2);
                tmp_21_reg_2085 <= call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_7(8 downto 2);
                tmp_22_reg_2090 <= call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_8(10 downto 3);
                tmp_23_reg_2100 <= call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_10(9 downto 4);
                tmp_24_reg_2105 <= call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_11(8 downto 3);
                tmp_25_reg_2110 <= call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_12(10 downto 3);
                tmp_26_reg_2115 <= call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_13(6 downto 3);
                tmp_27_reg_2120 <= call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_14(11 downto 1);
                tmp_28_reg_2125 <= call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_15(9 downto 4);
                tmp_29_reg_2130 <= call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_16(9 downto 5);
                tmp_30_reg_2135 <= call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_17(9 downto 4);
                tmp_31_reg_2140 <= call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_18(8 downto 3);
                tmp_32_reg_2145 <= call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_0(8 downto 1);
                tmp_33_reg_2150 <= call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_1(7 downto 1);
                tmp_34_reg_2155 <= call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_2(8 downto 2);
                tmp_35_reg_2160 <= call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_3(6 downto 2);
                tmp_36_reg_2165 <= call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_4(7 downto 2);
                tmp_37_reg_2175 <= call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_6(8 downto 1);
                tmp_38_reg_2180 <= call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_7(6 downto 1);
                tmp_39_reg_2185 <= call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_8(6 downto 2);
                tmp_40_reg_2235 <= call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_0(7 downto 1);
                tmp_41_reg_2265 <= call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_6(7 downto 1);
                tmp_s_reg_2050 <= call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_0(8 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                layer3_out_10_reg_2010 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_11;
                layer3_out_11_reg_2015 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_12;
                layer3_out_12_reg_2020 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_13;
                layer3_out_13_reg_2025 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_14;
                layer3_out_14_reg_2030 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_15;
                layer3_out_15_reg_2035 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_16;
                layer3_out_16_reg_2040 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_17;
                layer3_out_17_reg_2045 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_18;
                layer3_out_18_reg_2005 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_10;
                layer3_out_1_reg_1960 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_1;
                layer3_out_2_reg_1965 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_2;
                layer3_out_3_reg_1970 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_3;
                layer3_out_4_reg_1975 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_4;
                layer3_out_5_reg_1980 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_5;
                layer3_out_6_reg_1985 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_6;
                layer3_out_7_reg_1990 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_7;
                layer3_out_8_reg_1995 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_8;
                layer3_out_9_reg_2000 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_9;
                layer3_out_reg_1955 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln30_fu_447_p2 <= std_logic_vector(unsigned(trunc_ln30_1_fu_425_p4) + unsigned(zext_ln30_fu_443_p1));
    add_ln31_fu_484_p2 <= std_logic_vector(unsigned(trunc_ln_fu_462_p4) + unsigned(zext_ln31_fu_480_p1));
    add_ln32_fu_521_p2 <= std_logic_vector(unsigned(trunc_ln1_fu_499_p4) + unsigned(zext_ln32_fu_517_p1));
    add_ln33_fu_558_p2 <= std_logic_vector(unsigned(trunc_ln2_fu_536_p4) + unsigned(zext_ln33_fu_554_p1));
    add_ln34_fu_595_p2 <= std_logic_vector(unsigned(trunc_ln3_fu_573_p4) + unsigned(zext_ln34_fu_591_p1));
    add_ln35_fu_632_p2 <= std_logic_vector(unsigned(trunc_ln4_fu_610_p4) + unsigned(zext_ln35_fu_628_p1));
    add_ln36_fu_669_p2 <= std_logic_vector(unsigned(trunc_ln5_fu_647_p4) + unsigned(zext_ln36_fu_665_p1));
    add_ln37_fu_706_p2 <= std_logic_vector(unsigned(trunc_ln6_fu_684_p4) + unsigned(zext_ln37_fu_702_p1));
    add_ln38_fu_743_p2 <= std_logic_vector(unsigned(trunc_ln7_fu_721_p4) + unsigned(zext_ln38_fu_739_p1));
    add_ln39_fu_780_p2 <= std_logic_vector(unsigned(trunc_ln8_fu_758_p4) + unsigned(zext_ln39_fu_776_p1));
    add_ln40_fu_817_p2 <= std_logic_vector(unsigned(trunc_ln9_fu_795_p4) + unsigned(zext_ln40_fu_813_p1));
    add_ln41_fu_854_p2 <= std_logic_vector(unsigned(trunc_ln10_fu_832_p4) + unsigned(zext_ln41_fu_850_p1));
    add_ln42_fu_891_p2 <= std_logic_vector(unsigned(trunc_ln11_fu_869_p4) + unsigned(zext_ln42_fu_887_p1));
    add_ln43_fu_928_p2 <= std_logic_vector(unsigned(trunc_ln12_fu_906_p4) + unsigned(zext_ln43_fu_924_p1));
    add_ln45_fu_994_p2 <= std_logic_vector(unsigned(trunc_ln14_fu_972_p4) + unsigned(zext_ln45_fu_990_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_block_state1_pp0_stage0_iter0)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_block_state1_pp0_stage0_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp168_assign_proc : process(ap_start, ap_block_state1_pp0_stage0_iter0_ignore_call171)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp168 <= ((ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_ignore_call171));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp206_assign_proc : process(ap_start, ap_block_state1_pp0_stage0_iter0_ignore_call208)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp206 <= ((ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_ignore_call208));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp90_assign_proc : process(ap_start, ap_block_state1_pp0_stage0_iter0_ignore_call94)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp90 <= ((ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_ignore_call94));
    end process;

        ap_block_pp0_stage0_ignoreCallOp111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp168 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp179 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp206 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp216 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp248 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp90 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_block_state1_pp0_stage0_iter0)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(input_11_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (input_11_ap_vld_in_sig = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call171_assign_proc : process(input_11_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call171 <= (input_11_ap_vld_in_sig = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call208_assign_proc : process(input_11_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call208 <= (input_11_ap_vld_in_sig = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call94_assign_proc : process(input_11_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call94 <= (input_11_ap_vld_in_sig = ap_const_logic_0);
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to7_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to7 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to7)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to7 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_data_0_val <= (tmp_40_reg_2235 & ap_const_lv1_0);
    call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_data_24_val <= (tmp_41_reg_2265 & ap_const_lv1_0);

    grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp90)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp90) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_ce <= ap_const_logic_1;
        else 
            grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_start <= ap_const_logic_1;
        else 
            grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_0_val <= (add_ln30_fu_447_p2 & ap_const_lv2_0);
    grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_10_val <= (add_ln40_fu_817_p2 & ap_const_lv4_0);
    grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_11_val <= (add_ln41_fu_854_p2 & ap_const_lv4_0);
    grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_12_val <= (add_ln42_fu_891_p2 & ap_const_lv3_0);
    grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_13_val <= (add_ln43_fu_928_p2 & ap_const_lv5_0);
    grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_14_val <= std_logic_vector(unsigned(trunc_ln13_fu_943_p4) + unsigned(zext_ln44_fu_961_p1));
    grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_15_val <= (add_ln45_fu_994_p2 & ap_const_lv3_0);
    grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_1_val <= (add_ln31_fu_484_p2 & ap_const_lv2_0);
    grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_2_val <= (add_ln32_fu_521_p2 & ap_const_lv1_0);
    grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_3_val <= (add_ln33_fu_558_p2 & ap_const_lv1_0);
    grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_4_val <= (add_ln34_fu_595_p2 & ap_const_lv1_0);
    grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_5_val <= (add_ln35_fu_632_p2 & ap_const_lv2_0);
    grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_6_val <= (add_ln36_fu_669_p2 & ap_const_lv4_0);
    grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_7_val <= (add_ln37_fu_706_p2 & ap_const_lv5_0);
    grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_8_val <= (add_ln38_fu_743_p2 & ap_const_lv5_0);
    grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_9_val <= (add_ln39_fu_780_p2 & ap_const_lv3_0);

    grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp168)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp168) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_ce <= ap_const_logic_1;
        else 
            grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_start <= grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_start_reg;
    grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_10_val <= (tmp_19_reg_2075 & ap_const_lv5_0);
    grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_14_val <= (tmp_20_reg_2080 & ap_const_lv2_0);
    grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_17_val <= (tmp_21_reg_2085 & ap_const_lv2_0);
    grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_19_val <= (tmp_22_reg_2090 & ap_const_lv3_0);
    grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_25_val <= (tmp_23_reg_2100 & ap_const_lv4_0);
    grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_2_val <= (tmp_s_reg_2050 & ap_const_lv4_0);
    grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_33_val <= (tmp_24_reg_2105 & ap_const_lv3_0);
    grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_36_val <= (tmp_25_reg_2110 & ap_const_lv3_0);
    grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_37_val <= (tmp_26_reg_2115 & ap_const_lv3_0);
    grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_38_val <= (tmp_27_reg_2120 & ap_const_lv1_0);
    grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_3_val <= (tmp_15_reg_2055 & ap_const_lv1_0);
    grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_46_val <= (tmp_28_reg_2125 & ap_const_lv4_0);
    grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_50_val <= (tmp_29_reg_2130 & ap_const_lv5_0);
    grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_57_val <= (tmp_30_reg_2135 & ap_const_lv4_0);
    grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_5_val <= (tmp_16_reg_2060 & ap_const_lv4_0);
    grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_61_val <= (tmp_31_reg_2140 & ap_const_lv3_0);
    grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_6_val <= (tmp_17_reg_2065 & ap_const_lv4_0);
    grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_7_val <= (tmp_18_reg_2070 & ap_const_lv1_0);

    grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp206)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp206) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_ce <= ap_const_logic_1;
        else 
            grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_start <= grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_start_reg;
    grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_10_val <= (tmp_34_reg_2155 & ap_const_lv2_0);
    grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_12_val <= (tmp_35_reg_2160 & ap_const_lv2_0);
    grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_21_val <= (tmp_36_reg_2165 & ap_const_lv2_0);
    grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_24_val <= (tmp_37_reg_2175 & ap_const_lv1_0);
    grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_27_val <= (tmp_38_reg_2180 & ap_const_lv1_0);
    grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_29_val <= (tmp_39_reg_2185 & ap_const_lv2_0);
    grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_3_val <= (tmp_32_reg_2145 & ap_const_lv1_0);
    grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_6_val <= (tmp_33_reg_2150 & ap_const_lv1_0);

    input_11_ap_vld_in_sig_assign_proc : process(input_11_ap_vld, input_11_ap_vld_preg)
    begin
        if ((input_11_ap_vld = ap_const_logic_1)) then 
            input_11_ap_vld_in_sig <= input_11_ap_vld;
        else 
            input_11_ap_vld_in_sig <= input_11_ap_vld_preg;
        end if; 
    end process;


    input_11_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, input_11_ap_vld, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_11_blk_n <= input_11_ap_vld;
        else 
            input_11_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    input_11_in_sig_assign_proc : process(input_11_ap_vld, input_11, input_11_preg)
    begin
        if ((input_11_ap_vld = ap_const_logic_1)) then 
            input_11_in_sig <= input_11;
        else 
            input_11_in_sig <= input_11_preg;
        end if; 
    end process;

    layer12_out_5_fu_1620_p1 <= call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_5(7 - 1 downto 0);
    layer17_out_1_fu_1792_p1 <= call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_1(7 - 1 downto 0);
    layer17_out_2_fu_1796_p1 <= call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_2(6 - 1 downto 0);
    layer17_out_3_fu_1800_p1 <= call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_3(7 - 1 downto 0);
    layer17_out_4_fu_1804_p1 <= call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_4(6 - 1 downto 0);
    layer17_out_5_fu_1808_p1 <= call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_5(6 - 1 downto 0);
        layer20_out_0 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_1868_p3),14));


    layer20_out_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            layer20_out_0_ap_vld <= ap_const_logic_1;
        else 
            layer20_out_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

        layer20_out_1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln199_fu_1881_p1),14));


    layer20_out_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            layer20_out_1_ap_vld <= ap_const_logic_1;
        else 
            layer20_out_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

        layer20_out_2 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1_fu_1900_p3),14));


    layer20_out_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            layer20_out_2_ap_vld <= ap_const_logic_1;
        else 
            layer20_out_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

        layer20_out_3 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln2_fu_1923_p3),14));


    layer20_out_3_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            layer20_out_3_ap_vld <= ap_const_logic_1;
        else 
            layer20_out_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer20_out_4 <= (tmp_45_fu_1936_p4 & ap_const_lv1_0);

    layer20_out_4_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            layer20_out_4_ap_vld <= ap_const_logic_1;
        else 
            layer20_out_4_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer7_out_17_fu_1251_p1 <= call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_9(9 - 1 downto 0);
    shl_ln1_fu_1900_p3 <= (tmp_43_fu_1890_p4 & ap_const_lv1_0);
    shl_ln2_fu_1923_p3 <= (tmp_44_fu_1913_p4 & ap_const_lv1_0);
    shl_ln_fu_1868_p3 <= (tmp_42_fu_1858_p4 & ap_const_lv1_0);
    tmp_10_fu_805_p3 <= input_11_in_sig(134 downto 134);
    tmp_11_fu_842_p3 <= input_11_in_sig(147 downto 147);
    tmp_12_fu_879_p3 <= input_11_in_sig(159 downto 159);
    tmp_13_fu_916_p3 <= input_11_in_sig(174 downto 174);
    tmp_14_fu_953_p3 <= input_11_in_sig(182 downto 182);
    tmp_1_fu_472_p3 <= input_11_in_sig(15 downto 15);
    tmp_2_fu_509_p3 <= input_11_in_sig(27 downto 27);
    tmp_3_fu_546_p3 <= input_11_in_sig(40 downto 40);
    tmp_42_fu_1858_p4 <= call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_ap_return_0(11 downto 1);
    tmp_43_fu_1890_p4 <= call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_ap_return_2(11 downto 1);
    tmp_44_fu_1913_p4 <= call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_ap_return_3(12 downto 1);
    tmp_45_fu_1936_p4 <= call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_ap_return_4(13 downto 1);
    tmp_47_fu_982_p3 <= input_11_in_sig(198 downto 198);
    tmp_4_fu_583_p3 <= input_11_in_sig(53 downto 53);
    tmp_5_fu_620_p3 <= input_11_in_sig(67 downto 67);
    tmp_6_fu_657_p3 <= input_11_in_sig(82 downto 82);
    tmp_7_fu_694_p3 <= input_11_in_sig(96 downto 96);
    tmp_8_fu_731_p3 <= input_11_in_sig(109 downto 109);
    tmp_9_fu_768_p3 <= input_11_in_sig(120 downto 120);
    tmp_fu_435_p3 <= input_11_in_sig(2 downto 2);
    trunc_ln10_fu_832_p4 <= input_11_in_sig(153 downto 148);
    trunc_ln11_fu_869_p4 <= input_11_in_sig(166 downto 160);
    trunc_ln12_fu_906_p4 <= input_11_in_sig(179 downto 175);
    trunc_ln13_fu_943_p4 <= input_11_in_sig(194 downto 183);
    trunc_ln14_fu_972_p4 <= input_11_in_sig(206 downto 199);
    trunc_ln199_fu_1881_p1 <= call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_ap_return_1(12 - 1 downto 0);
    trunc_ln1_fu_499_p4 <= input_11_in_sig(37 downto 28);
    trunc_ln2_fu_536_p4 <= input_11_in_sig(50 downto 41);
    trunc_ln30_1_fu_425_p4 <= input_11_in_sig(11 downto 3);
    trunc_ln3_fu_573_p4 <= input_11_in_sig(63 downto 54);
    trunc_ln4_fu_610_p4 <= input_11_in_sig(77 downto 68);
    trunc_ln5_fu_647_p4 <= input_11_in_sig(89 downto 83);
    trunc_ln6_fu_684_p4 <= input_11_in_sig(102 downto 97);
    trunc_ln7_fu_721_p4 <= input_11_in_sig(115 downto 110);
    trunc_ln8_fu_758_p4 <= input_11_in_sig(127 downto 121);
    trunc_ln9_fu_795_p4 <= input_11_in_sig(140 downto 135);
    trunc_ln_fu_462_p4 <= input_11_in_sig(24 downto 16);
    zext_ln30_fu_443_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_435_p3),9));
    zext_ln31_fu_480_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_472_p3),9));
    zext_ln32_fu_517_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_509_p3),10));
    zext_ln33_fu_554_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_546_p3),10));
    zext_ln34_fu_591_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_583_p3),10));
    zext_ln35_fu_628_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_620_p3),10));
    zext_ln36_fu_665_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_657_p3),7));
    zext_ln37_fu_702_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_694_p3),6));
    zext_ln38_fu_739_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_731_p3),6));
    zext_ln39_fu_776_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_768_p3),7));
    zext_ln40_fu_813_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_805_p3),6));
    zext_ln41_fu_850_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_fu_842_p3),6));
    zext_ln42_fu_887_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_879_p3),7));
    zext_ln43_fu_924_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_fu_916_p3),5));
    zext_ln44_fu_961_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_fu_953_p3),12));
    zext_ln45_fu_990_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_47_fu_982_p3),8));
end behav;
