<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_F_6ed51eef_A7674110</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_F_6ed51eef_A7674110'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_F_6ed51eef_A7674110')">rsnoc_z_H_R_U_P_F_6ed51eef_A7674110</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 77.23</td>
<td class="s10 cl rt"><a href="mod2364.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2364.html#Toggle" > 31.68</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2364.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2364.html#inst_tag_203057"  onclick="showContent('inst_tag_203057')">config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203057_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2364.html#inst_tag_203057_Toggle" >  2.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203057_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2364.html#inst_tag_203059"  onclick="showContent('inst_tag_203059')">config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203059_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2364.html#inst_tag_203059_Toggle" >  2.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203059_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2364.html#inst_tag_203063"  onclick="showContent('inst_tag_203063')">config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203063_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2364.html#inst_tag_203063_Toggle" >  2.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203063_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2364.html#inst_tag_203065"  onclick="showContent('inst_tag_203065')">config_ss_tb.DUT.flexnoc.flexnoc.Switch27_main.ObsRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203065_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2364.html#inst_tag_203065_Toggle" >  2.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203065_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2364.html#inst_tag_203066"  onclick="showContent('inst_tag_203066')">config_ss_tb.DUT.flexnoc.flexnoc.Switch27_main.ObsRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203066_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2364.html#inst_tag_203066_Toggle" >  2.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203066_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2364.html#inst_tag_203067"  onclick="showContent('inst_tag_203067')">config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203067_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2364.html#inst_tag_203067_Toggle" >  2.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203067_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2364.html#inst_tag_203068"  onclick="showContent('inst_tag_203068')">config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203068_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2364.html#inst_tag_203068_Toggle" >  2.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203068_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2364.html#inst_tag_203072"  onclick="showContent('inst_tag_203072')">config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203072_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2364.html#inst_tag_203072_Toggle" >  2.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203072_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2364.html#inst_tag_203074"  onclick="showContent('inst_tag_203074')">config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203074_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2364.html#inst_tag_203074_Toggle" >  2.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203074_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2364.html#inst_tag_203075"  onclick="showContent('inst_tag_203075')">config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203075_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2364.html#inst_tag_203075_Toggle" >  2.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203075_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2364.html#inst_tag_203076"  onclick="showContent('inst_tag_203076')">config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203076_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2364.html#inst_tag_203076_Toggle" >  2.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203076_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2364.html#inst_tag_203077"  onclick="showContent('inst_tag_203077')">config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203077_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2364.html#inst_tag_203077_Toggle" >  2.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203077_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2364.html#inst_tag_203061"  onclick="showContent('inst_tag_203061')">config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA0_probe_Async.Ofp.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.95</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203061_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2364.html#inst_tag_203061_Toggle" >  2.48</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203061_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2364.html#inst_tag_203062"  onclick="showContent('inst_tag_203062')">config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA1_probe_Async.Ofp.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.95</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203062_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2364.html#inst_tag_203062_Toggle" >  2.48</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203062_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2364.html#inst_tag_203058"  onclick="showContent('inst_tag_203058')">config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 52.61</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203058_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2364.html#inst_tag_203058_Toggle" >  7.45</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203058_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2364.html#inst_tag_203069"  onclick="showContent('inst_tag_203069')">config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s1_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 53.33</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203069_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2364.html#inst_tag_203069_Toggle" >  9.63</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203069_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2364.html#inst_tag_203078"  onclick="showContent('inst_tag_203078')">config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 53.44</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203078_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2364.html#inst_tag_203078_Toggle" >  9.94</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203078_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2364.html#inst_tag_203070"  onclick="showContent('inst_tag_203070')">config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s2_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 53.90</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203070_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2364.html#inst_tag_203070_Toggle" > 11.34</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203070_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2364.html#inst_tag_203073"  onclick="showContent('inst_tag_203073')">config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s7 cl rt"> 70.45</td>
<td class="s10 cl rt"><a href="mod2364.html#inst_tag_203073_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2364.html#inst_tag_203073_Toggle" > 11.34</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2364.html#inst_tag_203073_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2364.html#inst_tag_203060"  onclick="showContent('inst_tag_203060')">config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_gbe_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s7 cl rt"> 71.48</td>
<td class="s10 cl rt"><a href="mod2364.html#inst_tag_203060_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2364.html#inst_tag_203060_Toggle" > 14.44</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2364.html#inst_tag_203060_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2364.html#inst_tag_203071"  onclick="showContent('inst_tag_203071')">config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s3_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s7 cl rt"> 73.50</td>
<td class="s10 cl rt"><a href="mod2364.html#inst_tag_203071_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2364.html#inst_tag_203071_Toggle" > 20.50</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2364.html#inst_tag_203071_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2364.html#inst_tag_203064"  onclick="showContent('inst_tag_203064')">config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_fpga_ahb_s0_T_Async.Ofp.uf6ed51eef</a></td>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt"><a href="mod2364.html#inst_tag_203064_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2364.html#inst_tag_203064_Toggle" > 21.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2364.html#inst_tag_203064_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_203057'>
<hr>
<a name="inst_tag_203057"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_203057" >config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203057_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2364.html#inst_tag_203057_Toggle" >  2.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203057_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.17</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1896.html#inst_tag_165792" >ObsRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_203059'>
<hr>
<a name="inst_tag_203059"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_203059" >config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203059_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2364.html#inst_tag_203059_Toggle" >  2.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203059_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.17</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1896.html#inst_tag_165794" >ObsRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_203063'>
<hr>
<a name="inst_tag_203063"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_203063" >config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203063_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2364.html#inst_tag_203063_Toggle" >  2.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203063_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.17</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1896.html#inst_tag_165796" >ObsRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_203065'>
<hr>
<a name="inst_tag_203065"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_203065" >config_ss_tb.DUT.flexnoc.flexnoc.Switch27_main.ObsRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203065_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2364.html#inst_tag_203065_Toggle" >  2.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203065_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.17</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1896.html#inst_tag_165797" >ObsRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_203066'>
<hr>
<a name="inst_tag_203066"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_203066" >config_ss_tb.DUT.flexnoc.flexnoc.Switch27_main.ObsRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203066_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2364.html#inst_tag_203066_Toggle" >  2.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203066_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.17</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1896.html#inst_tag_165798" >ObsRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_203067'>
<hr>
<a name="inst_tag_203067"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_203067" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203067_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2364.html#inst_tag_203067_Toggle" >  2.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203067_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.17</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1896.html#inst_tag_165799" >ObsRxClkAdapt_ddr_axi_s0_128_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_203068'>
<hr>
<a name="inst_tag_203068"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_203068" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203068_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2364.html#inst_tag_203068_Toggle" >  2.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203068_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.17</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1896.html#inst_tag_165800" >ObsRxClkAdapt_ddr_axi_s0_64_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_203072'>
<hr>
<a name="inst_tag_203072"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_203072" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203072_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2364.html#inst_tag_203072_Toggle" >  2.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203072_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.17</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1896.html#inst_tag_165804" >ObsRxClkAdapt_ddr_axi_s1_128_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_203074'>
<hr>
<a name="inst_tag_203074"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_203074" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203074_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2364.html#inst_tag_203074_Toggle" >  2.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203074_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.17</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1896.html#inst_tag_165806" >ObsRxClkAdapt_ddr_axi_s2_128_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_203075'>
<hr>
<a name="inst_tag_203075"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_203075" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203075_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2364.html#inst_tag_203075_Toggle" >  2.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203075_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.17</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1896.html#inst_tag_165807" >ObsRxClkAdapt_ddr_axi_s2_64_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_203076'>
<hr>
<a name="inst_tag_203076"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_203076" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203076_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2364.html#inst_tag_203076_Toggle" >  2.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203076_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.17</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1896.html#inst_tag_165808" >ObsRxClkAdapt_ddr_axi_s3_128_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_203077'>
<hr>
<a name="inst_tag_203077"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_203077" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203077_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2364.html#inst_tag_203077_Toggle" >  2.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203077_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.17</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1896.html#inst_tag_165809" >ObsRxClkAdapt_ddr_axi_s3_64_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_203061'>
<hr>
<a name="inst_tag_203061"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_203061" >config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA0_probe_Async.Ofp.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.95</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203061_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2364.html#inst_tag_203061_Toggle" >  2.48</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203061_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.95</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.48</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.52</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.52</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1071.html#inst_tag_73497" >Ofp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_203062'>
<hr>
<a name="inst_tag_203062"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_203062" >config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA1_probe_Async.Ofp.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.95</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203062_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2364.html#inst_tag_203062_Toggle" >  2.48</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203062_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.95</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.48</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.52</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.52</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1071.html#inst_tag_73498" >Ofp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_203058'>
<hr>
<a name="inst_tag_203058"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_203058" >config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.61</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203058_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2364.html#inst_tag_203058_Toggle" >  7.45</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203058_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.61</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.45</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  7.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1896.html#inst_tag_165793" >ObsRxClkAdapt_DMA_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_203069'>
<hr>
<a name="inst_tag_203069"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_203069" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s1_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.33</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203069_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2364.html#inst_tag_203069_Toggle" >  9.63</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203069_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.33</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.63</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  9.75</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.75</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1896.html#inst_tag_165801" >ObsRxClkAdapt_sram_axi_s1_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_203078'>
<hr>
<a name="inst_tag_203078"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_203078" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.44</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203078_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2364.html#inst_tag_203078_Toggle" >  9.94</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203078_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.44</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.94</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 10.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1896.html#inst_tag_165810" >ObsRxClkAdapt_sram_axi_s0_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_203070'>
<hr>
<a name="inst_tag_203070"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_203070" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s2_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.90</td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203070_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2364.html#inst_tag_203070_Toggle" > 11.34</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2364.html#inst_tag_203070_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.90</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 11.34</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 11.48</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 11.48</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1896.html#inst_tag_165802" >ObsRxClkAdapt_sram_axi_s2_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_203073'>
<hr>
<a name="inst_tag_203073"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_203073" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 70.45</td>
<td class="s10 cl rt"><a href="mod2364.html#inst_tag_203073_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2364.html#inst_tag_203073_Toggle" > 11.34</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2364.html#inst_tag_203073_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 70.45</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 11.34</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 12.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1896.html#inst_tag_165805" >ObsRxClkAdapt_ddr_axi_s1_64_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_203060'>
<hr>
<a name="inst_tag_203060"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_203060" >config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_gbe_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.48</td>
<td class="s10 cl rt"><a href="mod2364.html#inst_tag_203060_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2364.html#inst_tag_203060_Toggle" > 14.44</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2364.html#inst_tag_203060_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.48</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.44</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1896.html#inst_tag_165795" >ObsRxClkAdapt_gbe_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_203071'>
<hr>
<a name="inst_tag_203071"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_203071" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s3_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.50</td>
<td class="s10 cl rt"><a href="mod2364.html#inst_tag_203071_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2364.html#inst_tag_203071_Toggle" > 20.50</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2364.html#inst_tag_203071_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.50</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.50</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 21.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1896.html#inst_tag_165803" >ObsRxClkAdapt_sram_axi_s3_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_203064'>
<hr>
<a name="inst_tag_203064"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_203064" >config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_fpga_ahb_s0_T_Async.Ofp.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt"><a href="mod2364.html#inst_tag_203064_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2364.html#inst_tag_203064_Toggle" > 21.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2364.html#inst_tag_203064_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.01</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 22.01</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1071.html#inst_tag_73499" >Ofp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_F_6ed51eef_A7674110'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2364.html" >rsnoc_z_H_R_U_P_F_6ed51eef_A7674110</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88344</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88353</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88360</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88367</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88374</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88381</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88343                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88344      1/1          		if ( ! Sys_Clk_RstN )
88345      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88346      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88347                   	assign Sys_Pwr_Idle = ~ TxVld;
88348                   	assign Sys_Pwr_WakeUp = 1'b0;
88349                   	assign RxInt_Hdr = Rx_Hdr;
88350                   	assign CeVld = RxVld;
88351                   	assign Tx_Hdr = u_7c15;
88352                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88353      1/1          		if ( ! Sys_Clk_RstN )
88354      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88355      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88356      1/1          			u_7c15 &lt;= #1.0 ( RxInt_Hdr );
                        MISSING_ELSE
88357                   	assign RxInt_Head = Rx_Head;
88358                   	assign Tx_Head = u_2594;
88359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88360      1/1          		if ( ! Sys_Clk_RstN )
88361      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88362      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88363      1/1          			u_2594 &lt;= #1.0 ( RxInt_Head );
                        MISSING_ELSE
88364                   	assign RxInt_Pld = Rx_Pld;
88365                   	assign Tx_Pld = u_ac;
88366                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88367      1/1          		if ( ! Sys_Clk_RstN )
88368      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88369      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88370      1/1          			u_ac &lt;= #1.0 ( RxInt_Pld );
                        MISSING_ELSE
88371                   	assign RxInt_Tail = Rx_Tail;
88372                   	assign Tx_Tail = u_d95b;
88373                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88374      1/1          		if ( ! Sys_Clk_RstN )
88375      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88376      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88377      1/1          			u_d95b &lt;= #1.0 ( RxInt_Tail );
                        MISSING_ELSE
88378                   	// synopsys translate_off
88379                   	// synthesis translate_off
88380                   	always @( posedge Sys_Clk )
88381      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88382      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88383      <font color = "grey">unreachable  </font>				dontStop = 0;
88384      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88385      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88386      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88387      <font color = "grey">unreachable  </font>					$stop;
88388                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88389                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2364.html" >rsnoc_z_H_R_U_P_F_6ed51eef_A7674110</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">204</td>
<td class="rt">31.68 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">129</td>
<td class="rt">40.06 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">75</td>
<td class="rt">23.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">204</td>
<td class="rt">31.68 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">129</td>
<td class="rt">40.06 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">75</td>
<td class="rt">23.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[10:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[28:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[36:33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[40:39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[50:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[52]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[63:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[74:65]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[10:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[14:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[25:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[31:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[36:33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[48:39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[51:49]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[55:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[74:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2364.html" >rsnoc_z_H_R_U_P_F_6ed51eef_A7674110</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88344</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88353</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88360</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88367</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88374</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88344      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88345      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88346      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88353      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88354      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88355      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "green">-2-</font>  
88356      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88361      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88362      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "green">-2-</font>  
88363      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88367      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88368      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88369      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "green">-2-</font>  
88370      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88374      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88375      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88376      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "green">-2-</font>  
88377      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_203057'>
<a name="inst_tag_203057_Line"></a>
<b>Line Coverage for Instance : <a href="mod2364.html#inst_tag_203057" >config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88344</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88353</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88360</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88367</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88381</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88343                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88344      1/1          		if ( ! Sys_Clk_RstN )
88345      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88346      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88347                   	assign Sys_Pwr_Idle = ~ TxVld;
88348                   	assign Sys_Pwr_WakeUp = 1'b0;
88349                   	assign RxInt_Hdr = Rx_Hdr;
88350                   	assign CeVld = RxVld;
88351                   	assign Tx_Hdr = u_7c15;
88352                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88353      1/1          		if ( ! Sys_Clk_RstN )
88354      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88355      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88356      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
88357                   	assign RxInt_Head = Rx_Head;
88358                   	assign Tx_Head = u_2594;
88359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88360      1/1          		if ( ! Sys_Clk_RstN )
88361      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88362      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88363      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
88364                   	assign RxInt_Pld = Rx_Pld;
88365                   	assign Tx_Pld = u_ac;
88366                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88367      1/1          		if ( ! Sys_Clk_RstN )
88368      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88369      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88370      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
88371                   	assign RxInt_Tail = Rx_Tail;
88372                   	assign Tx_Tail = u_d95b;
88373                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88374      1/1          		if ( ! Sys_Clk_RstN )
88375      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88376      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88377      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
88378                   	// synopsys translate_off
88379                   	// synthesis translate_off
88380                   	always @( posedge Sys_Clk )
88381      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88382      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88383      <font color = "grey">unreachable  </font>				dontStop = 0;
88384      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88385      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88386      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88387      <font color = "grey">unreachable  </font>					$stop;
88388                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88389                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_203057_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2364.html#inst_tag_203057" >config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">14</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">14</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_203057_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2364.html#inst_tag_203057" >config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88344</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88353</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88360</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88367</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88344      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88345      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88346      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88353      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88354      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88355      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
88356      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88361      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88362      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
88363      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88367      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88368      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88369      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
88370      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88374      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88375      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88376      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
88377      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_203059'>
<a name="inst_tag_203059_Line"></a>
<b>Line Coverage for Instance : <a href="mod2364.html#inst_tag_203059" >config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88344</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88353</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88360</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88367</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88381</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88343                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88344      1/1          		if ( ! Sys_Clk_RstN )
88345      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88346      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88347                   	assign Sys_Pwr_Idle = ~ TxVld;
88348                   	assign Sys_Pwr_WakeUp = 1'b0;
88349                   	assign RxInt_Hdr = Rx_Hdr;
88350                   	assign CeVld = RxVld;
88351                   	assign Tx_Hdr = u_7c15;
88352                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88353      1/1          		if ( ! Sys_Clk_RstN )
88354      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88355      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88356      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
88357                   	assign RxInt_Head = Rx_Head;
88358                   	assign Tx_Head = u_2594;
88359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88360      1/1          		if ( ! Sys_Clk_RstN )
88361      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88362      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88363      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
88364                   	assign RxInt_Pld = Rx_Pld;
88365                   	assign Tx_Pld = u_ac;
88366                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88367      1/1          		if ( ! Sys_Clk_RstN )
88368      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88369      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88370      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
88371                   	assign RxInt_Tail = Rx_Tail;
88372                   	assign Tx_Tail = u_d95b;
88373                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88374      1/1          		if ( ! Sys_Clk_RstN )
88375      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88376      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88377      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
88378                   	// synopsys translate_off
88379                   	// synthesis translate_off
88380                   	always @( posedge Sys_Clk )
88381      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88382      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88383      <font color = "grey">unreachable  </font>				dontStop = 0;
88384      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88385      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88386      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88387      <font color = "grey">unreachable  </font>					$stop;
88388                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88389                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_203059_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2364.html#inst_tag_203059" >config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">14</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">14</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_203059_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2364.html#inst_tag_203059" >config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88344</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88353</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88360</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88367</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88344      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88345      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88346      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88353      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88354      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88355      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
88356      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88361      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88362      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
88363      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88367      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88368      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88369      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
88370      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88374      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88375      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88376      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
88377      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_203063'>
<a name="inst_tag_203063_Line"></a>
<b>Line Coverage for Instance : <a href="mod2364.html#inst_tag_203063" >config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88344</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88353</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88360</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88367</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88381</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88343                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88344      1/1          		if ( ! Sys_Clk_RstN )
88345      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88346      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88347                   	assign Sys_Pwr_Idle = ~ TxVld;
88348                   	assign Sys_Pwr_WakeUp = 1'b0;
88349                   	assign RxInt_Hdr = Rx_Hdr;
88350                   	assign CeVld = RxVld;
88351                   	assign Tx_Hdr = u_7c15;
88352                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88353      1/1          		if ( ! Sys_Clk_RstN )
88354      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88355      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88356      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
88357                   	assign RxInt_Head = Rx_Head;
88358                   	assign Tx_Head = u_2594;
88359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88360      1/1          		if ( ! Sys_Clk_RstN )
88361      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88362      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88363      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
88364                   	assign RxInt_Pld = Rx_Pld;
88365                   	assign Tx_Pld = u_ac;
88366                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88367      1/1          		if ( ! Sys_Clk_RstN )
88368      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88369      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88370      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
88371                   	assign RxInt_Tail = Rx_Tail;
88372                   	assign Tx_Tail = u_d95b;
88373                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88374      1/1          		if ( ! Sys_Clk_RstN )
88375      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88376      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88377      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
88378                   	// synopsys translate_off
88379                   	// synthesis translate_off
88380                   	always @( posedge Sys_Clk )
88381      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88382      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88383      <font color = "grey">unreachable  </font>				dontStop = 0;
88384      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88385      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88386      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88387      <font color = "grey">unreachable  </font>					$stop;
88388                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88389                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_203063_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2364.html#inst_tag_203063" >config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">14</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">14</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_203063_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2364.html#inst_tag_203063" >config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88344</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88353</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88360</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88367</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88344      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88345      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88346      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88353      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88354      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88355      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
88356      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88361      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88362      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
88363      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88367      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88368      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88369      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
88370      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88374      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88375      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88376      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
88377      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_203065'>
<a name="inst_tag_203065_Line"></a>
<b>Line Coverage for Instance : <a href="mod2364.html#inst_tag_203065" >config_ss_tb.DUT.flexnoc.flexnoc.Switch27_main.ObsRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88344</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88353</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88360</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88367</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88381</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88343                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88344      1/1          		if ( ! Sys_Clk_RstN )
88345      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88346      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88347                   	assign Sys_Pwr_Idle = ~ TxVld;
88348                   	assign Sys_Pwr_WakeUp = 1'b0;
88349                   	assign RxInt_Hdr = Rx_Hdr;
88350                   	assign CeVld = RxVld;
88351                   	assign Tx_Hdr = u_7c15;
88352                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88353      1/1          		if ( ! Sys_Clk_RstN )
88354      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88355      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88356      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
88357                   	assign RxInt_Head = Rx_Head;
88358                   	assign Tx_Head = u_2594;
88359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88360      1/1          		if ( ! Sys_Clk_RstN )
88361      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88362      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88363      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
88364                   	assign RxInt_Pld = Rx_Pld;
88365                   	assign Tx_Pld = u_ac;
88366                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88367      1/1          		if ( ! Sys_Clk_RstN )
88368      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88369      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88370      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
88371                   	assign RxInt_Tail = Rx_Tail;
88372                   	assign Tx_Tail = u_d95b;
88373                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88374      1/1          		if ( ! Sys_Clk_RstN )
88375      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88376      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88377      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
88378                   	// synopsys translate_off
88379                   	// synthesis translate_off
88380                   	always @( posedge Sys_Clk )
88381      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88382      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88383      <font color = "grey">unreachable  </font>				dontStop = 0;
88384      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88385      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88386      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88387      <font color = "grey">unreachable  </font>					$stop;
88388                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88389                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_203065_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2364.html#inst_tag_203065" >config_ss_tb.DUT.flexnoc.flexnoc.Switch27_main.ObsRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">14</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">14</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_203065_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2364.html#inst_tag_203065" >config_ss_tb.DUT.flexnoc.flexnoc.Switch27_main.ObsRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88344</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88353</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88360</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88367</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88344      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88345      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88346      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88353      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88354      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88355      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
88356      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88361      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88362      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
88363      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88367      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88368      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88369      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
88370      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88374      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88375      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88376      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
88377      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_203066'>
<a name="inst_tag_203066_Line"></a>
<b>Line Coverage for Instance : <a href="mod2364.html#inst_tag_203066" >config_ss_tb.DUT.flexnoc.flexnoc.Switch27_main.ObsRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88344</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88353</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88360</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88367</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88381</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88343                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88344      1/1          		if ( ! Sys_Clk_RstN )
88345      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88346      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88347                   	assign Sys_Pwr_Idle = ~ TxVld;
88348                   	assign Sys_Pwr_WakeUp = 1'b0;
88349                   	assign RxInt_Hdr = Rx_Hdr;
88350                   	assign CeVld = RxVld;
88351                   	assign Tx_Hdr = u_7c15;
88352                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88353      1/1          		if ( ! Sys_Clk_RstN )
88354      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88355      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88356      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
88357                   	assign RxInt_Head = Rx_Head;
88358                   	assign Tx_Head = u_2594;
88359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88360      1/1          		if ( ! Sys_Clk_RstN )
88361      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88362      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88363      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
88364                   	assign RxInt_Pld = Rx_Pld;
88365                   	assign Tx_Pld = u_ac;
88366                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88367      1/1          		if ( ! Sys_Clk_RstN )
88368      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88369      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88370      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
88371                   	assign RxInt_Tail = Rx_Tail;
88372                   	assign Tx_Tail = u_d95b;
88373                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88374      1/1          		if ( ! Sys_Clk_RstN )
88375      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88376      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88377      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
88378                   	// synopsys translate_off
88379                   	// synthesis translate_off
88380                   	always @( posedge Sys_Clk )
88381      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88382      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88383      <font color = "grey">unreachable  </font>				dontStop = 0;
88384      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88385      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88386      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88387      <font color = "grey">unreachable  </font>					$stop;
88388                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88389                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_203066_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2364.html#inst_tag_203066" >config_ss_tb.DUT.flexnoc.flexnoc.Switch27_main.ObsRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">14</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">14</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_203066_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2364.html#inst_tag_203066" >config_ss_tb.DUT.flexnoc.flexnoc.Switch27_main.ObsRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88344</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88353</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88360</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88367</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88344      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88345      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88346      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88353      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88354      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88355      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
88356      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88361      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88362      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
88363      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88367      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88368      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88369      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
88370      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88374      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88375      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88376      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
88377      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_203067'>
<a name="inst_tag_203067_Line"></a>
<b>Line Coverage for Instance : <a href="mod2364.html#inst_tag_203067" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88344</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88353</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88360</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88367</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88381</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88343                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88344      1/1          		if ( ! Sys_Clk_RstN )
88345      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88346      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88347                   	assign Sys_Pwr_Idle = ~ TxVld;
88348                   	assign Sys_Pwr_WakeUp = 1'b0;
88349                   	assign RxInt_Hdr = Rx_Hdr;
88350                   	assign CeVld = RxVld;
88351                   	assign Tx_Hdr = u_7c15;
88352                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88353      1/1          		if ( ! Sys_Clk_RstN )
88354      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88355      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88356      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
88357                   	assign RxInt_Head = Rx_Head;
88358                   	assign Tx_Head = u_2594;
88359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88360      1/1          		if ( ! Sys_Clk_RstN )
88361      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88362      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88363      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
88364                   	assign RxInt_Pld = Rx_Pld;
88365                   	assign Tx_Pld = u_ac;
88366                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88367      1/1          		if ( ! Sys_Clk_RstN )
88368      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88369      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88370      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
88371                   	assign RxInt_Tail = Rx_Tail;
88372                   	assign Tx_Tail = u_d95b;
88373                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88374      1/1          		if ( ! Sys_Clk_RstN )
88375      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88376      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88377      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
88378                   	// synopsys translate_off
88379                   	// synthesis translate_off
88380                   	always @( posedge Sys_Clk )
88381      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88382      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88383      <font color = "grey">unreachable  </font>				dontStop = 0;
88384      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88385      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88386      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88387      <font color = "grey">unreachable  </font>					$stop;
88388                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88389                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_203067_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2364.html#inst_tag_203067" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">14</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">14</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_203067_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2364.html#inst_tag_203067" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88344</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88353</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88360</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88367</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88344      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88345      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88346      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88353      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88354      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88355      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
88356      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88361      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88362      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
88363      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88367      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88368      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88369      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
88370      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88374      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88375      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88376      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
88377      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_203068'>
<a name="inst_tag_203068_Line"></a>
<b>Line Coverage for Instance : <a href="mod2364.html#inst_tag_203068" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88344</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88353</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88360</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88367</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88381</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88343                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88344      1/1          		if ( ! Sys_Clk_RstN )
88345      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88346      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88347                   	assign Sys_Pwr_Idle = ~ TxVld;
88348                   	assign Sys_Pwr_WakeUp = 1'b0;
88349                   	assign RxInt_Hdr = Rx_Hdr;
88350                   	assign CeVld = RxVld;
88351                   	assign Tx_Hdr = u_7c15;
88352                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88353      1/1          		if ( ! Sys_Clk_RstN )
88354      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88355      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88356      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
88357                   	assign RxInt_Head = Rx_Head;
88358                   	assign Tx_Head = u_2594;
88359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88360      1/1          		if ( ! Sys_Clk_RstN )
88361      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88362      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88363      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
88364                   	assign RxInt_Pld = Rx_Pld;
88365                   	assign Tx_Pld = u_ac;
88366                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88367      1/1          		if ( ! Sys_Clk_RstN )
88368      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88369      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88370      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
88371                   	assign RxInt_Tail = Rx_Tail;
88372                   	assign Tx_Tail = u_d95b;
88373                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88374      1/1          		if ( ! Sys_Clk_RstN )
88375      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88376      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88377      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
88378                   	// synopsys translate_off
88379                   	// synthesis translate_off
88380                   	always @( posedge Sys_Clk )
88381      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88382      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88383      <font color = "grey">unreachable  </font>				dontStop = 0;
88384      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88385      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88386      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88387      <font color = "grey">unreachable  </font>					$stop;
88388                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88389                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_203068_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2364.html#inst_tag_203068" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">14</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">14</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_203068_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2364.html#inst_tag_203068" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88344</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88353</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88360</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88367</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88344      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88345      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88346      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88353      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88354      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88355      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
88356      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88361      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88362      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
88363      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88367      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88368      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88369      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
88370      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88374      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88375      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88376      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
88377      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_203072'>
<a name="inst_tag_203072_Line"></a>
<b>Line Coverage for Instance : <a href="mod2364.html#inst_tag_203072" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88344</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88353</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88360</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88367</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88381</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88343                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88344      1/1          		if ( ! Sys_Clk_RstN )
88345      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88346      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88347                   	assign Sys_Pwr_Idle = ~ TxVld;
88348                   	assign Sys_Pwr_WakeUp = 1'b0;
88349                   	assign RxInt_Hdr = Rx_Hdr;
88350                   	assign CeVld = RxVld;
88351                   	assign Tx_Hdr = u_7c15;
88352                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88353      1/1          		if ( ! Sys_Clk_RstN )
88354      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88355      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88356      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
88357                   	assign RxInt_Head = Rx_Head;
88358                   	assign Tx_Head = u_2594;
88359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88360      1/1          		if ( ! Sys_Clk_RstN )
88361      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88362      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88363      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
88364                   	assign RxInt_Pld = Rx_Pld;
88365                   	assign Tx_Pld = u_ac;
88366                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88367      1/1          		if ( ! Sys_Clk_RstN )
88368      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88369      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88370      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
88371                   	assign RxInt_Tail = Rx_Tail;
88372                   	assign Tx_Tail = u_d95b;
88373                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88374      1/1          		if ( ! Sys_Clk_RstN )
88375      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88376      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88377      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
88378                   	// synopsys translate_off
88379                   	// synthesis translate_off
88380                   	always @( posedge Sys_Clk )
88381      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88382      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88383      <font color = "grey">unreachable  </font>				dontStop = 0;
88384      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88385      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88386      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88387      <font color = "grey">unreachable  </font>					$stop;
88388                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88389                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_203072_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2364.html#inst_tag_203072" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">14</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">14</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_203072_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2364.html#inst_tag_203072" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88344</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88353</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88360</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88367</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88344      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88345      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88346      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88353      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88354      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88355      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
88356      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88361      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88362      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
88363      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88367      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88368      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88369      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
88370      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88374      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88375      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88376      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
88377      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_203074'>
<a name="inst_tag_203074_Line"></a>
<b>Line Coverage for Instance : <a href="mod2364.html#inst_tag_203074" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88344</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88353</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88360</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88367</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88381</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88343                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88344      1/1          		if ( ! Sys_Clk_RstN )
88345      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88346      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88347                   	assign Sys_Pwr_Idle = ~ TxVld;
88348                   	assign Sys_Pwr_WakeUp = 1'b0;
88349                   	assign RxInt_Hdr = Rx_Hdr;
88350                   	assign CeVld = RxVld;
88351                   	assign Tx_Hdr = u_7c15;
88352                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88353      1/1          		if ( ! Sys_Clk_RstN )
88354      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88355      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88356      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
88357                   	assign RxInt_Head = Rx_Head;
88358                   	assign Tx_Head = u_2594;
88359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88360      1/1          		if ( ! Sys_Clk_RstN )
88361      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88362      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88363      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
88364                   	assign RxInt_Pld = Rx_Pld;
88365                   	assign Tx_Pld = u_ac;
88366                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88367      1/1          		if ( ! Sys_Clk_RstN )
88368      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88369      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88370      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
88371                   	assign RxInt_Tail = Rx_Tail;
88372                   	assign Tx_Tail = u_d95b;
88373                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88374      1/1          		if ( ! Sys_Clk_RstN )
88375      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88376      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88377      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
88378                   	// synopsys translate_off
88379                   	// synthesis translate_off
88380                   	always @( posedge Sys_Clk )
88381      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88382      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88383      <font color = "grey">unreachable  </font>				dontStop = 0;
88384      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88385      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88386      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88387      <font color = "grey">unreachable  </font>					$stop;
88388                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88389                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_203074_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2364.html#inst_tag_203074" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">14</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">14</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_203074_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2364.html#inst_tag_203074" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88344</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88353</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88360</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88367</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88344      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88345      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88346      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88353      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88354      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88355      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
88356      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88361      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88362      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
88363      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88367      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88368      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88369      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
88370      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88374      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88375      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88376      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
88377      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_203075'>
<a name="inst_tag_203075_Line"></a>
<b>Line Coverage for Instance : <a href="mod2364.html#inst_tag_203075" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88344</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88353</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88360</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88367</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88381</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88343                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88344      1/1          		if ( ! Sys_Clk_RstN )
88345      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88346      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88347                   	assign Sys_Pwr_Idle = ~ TxVld;
88348                   	assign Sys_Pwr_WakeUp = 1'b0;
88349                   	assign RxInt_Hdr = Rx_Hdr;
88350                   	assign CeVld = RxVld;
88351                   	assign Tx_Hdr = u_7c15;
88352                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88353      1/1          		if ( ! Sys_Clk_RstN )
88354      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88355      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88356      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
88357                   	assign RxInt_Head = Rx_Head;
88358                   	assign Tx_Head = u_2594;
88359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88360      1/1          		if ( ! Sys_Clk_RstN )
88361      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88362      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88363      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
88364                   	assign RxInt_Pld = Rx_Pld;
88365                   	assign Tx_Pld = u_ac;
88366                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88367      1/1          		if ( ! Sys_Clk_RstN )
88368      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88369      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88370      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
88371                   	assign RxInt_Tail = Rx_Tail;
88372                   	assign Tx_Tail = u_d95b;
88373                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88374      1/1          		if ( ! Sys_Clk_RstN )
88375      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88376      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88377      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
88378                   	// synopsys translate_off
88379                   	// synthesis translate_off
88380                   	always @( posedge Sys_Clk )
88381      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88382      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88383      <font color = "grey">unreachable  </font>				dontStop = 0;
88384      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88385      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88386      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88387      <font color = "grey">unreachable  </font>					$stop;
88388                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88389                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_203075_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2364.html#inst_tag_203075" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">14</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">14</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_203075_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2364.html#inst_tag_203075" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88344</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88353</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88360</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88367</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88344      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88345      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88346      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88353      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88354      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88355      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
88356      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88361      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88362      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
88363      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88367      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88368      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88369      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
88370      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88374      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88375      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88376      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
88377      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_203076'>
<a name="inst_tag_203076_Line"></a>
<b>Line Coverage for Instance : <a href="mod2364.html#inst_tag_203076" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88344</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88353</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88360</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88367</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88381</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88343                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88344      1/1          		if ( ! Sys_Clk_RstN )
88345      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88346      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88347                   	assign Sys_Pwr_Idle = ~ TxVld;
88348                   	assign Sys_Pwr_WakeUp = 1'b0;
88349                   	assign RxInt_Hdr = Rx_Hdr;
88350                   	assign CeVld = RxVld;
88351                   	assign Tx_Hdr = u_7c15;
88352                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88353      1/1          		if ( ! Sys_Clk_RstN )
88354      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88355      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88356      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
88357                   	assign RxInt_Head = Rx_Head;
88358                   	assign Tx_Head = u_2594;
88359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88360      1/1          		if ( ! Sys_Clk_RstN )
88361      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88362      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88363      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
88364                   	assign RxInt_Pld = Rx_Pld;
88365                   	assign Tx_Pld = u_ac;
88366                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88367      1/1          		if ( ! Sys_Clk_RstN )
88368      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88369      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88370      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
88371                   	assign RxInt_Tail = Rx_Tail;
88372                   	assign Tx_Tail = u_d95b;
88373                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88374      1/1          		if ( ! Sys_Clk_RstN )
88375      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88376      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88377      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
88378                   	// synopsys translate_off
88379                   	// synthesis translate_off
88380                   	always @( posedge Sys_Clk )
88381      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88382      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88383      <font color = "grey">unreachable  </font>				dontStop = 0;
88384      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88385      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88386      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88387      <font color = "grey">unreachable  </font>					$stop;
88388                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88389                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_203076_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2364.html#inst_tag_203076" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">14</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">14</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_203076_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2364.html#inst_tag_203076" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88344</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88353</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88360</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88367</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88344      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88345      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88346      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88353      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88354      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88355      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
88356      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88361      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88362      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
88363      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88367      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88368      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88369      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
88370      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88374      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88375      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88376      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
88377      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_203077'>
<a name="inst_tag_203077_Line"></a>
<b>Line Coverage for Instance : <a href="mod2364.html#inst_tag_203077" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88344</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88353</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88360</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88367</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88381</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88343                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88344      1/1          		if ( ! Sys_Clk_RstN )
88345      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88346      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88347                   	assign Sys_Pwr_Idle = ~ TxVld;
88348                   	assign Sys_Pwr_WakeUp = 1'b0;
88349                   	assign RxInt_Hdr = Rx_Hdr;
88350                   	assign CeVld = RxVld;
88351                   	assign Tx_Hdr = u_7c15;
88352                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88353      1/1          		if ( ! Sys_Clk_RstN )
88354      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88355      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88356      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
88357                   	assign RxInt_Head = Rx_Head;
88358                   	assign Tx_Head = u_2594;
88359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88360      1/1          		if ( ! Sys_Clk_RstN )
88361      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88362      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88363      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
88364                   	assign RxInt_Pld = Rx_Pld;
88365                   	assign Tx_Pld = u_ac;
88366                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88367      1/1          		if ( ! Sys_Clk_RstN )
88368      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88369      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88370      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
88371                   	assign RxInt_Tail = Rx_Tail;
88372                   	assign Tx_Tail = u_d95b;
88373                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88374      1/1          		if ( ! Sys_Clk_RstN )
88375      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88376      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88377      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
88378                   	// synopsys translate_off
88379                   	// synthesis translate_off
88380                   	always @( posedge Sys_Clk )
88381      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88382      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88383      <font color = "grey">unreachable  </font>				dontStop = 0;
88384      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88385      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88386      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88387      <font color = "grey">unreachable  </font>					$stop;
88388                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88389                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_203077_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2364.html#inst_tag_203077" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">14</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">14</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_203077_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2364.html#inst_tag_203077" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88344</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88353</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88360</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88367</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88344      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88345      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88346      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88353      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88354      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88355      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
88356      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88361      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88362      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
88363      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88367      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88368      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88369      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
88370      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88374      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88375      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88376      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
88377      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_203061'>
<a name="inst_tag_203061_Line"></a>
<b>Line Coverage for Instance : <a href="mod2364.html#inst_tag_203061" >config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA0_probe_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88344</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88353</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88360</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88367</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88381</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88343                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88344      1/1          		if ( ! Sys_Clk_RstN )
88345      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88346      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88347                   	assign Sys_Pwr_Idle = ~ TxVld;
88348                   	assign Sys_Pwr_WakeUp = 1'b0;
88349                   	assign RxInt_Hdr = Rx_Hdr;
88350                   	assign CeVld = RxVld;
88351                   	assign Tx_Hdr = u_7c15;
88352                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88353      1/1          		if ( ! Sys_Clk_RstN )
88354      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88355      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88356      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
88357                   	assign RxInt_Head = Rx_Head;
88358                   	assign Tx_Head = u_2594;
88359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88360      1/1          		if ( ! Sys_Clk_RstN )
88361      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88362      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88363      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
88364                   	assign RxInt_Pld = Rx_Pld;
88365                   	assign Tx_Pld = u_ac;
88366                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88367      1/1          		if ( ! Sys_Clk_RstN )
88368      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88369      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88370      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
88371                   	assign RxInt_Tail = Rx_Tail;
88372                   	assign Tx_Tail = u_d95b;
88373                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88374      1/1          		if ( ! Sys_Clk_RstN )
88375      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88376      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88377      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
88378                   	// synopsys translate_off
88379                   	// synthesis translate_off
88380                   	always @( posedge Sys_Clk )
88381      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88382      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88383      <font color = "grey">unreachable  </font>				dontStop = 0;
88384      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88385      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88386      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88387      <font color = "grey">unreachable  </font>					$stop;
88388                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88389                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_203061_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2364.html#inst_tag_203061" >config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA0_probe_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">8</td>
<td class="rt">36.36 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">16</td>
<td class="rt">2.48  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">8</td>
<td class="rt">2.48  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">8</td>
<td class="rt">2.48  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">8</td>
<td class="rt">36.36 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">16</td>
<td class="rt">2.48  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">8</td>
<td class="rt">2.48  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">8</td>
<td class="rt">2.48  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_203061_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2364.html#inst_tag_203061" >config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA0_probe_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88344</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88353</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88360</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88367</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88344      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88345      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88346      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88353      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88354      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88355      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
88356      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88361      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88362      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
88363      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88367      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88368      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88369      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
88370      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88374      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88375      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88376      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
88377      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_203062'>
<a name="inst_tag_203062_Line"></a>
<b>Line Coverage for Instance : <a href="mod2364.html#inst_tag_203062" >config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA1_probe_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88344</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88353</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88360</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88367</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88381</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88343                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88344      1/1          		if ( ! Sys_Clk_RstN )
88345      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88346      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88347                   	assign Sys_Pwr_Idle = ~ TxVld;
88348                   	assign Sys_Pwr_WakeUp = 1'b0;
88349                   	assign RxInt_Hdr = Rx_Hdr;
88350                   	assign CeVld = RxVld;
88351                   	assign Tx_Hdr = u_7c15;
88352                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88353      1/1          		if ( ! Sys_Clk_RstN )
88354      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88355      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88356      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
88357                   	assign RxInt_Head = Rx_Head;
88358                   	assign Tx_Head = u_2594;
88359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88360      1/1          		if ( ! Sys_Clk_RstN )
88361      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88362      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88363      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
88364                   	assign RxInt_Pld = Rx_Pld;
88365                   	assign Tx_Pld = u_ac;
88366                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88367      1/1          		if ( ! Sys_Clk_RstN )
88368      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88369      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88370      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
88371                   	assign RxInt_Tail = Rx_Tail;
88372                   	assign Tx_Tail = u_d95b;
88373                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88374      1/1          		if ( ! Sys_Clk_RstN )
88375      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88376      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88377      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
88378                   	// synopsys translate_off
88379                   	// synthesis translate_off
88380                   	always @( posedge Sys_Clk )
88381      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88382      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88383      <font color = "grey">unreachable  </font>				dontStop = 0;
88384      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88385      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88386      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88387      <font color = "grey">unreachable  </font>					$stop;
88388                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88389                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_203062_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2364.html#inst_tag_203062" >config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA1_probe_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">8</td>
<td class="rt">36.36 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">16</td>
<td class="rt">2.48  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">8</td>
<td class="rt">2.48  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">8</td>
<td class="rt">2.48  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">8</td>
<td class="rt">36.36 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">16</td>
<td class="rt">2.48  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">8</td>
<td class="rt">2.48  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">8</td>
<td class="rt">2.48  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_203062_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2364.html#inst_tag_203062" >config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA1_probe_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88344</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88353</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88360</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88367</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88344      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88345      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88346      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88353      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88354      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88355      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
88356      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88361      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88362      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
88363      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88367      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88368      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88369      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
88370      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88374      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88375      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88376      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
88377      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_203058'>
<a name="inst_tag_203058_Line"></a>
<b>Line Coverage for Instance : <a href="mod2364.html#inst_tag_203058" >config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88344</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88353</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88360</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88367</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88381</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88343                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88344      1/1          		if ( ! Sys_Clk_RstN )
88345      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88346      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88347                   	assign Sys_Pwr_Idle = ~ TxVld;
88348                   	assign Sys_Pwr_WakeUp = 1'b0;
88349                   	assign RxInt_Hdr = Rx_Hdr;
88350                   	assign CeVld = RxVld;
88351                   	assign Tx_Hdr = u_7c15;
88352                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88353      1/1          		if ( ! Sys_Clk_RstN )
88354      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88355      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88356      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
88357                   	assign RxInt_Head = Rx_Head;
88358                   	assign Tx_Head = u_2594;
88359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88360      1/1          		if ( ! Sys_Clk_RstN )
88361      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88362      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88363      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
88364                   	assign RxInt_Pld = Rx_Pld;
88365                   	assign Tx_Pld = u_ac;
88366                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88367      1/1          		if ( ! Sys_Clk_RstN )
88368      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88369      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88370      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
88371                   	assign RxInt_Tail = Rx_Tail;
88372                   	assign Tx_Tail = u_d95b;
88373                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88374      1/1          		if ( ! Sys_Clk_RstN )
88375      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88376      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88377      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
88378                   	// synopsys translate_off
88379                   	// synthesis translate_off
88380                   	always @( posedge Sys_Clk )
88381      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88382      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88383      <font color = "grey">unreachable  </font>				dontStop = 0;
88384      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88385      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88386      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88387      <font color = "grey">unreachable  </font>					$stop;
88388                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88389                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_203058_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2364.html#inst_tag_203058" >config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">48</td>
<td class="rt">7.45  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">28</td>
<td class="rt">8.70  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">20</td>
<td class="rt">6.21  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">48</td>
<td class="rt">7.45  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">28</td>
<td class="rt">8.70  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">20</td>
<td class="rt">6.21  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[66:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[70:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_203058_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2364.html#inst_tag_203058" >config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88344</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88353</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88360</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88367</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88344      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88345      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88346      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88353      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88354      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88355      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
88356      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88361      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88362      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
88363      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88367      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88368      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88369      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
88370      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88374      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88375      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88376      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
88377      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_203069'>
<a name="inst_tag_203069_Line"></a>
<b>Line Coverage for Instance : <a href="mod2364.html#inst_tag_203069" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s1_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88344</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88353</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88360</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88367</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88381</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88343                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88344      1/1          		if ( ! Sys_Clk_RstN )
88345      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88346      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88347                   	assign Sys_Pwr_Idle = ~ TxVld;
88348                   	assign Sys_Pwr_WakeUp = 1'b0;
88349                   	assign RxInt_Hdr = Rx_Hdr;
88350                   	assign CeVld = RxVld;
88351                   	assign Tx_Hdr = u_7c15;
88352                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88353      1/1          		if ( ! Sys_Clk_RstN )
88354      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88355      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88356      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
88357                   	assign RxInt_Head = Rx_Head;
88358                   	assign Tx_Head = u_2594;
88359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88360      1/1          		if ( ! Sys_Clk_RstN )
88361      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88362      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88363      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
88364                   	assign RxInt_Pld = Rx_Pld;
88365                   	assign Tx_Pld = u_ac;
88366                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88367      1/1          		if ( ! Sys_Clk_RstN )
88368      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88369      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88370      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
88371                   	assign RxInt_Tail = Rx_Tail;
88372                   	assign Tx_Tail = u_d95b;
88373                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88374      1/1          		if ( ! Sys_Clk_RstN )
88375      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88376      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88377      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
88378                   	// synopsys translate_off
88379                   	// synthesis translate_off
88380                   	always @( posedge Sys_Clk )
88381      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88382      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88383      <font color = "grey">unreachable  </font>				dontStop = 0;
88384      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88385      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88386      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88387      <font color = "grey">unreachable  </font>					$stop;
88388                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88389                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_203069_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2364.html#inst_tag_203069" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s1_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">62</td>
<td class="rt">9.63  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">35</td>
<td class="rt">10.87 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">27</td>
<td class="rt">8.39  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">62</td>
<td class="rt">9.63  </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">35</td>
<td class="rt">10.87 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">27</td>
<td class="rt">8.39  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[50:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[53:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[65:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69:66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_203069_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2364.html#inst_tag_203069" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s1_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88344</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88353</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88360</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88367</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88344      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88345      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88346      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88353      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88354      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88355      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
88356      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88361      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88362      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
88363      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88367      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88368      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88369      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
88370      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88374      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88375      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88376      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
88377      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_203078'>
<a name="inst_tag_203078_Line"></a>
<b>Line Coverage for Instance : <a href="mod2364.html#inst_tag_203078" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88344</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88353</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88360</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88367</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88381</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88343                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88344      1/1          		if ( ! Sys_Clk_RstN )
88345      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88346      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88347                   	assign Sys_Pwr_Idle = ~ TxVld;
88348                   	assign Sys_Pwr_WakeUp = 1'b0;
88349                   	assign RxInt_Hdr = Rx_Hdr;
88350                   	assign CeVld = RxVld;
88351                   	assign Tx_Hdr = u_7c15;
88352                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88353      1/1          		if ( ! Sys_Clk_RstN )
88354      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88355      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88356      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
88357                   	assign RxInt_Head = Rx_Head;
88358                   	assign Tx_Head = u_2594;
88359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88360      1/1          		if ( ! Sys_Clk_RstN )
88361      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88362      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88363      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
88364                   	assign RxInt_Pld = Rx_Pld;
88365                   	assign Tx_Pld = u_ac;
88366                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88367      1/1          		if ( ! Sys_Clk_RstN )
88368      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88369      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88370      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
88371                   	assign RxInt_Tail = Rx_Tail;
88372                   	assign Tx_Tail = u_d95b;
88373                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88374      1/1          		if ( ! Sys_Clk_RstN )
88375      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88376      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88377      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
88378                   	// synopsys translate_off
88379                   	// synthesis translate_off
88380                   	always @( posedge Sys_Clk )
88381      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88382      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88383      <font color = "grey">unreachable  </font>				dontStop = 0;
88384      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88385      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88386      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88387      <font color = "grey">unreachable  </font>					$stop;
88388                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88389                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_203078_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2364.html#inst_tag_203078" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">64</td>
<td class="rt">9.94  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">36</td>
<td class="rt">11.18 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">28</td>
<td class="rt">8.70  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">64</td>
<td class="rt">9.94  </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">36</td>
<td class="rt">11.18 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">28</td>
<td class="rt">8.70  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[50:47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[53:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[73:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_203078_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2364.html#inst_tag_203078" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88344</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88353</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88360</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88367</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88344      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88345      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88346      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88353      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88354      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88355      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
88356      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88361      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88362      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
88363      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88367      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88368      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88369      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
88370      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88374      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88375      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88376      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
88377      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_203070'>
<a name="inst_tag_203070_Line"></a>
<b>Line Coverage for Instance : <a href="mod2364.html#inst_tag_203070" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s2_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88344</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88353</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88360</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88367</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88381</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88343                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88344      1/1          		if ( ! Sys_Clk_RstN )
88345      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88346      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88347                   	assign Sys_Pwr_Idle = ~ TxVld;
88348                   	assign Sys_Pwr_WakeUp = 1'b0;
88349                   	assign RxInt_Hdr = Rx_Hdr;
88350                   	assign CeVld = RxVld;
88351                   	assign Tx_Hdr = u_7c15;
88352                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88353      1/1          		if ( ! Sys_Clk_RstN )
88354      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88355      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88356      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
88357                   	assign RxInt_Head = Rx_Head;
88358                   	assign Tx_Head = u_2594;
88359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88360      1/1          		if ( ! Sys_Clk_RstN )
88361      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88362      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88363      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
88364                   	assign RxInt_Pld = Rx_Pld;
88365                   	assign Tx_Pld = u_ac;
88366                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88367      1/1          		if ( ! Sys_Clk_RstN )
88368      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88369      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88370      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
88371                   	assign RxInt_Tail = Rx_Tail;
88372                   	assign Tx_Tail = u_d95b;
88373                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88374      1/1          		if ( ! Sys_Clk_RstN )
88375      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88376      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88377      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
88378                   	// synopsys translate_off
88379                   	// synthesis translate_off
88380                   	always @( posedge Sys_Clk )
88381      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88382      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88383      <font color = "grey">unreachable  </font>				dontStop = 0;
88384      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88385      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88386      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88387      <font color = "grey">unreachable  </font>					$stop;
88388                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88389                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_203070_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2364.html#inst_tag_203070" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s2_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">73</td>
<td class="rt">11.34 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">38</td>
<td class="rt">11.80 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">35</td>
<td class="rt">10.87 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">73</td>
<td class="rt">11.34 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">38</td>
<td class="rt">11.80 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">35</td>
<td class="rt">10.87 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[49:44]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[50]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[53:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69:65]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[73:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_203070_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2364.html#inst_tag_203070" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s2_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88344</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88353</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88360</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88367</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88344      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88345      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88346      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88353      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88354      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88355      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
88356      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88361      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88362      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
88363      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88367      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88368      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88369      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
88370      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88374      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88375      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88376      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
88377      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_203073'>
<a name="inst_tag_203073_Line"></a>
<b>Line Coverage for Instance : <a href="mod2364.html#inst_tag_203073" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88344</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88353</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88360</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88367</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88374</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88381</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88343                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88344      1/1          		if ( ! Sys_Clk_RstN )
88345      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88346      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88347                   	assign Sys_Pwr_Idle = ~ TxVld;
88348                   	assign Sys_Pwr_WakeUp = 1'b0;
88349                   	assign RxInt_Hdr = Rx_Hdr;
88350                   	assign CeVld = RxVld;
88351                   	assign Tx_Hdr = u_7c15;
88352                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88353      1/1          		if ( ! Sys_Clk_RstN )
88354      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88355      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88356      1/1          			u_7c15 &lt;= #1.0 ( RxInt_Hdr );
                        MISSING_ELSE
88357                   	assign RxInt_Head = Rx_Head;
88358                   	assign Tx_Head = u_2594;
88359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88360      1/1          		if ( ! Sys_Clk_RstN )
88361      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88362      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88363      1/1          			u_2594 &lt;= #1.0 ( RxInt_Head );
                        MISSING_ELSE
88364                   	assign RxInt_Pld = Rx_Pld;
88365                   	assign Tx_Pld = u_ac;
88366                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88367      1/1          		if ( ! Sys_Clk_RstN )
88368      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88369      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88370      1/1          			u_ac &lt;= #1.0 ( RxInt_Pld );
                        MISSING_ELSE
88371                   	assign RxInt_Tail = Rx_Tail;
88372                   	assign Tx_Tail = u_d95b;
88373                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88374      1/1          		if ( ! Sys_Clk_RstN )
88375      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88376      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88377      1/1          			u_d95b &lt;= #1.0 ( RxInt_Tail );
                        MISSING_ELSE
88378                   	// synopsys translate_off
88379                   	// synthesis translate_off
88380                   	always @( posedge Sys_Clk )
88381      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88382      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88383      <font color = "grey">unreachable  </font>				dontStop = 0;
88384      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88385      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88386      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88387      <font color = "grey">unreachable  </font>					$stop;
88388                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88389                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_203073_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2364.html#inst_tag_203073" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">11</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">73</td>
<td class="rt">11.34 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">62</td>
<td class="rt">19.25 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">11</td>
<td class="rt">3.42  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">11</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">73</td>
<td class="rt">11.34 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">62</td>
<td class="rt">19.25 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">11</td>
<td class="rt">3.42  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[10:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[16:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[28:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[30:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[36:31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[40:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[46:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[58:47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[63:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[66:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[72:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[10:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[16:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[28:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[30:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[36:31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[40:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[46:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[51:47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[58:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[63:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[66:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[72:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_203073_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2364.html#inst_tag_203073" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88344</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88353</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88360</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88367</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88374</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88344      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88345      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88346      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88353      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88354      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88355      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "green">-2-</font>  
88356      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88361      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88362      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "green">-2-</font>  
88363      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88367      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88368      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88369      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "green">-2-</font>  
88370      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88374      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88375      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88376      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "green">-2-</font>  
88377      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_203060'>
<a name="inst_tag_203060_Line"></a>
<b>Line Coverage for Instance : <a href="mod2364.html#inst_tag_203060" >config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_gbe_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88344</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88353</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88360</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88367</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88374</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88381</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88343                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88344      1/1          		if ( ! Sys_Clk_RstN )
88345      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88346      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88347                   	assign Sys_Pwr_Idle = ~ TxVld;
88348                   	assign Sys_Pwr_WakeUp = 1'b0;
88349                   	assign RxInt_Hdr = Rx_Hdr;
88350                   	assign CeVld = RxVld;
88351                   	assign Tx_Hdr = u_7c15;
88352                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88353      1/1          		if ( ! Sys_Clk_RstN )
88354      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88355      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88356      1/1          			u_7c15 &lt;= #1.0 ( RxInt_Hdr );
                        MISSING_ELSE
88357                   	assign RxInt_Head = Rx_Head;
88358                   	assign Tx_Head = u_2594;
88359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88360      1/1          		if ( ! Sys_Clk_RstN )
88361      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88362      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88363      1/1          			u_2594 &lt;= #1.0 ( RxInt_Head );
                        MISSING_ELSE
88364                   	assign RxInt_Pld = Rx_Pld;
88365                   	assign Tx_Pld = u_ac;
88366                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88367      1/1          		if ( ! Sys_Clk_RstN )
88368      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88369      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88370      1/1          			u_ac &lt;= #1.0 ( RxInt_Pld );
                        MISSING_ELSE
88371                   	assign RxInt_Tail = Rx_Tail;
88372                   	assign Tx_Tail = u_d95b;
88373                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88374      1/1          		if ( ! Sys_Clk_RstN )
88375      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88376      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88377      1/1          			u_d95b &lt;= #1.0 ( RxInt_Tail );
                        MISSING_ELSE
88378                   	// synopsys translate_off
88379                   	// synthesis translate_off
88380                   	always @( posedge Sys_Clk )
88381      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88382      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88383      <font color = "grey">unreachable  </font>				dontStop = 0;
88384      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88385      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88386      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88387      <font color = "grey">unreachable  </font>					$stop;
88388                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88389                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_203060_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2364.html#inst_tag_203060" >config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_gbe_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">11</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">93</td>
<td class="rt">14.44 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">57</td>
<td class="rt">17.70 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">36</td>
<td class="rt">11.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">11</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">93</td>
<td class="rt">14.44 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">57</td>
<td class="rt">17.70 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">36</td>
<td class="rt">11.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[66:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69:68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[51:47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[55:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[66:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_203060_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2364.html#inst_tag_203060" >config_ss_tb.DUT.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_gbe_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88344</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88353</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88360</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88367</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88374</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88344      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88345      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88346      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88353      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88354      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88355      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "green">-2-</font>  
88356      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88361      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88362      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "green">-2-</font>  
88363      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88367      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88368      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88369      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "green">-2-</font>  
88370      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88374      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88375      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88376      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "green">-2-</font>  
88377      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_203071'>
<a name="inst_tag_203071_Line"></a>
<b>Line Coverage for Instance : <a href="mod2364.html#inst_tag_203071" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s3_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88344</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88353</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88360</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88367</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88374</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88381</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88343                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88344      1/1          		if ( ! Sys_Clk_RstN )
88345      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88346      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88347                   	assign Sys_Pwr_Idle = ~ TxVld;
88348                   	assign Sys_Pwr_WakeUp = 1'b0;
88349                   	assign RxInt_Hdr = Rx_Hdr;
88350                   	assign CeVld = RxVld;
88351                   	assign Tx_Hdr = u_7c15;
88352                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88353      1/1          		if ( ! Sys_Clk_RstN )
88354      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88355      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88356      1/1          			u_7c15 &lt;= #1.0 ( RxInt_Hdr );
                        MISSING_ELSE
88357                   	assign RxInt_Head = Rx_Head;
88358                   	assign Tx_Head = u_2594;
88359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88360      1/1          		if ( ! Sys_Clk_RstN )
88361      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88362      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88363      1/1          			u_2594 &lt;= #1.0 ( RxInt_Head );
                        MISSING_ELSE
88364                   	assign RxInt_Pld = Rx_Pld;
88365                   	assign Tx_Pld = u_ac;
88366                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88367      1/1          		if ( ! Sys_Clk_RstN )
88368      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88369      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88370      1/1          			u_ac &lt;= #1.0 ( RxInt_Pld );
                        MISSING_ELSE
88371                   	assign RxInt_Tail = Rx_Tail;
88372                   	assign Tx_Tail = u_d95b;
88373                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88374      1/1          		if ( ! Sys_Clk_RstN )
88375      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88376      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88377      1/1          			u_d95b &lt;= #1.0 ( RxInt_Tail );
                        MISSING_ELSE
88378                   	// synopsys translate_off
88379                   	// synthesis translate_off
88380                   	always @( posedge Sys_Clk )
88381      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88382      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88383      <font color = "grey">unreachable  </font>				dontStop = 0;
88384      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88385      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88386      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88387      <font color = "grey">unreachable  </font>					$stop;
88388                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88389                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_203071_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2364.html#inst_tag_203071" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s3_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">11</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">132</td>
<td class="rt">20.50 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">83</td>
<td class="rt">25.78 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">49</td>
<td class="rt">15.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">11</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">132</td>
<td class="rt">20.50 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">83</td>
<td class="rt">25.78 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">49</td>
<td class="rt">15.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[25:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[29:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[36:33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[40:39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[50:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[53:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[63:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[74:70]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[18:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[25:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[31:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[36:33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[46:39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[51:47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[55:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[58]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[62:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[72:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_203071_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2364.html#inst_tag_203071" >config_ss_tb.DUT.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s3_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88344</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88353</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88360</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88367</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88374</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88344      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88345      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88346      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88353      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88354      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88355      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "green">-2-</font>  
88356      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88361      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88362      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "green">-2-</font>  
88363      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88367      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88368      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88369      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "green">-2-</font>  
88370      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88374      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88375      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88376      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "green">-2-</font>  
88377      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_203064'>
<a name="inst_tag_203064_Line"></a>
<b>Line Coverage for Instance : <a href="mod2364.html#inst_tag_203064" >config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_fpga_ahb_s0_T_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88344</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88353</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88360</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88367</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88374</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88381</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88343                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88344      1/1          		if ( ! Sys_Clk_RstN )
88345      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88346      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88347                   	assign Sys_Pwr_Idle = ~ TxVld;
88348                   	assign Sys_Pwr_WakeUp = 1'b0;
88349                   	assign RxInt_Hdr = Rx_Hdr;
88350                   	assign CeVld = RxVld;
88351                   	assign Tx_Hdr = u_7c15;
88352                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88353      1/1          		if ( ! Sys_Clk_RstN )
88354      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88355      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88356      1/1          			u_7c15 &lt;= #1.0 ( RxInt_Hdr );
                        MISSING_ELSE
88357                   	assign RxInt_Head = Rx_Head;
88358                   	assign Tx_Head = u_2594;
88359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88360      1/1          		if ( ! Sys_Clk_RstN )
88361      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88362      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88363      1/1          			u_2594 &lt;= #1.0 ( RxInt_Head );
                        MISSING_ELSE
88364                   	assign RxInt_Pld = Rx_Pld;
88365                   	assign Tx_Pld = u_ac;
88366                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88367      1/1          		if ( ! Sys_Clk_RstN )
88368      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88369      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88370      1/1          			u_ac &lt;= #1.0 ( RxInt_Pld );
                        MISSING_ELSE
88371                   	assign RxInt_Tail = Rx_Tail;
88372                   	assign Tx_Tail = u_d95b;
88373                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88374      1/1          		if ( ! Sys_Clk_RstN )
88375      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88376      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88377      1/1          			u_d95b &lt;= #1.0 ( RxInt_Tail );
                        MISSING_ELSE
88378                   	// synopsys translate_off
88379                   	// synthesis translate_off
88380                   	always @( posedge Sys_Clk )
88381      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88382      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88383      <font color = "grey">unreachable  </font>				dontStop = 0;
88384      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88385      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88386      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88387      <font color = "grey">unreachable  </font>					$stop;
88388                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88389                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_203064_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2364.html#inst_tag_203064" >config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_fpga_ahb_s0_T_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">138</td>
<td class="rt">21.43 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">88</td>
<td class="rt">27.33 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">50</td>
<td class="rt">15.53 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">138</td>
<td class="rt">21.43 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">88</td>
<td class="rt">27.33 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">50</td>
<td class="rt">15.53 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[28:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[36:33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[40:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[48:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[51:49]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[52]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[61:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[63]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[65:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[66]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69:68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[71:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[72]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75:73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[28:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[36:33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[40:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[48:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[51:49]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[55:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[61:58]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[65:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[71:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_203064_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2364.html#inst_tag_203064" >config_ss_tb.DUT.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_fpga_ahb_s0_T_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88344</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88353</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88360</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88367</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88374</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88344      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88345      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88346      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88353      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88354      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88355      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "green">-2-</font>  
88356      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88361      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88362      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "green">-2-</font>  
88363      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88367      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88368      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88369      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "green">-2-</font>  
88370      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88374      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88375      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88376      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "green">-2-</font>  
88377      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_203057">
    <li>
      <a href="#inst_tag_203057_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_203057_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_203057_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_203058">
    <li>
      <a href="#inst_tag_203058_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_203058_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_203058_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_203059">
    <li>
      <a href="#inst_tag_203059_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_203059_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_203059_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_203060">
    <li>
      <a href="#inst_tag_203060_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_203060_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_203060_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_203061">
    <li>
      <a href="#inst_tag_203061_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_203061_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_203061_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_203062">
    <li>
      <a href="#inst_tag_203062_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_203062_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_203062_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_203063">
    <li>
      <a href="#inst_tag_203063_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_203063_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_203063_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_203064">
    <li>
      <a href="#inst_tag_203064_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_203064_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_203064_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_203065">
    <li>
      <a href="#inst_tag_203065_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_203065_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_203065_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_203066">
    <li>
      <a href="#inst_tag_203066_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_203066_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_203066_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_203067">
    <li>
      <a href="#inst_tag_203067_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_203067_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_203067_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_203068">
    <li>
      <a href="#inst_tag_203068_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_203068_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_203068_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_203069">
    <li>
      <a href="#inst_tag_203069_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_203069_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_203069_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_203070">
    <li>
      <a href="#inst_tag_203070_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_203070_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_203070_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_203071">
    <li>
      <a href="#inst_tag_203071_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_203071_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_203071_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_203072">
    <li>
      <a href="#inst_tag_203072_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_203072_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_203072_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_203073">
    <li>
      <a href="#inst_tag_203073_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_203073_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_203073_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_203074">
    <li>
      <a href="#inst_tag_203074_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_203074_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_203074_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_203075">
    <li>
      <a href="#inst_tag_203075_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_203075_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_203075_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_203076">
    <li>
      <a href="#inst_tag_203076_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_203076_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_203076_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_203077">
    <li>
      <a href="#inst_tag_203077_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_203077_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_203077_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_203078">
    <li>
      <a href="#inst_tag_203078_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_203078_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_203078_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_F_6ed51eef_A7674110">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
