

================================================================
== Vitis HLS Report for 'master_fix'
================================================================
* Date:           Wed Aug 17 18:09:53 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.37 ns|  7.561 ns|     2.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5128|     5128|  53.177 us|  53.177 us|  5129|  5129|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                       |                                                            |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                                Instance                               |                           Module                           |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_convolution1_fix_fu_821                                            |convolution1_fix                                            |     3109|     3109|  32.240 us|  32.240 us|  3109|  3109|       no|
        |grp_convolution2_fix_fu_855                                            |convolution2_fix                                            |      730|      730|   7.570 us|   7.570 us|   730|   730|       no|
        |grp_master_fix_Pipeline_MaxPool2_Loop_Operations_MaxPool2_Loop_fu_927  |master_fix_Pipeline_MaxPool2_Loop_Operations_MaxPool2_Loop  |      684|      684|   7.093 us|   7.093 us|   684|   684|       no|
        |grp_dense1_fix_fu_933                                                  |dense1_fix                                                  |      358|      358|   3.712 us|   3.712 us|   358|   358|       no|
        |grp_master_fix_Pipeline_Dense2_Loop_fu_1389                            |master_fix_Pipeline_Dense2_Loop                             |       23|       23|   0.239 us|   0.239 us|    23|    23|       no|
        |grp_master_fix_Pipeline_Initialization_SoftMax_Loop_fu_1415            |master_fix_Pipeline_Initialization_SoftMax_Loop             |       10|       10|   0.104 us|   0.104 us|    10|    10|       no|
        |grp_master_fix_Pipeline_Operations_SoftMax_Loop_fu_1427                |master_fix_Pipeline_Operations_SoftMax_Loop                 |       84|       84|   0.871 us|   0.871 us|    84|    84|       no|
        +-----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Accumulation_SoftMax_Loop  |      108|      108|        27|          -|          -|     4|        no|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     20|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|  694|  126981|  75442|    -|
|Memory           |       34|    -|      70|      9|    0|
|Multiplexer      |        -|    -|       -|    781|    -|
|Register         |        -|    -|     939|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       34|  694|  127990|  76252|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       12|  315|     120|    143|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------+------------------------------------------------------------+---------+-----+-------+-------+-----+
    |                                Instance                               |                           Module                           | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-----------------------------------------------------------------------+------------------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_convolution1_fix_fu_821                                            |convolution1_fix                                            |        0|   25|   6209|   5283|    0|
    |grp_convolution2_fix_fu_855                                            |convolution2_fix                                            |        0|  128|  19378|  14358|    0|
    |dadd_64ns_64ns_64_7_full_dsp_1_U1039                                   |dadd_64ns_64ns_64_7_full_dsp_1                              |        0|    3|    630|   1141|    0|
    |grp_dense1_fix_fu_933                                                  |dense1_fix                                                  |        0|  448|  91088|  45796|    0|
    |dexp_64ns_64ns_64_18_full_dsp_1_U1040                                  |dexp_64ns_64ns_64_18_full_dsp_1                             |        0|   26|   1549|   2599|    0|
    |grp_master_fix_Pipeline_Dense2_Loop_fu_1389                            |master_fix_Pipeline_Dense2_Loop                             |        0|    0|   3159|   2414|    0|
    |grp_master_fix_Pipeline_Initialization_SoftMax_Loop_fu_1415            |master_fix_Pipeline_Initialization_SoftMax_Loop             |        0|    0|    914|   1915|    0|
    |grp_master_fix_Pipeline_MaxPool2_Loop_Operations_MaxPool2_Loop_fu_927  |master_fix_Pipeline_MaxPool2_Loop_Operations_MaxPool2_Loop  |        0|    0|    401|    446|    0|
    |grp_master_fix_Pipeline_Operations_SoftMax_Loop_fu_1427                |master_fix_Pipeline_Operations_SoftMax_Loop                 |        0|    0|    421|    110|    0|
    |mul_36s_35ns_55_2_1_U1042                                              |mul_36s_35ns_55_2_1                                         |        0|    4|    202|     85|    0|
    |mul_36s_35ns_55_2_1_U1043                                              |mul_36s_35ns_55_2_1                                         |        0|    4|    202|     85|    0|
    |mul_36s_35ns_55_2_1_U1044                                              |mul_36s_35ns_55_2_1                                         |        0|    4|    202|     85|    0|
    |mul_36s_35ns_55_2_1_U1045                                              |mul_36s_35ns_55_2_1                                         |        0|    4|    202|     85|    0|
    |mul_36s_35ns_55_2_1_U1046                                              |mul_36s_35ns_55_2_1                                         |        0|    4|    202|     85|    0|
    |mul_36s_35ns_55_2_1_U1047                                              |mul_36s_35ns_55_2_1                                         |        0|    4|    202|     85|    0|
    |mul_36s_35ns_55_2_1_U1048                                              |mul_36s_35ns_55_2_1                                         |        0|    4|    202|     85|    0|
    |mul_36s_35ns_55_2_1_U1049                                              |mul_36s_35ns_55_2_1                                         |        0|    4|    202|     85|    0|
    |mul_36s_35ns_55_2_1_U1050                                              |mul_36s_35ns_55_2_1                                         |        0|    4|    202|     85|    0|
    |mul_36s_35ns_55_2_1_U1051                                              |mul_36s_35ns_55_2_1                                         |        0|    4|    202|     85|    0|
    |mul_36s_35ns_55_2_1_U1052                                              |mul_36s_35ns_55_2_1                                         |        0|    4|    202|     85|    0|
    |mul_36s_35ns_55_2_1_U1053                                              |mul_36s_35ns_55_2_1                                         |        0|    4|    202|     85|    0|
    |mul_36s_35ns_55_2_1_U1054                                              |mul_36s_35ns_55_2_1                                         |        0|    4|    202|     85|    0|
    |mul_36s_35ns_55_2_1_U1055                                              |mul_36s_35ns_55_2_1                                         |        0|    4|    202|     85|    0|
    |mul_36s_35ns_55_2_1_U1056                                              |mul_36s_35ns_55_2_1                                         |        0|    4|    202|     85|    0|
    |mul_36s_35ns_55_2_1_U1057                                              |mul_36s_35ns_55_2_1                                         |        0|    4|    202|     85|    0|
    |mux_42_64_1_1_U1041                                                    |mux_42_64_1_1                                               |        0|    0|      0|     20|    0|
    +-----------------------------------------------------------------------+------------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                                  |                                                            |        0|  694| 126981|  75442|    0|
    +-----------------------------------------------------------------------+------------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+----------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |  Module  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------+---------+----+----+-----+------+-----+------+-------------+
    |conv2_0_U   |conv2_0   |        2|   0|   0|    0|   672|   35|     1|        23520|
    |den1_0_U    |den1_0    |        0|  70|   9|    0|    16|   35|     1|          560|
    |max1_V_0_U  |max1_V_0  |       30|   0|   0|    0|   336|   36|     1|        12096|
    |max2_V_0_U  |max2_V_0  |        2|   0|   0|    0|   224|   35|     1|         7840|
    +------------+----------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |          |       34|  70|   9|    0|  1248|  141|     4|        44016|
    +------------+----------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln316_fu_1505_p2   |         +|   0|  0|  11|           3|           1|
    |icmp_ln316_fu_1499_p2  |      icmp|   0|  0|   9|           3|           4|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  20|           6|           5|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  217|         50|    1|         50|
    |conv2_0_address0   |   14|          3|   10|         30|
    |conv2_0_ce0        |   14|          3|    1|          3|
    |conv2_0_we0        |    9|          2|    1|          2|
    |den1_0_address0    |   53|         10|    4|         40|
    |den1_0_address1    |   48|          9|    4|         36|
    |den1_0_ce0         |   14|          3|    1|          3|
    |den1_0_we0         |    9|          2|    1|          2|
    |grp_fu_1442_ce     |    9|          2|    1|          2|
    |grp_fu_1442_p1     |   14|          3|   64|        192|
    |grp_fu_1798_ce     |    9|          2|    1|          2|
    |grp_fu_1802_ce     |    9|          2|    1|          2|
    |grp_fu_1806_ce     |    9|          2|    1|          2|
    |grp_fu_1810_ce     |    9|          2|    1|          2|
    |grp_fu_1814_ce     |    9|          2|    1|          2|
    |grp_fu_1818_ce     |    9|          2|    1|          2|
    |grp_fu_1822_ce     |    9|          2|    1|          2|
    |grp_fu_1826_ce     |    9|          2|    1|          2|
    |grp_fu_1830_ce     |    9|          2|    1|          2|
    |grp_fu_1834_ce     |    9|          2|    1|          2|
    |grp_fu_1838_ce     |    9|          2|    1|          2|
    |grp_fu_1842_ce     |    9|          2|    1|          2|
    |grp_fu_1846_ce     |    9|          2|    1|          2|
    |grp_fu_1850_ce     |    9|          2|    1|          2|
    |grp_fu_1854_ce     |    9|          2|    1|          2|
    |grp_fu_1858_ce     |    9|          2|    1|          2|
    |i_fu_632           |    9|          2|    3|          6|
    |max1_V_0_address0  |   14|          3|    9|         27|
    |max1_V_0_ce0       |   14|          3|    1|          3|
    |max1_V_0_ce1       |    9|          2|    1|          2|
    |max1_V_0_ce10      |    9|          2|    1|          2|
    |max1_V_0_ce11      |    9|          2|    1|          2|
    |max1_V_0_ce12      |    9|          2|    1|          2|
    |max1_V_0_ce13      |    9|          2|    1|          2|
    |max1_V_0_ce14      |    9|          2|    1|          2|
    |max1_V_0_ce15      |    9|          2|    1|          2|
    |max1_V_0_ce2       |    9|          2|    1|          2|
    |max1_V_0_ce3       |    9|          2|    1|          2|
    |max1_V_0_ce4       |    9|          2|    1|          2|
    |max1_V_0_ce5       |    9|          2|    1|          2|
    |max1_V_0_ce6       |    9|          2|    1|          2|
    |max1_V_0_ce7       |    9|          2|    1|          2|
    |max1_V_0_ce8       |    9|          2|    1|          2|
    |max1_V_0_ce9       |    9|          2|    1|          2|
    |max1_V_0_we0       |    9|          2|    1|          2|
    |max2_V_0_address0  |   14|          3|    8|         24|
    |max2_V_0_ce0       |   14|          3|    1|          3|
    |max2_V_0_ce1       |    9|          2|    1|          2|
    |max2_V_0_we0       |    9|          2|    1|          2|
    |sum_fu_628         |    9|          2|   64|        128|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  781|        171|  208|        619|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                        | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                           |  49|   0|   49|          0|
    |den1_0_load_10_reg_1706                                                             |  35|   0|   35|          0|
    |den1_0_load_11_reg_1711                                                             |  35|   0|   35|          0|
    |den1_0_load_12_reg_1726                                                             |  35|   0|   35|          0|
    |den1_0_load_13_reg_1731                                                             |  35|   0|   35|          0|
    |den1_0_load_14_reg_1746                                                             |  35|   0|   35|          0|
    |den1_0_load_15_reg_1751                                                             |  35|   0|   35|          0|
    |den1_0_load_1_reg_1611                                                              |  35|   0|   35|          0|
    |den1_0_load_2_reg_1626                                                              |  35|   0|   35|          0|
    |den1_0_load_3_reg_1631                                                              |  35|   0|   35|          0|
    |den1_0_load_4_reg_1646                                                              |  35|   0|   35|          0|
    |den1_0_load_5_reg_1651                                                              |  35|   0|   35|          0|
    |den1_0_load_6_reg_1666                                                              |  35|   0|   35|          0|
    |den1_0_load_7_reg_1671                                                              |  35|   0|   35|          0|
    |den1_0_load_8_reg_1686                                                              |  35|   0|   35|          0|
    |den1_0_load_9_reg_1691                                                              |  35|   0|   35|          0|
    |den1_0_load_reg_1606                                                                |  35|   0|   35|          0|
    |grp_convolution1_fix_fu_821_ap_start_reg                                            |   1|   0|    1|          0|
    |grp_convolution2_fix_fu_855_ap_start_reg                                            |   1|   0|    1|          0|
    |grp_dense1_fix_fu_933_ap_start_reg                                                  |   1|   0|    1|          0|
    |grp_master_fix_Pipeline_Dense2_Loop_fu_1389_ap_start_reg                            |   1|   0|    1|          0|
    |grp_master_fix_Pipeline_Initialization_SoftMax_Loop_fu_1415_ap_start_reg            |   1|   0|    1|          0|
    |grp_master_fix_Pipeline_MaxPool2_Loop_Operations_MaxPool2_Loop_fu_927_ap_start_reg  |   1|   0|    1|          0|
    |grp_master_fix_Pipeline_Operations_SoftMax_Loop_fu_1427_ap_start_reg                |   1|   0|    1|          0|
    |i_fu_632                                                                            |   3|   0|    3|          0|
    |reg_1452                                                                            |  64|   0|   64|          0|
    |sum_1_reg_1793                                                                      |  64|   0|   64|          0|
    |sum_fu_628                                                                          |  64|   0|   64|          0|
    |tmp_1_reg_1788                                                                      |  64|   0|   64|          0|
    |tmp_s_reg_1783                                                                      |  64|   0|   64|          0|
    +------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                               | 939|   0|  939|          0|
    +------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|    master_fix|  return value|
|input_r_address0  |  out|    9|   ap_memory|       input_r|         array|
|input_r_ce0       |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0        |   in|   16|   ap_memory|       input_r|         array|
|out_r_address0    |  out|    2|   ap_memory|         out_r|         array|
|out_r_ce0         |  out|    1|   ap_memory|         out_r|         array|
|out_r_we0         |  out|    1|   ap_memory|         out_r|         array|
|out_r_d0          |  out|   32|   ap_memory|         out_r|         array|
+------------------+-----+-----+------------+--------------+--------------+

