// Seed: 3385907097
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  tri id_11;
  assign id_11 = 1'b0;
  wire id_12;
  assign id_11 = id_11 ~^ id_6 - {id_6, 1'h0};
  tri id_13 = id_5 == id_7;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input supply1 id_2
    , id_4
);
  always @(*) begin : LABEL_0
    disable id_5;
  end
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_5
  );
endmodule
