
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /usr/cots/xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/usr/cots/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'dnguye22' on host 'vm-hw03.eecs.tufts.edu' (Linux_x86_64 version 4.18.0-477.10.1.el8_8.x86_64) on Fri Jul 07 23:38:52 EDT 2023
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.8 (Ootpa)"
INFO: [HLS 200-10] In directory '/h/dnguye22/Documents/largermaps/types_standard'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/h/dnguye22/Documents/largermaps/types_standard/proj_types_standard'.
INFO: [HLS 200-10] Adding design file 'types_standard.c' to the project
INFO: [HLS 200-10] Adding test bench file 'types_standard_test.c' to the project
INFO: [HLS 200-10] Adding test bench file 'result.golden.dat' to the project
INFO: [HLS 200-10] Opening and resetting solution '/h/dnguye22/Documents/largermaps/types_standard/proj_types_standard/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling(apcc) ../../../../types_standard_test.c in debug mode
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/usr/cots/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'dnguye22' on host 'vm-hw03.eecs.tufts.edu' (Linux_x86_64 version 4.18.0-477.10.1.el8_8.x86_64) on Fri Jul 07 23:38:57 EDT 2023
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.8 (Ootpa)"
INFO: [HLS 200-10] In directory '/h/dnguye22/Documents/largermaps/types_standard/proj_types_standard/solution1/csim/build'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_dnguye22/18980931688787537552261
INFO: [APCC 202-1] APCC is done.
   Compiling(apcc) ../../../../types_standard.c in debug mode
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/usr/cots/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'dnguye22' on host 'vm-hw03.eecs.tufts.edu' (Linux_x86_64 version 4.18.0-477.10.1.el8_8.x86_64) on Fri Jul 07 23:39:07 EDT 2023
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.8 (Ootpa)"
INFO: [HLS 200-10] In directory '/h/dnguye22/Documents/largermaps/types_standard/proj_types_standard/solution1/csim/build'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_dnguye22/18982261688787547117391
INFO: [APCC 202-1] APCC is done.
   Generating csim.exe
out1: 46.00; out2: 25.00; out3: 117.00; out4: 1.00 
out1: 72.00; out2: 27.00; out3: 78.33; out4: 0.00 
out1: 100.00; out2: 29.00; out3: 59.00; out4: 3.00 
out1: 130.00; out2: 31.00; out3: 47.40; out4: 3.00 
out1: 162.00; out2: 33.00; out3: 39.67; out4: 3.00 
out1: 196.00; out2: 35.00; out3: 34.14; out4: 5.00 
out1: 232.00; out2: 37.00; out3: 30.00; out4: 7.00 
out1: 270.00; out2: 39.00; out3: 26.78; out4: 3.00 
out1: 310.00; out2: 41.00; out3: 24.20; out4: 3.00 
out1_error: 0.00, out2_error: 0.00, out3_error: 0.28, out4_error: 0.11 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'types_standard.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1103.988 ; gain = 459.035 ; free physical = 1812 ; free virtual = 7916
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1103.988 ; gain = 459.035 ; free physical = 1812 ; free virtual = 7916
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 1103.988 ; gain = 459.035 ; free physical = 1794 ; free virtual = 7901
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'fmdrmd::generic_fmod<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:290) automatically.
INFO: [XFORM 203-602] Inlining function 'fmod' into 'types_standard' (types_standard.c:110) automatically.
WARNING: [SYNCHK 200-23] /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:308: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 1103.988 ; gain = 459.035 ; free physical = 1781 ; free virtual = 7890
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'fmdrmd::generic_fmod<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:290) automatically.
INFO: [XFORM 203-602] Inlining function 'fmod' into 'types_standard' (types_standard.c:110) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:338:7) to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:337:32) in function 'fmdrmd::generic_fmod<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:305:6) to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:337:7) in function 'fmdrmd::generic_fmod<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:353:9) to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:364:9) in function 'fmdrmd::generic_fmod<double>'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 1168.734 ; gain = 523.781 ; free physical = 1745 ; free virtual = 7856
WARNING: [XFORM 203-631] Renaming function 'fmdrmd::generic_fmod<double>' to 'generic_fmod<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:254)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 1168.734 ; gain = 523.781 ; free physical = 1731 ; free virtual = 7843
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'types_standard' ...
WARNING: [SYN 201-103] Legalizing function name 'generic_fmod<double>' to 'generic_fmod_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_fmod_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.86 seconds; current allocated memory: 168.181 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 168.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'types_standard' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 169.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 169.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_fmod_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_fmod_double_s'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 170.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'types_standard' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'types_standard/inA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'types_standard/inB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'types_standard/inC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'types_standard/inD' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'types_standard/out1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'types_standard/out2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'types_standard/out3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'types_standard/out4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'types_standard' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'types_standard_dadd_64ns_64ns_64_5_full_dsp_1' to 'types_standard_dabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'types_standard_dmul_64ns_64ns_64_5_max_dsp_1' to 'types_standard_dmcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'types_standard_ddiv_64ns_64ns_64_22_1' to 'types_standard_dddEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'types_standard_dabkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'types_standard_dddEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'types_standard_dmcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'types_standard'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 173.810 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 300.30 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 1168.734 ; gain = 523.781 ; free physical = 1716 ; free virtual = 7832
INFO: [VHDL 208-304] Generating VHDL RTL for types_standard.
INFO: [VLOG 209-307] Generating Verilog RTL for types_standard.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/usr/cots/xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_types_standard.cpp
   Compiling (apcc) types_standard.c_pre.c.tb.c
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/usr/cots/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'dnguye22' on host 'vm-hw03.eecs.tufts.edu' (Linux_x86_64 version 4.18.0-477.10.1.el8_8.x86_64) on Fri Jul 07 23:39:42 EDT 2023
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.8 (Ootpa)"
INFO: [HLS 200-10] In directory '/h/dnguye22/Documents/largermaps/types_standard/proj_types_standard/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_dnguye22/18984361688787582728042
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) types_standard_test.c_pre.c.tb.c
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/usr/cots/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'dnguye22' on host 'vm-hw03.eecs.tufts.edu' (Linux_x86_64 version 4.18.0-477.10.1.el8_8.x86_64) on Fri Jul 07 23:39:50 EDT 2023
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.8 (Ootpa)"
INFO: [HLS 200-10] In directory '/h/dnguye22/Documents/largermaps/types_standard/proj_types_standard/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_dnguye22/18985651688787590093896
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
out1: 46.00; out2: 25.00; out3: 117.00; out4: 1.00 
out1: 72.00; out2: 27.00; out3: 78.33; out4: 0.00 
out1: 100.00; out2: 29.00; out3: 59.00; out4: 3.00 
out1: 130.00; out2: 31.00; out3: 47.40; out4: 3.00 
out1: 162.00; out2: 33.00; out3: 39.67; out4: 3.00 
out1: 196.00; out2: 35.00; out3: 34.14; out4: 5.00 
out1: 232.00; out2: 37.00; out3: 30.00; out4: 7.00 
out1: 270.00; out2: 39.00; out3: 26.78; out4: 3.00 
out1: 310.00; out2: 41.00; out3: 24.20; out4: 3.00 
out1_error: 0.00, out2_error: 0.00, out3_error: 0.28, out4_error: 0.11 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'types_standard_ap_dmul_3_max_dsp_64'. Failed to generate 'Synthesis Wrapper' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
 ERROR: "Run Vivado failed"
 ERROR: "Run Vivado failed"
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
11
    while executing
"source run_hls.tcl"
    invoked from within
"hls::main run_hls.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$args"
    (procedure "hls_proc" line 5)
    invoked from within
"hls_proc $argv"
INFO: [HLS 200-112] Total elapsed time: 97.13 seconds; peak allocated memory: 173.810 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Jul  7 23:40:29 2023...
