{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 02 15:55:21 2017 " "Info: Processing started: Thu Nov 02 15:55:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Q6_37 -c Q6_37 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Q6_37 -c Q6_37" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q6_37.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file q6_37.v" { { "Info" "ISGN_ENTITY_NAME" "1 Q6_37 " "Info: Found entity 1: Q6_37" {  } { { "Q6_37.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Q6_37/Q6_37.v" 56 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Q6_37 " "Info: Elaborating entity \"Q6_37\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Q6_37.v(67) " "Warning (10235): Verilog HDL Always Construct warning at Q6_37.v(67): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Q6_37.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Q6_37/Q6_37.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B Q6_37.v(67) " "Warning (10235): Verilog HDL Always Construct warning at Q6_37.v(67): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Q6_37.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Q6_37/Q6_37.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Q6_37.v(68) " "Warning (10235): Verilog HDL Always Construct warning at Q6_37.v(68): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Q6_37.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Q6_37/Q6_37.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Q6_37.v(69) " "Warning (10235): Verilog HDL Always Construct warning at Q6_37.v(69): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Q6_37.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Q6_37/Q6_37.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B Q6_37.v(69) " "Warning (10235): Verilog HDL Always Construct warning at Q6_37.v(69): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Q6_37.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Q6_37/Q6_37.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Q6_37.v(70) " "Warning (10235): Verilog HDL Always Construct warning at Q6_37.v(70): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Q6_37.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Q6_37/Q6_37.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Info: Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Info: Implemented 15 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "273 " "Info: Peak virtual memory: 273 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 02 15:55:24 2017 " "Info: Processing ended: Thu Nov 02 15:55:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
