############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 2014 Xilinx Inc. All rights reserved.
############################################################
open_project vectoradd_prj
set_top vectoradd
add_files vectoradd_top.c
open_solution "solution1"
set_part {xc7vx485tffg1761-2}
create_clock -period 10 -name default
source "./vectoradd_prj/solution1/directives.tcl"
#csim_design
csynth_design
#cosim_design
export_design -format syn_dcp
