{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1443357876373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443357876374 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 27 14:44:35 2015 " "Processing started: Sun Sep 27 14:44:35 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443357876374 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1443357876374 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta de2i_150_qsys_pcie -c de2i_150_qsys_pcie " "Command: quartus_sta de2i_150_qsys_pcie -c de2i_150_qsys_pcie" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1443357876375 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1443357876426 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1443357877469 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1443357877575 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1443357877575 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1443357880067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1443357880067 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1443357880067 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1443357880067 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'de2i_150_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1443357880231 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc " "Reading SDC File: 'de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1443357880354 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 14 *refclk_export port or pin or register or keeper or net " "Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1443357880428 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\} " "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\}" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1443357880429 ""}  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1443357880429 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *tx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1443357880439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1443357880439 ""}  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1443357880439 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *rx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1443357880448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1443357880448 ""}  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1443357880448 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *central_clk_div0* clock " "Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1443357880449 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *_hssi_pcie_hip* clock " "Ignored filter at altera_pci_express.sdc(18): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1443357880449 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys_pcie.sdc " "Reading SDC File: 'de2i_150_qsys_pcie.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1443357880468 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 15 *central_clk_div0* clock " "Ignored filter at de2i_150_qsys_pcie.sdc(15): *central_clk_div0* could not be matched with a clock" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1443357880469 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 15 *_hssi_pcie_hip* clock " "Ignored filter at de2i_150_qsys_pcie.sdc(15): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1443357880469 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 16 refclk*clkout clock " "Ignored filter at de2i_150_qsys_pcie.sdc(16): refclk*clkout could not be matched with a clock" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1443357880469 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 16 *div0*coreclkout clock " "Ignored filter at de2i_150_qsys_pcie.sdc(16): *div0*coreclkout could not be matched with a clock" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1443357880470 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443357880483 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443357880483 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443357880483 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443357880483 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443357880483 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443357880483 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443357880483 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443357880483 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443357880483 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443357880483 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443357880483 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443357880483 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443357880483 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443357880483 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443357880483 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443357880483 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443357880483 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443357880483 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443357880483 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443357880483 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443357880483 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443357880483 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443357880483 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443357880483 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1443357880484 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443357881280 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443357881280 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443357881280 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1443357881280 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1443357881395 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1443357881403 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1443357881461 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1443357882366 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1443357882366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.084 " "Worst-case setup slack is -2.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357882367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357882367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.084            -589.389 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "   -2.084            -589.389 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357882367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.042               0.000 CLOCK_50  " "    0.042               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357882367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.087               0.000 n/a  " "   14.087               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357882367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.160               0.000 altera_reserved_tck  " "   44.160               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357882367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443357882367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.245 " "Worst-case hold slack is 0.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357882478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357882478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 CLOCK_50  " "    0.245               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357882478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.299               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357882478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 altera_reserved_tck  " "    0.394               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357882478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.408               0.000 n/a  " "    5.408               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357882478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443357882478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.275 " "Worst-case recovery slack is 3.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357882515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357882515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.275               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.275               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357882515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.838               0.000 altera_reserved_tck  " "   47.838               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357882515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443357882515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.134 " "Worst-case removal slack is 1.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357882552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357882552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.134               0.000 altera_reserved_tck  " "    1.134               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357882552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.184               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    1.184               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357882552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443357882552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357882570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357882570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357882570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout  " "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357882570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.573               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.573               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357882570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.977               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.977               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357882570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.813               0.000 refclk  " "    4.813               0.000 refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357882570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.645               0.000 CLOCK_50  " "    9.645               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357882570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357882570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357882570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.720               0.000 altera_reserved_tck  " "   49.720               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357882570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443357882570 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1443357883720 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1443357883814 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1443357887638 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443357888825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443357888825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443357888825 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1443357888825 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1443357888826 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1443357889229 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1443357889229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.197 " "Worst-case setup slack is -1.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357889240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357889240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.197            -153.568 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "   -1.197            -153.568 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357889240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 CLOCK_50  " "    0.344               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357889240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.566               0.000 n/a  " "   14.566               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357889240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.581               0.000 altera_reserved_tck  " "   44.581               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357889240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443357889240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.251 " "Worst-case hold slack is 0.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357889361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357889361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 CLOCK_50  " "    0.251               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357889361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.299               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357889361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 altera_reserved_tck  " "    0.347               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357889361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.958               0.000 n/a  " "    4.958               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357889361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443357889361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.635 " "Worst-case recovery slack is 3.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357889399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357889399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.635               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.635               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357889399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.042               0.000 altera_reserved_tck  " "   48.042               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357889399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443357889399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.038 " "Worst-case removal slack is 1.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357889435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357889435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.038               0.000 altera_reserved_tck  " "    1.038               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357889435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.077               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    1.077               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357889435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443357889435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357889454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357889454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357889454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout  " "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357889454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.525               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.525               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357889454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.971               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.971               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357889454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.811               0.000 refclk  " "    4.811               0.000 refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357889454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.640               0.000 CLOCK_50  " "    9.640               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357889454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357889454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357889454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.714               0.000 altera_reserved_tck  " "   49.714               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357889454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443357889454 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1443357890479 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443357891677 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443357891677 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443357891677 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1443357891677 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1443357891677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.819 " "Worst-case setup slack is 1.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357891814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357891814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.819               0.000 CLOCK_50  " "    1.819               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357891814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.958               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    2.958               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357891814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.960               0.000 n/a  " "   16.960               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357891814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.416               0.000 altera_reserved_tck  " "   47.416               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357891814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443357891814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.075 " "Worst-case hold slack is 0.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357891976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357891976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.075               0.000 CLOCK_50  " "    0.075               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357891976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.112               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357891976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 altera_reserved_tck  " "    0.177               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357891976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.734               0.000 n/a  " "    2.734               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357891976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443357891976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.430 " "Worst-case recovery slack is 5.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357892025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357892025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.430               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    5.430               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357892025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.229               0.000 altera_reserved_tck  " "   49.229               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357892025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443357892025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.545 " "Worst-case removal slack is 0.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357892065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357892065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.545               0.000 altera_reserved_tck  " "    0.545               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357892065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.553               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.553               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357892065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443357892065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357892090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357892090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357892090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout  " "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357892090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.683               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.683               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357892090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.994               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.994               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357892090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.570               0.000 refclk  " "    4.570               0.000 refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357892090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.245               0.000 CLOCK_50  " "    9.245               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357892090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357892090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357892090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.416               0.000 altera_reserved_tck  " "   49.416               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443357892090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443357892090 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1443357894568 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1443357894569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1216 " "Peak virtual memory: 1216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443357895153 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 27 14:44:55 2015 " "Processing ended: Sun Sep 27 14:44:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443357895153 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443357895153 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443357895153 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443357895153 ""}
