# 100-Days-Of-RTL

Day-1: Modeling styles in Verilog









































































































