
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.086109                       # Number of seconds simulated
sim_ticks                                 86108712000                       # Number of ticks simulated
final_tick                                86108712000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 325786                       # Simulator instruction rate (inst/s)
host_op_rate                                   377714                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              141451677                       # Simulator tick rate (ticks/s)
host_mem_usage                                 687716                       # Number of bytes of host memory used
host_seconds                                   608.75                       # Real time elapsed on the host
sim_insts                                   198321982                       # Number of instructions simulated
sim_ops                                     229933307                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  86108712000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          270976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          340288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher       852160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1463424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       270976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        270976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         8000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            8000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             4234                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             5317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher        13315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           125                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                125                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            3146906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            3951842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher       9896327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              16995075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       3146906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3146906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           92906                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                92906                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           92906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           3146906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           3951842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher      9896327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             17087981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       22866                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        125                       # Number of write requests accepted
system.mem_ctrls.readBursts                     22866                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      125                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1461696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    6656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1463424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 8000                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     27                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   86108638500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 22866                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  125                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5736                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    255.654114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   137.423145                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   330.411908                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3101     54.06%     54.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1168     20.36%     74.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          300      5.23%     79.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          136      2.37%     82.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          115      2.00%     84.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           90      1.57%     85.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           41      0.71%     86.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           54      0.94%     87.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          731     12.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5736                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    3790.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    516.338100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   8416.819346                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023            5     83.33%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.333333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.279186                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.505545                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     16.67%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2     33.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1780775054                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2209006304                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  114195000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     77970.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                96720.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        16.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     17.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.40                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17135                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      61                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.80                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    3745319.41                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 23469180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 12455190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                91463400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 542880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2801529120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            643083690                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            177290400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5701248870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      4381500000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      15217349190                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            29050346070                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            337.368255                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          84235759817                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    364783000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1193174000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  60322928500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  11410128932                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     314953433                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  12502744135                       # Time in different power states
system.mem_ctrls_1.actEnergy                 17564400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  9312930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                71607060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1808885520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            421218030                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            113264160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      3783284370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2802928800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      17095706505                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            26123959485                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            303.383464                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          84889350520                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    230388000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     770256000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  69293637500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   7299242194                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     218588230                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   8296600076                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  86108712000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                50095788                       # Number of BP lookups
system.cpu.branchPred.condPredicted          28696581                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3328342                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             28190624                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                22851572                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.060895                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 7835769                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             325278                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2414160                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2210417                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           203743                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       228767                       # Number of mispredicted indirect branches.
system.cpu.branchPred.allExpertsWrong          809874                       # Number of times all experts voted incorrectly.
system.cpu.branchPred.allExpertsRight        22720455                       # Number of times all experts voted correctly.
system.cpu.branchPred.lowWeightExpertsWon       176530                       # Number of times where lower weighted experts overrode the highest weight expert.
system.cpu.branchPred.oneCorrectExpert        1325063                       # Number of times when there is a single correct expert on a mispredict.
system.cpu.branchPred.twoCorrectExpert         697793                       # Number of times when there are two correct experts on a mispredict.
system.cpu.branchPred.threeCorrectExpert            1                       # Number of times when there are three correct experts on a mispredict.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  86108712000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  86108712000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  86108712000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  86108712000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     86108712000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        172217425                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            4713242                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      284747623                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    50095788                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           32897758                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     163534324                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 6679932                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 4356                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1039                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         9513                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  97948503                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 54460                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          171602440                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.924704                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.043966                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 13674109      7.97%      7.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 59436415     34.64%     42.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 24628225     14.35%     56.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 73863691     43.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            171602440                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.290887                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.653419                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 12093572                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              16924486                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 133820391                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               5487873                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                3276118                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             21017921                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 67059                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              299661766                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              13763037                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                3276118                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 24156082                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 9709461                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         524266                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 126969038                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               6967475                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              285992602                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               6662399                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               1884309                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1729213                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 189630                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1383326                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           381886440                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1347634245                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        376803466                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             305748750                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 76137690                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               9510                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           6470                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  10312829                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             33195299                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            25287982                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1193316                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          6158687                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  279492356                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               12200                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 253178315                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           3382418                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        49571248                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    149151170                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            685                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     171602440                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.475377                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.047164                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            41040734     23.92%     23.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            38135600     22.22%     46.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            63691123     37.12%     83.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            27280003     15.90%     99.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1454440      0.85%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 540      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       171602440                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                36756581     73.33%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   1752      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                8705858     17.37%     90.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               4663657      9.30%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               14      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             196325942     77.54%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1828523      0.72%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           2956      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31735530     12.53%     90.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            23285348      9.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              253178315                       # Type of FU issued
system.cpu.iq.rate                           1.470109                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    50127862                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.197994                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          731469304                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         329088422                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    245717064                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  46                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              303306147                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      30                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           751912                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      7584161                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        21027                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        12749                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      3486713                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads      1040558                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         64044                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                3276118                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 4012853                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                113033                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           279504640                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              33195299                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             25287982                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6449                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  19429                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 76974                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          12749                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        2094321                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1381869                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              3476190                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             248326673                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              30082209                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           4851642                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            84                       # number of nop insts executed
system.cpu.iew.exec_refs                     52790977                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 36924084                       # Number of branches executed
system.cpu.iew.exec_stores                   22708768                       # Number of stores executed
system.cpu.iew.exec_rate                     1.441937                       # Inst execution rate
system.cpu.iew.wb_sent                      245949683                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     245717080                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 156721434                       # num instructions producing a value
system.cpu.iew.wb_consumers                 360383753                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.426784                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.434874                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        43109048                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11515                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           3264494                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    164668059                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.396344                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.754835                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     60512845     36.75%     36.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     50946074     30.94%     67.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     25589765     15.54%     83.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9963605      6.05%     89.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6567406      3.99%     93.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3543085      2.15%     95.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2538572      1.54%     96.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1353249      0.82%     97.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3653458      2.22%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    164668059                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            198321982                       # Number of instructions committed
system.cpu.commit.committedOps              229933307                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       47412407                       # Number of memory references committed
system.cpu.commit.loads                      25611138                       # Number of loads committed
system.cpu.commit.membars                        5751                       # Number of memory barriers committed
system.cpu.commit.branches                   34642987                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 213034983                       # Number of committed integer instructions.
system.cpu.commit.function_calls              8279490                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        180896942     78.67%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1621002      0.70%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         2956      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25611138     11.14%     90.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21801253      9.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         229933307                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3653458                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    434055994                       # The number of ROB reads
system.cpu.rob.rob_writes                   553030032                       # The number of ROB writes
system.cpu.timesIdled                           12620                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          614985                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   198321982                       # Number of Instructions Simulated
system.cpu.committedOps                     229933307                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.868373                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.868373                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.151579                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.151579                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                306281016                       # number of integer regfile reads
system.cpu.int_regfile_writes               175564271                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 847230603                       # number of cc regfile reads
system.cpu.cc_regfile_writes                146835935                       # number of cc regfile writes
system.cpu.misc_regfile_reads                49711464                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  11379                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  86108712000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            692860                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.351476                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            47679174                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            693884                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             68.713465                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          77054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.351476                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999367                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999367                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          373                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          561                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          98853392                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         98853392                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  86108712000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     26958604                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26958604                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     20708643                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       20708643                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         6206                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6206                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         5689                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5689                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      47667247                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47667247                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     47667247                       # number of overall hits
system.cpu.dcache.overall_hits::total        47667247                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       696828                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        696828                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       703648                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       703648                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          136                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          136                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      1400476                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1400476                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1400476                       # number of overall misses
system.cpu.dcache.overall_misses::total       1400476                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7098318500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7098318500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   6192528614                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6192528614                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       804500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       804500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  13290847114                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13290847114                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  13290847114                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13290847114                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     27655432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27655432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21412291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21412291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6342                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6342                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     49067723                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     49067723                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     49067723                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     49067723                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.025197                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025197                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.032862                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032862                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.021444                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.021444                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.028542                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028542                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.028542                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028542                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 10186.614918                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10186.614918                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  8800.605720                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8800.605720                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data  5915.441176                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  5915.441176                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data  9490.235544                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9490.235544                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data  9490.235544                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9490.235544                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          884                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       440214                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               214                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           55823                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.130841                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     7.885889                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       692860                       # number of writebacks
system.cpu.dcache.writebacks::total            692860                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       188241                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       188241                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       518334                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       518334                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          136                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          136                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       706575                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       706575                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       706575                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       706575                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       508587                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       508587                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       185314                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       185314                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       693901                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       693901                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       693901                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       693901                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   5106925500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5106925500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1770186758                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1770186758                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   6877112258                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6877112258                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   6877112258                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6877112258                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.018390                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018390                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008655                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008655                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.014142                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014142                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.014142                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014142                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 10041.399996                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10041.399996                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data  9552.363869                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9552.363869                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data  9910.797445                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9910.797445                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data  9910.797445                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9910.797445                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  86108712000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  86108712000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  86108712000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            123585                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.670187                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            97815940                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            124097                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            788.221633                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle        1046907500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.670187                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999356                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999356                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          292                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         196020996                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        196020996                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  86108712000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     97815940                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        97815940                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      97815940                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         97815940                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     97815940                       # number of overall hits
system.cpu.icache.overall_hits::total        97815940                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       132501                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        132501                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       132501                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         132501                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       132501                       # number of overall misses
system.cpu.icache.overall_misses::total        132501                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1574038220                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1574038220                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1574038220                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1574038220                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1574038220                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1574038220                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     97948441                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     97948441                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     97948441                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     97948441                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     97948441                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     97948441                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001353                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001353                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001353                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001353                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001353                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001353                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 11879.444080                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 11879.444080                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 11879.444080                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 11879.444080                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 11879.444080                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 11879.444080                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       169786                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          203                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              8793                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.309223                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    67.666667                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       123585                       # number of writebacks
system.cpu.icache.writebacks::total            123585                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         8386                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         8386                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         8386                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         8386                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         8386                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         8386                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       124115                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       124115                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       124115                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       124115                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       124115                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       124115                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1390502234                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1390502234                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1390502234                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1390502234                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1390502234                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1390502234                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001267                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001267                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001267                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001267                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001267                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001267                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11203.337502                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11203.337502                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11203.337502                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11203.337502                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11203.337502                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11203.337502                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  86108712000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  86108712000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  86108712000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          1437983                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1438307                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  280                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                175373                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  86108712000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                       189                       # number of replacements
system.l2.tags.tagsinuse                 14500.785936                       # Cycle average of tags in use
system.l2.tags.total_refs                      733687                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18071                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     40.600243                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    14066.987559                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   433.798377                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.429290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.013238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.442529                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           485                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         17397                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          456                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          748                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3261                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4495                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8728                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.014801                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.530914                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13875509                       # Number of tag accesses
system.l2.tags.data_accesses                 13875509                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  86108712000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       680517                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           680517                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       132637                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           132637                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             181924                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                181924                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          119858                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             119858                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         505423                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            505423                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                119858                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                687347                       # number of demand (read+write) hits
system.l2.demand_hits::total                   807205                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               119858                       # number of overall hits
system.l2.overall_hits::cpu.data               687347                       # number of overall hits
system.l2.overall_hits::total                  807205                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 17                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             3384                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3384                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          4239                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4239                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         3153                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3153                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                4239                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                6537                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10776                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               4239                       # number of overall misses
system.l2.overall_misses::cpu.data               6537                       # number of overall misses
system.l2.overall_misses::total                 10776                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data        21500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        21500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    282538000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     282538000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    479485000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    479485000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   1035288500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1035288500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     479485000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1317826500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1797311500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    479485000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1317826500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1797311500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       680517                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       680517                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       132637                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       132637                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               17                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         185308                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            185308                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       124097                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         124097                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       508576                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        508576                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            124097                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            693884                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               817981                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           124097                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           693884                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              817981                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.018261                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.018261                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.034159                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.034159                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.006200                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006200                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.034159                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.009421                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.013174                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.034159                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.009421                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.013174                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data  1264.705882                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1264.705882                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 83492.316785                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83492.316785                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 113112.762444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 113112.762444                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 328350.301300                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 328350.301300                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 113112.762444                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 201594.997705                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 166788.372309                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 113112.762444                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 201594.997705                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 166788.372309                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         5                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                  125                       # number of writebacks
system.l2.writebacks::total                       125                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu.data          1192                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             1192                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             5                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data           29                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           29                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data             1221                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1226                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data            1221                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1226                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       197008                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         197008                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            17                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         2192                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2192                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         4234                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4234                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         3124                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3124                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           4234                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           5316                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9550                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          4234                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          5316                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       197008                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           206558                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   1278220794                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1278220794                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       260500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       260500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    237616000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    237616000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    453805000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    453805000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   1013795000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1013795000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    453805000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1251411000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1705216000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    453805000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1251411000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   1278220794                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2983436794                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.011829                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.011829                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.034118                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.034118                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.006143                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006143                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.034118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.007661                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011675                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.034118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.007661                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.252522                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher  6488.166948                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total  6488.166948                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 15323.529412                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 15323.529412                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 108401.459854                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 108401.459854                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 107181.152574                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 107181.152574                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 324518.245839                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 324518.245839                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 107181.152574                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 235404.627540                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 178556.649215                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 107181.152574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 235404.627540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher  6488.166948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 14443.579014                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         23072                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         3486                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  86108712000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20673                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          125                       # Transaction distribution
system.membus.trans_dist::CleanEvict               64                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2193                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2193                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20673                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        45938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  45938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1471424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1471424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22883                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22883    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22883                       # Request fanout histogram
system.membus.reqLayer0.occupancy            33304373                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          120067380                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1634461                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       816473                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         3463                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         183693                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       182862                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          831                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  86108712000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            632690                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       680642                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       135928                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              64                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           200107                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              17                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             17                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           185308                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          185308                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        124115                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       508576                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       371796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2080662                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2452458                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     15851584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     88751616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              104603200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          200314                       # Total snoops (count)
system.tol2bus.snoopTraffic                      9152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1018312                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.184633                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.390097                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 831129     81.62%     81.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 186352     18.30%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    831      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1018312                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1633675500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         186240860                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1040929809                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
