ARM GAS  /tmp/ccQs0U1Y.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB138:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "mainLoop.h"
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  /tmp/ccQs0U1Y.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** DAC_HandleTypeDef hdac;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  48:Core/Src/main.c **** TIM_HandleTypeDef htim4;
  49:Core/Src/main.c **** TIM_HandleTypeDef htim5;
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** UART_HandleTypeDef huart2;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* USER CODE BEGIN PV */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PV */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  58:Core/Src/main.c **** void SystemClock_Config(void);
  59:Core/Src/main.c **** static void MX_GPIO_Init(void);
  60:Core/Src/main.c **** static void MX_SPI1_Init(void);
  61:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  62:Core/Src/main.c **** static void MX_DAC_Init(void);
  63:Core/Src/main.c **** static void MX_TIM4_Init(void);
  64:Core/Src/main.c **** static void MX_TIM1_Init(void);
  65:Core/Src/main.c **** static void MX_TIM5_Init(void);
  66:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /* USER CODE END PFP */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  71:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** /* USER CODE END 0 */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** /**
  76:Core/Src/main.c ****   * @brief  The application entry point.
  77:Core/Src/main.c ****   * @retval int
  78:Core/Src/main.c ****   */
  79:Core/Src/main.c **** int main(void)
  80:Core/Src/main.c **** {
  81:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE END 1 */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  88:Core/Src/main.c ****   HAL_Init();
ARM GAS  /tmp/ccQs0U1Y.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* USER CODE END Init */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* Configure the system clock */
  95:Core/Src/main.c ****   SystemClock_Config();
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* USER CODE END SysInit */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* Initialize all configured peripherals */
 102:Core/Src/main.c ****   MX_GPIO_Init();
 103:Core/Src/main.c ****   MX_SPI1_Init();
 104:Core/Src/main.c ****   MX_USART2_UART_Init();
 105:Core/Src/main.c ****   MX_DAC_Init();
 106:Core/Src/main.c ****   MX_TIM4_Init();
 107:Core/Src/main.c ****   MX_TIM1_Init();
 108:Core/Src/main.c ****   MX_TIM5_Init();
 109:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /* USER CODE END 2 */
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****   /* Infinite loop */
 114:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 115:Core/Src/main.c ****   while (1)
 116:Core/Src/main.c ****   {
 117:Core/Src/main.c ****     /* USER CODE END WHILE */
 118:Core/Src/main.c ****     mainLoop();
 119:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 120:Core/Src/main.c ****   }
 121:Core/Src/main.c ****   /* USER CODE END 3 */
 122:Core/Src/main.c **** }
 123:Core/Src/main.c **** 
 124:Core/Src/main.c **** /**
 125:Core/Src/main.c ****   * @brief System Clock Configuration
 126:Core/Src/main.c ****   * @retval None
 127:Core/Src/main.c ****   */
 128:Core/Src/main.c **** void SystemClock_Config(void)
 129:Core/Src/main.c **** {
 130:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 131:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 134:Core/Src/main.c ****   */
 135:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 136:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 137:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 138:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 139:Core/Src/main.c ****   */
 140:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 141:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 128;
ARM GAS  /tmp/ccQs0U1Y.s 			page 4


 146:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 147:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 148:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 149:Core/Src/main.c ****   {
 150:Core/Src/main.c ****     Error_Handler();
 151:Core/Src/main.c ****   }
 152:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 153:Core/Src/main.c ****   */
 154:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 155:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 156:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 157:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 158:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 159:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 162:Core/Src/main.c ****   {
 163:Core/Src/main.c ****     Error_Handler();
 164:Core/Src/main.c ****   }
 165:Core/Src/main.c **** }
 166:Core/Src/main.c **** 
 167:Core/Src/main.c **** /**
 168:Core/Src/main.c ****   * @brief DAC Initialization Function
 169:Core/Src/main.c ****   * @param None
 170:Core/Src/main.c ****   * @retval None
 171:Core/Src/main.c ****   */
 172:Core/Src/main.c **** static void MX_DAC_Init(void)
 173:Core/Src/main.c **** {
 174:Core/Src/main.c **** 
 175:Core/Src/main.c ****   /* USER CODE BEGIN DAC_Init 0 */
 176:Core/Src/main.c **** 
 177:Core/Src/main.c ****   /* USER CODE END DAC_Init 0 */
 178:Core/Src/main.c **** 
 179:Core/Src/main.c ****   DAC_ChannelConfTypeDef sConfig = {0};
 180:Core/Src/main.c **** 
 181:Core/Src/main.c ****   /* USER CODE BEGIN DAC_Init 1 */
 182:Core/Src/main.c **** 
 183:Core/Src/main.c ****   /* USER CODE END DAC_Init 1 */
 184:Core/Src/main.c ****   /** DAC Initialization
 185:Core/Src/main.c ****   */
 186:Core/Src/main.c ****   hdac.Instance = DAC;
 187:Core/Src/main.c ****   if (HAL_DAC_Init(&hdac) != HAL_OK)
 188:Core/Src/main.c ****   {
 189:Core/Src/main.c ****     Error_Handler();
 190:Core/Src/main.c ****   }
 191:Core/Src/main.c ****   /** DAC channel OUT1 config
 192:Core/Src/main.c ****   */
 193:Core/Src/main.c ****   sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 194:Core/Src/main.c ****   sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 195:Core/Src/main.c ****   if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 196:Core/Src/main.c ****   {
 197:Core/Src/main.c ****     Error_Handler();
 198:Core/Src/main.c ****   }
 199:Core/Src/main.c ****   /* USER CODE BEGIN DAC_Init 2 */
 200:Core/Src/main.c **** 
 201:Core/Src/main.c ****   /* USER CODE END DAC_Init 2 */
 202:Core/Src/main.c **** 
ARM GAS  /tmp/ccQs0U1Y.s 			page 5


 203:Core/Src/main.c **** }
 204:Core/Src/main.c **** 
 205:Core/Src/main.c **** /**
 206:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 207:Core/Src/main.c ****   * @param None
 208:Core/Src/main.c ****   * @retval None
 209:Core/Src/main.c ****   */
 210:Core/Src/main.c **** static void MX_SPI1_Init(void)
 211:Core/Src/main.c **** {
 212:Core/Src/main.c **** 
 213:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 214:Core/Src/main.c **** 
 215:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 216:Core/Src/main.c **** 
 217:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 218:Core/Src/main.c **** 
 219:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 220:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 221:Core/Src/main.c ****   hspi1.Instance = SPI1;
 222:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 223:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 224:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 225:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 226:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 227:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 228:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 229:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 230:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 231:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 232:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 233:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 234:Core/Src/main.c ****   {
 235:Core/Src/main.c ****     Error_Handler();
 236:Core/Src/main.c ****   }
 237:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 238:Core/Src/main.c **** 
 239:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 240:Core/Src/main.c **** 
 241:Core/Src/main.c **** }
 242:Core/Src/main.c **** 
 243:Core/Src/main.c **** /**
 244:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 245:Core/Src/main.c ****   * @param None
 246:Core/Src/main.c ****   * @retval None
 247:Core/Src/main.c ****   */
 248:Core/Src/main.c **** static void MX_TIM1_Init(void)
 249:Core/Src/main.c **** {
 250:Core/Src/main.c **** 
 251:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 252:Core/Src/main.c **** 
 253:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 254:Core/Src/main.c **** 
 255:Core/Src/main.c ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 256:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 257:Core/Src/main.c **** 
 258:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 259:Core/Src/main.c **** 
ARM GAS  /tmp/ccQs0U1Y.s 			page 6


 260:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 261:Core/Src/main.c ****   htim1.Instance = TIM1;
 262:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 263:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 264:Core/Src/main.c ****   htim1.Init.Period = 65535;
 265:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 266:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 267:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 268:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 269:Core/Src/main.c ****   {
 270:Core/Src/main.c ****     Error_Handler();
 271:Core/Src/main.c ****   }
 272:Core/Src/main.c ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 273:Core/Src/main.c ****   sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 274:Core/Src/main.c ****   sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 275:Core/Src/main.c ****   sSlaveConfig.TriggerFilter = 0;
 276:Core/Src/main.c ****   if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 277:Core/Src/main.c ****   {
 278:Core/Src/main.c ****     Error_Handler();
 279:Core/Src/main.c ****   }
 280:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 281:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 282:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 283:Core/Src/main.c ****   {
 284:Core/Src/main.c ****     Error_Handler();
 285:Core/Src/main.c ****   }
 286:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 287:Core/Src/main.c **** 
 288:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 289:Core/Src/main.c **** 
 290:Core/Src/main.c **** }
 291:Core/Src/main.c **** 
 292:Core/Src/main.c **** /**
 293:Core/Src/main.c ****   * @brief TIM4 Initialization Function
 294:Core/Src/main.c ****   * @param None
 295:Core/Src/main.c ****   * @retval None
 296:Core/Src/main.c ****   */
 297:Core/Src/main.c **** static void MX_TIM4_Init(void)
 298:Core/Src/main.c **** {
 299:Core/Src/main.c **** 
 300:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 301:Core/Src/main.c **** 
 302:Core/Src/main.c ****   /* USER CODE END TIM4_Init 0 */
 303:Core/Src/main.c **** 
 304:Core/Src/main.c ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 305:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 306:Core/Src/main.c **** 
 307:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 308:Core/Src/main.c **** 
 309:Core/Src/main.c ****   /* USER CODE END TIM4_Init 1 */
 310:Core/Src/main.c ****   htim4.Instance = TIM4;
 311:Core/Src/main.c ****   htim4.Init.Prescaler = 0;
 312:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 313:Core/Src/main.c ****   htim4.Init.Period = 65535;
 314:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 315:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 316:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
ARM GAS  /tmp/ccQs0U1Y.s 			page 7


 317:Core/Src/main.c ****   {
 318:Core/Src/main.c ****     Error_Handler();
 319:Core/Src/main.c ****   }
 320:Core/Src/main.c ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 321:Core/Src/main.c ****   sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 322:Core/Src/main.c ****   sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 323:Core/Src/main.c ****   sSlaveConfig.TriggerFilter = 0;
 324:Core/Src/main.c ****   if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 325:Core/Src/main.c ****   {
 326:Core/Src/main.c ****     Error_Handler();
 327:Core/Src/main.c ****   }
 328:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 329:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 330:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 331:Core/Src/main.c ****   {
 332:Core/Src/main.c ****     Error_Handler();
 333:Core/Src/main.c ****   }
 334:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 335:Core/Src/main.c **** 
 336:Core/Src/main.c ****   /* USER CODE END TIM4_Init 2 */
 337:Core/Src/main.c **** 
 338:Core/Src/main.c **** }
 339:Core/Src/main.c **** 
 340:Core/Src/main.c **** /**
 341:Core/Src/main.c ****   * @brief TIM5 Initialization Function
 342:Core/Src/main.c ****   * @param None
 343:Core/Src/main.c ****   * @retval None
 344:Core/Src/main.c ****   */
 345:Core/Src/main.c **** static void MX_TIM5_Init(void)
 346:Core/Src/main.c **** {
 347:Core/Src/main.c **** 
 348:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 0 */
 349:Core/Src/main.c **** 
 350:Core/Src/main.c ****   /* USER CODE END TIM5_Init 0 */
 351:Core/Src/main.c **** 
 352:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 353:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 354:Core/Src/main.c **** 
 355:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 1 */
 356:Core/Src/main.c **** 
 357:Core/Src/main.c ****   /* USER CODE END TIM5_Init 1 */
 358:Core/Src/main.c ****   htim5.Instance = TIM5;
 359:Core/Src/main.c ****   htim5.Init.Prescaler = 0;
 360:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 361:Core/Src/main.c ****   htim5.Init.Period = 64*1024*1024;
 362:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 363:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 364:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 365:Core/Src/main.c ****   {
 366:Core/Src/main.c ****     Error_Handler();
 367:Core/Src/main.c ****   }
 368:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 369:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 370:Core/Src/main.c ****   {
 371:Core/Src/main.c ****     Error_Handler();
 372:Core/Src/main.c ****   }
 373:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
ARM GAS  /tmp/ccQs0U1Y.s 			page 8


 374:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 375:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 376:Core/Src/main.c ****   {
 377:Core/Src/main.c ****     Error_Handler();
 378:Core/Src/main.c ****   }
 379:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 380:Core/Src/main.c **** 
 381:Core/Src/main.c ****   /* USER CODE END TIM5_Init 2 */
 382:Core/Src/main.c **** 
 383:Core/Src/main.c **** }
 384:Core/Src/main.c **** 
 385:Core/Src/main.c **** /**
 386:Core/Src/main.c ****   * @brief USART2 Initialization Function
 387:Core/Src/main.c ****   * @param None
 388:Core/Src/main.c ****   * @retval None
 389:Core/Src/main.c ****   */
 390:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 391:Core/Src/main.c **** {
 392:Core/Src/main.c **** 
 393:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 394:Core/Src/main.c **** 
 395:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 396:Core/Src/main.c **** 
 397:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 398:Core/Src/main.c **** 
 399:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 400:Core/Src/main.c ****   huart2.Instance = USART2;
 401:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 402:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 403:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 404:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 405:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 406:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 407:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 408:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 409:Core/Src/main.c ****   {
 410:Core/Src/main.c ****     Error_Handler();
 411:Core/Src/main.c ****   }
 412:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 413:Core/Src/main.c **** 
 414:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 415:Core/Src/main.c **** 
 416:Core/Src/main.c **** }
 417:Core/Src/main.c **** 
 418:Core/Src/main.c **** /**
 419:Core/Src/main.c ****   * @brief GPIO Initialization Function
 420:Core/Src/main.c ****   * @param None
 421:Core/Src/main.c ****   * @retval None
 422:Core/Src/main.c ****   */
 423:Core/Src/main.c **** static void MX_GPIO_Init(void)
 424:Core/Src/main.c **** {
  28              		.loc 1 424 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 30B5     		push	{r4, r5, lr}
  33              	.LCFI0:
ARM GAS  /tmp/ccQs0U1Y.s 			page 9


  34              		.cfi_def_cfa_offset 12
  35              		.cfi_offset 4, -12
  36              		.cfi_offset 5, -8
  37              		.cfi_offset 14, -4
  38 0002 8BB0     		sub	sp, sp, #44
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 56
 425:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 425 3 view .LVU1
  42              		.loc 1 425 20 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0594     		str	r4, [sp, #20]
  45 0008 0694     		str	r4, [sp, #24]
  46 000a 0794     		str	r4, [sp, #28]
  47 000c 0894     		str	r4, [sp, #32]
  48 000e 0994     		str	r4, [sp, #36]
 426:Core/Src/main.c **** 
 427:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 428:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  49              		.loc 1 428 3 is_stmt 1 view .LVU3
  50              	.LBB2:
  51              		.loc 1 428 3 view .LVU4
  52 0010 0194     		str	r4, [sp, #4]
  53              		.loc 1 428 3 view .LVU5
  54 0012 1E4B     		ldr	r3, .L3
  55 0014 1A6B     		ldr	r2, [r3, #48]
  56 0016 42F08002 		orr	r2, r2, #128
  57 001a 1A63     		str	r2, [r3, #48]
  58              		.loc 1 428 3 view .LVU6
  59 001c 1A6B     		ldr	r2, [r3, #48]
  60 001e 02F08002 		and	r2, r2, #128
  61 0022 0192     		str	r2, [sp, #4]
  62              		.loc 1 428 3 view .LVU7
  63 0024 019A     		ldr	r2, [sp, #4]
  64              	.LBE2:
  65              		.loc 1 428 3 view .LVU8
 429:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  66              		.loc 1 429 3 view .LVU9
  67              	.LBB3:
  68              		.loc 1 429 3 view .LVU10
  69 0026 0294     		str	r4, [sp, #8]
  70              		.loc 1 429 3 view .LVU11
  71 0028 1A6B     		ldr	r2, [r3, #48]
  72 002a 42F00102 		orr	r2, r2, #1
  73 002e 1A63     		str	r2, [r3, #48]
  74              		.loc 1 429 3 view .LVU12
  75 0030 1A6B     		ldr	r2, [r3, #48]
  76 0032 02F00102 		and	r2, r2, #1
  77 0036 0292     		str	r2, [sp, #8]
  78              		.loc 1 429 3 view .LVU13
  79 0038 029A     		ldr	r2, [sp, #8]
  80              	.LBE3:
  81              		.loc 1 429 3 view .LVU14
 430:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  82              		.loc 1 430 3 view .LVU15
  83              	.LBB4:
  84              		.loc 1 430 3 view .LVU16
ARM GAS  /tmp/ccQs0U1Y.s 			page 10


  85 003a 0394     		str	r4, [sp, #12]
  86              		.loc 1 430 3 view .LVU17
  87 003c 1A6B     		ldr	r2, [r3, #48]
  88 003e 42F00402 		orr	r2, r2, #4
  89 0042 1A63     		str	r2, [r3, #48]
  90              		.loc 1 430 3 view .LVU18
  91 0044 1A6B     		ldr	r2, [r3, #48]
  92 0046 02F00402 		and	r2, r2, #4
  93 004a 0392     		str	r2, [sp, #12]
  94              		.loc 1 430 3 view .LVU19
  95 004c 039A     		ldr	r2, [sp, #12]
  96              	.LBE4:
  97              		.loc 1 430 3 view .LVU20
 431:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  98              		.loc 1 431 3 view .LVU21
  99              	.LBB5:
 100              		.loc 1 431 3 view .LVU22
 101 004e 0494     		str	r4, [sp, #16]
 102              		.loc 1 431 3 view .LVU23
 103 0050 1A6B     		ldr	r2, [r3, #48]
 104 0052 42F00202 		orr	r2, r2, #2
 105 0056 1A63     		str	r2, [r3, #48]
 106              		.loc 1 431 3 view .LVU24
 107 0058 1B6B     		ldr	r3, [r3, #48]
 108 005a 03F00203 		and	r3, r3, #2
 109 005e 0493     		str	r3, [sp, #16]
 110              		.loc 1 431 3 view .LVU25
 111 0060 049B     		ldr	r3, [sp, #16]
 112              	.LBE5:
 113              		.loc 1 431 3 view .LVU26
 432:Core/Src/main.c **** 
 433:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 434:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, spi1_cs_Pin|LED3_Pin|LED4_Pin, GPIO_PIN_RESET);
 114              		.loc 1 434 3 view .LVU27
 115 0062 0B4D     		ldr	r5, .L3+4
 116 0064 2246     		mov	r2, r4
 117 0066 41F61001 		movw	r1, #6160
 118 006a 2846     		mov	r0, r5
 119 006c FFF7FEFF 		bl	HAL_GPIO_WritePin
 120              	.LVL0:
 435:Core/Src/main.c **** 
 436:Core/Src/main.c ****   /*Configure GPIO pins : spi1_cs_Pin LED3_Pin LED4_Pin */
 437:Core/Src/main.c ****   GPIO_InitStruct.Pin = spi1_cs_Pin|LED3_Pin|LED4_Pin;
 121              		.loc 1 437 3 view .LVU28
 122              		.loc 1 437 23 is_stmt 0 view .LVU29
 123 0070 41F61003 		movw	r3, #6160
 124 0074 0593     		str	r3, [sp, #20]
 438:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 125              		.loc 1 438 3 is_stmt 1 view .LVU30
 126              		.loc 1 438 24 is_stmt 0 view .LVU31
 127 0076 0123     		movs	r3, #1
 128 0078 0693     		str	r3, [sp, #24]
 439:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 129              		.loc 1 439 3 is_stmt 1 view .LVU32
 130              		.loc 1 439 24 is_stmt 0 view .LVU33
 131 007a 0794     		str	r4, [sp, #28]
 440:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  /tmp/ccQs0U1Y.s 			page 11


 132              		.loc 1 440 3 is_stmt 1 view .LVU34
 133              		.loc 1 440 25 is_stmt 0 view .LVU35
 134 007c 0894     		str	r4, [sp, #32]
 441:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 135              		.loc 1 441 3 is_stmt 1 view .LVU36
 136 007e 05A9     		add	r1, sp, #20
 137 0080 2846     		mov	r0, r5
 138 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 139              	.LVL1:
 442:Core/Src/main.c **** 
 443:Core/Src/main.c **** }
 140              		.loc 1 443 1 is_stmt 0 view .LVU37
 141 0086 0BB0     		add	sp, sp, #44
 142              	.LCFI2:
 143              		.cfi_def_cfa_offset 12
 144              		@ sp needed
 145 0088 30BD     		pop	{r4, r5, pc}
 146              	.L4:
 147 008a 00BF     		.align	2
 148              	.L3:
 149 008c 00380240 		.word	1073887232
 150 0090 00080240 		.word	1073874944
 151              		.cfi_endproc
 152              	.LFE138:
 154              		.section	.text.MX_SPI1_Init,"ax",%progbits
 155              		.align	1
 156              		.syntax unified
 157              		.thumb
 158              		.thumb_func
 159              		.fpu fpv4-sp-d16
 161              	MX_SPI1_Init:
 162              	.LFB133:
 211:Core/Src/main.c **** 
 163              		.loc 1 211 1 is_stmt 1 view -0
 164              		.cfi_startproc
 165              		@ args = 0, pretend = 0, frame = 0
 166              		@ frame_needed = 0, uses_anonymous_args = 0
 167 0000 08B5     		push	{r3, lr}
 168              	.LCFI3:
 169              		.cfi_def_cfa_offset 8
 170              		.cfi_offset 3, -8
 171              		.cfi_offset 14, -4
 221:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 172              		.loc 1 221 3 view .LVU39
 221:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 173              		.loc 1 221 18 is_stmt 0 view .LVU40
 174 0002 0D48     		ldr	r0, .L7
 175 0004 0D4B     		ldr	r3, .L7+4
 176 0006 0360     		str	r3, [r0]
 222:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 177              		.loc 1 222 3 is_stmt 1 view .LVU41
 222:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 178              		.loc 1 222 19 is_stmt 0 view .LVU42
 179 0008 4FF48273 		mov	r3, #260
 180 000c 4360     		str	r3, [r0, #4]
 223:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 181              		.loc 1 223 3 is_stmt 1 view .LVU43
ARM GAS  /tmp/ccQs0U1Y.s 			page 12


 223:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 182              		.loc 1 223 24 is_stmt 0 view .LVU44
 183 000e 0023     		movs	r3, #0
 184 0010 8360     		str	r3, [r0, #8]
 224:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 185              		.loc 1 224 3 is_stmt 1 view .LVU45
 224:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 186              		.loc 1 224 23 is_stmt 0 view .LVU46
 187 0012 4FF40062 		mov	r2, #2048
 188 0016 C260     		str	r2, [r0, #12]
 225:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 189              		.loc 1 225 3 is_stmt 1 view .LVU47
 225:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 190              		.loc 1 225 26 is_stmt 0 view .LVU48
 191 0018 0361     		str	r3, [r0, #16]
 226:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 192              		.loc 1 226 3 is_stmt 1 view .LVU49
 226:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 193              		.loc 1 226 23 is_stmt 0 view .LVU50
 194 001a 4361     		str	r3, [r0, #20]
 227:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 195              		.loc 1 227 3 is_stmt 1 view .LVU51
 227:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 196              		.loc 1 227 18 is_stmt 0 view .LVU52
 197 001c 4FF40072 		mov	r2, #512
 198 0020 8261     		str	r2, [r0, #24]
 228:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 199              		.loc 1 228 3 is_stmt 1 view .LVU53
 228:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 200              		.loc 1 228 32 is_stmt 0 view .LVU54
 201 0022 3022     		movs	r2, #48
 202 0024 C261     		str	r2, [r0, #28]
 229:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 203              		.loc 1 229 3 is_stmt 1 view .LVU55
 229:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 204              		.loc 1 229 23 is_stmt 0 view .LVU56
 205 0026 0362     		str	r3, [r0, #32]
 230:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 206              		.loc 1 230 3 is_stmt 1 view .LVU57
 230:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 207              		.loc 1 230 21 is_stmt 0 view .LVU58
 208 0028 4362     		str	r3, [r0, #36]
 231:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 209              		.loc 1 231 3 is_stmt 1 view .LVU59
 231:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 210              		.loc 1 231 29 is_stmt 0 view .LVU60
 211 002a 8362     		str	r3, [r0, #40]
 232:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 212              		.loc 1 232 3 is_stmt 1 view .LVU61
 232:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 213              		.loc 1 232 28 is_stmt 0 view .LVU62
 214 002c 0A23     		movs	r3, #10
 215 002e C362     		str	r3, [r0, #44]
 233:Core/Src/main.c ****   {
 216              		.loc 1 233 3 is_stmt 1 view .LVU63
 233:Core/Src/main.c ****   {
 217              		.loc 1 233 7 is_stmt 0 view .LVU64
ARM GAS  /tmp/ccQs0U1Y.s 			page 13


 218 0030 FFF7FEFF 		bl	HAL_SPI_Init
 219              	.LVL2:
 241:Core/Src/main.c **** 
 220              		.loc 1 241 1 view .LVU65
 221 0034 08BD     		pop	{r3, pc}
 222              	.L8:
 223 0036 00BF     		.align	2
 224              	.L7:
 225 0038 00000000 		.word	hspi1
 226 003c 00300140 		.word	1073819648
 227              		.cfi_endproc
 228              	.LFE133:
 230              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 231              		.align	1
 232              		.syntax unified
 233              		.thumb
 234              		.thumb_func
 235              		.fpu fpv4-sp-d16
 237              	MX_USART2_UART_Init:
 238              	.LFB137:
 391:Core/Src/main.c **** 
 239              		.loc 1 391 1 is_stmt 1 view -0
 240              		.cfi_startproc
 241              		@ args = 0, pretend = 0, frame = 0
 242              		@ frame_needed = 0, uses_anonymous_args = 0
 243 0000 08B5     		push	{r3, lr}
 244              	.LCFI4:
 245              		.cfi_def_cfa_offset 8
 246              		.cfi_offset 3, -8
 247              		.cfi_offset 14, -4
 400:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 248              		.loc 1 400 3 view .LVU67
 400:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 249              		.loc 1 400 19 is_stmt 0 view .LVU68
 250 0002 0848     		ldr	r0, .L11
 251 0004 084B     		ldr	r3, .L11+4
 252 0006 0360     		str	r3, [r0]
 401:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 253              		.loc 1 401 3 is_stmt 1 view .LVU69
 401:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 254              		.loc 1 401 24 is_stmt 0 view .LVU70
 255 0008 4FF4E133 		mov	r3, #115200
 256 000c 4360     		str	r3, [r0, #4]
 402:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 257              		.loc 1 402 3 is_stmt 1 view .LVU71
 402:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 258              		.loc 1 402 26 is_stmt 0 view .LVU72
 259 000e 0023     		movs	r3, #0
 260 0010 8360     		str	r3, [r0, #8]
 403:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 261              		.loc 1 403 3 is_stmt 1 view .LVU73
 403:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 262              		.loc 1 403 24 is_stmt 0 view .LVU74
 263 0012 C360     		str	r3, [r0, #12]
 404:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 264              		.loc 1 404 3 is_stmt 1 view .LVU75
 404:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
ARM GAS  /tmp/ccQs0U1Y.s 			page 14


 265              		.loc 1 404 22 is_stmt 0 view .LVU76
 266 0014 0361     		str	r3, [r0, #16]
 405:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 267              		.loc 1 405 3 is_stmt 1 view .LVU77
 405:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 268              		.loc 1 405 20 is_stmt 0 view .LVU78
 269 0016 0C22     		movs	r2, #12
 270 0018 4261     		str	r2, [r0, #20]
 406:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 271              		.loc 1 406 3 is_stmt 1 view .LVU79
 406:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 272              		.loc 1 406 25 is_stmt 0 view .LVU80
 273 001a 8361     		str	r3, [r0, #24]
 407:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 274              		.loc 1 407 3 is_stmt 1 view .LVU81
 407:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 275              		.loc 1 407 28 is_stmt 0 view .LVU82
 276 001c C361     		str	r3, [r0, #28]
 408:Core/Src/main.c ****   {
 277              		.loc 1 408 3 is_stmt 1 view .LVU83
 408:Core/Src/main.c ****   {
 278              		.loc 1 408 7 is_stmt 0 view .LVU84
 279 001e FFF7FEFF 		bl	HAL_UART_Init
 280              	.LVL3:
 416:Core/Src/main.c **** 
 281              		.loc 1 416 1 view .LVU85
 282 0022 08BD     		pop	{r3, pc}
 283              	.L12:
 284              		.align	2
 285              	.L11:
 286 0024 00000000 		.word	huart2
 287 0028 00440040 		.word	1073759232
 288              		.cfi_endproc
 289              	.LFE137:
 291              		.section	.text.MX_DAC_Init,"ax",%progbits
 292              		.align	1
 293              		.syntax unified
 294              		.thumb
 295              		.thumb_func
 296              		.fpu fpv4-sp-d16
 298              	MX_DAC_Init:
 299              	.LFB132:
 173:Core/Src/main.c **** 
 300              		.loc 1 173 1 is_stmt 1 view -0
 301              		.cfi_startproc
 302              		@ args = 0, pretend = 0, frame = 8
 303              		@ frame_needed = 0, uses_anonymous_args = 0
 304 0000 30B5     		push	{r4, r5, lr}
 305              	.LCFI5:
 306              		.cfi_def_cfa_offset 12
 307              		.cfi_offset 4, -12
 308              		.cfi_offset 5, -8
 309              		.cfi_offset 14, -4
 310 0002 83B0     		sub	sp, sp, #12
 311              	.LCFI6:
 312              		.cfi_def_cfa_offset 24
 179:Core/Src/main.c **** 
ARM GAS  /tmp/ccQs0U1Y.s 			page 15


 313              		.loc 1 179 3 view .LVU87
 179:Core/Src/main.c **** 
 314              		.loc 1 179 26 is_stmt 0 view .LVU88
 315 0004 0024     		movs	r4, #0
 316 0006 0094     		str	r4, [sp]
 317 0008 0194     		str	r4, [sp, #4]
 186:Core/Src/main.c ****   if (HAL_DAC_Init(&hdac) != HAL_OK)
 318              		.loc 1 186 3 is_stmt 1 view .LVU89
 186:Core/Src/main.c ****   if (HAL_DAC_Init(&hdac) != HAL_OK)
 319              		.loc 1 186 17 is_stmt 0 view .LVU90
 320 000a 074D     		ldr	r5, .L15
 321 000c 074B     		ldr	r3, .L15+4
 322 000e 2B60     		str	r3, [r5]
 187:Core/Src/main.c ****   {
 323              		.loc 1 187 3 is_stmt 1 view .LVU91
 187:Core/Src/main.c ****   {
 324              		.loc 1 187 7 is_stmt 0 view .LVU92
 325 0010 2846     		mov	r0, r5
 326 0012 FFF7FEFF 		bl	HAL_DAC_Init
 327              	.LVL4:
 193:Core/Src/main.c ****   sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 328              		.loc 1 193 3 is_stmt 1 view .LVU93
 193:Core/Src/main.c ****   sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 329              		.loc 1 193 23 is_stmt 0 view .LVU94
 330 0016 0094     		str	r4, [sp]
 194:Core/Src/main.c ****   if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 331              		.loc 1 194 3 is_stmt 1 view .LVU95
 194:Core/Src/main.c ****   if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 332              		.loc 1 194 28 is_stmt 0 view .LVU96
 333 0018 0194     		str	r4, [sp, #4]
 195:Core/Src/main.c ****   {
 334              		.loc 1 195 3 is_stmt 1 view .LVU97
 195:Core/Src/main.c ****   {
 335              		.loc 1 195 7 is_stmt 0 view .LVU98
 336 001a 2246     		mov	r2, r4
 337 001c 6946     		mov	r1, sp
 338 001e 2846     		mov	r0, r5
 339 0020 FFF7FEFF 		bl	HAL_DAC_ConfigChannel
 340              	.LVL5:
 203:Core/Src/main.c **** 
 341              		.loc 1 203 1 view .LVU99
 342 0024 03B0     		add	sp, sp, #12
 343              	.LCFI7:
 344              		.cfi_def_cfa_offset 12
 345              		@ sp needed
 346 0026 30BD     		pop	{r4, r5, pc}
 347              	.L16:
 348              		.align	2
 349              	.L15:
 350 0028 00000000 		.word	hdac
 351 002c 00740040 		.word	1073771520
 352              		.cfi_endproc
 353              	.LFE132:
 355              		.section	.text.MX_TIM4_Init,"ax",%progbits
 356              		.align	1
 357              		.syntax unified
 358              		.thumb
ARM GAS  /tmp/ccQs0U1Y.s 			page 16


 359              		.thumb_func
 360              		.fpu fpv4-sp-d16
 362              	MX_TIM4_Init:
 363              	.LFB135:
 298:Core/Src/main.c **** 
 364              		.loc 1 298 1 is_stmt 1 view -0
 365              		.cfi_startproc
 366              		@ args = 0, pretend = 0, frame = 32
 367              		@ frame_needed = 0, uses_anonymous_args = 0
 368 0000 30B5     		push	{r4, r5, lr}
 369              	.LCFI8:
 370              		.cfi_def_cfa_offset 12
 371              		.cfi_offset 4, -12
 372              		.cfi_offset 5, -8
 373              		.cfi_offset 14, -4
 374 0002 89B0     		sub	sp, sp, #36
 375              	.LCFI9:
 376              		.cfi_def_cfa_offset 48
 304:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 377              		.loc 1 304 3 view .LVU101
 304:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 378              		.loc 1 304 26 is_stmt 0 view .LVU102
 379 0004 0024     		movs	r4, #0
 380 0006 0394     		str	r4, [sp, #12]
 381 0008 0494     		str	r4, [sp, #16]
 382 000a 0594     		str	r4, [sp, #20]
 383 000c 0694     		str	r4, [sp, #24]
 384 000e 0794     		str	r4, [sp, #28]
 305:Core/Src/main.c **** 
 385              		.loc 1 305 3 is_stmt 1 view .LVU103
 305:Core/Src/main.c **** 
 386              		.loc 1 305 27 is_stmt 0 view .LVU104
 387 0010 0194     		str	r4, [sp, #4]
 388 0012 0294     		str	r4, [sp, #8]
 310:Core/Src/main.c ****   htim4.Init.Prescaler = 0;
 389              		.loc 1 310 3 is_stmt 1 view .LVU105
 310:Core/Src/main.c ****   htim4.Init.Prescaler = 0;
 390              		.loc 1 310 18 is_stmt 0 view .LVU106
 391 0014 0F4D     		ldr	r5, .L19
 392 0016 104B     		ldr	r3, .L19+4
 393 0018 2B60     		str	r3, [r5]
 311:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 394              		.loc 1 311 3 is_stmt 1 view .LVU107
 311:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 395              		.loc 1 311 24 is_stmt 0 view .LVU108
 396 001a 6C60     		str	r4, [r5, #4]
 312:Core/Src/main.c ****   htim4.Init.Period = 65535;
 397              		.loc 1 312 3 is_stmt 1 view .LVU109
 312:Core/Src/main.c ****   htim4.Init.Period = 65535;
 398              		.loc 1 312 26 is_stmt 0 view .LVU110
 399 001c AC60     		str	r4, [r5, #8]
 313:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 400              		.loc 1 313 3 is_stmt 1 view .LVU111
 313:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 401              		.loc 1 313 21 is_stmt 0 view .LVU112
 402 001e 4FF6FF73 		movw	r3, #65535
 403 0022 EB60     		str	r3, [r5, #12]
ARM GAS  /tmp/ccQs0U1Y.s 			page 17


 314:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 404              		.loc 1 314 3 is_stmt 1 view .LVU113
 314:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 405              		.loc 1 314 28 is_stmt 0 view .LVU114
 406 0024 2C61     		str	r4, [r5, #16]
 315:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 407              		.loc 1 315 3 is_stmt 1 view .LVU115
 315:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 408              		.loc 1 315 32 is_stmt 0 view .LVU116
 409 0026 AC61     		str	r4, [r5, #24]
 316:Core/Src/main.c ****   {
 410              		.loc 1 316 3 is_stmt 1 view .LVU117
 316:Core/Src/main.c ****   {
 411              		.loc 1 316 7 is_stmt 0 view .LVU118
 412 0028 2846     		mov	r0, r5
 413 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 414              	.LVL6:
 320:Core/Src/main.c ****   sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 415              		.loc 1 320 3 is_stmt 1 view .LVU119
 320:Core/Src/main.c ****   sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 416              		.loc 1 320 26 is_stmt 0 view .LVU120
 417 002e 0723     		movs	r3, #7
 418 0030 0393     		str	r3, [sp, #12]
 321:Core/Src/main.c ****   sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 419              		.loc 1 321 3 is_stmt 1 view .LVU121
 321:Core/Src/main.c ****   sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 420              		.loc 1 321 29 is_stmt 0 view .LVU122
 421 0032 6023     		movs	r3, #96
 422 0034 0493     		str	r3, [sp, #16]
 322:Core/Src/main.c ****   sSlaveConfig.TriggerFilter = 0;
 423              		.loc 1 322 3 is_stmt 1 view .LVU123
 322:Core/Src/main.c ****   sSlaveConfig.TriggerFilter = 0;
 424              		.loc 1 322 32 is_stmt 0 view .LVU124
 425 0036 0594     		str	r4, [sp, #20]
 323:Core/Src/main.c ****   if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 426              		.loc 1 323 3 is_stmt 1 view .LVU125
 323:Core/Src/main.c ****   if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 427              		.loc 1 323 30 is_stmt 0 view .LVU126
 428 0038 0794     		str	r4, [sp, #28]
 324:Core/Src/main.c ****   {
 429              		.loc 1 324 3 is_stmt 1 view .LVU127
 324:Core/Src/main.c ****   {
 430              		.loc 1 324 7 is_stmt 0 view .LVU128
 431 003a 03A9     		add	r1, sp, #12
 432 003c 2846     		mov	r0, r5
 433 003e FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 434              	.LVL7:
 328:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 435              		.loc 1 328 3 is_stmt 1 view .LVU129
 328:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 436              		.loc 1 328 37 is_stmt 0 view .LVU130
 437 0042 0194     		str	r4, [sp, #4]
 329:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 438              		.loc 1 329 3 is_stmt 1 view .LVU131
 329:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 439              		.loc 1 329 33 is_stmt 0 view .LVU132
 440 0044 0294     		str	r4, [sp, #8]
ARM GAS  /tmp/ccQs0U1Y.s 			page 18


 330:Core/Src/main.c ****   {
 441              		.loc 1 330 3 is_stmt 1 view .LVU133
 330:Core/Src/main.c ****   {
 442              		.loc 1 330 7 is_stmt 0 view .LVU134
 443 0046 01A9     		add	r1, sp, #4
 444 0048 2846     		mov	r0, r5
 445 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 446              	.LVL8:
 338:Core/Src/main.c **** 
 447              		.loc 1 338 1 view .LVU135
 448 004e 09B0     		add	sp, sp, #36
 449              	.LCFI10:
 450              		.cfi_def_cfa_offset 12
 451              		@ sp needed
 452 0050 30BD     		pop	{r4, r5, pc}
 453              	.L20:
 454 0052 00BF     		.align	2
 455              	.L19:
 456 0054 00000000 		.word	htim4
 457 0058 00080040 		.word	1073743872
 458              		.cfi_endproc
 459              	.LFE135:
 461              		.section	.text.MX_TIM1_Init,"ax",%progbits
 462              		.align	1
 463              		.syntax unified
 464              		.thumb
 465              		.thumb_func
 466              		.fpu fpv4-sp-d16
 468              	MX_TIM1_Init:
 469              	.LFB134:
 249:Core/Src/main.c **** 
 470              		.loc 1 249 1 is_stmt 1 view -0
 471              		.cfi_startproc
 472              		@ args = 0, pretend = 0, frame = 32
 473              		@ frame_needed = 0, uses_anonymous_args = 0
 474 0000 30B5     		push	{r4, r5, lr}
 475              	.LCFI11:
 476              		.cfi_def_cfa_offset 12
 477              		.cfi_offset 4, -12
 478              		.cfi_offset 5, -8
 479              		.cfi_offset 14, -4
 480 0002 89B0     		sub	sp, sp, #36
 481              	.LCFI12:
 482              		.cfi_def_cfa_offset 48
 255:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 483              		.loc 1 255 3 view .LVU137
 255:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 484              		.loc 1 255 26 is_stmt 0 view .LVU138
 485 0004 0024     		movs	r4, #0
 486 0006 0394     		str	r4, [sp, #12]
 487 0008 0494     		str	r4, [sp, #16]
 488 000a 0594     		str	r4, [sp, #20]
 489 000c 0694     		str	r4, [sp, #24]
 490 000e 0794     		str	r4, [sp, #28]
 256:Core/Src/main.c **** 
 491              		.loc 1 256 3 is_stmt 1 view .LVU139
 256:Core/Src/main.c **** 
ARM GAS  /tmp/ccQs0U1Y.s 			page 19


 492              		.loc 1 256 27 is_stmt 0 view .LVU140
 493 0010 0194     		str	r4, [sp, #4]
 494 0012 0294     		str	r4, [sp, #8]
 261:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 495              		.loc 1 261 3 is_stmt 1 view .LVU141
 261:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 496              		.loc 1 261 18 is_stmt 0 view .LVU142
 497 0014 0F4D     		ldr	r5, .L23
 498 0016 104B     		ldr	r3, .L23+4
 499 0018 2B60     		str	r3, [r5]
 262:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 500              		.loc 1 262 3 is_stmt 1 view .LVU143
 262:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 501              		.loc 1 262 24 is_stmt 0 view .LVU144
 502 001a 6C60     		str	r4, [r5, #4]
 263:Core/Src/main.c ****   htim1.Init.Period = 65535;
 503              		.loc 1 263 3 is_stmt 1 view .LVU145
 263:Core/Src/main.c ****   htim1.Init.Period = 65535;
 504              		.loc 1 263 26 is_stmt 0 view .LVU146
 505 001c AC60     		str	r4, [r5, #8]
 264:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 506              		.loc 1 264 3 is_stmt 1 view .LVU147
 264:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 507              		.loc 1 264 21 is_stmt 0 view .LVU148
 508 001e 4FF6FF73 		movw	r3, #65535
 509 0022 EB60     		str	r3, [r5, #12]
 265:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 510              		.loc 1 265 3 is_stmt 1 view .LVU149
 265:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 511              		.loc 1 265 28 is_stmt 0 view .LVU150
 512 0024 2C61     		str	r4, [r5, #16]
 266:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 513              		.loc 1 266 3 is_stmt 1 view .LVU151
 266:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 514              		.loc 1 266 32 is_stmt 0 view .LVU152
 515 0026 6C61     		str	r4, [r5, #20]
 267:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 516              		.loc 1 267 3 is_stmt 1 view .LVU153
 267:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 517              		.loc 1 267 32 is_stmt 0 view .LVU154
 518 0028 AC61     		str	r4, [r5, #24]
 268:Core/Src/main.c ****   {
 519              		.loc 1 268 3 is_stmt 1 view .LVU155
 268:Core/Src/main.c ****   {
 520              		.loc 1 268 7 is_stmt 0 view .LVU156
 521 002a 2846     		mov	r0, r5
 522 002c FFF7FEFF 		bl	HAL_TIM_Base_Init
 523              	.LVL9:
 272:Core/Src/main.c ****   sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 524              		.loc 1 272 3 is_stmt 1 view .LVU157
 272:Core/Src/main.c ****   sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 525              		.loc 1 272 26 is_stmt 0 view .LVU158
 526 0030 0723     		movs	r3, #7
 527 0032 0393     		str	r3, [sp, #12]
 273:Core/Src/main.c ****   sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 528              		.loc 1 273 3 is_stmt 1 view .LVU159
 273:Core/Src/main.c ****   sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
ARM GAS  /tmp/ccQs0U1Y.s 			page 20


 529              		.loc 1 273 29 is_stmt 0 view .LVU160
 530 0034 6023     		movs	r3, #96
 531 0036 0493     		str	r3, [sp, #16]
 274:Core/Src/main.c ****   sSlaveConfig.TriggerFilter = 0;
 532              		.loc 1 274 3 is_stmt 1 view .LVU161
 274:Core/Src/main.c ****   sSlaveConfig.TriggerFilter = 0;
 533              		.loc 1 274 32 is_stmt 0 view .LVU162
 534 0038 0594     		str	r4, [sp, #20]
 275:Core/Src/main.c ****   if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 535              		.loc 1 275 3 is_stmt 1 view .LVU163
 275:Core/Src/main.c ****   if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 536              		.loc 1 275 30 is_stmt 0 view .LVU164
 537 003a 0794     		str	r4, [sp, #28]
 276:Core/Src/main.c ****   {
 538              		.loc 1 276 3 is_stmt 1 view .LVU165
 276:Core/Src/main.c ****   {
 539              		.loc 1 276 7 is_stmt 0 view .LVU166
 540 003c 03A9     		add	r1, sp, #12
 541 003e 2846     		mov	r0, r5
 542 0040 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 543              	.LVL10:
 280:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 544              		.loc 1 280 3 is_stmt 1 view .LVU167
 280:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 545              		.loc 1 280 37 is_stmt 0 view .LVU168
 546 0044 0194     		str	r4, [sp, #4]
 281:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 547              		.loc 1 281 3 is_stmt 1 view .LVU169
 281:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 548              		.loc 1 281 33 is_stmt 0 view .LVU170
 549 0046 0294     		str	r4, [sp, #8]
 282:Core/Src/main.c ****   {
 550              		.loc 1 282 3 is_stmt 1 view .LVU171
 282:Core/Src/main.c ****   {
 551              		.loc 1 282 7 is_stmt 0 view .LVU172
 552 0048 01A9     		add	r1, sp, #4
 553 004a 2846     		mov	r0, r5
 554 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 555              	.LVL11:
 290:Core/Src/main.c **** 
 556              		.loc 1 290 1 view .LVU173
 557 0050 09B0     		add	sp, sp, #36
 558              	.LCFI13:
 559              		.cfi_def_cfa_offset 12
 560              		@ sp needed
 561 0052 30BD     		pop	{r4, r5, pc}
 562              	.L24:
 563              		.align	2
 564              	.L23:
 565 0054 00000000 		.word	htim1
 566 0058 00000140 		.word	1073807360
 567              		.cfi_endproc
 568              	.LFE134:
 570              		.section	.text.MX_TIM5_Init,"ax",%progbits
 571              		.align	1
 572              		.syntax unified
 573              		.thumb
ARM GAS  /tmp/ccQs0U1Y.s 			page 21


 574              		.thumb_func
 575              		.fpu fpv4-sp-d16
 577              	MX_TIM5_Init:
 578              	.LFB136:
 346:Core/Src/main.c **** 
 579              		.loc 1 346 1 is_stmt 1 view -0
 580              		.cfi_startproc
 581              		@ args = 0, pretend = 0, frame = 24
 582              		@ frame_needed = 0, uses_anonymous_args = 0
 583 0000 30B5     		push	{r4, r5, lr}
 584              	.LCFI14:
 585              		.cfi_def_cfa_offset 12
 586              		.cfi_offset 4, -12
 587              		.cfi_offset 5, -8
 588              		.cfi_offset 14, -4
 589 0002 87B0     		sub	sp, sp, #28
 590              	.LCFI15:
 591              		.cfi_def_cfa_offset 40
 352:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 592              		.loc 1 352 3 view .LVU175
 352:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 593              		.loc 1 352 26 is_stmt 0 view .LVU176
 594 0004 0024     		movs	r4, #0
 595 0006 0294     		str	r4, [sp, #8]
 596 0008 0394     		str	r4, [sp, #12]
 597 000a 0494     		str	r4, [sp, #16]
 598 000c 0594     		str	r4, [sp, #20]
 353:Core/Src/main.c **** 
 599              		.loc 1 353 3 is_stmt 1 view .LVU177
 353:Core/Src/main.c **** 
 600              		.loc 1 353 27 is_stmt 0 view .LVU178
 601 000e 0094     		str	r4, [sp]
 602 0010 0194     		str	r4, [sp, #4]
 358:Core/Src/main.c ****   htim5.Init.Prescaler = 0;
 603              		.loc 1 358 3 is_stmt 1 view .LVU179
 358:Core/Src/main.c ****   htim5.Init.Prescaler = 0;
 604              		.loc 1 358 18 is_stmt 0 view .LVU180
 605 0012 0E4D     		ldr	r5, .L27
 606 0014 0E4B     		ldr	r3, .L27+4
 607 0016 2B60     		str	r3, [r5]
 359:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 608              		.loc 1 359 3 is_stmt 1 view .LVU181
 359:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 609              		.loc 1 359 24 is_stmt 0 view .LVU182
 610 0018 6C60     		str	r4, [r5, #4]
 360:Core/Src/main.c ****   htim5.Init.Period = 64*1024*1024;
 611              		.loc 1 360 3 is_stmt 1 view .LVU183
 360:Core/Src/main.c ****   htim5.Init.Period = 64*1024*1024;
 612              		.loc 1 360 26 is_stmt 0 view .LVU184
 613 001a AC60     		str	r4, [r5, #8]
 361:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 614              		.loc 1 361 3 is_stmt 1 view .LVU185
 361:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 615              		.loc 1 361 21 is_stmt 0 view .LVU186
 616 001c 4FF08063 		mov	r3, #67108864
 617 0020 EB60     		str	r3, [r5, #12]
 362:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
ARM GAS  /tmp/ccQs0U1Y.s 			page 22


 618              		.loc 1 362 3 is_stmt 1 view .LVU187
 362:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 619              		.loc 1 362 28 is_stmt 0 view .LVU188
 620 0022 2C61     		str	r4, [r5, #16]
 363:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 621              		.loc 1 363 3 is_stmt 1 view .LVU189
 363:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 622              		.loc 1 363 32 is_stmt 0 view .LVU190
 623 0024 AC61     		str	r4, [r5, #24]
 364:Core/Src/main.c ****   {
 624              		.loc 1 364 3 is_stmt 1 view .LVU191
 364:Core/Src/main.c ****   {
 625              		.loc 1 364 7 is_stmt 0 view .LVU192
 626 0026 2846     		mov	r0, r5
 627 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 628              	.LVL12:
 368:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 629              		.loc 1 368 3 is_stmt 1 view .LVU193
 368:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 630              		.loc 1 368 34 is_stmt 0 view .LVU194
 631 002c 4FF48053 		mov	r3, #4096
 632 0030 0293     		str	r3, [sp, #8]
 369:Core/Src/main.c ****   {
 633              		.loc 1 369 3 is_stmt 1 view .LVU195
 369:Core/Src/main.c ****   {
 634              		.loc 1 369 7 is_stmt 0 view .LVU196
 635 0032 02A9     		add	r1, sp, #8
 636 0034 2846     		mov	r0, r5
 637 0036 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 638              	.LVL13:
 373:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 639              		.loc 1 373 3 is_stmt 1 view .LVU197
 373:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 640              		.loc 1 373 37 is_stmt 0 view .LVU198
 641 003a 0094     		str	r4, [sp]
 374:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 642              		.loc 1 374 3 is_stmt 1 view .LVU199
 374:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 643              		.loc 1 374 33 is_stmt 0 view .LVU200
 644 003c 0194     		str	r4, [sp, #4]
 375:Core/Src/main.c ****   {
 645              		.loc 1 375 3 is_stmt 1 view .LVU201
 375:Core/Src/main.c ****   {
 646              		.loc 1 375 7 is_stmt 0 view .LVU202
 647 003e 6946     		mov	r1, sp
 648 0040 2846     		mov	r0, r5
 649 0042 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 650              	.LVL14:
 383:Core/Src/main.c **** 
 651              		.loc 1 383 1 view .LVU203
 652 0046 07B0     		add	sp, sp, #28
 653              	.LCFI16:
 654              		.cfi_def_cfa_offset 12
 655              		@ sp needed
 656 0048 30BD     		pop	{r4, r5, pc}
 657              	.L28:
 658 004a 00BF     		.align	2
ARM GAS  /tmp/ccQs0U1Y.s 			page 23


 659              	.L27:
 660 004c 00000000 		.word	htim5
 661 0050 000C0040 		.word	1073744896
 662              		.cfi_endproc
 663              	.LFE136:
 665              		.section	.text.SystemClock_Config,"ax",%progbits
 666              		.align	1
 667              		.global	SystemClock_Config
 668              		.syntax unified
 669              		.thumb
 670              		.thumb_func
 671              		.fpu fpv4-sp-d16
 673              	SystemClock_Config:
 674              	.LFB131:
 129:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 675              		.loc 1 129 1 is_stmt 1 view -0
 676              		.cfi_startproc
 677              		@ args = 0, pretend = 0, frame = 80
 678              		@ frame_needed = 0, uses_anonymous_args = 0
 679 0000 70B5     		push	{r4, r5, r6, lr}
 680              	.LCFI17:
 681              		.cfi_def_cfa_offset 16
 682              		.cfi_offset 4, -16
 683              		.cfi_offset 5, -12
 684              		.cfi_offset 6, -8
 685              		.cfi_offset 14, -4
 686 0002 94B0     		sub	sp, sp, #80
 687              	.LCFI18:
 688              		.cfi_def_cfa_offset 96
 130:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 689              		.loc 1 130 3 view .LVU205
 130:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 690              		.loc 1 130 22 is_stmt 0 view .LVU206
 691 0004 3022     		movs	r2, #48
 692 0006 0021     		movs	r1, #0
 693 0008 08A8     		add	r0, sp, #32
 694 000a FFF7FEFF 		bl	memset
 695              	.LVL15:
 131:Core/Src/main.c **** 
 696              		.loc 1 131 3 is_stmt 1 view .LVU207
 131:Core/Src/main.c **** 
 697              		.loc 1 131 22 is_stmt 0 view .LVU208
 698 000e 0024     		movs	r4, #0
 699 0010 0394     		str	r4, [sp, #12]
 700 0012 0494     		str	r4, [sp, #16]
 701 0014 0594     		str	r4, [sp, #20]
 702 0016 0694     		str	r4, [sp, #24]
 703 0018 0794     		str	r4, [sp, #28]
 135:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 704              		.loc 1 135 3 is_stmt 1 view .LVU209
 705              	.LBB6:
 135:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 706              		.loc 1 135 3 view .LVU210
 707 001a 0194     		str	r4, [sp, #4]
 135:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 708              		.loc 1 135 3 view .LVU211
 709 001c 1B4B     		ldr	r3, .L31
ARM GAS  /tmp/ccQs0U1Y.s 			page 24


 710 001e 1A6C     		ldr	r2, [r3, #64]
 711 0020 42F08052 		orr	r2, r2, #268435456
 712 0024 1A64     		str	r2, [r3, #64]
 135:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 713              		.loc 1 135 3 view .LVU212
 714 0026 1B6C     		ldr	r3, [r3, #64]
 715 0028 03F08053 		and	r3, r3, #268435456
 716 002c 0193     		str	r3, [sp, #4]
 135:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 717              		.loc 1 135 3 view .LVU213
 718 002e 019B     		ldr	r3, [sp, #4]
 719              	.LBE6:
 135:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 720              		.loc 1 135 3 view .LVU214
 136:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 721              		.loc 1 136 3 view .LVU215
 722              	.LBB7:
 136:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 723              		.loc 1 136 3 view .LVU216
 724 0030 0294     		str	r4, [sp, #8]
 136:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 725              		.loc 1 136 3 view .LVU217
 726 0032 174B     		ldr	r3, .L31+4
 727 0034 1A68     		ldr	r2, [r3]
 728 0036 42F48042 		orr	r2, r2, #16384
 729 003a 1A60     		str	r2, [r3]
 136:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 730              		.loc 1 136 3 view .LVU218
 731 003c 1B68     		ldr	r3, [r3]
 732 003e 03F48043 		and	r3, r3, #16384
 733 0042 0293     		str	r3, [sp, #8]
 136:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 734              		.loc 1 136 3 view .LVU219
 735 0044 029B     		ldr	r3, [sp, #8]
 736              	.LBE7:
 136:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 737              		.loc 1 136 3 view .LVU220
 140:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 738              		.loc 1 140 3 view .LVU221
 140:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 739              		.loc 1 140 36 is_stmt 0 view .LVU222
 740 0046 0123     		movs	r3, #1
 741 0048 0893     		str	r3, [sp, #32]
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 742              		.loc 1 141 3 is_stmt 1 view .LVU223
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 743              		.loc 1 141 30 is_stmt 0 view .LVU224
 744 004a 4FF48033 		mov	r3, #65536
 745 004e 0993     		str	r3, [sp, #36]
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 746              		.loc 1 142 3 is_stmt 1 view .LVU225
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 747              		.loc 1 142 34 is_stmt 0 view .LVU226
 748 0050 0226     		movs	r6, #2
 749 0052 0E96     		str	r6, [sp, #56]
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 750              		.loc 1 143 3 is_stmt 1 view .LVU227
ARM GAS  /tmp/ccQs0U1Y.s 			page 25


 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 751              		.loc 1 143 35 is_stmt 0 view .LVU228
 752 0054 4FF48003 		mov	r3, #4194304
 753 0058 0F93     		str	r3, [sp, #60]
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 128;
 754              		.loc 1 144 3 is_stmt 1 view .LVU229
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 128;
 755              		.loc 1 144 30 is_stmt 0 view .LVU230
 756 005a 0425     		movs	r5, #4
 757 005c 1095     		str	r5, [sp, #64]
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 758              		.loc 1 145 3 is_stmt 1 view .LVU231
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 759              		.loc 1 145 30 is_stmt 0 view .LVU232
 760 005e 8023     		movs	r3, #128
 761 0060 1193     		str	r3, [sp, #68]
 146:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 762              		.loc 1 146 3 is_stmt 1 view .LVU233
 146:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 763              		.loc 1 146 30 is_stmt 0 view .LVU234
 764 0062 1296     		str	r6, [sp, #72]
 147:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 765              		.loc 1 147 3 is_stmt 1 view .LVU235
 147:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 766              		.loc 1 147 30 is_stmt 0 view .LVU236
 767 0064 1395     		str	r5, [sp, #76]
 148:Core/Src/main.c ****   {
 768              		.loc 1 148 3 is_stmt 1 view .LVU237
 148:Core/Src/main.c ****   {
 769              		.loc 1 148 7 is_stmt 0 view .LVU238
 770 0066 08A8     		add	r0, sp, #32
 771 0068 FFF7FEFF 		bl	HAL_RCC_OscConfig
 772              	.LVL16:
 154:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 773              		.loc 1 154 3 is_stmt 1 view .LVU239
 154:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 774              		.loc 1 154 31 is_stmt 0 view .LVU240
 775 006c 0F23     		movs	r3, #15
 776 006e 0393     		str	r3, [sp, #12]
 156:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 777              		.loc 1 156 3 is_stmt 1 view .LVU241
 156:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 778              		.loc 1 156 34 is_stmt 0 view .LVU242
 779 0070 0496     		str	r6, [sp, #16]
 157:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 780              		.loc 1 157 3 is_stmt 1 view .LVU243
 157:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 781              		.loc 1 157 35 is_stmt 0 view .LVU244
 782 0072 0594     		str	r4, [sp, #20]
 158:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 783              		.loc 1 158 3 is_stmt 1 view .LVU245
 158:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 784              		.loc 1 158 36 is_stmt 0 view .LVU246
 785 0074 4FF4A053 		mov	r3, #5120
 786 0078 0693     		str	r3, [sp, #24]
 159:Core/Src/main.c **** 
 787              		.loc 1 159 3 is_stmt 1 view .LVU247
ARM GAS  /tmp/ccQs0U1Y.s 			page 26


 159:Core/Src/main.c **** 
 788              		.loc 1 159 36 is_stmt 0 view .LVU248
 789 007a 4FF48053 		mov	r3, #4096
 790 007e 0793     		str	r3, [sp, #28]
 161:Core/Src/main.c ****   {
 791              		.loc 1 161 3 is_stmt 1 view .LVU249
 161:Core/Src/main.c ****   {
 792              		.loc 1 161 7 is_stmt 0 view .LVU250
 793 0080 2946     		mov	r1, r5
 794 0082 03A8     		add	r0, sp, #12
 795 0084 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 796              	.LVL17:
 165:Core/Src/main.c **** 
 797              		.loc 1 165 1 view .LVU251
 798 0088 14B0     		add	sp, sp, #80
 799              	.LCFI19:
 800              		.cfi_def_cfa_offset 16
 801              		@ sp needed
 802 008a 70BD     		pop	{r4, r5, r6, pc}
 803              	.L32:
 804              		.align	2
 805              	.L31:
 806 008c 00380240 		.word	1073887232
 807 0090 00700040 		.word	1073770496
 808              		.cfi_endproc
 809              	.LFE131:
 811              		.section	.text.main,"ax",%progbits
 812              		.align	1
 813              		.global	main
 814              		.syntax unified
 815              		.thumb
 816              		.thumb_func
 817              		.fpu fpv4-sp-d16
 819              	main:
 820              	.LFB130:
  80:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 821              		.loc 1 80 1 is_stmt 1 view -0
 822              		.cfi_startproc
 823              		@ Volatile: function does not return.
 824              		@ args = 0, pretend = 0, frame = 0
 825              		@ frame_needed = 0, uses_anonymous_args = 0
 826 0000 08B5     		push	{r3, lr}
 827              	.LCFI20:
 828              		.cfi_def_cfa_offset 8
 829              		.cfi_offset 3, -8
 830              		.cfi_offset 14, -4
  88:Core/Src/main.c **** 
 831              		.loc 1 88 3 view .LVU253
 832 0002 FFF7FEFF 		bl	HAL_Init
 833              	.LVL18:
  95:Core/Src/main.c **** 
 834              		.loc 1 95 3 view .LVU254
 835 0006 FFF7FEFF 		bl	SystemClock_Config
 836              	.LVL19:
 102:Core/Src/main.c ****   MX_SPI1_Init();
 837              		.loc 1 102 3 view .LVU255
 838 000a FFF7FEFF 		bl	MX_GPIO_Init
ARM GAS  /tmp/ccQs0U1Y.s 			page 27


 839              	.LVL20:
 103:Core/Src/main.c ****   MX_USART2_UART_Init();
 840              		.loc 1 103 3 view .LVU256
 841 000e FFF7FEFF 		bl	MX_SPI1_Init
 842              	.LVL21:
 104:Core/Src/main.c ****   MX_DAC_Init();
 843              		.loc 1 104 3 view .LVU257
 844 0012 FFF7FEFF 		bl	MX_USART2_UART_Init
 845              	.LVL22:
 105:Core/Src/main.c ****   MX_TIM4_Init();
 846              		.loc 1 105 3 view .LVU258
 847 0016 FFF7FEFF 		bl	MX_DAC_Init
 848              	.LVL23:
 106:Core/Src/main.c ****   MX_TIM1_Init();
 849              		.loc 1 106 3 view .LVU259
 850 001a FFF7FEFF 		bl	MX_TIM4_Init
 851              	.LVL24:
 107:Core/Src/main.c ****   MX_TIM5_Init();
 852              		.loc 1 107 3 view .LVU260
 853 001e FFF7FEFF 		bl	MX_TIM1_Init
 854              	.LVL25:
 108:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 855              		.loc 1 108 3 view .LVU261
 856 0022 FFF7FEFF 		bl	MX_TIM5_Init
 857              	.LVL26:
 858              	.L34:
 115:Core/Src/main.c ****   {
 859              		.loc 1 115 3 discriminator 1 view .LVU262
 118:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 860              		.loc 1 118 5 discriminator 1 view .LVU263
 861 0026 FFF7FEFF 		bl	mainLoop
 862              	.LVL27:
 115:Core/Src/main.c ****   {
 863              		.loc 1 115 9 discriminator 1 view .LVU264
 864 002a FCE7     		b	.L34
 865              		.cfi_endproc
 866              	.LFE130:
 868              		.section	.text.Error_Handler,"ax",%progbits
 869              		.align	1
 870              		.global	Error_Handler
 871              		.syntax unified
 872              		.thumb
 873              		.thumb_func
 874              		.fpu fpv4-sp-d16
 876              	Error_Handler:
 877              	.LFB139:
 444:Core/Src/main.c **** 
 445:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 446:Core/Src/main.c **** 
 447:Core/Src/main.c **** /* USER CODE END 4 */
 448:Core/Src/main.c **** 
 449:Core/Src/main.c **** /**
 450:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 451:Core/Src/main.c ****   * @retval None
 452:Core/Src/main.c ****   */
 453:Core/Src/main.c **** void Error_Handler(void)
 454:Core/Src/main.c **** {
ARM GAS  /tmp/ccQs0U1Y.s 			page 28


 878              		.loc 1 454 1 view -0
 879              		.cfi_startproc
 880              		@ args = 0, pretend = 0, frame = 0
 881              		@ frame_needed = 0, uses_anonymous_args = 0
 882              		@ link register save eliminated.
 455:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 456:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 457:Core/Src/main.c **** 
 458:Core/Src/main.c ****   /* USER CODE END Error_Handler_Debug */
 459:Core/Src/main.c **** }
 883              		.loc 1 459 1 view .LVU266
 884 0000 7047     		bx	lr
 885              		.cfi_endproc
 886              	.LFE139:
 888              		.comm	huart2,64,4
 889              		.comm	htim5,64,4
 890              		.comm	htim4,64,4
 891              		.comm	htim1,64,4
 892              		.comm	hspi1,88,4
 893              		.comm	hdac,20,4
 894              		.text
 895              	.Letext0:
 896              		.file 2 "/home/cahill/stm32cubeMx/install_bin/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/inc
 897              		.file 3 "/home/cahill/stm32cubeMx/install_bin/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/inc
 898              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 899              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 900              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 901              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 902              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 903              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 904              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 905              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 906              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dac.h"
 907              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 908              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 909              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 910              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 911              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 912              		.file 18 "Core/Inc/mainLoop.h"
 913              		.file 19 "<built-in>"
ARM GAS  /tmp/ccQs0U1Y.s 			page 29


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccQs0U1Y.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccQs0U1Y.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccQs0U1Y.s:149    .text.MX_GPIO_Init:000000000000008c $d
     /tmp/ccQs0U1Y.s:155    .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/ccQs0U1Y.s:161    .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/ccQs0U1Y.s:225    .text.MX_SPI1_Init:0000000000000038 $d
                            *COM*:0000000000000058 hspi1
     /tmp/ccQs0U1Y.s:231    .text.MX_USART2_UART_Init:0000000000000000 $t
     /tmp/ccQs0U1Y.s:237    .text.MX_USART2_UART_Init:0000000000000000 MX_USART2_UART_Init
     /tmp/ccQs0U1Y.s:286    .text.MX_USART2_UART_Init:0000000000000024 $d
                            *COM*:0000000000000040 huart2
     /tmp/ccQs0U1Y.s:292    .text.MX_DAC_Init:0000000000000000 $t
     /tmp/ccQs0U1Y.s:298    .text.MX_DAC_Init:0000000000000000 MX_DAC_Init
     /tmp/ccQs0U1Y.s:350    .text.MX_DAC_Init:0000000000000028 $d
                            *COM*:0000000000000014 hdac
     /tmp/ccQs0U1Y.s:356    .text.MX_TIM4_Init:0000000000000000 $t
     /tmp/ccQs0U1Y.s:362    .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
     /tmp/ccQs0U1Y.s:456    .text.MX_TIM4_Init:0000000000000054 $d
                            *COM*:0000000000000040 htim4
     /tmp/ccQs0U1Y.s:462    .text.MX_TIM1_Init:0000000000000000 $t
     /tmp/ccQs0U1Y.s:468    .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
     /tmp/ccQs0U1Y.s:565    .text.MX_TIM1_Init:0000000000000054 $d
                            *COM*:0000000000000040 htim1
     /tmp/ccQs0U1Y.s:571    .text.MX_TIM5_Init:0000000000000000 $t
     /tmp/ccQs0U1Y.s:577    .text.MX_TIM5_Init:0000000000000000 MX_TIM5_Init
     /tmp/ccQs0U1Y.s:660    .text.MX_TIM5_Init:000000000000004c $d
                            *COM*:0000000000000040 htim5
     /tmp/ccQs0U1Y.s:666    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccQs0U1Y.s:673    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccQs0U1Y.s:806    .text.SystemClock_Config:000000000000008c $d
     /tmp/ccQs0U1Y.s:812    .text.main:0000000000000000 $t
     /tmp/ccQs0U1Y.s:819    .text.main:0000000000000000 main
     /tmp/ccQs0U1Y.s:869    .text.Error_Handler:0000000000000000 $t
     /tmp/ccQs0U1Y.s:876    .text.Error_Handler:0000000000000000 Error_Handler

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_SPI_Init
HAL_UART_Init
HAL_DAC_Init
HAL_DAC_ConfigChannel
HAL_TIM_Base_Init
HAL_TIM_SlaveConfigSynchro
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_ConfigClockSource
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
mainLoop
