// Seed: 3713076139
module module_1 (
    output supply1 id_0,
    input wor id_1,
    input tri module_0,
    output uwire id_3
    , id_5
);
  assign id_5 = 1;
  assign module_2.type_0 = 0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output logic id_0,
    input  tri1  id_1,
    output uwire id_2,
    input  logic id_3,
    input  wor   id_4
);
  always_latch @(*) begin : LABEL_0
    if (1'b0) begin : LABEL_0
      id_0 <= id_3;
      disable id_6;
    end
  end
  wire id_7;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_4,
      id_2
  );
  wire id_8;
endmodule
module module_2 (
    output uwire id_0,
    output wand id_1,
    input supply1 id_2,
    input tri0 id_3
);
  module_0 modCall_1 (
      id_1,
      id_2,
      id_3,
      id_1
  );
  assign id_0 = 1;
endmodule
