Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Nov 20 21:22:32 2024
| Host         : eecs-digital-23 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.800ns  (required time - arrival time)
  Source:                 x_com_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            line_blue_pipeline_ps9/delayed_pipe_reg[2][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        14.869ns  (logic 8.542ns (57.447%)  route 6.327ns (42.553%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=1 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.578ns = ( 10.890 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.892ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.612    -4.587 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.788    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.096    -3.692 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, unplaced)         0.584    -3.108    wizard_hdmi/clk_100
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -4.587 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.788    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.096    -3.692 r  wizard_hdmi/clkout1_buf/O
                         net (fo=1064, unplaced)      0.800    -2.892    clk_pixel
                         FDRE                                         r  x_com_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -2.436 f  x_com_2_reg[0]/Q
                         net (fo=20, unplaced)        0.801    -1.635    line_blue_pipeline_ps9/Q[0]
                         LUT4 (Prop_lut4_I1_O)        0.321    -1.314 r  line_blue_pipeline_ps9/in_line4_i_73/O
                         net (fo=1, unplaced)         0.000    -1.314    line_blue_pipeline_ps9/in_line4_i_73_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.553    -0.761 r  line_blue_pipeline_ps9/in_line4_i_49/CO[3]
                         net (fo=1, unplaced)         0.009    -0.752    line_blue_pipeline_ps9/in_line4_i_49_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    -0.574 r  line_blue_pipeline_ps9/in_line4_i_40/CO[1]
                         net (fo=66, unplaced)        0.401    -0.173    line_blue_pipeline_ps9/x_com_reg[10][0]
                         LUT3 (Prop_lut3_I1_O)        0.332     0.159 r  line_blue_pipeline_ps9/in_line4_i_64/O
                         net (fo=3, unplaced)         0.920     1.079    line/in_line4_i_39_0[2]
                         LUT6 (Prop_lut6_I0_O)        0.124     1.203 r  line/in_line4_i_47/O
                         net (fo=1, unplaced)         0.000     1.203    line/in_line4_i_47_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.753 r  line/in_line4_i_39/CO[3]
                         net (fo=20, unplaced)        0.978     2.731    vcount_pipeline_ps3/in_line3[0]
                         LUT4 (Prop_lut4_I2_O)        0.124     2.855 r  vcount_pipeline_ps3/in_line3_i_15/O
                         net (fo=1, unplaced)         0.000     2.855    vcount_pipeline_ps3/in_line3_i_15_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.405 r  vcount_pipeline_ps3/in_line3_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     3.414    vcount_pipeline_ps3/in_line3_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.528 r  vcount_pipeline_ps3/in_line3_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.528    vcount_pipeline_ps3/in_line3_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.876 r  vcount_pipeline_ps3/in_line3_i_1/O[1]
                         net (fo=3, unplaced)         0.800     4.676    line/B[9]
                         DSP48E1 (Prop_dsp48e1_B[9]_P[0])
                                                      3.835     8.511 r  line/in_line4__0/P[0]
                         net (fo=4, unplaced)         0.800     9.310    line/in_line4__0_n_105
                         LUT4 (Prop_lut4_I0_O)        0.152     9.462 r  line/delayed_pipe_reg[2][0]_srl3_i_111/O
                         net (fo=1, unplaced)         0.000     9.462    line/delayed_pipe_reg[2][0]_srl3_i_111_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.553    10.015 r  line/delayed_pipe_reg[2][0]_srl3_i_72/CO[3]
                         net (fo=1, unplaced)         0.009    10.024    line/delayed_pipe_reg[2][0]_srl3_i_72_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.138 r  line/delayed_pipe_reg[2][0]_srl3_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.138    line/delayed_pipe_reg[2][0]_srl3_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.252 r  line/delayed_pipe_reg[2][0]_srl3_i_4/CO[3]
                         net (fo=1, unplaced)         1.268    11.520    line/in_line3__1
                         LUT6 (Prop_lut6_I2_O)        0.124    11.644 r  line/delayed_pipe_reg[2][0]_srl3_i_1/O
                         net (fo=1, unplaced)         0.333    11.977    line_blue_pipeline_ps9/line_blue[0]
                         SRL16E                                       r  line_blue_pipeline_ps9/delayed_pipe_reg[2][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    15.277    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.893     9.384 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.144    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.091    10.235 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, unplaced)         0.439    10.674    wizard_hdmi/clk_100
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.290     9.384 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.144    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.091    10.235 r  wizard_hdmi/clkout1_buf/O
                         net (fo=1064, unplaced)      0.655    10.890    line_blue_pipeline_ps9/clk_pixel
                         SRL16E                                       r  line_blue_pipeline_ps9/delayed_pipe_reg[2][0]_srl3/CLK
                         clock pessimism             -0.459    10.431    
                         clock uncertainty           -0.210    10.221    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    10.177    line_blue_pipeline_ps9/delayed_pipe_reg[2][0]_srl3
  -------------------------------------------------------------------
                         required time                         10.177    
                         arrival time                         -11.977    
  -------------------------------------------------------------------
                         slack                                 -1.800    




