Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\pahan\Downloads\DE10NanoUART-FPGA\DE10NanoUART-FPGA\soc_system.qsys --block-symbol-file --output-directory=C:\Users\pahan\Downloads\DE10NanoUART-FPGA\DE10NanoUART-FPGA\soc_system --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading DE10NanoUART-FPGA/soc_system.qsys
Progress: Reading input file
Progress: Adding BT_Key [altera_avalon_pio 16.1]
Progress: Parameterizing module BT_Key
Progress: Adding HC05_UART [altera_avalon_uart 16.1]
Progress: Parameterizing module HC05_UART
Progress: Adding Mode_control [altera_avalon_pio 16.1]
Progress: Parameterizing module Mode_control
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 16.1]
Progress: Parameterizing module hps_0
Progress: Adding leds [altera_avalon_pio 16.1]
Progress: Parameterizing module leds
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.BT_Key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: hps_0.f2h_sdram0_data must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\pahan\Downloads\DE10NanoUART-FPGA\DE10NanoUART-FPGA\soc_system.qsys --synthesis=VERILOG --output-directory=C:\Users\pahan\Downloads\DE10NanoUART-FPGA\DE10NanoUART-FPGA\soc_system\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading DE10NanoUART-FPGA/soc_system.qsys
Progress: Reading input file
Progress: Adding BT_Key [altera_avalon_pio 16.1]
Progress: Parameterizing module BT_Key
Progress: Adding HC05_UART [altera_avalon_uart 16.1]
Progress: Parameterizing module HC05_UART
Progress: Adding Mode_control [altera_avalon_pio 16.1]
Progress: Parameterizing module Mode_control
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 16.1]
Progress: Parameterizing module hps_0
Progress: Adding leds [altera_avalon_pio 16.1]
Progress: Parameterizing module leds
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.BT_Key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: hps_0.f2h_sdram0_data must be connected to an Avalon-MM master
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: BT_Key: Starting RTL generation for module 'soc_system_BT_Key'
Info: BT_Key:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_BT_Key --dir=C:/Users/pahan/AppData/Local/Temp/alt9103_654725656019945423.dir/0001_BT_Key_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/pahan/AppData/Local/Temp/alt9103_654725656019945423.dir/0001_BT_Key_gen//soc_system_BT_Key_component_configuration.pl  --do_build_sim=0  ]
Info: BT_Key: Done RTL generation for module 'soc_system_BT_Key'
Info: BT_Key: "soc_system" instantiated altera_avalon_pio "BT_Key"
Info: HC05_UART: Starting RTL generation for module 'soc_system_HC05_UART'
Info: HC05_UART:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=soc_system_HC05_UART --dir=C:/Users/pahan/AppData/Local/Temp/alt9103_654725656019945423.dir/0002_HC05_UART_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/pahan/AppData/Local/Temp/alt9103_654725656019945423.dir/0002_HC05_UART_gen//soc_system_HC05_UART_component_configuration.pl  --do_build_sim=0  ]
Info: HC05_UART: Done RTL generation for module 'soc_system_HC05_UART'
Info: HC05_UART: "soc_system" instantiated altera_avalon_uart "HC05_UART"
Info: Mode_control: Starting RTL generation for module 'soc_system_Mode_control'
Info: Mode_control:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_Mode_control --dir=C:/Users/pahan/AppData/Local/Temp/alt9103_654725656019945423.dir/0003_Mode_control_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/pahan/AppData/Local/Temp/alt9103_654725656019945423.dir/0003_Mode_control_gen//soc_system_Mode_control_component_configuration.pl  --do_build_sim=0  ]
Info: Mode_control: Done RTL generation for module 'soc_system_Mode_control'
Info: Mode_control: "soc_system" instantiated altera_avalon_pio "Mode_control"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: leds: Starting RTL generation for module 'soc_system_leds'
Info: leds:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_leds --dir=C:/Users/pahan/AppData/Local/Temp/alt9103_654725656019945423.dir/0004_leds_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/pahan/AppData/Local/Temp/alt9103_654725656019945423.dir/0004_leds_gen//soc_system_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'soc_system_leds'
Info: leds: "soc_system" instantiated altera_avalon_pio "leds"
Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/pahan/AppData/Local/Temp/alt9103_654725656019945423.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/pahan/AppData/Local/Temp/alt9103_654725656019945423.dir/0005_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'
Info: onchip_memory2_0: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: leds_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "leds_s1_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: leds_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "leds_s1_agent"
Info: leds_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "leds_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file C:/Users/pahan/Downloads/DE10NanoUART-FPGA/DE10NanoUART-FPGA/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: leds_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "leds_s1_burst_adapter"
Info: Reusing file C:/Users/pahan/Downloads/DE10NanoUART-FPGA/DE10NanoUART-FPGA/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/pahan/Downloads/DE10NanoUART-FPGA/DE10NanoUART-FPGA/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/pahan/Downloads/DE10NanoUART-FPGA/DE10NanoUART-FPGA/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 28 modules, 87 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
