##========================================================================== //
## Copyright (c) 2016, Stephen Henry
## All rights reserved.
##
## Redistribution and use in source and binary forms, with or without
## modification, are permitted provided that the following conditions are met:
##
## * Redistributions of source code must retain the above copyright notice, this
##   list of conditions and the following disclaimer.
##
## * Redistributions in binary form must reproduce the above copyright notice,
##   this list of conditions and the following disclaimer in the documentation
##   and/or other materials provided with the distribution.
##
## THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
## AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
## IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
## ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
## LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
## CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
## SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
## INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
## CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
## ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
## POSSIBILITY OF SUCH DAMAGE.
##========================================================================== /

create_project dcache_blocking -in_memory

set prj dcache_blocking

set file_list {
    dcache_blocking_dcache.sv
    dcache_blocking_pipe.sv
    dcache_blocking.sv
    ram_dat_way.sv
}

foreach f $file_list {
    read_verilog @CMAKE_SOURCE_DIR@/rtl/$f
}

read_verilog @LIBV_ROOT@/delay_pipe.sv
read_verilog @LIBPD_TECH_ROOT@/dpsrams.sv
read_verilog @LIBPD_TECH_ROOT@/spsram.sv
read_verilog @LIBV_ROOT@/ffs.sv
read_verilog @LIBV_ROOT@/encoder.sv
read_verilog @LIBV_ROOT@/rotate.sv
read_verilog @LIBV_ROOT@/fifo.sv
read_verilog @LIBV_ROOT@/rf.sv

# XDC
read_xdc @CMAKE_CURRENT_BINARY_DIR@/$prj.xdc

# PD FLOW
synth_design -name $prj \
    -top $prj -include_dirs {@LIBPD_INCLUDE_DIRS@ @CMAKE_SOURCE_DIR@/rtl}
opt_design
place_design
phys_opt_design
route_design
report_timing_summary -file $prj.timing_summary.rpt
report_ram_utilization -file $prj.ram_utilization.rpt
report_utilization -file $prj.utilization.rpt

# start_gui
