//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-20732876
// Cuda compilation tools, release 8.0, V8.0.26
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_20
.address_size 64

	// .globl	runAdd

.visible .entry runAdd(
	.param .u32 runAdd_param_0,
	.param .u64 runAdd_param_1,
	.param .u32 runAdd_param_2,
	.param .u64 runAdd_param_3,
	.param .u32 runAdd_param_4,
	.param .u64 runAdd_param_5,
	.param .u32 runAdd_param_6,
	.param .u64 runAdd_param_7,
	.param .u32 runAdd_param_8,
	.param .u64 runAdd_param_9,
	.param .u32 runAdd_param_10,
	.param .u64 runAdd_param_11,
	.param .u32 runAdd_param_12
)
{
	.reg .pred 	%p<11>;
	.reg .f32 	%f<8>;
	.reg .b32 	%r<43>;
	.reg .f64 	%fd<4>;
	.reg .b64 	%rd<24>;


	ld.param.u32 	%r15, [runAdd_param_0];
	ld.param.u64 	%rd2, [runAdd_param_1];
	ld.param.u64 	%rd3, [runAdd_param_3];
	ld.param.u64 	%rd4, [runAdd_param_5];
	ld.param.u32 	%r16, [runAdd_param_6];
	ld.param.u64 	%rd5, [runAdd_param_7];
	ld.param.u64 	%rd6, [runAdd_param_9];
	ld.param.u64 	%rd7, [runAdd_param_11];
	mov.u32 	%r17, %ntid.x;
	mov.u32 	%r18, %ctaid.x;
	mov.u32 	%r19, %tid.x;
	mad.lo.s32 	%r41, %r17, %r18, %r19;
	setp.ge.s32	%p1, %r41, %r15;
	@%p1 bra 	BB0_13;

	mul.hi.s32 	%r20, %r16, 1431655766;
	shr.u32 	%r21, %r20, 31;
	add.s32 	%r2, %r20, %r21;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd14, %rd2;
	cvta.to.global.u64 	%rd17, %rd5;
	cvta.to.global.u64 	%rd18, %rd3;
	cvta.to.global.u64 	%rd21, %rd7;

BB0_2:
	cvta.to.global.u64 	%rd8, %rd6;
	ld.global.u32 	%r22, [%rd8+4];
	ld.global.u32 	%r23, [%rd8];
	mul.lo.s32 	%r24, %r22, %r23;
	div.s32 	%r4, %r41, %r24;
	mul.lo.s32 	%r25, %r24, %r4;
	sub.s32 	%r26, %r41, %r25;
	div.s32 	%r5, %r26, %r23;
	mul.lo.s32 	%r27, %r5, %r23;
	sub.s32 	%r6, %r26, %r27;
	setp.lt.s32	%p2, %r16, 3;
	@%p2 bra 	BB0_12;

	mov.u32 	%r42, 0;

BB0_4:
	mul.lo.s32 	%r29, %r42, 3;
	mul.wide.s32 	%rd10, %r29, 4;
	add.s64 	%rd1, %rd9, %rd10;
	ld.global.u32 	%r30, [%rd1];
	sub.s32 	%r8, %r6, %r30;
	setp.lt.s32	%p3, %r8, 0;
	@%p3 bra 	BB0_11;

	ld.global.u32 	%r9, [%rd8];
	setp.ge.s32	%p4, %r8, %r9;
	@%p4 bra 	BB0_11;

	ld.global.u32 	%r31, [%rd1+4];
	sub.s32 	%r10, %r5, %r31;
	setp.lt.s32	%p5, %r10, 0;
	@%p5 bra 	BB0_11;

	ld.global.u32 	%r11, [%rd8+4];
	setp.ge.s32	%p6, %r10, %r11;
	@%p6 bra 	BB0_11;

	ld.global.u32 	%r32, [%rd1+8];
	sub.s32 	%r12, %r4, %r32;
	setp.lt.s32	%p7, %r12, 0;
	@%p7 bra 	BB0_11;

	ld.global.u32 	%r33, [%rd8+8];
	setp.ge.s32	%p8, %r12, %r33;
	@%p8 bra 	BB0_11;

	mad.lo.s32 	%r34, %r10, %r9, %r8;
	mul.lo.s32 	%r35, %r12, %r11;
	mad.lo.s32 	%r36, %r35, %r9, %r34;
	mul.wide.s32 	%rd15, %r41, 4;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.u32 	%r37, [%rd16];
	cvt.rn.f32.s32	%f1, %r37;
	ld.global.f32 	%f2, [%rd17];
	sub.f32 	%f3, %f1, %f2;
	mul.wide.s32 	%rd19, %r36, 4;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.u32 	%r38, [%rd20];
	cvt.rn.f32.s32	%f4, %r38;
	ld.global.f32 	%f5, [%rd17+4];
	sub.f32 	%f6, %f4, %f5;
	mul.f32 	%f7, %f3, %f6;
	cvt.f64.f32	%fd1, %f7;
	mul.wide.s32 	%rd22, %r42, 8;
	add.s64 	%rd23, %rd21, %rd22;
	ld.global.f64 	%fd2, [%rd23];
	add.f64 	%fd3, %fd2, %fd1;
	st.global.f64 	[%rd23], %fd3;

BB0_11:
	add.s32 	%r42, %r42, 1;
	setp.lt.s32	%p9, %r42, %r2;
	@%p9 bra 	BB0_4;

BB0_12:
	mov.u32 	%r39, %nctaid.x;
	mad.lo.s32 	%r41, %r39, %r17, %r41;
	setp.lt.s32	%p10, %r41, %r15;
	@%p10 bra 	BB0_2;

BB0_13:
	ret;
}


