{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1615148132004 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1615148132007 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "trobina_controller 5CEBA4F23C8 " "Selected device 5CEBA4F23C8 for design \"trobina_controller\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1615148133004 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1615148133107 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1615148133107 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|pll_sclk " "LOCKED port on the PLL is not properly connected on instance \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|pll_sclk\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1615148133770 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1615148137970 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1615148138037 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1615148144574 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1615148150083 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "9 " "9 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adi_tx_clock adi_tx_clock(n) " "differential I/O pin \"adi_tx_clock\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adi_tx_clock(n)\"." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_tx_clock } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adi_tx_clock" } { 0 "adi_tx_clock(n)" } } } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/" { { 0 { 0 ""} 0 1255 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1398 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_tx_clock(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1615148162690 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adi_rx_clock adi_rx_clock(n) " "differential I/O pin \"adi_rx_clock\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adi_rx_clock(n)\"." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_rx_clock } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adi_rx_clock" } { 0 "adi_rx_clock(n)" } } } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/" { { 0 { 0 ""} 0 1252 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1390 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_rx_clock(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1615148162690 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adi_rx_frame adi_rx_frame(n) " "differential I/O pin \"adi_rx_frame\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adi_rx_frame(n)\"." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_rx_frame } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adi_rx_frame" } { 0 "adi_rx_frame(n)" } } } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/" { { 0 { 0 ""} 0 1253 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1397 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_rx_frame(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1615148162690 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adi_rx_data\[5\] adi_rx_data\[5\](n) " "differential I/O pin \"adi_rx_data\[5\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adi_rx_data\[5\](n)\"." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_rx_data[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adi_rx_data\[5\]" } { 0 "adi_rx_data\[5\](n)" } } } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/" { { 0 { 0 ""} 0 1206 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1396 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_rx_data[5](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1615148162690 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adi_rx_data\[4\] adi_rx_data\[4\](n) " "differential I/O pin \"adi_rx_data\[4\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adi_rx_data\[4\](n)\"." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_rx_data[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adi_rx_data\[4\]" } { 0 "adi_rx_data\[4\](n)" } } } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/" { { 0 { 0 ""} 0 1205 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1395 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_rx_data[4](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1615148162690 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adi_rx_data\[3\] adi_rx_data\[3\](n) " "differential I/O pin \"adi_rx_data\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adi_rx_data\[3\](n)\"." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_rx_data[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adi_rx_data\[3\]" } { 0 "adi_rx_data\[3\](n)" } } } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/" { { 0 { 0 ""} 0 1204 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1394 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_rx_data[3](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1615148162690 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adi_rx_data\[0\] adi_rx_data\[0\](n) " "differential I/O pin \"adi_rx_data\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adi_rx_data\[0\](n)\"." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_rx_data[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adi_rx_data\[0\]" } { 0 "adi_rx_data\[0\](n)" } } } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/" { { 0 { 0 ""} 0 1201 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1391 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_rx_data[0](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1615148162690 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adi_rx_data\[2\] adi_rx_data\[2\](n) " "differential I/O pin \"adi_rx_data\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adi_rx_data\[2\](n)\"." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_rx_data[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adi_rx_data\[2\]" } { 0 "adi_rx_data\[2\](n)" } } } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/" { { 0 { 0 ""} 0 1203 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1393 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_rx_data[2](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1615148162690 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adi_rx_data\[1\] adi_rx_data\[1\](n) " "differential I/O pin \"adi_rx_data\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adi_rx_data\[1\](n)\"." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_rx_data[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adi_rx_data\[1\]" } { 0 "adi_rx_data\[1\](n)" } } } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/" { { 0 { 0 ""} 0 1202 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1392 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_rx_data[1](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1615148162690 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1615148162690 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1615148164305 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X54_Y38_N0 " "PLL(s) placed in location FRACTIONALPLL_X54_Y38_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "system_pll:U_system_pll\|system_pll_0002:system_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL system_pll:U_system_pll\|system_pll_0002:system_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1615148165967 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1615148165967 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|axi_ad9361_lvds_if_c5_rx_altclkctrl:rx_outclock_buf\|sd17 36269 global CLKCTRL_G10 " "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|axi_ad9361_lvds_if_c5_rx_altclkctrl:rx_outclock_buf\|sd17 with 36269 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1615148167599 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system_pll:U_system_pll\|system_pll_0002:system_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 3338 global CLKCTRL_G9 " "system_pll:U_system_pll\|system_pll_0002:system_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 3338 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1615148167599 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1615148167599 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "c5_clock2~inputCLKENA0 116 global CLKCTRL_G13 " "c5_clock2~inputCLKENA0 with 116 fanout uses global clock CLKCTRL_G13" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1615148167600 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "adi_rx_clock~inputCLKENA0 28 global CLKCTRL_G6 " "adi_rx_clock~inputCLKENA0 with 28 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1615148167600 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1615148167600 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:03 " "Fitter periphery placement operations ending: elapsed time is 00:00:03" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615148167606 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1615148176038 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615148176186 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615148176186 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615148176186 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615148176186 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615148176186 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615148176186 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615148176186 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615148176186 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615148176186 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615148176186 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615148176186 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615148176186 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615148176186 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615148176186 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615148176186 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615148176186 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615148176186 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615148176186 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615148176186 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615148176186 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615148176186 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615148176186 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615148176186 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615148176186 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615148176186 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615148176186 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615148176186 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615148176186 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615148176186 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615148176186 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615148176186 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615148176186 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615148176186 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1615148176186 ""}
{ "Info" "ISTA_SDC_FOUND" "constrains/bladerf.sdc " "Reading SDC File: 'constrains/bladerf.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1615148177083 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 25 -duty_cycle 50.00 -name \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 25 -duty_cycle 50.00 -name \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615148177272 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615148177272 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|refclkin\} -multiply_by 2 -duty_cycle 50.00 -name \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]\} \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|refclkin\} -multiply_by 2 -duty_cycle 50.00 -name \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]\} \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615148177272 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -phase 315.00 -duty_cycle 50.00 -name \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\} \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -phase 315.00 -duty_cycle 50.00 -name \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\} \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615148177272 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -phase 180.00 -duty_cycle 25.00 -name \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\} \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -phase 180.00 -duty_cycle 25.00 -name \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\} \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615148177272 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -phase 180.00 -duty_cycle 50.00 -name \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\} \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -phase 180.00 -duty_cycle 50.00 -name \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\} \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615148177272 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd14\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd14\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615148177272 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd14\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd14\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615148177272 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd4\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd4\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615148177272 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd4\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd4\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615148177272 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd12\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd12\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615148177272 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd12\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd12\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615148177272 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd13\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd13\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615148177272 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd11\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd11\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615148177272 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd10\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd10\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615148177272 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd10\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd10\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615148177272 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd9\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd9\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615148177272 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd8\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd8\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615148177272 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd8\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd8\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615148177272 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd7\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd7\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615148177272 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd6\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd6\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615148177272 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd6\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd6\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615148177272 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd5\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd5\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615148177272 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd3\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd3\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615148177272 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd2\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd2\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615148177272 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd2\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd2\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615148177272 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd1\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd1\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615148177272 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1615148177272 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1615148177275 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 55 *source_holding\[*\] register " "Ignored filter at bladerf.sdc(55): *source_holding\[*\] could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615148177277 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at bladerf.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*source_holding\[*\]\}\] -to * " "set_false_path -from \[get_registers \{*source_holding\[*\]\}\] -to *" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615148177280 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615148177280 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 66 exp_clock_req clock or keeper or register or port or pin or cell or partition " "Ignored filter at bladerf.sdc(66): exp_clock_req could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615148177288 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 66 Argument <from> is not an object ID " "Ignored set_false_path at bladerf.sdc(66): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from exp_clock_req -to * " "set_false_path -from exp_clock_req -to *" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615148177288 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615148177288 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 67 exp_present clock or keeper or register or port or pin or cell or partition " "Ignored filter at bladerf.sdc(67): exp_present could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615148177294 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 67 Argument <from> is not an object ID " "Ignored set_false_path at bladerf.sdc(67): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from exp_present   -to * " "set_false_path -from exp_present   -to *" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615148177295 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615148177295 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 85 *toggle_led* port " "Ignored filter at bladerf.sdc(85): *toggle_led* could not be matched with a port" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615148177296 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 85 *toggle* port " "Ignored filter at bladerf.sdc(85): *toggle* could not be matched with a port" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615148177296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at bladerf.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports *toggle_led*\] -to \[get_ports *toggle*\] " "set_false_path -from \[get_ports *toggle_led*\] -to \[get_ports *toggle*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615148177297 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615148177297 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at bladerf.sdc(85): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615148177297 ""}
{ "Info" "ISTA_SDC_FOUND" "../fpga/platforms/common/bladerf/constraints/ad9361.sdc " "Reading SDC File: '../fpga/platforms/common/bladerf/constraints/ad9361.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1615148177319 ""}
{ "Info" "ISTA_SDC_FOUND" "../fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc " "Reading SDC File: '../fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1615148177340 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 5 *up_xfer_status:i_xfer_status\|up_xfer_toggle* register " "Ignored filter at ad_axi_ip_constr.sdc(5): *up_xfer_status:i_xfer_status\|up_xfer_toggle* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615148177413 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 5 *up_xfer_status:i_xfer_status\|d_xfer_state_m1* register " "Ignored filter at ad_axi_ip_constr.sdc(5): *up_xfer_status:i_xfer_status\|d_xfer_state_m1* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615148177431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|up_xfer_toggle*\]   -to \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_state_m1*\] " "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|up_xfer_toggle*\]   -to \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_state_m1*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615148177431 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615148177431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(5): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615148177431 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 6 *up_xfer_status:i_xfer_status\|d_xfer_toggle* register " "Ignored filter at ad_axi_ip_constr.sdc(6): *up_xfer_status:i_xfer_status\|d_xfer_toggle* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615148177442 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 6 *up_xfer_status:i_xfer_status\|up_xfer_toggle_m1* register " "Ignored filter at ad_axi_ip_constr.sdc(6): *up_xfer_status:i_xfer_status\|up_xfer_toggle_m1* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615148177451 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_toggle*\]    -to \[get_registers *up_xfer_status:i_xfer_status\|up_xfer_toggle_m1*\] " "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_toggle*\]    -to \[get_registers *up_xfer_status:i_xfer_status\|up_xfer_toggle_m1*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615148177451 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615148177451 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 6 Argument <to> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(6): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615148177452 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 7 *up_xfer_status:i_xfer_status\|d_xfer_data* register " "Ignored filter at ad_axi_ip_constr.sdc(7): *up_xfer_status:i_xfer_status\|d_xfer_data* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615148177467 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 7 *up_xfer_status:i_xfer_status\|up_data_status* register " "Ignored filter at ad_axi_ip_constr.sdc(7): *up_xfer_status:i_xfer_status\|up_data_status* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615148177483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_data*\]      -to \[get_registers *up_xfer_status:i_xfer_status\|up_data_status*\]  " "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_data*\]      -to \[get_registers *up_xfer_status:i_xfer_status\|up_data_status*\] " {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615148177483 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615148177483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 7 Argument <to> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(7): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615148177484 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 8 *up_clock_mon:i_clock_mon\|d_count_toggle* register " "Ignored filter at ad_axi_ip_constr.sdc(8): *up_clock_mon:i_clock_mon\|d_count_toggle* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615148177493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 8 *up_clock_mon:i_clock_mon\|up_count_toggle_m1* register " "Ignored filter at ad_axi_ip_constr.sdc(8): *up_clock_mon:i_clock_mon\|up_count_toggle_m1* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615148177502 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|d_count_toggle*\]       -to \[get_registers *up_clock_mon:i_clock_mon\|up_count_toggle_m1*\] " "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|d_count_toggle*\]       -to \[get_registers *up_clock_mon:i_clock_mon\|up_count_toggle_m1*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615148177502 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615148177502 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(8): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615148177502 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 9 *up_clock_mon:i_clock_mon\|d_count_hold* register " "Ignored filter at ad_axi_ip_constr.sdc(9): *up_clock_mon:i_clock_mon\|d_count_hold* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615148177511 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 9 *up_clock_mon:i_clock_mon\|up_d_count* register " "Ignored filter at ad_axi_ip_constr.sdc(9): *up_clock_mon:i_clock_mon\|up_d_count* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615148177525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|d_count_hold*\]         -to \[get_registers *up_clock_mon:i_clock_mon\|up_d_count*\] " "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|d_count_hold*\]         -to \[get_registers *up_clock_mon:i_clock_mon\|up_d_count*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615148177525 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615148177525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(9): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615148177526 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 10 *up_clock_mon:i_clock_mon\|up_count_toggle* register " "Ignored filter at ad_axi_ip_constr.sdc(10): *up_clock_mon:i_clock_mon\|up_count_toggle* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615148177534 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 10 *up_clock_mon:i_clock_mon\|d_count_toggle_m1* register " "Ignored filter at ad_axi_ip_constr.sdc(10): *up_clock_mon:i_clock_mon\|d_count_toggle_m1* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615148177543 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|up_count_toggle*\]      -to \[get_registers *up_clock_mon:i_clock_mon\|d_count_toggle_m1*\] " "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|up_count_toggle*\]      -to \[get_registers *up_clock_mon:i_clock_mon\|d_count_toggle_m1*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615148177543 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615148177543 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 10 Argument <to> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(10): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615148177544 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 11 *ad_rst:i_core_rst_reg\|ad_rst_sync_m1* register " "Ignored filter at ad_axi_ip_constr.sdc(11): *ad_rst:i_core_rst_reg\|ad_rst_sync_m1* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615148177581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_core_preset*\]                                -to \[get_registers *ad_rst:i_core_rst_reg\|ad_rst_sync_m1*\] " "set_false_path  -from \[get_registers *up_core_preset*\]                                -to \[get_registers *ad_rst:i_core_rst_reg\|ad_rst_sync_m1*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615148177581 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615148177581 ""}
{ "Info" "ISTA_SDC_FOUND" "../fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency_constraints.sdc " "Reading SDC File: '../fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1615148177594 ""}
{ "Info" "ISTA_SDC_FOUND" "../fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc " "Reading SDC File: '../fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1615148178286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "axi_ad9361_constr.sdc 2 *i_dev_if\|up_enable_int* register " "Ignored filter at axi_ad9361_constr.sdc(2): *i_dev_if\|up_enable_int* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615148178296 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "axi_ad9361_constr.sdc 2 *i_dev_if\|enable_up_m1* register " "Ignored filter at axi_ad9361_constr.sdc(2): *i_dev_if\|enable_up_m1* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615148178302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path axi_ad9361_constr.sdc 2 Argument <from> is an empty collection " "Ignored set_false_path at axi_ad9361_constr.sdc(2): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers *i_dev_if\|up_enable_int*\] -to \[get_registers *i_dev_if\|enable_up_m1*\] " "set_false_path -from \[get_registers *i_dev_if\|up_enable_int*\] -to \[get_registers *i_dev_if\|enable_up_m1*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615148178302 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615148178302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path axi_ad9361_constr.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at axi_ad9361_constr.sdc(2): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615148178303 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "axi_ad9361_constr.sdc 3 *i_dev_if\|up_txnrx_int* register " "Ignored filter at axi_ad9361_constr.sdc(3): *i_dev_if\|up_txnrx_int* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615148178312 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "axi_ad9361_constr.sdc 3 *i_dev_if\|txnrx_up_m1* register " "Ignored filter at axi_ad9361_constr.sdc(3): *i_dev_if\|txnrx_up_m1* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615148178323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path axi_ad9361_constr.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at axi_ad9361_constr.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers *i_dev_if\|up_txnrx_int*\]  -to \[get_registers *i_dev_if\|txnrx_up_m1*\] " "set_false_path -from \[get_registers *i_dev_if\|up_txnrx_int*\]  -to \[get_registers *i_dev_if\|txnrx_up_m1*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615148178323 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615148178323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path axi_ad9361_constr.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at axi_ad9361_constr.sdc(3): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615148178324 ""}
{ "Info" "ISTA_SDC_FOUND" "../fpga/platforms/bladerf-micro/constraints/spi.sdc " "Reading SDC File: '../fpga/platforms/bladerf-micro/constraints/spi.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1615148178435 ""}
{ "Info" "ISTA_SDC_FOUND" "../fpga/platforms/bladerf-micro/constraints/i2c.sdc " "Reading SDC File: '../fpga/platforms/bladerf-micro/constraints/i2c.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1615148178450 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_cpu/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_cpu/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1615148178498 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.sdc " "Reading SDC File: 'nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1615148178774 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\] " "Node: nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|index_max\[4\] nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\] " "Latch nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|index_max\[4\] is being clocked by nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615148179225 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1615148179225 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance10|outSwitchMag_1[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615148179460 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615148179460 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615148179460 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615148179460 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615148179460 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615148179460 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615148179460 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615148179460 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615148179460 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1615148179460 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1615148189297 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1615148189328 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 16 clocks " "Found 16 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615148189329 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615148189329 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 124.996 adf_sclk_pin " " 124.996 adf_sclk_pin" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615148189329 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 adi_rx_clock " "   4.000 adi_rx_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615148189329 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  24.999 adi_sclk_pin " "  24.999 adi_sclk_pin" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615148189329 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  24.999 adi_sclk_reg " "  24.999 adi_sclk_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615148189329 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615148189329 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  26.041    c5_clock2 " "  26.041    c5_clock2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615148189329 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 124.996 dac_sclk_pin " " 124.996 dac_sclk_pin" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615148189329 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "2499.936  i2c_scl_reg " "2499.936  i2c_scl_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615148189329 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 124.996 peri_sclk_reg " " 124.996 peri_sclk_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615148189329 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "2499.936  pwr_scl_pin " "2499.936  pwr_scl_pin" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615148189329 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk " "   8.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615148189329 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " "   2.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615148189329 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] " "   2.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615148189329 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " "   8.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615148189329 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.124 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.124 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615148189329 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.499 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  12.499 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615148189329 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1615148189329 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1615148193156 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1615148193314 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1615148193793 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1615148194068 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1615148195017 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1615148195157 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1615148225680 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1615148225819 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "5489 DSP block " "Packed 5489 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1615148225819 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "128 " "Created 128 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1615148225819 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1615148225819 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:01:33 " "Fitter preparation operations ending: elapsed time is 00:01:33" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615148234419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1615148241908 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1615148268777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:06:38 " "Fitter placement preparation operations ending: elapsed time is 00:06:38" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615148640507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1615148761337 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1615148975427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:03:35 " "Fitter placement operations ending: elapsed time is 00:03:35" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615148975427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1615148992575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "36 " "Router estimated average interconnect usage is 36% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "50 X33_Y11 X43_Y22 " "Router estimated peak interconnect usage is 50% of the available device resources in the region that extends from location X33_Y11 to location X43_Y22" {  } { { "loc" "" { Generic "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/" { { 1 { 0 "Router estimated peak interconnect usage is 50% of the available device resources in the region that extends from location X33_Y11 to location X43_Y22"} { { 12 { 0 ""} 33 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1615149073659 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1615149073659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1615149157194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:38 " "Fitter routing operations ending: elapsed time is 00:02:38" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615149157217 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 173.97 " "Total time spent on timing analysis during the Fitter is 173.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1615149203044 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1615149204100 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1615149243733 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1615149243769 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1615149286406 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:02:35 " "Fitter post-fit operations ending: elapsed time is 00:02:35" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615149358687 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1615149362464 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/output_files/trobina_controller.fit.smsg " "Generated suppressed messages file C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/output_files/trobina_controller.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1615149367625 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 52 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7164 " "Peak virtual memory: 7164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615149383549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 07 21:36:23 2021 " "Processing ended: Sun Mar 07 21:36:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615149383549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:20:56 " "Elapsed time: 00:20:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615149383549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:34:32 " "Total CPU time (on all processors): 00:34:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615149383549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1615149383549 ""}
