0.7
2020.2
May 22 2024
19:03:11
C:/Users/krisg/Downloads/memIN_tb.vhd,1727884291,vhdl,,,,memin_tb,,,,,,,,
C:/Users/krisg/OneDrive - NTNU/7.semester/Digital Systems Design/PSD/Lab2/Lab2_ group17.sim/sim_1/impl/timing/xsim/circuito_tb_time_impl.v,1727974444,verilog,,,,MemIN;circuito;control;datapath;debouncer;disp7;fpga_basicIO;glbl;unimacro_BRAM_SINGLE_MACRO;unimacro_BRAM_SINGLE_MACRO__parameterized0;unimacro_BRAM_SINGLE_MACRO__parameterized1,,,,,,,,
C:/Users/krisg/OneDrive - NTNU/7.semester/Digital Systems Design/PSD/Lab2/Lab2_ group17.srcs/sim_1/imports/cg/circuito_tb.vhd,1727973747,vhdl,,,,circuito_tb,,,,,,,,
