{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port uart_rtl_0 -pg 1 -lvl 8 -x 2860 -y 190 -defaultsOSRD
preplace port DDR2 -pg 1 -lvl 8 -x 2860 -y 480 -defaultsOSRD
preplace port GPIO -pg 1 -lvl 8 -x 2860 -y 700 -defaultsOSRD
preplace port clk_100MHz -pg 1 -lvl 0 -x -190 -y 200 -defaultsOSRD
preplace port v_sync_vga -pg 1 -lvl 8 -x 2860 -y 1090 -defaultsOSRD
preplace port h_sync_vga -pg 1 -lvl 8 -x 2860 -y 1120 -defaultsOSRD
preplace port ext_reset_in -pg 1 -lvl 0 -x -190 -y 320 -defaultsOSRD
preplace port btn_C -pg 1 -lvl 0 -x -190 -y 1360 -defaultsOSRD
preplace port btn_L -pg 1 -lvl 0 -x -190 -y 1390 -defaultsOSRD
preplace port btn_R -pg 1 -lvl 0 -x -190 -y 1420 -defaultsOSRD
preplace port btn_U -pg 1 -lvl 0 -x -190 -y 1450 -defaultsOSRD
preplace port btn_D -pg 1 -lvl 0 -x -190 -y 1330 -defaultsOSRD
preplace port ps2_clk -pg 1 -lvl 0 -x -190 -y 1480 -defaultsOSRD
preplace port ps2_data -pg 1 -lvl 0 -x -190 -y 1510 -defaultsOSRD
preplace portBus r_vga_s -pg 1 -lvl 8 -x 2860 -y 1000 -defaultsOSRD
preplace portBus g_vga_s -pg 1 -lvl 8 -x 2860 -y 1030 -defaultsOSRD
preplace portBus b_vga_s -pg 1 -lvl 8 -x 2860 -y 1060 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 4 -x 1257 -y 100 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 5 -x 1790 -y 110 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -x -30 -y 220 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 2 -x 360 -y 260 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 6 -x 2300 -y 200 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 5 -x 1790 -y 700 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x -30 -y 80 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 4 -x 1257 -y 1090 -defaultsOSRD
preplace inst axis_dwidth_converter_0 -pg 1 -lvl 5 -x 1790 -y 1430 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 2 -x 360 -y 1090 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 6 -x 2300 -y 350 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 7 -x 2680 -y 340 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 2 -x 360 -y -90 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 6 -x 2300 -y 510 -defaultsOSRD
preplace inst rst_mig_7series_0_81M -pg 1 -lvl 6 -x 2300 -y 890 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 5 -x 1790 -y 1280 -defaultsOSRD -resize 120 88
preplace inst mdm_0 -pg 1 -lvl 3 -x 790 -y 90 -defaultsOSRD
preplace inst axi_gpio_leds -pg 1 -lvl 7 -x 2680 -y 700 -defaultsOSRD
preplace inst top_to_vga_0 -pg 1 -lvl 6 -x 2300 -y 1100 -defaultsOSRD
preplace inst axi_dma_Acselerarot -pg 1 -lvl 2 -x 360 -y 620 -defaultsOSRD
preplace inst axis_data_fifo_1 -pg 1 -lvl 3 -x 790 -y 640 -defaultsOSRD
preplace inst key_driver_pb_0 -pg 1 -lvl 6 -x 2300 -y 1460 -defaultsOSRD
preplace inst accelerator_Blit1to2_0 -pg 1 -lvl 4 -x 1257 -y 620 -defaultsOSRD
preplace inst any_reg_space_timer -pg 1 -lvl 6 -x 2300 -y 720 -defaultsOSRD
preplace netloc microblaze_0_Clk 1 1 6 100 30 610 -50 960 -50 1600 -10 2050 620 2500
preplace netloc clk_wiz_1_locked 1 1 1 70 260n
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 2 2 590 -10 940
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 3 580 -40 N -40 1630J
preplace netloc clk_100MHz_1 1 0 1 -170 200n
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 1 6 130 90 600J 530 940 530 1580 0 2030J 110 2510
preplace netloc xlconstant_0_dout 1 1 1 120 80n
preplace netloc clk_wiz_1_clk_out25 1 1 5 80J 360 N 360 930 1180 1540 1580 2080
preplace netloc axis_dwidth_converter_0_m_axis_tvalid 1 5 1 1940 1110n
preplace netloc top_to_vga_0_ready_rgb 1 5 2 2060 1310 2470
preplace netloc axis_dwidth_converter_0_m_axis_tdata 1 5 1 2040 1090n
preplace netloc top_to_vga_0_r_vga_s 1 6 2 2500 1000 N
preplace netloc top_to_vga_0_g_vga_s 1 6 2 NJ 1100 2800
preplace netloc top_to_vga_0_b_vga_s 1 6 2 2480 1110 2810
preplace netloc top_to_vga_0_v_sync_vga 1 6 2 2500 1120 2820
preplace netloc top_to_vga_0_h_sync_vga 1 6 2 2510 1130 2830
preplace netloc axi_dma_0_mm2s_introut 1 1 2 160 0 530
preplace netloc clk_wiz_1_clk_out200 1 1 5 90J 10 540 -90 N -90 N -90 2110
preplace netloc mig_7series_0_ui_clk 1 4 3 1650 20 2040 120 2470
preplace netloc mig_7series_0_mmcm_locked 1 5 2 2110 610 2470
preplace netloc rst_mig_7series_0_81M_peripheral_aresetn 1 4 3 1640 10 2080 100 2480
preplace netloc xlconstant_1_dout 1 5 1 1930 870n
preplace netloc rst_clk_wiz_1_100M_interconnect_aresetn 1 2 4 570 -60 960 -70 N -70 2090
preplace netloc mdm_0_Debug_SYS_Rst 1 1 3 160 20 560J -30 930
preplace netloc axis_dwidth_converter_0_m_axis_tlast 1 5 1 2070 1130n
preplace netloc ext_reset_in_1 1 0 2 NJ 320 110
preplace netloc btn_C_1 1 0 6 NJ 1360 NJ 1360 NJ 1360 N 1360 1550 1530 1930
preplace netloc btn_L_1 1 0 6 NJ 1390 NJ 1390 NJ 1390 N 1390 1530 1550 1960
preplace netloc btn_R_1 1 0 6 NJ 1420 NJ 1420 NJ 1420 N 1420 1520 1560 2090
preplace netloc btn_U_1 1 0 6 NJ 1450 NJ 1450 NJ 1450 N 1450 1510 1570 2110
preplace netloc btn_D_1 1 0 6 NJ 1330 NJ 1330 NJ 1330 N 1330 1560 1540 2100
preplace netloc ps2_clk_1 1 0 6 NJ 1480 NJ 1480 NJ 1480 NJ 1480 1500J 1590 2120
preplace netloc ps2_data_1 1 0 6 NJ 1510 NJ 1510 NJ 1510 NJ 1510 1490J 1600 2130
preplace netloc axis_rd_data_count 1 4 1 N 1100
preplace netloc microblaze_0_M_AXI_IC 1 4 1 1520 150n
preplace netloc axi_dma_0_M_AXI_MM2S 1 2 3 630 250 N 250 NJ
preplace netloc mdm_0_M_AXI 1 3 2 950J -10 1540
preplace netloc microblaze_0_M_AXI_DP 1 4 1 1590 90n
preplace netloc microblaze_0_M_AXI_IP 1 4 1 1570 110n
preplace netloc microblaze_0_axi_periph_M10_AXI 1 3 3 980J -30 NJ -30 1950
preplace netloc axis_data_fifo_1_M_AXIS 1 3 1 980 610n
preplace netloc axi_intc_0_interrupt 1 2 2 530 -80 970
preplace netloc microblaze_0_axi_periph_M09_AXI 1 1 5 140 -180 NJ -180 NJ -180 NJ -180 1970
preplace netloc microblaze_0_M_AXI_DC 1 4 1 1530 130n
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 6 1 2500 350n
preplace netloc microblaze_0_axi_periph_M07_AXI 1 5 2 2010 630 2490J
preplace netloc microblaze_0_axi_periph_M00_AXI 1 5 1 1980 180n
preplace netloc microblaze_0_ilmb_1 1 4 1 1610 70n
preplace netloc microblaze_0_axi_periph_M05_AXI 1 2 4 630 -20 NJ -20 NJ -20 1930
preplace netloc microblaze_0_dlmb_1 1 4 1 1620 50n
preplace netloc axi_uartlite_0_UART 1 6 2 N 190 N
preplace netloc microblaze_0_axi_periph_M02_AXI 1 1 5 150 40 550J -70 930 -60 NJ -60 1940
preplace netloc axi_dma_0_M_AXIS_MM2S 1 2 2 640 1060 N
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 6 1 2500J 330n
preplace netloc microblaze_0_axi_periph_M01_AXI 1 5 1 1990 330n
preplace netloc mdm_0_MBDEBUG_0 1 3 1 970 90n
preplace netloc axi_gpio_0_GPIO 1 7 1 N 700
preplace netloc microblaze_0_axi_periph_M08_AXI 1 5 1 1990 760n
preplace netloc microblaze_0_axi_periph_M04_AXI 1 5 1 2000 480n
preplace netloc axis_data_fifo_0_M_AXIS 1 4 1 1570 1080n
preplace netloc mig_7series_0_DDR2 1 6 2 NJ 470 2800
preplace netloc axi_dma_Acselerarot_M_AXI_MM2S 1 2 3 620 310 NJ 310 NJ
preplace netloc accelerator_Blit1to2_0_M00_AXIS 1 1 4 160 740 NJ 740 N 740 1520
preplace netloc microblaze_0_axi_periph_M06_AXI 1 5 1 2020 690n
preplace netloc axi_dma_Acselerarot_M_AXIS_MM2S 1 2 1 550 600n
preplace netloc microblaze_0_axi_periph_M03_AXI 1 1 5 160 -190 NJ -190 N -190 NJ -190 1960
preplace netloc axi_dma_Acselerarot_M_AXI_S2MM 1 2 3 640 330 NJ 330 NJ
levelinfo -pg 1 -190 -30 360 790 1257 1790 2300 2680 2860
pagesize -pg 1 -db -bbox -sgen -320 -550 2990 2330
"
}
{
   "da_axi4_cnt":"17",
   "da_board_cnt":"3",
   "da_bram_cntlr_cnt":"3",
   "da_mb_cnt":"1"
}
