// Seed: 1436338094
module module_0 (
    input tri id_0,
    input tri0 id_1,
    input wire id_2,
    input tri0 id_3,
    input tri1 id_4,
    input wire id_5,
    output wand id_6,
    input tri id_7,
    input tri id_8,
    input uwire id_9,
    input tri1 id_10,
    input supply1 id_11,
    input tri0 id_12,
    input wor id_13,
    input wire id_14,
    input wand id_15,
    input tri0 id_16,
    input tri id_17,
    input wire id_18,
    input uwire id_19,
    output wor id_20,
    input wor id_21,
    output tri id_22,
    input uwire id_23,
    output tri0 id_24,
    input wor id_25,
    input tri1 id_26,
    input supply1 id_27
);
  wire id_29;
  assign id_6 = -1'h0 - 1;
  assign module_1.id_1 = 0;
  assign id_20 = id_11 && -1'b0 && id_19;
endmodule
module module_1 #(
    parameter id_1 = 32'd17,
    parameter id_5 = 32'd18
) (
    input tri1 id_0,
    output uwire _id_1,
    input wand id_2,
    output supply1 id_3
);
  wire _id_5;
  ;
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_3,
      id_2,
      id_3,
      id_0,
      id_3,
      id_2,
      id_2,
      id_2
  );
  logic [id_1 : id_5] id_7;
  wire id_8;
endmodule
