
node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000070  00800200  0000191e  000019b2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000191e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000027  00800270  00800270  00001a22  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001a22  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000308  00000000  00000000  00001a7e  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000021f5  00000000  00000000  00001d86  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000125e  00000000  00000000  00003f7b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000018f3  00000000  00000000  000051d9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000664  00000000  00000000  00006acc  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000ab8  00000000  00000000  00007130  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001132  00000000  00000000  00007be8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000248  00000000  00000000  00008d1a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	98 c4       	rjmp	.+2352   	; 0x93e <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	78 c4       	rjmp	.+2288   	; 0x966 <__vector_29>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	86 c4       	rjmp	.+2316   	; 0x98e <__vector_32>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	40 c5       	rjmp	.+2688   	; 0xb1e <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	aa 05       	cpc	r26, r10
      e6:	fc 05       	cpc	r31, r12
      e8:	fc 05       	cpc	r31, r12
      ea:	fc 05       	cpc	r31, r12
      ec:	fc 05       	cpc	r31, r12
      ee:	fc 05       	cpc	r31, r12
      f0:	fc 05       	cpc	r31, r12
      f2:	fc 05       	cpc	r31, r12
      f4:	aa 05       	cpc	r26, r10
      f6:	fc 05       	cpc	r31, r12
      f8:	fc 05       	cpc	r31, r12
      fa:	fc 05       	cpc	r31, r12
      fc:	fc 05       	cpc	r31, r12
      fe:	fc 05       	cpc	r31, r12
     100:	fc 05       	cpc	r31, r12
     102:	fc 05       	cpc	r31, r12
     104:	ac 05       	cpc	r26, r12
     106:	fc 05       	cpc	r31, r12
     108:	fc 05       	cpc	r31, r12
     10a:	fc 05       	cpc	r31, r12
     10c:	fc 05       	cpc	r31, r12
     10e:	fc 05       	cpc	r31, r12
     110:	fc 05       	cpc	r31, r12
     112:	fc 05       	cpc	r31, r12
     114:	fc 05       	cpc	r31, r12
     116:	fc 05       	cpc	r31, r12
     118:	fc 05       	cpc	r31, r12
     11a:	fc 05       	cpc	r31, r12
     11c:	fc 05       	cpc	r31, r12
     11e:	fc 05       	cpc	r31, r12
     120:	fc 05       	cpc	r31, r12
     122:	fc 05       	cpc	r31, r12
     124:	ac 05       	cpc	r26, r12
     126:	fc 05       	cpc	r31, r12
     128:	fc 05       	cpc	r31, r12
     12a:	fc 05       	cpc	r31, r12
     12c:	fc 05       	cpc	r31, r12
     12e:	fc 05       	cpc	r31, r12
     130:	fc 05       	cpc	r31, r12
     132:	fc 05       	cpc	r31, r12
     134:	fc 05       	cpc	r31, r12
     136:	fc 05       	cpc	r31, r12
     138:	fc 05       	cpc	r31, r12
     13a:	fc 05       	cpc	r31, r12
     13c:	fc 05       	cpc	r31, r12
     13e:	fc 05       	cpc	r31, r12
     140:	fc 05       	cpc	r31, r12
     142:	fc 05       	cpc	r31, r12
     144:	f8 05       	cpc	r31, r8
     146:	fc 05       	cpc	r31, r12
     148:	fc 05       	cpc	r31, r12
     14a:	fc 05       	cpc	r31, r12
     14c:	fc 05       	cpc	r31, r12
     14e:	fc 05       	cpc	r31, r12
     150:	fc 05       	cpc	r31, r12
     152:	fc 05       	cpc	r31, r12
     154:	d5 05       	cpc	r29, r5
     156:	fc 05       	cpc	r31, r12
     158:	fc 05       	cpc	r31, r12
     15a:	fc 05       	cpc	r31, r12
     15c:	fc 05       	cpc	r31, r12
     15e:	fc 05       	cpc	r31, r12
     160:	fc 05       	cpc	r31, r12
     162:	fc 05       	cpc	r31, r12
     164:	fc 05       	cpc	r31, r12
     166:	fc 05       	cpc	r31, r12
     168:	fc 05       	cpc	r31, r12
     16a:	fc 05       	cpc	r31, r12
     16c:	fc 05       	cpc	r31, r12
     16e:	fc 05       	cpc	r31, r12
     170:	fc 05       	cpc	r31, r12
     172:	fc 05       	cpc	r31, r12
     174:	c9 05       	cpc	r28, r9
     176:	fc 05       	cpc	r31, r12
     178:	fc 05       	cpc	r31, r12
     17a:	fc 05       	cpc	r31, r12
     17c:	fc 05       	cpc	r31, r12
     17e:	fc 05       	cpc	r31, r12
     180:	fc 05       	cpc	r31, r12
     182:	fc 05       	cpc	r31, r12
     184:	e7 05       	cpc	r30, r7

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ee e1       	ldi	r30, 0x1E	; 30
     19e:	f9 e1       	ldi	r31, 0x19	; 25
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a0 37       	cpi	r26, 0x70	; 112
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a0 e7       	ldi	r26, 0x70	; 112
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a7 39       	cpi	r26, 0x97	; 151
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	64 d3       	rcall	.+1736   	; 0x88a <main>
     1c2:	0c 94 8d 0c 	jmp	0x191a	; 0x191a <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <can_init>:
     1c8:	03 d1       	rcall	.+518    	; 0x3d0 <mcp2515_init>
     1ca:	43 e0       	ldi	r20, 0x03	; 3
     1cc:	63 e0       	ldi	r22, 0x03	; 3
     1ce:	8b e2       	ldi	r24, 0x2B	; 43
     1d0:	28 d1       	rcall	.+592    	; 0x422 <mcp2515_bit_modify>
     1d2:	60 e0       	ldi	r22, 0x00	; 0
     1d4:	80 e2       	ldi	r24, 0x20	; 32
     1d6:	e8 d0       	rcall	.+464    	; 0x3a8 <mcp2515_write>
     1d8:	60 e0       	ldi	r22, 0x00	; 0
     1da:	81 e2       	ldi	r24, 0x21	; 33
     1dc:	e5 d0       	rcall	.+458    	; 0x3a8 <mcp2515_write>
     1de:	60 e0       	ldi	r22, 0x00	; 0
     1e0:	84 e2       	ldi	r24, 0x24	; 36
     1e2:	e2 d0       	rcall	.+452    	; 0x3a8 <mcp2515_write>
     1e4:	60 e0       	ldi	r22, 0x00	; 0
     1e6:	85 e2       	ldi	r24, 0x25	; 37
     1e8:	df d0       	rcall	.+446    	; 0x3a8 <mcp2515_write>
     1ea:	40 e0       	ldi	r20, 0x00	; 0
     1ec:	60 ee       	ldi	r22, 0xE0	; 224
     1ee:	8f e0       	ldi	r24, 0x0F	; 15
     1f0:	18 c1       	rjmp	.+560    	; 0x422 <mcp2515_bit_modify>
     1f2:	08 95       	ret

000001f4 <can_send_message>:
     1f4:	ef 92       	push	r14
     1f6:	ff 92       	push	r15
     1f8:	0f 93       	push	r16
     1fa:	1f 93       	push	r17
     1fc:	cf 93       	push	r28
     1fe:	df 93       	push	r29
     200:	7c 01       	movw	r14, r24
     202:	80 e3       	ldi	r24, 0x30	; 48
     204:	c6 d0       	rcall	.+396    	; 0x392 <mcp2515_read>
     206:	83 fd       	sbrc	r24, 3
     208:	fc cf       	rjmp	.-8      	; 0x202 <can_send_message+0xe>
     20a:	f7 01       	movw	r30, r14
     20c:	60 81       	ld	r22, Z
     20e:	62 95       	swap	r22
     210:	66 0f       	add	r22, r22
     212:	60 7e       	andi	r22, 0xE0	; 224
     214:	82 e3       	ldi	r24, 0x32	; 50
     216:	c8 d0       	rcall	.+400    	; 0x3a8 <mcp2515_write>
     218:	f7 01       	movw	r30, r14
     21a:	60 81       	ld	r22, Z
     21c:	71 81       	ldd	r23, Z+1	; 0x01
     21e:	76 95       	lsr	r23
     220:	67 95       	ror	r22
     222:	76 95       	lsr	r23
     224:	67 95       	ror	r22
     226:	76 95       	lsr	r23
     228:	67 95       	ror	r22
     22a:	81 e3       	ldi	r24, 0x31	; 49
     22c:	bd d0       	rcall	.+378    	; 0x3a8 <mcp2515_write>
     22e:	f7 01       	movw	r30, r14
     230:	62 89       	ldd	r22, Z+18	; 0x12
     232:	85 e3       	ldi	r24, 0x35	; 53
     234:	b9 d0       	rcall	.+370    	; 0x3a8 <mcp2515_write>
     236:	f7 01       	movw	r30, r14
     238:	82 89       	ldd	r24, Z+18	; 0x12
     23a:	89 30       	cpi	r24, 0x09	; 9
     23c:	18 f4       	brcc	.+6      	; 0x244 <can_send_message+0x50>
     23e:	81 11       	cpse	r24, r1
     240:	09 c0       	rjmp	.+18     	; 0x254 <can_send_message+0x60>
     242:	1b c0       	rjmp	.+54     	; 0x27a <can_send_message+0x86>
     244:	87 e0       	ldi	r24, 0x07	; 7
     246:	92 e0       	ldi	r25, 0x02	; 2
     248:	9f 93       	push	r25
     24a:	8f 93       	push	r24
     24c:	79 d7       	rcall	.+3826   	; 0x1140 <printf>
     24e:	0f 90       	pop	r0
     250:	0f 90       	pop	r0
     252:	16 c0       	rjmp	.+44     	; 0x280 <can_send_message+0x8c>
     254:	87 01       	movw	r16, r14
     256:	0e 5f       	subi	r16, 0xFE	; 254
     258:	1f 4f       	sbci	r17, 0xFF	; 255
     25a:	c0 e0       	ldi	r28, 0x00	; 0
     25c:	d0 e0       	ldi	r29, 0x00	; 0
     25e:	f8 01       	movw	r30, r16
     260:	60 81       	ld	r22, Z
     262:	0e 5f       	subi	r16, 0xFE	; 254
     264:	1f 4f       	sbci	r17, 0xFF	; 255
     266:	8c 2f       	mov	r24, r28
     268:	8a 5c       	subi	r24, 0xCA	; 202
     26a:	9e d0       	rcall	.+316    	; 0x3a8 <mcp2515_write>
     26c:	21 96       	adiw	r28, 0x01	; 1
     26e:	f7 01       	movw	r30, r14
     270:	22 89       	ldd	r18, Z+18	; 0x12
     272:	30 e0       	ldi	r19, 0x00	; 0
     274:	c2 17       	cp	r28, r18
     276:	d3 07       	cpc	r29, r19
     278:	94 f3       	brlt	.-28     	; 0x25e <can_send_message+0x6a>
     27a:	80 e0       	ldi	r24, 0x00	; 0
     27c:	90 e0       	ldi	r25, 0x00	; 0
     27e:	b7 d0       	rcall	.+366    	; 0x3ee <mcp2515_request_to_send>
     280:	df 91       	pop	r29
     282:	cf 91       	pop	r28
     284:	1f 91       	pop	r17
     286:	0f 91       	pop	r16
     288:	ff 90       	pop	r15
     28a:	ef 90       	pop	r14
     28c:	08 95       	ret

0000028e <can_receive_message>:
     28e:	9f 92       	push	r9
     290:	af 92       	push	r10
     292:	bf 92       	push	r11
     294:	cf 92       	push	r12
     296:	df 92       	push	r13
     298:	ef 92       	push	r14
     29a:	ff 92       	push	r15
     29c:	0f 93       	push	r16
     29e:	1f 93       	push	r17
     2a0:	cf 93       	push	r28
     2a2:	df 93       	push	r29
     2a4:	7c 01       	movw	r14, r24
     2a6:	fc 01       	movw	r30, r24
     2a8:	11 82       	std	Z+1, r1	; 0x01
     2aa:	10 82       	st	Z, r1
     2ac:	12 8a       	std	Z+18, r1	; 0x12
     2ae:	13 82       	std	Z+3, r1	; 0x03
     2b0:	12 82       	std	Z+2, r1	; 0x02
     2b2:	8c e2       	ldi	r24, 0x2C	; 44
     2b4:	6e d0       	rcall	.+220    	; 0x392 <mcp2515_read>
     2b6:	80 ff       	sbrs	r24, 0
     2b8:	4b c0       	rjmp	.+150    	; 0x350 <can_receive_message+0xc2>
     2ba:	81 e6       	ldi	r24, 0x61	; 97
     2bc:	6a d0       	rcall	.+212    	; 0x392 <mcp2515_read>
     2be:	c8 2f       	mov	r28, r24
     2c0:	d0 e0       	ldi	r29, 0x00	; 0
     2c2:	82 e6       	ldi	r24, 0x62	; 98
     2c4:	66 d0       	rcall	.+204    	; 0x392 <mcp2515_read>
     2c6:	90 e0       	ldi	r25, 0x00	; 0
     2c8:	5e 01       	movw	r10, r28
     2ca:	aa 0c       	add	r10, r10
     2cc:	bb 1c       	adc	r11, r11
     2ce:	aa 0c       	add	r10, r10
     2d0:	bb 1c       	adc	r11, r11
     2d2:	aa 0c       	add	r10, r10
     2d4:	bb 1c       	adc	r11, r11
     2d6:	96 95       	lsr	r25
     2d8:	87 95       	ror	r24
     2da:	92 95       	swap	r25
     2dc:	82 95       	swap	r24
     2de:	8f 70       	andi	r24, 0x0F	; 15
     2e0:	89 27       	eor	r24, r25
     2e2:	9f 70       	andi	r25, 0x0F	; 15
     2e4:	89 27       	eor	r24, r25
     2e6:	a8 2a       	or	r10, r24
     2e8:	b9 2a       	or	r11, r25
     2ea:	85 e6       	ldi	r24, 0x65	; 101
     2ec:	52 d0       	rcall	.+164    	; 0x392 <mcp2515_read>
     2ee:	98 2e       	mov	r9, r24
     2f0:	f8 e0       	ldi	r31, 0x08	; 8
     2f2:	f8 17       	cp	r31, r24
     2f4:	30 f0       	brcs	.+12     	; 0x302 <can_receive_message+0x74>
     2f6:	c8 2e       	mov	r12, r24
     2f8:	d1 2c       	mov	r13, r1
     2fa:	1c 14       	cp	r1, r12
     2fc:	1d 04       	cpc	r1, r13
     2fe:	5c f0       	brlt	.+22     	; 0x316 <can_receive_message+0x88>
     300:	1c c0       	rjmp	.+56     	; 0x33a <can_receive_message+0xac>
     302:	8f e1       	ldi	r24, 0x1F	; 31
     304:	92 e0       	ldi	r25, 0x02	; 2
     306:	9f 93       	push	r25
     308:	8f 93       	push	r24
     30a:	1a d7       	rcall	.+3636   	; 0x1140 <printf>
     30c:	0f 90       	pop	r0
     30e:	0f 90       	pop	r0
     310:	80 e0       	ldi	r24, 0x00	; 0
     312:	90 e0       	ldi	r25, 0x00	; 0
     314:	1f c0       	rjmp	.+62     	; 0x354 <can_receive_message+0xc6>
     316:	87 01       	movw	r16, r14
     318:	0e 5f       	subi	r16, 0xFE	; 254
     31a:	1f 4f       	sbci	r17, 0xFF	; 255
     31c:	c0 e0       	ldi	r28, 0x00	; 0
     31e:	d0 e0       	ldi	r29, 0x00	; 0
     320:	8c 2f       	mov	r24, r28
     322:	8a 59       	subi	r24, 0x9A	; 154
     324:	36 d0       	rcall	.+108    	; 0x392 <mcp2515_read>
     326:	28 2f       	mov	r18, r24
     328:	30 e0       	ldi	r19, 0x00	; 0
     32a:	f8 01       	movw	r30, r16
     32c:	21 93       	st	Z+, r18
     32e:	31 93       	st	Z+, r19
     330:	8f 01       	movw	r16, r30
     332:	21 96       	adiw	r28, 0x01	; 1
     334:	cc 15       	cp	r28, r12
     336:	dd 05       	cpc	r29, r13
     338:	9c f3       	brlt	.-26     	; 0x320 <can_receive_message+0x92>
     33a:	f7 01       	movw	r30, r14
     33c:	b1 82       	std	Z+1, r11	; 0x01
     33e:	a0 82       	st	Z, r10
     340:	92 8a       	std	Z+18, r9	; 0x12
     342:	40 e0       	ldi	r20, 0x00	; 0
     344:	61 e0       	ldi	r22, 0x01	; 1
     346:	8c e2       	ldi	r24, 0x2C	; 44
     348:	6c d0       	rcall	.+216    	; 0x422 <mcp2515_bit_modify>
     34a:	81 e0       	ldi	r24, 0x01	; 1
     34c:	90 e0       	ldi	r25, 0x00	; 0
     34e:	02 c0       	rjmp	.+4      	; 0x354 <can_receive_message+0xc6>
     350:	81 e0       	ldi	r24, 0x01	; 1
     352:	90 e0       	ldi	r25, 0x00	; 0
     354:	df 91       	pop	r29
     356:	cf 91       	pop	r28
     358:	1f 91       	pop	r17
     35a:	0f 91       	pop	r16
     35c:	ff 90       	pop	r15
     35e:	ef 90       	pop	r14
     360:	df 90       	pop	r13
     362:	cf 90       	pop	r12
     364:	bf 90       	pop	r11
     366:	af 90       	pop	r10
     368:	9f 90       	pop	r9
     36a:	08 95       	ret

0000036c <joy_getPercent>:
     36c:	bc 01       	movw	r22, r24
     36e:	88 27       	eor	r24, r24
     370:	77 fd       	sbrc	r23, 7
     372:	80 95       	com	r24
     374:	98 2f       	mov	r25, r24
     376:	56 d5       	rcall	.+2732   	; 0xe24 <__floatsisf>
     378:	20 e0       	ldi	r18, 0x00	; 0
     37a:	30 e0       	ldi	r19, 0x00	; 0
     37c:	4f e7       	ldi	r20, 0x7F	; 127
     37e:	53 e4       	ldi	r21, 0x43	; 67
     380:	b6 d4       	rcall	.+2412   	; 0xcee <__divsf3>
     382:	20 e0       	ldi	r18, 0x00	; 0
     384:	30 e0       	ldi	r19, 0x00	; 0
     386:	48 ec       	ldi	r20, 0xC8	; 200
     388:	52 e4       	ldi	r21, 0x42	; 66
     38a:	dc d5       	rcall	.+3000   	; 0xf44 <__mulsf3>
     38c:	18 d5       	rcall	.+2608   	; 0xdbe <__fixsfsi>
     38e:	cb 01       	movw	r24, r22
     390:	08 95       	ret

00000392 <mcp2515_read>:
     392:	cf 93       	push	r28
     394:	c8 2f       	mov	r28, r24
     396:	2f 98       	cbi	0x05, 7	; 5
     398:	83 e0       	ldi	r24, 0x03	; 3
     39a:	62 d0       	rcall	.+196    	; 0x460 <spi_MasterTransmit>
     39c:	8c 2f       	mov	r24, r28
     39e:	60 d0       	rcall	.+192    	; 0x460 <spi_MasterTransmit>
     3a0:	64 d0       	rcall	.+200    	; 0x46a <spi_MasterRead>
     3a2:	2f 9a       	sbi	0x05, 7	; 5
     3a4:	cf 91       	pop	r28
     3a6:	08 95       	ret

000003a8 <mcp2515_write>:
     3a8:	cf 93       	push	r28
     3aa:	df 93       	push	r29
     3ac:	d8 2f       	mov	r29, r24
     3ae:	c6 2f       	mov	r28, r22
     3b0:	2f 98       	cbi	0x05, 7	; 5
     3b2:	82 e0       	ldi	r24, 0x02	; 2
     3b4:	55 d0       	rcall	.+170    	; 0x460 <spi_MasterTransmit>
     3b6:	8d 2f       	mov	r24, r29
     3b8:	53 d0       	rcall	.+166    	; 0x460 <spi_MasterTransmit>
     3ba:	8c 2f       	mov	r24, r28
     3bc:	51 d0       	rcall	.+162    	; 0x460 <spi_MasterTransmit>
     3be:	2f 9a       	sbi	0x05, 7	; 5
     3c0:	df 91       	pop	r29
     3c2:	cf 91       	pop	r28
     3c4:	08 95       	ret

000003c6 <mcp2515_reset>:
     3c6:	2f 98       	cbi	0x05, 7	; 5
     3c8:	80 ec       	ldi	r24, 0xC0	; 192
     3ca:	4a d0       	rcall	.+148    	; 0x460 <spi_MasterTransmit>
     3cc:	2f 9a       	sbi	0x05, 7	; 5
     3ce:	08 95       	ret

000003d0 <mcp2515_init>:
     3d0:	3c d0       	rcall	.+120    	; 0x44a <spi_init>
     3d2:	f9 df       	rcall	.-14     	; 0x3c6 <mcp2515_reset>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     3d4:	83 e0       	ldi	r24, 0x03	; 3
     3d6:	8a 95       	dec	r24
     3d8:	f1 f7       	brne	.-4      	; 0x3d6 <mcp2515_init+0x6>
     3da:	00 00       	nop
     3dc:	8e e0       	ldi	r24, 0x0E	; 14
     3de:	d9 df       	rcall	.-78     	; 0x392 <mcp2515_read>
     3e0:	98 2f       	mov	r25, r24
     3e2:	90 7e       	andi	r25, 0xE0	; 224
     3e4:	81 e0       	ldi	r24, 0x01	; 1
     3e6:	90 38       	cpi	r25, 0x80	; 128
     3e8:	09 f4       	brne	.+2      	; 0x3ec <mcp2515_init+0x1c>
     3ea:	80 e0       	ldi	r24, 0x00	; 0
     3ec:	08 95       	ret

000003ee <mcp2515_request_to_send>:
     3ee:	2f 98       	cbi	0x05, 7	; 5
     3f0:	00 97       	sbiw	r24, 0x00	; 0
     3f2:	19 f4       	brne	.+6      	; 0x3fa <mcp2515_request_to_send+0xc>
     3f4:	81 e8       	ldi	r24, 0x81	; 129
     3f6:	34 d0       	rcall	.+104    	; 0x460 <spi_MasterTransmit>
     3f8:	07 c0       	rjmp	.+14     	; 0x408 <mcp2515_request_to_send+0x1a>
     3fa:	01 97       	sbiw	r24, 0x01	; 1
     3fc:	19 f4       	brne	.+6      	; 0x404 <mcp2515_request_to_send+0x16>
     3fe:	82 e8       	ldi	r24, 0x82	; 130
     400:	2f d0       	rcall	.+94     	; 0x460 <spi_MasterTransmit>
     402:	02 c0       	rjmp	.+4      	; 0x408 <mcp2515_request_to_send+0x1a>
     404:	84 e8       	ldi	r24, 0x84	; 132
     406:	2c d0       	rcall	.+88     	; 0x460 <spi_MasterTransmit>
     408:	2f 9a       	sbi	0x05, 7	; 5
     40a:	08 95       	ret

0000040c <mcp2515_read_status>:
     40c:	cf 93       	push	r28
     40e:	2f 98       	cbi	0x05, 7	; 5
     410:	80 ea       	ldi	r24, 0xA0	; 160
     412:	26 d0       	rcall	.+76     	; 0x460 <spi_MasterTransmit>
     414:	2a d0       	rcall	.+84     	; 0x46a <spi_MasterRead>
     416:	c8 2f       	mov	r28, r24
     418:	28 d0       	rcall	.+80     	; 0x46a <spi_MasterRead>
     41a:	2f 9a       	sbi	0x05, 7	; 5
     41c:	8c 2f       	mov	r24, r28
     41e:	cf 91       	pop	r28
     420:	08 95       	ret

00000422 <mcp2515_bit_modify>:
     422:	1f 93       	push	r17
     424:	cf 93       	push	r28
     426:	df 93       	push	r29
     428:	18 2f       	mov	r17, r24
     42a:	d6 2f       	mov	r29, r22
     42c:	c4 2f       	mov	r28, r20
     42e:	2f 98       	cbi	0x05, 7	; 5
     430:	85 e0       	ldi	r24, 0x05	; 5
     432:	16 d0       	rcall	.+44     	; 0x460 <spi_MasterTransmit>
     434:	81 2f       	mov	r24, r17
     436:	14 d0       	rcall	.+40     	; 0x460 <spi_MasterTransmit>
     438:	8d 2f       	mov	r24, r29
     43a:	12 d0       	rcall	.+36     	; 0x460 <spi_MasterTransmit>
     43c:	8c 2f       	mov	r24, r28
     43e:	10 d0       	rcall	.+32     	; 0x460 <spi_MasterTransmit>
     440:	2f 9a       	sbi	0x05, 7	; 5
     442:	df 91       	pop	r29
     444:	cf 91       	pop	r28
     446:	1f 91       	pop	r17
     448:	08 95       	ret

0000044a <spi_init>:
     44a:	84 b1       	in	r24, 0x04	; 4
     44c:	86 60       	ori	r24, 0x06	; 6
     44e:	84 b9       	out	0x04, r24	; 4
     450:	23 98       	cbi	0x04, 3	; 4
     452:	81 e5       	ldi	r24, 0x51	; 81
     454:	8c bd       	out	0x2c, r24	; 44
     456:	27 9a       	sbi	0x04, 7	; 4
     458:	2f 9a       	sbi	0x05, 7	; 5
     45a:	20 9a       	sbi	0x04, 0	; 4
     45c:	28 9a       	sbi	0x05, 0	; 5
     45e:	08 95       	ret

00000460 <spi_MasterTransmit>:
     460:	8e bd       	out	0x2e, r24	; 46
     462:	0d b4       	in	r0, 0x2d	; 45
     464:	07 fe       	sbrs	r0, 7
     466:	fd cf       	rjmp	.-6      	; 0x462 <spi_MasterTransmit+0x2>
     468:	08 95       	ret

0000046a <spi_MasterRead>:
     46a:	80 e0       	ldi	r24, 0x00	; 0
     46c:	f9 df       	rcall	.-14     	; 0x460 <spi_MasterTransmit>
     46e:	8e b5       	in	r24, 0x2e	; 46
     470:	08 95       	ret

00000472 <USART_Transmit>:
     472:	e0 ec       	ldi	r30, 0xC0	; 192
     474:	f0 e0       	ldi	r31, 0x00	; 0
     476:	90 81       	ld	r25, Z
     478:	95 ff       	sbrs	r25, 5
     47a:	fd cf       	rjmp	.-6      	; 0x476 <USART_Transmit+0x4>
     47c:	80 93 c6 00 	sts	0x00C6, r24
     480:	08 95       	ret

00000482 <USART_Receive>:
     482:	e0 ec       	ldi	r30, 0xC0	; 192
     484:	f0 e0       	ldi	r31, 0x00	; 0
     486:	80 81       	ld	r24, Z
     488:	88 23       	and	r24, r24
     48a:	ec f7       	brge	.-6      	; 0x486 <USART_Receive+0x4>
     48c:	80 91 c6 00 	lds	r24, 0x00C6
     490:	08 95       	ret

00000492 <USART_Init>:
     492:	90 93 c5 00 	sts	0x00C5, r25
     496:	80 93 c4 00 	sts	0x00C4, r24
     49a:	88 e1       	ldi	r24, 0x18	; 24
     49c:	80 93 c1 00 	sts	0x00C1, r24
     4a0:	61 e4       	ldi	r22, 0x41	; 65
     4a2:	72 e0       	ldi	r23, 0x02	; 2
     4a4:	89 e3       	ldi	r24, 0x39	; 57
     4a6:	92 e0       	ldi	r25, 0x02	; 2
     4a8:	01 c6       	rjmp	.+3074   	; 0x10ac <fdevopen>
     4aa:	08 95       	ret

000004ac <dac_send>:
     4ac:	cf 93       	push	r28
     4ae:	df 93       	push	r29
     4b0:	00 d0       	rcall	.+0      	; 0x4b2 <dac_send+0x6>
     4b2:	cd b7       	in	r28, 0x3d	; 61
     4b4:	de b7       	in	r29, 0x3e	; 62
     4b6:	9e e5       	ldi	r25, 0x5E	; 94
     4b8:	99 83       	std	Y+1, r25	; 0x01
     4ba:	1a 82       	std	Y+2, r1	; 0x02
     4bc:	8b 83       	std	Y+3, r24	; 0x03
     4be:	63 e0       	ldi	r22, 0x03	; 3
     4c0:	70 e0       	ldi	r23, 0x00	; 0
     4c2:	ce 01       	movw	r24, r28
     4c4:	01 96       	adiw	r24, 0x01	; 1
     4c6:	09 d3       	rcall	.+1554   	; 0xada <TWI_Start_Transceiver_With_Data>
     4c8:	0f 90       	pop	r0
     4ca:	0f 90       	pop	r0
     4cc:	0f 90       	pop	r0
     4ce:	df 91       	pop	r29
     4d0:	cf 91       	pop	r28
     4d2:	08 95       	ret

000004d4 <encoder_init>:
#define clear_bit( reg, bit ) (reg &= ~(1 << bit))
#define test_bit( reg, bit ) (reg & (1 << bit))


void encoder_init(void){
	set_bit(DDRH,PH6); //Setter PH6 (!RST) til output
     4d4:	e1 e0       	ldi	r30, 0x01	; 1
     4d6:	f1 e0       	ldi	r31, 0x01	; 1
     4d8:	80 81       	ld	r24, Z
     4da:	80 64       	ori	r24, 0x40	; 64
     4dc:	80 83       	st	Z, r24
	set_bit(PORTH,PH6); //!RST til 1
     4de:	a2 e0       	ldi	r26, 0x02	; 2
     4e0:	b1 e0       	ldi	r27, 0x01	; 1
     4e2:	8c 91       	ld	r24, X
     4e4:	80 64       	ori	r24, 0x40	; 64
     4e6:	8c 93       	st	X, r24
	
	set_bit(DDRH,PH5); //Setter PH5 (!OE) til output
     4e8:	80 81       	ld	r24, Z
     4ea:	80 62       	ori	r24, 0x20	; 32
     4ec:	80 83       	st	Z, r24
	clear_bit(PORTH,PH5); //Enable counter on MJ2 (!OE)
     4ee:	8c 91       	ld	r24, X
     4f0:	8f 7d       	andi	r24, 0xDF	; 223
     4f2:	8c 93       	st	X, r24
	
	set_bit(DDRH,PH3); //Setter PH3 til output(SEL)
     4f4:	80 81       	ld	r24, Z
     4f6:	88 60       	ori	r24, 0x08	; 8
     4f8:	80 83       	st	Z, r24
	
	//Setter data bits til input
	clear_bit(DDRK, PK0);
     4fa:	e7 e0       	ldi	r30, 0x07	; 7
     4fc:	f1 e0       	ldi	r31, 0x01	; 1
     4fe:	80 81       	ld	r24, Z
     500:	8e 7f       	andi	r24, 0xFE	; 254
     502:	80 83       	st	Z, r24
	clear_bit(DDRK, PK1);
     504:	80 81       	ld	r24, Z
     506:	8d 7f       	andi	r24, 0xFD	; 253
     508:	80 83       	st	Z, r24
	clear_bit(DDRK, PK2);
     50a:	80 81       	ld	r24, Z
     50c:	8b 7f       	andi	r24, 0xFB	; 251
     50e:	80 83       	st	Z, r24
	clear_bit(DDRK, PK3);
     510:	80 81       	ld	r24, Z
     512:	87 7f       	andi	r24, 0xF7	; 247
     514:	80 83       	st	Z, r24
	clear_bit(DDRK, PK4);
     516:	80 81       	ld	r24, Z
     518:	8f 7e       	andi	r24, 0xEF	; 239
     51a:	80 83       	st	Z, r24
	clear_bit(DDRK, PK5);
     51c:	80 81       	ld	r24, Z
     51e:	8f 7d       	andi	r24, 0xDF	; 223
     520:	80 83       	st	Z, r24
	clear_bit(DDRK, PK6);
     522:	80 81       	ld	r24, Z
     524:	8f 7b       	andi	r24, 0xBF	; 191
     526:	80 83       	st	Z, r24
	clear_bit(DDRK, PK7);
     528:	80 81       	ld	r24, Z
     52a:	8f 77       	andi	r24, 0x7F	; 127
     52c:	80 83       	st	Z, r24
     52e:	08 95       	ret

00000530 <encoder_read>:
	int16_t LSB = 0;
	int16_t encoderValue = 0;
	
	//clear_bit(PORTH,PH5); //Enable counter on MJ2 (!OE) ---- Set !OE low to enable output of encoder
	
	clear_bit(PORTH,PH3); //Set SEL low to get high byte
     530:	e2 e0       	ldi	r30, 0x02	; 2
     532:	f1 e0       	ldi	r31, 0x01	; 1
     534:	80 81       	ld	r24, Z
     536:	87 7f       	andi	r24, 0xF7	; 247
     538:	80 83       	st	Z, r24
     53a:	2a e6       	ldi	r18, 0x6A	; 106
     53c:	2a 95       	dec	r18
     53e:	f1 f7       	brne	.-4      	; 0x53c <encoder_read+0xc>
     540:	00 c0       	rjmp	.+0      	; 0x542 <encoder_read+0x12>
	
	_delay_us(20); //Wait 20 microseconds
	
	encoderValue = (((int16_t)PINK) << 8); //Read 8MSB from encoder
     542:	80 91 06 01 	lds	r24, 0x0106
     546:	90 e0       	ldi	r25, 0x00	; 0
     548:	98 2f       	mov	r25, r24
     54a:	88 27       	eor	r24, r24

	set_bit(PORTH,PH3); //Set SEL high to get low byte
     54c:	20 81       	ld	r18, Z
     54e:	28 60       	ori	r18, 0x08	; 8
     550:	20 83       	st	Z, r18
     552:	2a e6       	ldi	r18, 0x6A	; 106
     554:	2a 95       	dec	r18
     556:	f1 f7       	brne	.-4      	; 0x554 <encoder_read+0x24>
     558:	00 c0       	rjmp	.+0      	; 0x55a <encoder_read+0x2a>
	
	_delay_us(20); //Wait about 20 microseconds
	
	encoderValue |= PINK; //Read 8LSB from encoder
     55a:	20 91 06 01 	lds	r18, 0x0106
	//set_bit(PORTH,PH5); //Disable output of encoder
	
	//encoderValue =(int16_t) (MSB | LSB);
	
	return encoderValue;
     55e:	82 2b       	or	r24, r18
     560:	08 95       	ret

00000562 <game_isGameOver>:
     562:	09 d0       	rcall	.+18     	; 0x576 <internalADC_getResult>
     564:	21 e0       	ldi	r18, 0x01	; 1
     566:	30 e0       	ldi	r19, 0x00	; 0
     568:	8d 32       	cpi	r24, 0x2D	; 45
     56a:	91 40       	sbci	r25, 0x01	; 1
     56c:	10 f0       	brcs	.+4      	; 0x572 <game_isGameOver+0x10>
     56e:	20 e0       	ldi	r18, 0x00	; 0
     570:	30 e0       	ldi	r19, 0x00	; 0
     572:	c9 01       	movw	r24, r18
     574:	08 95       	ret

00000576 <internalADC_getResult>:
     576:	20 91 78 00 	lds	r18, 0x0078
     57a:	80 91 79 00 	lds	r24, 0x0079
     57e:	90 e0       	ldi	r25, 0x00	; 0
     580:	98 2f       	mov	r25, r24
     582:	88 27       	eor	r24, r24
     584:	82 0f       	add	r24, r18
     586:	91 1d       	adc	r25, r1
     588:	08 95       	ret

0000058a <internalADC_startConversion>:
     58a:	ea e7       	ldi	r30, 0x7A	; 122
     58c:	f0 e0       	ldi	r31, 0x00	; 0
     58e:	80 81       	ld	r24, Z
     590:	80 64       	ori	r24, 0x40	; 64
     592:	80 83       	st	Z, r24
     594:	08 95       	ret

00000596 <internalADC_init>:
     596:	80 98       	cbi	0x10, 0	; 16
     598:	aa e7       	ldi	r26, 0x7A	; 122
     59a:	b0 e0       	ldi	r27, 0x00	; 0
     59c:	8c 91       	ld	r24, X
     59e:	80 68       	ori	r24, 0x80	; 128
     5a0:	8c 93       	st	X, r24
     5a2:	ec e7       	ldi	r30, 0x7C	; 124
     5a4:	f0 e0       	ldi	r31, 0x00	; 0
     5a6:	80 81       	ld	r24, Z
     5a8:	8f 7e       	andi	r24, 0xEF	; 239
     5aa:	80 83       	st	Z, r24
     5ac:	80 81       	ld	r24, Z
     5ae:	87 7f       	andi	r24, 0xF7	; 247
     5b0:	80 83       	st	Z, r24
     5b2:	80 81       	ld	r24, Z
     5b4:	8b 7f       	andi	r24, 0xFB	; 251
     5b6:	80 83       	st	Z, r24
     5b8:	80 81       	ld	r24, Z
     5ba:	8d 7f       	andi	r24, 0xFD	; 253
     5bc:	80 83       	st	Z, r24
     5be:	80 81       	ld	r24, Z
     5c0:	8e 7f       	andi	r24, 0xFE	; 254
     5c2:	80 83       	st	Z, r24
     5c4:	80 81       	ld	r24, Z
     5c6:	8f 77       	andi	r24, 0x7F	; 127
     5c8:	80 83       	st	Z, r24
     5ca:	80 81       	ld	r24, Z
     5cc:	80 64       	ori	r24, 0x40	; 64
     5ce:	80 83       	st	Z, r24
     5d0:	8c 91       	ld	r24, X
     5d2:	8f 7d       	andi	r24, 0xDF	; 223
     5d4:	8c 93       	st	X, r24
     5d6:	8c 91       	ld	r24, X
     5d8:	88 60       	ori	r24, 0x08	; 8
     5da:	8c 93       	st	X, r24
     5dc:	8c 91       	ld	r24, X
     5de:	8e 7f       	andi	r24, 0xFE	; 254
     5e0:	8c 93       	st	X, r24
     5e2:	8c 91       	ld	r24, X
     5e4:	82 60       	ori	r24, 0x02	; 2
     5e6:	8c 93       	st	X, r24
     5e8:	8c 91       	ld	r24, X
     5ea:	8b 7f       	andi	r24, 0xFB	; 251
     5ec:	8c 93       	st	X, r24
     5ee:	cd cf       	rjmp	.-102    	; 0x58a <internalADC_startConversion>
     5f0:	08 95       	ret

000005f2 <motor_init>:
	
	motor_setVoltage(0); //For å ikke starte motor unødvendig
}

void motor_setVoltage(uint8_t myValue){
	dac_send(myValue); //Må fikse logikk på joystick evt slider
     5f2:	a1 e0       	ldi	r26, 0x01	; 1
     5f4:	b1 e0       	ldi	r27, 0x01	; 1
     5f6:	8c 91       	ld	r24, X
     5f8:	80 61       	ori	r24, 0x10	; 16
     5fa:	8c 93       	st	X, r24
     5fc:	e2 e0       	ldi	r30, 0x02	; 2
     5fe:	f1 e0       	ldi	r31, 0x01	; 1
     600:	80 81       	ld	r24, Z
     602:	80 61       	ori	r24, 0x10	; 16
     604:	80 83       	st	Z, r24
     606:	8c 91       	ld	r24, X
     608:	82 60       	ori	r24, 0x02	; 2
     60a:	8c 93       	st	X, r24
     60c:	80 81       	ld	r24, Z
     60e:	8d 7f       	andi	r24, 0xFD	; 253
     610:	80 83       	st	Z, r24
     612:	80 e0       	ldi	r24, 0x00	; 0
     614:	4b cf       	rjmp	.-362    	; 0x4ac <dac_send>
     616:	08 95       	ret

00000618 <motor_dirLeft>:
}

void motor_dirLeft(void){
	clear_bit(PORTH,PH1);
     618:	e2 e0       	ldi	r30, 0x02	; 2
     61a:	f1 e0       	ldi	r31, 0x01	; 1
     61c:	80 81       	ld	r24, Z
     61e:	8d 7f       	andi	r24, 0xFD	; 253
     620:	80 83       	st	Z, r24
     622:	08 95       	ret

00000624 <motor_dirRight>:
	
}

void motor_dirRight(void){
	set_bit(PORTH,PH1);
     624:	e2 e0       	ldi	r30, 0x02	; 2
     626:	f1 e0       	ldi	r31, 0x01	; 1
     628:	80 81       	ld	r24, Z
     62a:	82 60       	ori	r24, 0x02	; 2
     62c:	80 83       	st	Z, r24
     62e:	08 95       	ret

00000630 <motor_calibrate>:
}

void motor_calibrate(void){
	motor_dirRight();
     630:	f9 df       	rcall	.-14     	; 0x624 <motor_dirRight>
	
	motor_setVoltage(0); //For å ikke starte motor unødvendig
}

void motor_setVoltage(uint8_t myValue){
	dac_send(myValue); //Må fikse logikk på joystick evt slider
     632:	86 e4       	ldi	r24, 0x46	; 70
     634:	3b df       	rcall	.-394    	; 0x4ac <dac_send>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     636:	2f ef       	ldi	r18, 0xFF	; 255
     638:	8b e7       	ldi	r24, 0x7B	; 123
     63a:	92 e9       	ldi	r25, 0x92	; 146
     63c:	21 50       	subi	r18, 0x01	; 1
     63e:	80 40       	sbci	r24, 0x00	; 0
     640:	90 40       	sbci	r25, 0x00	; 0
     642:	e1 f7       	brne	.-8      	; 0x63c <motor_calibrate+0xc>
     644:	00 c0       	rjmp	.+0      	; 0x646 <motor_calibrate+0x16>
     646:	00 00       	nop

void motor_calibrate(void){
	motor_dirRight();
	motor_setVoltage(70);//start calibration by going to the right
	_delay_ms(3000);
	CALIBRATE_MAX = encoder_read();
     648:	73 df       	rcall	.-282    	; 0x530 <encoder_read>
     64a:	90 93 8c 02 	sts	0x028C, r25
     64e:	80 93 8b 02 	sts	0x028B, r24
	motor_dirLeft();
     652:	e2 df       	rcall	.-60     	; 0x618 <motor_dirLeft>
     654:	2f ef       	ldi	r18, 0xFF	; 255
     656:	8b e7       	ldi	r24, 0x7B	; 123
     658:	92 e9       	ldi	r25, 0x92	; 146
     65a:	21 50       	subi	r18, 0x01	; 1
     65c:	80 40       	sbci	r24, 0x00	; 0
     65e:	90 40       	sbci	r25, 0x00	; 0
     660:	e1 f7       	brne	.-8      	; 0x65a <motor_calibrate+0x2a>
     662:	00 c0       	rjmp	.+0      	; 0x664 <motor_calibrate+0x34>
     664:	00 00       	nop
	_delay_ms(3000);
	CALIBRATE_MIN = encoder_read();
     666:	64 df       	rcall	.-312    	; 0x530 <encoder_read>
     668:	90 93 8a 02 	sts	0x028A, r25
     66c:	80 93 89 02 	sts	0x0289, r24
	
	motor_setVoltage(0); //For å ikke starte motor unødvendig
}

void motor_setVoltage(uint8_t myValue){
	dac_send(myValue); //Må fikse logikk på joystick evt slider
     670:	80 e0       	ldi	r24, 0x00	; 0
     672:	1c df       	rcall	.-456    	; 0x4ac <dac_send>
	motor_dirLeft();
	_delay_ms(3000);
	CALIBRATE_MIN = encoder_read();
	motor_setVoltage(0);
	
	printf("Max: %i  Min: %i \n\n\n", CALIBRATE_MAX, CALIBRATE_MIN);
     674:	80 91 8a 02 	lds	r24, 0x028A
     678:	8f 93       	push	r24
     67a:	80 91 89 02 	lds	r24, 0x0289
     67e:	8f 93       	push	r24
     680:	80 91 8c 02 	lds	r24, 0x028C
     684:	8f 93       	push	r24
     686:	80 91 8b 02 	lds	r24, 0x028B
     68a:	8f 93       	push	r24
     68c:	88 e3       	ldi	r24, 0x38	; 56
     68e:	92 e0       	ldi	r25, 0x02	; 2
     690:	9f 93       	push	r25
     692:	8f 93       	push	r24
     694:	55 d5       	rcall	.+2730   	; 0x1140 <printf>
     696:	0f 90       	pop	r0
     698:	0f 90       	pop	r0
     69a:	0f 90       	pop	r0
     69c:	0f 90       	pop	r0
     69e:	0f 90       	pop	r0
     6a0:	0f 90       	pop	r0
     6a2:	08 95       	ret

000006a4 <motor_PID>:
}

void motor_PID(int posRef, int16_t encoderValue){	
     6a4:	4f 92       	push	r4
     6a6:	5f 92       	push	r5
     6a8:	6f 92       	push	r6
     6aa:	7f 92       	push	r7
     6ac:	8f 92       	push	r8
     6ae:	9f 92       	push	r9
     6b0:	af 92       	push	r10
     6b2:	bf 92       	push	r11
     6b4:	cf 92       	push	r12
     6b6:	df 92       	push	r13
     6b8:	ef 92       	push	r14
     6ba:	ff 92       	push	r15
     6bc:	1f 93       	push	r17
     6be:	cf 93       	push	r28
     6c0:	df 93       	push	r29
     6c2:	cd b7       	in	r28, 0x3d	; 61
     6c4:	de b7       	in	r29, 0x3e	; 62
     6c6:	28 97       	sbiw	r28, 0x08	; 8
     6c8:	0f b6       	in	r0, 0x3f	; 63
     6ca:	f8 94       	cli
     6cc:	de bf       	out	0x3e, r29	; 62
     6ce:	0f be       	out	0x3f, r0	; 63
     6d0:	cd bf       	out	0x3d, r28	; 61
     6d2:	5b 01       	movw	r10, r22
	double scaledRef = (((double)posRef)/255)*100;
     6d4:	bc 01       	movw	r22, r24
     6d6:	88 27       	eor	r24, r24
     6d8:	77 fd       	sbrc	r23, 7
     6da:	80 95       	com	r24
     6dc:	98 2f       	mov	r25, r24
     6de:	a2 d3       	rcall	.+1860   	; 0xe24 <__floatsisf>
     6e0:	20 e0       	ldi	r18, 0x00	; 0
     6e2:	30 e0       	ldi	r19, 0x00	; 0
     6e4:	4f e7       	ldi	r20, 0x7F	; 127
     6e6:	53 e4       	ldi	r21, 0x43	; 67
     6e8:	02 d3       	rcall	.+1540   	; 0xcee <__divsf3>
     6ea:	20 e0       	ldi	r18, 0x00	; 0
     6ec:	30 e0       	ldi	r19, 0x00	; 0
     6ee:	48 ec       	ldi	r20, 0xC8	; 200
     6f0:	52 e4       	ldi	r21, 0x42	; 66
     6f2:	28 d4       	rcall	.+2128   	; 0xf44 <__mulsf3>
     6f4:	2b 01       	movw	r4, r22
     6f6:	3c 01       	movw	r6, r24
	
	int scalingfactor = abs(CALIBRATE_MAX-CALIBRATE_MIN);//Regner ut total avstand fra høyre til venstre på box
     6f8:	e0 90 8b 02 	lds	r14, 0x028B
     6fc:	f0 90 8c 02 	lds	r15, 0x028C
     700:	c0 90 89 02 	lds	r12, 0x0289
     704:	d0 90 8a 02 	lds	r13, 0x028A
	double scaledEncoder = (((double)encoderValue)/scalingfactor)*100;
     708:	b5 01       	movw	r22, r10
     70a:	88 27       	eor	r24, r24
     70c:	77 fd       	sbrc	r23, 7
     70e:	80 95       	com	r24
     710:	98 2f       	mov	r25, r24
     712:	88 d3       	rcall	.+1808   	; 0xe24 <__floatsisf>
     714:	4b 01       	movw	r8, r22
     716:	5c 01       	movw	r10, r24
}

void motor_PID(int posRef, int16_t encoderValue){	
	double scaledRef = (((double)posRef)/255)*100;
	
	int scalingfactor = abs(CALIBRATE_MAX-CALIBRATE_MIN);//Regner ut total avstand fra høyre til venstre på box
     718:	c7 01       	movw	r24, r14
     71a:	8c 19       	sub	r24, r12
     71c:	9d 09       	sbc	r25, r13
     71e:	bc 01       	movw	r22, r24
     720:	22 f4       	brpl	.+8      	; 0x72a <motor_PID+0x86>
     722:	66 27       	eor	r22, r22
     724:	77 27       	eor	r23, r23
     726:	68 1b       	sub	r22, r24
     728:	79 0b       	sbc	r23, r25
	double scaledEncoder = (((double)encoderValue)/scalingfactor)*100;
     72a:	88 27       	eor	r24, r24
     72c:	77 fd       	sbrc	r23, 7
     72e:	80 95       	com	r24
     730:	98 2f       	mov	r25, r24
     732:	78 d3       	rcall	.+1776   	; 0xe24 <__floatsisf>
     734:	9b 01       	movw	r18, r22
     736:	ac 01       	movw	r20, r24
     738:	c5 01       	movw	r24, r10
     73a:	b4 01       	movw	r22, r8
     73c:	d8 d2       	rcall	.+1456   	; 0xcee <__divsf3>
     73e:	20 e0       	ldi	r18, 0x00	; 0
     740:	30 e0       	ldi	r19, 0x00	; 0
     742:	48 ec       	ldi	r20, 0xC8	; 200
     744:	52 e4       	ldi	r21, 0x42	; 66
     746:	fe d3       	rcall	.+2044   	; 0xf44 <__mulsf3>
     748:	4b 01       	movw	r8, r22
     74a:	5c 01       	movw	r10, r24
	
	
	//Altså mot høyre så går verdien nedover, men fra vår referanse skal verdien øke. Dermed må verdien øke som gjøres ved å gange med -1
	//KAN VÆRE HER NOE PROBLEMER OPPSTÅR
	if (CALIBRATE_MAX<CALIBRATE_MIN){
     74c:	ec 14       	cp	r14, r12
     74e:	fd 04       	cpc	r15, r13
     750:	24 f4       	brge	.+8      	; 0x75a <motor_PID+0xb6>
		scaledEncoder = scaledEncoder*(-1);
     752:	b7 fa       	bst	r11, 7
     754:	b0 94       	com	r11
     756:	b7 f8       	bld	r11, 7
     758:	b0 94       	com	r11
	}
	
	//int16_t scaleToBoxRef = 35*posRef; //Encoderverdiene tilsvarer ca 35 ganger mer. Altså 255 på multifunctionboard tilsvarer 8750 i encoderverdi (pos til motor)
	double  error = scaledRef - scaledEncoder;
     75a:	a5 01       	movw	r20, r10
     75c:	94 01       	movw	r18, r8
     75e:	c3 01       	movw	r24, r6
     760:	b2 01       	movw	r22, r4
     762:	60 d2       	rcall	.+1216   	; 0xc24 <__subsf3>
     764:	6b 01       	movw	r12, r22
     766:	7c 01       	movw	r14, r24
	double Ki = 0.5; //0.5
	double T = 0.05; //Sample time
	uint8_t Kd = 1;
	
	
	uint8_t u = 2.55*(Kp*error)+T*Ki*SUM_ERROR;//+(Kd/T)*(error-PREV_ERROR);
     768:	80 91 70 02 	lds	r24, 0x0270
     76c:	90 91 71 02 	lds	r25, 0x0271
     770:	a0 91 72 02 	lds	r26, 0x0272
     774:	b0 91 73 02 	lds	r27, 0x0273
     778:	89 83       	std	Y+1, r24	; 0x01
     77a:	9a 83       	std	Y+2, r25	; 0x02
     77c:	ab 83       	std	Y+3, r26	; 0x03
     77e:	bc 83       	std	Y+4, r27	; 0x04
	//2.55 Fordi motorbox tar verdier fra 0 til 255
	
	
	//threshold
	if(abs(error) <= 3 ){
     780:	c7 01       	movw	r24, r14
     782:	b6 01       	movw	r22, r12
     784:	1c d3       	rcall	.+1592   	; 0xdbe <__fixsfsi>
     786:	6d 5f       	subi	r22, 0xFD	; 253
     788:	7f 4f       	sbci	r23, 0xFF	; 255
     78a:	67 30       	cpi	r22, 0x07	; 7
     78c:	71 05       	cpc	r23, r1
     78e:	18 f1       	brcs	.+70     	; 0x7d6 <motor_PID+0x132>
	double Ki = 0.5; //0.5
	double T = 0.05; //Sample time
	uint8_t Kd = 1;
	
	
	uint8_t u = 2.55*(Kp*error)+T*Ki*SUM_ERROR;//+(Kd/T)*(error-PREV_ERROR);
     790:	2d ec       	ldi	r18, 0xCD	; 205
     792:	3c ec       	ldi	r19, 0xCC	; 204
     794:	4c e4       	ldi	r20, 0x4C	; 76
     796:	5e e3       	ldi	r21, 0x3E	; 62
     798:	c7 01       	movw	r24, r14
     79a:	b6 01       	movw	r22, r12
     79c:	d3 d3       	rcall	.+1958   	; 0xf44 <__mulsf3>
     79e:	23 e3       	ldi	r18, 0x33	; 51
     7a0:	33 e3       	ldi	r19, 0x33	; 51
     7a2:	43 e2       	ldi	r20, 0x23	; 35
     7a4:	50 e4       	ldi	r21, 0x40	; 64
     7a6:	ce d3       	rcall	.+1948   	; 0xf44 <__mulsf3>
     7a8:	6d 83       	std	Y+5, r22	; 0x05
     7aa:	7e 83       	std	Y+6, r23	; 0x06
     7ac:	8f 83       	std	Y+7, r24	; 0x07
     7ae:	98 87       	std	Y+8, r25	; 0x08
     7b0:	2d ec       	ldi	r18, 0xCD	; 205
     7b2:	3c ec       	ldi	r19, 0xCC	; 204
     7b4:	4c ec       	ldi	r20, 0xCC	; 204
     7b6:	5c e3       	ldi	r21, 0x3C	; 60
     7b8:	69 81       	ldd	r22, Y+1	; 0x01
     7ba:	7a 81       	ldd	r23, Y+2	; 0x02
     7bc:	8b 81       	ldd	r24, Y+3	; 0x03
     7be:	9c 81       	ldd	r25, Y+4	; 0x04
     7c0:	c1 d3       	rcall	.+1922   	; 0xf44 <__mulsf3>
     7c2:	9b 01       	movw	r18, r22
     7c4:	ac 01       	movw	r20, r24
     7c6:	6d 81       	ldd	r22, Y+5	; 0x05
     7c8:	7e 81       	ldd	r23, Y+6	; 0x06
     7ca:	8f 81       	ldd	r24, Y+7	; 0x07
     7cc:	98 85       	ldd	r25, Y+8	; 0x08
     7ce:	2b d2       	rcall	.+1110   	; 0xc26 <__addsf3>
     7d0:	fb d2       	rcall	.+1526   	; 0xdc8 <__fixunssfsi>
     7d2:	16 2f       	mov	r17, r22
     7d4:	01 c0       	rjmp	.+2      	; 0x7d8 <motor_PID+0x134>
	//2.55 Fordi motorbox tar verdier fra 0 til 255
	
	
	//threshold
	if(abs(error) <= 3 ){
		u = 0;
     7d6:	10 e0       	ldi	r17, 0x00	; 0
	}
	
	//printf("REF: %i \n",(uint8_t)scaledRef);
	printf("Ref: %d EncoderValue: %d  u: %i \n", (uint8_t)scaledRef,(int)scaledEncoder, u);
     7d8:	1f 92       	push	r1
     7da:	1f 93       	push	r17
     7dc:	c5 01       	movw	r24, r10
     7de:	b4 01       	movw	r22, r8
     7e0:	ee d2       	rcall	.+1500   	; 0xdbe <__fixsfsi>
     7e2:	7f 93       	push	r23
     7e4:	6f 93       	push	r22
     7e6:	c3 01       	movw	r24, r6
     7e8:	b2 01       	movw	r22, r4
     7ea:	ee d2       	rcall	.+1500   	; 0xdc8 <__fixunssfsi>
     7ec:	1f 92       	push	r1
     7ee:	6f 93       	push	r22
     7f0:	2d e4       	ldi	r18, 0x4D	; 77
     7f2:	32 e0       	ldi	r19, 0x02	; 2
     7f4:	3f 93       	push	r19
     7f6:	2f 93       	push	r18
     7f8:	a3 d4       	rcall	.+2374   	; 0x1140 <printf>
	if(error>0){
     7fa:	0f b6       	in	r0, 0x3f	; 63
     7fc:	f8 94       	cli
     7fe:	de bf       	out	0x3e, r29	; 62
     800:	0f be       	out	0x3f, r0	; 63
     802:	cd bf       	out	0x3d, r28	; 61
     804:	20 e0       	ldi	r18, 0x00	; 0
     806:	30 e0       	ldi	r19, 0x00	; 0
     808:	a9 01       	movw	r20, r18
     80a:	c7 01       	movw	r24, r14
     80c:	b6 01       	movw	r22, r12
     80e:	96 d3       	rcall	.+1836   	; 0xf3c <__gesf2>
     810:	18 16       	cp	r1, r24
     812:	14 f4       	brge	.+4      	; 0x818 <motor_PID+0x174>
		motor_dirRight();
     814:	07 df       	rcall	.-498    	; 0x624 <motor_dirRight>
     816:	01 c0       	rjmp	.+2      	; 0x81a <motor_PID+0x176>
	}else{
		motor_dirLeft();
     818:	ff de       	rcall	.-514    	; 0x618 <motor_dirLeft>
	}
	if(u<250){
     81a:	1a 3f       	cpi	r17, 0xFA	; 250
     81c:	18 f4       	brcc	.+6      	; 0x824 <motor_PID+0x180>
	
	motor_setVoltage(0); //For å ikke starte motor unødvendig
}

void motor_setVoltage(uint8_t myValue){
	dac_send(myValue); //Må fikse logikk på joystick evt slider
     81e:	81 2f       	mov	r24, r17
     820:	45 de       	rcall	.-886    	; 0x4ac <dac_send>
     822:	02 c0       	rjmp	.+4      	; 0x828 <motor_PID+0x184>
     824:	86 e9       	ldi	r24, 0x96	; 150
     826:	42 de       	rcall	.-892    	; 0x4ac <dac_send>
		motor_setVoltage(u); //input to motor
	}else{
		motor_setVoltage(150); //Max
	}
	
	SUM_ERROR = SUM_ERROR + error;
     828:	60 91 70 02 	lds	r22, 0x0270
     82c:	70 91 71 02 	lds	r23, 0x0271
     830:	80 91 72 02 	lds	r24, 0x0272
     834:	90 91 73 02 	lds	r25, 0x0273
     838:	a7 01       	movw	r20, r14
     83a:	96 01       	movw	r18, r12
     83c:	f4 d1       	rcall	.+1000   	; 0xc26 <__addsf3>
     83e:	60 93 70 02 	sts	0x0270, r22
     842:	70 93 71 02 	sts	0x0271, r23
     846:	80 93 72 02 	sts	0x0272, r24
     84a:	90 93 73 02 	sts	0x0273, r25
	PREV_ERROR = error;
     84e:	c0 92 74 02 	sts	0x0274, r12
     852:	d0 92 75 02 	sts	0x0275, r13
     856:	e0 92 76 02 	sts	0x0276, r14
     85a:	f0 92 77 02 	sts	0x0277, r15
}
     85e:	28 96       	adiw	r28, 0x08	; 8
     860:	0f b6       	in	r0, 0x3f	; 63
     862:	f8 94       	cli
     864:	de bf       	out	0x3e, r29	; 62
     866:	0f be       	out	0x3f, r0	; 63
     868:	cd bf       	out	0x3d, r28	; 61
     86a:	df 91       	pop	r29
     86c:	cf 91       	pop	r28
     86e:	1f 91       	pop	r17
     870:	ff 90       	pop	r15
     872:	ef 90       	pop	r14
     874:	df 90       	pop	r13
     876:	cf 90       	pop	r12
     878:	bf 90       	pop	r11
     87a:	af 90       	pop	r10
     87c:	9f 90       	pop	r9
     87e:	8f 90       	pop	r8
     880:	7f 90       	pop	r7
     882:	6f 90       	pop	r6
     884:	5f 90       	pop	r5
     886:	4f 90       	pop	r4
     888:	08 95       	ret

0000088a <main>:
volatile int16_t ENCODERVALUE = 0;
volatile int CAN_FIRST_MESSAGE_RECEIVED = 0;
volatile int REF_TO_MOTOR_PID = 0;

int main(void)
{
     88a:	cf 93       	push	r28
     88c:	df 93       	push	r29
     88e:	cd b7       	in	r28, 0x3d	; 61
     890:	de b7       	in	r29, 0x3e	; 62
     892:	64 97       	sbiw	r28, 0x14	; 20
     894:	0f b6       	in	r0, 0x3f	; 63
     896:	f8 94       	cli
     898:	de bf       	out	0x3e, r29	; 62
     89a:	0f be       	out	0x3f, r0	; 63
     89c:	cd bf       	out	0x3d, r28	; 61
	cli();
     89e:	f8 94       	cli
	USART_Init(MYUBRR);
     8a0:	87 e6       	ldi	r24, 0x67	; 103
     8a2:	90 e0       	ldi	r25, 0x00	; 0
     8a4:	f6 dd       	rcall	.-1044   	; 0x492 <USART_Init>
	can_init();
     8a6:	90 dc       	rcall	.-1760   	; 0x1c8 <can_init>
	timer_init();
     8a8:	cd d0       	rcall	.+410    	; 0xa44 <timer_init>
	internalADC_init();
     8aa:	75 de       	rcall	.-790    	; 0x596 <internalADC_init>
	TWI_Master_Initialise();
     8ac:	0c d1       	rcall	.+536    	; 0xac6 <TWI_Master_Initialise>
	motor_init();
     8ae:	a1 de       	rcall	.-702    	; 0x5f2 <motor_init>
	encoder_init();
     8b0:	11 de       	rcall	.-990    	; 0x4d4 <encoder_init>
	solenoid_init();
     8b2:	a8 d0       	rcall	.+336    	; 0xa04 <solenoid_init>
	
	
	
	sei(); //Global interrupt enable
     8b4:	78 94       	sei
	motor_calibrate();
     8b6:	bc de       	rcall	.-648    	; 0x630 <motor_calibrate>
			uint8_t gameOver = game_isGameOver();
			//printf("Game Over = %i \n", gameOver);
			
			//sender can melding som har info om spillet er over
			can_msg gameInfo;
			gameInfo.id = 5;
     8b8:	0f 2e       	mov	r0, r31
     8ba:	f5 e0       	ldi	r31, 0x05	; 5
     8bc:	cf 2e       	mov	r12, r31
     8be:	d1 2c       	mov	r13, r1
     8c0:	f0 2d       	mov	r31, r0
			gameInfo.length = 1; //skal kun sende over én verdi, som er verdien gameOver
     8c2:	bb 24       	eor	r11, r11
     8c4:	b3 94       	inc	r11
			
			
			mcp2515_bit_modify(MCP_CANINTF, 0b00000001, 0b00000000); //for å kunne reenable receive buffer 0 interrupten
			
			ENCODERVALUE = encoder_read(); //Leser verdi på encoderen
			CAN_FIRST_MESSAGE_RECEIVED = 1;
     8c6:	ee 24       	eor	r14, r14
     8c8:	e3 94       	inc	r14
     8ca:	f1 2c       	mov	r15, r1
		/*//Interrupt
		if(//TIMERINTRERRUPT (MÅ OGSÅ VEKKE FRA SLEEP)
		
		//Sleep
		*/
		if(ADC_CONVERSION_COMPLETE_INTERRUPT){
     8cc:	80 91 7e 02 	lds	r24, 0x027E
     8d0:	90 91 7f 02 	lds	r25, 0x027F
     8d4:	89 2b       	or	r24, r25
     8d6:	79 f0       	breq	.+30     	; 0x8f6 <main+0x6c>
			
			uint8_t gameOver = game_isGameOver();
     8d8:	44 de       	rcall	.-888    	; 0x562 <game_isGameOver>
			//printf("Game Over = %i \n", gameOver);
			
			//sender can melding som har info om spillet er over
			can_msg gameInfo;
			gameInfo.id = 5;
     8da:	da 82       	std	Y+2, r13	; 0x02
     8dc:	c9 82       	std	Y+1, r12	; 0x01
			gameInfo.length = 1; //skal kun sende over én verdi, som er verdien gameOver
     8de:	bb 8a       	std	Y+19, r11	; 0x13
			gameInfo.data[0] = gameOver;
     8e0:	99 27       	eor	r25, r25
     8e2:	9c 83       	std	Y+4, r25	; 0x04
     8e4:	8b 83       	std	Y+3, r24	; 0x03
			can_send_message(&gameInfo);
     8e6:	ce 01       	movw	r24, r28
     8e8:	01 96       	adiw	r24, 0x01	; 1
     8ea:	84 dc       	rcall	.-1784   	; 0x1f4 <can_send_message>

			
			internalADC_startConversion(); //Starte ny interrupt
     8ec:	4e de       	rcall	.-868    	; 0x58a <internalADC_startConversion>
			
			ADC_CONVERSION_COMPLETE_INTERRUPT = 0;
     8ee:	10 92 7f 02 	sts	0x027F, r1
     8f2:	10 92 7e 02 	sts	0x027E, r1
		//	can_send_message(&melding);
		can_msg mottatt;
		
		
		//sjekker om receive bufre inneholder noe. se s. 69 i mcp2515
		volatile uint8_t statusReg = mcp2515_read_status();
     8f6:	8a dd       	rcall	.-1260   	; 0x40c <mcp2515_read_status>
     8f8:	8c 8b       	std	Y+20, r24	; 0x14
	
		if(test_bit(statusReg, 0)){ //Mulig å lage det som en funskjon i ettertid
     8fa:	8c 89       	ldd	r24, Y+20	; 0x14
     8fc:	80 ff       	sbrs	r24, 0
     8fe:	e6 cf       	rjmp	.-52     	; 0x8cc <main+0x42>

			can_receive_message(&mottatt);		
     900:	ce 01       	movw	r24, r28
     902:	01 96       	adiw	r24, 0x01	; 1
     904:	c4 dc       	rcall	.-1656   	; 0x28e <can_receive_message>
			
			mottatt_data_char0 = mottatt.data[0]; //X-akse
     906:	0b 81       	ldd	r16, Y+3	; 0x03
     908:	1c 81       	ldd	r17, Y+4	; 0x04
			int mottatt_data_char1 = mottatt.data[1];
			int mottatt_data_char2 = mottatt.data[2];
			int mottatt_data_char3 = mottatt.data[3];
			int mottatt_data_char4 = mottatt.data[4];
			int mottatt_data_char5 = mottatt.data[5];
			int mottatt_data_char6 = mottatt.data[6];
     90a:	8f 85       	ldd	r24, Y+15	; 0x0f
     90c:	98 89       	ldd	r25, Y+16	; 0x10
			
			REF_TO_MOTOR_PID = mottatt_data_char6;
     90e:	90 93 79 02 	sts	0x0279, r25
     912:	80 93 78 02 	sts	0x0278, r24
			
			//printf("ID: %i  LENGTH: %i   ALL DATA  %i    %i   %i    %i    %i    %i    %i   \n", mottatt.id , mottatt.length, mottatt_data_char0, mottatt_data_char1, mottatt_data_char2, mottatt_data_char3, mottatt_data_char4, mottatt_data_char5, mottatt_data_char6);
			RECEIVE_BUFFER_INTERRUPT = 0; //clearer interruptflagget
     916:	10 92 81 02 	sts	0x0281, r1
     91a:	10 92 80 02 	sts	0x0280, r1
			
			
			mcp2515_bit_modify(MCP_CANINTF, 0b00000001, 0b00000000); //for å kunne reenable receive buffer 0 interrupten
     91e:	40 e0       	ldi	r20, 0x00	; 0
     920:	6b 2d       	mov	r22, r11
     922:	8c e2       	ldi	r24, 0x2C	; 44
     924:	7e dd       	rcall	.-1284   	; 0x422 <mcp2515_bit_modify>
			
			ENCODERVALUE = encoder_read(); //Leser verdi på encoderen
     926:	04 de       	rcall	.-1016   	; 0x530 <encoder_read>
     928:	90 93 7d 02 	sts	0x027D, r25
     92c:	80 93 7c 02 	sts	0x027C, r24
			CAN_FIRST_MESSAGE_RECEIVED = 1;
     930:	f0 92 7b 02 	sts	0x027B, r15
     934:	e0 92 7a 02 	sts	0x027A, r14
			
			
			servo_positionUpdate(mottatt_data_char0);
     938:	c8 01       	movw	r24, r16
     93a:	5e d0       	rcall	.+188    	; 0x9f8 <servo_positionUpdate>
		/*if(TIMER_COMPARE_MATCH == 1){
			
			TIMER_COMPARE_MATCH = 0;
		}*/
		
	}
     93c:	c7 cf       	rjmp	.-114    	; 0x8cc <main+0x42>

0000093e <__vector_3>:
}

ISR(INT2_vect){
     93e:	1f 92       	push	r1
     940:	0f 92       	push	r0
     942:	0f b6       	in	r0, 0x3f	; 63
     944:	0f 92       	push	r0
     946:	11 24       	eor	r1, r1
     948:	8f 93       	push	r24
     94a:	9f 93       	push	r25
	RECEIVE_BUFFER_INTERRUPT = 1;
     94c:	81 e0       	ldi	r24, 0x01	; 1
     94e:	90 e0       	ldi	r25, 0x00	; 0
     950:	90 93 81 02 	sts	0x0281, r25
     954:	80 93 80 02 	sts	0x0280, r24
	
}
     958:	9f 91       	pop	r25
     95a:	8f 91       	pop	r24
     95c:	0f 90       	pop	r0
     95e:	0f be       	out	0x3f, r0	; 63
     960:	0f 90       	pop	r0
     962:	1f 90       	pop	r1
     964:	18 95       	reti

00000966 <__vector_29>:

ISR(ADC_vect){
     966:	1f 92       	push	r1
     968:	0f 92       	push	r0
     96a:	0f b6       	in	r0, 0x3f	; 63
     96c:	0f 92       	push	r0
     96e:	11 24       	eor	r1, r1
     970:	8f 93       	push	r24
     972:	9f 93       	push	r25
	ADC_CONVERSION_COMPLETE_INTERRUPT = 1;
     974:	81 e0       	ldi	r24, 0x01	; 1
     976:	90 e0       	ldi	r25, 0x00	; 0
     978:	90 93 7f 02 	sts	0x027F, r25
     97c:	80 93 7e 02 	sts	0x027E, r24
}
     980:	9f 91       	pop	r25
     982:	8f 91       	pop	r24
     984:	0f 90       	pop	r0
     986:	0f be       	out	0x3f, r0	; 63
     988:	0f 90       	pop	r0
     98a:	1f 90       	pop	r1
     98c:	18 95       	reti

0000098e <__vector_32>:


//Timer interrupt vector for sleep of program
ISR(TIMER3_COMPA_vect){
     98e:	1f 92       	push	r1
     990:	0f 92       	push	r0
     992:	0f b6       	in	r0, 0x3f	; 63
     994:	0f 92       	push	r0
     996:	11 24       	eor	r1, r1
     998:	0b b6       	in	r0, 0x3b	; 59
     99a:	0f 92       	push	r0
     99c:	2f 93       	push	r18
     99e:	3f 93       	push	r19
     9a0:	4f 93       	push	r20
     9a2:	5f 93       	push	r21
     9a4:	6f 93       	push	r22
     9a6:	7f 93       	push	r23
     9a8:	8f 93       	push	r24
     9aa:	9f 93       	push	r25
     9ac:	af 93       	push	r26
     9ae:	bf 93       	push	r27
     9b0:	ef 93       	push	r30
     9b2:	ff 93       	push	r31
	if(CAN_FIRST_MESSAGE_RECEIVED == 1){
     9b4:	80 91 7a 02 	lds	r24, 0x027A
     9b8:	90 91 7b 02 	lds	r25, 0x027B
     9bc:	01 97       	sbiw	r24, 0x01	; 1
     9be:	49 f4       	brne	.+18     	; 0x9d2 <__vector_32+0x44>
		motor_PID(REF_TO_MOTOR_PID,ENCODERVALUE); //Oppdater PID og spenning til motor (u)
     9c0:	60 91 7c 02 	lds	r22, 0x027C
     9c4:	70 91 7d 02 	lds	r23, 0x027D
     9c8:	80 91 78 02 	lds	r24, 0x0278
     9cc:	90 91 79 02 	lds	r25, 0x0279
     9d0:	69 de       	rcall	.-814    	; 0x6a4 <motor_PID>
	}
     9d2:	ff 91       	pop	r31
     9d4:	ef 91       	pop	r30
     9d6:	bf 91       	pop	r27
     9d8:	af 91       	pop	r26
     9da:	9f 91       	pop	r25
     9dc:	8f 91       	pop	r24
     9de:	7f 91       	pop	r23
     9e0:	6f 91       	pop	r22
     9e2:	5f 91       	pop	r21
     9e4:	4f 91       	pop	r20
     9e6:	3f 91       	pop	r19
     9e8:	2f 91       	pop	r18
     9ea:	0f 90       	pop	r0
     9ec:	0b be       	out	0x3b, r0	; 59
     9ee:	0f 90       	pop	r0
     9f0:	0f be       	out	0x3f, r0	; 63
     9f2:	0f 90       	pop	r0
     9f4:	1f 90       	pop	r1
     9f6:	18 95       	reti

000009f8 <servo_positionUpdate>:
#include "servo.h"



void servo_positionUpdate(int rawJoystickValue){
	int percent = joy_getPercent(rawJoystickValue);
     9f8:	b9 dc       	rcall	.-1678   	; 0x36c <joy_getPercent>
	
	if(percent>=0 && percent<=100){
     9fa:	85 36       	cpi	r24, 0x65	; 101
     9fc:	91 05       	cpc	r25, r1
     9fe:	08 f4       	brcc	.+2      	; 0xa02 <servo_positionUpdate+0xa>
		timer_dutyCycleUpdate(percent);
     a00:	49 c0       	rjmp	.+146    	; 0xa94 <timer_dutyCycleUpdate>
     a02:	08 95       	ret

00000a04 <solenoid_init>:
#define test_bit( reg, bit ) (reg & (1 << bit))


void solenoid_init(void){
	//Setter pin A1 til output og høy
	set_bit(DDRF, PF1);
     a04:	81 9a       	sbi	0x10, 1	; 16
	clear_bit(PORTF, PF1); //A1 høy
     a06:	89 98       	cbi	0x11, 1	; 17
     a08:	08 95       	ret

00000a0a <timer_timedInterrupt>:
	//timercount = targetTime/(1.6*10^(-5));
	//int timerCount = targetTime/(T)-1; //6249. -1 fordi det tar en klokkesykel å resette klokken.
	
	int timerCount = 625*5; //Nå oppdateres det hvert 0.05 sekund
	//Set compare match register to desired timer count
	OCR3A = timerCount;
     a0a:	85 e3       	ldi	r24, 0x35	; 53
     a0c:	9c e0       	ldi	r25, 0x0C	; 12
     a0e:	90 93 99 00 	sts	0x0099, r25
     a12:	80 93 98 00 	sts	0x0098, r24
	
	
	
	TCCR3A = 0;     // set entire TCCR3A register to 0
     a16:	10 92 90 00 	sts	0x0090, r1
	TCCR3B = 0;     // same for TCCR3B
     a1a:	e1 e9       	ldi	r30, 0x91	; 145
     a1c:	f0 e0       	ldi	r31, 0x00	; 0
     a1e:	10 82       	st	Z, r1
	
	//Enable CTC
	set_bit(TCCR3B,WGM32);
     a20:	80 81       	ld	r24, Z
     a22:	88 60       	ori	r24, 0x08	; 8
     a24:	80 83       	st	Z, r24
	
	//Prescaler 256
	set_bit(TCCR3B,CS12);
     a26:	80 81       	ld	r24, Z
     a28:	84 60       	ori	r24, 0x04	; 4
     a2a:	80 83       	st	Z, r24
	clear_bit(TCCR3B,CS11);
     a2c:	80 81       	ld	r24, Z
     a2e:	8d 7f       	andi	r24, 0xFD	; 253
     a30:	80 83       	st	Z, r24
	clear_bit(TCCR3B,CS10);
     a32:	80 81       	ld	r24, Z
     a34:	8e 7f       	andi	r24, 0xFE	; 254
     a36:	80 83       	st	Z, r24
	
	//Enable timer compare interrupt
	set_bit(TIMSK3,OCIE3A);
     a38:	e1 e7       	ldi	r30, 0x71	; 113
     a3a:	f0 e0       	ldi	r31, 0x00	; 0
     a3c:	80 81       	ld	r24, Z
     a3e:	82 60       	ori	r24, 0x02	; 2
     a40:	80 83       	st	Z, r24
     a42:	08 95       	ret

00000a44 <timer_init>:
#define test_bit( reg, bit ) (reg & (1 << bit))

void timer_init(){
	
	//Fast PWM set up. s.145 in ATmega2560 datasheet
	clear_bit(TCCR1A,WGM10);
     a44:	a0 e8       	ldi	r26, 0x80	; 128
     a46:	b0 e0       	ldi	r27, 0x00	; 0
     a48:	8c 91       	ld	r24, X
     a4a:	8e 7f       	andi	r24, 0xFE	; 254
     a4c:	8c 93       	st	X, r24
	set_bit(TCCR1A,WGM11);
     a4e:	8c 91       	ld	r24, X
     a50:	82 60       	ori	r24, 0x02	; 2
     a52:	8c 93       	st	X, r24
	set_bit(TCCR1B,WGM12);
     a54:	e1 e8       	ldi	r30, 0x81	; 129
     a56:	f0 e0       	ldi	r31, 0x00	; 0
     a58:	80 81       	ld	r24, Z
     a5a:	88 60       	ori	r24, 0x08	; 8
     a5c:	80 83       	st	Z, r24
	set_bit(TCCR1B,WGM13);
     a5e:	80 81       	ld	r24, Z
     a60:	80 61       	ori	r24, 0x10	; 16
     a62:	80 83       	st	Z, r24
	
	//Setter til non-inverted PWM, s. 155
	set_bit(TCCR1A,COM1A1);
     a64:	8c 91       	ld	r24, X
     a66:	80 68       	ori	r24, 0x80	; 128
     a68:	8c 93       	st	X, r24
	clear_bit(TCCR1A,COM1A0);
     a6a:	8c 91       	ld	r24, X
     a6c:	8f 7b       	andi	r24, 0xBF	; 191
     a6e:	8c 93       	st	X, r24
	
	//Setter prescaler til 256 s.156-157
	set_bit(TCCR1B,CS12);
     a70:	80 81       	ld	r24, Z
     a72:	84 60       	ori	r24, 0x04	; 4
     a74:	80 83       	st	Z, r24
	clear_bit(TCCR1B,CS11);
     a76:	80 81       	ld	r24, Z
     a78:	8d 7f       	andi	r24, 0xFD	; 253
     a7a:	80 83       	st	Z, r24
	clear_bit(TCCR1B,CS10);
     a7c:	80 81       	ld	r24, Z
     a7e:	8e 7f       	andi	r24, 0xFE	; 254
     a80:	80 83       	st	Z, r24
	
	//Setter OC1A til output (Skal være PB5 i DDRA register?)
	set_bit(DDRB, PB5);
     a82:	25 9a       	sbi	0x04, 5	; 4
	
	//Setter maksverdi for 20ms periode
	uint16_t prescaler = 256;
	uint16_t F_OC1A = 50; // 1/(20*10^-3)
	uint16_t top = (F_CPU)/(prescaler*F_OC1A)-1; // = 1249 
	ICR1 = top;
     a84:	81 ee       	ldi	r24, 0xE1	; 225
     a86:	94 e0       	ldi	r25, 0x04	; 4
     a88:	90 93 87 00 	sts	0x0087, r25
     a8c:	80 93 86 00 	sts	0x0086, r24
	*/
	//Enable timer compare interrupt for waking up program
	
	
	
	timer_timedInterrupt(); //Enable timed interrupt (FOR PID)
     a90:	bc cf       	rjmp	.-136    	; 0xa0a <timer_timedInterrupt>
     a92:	08 95       	ret

00000a94 <timer_dutyCycleUpdate>:
	//Enable timer compare interrupt
	set_bit(TIMSK3,OCIE3A);
}
int timer_dutyCycleUpdate(int percent){
	
	if (percent <  0 || percent > 100)
     a94:	85 36       	cpi	r24, 0x65	; 101
     a96:	91 05       	cpc	r25, r1
     a98:	98 f4       	brcc	.+38     	; 0xac0 <timer_dutyCycleUpdate+0x2c>
	{
		return -1;
	}
	uint16_t offset = 17; //Offset må endres utifra bord. 17 er for arbeidsplass 10
	uint16_t top = (percent*(131-56))/100+56 -offset;
     a9a:	4b e4       	ldi	r20, 0x4B	; 75
     a9c:	48 9f       	mul	r20, r24
     a9e:	90 01       	movw	r18, r0
     aa0:	49 9f       	mul	r20, r25
     aa2:	30 0d       	add	r19, r0
     aa4:	11 24       	eor	r1, r1
     aa6:	c9 01       	movw	r24, r18
     aa8:	64 e6       	ldi	r22, 0x64	; 100
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	d2 d2       	rcall	.+1444   	; 0x1052 <__divmodhi4>
     aae:	69 5d       	subi	r22, 0xD9	; 217
     ab0:	7f 4f       	sbci	r23, 0xFF	; 255
	OCR1A = top;
     ab2:	70 93 89 00 	sts	0x0089, r23
     ab6:	60 93 88 00 	sts	0x0088, r22
	
	return 1;
     aba:	81 e0       	ldi	r24, 0x01	; 1
     abc:	90 e0       	ldi	r25, 0x00	; 0
     abe:	08 95       	ret
}
int timer_dutyCycleUpdate(int percent){
	
	if (percent <  0 || percent > 100)
	{
		return -1;
     ac0:	8f ef       	ldi	r24, 0xFF	; 255
     ac2:	9f ef       	ldi	r25, 0xFF	; 255
	uint16_t top = (percent*(131-56))/100+56 -offset;
	OCR1A = top;
	
	return 1;
	
}
     ac4:	08 95       	ret

00000ac6 <TWI_Master_Initialise>:
     ac6:	8c e0       	ldi	r24, 0x0C	; 12
     ac8:	80 93 b8 00 	sts	0x00B8, r24
     acc:	8f ef       	ldi	r24, 0xFF	; 255
     ace:	80 93 bb 00 	sts	0x00BB, r24
     ad2:	84 e0       	ldi	r24, 0x04	; 4
     ad4:	80 93 bc 00 	sts	0x00BC, r24
     ad8:	08 95       	ret

00000ada <TWI_Start_Transceiver_With_Data>:
     ada:	ec eb       	ldi	r30, 0xBC	; 188
     adc:	f0 e0       	ldi	r31, 0x00	; 0
     ade:	20 81       	ld	r18, Z
     ae0:	20 fd       	sbrc	r18, 0
     ae2:	fd cf       	rjmp	.-6      	; 0xade <TWI_Start_Transceiver_With_Data+0x4>
     ae4:	60 93 84 02 	sts	0x0284, r22
     ae8:	fc 01       	movw	r30, r24
     aea:	20 81       	ld	r18, Z
     aec:	20 93 85 02 	sts	0x0285, r18
     af0:	20 fd       	sbrc	r18, 0
     af2:	0c c0       	rjmp	.+24     	; 0xb0c <TWI_Start_Transceiver_With_Data+0x32>
     af4:	62 30       	cpi	r22, 0x02	; 2
     af6:	50 f0       	brcs	.+20     	; 0xb0c <TWI_Start_Transceiver_With_Data+0x32>
     af8:	dc 01       	movw	r26, r24
     afa:	11 96       	adiw	r26, 0x01	; 1
     afc:	e6 e8       	ldi	r30, 0x86	; 134
     afe:	f2 e0       	ldi	r31, 0x02	; 2
     b00:	81 e0       	ldi	r24, 0x01	; 1
     b02:	9d 91       	ld	r25, X+
     b04:	91 93       	st	Z+, r25
     b06:	8f 5f       	subi	r24, 0xFF	; 255
     b08:	86 13       	cpse	r24, r22
     b0a:	fb cf       	rjmp	.-10     	; 0xb02 <TWI_Start_Transceiver_With_Data+0x28>
     b0c:	10 92 83 02 	sts	0x0283, r1
     b10:	88 ef       	ldi	r24, 0xF8	; 248
     b12:	80 93 06 02 	sts	0x0206, r24
     b16:	85 ea       	ldi	r24, 0xA5	; 165
     b18:	80 93 bc 00 	sts	0x00BC, r24
     b1c:	08 95       	ret

00000b1e <__vector_39>:
     b1e:	1f 92       	push	r1
     b20:	0f 92       	push	r0
     b22:	0f b6       	in	r0, 0x3f	; 63
     b24:	0f 92       	push	r0
     b26:	11 24       	eor	r1, r1
     b28:	0b b6       	in	r0, 0x3b	; 59
     b2a:	0f 92       	push	r0
     b2c:	2f 93       	push	r18
     b2e:	3f 93       	push	r19
     b30:	8f 93       	push	r24
     b32:	9f 93       	push	r25
     b34:	af 93       	push	r26
     b36:	bf 93       	push	r27
     b38:	ef 93       	push	r30
     b3a:	ff 93       	push	r31
     b3c:	80 91 b9 00 	lds	r24, 0x00B9
     b40:	90 e0       	ldi	r25, 0x00	; 0
     b42:	fc 01       	movw	r30, r24
     b44:	38 97       	sbiw	r30, 0x08	; 8
     b46:	e1 35       	cpi	r30, 0x51	; 81
     b48:	f1 05       	cpc	r31, r1
     b4a:	08 f0       	brcs	.+2      	; 0xb4e <__vector_39+0x30>
     b4c:	55 c0       	rjmp	.+170    	; 0xbf8 <__vector_39+0xda>
     b4e:	ee 58       	subi	r30, 0x8E	; 142
     b50:	ff 4f       	sbci	r31, 0xFF	; 255
     b52:	92 c2       	rjmp	.+1316   	; 0x1078 <__tablejump2__>
     b54:	10 92 82 02 	sts	0x0282, r1
     b58:	e0 91 82 02 	lds	r30, 0x0282
     b5c:	80 91 84 02 	lds	r24, 0x0284
     b60:	e8 17       	cp	r30, r24
     b62:	70 f4       	brcc	.+28     	; 0xb80 <__vector_39+0x62>
     b64:	81 e0       	ldi	r24, 0x01	; 1
     b66:	8e 0f       	add	r24, r30
     b68:	80 93 82 02 	sts	0x0282, r24
     b6c:	f0 e0       	ldi	r31, 0x00	; 0
     b6e:	eb 57       	subi	r30, 0x7B	; 123
     b70:	fd 4f       	sbci	r31, 0xFD	; 253
     b72:	80 81       	ld	r24, Z
     b74:	80 93 bb 00 	sts	0x00BB, r24
     b78:	85 e8       	ldi	r24, 0x85	; 133
     b7a:	80 93 bc 00 	sts	0x00BC, r24
     b7e:	43 c0       	rjmp	.+134    	; 0xc06 <__vector_39+0xe8>
     b80:	80 91 83 02 	lds	r24, 0x0283
     b84:	81 60       	ori	r24, 0x01	; 1
     b86:	80 93 83 02 	sts	0x0283, r24
     b8a:	84 e9       	ldi	r24, 0x94	; 148
     b8c:	80 93 bc 00 	sts	0x00BC, r24
     b90:	3a c0       	rjmp	.+116    	; 0xc06 <__vector_39+0xe8>
     b92:	e0 91 82 02 	lds	r30, 0x0282
     b96:	81 e0       	ldi	r24, 0x01	; 1
     b98:	8e 0f       	add	r24, r30
     b9a:	80 93 82 02 	sts	0x0282, r24
     b9e:	80 91 bb 00 	lds	r24, 0x00BB
     ba2:	f0 e0       	ldi	r31, 0x00	; 0
     ba4:	eb 57       	subi	r30, 0x7B	; 123
     ba6:	fd 4f       	sbci	r31, 0xFD	; 253
     ba8:	80 83       	st	Z, r24
     baa:	20 91 82 02 	lds	r18, 0x0282
     bae:	30 e0       	ldi	r19, 0x00	; 0
     bb0:	80 91 84 02 	lds	r24, 0x0284
     bb4:	90 e0       	ldi	r25, 0x00	; 0
     bb6:	01 97       	sbiw	r24, 0x01	; 1
     bb8:	28 17       	cp	r18, r24
     bba:	39 07       	cpc	r19, r25
     bbc:	24 f4       	brge	.+8      	; 0xbc6 <__vector_39+0xa8>
     bbe:	85 ec       	ldi	r24, 0xC5	; 197
     bc0:	80 93 bc 00 	sts	0x00BC, r24
     bc4:	20 c0       	rjmp	.+64     	; 0xc06 <__vector_39+0xe8>
     bc6:	85 e8       	ldi	r24, 0x85	; 133
     bc8:	80 93 bc 00 	sts	0x00BC, r24
     bcc:	1c c0       	rjmp	.+56     	; 0xc06 <__vector_39+0xe8>
     bce:	80 91 bb 00 	lds	r24, 0x00BB
     bd2:	e0 91 82 02 	lds	r30, 0x0282
     bd6:	f0 e0       	ldi	r31, 0x00	; 0
     bd8:	eb 57       	subi	r30, 0x7B	; 123
     bda:	fd 4f       	sbci	r31, 0xFD	; 253
     bdc:	80 83       	st	Z, r24
     bde:	80 91 83 02 	lds	r24, 0x0283
     be2:	81 60       	ori	r24, 0x01	; 1
     be4:	80 93 83 02 	sts	0x0283, r24
     be8:	84 e9       	ldi	r24, 0x94	; 148
     bea:	80 93 bc 00 	sts	0x00BC, r24
     bee:	0b c0       	rjmp	.+22     	; 0xc06 <__vector_39+0xe8>
     bf0:	85 ea       	ldi	r24, 0xA5	; 165
     bf2:	80 93 bc 00 	sts	0x00BC, r24
     bf6:	07 c0       	rjmp	.+14     	; 0xc06 <__vector_39+0xe8>
     bf8:	80 91 b9 00 	lds	r24, 0x00B9
     bfc:	80 93 06 02 	sts	0x0206, r24
     c00:	84 e0       	ldi	r24, 0x04	; 4
     c02:	80 93 bc 00 	sts	0x00BC, r24
     c06:	ff 91       	pop	r31
     c08:	ef 91       	pop	r30
     c0a:	bf 91       	pop	r27
     c0c:	af 91       	pop	r26
     c0e:	9f 91       	pop	r25
     c10:	8f 91       	pop	r24
     c12:	3f 91       	pop	r19
     c14:	2f 91       	pop	r18
     c16:	0f 90       	pop	r0
     c18:	0b be       	out	0x3b, r0	; 59
     c1a:	0f 90       	pop	r0
     c1c:	0f be       	out	0x3f, r0	; 63
     c1e:	0f 90       	pop	r0
     c20:	1f 90       	pop	r1
     c22:	18 95       	reti

00000c24 <__subsf3>:
     c24:	50 58       	subi	r21, 0x80	; 128

00000c26 <__addsf3>:
     c26:	bb 27       	eor	r27, r27
     c28:	aa 27       	eor	r26, r26
     c2a:	0e d0       	rcall	.+28     	; 0xc48 <__addsf3x>
     c2c:	4d c1       	rjmp	.+666    	; 0xec8 <__fp_round>
     c2e:	3e d1       	rcall	.+636    	; 0xeac <__fp_pscA>
     c30:	30 f0       	brcs	.+12     	; 0xc3e <__addsf3+0x18>
     c32:	43 d1       	rcall	.+646    	; 0xeba <__fp_pscB>
     c34:	20 f0       	brcs	.+8      	; 0xc3e <__addsf3+0x18>
     c36:	31 f4       	brne	.+12     	; 0xc44 <__addsf3+0x1e>
     c38:	9f 3f       	cpi	r25, 0xFF	; 255
     c3a:	11 f4       	brne	.+4      	; 0xc40 <__addsf3+0x1a>
     c3c:	1e f4       	brtc	.+6      	; 0xc44 <__addsf3+0x1e>
     c3e:	33 c1       	rjmp	.+614    	; 0xea6 <__fp_nan>
     c40:	0e f4       	brtc	.+2      	; 0xc44 <__addsf3+0x1e>
     c42:	e0 95       	com	r30
     c44:	e7 fb       	bst	r30, 7
     c46:	29 c1       	rjmp	.+594    	; 0xe9a <__fp_inf>

00000c48 <__addsf3x>:
     c48:	e9 2f       	mov	r30, r25
     c4a:	4f d1       	rcall	.+670    	; 0xeea <__fp_split3>
     c4c:	80 f3       	brcs	.-32     	; 0xc2e <__addsf3+0x8>
     c4e:	ba 17       	cp	r27, r26
     c50:	62 07       	cpc	r22, r18
     c52:	73 07       	cpc	r23, r19
     c54:	84 07       	cpc	r24, r20
     c56:	95 07       	cpc	r25, r21
     c58:	18 f0       	brcs	.+6      	; 0xc60 <__addsf3x+0x18>
     c5a:	71 f4       	brne	.+28     	; 0xc78 <__addsf3x+0x30>
     c5c:	9e f5       	brtc	.+102    	; 0xcc4 <__addsf3x+0x7c>
     c5e:	67 c1       	rjmp	.+718    	; 0xf2e <__fp_zero>
     c60:	0e f4       	brtc	.+2      	; 0xc64 <__addsf3x+0x1c>
     c62:	e0 95       	com	r30
     c64:	0b 2e       	mov	r0, r27
     c66:	ba 2f       	mov	r27, r26
     c68:	a0 2d       	mov	r26, r0
     c6a:	0b 01       	movw	r0, r22
     c6c:	b9 01       	movw	r22, r18
     c6e:	90 01       	movw	r18, r0
     c70:	0c 01       	movw	r0, r24
     c72:	ca 01       	movw	r24, r20
     c74:	a0 01       	movw	r20, r0
     c76:	11 24       	eor	r1, r1
     c78:	ff 27       	eor	r31, r31
     c7a:	59 1b       	sub	r21, r25
     c7c:	99 f0       	breq	.+38     	; 0xca4 <__addsf3x+0x5c>
     c7e:	59 3f       	cpi	r21, 0xF9	; 249
     c80:	50 f4       	brcc	.+20     	; 0xc96 <__addsf3x+0x4e>
     c82:	50 3e       	cpi	r21, 0xE0	; 224
     c84:	68 f1       	brcs	.+90     	; 0xce0 <__addsf3x+0x98>
     c86:	1a 16       	cp	r1, r26
     c88:	f0 40       	sbci	r31, 0x00	; 0
     c8a:	a2 2f       	mov	r26, r18
     c8c:	23 2f       	mov	r18, r19
     c8e:	34 2f       	mov	r19, r20
     c90:	44 27       	eor	r20, r20
     c92:	58 5f       	subi	r21, 0xF8	; 248
     c94:	f3 cf       	rjmp	.-26     	; 0xc7c <__addsf3x+0x34>
     c96:	46 95       	lsr	r20
     c98:	37 95       	ror	r19
     c9a:	27 95       	ror	r18
     c9c:	a7 95       	ror	r26
     c9e:	f0 40       	sbci	r31, 0x00	; 0
     ca0:	53 95       	inc	r21
     ca2:	c9 f7       	brne	.-14     	; 0xc96 <__addsf3x+0x4e>
     ca4:	7e f4       	brtc	.+30     	; 0xcc4 <__addsf3x+0x7c>
     ca6:	1f 16       	cp	r1, r31
     ca8:	ba 0b       	sbc	r27, r26
     caa:	62 0b       	sbc	r22, r18
     cac:	73 0b       	sbc	r23, r19
     cae:	84 0b       	sbc	r24, r20
     cb0:	ba f0       	brmi	.+46     	; 0xce0 <__addsf3x+0x98>
     cb2:	91 50       	subi	r25, 0x01	; 1
     cb4:	a1 f0       	breq	.+40     	; 0xcde <__addsf3x+0x96>
     cb6:	ff 0f       	add	r31, r31
     cb8:	bb 1f       	adc	r27, r27
     cba:	66 1f       	adc	r22, r22
     cbc:	77 1f       	adc	r23, r23
     cbe:	88 1f       	adc	r24, r24
     cc0:	c2 f7       	brpl	.-16     	; 0xcb2 <__addsf3x+0x6a>
     cc2:	0e c0       	rjmp	.+28     	; 0xce0 <__addsf3x+0x98>
     cc4:	ba 0f       	add	r27, r26
     cc6:	62 1f       	adc	r22, r18
     cc8:	73 1f       	adc	r23, r19
     cca:	84 1f       	adc	r24, r20
     ccc:	48 f4       	brcc	.+18     	; 0xce0 <__addsf3x+0x98>
     cce:	87 95       	ror	r24
     cd0:	77 95       	ror	r23
     cd2:	67 95       	ror	r22
     cd4:	b7 95       	ror	r27
     cd6:	f7 95       	ror	r31
     cd8:	9e 3f       	cpi	r25, 0xFE	; 254
     cda:	08 f0       	brcs	.+2      	; 0xcde <__addsf3x+0x96>
     cdc:	b3 cf       	rjmp	.-154    	; 0xc44 <__addsf3+0x1e>
     cde:	93 95       	inc	r25
     ce0:	88 0f       	add	r24, r24
     ce2:	08 f0       	brcs	.+2      	; 0xce6 <__addsf3x+0x9e>
     ce4:	99 27       	eor	r25, r25
     ce6:	ee 0f       	add	r30, r30
     ce8:	97 95       	ror	r25
     cea:	87 95       	ror	r24
     cec:	08 95       	ret

00000cee <__divsf3>:
     cee:	0c d0       	rcall	.+24     	; 0xd08 <__divsf3x>
     cf0:	eb c0       	rjmp	.+470    	; 0xec8 <__fp_round>
     cf2:	e3 d0       	rcall	.+454    	; 0xeba <__fp_pscB>
     cf4:	40 f0       	brcs	.+16     	; 0xd06 <__divsf3+0x18>
     cf6:	da d0       	rcall	.+436    	; 0xeac <__fp_pscA>
     cf8:	30 f0       	brcs	.+12     	; 0xd06 <__divsf3+0x18>
     cfa:	21 f4       	brne	.+8      	; 0xd04 <__divsf3+0x16>
     cfc:	5f 3f       	cpi	r21, 0xFF	; 255
     cfe:	19 f0       	breq	.+6      	; 0xd06 <__divsf3+0x18>
     d00:	cc c0       	rjmp	.+408    	; 0xe9a <__fp_inf>
     d02:	51 11       	cpse	r21, r1
     d04:	15 c1       	rjmp	.+554    	; 0xf30 <__fp_szero>
     d06:	cf c0       	rjmp	.+414    	; 0xea6 <__fp_nan>

00000d08 <__divsf3x>:
     d08:	f0 d0       	rcall	.+480    	; 0xeea <__fp_split3>
     d0a:	98 f3       	brcs	.-26     	; 0xcf2 <__divsf3+0x4>

00000d0c <__divsf3_pse>:
     d0c:	99 23       	and	r25, r25
     d0e:	c9 f3       	breq	.-14     	; 0xd02 <__divsf3+0x14>
     d10:	55 23       	and	r21, r21
     d12:	b1 f3       	breq	.-20     	; 0xd00 <__divsf3+0x12>
     d14:	95 1b       	sub	r25, r21
     d16:	55 0b       	sbc	r21, r21
     d18:	bb 27       	eor	r27, r27
     d1a:	aa 27       	eor	r26, r26
     d1c:	62 17       	cp	r22, r18
     d1e:	73 07       	cpc	r23, r19
     d20:	84 07       	cpc	r24, r20
     d22:	38 f0       	brcs	.+14     	; 0xd32 <__divsf3_pse+0x26>
     d24:	9f 5f       	subi	r25, 0xFF	; 255
     d26:	5f 4f       	sbci	r21, 0xFF	; 255
     d28:	22 0f       	add	r18, r18
     d2a:	33 1f       	adc	r19, r19
     d2c:	44 1f       	adc	r20, r20
     d2e:	aa 1f       	adc	r26, r26
     d30:	a9 f3       	breq	.-22     	; 0xd1c <__divsf3_pse+0x10>
     d32:	33 d0       	rcall	.+102    	; 0xd9a <__divsf3_pse+0x8e>
     d34:	0e 2e       	mov	r0, r30
     d36:	3a f0       	brmi	.+14     	; 0xd46 <__divsf3_pse+0x3a>
     d38:	e0 e8       	ldi	r30, 0x80	; 128
     d3a:	30 d0       	rcall	.+96     	; 0xd9c <__divsf3_pse+0x90>
     d3c:	91 50       	subi	r25, 0x01	; 1
     d3e:	50 40       	sbci	r21, 0x00	; 0
     d40:	e6 95       	lsr	r30
     d42:	00 1c       	adc	r0, r0
     d44:	ca f7       	brpl	.-14     	; 0xd38 <__divsf3_pse+0x2c>
     d46:	29 d0       	rcall	.+82     	; 0xd9a <__divsf3_pse+0x8e>
     d48:	fe 2f       	mov	r31, r30
     d4a:	27 d0       	rcall	.+78     	; 0xd9a <__divsf3_pse+0x8e>
     d4c:	66 0f       	add	r22, r22
     d4e:	77 1f       	adc	r23, r23
     d50:	88 1f       	adc	r24, r24
     d52:	bb 1f       	adc	r27, r27
     d54:	26 17       	cp	r18, r22
     d56:	37 07       	cpc	r19, r23
     d58:	48 07       	cpc	r20, r24
     d5a:	ab 07       	cpc	r26, r27
     d5c:	b0 e8       	ldi	r27, 0x80	; 128
     d5e:	09 f0       	breq	.+2      	; 0xd62 <__divsf3_pse+0x56>
     d60:	bb 0b       	sbc	r27, r27
     d62:	80 2d       	mov	r24, r0
     d64:	bf 01       	movw	r22, r30
     d66:	ff 27       	eor	r31, r31
     d68:	93 58       	subi	r25, 0x83	; 131
     d6a:	5f 4f       	sbci	r21, 0xFF	; 255
     d6c:	2a f0       	brmi	.+10     	; 0xd78 <__divsf3_pse+0x6c>
     d6e:	9e 3f       	cpi	r25, 0xFE	; 254
     d70:	51 05       	cpc	r21, r1
     d72:	68 f0       	brcs	.+26     	; 0xd8e <__divsf3_pse+0x82>
     d74:	92 c0       	rjmp	.+292    	; 0xe9a <__fp_inf>
     d76:	dc c0       	rjmp	.+440    	; 0xf30 <__fp_szero>
     d78:	5f 3f       	cpi	r21, 0xFF	; 255
     d7a:	ec f3       	brlt	.-6      	; 0xd76 <__divsf3_pse+0x6a>
     d7c:	98 3e       	cpi	r25, 0xE8	; 232
     d7e:	dc f3       	brlt	.-10     	; 0xd76 <__divsf3_pse+0x6a>
     d80:	86 95       	lsr	r24
     d82:	77 95       	ror	r23
     d84:	67 95       	ror	r22
     d86:	b7 95       	ror	r27
     d88:	f7 95       	ror	r31
     d8a:	9f 5f       	subi	r25, 0xFF	; 255
     d8c:	c9 f7       	brne	.-14     	; 0xd80 <__divsf3_pse+0x74>
     d8e:	88 0f       	add	r24, r24
     d90:	91 1d       	adc	r25, r1
     d92:	96 95       	lsr	r25
     d94:	87 95       	ror	r24
     d96:	97 f9       	bld	r25, 7
     d98:	08 95       	ret
     d9a:	e1 e0       	ldi	r30, 0x01	; 1
     d9c:	66 0f       	add	r22, r22
     d9e:	77 1f       	adc	r23, r23
     da0:	88 1f       	adc	r24, r24
     da2:	bb 1f       	adc	r27, r27
     da4:	62 17       	cp	r22, r18
     da6:	73 07       	cpc	r23, r19
     da8:	84 07       	cpc	r24, r20
     daa:	ba 07       	cpc	r27, r26
     dac:	20 f0       	brcs	.+8      	; 0xdb6 <__divsf3_pse+0xaa>
     dae:	62 1b       	sub	r22, r18
     db0:	73 0b       	sbc	r23, r19
     db2:	84 0b       	sbc	r24, r20
     db4:	ba 0b       	sbc	r27, r26
     db6:	ee 1f       	adc	r30, r30
     db8:	88 f7       	brcc	.-30     	; 0xd9c <__divsf3_pse+0x90>
     dba:	e0 95       	com	r30
     dbc:	08 95       	ret

00000dbe <__fixsfsi>:
     dbe:	04 d0       	rcall	.+8      	; 0xdc8 <__fixunssfsi>
     dc0:	68 94       	set
     dc2:	b1 11       	cpse	r27, r1
     dc4:	b5 c0       	rjmp	.+362    	; 0xf30 <__fp_szero>
     dc6:	08 95       	ret

00000dc8 <__fixunssfsi>:
     dc8:	98 d0       	rcall	.+304    	; 0xefa <__fp_splitA>
     dca:	88 f0       	brcs	.+34     	; 0xdee <__fixunssfsi+0x26>
     dcc:	9f 57       	subi	r25, 0x7F	; 127
     dce:	90 f0       	brcs	.+36     	; 0xdf4 <__fixunssfsi+0x2c>
     dd0:	b9 2f       	mov	r27, r25
     dd2:	99 27       	eor	r25, r25
     dd4:	b7 51       	subi	r27, 0x17	; 23
     dd6:	a0 f0       	brcs	.+40     	; 0xe00 <__fixunssfsi+0x38>
     dd8:	d1 f0       	breq	.+52     	; 0xe0e <__fixunssfsi+0x46>
     dda:	66 0f       	add	r22, r22
     ddc:	77 1f       	adc	r23, r23
     dde:	88 1f       	adc	r24, r24
     de0:	99 1f       	adc	r25, r25
     de2:	1a f0       	brmi	.+6      	; 0xdea <__fixunssfsi+0x22>
     de4:	ba 95       	dec	r27
     de6:	c9 f7       	brne	.-14     	; 0xdda <__fixunssfsi+0x12>
     de8:	12 c0       	rjmp	.+36     	; 0xe0e <__fixunssfsi+0x46>
     dea:	b1 30       	cpi	r27, 0x01	; 1
     dec:	81 f0       	breq	.+32     	; 0xe0e <__fixunssfsi+0x46>
     dee:	9f d0       	rcall	.+318    	; 0xf2e <__fp_zero>
     df0:	b1 e0       	ldi	r27, 0x01	; 1
     df2:	08 95       	ret
     df4:	9c c0       	rjmp	.+312    	; 0xf2e <__fp_zero>
     df6:	67 2f       	mov	r22, r23
     df8:	78 2f       	mov	r23, r24
     dfa:	88 27       	eor	r24, r24
     dfc:	b8 5f       	subi	r27, 0xF8	; 248
     dfe:	39 f0       	breq	.+14     	; 0xe0e <__fixunssfsi+0x46>
     e00:	b9 3f       	cpi	r27, 0xF9	; 249
     e02:	cc f3       	brlt	.-14     	; 0xdf6 <__fixunssfsi+0x2e>
     e04:	86 95       	lsr	r24
     e06:	77 95       	ror	r23
     e08:	67 95       	ror	r22
     e0a:	b3 95       	inc	r27
     e0c:	d9 f7       	brne	.-10     	; 0xe04 <__fixunssfsi+0x3c>
     e0e:	3e f4       	brtc	.+14     	; 0xe1e <__fixunssfsi+0x56>
     e10:	90 95       	com	r25
     e12:	80 95       	com	r24
     e14:	70 95       	com	r23
     e16:	61 95       	neg	r22
     e18:	7f 4f       	sbci	r23, 0xFF	; 255
     e1a:	8f 4f       	sbci	r24, 0xFF	; 255
     e1c:	9f 4f       	sbci	r25, 0xFF	; 255
     e1e:	08 95       	ret

00000e20 <__floatunsisf>:
     e20:	e8 94       	clt
     e22:	09 c0       	rjmp	.+18     	; 0xe36 <__floatsisf+0x12>

00000e24 <__floatsisf>:
     e24:	97 fb       	bst	r25, 7
     e26:	3e f4       	brtc	.+14     	; 0xe36 <__floatsisf+0x12>
     e28:	90 95       	com	r25
     e2a:	80 95       	com	r24
     e2c:	70 95       	com	r23
     e2e:	61 95       	neg	r22
     e30:	7f 4f       	sbci	r23, 0xFF	; 255
     e32:	8f 4f       	sbci	r24, 0xFF	; 255
     e34:	9f 4f       	sbci	r25, 0xFF	; 255
     e36:	99 23       	and	r25, r25
     e38:	a9 f0       	breq	.+42     	; 0xe64 <__floatsisf+0x40>
     e3a:	f9 2f       	mov	r31, r25
     e3c:	96 e9       	ldi	r25, 0x96	; 150
     e3e:	bb 27       	eor	r27, r27
     e40:	93 95       	inc	r25
     e42:	f6 95       	lsr	r31
     e44:	87 95       	ror	r24
     e46:	77 95       	ror	r23
     e48:	67 95       	ror	r22
     e4a:	b7 95       	ror	r27
     e4c:	f1 11       	cpse	r31, r1
     e4e:	f8 cf       	rjmp	.-16     	; 0xe40 <__floatsisf+0x1c>
     e50:	fa f4       	brpl	.+62     	; 0xe90 <__floatsisf+0x6c>
     e52:	bb 0f       	add	r27, r27
     e54:	11 f4       	brne	.+4      	; 0xe5a <__floatsisf+0x36>
     e56:	60 ff       	sbrs	r22, 0
     e58:	1b c0       	rjmp	.+54     	; 0xe90 <__floatsisf+0x6c>
     e5a:	6f 5f       	subi	r22, 0xFF	; 255
     e5c:	7f 4f       	sbci	r23, 0xFF	; 255
     e5e:	8f 4f       	sbci	r24, 0xFF	; 255
     e60:	9f 4f       	sbci	r25, 0xFF	; 255
     e62:	16 c0       	rjmp	.+44     	; 0xe90 <__floatsisf+0x6c>
     e64:	88 23       	and	r24, r24
     e66:	11 f0       	breq	.+4      	; 0xe6c <__floatsisf+0x48>
     e68:	96 e9       	ldi	r25, 0x96	; 150
     e6a:	11 c0       	rjmp	.+34     	; 0xe8e <__floatsisf+0x6a>
     e6c:	77 23       	and	r23, r23
     e6e:	21 f0       	breq	.+8      	; 0xe78 <__floatsisf+0x54>
     e70:	9e e8       	ldi	r25, 0x8E	; 142
     e72:	87 2f       	mov	r24, r23
     e74:	76 2f       	mov	r23, r22
     e76:	05 c0       	rjmp	.+10     	; 0xe82 <__floatsisf+0x5e>
     e78:	66 23       	and	r22, r22
     e7a:	71 f0       	breq	.+28     	; 0xe98 <__floatsisf+0x74>
     e7c:	96 e8       	ldi	r25, 0x86	; 134
     e7e:	86 2f       	mov	r24, r22
     e80:	70 e0       	ldi	r23, 0x00	; 0
     e82:	60 e0       	ldi	r22, 0x00	; 0
     e84:	2a f0       	brmi	.+10     	; 0xe90 <__floatsisf+0x6c>
     e86:	9a 95       	dec	r25
     e88:	66 0f       	add	r22, r22
     e8a:	77 1f       	adc	r23, r23
     e8c:	88 1f       	adc	r24, r24
     e8e:	da f7       	brpl	.-10     	; 0xe86 <__floatsisf+0x62>
     e90:	88 0f       	add	r24, r24
     e92:	96 95       	lsr	r25
     e94:	87 95       	ror	r24
     e96:	97 f9       	bld	r25, 7
     e98:	08 95       	ret

00000e9a <__fp_inf>:
     e9a:	97 f9       	bld	r25, 7
     e9c:	9f 67       	ori	r25, 0x7F	; 127
     e9e:	80 e8       	ldi	r24, 0x80	; 128
     ea0:	70 e0       	ldi	r23, 0x00	; 0
     ea2:	60 e0       	ldi	r22, 0x00	; 0
     ea4:	08 95       	ret

00000ea6 <__fp_nan>:
     ea6:	9f ef       	ldi	r25, 0xFF	; 255
     ea8:	80 ec       	ldi	r24, 0xC0	; 192
     eaa:	08 95       	ret

00000eac <__fp_pscA>:
     eac:	00 24       	eor	r0, r0
     eae:	0a 94       	dec	r0
     eb0:	16 16       	cp	r1, r22
     eb2:	17 06       	cpc	r1, r23
     eb4:	18 06       	cpc	r1, r24
     eb6:	09 06       	cpc	r0, r25
     eb8:	08 95       	ret

00000eba <__fp_pscB>:
     eba:	00 24       	eor	r0, r0
     ebc:	0a 94       	dec	r0
     ebe:	12 16       	cp	r1, r18
     ec0:	13 06       	cpc	r1, r19
     ec2:	14 06       	cpc	r1, r20
     ec4:	05 06       	cpc	r0, r21
     ec6:	08 95       	ret

00000ec8 <__fp_round>:
     ec8:	09 2e       	mov	r0, r25
     eca:	03 94       	inc	r0
     ecc:	00 0c       	add	r0, r0
     ece:	11 f4       	brne	.+4      	; 0xed4 <__fp_round+0xc>
     ed0:	88 23       	and	r24, r24
     ed2:	52 f0       	brmi	.+20     	; 0xee8 <__fp_round+0x20>
     ed4:	bb 0f       	add	r27, r27
     ed6:	40 f4       	brcc	.+16     	; 0xee8 <__fp_round+0x20>
     ed8:	bf 2b       	or	r27, r31
     eda:	11 f4       	brne	.+4      	; 0xee0 <__fp_round+0x18>
     edc:	60 ff       	sbrs	r22, 0
     ede:	04 c0       	rjmp	.+8      	; 0xee8 <__fp_round+0x20>
     ee0:	6f 5f       	subi	r22, 0xFF	; 255
     ee2:	7f 4f       	sbci	r23, 0xFF	; 255
     ee4:	8f 4f       	sbci	r24, 0xFF	; 255
     ee6:	9f 4f       	sbci	r25, 0xFF	; 255
     ee8:	08 95       	ret

00000eea <__fp_split3>:
     eea:	57 fd       	sbrc	r21, 7
     eec:	90 58       	subi	r25, 0x80	; 128
     eee:	44 0f       	add	r20, r20
     ef0:	55 1f       	adc	r21, r21
     ef2:	59 f0       	breq	.+22     	; 0xf0a <__fp_splitA+0x10>
     ef4:	5f 3f       	cpi	r21, 0xFF	; 255
     ef6:	71 f0       	breq	.+28     	; 0xf14 <__fp_splitA+0x1a>
     ef8:	47 95       	ror	r20

00000efa <__fp_splitA>:
     efa:	88 0f       	add	r24, r24
     efc:	97 fb       	bst	r25, 7
     efe:	99 1f       	adc	r25, r25
     f00:	61 f0       	breq	.+24     	; 0xf1a <__fp_splitA+0x20>
     f02:	9f 3f       	cpi	r25, 0xFF	; 255
     f04:	79 f0       	breq	.+30     	; 0xf24 <__fp_splitA+0x2a>
     f06:	87 95       	ror	r24
     f08:	08 95       	ret
     f0a:	12 16       	cp	r1, r18
     f0c:	13 06       	cpc	r1, r19
     f0e:	14 06       	cpc	r1, r20
     f10:	55 1f       	adc	r21, r21
     f12:	f2 cf       	rjmp	.-28     	; 0xef8 <__fp_split3+0xe>
     f14:	46 95       	lsr	r20
     f16:	f1 df       	rcall	.-30     	; 0xefa <__fp_splitA>
     f18:	08 c0       	rjmp	.+16     	; 0xf2a <__fp_splitA+0x30>
     f1a:	16 16       	cp	r1, r22
     f1c:	17 06       	cpc	r1, r23
     f1e:	18 06       	cpc	r1, r24
     f20:	99 1f       	adc	r25, r25
     f22:	f1 cf       	rjmp	.-30     	; 0xf06 <__fp_splitA+0xc>
     f24:	86 95       	lsr	r24
     f26:	71 05       	cpc	r23, r1
     f28:	61 05       	cpc	r22, r1
     f2a:	08 94       	sec
     f2c:	08 95       	ret

00000f2e <__fp_zero>:
     f2e:	e8 94       	clt

00000f30 <__fp_szero>:
     f30:	bb 27       	eor	r27, r27
     f32:	66 27       	eor	r22, r22
     f34:	77 27       	eor	r23, r23
     f36:	cb 01       	movw	r24, r22
     f38:	97 f9       	bld	r25, 7
     f3a:	08 95       	ret

00000f3c <__gesf2>:
     f3c:	66 d0       	rcall	.+204    	; 0x100a <__fp_cmp>
     f3e:	08 f4       	brcc	.+2      	; 0xf42 <__gesf2+0x6>
     f40:	8f ef       	ldi	r24, 0xFF	; 255
     f42:	08 95       	ret

00000f44 <__mulsf3>:
     f44:	0b d0       	rcall	.+22     	; 0xf5c <__mulsf3x>
     f46:	c0 cf       	rjmp	.-128    	; 0xec8 <__fp_round>
     f48:	b1 df       	rcall	.-158    	; 0xeac <__fp_pscA>
     f4a:	28 f0       	brcs	.+10     	; 0xf56 <__mulsf3+0x12>
     f4c:	b6 df       	rcall	.-148    	; 0xeba <__fp_pscB>
     f4e:	18 f0       	brcs	.+6      	; 0xf56 <__mulsf3+0x12>
     f50:	95 23       	and	r25, r21
     f52:	09 f0       	breq	.+2      	; 0xf56 <__mulsf3+0x12>
     f54:	a2 cf       	rjmp	.-188    	; 0xe9a <__fp_inf>
     f56:	a7 cf       	rjmp	.-178    	; 0xea6 <__fp_nan>
     f58:	11 24       	eor	r1, r1
     f5a:	ea cf       	rjmp	.-44     	; 0xf30 <__fp_szero>

00000f5c <__mulsf3x>:
     f5c:	c6 df       	rcall	.-116    	; 0xeea <__fp_split3>
     f5e:	a0 f3       	brcs	.-24     	; 0xf48 <__mulsf3+0x4>

00000f60 <__mulsf3_pse>:
     f60:	95 9f       	mul	r25, r21
     f62:	d1 f3       	breq	.-12     	; 0xf58 <__mulsf3+0x14>
     f64:	95 0f       	add	r25, r21
     f66:	50 e0       	ldi	r21, 0x00	; 0
     f68:	55 1f       	adc	r21, r21
     f6a:	62 9f       	mul	r22, r18
     f6c:	f0 01       	movw	r30, r0
     f6e:	72 9f       	mul	r23, r18
     f70:	bb 27       	eor	r27, r27
     f72:	f0 0d       	add	r31, r0
     f74:	b1 1d       	adc	r27, r1
     f76:	63 9f       	mul	r22, r19
     f78:	aa 27       	eor	r26, r26
     f7a:	f0 0d       	add	r31, r0
     f7c:	b1 1d       	adc	r27, r1
     f7e:	aa 1f       	adc	r26, r26
     f80:	64 9f       	mul	r22, r20
     f82:	66 27       	eor	r22, r22
     f84:	b0 0d       	add	r27, r0
     f86:	a1 1d       	adc	r26, r1
     f88:	66 1f       	adc	r22, r22
     f8a:	82 9f       	mul	r24, r18
     f8c:	22 27       	eor	r18, r18
     f8e:	b0 0d       	add	r27, r0
     f90:	a1 1d       	adc	r26, r1
     f92:	62 1f       	adc	r22, r18
     f94:	73 9f       	mul	r23, r19
     f96:	b0 0d       	add	r27, r0
     f98:	a1 1d       	adc	r26, r1
     f9a:	62 1f       	adc	r22, r18
     f9c:	83 9f       	mul	r24, r19
     f9e:	a0 0d       	add	r26, r0
     fa0:	61 1d       	adc	r22, r1
     fa2:	22 1f       	adc	r18, r18
     fa4:	74 9f       	mul	r23, r20
     fa6:	33 27       	eor	r19, r19
     fa8:	a0 0d       	add	r26, r0
     faa:	61 1d       	adc	r22, r1
     fac:	23 1f       	adc	r18, r19
     fae:	84 9f       	mul	r24, r20
     fb0:	60 0d       	add	r22, r0
     fb2:	21 1d       	adc	r18, r1
     fb4:	82 2f       	mov	r24, r18
     fb6:	76 2f       	mov	r23, r22
     fb8:	6a 2f       	mov	r22, r26
     fba:	11 24       	eor	r1, r1
     fbc:	9f 57       	subi	r25, 0x7F	; 127
     fbe:	50 40       	sbci	r21, 0x00	; 0
     fc0:	8a f0       	brmi	.+34     	; 0xfe4 <__mulsf3_pse+0x84>
     fc2:	e1 f0       	breq	.+56     	; 0xffc <__mulsf3_pse+0x9c>
     fc4:	88 23       	and	r24, r24
     fc6:	4a f0       	brmi	.+18     	; 0xfda <__mulsf3_pse+0x7a>
     fc8:	ee 0f       	add	r30, r30
     fca:	ff 1f       	adc	r31, r31
     fcc:	bb 1f       	adc	r27, r27
     fce:	66 1f       	adc	r22, r22
     fd0:	77 1f       	adc	r23, r23
     fd2:	88 1f       	adc	r24, r24
     fd4:	91 50       	subi	r25, 0x01	; 1
     fd6:	50 40       	sbci	r21, 0x00	; 0
     fd8:	a9 f7       	brne	.-22     	; 0xfc4 <__mulsf3_pse+0x64>
     fda:	9e 3f       	cpi	r25, 0xFE	; 254
     fdc:	51 05       	cpc	r21, r1
     fde:	70 f0       	brcs	.+28     	; 0xffc <__mulsf3_pse+0x9c>
     fe0:	5c cf       	rjmp	.-328    	; 0xe9a <__fp_inf>
     fe2:	a6 cf       	rjmp	.-180    	; 0xf30 <__fp_szero>
     fe4:	5f 3f       	cpi	r21, 0xFF	; 255
     fe6:	ec f3       	brlt	.-6      	; 0xfe2 <__mulsf3_pse+0x82>
     fe8:	98 3e       	cpi	r25, 0xE8	; 232
     fea:	dc f3       	brlt	.-10     	; 0xfe2 <__mulsf3_pse+0x82>
     fec:	86 95       	lsr	r24
     fee:	77 95       	ror	r23
     ff0:	67 95       	ror	r22
     ff2:	b7 95       	ror	r27
     ff4:	f7 95       	ror	r31
     ff6:	e7 95       	ror	r30
     ff8:	9f 5f       	subi	r25, 0xFF	; 255
     ffa:	c1 f7       	brne	.-16     	; 0xfec <__mulsf3_pse+0x8c>
     ffc:	fe 2b       	or	r31, r30
     ffe:	88 0f       	add	r24, r24
    1000:	91 1d       	adc	r25, r1
    1002:	96 95       	lsr	r25
    1004:	87 95       	ror	r24
    1006:	97 f9       	bld	r25, 7
    1008:	08 95       	ret

0000100a <__fp_cmp>:
    100a:	99 0f       	add	r25, r25
    100c:	00 08       	sbc	r0, r0
    100e:	55 0f       	add	r21, r21
    1010:	aa 0b       	sbc	r26, r26
    1012:	e0 e8       	ldi	r30, 0x80	; 128
    1014:	fe ef       	ldi	r31, 0xFE	; 254
    1016:	16 16       	cp	r1, r22
    1018:	17 06       	cpc	r1, r23
    101a:	e8 07       	cpc	r30, r24
    101c:	f9 07       	cpc	r31, r25
    101e:	c0 f0       	brcs	.+48     	; 0x1050 <__fp_cmp+0x46>
    1020:	12 16       	cp	r1, r18
    1022:	13 06       	cpc	r1, r19
    1024:	e4 07       	cpc	r30, r20
    1026:	f5 07       	cpc	r31, r21
    1028:	98 f0       	brcs	.+38     	; 0x1050 <__fp_cmp+0x46>
    102a:	62 1b       	sub	r22, r18
    102c:	73 0b       	sbc	r23, r19
    102e:	84 0b       	sbc	r24, r20
    1030:	95 0b       	sbc	r25, r21
    1032:	39 f4       	brne	.+14     	; 0x1042 <__fp_cmp+0x38>
    1034:	0a 26       	eor	r0, r26
    1036:	61 f0       	breq	.+24     	; 0x1050 <__fp_cmp+0x46>
    1038:	23 2b       	or	r18, r19
    103a:	24 2b       	or	r18, r20
    103c:	25 2b       	or	r18, r21
    103e:	21 f4       	brne	.+8      	; 0x1048 <__fp_cmp+0x3e>
    1040:	08 95       	ret
    1042:	0a 26       	eor	r0, r26
    1044:	09 f4       	brne	.+2      	; 0x1048 <__fp_cmp+0x3e>
    1046:	a1 40       	sbci	r26, 0x01	; 1
    1048:	a6 95       	lsr	r26
    104a:	8f ef       	ldi	r24, 0xFF	; 255
    104c:	81 1d       	adc	r24, r1
    104e:	81 1d       	adc	r24, r1
    1050:	08 95       	ret

00001052 <__divmodhi4>:
    1052:	97 fb       	bst	r25, 7
    1054:	07 2e       	mov	r0, r23
    1056:	16 f4       	brtc	.+4      	; 0x105c <__divmodhi4+0xa>
    1058:	00 94       	com	r0
    105a:	06 d0       	rcall	.+12     	; 0x1068 <__divmodhi4_neg1>
    105c:	77 fd       	sbrc	r23, 7
    105e:	08 d0       	rcall	.+16     	; 0x1070 <__divmodhi4_neg2>
    1060:	11 d0       	rcall	.+34     	; 0x1084 <__udivmodhi4>
    1062:	07 fc       	sbrc	r0, 7
    1064:	05 d0       	rcall	.+10     	; 0x1070 <__divmodhi4_neg2>
    1066:	3e f4       	brtc	.+14     	; 0x1076 <__divmodhi4_exit>

00001068 <__divmodhi4_neg1>:
    1068:	90 95       	com	r25
    106a:	81 95       	neg	r24
    106c:	9f 4f       	sbci	r25, 0xFF	; 255
    106e:	08 95       	ret

00001070 <__divmodhi4_neg2>:
    1070:	70 95       	com	r23
    1072:	61 95       	neg	r22
    1074:	7f 4f       	sbci	r23, 0xFF	; 255

00001076 <__divmodhi4_exit>:
    1076:	08 95       	ret

00001078 <__tablejump2__>:
    1078:	ee 0f       	add	r30, r30
    107a:	ff 1f       	adc	r31, r31

0000107c <__tablejump__>:
    107c:	05 90       	lpm	r0, Z+
    107e:	f4 91       	lpm	r31, Z
    1080:	e0 2d       	mov	r30, r0
    1082:	19 94       	eijmp

00001084 <__udivmodhi4>:
    1084:	aa 1b       	sub	r26, r26
    1086:	bb 1b       	sub	r27, r27
    1088:	51 e1       	ldi	r21, 0x11	; 17
    108a:	07 c0       	rjmp	.+14     	; 0x109a <__udivmodhi4_ep>

0000108c <__udivmodhi4_loop>:
    108c:	aa 1f       	adc	r26, r26
    108e:	bb 1f       	adc	r27, r27
    1090:	a6 17       	cp	r26, r22
    1092:	b7 07       	cpc	r27, r23
    1094:	10 f0       	brcs	.+4      	; 0x109a <__udivmodhi4_ep>
    1096:	a6 1b       	sub	r26, r22
    1098:	b7 0b       	sbc	r27, r23

0000109a <__udivmodhi4_ep>:
    109a:	88 1f       	adc	r24, r24
    109c:	99 1f       	adc	r25, r25
    109e:	5a 95       	dec	r21
    10a0:	a9 f7       	brne	.-22     	; 0x108c <__udivmodhi4_loop>
    10a2:	80 95       	com	r24
    10a4:	90 95       	com	r25
    10a6:	bc 01       	movw	r22, r24
    10a8:	cd 01       	movw	r24, r26
    10aa:	08 95       	ret

000010ac <fdevopen>:
    10ac:	0f 93       	push	r16
    10ae:	1f 93       	push	r17
    10b0:	cf 93       	push	r28
    10b2:	df 93       	push	r29
    10b4:	ec 01       	movw	r28, r24
    10b6:	8b 01       	movw	r16, r22
    10b8:	00 97       	sbiw	r24, 0x00	; 0
    10ba:	31 f4       	brne	.+12     	; 0x10c8 <fdevopen+0x1c>
    10bc:	61 15       	cp	r22, r1
    10be:	71 05       	cpc	r23, r1
    10c0:	19 f4       	brne	.+6      	; 0x10c8 <fdevopen+0x1c>
    10c2:	80 e0       	ldi	r24, 0x00	; 0
    10c4:	90 e0       	ldi	r25, 0x00	; 0
    10c6:	37 c0       	rjmp	.+110    	; 0x1136 <fdevopen+0x8a>
    10c8:	6e e0       	ldi	r22, 0x0E	; 14
    10ca:	70 e0       	ldi	r23, 0x00	; 0
    10cc:	81 e0       	ldi	r24, 0x01	; 1
    10ce:	90 e0       	ldi	r25, 0x00	; 0
    10d0:	36 d2       	rcall	.+1132   	; 0x153e <calloc>
    10d2:	fc 01       	movw	r30, r24
    10d4:	00 97       	sbiw	r24, 0x00	; 0
    10d6:	a9 f3       	breq	.-22     	; 0x10c2 <fdevopen+0x16>
    10d8:	80 e8       	ldi	r24, 0x80	; 128
    10da:	83 83       	std	Z+3, r24	; 0x03
    10dc:	01 15       	cp	r16, r1
    10de:	11 05       	cpc	r17, r1
    10e0:	71 f0       	breq	.+28     	; 0x10fe <fdevopen+0x52>
    10e2:	13 87       	std	Z+11, r17	; 0x0b
    10e4:	02 87       	std	Z+10, r16	; 0x0a
    10e6:	81 e8       	ldi	r24, 0x81	; 129
    10e8:	83 83       	std	Z+3, r24	; 0x03
    10ea:	80 91 8d 02 	lds	r24, 0x028D
    10ee:	90 91 8e 02 	lds	r25, 0x028E
    10f2:	89 2b       	or	r24, r25
    10f4:	21 f4       	brne	.+8      	; 0x10fe <fdevopen+0x52>
    10f6:	f0 93 8e 02 	sts	0x028E, r31
    10fa:	e0 93 8d 02 	sts	0x028D, r30
    10fe:	20 97       	sbiw	r28, 0x00	; 0
    1100:	c9 f0       	breq	.+50     	; 0x1134 <fdevopen+0x88>
    1102:	d1 87       	std	Z+9, r29	; 0x09
    1104:	c0 87       	std	Z+8, r28	; 0x08
    1106:	83 81       	ldd	r24, Z+3	; 0x03
    1108:	82 60       	ori	r24, 0x02	; 2
    110a:	83 83       	std	Z+3, r24	; 0x03
    110c:	80 91 8f 02 	lds	r24, 0x028F
    1110:	90 91 90 02 	lds	r25, 0x0290
    1114:	89 2b       	or	r24, r25
    1116:	71 f4       	brne	.+28     	; 0x1134 <fdevopen+0x88>
    1118:	f0 93 90 02 	sts	0x0290, r31
    111c:	e0 93 8f 02 	sts	0x028F, r30
    1120:	80 91 91 02 	lds	r24, 0x0291
    1124:	90 91 92 02 	lds	r25, 0x0292
    1128:	89 2b       	or	r24, r25
    112a:	21 f4       	brne	.+8      	; 0x1134 <fdevopen+0x88>
    112c:	f0 93 92 02 	sts	0x0292, r31
    1130:	e0 93 91 02 	sts	0x0291, r30
    1134:	cf 01       	movw	r24, r30
    1136:	df 91       	pop	r29
    1138:	cf 91       	pop	r28
    113a:	1f 91       	pop	r17
    113c:	0f 91       	pop	r16
    113e:	08 95       	ret

00001140 <printf>:
    1140:	cf 93       	push	r28
    1142:	df 93       	push	r29
    1144:	cd b7       	in	r28, 0x3d	; 61
    1146:	de b7       	in	r29, 0x3e	; 62
    1148:	fe 01       	movw	r30, r28
    114a:	36 96       	adiw	r30, 0x06	; 6
    114c:	61 91       	ld	r22, Z+
    114e:	71 91       	ld	r23, Z+
    1150:	af 01       	movw	r20, r30
    1152:	80 91 8f 02 	lds	r24, 0x028F
    1156:	90 91 90 02 	lds	r25, 0x0290
    115a:	03 d0       	rcall	.+6      	; 0x1162 <vfprintf>
    115c:	df 91       	pop	r29
    115e:	cf 91       	pop	r28
    1160:	08 95       	ret

00001162 <vfprintf>:
    1162:	2f 92       	push	r2
    1164:	3f 92       	push	r3
    1166:	4f 92       	push	r4
    1168:	5f 92       	push	r5
    116a:	6f 92       	push	r6
    116c:	7f 92       	push	r7
    116e:	8f 92       	push	r8
    1170:	9f 92       	push	r9
    1172:	af 92       	push	r10
    1174:	bf 92       	push	r11
    1176:	cf 92       	push	r12
    1178:	df 92       	push	r13
    117a:	ef 92       	push	r14
    117c:	ff 92       	push	r15
    117e:	0f 93       	push	r16
    1180:	1f 93       	push	r17
    1182:	cf 93       	push	r28
    1184:	df 93       	push	r29
    1186:	cd b7       	in	r28, 0x3d	; 61
    1188:	de b7       	in	r29, 0x3e	; 62
    118a:	2c 97       	sbiw	r28, 0x0c	; 12
    118c:	0f b6       	in	r0, 0x3f	; 63
    118e:	f8 94       	cli
    1190:	de bf       	out	0x3e, r29	; 62
    1192:	0f be       	out	0x3f, r0	; 63
    1194:	cd bf       	out	0x3d, r28	; 61
    1196:	7c 01       	movw	r14, r24
    1198:	6b 01       	movw	r12, r22
    119a:	8a 01       	movw	r16, r20
    119c:	fc 01       	movw	r30, r24
    119e:	17 82       	std	Z+7, r1	; 0x07
    11a0:	16 82       	std	Z+6, r1	; 0x06
    11a2:	83 81       	ldd	r24, Z+3	; 0x03
    11a4:	81 ff       	sbrs	r24, 1
    11a6:	b0 c1       	rjmp	.+864    	; 0x1508 <vfprintf+0x3a6>
    11a8:	ce 01       	movw	r24, r28
    11aa:	01 96       	adiw	r24, 0x01	; 1
    11ac:	4c 01       	movw	r8, r24
    11ae:	f7 01       	movw	r30, r14
    11b0:	93 81       	ldd	r25, Z+3	; 0x03
    11b2:	f6 01       	movw	r30, r12
    11b4:	93 fd       	sbrc	r25, 3
    11b6:	85 91       	lpm	r24, Z+
    11b8:	93 ff       	sbrs	r25, 3
    11ba:	81 91       	ld	r24, Z+
    11bc:	6f 01       	movw	r12, r30
    11be:	88 23       	and	r24, r24
    11c0:	09 f4       	brne	.+2      	; 0x11c4 <vfprintf+0x62>
    11c2:	9e c1       	rjmp	.+828    	; 0x1500 <vfprintf+0x39e>
    11c4:	85 32       	cpi	r24, 0x25	; 37
    11c6:	39 f4       	brne	.+14     	; 0x11d6 <vfprintf+0x74>
    11c8:	93 fd       	sbrc	r25, 3
    11ca:	85 91       	lpm	r24, Z+
    11cc:	93 ff       	sbrs	r25, 3
    11ce:	81 91       	ld	r24, Z+
    11d0:	6f 01       	movw	r12, r30
    11d2:	85 32       	cpi	r24, 0x25	; 37
    11d4:	21 f4       	brne	.+8      	; 0x11de <vfprintf+0x7c>
    11d6:	b7 01       	movw	r22, r14
    11d8:	90 e0       	ldi	r25, 0x00	; 0
    11da:	0f d3       	rcall	.+1566   	; 0x17fa <fputc>
    11dc:	e8 cf       	rjmp	.-48     	; 0x11ae <vfprintf+0x4c>
    11de:	51 2c       	mov	r5, r1
    11e0:	31 2c       	mov	r3, r1
    11e2:	20 e0       	ldi	r18, 0x00	; 0
    11e4:	20 32       	cpi	r18, 0x20	; 32
    11e6:	a0 f4       	brcc	.+40     	; 0x1210 <vfprintf+0xae>
    11e8:	8b 32       	cpi	r24, 0x2B	; 43
    11ea:	69 f0       	breq	.+26     	; 0x1206 <vfprintf+0xa4>
    11ec:	30 f4       	brcc	.+12     	; 0x11fa <vfprintf+0x98>
    11ee:	80 32       	cpi	r24, 0x20	; 32
    11f0:	59 f0       	breq	.+22     	; 0x1208 <vfprintf+0xa6>
    11f2:	83 32       	cpi	r24, 0x23	; 35
    11f4:	69 f4       	brne	.+26     	; 0x1210 <vfprintf+0xae>
    11f6:	20 61       	ori	r18, 0x10	; 16
    11f8:	2c c0       	rjmp	.+88     	; 0x1252 <vfprintf+0xf0>
    11fa:	8d 32       	cpi	r24, 0x2D	; 45
    11fc:	39 f0       	breq	.+14     	; 0x120c <vfprintf+0xaa>
    11fe:	80 33       	cpi	r24, 0x30	; 48
    1200:	39 f4       	brne	.+14     	; 0x1210 <vfprintf+0xae>
    1202:	21 60       	ori	r18, 0x01	; 1
    1204:	26 c0       	rjmp	.+76     	; 0x1252 <vfprintf+0xf0>
    1206:	22 60       	ori	r18, 0x02	; 2
    1208:	24 60       	ori	r18, 0x04	; 4
    120a:	23 c0       	rjmp	.+70     	; 0x1252 <vfprintf+0xf0>
    120c:	28 60       	ori	r18, 0x08	; 8
    120e:	21 c0       	rjmp	.+66     	; 0x1252 <vfprintf+0xf0>
    1210:	27 fd       	sbrc	r18, 7
    1212:	27 c0       	rjmp	.+78     	; 0x1262 <vfprintf+0x100>
    1214:	30 ed       	ldi	r19, 0xD0	; 208
    1216:	38 0f       	add	r19, r24
    1218:	3a 30       	cpi	r19, 0x0A	; 10
    121a:	78 f4       	brcc	.+30     	; 0x123a <vfprintf+0xd8>
    121c:	26 ff       	sbrs	r18, 6
    121e:	06 c0       	rjmp	.+12     	; 0x122c <vfprintf+0xca>
    1220:	fa e0       	ldi	r31, 0x0A	; 10
    1222:	5f 9e       	mul	r5, r31
    1224:	30 0d       	add	r19, r0
    1226:	11 24       	eor	r1, r1
    1228:	53 2e       	mov	r5, r19
    122a:	13 c0       	rjmp	.+38     	; 0x1252 <vfprintf+0xf0>
    122c:	8a e0       	ldi	r24, 0x0A	; 10
    122e:	38 9e       	mul	r3, r24
    1230:	30 0d       	add	r19, r0
    1232:	11 24       	eor	r1, r1
    1234:	33 2e       	mov	r3, r19
    1236:	20 62       	ori	r18, 0x20	; 32
    1238:	0c c0       	rjmp	.+24     	; 0x1252 <vfprintf+0xf0>
    123a:	8e 32       	cpi	r24, 0x2E	; 46
    123c:	21 f4       	brne	.+8      	; 0x1246 <vfprintf+0xe4>
    123e:	26 fd       	sbrc	r18, 6
    1240:	5f c1       	rjmp	.+702    	; 0x1500 <vfprintf+0x39e>
    1242:	20 64       	ori	r18, 0x40	; 64
    1244:	06 c0       	rjmp	.+12     	; 0x1252 <vfprintf+0xf0>
    1246:	8c 36       	cpi	r24, 0x6C	; 108
    1248:	11 f4       	brne	.+4      	; 0x124e <vfprintf+0xec>
    124a:	20 68       	ori	r18, 0x80	; 128
    124c:	02 c0       	rjmp	.+4      	; 0x1252 <vfprintf+0xf0>
    124e:	88 36       	cpi	r24, 0x68	; 104
    1250:	41 f4       	brne	.+16     	; 0x1262 <vfprintf+0x100>
    1252:	f6 01       	movw	r30, r12
    1254:	93 fd       	sbrc	r25, 3
    1256:	85 91       	lpm	r24, Z+
    1258:	93 ff       	sbrs	r25, 3
    125a:	81 91       	ld	r24, Z+
    125c:	6f 01       	movw	r12, r30
    125e:	81 11       	cpse	r24, r1
    1260:	c1 cf       	rjmp	.-126    	; 0x11e4 <vfprintf+0x82>
    1262:	98 2f       	mov	r25, r24
    1264:	9f 7d       	andi	r25, 0xDF	; 223
    1266:	95 54       	subi	r25, 0x45	; 69
    1268:	93 30       	cpi	r25, 0x03	; 3
    126a:	28 f4       	brcc	.+10     	; 0x1276 <vfprintf+0x114>
    126c:	0c 5f       	subi	r16, 0xFC	; 252
    126e:	1f 4f       	sbci	r17, 0xFF	; 255
    1270:	ff e3       	ldi	r31, 0x3F	; 63
    1272:	f9 83       	std	Y+1, r31	; 0x01
    1274:	0d c0       	rjmp	.+26     	; 0x1290 <vfprintf+0x12e>
    1276:	83 36       	cpi	r24, 0x63	; 99
    1278:	31 f0       	breq	.+12     	; 0x1286 <vfprintf+0x124>
    127a:	83 37       	cpi	r24, 0x73	; 115
    127c:	71 f0       	breq	.+28     	; 0x129a <vfprintf+0x138>
    127e:	83 35       	cpi	r24, 0x53	; 83
    1280:	09 f0       	breq	.+2      	; 0x1284 <vfprintf+0x122>
    1282:	57 c0       	rjmp	.+174    	; 0x1332 <vfprintf+0x1d0>
    1284:	21 c0       	rjmp	.+66     	; 0x12c8 <vfprintf+0x166>
    1286:	f8 01       	movw	r30, r16
    1288:	80 81       	ld	r24, Z
    128a:	89 83       	std	Y+1, r24	; 0x01
    128c:	0e 5f       	subi	r16, 0xFE	; 254
    128e:	1f 4f       	sbci	r17, 0xFF	; 255
    1290:	44 24       	eor	r4, r4
    1292:	43 94       	inc	r4
    1294:	51 2c       	mov	r5, r1
    1296:	54 01       	movw	r10, r8
    1298:	14 c0       	rjmp	.+40     	; 0x12c2 <vfprintf+0x160>
    129a:	38 01       	movw	r6, r16
    129c:	f2 e0       	ldi	r31, 0x02	; 2
    129e:	6f 0e       	add	r6, r31
    12a0:	71 1c       	adc	r7, r1
    12a2:	f8 01       	movw	r30, r16
    12a4:	a0 80       	ld	r10, Z
    12a6:	b1 80       	ldd	r11, Z+1	; 0x01
    12a8:	26 ff       	sbrs	r18, 6
    12aa:	03 c0       	rjmp	.+6      	; 0x12b2 <vfprintf+0x150>
    12ac:	65 2d       	mov	r22, r5
    12ae:	70 e0       	ldi	r23, 0x00	; 0
    12b0:	02 c0       	rjmp	.+4      	; 0x12b6 <vfprintf+0x154>
    12b2:	6f ef       	ldi	r22, 0xFF	; 255
    12b4:	7f ef       	ldi	r23, 0xFF	; 255
    12b6:	c5 01       	movw	r24, r10
    12b8:	2c 87       	std	Y+12, r18	; 0x0c
    12ba:	94 d2       	rcall	.+1320   	; 0x17e4 <strnlen>
    12bc:	2c 01       	movw	r4, r24
    12be:	83 01       	movw	r16, r6
    12c0:	2c 85       	ldd	r18, Y+12	; 0x0c
    12c2:	2f 77       	andi	r18, 0x7F	; 127
    12c4:	22 2e       	mov	r2, r18
    12c6:	16 c0       	rjmp	.+44     	; 0x12f4 <vfprintf+0x192>
    12c8:	38 01       	movw	r6, r16
    12ca:	f2 e0       	ldi	r31, 0x02	; 2
    12cc:	6f 0e       	add	r6, r31
    12ce:	71 1c       	adc	r7, r1
    12d0:	f8 01       	movw	r30, r16
    12d2:	a0 80       	ld	r10, Z
    12d4:	b1 80       	ldd	r11, Z+1	; 0x01
    12d6:	26 ff       	sbrs	r18, 6
    12d8:	03 c0       	rjmp	.+6      	; 0x12e0 <vfprintf+0x17e>
    12da:	65 2d       	mov	r22, r5
    12dc:	70 e0       	ldi	r23, 0x00	; 0
    12de:	02 c0       	rjmp	.+4      	; 0x12e4 <vfprintf+0x182>
    12e0:	6f ef       	ldi	r22, 0xFF	; 255
    12e2:	7f ef       	ldi	r23, 0xFF	; 255
    12e4:	c5 01       	movw	r24, r10
    12e6:	2c 87       	std	Y+12, r18	; 0x0c
    12e8:	6b d2       	rcall	.+1238   	; 0x17c0 <strnlen_P>
    12ea:	2c 01       	movw	r4, r24
    12ec:	2c 85       	ldd	r18, Y+12	; 0x0c
    12ee:	20 68       	ori	r18, 0x80	; 128
    12f0:	22 2e       	mov	r2, r18
    12f2:	83 01       	movw	r16, r6
    12f4:	23 fc       	sbrc	r2, 3
    12f6:	19 c0       	rjmp	.+50     	; 0x132a <vfprintf+0x1c8>
    12f8:	83 2d       	mov	r24, r3
    12fa:	90 e0       	ldi	r25, 0x00	; 0
    12fc:	48 16       	cp	r4, r24
    12fe:	59 06       	cpc	r5, r25
    1300:	a0 f4       	brcc	.+40     	; 0x132a <vfprintf+0x1c8>
    1302:	b7 01       	movw	r22, r14
    1304:	80 e2       	ldi	r24, 0x20	; 32
    1306:	90 e0       	ldi	r25, 0x00	; 0
    1308:	78 d2       	rcall	.+1264   	; 0x17fa <fputc>
    130a:	3a 94       	dec	r3
    130c:	f5 cf       	rjmp	.-22     	; 0x12f8 <vfprintf+0x196>
    130e:	f5 01       	movw	r30, r10
    1310:	27 fc       	sbrc	r2, 7
    1312:	85 91       	lpm	r24, Z+
    1314:	27 fe       	sbrs	r2, 7
    1316:	81 91       	ld	r24, Z+
    1318:	5f 01       	movw	r10, r30
    131a:	b7 01       	movw	r22, r14
    131c:	90 e0       	ldi	r25, 0x00	; 0
    131e:	6d d2       	rcall	.+1242   	; 0x17fa <fputc>
    1320:	31 10       	cpse	r3, r1
    1322:	3a 94       	dec	r3
    1324:	f1 e0       	ldi	r31, 0x01	; 1
    1326:	4f 1a       	sub	r4, r31
    1328:	51 08       	sbc	r5, r1
    132a:	41 14       	cp	r4, r1
    132c:	51 04       	cpc	r5, r1
    132e:	79 f7       	brne	.-34     	; 0x130e <vfprintf+0x1ac>
    1330:	de c0       	rjmp	.+444    	; 0x14ee <vfprintf+0x38c>
    1332:	84 36       	cpi	r24, 0x64	; 100
    1334:	11 f0       	breq	.+4      	; 0x133a <vfprintf+0x1d8>
    1336:	89 36       	cpi	r24, 0x69	; 105
    1338:	31 f5       	brne	.+76     	; 0x1386 <vfprintf+0x224>
    133a:	f8 01       	movw	r30, r16
    133c:	27 ff       	sbrs	r18, 7
    133e:	07 c0       	rjmp	.+14     	; 0x134e <vfprintf+0x1ec>
    1340:	60 81       	ld	r22, Z
    1342:	71 81       	ldd	r23, Z+1	; 0x01
    1344:	82 81       	ldd	r24, Z+2	; 0x02
    1346:	93 81       	ldd	r25, Z+3	; 0x03
    1348:	0c 5f       	subi	r16, 0xFC	; 252
    134a:	1f 4f       	sbci	r17, 0xFF	; 255
    134c:	08 c0       	rjmp	.+16     	; 0x135e <vfprintf+0x1fc>
    134e:	60 81       	ld	r22, Z
    1350:	71 81       	ldd	r23, Z+1	; 0x01
    1352:	88 27       	eor	r24, r24
    1354:	77 fd       	sbrc	r23, 7
    1356:	80 95       	com	r24
    1358:	98 2f       	mov	r25, r24
    135a:	0e 5f       	subi	r16, 0xFE	; 254
    135c:	1f 4f       	sbci	r17, 0xFF	; 255
    135e:	2f 76       	andi	r18, 0x6F	; 111
    1360:	b2 2e       	mov	r11, r18
    1362:	97 ff       	sbrs	r25, 7
    1364:	09 c0       	rjmp	.+18     	; 0x1378 <vfprintf+0x216>
    1366:	90 95       	com	r25
    1368:	80 95       	com	r24
    136a:	70 95       	com	r23
    136c:	61 95       	neg	r22
    136e:	7f 4f       	sbci	r23, 0xFF	; 255
    1370:	8f 4f       	sbci	r24, 0xFF	; 255
    1372:	9f 4f       	sbci	r25, 0xFF	; 255
    1374:	20 68       	ori	r18, 0x80	; 128
    1376:	b2 2e       	mov	r11, r18
    1378:	2a e0       	ldi	r18, 0x0A	; 10
    137a:	30 e0       	ldi	r19, 0x00	; 0
    137c:	a4 01       	movw	r20, r8
    137e:	6f d2       	rcall	.+1246   	; 0x185e <__ultoa_invert>
    1380:	a8 2e       	mov	r10, r24
    1382:	a8 18       	sub	r10, r8
    1384:	43 c0       	rjmp	.+134    	; 0x140c <vfprintf+0x2aa>
    1386:	85 37       	cpi	r24, 0x75	; 117
    1388:	29 f4       	brne	.+10     	; 0x1394 <vfprintf+0x232>
    138a:	2f 7e       	andi	r18, 0xEF	; 239
    138c:	b2 2e       	mov	r11, r18
    138e:	2a e0       	ldi	r18, 0x0A	; 10
    1390:	30 e0       	ldi	r19, 0x00	; 0
    1392:	25 c0       	rjmp	.+74     	; 0x13de <vfprintf+0x27c>
    1394:	f2 2f       	mov	r31, r18
    1396:	f9 7f       	andi	r31, 0xF9	; 249
    1398:	bf 2e       	mov	r11, r31
    139a:	8f 36       	cpi	r24, 0x6F	; 111
    139c:	c1 f0       	breq	.+48     	; 0x13ce <vfprintf+0x26c>
    139e:	18 f4       	brcc	.+6      	; 0x13a6 <vfprintf+0x244>
    13a0:	88 35       	cpi	r24, 0x58	; 88
    13a2:	79 f0       	breq	.+30     	; 0x13c2 <vfprintf+0x260>
    13a4:	ad c0       	rjmp	.+346    	; 0x1500 <vfprintf+0x39e>
    13a6:	80 37       	cpi	r24, 0x70	; 112
    13a8:	19 f0       	breq	.+6      	; 0x13b0 <vfprintf+0x24e>
    13aa:	88 37       	cpi	r24, 0x78	; 120
    13ac:	21 f0       	breq	.+8      	; 0x13b6 <vfprintf+0x254>
    13ae:	a8 c0       	rjmp	.+336    	; 0x1500 <vfprintf+0x39e>
    13b0:	2f 2f       	mov	r18, r31
    13b2:	20 61       	ori	r18, 0x10	; 16
    13b4:	b2 2e       	mov	r11, r18
    13b6:	b4 fe       	sbrs	r11, 4
    13b8:	0d c0       	rjmp	.+26     	; 0x13d4 <vfprintf+0x272>
    13ba:	8b 2d       	mov	r24, r11
    13bc:	84 60       	ori	r24, 0x04	; 4
    13be:	b8 2e       	mov	r11, r24
    13c0:	09 c0       	rjmp	.+18     	; 0x13d4 <vfprintf+0x272>
    13c2:	24 ff       	sbrs	r18, 4
    13c4:	0a c0       	rjmp	.+20     	; 0x13da <vfprintf+0x278>
    13c6:	9f 2f       	mov	r25, r31
    13c8:	96 60       	ori	r25, 0x06	; 6
    13ca:	b9 2e       	mov	r11, r25
    13cc:	06 c0       	rjmp	.+12     	; 0x13da <vfprintf+0x278>
    13ce:	28 e0       	ldi	r18, 0x08	; 8
    13d0:	30 e0       	ldi	r19, 0x00	; 0
    13d2:	05 c0       	rjmp	.+10     	; 0x13de <vfprintf+0x27c>
    13d4:	20 e1       	ldi	r18, 0x10	; 16
    13d6:	30 e0       	ldi	r19, 0x00	; 0
    13d8:	02 c0       	rjmp	.+4      	; 0x13de <vfprintf+0x27c>
    13da:	20 e1       	ldi	r18, 0x10	; 16
    13dc:	32 e0       	ldi	r19, 0x02	; 2
    13de:	f8 01       	movw	r30, r16
    13e0:	b7 fe       	sbrs	r11, 7
    13e2:	07 c0       	rjmp	.+14     	; 0x13f2 <vfprintf+0x290>
    13e4:	60 81       	ld	r22, Z
    13e6:	71 81       	ldd	r23, Z+1	; 0x01
    13e8:	82 81       	ldd	r24, Z+2	; 0x02
    13ea:	93 81       	ldd	r25, Z+3	; 0x03
    13ec:	0c 5f       	subi	r16, 0xFC	; 252
    13ee:	1f 4f       	sbci	r17, 0xFF	; 255
    13f0:	06 c0       	rjmp	.+12     	; 0x13fe <vfprintf+0x29c>
    13f2:	60 81       	ld	r22, Z
    13f4:	71 81       	ldd	r23, Z+1	; 0x01
    13f6:	80 e0       	ldi	r24, 0x00	; 0
    13f8:	90 e0       	ldi	r25, 0x00	; 0
    13fa:	0e 5f       	subi	r16, 0xFE	; 254
    13fc:	1f 4f       	sbci	r17, 0xFF	; 255
    13fe:	a4 01       	movw	r20, r8
    1400:	2e d2       	rcall	.+1116   	; 0x185e <__ultoa_invert>
    1402:	a8 2e       	mov	r10, r24
    1404:	a8 18       	sub	r10, r8
    1406:	fb 2d       	mov	r31, r11
    1408:	ff 77       	andi	r31, 0x7F	; 127
    140a:	bf 2e       	mov	r11, r31
    140c:	b6 fe       	sbrs	r11, 6
    140e:	0b c0       	rjmp	.+22     	; 0x1426 <vfprintf+0x2c4>
    1410:	2b 2d       	mov	r18, r11
    1412:	2e 7f       	andi	r18, 0xFE	; 254
    1414:	a5 14       	cp	r10, r5
    1416:	50 f4       	brcc	.+20     	; 0x142c <vfprintf+0x2ca>
    1418:	b4 fe       	sbrs	r11, 4
    141a:	0a c0       	rjmp	.+20     	; 0x1430 <vfprintf+0x2ce>
    141c:	b2 fc       	sbrc	r11, 2
    141e:	08 c0       	rjmp	.+16     	; 0x1430 <vfprintf+0x2ce>
    1420:	2b 2d       	mov	r18, r11
    1422:	2e 7e       	andi	r18, 0xEE	; 238
    1424:	05 c0       	rjmp	.+10     	; 0x1430 <vfprintf+0x2ce>
    1426:	7a 2c       	mov	r7, r10
    1428:	2b 2d       	mov	r18, r11
    142a:	03 c0       	rjmp	.+6      	; 0x1432 <vfprintf+0x2d0>
    142c:	7a 2c       	mov	r7, r10
    142e:	01 c0       	rjmp	.+2      	; 0x1432 <vfprintf+0x2d0>
    1430:	75 2c       	mov	r7, r5
    1432:	24 ff       	sbrs	r18, 4
    1434:	0d c0       	rjmp	.+26     	; 0x1450 <vfprintf+0x2ee>
    1436:	fe 01       	movw	r30, r28
    1438:	ea 0d       	add	r30, r10
    143a:	f1 1d       	adc	r31, r1
    143c:	80 81       	ld	r24, Z
    143e:	80 33       	cpi	r24, 0x30	; 48
    1440:	11 f4       	brne	.+4      	; 0x1446 <vfprintf+0x2e4>
    1442:	29 7e       	andi	r18, 0xE9	; 233
    1444:	09 c0       	rjmp	.+18     	; 0x1458 <vfprintf+0x2f6>
    1446:	22 ff       	sbrs	r18, 2
    1448:	06 c0       	rjmp	.+12     	; 0x1456 <vfprintf+0x2f4>
    144a:	73 94       	inc	r7
    144c:	73 94       	inc	r7
    144e:	04 c0       	rjmp	.+8      	; 0x1458 <vfprintf+0x2f6>
    1450:	82 2f       	mov	r24, r18
    1452:	86 78       	andi	r24, 0x86	; 134
    1454:	09 f0       	breq	.+2      	; 0x1458 <vfprintf+0x2f6>
    1456:	73 94       	inc	r7
    1458:	23 fd       	sbrc	r18, 3
    145a:	12 c0       	rjmp	.+36     	; 0x1480 <vfprintf+0x31e>
    145c:	20 ff       	sbrs	r18, 0
    145e:	06 c0       	rjmp	.+12     	; 0x146c <vfprintf+0x30a>
    1460:	5a 2c       	mov	r5, r10
    1462:	73 14       	cp	r7, r3
    1464:	18 f4       	brcc	.+6      	; 0x146c <vfprintf+0x30a>
    1466:	53 0c       	add	r5, r3
    1468:	57 18       	sub	r5, r7
    146a:	73 2c       	mov	r7, r3
    146c:	73 14       	cp	r7, r3
    146e:	60 f4       	brcc	.+24     	; 0x1488 <vfprintf+0x326>
    1470:	b7 01       	movw	r22, r14
    1472:	80 e2       	ldi	r24, 0x20	; 32
    1474:	90 e0       	ldi	r25, 0x00	; 0
    1476:	2c 87       	std	Y+12, r18	; 0x0c
    1478:	c0 d1       	rcall	.+896    	; 0x17fa <fputc>
    147a:	73 94       	inc	r7
    147c:	2c 85       	ldd	r18, Y+12	; 0x0c
    147e:	f6 cf       	rjmp	.-20     	; 0x146c <vfprintf+0x30a>
    1480:	73 14       	cp	r7, r3
    1482:	10 f4       	brcc	.+4      	; 0x1488 <vfprintf+0x326>
    1484:	37 18       	sub	r3, r7
    1486:	01 c0       	rjmp	.+2      	; 0x148a <vfprintf+0x328>
    1488:	31 2c       	mov	r3, r1
    148a:	24 ff       	sbrs	r18, 4
    148c:	11 c0       	rjmp	.+34     	; 0x14b0 <vfprintf+0x34e>
    148e:	b7 01       	movw	r22, r14
    1490:	80 e3       	ldi	r24, 0x30	; 48
    1492:	90 e0       	ldi	r25, 0x00	; 0
    1494:	2c 87       	std	Y+12, r18	; 0x0c
    1496:	b1 d1       	rcall	.+866    	; 0x17fa <fputc>
    1498:	2c 85       	ldd	r18, Y+12	; 0x0c
    149a:	22 ff       	sbrs	r18, 2
    149c:	16 c0       	rjmp	.+44     	; 0x14ca <vfprintf+0x368>
    149e:	21 ff       	sbrs	r18, 1
    14a0:	03 c0       	rjmp	.+6      	; 0x14a8 <vfprintf+0x346>
    14a2:	88 e5       	ldi	r24, 0x58	; 88
    14a4:	90 e0       	ldi	r25, 0x00	; 0
    14a6:	02 c0       	rjmp	.+4      	; 0x14ac <vfprintf+0x34a>
    14a8:	88 e7       	ldi	r24, 0x78	; 120
    14aa:	90 e0       	ldi	r25, 0x00	; 0
    14ac:	b7 01       	movw	r22, r14
    14ae:	0c c0       	rjmp	.+24     	; 0x14c8 <vfprintf+0x366>
    14b0:	82 2f       	mov	r24, r18
    14b2:	86 78       	andi	r24, 0x86	; 134
    14b4:	51 f0       	breq	.+20     	; 0x14ca <vfprintf+0x368>
    14b6:	21 fd       	sbrc	r18, 1
    14b8:	02 c0       	rjmp	.+4      	; 0x14be <vfprintf+0x35c>
    14ba:	80 e2       	ldi	r24, 0x20	; 32
    14bc:	01 c0       	rjmp	.+2      	; 0x14c0 <vfprintf+0x35e>
    14be:	8b e2       	ldi	r24, 0x2B	; 43
    14c0:	27 fd       	sbrc	r18, 7
    14c2:	8d e2       	ldi	r24, 0x2D	; 45
    14c4:	b7 01       	movw	r22, r14
    14c6:	90 e0       	ldi	r25, 0x00	; 0
    14c8:	98 d1       	rcall	.+816    	; 0x17fa <fputc>
    14ca:	a5 14       	cp	r10, r5
    14cc:	30 f4       	brcc	.+12     	; 0x14da <vfprintf+0x378>
    14ce:	b7 01       	movw	r22, r14
    14d0:	80 e3       	ldi	r24, 0x30	; 48
    14d2:	90 e0       	ldi	r25, 0x00	; 0
    14d4:	92 d1       	rcall	.+804    	; 0x17fa <fputc>
    14d6:	5a 94       	dec	r5
    14d8:	f8 cf       	rjmp	.-16     	; 0x14ca <vfprintf+0x368>
    14da:	aa 94       	dec	r10
    14dc:	f4 01       	movw	r30, r8
    14de:	ea 0d       	add	r30, r10
    14e0:	f1 1d       	adc	r31, r1
    14e2:	80 81       	ld	r24, Z
    14e4:	b7 01       	movw	r22, r14
    14e6:	90 e0       	ldi	r25, 0x00	; 0
    14e8:	88 d1       	rcall	.+784    	; 0x17fa <fputc>
    14ea:	a1 10       	cpse	r10, r1
    14ec:	f6 cf       	rjmp	.-20     	; 0x14da <vfprintf+0x378>
    14ee:	33 20       	and	r3, r3
    14f0:	09 f4       	brne	.+2      	; 0x14f4 <vfprintf+0x392>
    14f2:	5d ce       	rjmp	.-838    	; 0x11ae <vfprintf+0x4c>
    14f4:	b7 01       	movw	r22, r14
    14f6:	80 e2       	ldi	r24, 0x20	; 32
    14f8:	90 e0       	ldi	r25, 0x00	; 0
    14fa:	7f d1       	rcall	.+766    	; 0x17fa <fputc>
    14fc:	3a 94       	dec	r3
    14fe:	f7 cf       	rjmp	.-18     	; 0x14ee <vfprintf+0x38c>
    1500:	f7 01       	movw	r30, r14
    1502:	86 81       	ldd	r24, Z+6	; 0x06
    1504:	97 81       	ldd	r25, Z+7	; 0x07
    1506:	02 c0       	rjmp	.+4      	; 0x150c <vfprintf+0x3aa>
    1508:	8f ef       	ldi	r24, 0xFF	; 255
    150a:	9f ef       	ldi	r25, 0xFF	; 255
    150c:	2c 96       	adiw	r28, 0x0c	; 12
    150e:	0f b6       	in	r0, 0x3f	; 63
    1510:	f8 94       	cli
    1512:	de bf       	out	0x3e, r29	; 62
    1514:	0f be       	out	0x3f, r0	; 63
    1516:	cd bf       	out	0x3d, r28	; 61
    1518:	df 91       	pop	r29
    151a:	cf 91       	pop	r28
    151c:	1f 91       	pop	r17
    151e:	0f 91       	pop	r16
    1520:	ff 90       	pop	r15
    1522:	ef 90       	pop	r14
    1524:	df 90       	pop	r13
    1526:	cf 90       	pop	r12
    1528:	bf 90       	pop	r11
    152a:	af 90       	pop	r10
    152c:	9f 90       	pop	r9
    152e:	8f 90       	pop	r8
    1530:	7f 90       	pop	r7
    1532:	6f 90       	pop	r6
    1534:	5f 90       	pop	r5
    1536:	4f 90       	pop	r4
    1538:	3f 90       	pop	r3
    153a:	2f 90       	pop	r2
    153c:	08 95       	ret

0000153e <calloc>:
    153e:	0f 93       	push	r16
    1540:	1f 93       	push	r17
    1542:	cf 93       	push	r28
    1544:	df 93       	push	r29
    1546:	86 9f       	mul	r24, r22
    1548:	80 01       	movw	r16, r0
    154a:	87 9f       	mul	r24, r23
    154c:	10 0d       	add	r17, r0
    154e:	96 9f       	mul	r25, r22
    1550:	10 0d       	add	r17, r0
    1552:	11 24       	eor	r1, r1
    1554:	c8 01       	movw	r24, r16
    1556:	0d d0       	rcall	.+26     	; 0x1572 <malloc>
    1558:	ec 01       	movw	r28, r24
    155a:	00 97       	sbiw	r24, 0x00	; 0
    155c:	21 f0       	breq	.+8      	; 0x1566 <calloc+0x28>
    155e:	a8 01       	movw	r20, r16
    1560:	60 e0       	ldi	r22, 0x00	; 0
    1562:	70 e0       	ldi	r23, 0x00	; 0
    1564:	38 d1       	rcall	.+624    	; 0x17d6 <memset>
    1566:	ce 01       	movw	r24, r28
    1568:	df 91       	pop	r29
    156a:	cf 91       	pop	r28
    156c:	1f 91       	pop	r17
    156e:	0f 91       	pop	r16
    1570:	08 95       	ret

00001572 <malloc>:
    1572:	cf 93       	push	r28
    1574:	df 93       	push	r29
    1576:	82 30       	cpi	r24, 0x02	; 2
    1578:	91 05       	cpc	r25, r1
    157a:	10 f4       	brcc	.+4      	; 0x1580 <malloc+0xe>
    157c:	82 e0       	ldi	r24, 0x02	; 2
    157e:	90 e0       	ldi	r25, 0x00	; 0
    1580:	e0 91 95 02 	lds	r30, 0x0295
    1584:	f0 91 96 02 	lds	r31, 0x0296
    1588:	20 e0       	ldi	r18, 0x00	; 0
    158a:	30 e0       	ldi	r19, 0x00	; 0
    158c:	a0 e0       	ldi	r26, 0x00	; 0
    158e:	b0 e0       	ldi	r27, 0x00	; 0
    1590:	30 97       	sbiw	r30, 0x00	; 0
    1592:	39 f1       	breq	.+78     	; 0x15e2 <malloc+0x70>
    1594:	40 81       	ld	r20, Z
    1596:	51 81       	ldd	r21, Z+1	; 0x01
    1598:	48 17       	cp	r20, r24
    159a:	59 07       	cpc	r21, r25
    159c:	b8 f0       	brcs	.+46     	; 0x15cc <malloc+0x5a>
    159e:	48 17       	cp	r20, r24
    15a0:	59 07       	cpc	r21, r25
    15a2:	71 f4       	brne	.+28     	; 0x15c0 <malloc+0x4e>
    15a4:	82 81       	ldd	r24, Z+2	; 0x02
    15a6:	93 81       	ldd	r25, Z+3	; 0x03
    15a8:	10 97       	sbiw	r26, 0x00	; 0
    15aa:	29 f0       	breq	.+10     	; 0x15b6 <malloc+0x44>
    15ac:	13 96       	adiw	r26, 0x03	; 3
    15ae:	9c 93       	st	X, r25
    15b0:	8e 93       	st	-X, r24
    15b2:	12 97       	sbiw	r26, 0x02	; 2
    15b4:	2c c0       	rjmp	.+88     	; 0x160e <malloc+0x9c>
    15b6:	90 93 96 02 	sts	0x0296, r25
    15ba:	80 93 95 02 	sts	0x0295, r24
    15be:	27 c0       	rjmp	.+78     	; 0x160e <malloc+0x9c>
    15c0:	21 15       	cp	r18, r1
    15c2:	31 05       	cpc	r19, r1
    15c4:	31 f0       	breq	.+12     	; 0x15d2 <malloc+0x60>
    15c6:	42 17       	cp	r20, r18
    15c8:	53 07       	cpc	r21, r19
    15ca:	18 f0       	brcs	.+6      	; 0x15d2 <malloc+0x60>
    15cc:	a9 01       	movw	r20, r18
    15ce:	db 01       	movw	r26, r22
    15d0:	01 c0       	rjmp	.+2      	; 0x15d4 <malloc+0x62>
    15d2:	ef 01       	movw	r28, r30
    15d4:	9a 01       	movw	r18, r20
    15d6:	bd 01       	movw	r22, r26
    15d8:	df 01       	movw	r26, r30
    15da:	02 80       	ldd	r0, Z+2	; 0x02
    15dc:	f3 81       	ldd	r31, Z+3	; 0x03
    15de:	e0 2d       	mov	r30, r0
    15e0:	d7 cf       	rjmp	.-82     	; 0x1590 <malloc+0x1e>
    15e2:	21 15       	cp	r18, r1
    15e4:	31 05       	cpc	r19, r1
    15e6:	f9 f0       	breq	.+62     	; 0x1626 <malloc+0xb4>
    15e8:	28 1b       	sub	r18, r24
    15ea:	39 0b       	sbc	r19, r25
    15ec:	24 30       	cpi	r18, 0x04	; 4
    15ee:	31 05       	cpc	r19, r1
    15f0:	80 f4       	brcc	.+32     	; 0x1612 <malloc+0xa0>
    15f2:	8a 81       	ldd	r24, Y+2	; 0x02
    15f4:	9b 81       	ldd	r25, Y+3	; 0x03
    15f6:	61 15       	cp	r22, r1
    15f8:	71 05       	cpc	r23, r1
    15fa:	21 f0       	breq	.+8      	; 0x1604 <malloc+0x92>
    15fc:	fb 01       	movw	r30, r22
    15fe:	93 83       	std	Z+3, r25	; 0x03
    1600:	82 83       	std	Z+2, r24	; 0x02
    1602:	04 c0       	rjmp	.+8      	; 0x160c <malloc+0x9a>
    1604:	90 93 96 02 	sts	0x0296, r25
    1608:	80 93 95 02 	sts	0x0295, r24
    160c:	fe 01       	movw	r30, r28
    160e:	32 96       	adiw	r30, 0x02	; 2
    1610:	44 c0       	rjmp	.+136    	; 0x169a <malloc+0x128>
    1612:	fe 01       	movw	r30, r28
    1614:	e2 0f       	add	r30, r18
    1616:	f3 1f       	adc	r31, r19
    1618:	81 93       	st	Z+, r24
    161a:	91 93       	st	Z+, r25
    161c:	22 50       	subi	r18, 0x02	; 2
    161e:	31 09       	sbc	r19, r1
    1620:	39 83       	std	Y+1, r19	; 0x01
    1622:	28 83       	st	Y, r18
    1624:	3a c0       	rjmp	.+116    	; 0x169a <malloc+0x128>
    1626:	20 91 93 02 	lds	r18, 0x0293
    162a:	30 91 94 02 	lds	r19, 0x0294
    162e:	23 2b       	or	r18, r19
    1630:	41 f4       	brne	.+16     	; 0x1642 <malloc+0xd0>
    1632:	20 91 02 02 	lds	r18, 0x0202
    1636:	30 91 03 02 	lds	r19, 0x0203
    163a:	30 93 94 02 	sts	0x0294, r19
    163e:	20 93 93 02 	sts	0x0293, r18
    1642:	20 91 00 02 	lds	r18, 0x0200
    1646:	30 91 01 02 	lds	r19, 0x0201
    164a:	21 15       	cp	r18, r1
    164c:	31 05       	cpc	r19, r1
    164e:	41 f4       	brne	.+16     	; 0x1660 <malloc+0xee>
    1650:	2d b7       	in	r18, 0x3d	; 61
    1652:	3e b7       	in	r19, 0x3e	; 62
    1654:	40 91 04 02 	lds	r20, 0x0204
    1658:	50 91 05 02 	lds	r21, 0x0205
    165c:	24 1b       	sub	r18, r20
    165e:	35 0b       	sbc	r19, r21
    1660:	e0 91 93 02 	lds	r30, 0x0293
    1664:	f0 91 94 02 	lds	r31, 0x0294
    1668:	e2 17       	cp	r30, r18
    166a:	f3 07       	cpc	r31, r19
    166c:	a0 f4       	brcc	.+40     	; 0x1696 <malloc+0x124>
    166e:	2e 1b       	sub	r18, r30
    1670:	3f 0b       	sbc	r19, r31
    1672:	28 17       	cp	r18, r24
    1674:	39 07       	cpc	r19, r25
    1676:	78 f0       	brcs	.+30     	; 0x1696 <malloc+0x124>
    1678:	ac 01       	movw	r20, r24
    167a:	4e 5f       	subi	r20, 0xFE	; 254
    167c:	5f 4f       	sbci	r21, 0xFF	; 255
    167e:	24 17       	cp	r18, r20
    1680:	35 07       	cpc	r19, r21
    1682:	48 f0       	brcs	.+18     	; 0x1696 <malloc+0x124>
    1684:	4e 0f       	add	r20, r30
    1686:	5f 1f       	adc	r21, r31
    1688:	50 93 94 02 	sts	0x0294, r21
    168c:	40 93 93 02 	sts	0x0293, r20
    1690:	81 93       	st	Z+, r24
    1692:	91 93       	st	Z+, r25
    1694:	02 c0       	rjmp	.+4      	; 0x169a <malloc+0x128>
    1696:	e0 e0       	ldi	r30, 0x00	; 0
    1698:	f0 e0       	ldi	r31, 0x00	; 0
    169a:	cf 01       	movw	r24, r30
    169c:	df 91       	pop	r29
    169e:	cf 91       	pop	r28
    16a0:	08 95       	ret

000016a2 <free>:
    16a2:	cf 93       	push	r28
    16a4:	df 93       	push	r29
    16a6:	00 97       	sbiw	r24, 0x00	; 0
    16a8:	09 f4       	brne	.+2      	; 0x16ac <free+0xa>
    16aa:	87 c0       	rjmp	.+270    	; 0x17ba <free+0x118>
    16ac:	fc 01       	movw	r30, r24
    16ae:	32 97       	sbiw	r30, 0x02	; 2
    16b0:	13 82       	std	Z+3, r1	; 0x03
    16b2:	12 82       	std	Z+2, r1	; 0x02
    16b4:	c0 91 95 02 	lds	r28, 0x0295
    16b8:	d0 91 96 02 	lds	r29, 0x0296
    16bc:	20 97       	sbiw	r28, 0x00	; 0
    16be:	81 f4       	brne	.+32     	; 0x16e0 <free+0x3e>
    16c0:	20 81       	ld	r18, Z
    16c2:	31 81       	ldd	r19, Z+1	; 0x01
    16c4:	28 0f       	add	r18, r24
    16c6:	39 1f       	adc	r19, r25
    16c8:	80 91 93 02 	lds	r24, 0x0293
    16cc:	90 91 94 02 	lds	r25, 0x0294
    16d0:	82 17       	cp	r24, r18
    16d2:	93 07       	cpc	r25, r19
    16d4:	79 f5       	brne	.+94     	; 0x1734 <free+0x92>
    16d6:	f0 93 94 02 	sts	0x0294, r31
    16da:	e0 93 93 02 	sts	0x0293, r30
    16de:	6d c0       	rjmp	.+218    	; 0x17ba <free+0x118>
    16e0:	de 01       	movw	r26, r28
    16e2:	20 e0       	ldi	r18, 0x00	; 0
    16e4:	30 e0       	ldi	r19, 0x00	; 0
    16e6:	ae 17       	cp	r26, r30
    16e8:	bf 07       	cpc	r27, r31
    16ea:	50 f4       	brcc	.+20     	; 0x1700 <free+0x5e>
    16ec:	12 96       	adiw	r26, 0x02	; 2
    16ee:	4d 91       	ld	r20, X+
    16f0:	5c 91       	ld	r21, X
    16f2:	13 97       	sbiw	r26, 0x03	; 3
    16f4:	9d 01       	movw	r18, r26
    16f6:	41 15       	cp	r20, r1
    16f8:	51 05       	cpc	r21, r1
    16fa:	09 f1       	breq	.+66     	; 0x173e <free+0x9c>
    16fc:	da 01       	movw	r26, r20
    16fe:	f3 cf       	rjmp	.-26     	; 0x16e6 <free+0x44>
    1700:	b3 83       	std	Z+3, r27	; 0x03
    1702:	a2 83       	std	Z+2, r26	; 0x02
    1704:	40 81       	ld	r20, Z
    1706:	51 81       	ldd	r21, Z+1	; 0x01
    1708:	84 0f       	add	r24, r20
    170a:	95 1f       	adc	r25, r21
    170c:	8a 17       	cp	r24, r26
    170e:	9b 07       	cpc	r25, r27
    1710:	71 f4       	brne	.+28     	; 0x172e <free+0x8c>
    1712:	8d 91       	ld	r24, X+
    1714:	9c 91       	ld	r25, X
    1716:	11 97       	sbiw	r26, 0x01	; 1
    1718:	84 0f       	add	r24, r20
    171a:	95 1f       	adc	r25, r21
    171c:	02 96       	adiw	r24, 0x02	; 2
    171e:	91 83       	std	Z+1, r25	; 0x01
    1720:	80 83       	st	Z, r24
    1722:	12 96       	adiw	r26, 0x02	; 2
    1724:	8d 91       	ld	r24, X+
    1726:	9c 91       	ld	r25, X
    1728:	13 97       	sbiw	r26, 0x03	; 3
    172a:	93 83       	std	Z+3, r25	; 0x03
    172c:	82 83       	std	Z+2, r24	; 0x02
    172e:	21 15       	cp	r18, r1
    1730:	31 05       	cpc	r19, r1
    1732:	29 f4       	brne	.+10     	; 0x173e <free+0x9c>
    1734:	f0 93 96 02 	sts	0x0296, r31
    1738:	e0 93 95 02 	sts	0x0295, r30
    173c:	3e c0       	rjmp	.+124    	; 0x17ba <free+0x118>
    173e:	d9 01       	movw	r26, r18
    1740:	13 96       	adiw	r26, 0x03	; 3
    1742:	fc 93       	st	X, r31
    1744:	ee 93       	st	-X, r30
    1746:	12 97       	sbiw	r26, 0x02	; 2
    1748:	4d 91       	ld	r20, X+
    174a:	5d 91       	ld	r21, X+
    174c:	a4 0f       	add	r26, r20
    174e:	b5 1f       	adc	r27, r21
    1750:	ea 17       	cp	r30, r26
    1752:	fb 07       	cpc	r31, r27
    1754:	79 f4       	brne	.+30     	; 0x1774 <free+0xd2>
    1756:	80 81       	ld	r24, Z
    1758:	91 81       	ldd	r25, Z+1	; 0x01
    175a:	84 0f       	add	r24, r20
    175c:	95 1f       	adc	r25, r21
    175e:	02 96       	adiw	r24, 0x02	; 2
    1760:	d9 01       	movw	r26, r18
    1762:	11 96       	adiw	r26, 0x01	; 1
    1764:	9c 93       	st	X, r25
    1766:	8e 93       	st	-X, r24
    1768:	82 81       	ldd	r24, Z+2	; 0x02
    176a:	93 81       	ldd	r25, Z+3	; 0x03
    176c:	13 96       	adiw	r26, 0x03	; 3
    176e:	9c 93       	st	X, r25
    1770:	8e 93       	st	-X, r24
    1772:	12 97       	sbiw	r26, 0x02	; 2
    1774:	e0 e0       	ldi	r30, 0x00	; 0
    1776:	f0 e0       	ldi	r31, 0x00	; 0
    1778:	8a 81       	ldd	r24, Y+2	; 0x02
    177a:	9b 81       	ldd	r25, Y+3	; 0x03
    177c:	00 97       	sbiw	r24, 0x00	; 0
    177e:	19 f0       	breq	.+6      	; 0x1786 <free+0xe4>
    1780:	fe 01       	movw	r30, r28
    1782:	ec 01       	movw	r28, r24
    1784:	f9 cf       	rjmp	.-14     	; 0x1778 <free+0xd6>
    1786:	ce 01       	movw	r24, r28
    1788:	02 96       	adiw	r24, 0x02	; 2
    178a:	28 81       	ld	r18, Y
    178c:	39 81       	ldd	r19, Y+1	; 0x01
    178e:	82 0f       	add	r24, r18
    1790:	93 1f       	adc	r25, r19
    1792:	20 91 93 02 	lds	r18, 0x0293
    1796:	30 91 94 02 	lds	r19, 0x0294
    179a:	28 17       	cp	r18, r24
    179c:	39 07       	cpc	r19, r25
    179e:	69 f4       	brne	.+26     	; 0x17ba <free+0x118>
    17a0:	30 97       	sbiw	r30, 0x00	; 0
    17a2:	29 f4       	brne	.+10     	; 0x17ae <free+0x10c>
    17a4:	10 92 96 02 	sts	0x0296, r1
    17a8:	10 92 95 02 	sts	0x0295, r1
    17ac:	02 c0       	rjmp	.+4      	; 0x17b2 <free+0x110>
    17ae:	13 82       	std	Z+3, r1	; 0x03
    17b0:	12 82       	std	Z+2, r1	; 0x02
    17b2:	d0 93 94 02 	sts	0x0294, r29
    17b6:	c0 93 93 02 	sts	0x0293, r28
    17ba:	df 91       	pop	r29
    17bc:	cf 91       	pop	r28
    17be:	08 95       	ret

000017c0 <strnlen_P>:
    17c0:	fc 01       	movw	r30, r24
    17c2:	05 90       	lpm	r0, Z+
    17c4:	61 50       	subi	r22, 0x01	; 1
    17c6:	70 40       	sbci	r23, 0x00	; 0
    17c8:	01 10       	cpse	r0, r1
    17ca:	d8 f7       	brcc	.-10     	; 0x17c2 <strnlen_P+0x2>
    17cc:	80 95       	com	r24
    17ce:	90 95       	com	r25
    17d0:	8e 0f       	add	r24, r30
    17d2:	9f 1f       	adc	r25, r31
    17d4:	08 95       	ret

000017d6 <memset>:
    17d6:	dc 01       	movw	r26, r24
    17d8:	01 c0       	rjmp	.+2      	; 0x17dc <memset+0x6>
    17da:	6d 93       	st	X+, r22
    17dc:	41 50       	subi	r20, 0x01	; 1
    17de:	50 40       	sbci	r21, 0x00	; 0
    17e0:	e0 f7       	brcc	.-8      	; 0x17da <memset+0x4>
    17e2:	08 95       	ret

000017e4 <strnlen>:
    17e4:	fc 01       	movw	r30, r24
    17e6:	61 50       	subi	r22, 0x01	; 1
    17e8:	70 40       	sbci	r23, 0x00	; 0
    17ea:	01 90       	ld	r0, Z+
    17ec:	01 10       	cpse	r0, r1
    17ee:	d8 f7       	brcc	.-10     	; 0x17e6 <strnlen+0x2>
    17f0:	80 95       	com	r24
    17f2:	90 95       	com	r25
    17f4:	8e 0f       	add	r24, r30
    17f6:	9f 1f       	adc	r25, r31
    17f8:	08 95       	ret

000017fa <fputc>:
    17fa:	0f 93       	push	r16
    17fc:	1f 93       	push	r17
    17fe:	cf 93       	push	r28
    1800:	df 93       	push	r29
    1802:	18 2f       	mov	r17, r24
    1804:	09 2f       	mov	r16, r25
    1806:	eb 01       	movw	r28, r22
    1808:	8b 81       	ldd	r24, Y+3	; 0x03
    180a:	81 fd       	sbrc	r24, 1
    180c:	03 c0       	rjmp	.+6      	; 0x1814 <fputc+0x1a>
    180e:	8f ef       	ldi	r24, 0xFF	; 255
    1810:	9f ef       	ldi	r25, 0xFF	; 255
    1812:	20 c0       	rjmp	.+64     	; 0x1854 <fputc+0x5a>
    1814:	82 ff       	sbrs	r24, 2
    1816:	10 c0       	rjmp	.+32     	; 0x1838 <fputc+0x3e>
    1818:	4e 81       	ldd	r20, Y+6	; 0x06
    181a:	5f 81       	ldd	r21, Y+7	; 0x07
    181c:	2c 81       	ldd	r18, Y+4	; 0x04
    181e:	3d 81       	ldd	r19, Y+5	; 0x05
    1820:	42 17       	cp	r20, r18
    1822:	53 07       	cpc	r21, r19
    1824:	7c f4       	brge	.+30     	; 0x1844 <fputc+0x4a>
    1826:	e8 81       	ld	r30, Y
    1828:	f9 81       	ldd	r31, Y+1	; 0x01
    182a:	9f 01       	movw	r18, r30
    182c:	2f 5f       	subi	r18, 0xFF	; 255
    182e:	3f 4f       	sbci	r19, 0xFF	; 255
    1830:	39 83       	std	Y+1, r19	; 0x01
    1832:	28 83       	st	Y, r18
    1834:	10 83       	st	Z, r17
    1836:	06 c0       	rjmp	.+12     	; 0x1844 <fputc+0x4a>
    1838:	e8 85       	ldd	r30, Y+8	; 0x08
    183a:	f9 85       	ldd	r31, Y+9	; 0x09
    183c:	81 2f       	mov	r24, r17
    183e:	19 95       	eicall
    1840:	89 2b       	or	r24, r25
    1842:	29 f7       	brne	.-54     	; 0x180e <fputc+0x14>
    1844:	2e 81       	ldd	r18, Y+6	; 0x06
    1846:	3f 81       	ldd	r19, Y+7	; 0x07
    1848:	2f 5f       	subi	r18, 0xFF	; 255
    184a:	3f 4f       	sbci	r19, 0xFF	; 255
    184c:	3f 83       	std	Y+7, r19	; 0x07
    184e:	2e 83       	std	Y+6, r18	; 0x06
    1850:	81 2f       	mov	r24, r17
    1852:	90 2f       	mov	r25, r16
    1854:	df 91       	pop	r29
    1856:	cf 91       	pop	r28
    1858:	1f 91       	pop	r17
    185a:	0f 91       	pop	r16
    185c:	08 95       	ret

0000185e <__ultoa_invert>:
    185e:	fa 01       	movw	r30, r20
    1860:	aa 27       	eor	r26, r26
    1862:	28 30       	cpi	r18, 0x08	; 8
    1864:	51 f1       	breq	.+84     	; 0x18ba <__ultoa_invert+0x5c>
    1866:	20 31       	cpi	r18, 0x10	; 16
    1868:	81 f1       	breq	.+96     	; 0x18ca <__ultoa_invert+0x6c>
    186a:	e8 94       	clt
    186c:	6f 93       	push	r22
    186e:	6e 7f       	andi	r22, 0xFE	; 254
    1870:	6e 5f       	subi	r22, 0xFE	; 254
    1872:	7f 4f       	sbci	r23, 0xFF	; 255
    1874:	8f 4f       	sbci	r24, 0xFF	; 255
    1876:	9f 4f       	sbci	r25, 0xFF	; 255
    1878:	af 4f       	sbci	r26, 0xFF	; 255
    187a:	b1 e0       	ldi	r27, 0x01	; 1
    187c:	3e d0       	rcall	.+124    	; 0x18fa <__ultoa_invert+0x9c>
    187e:	b4 e0       	ldi	r27, 0x04	; 4
    1880:	3c d0       	rcall	.+120    	; 0x18fa <__ultoa_invert+0x9c>
    1882:	67 0f       	add	r22, r23
    1884:	78 1f       	adc	r23, r24
    1886:	89 1f       	adc	r24, r25
    1888:	9a 1f       	adc	r25, r26
    188a:	a1 1d       	adc	r26, r1
    188c:	68 0f       	add	r22, r24
    188e:	79 1f       	adc	r23, r25
    1890:	8a 1f       	adc	r24, r26
    1892:	91 1d       	adc	r25, r1
    1894:	a1 1d       	adc	r26, r1
    1896:	6a 0f       	add	r22, r26
    1898:	71 1d       	adc	r23, r1
    189a:	81 1d       	adc	r24, r1
    189c:	91 1d       	adc	r25, r1
    189e:	a1 1d       	adc	r26, r1
    18a0:	20 d0       	rcall	.+64     	; 0x18e2 <__ultoa_invert+0x84>
    18a2:	09 f4       	brne	.+2      	; 0x18a6 <__ultoa_invert+0x48>
    18a4:	68 94       	set
    18a6:	3f 91       	pop	r19
    18a8:	2a e0       	ldi	r18, 0x0A	; 10
    18aa:	26 9f       	mul	r18, r22
    18ac:	11 24       	eor	r1, r1
    18ae:	30 19       	sub	r19, r0
    18b0:	30 5d       	subi	r19, 0xD0	; 208
    18b2:	31 93       	st	Z+, r19
    18b4:	de f6       	brtc	.-74     	; 0x186c <__ultoa_invert+0xe>
    18b6:	cf 01       	movw	r24, r30
    18b8:	08 95       	ret
    18ba:	46 2f       	mov	r20, r22
    18bc:	47 70       	andi	r20, 0x07	; 7
    18be:	40 5d       	subi	r20, 0xD0	; 208
    18c0:	41 93       	st	Z+, r20
    18c2:	b3 e0       	ldi	r27, 0x03	; 3
    18c4:	0f d0       	rcall	.+30     	; 0x18e4 <__ultoa_invert+0x86>
    18c6:	c9 f7       	brne	.-14     	; 0x18ba <__ultoa_invert+0x5c>
    18c8:	f6 cf       	rjmp	.-20     	; 0x18b6 <__ultoa_invert+0x58>
    18ca:	46 2f       	mov	r20, r22
    18cc:	4f 70       	andi	r20, 0x0F	; 15
    18ce:	40 5d       	subi	r20, 0xD0	; 208
    18d0:	4a 33       	cpi	r20, 0x3A	; 58
    18d2:	18 f0       	brcs	.+6      	; 0x18da <__ultoa_invert+0x7c>
    18d4:	49 5d       	subi	r20, 0xD9	; 217
    18d6:	31 fd       	sbrc	r19, 1
    18d8:	40 52       	subi	r20, 0x20	; 32
    18da:	41 93       	st	Z+, r20
    18dc:	02 d0       	rcall	.+4      	; 0x18e2 <__ultoa_invert+0x84>
    18de:	a9 f7       	brne	.-22     	; 0x18ca <__ultoa_invert+0x6c>
    18e0:	ea cf       	rjmp	.-44     	; 0x18b6 <__ultoa_invert+0x58>
    18e2:	b4 e0       	ldi	r27, 0x04	; 4
    18e4:	a6 95       	lsr	r26
    18e6:	97 95       	ror	r25
    18e8:	87 95       	ror	r24
    18ea:	77 95       	ror	r23
    18ec:	67 95       	ror	r22
    18ee:	ba 95       	dec	r27
    18f0:	c9 f7       	brne	.-14     	; 0x18e4 <__ultoa_invert+0x86>
    18f2:	00 97       	sbiw	r24, 0x00	; 0
    18f4:	61 05       	cpc	r22, r1
    18f6:	71 05       	cpc	r23, r1
    18f8:	08 95       	ret
    18fa:	9b 01       	movw	r18, r22
    18fc:	ac 01       	movw	r20, r24
    18fe:	0a 2e       	mov	r0, r26
    1900:	06 94       	lsr	r0
    1902:	57 95       	ror	r21
    1904:	47 95       	ror	r20
    1906:	37 95       	ror	r19
    1908:	27 95       	ror	r18
    190a:	ba 95       	dec	r27
    190c:	c9 f7       	brne	.-14     	; 0x1900 <__ultoa_invert+0xa2>
    190e:	62 0f       	add	r22, r18
    1910:	73 1f       	adc	r23, r19
    1912:	84 1f       	adc	r24, r20
    1914:	95 1f       	adc	r25, r21
    1916:	a0 1d       	adc	r26, r0
    1918:	08 95       	ret

0000191a <_exit>:
    191a:	f8 94       	cli

0000191c <__stop_program>:
    191c:	ff cf       	rjmp	.-2      	; 0x191c <__stop_program>
