{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 330 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 350 -defaultsOSRD
preplace port vid_hsync -pg 1 -y 690 -defaultsOSRD
preplace port vid_vsync -pg 1 -y 710 -defaultsOSRD
preplace portBus VGA_B -pg 1 -y 620 -defaultsOSRD
preplace portBus VGA_R -pg 1 -y 530 -defaultsOSRD
preplace portBus VGA_G -pg 1 -y 440 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 7 -y 720 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 6 -y 530 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 9 -y 530 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 6 -y 700 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 6 -y 190 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 9 -y 440 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 5 -y 690 -defaultsOSRD
preplace inst xlslice_2 -pg 1 -lvl 9 -y 620 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 7 -y 230 -defaultsOSRD
preplace inst mux_0 -pg 1 -lvl 8 -y 620 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 7 -y 70 -defaultsOSRD
preplace inst Sketch_IP_0 -pg 1 -lvl 4 -y 140 -defaultsOSRD
preplace inst rst_clk_wiz_0_148M -pg 1 -lvl 4 -y 370 -defaultsOSRD
preplace inst axis_dwidth_converter_0 -pg 1 -lvl 5 -y 160 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 5 -y 470 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -y 350 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 2 -y 300 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 8 -y 410 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 8 2 NJ 330 NJ
preplace netloc v_axi4s_vid_out_0_vid_data 1 7 1 2250
preplace netloc axi_smc_M01_AXI 1 7 1 2240
preplace netloc xlslice_1_Dout 1 9 1 NJ
preplace netloc clk_wiz_0_locked 1 1 3 210 410 NJ 410 NJ
preplace netloc axis_dwidth_converter_0_M_AXIS 1 5 1 N
preplace netloc mux_0_o_data 1 8 1 2740
preplace netloc v_axi4s_vid_out_0_vid_hsync 1 7 3 NJ 690 NJ 690 NJ
preplace netloc axi_vdma_0_M_AXI_MM2S 1 6 1 1910
preplace netloc processing_system7_0_M_AXI_GP0 1 4 5 1230 330 NJ 330 NJ 330 2230J 280 2720
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 2 5 580 240 750 240 1200 240 1520 300 1920J
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 6 1 1880
preplace netloc axi_smc_M00_AXI 1 7 1 2260
preplace netloc Sketch_IP_0_m_axis 1 4 1 1190
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 8 220 400 600 350 740J 270 NJ 270 1490J 320 1920J 340 2220J 270 2730
preplace netloc v_axi4s_vid_out_0_vid_active_video 1 7 1 2230
preplace netloc ps7_0_axi_periph_M01_AXI 1 5 1 N
preplace netloc axi_dma_0_s2mm_introut 1 6 1 1890
preplace netloc axi_dma_0_M_AXI_MM2S 1 6 1 1940
preplace netloc xlconcat_0_dout 1 7 1 2250
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 5 3 1520 860 NJ 860 2240
preplace netloc xlconstant_0_dout 1 5 2 1490 790 1940
preplace netloc processing_system7_0_FIXED_IO 1 8 2 NJ 350 NJ
preplace netloc axi_vdma_0_mm2s_introut 1 6 1 1900
preplace netloc xlslice_2_Dout 1 9 1 NJ
preplace netloc clk_wiz_0_clk_out1 1 1 7 200 390 590 330 750 280 1190 610 1500 780 1930 460 NJ
preplace netloc axi_dma_0_M_AXI_S2MM 1 6 1 1910
preplace netloc processing_system7_0_FCLK_CLK0 1 0 9 0 260 220 210 N 210 740 210 1210 90 1510 310 1940 420 2260 540 2720
preplace netloc v_tc_0_vtiming_out 1 6 1 1940
preplace netloc ps7_0_axi_periph_M00_AXI 1 5 1 1500
preplace netloc axi_dma_0_M_AXIS_MM2S 1 3 4 740J 70 NJ 70 NJ 70 1880
preplace netloc Sketch_IP_0_o_intr 1 4 3 1180J 60 NJ 60 1900
preplace netloc rst_clk_wiz_0_148M_peripheral_aresetn 1 4 2 1180 620 1510
preplace netloc v_axi4s_vid_out_0_vid_vsync 1 7 3 NJ 710 NJ 710 NJ
preplace netloc xlslice_0_Dout 1 9 1 NJ
preplace netloc rst_ps7_0_100M_interconnect_aresetn 1 2 3 590 250 N 250 1220
levelinfo -pg 1 -20 110 410 720 1010 1360 1700 2080 2490 2840 2960 -top 0 -bot 870
",
}
{
   da_axi4_cnt: "7",
   da_board_cnt: "1",
   da_clkrst_cnt: "2",
   da_ps7_cnt: "1",
}
