<profile>

<section name = "Vitis HLS Report for 'seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'" level="0">
<item name = "Date">Sun Apr 16 22:11:17 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">local_seq_align_multiple_sa</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu5p-flva2104-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.596 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1048578, 1048578, 4.194 ms, 4.194 ms, 1048578, 1048578, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_78_1_VITIS_LOOP_79_2">1048576, 1048576, 2, 1, 1, 1048576, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 158, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 64, -, -</column>
<specialColumn name="Available SLR">1024, 1737, 600577, 300288, 235</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2048, 3474, 1201154, 600577, 470</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln78_1_fu_112_p2">+, 0, 0, 28, 21, 1</column>
<column name="add_ln78_fu_121_p2">+, 0, 0, 18, 11, 1</column>
<column name="add_ln79_fu_200_p2">+, 0, 0, 18, 11, 1</column>
<column name="add_ln81_fu_189_p2">+, 0, 0, 23, 16, 16</column>
<column name="cond236_fu_100_p2">icmp, 0, 0, 9, 4, 1</column>
<column name="cond236_mid1_fu_171_p2">icmp, 0, 0, 9, 4, 1</column>
<column name="icmp_ln78_fu_106_p2">icmp, 0, 0, 15, 21, 22</column>
<column name="icmp_ln79_fu_127_p2">icmp, 0, 0, 12, 11, 12</column>
<column name="select_ln78_1_fu_141_p3">select, 0, 0, 11, 1, 11</column>
<column name="select_ln78_2_fu_177_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln78_fu_133_p3">select, 0, 0, 11, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="indvar_flatten_fu_58">9, 2, 21, 42</column>
<column name="pp_fu_54">9, 2, 11, 22</column>
<column name="rr_fu_50">9, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="dp_matrix_V_addr_reg_249">16, 0, 16, 0</column>
<column name="indvar_flatten_fu_58">21, 0, 21, 0</column>
<column name="pp_fu_54">11, 0, 11, 0</column>
<column name="rr_fu_50">11, 0, 11, 0</column>
<column name="select_ln78_2_reg_245">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2, return value</column>
<column name="dp_matrix_V_address0">out, 16, ap_memory, dp_matrix_V, array</column>
<column name="dp_matrix_V_ce0">out, 1, ap_memory, dp_matrix_V, array</column>
<column name="dp_matrix_V_we0">out, 1, ap_memory, dp_matrix_V, array</column>
<column name="dp_matrix_V_d0">out, 9, ap_memory, dp_matrix_V, array</column>
</table>
</item>
</section>
</profile>
