<% use security; %>
<% my %Security_Props = security::GetSecurityInfo(); %>

enum enum_master_error_encode {
   mode00 = 3'h0 { desc = "Timeout Occurred"; };
   mode01 = 3'h1 { desc = "Unsolicited Request or Response Received from Ring"; };
   mode02 = 3'h2 { desc = "Protocol Error : pselenb high during a valid request"; };
   mode03 = 3'h3 { desc = "Upstream Request Missed"; };
   mode04 = 3'h4 { desc = "Illegal Broadcast Request"; };
   mode05 = 3'h5 { desc = "Slave Access Error Occurred"; };
   mode06 = 3'h6 { desc = "Slave Parity Error Occurred"; };
   mode07 = 3'h7 { desc = "Decode Parity Error Occurred"; };
};
reg cfg_control_general_r {
      donttest = true;
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="CONFIG_REG_NA_1";
      name = "Cfg Control General";
      desc = "Non-default settings may cause UNDEFINED behavior.General Control for HQM Master.   ";
      regwidth = 32;
      HandCoded=true;
      field { name = "Cfg Ignore Pipe Busy"; desc = "Ignore cfg_busy on cfg access. If set, unit receiving request will immediately perform config access instead of waiting for the pipe to go idle.";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_control_general.internal_f[31:31]";} IGNORE_PIPE_BUSY[31:31] = 1'h0;
      field { name = "Cfg Enable Unit Idle"; desc = "Enables the hqm_core unit_idle vector to report idle. Default makes hqm_core appear busy from the system view.";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_control_general.internal_f[30:30]";} CFG_ENABLE_UNIT_IDLE[30:30] = 1'h1;
      field { name = "Cfg Pm Allow Ing Drop"; desc = "Set 1 to enable IOSF HCW enqueues to be dropped when PMSM is not in RUN state.";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_control_general.internal_f[29:29]";} CFG_PM_ALLOW_ING_DROP[29:29] = 1'h1;
      field { name = "Cfg Enable Alarms"; desc = "Enables the CFG Master to record H/W Errors in its own sticky register.";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_control_general.internal_f[28:28]";} CFG_ENABLE_ALARMS[28:28] = 1'h1;
      field { name = "Cfg Disable Ring Parity Check"; desc = "Disables the CFG Ring parity checks from preventing cfg access in case of parity errors.";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_control_general.internal_f[27:27]";} CFG_DISABLE_RING_PAR_CK[27:27] = 1'h0;
      field { name = "Cfg Enable Inj Par Err Wdata"; desc = "Enables Injection of 1 parity error on the Wdata of the next CFG request." ;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_control_general.internal_f[26:26]";} CFG_ENABLE_INJ_PAR_ERR_WDATA[26:26] = 1'h0;
      field { name = "Cfg Enable Inj Par Err Addr";  desc = "Enables Injection of 1 parity error on the Addr  of the next CFG request." ;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_control_general.internal_f[25:25]";} CFG_ENABLE_INJ_PAR_ERR_ADDR[25:25] = 1'h0;
      field { name = "Cfg Enable Inj Par Err Rdata"; desc = "Enables Injection of 1 parity error on the Rdata of the next CFG response (Non-Master Node only).";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_control_general.internal_f[24:24]";} CFG_ENABLE_INJ_PAR_ERR_RDATA[24:24] = 1'h0;
      field { name = "Cfg Disable Pslverr Timeout"; desc = "Disables the Master/Unit Timeout Errors from indicating pslverr to the IOSF.";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_control_general.internal_f[23:23]";} CFG_DISABLE_PSLVERR_TIMEOUT[23:23] = 1'h0;
      field { name = "Rsvz0"; desc = "rsvz0 unused bits";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_control_general.internal_f[22:17]";} RSVZ0[22:17] = 6'h0;
      field { name = "Cfg Prochot Disable"; desc = "Disable Prochot";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_control_general.internal_f[16:16]";} CFG_PROCHOT_DISABLE[16:16] = 1'h0;
      field { name = "Cfg Idle Dly"; desc = "Hysteresis value enforced on the hqm_proc_idle signal (Applied once each unit's cfg_co_dly hysterisis is complete.)  UNDEFINED behavior when programmed less than 128.  A value of 0 will cause incorrect behavior."; fieldwidth = 16;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_control_general.internal_f[15:0]";} CFG_IDLE_DLY[15:0] = 16'h0080;
 };
reg cfg_diagnostic_syndrome_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="STATUS_REG_NA_1";
      name = "Cfg Diagnostic Syndrome";
      desc = "Non-default settings may cause UNDEFINED behavior.Diagnostic Syndrome Register.
[br]([26:24]==3'd0): TIMEOUT error          
[br]([26:24]==3'd1): REQ/RSP UNSOL error    
[br]([26:24]==3'd2): CFG PROTOCOL error     
[br]([26:24]==3'd3): SLAVE PARITY error  
[br]([26:24]==3'd4): DECODE PARITY error 
[br]([26:24]==3'd5): RESERVED error   
[br]([26:24]==3'd6): RESERVED error     
[br]([26:24]==3'd7): RESERVED error            
";
      regwidth = 32;
      HandCoded=true;
      field { name = "Synddata Addr Mode"; desc = "Address = mode";  IntelRsvd=true; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_syndrome.i_hqm_AW_register_wtcfg.internal_f[3:0]";} CFG_SYNDROME_ADDR_MODE_F[3:0] = 4'h0;
      //
      field { name = "Synddata Addr Targ"; desc = "Address = target";  IntelRsvd=true; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_syndrome.i_hqm_AW_register_wtcfg.internal_f[19:4]";} CFG_SYNDROME_ADDR_TARG_F[19:4] = 16'h0;
      field { name = "Synddata Addr Node"; desc = "Address = node";  IntelRsvd=true; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_syndrome.i_hqm_AW_register_wtcfg.internal_f[23:20]";} CFG_SYNDROME_ADDR_NODE_F[23:20] = 4'h0;
      field { name = "Synddata Err"; desc = "Encode Enum represents Error that ocurred"; encode=enum_master_error_encode;  IntelRsvd=true; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_syndrome.i_hqm_AW_register_wtcfg.internal_f[26:24]";} CFG_SYNDROME_ERR_ENC[26:24] = 3'h0;
      field { name = "Synddata Uid"; desc = "Unit ID of Rsp with Error";  IntelRsvd=true; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_syndrome.i_hqm_AW_register_wtcfg.internal_f[30:27]";} CFG_SYNDROME_RSP_UID_F[30:27] = 4'h0;
      field { name = "Syndvalid"; desc = "Syndrome contents are valid";  IntelRsvd=true; PowerWell="vcccfn"; AccessType = "RW/1C/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_syndrome.i_hqm_AW_register_wtcfg.internal_f[31:31]";} CFG_SYNDROME_VALID[31:31] = 1'b0;
 };
reg cfg_diagnostic_reset_status_r {
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      shared;
      HqmClassification="STATUS_REG_NA_1";
      name = "Cfg Diagnostic Reset Status";
      desc = "Aggregate Reset Status of All Core Units.";
      regwidth = 32;
      HandCoded=true;
      field { name = "Hqm Proc Reset Done.  "; desc = "Final Aggregation of the HQM Proc's Reset Done.";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_reset_status.status[31:31]";} HQM_PROC_RESET_DONE[31:31] = 1'b1;
      // [30:18]
      field { name = "FLRSM State. "; desc = "PM FLR State. 64:PREP_OFF 32:CLK_EN_ON 16:ACTIVE 8:PWRGOOD_RST_ACTIVE 4:CLK_EN_OFF 2:PREP_ON 1:INACTIVE";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_reset_status.status[17:11]";} FLRSM_STATE[17:11] = 7'h01;
      field { name = "PF Reset Active. "; desc = "PF Reset Active - Automatically cleared when all PF Reset dones received.";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_reset_status.status[10:10]";} PF_RESET_ACTIVE[10:10] = 1'b0;
      field { name = "SYS PF Reset Done. "; desc = "SYS PF Reset Done";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_reset_status.status[9:9]";} SYS_PF_RESET_DONE[9:9] = 1'b1;
      field { name = "AQED PF Reset Done. "; desc = "AQED PF Reset Done";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_reset_status.status[8:8]";} AQED_PF_RESET_DONE[8:8] = 1'b1;
      field { name = "DQED PF Reset Done. "; desc = "DQED PF Reset Done";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_reset_status.status[7:7]";} DQED_PF_RESET_DONE[7:7] = 1'b1;
      field { name = "QED PF Reset Done. "; desc = "QED PF Reset Done";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_reset_status.status[6:6]";} QED_PF_RESET_DONE[6:6] = 1'b1;
      field { name = "DP PF Reset Done. "; desc = "DP PF Reset Done";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_reset_status.status[5:5]";} DP_PF_RESET_DONE[5:5] = 1'b1;
      field { name = "AP PF Reset Done. "; desc = "AP PF Reset Done";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_reset_status.status[4:4]";} AP_PF_RESET_DONE[4:4] = 1'b1;
      field { name = "NALB PF Reset Done. "; desc = "NALB PF Reset Done";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_reset_status.status[3:3]";} NALB_PF_RESET_DONE[3:3] = 1'b1;
      field { name = "LSP PF Reset Done. "; desc = "LSP PF Reset Done";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_reset_status.status[2:2]";} LSP_PF_RESET_DONE[2:2] = 1'b1;
      field { name = "ROP PF Reset Done. "; desc = "ROP PF Reset Done";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_reset_status.status[1:1]";} ROP_PF_RESET_DONE[1:1] = 1'b1;
      field { name = "CHP PF Reset Done. "; desc = "CHP PF Reset Done";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_reset_status.status[0:0]";} CHP_PF_RESET_DONE[0:0] = 1'b1;
 };
reg cfg_diagnostic_status_1_r {
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="STATUS_REG_NA_1";
      name="Diagnositc Status 1";
      desc="Non-default settings may cause UNDEFINED behavior.Sticky register for h/w and s/w related errors.";
      HandCoded=true;
      regwidth=32;
      // [10:0]
      field { name = "CFG Slv Timeout Err"; desc = "SW: Slv Response Error bit set (Unit timeout Errr reported via rdata code and slv access err bit). Sticky bit.";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW/1C/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_status_1.internal_f[20:20]";} CFG_SLAVE_TIMEOUT_ERR[20:20] = 1'b0;
      field { name = "CFG Slv Access Err"; desc = "SW: Slv Response Error bit set (Unit timeout, Decode Err, Access Type Errr). Sticky bit.";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW/1C/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_status_1.internal_f[19:19]";} CFG_SLAVE_ACCESS_ERR[19:19] = 1'b0;
      field { name = "CFG Decode Err"; desc = "SW: Decode failed, req not sent. Sticky bit.";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW/1C/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_status_1.internal_f[18:18]";} CFG_DECODE_ERR[18:18] = 1'b0;
      field { name = "CFG Req Up Miss Err"; desc = "SW: Req Miss. Sticky bit.";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW/1C/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_status_1.internal_f[17:17]";} CFG_REQ_UP_MISS_ERR[17:17] = 1'b0;
      field { name = "CFG Req Drop Err"; desc = "SW: Req Dropped due to PMSM conditions.";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW/1C/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_status_1.internal_f[16:16]";} CFG_REQ_DROP_ERR[16:16] = 1'b0;
      // [10:0] 
      field { name = "CFG Decode Parity Err"; desc = "HW: Master detected an Addr/Wdata Parity Error";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW/1C/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_status_1.internal_f[4:4]";}  CFG_DECODE_PAR_ERR[4:4] = 1'b0;
      field { name = "CFG Slv Parity Err"; desc = "HW: Slave detected an Address or Wdata Parity Error.";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW/1C/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_status_1.internal_f[3:3]";}  CFG_SLV_PAR_ERR[3:3] = 1'b0;
      field { name = "CFG Protocol Err"; desc = "HW: APB Protocol was violated on the interface.";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW/1C/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_status_1.internal_f[2:2]";}  CFG_PROTOCOL_ERR[2:2] = 1'b0;
      field { name = "CFG Req Rsp Unsol Err"; desc = "HW: Unsoliceted Reqquest or Response Recieved from CFG Ring.";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW/1C/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_status_1.internal_f[1:1]";}  CFG_REQRSP_UNSOL_ERR[1:1] = 1'b0;
      field { name = "CFG Timeout Err"; desc = "HW: CFG Request Timed out.";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW/1C/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_status_1.internal_f[0:0]";} CFG_TIMEOUT_ERR[0:0] = 1'b0;
};
reg cfg_clk_on_cnt_l_r {
      donttest = true;
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      shared;
      HqmClassification="STATISTICS_REG_NA_1";
      name="Cfg Clk On Cnt L";
      desc="Number of hqm_prim_clks HQM has been operating. lower 32b of 64b count value";
      HandCoded=true;
      regwidth=32;
      field { name = "Count"; desc = "lower 32b of 64b count value"; fieldwidth = 32;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_clk_on_cnt.count[31:0]";} COUNT[31:0] = 32'h0;
};
reg cfg_clk_on_cnt_h_r {
      donttest = true;
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      shared;
      HqmClassification="STATISTICS_REG_NA_1";
      name="Cfg Clk On Cnt H";
      desc="Number of hqm_prim_clks HQM has been operating. upper 32b of 64b count value";
      HandCoded=true;
      regwidth=32;
      field { name = "Count"; desc = "upper 32b of 64b count value"; fieldwidth = 32;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_clk_on_cnt.count[63:32]";} COUNT[31:0] = 32'h0;
};
reg cfg_proc_on_cnt_l_r {
      donttest = true;
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      shared;
      HqmClassification="STATISTICS_REG_NA_1";
      name="Cfg Proc On Cnt L";
      desc="Number of hqm_prim_clks hqm_proc has been powered on. lower 32b of 64b count value";
      HandCoded=true;
      regwidth=32;
      field { name = "Count"; desc = "lower 32b of 64b count value"; fieldwidth = 32;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_proc_on_cnt.count[31:0]";} COUNT[31:0] = 32'h0; 
};
reg cfg_proc_on_cnt_h_r {
      donttest = true;
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      shared;
      HqmClassification="STATISTICS_REG_NA_1";
      name="Cfg Proc On Cnt H";
      desc="Number of hqm_prim_clks hqm_proc has been powered on. upper 32b of 64b count value";
      HandCoded=true;
      regwidth=32;
      field { name = "Count"; desc = "upper 32b of 64b count value"; fieldwidth = 32;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_proc_on_cnt.count[63:32]";} COUNT[31:0] = 32'h0; 
};
reg cfg_prochot_cnt_l_r {
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      shared;
      HqmClassification="STATISTICS_REG_NA_1";
      name="Cfg Prochot Cnt L";
      desc="Number of hqm_prim_clks PROCHOT has been asserted. lower 32b of 64b count value";
      HandCoded=true;
      regwidth=32;
      field { name = "Count"; desc = "lower 32b of 64b count value"; fieldwidth = 32;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_prochot_cnt.count[31:0]";} COUNT[31:0] = 32'h0;
};
reg cfg_prochot_cnt_h_r {
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      shared;
      HqmClassification="STATISTICS_REG_NA_1";
      name="Cfg Prochot Cnt H";
      desc="Number of hqm_prim_clks PROCHOT has been asserted. upper 32b of 64b count value";
      HandCoded=true;
      regwidth=32;
      field { name = "Count"; desc = "upper 32b of 64b count value"; fieldwidth = 32;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_prochot_cnt.count[63:32]";} COUNT[31:0] = 32'h0;
};
reg cfg_prochot_event_cnt_l_r {
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      shared;
      HqmClassification="STATISTICS_REG_NA_1";
      name="Cfg Prochot Event Cnt L";
      desc="Number of  PROCHOT events. lower 32b of 64b count value";
      HandCoded=true;
      regwidth=32;
      field { name = "Count"; desc = "lower 32b of 64b count value"; fieldwidth = 32;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_prochot_event_cnt.count[31:0]";} COUNT[31:0] = 32'h0;
};
reg cfg_prochot_event_cnt_h_r {
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      shared;
      HqmClassification="STATISTICS_REG_NA_1";
      name="Cfg Prochot Event Cnt H";
      desc="Number of  PROCHOT events. upper 32b of 64b count value";
      HandCoded=true;
      regwidth=32;
      field { name = "Count"; desc = "upper 32b of 64b count value"; fieldwidth = 32;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_prochot_event_cnt.count[63:32]";} COUNT[31:0] = 32'h0;
};
reg cfg_d3tod0_event_cnt_l_r {
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      shared;
      HqmClassification="STATISTICS_REG_NA_1";
      name="Cfg D3tod0 Event Cnt L";
      desc="Number of D3 to D0 PMCSR evencts. lower 32b of 64b count value";
      HandCoded=true;
      regwidth=32;
      field { name = "Count"; desc = "lower 32b of 64b count value"; fieldwidth = 32;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_d3tod0_event_cnt.count[31:0]";} COUNT[31:0] = 32'h1;
};
reg cfg_d3tod0_event_cnt_h_r {
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      shared;
      HqmClassification="STATISTICS_REG_NA_1";
      name="Cfg D3tod0 Event Cnt H";
      desc="Number of D3 to D0 PMCSR evencts. upper 32b of 64b count value";
      HandCoded=true;
      regwidth=32;
      field { name = "Count"; desc = "upper 32b of 64b count value"; fieldwidth = 32;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_d3tod0_event_cnt.count[63:32]";} COUNT[31:0] = 32'h0;
};
reg cfg_flr_count_h_r {
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      shared;
      HqmClassification="STATISTICS_REG_NA_1";
      name="Cfg Flr Count H";
      desc="Counter of FLR Events issued from the System.  Initial reset is implied, will only count Function Level Resets since power-up.";
      HandCoded=true;
      regwidth=32;
      field { name = "Count"; desc = "upper 32b of 64b count value"; fieldwidth = 32;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_flr_count_h.internal_f[31:0]";} COUNT[31:0] = 32'h0;
};
reg cfg_flr_count_l_r {
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      shared;
      HqmClassification="STATISTICS_REG_NA_1";
      name="Cfg Flr Count L";
      desc="Counter of FLR Events issued from the System.  Initial reset is implied, will only count Function Level Resets since power-up.";
      HandCoded=true;
      regwidth=32;
      field { name = "Count"; desc = "lower 32b of 64b count value"; fieldwidth = 32;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_flr_count_l.internal_f[31:0]";} COUNT[31:0] = 32'h1;
};
reg cfg_clk_cnt_disable_r {
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      shared;
      HqmClassification="CONFIG_REG_NA_1";
      name="Cfg Clk Cnt Disable";
      desc="Counter control register";
      HandCoded=true;
      regwidth=32;
      field { name = "Rsvz0"; desc = "rsvz0"; fieldwidth = 31;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_clk_cnt_disable.internal_f[31:1]";} RSVZ0[31:1] = 31'h0;
      field { name = "Disable"; desc = "1'b1: Don't count counters. 1'b0: count counters."; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_clk_cnt_disable.internal_f[0:0]";} DISABLE[0:0] = 1'h0;
};
reg cfg_pm_pmcsr_disable_r {
      donttest = true;
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      shared;
      HqmClassification="CONFIG_REG_NA_1";
      name="Cfg PM pmcsr disable";
      desc="PMCSR disable control register.  Once DISABLE is cleared, it cannot be set via CFG.";
      HandCoded=true;
      regwidth=32;
      field { name = "Rsvz0"; desc = "rsvz0"; fieldwidth = 31;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_pm_pmcsr_disable.internal_f[31:1]";} RSVZ0[31:1] = 31'h0;
      field { name = "Disable"; desc = "1: Force PMSM to stay in PWR_OFF state.  0: No effect."; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW/0C/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_pm_pmcsr_disable.internal_f[0:0]";} DISABLE[0:0] = 1'h1;
};
reg cfg_pm_override_r {
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="CONFIG_REG_NA_1";
      name="Cfg PM Override";
      desc="Non-default settings may cause UNDEFINED behavior.PM override control register";
      HandCoded=true;
      regwidth=32;
      field { name = "Rsvz0"; desc = "rsvz0"; fieldwidth = 31;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_pm_override.internal_f[31:1]";} RSVZ0[31:1] = 31'h0;
      field { name = "Override"; desc = "1: If higher priority fuses and CFG_PM_PMCSR_DISABLE permit, force PMSM to stay in RUN state.  0: No effect."; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_pm_override.internal_f[0:0]";} OVERRIDE[0:0] = 1'h0;
};
reg cfg_pm_status_r {
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      shared;
      HqmClassification="STATUS_REG_NA_1";
      name="Cfg Pm Status";
      desc="PM Status";
      HandCoded=true;
      regwidth=32;
      field { name = "Prochot"; desc = "PROCHOT signal is asserted"; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_pm_status.status[0:0]";} PROCHOT[0:0] = 1'h0;
      field { name = "Pgcb_hqm_idle"; desc = "When 1, PGCB is not processing a power-gate request"; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_pm_status.status[1:1]";} PGCB_HQM_IDLE[1:1] = 1'h1;
      field { name = "Pgcb_hqm_pg_rdy_ack_b"; desc = "When matches PMSM_PGCB_REQ_B,  the PMSM request is complete"; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_pm_status.status[2:2]";} PGCB_HQM_PG_RDY_ACK_B[2:2] = 1'h1;
      field { name = "Pmsm_pgcb_req_b"; desc = "When 0, PSMS has requested a Power-Off. When 1, a Power-On."; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_pm_status.status[3:3]";} PMSM_PGCB_REQ_B[3:3] = 1'h1;
      field { name = "Pgbc_pmc_pg_req_b"; desc = "When 0, PGCB requests the PMC to Powe-Off the domain. When 1, Power-On."; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_pm_status.status[4:4]";} PGBC_PMC_PG_REQ_B[4:4] = 1'h1;
      field { name = "Pmc_pgcb_pg_ack_b"; desc = "When matches pgbc_pmc_pg_req_b, the PMC has completed the request. "; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_pm_status.status[5:5]";} PMC_PGCB_PG_ACK_B[5:5] = 1'h1;
      field { name = "Pmc_pgcb_fet_en_b"; desc = "When 0, PMC is requesting to physically power-down the domain. When 1, power-up."; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_pm_status.status[6:6]";} PMC_PGCB_FET_EN_B[6:6] = 1'h0;
      field { name = "Pgcb_fet_en_b"; desc = "PGCB echoes the PMC's pmc_pgcb_fet_en_b signal."; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_pm_status.status[7:7]";} PGCB_FET_EN_B[7:7] = 1'h0;
      field { name = "Rsvz0"; desc = "rsvz0"; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_pm_status.status[8:8]";} RSVZ0[8:8] = 1'h0;
      field { name = "Rsvz1"; desc = "rsvz1"; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_pm_status.status[9:9]";} RSVZ1[9:9] = 1'h0;
      field { name = "Fuse_force_on"; desc = "If FUSE_PROC_DISABLE == 1'b0,  FUSE_FORCE_ON keeps vcccfn_gated ON."; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_pm_status.status[10:10]";} FUSE_FORCE_ON[10:10] = 1'h0;
      field { name = "Fuse_proc_disable"; desc = "If FUSE_PROC_DISABLE == 1'b1, ivcccfn_gated is forced OFF."; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_pm_status.status[11:11]";} FUSE_PROC_DISABLE[11:11] = 1'h0;
      field { name = "Rsvz2"; desc = "rsvz2"; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_pm_status.status[12:12]";} RSVZ2[12:12] = 1'h0;
      field { name = "Rsvz3"; desc = "rsvz3"; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_pm_status.status[13:13]";} RSVZ3[13:13] = 1'h0;
      field { name = "Pm_fsm_d0tod3_ok"; desc = "PMSM signal that allows the hqm_ri_pm_fsm.sv state machine to move to D3."; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_pm_status.status[14:14]";} PM_FSM_D0TOD3_OK[14:14] = 1'h1;
      field { name = "Pm_fsm_d3tod0_ok"; desc = "PMSM signal that allows the hqm_ri_pm_fsm.sv state machine to move to D0."; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_pm_status.status[15:15]";} PM_FSM_D3TOD0_OK[15:15] = 1'h0;
      field { name = "Hqm_in_d3"; desc = "Signal from hqm_ri_pm_fsm.sv that indicates the state machine has moved to D3."; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_pm_status.status[16:16]";} HQM_IN_D3[16:16] = 1'h0;
      field { name = "Rsvz4"; desc = "rsvz4"; fieldwidth = 7;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_pm_status.status[23:17]";} RSVZ4[23:17] = 7'h0;
      field { name = "Pmsm"; desc = "One hot PMSM state machine current state."; fieldwidth = 8;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_pm_status.status[31:24]";} PMSM[31:24] = 8'h01;
};
reg cfg_hqm_pgcb_control_r { 
      donttest = true;
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="CONFIG_REG_NA_1";
      name="Cfg Hqm Pgcb Control";
      desc="Non-default settings may cause UNDEFINED behavior.PGCB Control register : PGCB Timer and Configuration";
      HandCoded=true;
      regwidth=32; 
      field { name = "Rsvd"; desc = "rsvd"; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_hqm_pgcb_control.internal_f[31:31]";} RSVD[31:31] = 1'h0;
      field { name = "Sleep_en"; desc = "sleep_en : State retention enable."; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_hqm_pgcb_control.internal_f[30:30]";} SLEEP_EN[30:30] = 1'h0;
      field { name = "Sleep_inact"; desc = "sleep_inact  : sepcify the minimum number of delay cycles between states 0:1 1:2 2:8 3:256"; fieldwidth = 2;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_hqm_pgcb_control.internal_f[29:28]";} SLEEP_INACT[29:28] = 2'h2;
      field { name = "Tdeisolate"; desc = "tdeisolate  : sepcify the minimum number of delay cycles between states 0:1 1:2 2:8 3:256"; fieldwidth = 2;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_hqm_pgcb_control.internal_f[27:26]";} TDEISOLATE[27:26] = 2'h2;
      field { name = "Tpokup"; desc = "tpokup  : sepcify the minimum number of delay cycles between states 0:1 1:2 2:8 3:256"; fieldwidth = 2;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_hqm_pgcb_control.internal_f[25:24]";} TPOKUP[25:24] = 2'h2;
      field { name = "Inaccrustup"; desc = "inaccrustup  : sepcify the minimum number of delay cycles between states 0:1 1:2 2:8 3:256"; fieldwidth = 2;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_hqm_pgcb_control.internal_f[23:22]";} INACCRUSTUP[23:22] = 2'h2;
      field { name = "Accrstup"; desc = "accrstup  : sepcify the minimum number of delay cycles between states 0:1 1:2 2:8 3:256"; fieldwidth = 2;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_hqm_pgcb_control.internal_f[21:20]";} ACCRSTUP[21:20] = 2'h2;
      field { name = "Tlatchen"; desc = "tlatchen  : sepcify the minimum number of delay cycles between states 0:1 1:2 2:8 3:256"; fieldwidth = 2;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_hqm_pgcb_control.internal_f[19:18]";} TLATCHEN[19:18] = 2'h2;
      field { name = "Tpokdown"; desc = "tpokdown  : sepcify the minimum number of delay cycles between states 0:1 1:2 2:8 3:256"; fieldwidth = 2;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_hqm_pgcb_control.internal_f[17:16]";} TPOKDOWN[17:16] = 2'h2;
      field { name = "Tlatchdis"; desc = "tlatchdis  : sepcify the minimum number of delay cycles between states 0:1 1:2 2:8 3:256"; fieldwidth = 2;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_hqm_pgcb_control.internal_f[15:14]";} TLATCHDIS[15:14] = 2'h2;
      field { name = "Tsleepact"; desc = "tsleepact  : sepcify the minimum number of delay cycles between states 0:1 1:2 2:8 3:256"; fieldwidth = 2;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_hqm_pgcb_control.internal_f[13:12]";} TSLEEPACT[13:12] = 2'h2;
      field { name = "Tisolate"; desc = "tisolate  : sepcify the minimum number of delay cycles between states 0:1 1:2 2:8 3:256"; fieldwidth = 2;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_hqm_pgcb_control.internal_f[11:10]";} TISOLATE[11:10] = 2'h2;
      field { name = "Trstdown"; desc = "trstdown  : sepcify the minimum number of delay cycles between states 0:1 1:2 2:8 3:256"; fieldwidth = 2;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_hqm_pgcb_control.internal_f[9:8]";} TRSTDOWN[9:8] = 2'h2;
      field { name = "Tclksonack_srst"; desc = "tclksonack_srst  : sepcify the minimum number of delay cycles between states 0:1 1:2 2:8 3:256"; fieldwidth = 2;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_hqm_pgcb_control.internal_f[7:6]";} TCLKSONACK_SRST[7:6] = 2'h2;
      field { name = "Tclksoffack_srst"; desc = "tclksoffack_srst  : sepcify the minimum number of delay cycles between states 0:1 1:2 2:8 3:256"; fieldwidth = 2;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_hqm_pgcb_control.internal_f[5:4]";} TCLKSOFFACK_SRST[5:4] = 2'h2;
      field { name = "Tclksoonack_cp"; desc = "tclksoonack_cp  : sepcify the minimum number of delay cycles between states 0:1 1:2 2:8 3:256"; fieldwidth = 2;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_hqm_pgcb_control.internal_f[3:2]";} TCLKSOONACK_CP[3:2] = 2'h2;
      field { name = "Trstup2frcclks"; desc = "trstup2frcclks  : sepcify the minimum number of delay cycles between states 0:1 1:2 2:8 3:256"; fieldwidth = 2;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_hqm_pgcb_control.internal_f[1:0]";} TRSTUP2FRCCLKS[1:0] = 2'h2;
};
reg cfg_hqm_cdc_control_r {
      donttest = true;
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="CONFIG_REG_NA_1";
      name="Cfg Hqm Cdc Control";
      desc="Non-default settings may cause UNDEFINED behavior.CDC Control register :  please refer to CDC Integration Guide";
      HandCoded=true;
      regwidth=32;
      field { name = "Pwrgate_disabled"; desc = "pwrgate_disabled : When set high, idle-based power gating is disabled"; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_hqm_cdc_control.internal_f[18:18]";} PWRGATE_DISABLED[18:18] = 1'h0;
      field { name = "Clkgate_disabled"; desc = "clkgate_disabled : Disables any clock gating due to idle conditions "; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_hqm_cdc_control.internal_f[17:17]";} CLKGATE_DISABLED[17:17] = 1'h0;
      field { name = "Clkreq_ctl_disabled"; desc = "clkreq_ctl_disabled : When set high, this prevents the CDC from deasserting `clkreq' due to idle conditions"; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_hqm_cdc_control.internal_f[16:16]";} CLKREQ_CTL_DISABLED[16:16] = 1'h0;
      field { name = "Clkgate_holdoff"; desc = "clkgate_holdoff : Minimum time from the CDC detects all clock reqs deasserting until gclock is gated.  The actual count is 2^value"; fieldwidth = 4;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_hqm_cdc_control.internal_f[15:12]";} CLKGATE_HOLDOFF[15:12] = 4'h4;
      field { name = "Pwrgate_holdoff"; desc = "pwrgate_holdoff : Time from gating gclock until the CDC will start the lock entry and allow power gating. Used only when power gating is enabled (pwrgate_disabled=0).  The actual count is 2^value "; fieldwidth = 4;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_hqm_cdc_control.internal_f[11:8]";} PWRGATE_HOLDOFF[11:8] = 4'h4;
      field { name = "Clkreq_holdoff"; desc = "clkreq_holdoff : Time from locking the domain and preparing for power gating until the CDC will de-assert clkreq.  Used only when power gating is enabled (pwrgate_disabled=0) and cfg_clkreq_ctl_disabled=0.  The actual count is 2^value "; fieldwidth = 4;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_hqm_cdc_control.internal_f[7:4]";} CLKREQ_HOLDOFF[7:4] = 4'h4;
      field { name = "Clkreq_syncoff_holdoff"; desc = "clkreq_syncoff_holdoff : Time from gating gclock until the CDC will de-assert clkreq (with synchronous ISM wake detection). Used only when power gating is disabled (pwrgate_disabled=1) and cfg_clkreq_ctl_disabled=0.  The actual count is 2^value"; fieldwidth = 4;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_hqm_cdc_control.internal_f[3:0]";} CLKREQ_SYNCOFF_HOLDOFF[3:0] = 4'h4;
};
reg cfg_diagnostic_idle_status_r {
      donttest = true;
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      shared;
      HqmClassification="STATUS_REG_NA_1";
      name = "Cfg Diagnostic Status";
      desc = "Status of AW Int Serializer, HQM Core Unit PipeIdles and Unit Idles";
      regwidth = 32;
      HandCoded=true;
      field { name = "Hqm Func Idle"; desc = "Idle status excluding internal Master activity. For S/W Polling.";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_idle_status.status[31:31]";} HQM_FUNC_IDLE[31:31] = 1'b1 ; 
      // [30:29]
      field { name = "Mstr Proc Idle Masked"; desc = "PMSM!=RUN gates the hqm_proc_master's idle.  This version is used in the hqm_proc_idle.";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_idle_status.status[28:28]";} MSTR_PROC_IDLE_MASKED[28:28] = 1'b1 ;
      field { name = "Mstr Proc Idle"; desc = "True idle status from the hqm_proc_master block (alarms, resets).";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_idle_status.status[27:27]";} MSTR_PROC_IDLE[27:27] = 1'b1 ;
      field { name = "Mstr Flr Clkreq B"; desc = "Clock request for PM FLR Unit. 1: PM FLR Unit S.M. is idle and no FLR triggers have been received. 0: FLR in progress.";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_idle_status.status[26:26]";} MSTR_FLR_CLKREQ_B[26:26] = 1'b1 ;
      field { name = "Mstr Cfg Mstr Idle"; desc = "Master has no active internal requests.";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_idle_status.status[25:25]";} MSTR_CFG_MSTR_IDLE[25:25] = 1'b0 ;
      field { name = "Mstr Cfg Ring Idle"; desc = "Master has no acitve Cfg Ring requests.";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_idle_status.status[24:24]";} MSTR_CFG_RING_IDLE[24:24] = 1'b1 ;
      // [23:20]
      field { name = "Sys Unit Idle"; desc = "SYS Unit Idle. mstr_unit_idle[9]";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_idle_status.status[19:19]";} SYS_UNIT_IDLE[19:19] = 1'b1 ;
      field { name = "Aqed Unit Idle"; desc = "AQED Unit Idle. mstr_unit_idle[8]";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_idle_status.status[18:18]";} AQED_UNIT_IDLE[18:18] = 1'b1 ;
      field { name = "Dqed Unit Idle"; desc = "DQED Unit Idle. mstr_unit_idle[7]";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_idle_status.status[17:17]";} DQED_UNIT_IDLE[17:17] = 1'b1 ;
      field { name = "Qed Unit Idle"; desc = "QED Unit Idle. mstr_unit_idle[6]";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_idle_status.status[16:16]";} QED_UNIT_IDLE[16:16] = 1'b1 ;
      field { name = "Dp Unit Idle"; desc = "DP Unit Idle. mstr_unit_idle[5]";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_idle_status.status[15:15]";} DP_UNIT_IDLE[15:15] = 1'b1 ;
      field { name = "Ap Unit Idle"; desc = "AP Unit Idle. mstr_unit_idle[4]";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_idle_status.status[14:14]";} AP_UNIT_IDLE[14:14] = 1'b1 ;
      field { name = "Nalb Unit Idle"; desc = "NALB Unit Idle. mstr_unit_idle[3]";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_idle_status.status[13:13]";} NALB_UNIT_IDLE[13:13] = 1'b1 ;
      field { name = "Lsp Unit Idle"; desc = "LSP Unit Idle. mstr_unit_idle[2]";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_idle_status.status[12:12]";} LSP_UNIT_IDLE[12:12] = 1'b1 ;
      field { name = "Rop Unit Idle"; desc = "ROP Unit Idle. mstr_unit_idle[1]";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_idle_status.status[11:11]";} ROP_UNIT_IDLE[11:11] = 1'b1 ;
      field { name = "Chp Unit Idle"; desc = "CHP Unit Idle. mstr_unit_idle[0]";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_idle_status.status[10:10]";} CHP_UNIT_IDLE[10:10] = 1'b1 ;
      field { name = "Sys Pipeidle"; desc = "SYS Pipe Idle. mstr_unit_pipeidle[9]";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_idle_status.status[9:9]";} SYS_PIPEIDLE[9:9] = 1'b1 ;
      field { name = "Aqed Pipeidle"; desc = "AQED Pipe Idle. mstr_unit_pipeidle[8]";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_idle_status.status[8:8]";} AQED_PIPEIDLE[8:8] = 1'b1 ;
      field { name = "Dqed Pipeidle"; desc = "DQED Pipe Idle. mstr_unit_pipeidle[7]";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_idle_status.status[7:7]";} DQED_PIPEIDLE[7:7] = 1'b1 ;
      field { name = "Qed Pipeidle"; desc = "QED Pipe Idle. mstr_unit_pipeidle[6]";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_idle_status.status[6:6]";} QED_PIPEIDLE[6:6] = 1'b1 ;
      field { name = "Dp Pipeidle"; desc = "DP Pipe Idle. mstr_unit_pipeidle[5]";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_idle_status.status[5:5]";} DP_PIPEIDLE[5:5] = 1'b1 ;
      field { name = "Ap Pipeidle"; desc = "AP Pipe Idle. mstr_unit_pipeidle[4]";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_idle_status.status[4:4]";} AP_PIPEIDLE[4:4] = 1'b1 ;
      field { name = "Nalb Pipeidle"; desc = "NALB Pipe Idle. mstr_unit_pipeidle[3]";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_idle_status.status[3:3]";} NALB_PIPEIDLE[3:3] = 1'b1 ;
      field { name = "Lsp Pipeidle"; desc = "LSP Pipe Idle. mstr_unit_pipeidle[2]";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_idle_status.status[2:2]";} LSP_PIPEIDLE[2:2] = 1'b1 ;
      field { name = "Rop Pipeidle"; desc = "ROP Pipe Idle. mstr_unit_pipeidle[1]";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_idle_status.status[1:1]";} ROP_PIPEIDLE[1:1] = 1'b1 ;
      field { name = "Chp Pipeidle"; desc = "CHP Pipe Idle. mstr_unit_pipeidle[0]";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_idle_status.status[0:0]";} CHP_PIPEIDLE[0:0] = 1'b1 ;
};
reg cfg_mstr_internal_timeout_r {
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="SURVIVE_REG_NA_1";
      name = "Cfg Unit Timeout";
      desc = "Non-default settings may cause UNDEFINED behavior.Config timeout specific to each sub module";
      HandCoded=true;
      regwidth=32;
      field { name = "Cfg Timeout Enable";    desc = "sub module config timeout enable";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_mstr_internal_timeout.internal_f[31:31]";} ENABLE[31:31] = 1'h1;
      field { name = "Rsvz0";    desc = "rsvz0";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_mstr_internal_timeout.internal_f[30:16]";} RSVZ0[30:16] = 15'h0;
      field { name = "Cfg Timeout Threshold";    desc = "sub module config timeout threshold.";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_mstr_internal_timeout.internal_f[15:5]";} THRESHOLD[15:5] = 11'h7ff;
      field { name = "Cfg Timeout Multiplier";   desc = "Lowest 5 bits of 16 bit timeout are fixed. Total timeout cannot be less than 32 clks.";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_mstr_internal_timeout.internal_f[4:0]";} MULTIPLIER[4:0] = 5'h1f;
};
reg cfg_ts_control_r {
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      shared;
      HqmClassification="CONFIG_REG_NA_1";
      name="Cfg Ts Control";
      desc="timestamp divide control";
      HandCoded=true;
      regwidth=32;
      field { name = "Rsvz0"; desc = "rsvz0"; fieldwidth = 16;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_ts_control.internal_f[31:16]";} RSVZ0[31:16] = 16'h0;
      field { name = "Cfg_ts_div"; desc = "timestamp divide"; fieldwidth = 16;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_ts_control.internal_f[15:0]";} CFG_TS_DIV[15:0] = 16'h0; 
};
reg cfg_master_ctl_r {
      donttest = true;
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      HqmClassification="SURVIVE_REG_NA_1";
      name="Cfg Master Ctl";
      desc="Non-default settings may cause UNDEFINED behavior.Control Register on Side Reset for HQM Master, accessible via sideband.";
      HandCoded=true;
      regwidth=32;
      field { name = "Rsvz0"; fieldwidth = 15; desc = "rsvz0";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; } RSVZ0[31:17]=15'h0; 
      field { name = "Override_clk_gate"; fieldwidth = 1; desc = "0: No affect. 1: Force hqm_clk_ungate to 1.";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; } OVERRIDE_CLK_GATE[16:16]=1'h0; 
      field { name = "Pwrgate_pmc_wake"; fieldwidth = 1; desc = " 0: No affect. 1: Force cdc pwrgate_pmc_wake to 1. ";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; } PWRGATE_PMC_WAKE[15:15]=1'h0; 
      field { name = "Rsvz1"; fieldwidth = 3; desc = "rsvz1";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; } RSVZ1[14:12]=3'h0; 
      field { name = "Overide_clk_switch_control"; fieldwidth = 3; desc = " 0: No affect.  1: hqm_clk OFF. 2: No affect. 3: hqm_clk 1X. 4: No affect. 5: hqm_clk 1/8X. 6: No affect. 7: hqm_clk 1X.";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; } OVERRIDE_CLK_SWITCH_CONTROL[11:9]=3'h0; 
      field { name = "Override_pmsm_pgcb_req_b"; fieldwidth = 2; desc = "0: pmsm_pgcb_req_b not modified.  1: pmsm_pgcb_req_b forced to 1'b0.  2: pmsm_pgcb_req_b not modified. 3: pmsm_pgcb_req_b forced to 1'b1. ";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; } OVERRIDE_PMSM_PGCB_REQ_B[8:7]=2'h0; 
      field { name = "Override_pm_cfg_control"; fieldwidth = 3; desc = "0: cfg_pm_override and cfg_pmcsr_disable not modified. 1: [cfg_pm_override, cfg_pmcsr_disable] forced to 2'b00 2: cfg_pm_override and cfg_pmcsr_disable not modified. 3: [cfg_pm_override, cfg_pmcsr_disable] forced to 2'b01 4: cfg_pm_override and cfg_pmcsr_disable not modified. 5: [cfg_pm_override, cfg_pmcsr_disable] forced to 2'b10 6: cfg_pm_override and cfg_pmcsr_disable not modified. 7: [cfg_pm_override, cfg_pmcsr_disable] forced to 2'b11 ";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; } OVERRIDE_PM_CFG_CONTROL[6:4]=3'h0; 
      field { name = "Overide_fet_en_b"; fieldwidth = 2; desc = " 0: pgcb_pmc_pg_req_b to pmc_pgcb_fet_enb behavior not modified.  1: pmc_pgcb_fet_en_b forced to 1 2: pgcb_pmc_pg_req_b to pmc_pgcb_fet_en_b behavior not modified.  3: pmc_pgcb_fet_en_b forced to 0 ";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; } OVERRIDE_FET_EN_B[3:2]=2'h0; 
      field { name = "Override_pmc_pgcb_ack_b"; fieldwidth = 2; desc = "0: pmc_pgcb_ack_b behavior is not modified. 1: pmc_pgcb_ack_b behavior is forced to 1. 2: pmc_pgcb_ack_b behavior is not modified. 3: pmc_pgcb_ack_b behavior is forced to 0.";  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RW"; } OVERRIDE_PMC_PGCB_ACK_B[1:0] = 2'h0;
};
reg cfg_diagnostic_heartbeat_r {
      donttest = true;
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      shared;
      HqmClassification="STATUS_REG_NA_1";
      name="Cfg Diagnostic Heartbeat";
      desc="Status Register showing Hqm Master Activity";
      HandCoded=true;
      regwidth=32;
      field { name = "Constant"; desc = "Constant Value."; fieldwidth = 4;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_heartbeat.status[31:28]";} CONSTANT[31:28] = 4'hc; 
      field { name = "Pgcb Clk"; desc = "pgcb_clk activity."; fieldwidth = 4;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_heartbeat.status[27:24]";} PGCB_CLK[27:24] = 4'h0; 
      field { name = "Hqm Cdc Clk"; desc = "hqm_cdc_clk activity."; fieldwidth = 4;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_heartbeat.status[23:20]";} HQM_CDC_CLK[23:20] = 4'h0; 
      field { name = "Hqm Inp Gated Clk"; desc = "hqm_inp_gated_clk activity."; fieldwidth = 4;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_heartbeat.status[19:16]";} HQM_INP_GATED_CLK[19:16] = 4'h0; 
      field { name = "Flr Triggered"; desc = "flr_triggered_activity."; fieldwidth = 4;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_heartbeat.status[15:12]";} FLR_TRIGGERED[15:12] = 4'h0; 
      field { name = "Rsvz0"; desc = "rsvz0"; fieldwidth = 4;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_heartbeat.status[11:8]";} RSVZ0[11:8] = 4'h0; 
      field { name = "Hqm Flr Prep"; desc = "hqm_flr_prep activity."; fieldwidth = 4;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_heartbeat.status[7:4]";} HQM_FLR_PREP[7:4] = 4'h1; 
      field { name = "Hqm Gated Rst B"; desc = "hqm_gated_rst_b activity."; fieldwidth = 4;  IntelRsvd=false; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_heartbeat.status[3:0]";} HQM_GATED_RST_B[3:0] = 4'h0; 
};
reg cfg_diagnostic_proc_lcb_status_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="STATUS_REG_NA_1";
      name="Cfg Diagnostic Proc Lcb Status_r";
      desc="Proc PAR's LCB enable status (pre rptr flop)";
      HandCoded=true;
      regwidth=32;
      field { name = "Sys Lcb Enable"; desc = "local hqm_clk enable."; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_proc_lcb_status.status[9:9]";} SYS_LCB_ENABLE[9:9] = 1'h0; 
      field { name = "Aqed Lcb Enable"; desc = "local hqm_clk enable."; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_proc_lcb_status.status[8:8]";} AQED_LCB_ENABLE[8:8] = 1'h0; 
      field { name = "Dqed Lcb Enable"; desc = "local hqm_clk enable."; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_proc_lcb_status.status[7:7]";} DQED_LCB_ENABLE[7:7] = 1'h0; 
      field { name = "Qed Lcb Enable"; desc = "local hqm_clk enable."; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_proc_lcb_status.status[6:6]";} QED_LCB_ENABLE[6:6] = 1'h0; 
      field { name = "Dp Lcb Enable"; desc = "local hqm_clk enable."; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_proc_lcb_status.status[5:5]";} DP_LCB_ENABLE[5:5] = 1'h0; 
      field { name = "Ap Lcb Enable"; desc = "local hqm_clk enable."; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_proc_lcb_status.status[4:4]";} AP_LCB_ENABLE[4:4] = 1'h0; 
      field { name = "Nalb Lcb Enable"; desc = "local hqm_clk enable."; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_proc_lcb_status.status[3:3]";} NALB_LCB_ENABLE[3:3] = 1'h0; 
      field { name = "Lsp Lcb Enable"; desc = "local hqm_clk enable."; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_proc_lcb_status.status[2:2]";} LSP_LCB_ENABLE[2:2] = 1'h0; 
      field { name = "Rop Lcb Enable"; desc = "local hqm_clk enable."; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_proc_lcb_status.status[1:1]";} ROP_LCB_ENABLE[1:1] = 1'h0; 
      field { name = "Chp Lcb Enable"; desc = "local hqm_clk enable."; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim.i_hqm_mstr_target_cfg_diagnostic_proc_lcb_status.status[0:0]";} CHP_LCB_ENABLE[0:0] = 1'h0; 
};
