{"vcs1":{"timestamp_begin":1735216964.163037565, "rt":1.82, "ut":0.78, "st":0.32}}
{"vcselab":{"timestamp_begin":1735216966.076485102, "rt":0.98, "ut":0.32, "st":0.15}}
{"link":{"timestamp_begin":1735216967.127988100, "rt":0.40, "ut":0.17, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735216963.338103850}
{"VCS_COMP_START_TIME": 1735216963.338103850}
{"VCS_COMP_END_TIME": 1735216969.506422892}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331892}}
{"stitch_vcselab": {"peak_mem": 223360}}
