#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000024708cbf5f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000024708cc1fc0 .scope module, "rv32i_sc_tb" "rv32i_sc_tb" 3 1;
 .timescale 0 0;
v0000024708d2b3c0_0 .net "DataAdr", 31 0, v0000024708d14880_0;  1 drivers
v0000024708d2aec0_0 .net "MemWrite", 0 0, v0000024708d0f1e0_0;  1 drivers
v0000024708d2a380_0 .net "WriteData", 31 0, L_0000024708d2bfa0;  1 drivers
v0000024708d2a240_0 .var "clk", 0 0;
v0000024708d29980_0 .var "reset", 0 0;
E_0000024708cb38b0 .event negedge, v0000024708cab8e0_0;
S_0000024708c51790 .scope module, "dut" "top" 3 8, 4 1 0, S_0000024708cc1fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0000024708d24ee0_0 .net "DataAdr", 31 0, v0000024708d14880_0;  alias, 1 drivers
v0000024708d24f80_0 .net "Instr", 31 0, L_0000024708c9cc70;  1 drivers
v0000024708d25160_0 .net "MemWrite", 0 0, v0000024708d0f1e0_0;  alias, 1 drivers
v0000024708d255c0_0 .net "PC", 31 0, v0000024708d13f20_0;  1 drivers
v0000024708d25660_0 .net "ReadData", 31 0, L_0000024708c9cf10;  1 drivers
v0000024708d13090_0 .net "WriteData", 31 0, L_0000024708d2bfa0;  alias, 1 drivers
v0000024708d2a1a0_0 .net "clk", 0 0, v0000024708d2a240_0;  1 drivers
v0000024708d2b820_0 .net "rst_n", 0 0, v0000024708d29980_0;  1 drivers
S_0000024708c51920 .scope module, "dmem" "dmem" 4 12, 5 1 0, S_0000024708c51790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0000024708c9cf10 .functor BUFZ 32, L_0000024708d89600, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024708cabb60_0 .net *"_ivl_0", 31 0, L_0000024708d89600;  1 drivers
v0000024708cab480_0 .net *"_ivl_3", 29 0, L_0000024708d8af00;  1 drivers
v0000024708cab520_0 .net "a", 31 0, v0000024708d14880_0;  alias, 1 drivers
v0000024708cab8e0_0 .net "clk", 0 0, v0000024708d2a240_0;  alias, 1 drivers
v0000024708cab980 .array "mem", 0 63, 31 0;
v0000024708cabc00_0 .net "rd", 31 0, L_0000024708c9cf10;  alias, 1 drivers
v0000024708cabca0_0 .net "wd", 31 0, L_0000024708d2bfa0;  alias, 1 drivers
v0000024708cabde0_0 .net "we", 0 0, v0000024708d0f1e0_0;  alias, 1 drivers
E_0000024708cb38f0 .event posedge, v0000024708cab8e0_0;
L_0000024708d89600 .array/port v0000024708cab980, L_0000024708d8af00;
L_0000024708d8af00 .part v0000024708d14880_0, 2, 30;
S_0000024708c4e2f0 .scope module, "imem" "imem" 4 10, 6 1 0, S_0000024708c51790;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0000024708c9cc70 .functor BUFZ 32, L_0000024708d8b180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024708cabf20_0 .net *"_ivl_0", 31 0, L_0000024708d8b180;  1 drivers
v0000024708c8cdc0_0 .net *"_ivl_3", 29 0, L_0000024708d8b540;  1 drivers
v0000024708c94ec0_0 .net "a", 31 0, v0000024708d13f20_0;  alias, 1 drivers
v0000024708d0fbe0 .array "mem", 0 63, 31 0;
v0000024708d10040_0 .net "rd", 31 0, L_0000024708c9cc70;  alias, 1 drivers
L_0000024708d8b180 .array/port v0000024708d0fbe0, L_0000024708d8b540;
L_0000024708d8b540 .part v0000024708d13f20_0, 2, 30;
S_0000024708c4e480 .scope module, "rvsingle" "rv32i_sc" 4 7, 7 1 0, S_0000024708c51790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "ReadData";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 32 "PC";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 32 "ALUResult";
    .port_info 7 /OUTPUT 32 "WriteData";
v0000024708d243a0_0 .net "ALUControl", 3 0, v0000024708d10900_0;  1 drivers
v0000024708d25fc0_0 .net "ALUResult", 31 0, v0000024708d14880_0;  alias, 1 drivers
v0000024708d24c60_0 .net "ALUSrcA", 0 0, v0000024708d10f40_0;  1 drivers
v0000024708d252a0_0 .net "ALUSrcB", 0 0, v0000024708d10a40_0;  1 drivers
v0000024708d25a20_0 .net "ImmSrc", 2 0, v0000024708d0fc80_0;  1 drivers
v0000024708d25200_0 .net "LoadExtSrc", 2 0, L_0000024708c9d7d0;  1 drivers
v0000024708d25b60_0 .net "MemWrite", 0 0, v0000024708d0f1e0_0;  alias, 1 drivers
v0000024708d24e40_0 .net "NEG", 0 0, L_0000024708c9d840;  1 drivers
v0000024708d246c0_0 .net "NEGU", 0 0, L_0000024708c9dae0;  1 drivers
v0000024708d25520_0 .net "PC", 31 0, v0000024708d13f20_0;  alias, 1 drivers
v0000024708d25340_0 .net "PCSrc", 1 0, L_0000024708d298e0;  1 drivers
v0000024708d24760_0 .net "ReadData", 31 0, L_0000024708c9cf10;  alias, 1 drivers
v0000024708d25480_0 .net "RegWrite", 0 0, v0000024708d10680_0;  1 drivers
v0000024708d24a80_0 .net "ResultSrc", 1 0, v0000024708d10ea0_0;  1 drivers
v0000024708d24b20_0 .net "WriteData", 31 0, L_0000024708d2bfa0;  alias, 1 drivers
v0000024708d248a0_0 .net "Zero", 0 0, L_0000024708d8b0e0;  1 drivers
v0000024708d249e0_0 .net "clk", 0 0, v0000024708d2a240_0;  alias, 1 drivers
v0000024708d24d00_0 .net "instr", 31 0, L_0000024708c9cc70;  alias, 1 drivers
v0000024708d253e0_0 .net "rst_n", 0 0, v0000024708d29980_0;  alias, 1 drivers
L_0000024708d292a0 .part L_0000024708c9cc70, 0, 7;
L_0000024708d293e0 .part L_0000024708c9cc70, 12, 3;
L_0000024708d2ad80 .part L_0000024708c9cc70, 30, 1;
S_0000024708c43ec0 .scope module, "c" "controller" 7 16, 8 1 0, S_0000024708c4e480;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7_5";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /INPUT 1 "NEG";
    .port_info 5 /INPUT 1 "NEGU";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 3 "ImmSrc";
    .port_info 8 /OUTPUT 1 "ALUSrcB";
    .port_info 9 /OUTPUT 1 "ALUSrcA";
    .port_info 10 /OUTPUT 1 "MemWrite";
    .port_info 11 /OUTPUT 2 "ResultSrc";
    .port_info 12 /OUTPUT 2 "PCSrc";
    .port_info 13 /OUTPUT 4 "ALUControl";
    .port_info 14 /OUTPUT 3 "LoadExtSrc";
L_0000024708c9cb90 .functor AND 1, v0000024708d10e00_0, v0000024708d107c0_0, C4<1>, C4<1>;
L_0000024708c9d7d0 .functor BUFZ 3, L_0000024708d293e0, C4<000>, C4<000>, C4<000>;
v0000024708d10220_0 .net "ALUControl", 3 0, v0000024708d10900_0;  alias, 1 drivers
v0000024708d0f280_0 .net "ALUOp", 1 0, v0000024708d109a0_0;  1 drivers
v0000024708d0f820_0 .net "ALUSrcA", 0 0, v0000024708d10f40_0;  alias, 1 drivers
v0000024708d10cc0_0 .net "ALUSrcB", 0 0, v0000024708d10a40_0;  alias, 1 drivers
v0000024708d0fb40_0 .net "Branch", 0 0, v0000024708d10e00_0;  1 drivers
v0000024708d10360_0 .net "Branch_Taken", 0 0, v0000024708d107c0_0;  1 drivers
v0000024708d10540_0 .net "ImmSrc", 2 0, v0000024708d0fc80_0;  alias, 1 drivers
v0000024708d0f320_0 .net "Jalr", 0 0, v0000024708d104a0_0;  1 drivers
v0000024708d0faa0_0 .net "Jump", 0 0, v0000024708d10860_0;  1 drivers
v0000024708d10d60_0 .net "LoadExtSrc", 2 0, L_0000024708c9d7d0;  alias, 1 drivers
v0000024708d10fe0_0 .net "MemWrite", 0 0, v0000024708d0f1e0_0;  alias, 1 drivers
v0000024708d0f460_0 .net "NEG", 0 0, L_0000024708c9d840;  alias, 1 drivers
v0000024708d0fdc0_0 .net "NEGU", 0 0, L_0000024708c9dae0;  alias, 1 drivers
v0000024708d0fd20_0 .net "PCSrc", 1 0, L_0000024708d298e0;  alias, 1 drivers
v0000024708d0fe60_0 .net "RegWrite", 0 0, v0000024708d10680_0;  alias, 1 drivers
v0000024708d10720_0 .net "ResultSrc", 1 0, v0000024708d10ea0_0;  alias, 1 drivers
v0000024708d0f640_0 .net "Zero", 0 0, L_0000024708d8b0e0;  alias, 1 drivers
L_0000024708d2d330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024708d10ae0_0 .net/2u *"_ivl_10", 1 0, L_0000024708d2d330;  1 drivers
v0000024708d10b80_0 .net *"_ivl_12", 1 0, L_0000024708d2b460;  1 drivers
v0000024708d0f500_0 .net *"_ivl_14", 1 0, L_0000024708d2ac40;  1 drivers
v0000024708d0f8c0_0 .net *"_ivl_2", 0 0, L_0000024708c9cb90;  1 drivers
L_0000024708d2d258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000024708d0f6e0_0 .net/2u *"_ivl_4", 1 0, L_0000024708d2d258;  1 drivers
L_0000024708d2d2a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000024708d0f780_0 .net/2u *"_ivl_6", 1 0, L_0000024708d2d2a0;  1 drivers
L_0000024708d2d2e8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000024708d0f960_0 .net/2u *"_ivl_8", 1 0, L_0000024708d2d2e8;  1 drivers
v0000024708d0fa00_0 .net "funct3", 2 0, L_0000024708d293e0;  1 drivers
v0000024708d118d0_0 .net "funct7_5", 0 0, L_0000024708d2ad80;  1 drivers
v0000024708d12eb0_0 .net "opcode", 6 0, L_0000024708d292a0;  1 drivers
L_0000024708d2a420 .part L_0000024708d292a0, 5, 1;
L_0000024708d2b460 .functor MUXZ 2, L_0000024708d2d330, L_0000024708d2d2e8, v0000024708d104a0_0, C4<>;
L_0000024708d2ac40 .functor MUXZ 2, L_0000024708d2b460, L_0000024708d2d2a0, v0000024708d10860_0, C4<>;
L_0000024708d298e0 .functor MUXZ 2, L_0000024708d2ac40, L_0000024708d2d258, L_0000024708c9cb90, C4<>;
S_0000024708c44050 .scope module, "ad" "alu_decoder" 8 27, 9 1 0, S_0000024708c43ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "op5";
    .port_info 3 /INPUT 1 "funct7_5";
    .port_info 4 /OUTPUT 4 "ALUControl";
v0000024708d10900_0 .var "ALUControl", 3 0;
v0000024708d10400_0 .net "ALUOp", 1 0, v0000024708d109a0_0;  alias, 1 drivers
v0000024708d0f3c0_0 .net "funct3", 2 0, L_0000024708d293e0;  alias, 1 drivers
v0000024708d102c0_0 .net "funct7_5", 0 0, L_0000024708d2ad80;  alias, 1 drivers
v0000024708d0ff00_0 .net "op5", 0 0, L_0000024708d2a420;  1 drivers
v0000024708d11080_0 .net "op5func7_5_concat", 1 0, L_0000024708d2a9c0;  1 drivers
E_0000024708cb41f0 .event anyedge, v0000024708d10400_0, v0000024708d0f3c0_0, v0000024708d11080_0, v0000024708d102c0_0;
L_0000024708d2a9c0 .concat [ 1 1 0 0], L_0000024708d2ad80, L_0000024708d2a420;
S_0000024708c3da00 .scope module, "bl" "branch_logic" 8 30, 10 1 0, S_0000024708c43ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "funct3";
    .port_info 1 /INPUT 1 "Zero";
    .port_info 2 /INPUT 1 "NEG";
    .port_info 3 /INPUT 1 "NEGU";
    .port_info 4 /OUTPUT 1 "Branch_Taken";
v0000024708d107c0_0 .var "Branch_Taken", 0 0;
v0000024708d10c20_0 .net "NEG", 0 0, L_0000024708c9d840;  alias, 1 drivers
v0000024708d0f5a0_0 .net "NEGU", 0 0, L_0000024708c9dae0;  alias, 1 drivers
v0000024708d105e0_0 .net "Zero", 0 0, L_0000024708d8b0e0;  alias, 1 drivers
v0000024708d0ffa0_0 .net "funct3", 2 0, L_0000024708d293e0;  alias, 1 drivers
v0000024708d100e0_0 .net "funct3_lsb", 0 0, L_0000024708d2b8c0;  1 drivers
E_0000024708cb4330/0 .event anyedge, v0000024708d0f3c0_0, v0000024708d105e0_0, v0000024708d100e0_0, v0000024708d10c20_0;
E_0000024708cb4330/1 .event anyedge, v0000024708d0f5a0_0;
E_0000024708cb4330 .event/or E_0000024708cb4330/0, E_0000024708cb4330/1;
L_0000024708d2b8c0 .part L_0000024708d293e0, 0, 1;
S_0000024708c3db90 .scope module, "md" "main_decoder" 8 24, 11 1 0, S_0000024708c43ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 3 "ImmSrc";
    .port_info 3 /OUTPUT 1 "ALUSrcB";
    .port_info 4 /OUTPUT 1 "ALUSrcA";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 2 "ResultSrc";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 2 "ALUOp";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /OUTPUT 1 "Jalr";
v0000024708d109a0_0 .var "ALUOp", 1 0;
v0000024708d10f40_0 .var "ALUSrcA", 0 0;
v0000024708d10a40_0 .var "ALUSrcB", 0 0;
v0000024708d10e00_0 .var "Branch", 0 0;
v0000024708d0fc80_0 .var "ImmSrc", 2 0;
v0000024708d104a0_0 .var "Jalr", 0 0;
v0000024708d10860_0 .var "Jump", 0 0;
v0000024708d0f1e0_0 .var "MemWrite", 0 0;
v0000024708d10680_0 .var "RegWrite", 0 0;
v0000024708d10ea0_0 .var "ResultSrc", 1 0;
v0000024708d10180_0 .net "opcode", 6 0, L_0000024708d292a0;  alias, 1 drivers
E_0000024708cb3a70 .event anyedge, v0000024708d10180_0;
S_0000024708c39130 .scope module, "dp" "datapath" 7 20, 12 1 0, S_0000024708c4e480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 3 "ImmSrc";
    .port_info 5 /INPUT 1 "ALUSrcB";
    .port_info 6 /INPUT 1 "ALUSrcA";
    .port_info 7 /INPUT 2 "ResultSrc";
    .port_info 8 /INPUT 2 "PCSrc";
    .port_info 9 /INPUT 32 "ReadData";
    .port_info 10 /INPUT 4 "ALUControl";
    .port_info 11 /INPUT 3 "LoadExtSrc";
    .port_info 12 /OUTPUT 32 "PC";
    .port_info 13 /OUTPUT 1 "Zero";
    .port_info 14 /OUTPUT 1 "NEGU";
    .port_info 15 /OUTPUT 1 "NEG";
    .port_info 16 /OUTPUT 32 "ALUResult";
    .port_info 17 /OUTPUT 32 "WriteData";
v0000024708d230b0_0 .net "ALUControl", 3 0, v0000024708d10900_0;  alias, 1 drivers
v0000024708d23150_0 .net "ALUResult", 31 0, v0000024708d14880_0;  alias, 1 drivers
v0000024708d233d0_0 .net "ALUSrcA", 0 0, v0000024708d10f40_0;  alias, 1 drivers
v0000024708d23470_0 .net "ALUSrcB", 0 0, v0000024708d10a40_0;  alias, 1 drivers
v0000024708d23650_0 .net "DataExt", 31 0, L_0000024708d8b900;  1 drivers
v0000024708d25c00_0 .net "ImmSrc", 2 0, v0000024708d0fc80_0;  alias, 1 drivers
v0000024708d25700_0 .net "LoadExtSrc", 2 0, L_0000024708c9d7d0;  alias, 1 drivers
v0000024708d25020_0 .net "NEG", 0 0, L_0000024708c9d840;  alias, 1 drivers
v0000024708d24da0_0 .net "NEGU", 0 0, L_0000024708c9dae0;  alias, 1 drivers
v0000024708d24260_0 .net "PC", 31 0, v0000024708d13f20_0;  alias, 1 drivers
v0000024708d25ca0_0 .net "PCNext", 31 0, L_0000024708d2c180;  1 drivers
v0000024708d258e0_0 .net "PCPlus4", 31 0, L_0000024708d29c00;  1 drivers
v0000024708d25d40_0 .net "PCSrc", 1 0, L_0000024708d298e0;  alias, 1 drivers
v0000024708d25f20_0 .net "PCTarget", 31 0, L_0000024708d2b1e0;  1 drivers
v0000024708d25de0_0 .net "RD1", 31 0, L_0000024708d2b640;  1 drivers
v0000024708d244e0_0 .net "ReadData", 31 0, L_0000024708c9cf10;  alias, 1 drivers
v0000024708d24580_0 .net "RegWrite", 0 0, v0000024708d10680_0;  alias, 1 drivers
v0000024708d24620_0 .net "Result", 31 0, L_0000024708d2bf00;  1 drivers
v0000024708d24bc0_0 .net "ResultSrc", 1 0, v0000024708d10ea0_0;  alias, 1 drivers
v0000024708d25ac0_0 .net "SrcA", 31 0, L_0000024708d2bbe0;  1 drivers
v0000024708d24440_0 .net "SrcB", 31 0, L_0000024708d2cf40;  1 drivers
v0000024708d24940_0 .net "WriteData", 31 0, L_0000024708d2bfa0;  alias, 1 drivers
v0000024708d24800_0 .net "Zero", 0 0, L_0000024708d8b0e0;  alias, 1 drivers
v0000024708d257a0_0 .net *"_ivl_1", 30 0, L_0000024708d2a740;  1 drivers
L_0000024708d2d378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024708d25840_0 .net/2u *"_ivl_2", 0 0, L_0000024708d2d378;  1 drivers
v0000024708d25980_0 .net "clk", 0 0, v0000024708d2a240_0;  alias, 1 drivers
v0000024708d24300_0 .net "immext", 31 0, L_0000024708d2a100;  1 drivers
v0000024708d26060_0 .net "instr", 31 0, L_0000024708c9cc70;  alias, 1 drivers
v0000024708d250c0_0 .net "masked_pc", 31 0, L_0000024708d2b960;  1 drivers
v0000024708d26100_0 .net "rst_n", 0 0, v0000024708d29980_0;  alias, 1 drivers
L_0000024708d2a740 .part v0000024708d14880_0, 1, 31;
L_0000024708d2b960 .concat [ 1 31 0 0], L_0000024708d2d378, L_0000024708d2a740;
L_0000024708d2b280 .part L_0000024708c9cc70, 7, 25;
L_0000024708d2d080 .part L_0000024708c9cc70, 15, 5;
L_0000024708d2cc20 .part L_0000024708c9cc70, 20, 5;
L_0000024708d2cea0 .part L_0000024708c9cc70, 7, 5;
L_0000024708d8aaa0 .part v0000024708d14880_0, 0, 2;
S_0000024708c392c0 .scope module, "ImmExt" "imm_extend" 12 28, 13 1 0, S_0000024708c39130;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "in";
    .port_info 1 /INPUT 3 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ImmExt";
v0000024708d125f0_0 .net "ImmExt", 31 0, L_0000024708d2a100;  alias, 1 drivers
v0000024708d12c30_0 .net "ImmSrc", 2 0, v0000024708d0fc80_0;  alias, 1 drivers
v0000024708d129b0_0 .net *"_ivl_11", 0 0, L_0000024708d29a20;  1 drivers
v0000024708d11970_0 .net *"_ivl_13", 5 0, L_0000024708d29ac0;  1 drivers
v0000024708d113d0_0 .net *"_ivl_15", 3 0, L_0000024708d29e80;  1 drivers
L_0000024708d2d408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024708d111f0_0 .net/2u *"_ivl_16", 0 0, L_0000024708d2d408;  1 drivers
v0000024708d11330_0 .net *"_ivl_21", 0 0, L_0000024708d29340;  1 drivers
v0000024708d116f0_0 .net *"_ivl_23", 7 0, L_0000024708d2a7e0;  1 drivers
v0000024708d11290_0 .net *"_ivl_25", 0 0, L_0000024708d2a4c0;  1 drivers
v0000024708d115b0_0 .net *"_ivl_27", 9 0, L_0000024708d29480;  1 drivers
L_0000024708d2d450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024708d11f10_0 .net/2u *"_ivl_28", 0 0, L_0000024708d2d450;  1 drivers
v0000024708d124b0_0 .net *"_ivl_3", 6 0, L_0000024708d2ba00;  1 drivers
v0000024708d122d0_0 .net *"_ivl_33", 19 0, L_0000024708d2b000;  1 drivers
L_0000024708d2d498 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000024708d11a10_0 .net/2u *"_ivl_36", 2 0, L_0000024708d2d498;  1 drivers
v0000024708d11650_0 .net *"_ivl_38", 0 0, L_0000024708d2b5a0;  1 drivers
v0000024708d12370_0 .net *"_ivl_41", 0 0, L_0000024708d29520;  1 drivers
v0000024708d120f0_0 .net *"_ivl_42", 19 0, L_0000024708d295c0;  1 drivers
v0000024708d12f50_0 .net *"_ivl_44", 31 0, L_0000024708d2b6e0;  1 drivers
L_0000024708d2d4e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000024708d12a50_0 .net/2u *"_ivl_46", 2 0, L_0000024708d2d4e0;  1 drivers
v0000024708d12b90_0 .net *"_ivl_48", 0 0, L_0000024708d29b60;  1 drivers
v0000024708d11470_0 .net *"_ivl_5", 4 0, L_0000024708d2b500;  1 drivers
v0000024708d12ff0_0 .net *"_ivl_51", 0 0, L_0000024708d2ace0;  1 drivers
v0000024708d11790_0 .net *"_ivl_52", 19 0, L_0000024708d2af60;  1 drivers
v0000024708d11830_0 .net *"_ivl_54", 31 0, L_0000024708d29fc0;  1 drivers
L_0000024708d2d528 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000024708d12230_0 .net/2u *"_ivl_56", 2 0, L_0000024708d2d528;  1 drivers
v0000024708d11510_0 .net *"_ivl_58", 0 0, L_0000024708d29660;  1 drivers
v0000024708d11c90_0 .net *"_ivl_61", 0 0, L_0000024708d29700;  1 drivers
v0000024708d12910_0 .net *"_ivl_62", 18 0, L_0000024708d2a880;  1 drivers
v0000024708d11fb0_0 .net *"_ivl_64", 31 0, L_0000024708d2b0a0;  1 drivers
L_0000024708d2d570 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000024708d11ab0_0 .net/2u *"_ivl_66", 2 0, L_0000024708d2d570;  1 drivers
v0000024708d11dd0_0 .net *"_ivl_68", 0 0, L_0000024708d297a0;  1 drivers
v0000024708d11b50_0 .net *"_ivl_71", 0 0, L_0000024708d29ca0;  1 drivers
v0000024708d11bf0_0 .net *"_ivl_72", 10 0, L_0000024708d2aa60;  1 drivers
v0000024708d12190_0 .net *"_ivl_74", 31 0, L_0000024708d2a060;  1 drivers
L_0000024708d2d5b8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000024708d11d30_0 .net/2u *"_ivl_76", 11 0, L_0000024708d2d5b8;  1 drivers
v0000024708d11e70_0 .net *"_ivl_78", 31 0, L_0000024708d29d40;  1 drivers
v0000024708d12d70_0 .net *"_ivl_80", 31 0, L_0000024708d2a920;  1 drivers
v0000024708d12550_0 .net *"_ivl_82", 31 0, L_0000024708d2a560;  1 drivers
v0000024708d12050_0 .net *"_ivl_84", 31 0, L_0000024708d2a6a0;  1 drivers
v0000024708d12410_0 .net *"_ivl_9", 0 0, L_0000024708d2a2e0;  1 drivers
v0000024708d12af0_0 .net "immB", 12 0, L_0000024708d29840;  1 drivers
v0000024708d12870_0 .net "immI", 11 0, L_0000024708d29de0;  1 drivers
v0000024708d12690_0 .net "immJ", 20 0, L_0000024708d2a600;  1 drivers
v0000024708d12730_0 .net "immS", 11 0, L_0000024708d2aba0;  1 drivers
v0000024708d127d0_0 .net "immU", 19 0, L_0000024708d29f20;  1 drivers
v0000024708d12cd0_0 .net "in", 31 7, L_0000024708d2b280;  1 drivers
L_0000024708d29de0 .part L_0000024708d2b280, 13, 12;
L_0000024708d2ba00 .part L_0000024708d2b280, 18, 7;
L_0000024708d2b500 .part L_0000024708d2b280, 0, 5;
L_0000024708d2aba0 .concat [ 5 7 0 0], L_0000024708d2b500, L_0000024708d2ba00;
L_0000024708d2a2e0 .part L_0000024708d2b280, 24, 1;
L_0000024708d29a20 .part L_0000024708d2b280, 0, 1;
L_0000024708d29ac0 .part L_0000024708d2b280, 18, 6;
L_0000024708d29e80 .part L_0000024708d2b280, 1, 4;
LS_0000024708d29840_0_0 .concat [ 1 4 6 1], L_0000024708d2d408, L_0000024708d29e80, L_0000024708d29ac0, L_0000024708d29a20;
LS_0000024708d29840_0_4 .concat [ 1 0 0 0], L_0000024708d2a2e0;
L_0000024708d29840 .concat [ 12 1 0 0], LS_0000024708d29840_0_0, LS_0000024708d29840_0_4;
L_0000024708d29340 .part L_0000024708d2b280, 24, 1;
L_0000024708d2a7e0 .part L_0000024708d2b280, 5, 8;
L_0000024708d2a4c0 .part L_0000024708d2b280, 13, 1;
L_0000024708d29480 .part L_0000024708d2b280, 14, 10;
LS_0000024708d2a600_0_0 .concat [ 1 10 1 8], L_0000024708d2d450, L_0000024708d29480, L_0000024708d2a4c0, L_0000024708d2a7e0;
LS_0000024708d2a600_0_4 .concat [ 1 0 0 0], L_0000024708d29340;
L_0000024708d2a600 .concat [ 20 1 0 0], LS_0000024708d2a600_0_0, LS_0000024708d2a600_0_4;
L_0000024708d2b000 .part L_0000024708d2b280, 5, 20;
L_0000024708d29f20 .concat [ 20 0 0 0], L_0000024708d2b000;
L_0000024708d2b5a0 .cmp/eq 3, v0000024708d0fc80_0, L_0000024708d2d498;
L_0000024708d29520 .part L_0000024708d29de0, 11, 1;
LS_0000024708d295c0_0_0 .concat [ 1 1 1 1], L_0000024708d29520, L_0000024708d29520, L_0000024708d29520, L_0000024708d29520;
LS_0000024708d295c0_0_4 .concat [ 1 1 1 1], L_0000024708d29520, L_0000024708d29520, L_0000024708d29520, L_0000024708d29520;
LS_0000024708d295c0_0_8 .concat [ 1 1 1 1], L_0000024708d29520, L_0000024708d29520, L_0000024708d29520, L_0000024708d29520;
LS_0000024708d295c0_0_12 .concat [ 1 1 1 1], L_0000024708d29520, L_0000024708d29520, L_0000024708d29520, L_0000024708d29520;
LS_0000024708d295c0_0_16 .concat [ 1 1 1 1], L_0000024708d29520, L_0000024708d29520, L_0000024708d29520, L_0000024708d29520;
LS_0000024708d295c0_1_0 .concat [ 4 4 4 4], LS_0000024708d295c0_0_0, LS_0000024708d295c0_0_4, LS_0000024708d295c0_0_8, LS_0000024708d295c0_0_12;
LS_0000024708d295c0_1_4 .concat [ 4 0 0 0], LS_0000024708d295c0_0_16;
L_0000024708d295c0 .concat [ 16 4 0 0], LS_0000024708d295c0_1_0, LS_0000024708d295c0_1_4;
L_0000024708d2b6e0 .concat [ 12 20 0 0], L_0000024708d29de0, L_0000024708d295c0;
L_0000024708d29b60 .cmp/eq 3, v0000024708d0fc80_0, L_0000024708d2d4e0;
L_0000024708d2ace0 .part L_0000024708d2aba0, 11, 1;
LS_0000024708d2af60_0_0 .concat [ 1 1 1 1], L_0000024708d2ace0, L_0000024708d2ace0, L_0000024708d2ace0, L_0000024708d2ace0;
LS_0000024708d2af60_0_4 .concat [ 1 1 1 1], L_0000024708d2ace0, L_0000024708d2ace0, L_0000024708d2ace0, L_0000024708d2ace0;
LS_0000024708d2af60_0_8 .concat [ 1 1 1 1], L_0000024708d2ace0, L_0000024708d2ace0, L_0000024708d2ace0, L_0000024708d2ace0;
LS_0000024708d2af60_0_12 .concat [ 1 1 1 1], L_0000024708d2ace0, L_0000024708d2ace0, L_0000024708d2ace0, L_0000024708d2ace0;
LS_0000024708d2af60_0_16 .concat [ 1 1 1 1], L_0000024708d2ace0, L_0000024708d2ace0, L_0000024708d2ace0, L_0000024708d2ace0;
LS_0000024708d2af60_1_0 .concat [ 4 4 4 4], LS_0000024708d2af60_0_0, LS_0000024708d2af60_0_4, LS_0000024708d2af60_0_8, LS_0000024708d2af60_0_12;
LS_0000024708d2af60_1_4 .concat [ 4 0 0 0], LS_0000024708d2af60_0_16;
L_0000024708d2af60 .concat [ 16 4 0 0], LS_0000024708d2af60_1_0, LS_0000024708d2af60_1_4;
L_0000024708d29fc0 .concat [ 12 20 0 0], L_0000024708d2aba0, L_0000024708d2af60;
L_0000024708d29660 .cmp/eq 3, v0000024708d0fc80_0, L_0000024708d2d528;
L_0000024708d29700 .part L_0000024708d29840, 12, 1;
LS_0000024708d2a880_0_0 .concat [ 1 1 1 1], L_0000024708d29700, L_0000024708d29700, L_0000024708d29700, L_0000024708d29700;
LS_0000024708d2a880_0_4 .concat [ 1 1 1 1], L_0000024708d29700, L_0000024708d29700, L_0000024708d29700, L_0000024708d29700;
LS_0000024708d2a880_0_8 .concat [ 1 1 1 1], L_0000024708d29700, L_0000024708d29700, L_0000024708d29700, L_0000024708d29700;
LS_0000024708d2a880_0_12 .concat [ 1 1 1 1], L_0000024708d29700, L_0000024708d29700, L_0000024708d29700, L_0000024708d29700;
LS_0000024708d2a880_0_16 .concat [ 1 1 1 0], L_0000024708d29700, L_0000024708d29700, L_0000024708d29700;
LS_0000024708d2a880_1_0 .concat [ 4 4 4 4], LS_0000024708d2a880_0_0, LS_0000024708d2a880_0_4, LS_0000024708d2a880_0_8, LS_0000024708d2a880_0_12;
LS_0000024708d2a880_1_4 .concat [ 3 0 0 0], LS_0000024708d2a880_0_16;
L_0000024708d2a880 .concat [ 16 3 0 0], LS_0000024708d2a880_1_0, LS_0000024708d2a880_1_4;
L_0000024708d2b0a0 .concat [ 13 19 0 0], L_0000024708d29840, L_0000024708d2a880;
L_0000024708d297a0 .cmp/eq 3, v0000024708d0fc80_0, L_0000024708d2d570;
L_0000024708d29ca0 .part L_0000024708d2a600, 20, 1;
LS_0000024708d2aa60_0_0 .concat [ 1 1 1 1], L_0000024708d29ca0, L_0000024708d29ca0, L_0000024708d29ca0, L_0000024708d29ca0;
LS_0000024708d2aa60_0_4 .concat [ 1 1 1 1], L_0000024708d29ca0, L_0000024708d29ca0, L_0000024708d29ca0, L_0000024708d29ca0;
LS_0000024708d2aa60_0_8 .concat [ 1 1 1 0], L_0000024708d29ca0, L_0000024708d29ca0, L_0000024708d29ca0;
L_0000024708d2aa60 .concat [ 4 4 3 0], LS_0000024708d2aa60_0_0, LS_0000024708d2aa60_0_4, LS_0000024708d2aa60_0_8;
L_0000024708d2a060 .concat [ 21 11 0 0], L_0000024708d2a600, L_0000024708d2aa60;
L_0000024708d29d40 .concat [ 12 20 0 0], L_0000024708d2d5b8, L_0000024708d29f20;
L_0000024708d2a920 .functor MUXZ 32, L_0000024708d29d40, L_0000024708d2a060, L_0000024708d297a0, C4<>;
L_0000024708d2a560 .functor MUXZ 32, L_0000024708d2a920, L_0000024708d2b0a0, L_0000024708d29660, C4<>;
L_0000024708d2a6a0 .functor MUXZ 32, L_0000024708d2a560, L_0000024708d29fc0, L_0000024708d29b60, C4<>;
L_0000024708d2a100 .functor MUXZ 32, L_0000024708d2a6a0, L_0000024708d2b6e0, L_0000024708d2b5a0, C4<>;
S_0000024708c34eb0 .scope module, "PC_Next_Reg" "ff_r" 12 32, 14 1 0, S_0000024708c39130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0000024708cb3af0 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v0000024708d12e10_0 .net "clk", 0 0, v0000024708d2a240_0;  alias, 1 drivers
v0000024708d13840_0 .net "d", 31 0, L_0000024708d2c180;  alias, 1 drivers
v0000024708d13480_0 .net "q", 31 0, v0000024708d13f20_0;  alias, 1 drivers
v0000024708d13f20_0 .var "q_reg", 31 0;
v0000024708d144c0_0 .net "rst_n", 0 0, v0000024708d29980_0;  alias, 1 drivers
E_0000024708cb3eb0/0 .event negedge, v0000024708d144c0_0;
E_0000024708cb3eb0/1 .event posedge, v0000024708cab8e0_0;
E_0000024708cb3eb0 .event/or E_0000024708cb3eb0/0, E_0000024708cb3eb0/1;
S_0000024708c31cf0 .scope module, "alu" "alu" 12 38, 15 1 0, S_0000024708c39130;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "y";
    .port_info 4 /OUTPUT 1 "Zero";
    .port_info 5 /OUTPUT 1 "NEG";
    .port_info 6 /OUTPUT 1 "NEGU";
L_0000024708c9da70 .functor XOR 32, L_0000024708d2cf40, L_0000024708d2baa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024708c9cc00 .functor XOR 1, L_0000024708d2c0e0, L_0000024708d2c040, C4<0>, C4<0>;
L_0000024708c9d140 .functor BUFZ 1, L_0000024708d2c040, C4<0>, C4<0>, C4<0>;
L_0000024708c9d840 .functor XOR 1, L_0000024708d89ba0, L_0000024708c9cc00, C4<0>, C4<0>;
L_0000024708c9dae0 .functor NOT 1, L_0000024708c9d140, C4<0>, C4<0>, C4<0>;
v0000024708d14060_0 .net "ALUControl", 3 0, v0000024708d10900_0;  alias, 1 drivers
v0000024708d13980_0 .net "C", 0 0, L_0000024708c9d140;  1 drivers
v0000024708d14600_0 .net "N", 0 0, L_0000024708d89ba0;  1 drivers
v0000024708d14380_0 .net "NEG", 0 0, L_0000024708c9d840;  alias, 1 drivers
v0000024708d132a0_0 .net "NEGU", 0 0, L_0000024708c9dae0;  alias, 1 drivers
v0000024708d13ac0_0 .net "V", 0 0, L_0000024708c9cc00;  1 drivers
v0000024708d13a20_0 .net "Zero", 0 0, L_0000024708d8b0e0;  alias, 1 drivers
v0000024708d14420_0 .net *"_ivl_1", 0 0, L_0000024708d2c540;  1 drivers
v0000024708d13fc0_0 .net *"_ivl_10", 32 0, L_0000024708d2cfe0;  1 drivers
L_0000024708d2d960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024708d13b60_0 .net/2u *"_ivl_12", 0 0, L_0000024708d2d960;  1 drivers
v0000024708d13340_0 .net *"_ivl_14", 32 0, L_0000024708d2bb40;  1 drivers
v0000024708d14240_0 .net *"_ivl_16", 32 0, L_0000024708d2c900;  1 drivers
v0000024708d138e0_0 .net *"_ivl_18", 32 0, L_0000024708d2bc80;  1 drivers
v0000024708d13ca0_0 .net *"_ivl_2", 31 0, L_0000024708d2baa0;  1 drivers
L_0000024708d2d9a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024708d14f60_0 .net *"_ivl_21", 31 0, L_0000024708d2d9a8;  1 drivers
v0000024708d133e0_0 .net *"_ivl_28", 30 0, L_0000024708d2c220;  1 drivers
L_0000024708d2d9f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024708d13520_0 .net/2u *"_ivl_33", 0 0, L_0000024708d2d9f0;  1 drivers
v0000024708d14100_0 .net *"_ivl_36", 30 0, L_0000024708d2c2c0;  1 drivers
v0000024708d14560_0 .net *"_ivl_37", 31 0, L_0000024708d2c360;  1 drivers
L_0000024708d2da38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024708d13c00_0 .net/2u *"_ivl_39", 0 0, L_0000024708d2da38;  1 drivers
v0000024708d135c0_0 .net *"_ivl_42", 30 0, L_0000024708d2c4a0;  1 drivers
v0000024708d14e20_0 .net *"_ivl_43", 31 0, L_0000024708d2c5e0;  1 drivers
v0000024708d15000_0 .net *"_ivl_45", 31 0, L_0000024708d2c680;  1 drivers
v0000024708d14ce0_0 .net *"_ivl_47", 31 0, L_0000024708d8ac80;  1 drivers
L_0000024708d2da80 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024708d13d40_0 .net *"_ivl_50", 30 0, L_0000024708d2da80;  1 drivers
v0000024708d146a0_0 .net *"_ivl_51", 31 0, L_0000024708d8afa0;  1 drivers
L_0000024708d2dac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024708d14740_0 .net/2u *"_ivl_65", 31 0, L_0000024708d2dac8;  1 drivers
L_0000024708d2d918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024708d14a60_0 .net/2u *"_ivl_8", 0 0, L_0000024708d2d918;  1 drivers
v0000024708d141a0_0 .net "a", 31 0, L_0000024708d2bbe0;  alias, 1 drivers
v0000024708d147e0_0 .net "b", 31 0, L_0000024708d2cf40;  alias, 1 drivers
v0000024708d142e0_0 .net "b_eff", 31 0, L_0000024708c9da70;  1 drivers
v0000024708d13660_0 .net "c_in31", 0 0, L_0000024708d2c0e0;  1 drivers
v0000024708d14b00_0 .net "c_out", 0 0, L_0000024708d2c040;  1 drivers
v0000024708d150a0_0 .net "cin", 0 0, L_0000024708d2ccc0;  1 drivers
v0000024708d137a0_0 .net "low_sum32", 31 0, L_0000024708d2c9a0;  1 drivers
v0000024708d13de0_0 .net "shamt", 4 0, L_0000024708d89740;  1 drivers
v0000024708d13700_0 .net "sum", 31 0, L_0000024708d2bdc0;  1 drivers
v0000024708d13e80_0 .net "sum33", 32 0, L_0000024708d2bd20;  1 drivers
v0000024708d14880_0 .var "y", 31 0;
E_0000024708cb4c70/0 .event anyedge, v0000024708d10900_0, v0000024708d13700_0, v0000024708d141a0_0, v0000024708d147e0_0;
E_0000024708cb4c70/1 .event anyedge, v0000024708d13de0_0;
E_0000024708cb4c70 .event/or E_0000024708cb4c70/0, E_0000024708cb4c70/1;
L_0000024708d2c540 .part v0000024708d10900_0, 0, 1;
LS_0000024708d2baa0_0_0 .concat [ 1 1 1 1], L_0000024708d2c540, L_0000024708d2c540, L_0000024708d2c540, L_0000024708d2c540;
LS_0000024708d2baa0_0_4 .concat [ 1 1 1 1], L_0000024708d2c540, L_0000024708d2c540, L_0000024708d2c540, L_0000024708d2c540;
LS_0000024708d2baa0_0_8 .concat [ 1 1 1 1], L_0000024708d2c540, L_0000024708d2c540, L_0000024708d2c540, L_0000024708d2c540;
LS_0000024708d2baa0_0_12 .concat [ 1 1 1 1], L_0000024708d2c540, L_0000024708d2c540, L_0000024708d2c540, L_0000024708d2c540;
LS_0000024708d2baa0_0_16 .concat [ 1 1 1 1], L_0000024708d2c540, L_0000024708d2c540, L_0000024708d2c540, L_0000024708d2c540;
LS_0000024708d2baa0_0_20 .concat [ 1 1 1 1], L_0000024708d2c540, L_0000024708d2c540, L_0000024708d2c540, L_0000024708d2c540;
LS_0000024708d2baa0_0_24 .concat [ 1 1 1 1], L_0000024708d2c540, L_0000024708d2c540, L_0000024708d2c540, L_0000024708d2c540;
LS_0000024708d2baa0_0_28 .concat [ 1 1 1 1], L_0000024708d2c540, L_0000024708d2c540, L_0000024708d2c540, L_0000024708d2c540;
LS_0000024708d2baa0_1_0 .concat [ 4 4 4 4], LS_0000024708d2baa0_0_0, LS_0000024708d2baa0_0_4, LS_0000024708d2baa0_0_8, LS_0000024708d2baa0_0_12;
LS_0000024708d2baa0_1_4 .concat [ 4 4 4 4], LS_0000024708d2baa0_0_16, LS_0000024708d2baa0_0_20, LS_0000024708d2baa0_0_24, LS_0000024708d2baa0_0_28;
L_0000024708d2baa0 .concat [ 16 16 0 0], LS_0000024708d2baa0_1_0, LS_0000024708d2baa0_1_4;
L_0000024708d2ccc0 .part v0000024708d10900_0, 0, 1;
L_0000024708d2cfe0 .concat [ 32 1 0 0], L_0000024708d2bbe0, L_0000024708d2d918;
L_0000024708d2bb40 .concat [ 32 1 0 0], L_0000024708c9da70, L_0000024708d2d960;
L_0000024708d2c900 .arith/sum 33, L_0000024708d2cfe0, L_0000024708d2bb40;
L_0000024708d2bc80 .concat [ 1 32 0 0], L_0000024708d2ccc0, L_0000024708d2d9a8;
L_0000024708d2bd20 .arith/sum 33, L_0000024708d2c900, L_0000024708d2bc80;
L_0000024708d2bdc0 .part L_0000024708d2bd20, 0, 32;
L_0000024708d2c040 .part L_0000024708d2bd20, 32, 1;
L_0000024708d2c9a0 .part/pv L_0000024708d2c220, 0, 31, 32;
L_0000024708d2c0e0 .part L_0000024708d8afa0, 31, 1;
L_0000024708d2c220 .part L_0000024708d8afa0, 0, 31;
L_0000024708d2c2c0 .part L_0000024708d2bbe0, 0, 31;
L_0000024708d2c360 .concat [ 31 1 0 0], L_0000024708d2c2c0, L_0000024708d2d9f0;
L_0000024708d2c4a0 .part L_0000024708c9da70, 0, 31;
L_0000024708d2c5e0 .concat [ 31 1 0 0], L_0000024708d2c4a0, L_0000024708d2da38;
L_0000024708d2c680 .arith/sum 32, L_0000024708d2c360, L_0000024708d2c5e0;
L_0000024708d8ac80 .concat [ 1 31 0 0], L_0000024708d2ccc0, L_0000024708d2da80;
L_0000024708d8afa0 .arith/sum 32, L_0000024708d2c680, L_0000024708d8ac80;
L_0000024708d89ba0 .part L_0000024708d2bdc0, 31, 1;
L_0000024708d89740 .part L_0000024708d2cf40, 0, 5;
L_0000024708d8b0e0 .cmp/eq 32, L_0000024708d2bdc0, L_0000024708d2dac8;
S_0000024708c2b0e0 .scope module, "le" "load_extender" 12 39, 16 1 0, S_0000024708c39130;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ReadData";
    .port_info 1 /INPUT 2 "offset";
    .port_info 2 /INPUT 3 "LoadExtSrc";
    .port_info 3 /OUTPUT 32 "DataExt";
L_0000024708c9cea0 .functor BUFZ 32, L_0000024708c9cf10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024708d14920_0 .net "DataExt", 31 0, L_0000024708d8b900;  alias, 1 drivers
v0000024708d13200_0 .net "LBU_out", 31 0, L_0000024708d89e20;  1 drivers
v0000024708d149c0_0 .net "LB_out", 31 0, L_0000024708d89560;  1 drivers
v0000024708d14ba0_0 .net "LHU_out", 31 0, L_0000024708d8b220;  1 drivers
v0000024708d14c40_0 .net "LH_out", 31 0, L_0000024708d8b860;  1 drivers
v0000024708d14d80_0 .net "LW_out", 31 0, L_0000024708c9cea0;  1 drivers
v0000024708d14ec0_0 .net "LoadExtSrc", 2 0, L_0000024708c9d7d0;  alias, 1 drivers
v0000024708d21030_0 .net "ReadData", 31 0, L_0000024708c9cf10;  alias, 1 drivers
v0000024708d20770_0 .net *"_ivl_0", 31 0, L_0000024708d8a280;  1 drivers
v0000024708d20e50_0 .net *"_ivl_11", 0 0, L_0000024708d8b4a0;  1 drivers
v0000024708d20810_0 .net *"_ivl_12", 31 0, L_0000024708d89ec0;  1 drivers
L_0000024708d2dba0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024708d201d0_0 .net *"_ivl_15", 30 0, L_0000024708d2dba0;  1 drivers
L_0000024708d2dbe8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0000024708d1feb0_0 .net/2u *"_ivl_16", 31 0, L_0000024708d2dbe8;  1 drivers
v0000024708d1f370_0 .net *"_ivl_19", 31 0, L_0000024708d8a820;  1 drivers
v0000024708d1fcd0_0 .net *"_ivl_23", 0 0, L_0000024708d8a6e0;  1 drivers
v0000024708d20270_0 .net *"_ivl_24", 23 0, L_0000024708d8b040;  1 drivers
v0000024708d20090_0 .net *"_ivl_29", 0 0, L_0000024708d8adc0;  1 drivers
L_0000024708d2db10 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024708d1fc30_0 .net *"_ivl_3", 29 0, L_0000024708d2db10;  1 drivers
v0000024708d1f730_0 .net *"_ivl_30", 15 0, L_0000024708d89420;  1 drivers
L_0000024708d2dc30 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024708d1fd70_0 .net/2u *"_ivl_36", 23 0, L_0000024708d2dc30;  1 drivers
L_0000024708d2db58 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0000024708d20f90_0 .net/2u *"_ivl_4", 31 0, L_0000024708d2db58;  1 drivers
L_0000024708d2dc78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024708d20ef0_0 .net/2u *"_ivl_40", 15 0, L_0000024708d2dc78;  1 drivers
L_0000024708d2dcc0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000024708d1faf0_0 .net/2u *"_ivl_44", 2 0, L_0000024708d2dcc0;  1 drivers
v0000024708d1ff50_0 .net *"_ivl_46", 0 0, L_0000024708d8b9a0;  1 drivers
L_0000024708d2dd08 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000024708d208b0_0 .net/2u *"_ivl_48", 2 0, L_0000024708d2dd08;  1 drivers
v0000024708d210d0_0 .net *"_ivl_50", 0 0, L_0000024708d89880;  1 drivers
L_0000024708d2dd50 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000024708d1f410_0 .net/2u *"_ivl_52", 2 0, L_0000024708d2dd50;  1 drivers
v0000024708d1f4b0_0 .net *"_ivl_54", 0 0, L_0000024708d892e0;  1 drivers
L_0000024708d2dd98 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000024708d1f550_0 .net/2u *"_ivl_56", 2 0, L_0000024708d2dd98;  1 drivers
v0000024708d1fb90_0 .net *"_ivl_58", 0 0, L_0000024708d8ba40;  1 drivers
L_0000024708d2dde0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0000024708d209f0_0 .net/2u *"_ivl_60", 2 0, L_0000024708d2dde0;  1 drivers
v0000024708d1f5f0_0 .net *"_ivl_62", 0 0, L_0000024708d89380;  1 drivers
L_0000024708d2de28 .functor BUFT 1, C4<11011110101011011011111011101111>, C4<0>, C4<0>, C4<0>;
v0000024708d20450_0 .net/2u *"_ivl_64", 31 0, L_0000024708d2de28;  1 drivers
v0000024708d1f7d0_0 .net *"_ivl_66", 31 0, L_0000024708d8ae60;  1 drivers
v0000024708d20130_0 .net *"_ivl_68", 31 0, L_0000024708d894c0;  1 drivers
v0000024708d1f230_0 .net *"_ivl_7", 31 0, L_0000024708d8b680;  1 drivers
v0000024708d20590_0 .net *"_ivl_70", 31 0, L_0000024708d89c40;  1 drivers
v0000024708d20b30_0 .net *"_ivl_72", 31 0, L_0000024708d8a8c0;  1 drivers
v0000024708d204f0_0 .net "byte_sel", 7 0, L_0000024708d8ad20;  1 drivers
v0000024708d1fff0_0 .net "half_sel", 15 0, L_0000024708d897e0;  1 drivers
v0000024708d1f2d0_0 .net "offset", 1 0, L_0000024708d8aaa0;  1 drivers
L_0000024708d8a280 .concat [ 2 30 0 0], L_0000024708d8aaa0, L_0000024708d2db10;
L_0000024708d8b680 .arith/mult 32, L_0000024708d8a280, L_0000024708d2db58;
L_0000024708d8ad20 .part/v L_0000024708c9cf10, L_0000024708d8b680, 8;
L_0000024708d8b4a0 .part L_0000024708d8aaa0, 1, 1;
L_0000024708d89ec0 .concat [ 1 31 0 0], L_0000024708d8b4a0, L_0000024708d2dba0;
L_0000024708d8a820 .arith/mult 32, L_0000024708d89ec0, L_0000024708d2dbe8;
L_0000024708d897e0 .part/v L_0000024708c9cf10, L_0000024708d8a820, 16;
L_0000024708d8a6e0 .part L_0000024708d8ad20, 7, 1;
LS_0000024708d8b040_0_0 .concat [ 1 1 1 1], L_0000024708d8a6e0, L_0000024708d8a6e0, L_0000024708d8a6e0, L_0000024708d8a6e0;
LS_0000024708d8b040_0_4 .concat [ 1 1 1 1], L_0000024708d8a6e0, L_0000024708d8a6e0, L_0000024708d8a6e0, L_0000024708d8a6e0;
LS_0000024708d8b040_0_8 .concat [ 1 1 1 1], L_0000024708d8a6e0, L_0000024708d8a6e0, L_0000024708d8a6e0, L_0000024708d8a6e0;
LS_0000024708d8b040_0_12 .concat [ 1 1 1 1], L_0000024708d8a6e0, L_0000024708d8a6e0, L_0000024708d8a6e0, L_0000024708d8a6e0;
LS_0000024708d8b040_0_16 .concat [ 1 1 1 1], L_0000024708d8a6e0, L_0000024708d8a6e0, L_0000024708d8a6e0, L_0000024708d8a6e0;
LS_0000024708d8b040_0_20 .concat [ 1 1 1 1], L_0000024708d8a6e0, L_0000024708d8a6e0, L_0000024708d8a6e0, L_0000024708d8a6e0;
LS_0000024708d8b040_1_0 .concat [ 4 4 4 4], LS_0000024708d8b040_0_0, LS_0000024708d8b040_0_4, LS_0000024708d8b040_0_8, LS_0000024708d8b040_0_12;
LS_0000024708d8b040_1_4 .concat [ 4 4 0 0], LS_0000024708d8b040_0_16, LS_0000024708d8b040_0_20;
L_0000024708d8b040 .concat [ 16 8 0 0], LS_0000024708d8b040_1_0, LS_0000024708d8b040_1_4;
L_0000024708d89560 .concat [ 8 24 0 0], L_0000024708d8ad20, L_0000024708d8b040;
L_0000024708d8adc0 .part L_0000024708d897e0, 15, 1;
LS_0000024708d89420_0_0 .concat [ 1 1 1 1], L_0000024708d8adc0, L_0000024708d8adc0, L_0000024708d8adc0, L_0000024708d8adc0;
LS_0000024708d89420_0_4 .concat [ 1 1 1 1], L_0000024708d8adc0, L_0000024708d8adc0, L_0000024708d8adc0, L_0000024708d8adc0;
LS_0000024708d89420_0_8 .concat [ 1 1 1 1], L_0000024708d8adc0, L_0000024708d8adc0, L_0000024708d8adc0, L_0000024708d8adc0;
LS_0000024708d89420_0_12 .concat [ 1 1 1 1], L_0000024708d8adc0, L_0000024708d8adc0, L_0000024708d8adc0, L_0000024708d8adc0;
L_0000024708d89420 .concat [ 4 4 4 4], LS_0000024708d89420_0_0, LS_0000024708d89420_0_4, LS_0000024708d89420_0_8, LS_0000024708d89420_0_12;
L_0000024708d8b860 .concat [ 16 16 0 0], L_0000024708d897e0, L_0000024708d89420;
L_0000024708d89e20 .concat [ 8 24 0 0], L_0000024708d8ad20, L_0000024708d2dc30;
L_0000024708d8b220 .concat [ 16 16 0 0], L_0000024708d897e0, L_0000024708d2dc78;
L_0000024708d8b9a0 .cmp/eq 3, L_0000024708c9d7d0, L_0000024708d2dcc0;
L_0000024708d89880 .cmp/eq 3, L_0000024708c9d7d0, L_0000024708d2dd08;
L_0000024708d892e0 .cmp/eq 3, L_0000024708c9d7d0, L_0000024708d2dd50;
L_0000024708d8ba40 .cmp/eq 3, L_0000024708c9d7d0, L_0000024708d2dd98;
L_0000024708d89380 .cmp/eq 3, L_0000024708c9d7d0, L_0000024708d2dde0;
L_0000024708d8ae60 .functor MUXZ 32, L_0000024708d2de28, L_0000024708d8b220, L_0000024708d89380, C4<>;
L_0000024708d894c0 .functor MUXZ 32, L_0000024708d8ae60, L_0000024708d89e20, L_0000024708d8ba40, C4<>;
L_0000024708d89c40 .functor MUXZ 32, L_0000024708d894c0, L_0000024708c9cea0, L_0000024708d892e0, C4<>;
L_0000024708d8a8c0 .functor MUXZ 32, L_0000024708d89c40, L_0000024708d8b860, L_0000024708d89880, C4<>;
L_0000024708d8b900 .functor MUXZ 32, L_0000024708d8a8c0, L_0000024708d89560, L_0000024708d8b9a0, C4<>;
S_0000024708c24a10 .scope module, "mux_PCNext" "mux3_1" 12 36, 17 1 0, S_0000024708c39130;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
v0000024708d20630_0 .net *"_ivl_1", 0 0, L_0000024708d2cae0;  1 drivers
v0000024708d20310_0 .net *"_ivl_3", 0 0, L_0000024708d2cb80;  1 drivers
v0000024708d1f690_0 .net *"_ivl_4", 31 0, L_0000024708d2c7c0;  1 drivers
v0000024708d1f870_0 .net "a", 31 0, L_0000024708d29c00;  alias, 1 drivers
v0000024708d1fe10_0 .net "b", 31 0, L_0000024708d2b1e0;  alias, 1 drivers
v0000024708d20950_0 .net "c", 31 0, L_0000024708d2b960;  alias, 1 drivers
v0000024708d1f910_0 .net "s", 1 0, L_0000024708d298e0;  alias, 1 drivers
v0000024708d20a90_0 .net "y", 31 0, L_0000024708d2c180;  alias, 1 drivers
L_0000024708d2cae0 .part L_0000024708d298e0, 1, 1;
L_0000024708d2cb80 .part L_0000024708d298e0, 0, 1;
L_0000024708d2c7c0 .functor MUXZ 32, L_0000024708d29c00, L_0000024708d2b1e0, L_0000024708d2cb80, C4<>;
L_0000024708d2c180 .functor MUXZ 32, L_0000024708d2c7c0, L_0000024708d2b960, L_0000024708d2cae0, C4<>;
S_0000024708d21ec0 .scope module, "mux_PCPlus4" "adder" 12 25, 18 1 0, S_0000024708c39130;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0000024708d1f9b0_0 .net "a", 31 0, v0000024708d13f20_0;  alias, 1 drivers
L_0000024708d2d3c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000024708d206d0_0 .net "b", 31 0, L_0000024708d2d3c0;  1 drivers
v0000024708d20bd0_0 .net "y", 31 0, L_0000024708d29c00;  alias, 1 drivers
L_0000024708d29c00 .arith/sum 32, v0000024708d13f20_0, L_0000024708d2d3c0;
S_0000024708d21ba0 .scope module, "mux_PCTarget" "adder" 12 26, 18 1 0, S_0000024708c39130;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0000024708d203b0_0 .net "a", 31 0, v0000024708d13f20_0;  alias, 1 drivers
v0000024708d20c70_0 .net "b", 31 0, L_0000024708d2a100;  alias, 1 drivers
v0000024708d20d10_0 .net "y", 31 0, L_0000024708d2b1e0;  alias, 1 drivers
L_0000024708d2b1e0 .arith/sum 32, v0000024708d13f20_0, L_0000024708d2a100;
S_0000024708d21560 .scope module, "mux_Result" "mux4_1" 12 35, 19 1 0, S_0000024708c39130;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 32 "y";
L_0000024708d2d840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024708d1fa50_0 .net/2u *"_ivl_0", 1 0, L_0000024708d2d840;  1 drivers
v0000024708d20db0_0 .net *"_ivl_10", 0 0, L_0000024708d2ce00;  1 drivers
v0000024708d240f0_0 .net *"_ivl_12", 31 0, L_0000024708d2d120;  1 drivers
v0000024708d236f0_0 .net *"_ivl_14", 31 0, L_0000024708d2c720;  1 drivers
v0000024708d24050_0 .net *"_ivl_2", 0 0, L_0000024708d2ca40;  1 drivers
L_0000024708d2d888 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000024708d23790_0 .net/2u *"_ivl_4", 1 0, L_0000024708d2d888;  1 drivers
v0000024708d22250_0 .net *"_ivl_6", 0 0, L_0000024708d2c860;  1 drivers
L_0000024708d2d8d0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000024708d22c50_0 .net/2u *"_ivl_8", 1 0, L_0000024708d2d8d0;  1 drivers
v0000024708d23830_0 .net "a", 31 0, v0000024708d14880_0;  alias, 1 drivers
v0000024708d222f0_0 .net "b", 31 0, L_0000024708d8b900;  alias, 1 drivers
v0000024708d22390_0 .net "c", 31 0, L_0000024708d29c00;  alias, 1 drivers
v0000024708d22430_0 .net "d", 31 0, L_0000024708d2a100;  alias, 1 drivers
v0000024708d22cf0_0 .net "s", 1 0, v0000024708d10ea0_0;  alias, 1 drivers
v0000024708d22890_0 .net "y", 31 0, L_0000024708d2bf00;  alias, 1 drivers
L_0000024708d2ca40 .cmp/eq 2, v0000024708d10ea0_0, L_0000024708d2d840;
L_0000024708d2c860 .cmp/eq 2, v0000024708d10ea0_0, L_0000024708d2d888;
L_0000024708d2ce00 .cmp/eq 2, v0000024708d10ea0_0, L_0000024708d2d8d0;
L_0000024708d2d120 .functor MUXZ 32, L_0000024708d2a100, L_0000024708d29c00, L_0000024708d2ce00, C4<>;
L_0000024708d2c720 .functor MUXZ 32, L_0000024708d2d120, L_0000024708d8b900, L_0000024708d2c860, C4<>;
L_0000024708d2bf00 .functor MUXZ 32, L_0000024708d2c720, v0000024708d14880_0, L_0000024708d2ca40, C4<>;
S_0000024708d216f0 .scope module, "mux_SrcA" "mux2_1" 12 34, 20 1 0, S_0000024708c39130;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
v0000024708d229d0_0 .net "a", 31 0, L_0000024708d2b640;  alias, 1 drivers
v0000024708d23ab0_0 .net "b", 31 0, v0000024708d13f20_0;  alias, 1 drivers
v0000024708d231f0_0 .net "s", 0 0, v0000024708d10f40_0;  alias, 1 drivers
v0000024708d238d0_0 .net "y", 31 0, L_0000024708d2bbe0;  alias, 1 drivers
L_0000024708d2bbe0 .functor MUXZ 32, L_0000024708d2b640, v0000024708d13f20_0, v0000024708d10f40_0, C4<>;
S_0000024708d21a10 .scope module, "mux_SrcB" "mux2_1" 12 33, 20 1 0, S_0000024708c39130;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
v0000024708d22d90_0 .net "a", 31 0, L_0000024708d2bfa0;  alias, 1 drivers
v0000024708d224d0_0 .net "b", 31 0, L_0000024708d2a100;  alias, 1 drivers
v0000024708d23970_0 .net "s", 0 0, v0000024708d10a40_0;  alias, 1 drivers
v0000024708d22a70_0 .net "y", 31 0, L_0000024708d2cf40;  alias, 1 drivers
L_0000024708d2cf40 .functor MUXZ 32, L_0000024708d2bfa0, L_0000024708d2a100, v0000024708d10a40_0, C4<>;
S_0000024708d21240 .scope module, "rf" "regfile" 12 30, 21 1 0, S_0000024708c39130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0000024708d23dd0_0 .net "RegWrite", 0 0, v0000024708d10680_0;  alias, 1 drivers
v0000024708d23a10_0 .net *"_ivl_0", 31 0, L_0000024708d2ab00;  1 drivers
v0000024708d22570_0 .net *"_ivl_10", 6 0, L_0000024708d2b320;  1 drivers
L_0000024708d2d690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024708d23bf0_0 .net *"_ivl_13", 1 0, L_0000024708d2d690;  1 drivers
L_0000024708d2d6d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024708d22610_0 .net/2u *"_ivl_14", 31 0, L_0000024708d2d6d8;  1 drivers
v0000024708d23e70_0 .net *"_ivl_18", 31 0, L_0000024708d2b780;  1 drivers
L_0000024708d2d720 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024708d23330_0 .net *"_ivl_21", 26 0, L_0000024708d2d720;  1 drivers
L_0000024708d2d768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024708d23f10_0 .net/2u *"_ivl_22", 31 0, L_0000024708d2d768;  1 drivers
v0000024708d23b50_0 .net *"_ivl_24", 0 0, L_0000024708d2cd60;  1 drivers
v0000024708d23fb0_0 .net *"_ivl_26", 31 0, L_0000024708d2c400;  1 drivers
v0000024708d226b0_0 .net *"_ivl_28", 6 0, L_0000024708d2be60;  1 drivers
L_0000024708d2d600 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024708d22b10_0 .net *"_ivl_3", 26 0, L_0000024708d2d600;  1 drivers
L_0000024708d2d7b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024708d22e30_0 .net *"_ivl_31", 1 0, L_0000024708d2d7b0;  1 drivers
L_0000024708d2d7f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024708d23290_0 .net/2u *"_ivl_32", 31 0, L_0000024708d2d7f8;  1 drivers
L_0000024708d2d648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024708d22ed0_0 .net/2u *"_ivl_4", 31 0, L_0000024708d2d648;  1 drivers
v0000024708d22930_0 .net *"_ivl_6", 0 0, L_0000024708d2ae20;  1 drivers
v0000024708d23510_0 .net *"_ivl_8", 31 0, L_0000024708d2b140;  1 drivers
v0000024708d22750_0 .net "a1", 4 0, L_0000024708d2d080;  1 drivers
v0000024708d22f70_0 .net "a2", 4 0, L_0000024708d2cc20;  1 drivers
v0000024708d227f0_0 .net "a3", 4 0, L_0000024708d2cea0;  1 drivers
v0000024708d23c90_0 .net "clk", 0 0, v0000024708d2a240_0;  alias, 1 drivers
v0000024708d23d30_0 .net "rd1", 31 0, L_0000024708d2b640;  alias, 1 drivers
v0000024708d22bb0_0 .net "rd2", 31 0, L_0000024708d2bfa0;  alias, 1 drivers
v0000024708d23010 .array "rf", 0 31, 31 0;
v0000024708d235b0_0 .net "wd3", 31 0, L_0000024708d2bf00;  alias, 1 drivers
L_0000024708d2ab00 .concat [ 5 27 0 0], L_0000024708d2d080, L_0000024708d2d600;
L_0000024708d2ae20 .cmp/ne 32, L_0000024708d2ab00, L_0000024708d2d648;
L_0000024708d2b140 .array/port v0000024708d23010, L_0000024708d2b320;
L_0000024708d2b320 .concat [ 5 2 0 0], L_0000024708d2d080, L_0000024708d2d690;
L_0000024708d2b640 .functor MUXZ 32, L_0000024708d2d6d8, L_0000024708d2b140, L_0000024708d2ae20, C4<>;
L_0000024708d2b780 .concat [ 5 27 0 0], L_0000024708d2cc20, L_0000024708d2d720;
L_0000024708d2cd60 .cmp/ne 32, L_0000024708d2b780, L_0000024708d2d768;
L_0000024708d2c400 .array/port v0000024708d23010, L_0000024708d2be60;
L_0000024708d2be60 .concat [ 5 2 0 0], L_0000024708d2cc20, L_0000024708d2d7b0;
L_0000024708d2bfa0 .functor MUXZ 32, L_0000024708d2d7f8, L_0000024708d2c400, L_0000024708d2cd60, C4<>;
    .scope S_0000024708c3db90;
T_0 ;
Ewait_0 .event/or E_0000024708cb3a70, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000024708d10180_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/vec4 16383, 16383, 14;
    %split/vec4 1;
    %store/vec4 v0000024708d104a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024708d10f40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024708d10860_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000024708d109a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000024708d10e00_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000024708d10ea0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000024708d0f1e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024708d10a40_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v0000024708d0fc80_0, 0, 3;
    %store/vec4 v0000024708d10680_0, 0, 1;
    %jmp T_0.10;
T_0.0 ;
    %pushi/vec4 8768, 0, 14;
    %split/vec4 1;
    %store/vec4 v0000024708d104a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024708d10f40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024708d10860_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000024708d109a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000024708d10e00_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000024708d10ea0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000024708d0f1e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024708d10a40_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v0000024708d0fc80_0, 0, 3;
    %store/vec4 v0000024708d10680_0, 0, 1;
    %jmp T_0.10;
T_0.1 ;
    %pushi/vec4 1984, 192, 14;
    %split/vec4 1;
    %store/vec4 v0000024708d104a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024708d10f40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024708d10860_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000024708d109a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000024708d10e00_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000024708d10ea0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000024708d0f1e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024708d10a40_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v0000024708d0fc80_0, 0, 3;
    %store/vec4 v0000024708d10680_0, 0, 1;
    %jmp T_0.10;
T_0.2 ;
    %pushi/vec4 15376, 7168, 14;
    %split/vec4 1;
    %store/vec4 v0000024708d104a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024708d10f40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024708d10860_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000024708d109a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000024708d10e00_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000024708d10ea0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000024708d0f1e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024708d10a40_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v0000024708d0fc80_0, 0, 3;
    %store/vec4 v0000024708d10680_0, 0, 1;
    %jmp T_0.10;
T_0.3 ;
    %pushi/vec4 2280, 192, 14;
    %split/vec4 1;
    %store/vec4 v0000024708d104a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024708d10f40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024708d10860_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000024708d109a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000024708d10e00_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000024708d10ea0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000024708d0f1e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024708d10a40_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v0000024708d0fc80_0, 0, 3;
    %store/vec4 v0000024708d10680_0, 0, 1;
    %jmp T_0.10;
T_0.4 ;
    %pushi/vec4 8720, 0, 14;
    %split/vec4 1;
    %store/vec4 v0000024708d104a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024708d10f40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024708d10860_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000024708d109a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000024708d10e00_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000024708d10ea0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000024708d0f1e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024708d10a40_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v0000024708d0fc80_0, 0, 3;
    %store/vec4 v0000024708d10680_0, 0, 1;
    %jmp T_0.10;
T_0.5 ;
    %pushi/vec4 11932, 536, 14;
    %split/vec4 1;
    %store/vec4 v0000024708d104a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024708d10f40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024708d10860_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000024708d109a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000024708d10e00_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000024708d10ea0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000024708d0f1e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024708d10a40_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v0000024708d0fc80_0, 0, 3;
    %store/vec4 v0000024708d10680_0, 0, 1;
    %jmp T_0.10;
T_0.6 ;
    %pushi/vec4 8833, 0, 14;
    %split/vec4 1;
    %store/vec4 v0000024708d104a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024708d10f40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024708d10860_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000024708d109a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000024708d10e00_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000024708d10ea0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000024708d0f1e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024708d10a40_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v0000024708d0fc80_0, 0, 3;
    %store/vec4 v0000024708d10680_0, 0, 1;
    %jmp T_0.10;
T_0.7 ;
    %pushi/vec4 13016, 536, 14;
    %split/vec4 1;
    %store/vec4 v0000024708d104a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024708d10f40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024708d10860_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000024708d109a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000024708d10e00_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000024708d10ea0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000024708d0f1e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024708d10a40_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v0000024708d0fc80_0, 0, 3;
    %store/vec4 v0000024708d10680_0, 0, 1;
    %jmp T_0.10;
T_0.8 ;
    %pushi/vec4 12802, 512, 14;
    %split/vec4 1;
    %store/vec4 v0000024708d104a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024708d10f40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024708d10860_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000024708d109a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000024708d10e00_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000024708d10ea0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000024708d0f1e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024708d10a40_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v0000024708d0fc80_0, 0, 3;
    %store/vec4 v0000024708d10680_0, 0, 1;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000024708c44050;
T_1 ;
Ewait_1 .event/or E_0000024708cb41f0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0000024708d10400_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024708d10900_0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000024708d10400_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000024708d10900_0, 0, 4;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000024708d0f3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000024708d10900_0, 0, 4;
    %jmp T_1.12;
T_1.4 ;
    %load/vec4 v0000024708d11080_0;
    %cmpi/e 0, 0, 2;
    %jmp/1 T_1.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024708d11080_0;
    %cmpi/e 1, 0, 2;
    %flag_or 4, 8;
T_1.16;
    %jmp/1 T_1.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024708d11080_0;
    %cmpi/e 2, 0, 2;
    %flag_or 4, 8;
T_1.15;
    %jmp/0xz  T_1.13, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024708d10900_0, 0, 4;
    %jmp T_1.14;
T_1.13 ;
    %load/vec4 v0000024708d11080_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.17, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000024708d10900_0, 0, 4;
T_1.17 ;
T_1.14 ;
    %jmp T_1.12;
T_1.5 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000024708d10900_0, 0, 4;
    %jmp T_1.12;
T_1.6 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000024708d10900_0, 0, 4;
    %jmp T_1.12;
T_1.7 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000024708d10900_0, 0, 4;
    %jmp T_1.12;
T_1.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000024708d10900_0, 0, 4;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000024708d10900_0, 0, 4;
    %jmp T_1.12;
T_1.10 ;
    %load/vec4 v0000024708d102c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.19, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_1.20, 8;
T_1.19 ; End of true expr.
    %pushi/vec4 7, 0, 4;
    %jmp/0 T_1.20, 8;
 ; End of false expr.
    %blend;
T_1.20;
    %store/vec4 v0000024708d10900_0, 0, 4;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000024708c3da00;
T_2 ;
Ewait_2 .event/or E_0000024708cb4330, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0000024708d0ffa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000024708d107c0_0, 0, 1;
    %jmp T_2.7;
T_2.0 ;
    %load/vec4 v0000024708d105e0_0;
    %load/vec4 v0000024708d100e0_0;
    %xor;
    %store/vec4 v0000024708d107c0_0, 0, 1;
    %jmp T_2.7;
T_2.1 ;
    %load/vec4 v0000024708d105e0_0;
    %load/vec4 v0000024708d100e0_0;
    %xor;
    %store/vec4 v0000024708d107c0_0, 0, 1;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0000024708d10c20_0;
    %load/vec4 v0000024708d100e0_0;
    %xor;
    %store/vec4 v0000024708d107c0_0, 0, 1;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0000024708d10c20_0;
    %load/vec4 v0000024708d100e0_0;
    %xor;
    %store/vec4 v0000024708d107c0_0, 0, 1;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0000024708d0f5a0_0;
    %load/vec4 v0000024708d100e0_0;
    %xor;
    %store/vec4 v0000024708d107c0_0, 0, 1;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0000024708d0f5a0_0;
    %load/vec4 v0000024708d100e0_0;
    %xor;
    %store/vec4 v0000024708d107c0_0, 0, 1;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000024708d21240;
T_3 ;
    %wait E_0000024708cb38f0;
    %load/vec4 v0000024708d23dd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0000024708d227f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000024708d235b0_0;
    %load/vec4 v0000024708d227f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024708d23010, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000024708c34eb0;
T_4 ;
    %wait E_0000024708cb3eb0;
    %load/vec4 v0000024708d144c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024708d13f20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000024708d13840_0;
    %assign/vec4 v0000024708d13f20_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000024708c31cf0;
T_5 ;
Ewait_3 .event/or E_0000024708cb4c70, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0000024708d14060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000024708d14880_0, 0, 32;
    %jmp T_5.10;
T_5.0 ;
    %load/vec4 v0000024708d13700_0;
    %store/vec4 v0000024708d14880_0, 0, 32;
    %jmp T_5.10;
T_5.1 ;
    %load/vec4 v0000024708d13700_0;
    %store/vec4 v0000024708d14880_0, 0, 32;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v0000024708d141a0_0;
    %load/vec4 v0000024708d147e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.12, 8;
T_5.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.12, 8;
 ; End of false expr.
    %blend;
T_5.12;
    %store/vec4 v0000024708d14880_0, 0, 32;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v0000024708d141a0_0;
    %load/vec4 v0000024708d147e0_0;
    %or;
    %store/vec4 v0000024708d14880_0, 0, 32;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v0000024708d141a0_0;
    %load/vec4 v0000024708d147e0_0;
    %and;
    %store/vec4 v0000024708d14880_0, 0, 32;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v0000024708d141a0_0;
    %load/vec4 v0000024708d147e0_0;
    %xor;
    %store/vec4 v0000024708d14880_0, 0, 32;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0000024708d141a0_0;
    %ix/getv 4, v0000024708d13de0_0;
    %shiftl 4;
    %store/vec4 v0000024708d14880_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0000024708d141a0_0;
    %ix/getv 4, v0000024708d13de0_0;
    %shiftr 4;
    %store/vec4 v0000024708d14880_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0000024708d141a0_0;
    %ix/getv 4, v0000024708d13de0_0;
    %shiftr/s 4;
    %store/vec4 v0000024708d14880_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000024708c4e2f0;
T_6 ;
    %vpi_call/w 6 7 "$readmemh", "srai_test.txt", v0000024708d0fbe0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000024708c51920;
T_7 ;
    %wait E_0000024708cb38f0;
    %load/vec4 v0000024708cabde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000024708cabca0_0;
    %load/vec4 v0000024708cab520_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024708cab980, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000024708cc1fc0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024708d29980_0, 0;
    %delay 22, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024708d29980_0, 0;
    %end;
    .thread T_8;
    .scope S_0000024708cc1fc0;
T_9 ;
    %vpi_call/w 3 17 "$monitor", "[%0t] a1=0x%08x, rs1=0x%08x, a2=0x%08x, rs2=0x%08x, a3=0x%08x, rd=0x%08x", $time, v0000024708d22750_0, v0000024708d23d30_0, v0000024708d22f70_0, v0000024708d22bb0_0, v0000024708d227f0_0, v0000024708d235b0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000024708cc1fc0;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024708d2a240_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024708d2a240_0, 0;
    %delay 5, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0000024708cc1fc0;
T_11 ;
    %delay 10000, 0;
    %vpi_call/w 3 29 "$display", "Simulation finished by timeout" {0 0 0};
    %vpi_call/w 3 30 "$writememh", "rf_dump.hex", v0000024708d23010 {0 0 0};
    %vpi_call/w 3 31 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0000024708cc1fc0;
T_12 ;
    %wait E_0000024708cb38b0;
    %load/vec4 v0000024708d2aec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000024708d2b3c0_0;
    %cmpi/e 100, 0, 32;
    %flag_get/vec4 6;
    %jmp/0 T_12.4, 6;
    %load/vec4 v0000024708d2a380_0;
    %pushi/vec4 25, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_12.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %vpi_call/w 3 38 "$display", "Simulation succeeded" {0 0 0};
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0000024708d2b3c0_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_12.5, 6;
    %vpi_call/w 3 42 "$display", "Simulation failed" {0 0 0};
T_12.5 ;
T_12.3 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000024708cc1fc0;
T_13 ;
    %vpi_call/w 3 50 "$dumpfile", "rv32i_sc_tb.vcd" {0 0 0};
    %vpi_call/w 3 51 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024708cc1fc0 {0 0 0};
    %vpi_call/w 3 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024708d21240 {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "-";
    "rv32i_sc_tb.sv";
    "top.sv";
    "dmem.sv";
    "imem.sv";
    "rv32i_sc.sv";
    "controller.sv";
    "alu_decoder.sv";
    "branch_logic.sv";
    "main_decoder.sv";
    "datapath.sv";
    "imm_extend.sv";
    "ff_r.sv";
    "alu.sv";
    "load_extender.sv";
    "mux3_1.sv";
    "adder.sv";
    "mux4_1.sv";
    "mux2_1.sv";
    "regfile.sv";
