{"Source Block": ["verilog-ethernet/rtl/axis_tap.v@70:80@HdlIdDef", "    STATE_TRUNCATE = 2'd2,\n    STATE_WAIT = 2'd3;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\nreg frame_reg = 0, frame_next;\n\nalways @* begin\n    state_next = STATE_IDLE;\n\n    frame_next = frame_reg;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_tap.v@70:80", "    STATE_TRUNCATE = 2'd2,\n    STATE_WAIT = 2'd3;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\nreg frame_reg = 0, frame_next;\n\nalways @* begin\n    state_next = STATE_IDLE;\n\n    frame_next = frame_reg;\n"], ["verilog-ethernet/rtl/axis_tap_64.v@74:84", "    STATE_TRUNCATE = 2'd2,\n    STATE_WAIT = 2'd3;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\nreg frame_reg = 0, frame_next;\n\nalways @* begin\n    state_next = STATE_IDLE;\n\n    frame_next = frame_reg;\n"], ["verilog-ethernet/rtl/axis_tap.v@66:76", "\nlocalparam [1:0]\n    STATE_IDLE = 2'd0,\n    STATE_TRANSFER = 2'd1,\n    STATE_TRUNCATE = 2'd2,\n    STATE_WAIT = 2'd3;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\nreg frame_reg = 0, frame_next;\n\n"], ["verilog-ethernet/rtl/axis_tap_64.v@72:82", "    STATE_IDLE = 2'd0,\n    STATE_TRANSFER = 2'd1,\n    STATE_TRUNCATE = 2'd2,\n    STATE_WAIT = 2'd3;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\nreg frame_reg = 0, frame_next;\n\nalways @* begin\n    state_next = STATE_IDLE;\n"], ["verilog-ethernet/rtl/axis_tap.v@68:78", "    STATE_IDLE = 2'd0,\n    STATE_TRANSFER = 2'd1,\n    STATE_TRUNCATE = 2'd2,\n    STATE_WAIT = 2'd3;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\nreg frame_reg = 0, frame_next;\n\nalways @* begin\n    state_next = STATE_IDLE;\n"], ["verilog-ethernet/rtl/axis_tap_64.v@70:80", "\nlocalparam [1:0]\n    STATE_IDLE = 2'd0,\n    STATE_TRANSFER = 2'd1,\n    STATE_TRUNCATE = 2'd2,\n    STATE_WAIT = 2'd3;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\nreg frame_reg = 0, frame_next;\n\n"], ["verilog-ethernet/rtl/axis_tap_64.v@72:82", "    STATE_IDLE = 2'd0,\n    STATE_TRANSFER = 2'd1,\n    STATE_TRUNCATE = 2'd2,\n    STATE_WAIT = 2'd3;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\nreg frame_reg = 0, frame_next;\n\nalways @* begin\n    state_next = STATE_IDLE;\n"], ["verilog-ethernet/rtl/axis_tap.v@68:78", "    STATE_IDLE = 2'd0,\n    STATE_TRANSFER = 2'd1,\n    STATE_TRUNCATE = 2'd2,\n    STATE_WAIT = 2'd3;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\nreg frame_reg = 0, frame_next;\n\nalways @* begin\n    state_next = STATE_IDLE;\n"], ["verilog-ethernet/rtl/axis_tap_64.v@74:84", "    STATE_TRUNCATE = 2'd2,\n    STATE_WAIT = 2'd3;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\nreg frame_reg = 0, frame_next;\n\nalways @* begin\n    state_next = STATE_IDLE;\n\n    frame_next = frame_reg;\n"]], "Diff Content": {"Delete": [[75, "reg frame_reg = 0, frame_next;\n"]], "Add": [[75, "reg frame_reg = 1'b0, frame_next;\n"]]}}