Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Liz/Desktop/para liz/datapath/datapath_tb_isim_beh.exe -prj C:/Users/Liz/Desktop/para liz/datapath/datapath_tb_beh.prj work.datapath_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Liz/Desktop/para liz/datapath/UC.vhd" into library work
Parsing VHDL file "C:/Users/Liz/Desktop/para liz/datapath/SING_EXTENSION.vhd" into library work
Parsing VHDL file "C:/Users/Liz/Desktop/para liz/datapath/Register_File.vhd" into library work
Parsing VHDL file "C:/Users/Liz/Desktop/para liz/datapath/Program_Counter.vhd" into library work
Parsing VHDL file "C:/Users/Liz/Desktop/para liz/datapath/Mux.vhd" into library work
Parsing VHDL file "C:/Users/Liz/Desktop/para liz/datapath/instructionMemory.vhd" into library work
Parsing VHDL file "C:/Users/Liz/Desktop/para liz/datapath/ALU.vhd" into library work
Parsing VHDL file "C:/Users/Liz/Desktop/para liz/datapath/Adder.vhd" into library work
Parsing VHDL file "C:/Users/Liz/Desktop/para liz/datapath/DATAPATH.vhd" into library work
Parsing VHDL file "C:/Users/Liz/Desktop/para liz/datapath/datapath_tb.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:1196 - "C:/Users/Liz/Desktop/para liz/datapath/instructionMemory.vhd" Line 25: Readline called past the end of file q
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling package std_logic_signed
Compiling architecture behavioral of entity Adder [adder_default]
Compiling architecture behavioral of entity Program_Counter [program_counter_default]
Compiling architecture arqinstructionmemory of entity instructionMemory [instructionmemory_default]
Compiling architecture arq_uc of entity UC [uc_default]
Compiling architecture arq_rf of entity Register_File [register_file_default]
Compiling architecture behavioral of entity SING_EXTENSION [sing_extension_default]
Compiling architecture arq_mux of entity Mux [mux_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity DATAPATH [datapath_default]
Compiling architecture behavior of entity datapath_tb
Time Resolution for simulation is 1ps.
Waiting for 12 sub-compilation(s) to finish...
Compiled 25 VHDL Units
Built simulation executable C:/Users/Liz/Desktop/para liz/datapath/datapath_tb_isim_beh.exe
Fuse Memory Usage: 34696 KB
Fuse CPU Usage: 1874 ms
