==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'vlsiModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.781 ; gain = 45.777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.781 ; gain = 45.777
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 197.461 ; gain = 141.457
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (vlsiModel.c:207) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (vlsiModel.c:38) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.3' (vlsiModel.c:207) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (vlsiModel.c:38) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (vlsiModel.c:207) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (vlsiModel.c:38) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (vlsiModel.c:207) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (vlsiModel.c:38) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 200.590 ; gain = 144.586
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (vlsiModel.c:134) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (vlsiModel.c:151) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (vlsiModel.c:166) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (vlsiModel.c:170) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (vlsiModel.c:186) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (vlsiModel.c:134) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (vlsiModel.c:151) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (vlsiModel.c:166) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (vlsiModel.c:170) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (vlsiModel.c:186) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (vlsiModel.c:134) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (vlsiModel.c:151) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (vlsiModel.c:166) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (vlsiModel.c:170) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (vlsiModel.c:186) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (vlsiModel.c:134) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (vlsiModel.c:151) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (vlsiModel.c:166) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (vlsiModel.c:170) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (vlsiModel.c:186) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (vlsiModel.c:134) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (vlsiModel.c:151) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (vlsiModel.c:166) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (vlsiModel.c:170) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (vlsiModel.c:186) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (vlsiModel.c:134) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (vlsiModel.c:151) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (vlsiModel.c:166) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (vlsiModel.c:170) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (vlsiModel.c:186) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (vlsiModel.c:134) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (vlsiModel.c:151) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (vlsiModel.c:166) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (vlsiModel.c:170) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (vlsiModel.c:186) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (vlsiModel.c:134) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (vlsiModel.c:151) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (vlsiModel.c:166) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (vlsiModel.c:170) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (vlsiModel.c:186) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.3' (vlsiModel.c:207) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (vlsiModel.c:38) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (vlsiModel.c:207) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (vlsiModel.c:38) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (vlsiModel.c:207) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (vlsiModel.c:38) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (vlsiModel.c:207) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (vlsiModel.c:38) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vlsiModel.c:12:9) to (vlsiModel.c:29:5) in function 'k2c_dense.3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vlsiModel.c:12:9) to (vlsiModel.c:29:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vlsiModel.c:12:9) to (vlsiModel.c:29:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vlsiModel.c:12:9) to (vlsiModel.c:29:5) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 202.406 ; gain = 146.402
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 321.879 ; gain = 265.875
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vlsiModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.3' to 'k2c_matmul_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.3' to 'k2c_dot_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.3' to 'k2c_dense_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.633 seconds; current allocated memory: 270.539 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 270.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 271.108 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 271.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 272.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 274.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 274.567 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 274.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', vlsiModel.c:100) (0 ns)
	'mul' operation ('tmp_8', vlsiModel.c:102) (2.82 ns)
	'add' operation ('sum8', vlsiModel.c:102) (3.53 ns)
	'getelementptr' operation ('B_addr', vlsiModel.c:102) (0 ns)
	'load' operation ('B_load', vlsiModel.c:102) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 274.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 275.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 275.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 275.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 276.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 276.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 277.780 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.517 seconds; current allocated memory: 279.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.441 seconds; current allocated memory: 279.630 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 279.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 280.287 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 280.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 282.053 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 283.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 283.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 284.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 284.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 284.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 286.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 287.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_softmax_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 288.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 288.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 288.971 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 289.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vlsiModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 290.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.856 seconds; current allocated memory: 291.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'vlsiModel_mul_64s_64s_64_2_1' to 'vlsiModel_mul_64sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.742 seconds; current allocated memory: 291.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'vlsiModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'vlsiModel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'vlsiModel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_mul_mul_18s_18s_18_1_1' to 'vlsiModel_mul_muleOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_mac_muladd_18s_18s_18ns_18_1_1' to 'vlsiModel_mac_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mac_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_muleOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_3'.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 292.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_fwork' to 'k2c_dot_3_dense_fg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_udiv_64ns_64ns_64_68_seq_1' to 'vlsiModel_udiv_64hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_udiv_20ns_64ns_64_24_seq_1' to 'vlsiModel_udiv_20ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_urem_64ns_64ns_64_68_seq_1' to 'vlsiModel_urem_64jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_udiv_20ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_udiv_64hbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_urem_64jbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_3'.
INFO: [HLS 200-111]  Elapsed time: 0.524 seconds; current allocated memory: 295.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'vlsiModel_fcmp_32ns_32ns_1_1_1' to 'vlsiModel_fcmp_32kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fcmp_32kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.908 seconds; current allocated memory: 295.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mac_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_muleOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 296.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 296.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'vlsiModel_mul_mul_14s_14s_14_1_1' to 'vlsiModel_mul_mullbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_mac_muladd_14s_14s_14ns_14_1_1' to 'vlsiModel_mac_mulmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mac_mulmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_mullbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 297.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_1_fwork' to 'k2c_dot_dense_1_fncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_udiv_64hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_urem_64jbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 300.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_3'.
INFO: [HLS 200-111]  Elapsed time: 1.007 seconds; current allocated memory: 301.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'vlsiModel_mul_mul_12s_12s_12_1_1' to 'vlsiModel_mul_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_mac_muladd_12s_12s_12ns_12_1_1' to 'vlsiModel_mac_mulpcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mac_mulpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_mulocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.654 seconds; current allocated memory: 302.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_2_fwork' to 'k2c_dot_1_dense_2qcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_udiv_64hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_urem_64jbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.683 seconds; current allocated memory: 304.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.937 seconds; current allocated memory: 305.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'vlsiModel_mul_mul_10s_10s_10_1_1' to 'vlsiModel_mul_mulrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_mac_muladd_10s_10s_10ns_10_1_1' to 'vlsiModel_mac_mulsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mac_mulsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_mulrcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 306.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_3_fwork' to 'k2c_dot_2_dense_3tde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_udiv_64hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_urem_64jbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.566 seconds; current allocated memory: 309.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_softmax_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'vlsiModel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'vlsiModel_faddfsuudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_fdiv_32ns_32ns_32_12_1' to 'vlsiModel_fdiv_32vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'vlsiModel_fexp_32wdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_faddfsuudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fcmp_32kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fdiv_32vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fexp_32wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_softmax_func'.
INFO: [HLS 200-111]  Elapsed time: 1.322 seconds; current allocated memory: 310.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.485 seconds; current allocated memory: 311.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vlsiModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'vlsiModel/dense_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vlsiModel/dense_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vlsiModel/dense_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vlsiModel/dense_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vlsiModel/dense_3_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vlsiModel/dense_3_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vlsiModel/dense_3_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vlsiModel/dense_3_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'vlsiModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'dense_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_output_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_output_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_output_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_output_array' to 'vlsiModel_dense_oxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_kernel_array' to 'vlsiModel_dense_kyd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_kernel_array_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_kernel_array_0' to 'vlsiModel_dense_kzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_bias_array' to 'vlsiModel_dense_bAem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_bias_array_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_bias_array_1' to 'vlsiModel_dense_bBew' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_1_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_1_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_1_output_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_1_output_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_1_output_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_1_output_array' to 'vlsiModel_dense_1CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_1_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_1_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_1_kernel_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_1_kernel_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_1_kernel_array' to 'vlsiModel_dense_1DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_1_kernel_array_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_1_kernel_array_6' to 'vlsiModel_dense_1Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_1_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_1_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_1_bias_array' to 'vlsiModel_dense_1Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_1_bias_array_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_1_bias_array_7' to 'vlsiModel_dense_1Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_2_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_2_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_2_output_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_2_output_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_2_output_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_2_output_array' to 'vlsiModel_dense_2Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_2_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_2_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_2_kernel_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_2_kernel_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_2_kernel_array' to 'vlsiModel_dense_2IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_2_kernel_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_2_kernel_array_4' to 'vlsiModel_dense_2JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_2_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_2_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_2_bias_array' to 'vlsiModel_dense_2KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_2_bias_array_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_2_bias_array_5' to 'vlsiModel_dense_2Lf8' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_3_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_3_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_3_kernel_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_3_kernel_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_3_kernel_array' to 'vlsiModel_dense_3Mgi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_3_kernel_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_3_kernel_array_2' to 'vlsiModel_dense_3Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_3_bias_array' to 'vlsiModel_dense_3OgC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_3_bias_array_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_3_bias_array_3' to 'vlsiModel_dense_3PgM' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_3_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_3_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_kernel_shape' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_kernel_shape' to 'vlsiModel_dense_kQgW' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_1_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_output_shape' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_output_shape' to 'vlsiModel_dense_oRg6' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_1_kernel_shape' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_1_kernel_shape' to 'vlsiModel_dense_1Shg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_2_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_1_output_shape' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_1_output_shape' to 'vlsiModel_dense_1Thq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_2_kernel_shape' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_2_kernel_shape' to 'vlsiModel_dense_2UhA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_3_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_2_output_shape' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_2_output_shape' to 'vlsiModel_dense_2VhK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_3_kernel_shape' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_3_kernel_shape' to 'vlsiModel_dense_3WhU' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vlsiModel/dense_3_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vlsiModel/dense_3_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vlsiModel/dense_3_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vlsiModel/dense_3_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vlsiModel/dense_3_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vlsiModel/dense_3_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vlsiModel/dense_3_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vlsiModel/dense_3_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'vlsiModel'.
INFO: [HLS 200-111]  Elapsed time: 3.521 seconds; current allocated memory: 313.339 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'vlsiModel_mul_64sbkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'vlsiModel_udiv_64hbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'vlsiModel_udiv_20ibs_div'
INFO: [RTMG 210-282] Generating pipelined core: 'vlsiModel_urem_64jbC_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_3_dense_fg8j_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_3_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_3_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_1_fncg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_2qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_3tde_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'vlsiModel_dense_oxdS_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'vlsiModel_dense_kyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vlsiModel_dense_bAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vlsiModel_dense_1DeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vlsiModel_dense_1Ffa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vlsiModel_dense_2IfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vlsiModel_dense_2KfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'vlsiModel_dense_3Mgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vlsiModel_dense_3OgC_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'vlsiModel_dense_kQgW_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:59 . Memory (MB): peak = 448.305 ; gain = 392.301
INFO: [SYSC 207-301] Generating SystemC RTL for vlsiModel.
INFO: [VHDL 208-304] Generating VHDL RTL for vlsiModel.
INFO: [VLOG 209-307] Generating Verilog RTL for vlsiModel.
INFO: [HLS 200-112] Total elapsed time: 59.801 seconds; peak allocated memory: 313.339 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'vlsiModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 101.664 ; gain = 46.098
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 101.664 ; gain = 46.098
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 106.859 ; gain = 51.293
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (vlsiModel.c:234) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (vlsiModel.c:144) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (vlsiModel.c:234) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.1' into 'k2c_dense.2' (vlsiModel.c:144) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (vlsiModel.c:234) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.2' into 'k2c_dense.1' (vlsiModel.c:144) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.3' (vlsiModel.c:234) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.3' into 'k2c_dense' (vlsiModel.c:144) automatically.
ERROR: [SYNCHK 200-75] vlsiModel.c:85411: function 'vlsiModel' returns a pointer value; please inline this function or change return to an argument.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [HLS 200-10] Analyzing design file 'vlsiModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 101.801 ; gain = 46.238
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 101.801 ; gain = 46.238
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 107.211 ; gain = 51.648
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (vlsiModel.c:234) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (vlsiModel.c:144) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.3' (vlsiModel.c:234) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.3' into 'k2c_dense' (vlsiModel.c:144) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (vlsiModel.c:234) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.2' into 'k2c_dense.1' (vlsiModel.c:144) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (vlsiModel.c:234) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.1' into 'k2c_dense.2' (vlsiModel.c:144) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 109.973 ; gain = 54.410
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (vlsiModel.c:175) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (vlsiModel.c:188) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (vlsiModel.c:200) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (vlsiModel.c:203) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (vlsiModel.c:216) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (vlsiModel.c:175) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (vlsiModel.c:188) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (vlsiModel.c:200) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (vlsiModel.c:203) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (vlsiModel.c:216) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (vlsiModel.c:175) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (vlsiModel.c:188) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (vlsiModel.c:200) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (vlsiModel.c:203) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (vlsiModel.c:216) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (vlsiModel.c:175) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (vlsiModel.c:188) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (vlsiModel.c:200) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (vlsiModel.c:203) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (vlsiModel.c:216) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (vlsiModel.c:175) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (vlsiModel.c:188) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (vlsiModel.c:200) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (vlsiModel.c:203) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (vlsiModel.c:216) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (vlsiModel.c:175) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (vlsiModel.c:188) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (vlsiModel.c:200) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (vlsiModel.c:203) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (vlsiModel.c:216) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (vlsiModel.c:175) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (vlsiModel.c:188) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (vlsiModel.c:200) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (vlsiModel.c:203) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (vlsiModel.c:216) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (vlsiModel.c:175) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (vlsiModel.c:188) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (vlsiModel.c:200) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (vlsiModel.c:203) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (vlsiModel.c:216) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.3' (vlsiModel.c:234) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.3' into 'k2c_dense' (vlsiModel.c:144) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (vlsiModel.c:234) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (vlsiModel.c:144) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (vlsiModel.c:234) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.1' into 'k2c_dense.2' (vlsiModel.c:144) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (vlsiModel.c:234) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.2' into 'k2c_dense.1' (vlsiModel.c:144) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vlsiModel.c:121:9) to (vlsiModel.c:136:5) in function 'k2c_dense.3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vlsiModel.c:121:9) to (vlsiModel.c:136:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vlsiModel.c:121:9) to (vlsiModel.c:136:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vlsiModel.c:121:9) to (vlsiModel.c:136:5) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 133.250 ; gain = 77.688
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 334.770 ; gain = 279.207
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vlsiModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.3' to 'k2c_dot_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_relu_func.3' to 'k2c_relu_func_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.3' to 'k2c_affine_matmul_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.3' to 'k2c_matmul_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.3' to 'k2c_dense_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_relu_func.1' to 'k2c_relu_func_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.1' to 'k2c_affine_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_softmax_func.2' to 'k2c_softmax_func_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.2' to 'k2c_affine_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-107] Renaming port name 'vlsiModel/dense_3_output_numel' to 'vlsiModel/dense_3_output_numel_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'vlsiModel/dense_3_output_array' to 'vlsiModel/dense_3_output_array_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.778 seconds; current allocated memory: 288.710 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 288.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 289.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 289.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 291.079 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 292.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 292.733 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 292.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', vlsiModel.c:60) (0 ns)
	'mul' operation ('tmp_9', vlsiModel.c:62) (2.82 ns)
	'add' operation ('sum8', vlsiModel.c:62) (3.53 ns)
	'getelementptr' operation ('B_addr', vlsiModel.c:62) (0 ns)
	'load' operation ('B_load', vlsiModel.c:62) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 293.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 293.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 293.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 293.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 294.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 294.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 296.009 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 297.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 297.701 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 297.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', vlsiModel.c:60) (0 ns)
	'mul' operation ('tmp_9', vlsiModel.c:62) (2.82 ns)
	'add' operation ('sum8', vlsiModel.c:62) (3.53 ns)
	'getelementptr' operation ('B_addr', vlsiModel.c:62) (0 ns)
	'load' operation ('B_load', vlsiModel.c:62) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 298.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 298.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 298.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 298.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 299.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 299.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 300.955 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 302.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 302.649 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 302.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', vlsiModel.c:60) (0 ns)
	'mul' operation ('tmp_6', vlsiModel.c:62) (2.82 ns)
	'add' operation ('sum8', vlsiModel.c:62) (3.53 ns)
	'getelementptr' operation ('B_addr', vlsiModel.c:62) (0 ns)
	'load' operation ('B_load', vlsiModel.c:62) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 302.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 303.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 303.437 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 303.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 304.089 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 304.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 305.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 307.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_softmax_func_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 307.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 308.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', vlsiModel.c:60) (0 ns)
	'mul' operation ('tmp_3', vlsiModel.c:62) (2.82 ns)
	'add' operation ('sum8', vlsiModel.c:62) (3.53 ns)
	'getelementptr' operation ('B_addr', vlsiModel.c:62) (0 ns)
	'load' operation ('B_load', vlsiModel.c:62) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 308.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 308.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 308.995 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 309.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vlsiModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 309.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.565 seconds; current allocated memory: 310.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'vlsiModel_mul_64s_64s_64_2_1' to 'vlsiModel_mul_64sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.567 seconds; current allocated memory: 311.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'vlsiModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'vlsiModel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'vlsiModel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_mul_mul_18s_18s_18_1_1' to 'vlsiModel_mul_muleOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_mac_muladd_18s_18s_18ns_18_1_1' to 'vlsiModel_mac_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mac_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 311.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_fwork' to 'k2c_dot_3_dense_fg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_kernel_array' to 'k2c_dot_3_dense_khbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_udiv_64ns_64ns_64_68_seq_1' to 'vlsiModel_udiv_64ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_udiv_20ns_64ns_64_24_seq_1' to 'vlsiModel_udiv_20jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_urem_64ns_64ns_64_68_seq_1' to 'vlsiModel_urem_64kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_udiv_20jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_udiv_64ibs': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_urem_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_3'.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 326.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'vlsiModel_fcmp_32ns_32ns_1_1_1' to 'vlsiModel_fcmp_32lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fcmp_32lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func_3'.
INFO: [HLS 200-111]  Elapsed time: 0.721 seconds; current allocated memory: 326.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'vlsiModel_mul_mul_11s_11s_11_1_1' to 'vlsiModel_mul_mulmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mac_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_mulmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_3'.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 327.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_dense_kernel_array' to 'k2c_dense_dense_kncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_dense_bias_array' to 'k2c_dense_dense_bocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 328.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'vlsiModel_mul_mul_14s_14s_14_1_1' to 'vlsiModel_mul_mulpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_mac_muladd_14s_14s_14ns_14_1_1' to 'vlsiModel_mac_mulqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mac_mulqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_mulpcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_3'.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 328.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_1_fwork' to 'k2c_dot_dense_1_frcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_1_kernel_array' to 'k2c_dot_dense_1_ksc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_udiv_64ibs': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_urem_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.526 seconds; current allocated memory: 332.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fcmp_32lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 332.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mac_mulqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 333.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_3_dense_1_kernel_array' to 'k2c_dense_3_densetde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_3_dense_1_bias_array' to 'k2c_dense_3_denseudo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_3'.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 333.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'vlsiModel_mul_mul_12s_12s_12_1_1' to 'vlsiModel_mul_mulvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_mac_muladd_12s_12s_12ns_12_1_1' to 'vlsiModel_mac_mulwdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mac_mulwdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_mulvdy': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.657 seconds; current allocated memory: 334.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_2_fwork' to 'k2c_dot_1_dense_2xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_2_kernel_array' to 'k2c_dot_1_dense_2yd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_udiv_64ibs': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_urem_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.564 seconds; current allocated memory: 337.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fcmp_32lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func_1'.
INFO: [HLS 200-111]  Elapsed time: 0.797 seconds; current allocated memory: 338.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mac_mulwdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 338.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_2_kernel_array' to 'k2c_dense_2_densezec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_2_bias_array' to 'k2c_dense_2_denseAem' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 339.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'vlsiModel_mul_mul_10s_10s_10_1_1' to 'vlsiModel_mul_mulBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_mac_muladd_10s_10s_10ns_10_1_1' to 'vlsiModel_mac_mulCeG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mac_mulCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_mulBew': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.583 seconds; current allocated memory: 340.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_3_fwork' to 'k2c_dot_2_dense_3DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_3_kernel_array' to 'k2c_dot_2_dense_3Ee0' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_udiv_64ibs': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_urem_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.646 seconds; current allocated memory: 342.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_softmax_func_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'vlsiModel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'vlsiModel_faddfsuFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_fdiv_32ns_32ns_32_12_1' to 'vlsiModel_fdiv_32Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'vlsiModel_fexp_32Hfu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_faddfsuFfa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fcmp_32lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fdiv_32Gfk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fexp_32Hfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_softmax_func_2'.
INFO: [HLS 200-111]  Elapsed time: 0.943 seconds; current allocated memory: 343.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'vlsiModel_mac_muladd_9s_9s_9ns_9_1_1' to 'vlsiModel_mac_mulIfE' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mac_mulIfE': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.513 seconds; current allocated memory: 344.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_3_kernel_array' to 'k2c_dense_1_denseJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_3_bias_array' to 'k2c_dense_1_denseKfY' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_3_output_numel_r' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.611 seconds; current allocated memory: 345.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vlsiModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'vlsiModel/dense_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vlsiModel/dense_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vlsiModel/dense_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vlsiModel/dense_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vlsiModel/dense_3_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vlsiModel/dense_3_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vlsiModel/dense_3_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vlsiModel/dense_3_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'vlsiModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_input_input_ar' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_input_input_ar' to 'vlsiModel_dense_iLf8' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_output_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_output_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_1_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_1_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_1_output_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_1_output_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_1_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_1_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_1_kernel_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_1_kernel_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_1_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_1_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_2_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_2_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_2_output_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_2_output_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_2_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_2_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_2_kernel_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_2_kernel_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_2_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_2_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_3_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_3_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_3_kernel_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_3_kernel_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_3_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_3_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_output_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_output_array' to 'vlsiModel_dense_oMgi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_kernel_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_input_input_sh' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_input_input_sh' to 'vlsiModel_dense_iNgs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_kernel_shape' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_kernel_shape' to 'vlsiModel_dense_kOgC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_1_output_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_1_output_array' to 'vlsiModel_dense_1PgM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_1_kernel_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_1_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_1_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_output_shape' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_output_shape' to 'vlsiModel_dense_oQgW' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_1_kernel_shape' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_1_kernel_shape' to 'vlsiModel_dense_1Rg6' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_2_output_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_2_output_array' to 'vlsiModel_dense_2Shg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_2_kernel_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_2_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_2_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_1_output_shape' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_1_output_shape' to 'vlsiModel_dense_1Thq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_2_kernel_shape' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_2_kernel_shape' to 'vlsiModel_dense_2UhA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_3_kernel_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_3_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_3_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_3_output_numel_r' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_2_output_shape' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_2_output_shape' to 'vlsiModel_dense_2VhK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_3_kernel_shape' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_3_kernel_shape' to 'vlsiModel_dense_3WhU' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_3_output_array_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_3_output_array_r' to 'vlsiModel_dense_3Xh4' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vlsiModel/dense_3_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vlsiModel/dense_3_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vlsiModel/dense_3_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vlsiModel/dense_3_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vlsiModel/dense_3_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vlsiModel/dense_3_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vlsiModel/dense_3_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vlsiModel/dense_3_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'vlsiModel'.
INFO: [HLS 200-111]  Elapsed time: 3.214 seconds; current allocated memory: 346.769 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'vlsiModel_mul_64sbkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'vlsiModel_udiv_64ibs_div'
INFO: [RTMG 210-282] Generating pipelined core: 'vlsiModel_udiv_20jbC_div'
INFO: [RTMG 210-282] Generating pipelined core: 'vlsiModel_urem_64kbM_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_3_dense_fg8j_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_3_dense_khbi_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_3_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_3_permB_ram (RAM)' using distributed RAMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_dense_kncg' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_dense_kncg_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_dense_bocq_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_1_frcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_1_ksc4_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_3_densetde' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_3_densetde_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_3_denseudo_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_2xdS_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_2yd2_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_2_densezec' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_2_densezec_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_2_denseAem_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_3DeQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_3Ee0_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_1_denseJfO' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_1_denseJfO_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_1_denseKfY_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'vlsiModel_dense_iLf8_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'vlsiModel_dense_oMgi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'vlsiModel_dense_iNgs_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'vlsiModel_dense_1PgM_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'vlsiModel_dense_2Shg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'vlsiModel_dense_3Xh4_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:00 . Memory (MB): peak = 483.426 ; gain = 427.863
INFO: [SYSC 207-301] Generating SystemC RTL for vlsiModel.
INFO: [VHDL 208-304] Generating VHDL RTL for vlsiModel.
INFO: [VLOG 209-307] Generating Verilog RTL for vlsiModel.
INFO: [HLS 200-112] Total elapsed time: 60.613 seconds; peak allocated memory: 346.769 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
