
F303_voltage_driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b008  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000089c  0800b198  0800b198  0001b198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ba34  0800ba34  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800ba34  0800ba34  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ba34  0800ba34  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ba34  0800ba34  0001ba34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ba38  0800ba38  0001ba38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800ba3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
 10 .bss          00001638  200001e0  200001e0  000201e0  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20001818  20001818  000201e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00024cbc  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004c5e  00000000  00000000  00044ecc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loc    0001b3db  00000000  00000000  00049b2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001198  00000000  00000000  00064f08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00002d50  00000000  00000000  000660a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00020599  00000000  00000000  00068df0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000067e3  00000000  00000000  00089389  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0008fb6c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000502c  00000000  00000000  0008fbbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b180 	.word	0x0800b180

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800b180 	.word	0x0800b180

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
ADC_HandleTypeDef hadc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000c88:	b510      	push	{r4, lr}

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
  ADC_ChannelConfTypeDef sConfig = {0};
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000c8a:	2228      	movs	r2, #40	; 0x28
  ADC_MultiModeTypeDef multimode = {0};
 8000c8c:	2400      	movs	r4, #0
{
 8000c8e:	b094      	sub	sp, #80	; 0x50
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000c90:	4621      	mov	r1, r4
 8000c92:	eb0d 0002 	add.w	r0, sp, r2
  ADC_MultiModeTypeDef multimode = {0};
 8000c96:	e9cd 4402 	strd	r4, r4, [sp, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000c9a:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8000c9e:	e9cd 4407 	strd	r4, r4, [sp, #28]
  ADC_MultiModeTypeDef multimode = {0};
 8000ca2:	9401      	str	r4, [sp, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000ca4:	9404      	str	r4, [sp, #16]
 8000ca6:	9409      	str	r4, [sp, #36]	; 0x24
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000ca8:	f007 fc70 	bl	800858c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000cac:	483c      	ldr	r0, [pc, #240]	; (8000da0 <MX_ADC1_Init+0x118>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000cae:	2301      	movs	r3, #1
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000cb0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000cb4:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000cb8:	6103      	str	r3, [r0, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 1;
 8000cba:	61c3      	str	r3, [r0, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000cbc:	2304      	movs	r3, #4
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000cbe:	e9c0 1200 	strd	r1, r2, [r0]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000cc2:	6143      	str	r3, [r0, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	e9c0 230a 	strd	r2, r3, [r0, #40]	; 0x28
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000ccc:	8304      	strh	r4, [r0, #24]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000cce:	6084      	str	r4, [r0, #8]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000cd0:	f880 4020 	strb.w	r4, [r0, #32]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000cd4:	60c4      	str	r4, [r0, #12]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000cd6:	f880 4030 	strb.w	r4, [r0, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000cda:	6344      	str	r4, [r0, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000cdc:	f002 fc00 	bl	80034e0 <HAL_ADC_Init>
 8000ce0:	2800      	cmp	r0, #0
 8000ce2:	d143      	bne.n	8000d6c <MX_ADC1_Init+0xe4>
    Error_Handler();
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000ce4:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000ce6:	482e      	ldr	r0, [pc, #184]	; (8000da0 <MX_ADC1_Init+0x118>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000ce8:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000cea:	a901      	add	r1, sp, #4
 8000cec:	f003 fad2 	bl	8004294 <HAL_ADCEx_MultiModeConfigChannel>
 8000cf0:	2800      	cmp	r0, #0
 8000cf2:	d14b      	bne.n	8000d8c <MX_ADC1_Init+0x104>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	e9cd 2304 	strd	r2, r3, [sp, #16]
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cfc:	4828      	ldr	r0, [pc, #160]	; (8000da0 <MX_ADC1_Init+0x118>)
  sConfig.Channel = ADC_CHANNEL_1;
 8000cfe:	2200      	movs	r2, #0
 8000d00:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d02:	a904      	add	r1, sp, #16
  sConfig.Channel = ADC_CHANNEL_1;
 8000d04:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8000d08:	e9cd 2308 	strd	r2, r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d0c:	f002 feaa 	bl	8003a64 <HAL_ADC_ConfigChannel>
 8000d10:	2800      	cmp	r0, #0
 8000d12:	d138      	bne.n	8000d86 <MX_ADC1_Init+0xfe>
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
  sConfigInjected.InjectedNbrOfConversion = 3;
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_19CYCLES_5;
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000d14:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8000d98 <MX_ADC1_Init+0x110>
  sConfigInjected.InjectedNbrOfConversion = 3;
 8000d18:	2103      	movs	r1, #3
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000d1a:	2300      	movs	r3, #0
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8000d1c:	2201      	movs	r2, #1
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 8000d1e:	2404      	movs	r4, #4
  sConfigInjected.InjectedNbrOfConversion = 3;
 8000d20:	9110      	str	r1, [sp, #64]	; 0x40
  sConfigInjected.AutoInjectedConv = DISABLE;
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
  sConfigInjected.QueueInjectedContext = DISABLE;
  sConfigInjected.InjectedOffset = 0;
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d22:	481f      	ldr	r0, [pc, #124]	; (8000da0 <MX_ADC1_Init+0x118>)
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000d24:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d26:	a90a      	add	r1, sp, #40	; 0x28
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000d28:	e9cd 220a 	strd	r2, r2, [sp, #40]	; 0x28
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000d2c:	ed8d 7b12 	vstr	d7, [sp, #72]	; 0x48
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000d30:	e9cd 330e 	strd	r3, r3, [sp, #56]	; 0x38
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 8000d34:	940c      	str	r4, [sp, #48]	; 0x30
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000d36:	f8ad 3044 	strh.w	r3, [sp, #68]	; 0x44
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000d3a:	f88d 3046 	strb.w	r3, [sp, #70]	; 0x46
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d3e:	f003 f85b 	bl	8003df8 <HAL_ADCEx_InjectedConfigChannel>
 8000d42:	b9e8      	cbnz	r0, 8000d80 <MX_ADC1_Init+0xf8>
    Error_Handler();
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 8000d44:	2204      	movs	r2, #4
 8000d46:	2302      	movs	r3, #2
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d48:	4815      	ldr	r0, [pc, #84]	; (8000da0 <MX_ADC1_Init+0x118>)
 8000d4a:	a90a      	add	r1, sp, #40	; 0x28
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 8000d4c:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d50:	f003 f852 	bl	8003df8 <HAL_ADCEx_InjectedConfigChannel>
 8000d54:	b988      	cbnz	r0, 8000d7a <MX_ADC1_Init+0xf2>
    Error_Handler();
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_5;
 8000d56:	2205      	movs	r2, #5
 8000d58:	2303      	movs	r3, #3
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d5a:	4811      	ldr	r0, [pc, #68]	; (8000da0 <MX_ADC1_Init+0x118>)
 8000d5c:	a90a      	add	r1, sp, #40	; 0x28
  sConfigInjected.InjectedChannel = ADC_CHANNEL_5;
 8000d5e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d62:	f003 f849 	bl	8003df8 <HAL_ADCEx_InjectedConfigChannel>
 8000d66:	b920      	cbnz	r0, 8000d72 <MX_ADC1_Init+0xea>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d68:	b014      	add	sp, #80	; 0x50
 8000d6a:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000d6c:	f001 fd1e 	bl	80027ac <Error_Handler>
 8000d70:	e7b8      	b.n	8000ce4 <MX_ADC1_Init+0x5c>
    Error_Handler();
 8000d72:	f001 fd1b 	bl	80027ac <Error_Handler>
}
 8000d76:	b014      	add	sp, #80	; 0x50
 8000d78:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000d7a:	f001 fd17 	bl	80027ac <Error_Handler>
 8000d7e:	e7ea      	b.n	8000d56 <MX_ADC1_Init+0xce>
    Error_Handler();
 8000d80:	f001 fd14 	bl	80027ac <Error_Handler>
 8000d84:	e7de      	b.n	8000d44 <MX_ADC1_Init+0xbc>
    Error_Handler();
 8000d86:	f001 fd11 	bl	80027ac <Error_Handler>
 8000d8a:	e7c3      	b.n	8000d14 <MX_ADC1_Init+0x8c>
    Error_Handler();
 8000d8c:	f001 fd0e 	bl	80027ac <Error_Handler>
 8000d90:	e7b0      	b.n	8000cf4 <MX_ADC1_Init+0x6c>
 8000d92:	bf00      	nop
 8000d94:	f3af 8000 	nop.w
 8000d98:	00000001 	.word	0x00000001
 8000d9c:	00000040 	.word	0x00000040
 8000da0:	20000218 	.word	0x20000218
 8000da4:	00000000 	.word	0x00000000

08000da8 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000da8:	b510      	push	{r4, lr}

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000daa:	2400      	movs	r4, #0
{
 8000dac:	b090      	sub	sp, #64	; 0x40
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000dae:	2228      	movs	r2, #40	; 0x28
 8000db0:	4621      	mov	r1, r4
 8000db2:	a806      	add	r0, sp, #24
  ADC_ChannelConfTypeDef sConfig = {0};
 8000db4:	e9cd 4400 	strd	r4, r4, [sp]
 8000db8:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8000dbc:	e9cd 4404 	strd	r4, r4, [sp, #16]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000dc0:	f007 fbe4 	bl	800858c <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000dc4:	4828      	ldr	r0, [pc, #160]	; (8000e68 <MX_ADC2_Init+0xc0>)
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000dc6:	4a29      	ldr	r2, [pc, #164]	; (8000e6c <MX_ADC2_Init+0xc4>)
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc2.Init.NbrOfConversion = 1;
  hadc2.Init.DMAContinuousRequests = DISABLE;
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000dc8:	8304      	strh	r4, [r0, #24]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000dca:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000dce:	e9c0 2300 	strd	r2, r3, [r0]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	e9c0 230a 	strd	r2, r3, [r0, #40]	; 0x28
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000dda:	2304      	movs	r3, #4
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000ddc:	6084      	str	r4, [r0, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000dde:	6104      	str	r4, [r0, #16]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000de0:	f880 4020 	strb.w	r4, [r0, #32]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000de4:	60c4      	str	r4, [r0, #12]
  hadc2.Init.NbrOfConversion = 1;
 8000de6:	61c2      	str	r2, [r0, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000de8:	f880 4030 	strb.w	r4, [r0, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000dec:	6143      	str	r3, [r0, #20]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000dee:	6344      	str	r4, [r0, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000df0:	f002 fb76 	bl	80034e0 <HAL_ADC_Init>
 8000df4:	bb38      	cbnz	r0, 8000e46 <MX_ADC2_Init+0x9e>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000df6:	2201      	movs	r2, #1
 8000df8:	2301      	movs	r3, #1
 8000dfa:	e9cd 2300 	strd	r2, r3, [sp]
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000dfe:	481a      	ldr	r0, [pc, #104]	; (8000e68 <MX_ADC2_Init+0xc0>)
  sConfig.Channel = ADC_CHANNEL_1;
 8000e00:	2200      	movs	r2, #0
 8000e02:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000e04:	4669      	mov	r1, sp
  sConfig.Channel = ADC_CHANNEL_1;
 8000e06:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8000e0a:	e9cd 2304 	strd	r2, r3, [sp, #16]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000e0e:	f002 fe29 	bl	8003a64 <HAL_ADC_ConfigChannel>
 8000e12:	b9f8      	cbnz	r0, 8000e54 <MX_ADC2_Init+0xac>
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
  sConfigInjected.InjectedNbrOfConversion = 1;
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_19CYCLES_5;
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000e14:	ed9f 7b12 	vldr	d7, [pc, #72]	; 8000e60 <MX_ADC2_Init+0xb8>
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 8000e18:	2004      	movs	r0, #4
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000e1a:	2300      	movs	r3, #0
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8000e1c:	2201      	movs	r2, #1
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 8000e1e:	9008      	str	r0, [sp, #32]
  sConfigInjected.AutoInjectedConv = DISABLE;
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
  sConfigInjected.QueueInjectedContext = DISABLE;
  sConfigInjected.InjectedOffset = 0;
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000e20:	a906      	add	r1, sp, #24
 8000e22:	4811      	ldr	r0, [pc, #68]	; (8000e68 <MX_ADC2_Init+0xc0>)
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000e24:	9309      	str	r3, [sp, #36]	; 0x24
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000e26:	e9cd 2206 	strd	r2, r2, [sp, #24]
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000e2a:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000e2e:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
  sConfigInjected.InjectedNbrOfConversion = 1;
 8000e32:	920c      	str	r2, [sp, #48]	; 0x30
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000e34:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000e38:	f88d 3036 	strb.w	r3, [sp, #54]	; 0x36
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000e3c:	f002 ffdc 	bl	8003df8 <HAL_ADCEx_InjectedConfigChannel>
 8000e40:	b920      	cbnz	r0, 8000e4c <MX_ADC2_Init+0xa4>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000e42:	b010      	add	sp, #64	; 0x40
 8000e44:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000e46:	f001 fcb1 	bl	80027ac <Error_Handler>
 8000e4a:	e7d4      	b.n	8000df6 <MX_ADC2_Init+0x4e>
    Error_Handler();
 8000e4c:	f001 fcae 	bl	80027ac <Error_Handler>
}
 8000e50:	b010      	add	sp, #64	; 0x40
 8000e52:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000e54:	f001 fcaa 	bl	80027ac <Error_Handler>
 8000e58:	e7dc      	b.n	8000e14 <MX_ADC2_Init+0x6c>
 8000e5a:	bf00      	nop
 8000e5c:	f3af 8000 	nop.w
 8000e60:	00000001 	.word	0x00000001
 8000e64:	00000040 	.word	0x00000040
 8000e68:	20000268 	.word	0x20000268
 8000e6c:	50000100 	.word	0x50000100

08000e70 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000e70:	b510      	push	{r4, lr}

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
  ADC_ChannelConfTypeDef sConfig = {0};
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000e72:	2228      	movs	r2, #40	; 0x28
  ADC_MultiModeTypeDef multimode = {0};
 8000e74:	2400      	movs	r4, #0
{
 8000e76:	b094      	sub	sp, #80	; 0x50
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000e78:	eb0d 0002 	add.w	r0, sp, r2
 8000e7c:	4621      	mov	r1, r4
  ADC_MultiModeTypeDef multimode = {0};
 8000e7e:	e9cd 4402 	strd	r4, r4, [sp, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000e82:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8000e86:	e9cd 4407 	strd	r4, r4, [sp, #28]
  ADC_MultiModeTypeDef multimode = {0};
 8000e8a:	9401      	str	r4, [sp, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000e8c:	9404      	str	r4, [sp, #16]
 8000e8e:	9409      	str	r4, [sp, #36]	; 0x24
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000e90:	f007 fb7c 	bl	800858c <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8000e94:	482c      	ldr	r0, [pc, #176]	; (8000f48 <MX_ADC3_Init+0xd8>)
 8000e96:	4b2d      	ldr	r3, [pc, #180]	; (8000f4c <MX_ADC3_Init+0xdc>)
 8000e98:	6003      	str	r3, [r0, #0]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc3.Init.ContinuousConvMode = DISABLE;
  hadc3.Init.DiscontinuousConvMode = DISABLE;
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	e9c0 230a 	strd	r2, r3, [r0, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc3.Init.NbrOfConversion = 1;
  hadc3.Init.DMAContinuousRequests = DISABLE;
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000ea2:	8304      	strh	r4, [r0, #24]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ea4:	2304      	movs	r3, #4
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000ea6:	e9c0 4401 	strd	r4, r4, [r0, #4]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000eaa:	6104      	str	r4, [r0, #16]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000eac:	f880 4020 	strb.w	r4, [r0, #32]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000eb0:	60c4      	str	r4, [r0, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000eb2:	61c2      	str	r2, [r0, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000eb4:	f880 4030 	strb.w	r4, [r0, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000eb8:	6143      	str	r3, [r0, #20]
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000eba:	6344      	str	r4, [r0, #52]	; 0x34
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000ebc:	f002 fb10 	bl	80034e0 <HAL_ADC_Init>
 8000ec0:	bb78      	cbnz	r0, 8000f22 <MX_ADC3_Init+0xb2>
    Error_Handler();
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000ec2:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8000ec4:	4820      	ldr	r0, [pc, #128]	; (8000f48 <MX_ADC3_Init+0xd8>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000ec6:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8000ec8:	a901      	add	r1, sp, #4
 8000eca:	f003 f9e3 	bl	8004294 <HAL_ADCEx_MultiModeConfigChannel>
 8000ece:	bb90      	cbnz	r0, 8000f36 <MX_ADC3_Init+0xc6>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000ed0:	2205      	movs	r2, #5
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	e9cd 2304 	strd	r2, r3, [sp, #16]
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000ed8:	481b      	ldr	r0, [pc, #108]	; (8000f48 <MX_ADC3_Init+0xd8>)
  sConfig.Channel = ADC_CHANNEL_5;
 8000eda:	2200      	movs	r2, #0
 8000edc:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000ede:	a904      	add	r1, sp, #16
  sConfig.Channel = ADC_CHANNEL_5;
 8000ee0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8000ee4:	e9cd 2308 	strd	r2, r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000ee8:	f002 fdbc 	bl	8003a64 <HAL_ADC_ConfigChannel>
 8000eec:	bb00      	cbnz	r0, 8000f30 <MX_ADC3_Init+0xc0>
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
  sConfigInjected.InjectedNbrOfConversion = 1;
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_19CYCLES_5;
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000eee:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8000f40 <MX_ADC3_Init+0xd0>
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000ef2:	2201      	movs	r2, #1
  sConfigInjected.InjectedChannel = ADC_CHANNEL_5;
 8000ef4:	2005      	movs	r0, #5
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000ef6:	2300      	movs	r3, #0
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000ef8:	e9cd 020a 	strd	r0, r2, [sp, #40]	; 0x28
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 8000efc:	2404      	movs	r4, #4
  sConfigInjected.AutoInjectedConv = DISABLE;
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
  sConfigInjected.QueueInjectedContext = DISABLE;
  sConfigInjected.InjectedOffset = 0;
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
  if (HAL_ADCEx_InjectedConfigChannel(&hadc3, &sConfigInjected) != HAL_OK)
 8000efe:	4812      	ldr	r0, [pc, #72]	; (8000f48 <MX_ADC3_Init+0xd8>)
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000f00:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_ADCEx_InjectedConfigChannel(&hadc3, &sConfigInjected) != HAL_OK)
 8000f02:	a90a      	add	r1, sp, #40	; 0x28
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000f04:	ed8d 7b12 	vstr	d7, [sp, #72]	; 0x48
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000f08:	e9cd 330e 	strd	r3, r3, [sp, #56]	; 0x38
  sConfigInjected.InjectedNbrOfConversion = 1;
 8000f0c:	9210      	str	r2, [sp, #64]	; 0x40
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 8000f0e:	940c      	str	r4, [sp, #48]	; 0x30
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000f10:	f8ad 3044 	strh.w	r3, [sp, #68]	; 0x44
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000f14:	f88d 3046 	strb.w	r3, [sp, #70]	; 0x46
  if (HAL_ADCEx_InjectedConfigChannel(&hadc3, &sConfigInjected) != HAL_OK)
 8000f18:	f002 ff6e 	bl	8003df8 <HAL_ADCEx_InjectedConfigChannel>
 8000f1c:	b920      	cbnz	r0, 8000f28 <MX_ADC3_Init+0xb8>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000f1e:	b014      	add	sp, #80	; 0x50
 8000f20:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000f22:	f001 fc43 	bl	80027ac <Error_Handler>
 8000f26:	e7cc      	b.n	8000ec2 <MX_ADC3_Init+0x52>
    Error_Handler();
 8000f28:	f001 fc40 	bl	80027ac <Error_Handler>
}
 8000f2c:	b014      	add	sp, #80	; 0x50
 8000f2e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000f30:	f001 fc3c 	bl	80027ac <Error_Handler>
 8000f34:	e7db      	b.n	8000eee <MX_ADC3_Init+0x7e>
    Error_Handler();
 8000f36:	f001 fc39 	bl	80027ac <Error_Handler>
 8000f3a:	e7c9      	b.n	8000ed0 <MX_ADC3_Init+0x60>
 8000f3c:	f3af 8000 	nop.w
 8000f40:	00000001 	.word	0x00000001
 8000f44:	00000040 	.word	0x00000040
 8000f48:	200002b8 	.word	0x200002b8
 8000f4c:	50000400 	.word	0x50000400

08000f50 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f50:	b500      	push	{lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(adcHandle->Instance==ADC1)
 8000f52:	6802      	ldr	r2, [r0, #0]
{
 8000f54:	b08f      	sub	sp, #60	; 0x3c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f56:	2300      	movs	r3, #0
  if(adcHandle->Instance==ADC1)
 8000f58:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f5c:	e9cd 3308 	strd	r3, r3, [sp, #32]
 8000f60:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
 8000f64:	930c      	str	r3, [sp, #48]	; 0x30
  if(adcHandle->Instance==ADC1)
 8000f66:	d024      	beq.n	8000fb2 <HAL_ADC_MspInit+0x62>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC2)
 8000f68:	4b49      	ldr	r3, [pc, #292]	; (8001090 <HAL_ADC_MspInit+0x140>)
 8000f6a:	429a      	cmp	r2, r3
 8000f6c:	d005      	beq.n	8000f7a <HAL_ADC_MspInit+0x2a>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC3)
 8000f6e:	4b49      	ldr	r3, [pc, #292]	; (8001094 <HAL_ADC_MspInit+0x144>)
 8000f70:	429a      	cmp	r2, r3
 8000f72:	d063      	beq.n	800103c <HAL_ADC_MspInit+0xec>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8000f74:	b00f      	add	sp, #60	; 0x3c
 8000f76:	f85d fb04 	ldr.w	pc, [sp], #4
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000f7a:	4a47      	ldr	r2, [pc, #284]	; (8001098 <HAL_ADC_MspInit+0x148>)
 8000f7c:	6813      	ldr	r3, [r2, #0]
 8000f7e:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000f80:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000f82:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000f84:	d04f      	beq.n	8001026 <HAL_ADC_MspInit+0xd6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f86:	4b45      	ldr	r3, [pc, #276]	; (800109c <HAL_ADC_MspInit+0x14c>)
 8000f88:	695a      	ldr	r2, [r3, #20]
 8000f8a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000f8e:	615a      	str	r2, [r3, #20]
 8000f90:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000f92:	ed9f 7b3b 	vldr	d7, [pc, #236]	; 8001080 <HAL_ADC_MspInit+0x130>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f9a:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f9c:	a908      	add	r1, sp, #32
 8000f9e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000fa2:	ed8d 7b08 	vstr	d7, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fa6:	9b05      	ldr	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fa8:	f004 f82c 	bl	8005004 <HAL_GPIO_Init>
}
 8000fac:	b00f      	add	sp, #60	; 0x3c
 8000fae:	f85d fb04 	ldr.w	pc, [sp], #4
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000fb2:	4a39      	ldr	r2, [pc, #228]	; (8001098 <HAL_ADC_MspInit+0x148>)
 8000fb4:	6813      	ldr	r3, [r2, #0]
 8000fb6:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000fb8:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000fba:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000fbc:	d028      	beq.n	8001010 <HAL_ADC_MspInit+0xc0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fbe:	4b37      	ldr	r3, [pc, #220]	; (800109c <HAL_ADC_MspInit+0x14c>)
 8000fc0:	695a      	ldr	r2, [r3, #20]
 8000fc2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000fc6:	615a      	str	r2, [r3, #20]
 8000fc8:	695a      	ldr	r2, [r3, #20]
 8000fca:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8000fce:	9202      	str	r2, [sp, #8]
 8000fd0:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000fd2:	695a      	ldr	r2, [r3, #20]
 8000fd4:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8000fd8:	615a      	str	r2, [r3, #20]
 8000fda:	695b      	ldr	r3, [r3, #20]
 8000fdc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000fe0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8000fe2:	2209      	movs	r2, #9
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fe4:	a908      	add	r1, sp, #32
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8000fe6:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fe8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8000fec:	e9cd 2308 	strd	r2, r3, [sp, #32]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ff0:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ff2:	f004 f807 	bl	8005004 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000ff6:	ed9f 7b22 	vldr	d7, [pc, #136]	; 8001080 <HAL_ADC_MspInit+0x130>
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffa:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000ffc:	4828      	ldr	r0, [pc, #160]	; (80010a0 <HAL_ADC_MspInit+0x150>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffe:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001000:	a908      	add	r1, sp, #32
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001002:	ed8d 7b08 	vstr	d7, [sp, #32]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001006:	f003 fffd 	bl	8005004 <HAL_GPIO_Init>
}
 800100a:	b00f      	add	sp, #60	; 0x3c
 800100c:	f85d fb04 	ldr.w	pc, [sp], #4
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001010:	4b22      	ldr	r3, [pc, #136]	; (800109c <HAL_ADC_MspInit+0x14c>)
 8001012:	695a      	ldr	r2, [r3, #20]
 8001014:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001018:	615a      	str	r2, [r3, #20]
 800101a:	695b      	ldr	r3, [r3, #20]
 800101c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001020:	9301      	str	r3, [sp, #4]
 8001022:	9b01      	ldr	r3, [sp, #4]
 8001024:	e7cb      	b.n	8000fbe <HAL_ADC_MspInit+0x6e>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001026:	4b1d      	ldr	r3, [pc, #116]	; (800109c <HAL_ADC_MspInit+0x14c>)
 8001028:	695a      	ldr	r2, [r3, #20]
 800102a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800102e:	615a      	str	r2, [r3, #20]
 8001030:	695b      	ldr	r3, [r3, #20]
 8001032:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001036:	9304      	str	r3, [sp, #16]
 8001038:	9b04      	ldr	r3, [sp, #16]
 800103a:	e7a4      	b.n	8000f86 <HAL_ADC_MspInit+0x36>
    __HAL_RCC_ADC34_CLK_ENABLE();
 800103c:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8001040:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001044:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8001088 <HAL_ADC_MspInit+0x138>
    __HAL_RCC_ADC34_CLK_ENABLE();
 8001048:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800104a:	4816      	ldr	r0, [pc, #88]	; (80010a4 <HAL_ADC_MspInit+0x154>)
    __HAL_RCC_ADC34_CLK_ENABLE();
 800104c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8001050:	615a      	str	r2, [r3, #20]
 8001052:	695a      	ldr	r2, [r3, #20]
 8001054:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 8001058:	9206      	str	r2, [sp, #24]
 800105a:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800105c:	695a      	ldr	r2, [r3, #20]
 800105e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001062:	615a      	str	r2, [r3, #20]
 8001064:	695b      	ldr	r3, [r3, #20]
 8001066:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800106a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800106c:	a908      	add	r1, sp, #32
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800106e:	ed8d 7b08 	vstr	d7, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001072:	9b07      	ldr	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001074:	f003 ffc6 	bl	8005004 <HAL_GPIO_Init>
}
 8001078:	e77c      	b.n	8000f74 <HAL_ADC_MspInit+0x24>
 800107a:	bf00      	nop
 800107c:	f3af 8000 	nop.w
 8001080:	00000010 	.word	0x00000010
 8001084:	00000003 	.word	0x00000003
 8001088:	00002000 	.word	0x00002000
 800108c:	00000003 	.word	0x00000003
 8001090:	50000100 	.word	0x50000100
 8001094:	50000400 	.word	0x50000400
 8001098:	200001fc 	.word	0x200001fc
 800109c:	40021000 	.word	0x40021000
 80010a0:	48001400 	.word	0x48001400
 80010a4:	48000400 	.word	0x48000400

080010a8 <getBatteryVoltage>:
}

/* USER CODE BEGIN 1 */

inline float getBatteryVoltage(void)
{
 80010a8:	b508      	push	{r3, lr}
  return adc_raw.batt_v * 3.3 * 11 / 4096;
 80010aa:	4b09      	ldr	r3, [pc, #36]	; (80010d0 <getBatteryVoltage+0x28>)
 80010ac:	6898      	ldr	r0, [r3, #8]
 80010ae:	f7ff fa39 	bl	8000524 <__aeabi_i2d>
 80010b2:	a305      	add	r3, pc, #20	; (adr r3, 80010c8 <getBatteryVoltage+0x20>)
 80010b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010b8:	f7ff fa9e 	bl	80005f8 <__aeabi_dmul>
 80010bc:	f7ff fd94 	bl	8000be8 <__aeabi_d2f>
}
 80010c0:	ee00 0a10 	vmov	s0, r0
 80010c4:	bd08      	pop	{r3, pc}
 80010c6:	bf00      	nop
 80010c8:	66666666 	.word	0x66666666
 80010cc:	3f822666 	.word	0x3f822666
 80010d0:	20000200 	.word	0x20000200
 80010d4:	00000000 	.word	0x00000000

080010d8 <getCurrentM0>:
// 50V/V * 5m = 250mV/A
inline float getCurrentM0(void)
{
 80010d8:	b508      	push	{r3, lr}
  return (adc_raw.cs_m0 - 2048) * 3.3 / 4096 * 4;
 80010da:	4b0b      	ldr	r3, [pc, #44]	; (8001108 <getCurrentM0+0x30>)
 80010dc:	6818      	ldr	r0, [r3, #0]
 80010de:	f5a0 6000 	sub.w	r0, r0, #2048	; 0x800
 80010e2:	f7ff fa1f 	bl	8000524 <__aeabi_i2d>
 80010e6:	a306      	add	r3, pc, #24	; (adr r3, 8001100 <getCurrentM0+0x28>)
 80010e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ec:	f7ff fa84 	bl	80005f8 <__aeabi_dmul>
 80010f0:	f7ff fd7a 	bl	8000be8 <__aeabi_d2f>
}
 80010f4:	ee00 0a10 	vmov	s0, r0
 80010f8:	bd08      	pop	{r3, pc}
 80010fa:	bf00      	nop
 80010fc:	f3af 8000 	nop.w
 8001100:	66666666 	.word	0x66666666
 8001104:	3f6a6666 	.word	0x3f6a6666
 8001108:	20000200 	.word	0x20000200

0800110c <updateADC_M0>:
{
  return (adc_raw.cs_m1 - 2048) * 3.3 / 4096 * 4;
}

inline void updateADC_M0(void)
{
 800110c:	b570      	push	{r4, r5, r6, lr}
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 800110e:	4e12      	ldr	r6, [pc, #72]	; (8001158 <updateADC_M0+0x4c>)
  adc_raw.cs_m0 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1);
 8001110:	4c12      	ldr	r4, [pc, #72]	; (800115c <updateADC_M0+0x50>)
 8001112:	4d13      	ldr	r5, [pc, #76]	; (8001160 <updateADC_M0+0x54>)
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001114:	2201      	movs	r2, #1
 8001116:	4630      	mov	r0, r6
 8001118:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800111c:	f004 f862 	bl	80051e4 <HAL_GPIO_WritePin>
  adc_raw.cs_m0 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1);
 8001120:	2101      	movs	r1, #1
 8001122:	4620      	mov	r0, r4
 8001124:	f002 fc88 	bl	8003a38 <HAL_ADCEx_InjectedGetValue>
  adc_raw.temp_m0 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_2);
 8001128:	2102      	movs	r1, #2
  adc_raw.cs_m0 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1);
 800112a:	6028      	str	r0, [r5, #0]
  adc_raw.temp_m0 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_2);
 800112c:	4620      	mov	r0, r4
 800112e:	f002 fc83 	bl	8003a38 <HAL_ADCEx_InjectedGetValue>
  adc_raw.temp_m1 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_3);
 8001132:	2103      	movs	r1, #3
  adc_raw.temp_m0 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_2);
 8001134:	60e8      	str	r0, [r5, #12]
  adc_raw.temp_m1 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_3);
 8001136:	4620      	mov	r0, r4
 8001138:	f002 fc7e 	bl	8003a38 <HAL_ADCEx_InjectedGetValue>
 800113c:	4603      	mov	r3, r0
  HAL_ADCEx_InjectedStart(&hadc1);
 800113e:	4620      	mov	r0, r4
  adc_raw.temp_m1 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_3);
 8001140:	612b      	str	r3, [r5, #16]
  HAL_ADCEx_InjectedStart(&hadc1);
 8001142:	f002 fbf1 	bl	8003928 <HAL_ADCEx_InjectedStart>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001146:	4630      	mov	r0, r6
 8001148:	2200      	movs	r2, #0
}
 800114a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800114e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001152:	f004 b847 	b.w	80051e4 <HAL_GPIO_WritePin>
 8001156:	bf00      	nop
 8001158:	48000800 	.word	0x48000800
 800115c:	20000218 	.word	0x20000218
 8001160:	20000200 	.word	0x20000200

08001164 <updateADC_M1>:

inline void updateADC_M1(void)
{
 8001164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001166:	4c11      	ldr	r4, [pc, #68]	; (80011ac <updateADC_M1+0x48>)
  adc_raw.batt_v = HAL_ADCEx_InjectedGetValue(&hadc3, ADC_INJECTED_RANK_1);
 8001168:	4d11      	ldr	r5, [pc, #68]	; (80011b0 <updateADC_M1+0x4c>)
  adc_raw.cs_m1 = HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_1);
 800116a:	4f12      	ldr	r7, [pc, #72]	; (80011b4 <updateADC_M1+0x50>)
  adc_raw.batt_v = HAL_ADCEx_InjectedGetValue(&hadc3, ADC_INJECTED_RANK_1);
 800116c:	4e12      	ldr	r6, [pc, #72]	; (80011b8 <updateADC_M1+0x54>)
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 800116e:	2201      	movs	r2, #1
 8001170:	4620      	mov	r0, r4
 8001172:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001176:	f004 f835 	bl	80051e4 <HAL_GPIO_WritePin>
  adc_raw.batt_v = HAL_ADCEx_InjectedGetValue(&hadc3, ADC_INJECTED_RANK_1);
 800117a:	2101      	movs	r1, #1
 800117c:	4628      	mov	r0, r5
 800117e:	f002 fc5b 	bl	8003a38 <HAL_ADCEx_InjectedGetValue>
  adc_raw.cs_m1 = HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_1);
 8001182:	2101      	movs	r1, #1
  adc_raw.batt_v = HAL_ADCEx_InjectedGetValue(&hadc3, ADC_INJECTED_RANK_1);
 8001184:	60b0      	str	r0, [r6, #8]
  adc_raw.cs_m1 = HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_1);
 8001186:	4638      	mov	r0, r7
 8001188:	f002 fc56 	bl	8003a38 <HAL_ADCEx_InjectedGetValue>
 800118c:	4603      	mov	r3, r0
  HAL_ADCEx_InjectedStart(&hadc2);
 800118e:	4638      	mov	r0, r7
  adc_raw.cs_m1 = HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_1);
 8001190:	6073      	str	r3, [r6, #4]
  HAL_ADCEx_InjectedStart(&hadc2);
 8001192:	f002 fbc9 	bl	8003928 <HAL_ADCEx_InjectedStart>
  HAL_ADCEx_InjectedStart(&hadc3);
 8001196:	4628      	mov	r0, r5
 8001198:	f002 fbc6 	bl	8003928 <HAL_ADCEx_InjectedStart>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800119c:	4620      	mov	r0, r4
 800119e:	2200      	movs	r2, #0
}
 80011a0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80011a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011a8:	f004 b81c 	b.w	80051e4 <HAL_GPIO_WritePin>
 80011ac:	48000800 	.word	0x48000800
 80011b0:	200002b8 	.word	0x200002b8
 80011b4:	20000268 	.word	0x20000268
 80011b8:	20000200 	.word	0x20000200

080011bc <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 80011bc:	b510      	push	{r4, lr}
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 80011be:	480c      	ldr	r0, [pc, #48]	; (80011f0 <MX_CAN_Init+0x34>)
 80011c0:	4c0c      	ldr	r4, [pc, #48]	; (80011f4 <MX_CAN_Init+0x38>)
  hcan.Init.Prescaler = 4;
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80011c2:	2300      	movs	r3, #0
  hcan.Init.Prescaler = 4;
 80011c4:	2204      	movs	r2, #4
 80011c6:	e9c0 4200 	strd	r4, r2, [r0]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
  hcan.Init.TimeSeg1 = CAN_BS1_4TQ;
 80011ca:	f44f 3140 	mov.w	r1, #196608	; 0x30000
  hcan.Init.TimeSeg2 = CAN_BS2_4TQ;
 80011ce:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
  hcan.Init.TimeTriggeredMode = DISABLE;
 80011d2:	6183      	str	r3, [r0, #24]
  hcan.Init.AutoBusOff = DISABLE;
  hcan.Init.AutoWakeUp = DISABLE;
  hcan.Init.AutoRetransmission = DISABLE;
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80011d4:	8383      	strh	r3, [r0, #28]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80011d6:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hcan.Init.TimeSeg2 = CAN_BS2_4TQ;
 80011da:	e9c0 1204 	strd	r1, r2, [r0, #16]
  hcan.Init.TransmitFifoPriority = DISABLE;
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80011de:	f003 f8ed 	bl	80043bc <HAL_CAN_Init>
 80011e2:	b900      	cbnz	r0, 80011e6 <MX_CAN_Init+0x2a>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 80011e4:	bd10      	pop	{r4, pc}
 80011e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 80011ea:	f001 badf 	b.w	80027ac <Error_Handler>
 80011ee:	bf00      	nop
 80011f0:	20000308 	.word	0x20000308
 80011f4:	40006400 	.word	0x40006400

080011f8 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80011f8:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(canHandle->Instance==CAN)
 80011fa:	4b28      	ldr	r3, [pc, #160]	; (800129c <HAL_CAN_MspInit+0xa4>)
 80011fc:	6802      	ldr	r2, [r0, #0]
{
 80011fe:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001200:	2400      	movs	r4, #0
  if(canHandle->Instance==CAN)
 8001202:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001204:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8001208:	e9cd 4404 	strd	r4, r4, [sp, #16]
 800120c:	9406      	str	r4, [sp, #24]
  if(canHandle->Instance==CAN)
 800120e:	d001      	beq.n	8001214 <HAL_CAN_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(CAN_SCE_IRQn);
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 8001210:	b009      	add	sp, #36	; 0x24
 8001212:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001214:	f503 33d6 	add.w	r3, r3, #109568	; 0x1ac00
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001218:	a902      	add	r1, sp, #8
    __HAL_RCC_CAN1_CLK_ENABLE();
 800121a:	69da      	ldr	r2, [r3, #28]
 800121c:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8001220:	61da      	str	r2, [r3, #28]
 8001222:	69da      	ldr	r2, [r3, #28]
 8001224:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8001228:	9200      	str	r2, [sp, #0]
 800122a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800122c:	695a      	ldr	r2, [r3, #20]
 800122e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001232:	615a      	str	r2, [r3, #20]
 8001234:	695b      	ldr	r3, [r3, #20]
 8001236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800123a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800123c:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
 8001240:	2302      	movs	r3, #2
 8001242:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001246:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 800124a:	2309      	movs	r3, #9
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800124c:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 800124e:	e9cd 2305 	strd	r2, r3, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001252:	9d01      	ldr	r5, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001254:	f003 fed6 	bl	8005004 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USB_HP_CAN_TX_IRQn, 0, 0);
 8001258:	4622      	mov	r2, r4
 800125a:	4621      	mov	r1, r4
 800125c:	2013      	movs	r0, #19
 800125e:	f003 fbc7 	bl	80049f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN_TX_IRQn);
 8001262:	2013      	movs	r0, #19
 8001264:	f003 fc02 	bl	8004a6c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 8001268:	4622      	mov	r2, r4
 800126a:	4621      	mov	r1, r4
 800126c:	2014      	movs	r0, #20
 800126e:	f003 fbbf 	bl	80049f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 8001272:	2014      	movs	r0, #20
 8001274:	f003 fbfa 	bl	8004a6c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN_RX1_IRQn, 1, 0);
 8001278:	4622      	mov	r2, r4
 800127a:	2101      	movs	r1, #1
 800127c:	2015      	movs	r0, #21
 800127e:	f003 fbb7 	bl	80049f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX1_IRQn);
 8001282:	2015      	movs	r0, #21
 8001284:	f003 fbf2 	bl	8004a6c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN_SCE_IRQn, 1, 0);
 8001288:	4622      	mov	r2, r4
 800128a:	2101      	movs	r1, #1
 800128c:	2016      	movs	r0, #22
 800128e:	f003 fbaf 	bl	80049f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_SCE_IRQn);
 8001292:	2016      	movs	r0, #22
 8001294:	f003 fbea 	bl	8004a6c <HAL_NVIC_EnableIRQ>
}
 8001298:	b009      	add	sp, #36	; 0x24
 800129a:	bd30      	pop	{r4, r5, pc}
 800129c:	40006400 	.word	0x40006400

080012a0 <CAN_Filter_Init>:
  }
}

/* USER CODE BEGIN 1 */
void CAN_Filter_Init(uint16_t board_addr)
{
 80012a0:	b510      	push	{r4, lr}
  CAN_FilterTypeDef sFilterConfig;
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDLIST;
  sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;
  sFilterConfig.FilterBank = 0;
  sFilterConfig.FilterIdHigh = (0x100 + board_addr*2) << 5;
 80012a2:	3080      	adds	r0, #128	; 0x80
{
 80012a4:	b08a      	sub	sp, #40	; 0x28
  sFilterConfig.FilterIdHigh = (0x100 + board_addr*2) << 5;
 80012a6:	0043      	lsls	r3, r0, #1
  sFilterConfig.FilterIdLow = (0x300 + board_addr*2) << 5;
 80012a8:	f503 7c00 	add.w	ip, r3, #512	; 0x200
  sFilterConfig.FilterMaskIdHigh = (0x101 + board_addr*2) << 5;
 80012ac:	1c59      	adds	r1, r3, #1
  sFilterConfig.FilterIdHigh = (0x100 + board_addr*2) << 5;
 80012ae:	0180      	lsls	r0, r0, #6
  sFilterConfig.FilterMaskIdHigh = (0x101 + board_addr*2) << 5;
 80012b0:	0149      	lsls	r1, r1, #5
  sFilterConfig.FilterMaskIdLow = (0x301 + board_addr*2) << 5;
 80012b2:	f203 2301 	addw	r3, r3, #513	; 0x201
  sFilterConfig.FilterIdHigh = (0x100 + board_addr*2) << 5;
 80012b6:	9000      	str	r0, [sp, #0]
  sFilterConfig.FilterIdLow = (0x300 + board_addr*2) << 5;
 80012b8:	ea4f 104c 	mov.w	r0, ip, lsl #5
  sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;
 80012bc:	2200      	movs	r2, #0
  sFilterConfig.FilterMaskIdHigh = (0x101 + board_addr*2) << 5;
 80012be:	e9cd 0101 	strd	r0, r1, [sp, #4]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDLIST;
 80012c2:	2401      	movs	r4, #1
  sFilterConfig.FilterMaskIdLow = (0x301 + board_addr*2) << 5;
 80012c4:	015b      	lsls	r3, r3, #5
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
  sFilterConfig.FilterActivation = ENABLE;
  sFilterConfig.SlaveStartFilterBank = 0;
  if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 80012c6:	480f      	ldr	r0, [pc, #60]	; (8001304 <CAN_Filter_Init+0x64>)
  sFilterConfig.FilterBank = 0;
 80012c8:	9205      	str	r2, [sp, #20]
  if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 80012ca:	4669      	mov	r1, sp
  sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;
 80012cc:	e9cd 4206 	strd	r4, r2, [sp, #24]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80012d0:	e9cd 3203 	strd	r3, r2, [sp, #12]
  sFilterConfig.SlaveStartFilterBank = 0;
 80012d4:	e9cd 4208 	strd	r4, r2, [sp, #32]
  if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 80012d8:	f003 f8f0 	bl	80044bc <HAL_CAN_ConfigFilter>
 80012dc:	b930      	cbnz	r0, 80012ec <CAN_Filter_Init+0x4c>
  {
    Error_Handler();
  }
  if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 80012de:	4809      	ldr	r0, [pc, #36]	; (8001304 <CAN_Filter_Init+0x64>)
 80012e0:	2102      	movs	r1, #2
 80012e2:	f003 fa1f 	bl	8004724 <HAL_CAN_ActivateNotification>
 80012e6:	b948      	cbnz	r0, 80012fc <CAN_Filter_Init+0x5c>
  {
    Error_Handler();
  }
}
 80012e8:	b00a      	add	sp, #40	; 0x28
 80012ea:	bd10      	pop	{r4, pc}
    Error_Handler();
 80012ec:	f001 fa5e 	bl	80027ac <Error_Handler>
  if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 80012f0:	4804      	ldr	r0, [pc, #16]	; (8001304 <CAN_Filter_Init+0x64>)
 80012f2:	2102      	movs	r1, #2
 80012f4:	f003 fa16 	bl	8004724 <HAL_CAN_ActivateNotification>
 80012f8:	2800      	cmp	r0, #0
 80012fa:	d0f5      	beq.n	80012e8 <CAN_Filter_Init+0x48>
    Error_Handler();
 80012fc:	f001 fa56 	bl	80027ac <Error_Handler>
}
 8001300:	b00a      	add	sp, #40	; 0x28
 8001302:	bd10      	pop	{r4, pc}
 8001304:	20000308 	.word	0x20000308

08001308 <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001308:	4b0b      	ldr	r3, [pc, #44]	; (8001338 <MX_DMA_Init+0x30>)
{
 800130a:	b500      	push	{lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 800130c:	6959      	ldr	r1, [r3, #20]
 800130e:	f041 0101 	orr.w	r1, r1, #1
 8001312:	6159      	str	r1, [r3, #20]
 8001314:	695b      	ldr	r3, [r3, #20]
{
 8001316:	b083      	sub	sp, #12

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001318:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 800131a:	f003 0301 	and.w	r3, r3, #1
 800131e:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001320:	200e      	movs	r0, #14
 8001322:	4611      	mov	r1, r2
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001324:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001326:	f003 fb63 	bl	80049f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800132a:	200e      	movs	r0, #14

}
 800132c:	b003      	add	sp, #12
 800132e:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001332:	f003 bb9b 	b.w	8004a6c <HAL_NVIC_EnableIRQ>
 8001336:	bf00      	nop
 8001338:	40021000 	.word	0x40021000
 800133c:	00000000 	.word	0x00000000

08001340 <writeCanBoardID>:
    memcpy(&flash_raw, &calib_m1, 4);
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_ADDR_CALIB_M1, flash_raw);
    HAL_FLASH_Lock();
}

void writeCanBoardID(uint32_t id){
 8001340:	b530      	push	{r4, r5, lr}
    erase.TypeErase = TYPEERASE_PAGES;
 8001342:	ed9f 7b17 	vldr	d7, [pc, #92]	; 80013a0 <writeCanBoardID+0x60>
void writeCanBoardID(uint32_t id){
 8001346:	b089      	sub	sp, #36	; 0x24
    writeFlash(id, flash.calib[0], flash.calib[1]);
 8001348:	4a17      	ldr	r2, [pc, #92]	; (80013a8 <writeCanBoardID+0x68>)
void writeCanBoardID(uint32_t id){
 800134a:	9001      	str	r0, [sp, #4]
    uint32_t page_error = 0;
 800134c:	2300      	movs	r3, #0
    erase.NbPages = 1;
 800134e:	2101      	movs	r1, #1
    erase.TypeErase = TYPEERASE_PAGES;
 8001350:	ed8d 7b04 	vstr	d7, [sp, #16]
    writeFlash(id, flash.calib[0], flash.calib[1]);
 8001354:	6815      	ldr	r5, [r2, #0]
 8001356:	6854      	ldr	r4, [r2, #4]
    uint32_t page_error = 0;
 8001358:	9303      	str	r3, [sp, #12]
    erase.NbPages = 1;
 800135a:	9106      	str	r1, [sp, #24]
    HAL_FLASH_Unlock();
 800135c:	f003 fd8c 	bl	8004e78 <HAL_FLASH_Unlock>
    HAL_FLASHEx_Erase(&erase, &page_error);
 8001360:	a903      	add	r1, sp, #12
 8001362:	a804      	add	r0, sp, #16
 8001364:	f003 fdec 	bl	8004f40 <HAL_FLASHEx_Erase>
    HAL_FLASH_Lock();
 8001368:	f003 fd9a 	bl	8004ea0 <HAL_FLASH_Lock>
    HAL_FLASH_Unlock();
 800136c:	f003 fd84 	bl	8004e78 <HAL_FLASH_Unlock>
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_ADDR_CAN_ID, flash_raw);
 8001370:	9a01      	ldr	r2, [sp, #4]
 8001372:	490e      	ldr	r1, [pc, #56]	; (80013ac <writeCanBoardID+0x6c>)
 8001374:	2300      	movs	r3, #0
 8001376:	2002      	movs	r0, #2
 8001378:	f003 fcb4 	bl	8004ce4 <HAL_FLASH_Program>
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_ADDR_CALIB_M0, flash_raw);
 800137c:	462a      	mov	r2, r5
 800137e:	490c      	ldr	r1, [pc, #48]	; (80013b0 <writeCanBoardID+0x70>)
 8001380:	2300      	movs	r3, #0
 8001382:	2002      	movs	r0, #2
 8001384:	f003 fcae 	bl	8004ce4 <HAL_FLASH_Program>
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_ADDR_CALIB_M1, flash_raw);
 8001388:	490a      	ldr	r1, [pc, #40]	; (80013b4 <writeCanBoardID+0x74>)
 800138a:	4622      	mov	r2, r4
 800138c:	2300      	movs	r3, #0
 800138e:	2002      	movs	r0, #2
 8001390:	f003 fca8 	bl	8004ce4 <HAL_FLASH_Program>
    HAL_FLASH_Lock();
 8001394:	f003 fd84 	bl	8004ea0 <HAL_FLASH_Lock>
}
 8001398:	b009      	add	sp, #36	; 0x24
 800139a:	bd30      	pop	{r4, r5, pc}
 800139c:	f3af 8000 	nop.w
 80013a0:	00000000 	.word	0x00000000
 80013a4:	0801f000 	.word	0x0801f000
 80013a8:	20000330 	.word	0x20000330
 80013ac:	0801f000 	.word	0x0801f000
 80013b0:	0801f004 	.word	0x0801f004
 80013b4:	0801f008 	.word	0x0801f008

080013b8 <writeCalibrationValue>:
void writeCalibrationValue(float calib_m0, float calib_m1){
 80013b8:	b530      	push	{r4, r5, lr}
    erase.TypeErase = TYPEERASE_PAGES;
 80013ba:	ed9f 7b19 	vldr	d7, [pc, #100]	; 8001420 <writeCalibrationValue+0x68>
    writeFlash(flash.board_id, calib_m0, calib_m1);
 80013be:	4a1a      	ldr	r2, [pc, #104]	; (8001428 <writeCalibrationValue+0x70>)
void writeCalibrationValue(float calib_m0, float calib_m1){
 80013c0:	b089      	sub	sp, #36	; 0x24
    writeFlash(flash.board_id, calib_m0, calib_m1);
 80013c2:	6892      	ldr	r2, [r2, #8]
 80013c4:	9201      	str	r2, [sp, #4]
    uint32_t page_error = 0;
 80013c6:	2300      	movs	r3, #0
    erase.NbPages = 1;
 80013c8:	2101      	movs	r1, #1
void writeCalibrationValue(float calib_m0, float calib_m1){
 80013ca:	ee10 5a10 	vmov	r5, s0
 80013ce:	ee10 4a90 	vmov	r4, s1
    erase.TypeErase = TYPEERASE_PAGES;
 80013d2:	ed8d 7b04 	vstr	d7, [sp, #16]
    uint32_t page_error = 0;
 80013d6:	9303      	str	r3, [sp, #12]
    erase.NbPages = 1;
 80013d8:	9106      	str	r1, [sp, #24]
    HAL_FLASH_Unlock();
 80013da:	f003 fd4d 	bl	8004e78 <HAL_FLASH_Unlock>
    HAL_FLASHEx_Erase(&erase, &page_error);
 80013de:	a903      	add	r1, sp, #12
 80013e0:	a804      	add	r0, sp, #16
 80013e2:	f003 fdad 	bl	8004f40 <HAL_FLASHEx_Erase>
    HAL_FLASH_Lock();
 80013e6:	f003 fd5b 	bl	8004ea0 <HAL_FLASH_Lock>
    HAL_FLASH_Unlock();
 80013ea:	f003 fd45 	bl	8004e78 <HAL_FLASH_Unlock>
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_ADDR_CAN_ID, flash_raw);
 80013ee:	9a01      	ldr	r2, [sp, #4]
 80013f0:	490e      	ldr	r1, [pc, #56]	; (800142c <writeCalibrationValue+0x74>)
 80013f2:	2300      	movs	r3, #0
 80013f4:	2002      	movs	r0, #2
 80013f6:	f003 fc75 	bl	8004ce4 <HAL_FLASH_Program>
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_ADDR_CALIB_M0, flash_raw);
 80013fa:	462a      	mov	r2, r5
 80013fc:	490c      	ldr	r1, [pc, #48]	; (8001430 <writeCalibrationValue+0x78>)
 80013fe:	2300      	movs	r3, #0
 8001400:	2002      	movs	r0, #2
 8001402:	f003 fc6f 	bl	8004ce4 <HAL_FLASH_Program>
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_ADDR_CALIB_M1, flash_raw);
 8001406:	490b      	ldr	r1, [pc, #44]	; (8001434 <writeCalibrationValue+0x7c>)
 8001408:	4622      	mov	r2, r4
 800140a:	2300      	movs	r3, #0
 800140c:	2002      	movs	r0, #2
 800140e:	f003 fc69 	bl	8004ce4 <HAL_FLASH_Program>
    HAL_FLASH_Lock();
 8001412:	f003 fd45 	bl	8004ea0 <HAL_FLASH_Lock>
}
 8001416:	b009      	add	sp, #36	; 0x24
 8001418:	bd30      	pop	{r4, r5, pc}
 800141a:	bf00      	nop
 800141c:	f3af 8000 	nop.w
 8001420:	00000000 	.word	0x00000000
 8001424:	0801f000 	.word	0x0801f000
 8001428:	20000330 	.word	0x20000330
 800142c:	0801f000 	.word	0x0801f000
 8001430:	0801f004 	.word	0x0801f004
 8001434:	0801f008 	.word	0x0801f008

08001438 <loadFlashData>:

void loadFlashData(void){
    memcpy(&flash.board_id, (uint32_t *)FLASH_ADDR_CAN_ID, 4);
 8001438:	4a04      	ldr	r2, [pc, #16]	; (800144c <loadFlashData+0x14>)
 800143a:	4b05      	ldr	r3, [pc, #20]	; (8001450 <loadFlashData+0x18>)
 800143c:	e9d2 1000 	ldrd	r1, r0, [r2]
    memcpy(&flash.calib[0], (uint32_t *)FLASH_ADDR_CALIB_M0, 4);
 8001440:	6018      	str	r0, [r3, #0]
 8001442:	6892      	ldr	r2, [r2, #8]
    memcpy(&flash.calib[1], (uint32_t *)FLASH_ADDR_CALIB_M1, 4);
 8001444:	e9c3 2101 	strd	r2, r1, [r3, #4]
}
 8001448:	4770      	bx	lr
 800144a:	bf00      	nop
 800144c:	0801f000 	.word	0x0801f000
 8001450:	20000330 	.word	0x20000330

08001454 <isPushedSW1>:
/* Includes ------------------------------------------------------------------*/
#include "gpio.h"

/* USER CODE BEGIN 0 */
inline bool isPushedSW1(void)
{
 8001454:	b508      	push	{r3, lr}
  return !HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0);
 8001456:	2101      	movs	r1, #1
 8001458:	4803      	ldr	r0, [pc, #12]	; (8001468 <isPushedSW1+0x14>)
 800145a:	f003 febd 	bl	80051d8 <HAL_GPIO_ReadPin>
}
 800145e:	fab0 f080 	clz	r0, r0
 8001462:	0940      	lsrs	r0, r0, #5
 8001464:	bd08      	pop	{r3, pc}
 8001466:	bf00      	nop
 8001468:	48000800 	.word	0x48000800

0800146c <isPushedSW2>:
inline bool isPushedSW2(void)
{
 800146c:	b508      	push	{r3, lr}
  return !HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1);
 800146e:	2102      	movs	r1, #2
 8001470:	4803      	ldr	r0, [pc, #12]	; (8001480 <isPushedSW2+0x14>)
 8001472:	f003 feb1 	bl	80051d8 <HAL_GPIO_ReadPin>
}
 8001476:	fab0 f080 	clz	r0, r0
 800147a:	0940      	lsrs	r0, r0, #5
 800147c:	bd08      	pop	{r3, pc}
 800147e:	bf00      	nop
 8001480:	48000800 	.word	0x48000800

08001484 <isPushedSW4>:
inline bool isPushedSW3(void)
{
  return !HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2);
}
inline bool isPushedSW4(void)
{
 8001484:	b508      	push	{r3, lr}
  return !HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3);
 8001486:	2108      	movs	r1, #8
 8001488:	4803      	ldr	r0, [pc, #12]	; (8001498 <isPushedSW4+0x14>)
 800148a:	f003 fea5 	bl	80051d8 <HAL_GPIO_ReadPin>
}
 800148e:	fab0 f080 	clz	r0, r0
 8001492:	0940      	lsrs	r0, r0, #5
 8001494:	bd08      	pop	{r3, pc}
 8001496:	bf00      	nop
 8001498:	48000800 	.word	0x48000800

0800149c <setLedRed>:

inline void setLedRed(bool on){
 800149c:	4602      	mov	r2, r0
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, on);
 800149e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80014a2:	4801      	ldr	r0, [pc, #4]	; (80014a8 <setLedRed+0xc>)
 80014a4:	f003 be9e 	b.w	80051e4 <HAL_GPIO_WritePin>
 80014a8:	48000800 	.word	0x48000800

080014ac <setLedBlue>:
}
inline void setLedBlue(bool on){
 80014ac:	4602      	mov	r2, r0
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, on);
 80014ae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80014b2:	4801      	ldr	r0, [pc, #4]	; (80014b8 <setLedBlue+0xc>)
 80014b4:	f003 be96 	b.w	80051e4 <HAL_GPIO_WritePin>
 80014b8:	48000800 	.word	0x48000800

080014bc <setLedGreen>:
}
inline void setLedGreen(bool on){
 80014bc:	4602      	mov	r2, r0
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, on);
 80014be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014c2:	4801      	ldr	r0, [pc, #4]	; (80014c8 <setLedGreen+0xc>)
 80014c4:	f003 be8e 	b.w	80051e4 <HAL_GPIO_WritePin>
 80014c8:	48000800 	.word	0x48000800

080014cc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80014cc:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014d0:	2400      	movs	r4, #0
{
 80014d2:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014d4:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80014d8:	e9cd 4406 	strd	r4, r4, [sp, #24]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014dc:	4b2c      	ldr	r3, [pc, #176]	; (8001590 <MX_GPIO_Init+0xc4>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014de:	9408      	str	r4, [sp, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014e0:	695a      	ldr	r2, [r3, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80014e2:	4d2c      	ldr	r5, [pc, #176]	; (8001594 <MX_GPIO_Init+0xc8>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 80014e4:	4e2c      	ldr	r6, [pc, #176]	; (8001598 <MX_GPIO_Init+0xcc>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014e6:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80014ea:	615a      	str	r2, [r3, #20]
 80014ec:	695a      	ldr	r2, [r3, #20]
 80014ee:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 80014f2:	9200      	str	r2, [sp, #0]
 80014f4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014f6:	695a      	ldr	r2, [r3, #20]
 80014f8:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80014fc:	615a      	str	r2, [r3, #20]
 80014fe:	695a      	ldr	r2, [r3, #20]
 8001500:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8001504:	9201      	str	r2, [sp, #4]
 8001506:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001508:	695a      	ldr	r2, [r3, #20]
 800150a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800150e:	615a      	str	r2, [r3, #20]
 8001510:	695a      	ldr	r2, [r3, #20]
 8001512:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001516:	9202      	str	r2, [sp, #8]
 8001518:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800151a:	695a      	ldr	r2, [r3, #20]
 800151c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001520:	615a      	str	r2, [r3, #20]
 8001522:	695b      	ldr	r3, [r3, #20]
 8001524:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001528:	9303      	str	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800152a:	4622      	mov	r2, r4
 800152c:	4628      	mov	r0, r5
 800152e:	f44f 4160 	mov.w	r1, #57344	; 0xe000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001532:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001534:	f003 fe56 	bl	80051e4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8001538:	4622      	mov	r2, r4
 800153a:	4630      	mov	r0, r6
 800153c:	21c0      	movs	r1, #192	; 0xc0
 800153e:	f003 fe51 	bl	80051e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001542:	f04f 0800 	mov.w	r8, #0
 8001546:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 800154a:	2301      	movs	r3, #1
 800154c:	f04f 0900 	mov.w	r9, #0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001550:	a904      	add	r1, sp, #16
 8001552:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001554:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001558:	e9cd 8906 	strd	r8, r9, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800155c:	f003 fd52 	bl	8005004 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001560:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001562:	4628      	mov	r0, r5
 8001564:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001566:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001568:	220f      	movs	r2, #15
 800156a:	2300      	movs	r3, #0
 800156c:	e9cd 2304 	strd	r2, r3, [sp, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001570:	f003 fd48 	bl	8005004 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001574:	22c0      	movs	r2, #192	; 0xc0
 8001576:	2301      	movs	r3, #1
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001578:	a904      	add	r1, sp, #16
 800157a:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800157c:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8001580:	e9cd 2304 	strd	r2, r3, [sp, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001584:	f003 fd3e 	bl	8005004 <HAL_GPIO_Init>

}
 8001588:	b00a      	add	sp, #40	; 0x28
 800158a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800158e:	bf00      	nop
 8001590:	40021000 	.word	0x40021000
 8001594:	48000800 	.word	0x48000800
 8001598:	48000400 	.word	0x48000400

0800159c <_write>:
char first_buf[UART_TEMP_BUF_SIZE];
char temp_buf[UART_TEMP_BUF_SIZE];
int re_queue_len = 0;
bool enable_buffer_mode = false;
int _write(int file, char *ptr, int len)
{
 800159c:	b538      	push	{r3, r4, r5, lr}
	if (enable_buffer_mode)
 800159e:	4b13      	ldr	r3, [pc, #76]	; (80015ec <_write+0x50>)
 80015a0:	7818      	ldrb	r0, [r3, #0]
{
 80015a2:	4614      	mov	r4, r2
	if (enable_buffer_mode)
 80015a4:	b188      	cbz	r0, 80015ca <_write+0x2e>
	{
		enable_buffer_mode = false;

		if (huart1.hdmatx->State == HAL_DMA_BURST_STATE_BUSY)
 80015a6:	4d12      	ldr	r5, [pc, #72]	; (80015f0 <_write+0x54>)
		enable_buffer_mode = false;
 80015a8:	2000      	movs	r0, #0
 80015aa:	7018      	strb	r0, [r3, #0]
		if (huart1.hdmatx->State == HAL_DMA_BURST_STATE_BUSY)
 80015ac:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
 80015ae:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80015b2:	2b02      	cmp	r3, #2
 80015b4:	d00f      	beq.n	80015d6 <_write+0x3a>
				len = UART_TEMP_BUF_SIZE;
			memcpy(temp_buf, ptr, len);
			re_queue_len = len;
			return len;
		}
		memcpy(first_buf, ptr, len);							   // 8ms
 80015b6:	480f      	ldr	r0, [pc, #60]	; (80015f4 <_write+0x58>)
 80015b8:	f006 ffda 	bl	8008570 <memcpy>
		HAL_UART_Transmit_DMA(&huart1, (uint8_t *)first_buf, len); // 2ms
 80015bc:	490d      	ldr	r1, [pc, #52]	; (80015f4 <_write+0x58>)
 80015be:	b2a2      	uxth	r2, r4
 80015c0:	4628      	mov	r0, r5
 80015c2:	f005 fa25 	bl	8006a10 <HAL_UART_Transmit_DMA>
	else
	{
		HAL_UART_Transmit_DMA(&huart1, (uint8_t *)ptr, len); // 2ms
	}
	return len;
}
 80015c6:	4620      	mov	r0, r4
 80015c8:	bd38      	pop	{r3, r4, r5, pc}
		HAL_UART_Transmit_DMA(&huart1, (uint8_t *)ptr, len); // 2ms
 80015ca:	b292      	uxth	r2, r2
 80015cc:	4808      	ldr	r0, [pc, #32]	; (80015f0 <_write+0x54>)
 80015ce:	f005 fa1f 	bl	8006a10 <HAL_UART_Transmit_DMA>
}
 80015d2:	4620      	mov	r0, r4
 80015d4:	bd38      	pop	{r3, r4, r5, pc}
			if (len >= UART_TEMP_BUF_SIZE)
 80015d6:	2ac8      	cmp	r2, #200	; 0xc8
 80015d8:	bfa8      	it	ge
 80015da:	24c8      	movge	r4, #200	; 0xc8
			memcpy(temp_buf, ptr, len);
 80015dc:	4622      	mov	r2, r4
 80015de:	4806      	ldr	r0, [pc, #24]	; (80015f8 <_write+0x5c>)
 80015e0:	f006 ffc6 	bl	8008570 <memcpy>
			re_queue_len = len;
 80015e4:	4b05      	ldr	r3, [pc, #20]	; (80015fc <_write+0x60>)
}
 80015e6:	4620      	mov	r0, r4
			re_queue_len = len;
 80015e8:	601c      	str	r4, [r3, #0]
}
 80015ea:	bd38      	pop	{r3, r4, r5, pc}
 80015ec:	200003d0 	.word	0x200003d0
 80015f0:	20001760 	.word	0x20001760
 80015f4:	200003e4 	.word	0x200003e4
 80015f8:	20000520 	.word	0x20000520
 80015fc:	2000051c 	.word	0x2000051c

08001600 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001600:	b510      	push	{r4, lr}
	if (re_queue_len)
 8001602:	4c06      	ldr	r4, [pc, #24]	; (800161c <HAL_UART_TxCpltCallback+0x1c>)
 8001604:	6822      	ldr	r2, [r4, #0]
 8001606:	b902      	cbnz	r2, 800160a <HAL_UART_TxCpltCallback+0xa>
	{

		HAL_UART_Transmit_DMA(&huart1, (uint8_t *)temp_buf, re_queue_len);
		re_queue_len = 0;
	}
}
 8001608:	bd10      	pop	{r4, pc}
		HAL_UART_Transmit_DMA(&huart1, (uint8_t *)temp_buf, re_queue_len);
 800160a:	4905      	ldr	r1, [pc, #20]	; (8001620 <HAL_UART_TxCpltCallback+0x20>)
 800160c:	4805      	ldr	r0, [pc, #20]	; (8001624 <HAL_UART_TxCpltCallback+0x24>)
 800160e:	b292      	uxth	r2, r2
 8001610:	f005 f9fe 	bl	8006a10 <HAL_UART_Transmit_DMA>
		re_queue_len = 0;
 8001614:	2300      	movs	r3, #0
 8001616:	6023      	str	r3, [r4, #0]
}
 8001618:	bd10      	pop	{r4, pc}
 800161a:	bf00      	nop
 800161c:	2000051c 	.word	0x2000051c
 8001620:	20000520 	.word	0x20000520
 8001624:	20001760 	.word	0x20001760

08001628 <HAL_UART_RxCpltCallback>:
uint8_t uart_rx_buf[10] = {0};
bool uart_rx_flag = false;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
	uart_rx_flag = true;
 8001628:	4b01      	ldr	r3, [pc, #4]	; (8001630 <HAL_UART_RxCpltCallback+0x8>)
 800162a:	2201      	movs	r2, #1
 800162c:	701a      	strb	r2, [r3, #0]
}
 800162e:	4770      	bx	lr
 8001630:	200005f2 	.word	0x200005f2

08001634 <checkAngle>:
	motor_real[motor]
		.pre_enc_cnt_raw = ma702[motor].enc_raw;
}

void checkAngle(int motor)
{
 8001634:	b470      	push	{r4, r5, r6}
	calib[motor].radian_ave += ma702[motor].output_radian;
 8001636:	4a31      	ldr	r2, [pc, #196]	; (80016fc <checkAngle+0xc8>)
 8001638:	4d31      	ldr	r5, [pc, #196]	; (8001700 <checkAngle+0xcc>)
 800163a:	eb00 0180 	add.w	r1, r0, r0, lsl #2
 800163e:	eb02 1340 	add.w	r3, r2, r0, lsl #5
 8001642:	eb05 0181 	add.w	r1, r5, r1, lsl #2
 8001646:	ed93 7a01 	vldr	s14, [r3, #4]
 800164a:	edd1 7a00 	vldr	s15, [r1]
	calib[motor].ave_cnt++;
 800164e:	689c      	ldr	r4, [r3, #8]
	if (calib[motor].pre_raw > HARF_OF_ENC_CNT_MAX && ma702[motor].enc_raw < HARF_OF_ENC_CNT_MAX && calib_rotation_speed < 0)
 8001650:	68de      	ldr	r6, [r3, #12]
	calib[motor].radian_ave += ma702[motor].output_radian;
 8001652:	ee37 7a27 	vadd.f32	s14, s14, s15
	calib[motor].ave_cnt++;
 8001656:	3401      	adds	r4, #1
	if (calib[motor].pre_raw > HARF_OF_ENC_CNT_MAX && ma702[motor].enc_raw < HARF_OF_ENC_CNT_MAX && calib_rotation_speed < 0)
 8001658:	f5b6 4f00 	cmp.w	r6, #32768	; 0x8000
	calib[motor].radian_ave += ma702[motor].output_radian;
 800165c:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8001660:	ed83 7a01 	vstr	s14, [r3, #4]
	calib[motor].ave_cnt++;
 8001664:	609c      	str	r4, [r3, #8]
	if (calib[motor].pre_raw > HARF_OF_ENC_CNT_MAX && ma702[motor].enc_raw < HARF_OF_ENC_CNT_MAX && calib_rotation_speed < 0)
 8001666:	dd11      	ble.n	800168c <checkAngle+0x58>
 8001668:	6849      	ldr	r1, [r1, #4]
 800166a:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800166e:	da09      	bge.n	8001684 <checkAngle+0x50>
 8001670:	4824      	ldr	r0, [pc, #144]	; (8001704 <checkAngle+0xd0>)
 8001672:	edd0 7a00 	vldr	s15, [r0]
 8001676:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800167a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800167e:	f04f 0000 	mov.w	r0, #0
 8001682:	d424      	bmi.n	80016ce <checkAngle+0x9a>
		calib[motor].result_cw_cnt++;
		calib[motor].result_cw = calib[motor].radian_ave / calib[motor].ave_cnt;
		calib[motor].radian_ave = 0;
		calib[motor].ave_cnt = 0;
	}
	calib[motor].pre_raw = ma702[motor].enc_raw;
 8001684:	4462      	add	r2, ip
}
 8001686:	bc70      	pop	{r4, r5, r6}
	calib[motor].pre_raw = ma702[motor].enc_raw;
 8001688:	60d1      	str	r1, [r2, #12]
}
 800168a:	4770      	bx	lr
	if (calib[motor].pre_raw < HARF_OF_ENC_CNT_MAX && ma702[motor].enc_raw > HARF_OF_ENC_CNT_MAX && calib_rotation_speed > 0)
 800168c:	d031      	beq.n	80016f2 <checkAngle+0xbe>
 800168e:	6849      	ldr	r1, [r1, #4]
 8001690:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001694:	ddf6      	ble.n	8001684 <checkAngle+0x50>
 8001696:	481b      	ldr	r0, [pc, #108]	; (8001704 <checkAngle+0xd0>)
 8001698:	edd0 7a00 	vldr	s15, [r0]
 800169c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80016a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016a4:	f04f 0000 	mov.w	r0, #0
 80016a8:	ddec      	ble.n	8001684 <checkAngle+0x50>
		calib[motor].result_cw = calib[motor].radian_ave / calib[motor].ave_cnt;
 80016aa:	ee07 4a90 	vmov	s15, r4
 80016ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		calib[motor].radian_ave = 0;
 80016b2:	6058      	str	r0, [r3, #4]
		calib[motor].result_cw = calib[motor].radian_ave / calib[motor].ave_cnt;
 80016b4:	eec7 6a27 	vdiv.f32	s13, s14, s15
		calib[motor].ave_cnt = 0;
 80016b8:	2000      	movs	r0, #0
 80016ba:	6098      	str	r0, [r3, #8]
		calib[motor].result_cw_cnt++;
 80016bc:	6958      	ldr	r0, [r3, #20]
	calib[motor].pre_raw = ma702[motor].enc_raw;
 80016be:	4462      	add	r2, ip
		calib[motor].result_cw_cnt++;
 80016c0:	3001      	adds	r0, #1
}
 80016c2:	bc70      	pop	{r4, r5, r6}
		calib[motor].result_cw_cnt++;
 80016c4:	6158      	str	r0, [r3, #20]
	calib[motor].pre_raw = ma702[motor].enc_raw;
 80016c6:	60d1      	str	r1, [r2, #12]
		calib[motor].result_cw = calib[motor].radian_ave / calib[motor].ave_cnt;
 80016c8:	edc3 6a04 	vstr	s13, [r3, #16]
}
 80016cc:	4770      	bx	lr
		calib[motor].result_ccw = calib[motor].radian_ave / calib[motor].ave_cnt;
 80016ce:	ee07 4a90 	vmov	s15, r4
 80016d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		calib[motor].radian_ave = 0;
 80016d6:	6058      	str	r0, [r3, #4]
		calib[motor].result_ccw = calib[motor].radian_ave / calib[motor].ave_cnt;
 80016d8:	eec7 6a27 	vdiv.f32	s13, s14, s15
		calib[motor].ave_cnt = 0;
 80016dc:	2000      	movs	r0, #0
 80016de:	6098      	str	r0, [r3, #8]
		calib[motor].result_ccw_cnt++;
 80016e0:	69d8      	ldr	r0, [r3, #28]
	calib[motor].pre_raw = ma702[motor].enc_raw;
 80016e2:	4462      	add	r2, ip
		calib[motor].result_ccw_cnt++;
 80016e4:	3001      	adds	r0, #1
}
 80016e6:	bc70      	pop	{r4, r5, r6}
		calib[motor].result_ccw_cnt++;
 80016e8:	61d8      	str	r0, [r3, #28]
	calib[motor].pre_raw = ma702[motor].enc_raw;
 80016ea:	60d1      	str	r1, [r2, #12]
		calib[motor].result_ccw = calib[motor].radian_ave / calib[motor].ave_cnt;
 80016ec:	edc3 6a06 	vstr	s13, [r3, #24]
}
 80016f0:	4770      	bx	lr
	if (calib[motor].pre_raw > HARF_OF_ENC_CNT_MAX && ma702[motor].enc_raw < HARF_OF_ENC_CNT_MAX && calib_rotation_speed < 0)
 80016f2:	2314      	movs	r3, #20
 80016f4:	fb03 5000 	mla	r0, r3, r0, r5
 80016f8:	6841      	ldr	r1, [r0, #4]
 80016fa:	e7c3      	b.n	8001684 <checkAngle+0x50>
 80016fc:	2000033c 	.word	0x2000033c
 8001700:	20000658 	.word	0x20000658
 8001704:	20000000 	.word	0x20000000

08001708 <HAL_TIM_PeriodElapsedCallback>:

// 7APB 36MHz / 1800 cnt -> 20kHz -> 2ms cycle
#define INTERRUPT_KHZ_1MS (20)
volatile uint32_t interrupt_timer_cnt = 0, main_loop_remain_counter = 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001708:	b5f0      	push	{r4, r5, r6, r7, lr}
	// TIM1 : M1
	// TIM8 : M0
	static bool motor_select_toggle = false;
	interrupt_timer_cnt++;
 800170a:	495d      	ldr	r1, [pc, #372]	; (8001880 <HAL_TIM_PeriodElapsedCallback+0x178>)

	motor_select_toggle = !motor_select_toggle;
 800170c:	4c5d      	ldr	r4, [pc, #372]	; (8001884 <HAL_TIM_PeriodElapsedCallback+0x17c>)
	interrupt_timer_cnt++;
 800170e:	680a      	ldr	r2, [r1, #0]
	motor_select_toggle = !motor_select_toggle;
 8001710:	7823      	ldrb	r3, [r4, #0]
{
 8001712:	ed2d 8b02 	vpush	{d8}
	motor_select_toggle = !motor_select_toggle;
 8001716:	f083 0301 	eor.w	r3, r3, #1
	interrupt_timer_cnt++;
 800171a:	3201      	adds	r2, #1
{
 800171c:	b083      	sub	sp, #12
	setLedBlue(false);
 800171e:	2000      	movs	r0, #0
	motor_select_toggle = !motor_select_toggle;
 8001720:	7023      	strb	r3, [r4, #0]
	interrupt_timer_cnt++;
 8001722:	600a      	str	r2, [r1, #0]
	setLedBlue(false);
 8001724:	f7ff fec2 	bl	80014ac <setLedBlue>
	if (calibration_mode)
 8001728:	4b57      	ldr	r3, [pc, #348]	; (8001888 <HAL_TIM_PeriodElapsedCallback+0x180>)
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d03b      	beq.n	80017a8 <HAL_TIM_PeriodElapsedCallback+0xa0>
	manual_offset_radian += calib_rotation_speed;
 8001730:	4b56      	ldr	r3, [pc, #344]	; (800188c <HAL_TIM_PeriodElapsedCallback+0x184>)
 8001732:	4d57      	ldr	r5, [pc, #348]	; (8001890 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8001734:	edd3 7a00 	vldr	s15, [r3]
 8001738:	ed95 8a00 	vldr	s16, [r5]
	{
		calibrationProcess(motor_select_toggle);
 800173c:	7824      	ldrb	r4, [r4, #0]
	manual_offset_radian += calib_rotation_speed;
 800173e:	ee38 8a27 	vadd.f32	s16, s16, s15
	if (manual_offset_radian > M_PI * 2)
 8001742:	ee18 0a10 	vmov	r0, s16
 8001746:	f7fe feff 	bl	8000548 <__aeabi_f2d>
 800174a:	a34b      	add	r3, pc, #300	; (adr r3, 8001878 <HAL_TIM_PeriodElapsedCallback+0x170>)
 800174c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001750:	4606      	mov	r6, r0
 8001752:	460f      	mov	r7, r1
 8001754:	f7ff f9e0 	bl	8000b18 <__aeabi_dcmpgt>
 8001758:	2800      	cmp	r0, #0
 800175a:	d165      	bne.n	8001828 <HAL_TIM_PeriodElapsedCallback+0x120>
	if (manual_offset_radian < 0)
 800175c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8001760:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	manual_offset_radian += calib_rotation_speed;
 8001764:	ed85 8a00 	vstr	s16, [r5]
	if (manual_offset_radian < 0)
 8001768:	d473      	bmi.n	8001852 <HAL_TIM_PeriodElapsedCallback+0x14a>
	if (motor)
 800176a:	2c00      	cmp	r4, #0
 800176c:	d046      	beq.n	80017fc <HAL_TIM_PeriodElapsedCallback+0xf4>
		updateADC_M0();
 800176e:	f7ff fccd 	bl	800110c <updateADC_M0>
		updateMA702_M0();
 8001772:	f001 f881 	bl	8002878 <updateMA702_M0>
		setOutputRadianM0(manual_offset_radian, cmd[0].out_v_final, getBatteryVoltage());
 8001776:	4b47      	ldr	r3, [pc, #284]	; (8001894 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8001778:	ed95 8a00 	vldr	s16, [r5]
 800177c:	edd3 0a03 	vldr	s1, [r3, #12]
 8001780:	edcd 0a01 	vstr	s1, [sp, #4]
 8001784:	f7ff fc90 	bl	80010a8 <getBatteryVoltage>
 8001788:	eddd 0a01 	vldr	s1, [sp, #4]
 800178c:	eeb0 1a40 	vmov.f32	s2, s0
 8001790:	eeb0 0a48 	vmov.f32	s0, s16
 8001794:	f001 fbe8 	bl	8002f68 <setOutputRadianM0>
	else
	{
		motorProcess(motor_select_toggle);
	}

	setLedBlue(true);
 8001798:	2001      	movs	r0, #1
}
 800179a:	b003      	add	sp, #12
 800179c:	ecbd 8b02 	vpop	{d8}
 80017a0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	setLedBlue(true);
 80017a4:	f7ff be82 	b.w	80014ac <setLedBlue>
	if (motor)
 80017a8:	7823      	ldrb	r3, [r4, #0]
 80017aa:	b19b      	cbz	r3, 80017d4 <HAL_TIM_PeriodElapsedCallback+0xcc>
		updateADC_M0();
 80017ac:	f7ff fcae 	bl	800110c <updateADC_M0>
		updateMA702_M0();
 80017b0:	f001 f862 	bl	8002878 <updateMA702_M0>
		setOutputRadianM0(ma702[0].output_radian + enc_offset[0].final, cmd[0].out_v_final, 24);
 80017b4:	4938      	ldr	r1, [pc, #224]	; (8001898 <HAL_TIM_PeriodElapsedCallback+0x190>)
 80017b6:	4a39      	ldr	r2, [pc, #228]	; (800189c <HAL_TIM_PeriodElapsedCallback+0x194>)
 80017b8:	4b36      	ldr	r3, [pc, #216]	; (8001894 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 80017ba:	ed91 0a00 	vldr	s0, [r1]
 80017be:	edd2 7a00 	vldr	s15, [r2]
 80017c2:	edd3 0a03 	vldr	s1, [r3, #12]
 80017c6:	ee30 0a27 	vadd.f32	s0, s0, s15
 80017ca:	eeb3 1a08 	vmov.f32	s2, #56	; 0x41c00000  24.0
 80017ce:	f001 fbcb 	bl	8002f68 <setOutputRadianM0>
}
 80017d2:	e7e1      	b.n	8001798 <HAL_TIM_PeriodElapsedCallback+0x90>
		updateADC_M1();
 80017d4:	f7ff fcc6 	bl	8001164 <updateADC_M1>
		updateMA702_M1();
 80017d8:	f001 f89e 	bl	8002918 <updateMA702_M1>
		setOutputRadianM1(ma702[1].output_radian + enc_offset[1].final, cmd[1].out_v_final, 24);
 80017dc:	492e      	ldr	r1, [pc, #184]	; (8001898 <HAL_TIM_PeriodElapsedCallback+0x190>)
 80017de:	4a2f      	ldr	r2, [pc, #188]	; (800189c <HAL_TIM_PeriodElapsedCallback+0x194>)
 80017e0:	4b2c      	ldr	r3, [pc, #176]	; (8001894 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 80017e2:	ed91 0a05 	vldr	s0, [r1, #20]
 80017e6:	edd2 7a02 	vldr	s15, [r2, #8]
 80017ea:	edd3 0a08 	vldr	s1, [r3, #32]
 80017ee:	ee30 0a27 	vadd.f32	s0, s0, s15
 80017f2:	eeb3 1a08 	vmov.f32	s2, #56	; 0x41c00000  24.0
 80017f6:	f001 fc2f 	bl	8003058 <setOutputRadianM1>
 80017fa:	e7cd      	b.n	8001798 <HAL_TIM_PeriodElapsedCallback+0x90>
		updateADC_M1();
 80017fc:	f7ff fcb2 	bl	8001164 <updateADC_M1>
		updateMA702_M1();
 8001800:	f001 f88a 	bl	8002918 <updateMA702_M1>
		setOutputRadianM1(manual_offset_radian, cmd[1].out_v_final, getBatteryVoltage());
 8001804:	4b23      	ldr	r3, [pc, #140]	; (8001894 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8001806:	ed95 8a00 	vldr	s16, [r5]
 800180a:	edd3 0a08 	vldr	s1, [r3, #32]
 800180e:	edcd 0a01 	vstr	s1, [sp, #4]
 8001812:	f7ff fc49 	bl	80010a8 <getBatteryVoltage>
 8001816:	eddd 0a01 	vldr	s1, [sp, #4]
 800181a:	eeb0 1a40 	vmov.f32	s2, s0
 800181e:	eeb0 0a48 	vmov.f32	s0, s16
 8001822:	f001 fc19 	bl	8003058 <setOutputRadianM1>
 8001826:	e7b7      	b.n	8001798 <HAL_TIM_PeriodElapsedCallback+0x90>
		manual_offset_radian -= M_PI * 2;
 8001828:	a313      	add	r3, pc, #76	; (adr r3, 8001878 <HAL_TIM_PeriodElapsedCallback+0x170>)
 800182a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800182e:	4630      	mov	r0, r6
 8001830:	4639      	mov	r1, r7
 8001832:	f7fe fd29 	bl	8000288 <__aeabi_dsub>
 8001836:	f7ff f9d7 	bl	8000be8 <__aeabi_d2f>
 800183a:	4603      	mov	r3, r0
		checkAngle(motor);
 800183c:	4620      	mov	r0, r4
		manual_offset_radian -= M_PI * 2;
 800183e:	602b      	str	r3, [r5, #0]
		checkAngle(motor);
 8001840:	f7ff fef8 	bl	8001634 <checkAngle>
	if (manual_offset_radian < 0)
 8001844:	ed95 8a00 	vldr	s16, [r5]
 8001848:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800184c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001850:	d58b      	bpl.n	800176a <HAL_TIM_PeriodElapsedCallback+0x62>
		manual_offset_radian += M_PI * 2;
 8001852:	ee18 0a10 	vmov	r0, s16
 8001856:	f7fe fe77 	bl	8000548 <__aeabi_f2d>
 800185a:	a307      	add	r3, pc, #28	; (adr r3, 8001878 <HAL_TIM_PeriodElapsedCallback+0x170>)
 800185c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001860:	f7fe fd14 	bl	800028c <__adddf3>
 8001864:	f7ff f9c0 	bl	8000be8 <__aeabi_d2f>
 8001868:	4603      	mov	r3, r0
		checkAngle(motor);
 800186a:	4620      	mov	r0, r4
		manual_offset_radian += M_PI * 2;
 800186c:	602b      	str	r3, [r5, #0]
		checkAngle(motor);
 800186e:	f7ff fee1 	bl	8001634 <checkAngle>
 8001872:	e77a      	b.n	800176a <HAL_TIM_PeriodElapsedCallback+0x62>
 8001874:	f3af 8000 	nop.w
 8001878:	54442d18 	.word	0x54442d18
 800187c:	401921fb 	.word	0x401921fb
 8001880:	200004ac 	.word	0x200004ac
 8001884:	200004cc 	.word	0x200004cc
 8001888:	2000037c 	.word	0x2000037c
 800188c:	20000000 	.word	0x20000000
 8001890:	200004b4 	.word	0x200004b4
 8001894:	200003a8 	.word	0x200003a8
 8001898:	20000658 	.word	0x20000658
 800189c:	200003d4 	.word	0x200003d4

080018a0 <HAL_CAN_RxFifo0MsgPendingCallback>:
uint32_t can_rx_cnt = 0;
can_rx_buf_t can_rx_buf;
uint8_t can_rx_data[8];
CAN_RxHeaderTypeDef can_rx_header;
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80018a0:	b510      	push	{r4, lr}
	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &can_rx_header, can_rx_buf.data) != HAL_OK)
 80018a2:	4c19      	ldr	r4, [pc, #100]	; (8001908 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 80018a4:	4b19      	ldr	r3, [pc, #100]	; (800190c <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>)
 80018a6:	4622      	mov	r2, r4
 80018a8:	2100      	movs	r1, #0
 80018aa:	f002 feb1 	bl	8004610 <HAL_CAN_GetRxMessage>
 80018ae:	b108      	cbz	r0, 80018b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x14>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018b0:	b672      	cpsid	i
void Error_Handler(void)
{
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80018b2:	e7fe      	b.n	80018b2 <HAL_CAN_RxFifo0MsgPendingCallback+0x12>
	if (calibration_mode)
 80018b4:	4b16      	ldr	r3, [pc, #88]	; (8001910 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	b9c3      	cbnz	r3, 80018ec <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>
	can_rx_cnt++;
 80018ba:	4916      	ldr	r1, [pc, #88]	; (8001914 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
	switch (can_rx_header.StdId)
 80018bc:	6823      	ldr	r3, [r4, #0]
	can_rx_cnt++;
 80018be:	680a      	ldr	r2, [r1, #0]
	switch (can_rx_header.StdId)
 80018c0:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
	can_rx_cnt++;
 80018c4:	3201      	adds	r2, #1
 80018c6:	600a      	str	r2, [r1, #0]
	switch (can_rx_header.StdId)
 80018c8:	2b03      	cmp	r3, #3
 80018ca:	d80f      	bhi.n	80018ec <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>
 80018cc:	e8df f003 	tbb	[pc, r3]
 80018d0:	020f020f 	.word	0x020f020f
		cmd[1].speed = can_rx_buf.speed / 20;
 80018d4:	4b0d      	ldr	r3, [pc, #52]	; (800190c <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>)
 80018d6:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001918 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>
 80018da:	edd3 7a00 	vldr	s15, [r3]
 80018de:	4b0f      	ldr	r3, [pc, #60]	; (800191c <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 80018e0:	ee67 7a87 	vmul.f32	s15, s15, s14
		cmd[1].timeout_cnt = 0;
 80018e4:	2200      	movs	r2, #0
		cmd[1].speed = can_rx_buf.speed / 20;
 80018e6:	edc3 7a05 	vstr	s15, [r3, #20]
		cmd[1].timeout_cnt = 0;
 80018ea:	625a      	str	r2, [r3, #36]	; 0x24
}
 80018ec:	bd10      	pop	{r4, pc}
		cmd[0].speed = can_rx_buf.speed / 20;
 80018ee:	4b07      	ldr	r3, [pc, #28]	; (800190c <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>)
 80018f0:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8001918 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>
 80018f4:	edd3 7a00 	vldr	s15, [r3]
 80018f8:	4b08      	ldr	r3, [pc, #32]	; (800191c <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 80018fa:	ee67 7a87 	vmul.f32	s15, s15, s14
		cmd[0].timeout_cnt = 0;
 80018fe:	2200      	movs	r2, #0
		cmd[0].speed = can_rx_buf.speed / 20;
 8001900:	edc3 7a00 	vstr	s15, [r3]
		cmd[0].timeout_cnt = 0;
 8001904:	611a      	str	r2, [r3, #16]
}
 8001906:	bd10      	pop	{r4, pc}
 8001908:	2000038c 	.word	0x2000038c
 800190c:	20000380 	.word	0x20000380
 8001910:	2000037c 	.word	0x2000037c
 8001914:	20000388 	.word	0x20000388
 8001918:	3d4ccccd 	.word	0x3d4ccccd
 800191c:	200003a8 	.word	0x200003a8

08001920 <controlMotorSpeed>:
{
 8001920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	pid[motor].eff_voltage = motor_real[motor].rps * RPS_TO_MOTOR_EFF_VOLTAGE;
 8001922:	4b41      	ldr	r3, [pc, #260]	; (8001a28 <controlMotorSpeed+0x108>)
 8001924:	4f41      	ldr	r7, [pc, #260]	; (8001a2c <controlMotorSpeed+0x10c>)
 8001926:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
{
 800192a:	ed2d 8b04 	vpush	{d8-d9}
	pid[motor].eff_voltage = motor_real[motor].rps * RPS_TO_MOTOR_EFF_VOLTAGE;
 800192e:	edd3 8a01 	vldr	s17, [r3, #4]
{
 8001932:	4604      	mov	r4, r0
	pid[motor].eff_voltage = motor_real[motor].rps * RPS_TO_MOTOR_EFF_VOLTAGE;
 8001934:	ee18 0a90 	vmov	r0, s17
 8001938:	f7fe fe06 	bl	8000548 <__aeabi_f2d>
 800193c:	a338      	add	r3, pc, #224	; (adr r3, 8001a20 <controlMotorSpeed+0x100>)
 800193e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001942:	f7fe fe59 	bl	80005f8 <__aeabi_dmul>
 8001946:	f7ff f94f 	bl	8000be8 <__aeabi_d2f>
	pid[motor].error = motor_real[motor].rps - cmd[motor].speed;
 800194a:	4a39      	ldr	r2, [pc, #228]	; (8001a30 <controlMotorSpeed+0x110>)
 800194c:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001950:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8001954:	ed93 9a00 	vldr	s18, [r3]
	pid[motor].eff_voltage = motor_real[motor].rps * RPS_TO_MOTOR_EFF_VOLTAGE;
 8001958:	eb04 06c4 	add.w	r6, r4, r4, lsl #3
 800195c:	eb07 0686 	add.w	r6, r7, r6, lsl #2
	pid[motor].error_integral += pid[motor].error;
 8001960:	edd6 7a05 	vldr	s15, [r6, #20]
	if (pid[motor].error_integral > pid[motor].error_integral_limit)
 8001964:	ed96 7a07 	vldr	s14, [r6, #28]
	pid[motor].eff_voltage = motor_real[motor].rps * RPS_TO_MOTOR_EFF_VOLTAGE;
 8001968:	6030      	str	r0, [r6, #0]
	pid[motor].error = motor_real[motor].rps - cmd[motor].speed;
 800196a:	ee78 6ac9 	vsub.f32	s13, s17, s18
	pid[motor].eff_voltage = motor_real[motor].rps * RPS_TO_MOTOR_EFF_VOLTAGE;
 800196e:	00e5      	lsls	r5, r4, #3
	pid[motor].error_integral += pid[motor].error;
 8001970:	ee76 7aa7 	vadd.f32	s15, s13, s15
	pid[motor].error = motor_real[motor].rps - cmd[motor].speed;
 8001974:	edc6 6a04 	vstr	s13, [r6, #16]
	if (pid[motor].error_integral > pid[motor].error_integral_limit)
 8001978:	eef4 7ac7 	vcmpe.f32	s15, s14
 800197c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	pid[motor].error_integral += pid[motor].error;
 8001980:	edc6 7a05 	vstr	s15, [r6, #20]
	pid[motor].error = motor_real[motor].rps - cmd[motor].speed;
 8001984:	ea4f 0084 	mov.w	r0, r4, lsl #2
	if (pid[motor].error_integral > pid[motor].error_integral_limit)
 8001988:	dc06      	bgt.n	8001998 <controlMotorSpeed+0x78>
	else if (pid[motor].error_integral < -pid[motor].error_integral_limit)
 800198a:	eeb1 7a47 	vneg.f32	s14, s14
 800198e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001992:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001996:	d501      	bpl.n	800199c <controlMotorSpeed+0x7c>
		pid[motor].error_integral = -pid[motor].error_integral_limit;
 8001998:	ed86 7a05 	vstr	s14, [r6, #20]
	pid[motor].error_diff = motor_real[motor].rps - pid[motor].pre_real_rps;
 800199c:	4425      	add	r5, r4
 800199e:	eb07 0585 	add.w	r5, r7, r5, lsl #2
	cmd[motor].out_v = cmd[motor].speed * RPS_TO_MOTOR_EFF_VOLTAGE + pid[motor].error_integral * pid[motor].pid_ki + pid[motor].error_diff * pid[motor].pid_kd;
 80019a2:	ed95 7a05 	vldr	s14, [r5, #20]
	pid[motor].error_diff = motor_real[motor].rps - pid[motor].pre_real_rps;
 80019a6:	ed95 8a08 	vldr	s16, [r5, #32]
	cmd[motor].out_v = cmd[motor].speed * RPS_TO_MOTOR_EFF_VOLTAGE + pid[motor].error_integral * pid[motor].pid_ki + pid[motor].error_diff * pid[motor].pid_kd;
 80019aa:	edd5 7a03 	vldr	s15, [r5, #12]
	pid[motor].pre_real_rps = motor_real[motor].rps;
 80019ae:	edc5 8a08 	vstr	s17, [r5, #32]
	cmd[motor].out_v = cmd[motor].speed * RPS_TO_MOTOR_EFF_VOLTAGE + pid[motor].error_integral * pid[motor].pid_ki + pid[motor].error_diff * pid[motor].pid_kd;
 80019b2:	ee67 7a27 	vmul.f32	s15, s14, s15
	pid[motor].error_diff = motor_real[motor].rps - pid[motor].pre_real_rps;
 80019b6:	ee38 8ac8 	vsub.f32	s16, s17, s16
	cmd[motor].out_v = cmd[motor].speed * RPS_TO_MOTOR_EFF_VOLTAGE + pid[motor].error_integral * pid[motor].pid_ki + pid[motor].error_diff * pid[motor].pid_kd;
 80019ba:	4404      	add	r4, r0
	pid[motor].error_diff = motor_real[motor].rps - pid[motor].pre_real_rps;
 80019bc:	ed85 8a06 	vstr	s16, [r5, #24]
	cmd[motor].out_v = cmd[motor].speed * RPS_TO_MOTOR_EFF_VOLTAGE + pid[motor].error_integral * pid[motor].pid_ki + pid[motor].error_diff * pid[motor].pid_kd;
 80019c0:	ee17 0a90 	vmov	r0, s15
 80019c4:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 80019c8:	f7fe fdbe 	bl	8000548 <__aeabi_f2d>
 80019cc:	4606      	mov	r6, r0
 80019ce:	ee19 0a10 	vmov	r0, s18
 80019d2:	460f      	mov	r7, r1
 80019d4:	f7fe fdb8 	bl	8000548 <__aeabi_f2d>
 80019d8:	a311      	add	r3, pc, #68	; (adr r3, 8001a20 <controlMotorSpeed+0x100>)
 80019da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019de:	f7fe fe0b 	bl	80005f8 <__aeabi_dmul>
 80019e2:	4602      	mov	r2, r0
 80019e4:	460b      	mov	r3, r1
 80019e6:	4630      	mov	r0, r6
 80019e8:	4639      	mov	r1, r7
 80019ea:	f7fe fc4f 	bl	800028c <__adddf3>
 80019ee:	edd5 7a02 	vldr	s15, [r5, #8]
 80019f2:	ee68 7a27 	vmul.f32	s15, s16, s15
 80019f6:	4606      	mov	r6, r0
 80019f8:	ee17 0a90 	vmov	r0, s15
 80019fc:	460f      	mov	r7, r1
 80019fe:	f7fe fda3 	bl	8000548 <__aeabi_f2d>
 8001a02:	4602      	mov	r2, r0
 8001a04:	460b      	mov	r3, r1
 8001a06:	4630      	mov	r0, r6
 8001a08:	4639      	mov	r1, r7
 8001a0a:	f7fe fc3f 	bl	800028c <__adddf3>
 8001a0e:	f7ff f8eb 	bl	8000be8 <__aeabi_d2f>
}
 8001a12:	ecbd 8b04 	vpop	{d8-d9}
	cmd[motor].out_v = cmd[motor].speed * RPS_TO_MOTOR_EFF_VOLTAGE + pid[motor].error_integral * pid[motor].pid_ki + pid[motor].error_diff * pid[motor].pid_kd;
 8001a16:	60a0      	str	r0, [r4, #8]
}
 8001a18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	f3af 8000 	nop.w
 8001a20:	33333333 	.word	0x33333333
 8001a24:	3fd33333 	.word	0x3fd33333
 8001a28:	200004bc 	.word	0x200004bc
 8001a2c:	200004d0 	.word	0x200004d0
 8001a30:	200003a8 	.word	0x200003a8
 8001a34:	00000000 	.word	0x00000000

08001a38 <runMode>:
{
 8001a38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001a3c:	ed2d 8b04 	vpush	{d8-d9}
	if (manual_offset_radian > M_PI * 2)
 8001a40:	4f7d      	ldr	r7, [pc, #500]	; (8001c38 <runMode+0x200>)
{
 8001a42:	b086      	sub	sp, #24
	if (manual_offset_radian > M_PI * 2)
 8001a44:	6838      	ldr	r0, [r7, #0]
 8001a46:	f7fe fd7f 	bl	8000548 <__aeabi_f2d>
 8001a4a:	a379      	add	r3, pc, #484	; (adr r3, 8001c30 <runMode+0x1f8>)
 8001a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a50:	f7ff f862 	bl	8000b18 <__aeabi_dcmpgt>
 8001a54:	b108      	cbz	r0, 8001a5a <runMode+0x22>
		manual_offset_radian = 0;
 8001a56:	2300      	movs	r3, #0
 8001a58:	603b      	str	r3, [r7, #0]
 8001a5a:	f8df a210 	ldr.w	sl, [pc, #528]	; 8001c6c <runMode+0x234>
 8001a5e:	4d77      	ldr	r5, [pc, #476]	; (8001c3c <runMode+0x204>)
				cmd[i].out_v = 0;
 8001a60:	eddf 8a77 	vldr	s17, [pc, #476]	; 8001c40 <runMode+0x208>
			enc_offset[i].final = -(ROTATION_OFFSET_RADIAN * 2) + enc_offset[i].zero_calib + manual_offset_radian;
 8001a64:	f8df 9208 	ldr.w	r9, [pc, #520]	; 8001c70 <runMode+0x238>
 8001a68:	4654      	mov	r4, sl
{
 8001a6a:	2600      	movs	r6, #0
			enc_offset[i].final = -(ROTATION_OFFSET_RADIAN * 2) + enc_offset[i].zero_calib + manual_offset_radian;
 8001a6c:	f04f 0800 	mov.w	r8, #0
		controlMotorSpeed(i);
 8001a70:	4630      	mov	r0, r6
 8001a72:	f7ff ff55 	bl	8001920 <controlMotorSpeed>
		if (cmd[i].out_v < 0)
 8001a76:	ed94 8a02 	vldr	s16, [r4, #8]
 8001a7a:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8001a7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a82:	d421      	bmi.n	8001ac8 <runMode+0x90>
			enc_offset[i].final = enc_offset[i].zero_calib + manual_offset_radian;
 8001a84:	edd5 7a01 	vldr	s15, [r5, #4]
 8001a88:	ed97 7a00 	vldr	s14, [r7]
 8001a8c:	ee77 7a87 	vadd.f32	s15, s15, s14
		cmd[i].timeout_cnt++;
 8001a90:	6923      	ldr	r3, [r4, #16]
 8001a92:	edc5 7a00 	vstr	s15, [r5]
 8001a96:	3301      	adds	r3, #1
		if (cmd[i].timeout_cnt > 100)
 8001a98:	2b64      	cmp	r3, #100	; 0x64
		cmd[i].timeout_cnt++;
 8001a9a:	6123      	str	r3, [r4, #16]
		if (cmd[i].timeout_cnt > 100)
 8001a9c:	dc2b      	bgt.n	8001af6 <runMode+0xbe>
		cmd[i].out_v_final = cmd[i].out_v;
 8001a9e:	ed84 8a03 	vstr	s16, [r4, #12]
	for (int i = 0; i < 2; i++)
 8001aa2:	3508      	adds	r5, #8
 8001aa4:	3414      	adds	r4, #20
 8001aa6:	b16e      	cbz	r6, 8001ac4 <runMode+0x8c>
	print_cnt++;
 8001aa8:	4a66      	ldr	r2, [pc, #408]	; (8001c44 <runMode+0x20c>)
 8001aaa:	7813      	ldrb	r3, [r2, #0]
 8001aac:	3301      	adds	r3, #1
 8001aae:	b2db      	uxtb	r3, r3
	switch (print_cnt)
 8001ab0:	1e59      	subs	r1, r3, #1
	print_cnt++;
 8001ab2:	7013      	strb	r3, [r2, #0]
	switch (print_cnt)
 8001ab4:	2905      	cmp	r1, #5
 8001ab6:	f200 80b5 	bhi.w	8001c24 <runMode+0x1ec>
 8001aba:	e8df f001 	tbb	[pc, r1]
 8001abe:	3293      	.short	0x3293
 8001ac0:	8e796b54 	.word	0x8e796b54
 8001ac4:	2601      	movs	r6, #1
 8001ac6:	e7d3      	b.n	8001a70 <runMode+0x38>
			enc_offset[i].final = -(ROTATION_OFFSET_RADIAN * 2) + enc_offset[i].zero_calib + manual_offset_radian;
 8001ac8:	6838      	ldr	r0, [r7, #0]
 8001aca:	f7fe fd3d 	bl	8000548 <__aeabi_f2d>
 8001ace:	4642      	mov	r2, r8
 8001ad0:	464b      	mov	r3, r9
 8001ad2:	f7fe fbd9 	bl	8000288 <__aeabi_dsub>
 8001ad6:	ec41 0b19 	vmov	d9, r0, r1
 8001ada:	6868      	ldr	r0, [r5, #4]
 8001adc:	f7fe fd34 	bl	8000548 <__aeabi_f2d>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	460b      	mov	r3, r1
 8001ae4:	ec51 0b19 	vmov	r0, r1, d9
 8001ae8:	f7fe fbd0 	bl	800028c <__adddf3>
 8001aec:	f7ff f87c 	bl	8000be8 <__aeabi_d2f>
 8001af0:	ee07 0a90 	vmov	s15, r0
 8001af4:	e7cc      	b.n	8001a90 <runMode+0x58>
			if (isPushedSW1())
 8001af6:	f7ff fcad 	bl	8001454 <isPushedSW1>
 8001afa:	b130      	cbz	r0, 8001b0a <runMode+0xd2>
				cmd[i].out_v = 2.0;
 8001afc:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8001b00:	eeb0 8a67 	vmov.f32	s16, s15
 8001b04:	edc4 7a02 	vstr	s15, [r4, #8]
 8001b08:	e7c9      	b.n	8001a9e <runMode+0x66>
			else if (isPushedSW2())
 8001b0a:	f7ff fcaf 	bl	800146c <isPushedSW2>
 8001b0e:	2800      	cmp	r0, #0
 8001b10:	f000 8083 	beq.w	8001c1a <runMode+0x1e2>
				cmd[i].out_v = -2.0;
 8001b14:	eef8 7a00 	vmov.f32	s15, #128	; 0xc0000000 -2.0
 8001b18:	eeb0 8a67 	vmov.f32	s16, s15
 8001b1c:	edc4 7a02 	vstr	s15, [r4, #8]
 8001b20:	e7bd      	b.n	8001a9e <runMode+0x66>
		printf("I %+4.1f RPS M0 %+6.2f M1 %+6.2f", pid[0].error_integral,motor_real[0].rps, motor_real[1].rps);
 8001b22:	4b49      	ldr	r3, [pc, #292]	; (8001c48 <runMode+0x210>)
 8001b24:	4c49      	ldr	r4, [pc, #292]	; (8001c4c <runMode+0x214>)
 8001b26:	6958      	ldr	r0, [r3, #20]
 8001b28:	f7fe fd0e 	bl	8000548 <__aeabi_f2d>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	460b      	mov	r3, r1
 8001b30:	68e0      	ldr	r0, [r4, #12]
 8001b32:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001b36:	f7fe fd07 	bl	8000548 <__aeabi_f2d>
 8001b3a:	4606      	mov	r6, r0
 8001b3c:	460f      	mov	r7, r1
 8001b3e:	6860      	ldr	r0, [r4, #4]
 8001b40:	4c43      	ldr	r4, [pc, #268]	; (8001c50 <runMode+0x218>)
 8001b42:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8001b46:	f7fe fcff 	bl	8000548 <__aeabi_f2d>
 8001b4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8001b4e:	e9cd 0100 	strd	r0, r1, [sp]
 8001b52:	4840      	ldr	r0, [pc, #256]	; (8001c54 <runMode+0x21c>)
 8001b54:	f007 f98c 	bl	8008e70 <iprintf>
	can_rx_cnt = 0;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	6023      	str	r3, [r4, #0]
}
 8001b5c:	b006      	add	sp, #24
 8001b5e:	ecbd 8b04 	vpop	{d8-d9}
 8001b62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		printf(", voltageM0 %+6.3f M1 %6.3f rx %6ld", cmd[0].out_v, cmd[1].out_v, can_rx_cnt);
 8001b66:	f8da 0008 	ldr.w	r0, [sl, #8]
 8001b6a:	4c39      	ldr	r4, [pc, #228]	; (8001c50 <runMode+0x218>)
 8001b6c:	f7fe fcec 	bl	8000548 <__aeabi_f2d>
 8001b70:	4602      	mov	r2, r0
 8001b72:	460b      	mov	r3, r1
 8001b74:	f8da 001c 	ldr.w	r0, [sl, #28]
 8001b78:	6821      	ldr	r1, [r4, #0]
 8001b7a:	9102      	str	r1, [sp, #8]
 8001b7c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001b80:	f7fe fce2 	bl	8000548 <__aeabi_f2d>
 8001b84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8001b88:	e9cd 0100 	strd	r0, r1, [sp]
 8001b8c:	4832      	ldr	r0, [pc, #200]	; (8001c58 <runMode+0x220>)
 8001b8e:	f007 f96f 	bl	8008e70 <iprintf>
		break;
 8001b92:	e7e1      	b.n	8001b58 <runMode+0x120>
		printf("diff %+6.3f CPU %3d",pid[0].error_diff, main_loop_remain_counter);
 8001b94:	4a2c      	ldr	r2, [pc, #176]	; (8001c48 <runMode+0x210>)
 8001b96:	4b31      	ldr	r3, [pc, #196]	; (8001c5c <runMode+0x224>)
 8001b98:	6990      	ldr	r0, [r2, #24]
 8001b9a:	681c      	ldr	r4, [r3, #0]
 8001b9c:	f7fe fcd4 	bl	8000548 <__aeabi_f2d>
 8001ba0:	9400      	str	r4, [sp, #0]
 8001ba2:	4602      	mov	r2, r0
 8001ba4:	460b      	mov	r3, r1
 8001ba6:	482e      	ldr	r0, [pc, #184]	; (8001c60 <runMode+0x228>)
 8001ba8:	4c29      	ldr	r4, [pc, #164]	; (8001c50 <runMode+0x218>)
 8001baa:	f007 f961 	bl	8008e70 <iprintf>
		break;
 8001bae:	e7d3      	b.n	8001b58 <runMode+0x120>
		printf("SPD M0 %+6.2f M1 %+6.2f", cmd[0].speed, cmd[1].speed);
 8001bb0:	f8da 0000 	ldr.w	r0, [sl]
 8001bb4:	4c26      	ldr	r4, [pc, #152]	; (8001c50 <runMode+0x218>)
 8001bb6:	f7fe fcc7 	bl	8000548 <__aeabi_f2d>
 8001bba:	4602      	mov	r2, r0
 8001bbc:	460b      	mov	r3, r1
 8001bbe:	f8da 0014 	ldr.w	r0, [sl, #20]
 8001bc2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001bc6:	f7fe fcbf 	bl	8000548 <__aeabi_f2d>
 8001bca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8001bce:	e9cd 0100 	strd	r0, r1, [sp]
 8001bd2:	4824      	ldr	r0, [pc, #144]	; (8001c64 <runMode+0x22c>)
 8001bd4:	f007 f94c 	bl	8008e70 <iprintf>
		break;
 8001bd8:	e7be      	b.n	8001b58 <runMode+0x120>
		printf("\n");
 8001bda:	200a      	movs	r0, #10
 8001bdc:	f007 f960 	bl	8008ea0 <putchar>
		break;
 8001be0:	4c1b      	ldr	r4, [pc, #108]	; (8001c50 <runMode+0x218>)
 8001be2:	e7b9      	b.n	8001b58 <runMode+0x120>
		printf("P %+3.1f I %+3.1f D %+3.1f ",pid[0].pid_kp,pid[0].pid_ki,pid[0].pid_kd);
 8001be4:	4c18      	ldr	r4, [pc, #96]	; (8001c48 <runMode+0x210>)
 8001be6:	6860      	ldr	r0, [r4, #4]
 8001be8:	f7fe fcae 	bl	8000548 <__aeabi_f2d>
 8001bec:	4602      	mov	r2, r0
 8001bee:	460b      	mov	r3, r1
 8001bf0:	68a0      	ldr	r0, [r4, #8]
 8001bf2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001bf6:	f7fe fca7 	bl	8000548 <__aeabi_f2d>
 8001bfa:	4606      	mov	r6, r0
 8001bfc:	460f      	mov	r7, r1
 8001bfe:	68e0      	ldr	r0, [r4, #12]
 8001c00:	4c13      	ldr	r4, [pc, #76]	; (8001c50 <runMode+0x218>)
 8001c02:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8001c06:	f7fe fc9f 	bl	8000548 <__aeabi_f2d>
 8001c0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8001c0e:	e9cd 0100 	strd	r0, r1, [sp]
 8001c12:	4815      	ldr	r0, [pc, #84]	; (8001c68 <runMode+0x230>)
 8001c14:	f007 f92c 	bl	8008e70 <iprintf>
		break;
 8001c18:	e79e      	b.n	8001b58 <runMode+0x120>
				cmd[i].out_v = 0;
 8001c1a:	eeb0 8a68 	vmov.f32	s16, s17
 8001c1e:	edc4 8a02 	vstr	s17, [r4, #8]
 8001c22:	e73c      	b.n	8001a9e <runMode+0x66>
		print_cnt = 0;
 8001c24:	2300      	movs	r3, #0
 8001c26:	4c0a      	ldr	r4, [pc, #40]	; (8001c50 <runMode+0x218>)
 8001c28:	7013      	strb	r3, [r2, #0]
		break;
 8001c2a:	e795      	b.n	8001b58 <runMode+0x120>
 8001c2c:	f3af 8000 	nop.w
 8001c30:	54442d18 	.word	0x54442d18
 8001c34:	401921fb 	.word	0x401921fb
 8001c38:	200004b4 	.word	0x200004b4
 8001c3c:	200003d4 	.word	0x200003d4
 8001c40:	00000000 	.word	0x00000000
 8001c44:	20000518 	.word	0x20000518
 8001c48:	200004d0 	.word	0x200004d0
 8001c4c:	200004bc 	.word	0x200004bc
 8001c50:	20000388 	.word	0x20000388
 8001c54:	0800b1b4 	.word	0x0800b1b4
 8001c58:	0800b1d8 	.word	0x0800b1d8
 8001c5c:	200004b0 	.word	0x200004b0
 8001c60:	0800b1fc 	.word	0x0800b1fc
 8001c64:	0800b210 	.word	0x0800b210
 8001c68:	0800b198 	.word	0x0800b198
 8001c6c:	200003a8 	.word	0x200003a8
 8001c70:	40100000 	.word	0x40100000
 8001c74:	00000000 	.word	0x00000000

08001c78 <calibrationMode>:
{
 8001c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c7c:	ed2d 8b02 	vpush	{d8}
	printf("M0 ave %6.3f cnt %3d M1 ave %6.3f cnt %3d ", calib[0].radian_ave, calib[0].ave_cnt, calib[1].radian_ave, calib[1].ave_cnt);
 8001c80:	4ca5      	ldr	r4, [pc, #660]	; (8001f18 <calibrationMode+0x2a0>)
	printf("M0raw %6d M1raw %6d offset %4.3f\n", ma702[0].enc_raw, ma702[1].enc_raw, manual_offset_radian);
 8001c82:	4da6      	ldr	r5, [pc, #664]	; (8001f1c <calibrationMode+0x2a4>)
	printf("M0 ave %6.3f cnt %3d M1 ave %6.3f cnt %3d ", calib[0].radian_ave, calib[0].ave_cnt, calib[1].radian_ave, calib[1].ave_cnt);
 8001c84:	6860      	ldr	r0, [r4, #4]
{
 8001c86:	b089      	sub	sp, #36	; 0x24
	printf("M0 ave %6.3f cnt %3d M1 ave %6.3f cnt %3d ", calib[0].radian_ave, calib[0].ave_cnt, calib[1].radian_ave, calib[1].ave_cnt);
 8001c88:	f7fe fc5e 	bl	8000548 <__aeabi_f2d>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	460b      	mov	r3, r1
 8001c90:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001c92:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8001c94:	9104      	str	r1, [sp, #16]
 8001c96:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001c9a:	f7fe fc55 	bl	8000548 <__aeabi_f2d>
 8001c9e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001ca2:	68a1      	ldr	r1, [r4, #8]
 8001ca4:	9100      	str	r1, [sp, #0]
 8001ca6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8001caa:	489d      	ldr	r0, [pc, #628]	; (8001f20 <calibrationMode+0x2a8>)
 8001cac:	f007 f8e0 	bl	8008e70 <iprintf>
	printf("result M0 %6.4f M1 %6.4f ", calib[0].result_cw, calib[1].result_cw);
 8001cb0:	6920      	ldr	r0, [r4, #16]
 8001cb2:	f7fe fc49 	bl	8000548 <__aeabi_f2d>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	460b      	mov	r3, r1
 8001cba:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8001cbc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001cc0:	f7fe fc42 	bl	8000548 <__aeabi_f2d>
 8001cc4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8001cc8:	e9cd 0100 	strd	r0, r1, [sp]
 8001ccc:	4895      	ldr	r0, [pc, #596]	; (8001f24 <calibrationMode+0x2ac>)
 8001cce:	f007 f8cf 	bl	8008e70 <iprintf>
	printf("M0raw %6d M1raw %6d offset %4.3f\n", ma702[0].enc_raw, ma702[1].enc_raw, manual_offset_radian);
 8001cd2:	4b95      	ldr	r3, [pc, #596]	; (8001f28 <calibrationMode+0x2b0>)
 8001cd4:	6828      	ldr	r0, [r5, #0]
 8001cd6:	699a      	ldr	r2, [r3, #24]
 8001cd8:	685e      	ldr	r6, [r3, #4]
 8001cda:	9206      	str	r2, [sp, #24]
 8001cdc:	f7fe fc34 	bl	8000548 <__aeabi_f2d>
 8001ce0:	9a06      	ldr	r2, [sp, #24]
 8001ce2:	e9cd 0100 	strd	r0, r1, [sp]
 8001ce6:	4891      	ldr	r0, [pc, #580]	; (8001f2c <calibrationMode+0x2b4>)
 8001ce8:	4631      	mov	r1, r6
 8001cea:	f007 f8c1 	bl	8008e70 <iprintf>
	if (calib[0].result_cw_cnt > 5 /*&& calib[1].result_cw_cnt > 5*/ && calib_rotation_speed > 0)
 8001cee:	6963      	ldr	r3, [r4, #20]
 8001cf0:	2b05      	cmp	r3, #5
 8001cf2:	dd13      	ble.n	8001d1c <calibrationMode+0xa4>
 8001cf4:	4b8e      	ldr	r3, [pc, #568]	; (8001f30 <calibrationMode+0x2b8>)
 8001cf6:	edd3 7a00 	vldr	s15, [r3]
 8001cfa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001cfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d02:	dd0b      	ble.n	8001d1c <calibrationMode+0xa4>
		calibration_mode = true;
 8001d04:	4a8b      	ldr	r2, [pc, #556]	; (8001f34 <calibrationMode+0x2bc>)
 8001d06:	2101      	movs	r1, #1
 8001d08:	7011      	strb	r1, [r2, #0]
		cmd[0].out_v_final = 2.0;
 8001d0a:	4a8b      	ldr	r2, [pc, #556]	; (8001f38 <calibrationMode+0x2c0>)
 8001d0c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
		calib_rotation_speed = -calib_rotation_speed;
 8001d10:	eef1 7a67 	vneg.f32	s15, s15
		cmd[0].out_v_final = 2.0;
 8001d14:	60d1      	str	r1, [r2, #12]
		cmd[1].out_v_final = 2.0;
 8001d16:	6211      	str	r1, [r2, #32]
		calib_rotation_speed = -calib_rotation_speed;
 8001d18:	edc3 7a00 	vstr	s15, [r3]
	if (calib[0].result_ccw_cnt > 5 /* && calib[1].result_ccw_cnt > 5*/)
 8001d1c:	69e3      	ldr	r3, [r4, #28]
 8001d1e:	2b05      	cmp	r3, #5
 8001d20:	dc04      	bgt.n	8001d2c <calibrationMode+0xb4>
}
 8001d22:	b009      	add	sp, #36	; 0x24
 8001d24:	ecbd 8b02 	vpop	{d8}
 8001d28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		cmd[0].out_v_final = 0;
 8001d2c:	f8df a208 	ldr.w	sl, [pc, #520]	; 8001f38 <calibrationMode+0x2c0>
 8001d30:	2300      	movs	r3, #0
		HAL_Delay(1); // write out uart buffer
 8001d32:	2001      	movs	r0, #1
		cmd[0].out_v_final = 0;
 8001d34:	f8ca 300c 	str.w	r3, [sl, #12]
		cmd[1].out_v_final = 0;
 8001d38:	f8ca 3020 	str.w	r3, [sl, #32]
		HAL_Delay(1); // write out uart buffer
 8001d3c:	f001 fb48 	bl	80033d0 <HAL_Delay>
		temp_offset[0] = (M_PI * 2) - ((calib[0].result_ccw + calib[0].result_cw) / 2);
 8001d40:	ed94 7a04 	vldr	s14, [r4, #16]
 8001d44:	edd4 7a06 	vldr	s15, [r4, #24]
 8001d48:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001d4c:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 8001d50:	ee67 7a88 	vmul.f32	s15, s15, s16
 8001d54:	ee17 0a90 	vmov	r0, s15
 8001d58:	f7fe fbf6 	bl	8000548 <__aeabi_f2d>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	460b      	mov	r3, r1
 8001d60:	a16b      	add	r1, pc, #428	; (adr r1, 8001f10 <calibrationMode+0x298>)
 8001d62:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001d66:	f7fe fa8f 	bl	8000288 <__aeabi_dsub>
 8001d6a:	f7fe ff3d 	bl	8000be8 <__aeabi_d2f>
		temp_offset[1] = (M_PI * 2) - ((calib[1].result_ccw + calib[1].result_cw) / 2);
 8001d6e:	ed94 7a0c 	vldr	s14, [r4, #48]	; 0x30
 8001d72:	edd4 7a0e 	vldr	s15, [r4, #56]	; 0x38
 8001d76:	ee77 7a87 	vadd.f32	s15, s15, s14
		temp_offset[0] = (M_PI * 2) - ((calib[0].result_ccw + calib[0].result_cw) / 2);
 8001d7a:	ee08 0a90 	vmov	s17, r0
		temp_offset[1] = (M_PI * 2) - ((calib[1].result_ccw + calib[1].result_cw) / 2);
 8001d7e:	ee67 7a88 	vmul.f32	s15, s15, s16
 8001d82:	ee17 0a90 	vmov	r0, s15
 8001d86:	f7fe fbdf 	bl	8000548 <__aeabi_f2d>
 8001d8a:	4602      	mov	r2, r0
 8001d8c:	460b      	mov	r3, r1
 8001d8e:	a160      	add	r1, pc, #384	; (adr r1, 8001f10 <calibrationMode+0x298>)
 8001d90:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001d94:	f7fe fa78 	bl	8000288 <__aeabi_dsub>
 8001d98:	f7fe ff26 	bl	8000be8 <__aeabi_d2f>
 8001d9c:	4603      	mov	r3, r0
		printf("elec-centor radian : M0 %6f M1 %6f\n", temp_offset[0], temp_offset[1]);
 8001d9e:	ee18 0a90 	vmov	r0, s17
		temp_offset[1] = (M_PI * 2) - ((calib[1].result_ccw + calib[1].result_cw) / 2);
 8001da2:	ee08 3a10 	vmov	s16, r3
		printf("elec-centor radian : M0 %6f M1 %6f\n", temp_offset[0], temp_offset[1]);
 8001da6:	f7fe fbcf 	bl	8000548 <__aeabi_f2d>
 8001daa:	4602      	mov	r2, r0
 8001dac:	460b      	mov	r3, r1
 8001dae:	ee18 0a10 	vmov	r0, s16
 8001db2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001db6:	f7fe fbc7 	bl	8000548 <__aeabi_f2d>
 8001dba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8001dbe:	e9cd 0100 	strd	r0, r1, [sp]
 8001dc2:	485e      	ldr	r0, [pc, #376]	; (8001f3c <calibrationMode+0x2c4>)
 8001dc4:	f007 f854 	bl	8008e70 <iprintf>
		HAL_Delay(1); // write out uart buffer
 8001dc8:	2001      	movs	r0, #1
 8001dca:	f001 fb01 	bl	80033d0 <HAL_Delay>
		temp_offset[0] += ROTATION_OFFSET_RADIAN;
 8001dce:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8001dd2:	ee78 8aa7 	vadd.f32	s17, s17, s15
		if (temp_offset[0] > M_PI * 2)
 8001dd6:	ee18 0a90 	vmov	r0, s17
 8001dda:	f7fe fbb5 	bl	8000548 <__aeabi_f2d>
 8001dde:	a34c      	add	r3, pc, #304	; (adr r3, 8001f10 <calibrationMode+0x298>)
 8001de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001de4:	4606      	mov	r6, r0
 8001de6:	460f      	mov	r7, r1
 8001de8:	f7fe fe96 	bl	8000b18 <__aeabi_dcmpgt>
 8001dec:	b170      	cbz	r0, 8001e0c <calibrationMode+0x194>
			temp_offset[0] -= M_PI * 2;
 8001dee:	a348      	add	r3, pc, #288	; (adr r3, 8001f10 <calibrationMode+0x298>)
 8001df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001df4:	4630      	mov	r0, r6
 8001df6:	4639      	mov	r1, r7
 8001df8:	f7fe fa46 	bl	8000288 <__aeabi_dsub>
 8001dfc:	f7fe fef4 	bl	8000be8 <__aeabi_d2f>
 8001e00:	ee08 0a90 	vmov	s17, r0
			temp_offset[0] += M_PI * 2;
 8001e04:	f7fe fba0 	bl	8000548 <__aeabi_f2d>
 8001e08:	4606      	mov	r6, r0
 8001e0a:	460f      	mov	r7, r1
		if (temp_offset[0] < 0)
 8001e0c:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8001e10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e14:	d45c      	bmi.n	8001ed0 <calibrationMode+0x258>
		temp_offset[1] += ROTATION_OFFSET_RADIAN;
 8001e16:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8001e1a:	ee38 8a27 	vadd.f32	s16, s16, s15
		if (temp_offset[1] > M_PI * 2)
 8001e1e:	ee18 0a10 	vmov	r0, s16
 8001e22:	f7fe fb91 	bl	8000548 <__aeabi_f2d>
 8001e26:	a33a      	add	r3, pc, #232	; (adr r3, 8001f10 <calibrationMode+0x298>)
 8001e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e2c:	4680      	mov	r8, r0
 8001e2e:	4689      	mov	r9, r1
 8001e30:	f7fe fe72 	bl	8000b18 <__aeabi_dcmpgt>
 8001e34:	b170      	cbz	r0, 8001e54 <calibrationMode+0x1dc>
			temp_offset[1] -= M_PI * 2;
 8001e36:	a336      	add	r3, pc, #216	; (adr r3, 8001f10 <calibrationMode+0x298>)
 8001e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e3c:	4640      	mov	r0, r8
 8001e3e:	4649      	mov	r1, r9
 8001e40:	f7fe fa22 	bl	8000288 <__aeabi_dsub>
 8001e44:	f7fe fed0 	bl	8000be8 <__aeabi_d2f>
 8001e48:	ee08 0a10 	vmov	s16, r0
			temp_offset[1] += M_PI * 2;
 8001e4c:	f7fe fb7c 	bl	8000548 <__aeabi_f2d>
 8001e50:	4680      	mov	r8, r0
 8001e52:	4689      	mov	r9, r1
		if (temp_offset[1] < 0)
 8001e54:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8001e58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e5c:	d448      	bmi.n	8001ef0 <calibrationMode+0x278>
		enc_offset[0].zero_calib = temp_offset[0];
 8001e5e:	f8df b0e4 	ldr.w	fp, [pc, #228]	; 8001f44 <calibrationMode+0x2cc>
		printf("complete calibration!!\nccw %6f cw %6f result user offset M0 %6.3f M1 %6.3f\n", calib[0].result_ccw, calib[0].result_cw, temp_offset[0], temp_offset[1]);
 8001e62:	69a0      	ldr	r0, [r4, #24]
		enc_offset[0].zero_calib = temp_offset[0];
 8001e64:	edcb 8a01 	vstr	s17, [fp, #4]
		enc_offset[1].zero_calib = temp_offset[1];
 8001e68:	ed8b 8a03 	vstr	s16, [fp, #12]
		printf("complete calibration!!\nccw %6f cw %6f result user offset M0 %6.3f M1 %6.3f\n", calib[0].result_ccw, calib[0].result_cw, temp_offset[0], temp_offset[1]);
 8001e6c:	f7fe fb6c 	bl	8000548 <__aeabi_f2d>
 8001e70:	4602      	mov	r2, r0
 8001e72:	460b      	mov	r3, r1
 8001e74:	6920      	ldr	r0, [r4, #16]
 8001e76:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001e7a:	e9cd 8904 	strd	r8, r9, [sp, #16]
 8001e7e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8001e82:	f7fe fb61 	bl	8000548 <__aeabi_f2d>
 8001e86:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8001e8a:	e9cd 0100 	strd	r0, r1, [sp]
 8001e8e:	482c      	ldr	r0, [pc, #176]	; (8001f40 <calibrationMode+0x2c8>)
 8001e90:	f006 ffee 	bl	8008e70 <iprintf>
		calibration_mode = false;
 8001e94:	4927      	ldr	r1, [pc, #156]	; (8001f34 <calibrationMode+0x2bc>)
		writeCalibrationValue(enc_offset[0].zero_calib, enc_offset[1].zero_calib);
 8001e96:	eddb 0a03 	vldr	s1, [fp, #12]
 8001e9a:	ed9b 0a01 	vldr	s0, [fp, #4]
		manual_offset_radian = 0;
 8001e9e:	2300      	movs	r3, #0
		calibration_mode = false;
 8001ea0:	2200      	movs	r2, #0
		manual_offset_radian = 0;
 8001ea2:	602b      	str	r3, [r5, #0]
		calibration_mode = false;
 8001ea4:	700a      	strb	r2, [r1, #0]
		cmd[0].out_v_final = 0;
 8001ea6:	f8ca 300c 	str.w	r3, [sl, #12]
		cmd[1].out_v_final = 0;
 8001eaa:	f8ca 3020 	str.w	r3, [sl, #32]
		calib[0].result_cw_cnt = 0;
 8001eae:	6162      	str	r2, [r4, #20]
		calib[1].result_cw_cnt = 0;
 8001eb0:	6362      	str	r2, [r4, #52]	; 0x34
		calib[0].ave_cnt = 0;
 8001eb2:	60a2      	str	r2, [r4, #8]
		calib[1].ave_cnt = 0;
 8001eb4:	62a2      	str	r2, [r4, #40]	; 0x28
		calib[0].radian_ave = 0;
 8001eb6:	6063      	str	r3, [r4, #4]
		calib[1].radian_ave = 0;
 8001eb8:	6263      	str	r3, [r4, #36]	; 0x24
		writeCalibrationValue(enc_offset[0].zero_calib, enc_offset[1].zero_calib);
 8001eba:	f7ff fa7d 	bl	80013b8 <writeCalibrationValue>
		HAL_Delay(1000);
 8001ebe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
}
 8001ec2:	b009      	add	sp, #36	; 0x24
 8001ec4:	ecbd 8b02 	vpop	{d8}
 8001ec8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		HAL_Delay(1000);
 8001ecc:	f001 ba80 	b.w	80033d0 <HAL_Delay>
			temp_offset[0] += M_PI * 2;
 8001ed0:	a30f      	add	r3, pc, #60	; (adr r3, 8001f10 <calibrationMode+0x298>)
 8001ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ed6:	4630      	mov	r0, r6
 8001ed8:	4639      	mov	r1, r7
 8001eda:	f7fe f9d7 	bl	800028c <__adddf3>
 8001ede:	f7fe fe83 	bl	8000be8 <__aeabi_d2f>
 8001ee2:	ee08 0a90 	vmov	s17, r0
		printf("complete calibration!!\nccw %6f cw %6f result user offset M0 %6.3f M1 %6.3f\n", calib[0].result_ccw, calib[0].result_cw, temp_offset[0], temp_offset[1]);
 8001ee6:	f7fe fb2f 	bl	8000548 <__aeabi_f2d>
 8001eea:	4606      	mov	r6, r0
 8001eec:	460f      	mov	r7, r1
 8001eee:	e792      	b.n	8001e16 <calibrationMode+0x19e>
			temp_offset[1] += M_PI * 2;
 8001ef0:	a307      	add	r3, pc, #28	; (adr r3, 8001f10 <calibrationMode+0x298>)
 8001ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ef6:	4640      	mov	r0, r8
 8001ef8:	4649      	mov	r1, r9
 8001efa:	f7fe f9c7 	bl	800028c <__adddf3>
 8001efe:	f7fe fe73 	bl	8000be8 <__aeabi_d2f>
 8001f02:	ee08 0a10 	vmov	s16, r0
		printf("complete calibration!!\nccw %6f cw %6f result user offset M0 %6.3f M1 %6.3f\n", calib[0].result_ccw, calib[0].result_cw, temp_offset[0], temp_offset[1]);
 8001f06:	f7fe fb1f 	bl	8000548 <__aeabi_f2d>
 8001f0a:	4680      	mov	r8, r0
 8001f0c:	4689      	mov	r9, r1
 8001f0e:	e7a6      	b.n	8001e5e <calibrationMode+0x1e6>
 8001f10:	54442d18 	.word	0x54442d18
 8001f14:	401921fb 	.word	0x401921fb
 8001f18:	2000033c 	.word	0x2000033c
 8001f1c:	200004b4 	.word	0x200004b4
 8001f20:	0800b228 	.word	0x0800b228
 8001f24:	0800b254 	.word	0x0800b254
 8001f28:	20000658 	.word	0x20000658
 8001f2c:	0800b270 	.word	0x0800b270
 8001f30:	20000000 	.word	0x20000000
 8001f34:	2000037c 	.word	0x2000037c
 8001f38:	200003a8 	.word	0x200003a8
 8001f3c:	0800b294 	.word	0x0800b294
 8001f40:	0800b2b8 	.word	0x0800b2b8
 8001f44:	200003d4 	.word	0x200003d4

08001f48 <startCalibrationMode>:
{
 8001f48:	b508      	push	{r3, lr}
	printf("calibration mode!\n");
 8001f4a:	480d      	ldr	r0, [pc, #52]	; (8001f80 <startCalibrationMode+0x38>)
 8001f4c:	f007 f82c 	bl	8008fa8 <puts>
	calib_rotation_speed = -calib_rotation_speed;
 8001f50:	4b0c      	ldr	r3, [pc, #48]	; (8001f84 <startCalibrationMode+0x3c>)
	calibration_mode = true;
 8001f52:	490d      	ldr	r1, [pc, #52]	; (8001f88 <startCalibrationMode+0x40>)
	calib_rotation_speed = -calib_rotation_speed;
 8001f54:	edd3 7a00 	vldr	s15, [r3]
	cmd[0].out_v = 2.0;
 8001f58:	4a0c      	ldr	r2, [pc, #48]	; (8001f8c <startCalibrationMode+0x44>)
	manual_offset_radian = 0;
 8001f5a:	480d      	ldr	r0, [pc, #52]	; (8001f90 <startCalibrationMode+0x48>)
	calibration_mode = true;
 8001f5c:	f04f 0e01 	mov.w	lr, #1
	manual_offset_radian = 0;
 8001f60:	f04f 0c00 	mov.w	ip, #0
	calibration_mode = true;
 8001f64:	f881 e000 	strb.w	lr, [r1]
	calib_rotation_speed = -calib_rotation_speed;
 8001f68:	eef1 7a67 	vneg.f32	s15, s15
	cmd[0].out_v = 2.0;
 8001f6c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
	manual_offset_radian = 0;
 8001f70:	f8c0 c000 	str.w	ip, [r0]
	cmd[0].out_v = 2.0;
 8001f74:	6091      	str	r1, [r2, #8]
	cmd[1].out_v = 2.0;
 8001f76:	61d1      	str	r1, [r2, #28]
	calib_rotation_speed = -calib_rotation_speed;
 8001f78:	edc3 7a00 	vstr	s15, [r3]
}
 8001f7c:	bd08      	pop	{r3, pc}
 8001f7e:	bf00      	nop
 8001f80:	0800b304 	.word	0x0800b304
 8001f84:	20000000 	.word	0x20000000
 8001f88:	2000037c 	.word	0x2000037c
 8001f8c:	200003a8 	.word	0x200003a8
 8001f90:	200004b4 	.word	0x200004b4
 8001f94:	00000000 	.word	0x00000000

08001f98 <SystemClock_Config>:
{
 8001f98:	b510      	push	{r4, lr}
 8001f9a:	b0a0      	sub	sp, #128	; 0x80
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f9c:	2100      	movs	r1, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f9e:	223c      	movs	r2, #60	; 0x3c
 8001fa0:	a810      	add	r0, sp, #64	; 0x40
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001fa2:	e9cd 110b 	strd	r1, r1, [sp, #44]	; 0x2c
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001fa6:	e9cd 1101 	strd	r1, r1, [sp, #4]
 8001faa:	e9cd 1103 	strd	r1, r1, [sp, #12]
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001fae:	9108      	str	r1, [sp, #32]
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001fb0:	9100      	str	r1, [sp, #0]
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001fb2:	9109      	str	r1, [sp, #36]	; 0x24
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001fb4:	f006 faea 	bl	800858c <memset>
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001fb8:	2201      	movs	r2, #1
 8001fba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001fbe:	e9cd 2306 	strd	r2, r3, [sp, #24]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001fc2:	2402      	movs	r4, #2
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001fc4:	2101      	movs	r1, #1
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001fc6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001fca:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fce:	a806      	add	r0, sp, #24
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001fd0:	e9cd 420d 	strd	r4, r2, [sp, #52]	; 0x34
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001fd4:	910a      	str	r1, [sp, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001fd6:	930f      	str	r3, [sp, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fd8:	f003 f90a 	bl	80051f0 <HAL_RCC_OscConfig>
 8001fdc:	b108      	cbz	r0, 8001fe2 <SystemClock_Config+0x4a>
 8001fde:	b672      	cpsid	i
	while (1)
 8001fe0:	e7fe      	b.n	8001fe0 <SystemClock_Config+0x48>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001fe2:	220f      	movs	r2, #15
 8001fe4:	2302      	movs	r3, #2
 8001fe6:	e9cd 2300 	strd	r2, r3, [sp]
 8001fea:	2200      	movs	r2, #0
 8001fec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ff0:	e9cd 2302 	strd	r2, r3, [sp, #8]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001ff4:	4621      	mov	r1, r4
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001ff6:	f44f 6380 	mov.w	r3, #1024	; 0x400
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001ffa:	4668      	mov	r0, sp
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001ffc:	9304      	str	r3, [sp, #16]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001ffe:	f003 fbdf 	bl	80057c0 <HAL_RCC_ClockConfig>
 8002002:	4603      	mov	r3, r0
 8002004:	b108      	cbz	r0, 800200a <SystemClock_Config+0x72>
 8002006:	b672      	cpsid	i
	while (1)
 8002008:	e7fe      	b.n	8002008 <SystemClock_Config+0x70>
	PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 800200a:	ed9f 7b09 	vldr	d7, [pc, #36]	; 8002030 <SystemClock_Config+0x98>
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_TIM1 | RCC_PERIPHCLK_TIM8 | RCC_PERIPHCLK_ADC34;
 800200e:	f243 1101 	movw	r1, #12545	; 0x3101
	PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 8002012:	f44f 5200 	mov.w	r2, #8192	; 0x2000
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002016:	a810      	add	r0, sp, #64	; 0x40
	PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8002018:	ed8d 7b1c 	vstr	d7, [sp, #112]	; 0x70
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_TIM1 | RCC_PERIPHCLK_TIM8 | RCC_PERIPHCLK_ADC34;
 800201c:	9110      	str	r1, [sp, #64]	; 0x40
	PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800201e:	9312      	str	r3, [sp, #72]	; 0x48
	PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 8002020:	921a      	str	r2, [sp, #104]	; 0x68
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002022:	f003 fd27 	bl	8005a74 <HAL_RCCEx_PeriphCLKConfig>
 8002026:	b108      	cbz	r0, 800202c <SystemClock_Config+0x94>
 8002028:	b672      	cpsid	i
	while (1)
 800202a:	e7fe      	b.n	800202a <SystemClock_Config+0x92>
}
 800202c:	b020      	add	sp, #128	; 0x80
 800202e:	bd10      	pop	{r4, pc}
	...

08002038 <main>:
{
 8002038:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 800203c:	b085      	sub	sp, #20
	HAL_Init();
 800203e:	f001 f9a3 	bl	8003388 <HAL_Init>
	SystemClock_Config();
 8002042:	f7ff ffa9 	bl	8001f98 <SystemClock_Config>
	MX_GPIO_Init();
 8002046:	f7ff fa41 	bl	80014cc <MX_GPIO_Init>
	MX_DMA_Init();
 800204a:	f7ff f95d 	bl	8001308 <MX_DMA_Init>
	MX_ADC1_Init();
 800204e:	f7fe fe1b 	bl	8000c88 <MX_ADC1_Init>
	MX_ADC2_Init();
 8002052:	f7fe fea9 	bl	8000da8 <MX_ADC2_Init>
	MX_ADC3_Init();
 8002056:	f7fe ff0b 	bl	8000e70 <MX_ADC3_Init>
	MX_CAN_Init();
 800205a:	f7ff f8af 	bl	80011bc <MX_CAN_Init>
	MX_SPI1_Init();
 800205e:	f000 fba7 	bl	80027b0 <MX_SPI1_Init>
	MX_TIM1_Init();
 8002062:	f000 fe19 	bl	8002c98 <MX_TIM1_Init>
	MX_TIM8_Init();
 8002066:	f000 feab 	bl	8002dc0 <MX_TIM8_Init>
	MX_USART1_UART_Init();
 800206a:	f001 f8bd 	bl	80031e8 <MX_USART1_UART_Init>
	initFirstSin();
 800206e:	f000 ff43 	bl	8002ef8 <initFirstSin>
	setLedRed(true);
 8002072:	2001      	movs	r0, #1
 8002074:	f7ff fa12 	bl	800149c <setLedRed>
	setLedGreen(true);
 8002078:	2001      	movs	r0, #1
 800207a:	f7ff fa1f 	bl	80014bc <setLedGreen>
	setLedBlue(true);
 800207e:	2001      	movs	r0, #1
 8002080:	f7ff fa14 	bl	80014ac <setLedBlue>
	HAL_Delay(100);
 8002084:	2064      	movs	r0, #100	; 0x64
 8002086:	f001 f9a3 	bl	80033d0 <HAL_Delay>
	loadFlashData();
 800208a:	f7ff f9d5 	bl	8001438 <loadFlashData>
	enable_buffer_mode = true;
 800208e:	4b8f      	ldr	r3, [pc, #572]	; (80022cc <main+0x294>)
	enc_offset[0].zero_calib = flash.calib[0];
 8002090:	4e8f      	ldr	r6, [pc, #572]	; (80022d0 <main+0x298>)
	printf("** Orion VV driver V1 start! **\n");
 8002092:	4890      	ldr	r0, [pc, #576]	; (80022d4 <main+0x29c>)
	enable_buffer_mode = true;
 8002094:	2501      	movs	r5, #1
 8002096:	701d      	strb	r5, [r3, #0]
	printf("** Orion VV driver V1 start! **\n");
 8002098:	f006 ff86 	bl	8008fa8 <puts>
	enc_offset[0].zero_calib = flash.calib[0];
 800209c:	4b8e      	ldr	r3, [pc, #568]	; (80022d8 <main+0x2a0>)
	enc_offset[1].zero_calib = flash.calib[1];
 800209e:	6874      	ldr	r4, [r6, #4]
	enc_offset[0].zero_calib = flash.calib[0];
 80020a0:	6830      	ldr	r0, [r6, #0]
	enc_offset[1].zero_calib = flash.calib[1];
 80020a2:	60dc      	str	r4, [r3, #12]
	enc_offset[0].zero_calib = flash.calib[0];
 80020a4:	6058      	str	r0, [r3, #4]
	printf("CAN ADDR 0x%03x, enc offset M0 %6.3f M1 %6.3f\n", flash.board_id, flash.calib[0], flash.calib[1]);
 80020a6:	f7fe fa4f 	bl	8000548 <__aeabi_f2d>
 80020aa:	4602      	mov	r2, r0
 80020ac:	460b      	mov	r3, r1
 80020ae:	4620      	mov	r0, r4
 80020b0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80020b4:	f7fe fa48 	bl	8000548 <__aeabi_f2d>
 80020b8:	68b4      	ldr	r4, [r6, #8]
 80020ba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80020be:	e9cd 0100 	strd	r0, r1, [sp]
 80020c2:	4621      	mov	r1, r4
 80020c4:	4885      	ldr	r0, [pc, #532]	; (80022dc <main+0x2a4>)
 80020c6:	f006 fed3 	bl	8008e70 <iprintf>
	if (isPushedSW1())
 80020ca:	f7ff f9c3 	bl	8001454 <isPushedSW1>
 80020ce:	2800      	cmp	r0, #0
 80020d0:	f000 81d3 	beq.w	800247a <main+0x442>
		flash.board_id = 0;
 80020d4:	2000      	movs	r0, #0
 80020d6:	60b0      	str	r0, [r6, #8]
		writeCanBoardID(flash.board_id);
 80020d8:	f7ff f932 	bl	8001340 <writeCanBoardID>
		printf("sed board id %d\n", flash.board_id);
 80020dc:	68b1      	ldr	r1, [r6, #8]
 80020de:	4880      	ldr	r0, [pc, #512]	; (80022e0 <main+0x2a8>)
 80020e0:	f006 fec6 	bl	8008e70 <iprintf>
		HAL_Delay(1000);
 80020e4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80020e8:	f001 f972 	bl	80033d0 <HAL_Delay>
	if (isPushedSW4())
 80020ec:	f7ff f9ca 	bl	8001484 <isPushedSW4>
 80020f0:	2800      	cmp	r0, #0
 80020f2:	f040 81f9 	bne.w	80024e8 <main+0x4b0>
	__HAL_SPI_ENABLE(&hspi1);
 80020f6:	4b7b      	ldr	r3, [pc, #492]	; (80022e4 <main+0x2ac>)
	HAL_TIM_PWM_Init(&htim8);
 80020f8:	4d7b      	ldr	r5, [pc, #492]	; (80022e8 <main+0x2b0>)
	__HAL_SPI_ENABLE(&hspi1);
 80020fa:	6818      	ldr	r0, [r3, #0]
	HAL_TIM_PWM_Init(&htim1);
 80020fc:	4c7b      	ldr	r4, [pc, #492]	; (80022ec <main+0x2b4>)
	__HAL_SPI_ENABLE(&hspi1);
 80020fe:	6803      	ldr	r3, [r0, #0]
	pid[0].error_integral_limit = 2.0;
 8002100:	f8df a220 	ldr.w	sl, [pc, #544]	; 8002324 <main+0x2ec>
 8002104:	4f7a      	ldr	r7, [pc, #488]	; (80022f0 <main+0x2b8>)
	motor_real[motor].rps = (float)temp / ENC_CNT_MAX * 1000; // rps
 8002106:	ed9f 8a7b 	vldr	s16, [pc, #492]	; 80022f4 <main+0x2bc>
 800210a:	f8df b200 	ldr.w	fp, [pc, #512]	; 800230c <main+0x2d4>
 800210e:	f8df 8218 	ldr.w	r8, [pc, #536]	; 8002328 <main+0x2f0>
 8002112:	f8df 9218 	ldr.w	r9, [pc, #536]	; 800232c <main+0x2f4>
	__HAL_SPI_ENABLE(&hspi1);
 8002116:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800211a:	6003      	str	r3, [r0, #0]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 800211c:	2201      	movs	r2, #1
 800211e:	4876      	ldr	r0, [pc, #472]	; (80022f8 <main+0x2c0>)
 8002120:	2180      	movs	r1, #128	; 0x80
 8002122:	f003 f85f 	bl	80051e4 <HAL_GPIO_WritePin>
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8002126:	2100      	movs	r1, #0
 8002128:	4874      	ldr	r0, [pc, #464]	; (80022fc <main+0x2c4>)
 800212a:	f001 fbb3 	bl	8003894 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 800212e:	2100      	movs	r1, #0
 8002130:	4873      	ldr	r0, [pc, #460]	; (8002300 <main+0x2c8>)
 8002132:	f001 fbaf 	bl	8003894 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
 8002136:	2100      	movs	r1, #0
 8002138:	4872      	ldr	r0, [pc, #456]	; (8002304 <main+0x2cc>)
 800213a:	f001 fbab 	bl	8003894 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start(&hadc1);
 800213e:	486f      	ldr	r0, [pc, #444]	; (80022fc <main+0x2c4>)
 8002140:	f001 fb10 	bl	8003764 <HAL_ADC_Start>
	HAL_ADC_Start(&hadc2);
 8002144:	486e      	ldr	r0, [pc, #440]	; (8002300 <main+0x2c8>)
 8002146:	f001 fb0d 	bl	8003764 <HAL_ADC_Start>
	HAL_ADC_Start(&hadc3);
 800214a:	486e      	ldr	r0, [pc, #440]	; (8002304 <main+0x2cc>)
 800214c:	f001 fb0a 	bl	8003764 <HAL_ADC_Start>
	HAL_TIM_PWM_Init(&htim8);
 8002150:	4628      	mov	r0, r5
 8002152:	f003 fef1 	bl	8005f38 <HAL_TIM_PWM_Init>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8002156:	2100      	movs	r1, #0
 8002158:	4628      	mov	r0, r5
 800215a:	f003 ff75 	bl	8006048 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_1);
 800215e:	2100      	movs	r1, #0
 8002160:	4628      	mov	r0, r5
 8002162:	f004 fa9f 	bl	80066a4 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8002166:	2104      	movs	r1, #4
 8002168:	4628      	mov	r0, r5
 800216a:	f003 ff6d 	bl	8006048 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_2);
 800216e:	2104      	movs	r1, #4
 8002170:	4628      	mov	r0, r5
 8002172:	f004 fa97 	bl	80066a4 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8002176:	2108      	movs	r1, #8
 8002178:	4628      	mov	r0, r5
 800217a:	f003 ff65 	bl	8006048 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_3);
 800217e:	2108      	movs	r1, #8
 8002180:	4628      	mov	r0, r5
 8002182:	f004 fa8f 	bl	80066a4 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Init(&htim1);
 8002186:	4620      	mov	r0, r4
 8002188:	f003 fed6 	bl	8005f38 <HAL_TIM_PWM_Init>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800218c:	2100      	movs	r1, #0
 800218e:	4620      	mov	r0, r4
 8002190:	f003 ff5a 	bl	8006048 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8002194:	2100      	movs	r1, #0
 8002196:	4620      	mov	r0, r4
 8002198:	f004 fa84 	bl	80066a4 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800219c:	2104      	movs	r1, #4
 800219e:	4620      	mov	r0, r4
 80021a0:	f003 ff52 	bl	8006048 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 80021a4:	2104      	movs	r1, #4
 80021a6:	4620      	mov	r0, r4
 80021a8:	f004 fa7c 	bl	80066a4 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80021ac:	2108      	movs	r1, #8
 80021ae:	4620      	mov	r0, r4
 80021b0:	f003 ff4a 	bl	8006048 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 80021b4:	2108      	movs	r1, #8
 80021b6:	4620      	mov	r0, r4
 80021b8:	f004 fa74 	bl	80066a4 <HAL_TIMEx_PWMN_Start>
	htim1.Instance->CNT = 0;
 80021bc:	6822      	ldr	r2, [r4, #0]
	htim8.Instance->CNT = 10;
 80021be:	682b      	ldr	r3, [r5, #0]
 80021c0:	4d51      	ldr	r5, [pc, #324]	; (8002308 <main+0x2d0>)
	HAL_TIM_Base_Start_IT(&htim1);
 80021c2:	4620      	mov	r0, r4
	htim1.Instance->CNT = 0;
 80021c4:	2400      	movs	r4, #0
 80021c6:	6254      	str	r4, [r2, #36]	; 0x24
	htim8.Instance->CNT = 10;
 80021c8:	220a      	movs	r2, #10
 80021ca:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_TIM_Base_Start_IT(&htim1);
 80021cc:	f003 fe62 	bl	8005e94 <HAL_TIM_Base_Start_IT>
	HAL_UART_Receive_IT(&huart1, uart_rx_buf, 1);
 80021d0:	494e      	ldr	r1, [pc, #312]	; (800230c <main+0x2d4>)
 80021d2:	484f      	ldr	r0, [pc, #316]	; (8002310 <main+0x2d8>)
 80021d4:	2201      	movs	r2, #1
 80021d6:	f004 fba1 	bl	800691c <HAL_UART_Receive_IT>
	CAN_Filter_Init(flash.board_id);
 80021da:	8930      	ldrh	r0, [r6, #8]
 80021dc:	4e4d      	ldr	r6, [pc, #308]	; (8002314 <main+0x2dc>)
 80021de:	f7ff f85f 	bl	80012a0 <CAN_Filter_Init>
	HAL_CAN_Start(&hcan);
 80021e2:	484d      	ldr	r0, [pc, #308]	; (8002318 <main+0x2e0>)
 80021e4:	f002 f9e2 	bl	80045ac <HAL_CAN_Start>
	printf("start main loop!\n");
 80021e8:	484c      	ldr	r0, [pc, #304]	; (800231c <main+0x2e4>)
 80021ea:	f006 fedd 	bl	8008fa8 <puts>
	setLedRed(false);
 80021ee:	4620      	mov	r0, r4
 80021f0:	f7ff f954 	bl	800149c <setLedRed>
	setLedGreen(false);
 80021f4:	4620      	mov	r0, r4
 80021f6:	f7ff f961 	bl	80014bc <setLedGreen>
	setLedBlue(false);
 80021fa:	4620      	mov	r0, r4
 80021fc:	f7ff f956 	bl	80014ac <setLedBlue>
	pid[0].error_integral_limit = 2.0;
 8002200:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002204:	f8ca 301c 	str.w	r3, [sl, #28]
	pid[1].error_integral_limit = 2.0;
 8002208:	f8ca 3040 	str.w	r3, [sl, #64]	; 0x40
	if (uart_rx_flag)
 800220c:	783b      	ldrb	r3, [r7, #0]
 800220e:	4c44      	ldr	r4, [pc, #272]	; (8002320 <main+0x2e8>)
 8002210:	2b00      	cmp	r3, #0
 8002212:	d150      	bne.n	80022b6 <main+0x27e>
	int temp = motor_real[motor].pre_enc_cnt_raw - ma702[motor].enc_raw;
 8002214:	6872      	ldr	r2, [r6, #4]
 8002216:	682b      	ldr	r3, [r5, #0]
 8002218:	1a9b      	subs	r3, r3, r2
	if (temp < -HARF_OF_ENC_CNT_MAX)
 800221a:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 800221e:	f280 8126 	bge.w	800246e <main+0x436>
		temp += ENC_CNT_MAX;
 8002222:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
	motor_real[motor].rps = (float)temp / ENC_CNT_MAX * 1000; // rps
 8002226:	ee07 3a90 	vmov	s15, r3
		.pre_enc_cnt_raw = ma702[motor].enc_raw;
 800222a:	602a      	str	r2, [r5, #0]
	motor_real[motor].rps = (float)temp / ENC_CNT_MAX * 1000; // rps
 800222c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	int temp = motor_real[motor].pre_enc_cnt_raw - ma702[motor].enc_raw;
 8002230:	69b2      	ldr	r2, [r6, #24]
 8002232:	68ab      	ldr	r3, [r5, #8]
	motor_real[motor].rps = (float)temp / ENC_CNT_MAX * 1000; // rps
 8002234:	ee67 7a88 	vmul.f32	s15, s15, s16
	int temp = motor_real[motor].pre_enc_cnt_raw - ma702[motor].enc_raw;
 8002238:	1a9b      	subs	r3, r3, r2
	if (temp < -HARF_OF_ENC_CNT_MAX)
 800223a:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
	motor_real[motor].rps = (float)temp / ENC_CNT_MAX * 1000; // rps
 800223e:	edc5 7a01 	vstr	s15, [r5, #4]
	if (temp < -HARF_OF_ENC_CNT_MAX)
 8002242:	f280 810e 	bge.w	8002462 <main+0x42a>
		temp += ENC_CNT_MAX;
 8002246:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
	motor_real[motor].rps = (float)temp / ENC_CNT_MAX * 1000; // rps
 800224a:	ee07 3a90 	vmov	s15, r3
 800224e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		if (calibration_mode)
 8002252:	f898 3000 	ldrb.w	r3, [r8]
		.pre_enc_cnt_raw = ma702[motor].enc_raw;
 8002256:	60aa      	str	r2, [r5, #8]
	motor_real[motor].rps = (float)temp / ENC_CNT_MAX * 1000; // rps
 8002258:	ee67 7a88 	vmul.f32	s15, s15, s16
 800225c:	edc5 7a03 	vstr	s15, [r5, #12]
		if (calibration_mode)
 8002260:	2b00      	cmp	r3, #0
 8002262:	f000 80fb 	beq.w	800245c <main+0x424>
			calibrationMode();
 8002266:	f7ff fd07 	bl	8001c78 <calibrationMode>
		if (getCurrentM0() > 5.0 /* || getCurrentM1() > 3.0*/)
 800226a:	f7fe ff35 	bl	80010d8 <getCurrentM0>
 800226e:	eef1 7a04 	vmov.f32	s15, #20	; 0x40a00000  5.0
 8002272:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8002276:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800227a:	f300 8106 	bgt.w	800248a <main+0x452>
		if (getBatteryVoltage() < 20)
 800227e:	f7fe ff13 	bl	80010a8 <getBatteryVoltage>
 8002282:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8002286:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800228a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800228e:	f100 8111 	bmi.w	80024b4 <main+0x47c>
		setLedRed(true);
 8002292:	2001      	movs	r0, #1
 8002294:	f7ff f902 	bl	800149c <setLedRed>
		main_loop_remain_counter = INTERRUPT_KHZ_1MS - interrupt_timer_cnt;
 8002298:	6823      	ldr	r3, [r4, #0]
 800229a:	f1c3 0314 	rsb	r3, r3, #20
 800229e:	f8c9 3000 	str.w	r3, [r9]
		while (interrupt_timer_cnt <= INTERRUPT_KHZ_1MS)
 80022a2:	6823      	ldr	r3, [r4, #0]
 80022a4:	2b14      	cmp	r3, #20
 80022a6:	d9fc      	bls.n	80022a2 <main+0x26a>
		interrupt_timer_cnt = 0;
 80022a8:	2000      	movs	r0, #0
 80022aa:	6020      	str	r0, [r4, #0]
		setLedRed(false);
 80022ac:	f7ff f8f6 	bl	800149c <setLedRed>
	if (uart_rx_flag)
 80022b0:	783b      	ldrb	r3, [r7, #0]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d0ae      	beq.n	8002214 <main+0x1dc>
		uart_rx_flag = false;
 80022b6:	2300      	movs	r3, #0
		HAL_UART_Receive_IT(&huart1, uart_rx_buf, 1);
 80022b8:	4914      	ldr	r1, [pc, #80]	; (800230c <main+0x2d4>)
 80022ba:	4815      	ldr	r0, [pc, #84]	; (8002310 <main+0x2d8>)
		uart_rx_flag = false;
 80022bc:	703b      	strb	r3, [r7, #0]
		HAL_UART_Receive_IT(&huart1, uart_rx_buf, 1);
 80022be:	2201      	movs	r2, #1
 80022c0:	f004 fb2c 	bl	800691c <HAL_UART_Receive_IT>
		switch (uart_rx_buf[0])
 80022c4:	f89b 3000 	ldrb.w	r3, [fp]
 80022c8:	3b30      	subs	r3, #48	; 0x30
 80022ca:	e031      	b.n	8002330 <main+0x2f8>
 80022cc:	200003d0 	.word	0x200003d0
 80022d0:	20000330 	.word	0x20000330
 80022d4:	0800b380 	.word	0x0800b380
 80022d8:	200003d4 	.word	0x200003d4
 80022dc:	0800b3a0 	.word	0x0800b3a0
 80022e0:	0800b3d0 	.word	0x0800b3d0
 80022e4:	200005f4 	.word	0x200005f4
 80022e8:	200006d0 	.word	0x200006d0
 80022ec:	20000684 	.word	0x20000684
 80022f0:	200005f2 	.word	0x200005f2
 80022f4:	3c7a0000 	.word	0x3c7a0000
 80022f8:	48000400 	.word	0x48000400
 80022fc:	20000218 	.word	0x20000218
 8002300:	20000268 	.word	0x20000268
 8002304:	200002b8 	.word	0x200002b8
 8002308:	200004bc 	.word	0x200004bc
 800230c:	200005e8 	.word	0x200005e8
 8002310:	20001760 	.word	0x20001760
 8002314:	20000658 	.word	0x20000658
 8002318:	20000308 	.word	0x20000308
 800231c:	0800b3f8 	.word	0x0800b3f8
 8002320:	200004ac 	.word	0x200004ac
 8002324:	200004d0 	.word	0x200004d0
 8002328:	2000037c 	.word	0x2000037c
 800232c:	200004b0 	.word	0x200004b0
 8002330:	2b47      	cmp	r3, #71	; 0x47
 8002332:	f63f af6f 	bhi.w	8002214 <main+0x1dc>
 8002336:	a201      	add	r2, pc, #4	; (adr r2, 800233c <main+0x304>)
 8002338:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800233c:	080024fd 	.word	0x080024fd
 8002340:	08002215 	.word	0x08002215
 8002344:	08002215 	.word	0x08002215
 8002348:	08002215 	.word	0x08002215
 800234c:	08002215 	.word	0x08002215
 8002350:	08002215 	.word	0x08002215
 8002354:	08002215 	.word	0x08002215
 8002358:	08002215 	.word	0x08002215
 800235c:	08002215 	.word	0x08002215
 8002360:	08002215 	.word	0x08002215
 8002364:	08002215 	.word	0x08002215
 8002368:	08002215 	.word	0x08002215
 800236c:	08002215 	.word	0x08002215
 8002370:	08002215 	.word	0x08002215
 8002374:	08002215 	.word	0x08002215
 8002378:	08002215 	.word	0x08002215
 800237c:	08002215 	.word	0x08002215
 8002380:	08002215 	.word	0x08002215
 8002384:	08002215 	.word	0x08002215
 8002388:	08002215 	.word	0x08002215
 800238c:	08002215 	.word	0x08002215
 8002390:	08002215 	.word	0x08002215
 8002394:	08002215 	.word	0x08002215
 8002398:	08002215 	.word	0x08002215
 800239c:	08002215 	.word	0x08002215
 80023a0:	08002215 	.word	0x08002215
 80023a4:	08002215 	.word	0x08002215
 80023a8:	08002215 	.word	0x08002215
 80023ac:	08002215 	.word	0x08002215
 80023b0:	08002215 	.word	0x08002215
 80023b4:	08002215 	.word	0x08002215
 80023b8:	08002215 	.word	0x08002215
 80023bc:	08002215 	.word	0x08002215
 80023c0:	08002215 	.word	0x08002215
 80023c4:	08002215 	.word	0x08002215
 80023c8:	08002215 	.word	0x08002215
 80023cc:	08002215 	.word	0x08002215
 80023d0:	08002215 	.word	0x08002215
 80023d4:	08002215 	.word	0x08002215
 80023d8:	08002215 	.word	0x08002215
 80023dc:	08002215 	.word	0x08002215
 80023e0:	08002215 	.word	0x08002215
 80023e4:	08002215 	.word	0x08002215
 80023e8:	08002215 	.word	0x08002215
 80023ec:	08002215 	.word	0x08002215
 80023f0:	08002215 	.word	0x08002215
 80023f4:	08002215 	.word	0x08002215
 80023f8:	08002215 	.word	0x08002215
 80023fc:	08002215 	.word	0x08002215
 8002400:	08002509 	.word	0x08002509
 8002404:	08002215 	.word	0x08002215
 8002408:	08002525 	.word	0x08002525
 800240c:	08002551 	.word	0x08002551
 8002410:	08002599 	.word	0x08002599
 8002414:	080025c9 	.word	0x080025c9
 8002418:	08002611 	.word	0x08002611
 800241c:	08002215 	.word	0x08002215
 8002420:	08002215 	.word	0x08002215
 8002424:	08002215 	.word	0x08002215
 8002428:	08002215 	.word	0x08002215
 800242c:	08002659 	.word	0x08002659
 8002430:	08002215 	.word	0x08002215
 8002434:	0800266d 	.word	0x0800266d
 8002438:	08002215 	.word	0x08002215
 800243c:	08002687 	.word	0x08002687
 8002440:	08002697 	.word	0x08002697
 8002444:	080026b3 	.word	0x080026b3
 8002448:	080026e3 	.word	0x080026e3
 800244c:	08002703 	.word	0x08002703
 8002450:	08002215 	.word	0x08002215
 8002454:	08002215 	.word	0x08002215
 8002458:	08002733 	.word	0x08002733
			runMode();
 800245c:	f7ff faec 	bl	8001a38 <runMode>
 8002460:	e703      	b.n	800226a <main+0x232>
	else if (temp > HARF_OF_ENC_CNT_MAX)
 8002462:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
		temp -= ENC_CNT_MAX;
 8002466:	bfc8      	it	gt
 8002468:	f5a3 3380 	subgt.w	r3, r3, #65536	; 0x10000
 800246c:	e6ed      	b.n	800224a <main+0x212>
	else if (temp > HARF_OF_ENC_CNT_MAX)
 800246e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
		temp -= ENC_CNT_MAX;
 8002472:	bfc8      	it	gt
 8002474:	f5a3 3380 	subgt.w	r3, r3, #65536	; 0x10000
 8002478:	e6d5      	b.n	8002226 <main+0x1ee>
	else if (isPushedSW2())
 800247a:	f7fe fff7 	bl	800146c <isPushedSW2>
 800247e:	2800      	cmp	r0, #0
 8002480:	f43f ae34 	beq.w	80020ec <main+0xb4>
		writeCanBoardID(flash.board_id);
 8002484:	4628      	mov	r0, r5
		flash.board_id = 1;
 8002486:	60b5      	str	r5, [r6, #8]
 8002488:	e626      	b.n	80020d8 <main+0xa0>
			forceStop();
 800248a:	f000 fe5d 	bl	8003148 <forceStop>
			printf("over current!! : %d %d\n", adc_raw.cs_m0, adc_raw.cs_m1);
 800248e:	4bb6      	ldr	r3, [pc, #728]	; (8002768 <main+0x730>)
 8002490:	48b6      	ldr	r0, [pc, #728]	; (800276c <main+0x734>)
 8002492:	e9d3 1200 	ldrd	r1, r2, [r3]
			enable_buffer_mode = true;
 8002496:	4bb6      	ldr	r3, [pc, #728]	; (8002770 <main+0x738>)
 8002498:	2401      	movs	r4, #1
 800249a:	701c      	strb	r4, [r3, #0]
			printf("over current!! : %d %d\n", adc_raw.cs_m0, adc_raw.cs_m1);
 800249c:	f006 fce8 	bl	8008e70 <iprintf>
			setLedBlue(false);
 80024a0:	2000      	movs	r0, #0
 80024a2:	f7ff f803 	bl	80014ac <setLedBlue>
			setLedGreen(true);
 80024a6:	4620      	mov	r0, r4
 80024a8:	f7ff f808 	bl	80014bc <setLedGreen>
			setLedRed(true);
 80024ac:	4620      	mov	r0, r4
 80024ae:	f7fe fff5 	bl	800149c <setLedRed>
			while (1)
 80024b2:	e7fe      	b.n	80024b2 <main+0x47a>
			forceStop();
 80024b4:	f000 fe48 	bl	8003148 <forceStop>
			enable_buffer_mode = true;
 80024b8:	4bad      	ldr	r3, [pc, #692]	; (8002770 <main+0x738>)
 80024ba:	2401      	movs	r4, #1
 80024bc:	701c      	strb	r4, [r3, #0]
			printf("under operation voltaie!! %6.3f", getBatteryVoltage());
 80024be:	f7fe fdf3 	bl	80010a8 <getBatteryVoltage>
 80024c2:	ee10 0a10 	vmov	r0, s0
 80024c6:	f7fe f83f 	bl	8000548 <__aeabi_f2d>
 80024ca:	4602      	mov	r2, r0
 80024cc:	460b      	mov	r3, r1
 80024ce:	48a9      	ldr	r0, [pc, #676]	; (8002774 <main+0x73c>)
 80024d0:	f006 fcce 	bl	8008e70 <iprintf>
			setLedBlue(true);
 80024d4:	4620      	mov	r0, r4
 80024d6:	f7fe ffe9 	bl	80014ac <setLedBlue>
			setLedGreen(false);
 80024da:	2000      	movs	r0, #0
 80024dc:	f7fe ffee 	bl	80014bc <setLedGreen>
			setLedRed(true);
 80024e0:	4620      	mov	r0, r4
 80024e2:	f7fe ffdb 	bl	800149c <setLedRed>
			while (1)
 80024e6:	e7fe      	b.n	80024e6 <main+0x4ae>
		startCalibrationMode();
 80024e8:	f7ff fd2e 	bl	8001f48 <startCalibrationMode>
		printf("calibration mode!!\n");
 80024ec:	48a2      	ldr	r0, [pc, #648]	; (8002778 <main+0x740>)
 80024ee:	f006 fd5b 	bl	8008fa8 <puts>
		while (isPushedSW4())
 80024f2:	f7fe ffc7 	bl	8001484 <isPushedSW4>
 80024f6:	2800      	cmp	r0, #0
 80024f8:	d1fb      	bne.n	80024f2 <main+0x4ba>
 80024fa:	e5fc      	b.n	80020f6 <main+0xbe>
			printf("enter sleep!\n");
 80024fc:	489f      	ldr	r0, [pc, #636]	; (800277c <main+0x744>)
 80024fe:	f006 fd53 	bl	8008fa8 <puts>
			forceStop();
 8002502:	f000 fe21 	bl	8003148 <forceStop>
			while (1)
 8002506:	e7fe      	b.n	8002506 <main+0x4ce>
			manual_offset_radian -= 0.01;
 8002508:	4b9d      	ldr	r3, [pc, #628]	; (8002780 <main+0x748>)
 800250a:	6818      	ldr	r0, [r3, #0]
 800250c:	f7fe f81c 	bl	8000548 <__aeabi_f2d>
 8002510:	a391      	add	r3, pc, #580	; (adr r3, 8002758 <main+0x720>)
 8002512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002516:	f7fd feb7 	bl	8000288 <__aeabi_dsub>
 800251a:	f7fe fb65 	bl	8000be8 <__aeabi_d2f>
 800251e:	4b98      	ldr	r3, [pc, #608]	; (8002780 <main+0x748>)
 8002520:	6018      	str	r0, [r3, #0]
			break;
 8002522:	e677      	b.n	8002214 <main+0x1dc>
	printf("calibration mode!\n");
 8002524:	4897      	ldr	r0, [pc, #604]	; (8002784 <main+0x74c>)
 8002526:	f006 fd3f 	bl	8008fa8 <puts>
	calib_rotation_speed = -calib_rotation_speed;
 800252a:	4b97      	ldr	r3, [pc, #604]	; (8002788 <main+0x750>)
	manual_offset_radian = 0;
 800252c:	4a94      	ldr	r2, [pc, #592]	; (8002780 <main+0x748>)
	calib_rotation_speed = -calib_rotation_speed;
 800252e:	edd3 7a00 	vldr	s15, [r3]
 8002532:	eef1 7a67 	vneg.f32	s15, s15
 8002536:	edc3 7a00 	vstr	s15, [r3]
	manual_offset_radian = 0;
 800253a:	2300      	movs	r3, #0
 800253c:	6013      	str	r3, [r2, #0]
	cmd[0].out_v = 2.0;
 800253e:	4a93      	ldr	r2, [pc, #588]	; (800278c <main+0x754>)
 8002540:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002544:	6093      	str	r3, [r2, #8]
	cmd[1].out_v = 2.0;
 8002546:	61d3      	str	r3, [r2, #28]
	calibration_mode = true;
 8002548:	2301      	movs	r3, #1
 800254a:	f888 3000 	strb.w	r3, [r8]
}
 800254e:	e661      	b.n	8002214 <main+0x1dc>
			pid[0].pid_kp -= 0.1;
 8002550:	f8da 0004 	ldr.w	r0, [sl, #4]
 8002554:	f7fd fff8 	bl	8000548 <__aeabi_f2d>
 8002558:	a381      	add	r3, pc, #516	; (adr r3, 8002760 <main+0x728>)
 800255a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800255e:	f7fd fe93 	bl	8000288 <__aeabi_dsub>
 8002562:	f7fe fb41 	bl	8000be8 <__aeabi_d2f>
 8002566:	9002      	str	r0, [sp, #8]
 8002568:	f8ca 0004 	str.w	r0, [sl, #4]
			pid[1].pid_kp -= 0.1;
 800256c:	f8da 0028 	ldr.w	r0, [sl, #40]	; 0x28
 8002570:	f7fd ffea 	bl	8000548 <__aeabi_f2d>
 8002574:	a37a      	add	r3, pc, #488	; (adr r3, 8002760 <main+0x728>)
 8002576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800257a:	f7fd fe85 	bl	8000288 <__aeabi_dsub>
 800257e:	f7fe fb33 	bl	8000be8 <__aeabi_d2f>
 8002582:	f8ca 0028 	str.w	r0, [sl, #40]	; 0x28
			printf("\nKP %+5.2f\n", pid[0].pid_kp);
 8002586:	9802      	ldr	r0, [sp, #8]
 8002588:	f7fd ffde 	bl	8000548 <__aeabi_f2d>
 800258c:	4602      	mov	r2, r0
 800258e:	460b      	mov	r3, r1
 8002590:	487f      	ldr	r0, [pc, #508]	; (8002790 <main+0x758>)
 8002592:	f006 fc6d 	bl	8008e70 <iprintf>
			break;
 8002596:	e63d      	b.n	8002214 <main+0x1dc>
			pid[0].pid_kp += 0.1;
 8002598:	f8da 0004 	ldr.w	r0, [sl, #4]
 800259c:	f7fd ffd4 	bl	8000548 <__aeabi_f2d>
 80025a0:	a36f      	add	r3, pc, #444	; (adr r3, 8002760 <main+0x728>)
 80025a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025a6:	f7fd fe71 	bl	800028c <__adddf3>
 80025aa:	f7fe fb1d 	bl	8000be8 <__aeabi_d2f>
 80025ae:	9002      	str	r0, [sp, #8]
 80025b0:	f8ca 0004 	str.w	r0, [sl, #4]
			pid[1].pid_kp += 0.1;
 80025b4:	f8da 0028 	ldr.w	r0, [sl, #40]	; 0x28
 80025b8:	f7fd ffc6 	bl	8000548 <__aeabi_f2d>
 80025bc:	a368      	add	r3, pc, #416	; (adr r3, 8002760 <main+0x728>)
 80025be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025c2:	f7fd fe63 	bl	800028c <__adddf3>
 80025c6:	e7da      	b.n	800257e <main+0x546>
			pid[0].pid_ki -= 0.1;
 80025c8:	f8da 000c 	ldr.w	r0, [sl, #12]
 80025cc:	f7fd ffbc 	bl	8000548 <__aeabi_f2d>
 80025d0:	a363      	add	r3, pc, #396	; (adr r3, 8002760 <main+0x728>)
 80025d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025d6:	f7fd fe57 	bl	8000288 <__aeabi_dsub>
 80025da:	f7fe fb05 	bl	8000be8 <__aeabi_d2f>
 80025de:	9002      	str	r0, [sp, #8]
 80025e0:	f8ca 000c 	str.w	r0, [sl, #12]
			pid[1].pid_ki -= 0.1;
 80025e4:	f8da 0030 	ldr.w	r0, [sl, #48]	; 0x30
 80025e8:	f7fd ffae 	bl	8000548 <__aeabi_f2d>
 80025ec:	a35c      	add	r3, pc, #368	; (adr r3, 8002760 <main+0x728>)
 80025ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025f2:	f7fd fe49 	bl	8000288 <__aeabi_dsub>
 80025f6:	f7fe faf7 	bl	8000be8 <__aeabi_d2f>
 80025fa:	f8ca 0030 	str.w	r0, [sl, #48]	; 0x30
			printf("\nKI %+5.2f\n", pid[0].pid_ki);
 80025fe:	9802      	ldr	r0, [sp, #8]
 8002600:	f7fd ffa2 	bl	8000548 <__aeabi_f2d>
 8002604:	4602      	mov	r2, r0
 8002606:	460b      	mov	r3, r1
 8002608:	4862      	ldr	r0, [pc, #392]	; (8002794 <main+0x75c>)
 800260a:	f006 fc31 	bl	8008e70 <iprintf>
			break;
 800260e:	e601      	b.n	8002214 <main+0x1dc>
			pid[0].pid_kd -= 0.1;
 8002610:	f8da 0008 	ldr.w	r0, [sl, #8]
 8002614:	f7fd ff98 	bl	8000548 <__aeabi_f2d>
 8002618:	a351      	add	r3, pc, #324	; (adr r3, 8002760 <main+0x728>)
 800261a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800261e:	f7fd fe33 	bl	8000288 <__aeabi_dsub>
 8002622:	f7fe fae1 	bl	8000be8 <__aeabi_d2f>
 8002626:	9002      	str	r0, [sp, #8]
 8002628:	f8ca 0008 	str.w	r0, [sl, #8]
			pid[1].pid_kd -= 0.1;
 800262c:	f8da 002c 	ldr.w	r0, [sl, #44]	; 0x2c
 8002630:	f7fd ff8a 	bl	8000548 <__aeabi_f2d>
 8002634:	a34a      	add	r3, pc, #296	; (adr r3, 8002760 <main+0x728>)
 8002636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800263a:	f7fd fe25 	bl	8000288 <__aeabi_dsub>
 800263e:	f7fe fad3 	bl	8000be8 <__aeabi_d2f>
 8002642:	f8ca 002c 	str.w	r0, [sl, #44]	; 0x2c
			printf("\nKD %+5.2f\n",pid[0].pid_kd);
 8002646:	9802      	ldr	r0, [sp, #8]
 8002648:	f7fd ff7e 	bl	8000548 <__aeabi_f2d>
 800264c:	4602      	mov	r2, r0
 800264e:	460b      	mov	r3, r1
 8002650:	4851      	ldr	r0, [pc, #324]	; (8002798 <main+0x760>)
 8002652:	f006 fc0d 	bl	8008e70 <iprintf>
			break;
 8002656:	e5dd      	b.n	8002214 <main+0x1dc>
			motor_accel = 0;
 8002658:	4a50      	ldr	r2, [pc, #320]	; (800279c <main+0x764>)
			printf("stop auto speed!!\n");
 800265a:	4851      	ldr	r0, [pc, #324]	; (80027a0 <main+0x768>)
			motor_accel = 0;
 800265c:	2300      	movs	r3, #0
 800265e:	6013      	str	r3, [r2, #0]
			cmd[0].out_v = 0;
 8002660:	4a4a      	ldr	r2, [pc, #296]	; (800278c <main+0x754>)
 8002662:	6093      	str	r3, [r2, #8]
			cmd[1].out_v = 0;
 8002664:	61d3      	str	r3, [r2, #28]
			printf("stop auto speed!!\n");
 8002666:	f006 fc9f 	bl	8008fa8 <puts>
			break;
 800266a:	e5d3      	b.n	8002214 <main+0x1dc>
			printf("run mode!\n");
 800266c:	484d      	ldr	r0, [pc, #308]	; (80027a4 <main+0x76c>)
 800266e:	f006 fc9b 	bl	8008fa8 <puts>
			manual_offset_radian = 0;
 8002672:	4a43      	ldr	r2, [pc, #268]	; (8002780 <main+0x748>)
 8002674:	2300      	movs	r3, #0
 8002676:	6013      	str	r3, [r2, #0]
			cmd[0].out_v = 0;
 8002678:	4a44      	ldr	r2, [pc, #272]	; (800278c <main+0x754>)
 800267a:	6093      	str	r3, [r2, #8]
			cmd[1].out_v = 0;
 800267c:	61d3      	str	r3, [r2, #28]
			calibration_mode = false;
 800267e:	2300      	movs	r3, #0
 8002680:	f888 3000 	strb.w	r3, [r8]
			break;
 8002684:	e5c6      	b.n	8002214 <main+0x1dc>
			motor_accel = 0.5;
 8002686:	4a45      	ldr	r2, [pc, #276]	; (800279c <main+0x764>)
			printf("start auto speed!!\n");
 8002688:	4847      	ldr	r0, [pc, #284]	; (80027a8 <main+0x770>)
			motor_accel = 0.5;
 800268a:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 800268e:	6013      	str	r3, [r2, #0]
			printf("start auto speed!!\n");
 8002690:	f006 fc8a 	bl	8008fa8 <puts>
			break;
 8002694:	e5be      	b.n	8002214 <main+0x1dc>
			manual_offset_radian += 0.01;
 8002696:	4b3a      	ldr	r3, [pc, #232]	; (8002780 <main+0x748>)
 8002698:	6818      	ldr	r0, [r3, #0]
 800269a:	f7fd ff55 	bl	8000548 <__aeabi_f2d>
 800269e:	a32e      	add	r3, pc, #184	; (adr r3, 8002758 <main+0x720>)
 80026a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026a4:	f7fd fdf2 	bl	800028c <__adddf3>
 80026a8:	f7fe fa9e 	bl	8000be8 <__aeabi_d2f>
 80026ac:	4b34      	ldr	r3, [pc, #208]	; (8002780 <main+0x748>)
 80026ae:	6018      	str	r0, [r3, #0]
			break;
 80026b0:	e5b0      	b.n	8002214 <main+0x1dc>
			pid[0].pid_ki += 0.1;
 80026b2:	f8da 000c 	ldr.w	r0, [sl, #12]
 80026b6:	f7fd ff47 	bl	8000548 <__aeabi_f2d>
 80026ba:	a329      	add	r3, pc, #164	; (adr r3, 8002760 <main+0x728>)
 80026bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026c0:	f7fd fde4 	bl	800028c <__adddf3>
 80026c4:	f7fe fa90 	bl	8000be8 <__aeabi_d2f>
 80026c8:	9002      	str	r0, [sp, #8]
 80026ca:	f8ca 000c 	str.w	r0, [sl, #12]
			pid[1].pid_ki += 0.1;
 80026ce:	f8da 0030 	ldr.w	r0, [sl, #48]	; 0x30
 80026d2:	f7fd ff39 	bl	8000548 <__aeabi_f2d>
 80026d6:	a322      	add	r3, pc, #136	; (adr r3, 8002760 <main+0x728>)
 80026d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026dc:	f7fd fdd6 	bl	800028c <__adddf3>
 80026e0:	e789      	b.n	80025f6 <main+0x5be>
			cmd[0].out_v -= 0.5;
 80026e2:	4b2a      	ldr	r3, [pc, #168]	; (800278c <main+0x754>)
 80026e4:	ed93 7a02 	vldr	s14, [r3, #8]
			cmd[1].out_v -= 0.5;
 80026e8:	edd3 7a07 	vldr	s15, [r3, #28]
			cmd[0].out_v -= 0.5;
 80026ec:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80026f0:	ee37 7a66 	vsub.f32	s14, s14, s13
			cmd[1].out_v -= 0.5;
 80026f4:	ee77 7ae6 	vsub.f32	s15, s15, s13
			cmd[0].out_v -= 0.5;
 80026f8:	ed83 7a02 	vstr	s14, [r3, #8]
			cmd[1].out_v -= 0.5;
 80026fc:	edc3 7a07 	vstr	s15, [r3, #28]
			break;
 8002700:	e588      	b.n	8002214 <main+0x1dc>
			pid[0].pid_kd += 0.1;
 8002702:	f8da 0008 	ldr.w	r0, [sl, #8]
 8002706:	f7fd ff1f 	bl	8000548 <__aeabi_f2d>
 800270a:	a315      	add	r3, pc, #84	; (adr r3, 8002760 <main+0x728>)
 800270c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002710:	f7fd fdbc 	bl	800028c <__adddf3>
 8002714:	f7fe fa68 	bl	8000be8 <__aeabi_d2f>
 8002718:	9002      	str	r0, [sp, #8]
 800271a:	f8ca 0008 	str.w	r0, [sl, #8]
			pid[1].pid_kd += 0.1;
 800271e:	f8da 002c 	ldr.w	r0, [sl, #44]	; 0x2c
 8002722:	f7fd ff11 	bl	8000548 <__aeabi_f2d>
 8002726:	a30e      	add	r3, pc, #56	; (adr r3, 8002760 <main+0x728>)
 8002728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800272c:	f7fd fdae 	bl	800028c <__adddf3>
 8002730:	e785      	b.n	800263e <main+0x606>
			cmd[0].out_v += 0.5;
 8002732:	4b16      	ldr	r3, [pc, #88]	; (800278c <main+0x754>)
 8002734:	ed93 7a02 	vldr	s14, [r3, #8]
			cmd[1].out_v += 0.5;
 8002738:	edd3 7a07 	vldr	s15, [r3, #28]
			cmd[0].out_v += 0.5;
 800273c:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002740:	ee37 7a26 	vadd.f32	s14, s14, s13
			cmd[1].out_v += 0.5;
 8002744:	ee77 7aa6 	vadd.f32	s15, s15, s13
			cmd[0].out_v += 0.5;
 8002748:	ed83 7a02 	vstr	s14, [r3, #8]
			cmd[1].out_v += 0.5;
 800274c:	edc3 7a07 	vstr	s15, [r3, #28]
			break;
 8002750:	e560      	b.n	8002214 <main+0x1dc>
 8002752:	bf00      	nop
 8002754:	f3af 8000 	nop.w
 8002758:	47ae147b 	.word	0x47ae147b
 800275c:	3f847ae1 	.word	0x3f847ae1
 8002760:	9999999a 	.word	0x9999999a
 8002764:	3fb99999 	.word	0x3fb99999
 8002768:	20000200 	.word	0x20000200
 800276c:	0800b40c 	.word	0x0800b40c
 8002770:	200003d0 	.word	0x200003d0
 8002774:	0800b424 	.word	0x0800b424
 8002778:	0800b3e4 	.word	0x0800b3e4
 800277c:	0800b370 	.word	0x0800b370
 8002780:	200004b4 	.word	0x200004b4
 8002784:	0800b304 	.word	0x0800b304
 8002788:	20000000 	.word	0x20000000
 800278c:	200003a8 	.word	0x200003a8
 8002790:	0800b34c 	.word	0x0800b34c
 8002794:	0800b358 	.word	0x0800b358
 8002798:	0800b364 	.word	0x0800b364
 800279c:	200004b8 	.word	0x200004b8
 80027a0:	0800b338 	.word	0x0800b338
 80027a4:	0800b318 	.word	0x0800b318
 80027a8:	0800b324 	.word	0x0800b324

080027ac <Error_Handler>:
 80027ac:	b672      	cpsid	i
	while (1)
 80027ae:	e7fe      	b.n	80027ae <Error_Handler+0x2>

080027b0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80027b0:	b510      	push	{r4, lr}
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80027b2:	4811      	ldr	r0, [pc, #68]	; (80027f8 <MX_SPI1_Init+0x48>)
 80027b4:	4c11      	ldr	r4, [pc, #68]	; (80027fc <MX_SPI1_Init+0x4c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80027b6:	f44f 7282 	mov.w	r2, #260	; 0x104
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80027ba:	2300      	movs	r3, #0
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80027bc:	e9c0 4200 	strd	r4, r2, [r0]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80027c0:	f44f 6170 	mov.w	r1, #3840	; 0xf00
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80027c4:	2202      	movs	r2, #2
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80027c6:	e9c0 3102 	strd	r3, r1, [r0, #8]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80027ca:	2401      	movs	r4, #1
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80027cc:	6102      	str	r2, [r0, #16]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80027ce:	f44f 7100 	mov.w	r1, #512	; 0x200
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 7;
 80027d2:	2207      	movs	r2, #7
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80027d4:	e9c0 4105 	strd	r4, r1, [r0, #20]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80027d8:	e9c0 3307 	strd	r3, r3, [r0, #28]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027dc:	e9c0 3309 	strd	r3, r3, [r0, #36]	; 0x24
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80027e0:	e9c0 230b 	strd	r2, r3, [r0, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80027e4:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80027e6:	f003 fa5b 	bl	8005ca0 <HAL_SPI_Init>
 80027ea:	b900      	cbnz	r0, 80027ee <MX_SPI1_Init+0x3e>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80027ec:	bd10      	pop	{r4, pc}
 80027ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 80027f2:	f7ff bfdb 	b.w	80027ac <Error_Handler>
 80027f6:	bf00      	nop
 80027f8:	200005f4 	.word	0x200005f4
 80027fc:	40013000 	.word	0x40013000

08002800 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002800:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(spiHandle->Instance==SPI1)
 8002802:	4a1b      	ldr	r2, [pc, #108]	; (8002870 <HAL_SPI_MspInit+0x70>)
 8002804:	6801      	ldr	r1, [r0, #0]
{
 8002806:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002808:	2300      	movs	r3, #0
  if(spiHandle->Instance==SPI1)
 800280a:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800280c:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8002810:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8002814:	9306      	str	r3, [sp, #24]
  if(spiHandle->Instance==SPI1)
 8002816:	d001      	beq.n	800281c <HAL_SPI_MspInit+0x1c>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002818:	b008      	add	sp, #32
 800281a:	bd10      	pop	{r4, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 800281c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002820:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002824:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8002868 <HAL_SPI_MspInit+0x68>
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002828:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800282a:	4812      	ldr	r0, [pc, #72]	; (8002874 <HAL_SPI_MspInit+0x74>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 800282c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002830:	619a      	str	r2, [r3, #24]
 8002832:	699a      	ldr	r2, [r3, #24]
 8002834:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8002838:	9200      	str	r2, [sp, #0]
 800283a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800283c:	695a      	ldr	r2, [r3, #20]
 800283e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002842:	615a      	str	r2, [r3, #20]
 8002844:	695b      	ldr	r3, [r3, #20]
 8002846:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800284a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800284c:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800284e:	2305      	movs	r3, #5
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002850:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002852:	ed8d 7b02 	vstr	d7, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002856:	e9cd 2305 	strd	r2, r3, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800285a:	9c01      	ldr	r4, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800285c:	f002 fbd2 	bl	8005004 <HAL_GPIO_Init>
}
 8002860:	b008      	add	sp, #32
 8002862:	bd10      	pop	{r4, pc}
 8002864:	f3af 8000 	nop.w
 8002868:	00000038 	.word	0x00000038
 800286c:	00000002 	.word	0x00000002
 8002870:	40013000 	.word	0x40013000
 8002874:	48000400 	.word	0x48000400

08002878 <updateMA702_M0>:
  /* USER CODE END SPI1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
inline void updateMA702_M0(void){
 8002878:	b510      	push	{r4, lr}
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 800287a:	4821      	ldr	r0, [pc, #132]	; (8002900 <updateMA702_M0+0x88>)

  ma702[1].pre_enc_raw = ma702[1].enc_raw;
 800287c:	4c21      	ldr	r4, [pc, #132]	; (8002904 <updateMA702_M0+0x8c>)
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 800287e:	2200      	movs	r2, #0
 8002880:	2140      	movs	r1, #64	; 0x40
 8002882:	f002 fcaf 	bl	80051e4 <HAL_GPIO_WritePin>

  ma702[1].enc_raw = hspi1.Instance->DR;
 8002886:	4b20      	ldr	r3, [pc, #128]	; (8002908 <updateMA702_M0+0x90>)
  ma702[1].pre_enc_raw = ma702[1].enc_raw;
 8002888:	69a1      	ldr	r1, [r4, #24]
  ma702[1].enc_raw = hspi1.Instance->DR;
 800288a:	681a      	ldr	r2, [r3, #0]
  hspi1.Instance->DR = 0;
 800288c:	2300      	movs	r3, #0
  ma702[1].enc_raw = hspi1.Instance->DR;
 800288e:	68d0      	ldr	r0, [r2, #12]
  ma702[1].pre_enc_raw = ma702[1].enc_raw;
 8002890:	6221      	str	r1, [r4, #32]
  hspi1.Instance->DR = 0;
 8002892:	60d3      	str	r3, [r2, #12]
  while (__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_RXNE) == RESET)
 8002894:	6893      	ldr	r3, [r2, #8]
 8002896:	07db      	lsls	r3, r3, #31
 8002898:	d5fc      	bpl.n	8002894 <updateMA702_M0+0x1c>
  {
  }
  ma702[1].enc_raw = hspi1.Instance->DR & 0xFFFC;
 800289a:	68d2      	ldr	r2, [r2, #12]

  ma702[1].enc_elec_raw = 5461 - (ma702[1].enc_raw % 5461);
 800289c:	4b1b      	ldr	r3, [pc, #108]	; (800290c <updateMA702_M0+0x94>)
  ma702[1].enc_raw = hspi1.Instance->DR & 0xFFFC;
 800289e:	f64f 71fc 	movw	r1, #65532	; 0xfffc
 80028a2:	400a      	ands	r2, r1
  ma702[1].enc_elec_raw = 5461 - (ma702[1].enc_raw % 5461);
 80028a4:	fb83 1302 	smull	r1, r3, r3, r2
 80028a8:	4413      	add	r3, r2
 80028aa:	f241 5155 	movw	r1, #5461	; 0x1555
 80028ae:	131b      	asrs	r3, r3, #12
 80028b0:	fb01 2313 	mls	r3, r1, r3, r2
 80028b4:	1acb      	subs	r3, r1, r3
  ma702[1].output_radian = (float)ma702[1].enc_elec_raw / 5461 * 2 * M_PI;
 80028b6:	ee07 3a90 	vmov	s15, r3
 80028ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80028be:	eddf 7a14 	vldr	s15, [pc, #80]	; 8002910 <updateMA702_M0+0x98>
  ma702[1].enc_raw = hspi1.Instance->DR & 0xFFFC;
 80028c2:	61a2      	str	r2, [r4, #24]
  ma702[1].output_radian = (float)ma702[1].enc_elec_raw / 5461 * 2 * M_PI;
 80028c4:	ee67 7a27 	vmul.f32	s15, s14, s15
  ma702[1].enc_elec_raw = 5461 - (ma702[1].enc_raw % 5461);
 80028c8:	61e3      	str	r3, [r4, #28]
  ma702[1].output_radian = (float)ma702[1].enc_elec_raw / 5461 * 2 * M_PI;
 80028ca:	ee17 0a90 	vmov	r0, s15
 80028ce:	f7fd fe3b 	bl	8000548 <__aeabi_f2d>
 80028d2:	a309      	add	r3, pc, #36	; (adr r3, 80028f8 <updateMA702_M0+0x80>)
 80028d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028d8:	f7fd fe8e 	bl	80005f8 <__aeabi_dmul>
 80028dc:	f7fe f984 	bl	8000be8 <__aeabi_d2f>
 80028e0:	4603      	mov	r3, r0
 80028e2:	6163      	str	r3, [r4, #20]

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 80028e4:	4806      	ldr	r0, [pc, #24]	; (8002900 <updateMA702_M0+0x88>)
}
 80028e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 80028ea:	2201      	movs	r2, #1
 80028ec:	2140      	movs	r1, #64	; 0x40
 80028ee:	f002 bc79 	b.w	80051e4 <HAL_GPIO_WritePin>
 80028f2:	bf00      	nop
 80028f4:	f3af 8000 	nop.w
 80028f8:	54442d18 	.word	0x54442d18
 80028fc:	400921fb 	.word	0x400921fb
 8002900:	48000400 	.word	0x48000400
 8002904:	20000658 	.word	0x20000658
 8002908:	200005f4 	.word	0x200005f4
 800290c:	c003000d 	.word	0xc003000d
 8002910:	39c00300 	.word	0x39c00300
 8002914:	00000000 	.word	0x00000000

08002918 <updateMA702_M1>:


inline void updateMA702_M1(void)
{
 8002918:	b510      	push	{r4, lr}
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 800291a:	4821      	ldr	r0, [pc, #132]	; (80029a0 <updateMA702_M1+0x88>)

  ma702[0].pre_enc_raw = ma702[0].enc_raw;
 800291c:	4c21      	ldr	r4, [pc, #132]	; (80029a4 <updateMA702_M1+0x8c>)
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 800291e:	2200      	movs	r2, #0
 8002920:	2180      	movs	r1, #128	; 0x80
 8002922:	f002 fc5f 	bl	80051e4 <HAL_GPIO_WritePin>

  ma702[0].enc_raw = hspi1.Instance->DR;
 8002926:	4b20      	ldr	r3, [pc, #128]	; (80029a8 <updateMA702_M1+0x90>)
  ma702[0].pre_enc_raw = ma702[0].enc_raw;
 8002928:	6861      	ldr	r1, [r4, #4]
  ma702[0].enc_raw = hspi1.Instance->DR;
 800292a:	681a      	ldr	r2, [r3, #0]
  hspi1.Instance->DR = 0;
 800292c:	2300      	movs	r3, #0
  ma702[0].enc_raw = hspi1.Instance->DR;
 800292e:	68d0      	ldr	r0, [r2, #12]
  ma702[0].pre_enc_raw = ma702[0].enc_raw;
 8002930:	60e1      	str	r1, [r4, #12]
  hspi1.Instance->DR = 0;
 8002932:	60d3      	str	r3, [r2, #12]
  while (__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_RXNE) == RESET)
 8002934:	6893      	ldr	r3, [r2, #8]
 8002936:	07db      	lsls	r3, r3, #31
 8002938:	d5fc      	bpl.n	8002934 <updateMA702_M1+0x1c>
  {
  }
  ma702[0].enc_raw = hspi1.Instance->DR & 0xFFFC;
 800293a:	68d2      	ldr	r2, [r2, #12]

  ma702[0].enc_elec_raw = 5461 - (ma702[0].enc_raw % 5461);
 800293c:	4b1b      	ldr	r3, [pc, #108]	; (80029ac <updateMA702_M1+0x94>)
  ma702[0].enc_raw = hspi1.Instance->DR & 0xFFFC;
 800293e:	f64f 71fc 	movw	r1, #65532	; 0xfffc
 8002942:	400a      	ands	r2, r1
  ma702[0].enc_elec_raw = 5461 - (ma702[0].enc_raw % 5461);
 8002944:	fb83 1302 	smull	r1, r3, r3, r2
 8002948:	4413      	add	r3, r2
 800294a:	f241 5155 	movw	r1, #5461	; 0x1555
 800294e:	131b      	asrs	r3, r3, #12
 8002950:	fb01 2313 	mls	r3, r1, r3, r2
 8002954:	1acb      	subs	r3, r1, r3
  ma702[0].output_radian = (float)ma702[0].enc_elec_raw / 5461 * 2 * M_PI;
 8002956:	ee07 3a90 	vmov	s15, r3
 800295a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800295e:	eddf 7a14 	vldr	s15, [pc, #80]	; 80029b0 <updateMA702_M1+0x98>
  ma702[0].enc_raw = hspi1.Instance->DR & 0xFFFC;
 8002962:	6062      	str	r2, [r4, #4]
  ma702[0].output_radian = (float)ma702[0].enc_elec_raw / 5461 * 2 * M_PI;
 8002964:	ee67 7a27 	vmul.f32	s15, s14, s15
  ma702[0].enc_elec_raw = 5461 - (ma702[0].enc_raw % 5461);
 8002968:	60a3      	str	r3, [r4, #8]
  ma702[0].output_radian = (float)ma702[0].enc_elec_raw / 5461 * 2 * M_PI;
 800296a:	ee17 0a90 	vmov	r0, s15
 800296e:	f7fd fdeb 	bl	8000548 <__aeabi_f2d>
 8002972:	a309      	add	r3, pc, #36	; (adr r3, 8002998 <updateMA702_M1+0x80>)
 8002974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002978:	f7fd fe3e 	bl	80005f8 <__aeabi_dmul>
 800297c:	f7fe f934 	bl	8000be8 <__aeabi_d2f>
 8002980:	4603      	mov	r3, r0
 8002982:	6023      	str	r3, [r4, #0]

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8002984:	4806      	ldr	r0, [pc, #24]	; (80029a0 <updateMA702_M1+0x88>)
}
 8002986:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 800298a:	2201      	movs	r2, #1
 800298c:	2180      	movs	r1, #128	; 0x80
 800298e:	f002 bc29 	b.w	80051e4 <HAL_GPIO_WritePin>
 8002992:	bf00      	nop
 8002994:	f3af 8000 	nop.w
 8002998:	54442d18 	.word	0x54442d18
 800299c:	400921fb 	.word	0x400921fb
 80029a0:	48000400 	.word	0x48000400
 80029a4:	20000658 	.word	0x20000658
 80029a8:	200005f4 	.word	0x200005f4
 80029ac:	c003000d 	.word	0xc003000d
 80029b0:	39c00300 	.word	0x39c00300

080029b4 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029b4:	4b0a      	ldr	r3, [pc, #40]	; (80029e0 <HAL_MspInit+0x2c>)
 80029b6:	699a      	ldr	r2, [r3, #24]
 80029b8:	f042 0201 	orr.w	r2, r2, #1
 80029bc:	619a      	str	r2, [r3, #24]
 80029be:	699a      	ldr	r2, [r3, #24]
{
 80029c0:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029c2:	f002 0201 	and.w	r2, r2, #1
 80029c6:	9200      	str	r2, [sp, #0]
 80029c8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80029ca:	69da      	ldr	r2, [r3, #28]
 80029cc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80029d0:	61da      	str	r2, [r3, #28]
 80029d2:	69db      	ldr	r3, [r3, #28]
 80029d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029d8:	9301      	str	r3, [sp, #4]
 80029da:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029dc:	b002      	add	sp, #8
 80029de:	4770      	bx	lr
 80029e0:	40021000 	.word	0x40021000

080029e4 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80029e4:	e7fe      	b.n	80029e4 <NMI_Handler>
 80029e6:	bf00      	nop

080029e8 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029e8:	e7fe      	b.n	80029e8 <HardFault_Handler>
 80029ea:	bf00      	nop

080029ec <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029ec:	e7fe      	b.n	80029ec <MemManage_Handler>
 80029ee:	bf00      	nop

080029f0 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029f0:	e7fe      	b.n	80029f0 <BusFault_Handler>
 80029f2:	bf00      	nop

080029f4 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029f4:	e7fe      	b.n	80029f4 <UsageFault_Handler>
 80029f6:	bf00      	nop

080029f8 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029f8:	4770      	bx	lr
 80029fa:	bf00      	nop

080029fc <DebugMon_Handler>:
 80029fc:	4770      	bx	lr
 80029fe:	bf00      	nop

08002a00 <PendSV_Handler>:
 8002a00:	4770      	bx	lr
 8002a02:	bf00      	nop

08002a04 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a04:	f000 bcd2 	b.w	80033ac <HAL_IncTick>

08002a08 <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002a08:	4801      	ldr	r0, [pc, #4]	; (8002a10 <DMA1_Channel4_IRQHandler+0x8>)
 8002a0a:	f002 b921 	b.w	8004c50 <HAL_DMA_IRQHandler>
 8002a0e:	bf00      	nop
 8002a10:	2000171c 	.word	0x2000171c

08002a14 <USB_HP_CAN_TX_IRQHandler>:
void USB_HP_CAN_TX_IRQHandler(void)
{
  /* USER CODE BEGIN USB_HP_CAN_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8002a14:	4801      	ldr	r0, [pc, #4]	; (8002a1c <USB_HP_CAN_TX_IRQHandler+0x8>)
 8002a16:	f001 beaf 	b.w	8004778 <HAL_CAN_IRQHandler>
 8002a1a:	bf00      	nop
 8002a1c:	20000308 	.word	0x20000308

08002a20 <USB_LP_CAN_RX0_IRQHandler>:
 8002a20:	4801      	ldr	r0, [pc, #4]	; (8002a28 <USB_LP_CAN_RX0_IRQHandler+0x8>)
 8002a22:	f001 bea9 	b.w	8004778 <HAL_CAN_IRQHandler>
 8002a26:	bf00      	nop
 8002a28:	20000308 	.word	0x20000308

08002a2c <CAN_RX1_IRQHandler>:
 8002a2c:	4801      	ldr	r0, [pc, #4]	; (8002a34 <CAN_RX1_IRQHandler+0x8>)
 8002a2e:	f001 bea3 	b.w	8004778 <HAL_CAN_IRQHandler>
 8002a32:	bf00      	nop
 8002a34:	20000308 	.word	0x20000308

08002a38 <CAN_SCE_IRQHandler>:
 8002a38:	4801      	ldr	r0, [pc, #4]	; (8002a40 <CAN_SCE_IRQHandler+0x8>)
 8002a3a:	f001 be9d 	b.w	8004778 <HAL_CAN_IRQHandler>
 8002a3e:	bf00      	nop
 8002a40:	20000308 	.word	0x20000308

08002a44 <TIM1_UP_TIM16_IRQHandler>:
void TIM1_UP_TIM16_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002a44:	4801      	ldr	r0, [pc, #4]	; (8002a4c <TIM1_UP_TIM16_IRQHandler+0x8>)
 8002a46:	f003 bc01 	b.w	800624c <HAL_TIM_IRQHandler>
 8002a4a:	bf00      	nop
 8002a4c:	20000684 	.word	0x20000684

08002a50 <TIM1_CC_IRQHandler>:
 8002a50:	4801      	ldr	r0, [pc, #4]	; (8002a58 <TIM1_CC_IRQHandler+0x8>)
 8002a52:	f003 bbfb 	b.w	800624c <HAL_TIM_IRQHandler>
 8002a56:	bf00      	nop
 8002a58:	20000684 	.word	0x20000684

08002a5c <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002a5c:	4801      	ldr	r0, [pc, #4]	; (8002a64 <USART1_IRQHandler+0x8>)
 8002a5e:	f004 b8bd 	b.w	8006bdc <HAL_UART_IRQHandler>
 8002a62:	bf00      	nop
 8002a64:	20001760 	.word	0x20001760

08002a68 <TIM8_UP_IRQHandler>:
void TIM8_UP_IRQHandler(void)
{
  /* USER CODE BEGIN TIM8_UP_IRQn 0 */

  /* USER CODE END TIM8_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8002a68:	4801      	ldr	r0, [pc, #4]	; (8002a70 <TIM8_UP_IRQHandler+0x8>)
 8002a6a:	f003 bbef 	b.w	800624c <HAL_TIM_IRQHandler>
 8002a6e:	bf00      	nop
 8002a70:	200006d0 	.word	0x200006d0

08002a74 <TIM8_CC_IRQHandler>:
 8002a74:	4801      	ldr	r0, [pc, #4]	; (8002a7c <TIM8_CC_IRQHandler+0x8>)
 8002a76:	f003 bbe9 	b.w	800624c <HAL_TIM_IRQHandler>
 8002a7a:	bf00      	nop
 8002a7c:	200006d0 	.word	0x200006d0

08002a80 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8002a80:	2001      	movs	r0, #1
 8002a82:	4770      	bx	lr

08002a84 <_kill>:

int _kill(int pid, int sig)
{
 8002a84:	b508      	push	{r3, lr}
	errno = EINVAL;
 8002a86:	f005 fd49 	bl	800851c <__errno>
 8002a8a:	2316      	movs	r3, #22
 8002a8c:	6003      	str	r3, [r0, #0]
	return -1;
}
 8002a8e:	f04f 30ff 	mov.w	r0, #4294967295
 8002a92:	bd08      	pop	{r3, pc}

08002a94 <_exit>:

void _exit (int status)
{
 8002a94:	b508      	push	{r3, lr}
	errno = EINVAL;
 8002a96:	f005 fd41 	bl	800851c <__errno>
 8002a9a:	2316      	movs	r3, #22
 8002a9c:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8002a9e:	e7fe      	b.n	8002a9e <_exit+0xa>

08002aa0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002aa0:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aa2:	1e16      	subs	r6, r2, #0
 8002aa4:	dd07      	ble.n	8002ab6 <_read+0x16>
 8002aa6:	460c      	mov	r4, r1
 8002aa8:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 8002aaa:	f3af 8000 	nop.w
 8002aae:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ab2:	42a5      	cmp	r5, r4
 8002ab4:	d1f9      	bne.n	8002aaa <_read+0xa>
	}

return len;
}
 8002ab6:	4630      	mov	r0, r6
 8002ab8:	bd70      	pop	{r4, r5, r6, pc}
 8002aba:	bf00      	nop

08002abc <_close>:
}

int _close(int file)
{
	return -1;
}
 8002abc:	f04f 30ff 	mov.w	r0, #4294967295
 8002ac0:	4770      	bx	lr
 8002ac2:	bf00      	nop

08002ac4 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8002ac4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002ac8:	604b      	str	r3, [r1, #4]
	return 0;
}
 8002aca:	2000      	movs	r0, #0
 8002acc:	4770      	bx	lr
 8002ace:	bf00      	nop

08002ad0 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8002ad0:	2001      	movs	r0, #1
 8002ad2:	4770      	bx	lr

08002ad4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8002ad4:	2000      	movs	r0, #0
 8002ad6:	4770      	bx	lr

08002ad8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ad8:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ada:	4c0c      	ldr	r4, [pc, #48]	; (8002b0c <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002adc:	4b0c      	ldr	r3, [pc, #48]	; (8002b10 <_sbrk+0x38>)
 8002ade:	490d      	ldr	r1, [pc, #52]	; (8002b14 <_sbrk+0x3c>)
  if (NULL == __sbrk_heap_end)
 8002ae0:	6822      	ldr	r2, [r4, #0]
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ae2:	1a59      	subs	r1, r3, r1
  if (NULL == __sbrk_heap_end)
 8002ae4:	b12a      	cbz	r2, 8002af2 <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ae6:	4410      	add	r0, r2
 8002ae8:	4288      	cmp	r0, r1
 8002aea:	d807      	bhi.n	8002afc <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8002aec:	6020      	str	r0, [r4, #0]

  return (void *)prev_heap_end;
}
 8002aee:	4610      	mov	r0, r2
 8002af0:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8002af2:	4a09      	ldr	r2, [pc, #36]	; (8002b18 <_sbrk+0x40>)
 8002af4:	6022      	str	r2, [r4, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8002af6:	4410      	add	r0, r2
 8002af8:	4288      	cmp	r0, r1
 8002afa:	d9f7      	bls.n	8002aec <_sbrk+0x14>
    errno = ENOMEM;
 8002afc:	f005 fd0e 	bl	800851c <__errno>
 8002b00:	230c      	movs	r3, #12
    return (void *)-1;
 8002b02:	f04f 32ff 	mov.w	r2, #4294967295
    errno = ENOMEM;
 8002b06:	6003      	str	r3, [r0, #0]
}
 8002b08:	4610      	mov	r0, r2
 8002b0a:	bd10      	pop	{r4, pc}
 8002b0c:	20000680 	.word	0x20000680
 8002b10:	20008000 	.word	0x20008000
 8002b14:	00000400 	.word	0x00000400
 8002b18:	20001818 	.word	0x20001818

08002b1c <SystemInit>:
  */
void SystemInit(void)
{
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b1c:	4a03      	ldr	r2, [pc, #12]	; (8002b2c <SystemInit+0x10>)
 8002b1e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002b22:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002b26:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b2a:	4770      	bx	lr
 8002b2c:	e000ed00 	.word	0xe000ed00

08002b30 <HAL_TIM_PWM_MspInit>:
  HAL_TIM_MspPostInit(&htim8);

}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002b30:	b500      	push	{lr}

  if(tim_pwmHandle->Instance==TIM1)
 8002b32:	4a22      	ldr	r2, [pc, #136]	; (8002bbc <HAL_TIM_PWM_MspInit+0x8c>)
 8002b34:	6803      	ldr	r3, [r0, #0]
 8002b36:	4293      	cmp	r3, r2
{
 8002b38:	b083      	sub	sp, #12
  if(tim_pwmHandle->Instance==TIM1)
 8002b3a:	d005      	beq.n	8002b48 <HAL_TIM_PWM_MspInit+0x18>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(tim_pwmHandle->Instance==TIM8)
 8002b3c:	4a20      	ldr	r2, [pc, #128]	; (8002bc0 <HAL_TIM_PWM_MspInit+0x90>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d01f      	beq.n	8002b82 <HAL_TIM_PWM_MspInit+0x52>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8002b42:	b003      	add	sp, #12
 8002b44:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002b48:	4b1e      	ldr	r3, [pc, #120]	; (8002bc4 <HAL_TIM_PWM_MspInit+0x94>)
 8002b4a:	6998      	ldr	r0, [r3, #24]
 8002b4c:	f440 6000 	orr.w	r0, r0, #2048	; 0x800
 8002b50:	6198      	str	r0, [r3, #24]
 8002b52:	699b      	ldr	r3, [r3, #24]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8002b54:	2200      	movs	r2, #0
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002b56:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8002b5a:	4611      	mov	r1, r2
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002b5c:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8002b5e:	2019      	movs	r0, #25
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002b60:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8002b62:	f001 ff45 	bl	80049f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002b66:	2019      	movs	r0, #25
 8002b68:	f001 ff80 	bl	8004a6c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	201b      	movs	r0, #27
 8002b70:	4611      	mov	r1, r2
 8002b72:	f001 ff3d 	bl	80049f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002b76:	201b      	movs	r0, #27
}
 8002b78:	b003      	add	sp, #12
 8002b7a:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8002b7e:	f001 bf75 	b.w	8004a6c <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002b82:	4b10      	ldr	r3, [pc, #64]	; (8002bc4 <HAL_TIM_PWM_MspInit+0x94>)
 8002b84:	6998      	ldr	r0, [r3, #24]
 8002b86:	f440 5000 	orr.w	r0, r0, #8192	; 0x2000
 8002b8a:	6198      	str	r0, [r3, #24]
 8002b8c:	699b      	ldr	r3, [r3, #24]
    HAL_NVIC_SetPriority(TIM8_UP_IRQn, 0, 0);
 8002b8e:	2200      	movs	r2, #0
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002b90:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    HAL_NVIC_SetPriority(TIM8_UP_IRQn, 0, 0);
 8002b94:	4611      	mov	r1, r2
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002b96:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM8_UP_IRQn, 0, 0);
 8002b98:	202c      	movs	r0, #44	; 0x2c
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002b9a:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM8_UP_IRQn, 0, 0);
 8002b9c:	f001 ff28 	bl	80049f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_IRQn);
 8002ba0:	202c      	movs	r0, #44	; 0x2c
 8002ba2:	f001 ff63 	bl	8004a6c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	202e      	movs	r0, #46	; 0x2e
 8002baa:	4611      	mov	r1, r2
 8002bac:	f001 ff20 	bl	80049f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8002bb0:	202e      	movs	r0, #46	; 0x2e
}
 8002bb2:	b003      	add	sp, #12
 8002bb4:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8002bb8:	f001 bf58 	b.w	8004a6c <HAL_NVIC_EnableIRQ>
 8002bbc:	40012c00 	.word	0x40012c00
 8002bc0:	40013400 	.word	0x40013400
 8002bc4:	40021000 	.word	0x40021000

08002bc8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002bc8:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(timHandle->Instance==TIM1)
 8002bca:	6802      	ldr	r2, [r0, #0]
 8002bcc:	492e      	ldr	r1, [pc, #184]	; (8002c88 <HAL_TIM_MspPostInit+0xc0>)
{
 8002bce:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bd0:	2300      	movs	r3, #0
  if(timHandle->Instance==TIM1)
 8002bd2:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bd4:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8002bd8:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8002bdc:	9308      	str	r3, [sp, #32]
  if(timHandle->Instance==TIM1)
 8002bde:	d004      	beq.n	8002bea <HAL_TIM_MspPostInit+0x22>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM8)
 8002be0:	4b2a      	ldr	r3, [pc, #168]	; (8002c8c <HAL_TIM_MspPostInit+0xc4>)
 8002be2:	429a      	cmp	r2, r3
 8002be4:	d032      	beq.n	8002c4c <HAL_TIM_MspPostInit+0x84>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8002be6:	b00a      	add	sp, #40	; 0x28
 8002be8:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bea:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002bee:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002bf2:	2406      	movs	r4, #6
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bf4:	695a      	ldr	r2, [r3, #20]
 8002bf6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002bfa:	615a      	str	r2, [r3, #20]
 8002bfc:	695a      	ldr	r2, [r3, #20]
 8002bfe:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8002c02:	9201      	str	r2, [sp, #4]
 8002c04:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c06:	695a      	ldr	r2, [r3, #20]
 8002c08:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002c0c:	615a      	str	r2, [r3, #20]
 8002c0e:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002c10:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c12:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c16:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c18:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8002c1a:	f44f 62f0 	mov.w	r2, #1920	; 0x780
 8002c1e:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8002c24:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c28:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c2a:	f002 f9eb 	bl	8005004 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002c2e:	2203      	movs	r2, #3
 8002c30:	2302      	movs	r3, #2
 8002c32:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c36:	4816      	ldr	r0, [pc, #88]	; (8002c90 <HAL_TIM_MspPostInit+0xc8>)
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002c38:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c3e:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002c40:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c44:	f002 f9de 	bl	8005004 <HAL_GPIO_Init>
}
 8002c48:	b00a      	add	sp, #40	; 0x28
 8002c4a:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c4c:	f503 435c 	add.w	r3, r3, #56320	; 0xdc00
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10
 8002c50:	ed9f 7b0b 	vldr	d7, [pc, #44]	; 8002c80 <HAL_TIM_MspPostInit+0xb8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c54:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c56:	480f      	ldr	r0, [pc, #60]	; (8002c94 <HAL_TIM_MspPostInit+0xcc>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c58:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8002c5c:	615a      	str	r2, [r3, #20]
 8002c5e:	695b      	ldr	r3, [r3, #20]
 8002c60:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002c64:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c66:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8002c68:	2304      	movs	r3, #4
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10
 8002c6a:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c6e:	9a03      	ldr	r2, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8002c70:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c72:	f002 f9c7 	bl	8005004 <HAL_GPIO_Init>
}
 8002c76:	b00a      	add	sp, #40	; 0x28
 8002c78:	bd10      	pop	{r4, pc}
 8002c7a:	bf00      	nop
 8002c7c:	f3af 8000 	nop.w
 8002c80:	00001dc0 	.word	0x00001dc0
 8002c84:	00000002 	.word	0x00000002
 8002c88:	40012c00 	.word	0x40012c00
 8002c8c:	40013400 	.word	0x40013400
 8002c90:	48000400 	.word	0x48000400
 8002c94:	48000800 	.word	0x48000800

08002c98 <MX_TIM1_Init>:
{
 8002c98:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c9a:	2400      	movs	r4, #0
{
 8002c9c:	b098      	sub	sp, #96	; 0x60
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002c9e:	222c      	movs	r2, #44	; 0x2c
 8002ca0:	4621      	mov	r1, r4
 8002ca2:	a80c      	add	r0, sp, #48	; 0x30
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ca4:	e9cd 4401 	strd	r4, r4, [sp, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002ca8:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8002cac:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8002cb0:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cb4:	9400      	str	r4, [sp, #0]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002cb6:	9404      	str	r4, [sp, #16]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002cb8:	f005 fc68 	bl	800858c <memset>
  htim1.Instance = TIM1;
 8002cbc:	483e      	ldr	r0, [pc, #248]	; (8002db8 <MX_TIM1_Init+0x120>)
  htim1.Init.Prescaler = 1;
 8002cbe:	4a3f      	ldr	r2, [pc, #252]	; (8002dbc <MX_TIM1_Init+0x124>)
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cc0:	6184      	str	r4, [r0, #24]
  htim1.Init.Prescaler = 1;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e9c0 2300 	strd	r2, r3, [r0]
  htim1.Init.Period = 1800;
 8002cc8:	f44f 63e1 	mov.w	r3, #1800	; 0x708
 8002ccc:	e9c0 4302 	strd	r4, r3, [r0, #8]
  htim1.Init.RepetitionCounter = 0;
 8002cd0:	e9c0 4404 	strd	r4, r4, [r0, #16]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002cd4:	f003 f930 	bl	8005f38 <HAL_TIM_PWM_Init>
 8002cd8:	2800      	cmp	r0, #0
 8002cda:	d148      	bne.n	8002d6e <MX_TIM1_Init+0xd6>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8002cdc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002ce0:	2270      	movs	r2, #112	; 0x70
 8002ce2:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002ce6:	4834      	ldr	r0, [pc, #208]	; (8002db8 <MX_TIM1_Init+0x120>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8002ce8:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002cea:	4669      	mov	r1, sp
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8002cec:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002cee:	f003 fd83 	bl	80067f8 <HAL_TIMEx_MasterConfigSynchronization>
 8002cf2:	2800      	cmp	r0, #0
 8002cf4:	d14e      	bne.n	8002d94 <MX_TIM1_Init+0xfc>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002cf6:	2060      	movs	r0, #96	; 0x60
 8002cf8:	2100      	movs	r1, #0
 8002cfa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002cfe:	2000      	movs	r0, #0
 8002d00:	2100      	movs	r1, #0
 8002d02:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8002d06:	e9cd 0108 	strd	r0, r1, [sp, #32]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002d0a:	2200      	movs	r2, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002d0c:	482a      	ldr	r0, [pc, #168]	; (8002db8 <MX_TIM1_Init+0x120>)
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002d0e:	920a      	str	r2, [sp, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002d10:	a904      	add	r1, sp, #16
 8002d12:	f003 fb93 	bl	800643c <HAL_TIM_PWM_ConfigChannel>
 8002d16:	2800      	cmp	r0, #0
 8002d18:	d139      	bne.n	8002d8e <MX_TIM1_Init+0xf6>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002d1a:	4827      	ldr	r0, [pc, #156]	; (8002db8 <MX_TIM1_Init+0x120>)
 8002d1c:	2204      	movs	r2, #4
 8002d1e:	a904      	add	r1, sp, #16
 8002d20:	f003 fb8c 	bl	800643c <HAL_TIM_PWM_ConfigChannel>
 8002d24:	bb80      	cbnz	r0, 8002d88 <MX_TIM1_Init+0xf0>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002d26:	4824      	ldr	r0, [pc, #144]	; (8002db8 <MX_TIM1_Init+0x120>)
 8002d28:	2208      	movs	r2, #8
 8002d2a:	a904      	add	r1, sp, #16
 8002d2c:	f003 fb86 	bl	800643c <HAL_TIM_PWM_ConfigChannel>
 8002d30:	bb38      	cbnz	r0, 8002d82 <MX_TIM1_Init+0xea>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002d32:	ed9f 7b1b 	vldr	d7, [pc, #108]	; 8002da0 <MX_TIM1_Init+0x108>
 8002d36:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8002d3a:	ed9f 7b1b 	vldr	d7, [pc, #108]	; 8002da8 <MX_TIM1_Init+0x110>
 8002d3e:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8002d42:	ed9f 7b1b 	vldr	d7, [pc, #108]	; 8002db0 <MX_TIM1_Init+0x118>
 8002d46:	2200      	movs	r2, #0
 8002d48:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002d4a:	2400      	movs	r4, #0
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002d4c:	481a      	ldr	r0, [pc, #104]	; (8002db8 <MX_TIM1_Init+0x120>)
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002d4e:	9416      	str	r4, [sp, #88]	; 0x58
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002d50:	a90c      	add	r1, sp, #48	; 0x30
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002d52:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8002d56:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
 8002d5a:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002d5e:	f003 fd91 	bl	8006884 <HAL_TIMEx_ConfigBreakDeadTime>
 8002d62:	b938      	cbnz	r0, 8002d74 <MX_TIM1_Init+0xdc>
  HAL_TIM_MspPostInit(&htim1);
 8002d64:	4814      	ldr	r0, [pc, #80]	; (8002db8 <MX_TIM1_Init+0x120>)
 8002d66:	f7ff ff2f 	bl	8002bc8 <HAL_TIM_MspPostInit>
}
 8002d6a:	b018      	add	sp, #96	; 0x60
 8002d6c:	bd10      	pop	{r4, pc}
    Error_Handler();
 8002d6e:	f7ff fd1d 	bl	80027ac <Error_Handler>
 8002d72:	e7b3      	b.n	8002cdc <MX_TIM1_Init+0x44>
    Error_Handler();
 8002d74:	f7ff fd1a 	bl	80027ac <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 8002d78:	480f      	ldr	r0, [pc, #60]	; (8002db8 <MX_TIM1_Init+0x120>)
 8002d7a:	f7ff ff25 	bl	8002bc8 <HAL_TIM_MspPostInit>
}
 8002d7e:	b018      	add	sp, #96	; 0x60
 8002d80:	bd10      	pop	{r4, pc}
    Error_Handler();
 8002d82:	f7ff fd13 	bl	80027ac <Error_Handler>
 8002d86:	e7d4      	b.n	8002d32 <MX_TIM1_Init+0x9a>
    Error_Handler();
 8002d88:	f7ff fd10 	bl	80027ac <Error_Handler>
 8002d8c:	e7cb      	b.n	8002d26 <MX_TIM1_Init+0x8e>
    Error_Handler();
 8002d8e:	f7ff fd0d 	bl	80027ac <Error_Handler>
 8002d92:	e7c2      	b.n	8002d1a <MX_TIM1_Init+0x82>
    Error_Handler();
 8002d94:	f7ff fd0a 	bl	80027ac <Error_Handler>
 8002d98:	e7ad      	b.n	8002cf6 <MX_TIM1_Init+0x5e>
 8002d9a:	bf00      	nop
 8002d9c:	f3af 8000 	nop.w
 8002da0:	00000000 	.word	0x00000000
 8002da4:	0000000a 	.word	0x0000000a
 8002da8:	00000000 	.word	0x00000000
 8002dac:	00002000 	.word	0x00002000
 8002db0:	02000000 	.word	0x02000000
 8002db4:	00000000 	.word	0x00000000
 8002db8:	20000684 	.word	0x20000684
 8002dbc:	40012c00 	.word	0x40012c00

08002dc0 <MX_TIM8_Init>:
{
 8002dc0:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002dc2:	2400      	movs	r4, #0
{
 8002dc4:	b098      	sub	sp, #96	; 0x60
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002dc6:	222c      	movs	r2, #44	; 0x2c
 8002dc8:	4621      	mov	r1, r4
 8002dca:	a80c      	add	r0, sp, #48	; 0x30
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002dcc:	e9cd 4401 	strd	r4, r4, [sp, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002dd0:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8002dd4:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8002dd8:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ddc:	9400      	str	r4, [sp, #0]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002dde:	9404      	str	r4, [sp, #16]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002de0:	f005 fbd4 	bl	800858c <memset>
  htim8.Instance = TIM8;
 8002de4:	4842      	ldr	r0, [pc, #264]	; (8002ef0 <MX_TIM8_Init+0x130>)
  htim8.Init.Prescaler = 1;
 8002de6:	4a43      	ldr	r2, [pc, #268]	; (8002ef4 <MX_TIM8_Init+0x134>)
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002de8:	6184      	str	r4, [r0, #24]
  htim8.Init.Prescaler = 1;
 8002dea:	2301      	movs	r3, #1
 8002dec:	e9c0 2300 	strd	r2, r3, [r0]
  htim8.Init.Period = 1800;
 8002df0:	f44f 63e1 	mov.w	r3, #1800	; 0x708
 8002df4:	e9c0 4302 	strd	r4, r3, [r0, #8]
  htim8.Init.RepetitionCounter = 0;
 8002df8:	e9c0 4404 	strd	r4, r4, [r0, #16]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8002dfc:	f003 f89c 	bl	8005f38 <HAL_TIM_PWM_Init>
 8002e00:	2800      	cmp	r0, #0
 8002e02:	d14a      	bne.n	8002e9a <MX_TIM8_Init+0xda>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8002e04:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002e08:	2270      	movs	r2, #112	; 0x70
 8002e0a:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002e0e:	4838      	ldr	r0, [pc, #224]	; (8002ef0 <MX_TIM8_Init+0x130>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8002e10:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002e12:	4669      	mov	r1, sp
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8002e14:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002e16:	f003 fcef 	bl	80067f8 <HAL_TIMEx_MasterConfigSynchronization>
 8002e1a:	2800      	cmp	r0, #0
 8002e1c:	d150      	bne.n	8002ec0 <MX_TIM8_Init+0x100>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e1e:	2060      	movs	r0, #96	; 0x60
 8002e20:	2100      	movs	r1, #0
 8002e22:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002e26:	2000      	movs	r0, #0
 8002e28:	2100      	movs	r1, #0
 8002e2a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8002e2e:	e9cd 0108 	strd	r0, r1, [sp, #32]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002e32:	2200      	movs	r2, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002e34:	482e      	ldr	r0, [pc, #184]	; (8002ef0 <MX_TIM8_Init+0x130>)
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002e36:	920a      	str	r2, [sp, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002e38:	a904      	add	r1, sp, #16
 8002e3a:	f003 faff 	bl	800643c <HAL_TIM_PWM_ConfigChannel>
 8002e3e:	2800      	cmp	r0, #0
 8002e40:	d13b      	bne.n	8002eba <MX_TIM8_Init+0xfa>
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002e42:	482b      	ldr	r0, [pc, #172]	; (8002ef0 <MX_TIM8_Init+0x130>)
 8002e44:	2204      	movs	r2, #4
 8002e46:	a904      	add	r1, sp, #16
 8002e48:	f003 faf8 	bl	800643c <HAL_TIM_PWM_ConfigChannel>
 8002e4c:	bb90      	cbnz	r0, 8002eb4 <MX_TIM8_Init+0xf4>
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002e4e:	4828      	ldr	r0, [pc, #160]	; (8002ef0 <MX_TIM8_Init+0x130>)
 8002e50:	2208      	movs	r2, #8
 8002e52:	a904      	add	r1, sp, #16
 8002e54:	f003 faf2 	bl	800643c <HAL_TIM_PWM_ConfigChannel>
 8002e58:	bb48      	cbnz	r0, 8002eae <MX_TIM8_Init+0xee>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002e5a:	ed9f 7b1b 	vldr	d7, [pc, #108]	; 8002ec8 <MX_TIM8_Init+0x108>
 8002e5e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8002e62:	ed9f 7b1b 	vldr	d7, [pc, #108]	; 8002ed0 <MX_TIM8_Init+0x110>
 8002e66:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8002e6a:	ed9f 7b1b 	vldr	d7, [pc, #108]	; 8002ed8 <MX_TIM8_Init+0x118>
 8002e6e:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8002e72:	ed9f 7b1b 	vldr	d7, [pc, #108]	; 8002ee0 <MX_TIM8_Init+0x120>
 8002e76:	ed8d 7b12 	vstr	d7, [sp, #72]	; 0x48
 8002e7a:	ed9f 7b1b 	vldr	d7, [pc, #108]	; 8002ee8 <MX_TIM8_Init+0x128>
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002e7e:	2300      	movs	r3, #0
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002e80:	481b      	ldr	r0, [pc, #108]	; (8002ef0 <MX_TIM8_Init+0x130>)
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002e82:	9316      	str	r3, [sp, #88]	; 0x58
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002e84:	a90c      	add	r1, sp, #48	; 0x30
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002e86:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002e8a:	f003 fcfb 	bl	8006884 <HAL_TIMEx_ConfigBreakDeadTime>
 8002e8e:	b938      	cbnz	r0, 8002ea0 <MX_TIM8_Init+0xe0>
  HAL_TIM_MspPostInit(&htim8);
 8002e90:	4817      	ldr	r0, [pc, #92]	; (8002ef0 <MX_TIM8_Init+0x130>)
 8002e92:	f7ff fe99 	bl	8002bc8 <HAL_TIM_MspPostInit>
}
 8002e96:	b018      	add	sp, #96	; 0x60
 8002e98:	bd10      	pop	{r4, pc}
    Error_Handler();
 8002e9a:	f7ff fc87 	bl	80027ac <Error_Handler>
 8002e9e:	e7b1      	b.n	8002e04 <MX_TIM8_Init+0x44>
    Error_Handler();
 8002ea0:	f7ff fc84 	bl	80027ac <Error_Handler>
  HAL_TIM_MspPostInit(&htim8);
 8002ea4:	4812      	ldr	r0, [pc, #72]	; (8002ef0 <MX_TIM8_Init+0x130>)
 8002ea6:	f7ff fe8f 	bl	8002bc8 <HAL_TIM_MspPostInit>
}
 8002eaa:	b018      	add	sp, #96	; 0x60
 8002eac:	bd10      	pop	{r4, pc}
    Error_Handler();
 8002eae:	f7ff fc7d 	bl	80027ac <Error_Handler>
 8002eb2:	e7d2      	b.n	8002e5a <MX_TIM8_Init+0x9a>
    Error_Handler();
 8002eb4:	f7ff fc7a 	bl	80027ac <Error_Handler>
 8002eb8:	e7c9      	b.n	8002e4e <MX_TIM8_Init+0x8e>
    Error_Handler();
 8002eba:	f7ff fc77 	bl	80027ac <Error_Handler>
 8002ebe:	e7c0      	b.n	8002e42 <MX_TIM8_Init+0x82>
    Error_Handler();
 8002ec0:	f7ff fc74 	bl	80027ac <Error_Handler>
 8002ec4:	e7ab      	b.n	8002e1e <MX_TIM8_Init+0x5e>
 8002ec6:	bf00      	nop
	...
 8002ed4:	0000000a 	.word	0x0000000a
 8002ed8:	00000000 	.word	0x00000000
 8002edc:	00002000 	.word	0x00002000
 8002ee0:	00000004 	.word	0x00000004
 8002ee4:	00000000 	.word	0x00000000
 8002ee8:	02000000 	.word	0x02000000
 8002eec:	00000004 	.word	0x00000004
 8002ef0:	200006d0 	.word	0x200006d0
 8002ef4:	40013400 	.word	0x40013400

08002ef8 <initFirstSin>:
}

/* USER CODE BEGIN 1 */
float rad_to_sin_cnv_array[1024] = {0};
inline void initFirstSin(void)
{
 8002ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  for (int i = 0; i < 1024; i++)
  {
    float temp_rad = (float)i / 256 * M_PI * 2;
    rad_to_sin_cnv_array[i] = sin(temp_rad);
 8002efa:	4d19      	ldr	r5, [pc, #100]	; (8002f60 <initFirstSin+0x68>)
 8002efc:	2300      	movs	r3, #0
    float temp_rad = (float)i / 256 * M_PI * 2;
 8002efe:	a716      	add	r7, pc, #88	; (adr r7, 8002f58 <initFirstSin+0x60>)
 8002f00:	e9d7 6700 	ldrd	r6, r7, [r7]
{
 8002f04:	ed2d 8b02 	vpush	{d8}
    rad_to_sin_cnv_array[i] = sin(temp_rad);
 8002f08:	f845 3b04 	str.w	r3, [r5], #4
    float temp_rad = (float)i / 256 * M_PI * 2;
 8002f0c:	ed9f 8a15 	vldr	s16, [pc, #84]	; 8002f64 <initFirstSin+0x6c>
  for (int i = 0; i < 1024; i++)
 8002f10:	2401      	movs	r4, #1
    float temp_rad = (float)i / 256 * M_PI * 2;
 8002f12:	ee07 4a90 	vmov	s15, r4
 8002f16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  for (int i = 0; i < 1024; i++)
 8002f1a:	3401      	adds	r4, #1
    float temp_rad = (float)i / 256 * M_PI * 2;
 8002f1c:	ee67 7a88 	vmul.f32	s15, s15, s16
 8002f20:	ee17 0a90 	vmov	r0, s15
 8002f24:	f7fd fb10 	bl	8000548 <__aeabi_f2d>
 8002f28:	4632      	mov	r2, r6
 8002f2a:	463b      	mov	r3, r7
 8002f2c:	f7fd fb64 	bl	80005f8 <__aeabi_dmul>
 8002f30:	f7fd fe5a 	bl	8000be8 <__aeabi_d2f>
    rad_to_sin_cnv_array[i] = sin(temp_rad);
 8002f34:	f7fd fb08 	bl	8000548 <__aeabi_f2d>
 8002f38:	ec41 0b10 	vmov	d0, r0, r1
 8002f3c:	f004 faa4 	bl	8007488 <sin>
 8002f40:	ec51 0b10 	vmov	r0, r1, d0
 8002f44:	f7fd fe50 	bl	8000be8 <__aeabi_d2f>
  for (int i = 0; i < 1024; i++)
 8002f48:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
    rad_to_sin_cnv_array[i] = sin(temp_rad);
 8002f4c:	f845 0b04 	str.w	r0, [r5], #4
  for (int i = 0; i < 1024; i++)
 8002f50:	d1df      	bne.n	8002f12 <initFirstSin+0x1a>
    // printf("rad %4.3f sin %4.3f\n",temp_rad,rad_to_sin_cnv_array[i]);
    // HAL_Delay(1);
  }
}
 8002f52:	ecbd 8b02 	vpop	{d8}
 8002f56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f58:	54442d18 	.word	0x54442d18
 8002f5c:	401921fb 	.word	0x401921fb
 8002f60:	2000071c 	.word	0x2000071c
 8002f64:	3b800000 	.word	0x3b800000

08002f68 <setOutputRadianM0>:

inline void setOutputRadianM0(float out_rad, float output_voltage, float battery_voltage)
{
  int voltage_propotional_cnt;

  if (battery_voltage < BATTERY_VOLTAGE_BOTTOM)
 8002f68:	eef3 7a02 	vmov.f32	s15, #50	; 0x41900000  18.0
 8002f6c:	eef0 0ae0 	vabs.f32	s1, s1
  }
  if (output_voltage < 0)
  {
    output_voltage = -output_voltage;
  }
  if (output_voltage > OUTPUT_VOLTAGE_LIMIT)
 8002f70:	eeb3 7a08 	vmov.f32	s14, #56	; 0x41c00000  24.0
 8002f74:	eeb4 1ae7 	vcmpe.f32	s2, s15
 8002f78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f7c:	eef4 0ac7 	vcmpe.f32	s1, s14
 8002f80:	bfb8      	it	lt
 8002f82:	eeb0 1a67 	vmovlt.f32	s2, s15
 8002f86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  {
    output_voltage = 0;
 8002f8a:	bfc8      	it	gt
 8002f8c:	eddf 0a2e 	vldrgt	s1, [pc, #184]	; 8003048 <setOutputRadianM0+0xe0>
  }
  voltage_propotional_cnt = output_voltage / battery_voltage * TIM_PWM_CENTOR * X2_PER_R3;
 8002f90:	eec0 7a81 	vdiv.f32	s15, s1, s2
{
 8002f94:	b510      	push	{r4, lr}
 8002f96:	ed2d 8b02 	vpush	{d8}
  voltage_propotional_cnt = output_voltage / battery_voltage * TIM_PWM_CENTOR * X2_PER_R3;
 8002f9a:	ed9f 8a2c 	vldr	s16, [pc, #176]	; 800304c <setOutputRadianM0+0xe4>
 8002f9e:	ee67 7a88 	vmul.f32	s15, s15, s16
{
 8002fa2:	ee10 4a10 	vmov	r4, s0
  voltage_propotional_cnt = output_voltage / battery_voltage * TIM_PWM_CENTOR * X2_PER_R3;
 8002fa6:	ee17 0a90 	vmov	r0, s15
 8002faa:	f7fd facd 	bl	8000548 <__aeabi_f2d>
 8002fae:	a320      	add	r3, pc, #128	; (adr r3, 8003030 <setOutputRadianM0+0xc8>)
 8002fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fb4:	f7fd fb20 	bl	80005f8 <__aeabi_dmul>
 8002fb8:	f7fd fdce 	bl	8000b58 <__aeabi_d2iz>
 8002fbc:	ee08 0a90 	vmov	s17, r0

  uint16_t rad_to_cnt = (uint8_t)((out_rad + M_PI * 4) / (M_PI * 2) * 255);
 8002fc0:	4620      	mov	r0, r4
 8002fc2:	f7fd fac1 	bl	8000548 <__aeabi_f2d>
 8002fc6:	a31c      	add	r3, pc, #112	; (adr r3, 8003038 <setOutputRadianM0+0xd0>)
 8002fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fcc:	f7fd f95e 	bl	800028c <__adddf3>
 8002fd0:	a31b      	add	r3, pc, #108	; (adr r3, 8003040 <setOutputRadianM0+0xd8>)
 8002fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fd6:	f7fd fb0f 	bl	80005f8 <__aeabi_dmul>
 8002fda:	f7fd fde5 	bl	8000ba8 <__aeabi_d2uiz>
  htim1.Instance->CCR1 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[rad_to_cnt];
 8002fde:	4b1c      	ldr	r3, [pc, #112]	; (8003050 <setOutputRadianM0+0xe8>)
 8002fe0:	b2c0      	uxtb	r0, r0
 8002fe2:	eb03 0180 	add.w	r1, r3, r0, lsl #2
 8002fe6:	edd1 7a00 	vldr	s15, [r1]
  htim1.Instance->CCR2 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[85 + rad_to_cnt];
 8002fea:	ed91 6a55 	vldr	s12, [r1, #340]	; 0x154
  htim1.Instance->CCR3 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[170 + rad_to_cnt];
 8002fee:	edd1 6aaa 	vldr	s13, [r1, #680]	; 0x2a8
  htim1.Instance->CCR1 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[rad_to_cnt];
 8002ff2:	4b18      	ldr	r3, [pc, #96]	; (8003054 <setOutputRadianM0+0xec>)
 8002ff4:	eef8 8ae8 	vcvt.f32.s32	s17, s17
 8002ff8:	eeb0 7a48 	vmov.f32	s14, s16
 8002ffc:	eea8 7aa7 	vfma.f32	s14, s17, s15
 8003000:	681b      	ldr	r3, [r3, #0]
  htim1.Instance->CCR2 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[85 + rad_to_cnt];
 8003002:	eef0 7a48 	vmov.f32	s15, s16
 8003006:	eee8 7a86 	vfma.f32	s15, s17, s12
  htim1.Instance->CCR3 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[170 + rad_to_cnt];
 800300a:	eea8 8aa6 	vfma.f32	s16, s17, s13
  htim1.Instance->CCR1 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[rad_to_cnt];
 800300e:	eebc 7ac7 	vcvt.u32.f32	s14, s14
  htim1.Instance->CCR3 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[170 + rad_to_cnt];
 8003012:	eebc 8ac8 	vcvt.u32.f32	s16, s16
  htim1.Instance->CCR2 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[85 + rad_to_cnt];
 8003016:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  htim1.Instance->CCR1 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[rad_to_cnt];
 800301a:	ed83 7a0d 	vstr	s14, [r3, #52]	; 0x34
  htim1.Instance->CCR2 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[85 + rad_to_cnt];
 800301e:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
  htim1.Instance->CCR3 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[170 + rad_to_cnt];
 8003022:	ed83 8a0f 	vstr	s16, [r3, #60]	; 0x3c
}
 8003026:	ecbd 8b02 	vpop	{d8}
 800302a:	bd10      	pop	{r4, pc}
 800302c:	f3af 8000 	nop.w
 8003030:	b4395810 	.word	0xb4395810
 8003034:	3ff276c8 	.word	0x3ff276c8
 8003038:	54442d18 	.word	0x54442d18
 800303c:	402921fb 	.word	0x402921fb
 8003040:	3d5bfeba 	.word	0x3d5bfeba
 8003044:	40444ad1 	.word	0x40444ad1
 8003048:	00000000 	.word	0x00000000
 800304c:	44610000 	.word	0x44610000
 8003050:	2000071c 	.word	0x2000071c
 8003054:	20000684 	.word	0x20000684

08003058 <setOutputRadianM1>:

inline void setOutputRadianM1(float out_rad, float output_voltage, float battery_voltage)
{
  int voltage_propotional_cnt;
  if (battery_voltage < BATTERY_VOLTAGE_BOTTOM)
 8003058:	eef3 7a02 	vmov.f32	s15, #50	; 0x41900000  18.0
 800305c:	eef0 0ae0 	vabs.f32	s1, s1
  }
  if (output_voltage < 0)
  {
    output_voltage = -output_voltage;
  }
  if (output_voltage > OUTPUT_VOLTAGE_LIMIT)
 8003060:	eeb3 7a08 	vmov.f32	s14, #56	; 0x41c00000  24.0
 8003064:	eeb4 1ae7 	vcmpe.f32	s2, s15
 8003068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800306c:	eef4 0ac7 	vcmpe.f32	s1, s14
 8003070:	bfb8      	it	lt
 8003072:	eeb0 1a67 	vmovlt.f32	s2, s15
 8003076:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  {
    output_voltage = 0;
 800307a:	bfc8      	it	gt
 800307c:	eddf 0a2e 	vldrgt	s1, [pc, #184]	; 8003138 <setOutputRadianM1+0xe0>
  }
  voltage_propotional_cnt = output_voltage / battery_voltage * TIM_PWM_CENTOR * X2_PER_R3;
 8003080:	eec0 7a81 	vdiv.f32	s15, s1, s2
{
 8003084:	b510      	push	{r4, lr}
 8003086:	ed2d 8b02 	vpush	{d8}
  voltage_propotional_cnt = output_voltage / battery_voltage * TIM_PWM_CENTOR * X2_PER_R3;
 800308a:	ed9f 8a2c 	vldr	s16, [pc, #176]	; 800313c <setOutputRadianM1+0xe4>
 800308e:	ee67 7a88 	vmul.f32	s15, s15, s16
{
 8003092:	ee10 4a10 	vmov	r4, s0
  voltage_propotional_cnt = output_voltage / battery_voltage * TIM_PWM_CENTOR * X2_PER_R3;
 8003096:	ee17 0a90 	vmov	r0, s15
 800309a:	f7fd fa55 	bl	8000548 <__aeabi_f2d>
 800309e:	a320      	add	r3, pc, #128	; (adr r3, 8003120 <setOutputRadianM1+0xc8>)
 80030a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030a4:	f7fd faa8 	bl	80005f8 <__aeabi_dmul>
 80030a8:	f7fd fd56 	bl	8000b58 <__aeabi_d2iz>
 80030ac:	ee08 0a90 	vmov	s17, r0

  uint16_t rad_to_cnt = (uint8_t)((out_rad + M_PI * 4) / (M_PI * 2) * 255);
 80030b0:	4620      	mov	r0, r4
 80030b2:	f7fd fa49 	bl	8000548 <__aeabi_f2d>
 80030b6:	a31c      	add	r3, pc, #112	; (adr r3, 8003128 <setOutputRadianM1+0xd0>)
 80030b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030bc:	f7fd f8e6 	bl	800028c <__adddf3>
 80030c0:	a31b      	add	r3, pc, #108	; (adr r3, 8003130 <setOutputRadianM1+0xd8>)
 80030c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030c6:	f7fd fa97 	bl	80005f8 <__aeabi_dmul>
 80030ca:	f7fd fd6d 	bl	8000ba8 <__aeabi_d2uiz>
  htim8.Instance->CCR1 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[rad_to_cnt];
 80030ce:	4b1c      	ldr	r3, [pc, #112]	; (8003140 <setOutputRadianM1+0xe8>)
 80030d0:	b2c0      	uxtb	r0, r0
 80030d2:	eb03 0180 	add.w	r1, r3, r0, lsl #2
 80030d6:	edd1 7a00 	vldr	s15, [r1]
  htim8.Instance->CCR2 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[85 + rad_to_cnt];
 80030da:	ed91 6a55 	vldr	s12, [r1, #340]	; 0x154
  htim8.Instance->CCR3 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[170 + rad_to_cnt];
 80030de:	edd1 6aaa 	vldr	s13, [r1, #680]	; 0x2a8
  htim8.Instance->CCR1 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[rad_to_cnt];
 80030e2:	4b18      	ldr	r3, [pc, #96]	; (8003144 <setOutputRadianM1+0xec>)
 80030e4:	eef8 8ae8 	vcvt.f32.s32	s17, s17
 80030e8:	eeb0 7a48 	vmov.f32	s14, s16
 80030ec:	eea8 7aa7 	vfma.f32	s14, s17, s15
 80030f0:	681b      	ldr	r3, [r3, #0]
  htim8.Instance->CCR2 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[85 + rad_to_cnt];
 80030f2:	eef0 7a48 	vmov.f32	s15, s16
 80030f6:	eee8 7a86 	vfma.f32	s15, s17, s12
  htim8.Instance->CCR3 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[170 + rad_to_cnt];
 80030fa:	eea8 8aa6 	vfma.f32	s16, s17, s13
  htim8.Instance->CCR1 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[rad_to_cnt];
 80030fe:	eebc 7ac7 	vcvt.u32.f32	s14, s14
  htim8.Instance->CCR3 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[170 + rad_to_cnt];
 8003102:	eebc 8ac8 	vcvt.u32.f32	s16, s16
  htim8.Instance->CCR2 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[85 + rad_to_cnt];
 8003106:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  htim8.Instance->CCR1 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[rad_to_cnt];
 800310a:	ed83 7a0d 	vstr	s14, [r3, #52]	; 0x34
  htim8.Instance->CCR2 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[85 + rad_to_cnt];
 800310e:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
  htim8.Instance->CCR3 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[170 + rad_to_cnt];
 8003112:	ed83 8a0f 	vstr	s16, [r3, #60]	; 0x3c
}
 8003116:	ecbd 8b02 	vpop	{d8}
 800311a:	bd10      	pop	{r4, pc}
 800311c:	f3af 8000 	nop.w
 8003120:	b4395810 	.word	0xb4395810
 8003124:	3ff276c8 	.word	0x3ff276c8
 8003128:	54442d18 	.word	0x54442d18
 800312c:	402921fb 	.word	0x402921fb
 8003130:	3d5bfeba 	.word	0x3d5bfeba
 8003134:	40444ad1 	.word	0x40444ad1
 8003138:	00000000 	.word	0x00000000
 800313c:	44610000 	.word	0x44610000
 8003140:	2000071c 	.word	0x2000071c
 8003144:	200006d0 	.word	0x200006d0

08003148 <forceStop>:

void forceStop(void)
{
 8003148:	b538      	push	{r3, r4, r5, lr}
  HAL_TIM_Base_Stop_IT(&htim1);
 800314a:	4c25      	ldr	r4, [pc, #148]	; (80031e0 <forceStop+0x98>)
  HAL_TIM_Base_Stop_IT(&htim8);
 800314c:	4d25      	ldr	r5, [pc, #148]	; (80031e4 <forceStop+0x9c>)
  HAL_TIM_Base_Stop_IT(&htim1);
 800314e:	4620      	mov	r0, r4
 8003150:	f002 feda 	bl	8005f08 <HAL_TIM_Base_Stop_IT>
  HAL_TIM_Base_Stop_IT(&htim8);
 8003154:	4628      	mov	r0, r5
 8003156:	f002 fed7 	bl	8005f08 <HAL_TIM_Base_Stop_IT>

  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 800315a:	2100      	movs	r1, #0
 800315c:	4620      	mov	r0, r4
 800315e:	f003 f805 	bl	800616c <HAL_TIM_PWM_Stop>
  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8003162:	2104      	movs	r1, #4
 8003164:	4620      	mov	r0, r4
 8003166:	f003 f801 	bl	800616c <HAL_TIM_PWM_Stop>
  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 800316a:	2108      	movs	r1, #8
 800316c:	4620      	mov	r0, r4
 800316e:	f002 fffd 	bl	800616c <HAL_TIM_PWM_Stop>

  HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_1);
 8003172:	2100      	movs	r1, #0
 8003174:	4628      	mov	r0, r5
 8003176:	f002 fff9 	bl	800616c <HAL_TIM_PWM_Stop>
  HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_2);
 800317a:	2104      	movs	r1, #4
 800317c:	4628      	mov	r0, r5
 800317e:	f002 fff5 	bl	800616c <HAL_TIM_PWM_Stop>
  HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 8003182:	2108      	movs	r1, #8
 8003184:	4628      	mov	r0, r5
 8003186:	f002 fff1 	bl	800616c <HAL_TIM_PWM_Stop>

  HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 800318a:	2100      	movs	r1, #0
 800318c:	4620      	mov	r0, r4
 800318e:	f003 faed 	bl	800676c <HAL_TIMEx_PWMN_Stop>
  HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 8003192:	2104      	movs	r1, #4
 8003194:	4620      	mov	r0, r4
 8003196:	f003 fae9 	bl	800676c <HAL_TIMEx_PWMN_Stop>
  HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_3);
 800319a:	2108      	movs	r1, #8
 800319c:	4620      	mov	r0, r4
 800319e:	f003 fae5 	bl	800676c <HAL_TIMEx_PWMN_Stop>

  HAL_TIMEx_PWMN_Stop(&htim8, TIM_CHANNEL_1);
 80031a2:	2100      	movs	r1, #0
 80031a4:	4628      	mov	r0, r5
 80031a6:	f003 fae1 	bl	800676c <HAL_TIMEx_PWMN_Stop>
  HAL_TIMEx_PWMN_Stop(&htim8, TIM_CHANNEL_2);
 80031aa:	2104      	movs	r1, #4
 80031ac:	4628      	mov	r0, r5
 80031ae:	f003 fadd 	bl	800676c <HAL_TIMEx_PWMN_Stop>
  HAL_TIMEx_PWMN_Stop(&htim8, TIM_CHANNEL_3);
 80031b2:	2108      	movs	r1, #8
 80031b4:	4628      	mov	r0, r5
 80031b6:	f003 fad9 	bl	800676c <HAL_TIMEx_PWMN_Stop>

  htim8.Instance->CCR1 = 0;
 80031ba:	6829      	ldr	r1, [r5, #0]
  htim8.Instance->CCR2 = 0;
  htim8.Instance->CCR3 = 0;
  htim1.Instance->CCR1 = 0;
 80031bc:	6822      	ldr	r2, [r4, #0]
  htim8.Instance->CCR1 = 0;
 80031be:	2300      	movs	r3, #0
 80031c0:	634b      	str	r3, [r1, #52]	; 0x34
  htim8.Instance->CCR2 = 0;
 80031c2:	638b      	str	r3, [r1, #56]	; 0x38
  htim8.Instance->CCR3 = 0;
 80031c4:	63cb      	str	r3, [r1, #60]	; 0x3c
  htim1.Instance->CCR1 = 0;
 80031c6:	6353      	str	r3, [r2, #52]	; 0x34
  htim1.Instance->CCR2 = 0;
 80031c8:	6393      	str	r3, [r2, #56]	; 0x38
  htim1.Instance->CCR3 = 0;
 80031ca:	63d3      	str	r3, [r2, #60]	; 0x3c

  __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(&htim8);
 80031cc:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 80031ce:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80031d2:	644b      	str	r3, [r1, #68]	; 0x44
  __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(&htim1);
 80031d4:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80031d6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80031da:	6453      	str	r3, [r2, #68]	; 0x44
}
 80031dc:	bd38      	pop	{r3, r4, r5, pc}
 80031de:	bf00      	nop
 80031e0:	20000684 	.word	0x20000684
 80031e4:	200006d0 	.word	0x200006d0

080031e8 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80031e8:	b510      	push	{r4, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80031ea:	480b      	ldr	r0, [pc, #44]	; (8003218 <MX_USART1_UART_Init+0x30>)
 80031ec:	4c0b      	ldr	r4, [pc, #44]	; (800321c <MX_USART1_UART_Init+0x34>)
  huart1.Init.BaudRate = 2000000;
 80031ee:	490c      	ldr	r1, [pc, #48]	; (8003220 <MX_USART1_UART_Init+0x38>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80031f0:	2300      	movs	r3, #0
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 80031f2:	220c      	movs	r2, #12
  huart1.Init.BaudRate = 2000000;
 80031f4:	e9c0 4100 	strd	r4, r1, [r0]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80031f8:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80031fc:	e9c0 3204 	strd	r3, r2, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003200:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003204:	e9c0 3308 	strd	r3, r3, [r0, #32]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003208:	f004 f8d2 	bl	80073b0 <HAL_UART_Init>
 800320c:	b900      	cbnz	r0, 8003210 <MX_USART1_UART_Init+0x28>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800320e:	bd10      	pop	{r4, pc}
 8003210:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8003214:	f7ff baca 	b.w	80027ac <Error_Handler>
 8003218:	20001760 	.word	0x20001760
 800321c:	40013800 	.word	0x40013800
 8003220:	001e8480 	.word	0x001e8480

08003224 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003224:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(uartHandle->Instance==USART1)
 8003226:	4b2d      	ldr	r3, [pc, #180]	; (80032dc <HAL_UART_MspInit+0xb8>)
 8003228:	6802      	ldr	r2, [r0, #0]
{
 800322a:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800322c:	2400      	movs	r4, #0
  if(uartHandle->Instance==USART1)
 800322e:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003230:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8003234:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8003238:	9406      	str	r4, [sp, #24]
  if(uartHandle->Instance==USART1)
 800323a:	d001      	beq.n	8003240 <HAL_UART_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800323c:	b009      	add	sp, #36	; 0x24
 800323e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8003240:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003244:	2707      	movs	r7, #7
    __HAL_RCC_USART1_CLK_ENABLE();
 8003246:	699a      	ldr	r2, [r3, #24]
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8003248:	4e25      	ldr	r6, [pc, #148]	; (80032e0 <HAL_UART_MspInit+0xbc>)
    __HAL_RCC_USART1_CLK_ENABLE();
 800324a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800324e:	619a      	str	r2, [r3, #24]
 8003250:	699a      	ldr	r2, [r3, #24]
 8003252:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8003256:	9200      	str	r2, [sp, #0]
 8003258:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800325a:	695a      	ldr	r2, [r3, #20]
 800325c:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8003260:	615a      	str	r2, [r3, #20]
 8003262:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003264:	9706      	str	r7, [sp, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003266:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800326a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800326c:	2210      	movs	r2, #16
 800326e:	2302      	movs	r3, #2
 8003270:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003274:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003276:	2303      	movs	r3, #3
 8003278:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800327a:	481a      	ldr	r0, [pc, #104]	; (80032e4 <HAL_UART_MspInit+0xc0>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800327c:	9305      	str	r3, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800327e:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003280:	f001 fec0 	bl	8005004 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003284:	2220      	movs	r2, #32
 8003286:	2302      	movs	r3, #2
 8003288:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800328c:	4815      	ldr	r0, [pc, #84]	; (80032e4 <HAL_UART_MspInit+0xc0>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800328e:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003290:	2201      	movs	r2, #1
 8003292:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003294:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003296:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800329a:	f001 feb3 	bl	8005004 <HAL_GPIO_Init>
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800329e:	4a12      	ldr	r2, [pc, #72]	; (80032e8 <HAL_UART_MspInit+0xc4>)
 80032a0:	2310      	movs	r3, #16
 80032a2:	e9c6 2300 	strd	r2, r3, [r6]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80032a6:	4630      	mov	r0, r6
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80032a8:	2380      	movs	r3, #128	; 0x80
 80032aa:	e9c6 4302 	strd	r4, r3, [r6, #8]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80032ae:	e9c6 4404 	strd	r4, r4, [r6, #16]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80032b2:	e9c6 4406 	strd	r4, r4, [r6, #24]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80032b6:	f001 fc01 	bl	8004abc <HAL_DMA_Init>
 80032ba:	b958      	cbnz	r0, 80032d4 <HAL_UART_MspInit+0xb0>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80032bc:	2200      	movs	r2, #0
 80032be:	4611      	mov	r1, r2
 80032c0:	2025      	movs	r0, #37	; 0x25
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80032c2:	66ee      	str	r6, [r5, #108]	; 0x6c
 80032c4:	6275      	str	r5, [r6, #36]	; 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80032c6:	f001 fb93 	bl	80049f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80032ca:	2025      	movs	r0, #37	; 0x25
 80032cc:	f001 fbce 	bl	8004a6c <HAL_NVIC_EnableIRQ>
}
 80032d0:	b009      	add	sp, #36	; 0x24
 80032d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      Error_Handler();
 80032d4:	f7ff fa6a 	bl	80027ac <Error_Handler>
 80032d8:	e7f0      	b.n	80032bc <HAL_UART_MspInit+0x98>
 80032da:	bf00      	nop
 80032dc:	40013800 	.word	0x40013800
 80032e0:	2000171c 	.word	0x2000171c
 80032e4:	48000800 	.word	0x48000800
 80032e8:	40020044 	.word	0x40020044

080032ec <Reset_Handler>:
 80032ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003324 <LoopForever+0x2>
 80032f0:	480d      	ldr	r0, [pc, #52]	; (8003328 <LoopForever+0x6>)
 80032f2:	490e      	ldr	r1, [pc, #56]	; (800332c <LoopForever+0xa>)
 80032f4:	4a0e      	ldr	r2, [pc, #56]	; (8003330 <LoopForever+0xe>)
 80032f6:	2300      	movs	r3, #0
 80032f8:	e002      	b.n	8003300 <LoopCopyDataInit>

080032fa <CopyDataInit>:
 80032fa:	58d4      	ldr	r4, [r2, r3]
 80032fc:	50c4      	str	r4, [r0, r3]
 80032fe:	3304      	adds	r3, #4

08003300 <LoopCopyDataInit>:
 8003300:	18c4      	adds	r4, r0, r3
 8003302:	428c      	cmp	r4, r1
 8003304:	d3f9      	bcc.n	80032fa <CopyDataInit>
 8003306:	4a0b      	ldr	r2, [pc, #44]	; (8003334 <LoopForever+0x12>)
 8003308:	4c0b      	ldr	r4, [pc, #44]	; (8003338 <LoopForever+0x16>)
 800330a:	2300      	movs	r3, #0
 800330c:	e001      	b.n	8003312 <LoopFillZerobss>

0800330e <FillZerobss>:
 800330e:	6013      	str	r3, [r2, #0]
 8003310:	3204      	adds	r2, #4

08003312 <LoopFillZerobss>:
 8003312:	42a2      	cmp	r2, r4
 8003314:	d3fb      	bcc.n	800330e <FillZerobss>
 8003316:	f7ff fc01 	bl	8002b1c <SystemInit>
 800331a:	f005 f905 	bl	8008528 <__libc_init_array>
 800331e:	f7fe fe8b 	bl	8002038 <main>

08003322 <LoopForever>:
 8003322:	e7fe      	b.n	8003322 <LoopForever>
 8003324:	20008000 	.word	0x20008000
 8003328:	20000000 	.word	0x20000000
 800332c:	200001e0 	.word	0x200001e0
 8003330:	0800ba3c 	.word	0x0800ba3c
 8003334:	200001e0 	.word	0x200001e0
 8003338:	20001818 	.word	0x20001818

0800333c <ADC1_2_IRQHandler>:
 800333c:	e7fe      	b.n	800333c <ADC1_2_IRQHandler>
	...

08003340 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003340:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003342:	4a0e      	ldr	r2, [pc, #56]	; (800337c <HAL_InitTick+0x3c>)
 8003344:	4b0e      	ldr	r3, [pc, #56]	; (8003380 <HAL_InitTick+0x40>)
 8003346:	7812      	ldrb	r2, [r2, #0]
 8003348:	681b      	ldr	r3, [r3, #0]
{
 800334a:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800334c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003350:	fbb0 f0f2 	udiv	r0, r0, r2
 8003354:	fbb3 f0f0 	udiv	r0, r3, r0
 8003358:	f001 fb96 	bl	8004a88 <HAL_SYSTICK_Config>
 800335c:	b908      	cbnz	r0, 8003362 <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800335e:	2d0f      	cmp	r5, #15
 8003360:	d901      	bls.n	8003366 <HAL_InitTick+0x26>
    return HAL_ERROR;
 8003362:	2001      	movs	r0, #1
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
}
 8003364:	bd38      	pop	{r3, r4, r5, pc}
 8003366:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003368:	4602      	mov	r2, r0
 800336a:	4629      	mov	r1, r5
 800336c:	f04f 30ff 	mov.w	r0, #4294967295
 8003370:	f001 fb3e 	bl	80049f0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003374:	4b03      	ldr	r3, [pc, #12]	; (8003384 <HAL_InitTick+0x44>)
 8003376:	4620      	mov	r0, r4
 8003378:	601d      	str	r5, [r3, #0]
}
 800337a:	bd38      	pop	{r3, r4, r5, pc}
 800337c:	20000008 	.word	0x20000008
 8003380:	20000004 	.word	0x20000004
 8003384:	2000000c 	.word	0x2000000c

08003388 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003388:	4a07      	ldr	r2, [pc, #28]	; (80033a8 <HAL_Init+0x20>)
{
 800338a:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800338c:	6813      	ldr	r3, [r2, #0]
 800338e:	f043 0310 	orr.w	r3, r3, #16
 8003392:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003394:	2003      	movs	r0, #3
 8003396:	f001 fb19 	bl	80049cc <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800339a:	200f      	movs	r0, #15
 800339c:	f7ff ffd0 	bl	8003340 <HAL_InitTick>
  HAL_MspInit();
 80033a0:	f7ff fb08 	bl	80029b4 <HAL_MspInit>
}
 80033a4:	2000      	movs	r0, #0
 80033a6:	bd08      	pop	{r3, pc}
 80033a8:	40022000 	.word	0x40022000

080033ac <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80033ac:	4a03      	ldr	r2, [pc, #12]	; (80033bc <HAL_IncTick+0x10>)
 80033ae:	4b04      	ldr	r3, [pc, #16]	; (80033c0 <HAL_IncTick+0x14>)
 80033b0:	6811      	ldr	r1, [r2, #0]
 80033b2:	781b      	ldrb	r3, [r3, #0]
 80033b4:	440b      	add	r3, r1
 80033b6:	6013      	str	r3, [r2, #0]
}
 80033b8:	4770      	bx	lr
 80033ba:	bf00      	nop
 80033bc:	200017e4 	.word	0x200017e4
 80033c0:	20000008 	.word	0x20000008

080033c4 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 80033c4:	4b01      	ldr	r3, [pc, #4]	; (80033cc <HAL_GetTick+0x8>)
 80033c6:	6818      	ldr	r0, [r3, #0]
}
 80033c8:	4770      	bx	lr
 80033ca:	bf00      	nop
 80033cc:	200017e4 	.word	0x200017e4

080033d0 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80033d0:	b538      	push	{r3, r4, r5, lr}
 80033d2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80033d4:	f7ff fff6 	bl	80033c4 <HAL_GetTick>
  uint32_t wait = Delay;
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80033d8:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 80033da:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 80033dc:	d002      	beq.n	80033e4 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80033de:	4b04      	ldr	r3, [pc, #16]	; (80033f0 <HAL_Delay+0x20>)
 80033e0:	781b      	ldrb	r3, [r3, #0]
 80033e2:	441c      	add	r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80033e4:	f7ff ffee 	bl	80033c4 <HAL_GetTick>
 80033e8:	1b43      	subs	r3, r0, r5
 80033ea:	42a3      	cmp	r3, r4
 80033ec:	d3fa      	bcc.n	80033e4 <HAL_Delay+0x14>
  {
  }
}
 80033ee:	bd38      	pop	{r3, r4, r5, pc}
 80033f0:	20000008 	.word	0x20000008

080033f4 <ADC_Disable>:
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80033f4:	6802      	ldr	r2, [r0, #0]
{
 80033f6:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET )
 80033f8:	6893      	ldr	r3, [r2, #8]
 80033fa:	f003 0303 	and.w	r3, r3, #3
 80033fe:	2b01      	cmp	r3, #1
 8003400:	d001      	beq.n	8003406 <ADC_Disable+0x12>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003402:	2000      	movs	r0, #0
}
 8003404:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003406:	6811      	ldr	r1, [r2, #0]
 8003408:	07cc      	lsls	r4, r1, #31
 800340a:	d5fa      	bpl.n	8003402 <ADC_Disable+0xe>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800340c:	6891      	ldr	r1, [r2, #8]
 800340e:	f001 010d 	and.w	r1, r1, #13
 8003412:	2901      	cmp	r1, #1
 8003414:	4604      	mov	r4, r0
 8003416:	d009      	beq.n	800342c <ADC_Disable+0x38>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003418:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800341a:	f042 0210 	orr.w	r2, r2, #16
 800341e:	6422      	str	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 8003420:	4618      	mov	r0, r3
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003422:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003424:	f043 0301 	orr.w	r3, r3, #1
 8003428:	6463      	str	r3, [r4, #68]	; 0x44
}
 800342a:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_ADC_DISABLE(hadc);
 800342c:	6893      	ldr	r3, [r2, #8]
 800342e:	2103      	movs	r1, #3
 8003430:	f043 0302 	orr.w	r3, r3, #2
 8003434:	6093      	str	r3, [r2, #8]
 8003436:	6011      	str	r1, [r2, #0]
    tickstart = HAL_GetTick();
 8003438:	f7ff ffc4 	bl	80033c4 <HAL_GetTick>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800343c:	6823      	ldr	r3, [r4, #0]
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	07d9      	lsls	r1, r3, #31
    tickstart = HAL_GetTick();
 8003442:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003444:	d403      	bmi.n	800344e <ADC_Disable+0x5a>
 8003446:	e7dc      	b.n	8003402 <ADC_Disable+0xe>
 8003448:	689b      	ldr	r3, [r3, #8]
 800344a:	07db      	lsls	r3, r3, #31
 800344c:	d5d9      	bpl.n	8003402 <ADC_Disable+0xe>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800344e:	f7ff ffb9 	bl	80033c4 <HAL_GetTick>
 8003452:	1b40      	subs	r0, r0, r5
 8003454:	2802      	cmp	r0, #2
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003456:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003458:	d9f6      	bls.n	8003448 <ADC_Disable+0x54>
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800345a:	689a      	ldr	r2, [r3, #8]
 800345c:	07d2      	lsls	r2, r2, #31
 800345e:	d5f3      	bpl.n	8003448 <ADC_Disable+0x54>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003460:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003462:	f043 0310 	orr.w	r3, r3, #16
 8003466:	6423      	str	r3, [r4, #64]	; 0x40
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003468:	6c63      	ldr	r3, [r4, #68]	; 0x44
          return HAL_ERROR;
 800346a:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800346c:	4303      	orrs	r3, r0
 800346e:	6463      	str	r3, [r4, #68]	; 0x44
}
 8003470:	bd38      	pop	{r3, r4, r5, pc}
 8003472:	bf00      	nop

08003474 <ADC_Enable>:
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003474:	6802      	ldr	r2, [r0, #0]
{
 8003476:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003478:	6893      	ldr	r3, [r2, #8]
 800347a:	f003 0303 	and.w	r3, r3, #3
 800347e:	2b01      	cmp	r3, #1
{
 8003480:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003482:	d025      	beq.n	80034d0 <ADC_Enable+0x5c>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8003484:	6891      	ldr	r1, [r2, #8]
 8003486:	4b15      	ldr	r3, [pc, #84]	; (80034dc <ADC_Enable+0x68>)
 8003488:	4219      	tst	r1, r3
 800348a:	d008      	beq.n	800349e <ADC_Enable+0x2a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800348c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800348e:	f043 0310 	orr.w	r3, r3, #16
 8003492:	6423      	str	r3, [r4, #64]	; 0x40
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003494:	6c63      	ldr	r3, [r4, #68]	; 0x44
          return HAL_ERROR;
 8003496:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003498:	4303      	orrs	r3, r0
 800349a:	6463      	str	r3, [r4, #68]	; 0x44
}
 800349c:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_ENABLE(hadc);
 800349e:	6893      	ldr	r3, [r2, #8]
 80034a0:	f043 0301 	orr.w	r3, r3, #1
 80034a4:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();  
 80034a6:	f7ff ff8d 	bl	80033c4 <HAL_GetTick>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80034aa:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();  
 80034ac:	4605      	mov	r5, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	07d9      	lsls	r1, r3, #31
 80034b2:	d40b      	bmi.n	80034cc <ADC_Enable+0x58>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80034b4:	f7ff ff86 	bl	80033c4 <HAL_GetTick>
 80034b8:	1b43      	subs	r3, r0, r5
 80034ba:	2b02      	cmp	r3, #2
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80034bc:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80034be:	d9f6      	bls.n	80034ae <ADC_Enable+0x3a>
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	07d2      	lsls	r2, r2, #31
 80034c4:	d5e2      	bpl.n	800348c <ADC_Enable+0x18>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	07d9      	lsls	r1, r3, #31
 80034ca:	d5f3      	bpl.n	80034b4 <ADC_Enable+0x40>
  return HAL_OK;
 80034cc:	2000      	movs	r0, #0
}
 80034ce:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 80034d0:	6813      	ldr	r3, [r2, #0]
 80034d2:	07d8      	lsls	r0, r3, #31
 80034d4:	d5d6      	bpl.n	8003484 <ADC_Enable+0x10>
  return HAL_OK;
 80034d6:	2000      	movs	r0, #0
 80034d8:	e7f9      	b.n	80034ce <ADC_Enable+0x5a>
 80034da:	bf00      	nop
 80034dc:	8000003f 	.word	0x8000003f

080034e0 <HAL_ADC_Init>:
{
 80034e0:	b530      	push	{r4, r5, lr}
 80034e2:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0U;
 80034e4:	2300      	movs	r3, #0
 80034e6:	9301      	str	r3, [sp, #4]
  if(hadc == NULL)
 80034e8:	2800      	cmp	r0, #0
 80034ea:	f000 809c 	beq.w	8003626 <HAL_ADC_Init+0x146>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80034ee:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80034f0:	f013 0310 	ands.w	r3, r3, #16
 80034f4:	4604      	mov	r4, r0
 80034f6:	d118      	bne.n	800352a <HAL_ADC_Init+0x4a>
    if (hadc->State == HAL_ADC_STATE_RESET)
 80034f8:	6c05      	ldr	r5, [r0, #64]	; 0x40
 80034fa:	2d00      	cmp	r5, #0
 80034fc:	f000 8096 	beq.w	800362c <HAL_ADC_Init+0x14c>
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8003500:	6822      	ldr	r2, [r4, #0]
 8003502:	6891      	ldr	r1, [r2, #8]
 8003504:	00c9      	lsls	r1, r1, #3
 8003506:	f140 8082 	bpl.w	800360e <HAL_ADC_Init+0x12e>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800350a:	6891      	ldr	r1, [r2, #8]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800350c:	008d      	lsls	r5, r1, #2
 800350e:	d47e      	bmi.n	800360e <HAL_ADC_Init+0x12e>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003510:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8003512:	06c8      	lsls	r0, r1, #27
 8003514:	d400      	bmi.n	8003518 <HAL_ADC_Init+0x38>
 8003516:	b163      	cbz	r3, 8003532 <HAL_ADC_Init+0x52>
    ADC_STATE_CLR_SET(hadc->State,
 8003518:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800351a:	f023 0312 	bic.w	r3, r3, #18
    tmp_hal_status = HAL_ERROR; 
 800351e:	2001      	movs	r0, #1
    ADC_STATE_CLR_SET(hadc->State,
 8003520:	f043 0310 	orr.w	r3, r3, #16
 8003524:	6423      	str	r3, [r4, #64]	; 0x40
}
 8003526:	b003      	add	sp, #12
 8003528:	bd30      	pop	{r4, r5, pc}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800352a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800352c:	06da      	lsls	r2, r3, #27
 800352e:	d4f3      	bmi.n	8003518 <HAL_ADC_Init+0x38>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8003530:	6802      	ldr	r2, [r0, #0]
 8003532:	6890      	ldr	r0, [r2, #8]
      (tmp_hal_status == HAL_OK)                                &&
 8003534:	f010 0004 	ands.w	r0, r0, #4
 8003538:	d1ee      	bne.n	8003518 <HAL_ADC_Init+0x38>
    ADC_STATE_CLR_SET(hadc->State,
 800353a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800353c:	f421 7181 	bic.w	r1, r1, #258	; 0x102
 8003540:	f041 0102 	orr.w	r1, r1, #2
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003544:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
    ADC_STATE_CLR_SET(hadc->State,
 8003548:	6421      	str	r1, [r4, #64]	; 0x40
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800354a:	f000 80d9 	beq.w	8003700 <HAL_ADC_Init+0x220>
 800354e:	4b7d      	ldr	r3, [pc, #500]	; (8003744 <HAL_ADC_Init+0x264>)
 8003550:	429a      	cmp	r2, r3
 8003552:	f000 80dd 	beq.w	8003710 <HAL_ADC_Init+0x230>
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003556:	497c      	ldr	r1, [pc, #496]	; (8003748 <HAL_ADC_Init+0x268>)
 8003558:	428a      	cmp	r2, r1
 800355a:	d074      	beq.n	8003646 <HAL_ADC_Init+0x166>
 800355c:	4b7b      	ldr	r3, [pc, #492]	; (800374c <HAL_ADC_Init+0x26c>)
 800355e:	429a      	cmp	r2, r3
 8003560:	d072      	beq.n	8003648 <HAL_ADC_Init+0x168>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8003562:	6893      	ldr	r3, [r2, #8]
 8003564:	f003 0303 	and.w	r3, r3, #3
 8003568:	2b01      	cmp	r3, #1
 800356a:	f000 80e3 	beq.w	8003734 <HAL_ADC_Init+0x254>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800356e:	4d78      	ldr	r5, [pc, #480]	; (8003750 <HAL_ADC_Init+0x270>)
      MODIFY_REG(tmpADC_Common->CCR       ,
 8003570:	68ab      	ldr	r3, [r5, #8]
 8003572:	6861      	ldr	r1, [r4, #4]
 8003574:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003578:	430b      	orrs	r3, r1
 800357a:	60ab      	str	r3, [r5, #8]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 800357c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800357e:	68e1      	ldr	r1, [r4, #12]
 8003580:	7e65      	ldrb	r5, [r4, #25]
 8003582:	2b01      	cmp	r3, #1
 8003584:	68a3      	ldr	r3, [r4, #8]
 8003586:	ea43 0301 	orr.w	r3, r3, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800358a:	f894 1020 	ldrb.w	r1, [r4, #32]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 800358e:	bf18      	it	ne
 8003590:	f44f 5080 	movne.w	r0, #4096	; 0x1000
 8003594:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003598:	2901      	cmp	r1, #1
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 800359a:	ea43 0300 	orr.w	r3, r3, r0
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800359e:	f000 8093 	beq.w	80036c8 <HAL_ADC_Init+0x1e8>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80035a2:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80035a4:	2901      	cmp	r1, #1
 80035a6:	d00b      	beq.n	80035c0 <HAL_ADC_Init+0xe0>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80035a8:	4867      	ldr	r0, [pc, #412]	; (8003748 <HAL_ADC_Init+0x268>)
 80035aa:	4282      	cmp	r2, r0
 80035ac:	f000 809c 	beq.w	80036e8 <HAL_ADC_Init+0x208>
 80035b0:	f500 7080 	add.w	r0, r0, #256	; 0x100
 80035b4:	4282      	cmp	r2, r0
 80035b6:	f000 8097 	beq.w	80036e8 <HAL_ADC_Init+0x208>
 80035ba:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80035bc:	4303      	orrs	r3, r0
 80035be:	430b      	orrs	r3, r1
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80035c0:	6891      	ldr	r1, [r2, #8]
 80035c2:	f011 0f0c 	tst.w	r1, #12
 80035c6:	d10c      	bne.n	80035e2 <HAL_ADC_Init+0x102>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80035c8:	68d1      	ldr	r1, [r2, #12]
 80035ca:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 80035ce:	f021 0102 	bic.w	r1, r1, #2
 80035d2:	60d1      	str	r1, [r2, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80035d4:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
 80035d8:	7e20      	ldrb	r0, [r4, #24]
 80035da:	0049      	lsls	r1, r1, #1
 80035dc:	ea41 3180 	orr.w	r1, r1, r0, lsl #14
 80035e0:	430b      	orrs	r3, r1
    MODIFY_REG(hadc->Instance->CFGR,
 80035e2:	68d0      	ldr	r0, [r2, #12]
 80035e4:	495b      	ldr	r1, [pc, #364]	; (8003754 <HAL_ADC_Init+0x274>)
 80035e6:	4001      	ands	r1, r0
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80035e8:	6920      	ldr	r0, [r4, #16]
    MODIFY_REG(hadc->Instance->CFGR,
 80035ea:	430b      	orrs	r3, r1
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80035ec:	2801      	cmp	r0, #1
    MODIFY_REG(hadc->Instance->CFGR,
 80035ee:	60d3      	str	r3, [r2, #12]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80035f0:	d072      	beq.n	80036d8 <HAL_ADC_Init+0x1f8>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80035f2:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80035f4:	f023 030f 	bic.w	r3, r3, #15
 80035f8:	6313      	str	r3, [r2, #48]	; 0x30
    ADC_CLEAR_ERRORCODE(hadc);
 80035fa:	2000      	movs	r0, #0
 80035fc:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 80035fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003600:	f023 0303 	bic.w	r3, r3, #3
 8003604:	f043 0301 	orr.w	r3, r3, #1
 8003608:	6423      	str	r3, [r4, #64]	; 0x40
}
 800360a:	b003      	add	sp, #12
 800360c:	bd30      	pop	{r4, r5, pc}
      ADC_STATE_CLR_SET(hadc->State,
 800360e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003610:	f023 0312 	bic.w	r3, r3, #18
 8003614:	f043 0310 	orr.w	r3, r3, #16
 8003618:	6423      	str	r3, [r4, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800361a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800361c:	f043 0301 	orr.w	r3, r3, #1
 8003620:	6463      	str	r3, [r4, #68]	; 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003622:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003624:	e778      	b.n	8003518 <HAL_ADC_Init+0x38>
    return HAL_ERROR;
 8003626:	2001      	movs	r0, #1
}
 8003628:	b003      	add	sp, #12
 800362a:	bd30      	pop	{r4, r5, pc}
      hadc->InjectionConfig.ContextQueue = 0U;
 800362c:	e9c0 5512 	strd	r5, r5, [r0, #72]	; 0x48
      ADC_CLEAR_ERRORCODE(hadc);
 8003630:	6445      	str	r5, [r0, #68]	; 0x44
      hadc->Lock = HAL_UNLOCKED;
 8003632:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
    HAL_ADC_MspInit(hadc);
 8003636:	f7fd fc8b 	bl	8000f50 <HAL_ADC_MspInit>
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800363a:	6822      	ldr	r2, [r4, #0]
 800363c:	6893      	ldr	r3, [r2, #8]
 800363e:	00db      	lsls	r3, r3, #3
 8003640:	d511      	bpl.n	8003666 <HAL_ADC_Init+0x186>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003642:	462b      	mov	r3, r5
 8003644:	e75d      	b.n	8003502 <HAL_ADC_Init+0x22>
 8003646:	4941      	ldr	r1, [pc, #260]	; (800374c <HAL_ADC_Init+0x26c>)
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003648:	4d41      	ldr	r5, [pc, #260]	; (8003750 <HAL_ADC_Init+0x270>)
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800364a:	6893      	ldr	r3, [r2, #8]
 800364c:	f003 0303 	and.w	r3, r3, #3
 8003650:	2b01      	cmp	r3, #1
 8003652:	d058      	beq.n	8003706 <HAL_ADC_Init+0x226>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8003654:	688b      	ldr	r3, [r1, #8]
 8003656:	f003 0303 	and.w	r3, r3, #3
 800365a:	2b01      	cmp	r3, #1
 800365c:	d188      	bne.n	8003570 <HAL_ADC_Init+0x90>
 800365e:	680b      	ldr	r3, [r1, #0]
 8003660:	07db      	lsls	r3, r3, #31
 8003662:	d48b      	bmi.n	800357c <HAL_ADC_Init+0x9c>
 8003664:	e784      	b.n	8003570 <HAL_ADC_Init+0x90>
        tmp_hal_status = ADC_Disable(hadc);
 8003666:	4620      	mov	r0, r4
 8003668:	f7ff fec4 	bl	80033f4 <ADC_Disable>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800366c:	6c22      	ldr	r2, [r4, #64]	; 0x40
        tmp_hal_status = ADC_Disable(hadc);
 800366e:	4603      	mov	r3, r0
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003670:	06d0      	lsls	r0, r2, #27
 8003672:	f53f af45 	bmi.w	8003500 <HAL_ADC_Init+0x20>
 8003676:	2b00      	cmp	r3, #0
 8003678:	f47f af42 	bne.w	8003500 <HAL_ADC_Init+0x20>
          ADC_STATE_CLR_SET(hadc->State,
 800367c:	6c21      	ldr	r1, [r4, #64]	; 0x40
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 800367e:	6822      	ldr	r2, [r4, #0]
          ADC_STATE_CLR_SET(hadc->State,
 8003680:	f421 5188 	bic.w	r1, r1, #4352	; 0x1100
 8003684:	f021 0102 	bic.w	r1, r1, #2
 8003688:	f041 0102 	orr.w	r1, r1, #2
 800368c:	6421      	str	r1, [r4, #64]	; 0x40
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 800368e:	6890      	ldr	r0, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003690:	4931      	ldr	r1, [pc, #196]	; (8003758 <HAL_ADC_Init+0x278>)
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8003692:	f020 5040 	bic.w	r0, r0, #805306368	; 0x30000000
 8003696:	6090      	str	r0, [r2, #8]
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8003698:	6890      	ldr	r0, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800369a:	6809      	ldr	r1, [r1, #0]
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 800369c:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 80036a0:	6090      	str	r0, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80036a2:	482e      	ldr	r0, [pc, #184]	; (800375c <HAL_ADC_Init+0x27c>)
 80036a4:	fba0 0101 	umull	r0, r1, r0, r1
 80036a8:	0c89      	lsrs	r1, r1, #18
 80036aa:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80036ae:	0049      	lsls	r1, r1, #1
 80036b0:	9101      	str	r1, [sp, #4]
          while(wait_loop_index != 0U)
 80036b2:	9901      	ldr	r1, [sp, #4]
 80036b4:	2900      	cmp	r1, #0
 80036b6:	f43f af24 	beq.w	8003502 <HAL_ADC_Init+0x22>
            wait_loop_index--;
 80036ba:	9901      	ldr	r1, [sp, #4]
 80036bc:	3901      	subs	r1, #1
 80036be:	9101      	str	r1, [sp, #4]
          while(wait_loop_index != 0U)
 80036c0:	9901      	ldr	r1, [sp, #4]
 80036c2:	2900      	cmp	r1, #0
 80036c4:	d1f9      	bne.n	80036ba <HAL_ADC_Init+0x1da>
 80036c6:	e71c      	b.n	8003502 <HAL_ADC_Init+0x22>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80036c8:	bb35      	cbnz	r5, 8003718 <HAL_ADC_Init+0x238>
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80036ca:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80036cc:	3901      	subs	r1, #1
 80036ce:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 80036d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036d6:	e764      	b.n	80035a2 <HAL_ADC_Init+0xc2>
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80036d8:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80036da:	69e3      	ldr	r3, [r4, #28]
 80036dc:	f021 010f 	bic.w	r1, r1, #15
 80036e0:	3b01      	subs	r3, #1
 80036e2:	430b      	orrs	r3, r1
 80036e4:	6313      	str	r3, [r2, #48]	; 0x30
 80036e6:	e788      	b.n	80035fa <HAL_ADC_Init+0x11a>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80036e8:	f5b1 7f30 	cmp.w	r1, #704	; 0x2c0
 80036ec:	d01f      	beq.n	800372e <HAL_ADC_Init+0x24e>
 80036ee:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 80036f2:	d024      	beq.n	800373e <HAL_ADC_Init+0x25e>
 80036f4:	f5b1 7fe0 	cmp.w	r1, #448	; 0x1c0
 80036f8:	bf08      	it	eq
 80036fa:	f44f 7180 	moveq.w	r1, #256	; 0x100
 80036fe:	e75c      	b.n	80035ba <HAL_ADC_Init+0xda>
 8003700:	4910      	ldr	r1, [pc, #64]	; (8003744 <HAL_ADC_Init+0x264>)
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003702:	4d17      	ldr	r5, [pc, #92]	; (8003760 <HAL_ADC_Init+0x280>)
 8003704:	e7a1      	b.n	800364a <HAL_ADC_Init+0x16a>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8003706:	6813      	ldr	r3, [r2, #0]
 8003708:	07db      	lsls	r3, r3, #31
 800370a:	f53f af37 	bmi.w	800357c <HAL_ADC_Init+0x9c>
 800370e:	e7a1      	b.n	8003654 <HAL_ADC_Init+0x174>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003710:	4d13      	ldr	r5, [pc, #76]	; (8003760 <HAL_ADC_Init+0x280>)
 8003712:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 8003716:	e798      	b.n	800364a <HAL_ADC_Init+0x16a>
        ADC_STATE_CLR_SET(hadc->State,
 8003718:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800371a:	f021 0122 	bic.w	r1, r1, #34	; 0x22
 800371e:	f041 0120 	orr.w	r1, r1, #32
 8003722:	6421      	str	r1, [r4, #64]	; 0x40
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003724:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8003726:	f041 0101 	orr.w	r1, r1, #1
 800372a:	6461      	str	r1, [r4, #68]	; 0x44
 800372c:	e739      	b.n	80035a2 <HAL_ADC_Init+0xc2>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800372e:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8003732:	e742      	b.n	80035ba <HAL_ADC_Init+0xda>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8003734:	6813      	ldr	r3, [r2, #0]
 8003736:	07d9      	lsls	r1, r3, #31
 8003738:	f53f af20 	bmi.w	800357c <HAL_ADC_Init+0x9c>
 800373c:	e717      	b.n	800356e <HAL_ADC_Init+0x8e>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800373e:	f44f 7130 	mov.w	r1, #704	; 0x2c0
 8003742:	e73a      	b.n	80035ba <HAL_ADC_Init+0xda>
 8003744:	50000100 	.word	0x50000100
 8003748:	50000400 	.word	0x50000400
 800374c:	50000500 	.word	0x50000500
 8003750:	50000700 	.word	0x50000700
 8003754:	fff0c007 	.word	0xfff0c007
 8003758:	20000004 	.word	0x20000004
 800375c:	431bde83 	.word	0x431bde83
 8003760:	50000300 	.word	0x50000300

08003764 <HAL_ADC_Start>:
{
 8003764:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003766:	6803      	ldr	r3, [r0, #0]
 8003768:	689d      	ldr	r5, [r3, #8]
 800376a:	f015 0504 	ands.w	r5, r5, #4
 800376e:	d12c      	bne.n	80037ca <HAL_ADC_Start+0x66>
    __HAL_LOCK(hadc);
 8003770:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003774:	2b01      	cmp	r3, #1
 8003776:	4604      	mov	r4, r0
 8003778:	d027      	beq.n	80037ca <HAL_ADC_Start+0x66>
 800377a:	2301      	movs	r3, #1
 800377c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    tmp_hal_status = ADC_Enable(hadc);
 8003780:	f7ff fe78 	bl	8003474 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8003784:	b9f0      	cbnz	r0, 80037c4 <HAL_ADC_Start+0x60>
      ADC_STATE_CLR_SET(hadc->State,
 8003786:	6c22      	ldr	r2, [r4, #64]	; 0x40
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003788:	6823      	ldr	r3, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 800378a:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 800378e:	f022 0201 	bic.w	r2, r2, #1
 8003792:	f442 7280 	orr.w	r2, r2, #256	; 0x100
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003796:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
      ADC_STATE_CLR_SET(hadc->State,
 800379a:	6422      	str	r2, [r4, #64]	; 0x40
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800379c:	d017      	beq.n	80037ce <HAL_ADC_Start+0x6a>
 800379e:	4a3a      	ldr	r2, [pc, #232]	; (8003888 <HAL_ADC_Start+0x124>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d068      	beq.n	8003876 <HAL_ADC_Start+0x112>
 80037a4:	f502 62c0 	add.w	r2, r2, #1536	; 0x600
 80037a8:	6892      	ldr	r2, [r2, #8]
 80037aa:	06d5      	lsls	r5, r2, #27
 80037ac:	d011      	beq.n	80037d2 <HAL_ADC_Start+0x6e>
 80037ae:	4937      	ldr	r1, [pc, #220]	; (800388c <HAL_ADC_Start+0x128>)
 80037b0:	428b      	cmp	r3, r1
 80037b2:	d00e      	beq.n	80037d2 <HAL_ADC_Start+0x6e>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80037b4:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80037b6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80037ba:	6422      	str	r2, [r4, #64]	; 0x40
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80037bc:	68ca      	ldr	r2, [r1, #12]
 80037be:	0192      	lsls	r2, r2, #6
 80037c0:	d514      	bpl.n	80037ec <HAL_ADC_Start+0x88>
 80037c2:	e00d      	b.n	80037e0 <HAL_ADC_Start+0x7c>
      __HAL_UNLOCK(hadc);
 80037c4:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
}
 80037c8:	bd38      	pop	{r3, r4, r5, pc}
    tmp_hal_status = HAL_BUSY;
 80037ca:	2002      	movs	r0, #2
}
 80037cc:	bd38      	pop	{r3, r4, r5, pc}
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80037ce:	4a30      	ldr	r2, [pc, #192]	; (8003890 <HAL_ADC_Start+0x12c>)
 80037d0:	6892      	ldr	r2, [r2, #8]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80037d2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80037d4:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80037d8:	6422      	str	r2, [r4, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80037da:	68da      	ldr	r2, [r3, #12]
 80037dc:	0191      	lsls	r1, r2, #6
 80037de:	d505      	bpl.n	80037ec <HAL_ADC_Start+0x88>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80037e0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80037e2:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80037e6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80037ea:	6422      	str	r2, [r4, #64]	; 0x40
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80037ec:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80037ee:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80037f2:	bf1c      	itt	ne
 80037f4:	6c62      	ldrne	r2, [r4, #68]	; 0x44
 80037f6:	f022 0206 	bicne.w	r2, r2, #6
        ADC_CLEAR_ERRORCODE(hadc);
 80037fa:	6462      	str	r2, [r4, #68]	; 0x44
      __HAL_UNLOCK(hadc);
 80037fc:	2100      	movs	r1, #0
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80037fe:	221c      	movs	r2, #28
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8003800:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
      __HAL_UNLOCK(hadc);
 8003804:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003808:	601a      	str	r2, [r3, #0]
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 800380a:	d01a      	beq.n	8003842 <HAL_ADC_Start+0xde>
 800380c:	4a1e      	ldr	r2, [pc, #120]	; (8003888 <HAL_ADC_Start+0x124>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d022      	beq.n	8003858 <HAL_ADC_Start+0xf4>
 8003812:	f8d2 1608 	ldr.w	r1, [r2, #1544]	; 0x608
 8003816:	06cd      	lsls	r5, r1, #27
 8003818:	f502 62c0 	add.w	r2, r2, #1536	; 0x600
 800381c:	d00c      	beq.n	8003838 <HAL_ADC_Start+0xd4>
 800381e:	6891      	ldr	r1, [r2, #8]
 8003820:	f001 011f 	and.w	r1, r1, #31
 8003824:	2905      	cmp	r1, #5
 8003826:	d007      	beq.n	8003838 <HAL_ADC_Start+0xd4>
 8003828:	6892      	ldr	r2, [r2, #8]
 800382a:	f002 021f 	and.w	r2, r2, #31
 800382e:	2a09      	cmp	r2, #9
 8003830:	d002      	beq.n	8003838 <HAL_ADC_Start+0xd4>
 8003832:	4a16      	ldr	r2, [pc, #88]	; (800388c <HAL_ADC_Start+0x128>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d1c7      	bne.n	80037c8 <HAL_ADC_Start+0x64>
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8003838:	689a      	ldr	r2, [r3, #8]
 800383a:	f042 0204 	orr.w	r2, r2, #4
 800383e:	609a      	str	r2, [r3, #8]
}
 8003840:	bd38      	pop	{r3, r4, r5, pc}
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8003842:	4a13      	ldr	r2, [pc, #76]	; (8003890 <HAL_ADC_Start+0x12c>)
 8003844:	6891      	ldr	r1, [r2, #8]
 8003846:	06cc      	lsls	r4, r1, #27
 8003848:	d0f6      	beq.n	8003838 <HAL_ADC_Start+0xd4>
 800384a:	6891      	ldr	r1, [r2, #8]
 800384c:	f001 011f 	and.w	r1, r1, #31
 8003850:	2905      	cmp	r1, #5
 8003852:	d0f1      	beq.n	8003838 <HAL_ADC_Start+0xd4>
 8003854:	6892      	ldr	r2, [r2, #8]
 8003856:	e7ef      	b.n	8003838 <HAL_ADC_Start+0xd4>
 8003858:	4a0d      	ldr	r2, [pc, #52]	; (8003890 <HAL_ADC_Start+0x12c>)
 800385a:	6891      	ldr	r1, [r2, #8]
 800385c:	06c9      	lsls	r1, r1, #27
 800385e:	d0eb      	beq.n	8003838 <HAL_ADC_Start+0xd4>
 8003860:	6891      	ldr	r1, [r2, #8]
 8003862:	f001 011f 	and.w	r1, r1, #31
 8003866:	2905      	cmp	r1, #5
 8003868:	d0e6      	beq.n	8003838 <HAL_ADC_Start+0xd4>
 800386a:	6892      	ldr	r2, [r2, #8]
 800386c:	f002 021f 	and.w	r2, r2, #31
 8003870:	2a09      	cmp	r2, #9
 8003872:	d0e1      	beq.n	8003838 <HAL_ADC_Start+0xd4>
}
 8003874:	bd38      	pop	{r3, r4, r5, pc}
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003876:	4a06      	ldr	r2, [pc, #24]	; (8003890 <HAL_ADC_Start+0x12c>)
 8003878:	6892      	ldr	r2, [r2, #8]
 800387a:	06d2      	lsls	r2, r2, #27
 800387c:	d0a9      	beq.n	80037d2 <HAL_ADC_Start+0x6e>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800387e:	6c22      	ldr	r2, [r4, #64]	; 0x40
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003880:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 8003884:	e797      	b.n	80037b6 <HAL_ADC_Start+0x52>
 8003886:	bf00      	nop
 8003888:	50000100 	.word	0x50000100
 800388c:	50000400 	.word	0x50000400
 8003890:	50000300 	.word	0x50000300

08003894 <HAL_ADCEx_Calibration_Start>:
{
 8003894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 8003896:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800389a:	2b01      	cmp	r3, #1
 800389c:	d040      	beq.n	8003920 <HAL_ADCEx_Calibration_Start+0x8c>
 800389e:	2701      	movs	r7, #1
 80038a0:	f880 703c 	strb.w	r7, [r0, #60]	; 0x3c
  tmp_hal_status = ADC_Disable(hadc);
 80038a4:	4604      	mov	r4, r0
 80038a6:	460d      	mov	r5, r1
 80038a8:	f7ff fda4 	bl	80033f4 <ADC_Disable>
  if (tmp_hal_status == HAL_OK)
 80038ac:	4606      	mov	r6, r0
 80038ae:	2800      	cmp	r0, #0
 80038b0:	d131      	bne.n	8003916 <HAL_ADCEx_Calibration_Start+0x82>
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 80038b2:	6823      	ldr	r3, [r4, #0]
    hadc->State = HAL_ADC_STATE_READY;
 80038b4:	6427      	str	r7, [r4, #64]	; 0x40
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 80038b6:	689a      	ldr	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80038b8:	42bd      	cmp	r5, r7
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 80038ba:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 80038be:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80038c0:	d103      	bne.n	80038ca <HAL_ADCEx_Calibration_Start+0x36>
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 80038c2:	689a      	ldr	r2, [r3, #8]
 80038c4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80038c8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR |= ADC_CR_ADCAL;
 80038ca:	689a      	ldr	r2, [r3, #8]
 80038cc:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80038d0:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();  
 80038d2:	f7ff fd77 	bl	80033c4 <HAL_GetTick>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80038d6:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();  
 80038d8:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	da14      	bge.n	800390a <HAL_ADCEx_Calibration_Start+0x76>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80038e0:	f7ff fd70 	bl	80033c4 <HAL_GetTick>
 80038e4:	1b43      	subs	r3, r0, r5
 80038e6:	2b0a      	cmp	r3, #10
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80038e8:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80038ea:	d9f6      	bls.n	80038da <HAL_ADCEx_Calibration_Start+0x46>
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80038ec:	689a      	ldr	r2, [r3, #8]
 80038ee:	2a00      	cmp	r2, #0
 80038f0:	daf3      	bge.n	80038da <HAL_ADCEx_Calibration_Start+0x46>
          ADC_STATE_CLR_SET(hadc->State,
 80038f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
          __HAL_UNLOCK(hadc);
 80038f4:	2200      	movs	r2, #0
          ADC_STATE_CLR_SET(hadc->State,
 80038f6:	f023 0312 	bic.w	r3, r3, #18
 80038fa:	f043 0310 	orr.w	r3, r3, #16
          return HAL_ERROR;
 80038fe:	2601      	movs	r6, #1
          __HAL_UNLOCK(hadc);
 8003900:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
          ADC_STATE_CLR_SET(hadc->State,
 8003904:	6423      	str	r3, [r4, #64]	; 0x40
}
 8003906:	4630      	mov	r0, r6
 8003908:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ADC_STATE_CLR_SET(hadc->State,
 800390a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800390c:	f023 0303 	bic.w	r3, r3, #3
 8003910:	f043 0301 	orr.w	r3, r3, #1
 8003914:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8003916:	2300      	movs	r3, #0
 8003918:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800391c:	4630      	mov	r0, r6
 800391e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hadc);
 8003920:	2602      	movs	r6, #2
}
 8003922:	4630      	mov	r0, r6
 8003924:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003926:	bf00      	nop

08003928 <HAL_ADCEx_InjectedStart>:
{
 8003928:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 800392a:	6803      	ldr	r3, [r0, #0]
 800392c:	689d      	ldr	r5, [r3, #8]
 800392e:	f015 0508 	ands.w	r5, r5, #8
 8003932:	d129      	bne.n	8003988 <HAL_ADCEx_InjectedStart+0x60>
    __HAL_LOCK(hadc);
 8003934:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003938:	2b01      	cmp	r3, #1
 800393a:	4604      	mov	r4, r0
 800393c:	d024      	beq.n	8003988 <HAL_ADCEx_InjectedStart+0x60>
 800393e:	2301      	movs	r3, #1
 8003940:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    tmp_hal_status = ADC_Enable(hadc);
 8003944:	f7ff fd96 	bl	8003474 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8003948:	b9d8      	cbnz	r0, 8003982 <HAL_ADCEx_InjectedStart+0x5a>
      ADC_STATE_CLR_SET(hadc->State,
 800394a:	6c23      	ldr	r3, [r4, #64]	; 0x40
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800394c:	6822      	ldr	r2, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 800394e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003952:	f023 0301 	bic.w	r3, r3, #1
 8003956:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800395a:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
      ADC_STATE_CLR_SET(hadc->State,
 800395e:	6423      	str	r3, [r4, #64]	; 0x40
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003960:	d014      	beq.n	800398c <HAL_ADCEx_InjectedStart+0x64>
 8003962:	4b32      	ldr	r3, [pc, #200]	; (8003a2c <HAL_ADCEx_InjectedStart+0x104>)
 8003964:	429a      	cmp	r2, r3
 8003966:	d042      	beq.n	80039ee <HAL_ADCEx_InjectedStart+0xc6>
 8003968:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 800396c:	689b      	ldr	r3, [r3, #8]
 800396e:	06d9      	lsls	r1, r3, #27
 8003970:	d00e      	beq.n	8003990 <HAL_ADCEx_InjectedStart+0x68>
 8003972:	4b2f      	ldr	r3, [pc, #188]	; (8003a30 <HAL_ADCEx_InjectedStart+0x108>)
 8003974:	429a      	cmp	r2, r3
 8003976:	d00b      	beq.n	8003990 <HAL_ADCEx_InjectedStart+0x68>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003978:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800397a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800397e:	6423      	str	r3, [r4, #64]	; 0x40
 8003980:	e00a      	b.n	8003998 <HAL_ADCEx_InjectedStart+0x70>
      __HAL_UNLOCK(hadc);
 8003982:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
}
 8003986:	bd38      	pop	{r3, r4, r5, pc}
    tmp_hal_status = HAL_BUSY;
 8003988:	2002      	movs	r0, #2
}
 800398a:	bd38      	pop	{r3, r4, r5, pc}
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800398c:	4b29      	ldr	r3, [pc, #164]	; (8003a34 <HAL_ADCEx_InjectedStart+0x10c>)
 800398e:	689b      	ldr	r3, [r3, #8]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003990:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003992:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003996:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003998:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800399a:	f413 7380 	ands.w	r3, r3, #256	; 0x100
        ADC_CLEAR_ERRORCODE(hadc);
 800399e:	bf08      	it	eq
 80039a0:	6463      	streq	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hadc);
 80039a2:	2100      	movs	r1, #0
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 80039a4:	2360      	movs	r3, #96	; 0x60
      __HAL_UNLOCK(hadc);
 80039a6:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 80039aa:	6013      	str	r3, [r2, #0]
      if (HAL_IS_BIT_CLR(hadc->Instance->CFGR, ADC_CFGR_JAUTO) && 
 80039ac:	68d3      	ldr	r3, [r2, #12]
 80039ae:	019b      	lsls	r3, r3, #6
 80039b0:	d4e9      	bmi.n	8003986 <HAL_ADCEx_InjectedStart+0x5e>
 80039b2:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80039b6:	d01f      	beq.n	80039f8 <HAL_ADCEx_InjectedStart+0xd0>
          ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc)          )
 80039b8:	4b1c      	ldr	r3, [pc, #112]	; (8003a2c <HAL_ADCEx_InjectedStart+0x104>)
 80039ba:	429a      	cmp	r2, r3
 80039bc:	d027      	beq.n	8003a0e <HAL_ADCEx_InjectedStart+0xe6>
 80039be:	f8d3 1608 	ldr.w	r1, [r3, #1544]	; 0x608
 80039c2:	06cd      	lsls	r5, r1, #27
 80039c4:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 80039c8:	d00c      	beq.n	80039e4 <HAL_ADCEx_InjectedStart+0xbc>
 80039ca:	6899      	ldr	r1, [r3, #8]
 80039cc:	f001 011f 	and.w	r1, r1, #31
 80039d0:	2906      	cmp	r1, #6
 80039d2:	d007      	beq.n	80039e4 <HAL_ADCEx_InjectedStart+0xbc>
 80039d4:	689b      	ldr	r3, [r3, #8]
 80039d6:	f003 031f 	and.w	r3, r3, #31
 80039da:	2b07      	cmp	r3, #7
 80039dc:	d002      	beq.n	80039e4 <HAL_ADCEx_InjectedStart+0xbc>
 80039de:	4b14      	ldr	r3, [pc, #80]	; (8003a30 <HAL_ADCEx_InjectedStart+0x108>)
 80039e0:	429a      	cmp	r2, r3
 80039e2:	d1d0      	bne.n	8003986 <HAL_ADCEx_InjectedStart+0x5e>
        SET_BIT(hadc->Instance->CR, ADC_CR_JADSTART);
 80039e4:	6893      	ldr	r3, [r2, #8]
 80039e6:	f043 0308 	orr.w	r3, r3, #8
 80039ea:	6093      	str	r3, [r2, #8]
}
 80039ec:	bd38      	pop	{r3, r4, r5, pc}
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80039ee:	4b11      	ldr	r3, [pc, #68]	; (8003a34 <HAL_ADCEx_InjectedStart+0x10c>)
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	06db      	lsls	r3, r3, #27
 80039f4:	d0cc      	beq.n	8003990 <HAL_ADCEx_InjectedStart+0x68>
 80039f6:	e7bf      	b.n	8003978 <HAL_ADCEx_InjectedStart+0x50>
          ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc)          )
 80039f8:	4b0e      	ldr	r3, [pc, #56]	; (8003a34 <HAL_ADCEx_InjectedStart+0x10c>)
 80039fa:	6899      	ldr	r1, [r3, #8]
      if (HAL_IS_BIT_CLR(hadc->Instance->CFGR, ADC_CFGR_JAUTO) && 
 80039fc:	06c9      	lsls	r1, r1, #27
 80039fe:	d0f1      	beq.n	80039e4 <HAL_ADCEx_InjectedStart+0xbc>
          ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc)          )
 8003a00:	6899      	ldr	r1, [r3, #8]
 8003a02:	f001 011f 	and.w	r1, r1, #31
 8003a06:	2906      	cmp	r1, #6
 8003a08:	d0ec      	beq.n	80039e4 <HAL_ADCEx_InjectedStart+0xbc>
 8003a0a:	689b      	ldr	r3, [r3, #8]
 8003a0c:	e7ea      	b.n	80039e4 <HAL_ADCEx_InjectedStart+0xbc>
 8003a0e:	4b09      	ldr	r3, [pc, #36]	; (8003a34 <HAL_ADCEx_InjectedStart+0x10c>)
 8003a10:	6899      	ldr	r1, [r3, #8]
      if (HAL_IS_BIT_CLR(hadc->Instance->CFGR, ADC_CFGR_JAUTO) && 
 8003a12:	06cc      	lsls	r4, r1, #27
 8003a14:	d0e6      	beq.n	80039e4 <HAL_ADCEx_InjectedStart+0xbc>
          ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc)          )
 8003a16:	6899      	ldr	r1, [r3, #8]
 8003a18:	f001 011f 	and.w	r1, r1, #31
 8003a1c:	2906      	cmp	r1, #6
 8003a1e:	d0e1      	beq.n	80039e4 <HAL_ADCEx_InjectedStart+0xbc>
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	f003 031f 	and.w	r3, r3, #31
 8003a26:	2b07      	cmp	r3, #7
 8003a28:	d0dc      	beq.n	80039e4 <HAL_ADCEx_InjectedStart+0xbc>
}
 8003a2a:	bd38      	pop	{r3, r4, r5, pc}
 8003a2c:	50000100 	.word	0x50000100
 8003a30:	50000400 	.word	0x50000400
 8003a34:	50000300 	.word	0x50000300

08003a38 <HAL_ADCEx_InjectedGetValue>:
  switch(InjectedRank)
 8003a38:	2903      	cmp	r1, #3
 8003a3a:	d007      	beq.n	8003a4c <HAL_ADCEx_InjectedGetValue+0x14>
 8003a3c:	2904      	cmp	r1, #4
 8003a3e:	d00d      	beq.n	8003a5c <HAL_ADCEx_InjectedGetValue+0x24>
 8003a40:	2902      	cmp	r1, #2
 8003a42:	d007      	beq.n	8003a54 <HAL_ADCEx_InjectedGetValue+0x1c>
      tmp_jdr = hadc->Instance->JDR1;
 8003a44:	6803      	ldr	r3, [r0, #0]
 8003a46:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
}
 8003a4a:	4770      	bx	lr
      tmp_jdr = hadc->Instance->JDR3;
 8003a4c:	6803      	ldr	r3, [r0, #0]
 8003a4e:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
      break;
 8003a52:	4770      	bx	lr
      tmp_jdr = hadc->Instance->JDR2;
 8003a54:	6803      	ldr	r3, [r0, #0]
 8003a56:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
      break;
 8003a5a:	4770      	bx	lr
      tmp_jdr = hadc->Instance->JDR4;
 8003a5c:	6803      	ldr	r3, [r0, #0]
 8003a5e:	f8d3 008c 	ldr.w	r0, [r3, #140]	; 0x8c
      break;
 8003a62:	4770      	bx	lr

08003a64 <HAL_ADC_ConfigChannel>:
{
 8003a64:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 8003a66:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003a6a:	68cc      	ldr	r4, [r1, #12]
{
 8003a6c:	b083      	sub	sp, #12
 8003a6e:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8003a70:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0U;
 8003a72:	f04f 0000 	mov.w	r0, #0
 8003a76:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8003a78:	f000 8106 	beq.w	8003c88 <HAL_ADC_ConfigChannel+0x224>
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003a7c:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 8003a7e:	2001      	movs	r0, #1
 8003a80:	f883 003c 	strb.w	r0, [r3, #60]	; 0x3c
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003a84:	6895      	ldr	r5, [r2, #8]
 8003a86:	076d      	lsls	r5, r5, #29
 8003a88:	d43a      	bmi.n	8003b00 <HAL_ADC_ConfigChannel+0x9c>
    if (sConfig->Rank < 5U)
 8003a8a:	6848      	ldr	r0, [r1, #4]
 8003a8c:	2804      	cmp	r0, #4
 8003a8e:	f200 808b 	bhi.w	8003ba8 <HAL_ADC_ConfigChannel+0x144>
      MODIFY_REG(hadc->Instance->SQR1,
 8003a92:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003a96:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8003a98:	680d      	ldr	r5, [r1, #0]
 8003a9a:	0040      	lsls	r0, r0, #1
 8003a9c:	f04f 0c1f 	mov.w	ip, #31
 8003aa0:	fa0c fc00 	lsl.w	ip, ip, r0
 8003aa4:	ea26 0c0c 	bic.w	ip, r6, ip
 8003aa8:	fa05 f000 	lsl.w	r0, r5, r0
 8003aac:	ea4c 0000 	orr.w	r0, ip, r0
 8003ab0:	6310      	str	r0, [r2, #48]	; 0x30
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8003ab2:	6890      	ldr	r0, [r2, #8]
 8003ab4:	f010 0f0c 	tst.w	r0, #12
 8003ab8:	d134      	bne.n	8003b24 <HAL_ADC_ConfigChannel+0xc0>
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8003aba:	2d09      	cmp	r5, #9
 8003abc:	f200 808b 	bhi.w	8003bd6 <HAL_ADC_ConfigChannel+0x172>
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003ac0:	6950      	ldr	r0, [r2, #20]
 8003ac2:	688e      	ldr	r6, [r1, #8]
 8003ac4:	eb05 0e45 	add.w	lr, r5, r5, lsl #1
 8003ac8:	f04f 0c07 	mov.w	ip, #7
 8003acc:	fa0c fc0e 	lsl.w	ip, ip, lr
 8003ad0:	fa06 f60e 	lsl.w	r6, r6, lr
 8003ad4:	ea20 000c 	bic.w	r0, r0, ip
 8003ad8:	4330      	orrs	r0, r6
 8003ada:	6150      	str	r0, [r2, #20]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8003adc:	68d0      	ldr	r0, [r2, #12]
    switch (sConfig->OffsetNumber)
 8003ade:	690e      	ldr	r6, [r1, #16]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8003ae0:	694f      	ldr	r7, [r1, #20]
 8003ae2:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 8003ae6:	0040      	lsls	r0, r0, #1
    switch (sConfig->OffsetNumber)
 8003ae8:	3e01      	subs	r6, #1
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8003aea:	fa07 f000 	lsl.w	r0, r7, r0
    switch (sConfig->OffsetNumber)
 8003aee:	2e03      	cmp	r6, #3
 8003af0:	f200 8146 	bhi.w	8003d80 <HAL_ADC_ConfigChannel+0x31c>
 8003af4:	e8df f016 	tbh	[pc, r6, lsl #1]
 8003af8:	0108000d 	.word	0x0108000d
 8003afc:	00f400fe 	.word	0x00f400fe
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b00:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b02:	f042 0220 	orr.w	r2, r2, #32
 8003b06:	641a      	str	r2, [r3, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8003b08:	2200      	movs	r2, #0
 8003b0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8003b0e:	b003      	add	sp, #12
 8003b10:	bdf0      	pop	{r4, r5, r6, r7, pc}
      MODIFY_REG(hadc->Instance->OFR1               ,
 8003b12:	6e17      	ldr	r7, [r2, #96]	; 0x60
 8003b14:	4ea9      	ldr	r6, [pc, #676]	; (8003dbc <HAL_ADC_ConfigChannel+0x358>)
 8003b16:	403e      	ands	r6, r7
 8003b18:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 8003b1c:	4330      	orrs	r0, r6
 8003b1e:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8003b22:	6610      	str	r0, [r2, #96]	; 0x60
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003b24:	6890      	ldr	r0, [r2, #8]
 8003b26:	f000 0003 	and.w	r0, r0, #3
 8003b2a:	2801      	cmp	r0, #1
 8003b2c:	f000 80a7 	beq.w	8003c7e <HAL_ADC_ConfigChannel+0x21a>
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003b30:	2c01      	cmp	r4, #1
 8003b32:	f000 80ac 	beq.w	8003c8e <HAL_ADC_ConfigChannel+0x22a>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003b36:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 8003b3a:	2001      	movs	r0, #1
 8003b3c:	40a8      	lsls	r0, r5
 8003b3e:	ea21 0100 	bic.w	r1, r1, r0
 8003b42:	f8c2 10b0 	str.w	r1, [r2, #176]	; 0xb0
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003b46:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8003b4a:	d078      	beq.n	8003c3e <HAL_ADC_ConfigChannel+0x1da>
 8003b4c:	499c      	ldr	r1, [pc, #624]	; (8003dc0 <HAL_ADC_ConfigChannel+0x35c>)
 8003b4e:	428a      	cmp	r2, r1
 8003b50:	d075      	beq.n	8003c3e <HAL_ADC_ConfigChannel+0x1da>
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003b52:	2d10      	cmp	r5, #16
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003b54:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003b58:	d074      	beq.n	8003c44 <HAL_ADC_ConfigChannel+0x1e0>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003b5a:	2d11      	cmp	r5, #17
 8003b5c:	f040 80ac 	bne.w	8003cb8 <HAL_ADC_ConfigChannel+0x254>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003b60:	6888      	ldr	r0, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8003b62:	01c4      	lsls	r4, r0, #7
 8003b64:	d471      	bmi.n	8003c4a <HAL_ADC_ConfigChannel+0x1e6>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003b66:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8003b6a:	d070      	beq.n	8003c4e <HAL_ADC_ConfigChannel+0x1ea>
 8003b6c:	4894      	ldr	r0, [pc, #592]	; (8003dc0 <HAL_ADC_ConfigChannel+0x35c>)
 8003b6e:	4282      	cmp	r2, r0
 8003b70:	f000 80dd 	beq.w	8003d2e <HAL_ADC_ConfigChannel+0x2ca>
 8003b74:	4c93      	ldr	r4, [pc, #588]	; (8003dc4 <HAL_ADC_ConfigChannel+0x360>)
 8003b76:	42a2      	cmp	r2, r4
 8003b78:	f000 80fc 	beq.w	8003d74 <HAL_ADC_ConfigChannel+0x310>
 8003b7c:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8003b80:	4282      	cmp	r2, r0
 8003b82:	d065      	beq.n	8003c50 <HAL_ADC_ConfigChannel+0x1ec>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003b84:	6890      	ldr	r0, [r2, #8]
 8003b86:	f000 0003 	and.w	r0, r0, #3
 8003b8a:	2801      	cmp	r0, #1
 8003b8c:	f000 80f4 	beq.w	8003d78 <HAL_ADC_ConfigChannel+0x314>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003b90:	2d10      	cmp	r5, #16
 8003b92:	d05a      	beq.n	8003c4a <HAL_ADC_ConfigChannel+0x1e6>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8003b94:	2d11      	cmp	r5, #17
 8003b96:	d058      	beq.n	8003c4a <HAL_ADC_ConfigChannel+0x1e6>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003b98:	2d12      	cmp	r5, #18
 8003b9a:	d156      	bne.n	8003c4a <HAL_ADC_ConfigChannel+0x1e6>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8003b9c:	688a      	ldr	r2, [r1, #8]
 8003b9e:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ba2:	2000      	movs	r0, #0
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8003ba4:	608a      	str	r2, [r1, #8]
 8003ba6:	e7af      	b.n	8003b08 <HAL_ADC_ConfigChannel+0xa4>
    else if (sConfig->Rank < 10U)
 8003ba8:	2809      	cmp	r0, #9
 8003baa:	d925      	bls.n	8003bf8 <HAL_ADC_ConfigChannel+0x194>
    else if (sConfig->Rank < 15U)
 8003bac:	280e      	cmp	r0, #14
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8003bae:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003bb2:	ea4f 0040 	mov.w	r0, r0, lsl #1
    else if (sConfig->Rank < 15U)
 8003bb6:	f200 8085 	bhi.w	8003cc4 <HAL_ADC_ConfigChannel+0x260>
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8003bba:	6b96      	ldr	r6, [r2, #56]	; 0x38
 8003bbc:	680d      	ldr	r5, [r1, #0]
 8003bbe:	383c      	subs	r0, #60	; 0x3c
 8003bc0:	f04f 0c1f 	mov.w	ip, #31
 8003bc4:	fa0c fc00 	lsl.w	ip, ip, r0
 8003bc8:	ea26 060c 	bic.w	r6, r6, ip
 8003bcc:	fa05 f000 	lsl.w	r0, r5, r0
 8003bd0:	4330      	orrs	r0, r6
 8003bd2:	6390      	str	r0, [r2, #56]	; 0x38
 8003bd4:	e76d      	b.n	8003ab2 <HAL_ADC_ConfigChannel+0x4e>
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003bd6:	688f      	ldr	r7, [r1, #8]
 8003bd8:	6990      	ldr	r0, [r2, #24]
 8003bda:	eb05 0645 	add.w	r6, r5, r5, lsl #1
 8003bde:	3e1e      	subs	r6, #30
 8003be0:	f04f 0e07 	mov.w	lr, #7
 8003be4:	fa07 fc06 	lsl.w	ip, r7, r6
 8003be8:	fa0e f606 	lsl.w	r6, lr, r6
 8003bec:	ea20 0006 	bic.w	r0, r0, r6
 8003bf0:	ea40 000c 	orr.w	r0, r0, ip
 8003bf4:	6190      	str	r0, [r2, #24]
 8003bf6:	e771      	b.n	8003adc <HAL_ADC_ConfigChannel+0x78>
      MODIFY_REG(hadc->Instance->SQR2,
 8003bf8:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003bfc:	0040      	lsls	r0, r0, #1
 8003bfe:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8003c00:	680d      	ldr	r5, [r1, #0]
 8003c02:	381e      	subs	r0, #30
 8003c04:	f04f 0c1f 	mov.w	ip, #31
 8003c08:	fa0c fc00 	lsl.w	ip, ip, r0
 8003c0c:	ea26 060c 	bic.w	r6, r6, ip
 8003c10:	fa05 f000 	lsl.w	r0, r5, r0
 8003c14:	4330      	orrs	r0, r6
 8003c16:	6350      	str	r0, [r2, #52]	; 0x34
 8003c18:	e74b      	b.n	8003ab2 <HAL_ADC_ConfigChannel+0x4e>
        MODIFY_REG(hadc->Instance->SMPR1,
 8003c1a:	1c6c      	adds	r4, r5, #1
 8003c1c:	688e      	ldr	r6, [r1, #8]
 8003c1e:	6950      	ldr	r0, [r2, #20]
 8003c20:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8003c24:	2107      	movs	r1, #7
 8003c26:	40a1      	lsls	r1, r4
 8003c28:	40a6      	lsls	r6, r4
 8003c2a:	ea20 0101 	bic.w	r1, r0, r1
 8003c2e:	4331      	orrs	r1, r6
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003c30:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
        MODIFY_REG(hadc->Instance->SMPR1,
 8003c34:	6151      	str	r1, [r2, #20]
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003c36:	d008      	beq.n	8003c4a <HAL_ADC_ConfigChannel+0x1e6>
 8003c38:	4961      	ldr	r1, [pc, #388]	; (8003dc0 <HAL_ADC_ConfigChannel+0x35c>)
 8003c3a:	428a      	cmp	r2, r1
 8003c3c:	d105      	bne.n	8003c4a <HAL_ADC_ConfigChannel+0x1e6>
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003c3e:	2d10      	cmp	r5, #16
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003c40:	4961      	ldr	r1, [pc, #388]	; (8003dc8 <HAL_ADC_ConfigChannel+0x364>)
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003c42:	d18a      	bne.n	8003b5a <HAL_ADC_ConfigChannel+0xf6>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003c44:	6888      	ldr	r0, [r1, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003c46:	0206      	lsls	r6, r0, #8
 8003c48:	d58d      	bpl.n	8003b66 <HAL_ADC_ConfigChannel+0x102>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c4a:	2000      	movs	r0, #0
 8003c4c:	e75c      	b.n	8003b08 <HAL_ADC_ConfigChannel+0xa4>
 8003c4e:	4c5c      	ldr	r4, [pc, #368]	; (8003dc0 <HAL_ADC_ConfigChannel+0x35c>)
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003c50:	6890      	ldr	r0, [r2, #8]
 8003c52:	f000 0003 	and.w	r0, r0, #3
 8003c56:	2801      	cmp	r0, #1
 8003c58:	d060      	beq.n	8003d1c <HAL_ADC_ConfigChannel+0x2b8>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8003c5a:	68a0      	ldr	r0, [r4, #8]
 8003c5c:	f000 0003 	and.w	r0, r0, #3
 8003c60:	2801      	cmp	r0, #1
 8003c62:	d067      	beq.n	8003d34 <HAL_ADC_ConfigChannel+0x2d0>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003c64:	2d10      	cmp	r5, #16
 8003c66:	d069      	beq.n	8003d3c <HAL_ADC_ConfigChannel+0x2d8>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8003c68:	2d11      	cmp	r5, #17
 8003c6a:	d195      	bne.n	8003b98 <HAL_ADC_ConfigChannel+0x134>
 8003c6c:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8003c70:	d1eb      	bne.n	8003c4a <HAL_ADC_ConfigChannel+0x1e6>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8003c72:	688a      	ldr	r2, [r1, #8]
 8003c74:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c78:	2000      	movs	r0, #0
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8003c7a:	608a      	str	r2, [r1, #8]
 8003c7c:	e744      	b.n	8003b08 <HAL_ADC_ConfigChannel+0xa4>
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003c7e:	6810      	ldr	r0, [r2, #0]
 8003c80:	07c7      	lsls	r7, r0, #31
 8003c82:	f57f af55 	bpl.w	8003b30 <HAL_ADC_ConfigChannel+0xcc>
 8003c86:	e7e0      	b.n	8003c4a <HAL_ADC_ConfigChannel+0x1e6>
  __HAL_LOCK(hadc);
 8003c88:	2002      	movs	r0, #2
}
 8003c8a:	b003      	add	sp, #12
 8003c8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003c8e:	f8d2 00b0 	ldr.w	r0, [r2, #176]	; 0xb0
 8003c92:	40ac      	lsls	r4, r5
 8003c94:	4304      	orrs	r4, r0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8003c96:	2d09      	cmp	r5, #9
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003c98:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8003c9c:	d9bd      	bls.n	8003c1a <HAL_ADC_ConfigChannel+0x1b6>
        MODIFY_REG(hadc->Instance->SMPR2,
 8003c9e:	eb05 0445 	add.w	r4, r5, r5, lsl #1
 8003ca2:	688e      	ldr	r6, [r1, #8]
 8003ca4:	6990      	ldr	r0, [r2, #24]
 8003ca6:	3c1b      	subs	r4, #27
 8003ca8:	2107      	movs	r1, #7
 8003caa:	40a1      	lsls	r1, r4
 8003cac:	40a6      	lsls	r6, r4
 8003cae:	ea20 0101 	bic.w	r1, r0, r1
 8003cb2:	4331      	orrs	r1, r6
 8003cb4:	6191      	str	r1, [r2, #24]
 8003cb6:	e746      	b.n	8003b46 <HAL_ADC_ConfigChannel+0xe2>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003cb8:	2d12      	cmp	r5, #18
 8003cba:	d1c6      	bne.n	8003c4a <HAL_ADC_ConfigChannel+0x1e6>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8003cbc:	6888      	ldr	r0, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8003cbe:	0240      	lsls	r0, r0, #9
 8003cc0:	d4c3      	bmi.n	8003c4a <HAL_ADC_ConfigChannel+0x1e6>
 8003cc2:	e750      	b.n	8003b66 <HAL_ADC_ConfigChannel+0x102>
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8003cc4:	6bd6      	ldr	r6, [r2, #60]	; 0x3c
 8003cc6:	680d      	ldr	r5, [r1, #0]
 8003cc8:	385a      	subs	r0, #90	; 0x5a
 8003cca:	f04f 0c1f 	mov.w	ip, #31
 8003cce:	fa0c fc00 	lsl.w	ip, ip, r0
 8003cd2:	ea26 060c 	bic.w	r6, r6, ip
 8003cd6:	fa05 f000 	lsl.w	r0, r5, r0
 8003cda:	4330      	orrs	r0, r6
 8003cdc:	63d0      	str	r0, [r2, #60]	; 0x3c
 8003cde:	e6e8      	b.n	8003ab2 <HAL_ADC_ConfigChannel+0x4e>
      MODIFY_REG(hadc->Instance->OFR4               ,
 8003ce0:	6ed7      	ldr	r7, [r2, #108]	; 0x6c
 8003ce2:	4e36      	ldr	r6, [pc, #216]	; (8003dbc <HAL_ADC_ConfigChannel+0x358>)
 8003ce4:	403e      	ands	r6, r7
 8003ce6:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 8003cea:	4330      	orrs	r0, r6
 8003cec:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8003cf0:	66d0      	str	r0, [r2, #108]	; 0x6c
      break;
 8003cf2:	e717      	b.n	8003b24 <HAL_ADC_ConfigChannel+0xc0>
      MODIFY_REG(hadc->Instance->OFR3               ,
 8003cf4:	6e97      	ldr	r7, [r2, #104]	; 0x68
 8003cf6:	4e31      	ldr	r6, [pc, #196]	; (8003dbc <HAL_ADC_ConfigChannel+0x358>)
 8003cf8:	403e      	ands	r6, r7
 8003cfa:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 8003cfe:	4330      	orrs	r0, r6
 8003d00:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8003d04:	6690      	str	r0, [r2, #104]	; 0x68
      break;
 8003d06:	e70d      	b.n	8003b24 <HAL_ADC_ConfigChannel+0xc0>
      MODIFY_REG(hadc->Instance->OFR2               ,
 8003d08:	6e57      	ldr	r7, [r2, #100]	; 0x64
 8003d0a:	4e2c      	ldr	r6, [pc, #176]	; (8003dbc <HAL_ADC_ConfigChannel+0x358>)
 8003d0c:	403e      	ands	r6, r7
 8003d0e:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 8003d12:	4330      	orrs	r0, r6
 8003d14:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8003d18:	6650      	str	r0, [r2, #100]	; 0x64
      break;
 8003d1a:	e703      	b.n	8003b24 <HAL_ADC_ConfigChannel+0xc0>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003d1c:	6810      	ldr	r0, [r2, #0]
 8003d1e:	07c6      	lsls	r6, r0, #31
 8003d20:	d59b      	bpl.n	8003c5a <HAL_ADC_ConfigChannel+0x1f6>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d22:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d24:	f042 0220 	orr.w	r2, r2, #32
        tmp_hal_status = HAL_ERROR;
 8003d28:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d2a:	641a      	str	r2, [r3, #64]	; 0x40
        tmp_hal_status = HAL_ERROR;
 8003d2c:	e6ec      	b.n	8003b08 <HAL_ADC_ConfigChannel+0xa4>
 8003d2e:	f04f 44a0 	mov.w	r4, #1342177280	; 0x50000000
 8003d32:	e78d      	b.n	8003c50 <HAL_ADC_ConfigChannel+0x1ec>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8003d34:	6820      	ldr	r0, [r4, #0]
 8003d36:	07c0      	lsls	r0, r0, #31
 8003d38:	d4f3      	bmi.n	8003d22 <HAL_ADC_ConfigChannel+0x2be>
 8003d3a:	e793      	b.n	8003c64 <HAL_ADC_ConfigChannel+0x200>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003d3c:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8003d40:	d183      	bne.n	8003c4a <HAL_ADC_ConfigChannel+0x1e6>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003d42:	4a22      	ldr	r2, [pc, #136]	; (8003dcc <HAL_ADC_ConfigChannel+0x368>)
 8003d44:	4c22      	ldr	r4, [pc, #136]	; (8003dd0 <HAL_ADC_ConfigChannel+0x36c>)
 8003d46:	6812      	ldr	r2, [r2, #0]
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8003d48:	6888      	ldr	r0, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003d4a:	fba4 4202 	umull	r4, r2, r4, r2
 8003d4e:	0c92      	lsrs	r2, r2, #18
 8003d50:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8003d54:	0052      	lsls	r2, r2, #1
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8003d56:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8003d5a:	6088      	str	r0, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003d5c:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 8003d5e:	9a01      	ldr	r2, [sp, #4]
 8003d60:	2a00      	cmp	r2, #0
 8003d62:	f43f af72 	beq.w	8003c4a <HAL_ADC_ConfigChannel+0x1e6>
            wait_loop_index--;
 8003d66:	9a01      	ldr	r2, [sp, #4]
 8003d68:	3a01      	subs	r2, #1
 8003d6a:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 8003d6c:	9a01      	ldr	r2, [sp, #4]
 8003d6e:	2a00      	cmp	r2, #0
 8003d70:	d1f9      	bne.n	8003d66 <HAL_ADC_ConfigChannel+0x302>
 8003d72:	e76a      	b.n	8003c4a <HAL_ADC_ConfigChannel+0x1e6>
 8003d74:	4c17      	ldr	r4, [pc, #92]	; (8003dd4 <HAL_ADC_ConfigChannel+0x370>)
 8003d76:	e76b      	b.n	8003c50 <HAL_ADC_ConfigChannel+0x1ec>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003d78:	6812      	ldr	r2, [r2, #0]
 8003d7a:	07d7      	lsls	r7, r2, #31
 8003d7c:	d4d1      	bmi.n	8003d22 <HAL_ADC_ConfigChannel+0x2be>
 8003d7e:	e707      	b.n	8003b90 <HAL_ADC_ConfigChannel+0x12c>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003d80:	6e10      	ldr	r0, [r2, #96]	; 0x60
 8003d82:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8003d86:	ebb0 6f85 	cmp.w	r0, r5, lsl #26
 8003d8a:	ea4f 6685 	mov.w	r6, r5, lsl #26
 8003d8e:	d023      	beq.n	8003dd8 <HAL_ADC_ConfigChannel+0x374>
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003d90:	6e50      	ldr	r0, [r2, #100]	; 0x64
 8003d92:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8003d96:	4286      	cmp	r6, r0
 8003d98:	d023      	beq.n	8003de2 <HAL_ADC_ConfigChannel+0x37e>
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003d9a:	6e90      	ldr	r0, [r2, #104]	; 0x68
 8003d9c:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8003da0:	4286      	cmp	r6, r0
 8003da2:	d023      	beq.n	8003dec <HAL_ADC_ConfigChannel+0x388>
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003da4:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 8003da6:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8003daa:	4286      	cmp	r6, r0
 8003dac:	f47f aeba 	bne.w	8003b24 <HAL_ADC_ConfigChannel+0xc0>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8003db0:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 8003db2:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8003db6:	66d0      	str	r0, [r2, #108]	; 0x6c
 8003db8:	e6b4      	b.n	8003b24 <HAL_ADC_ConfigChannel+0xc0>
 8003dba:	bf00      	nop
 8003dbc:	83fff000 	.word	0x83fff000
 8003dc0:	50000100 	.word	0x50000100
 8003dc4:	50000400 	.word	0x50000400
 8003dc8:	50000300 	.word	0x50000300
 8003dcc:	20000004 	.word	0x20000004
 8003dd0:	431bde83 	.word	0x431bde83
 8003dd4:	50000500 	.word	0x50000500
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8003dd8:	6e10      	ldr	r0, [r2, #96]	; 0x60
 8003dda:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8003dde:	6610      	str	r0, [r2, #96]	; 0x60
 8003de0:	e7d6      	b.n	8003d90 <HAL_ADC_ConfigChannel+0x32c>
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8003de2:	6e50      	ldr	r0, [r2, #100]	; 0x64
 8003de4:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8003de8:	6650      	str	r0, [r2, #100]	; 0x64
 8003dea:	e7d6      	b.n	8003d9a <HAL_ADC_ConfigChannel+0x336>
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8003dec:	6e90      	ldr	r0, [r2, #104]	; 0x68
 8003dee:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8003df2:	6690      	str	r0, [r2, #104]	; 0x68
 8003df4:	e7d6      	b.n	8003da4 <HAL_ADC_ConfigChannel+0x340>
 8003df6:	bf00      	nop

08003df8 <HAL_ADCEx_InjectedConfigChannel>:
{
 8003df8:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 8003dfa:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003dfe:	6905      	ldr	r5, [r0, #16]
  if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003e00:	68cc      	ldr	r4, [r1, #12]
{
 8003e02:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0U;
 8003e04:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8003e06:	2b01      	cmp	r3, #1
  __IO uint32_t wait_loop_index = 0U;
 8003e08:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8003e0a:	f000 81ac 	beq.w	8004166 <HAL_ADCEx_InjectedConfigChannel+0x36e>
 8003e0e:	2301      	movs	r3, #1
 8003e10:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8003e14:	b365      	cbz	r5, 8003e70 <HAL_ADCEx_InjectedConfigChannel+0x78>
      (sConfigInjected->InjectedNbrOfConversion == 1U)  )
 8003e16:	698f      	ldr	r7, [r1, #24]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8003e18:	429f      	cmp	r7, r3
 8003e1a:	d029      	beq.n	8003e70 <HAL_ADCEx_InjectedConfigChannel+0x78>
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8003e1c:	6cc5      	ldr	r5, [r0, #76]	; 0x4c
 8003e1e:	2d00      	cmp	r5, #0
 8003e20:	f040 812b 	bne.w	800407a <HAL_ADCEx_InjectedConfigChannel+0x282>
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8003e24:	6a0d      	ldr	r5, [r1, #32]
      hadc->InjectionConfig.ChannelCount = sConfigInjected->InjectedNbrOfConversion;
 8003e26:	64c7      	str	r7, [r0, #76]	; 0x4c
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8003e28:	2d01      	cmp	r5, #1
 8003e2a:	f000 81f1 	beq.w	8004210 <HAL_ADCEx_InjectedConfigChannel+0x418>
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 8003e2e:	6803      	ldr	r3, [r0, #0]
 8003e30:	4aab      	ldr	r2, [pc, #684]	; (80040e0 <HAL_ADCEx_InjectedConfigChannel+0x2e8>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	f107 37ff 	add.w	r7, r7, #4294967295
 8003e38:	f000 81e2 	beq.w	8004200 <HAL_ADCEx_InjectedConfigChannel+0x408>
 8003e3c:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8003e40:	4293      	cmp	r3, r2
 8003e42:	f000 81dd 	beq.w	8004200 <HAL_ADCEx_InjectedConfigChannel+0x408>
 8003e46:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 8003e48:	433a      	orrs	r2, r7
 8003e4a:	432a      	orrs	r2, r5
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 8003e4c:	684d      	ldr	r5, [r1, #4]
 8003e4e:	680e      	ldr	r6, [r1, #0]
      hadc->InjectionConfig.ChannelCount --;
 8003e50:	64c7      	str	r7, [r0, #76]	; 0x4c
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 8003e52:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003e56:	006d      	lsls	r5, r5, #1
 8003e58:	3502      	adds	r5, #2
 8003e5a:	271f      	movs	r7, #31
 8003e5c:	40ae      	lsls	r6, r5
 8003e5e:	fa07 f505 	lsl.w	r5, r7, r5
 8003e62:	ea22 0205 	bic.w	r2, r2, r5
 8003e66:	4332      	orrs	r2, r6
 8003e68:	6482      	str	r2, [r0, #72]	; 0x48
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e6a:	f04f 0c00 	mov.w	ip, #0
 8003e6e:	e00a      	b.n	8003e86 <HAL_ADCEx_InjectedConfigChannel+0x8e>
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8003e70:	684b      	ldr	r3, [r1, #4]
 8003e72:	2b01      	cmp	r3, #1
 8003e74:	f000 80e5 	beq.w	8004042 <HAL_ADCEx_InjectedConfigChannel+0x24a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e78:	6c02      	ldr	r2, [r0, #64]	; 0x40
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 8003e7a:	6803      	ldr	r3, [r0, #0]
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e7c:	f042 0220 	orr.w	r2, r2, #32
 8003e80:	6402      	str	r2, [r0, #64]	; 0x40
      tmp_hal_status = HAL_ERROR;
 8003e82:	f04f 0c01 	mov.w	ip, #1
  if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8003e86:	689a      	ldr	r2, [r3, #8]
 8003e88:	0712      	lsls	r2, r2, #28
 8003e8a:	d40d      	bmi.n	8003ea8 <HAL_ADCEx_InjectedConfigChannel+0xb0>
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8003e8c:	7f4a      	ldrb	r2, [r1, #29]
 8003e8e:	2a00      	cmp	r2, #0
 8003e90:	f040 80c0 	bne.w	8004014 <HAL_ADCEx_InjectedConfigChannel+0x21c>
      MODIFY_REG(hadc->Instance->CFGR                                                            ,
 8003e94:	7f0a      	ldrb	r2, [r1, #28]
 8003e96:	68dd      	ldr	r5, [r3, #12]
 8003e98:	7f8e      	ldrb	r6, [r1, #30]
 8003e9a:	0512      	lsls	r2, r2, #20
 8003e9c:	f425 1540 	bic.w	r5, r5, #3145728	; 0x300000
 8003ea0:	ea42 5246 	orr.w	r2, r2, r6, lsl #21
 8003ea4:	432a      	orrs	r2, r5
 8003ea6:	60da      	str	r2, [r3, #12]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8003ea8:	689a      	ldr	r2, [r3, #8]
 8003eaa:	f012 0f0c 	tst.w	r2, #12
 8003eae:	d13a      	bne.n	8003f26 <HAL_ADCEx_InjectedConfigChannel+0x12e>
    if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8003eb0:	6a0a      	ldr	r2, [r1, #32]
 8003eb2:	2a01      	cmp	r2, #1
      MODIFY_REG(hadc->Instance->CFGR                                              ,
 8003eb4:	68da      	ldr	r2, [r3, #12]
 8003eb6:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
    if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8003eba:	f000 814f 	beq.w	800415c <HAL_ADCEx_InjectedConfigChannel+0x364>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8003ebe:	60da      	str	r2, [r3, #12]
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8003ec0:	7f4a      	ldrb	r2, [r1, #29]
 8003ec2:	2a01      	cmp	r2, #1
 8003ec4:	f000 812c 	beq.w	8004120 <HAL_ADCEx_InjectedConfigChannel+0x328>
    if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8003ec8:	680e      	ldr	r6, [r1, #0]
 8003eca:	2e09      	cmp	r6, #9
 8003ecc:	f240 8094 	bls.w	8003ff8 <HAL_ADCEx_InjectedConfigChannel+0x200>
      MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 8003ed0:	688d      	ldr	r5, [r1, #8]
 8003ed2:	699a      	ldr	r2, [r3, #24]
 8003ed4:	eb06 0e46 	add.w	lr, r6, r6, lsl #1
 8003ed8:	f1ae 0e1e 	sub.w	lr, lr, #30
 8003edc:	2707      	movs	r7, #7
 8003ede:	fa05 f50e 	lsl.w	r5, r5, lr
 8003ee2:	fa07 fe0e 	lsl.w	lr, r7, lr
 8003ee6:	ea22 020e 	bic.w	r2, r2, lr
 8003eea:	432a      	orrs	r2, r5
 8003eec:	619a      	str	r2, [r3, #24]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8003eee:	68da      	ldr	r2, [r3, #12]
    switch (sConfigInjected->InjectedOffsetNumber)
 8003ef0:	690d      	ldr	r5, [r1, #16]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8003ef2:	f3c2 0ec1 	ubfx	lr, r2, #3, #2
 8003ef6:	694a      	ldr	r2, [r1, #20]
 8003ef8:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
    switch (sConfigInjected->InjectedOffsetNumber)
 8003efc:	3d01      	subs	r5, #1
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8003efe:	fa02 f20e 	lsl.w	r2, r2, lr
    switch (sConfigInjected->InjectedOffsetNumber)
 8003f02:	2d03      	cmp	r5, #3
 8003f04:	f200 8190 	bhi.w	8004228 <HAL_ADCEx_InjectedConfigChannel+0x430>
 8003f08:	e8df f015 	tbh	[pc, r5, lsl #1]
 8003f0c:	01000004 	.word	0x01000004
 8003f10:	00e000f6 	.word	0x00e000f6
      MODIFY_REG(hadc->Instance->OFR1                               ,
 8003f14:	ea42 6286 	orr.w	r2, r2, r6, lsl #26
 8003f18:	4d72      	ldr	r5, [pc, #456]	; (80040e4 <HAL_ADCEx_InjectedConfigChannel+0x2ec>)
 8003f1a:	6e1e      	ldr	r6, [r3, #96]	; 0x60
 8003f1c:	4035      	ands	r5, r6
 8003f1e:	432a      	orrs	r2, r5
 8003f20:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003f24:	661a      	str	r2, [r3, #96]	; 0x60
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003f26:	689a      	ldr	r2, [r3, #8]
 8003f28:	f002 0203 	and.w	r2, r2, #3
 8003f2c:	2a01      	cmp	r2, #1
 8003f2e:	d041      	beq.n	8003fb4 <HAL_ADCEx_InjectedConfigChannel+0x1bc>
    if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003f30:	2c01      	cmp	r4, #1
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8003f32:	680a      	ldr	r2, [r1, #0]
    if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003f34:	d044      	beq.n	8003fc0 <HAL_ADCEx_InjectedConfigChannel+0x1c8>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8003f36:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8003f3a:	2401      	movs	r4, #1
 8003f3c:	4094      	lsls	r4, r2
 8003f3e:	ea21 0104 	bic.w	r1, r1, r4
 8003f42:	f8c3 10b0 	str.w	r1, [r3, #176]	; 0xb0
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003f46:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003f4a:	d02c      	beq.n	8003fa6 <HAL_ADCEx_InjectedConfigChannel+0x1ae>
 8003f4c:	4966      	ldr	r1, [pc, #408]	; (80040e8 <HAL_ADCEx_InjectedConfigChannel+0x2f0>)
 8003f4e:	428b      	cmp	r3, r1
 8003f50:	d029      	beq.n	8003fa6 <HAL_ADCEx_InjectedConfigChannel+0x1ae>
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8003f52:	2a10      	cmp	r2, #16
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003f54:	4965      	ldr	r1, [pc, #404]	; (80040ec <HAL_ADCEx_InjectedConfigChannel+0x2f4>)
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8003f56:	d029      	beq.n	8003fac <HAL_ADCEx_InjectedConfigChannel+0x1b4>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003f58:	2a11      	cmp	r2, #17
 8003f5a:	d16c      	bne.n	8004036 <HAL_ADCEx_InjectedConfigChannel+0x23e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003f5c:	688c      	ldr	r4, [r1, #8]
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)       &&
 8003f5e:	01e5      	lsls	r5, r4, #7
 8003f60:	d41b      	bmi.n	8003f9a <HAL_ADCEx_InjectedConfigChannel+0x1a2>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003f62:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003f66:	f000 8103 	beq.w	8004170 <HAL_ADCEx_InjectedConfigChannel+0x378>
 8003f6a:	4c5f      	ldr	r4, [pc, #380]	; (80040e8 <HAL_ADCEx_InjectedConfigChannel+0x2f0>)
 8003f6c:	42a3      	cmp	r3, r4
 8003f6e:	f000 80dd 	beq.w	800412c <HAL_ADCEx_InjectedConfigChannel+0x334>
 8003f72:	4d5b      	ldr	r5, [pc, #364]	; (80040e0 <HAL_ADCEx_InjectedConfigChannel+0x2e8>)
 8003f74:	42ab      	cmp	r3, r5
 8003f76:	f000 814f 	beq.w	8004218 <HAL_ADCEx_InjectedConfigChannel+0x420>
 8003f7a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003f7e:	42a3      	cmp	r3, r4
 8003f80:	f000 80d6 	beq.w	8004130 <HAL_ADCEx_InjectedConfigChannel+0x338>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003f84:	689c      	ldr	r4, [r3, #8]
 8003f86:	f004 0403 	and.w	r4, r4, #3
 8003f8a:	2c01      	cmp	r4, #1
 8003f8c:	f000 8132 	beq.w	80041f4 <HAL_ADCEx_InjectedConfigChannel+0x3fc>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003f90:	2a10      	cmp	r2, #16
 8003f92:	d002      	beq.n	8003f9a <HAL_ADCEx_InjectedConfigChannel+0x1a2>
        else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8003f94:	2a11      	cmp	r2, #17
 8003f96:	f040 80d9 	bne.w	800414c <HAL_ADCEx_InjectedConfigChannel+0x354>
  __HAL_UNLOCK(hadc);
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 8003fa0:	4660      	mov	r0, ip
 8003fa2:	b003      	add	sp, #12
 8003fa4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8003fa6:	2a10      	cmp	r2, #16
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003fa8:	4951      	ldr	r1, [pc, #324]	; (80040f0 <HAL_ADCEx_InjectedConfigChannel+0x2f8>)
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8003faa:	d1d5      	bne.n	8003f58 <HAL_ADCEx_InjectedConfigChannel+0x160>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003fac:	688c      	ldr	r4, [r1, #8]
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8003fae:	0226      	lsls	r6, r4, #8
 8003fb0:	d5d7      	bpl.n	8003f62 <HAL_ADCEx_InjectedConfigChannel+0x16a>
 8003fb2:	e7f2      	b.n	8003f9a <HAL_ADCEx_InjectedConfigChannel+0x1a2>
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003fb4:	681a      	ldr	r2, [r3, #0]
 8003fb6:	07d7      	lsls	r7, r2, #31
 8003fb8:	d4ef      	bmi.n	8003f9a <HAL_ADCEx_InjectedConfigChannel+0x1a2>
    if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003fba:	2c01      	cmp	r4, #1
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8003fbc:	680a      	ldr	r2, [r1, #0]
    if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003fbe:	d1ba      	bne.n	8003f36 <HAL_ADCEx_InjectedConfigChannel+0x13e>
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8003fc0:	f8d3 50b0 	ldr.w	r5, [r3, #176]	; 0xb0
 8003fc4:	4094      	lsls	r4, r2
 8003fc6:	432c      	orrs	r4, r5
      if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8003fc8:	2a09      	cmp	r2, #9
        MODIFY_REG(hadc->Instance->SMPR2,
 8003fca:	688d      	ldr	r5, [r1, #8]
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8003fcc:	f8c3 40b0 	str.w	r4, [r3, #176]	; 0xb0
      if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8003fd0:	d86f      	bhi.n	80040b2 <HAL_ADCEx_InjectedConfigChannel+0x2ba>
        MODIFY_REG(hadc->Instance->SMPR1,
 8003fd2:	1c54      	adds	r4, r2, #1
 8003fd4:	6959      	ldr	r1, [r3, #20]
 8003fd6:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8003fda:	2607      	movs	r6, #7
 8003fdc:	40a5      	lsls	r5, r4
 8003fde:	fa06 f404 	lsl.w	r4, r6, r4
 8003fe2:	ea21 0104 	bic.w	r1, r1, r4
 8003fe6:	4329      	orrs	r1, r5
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003fe8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
        MODIFY_REG(hadc->Instance->SMPR1,
 8003fec:	6159      	str	r1, [r3, #20]
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003fee:	d0d4      	beq.n	8003f9a <HAL_ADCEx_InjectedConfigChannel+0x1a2>
 8003ff0:	493d      	ldr	r1, [pc, #244]	; (80040e8 <HAL_ADCEx_InjectedConfigChannel+0x2f0>)
 8003ff2:	428b      	cmp	r3, r1
 8003ff4:	d1ad      	bne.n	8003f52 <HAL_ADCEx_InjectedConfigChannel+0x15a>
 8003ff6:	e7d0      	b.n	8003f9a <HAL_ADCEx_InjectedConfigChannel+0x1a2>
      MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 8003ff8:	695a      	ldr	r2, [r3, #20]
 8003ffa:	688d      	ldr	r5, [r1, #8]
 8003ffc:	eb06 0746 	add.w	r7, r6, r6, lsl #1
 8004000:	f04f 0e07 	mov.w	lr, #7
 8004004:	fa0e fe07 	lsl.w	lr, lr, r7
 8004008:	40bd      	lsls	r5, r7
 800400a:	ea22 020e 	bic.w	r2, r2, lr
 800400e:	432a      	orrs	r2, r5
 8004010:	615a      	str	r2, [r3, #20]
 8004012:	e76c      	b.n	8003eee <HAL_ADCEx_InjectedConfigChannel+0xf6>
      MODIFY_REG(hadc->Instance->CFGR                                                ,
 8004014:	68da      	ldr	r2, [r3, #12]
 8004016:	7f8d      	ldrb	r5, [r1, #30]
 8004018:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800401c:	ea42 5245 	orr.w	r2, r2, r5, lsl #21
 8004020:	60da      	str	r2, [r3, #12]
      if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 8004022:	7f0a      	ldrb	r2, [r1, #28]
 8004024:	2a01      	cmp	r2, #1
 8004026:	f47f af3f 	bne.w	8003ea8 <HAL_ADCEx_InjectedConfigChannel+0xb0>
        tmp_hal_status = HAL_ERROR;
 800402a:	4694      	mov	ip, r2
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800402c:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800402e:	f042 0220 	orr.w	r2, r2, #32
 8004032:	6402      	str	r2, [r0, #64]	; 0x40
        tmp_hal_status = HAL_ERROR;
 8004034:	e738      	b.n	8003ea8 <HAL_ADCEx_InjectedConfigChannel+0xb0>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8004036:	2a12      	cmp	r2, #18
 8004038:	d1af      	bne.n	8003f9a <HAL_ADCEx_InjectedConfigChannel+0x1a2>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 800403a:	688c      	ldr	r4, [r1, #8]
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)    &&
 800403c:	0264      	lsls	r4, r4, #9
 800403e:	d4ac      	bmi.n	8003f9a <HAL_ADCEx_InjectedConfigChannel+0x1a2>
 8004040:	e78f      	b.n	8003f62 <HAL_ADCEx_InjectedConfigChannel+0x16a>
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004042:	6a0d      	ldr	r5, [r1, #32]
 8004044:	2d01      	cmp	r5, #1
 8004046:	f000 809f 	beq.w	8004188 <HAL_ADCEx_InjectedConfigChannel+0x390>
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) |
 800404a:	680b      	ldr	r3, [r1, #0]
 800404c:	4e24      	ldr	r6, [pc, #144]	; (80040e0 <HAL_ADCEx_InjectedConfigChannel+0x2e8>)
 800404e:	021a      	lsls	r2, r3, #8
 8004050:	6803      	ldr	r3, [r0, #0]
 8004052:	42b3      	cmp	r3, r6
 8004054:	f000 809c 	beq.w	8004190 <HAL_ADCEx_InjectedConfigChannel+0x398>
 8004058:	f506 7680 	add.w	r6, r6, #256	; 0x100
 800405c:	42b3      	cmp	r3, r6
 800405e:	f000 8097 	beq.w	8004190 <HAL_ADCEx_InjectedConfigChannel+0x398>
 8004062:	6a4e      	ldr	r6, [r1, #36]	; 0x24
 8004064:	4332      	orrs	r2, r6
 8004066:	432a      	orrs	r2, r5
      MODIFY_REG(hadc->Instance->JSQR           ,
 8004068:	6cdd      	ldr	r5, [r3, #76]	; 0x4c
 800406a:	4e22      	ldr	r6, [pc, #136]	; (80040f4 <HAL_ADCEx_InjectedConfigChannel+0x2fc>)
 800406c:	4035      	ands	r5, r6
 800406e:	4315      	orrs	r5, r2
 8004070:	64dd      	str	r5, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 8004072:	6482      	str	r2, [r0, #72]	; 0x48
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004074:	f04f 0c00 	mov.w	ip, #0
 8004078:	e705      	b.n	8003e86 <HAL_ADCEx_InjectedConfigChannel+0x8e>
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 800407a:	684b      	ldr	r3, [r1, #4]
 800407c:	6c86      	ldr	r6, [r0, #72]	; 0x48
 800407e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
      hadc->InjectionConfig.ChannelCount --;
 8004082:	1e6f      	subs	r7, r5, #1
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 8004084:	005b      	lsls	r3, r3, #1
 8004086:	680d      	ldr	r5, [r1, #0]
      hadc->InjectionConfig.ChannelCount --;
 8004088:	64c7      	str	r7, [r0, #76]	; 0x4c
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 800408a:	3302      	adds	r3, #2
 800408c:	fa05 fc03 	lsl.w	ip, r5, r3
 8004090:	251f      	movs	r5, #31
 8004092:	409d      	lsls	r5, r3
 8004094:	ea26 0505 	bic.w	r5, r6, r5
 8004098:	ea45 050c 	orr.w	r5, r5, ip
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 800409c:	6803      	ldr	r3, [r0, #0]
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 800409e:	6485      	str	r5, [r0, #72]	; 0x48
      if (hadc->InjectionConfig.ChannelCount == 0U)
 80040a0:	2f00      	cmp	r7, #0
 80040a2:	d1e7      	bne.n	8004074 <HAL_ADCEx_InjectedConfigChannel+0x27c>
        MODIFY_REG(hadc->Instance->JSQR              ,
 80040a4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80040a6:	4e13      	ldr	r6, [pc, #76]	; (80040f4 <HAL_ADCEx_InjectedConfigChannel+0x2fc>)
 80040a8:	4032      	ands	r2, r6
 80040aa:	4315      	orrs	r5, r2
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80040ac:	46bc      	mov	ip, r7
        MODIFY_REG(hadc->Instance->JSQR              ,
 80040ae:	64dd      	str	r5, [r3, #76]	; 0x4c
 80040b0:	e6e9      	b.n	8003e86 <HAL_ADCEx_InjectedConfigChannel+0x8e>
        MODIFY_REG(hadc->Instance->SMPR2,
 80040b2:	eb02 0442 	add.w	r4, r2, r2, lsl #1
 80040b6:	6999      	ldr	r1, [r3, #24]
 80040b8:	3c1b      	subs	r4, #27
 80040ba:	2607      	movs	r6, #7
 80040bc:	40a5      	lsls	r5, r4
 80040be:	fa06 f404 	lsl.w	r4, r6, r4
 80040c2:	ea21 0104 	bic.w	r1, r1, r4
 80040c6:	4329      	orrs	r1, r5
 80040c8:	6199      	str	r1, [r3, #24]
 80040ca:	e73c      	b.n	8003f46 <HAL_ADCEx_InjectedConfigChannel+0x14e>
      MODIFY_REG(hadc->Instance->OFR4                               ,
 80040cc:	ea42 6286 	orr.w	r2, r2, r6, lsl #26
 80040d0:	4d04      	ldr	r5, [pc, #16]	; (80040e4 <HAL_ADCEx_InjectedConfigChannel+0x2ec>)
 80040d2:	6ede      	ldr	r6, [r3, #108]	; 0x6c
 80040d4:	4035      	ands	r5, r6
 80040d6:	432a      	orrs	r2, r5
 80040d8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80040dc:	66da      	str	r2, [r3, #108]	; 0x6c
      break;
 80040de:	e722      	b.n	8003f26 <HAL_ADCEx_InjectedConfigChannel+0x12e>
 80040e0:	50000400 	.word	0x50000400
 80040e4:	83fff000 	.word	0x83fff000
 80040e8:	50000100 	.word	0x50000100
 80040ec:	50000700 	.word	0x50000700
 80040f0:	50000300 	.word	0x50000300
 80040f4:	82082000 	.word	0x82082000
      MODIFY_REG(hadc->Instance->OFR3                               ,
 80040f8:	ea42 6286 	orr.w	r2, r2, r6, lsl #26
 80040fc:	4d60      	ldr	r5, [pc, #384]	; (8004280 <HAL_ADCEx_InjectedConfigChannel+0x488>)
 80040fe:	6e9e      	ldr	r6, [r3, #104]	; 0x68
 8004100:	4035      	ands	r5, r6
 8004102:	432a      	orrs	r2, r5
 8004104:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004108:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 800410a:	e70c      	b.n	8003f26 <HAL_ADCEx_InjectedConfigChannel+0x12e>
      MODIFY_REG(hadc->Instance->OFR2                               ,
 800410c:	ea42 6286 	orr.w	r2, r2, r6, lsl #26
 8004110:	4d5b      	ldr	r5, [pc, #364]	; (8004280 <HAL_ADCEx_InjectedConfigChannel+0x488>)
 8004112:	6e5e      	ldr	r6, [r3, #100]	; 0x64
 8004114:	4035      	ands	r5, r6
 8004116:	432a      	orrs	r2, r5
 8004118:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800411c:	665a      	str	r2, [r3, #100]	; 0x64
      break;
 800411e:	e702      	b.n	8003f26 <HAL_ADCEx_InjectedConfigChannel+0x12e>
        tmp_hal_status = HAL_ERROR;
 8004120:	4694      	mov	ip, r2
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004122:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8004124:	f042 0220 	orr.w	r2, r2, #32
 8004128:	6402      	str	r2, [r0, #64]	; 0x40
        tmp_hal_status = HAL_ERROR;
 800412a:	e6cd      	b.n	8003ec8 <HAL_ADCEx_InjectedConfigChannel+0xd0>
 800412c:	f04f 45a0 	mov.w	r5, #1342177280	; 0x50000000
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8004130:	689c      	ldr	r4, [r3, #8]
 8004132:	f004 0403 	and.w	r4, r4, #3
 8004136:	2c01      	cmp	r4, #1
 8004138:	d01c      	beq.n	8004174 <HAL_ADCEx_InjectedConfigChannel+0x37c>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800413a:	68ac      	ldr	r4, [r5, #8]
 800413c:	f004 0403 	and.w	r4, r4, #3
 8004140:	2c01      	cmp	r4, #1
 8004142:	d02d      	beq.n	80041a0 <HAL_ADCEx_InjectedConfigChannel+0x3a8>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004144:	2a10      	cmp	r2, #16
 8004146:	d02f      	beq.n	80041a8 <HAL_ADCEx_InjectedConfigChannel+0x3b0>
        else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8004148:	2a11      	cmp	r2, #17
 800414a:	d04a      	beq.n	80041e2 <HAL_ADCEx_InjectedConfigChannel+0x3ea>
        else if (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 800414c:	2a12      	cmp	r2, #18
 800414e:	f47f af24 	bne.w	8003f9a <HAL_ADCEx_InjectedConfigChannel+0x1a2>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8004152:	688b      	ldr	r3, [r1, #8]
 8004154:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004158:	608b      	str	r3, [r1, #8]
 800415a:	e71e      	b.n	8003f9a <HAL_ADCEx_InjectedConfigChannel+0x1a2>
      MODIFY_REG(hadc->Instance->CFGR                                              ,
 800415c:	7f4d      	ldrb	r5, [r1, #29]
 800415e:	ea42 6245 	orr.w	r2, r2, r5, lsl #25
 8004162:	60da      	str	r2, [r3, #12]
 8004164:	e6b0      	b.n	8003ec8 <HAL_ADCEx_InjectedConfigChannel+0xd0>
  __HAL_LOCK(hadc);
 8004166:	f04f 0c02 	mov.w	ip, #2
}
 800416a:	4660      	mov	r0, ip
 800416c:	b003      	add	sp, #12
 800416e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004170:	4d44      	ldr	r5, [pc, #272]	; (8004284 <HAL_ADCEx_InjectedConfigChannel+0x48c>)
 8004172:	e7dd      	b.n	8004130 <HAL_ADCEx_InjectedConfigChannel+0x338>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8004174:	681c      	ldr	r4, [r3, #0]
 8004176:	07e6      	lsls	r6, r4, #31
 8004178:	d5df      	bpl.n	800413a <HAL_ADCEx_InjectedConfigChannel+0x342>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800417a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800417c:	f043 0320 	orr.w	r3, r3, #32
        tmp_hal_status = HAL_ERROR;
 8004180:	f04f 0c01 	mov.w	ip, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004184:	6403      	str	r3, [r0, #64]	; 0x40
        tmp_hal_status = HAL_ERROR;
 8004186:	e708      	b.n	8003f9a <HAL_ADCEx_InjectedConfigChannel+0x1a2>
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) );
 8004188:	680a      	ldr	r2, [r1, #0]
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 800418a:	6803      	ldr	r3, [r0, #0]
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) );
 800418c:	0212      	lsls	r2, r2, #8
 800418e:	e76b      	b.n	8004068 <HAL_ADCEx_InjectedConfigChannel+0x270>
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) |
 8004190:	2d08      	cmp	r5, #8
 8004192:	d033      	beq.n	80041fc <HAL_ADCEx_InjectedConfigChannel+0x404>
 8004194:	2d14      	cmp	r5, #20
 8004196:	d043      	beq.n	8004220 <HAL_ADCEx_InjectedConfigChannel+0x428>
 8004198:	2d1c      	cmp	r5, #28
 800419a:	bf08      	it	eq
 800419c:	2510      	moveq	r5, #16
 800419e:	e760      	b.n	8004062 <HAL_ADCEx_InjectedConfigChannel+0x26a>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80041a0:	682c      	ldr	r4, [r5, #0]
 80041a2:	07e4      	lsls	r4, r4, #31
 80041a4:	d4e9      	bmi.n	800417a <HAL_ADCEx_InjectedConfigChannel+0x382>
 80041a6:	e7cd      	b.n	8004144 <HAL_ADCEx_InjectedConfigChannel+0x34c>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80041a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80041ac:	f47f aef5 	bne.w	8003f9a <HAL_ADCEx_InjectedConfigChannel+0x1a2>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80041b0:	4b35      	ldr	r3, [pc, #212]	; (8004288 <HAL_ADCEx_InjectedConfigChannel+0x490>)
 80041b2:	4c36      	ldr	r4, [pc, #216]	; (800428c <HAL_ADCEx_InjectedConfigChannel+0x494>)
 80041b4:	681b      	ldr	r3, [r3, #0]
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80041b6:	688a      	ldr	r2, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80041b8:	fba4 4303 	umull	r4, r3, r4, r3
 80041bc:	0c9b      	lsrs	r3, r3, #18
 80041be:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80041c2:	005b      	lsls	r3, r3, #1
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80041c4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80041c8:	608a      	str	r2, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80041ca:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80041cc:	9b01      	ldr	r3, [sp, #4]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	f43f aee3 	beq.w	8003f9a <HAL_ADCEx_InjectedConfigChannel+0x1a2>
            wait_loop_index--;
 80041d4:	9b01      	ldr	r3, [sp, #4]
 80041d6:	3b01      	subs	r3, #1
 80041d8:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80041da:	9b01      	ldr	r3, [sp, #4]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d1f9      	bne.n	80041d4 <HAL_ADCEx_InjectedConfigChannel+0x3dc>
 80041e0:	e6db      	b.n	8003f9a <HAL_ADCEx_InjectedConfigChannel+0x1a2>
        else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80041e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80041e6:	f47f aed8 	bne.w	8003f9a <HAL_ADCEx_InjectedConfigChannel+0x1a2>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80041ea:	688b      	ldr	r3, [r1, #8]
 80041ec:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80041f0:	608b      	str	r3, [r1, #8]
 80041f2:	e6d2      	b.n	8003f9a <HAL_ADCEx_InjectedConfigChannel+0x1a2>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	07df      	lsls	r7, r3, #31
 80041f8:	d4bf      	bmi.n	800417a <HAL_ADCEx_InjectedConfigChannel+0x382>
 80041fa:	e6c9      	b.n	8003f90 <HAL_ADCEx_InjectedConfigChannel+0x198>
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) |
 80041fc:	2534      	movs	r5, #52	; 0x34
 80041fe:	e730      	b.n	8004062 <HAL_ADCEx_InjectedConfigChannel+0x26a>
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 8004200:	2d08      	cmp	r5, #8
 8004202:	d00b      	beq.n	800421c <HAL_ADCEx_InjectedConfigChannel+0x424>
 8004204:	2d14      	cmp	r5, #20
 8004206:	d00d      	beq.n	8004224 <HAL_ADCEx_InjectedConfigChannel+0x42c>
 8004208:	2d1c      	cmp	r5, #28
 800420a:	bf08      	it	eq
 800420c:	2510      	moveq	r5, #16
 800420e:	e61a      	b.n	8003e46 <HAL_ADCEx_InjectedConfigChannel+0x4e>
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U) );        
 8004210:	1e7a      	subs	r2, r7, #1
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 8004212:	6803      	ldr	r3, [r0, #0]
 8004214:	4617      	mov	r7, r2
 8004216:	e619      	b.n	8003e4c <HAL_ADCEx_InjectedConfigChannel+0x54>
 8004218:	4d1d      	ldr	r5, [pc, #116]	; (8004290 <HAL_ADCEx_InjectedConfigChannel+0x498>)
 800421a:	e789      	b.n	8004130 <HAL_ADCEx_InjectedConfigChannel+0x338>
 800421c:	2534      	movs	r5, #52	; 0x34
 800421e:	e612      	b.n	8003e46 <HAL_ADCEx_InjectedConfigChannel+0x4e>
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) |
 8004220:	251c      	movs	r5, #28
 8004222:	e71e      	b.n	8004062 <HAL_ADCEx_InjectedConfigChannel+0x26a>
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 8004224:	251c      	movs	r5, #28
 8004226:	e60e      	b.n	8003e46 <HAL_ADCEx_InjectedConfigChannel+0x4e>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8004228:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800422a:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 800422e:	ebb2 6f86 	cmp.w	r2, r6, lsl #26
 8004232:	ea4f 6586 	mov.w	r5, r6, lsl #26
 8004236:	d014      	beq.n	8004262 <HAL_ADCEx_InjectedConfigChannel+0x46a>
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8004238:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800423a:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 800423e:	4295      	cmp	r5, r2
 8004240:	d014      	beq.n	800426c <HAL_ADCEx_InjectedConfigChannel+0x474>
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8004242:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004244:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8004248:	4295      	cmp	r5, r2
 800424a:	d014      	beq.n	8004276 <HAL_ADCEx_InjectedConfigChannel+0x47e>
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 800424c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800424e:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8004252:	4295      	cmp	r5, r2
 8004254:	f47f ae67 	bne.w	8003f26 <HAL_ADCEx_InjectedConfigChannel+0x12e>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8004258:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800425a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800425e:	66da      	str	r2, [r3, #108]	; 0x6c
 8004260:	e661      	b.n	8003f26 <HAL_ADCEx_InjectedConfigChannel+0x12e>
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8004262:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004264:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004268:	661a      	str	r2, [r3, #96]	; 0x60
 800426a:	e7e5      	b.n	8004238 <HAL_ADCEx_InjectedConfigChannel+0x440>
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 800426c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800426e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004272:	665a      	str	r2, [r3, #100]	; 0x64
 8004274:	e7e5      	b.n	8004242 <HAL_ADCEx_InjectedConfigChannel+0x44a>
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8004276:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004278:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800427c:	669a      	str	r2, [r3, #104]	; 0x68
 800427e:	e7e5      	b.n	800424c <HAL_ADCEx_InjectedConfigChannel+0x454>
 8004280:	83fff000 	.word	0x83fff000
 8004284:	50000100 	.word	0x50000100
 8004288:	20000004 	.word	0x20000004
 800428c:	431bde83 	.word	0x431bde83
 8004290:	50000500 	.word	0x50000500

08004294 <HAL_ADCEx_MultiModeConfigChannel>:
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8004294:	6803      	ldr	r3, [r0, #0]
 8004296:	4a45      	ldr	r2, [pc, #276]	; (80043ac <HAL_ADCEx_MultiModeConfigChannel+0x118>)
 8004298:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 800429c:	b4f0      	push	{r4, r5, r6, r7}
  if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800429e:	680d      	ldr	r5, [r1, #0]
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80042a0:	d00e      	beq.n	80042c0 <HAL_ADCEx_MultiModeConfigChannel+0x2c>
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d00a      	beq.n	80042bc <HAL_ADCEx_MultiModeConfigChannel+0x28>
 80042a6:	f502 7240 	add.w	r2, r2, #768	; 0x300
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d04b      	beq.n	8004346 <HAL_ADCEx_MultiModeConfigChannel+0xb2>
 80042ae:	4c40      	ldr	r4, [pc, #256]	; (80043b0 <HAL_ADCEx_MultiModeConfigChannel+0x11c>)
 80042b0:	42a3      	cmp	r3, r4
 80042b2:	d005      	beq.n	80042c0 <HAL_ADCEx_MultiModeConfigChannel+0x2c>
    return HAL_ERROR;
 80042b4:	2201      	movs	r2, #1
} 
 80042b6:	4610      	mov	r0, r2
 80042b8:	bcf0      	pop	{r4, r5, r6, r7}
 80042ba:	4770      	bx	lr
 80042bc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
  __HAL_LOCK(hadc);
 80042c0:	f890 c03c 	ldrb.w	ip, [r0, #60]	; 0x3c
 80042c4:	f1bc 0f01 	cmp.w	ip, #1
 80042c8:	d043      	beq.n	8004352 <HAL_ADCEx_MultiModeConfigChannel+0xbe>
 80042ca:	2401      	movs	r4, #1
 80042cc:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80042d0:	689c      	ldr	r4, [r3, #8]
 80042d2:	0766      	lsls	r6, r4, #29
 80042d4:	d50a      	bpl.n	80042ec <HAL_ADCEx_MultiModeConfigChannel+0x58>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80042d6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80042d8:	f043 0320 	orr.w	r3, r3, #32
    tmp_hal_status = HAL_ERROR;
 80042dc:	2201      	movs	r2, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80042de:	6403      	str	r3, [r0, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 80042e0:	2300      	movs	r3, #0
 80042e2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
} 
 80042e6:	bcf0      	pop	{r4, r5, r6, r7}
 80042e8:	4610      	mov	r0, r2
 80042ea:	4770      	bx	lr
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 80042ec:	6894      	ldr	r4, [r2, #8]
 80042ee:	0764      	lsls	r4, r4, #29
 80042f0:	d4f1      	bmi.n	80042d6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80042f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80042f6:	d046      	beq.n	8004386 <HAL_ADCEx_MultiModeConfigChannel+0xf2>
 80042f8:	4f2c      	ldr	r7, [pc, #176]	; (80043ac <HAL_ADCEx_MultiModeConfigChannel+0x118>)
 80042fa:	4e2e      	ldr	r6, [pc, #184]	; (80043b4 <HAL_ADCEx_MultiModeConfigChannel+0x120>)
 80042fc:	4c2e      	ldr	r4, [pc, #184]	; (80043b8 <HAL_ADCEx_MultiModeConfigChannel+0x124>)
 80042fe:	42bb      	cmp	r3, r7
 8004300:	bf08      	it	eq
 8004302:	4634      	moveq	r4, r6
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8004304:	b34d      	cbz	r5, 800435a <HAL_ADCEx_MultiModeConfigChannel+0xc6>
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8004306:	68a6      	ldr	r6, [r4, #8]
 8004308:	684f      	ldr	r7, [r1, #4]
 800430a:	f426 4c60 	bic.w	ip, r6, #57344	; 0xe000
 800430e:	f890 6030 	ldrb.w	r6, [r0, #48]	; 0x30
 8004312:	ea47 3646 	orr.w	r6, r7, r6, lsl #13
 8004316:	ea46 060c 	orr.w	r6, r6, ip
 800431a:	60a6      	str	r6, [r4, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800431c:	689e      	ldr	r6, [r3, #8]
 800431e:	f006 0603 	and.w	r6, r6, #3
 8004322:	2e01      	cmp	r6, #1
 8004324:	d03d      	beq.n	80043a2 <HAL_ADCEx_MultiModeConfigChannel+0x10e>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8004326:	6893      	ldr	r3, [r2, #8]
 8004328:	f003 0303 	and.w	r3, r3, #3
 800432c:	2b01      	cmp	r3, #1
 800432e:	d030      	beq.n	8004392 <HAL_ADCEx_MultiModeConfigChannel+0xfe>
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8004330:	68a2      	ldr	r2, [r4, #8]
 8004332:	688b      	ldr	r3, [r1, #8]
 8004334:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 8004338:	431d      	orrs	r5, r3
 800433a:	f022 020f 	bic.w	r2, r2, #15
 800433e:	4315      	orrs	r5, r2
 8004340:	60a5      	str	r5, [r4, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004342:	2200      	movs	r2, #0
 8004344:	e7cc      	b.n	80042e0 <HAL_ADCEx_MultiModeConfigChannel+0x4c>
  __HAL_LOCK(hadc);
 8004346:	f890 c03c 	ldrb.w	ip, [r0, #60]	; 0x3c
 800434a:	4a19      	ldr	r2, [pc, #100]	; (80043b0 <HAL_ADCEx_MultiModeConfigChannel+0x11c>)
 800434c:	f1bc 0f01 	cmp.w	ip, #1
 8004350:	d1bb      	bne.n	80042ca <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8004352:	2202      	movs	r2, #2
} 
 8004354:	4610      	mov	r0, r2
 8004356:	bcf0      	pop	{r4, r5, r6, r7}
 8004358:	4770      	bx	lr
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800435a:	68a1      	ldr	r1, [r4, #8]
 800435c:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 8004360:	60a1      	str	r1, [r4, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8004362:	6899      	ldr	r1, [r3, #8]
 8004364:	f001 0103 	and.w	r1, r1, #3
 8004368:	2901      	cmp	r1, #1
 800436a:	d016      	beq.n	800439a <HAL_ADCEx_MultiModeConfigChannel+0x106>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800436c:	6893      	ldr	r3, [r2, #8]
 800436e:	f003 0303 	and.w	r3, r3, #3
 8004372:	2b01      	cmp	r3, #1
 8004374:	d009      	beq.n	800438a <HAL_ADCEx_MultiModeConfigChannel+0xf6>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8004376:	68a3      	ldr	r3, [r4, #8]
 8004378:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800437c:	f023 030f 	bic.w	r3, r3, #15
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004380:	2200      	movs	r2, #0
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8004382:	60a3      	str	r3, [r4, #8]
 8004384:	e7ac      	b.n	80042e0 <HAL_ADCEx_MultiModeConfigChannel+0x4c>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004386:	4c0b      	ldr	r4, [pc, #44]	; (80043b4 <HAL_ADCEx_MultiModeConfigChannel+0x120>)
 8004388:	e7bc      	b.n	8004304 <HAL_ADCEx_MultiModeConfigChannel+0x70>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800438a:	6813      	ldr	r3, [r2, #0]
 800438c:	07db      	lsls	r3, r3, #31
 800438e:	d4d8      	bmi.n	8004342 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8004390:	e7f1      	b.n	8004376 <HAL_ADCEx_MultiModeConfigChannel+0xe2>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8004392:	6813      	ldr	r3, [r2, #0]
 8004394:	07de      	lsls	r6, r3, #31
 8004396:	d4d4      	bmi.n	8004342 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8004398:	e7ca      	b.n	8004330 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	07d9      	lsls	r1, r3, #31
 800439e:	d4d0      	bmi.n	8004342 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80043a0:	e7e4      	b.n	800436c <HAL_ADCEx_MultiModeConfigChannel+0xd8>
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	07df      	lsls	r7, r3, #31
 80043a6:	d5be      	bpl.n	8004326 <HAL_ADCEx_MultiModeConfigChannel+0x92>
 80043a8:	e7cb      	b.n	8004342 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80043aa:	bf00      	nop
 80043ac:	50000100 	.word	0x50000100
 80043b0:	50000500 	.word	0x50000500
 80043b4:	50000300 	.word	0x50000300
 80043b8:	50000700 	.word	0x50000700

080043bc <HAL_CAN_Init>:
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80043bc:	2800      	cmp	r0, #0
 80043be:	d07b      	beq.n	80044b8 <HAL_CAN_Init+0xfc>
{
 80043c0:	b538      	push	{r3, r4, r5, lr}
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80043c2:	f890 3020 	ldrb.w	r3, [r0, #32]
 80043c6:	4604      	mov	r4, r0
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d072      	beq.n	80044b2 <HAL_CAN_Init+0xf6>
    HAL_CAN_MspInit(hcan);
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80043cc:	6822      	ldr	r2, [r4, #0]
 80043ce:	6813      	ldr	r3, [r2, #0]
 80043d0:	f043 0301 	orr.w	r3, r3, #1
 80043d4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80043d6:	f7fe fff5 	bl	80033c4 <HAL_GetTick>
 80043da:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80043dc:	e004      	b.n	80043e8 <HAL_CAN_Init+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80043de:	f7fe fff1 	bl	80033c4 <HAL_GetTick>
 80043e2:	1b43      	subs	r3, r0, r5
 80043e4:	2b0a      	cmp	r3, #10
 80043e6:	d85b      	bhi.n	80044a0 <HAL_CAN_Init+0xe4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80043e8:	6823      	ldr	r3, [r4, #0]
 80043ea:	685a      	ldr	r2, [r3, #4]
 80043ec:	07d1      	lsls	r1, r2, #31
 80043ee:	d5f6      	bpl.n	80043de <HAL_CAN_Init+0x22>
      return HAL_ERROR;
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80043f0:	681a      	ldr	r2, [r3, #0]
 80043f2:	f022 0202 	bic.w	r2, r2, #2
 80043f6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80043f8:	f7fe ffe4 	bl	80033c4 <HAL_GetTick>
 80043fc:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80043fe:	e004      	b.n	800440a <HAL_CAN_Init+0x4e>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004400:	f7fe ffe0 	bl	80033c4 <HAL_GetTick>
 8004404:	1b40      	subs	r0, r0, r5
 8004406:	280a      	cmp	r0, #10
 8004408:	d84a      	bhi.n	80044a0 <HAL_CAN_Init+0xe4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800440a:	6823      	ldr	r3, [r4, #0]
 800440c:	685a      	ldr	r2, [r3, #4]
 800440e:	0792      	lsls	r2, r2, #30
 8004410:	d4f6      	bmi.n	8004400 <HAL_CAN_Init+0x44>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004412:	7e22      	ldrb	r2, [r4, #24]
 8004414:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004416:	681a      	ldr	r2, [r3, #0]
 8004418:	bf0c      	ite	eq
 800441a:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800441e:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 8004422:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8004424:	7e62      	ldrb	r2, [r4, #25]
 8004426:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004428:	681a      	ldr	r2, [r3, #0]
 800442a:	bf0c      	ite	eq
 800442c:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004430:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 8004434:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8004436:	7ea2      	ldrb	r2, [r4, #26]
 8004438:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800443a:	681a      	ldr	r2, [r3, #0]
 800443c:	bf0c      	ite	eq
 800443e:	f042 0220 	orreq.w	r2, r2, #32
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004442:	f022 0220 	bicne.w	r2, r2, #32
 8004446:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8004448:	7ee2      	ldrb	r2, [r4, #27]
 800444a:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800444c:	681a      	ldr	r2, [r3, #0]
 800444e:	bf0c      	ite	eq
 8004450:	f022 0210 	biceq.w	r2, r2, #16
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004454:	f042 0210 	orrne.w	r2, r2, #16
 8004458:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800445a:	7f22      	ldrb	r2, [r4, #28]
 800445c:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800445e:	681a      	ldr	r2, [r3, #0]
 8004460:	bf0c      	ite	eq
 8004462:	f042 0208 	orreq.w	r2, r2, #8
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004466:	f022 0208 	bicne.w	r2, r2, #8
 800446a:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800446c:	7f62      	ldrb	r2, [r4, #29]
 800446e:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004470:	681a      	ldr	r2, [r3, #0]
 8004472:	bf0c      	ite	eq
 8004474:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004478:	f022 0204 	bicne.w	r2, r2, #4
 800447c:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800447e:	e9d4 2002 	ldrd	r2, r0, [r4, #8]
 8004482:	6921      	ldr	r1, [r4, #16]
 8004484:	4302      	orrs	r2, r0
 8004486:	430a      	orrs	r2, r1
 8004488:	6960      	ldr	r0, [r4, #20]
 800448a:	6861      	ldr	r1, [r4, #4]
 800448c:	4302      	orrs	r2, r0
 800448e:	3901      	subs	r1, #1
 8004490:	430a      	orrs	r2, r1
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004492:	2000      	movs	r0, #0

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004494:	2101      	movs	r1, #1
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004496:	61da      	str	r2, [r3, #28]
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004498:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 800449a:	f884 1020 	strb.w	r1, [r4, #32]

  /* Return function status */
  return HAL_OK;
}
 800449e:	bd38      	pop	{r3, r4, r5, pc}
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80044a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 80044a2:	2205      	movs	r2, #5
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80044a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80044a8:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 80044aa:	f884 2020 	strb.w	r2, [r4, #32]
      return HAL_ERROR;
 80044ae:	2001      	movs	r0, #1
}
 80044b0:	bd38      	pop	{r3, r4, r5, pc}
    HAL_CAN_MspInit(hcan);
 80044b2:	f7fc fea1 	bl	80011f8 <HAL_CAN_MspInit>
 80044b6:	e789      	b.n	80043cc <HAL_CAN_Init+0x10>
    return HAL_ERROR;
 80044b8:	2001      	movs	r0, #1
}
 80044ba:	4770      	bx	lr

080044bc <HAL_CAN_ConfigFilter>:
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
  HAL_CAN_StateTypeDef state = hcan->State;
 80044bc:	f890 2020 	ldrb.w	r2, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 80044c0:	3a01      	subs	r2, #1
 80044c2:	2a01      	cmp	r2, #1
{
 80044c4:	4603      	mov	r3, r0
  if ((state == HAL_CAN_STATE_READY) ||
 80044c6:	d905      	bls.n	80044d4 <HAL_CAN_ConfigFilter+0x18>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80044c8:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80044ca:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000

    return HAL_ERROR;
 80044ce:	2001      	movs	r0, #1
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80044d0:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 80044d2:	4770      	bx	lr
  CAN_TypeDef *can_ip = hcan->Instance;
 80044d4:	6803      	ldr	r3, [r0, #0]
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80044d6:	6948      	ldr	r0, [r1, #20]
{
 80044d8:	b470      	push	{r4, r5, r6}
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80044da:	f8d3 4200 	ldr.w	r4, [r3, #512]	; 0x200
 80044de:	f044 0401 	orr.w	r4, r4, #1
 80044e2:	f8c3 4200 	str.w	r4, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80044e6:	f8d3 421c 	ldr.w	r4, [r3, #540]	; 0x21c
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80044ea:	2501      	movs	r5, #1
 80044ec:	f000 021f 	and.w	r2, r0, #31
 80044f0:	fa05 f202 	lsl.w	r2, r5, r2
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80044f4:	69cd      	ldr	r5, [r1, #28]
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80044f6:	ea24 0402 	bic.w	r4, r4, r2
 80044fa:	f8c3 421c 	str.w	r4, [r3, #540]	; 0x21c
 80044fe:	43d4      	mvns	r4, r2
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8004500:	2d00      	cmp	r5, #0
 8004502:	d13d      	bne.n	8004580 <HAL_CAN_ConfigFilter+0xc4>
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8004504:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004508:	68ce      	ldr	r6, [r1, #12]
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800450a:	4025      	ands	r5, r4
 800450c:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004510:	888d      	ldrh	r5, [r1, #4]
 8004512:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004516:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800451a:	f8c0 5240 	str.w	r5, [r0, #576]	; 0x240
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800451e:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8004520:	880d      	ldrh	r5, [r1, #0]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004522:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004526:	f8c0 5244 	str.w	r5, [r0, #580]	; 0x244
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800452a:	6988      	ldr	r0, [r1, #24]
 800452c:	bb10      	cbnz	r0, 8004574 <HAL_CAN_ConfigFilter+0xb8>
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800452e:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 8004532:	4020      	ands	r0, r4
 8004534:	f8c3 0204 	str.w	r0, [r3, #516]	; 0x204
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8004538:	6908      	ldr	r0, [r1, #16]
 800453a:	b9a8      	cbnz	r0, 8004568 <HAL_CAN_ConfigFilter+0xac>
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800453c:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 8004540:	4004      	ands	r4, r0
 8004542:	f8c3 4214 	str.w	r4, [r3, #532]	; 0x214
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8004546:	6a09      	ldr	r1, [r1, #32]
 8004548:	2901      	cmp	r1, #1
 800454a:	d104      	bne.n	8004556 <HAL_CAN_ConfigFilter+0x9a>
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800454c:	f8d3 121c 	ldr.w	r1, [r3, #540]	; 0x21c
 8004550:	430a      	orrs	r2, r1
 8004552:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004556:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800455a:	f022 0201 	bic.w	r2, r2, #1
    return HAL_OK;
 800455e:	2000      	movs	r0, #0
}
 8004560:	bc70      	pop	{r4, r5, r6}
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004562:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8004566:	4770      	bx	lr
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8004568:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 800456c:	4310      	orrs	r0, r2
 800456e:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214
 8004572:	e7e8      	b.n	8004546 <HAL_CAN_ConfigFilter+0x8a>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8004574:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 8004578:	4310      	orrs	r0, r2
 800457a:	f8c3 0204 	str.w	r0, [r3, #516]	; 0x204
 800457e:	e7db      	b.n	8004538 <HAL_CAN_ConfigFilter+0x7c>
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8004580:	2d01      	cmp	r5, #1
 8004582:	d1d2      	bne.n	800452a <HAL_CAN_ConfigFilter+0x6e>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8004584:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004588:	680e      	ldr	r6, [r1, #0]
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800458a:	4315      	orrs	r5, r2
 800458c:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004590:	888d      	ldrh	r5, [r1, #4]
 8004592:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004596:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800459a:	f8c0 5240 	str.w	r5, [r0, #576]	; 0x240
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800459e:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80045a0:	898d      	ldrh	r5, [r1, #12]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80045a2:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80045a6:	f8c0 5244 	str.w	r5, [r0, #580]	; 0x244
 80045aa:	e7be      	b.n	800452a <HAL_CAN_ConfigFilter+0x6e>

080045ac <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80045ac:	b570      	push	{r4, r5, r6, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80045ae:	f890 3020 	ldrb.w	r3, [r0, #32]
 80045b2:	2b01      	cmp	r3, #1
{
 80045b4:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_READY)
 80045b6:	d006      	beq.n	80045c6 <HAL_CAN_Start+0x1a>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80045b8:	6a43      	ldr	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80045ba:	2601      	movs	r6, #1
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80045bc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80045c0:	6243      	str	r3, [r0, #36]	; 0x24
  }
}
 80045c2:	4630      	mov	r0, r6
 80045c4:	bd70      	pop	{r4, r5, r6, pc}
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80045c6:	6802      	ldr	r2, [r0, #0]
 80045c8:	b2de      	uxtb	r6, r3
    hcan->State = HAL_CAN_STATE_LISTENING;
 80045ca:	2302      	movs	r3, #2
 80045cc:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80045d0:	6813      	ldr	r3, [r2, #0]
 80045d2:	f023 0301 	bic.w	r3, r3, #1
 80045d6:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80045d8:	f7fe fef4 	bl	80033c4 <HAL_GetTick>
 80045dc:	4605      	mov	r5, r0
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80045de:	e004      	b.n	80045ea <HAL_CAN_Start+0x3e>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80045e0:	f7fe fef0 	bl	80033c4 <HAL_GetTick>
 80045e4:	1b43      	subs	r3, r0, r5
 80045e6:	2b0a      	cmp	r3, #10
 80045e8:	d808      	bhi.n	80045fc <HAL_CAN_Start+0x50>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80045ea:	6823      	ldr	r3, [r4, #0]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	f013 0301 	ands.w	r3, r3, #1
 80045f2:	d1f5      	bne.n	80045e0 <HAL_CAN_Start+0x34>
    return HAL_OK;
 80045f4:	461e      	mov	r6, r3
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80045f6:	6263      	str	r3, [r4, #36]	; 0x24
}
 80045f8:	4630      	mov	r0, r6
 80045fa:	bd70      	pop	{r4, r5, r6, pc}
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80045fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 80045fe:	2205      	movs	r2, #5
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004600:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004604:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8004606:	f884 2020 	strb.w	r2, [r4, #32]
}
 800460a:	4630      	mov	r0, r6
 800460c:	bd70      	pop	{r4, r5, r6, pc}
 800460e:	bf00      	nop

08004610 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8004610:	b570      	push	{r4, r5, r6, lr}
  HAL_CAN_StateTypeDef state = hcan->State;
 8004612:	f890 e020 	ldrb.w	lr, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004616:	f10e 3eff 	add.w	lr, lr, #4294967295
 800461a:	f1be 0f01 	cmp.w	lr, #1
{
 800461e:	4684      	mov	ip, r0
  if ((state == HAL_CAN_STATE_READY) ||
 8004620:	d86d      	bhi.n	80046fe <HAL_CAN_GetRxMessage+0xee>
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8004622:	6800      	ldr	r0, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004624:	b951      	cbnz	r1, 800463c <HAL_CAN_GetRxMessage+0x2c>
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8004626:	68c4      	ldr	r4, [r0, #12]
 8004628:	07a5      	lsls	r5, r4, #30
 800462a:	d10a      	bne.n	8004642 <HAL_CAN_GetRxMessage+0x32>
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800462c:	f8dc 3024 	ldr.w	r3, [ip, #36]	; 0x24
 8004630:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000

        return HAL_ERROR;
 8004634:	2001      	movs	r0, #1
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004636:	f8cc 3024 	str.w	r3, [ip, #36]	; 0x24
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;

    return HAL_ERROR;
  }
}
 800463a:	bd70      	pop	{r4, r5, r6, pc}
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800463c:	6904      	ldr	r4, [r0, #16]
 800463e:	07a4      	lsls	r4, r4, #30
 8004640:	d0f4      	beq.n	800462c <HAL_CAN_GetRxMessage+0x1c>
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8004642:	eb00 1e01 	add.w	lr, r0, r1, lsl #4
 8004646:	010c      	lsls	r4, r1, #4
 8004648:	f8de 51b0 	ldr.w	r5, [lr, #432]	; 0x1b0
 800464c:	f005 0504 	and.w	r5, r5, #4
 8004650:	6095      	str	r5, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004652:	2d00      	cmp	r5, #0
 8004654:	d05a      	beq.n	800470c <HAL_CAN_GetRxMessage+0xfc>
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8004656:	f8de 51b0 	ldr.w	r5, [lr, #432]	; 0x1b0
 800465a:	08ed      	lsrs	r5, r5, #3
 800465c:	6055      	str	r5, [r2, #4]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800465e:	f8de 51b0 	ldr.w	r5, [lr, #432]	; 0x1b0
 8004662:	f005 0502 	and.w	r5, r5, #2
 8004666:	60d5      	str	r5, [r2, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8004668:	f8de 51b4 	ldr.w	r5, [lr, #436]	; 0x1b4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800466c:	f8de 61b4 	ldr.w	r6, [lr, #436]	; 0x1b4
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8004670:	f005 050f 	and.w	r5, r5, #15
 8004674:	6115      	str	r5, [r2, #16]
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004676:	4420      	add	r0, r4
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004678:	f8de 51b4 	ldr.w	r5, [lr, #436]	; 0x1b4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800467c:	f3c6 2607 	ubfx	r6, r6, #8, #8
 8004680:	6196      	str	r6, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004682:	0c2d      	lsrs	r5, r5, #16
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004684:	f8d0 61b8 	ldr.w	r6, [r0, #440]	; 0x1b8
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004688:	6155      	str	r5, [r2, #20]
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800468a:	701e      	strb	r6, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800468c:	f8dc 2000 	ldr.w	r2, [ip]
 8004690:	4422      	add	r2, r4
 8004692:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8004696:	0a12      	lsrs	r2, r2, #8
 8004698:	705a      	strb	r2, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800469a:	f8dc 2000 	ldr.w	r2, [ip]
 800469e:	4422      	add	r2, r4
 80046a0:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80046a4:	0c12      	lsrs	r2, r2, #16
 80046a6:	709a      	strb	r2, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80046a8:	f8dc 2000 	ldr.w	r2, [ip]
 80046ac:	4422      	add	r2, r4
 80046ae:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80046b2:	0e12      	lsrs	r2, r2, #24
 80046b4:	70da      	strb	r2, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80046b6:	f8dc 2000 	ldr.w	r2, [ip]
 80046ba:	4422      	add	r2, r4
 80046bc:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80046c0:	711a      	strb	r2, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80046c2:	f8dc 2000 	ldr.w	r2, [ip]
 80046c6:	4422      	add	r2, r4
 80046c8:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80046cc:	0a12      	lsrs	r2, r2, #8
 80046ce:	715a      	strb	r2, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80046d0:	f8dc 2000 	ldr.w	r2, [ip]
 80046d4:	4422      	add	r2, r4
 80046d6:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80046da:	0c12      	lsrs	r2, r2, #16
 80046dc:	719a      	strb	r2, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80046de:	f8dc 2000 	ldr.w	r2, [ip]
 80046e2:	4422      	add	r2, r4
 80046e4:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80046e8:	0e12      	lsrs	r2, r2, #24
 80046ea:	71da      	strb	r2, [r3, #7]
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80046ec:	f8dc 2000 	ldr.w	r2, [ip]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80046f0:	b989      	cbnz	r1, 8004716 <HAL_CAN_GetRxMessage+0x106>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80046f2:	68d3      	ldr	r3, [r2, #12]
 80046f4:	f043 0320 	orr.w	r3, r3, #32
    return HAL_OK;
 80046f8:	4608      	mov	r0, r1
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80046fa:	60d3      	str	r3, [r2, #12]
}
 80046fc:	bd70      	pop	{r4, r5, r6, pc}
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80046fe:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004700:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    return HAL_ERROR;
 8004704:	2001      	movs	r0, #1
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004706:	f8cc 3024 	str.w	r3, [ip, #36]	; 0x24
}
 800470a:	bd70      	pop	{r4, r5, r6, pc}
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800470c:	f8de 51b0 	ldr.w	r5, [lr, #432]	; 0x1b0
 8004710:	0d6d      	lsrs	r5, r5, #21
 8004712:	6015      	str	r5, [r2, #0]
 8004714:	e7a3      	b.n	800465e <HAL_CAN_GetRxMessage+0x4e>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8004716:	6913      	ldr	r3, [r2, #16]
 8004718:	f043 0320 	orr.w	r3, r3, #32
    return HAL_OK;
 800471c:	2000      	movs	r0, #0
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800471e:	6113      	str	r3, [r2, #16]
}
 8004720:	bd70      	pop	{r4, r5, r6, pc}
 8004722:	bf00      	nop

08004724 <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 8004724:	f890 2020 	ldrb.w	r2, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8004728:	3a01      	subs	r2, #1
 800472a:	2a01      	cmp	r2, #1
{
 800472c:	4603      	mov	r3, r0
  if ((state == HAL_CAN_STATE_READY) ||
 800472e:	d905      	bls.n	800473c <HAL_CAN_ActivateNotification+0x18>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004730:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8004732:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000

    return HAL_ERROR;
 8004736:	2001      	movs	r0, #1
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004738:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800473a:	4770      	bx	lr
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800473c:	6802      	ldr	r2, [r0, #0]
 800473e:	6953      	ldr	r3, [r2, #20]
 8004740:	4319      	orrs	r1, r3
    return HAL_OK;
 8004742:	2000      	movs	r0, #0
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8004744:	6151      	str	r1, [r2, #20]
    return HAL_OK;
 8004746:	4770      	bx	lr

08004748 <HAL_CAN_TxMailbox0CompleteCallback>:
 8004748:	4770      	bx	lr
 800474a:	bf00      	nop

0800474c <HAL_CAN_TxMailbox1CompleteCallback>:
 800474c:	4770      	bx	lr
 800474e:	bf00      	nop

08004750 <HAL_CAN_TxMailbox2CompleteCallback>:
 8004750:	4770      	bx	lr
 8004752:	bf00      	nop

08004754 <HAL_CAN_TxMailbox0AbortCallback>:
 8004754:	4770      	bx	lr
 8004756:	bf00      	nop

08004758 <HAL_CAN_TxMailbox1AbortCallback>:
 8004758:	4770      	bx	lr
 800475a:	bf00      	nop

0800475c <HAL_CAN_TxMailbox2AbortCallback>:
 800475c:	4770      	bx	lr
 800475e:	bf00      	nop

08004760 <HAL_CAN_RxFifo0FullCallback>:
 8004760:	4770      	bx	lr
 8004762:	bf00      	nop

08004764 <HAL_CAN_RxFifo1MsgPendingCallback>:
 8004764:	4770      	bx	lr
 8004766:	bf00      	nop

08004768 <HAL_CAN_RxFifo1FullCallback>:
 8004768:	4770      	bx	lr
 800476a:	bf00      	nop

0800476c <HAL_CAN_SleepCallback>:
 800476c:	4770      	bx	lr
 800476e:	bf00      	nop

08004770 <HAL_CAN_WakeUpFromRxMsgCallback>:
 8004770:	4770      	bx	lr
 8004772:	bf00      	nop

08004774 <HAL_CAN_ErrorCallback>:
 8004774:	4770      	bx	lr
 8004776:	bf00      	nop

08004778 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8004778:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800477c:	6803      	ldr	r3, [r0, #0]
 800477e:	695c      	ldr	r4, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8004780:	f8d3 8004 	ldr.w	r8, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8004784:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8004786:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800478a:	f8d3 a010 	ldr.w	sl, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800478e:	f8d3 9018 	ldr.w	r9, [r3, #24]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8004792:	f014 0601 	ands.w	r6, r4, #1
{
 8004796:	4605      	mov	r5, r0
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8004798:	d025      	beq.n	80047e6 <HAL_CAN_IRQHandler+0x6e>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800479a:	f017 0601 	ands.w	r6, r7, #1
 800479e:	f040 808f 	bne.w	80048c0 <HAL_CAN_IRQHandler+0x148>
 80047a2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80047a6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80047aa:	05f8      	lsls	r0, r7, #23
 80047ac:	d50d      	bpl.n	80047ca <HAL_CAN_IRQHandler+0x52>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80047ae:	682b      	ldr	r3, [r5, #0]
 80047b0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80047b4:	6098      	str	r0, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80047b6:	05bb      	lsls	r3, r7, #22
 80047b8:	f100 80be 	bmi.w	8004938 <HAL_CAN_IRQHandler+0x1c0>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80047bc:	0578      	lsls	r0, r7, #21
 80047be:	f100 80e4 	bmi.w	800498a <HAL_CAN_IRQHandler+0x212>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80047c2:	053b      	lsls	r3, r7, #20
 80047c4:	f140 80f0 	bpl.w	80049a8 <HAL_CAN_IRQHandler+0x230>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80047c8:	460e      	mov	r6, r1
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80047ca:	03f8      	lsls	r0, r7, #15
 80047cc:	d50b      	bpl.n	80047e6 <HAL_CAN_IRQHandler+0x6e>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80047ce:	682b      	ldr	r3, [r5, #0]
 80047d0:	f44f 3280 	mov.w	r2, #65536	; 0x10000

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80047d4:	03b9      	lsls	r1, r7, #14
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80047d6:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80047d8:	f100 80ba 	bmi.w	8004950 <HAL_CAN_IRQHandler+0x1d8>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80047dc:	037a      	lsls	r2, r7, #13
 80047de:	f140 80cf 	bpl.w	8004980 <HAL_CAN_IRQHandler+0x208>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80047e2:	f446 4600 	orr.w	r6, r6, #32768	; 0x8000
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80047e6:	0727      	lsls	r7, r4, #28
 80047e8:	d502      	bpl.n	80047f0 <HAL_CAN_IRQHandler+0x78>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80047ea:	f01b 0f10 	tst.w	fp, #16
 80047ee:	d161      	bne.n	80048b4 <HAL_CAN_IRQHandler+0x13c>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80047f0:	0760      	lsls	r0, r4, #29
 80047f2:	d503      	bpl.n	80047fc <HAL_CAN_IRQHandler+0x84>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80047f4:	f01b 0f08 	tst.w	fp, #8
 80047f8:	f040 808c 	bne.w	8004914 <HAL_CAN_IRQHandler+0x19c>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80047fc:	07a1      	lsls	r1, r4, #30
 80047fe:	d504      	bpl.n	800480a <HAL_CAN_IRQHandler+0x92>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8004800:	682b      	ldr	r3, [r5, #0]
 8004802:	68db      	ldr	r3, [r3, #12]
 8004804:	079a      	lsls	r2, r3, #30
 8004806:	f040 808c 	bne.w	8004922 <HAL_CAN_IRQHandler+0x1aa>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800480a:	0663      	lsls	r3, r4, #25
 800480c:	d502      	bpl.n	8004814 <HAL_CAN_IRQHandler+0x9c>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800480e:	f01a 0f10 	tst.w	sl, #16
 8004812:	d149      	bne.n	80048a8 <HAL_CAN_IRQHandler+0x130>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004814:	06a7      	lsls	r7, r4, #26
 8004816:	d502      	bpl.n	800481e <HAL_CAN_IRQHandler+0xa6>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004818:	f01a 0f08 	tst.w	sl, #8
 800481c:	d173      	bne.n	8004906 <HAL_CAN_IRQHandler+0x18e>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800481e:	06e0      	lsls	r0, r4, #27
 8004820:	d503      	bpl.n	800482a <HAL_CAN_IRQHandler+0xb2>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004822:	682b      	ldr	r3, [r5, #0]
 8004824:	691b      	ldr	r3, [r3, #16]
 8004826:	0799      	lsls	r1, r3, #30
 8004828:	d162      	bne.n	80048f0 <HAL_CAN_IRQHandler+0x178>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800482a:	03a2      	lsls	r2, r4, #14
 800482c:	d502      	bpl.n	8004834 <HAL_CAN_IRQHandler+0xbc>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800482e:	f018 0f10 	tst.w	r8, #16
 8004832:	d161      	bne.n	80048f8 <HAL_CAN_IRQHandler+0x180>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8004834:	03e3      	lsls	r3, r4, #15
 8004836:	d502      	bpl.n	800483e <HAL_CAN_IRQHandler+0xc6>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8004838:	f018 0f08 	tst.w	r8, #8
 800483c:	d175      	bne.n	800492a <HAL_CAN_IRQHandler+0x1b2>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800483e:	0427      	lsls	r7, r4, #16
 8004840:	d505      	bpl.n	800484e <HAL_CAN_IRQHandler+0xd6>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004842:	f018 0f04 	tst.w	r8, #4
 8004846:	d106      	bne.n	8004856 <HAL_CAN_IRQHandler+0xde>
          default:
            break;
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004848:	682b      	ldr	r3, [r5, #0]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800484a:	2204      	movs	r2, #4
 800484c:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800484e:	2e00      	cmp	r6, #0
 8004850:	d146      	bne.n	80048e0 <HAL_CAN_IRQHandler+0x168>
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004852:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004856:	05e0      	lsls	r0, r4, #23
 8004858:	d504      	bpl.n	8004864 <HAL_CAN_IRQHandler+0xec>
 800485a:	f019 0f01 	tst.w	r9, #1
        errorcode |= HAL_CAN_ERROR_EWG;
 800485e:	bf18      	it	ne
 8004860:	f046 0601 	orrne.w	r6, r6, #1
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004864:	05a1      	lsls	r1, r4, #22
 8004866:	d504      	bpl.n	8004872 <HAL_CAN_IRQHandler+0xfa>
 8004868:	f019 0f02 	tst.w	r9, #2
        errorcode |= HAL_CAN_ERROR_EPV;
 800486c:	bf18      	it	ne
 800486e:	f046 0602 	orrne.w	r6, r6, #2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004872:	0562      	lsls	r2, r4, #21
 8004874:	d504      	bpl.n	8004880 <HAL_CAN_IRQHandler+0x108>
 8004876:	f019 0f04 	tst.w	r9, #4
        errorcode |= HAL_CAN_ERROR_BOF;
 800487a:	bf18      	it	ne
 800487c:	f046 0604 	orrne.w	r6, r6, #4
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004880:	0523      	lsls	r3, r4, #20
 8004882:	d5e1      	bpl.n	8004848 <HAL_CAN_IRQHandler+0xd0>
 8004884:	f019 0970 	ands.w	r9, r9, #112	; 0x70
 8004888:	d0de      	beq.n	8004848 <HAL_CAN_IRQHandler+0xd0>
        switch (esrflags & CAN_ESR_LEC)
 800488a:	f1b9 0f40 	cmp.w	r9, #64	; 0x40
 800488e:	f000 809a 	beq.w	80049c6 <HAL_CAN_IRQHandler+0x24e>
 8004892:	d861      	bhi.n	8004958 <HAL_CAN_IRQHandler+0x1e0>
 8004894:	f1b9 0f20 	cmp.w	r9, #32
 8004898:	f000 8083 	beq.w	80049a2 <HAL_CAN_IRQHandler+0x22a>
 800489c:	f1b9 0f30 	cmp.w	r9, #48	; 0x30
 80048a0:	d168      	bne.n	8004974 <HAL_CAN_IRQHandler+0x1fc>
            errorcode |= HAL_CAN_ERROR_ACK;
 80048a2:	f046 0620 	orr.w	r6, r6, #32
            break;
 80048a6:	e05f      	b.n	8004968 <HAL_CAN_IRQHandler+0x1f0>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80048a8:	682b      	ldr	r3, [r5, #0]
 80048aa:	2210      	movs	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80048ac:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80048b0:	611a      	str	r2, [r3, #16]
 80048b2:	e7af      	b.n	8004814 <HAL_CAN_IRQHandler+0x9c>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80048b4:	682b      	ldr	r3, [r5, #0]
 80048b6:	2210      	movs	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80048b8:	f446 7600 	orr.w	r6, r6, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80048bc:	60da      	str	r2, [r3, #12]
 80048be:	e797      	b.n	80047f0 <HAL_CAN_IRQHandler+0x78>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80048c0:	2201      	movs	r2, #1
 80048c2:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80048c4:	07bb      	lsls	r3, r7, #30
 80048c6:	d43b      	bmi.n	8004940 <HAL_CAN_IRQHandler+0x1c8>
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80048c8:	077e      	lsls	r6, r7, #29
 80048ca:	d460      	bmi.n	800498e <HAL_CAN_IRQHandler+0x216>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80048cc:	f017 0608 	ands.w	r6, r7, #8
 80048d0:	d06e      	beq.n	80049b0 <HAL_CAN_IRQHandler+0x238>
 80048d2:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80048d6:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80048da:	f44f 5680 	mov.w	r6, #4096	; 0x1000
 80048de:	e764      	b.n	80047aa <HAL_CAN_IRQHandler+0x32>
    hcan->ErrorCode |= errorcode;
 80048e0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80048e2:	431e      	orrs	r6, r3
    HAL_CAN_ErrorCallback(hcan);
 80048e4:	4628      	mov	r0, r5
    hcan->ErrorCode |= errorcode;
 80048e6:	626e      	str	r6, [r5, #36]	; 0x24
    HAL_CAN_ErrorCallback(hcan);
 80048e8:	f7ff ff44 	bl	8004774 <HAL_CAN_ErrorCallback>
}
 80048ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80048f0:	4628      	mov	r0, r5
 80048f2:	f7ff ff37 	bl	8004764 <HAL_CAN_RxFifo1MsgPendingCallback>
 80048f6:	e798      	b.n	800482a <HAL_CAN_IRQHandler+0xb2>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80048f8:	682b      	ldr	r3, [r5, #0]
 80048fa:	2210      	movs	r2, #16
 80048fc:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 80048fe:	4628      	mov	r0, r5
 8004900:	f7ff ff34 	bl	800476c <HAL_CAN_SleepCallback>
 8004904:	e796      	b.n	8004834 <HAL_CAN_IRQHandler+0xbc>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004906:	682b      	ldr	r3, [r5, #0]
 8004908:	2208      	movs	r2, #8
 800490a:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 800490c:	4628      	mov	r0, r5
 800490e:	f7ff ff2b 	bl	8004768 <HAL_CAN_RxFifo1FullCallback>
 8004912:	e784      	b.n	800481e <HAL_CAN_IRQHandler+0xa6>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004914:	682b      	ldr	r3, [r5, #0]
 8004916:	2208      	movs	r2, #8
 8004918:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 800491a:	4628      	mov	r0, r5
 800491c:	f7ff ff20 	bl	8004760 <HAL_CAN_RxFifo0FullCallback>
 8004920:	e76c      	b.n	80047fc <HAL_CAN_IRQHandler+0x84>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004922:	4628      	mov	r0, r5
 8004924:	f7fc ffbc 	bl	80018a0 <HAL_CAN_RxFifo0MsgPendingCallback>
 8004928:	e76f      	b.n	800480a <HAL_CAN_IRQHandler+0x92>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800492a:	682b      	ldr	r3, [r5, #0]
 800492c:	2208      	movs	r2, #8
 800492e:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8004930:	4628      	mov	r0, r5
 8004932:	f7ff ff1d 	bl	8004770 <HAL_CAN_WakeUpFromRxMsgCallback>
 8004936:	e782      	b.n	800483e <HAL_CAN_IRQHandler+0xc6>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004938:	4628      	mov	r0, r5
 800493a:	f7ff ff07 	bl	800474c <HAL_CAN_TxMailbox1CompleteCallback>
 800493e:	e744      	b.n	80047ca <HAL_CAN_IRQHandler+0x52>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8004940:	f7ff ff02 	bl	8004748 <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8004944:	2600      	movs	r6, #0
 8004946:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800494a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800494e:	e72c      	b.n	80047aa <HAL_CAN_IRQHandler+0x32>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8004950:	4628      	mov	r0, r5
 8004952:	f7ff fefd 	bl	8004750 <HAL_CAN_TxMailbox2CompleteCallback>
 8004956:	e746      	b.n	80047e6 <HAL_CAN_IRQHandler+0x6e>
        switch (esrflags & CAN_ESR_LEC)
 8004958:	f1b9 0f50 	cmp.w	r9, #80	; 0x50
 800495c:	d01e      	beq.n	800499c <HAL_CAN_IRQHandler+0x224>
 800495e:	f1b9 0f60 	cmp.w	r9, #96	; 0x60
            errorcode |= HAL_CAN_ERROR_CRC;
 8004962:	bf08      	it	eq
 8004964:	f446 7680 	orreq.w	r6, r6, #256	; 0x100
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004968:	682b      	ldr	r3, [r5, #0]
 800496a:	699a      	ldr	r2, [r3, #24]
 800496c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004970:	619a      	str	r2, [r3, #24]
 8004972:	e76a      	b.n	800484a <HAL_CAN_IRQHandler+0xd2>
        switch (esrflags & CAN_ESR_LEC)
 8004974:	f1b9 0f10 	cmp.w	r9, #16
 8004978:	d1f6      	bne.n	8004968 <HAL_CAN_IRQHandler+0x1f0>
            errorcode |= HAL_CAN_ERROR_STF;
 800497a:	f046 0608 	orr.w	r6, r6, #8
            break;
 800497e:	e7f3      	b.n	8004968 <HAL_CAN_IRQHandler+0x1f0>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8004980:	033b      	lsls	r3, r7, #12
 8004982:	d51c      	bpl.n	80049be <HAL_CAN_IRQHandler+0x246>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8004984:	f446 3680 	orr.w	r6, r6, #65536	; 0x10000
 8004988:	e72d      	b.n	80047e6 <HAL_CAN_IRQHandler+0x6e>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800498a:	4616      	mov	r6, r2
 800498c:	e71d      	b.n	80047ca <HAL_CAN_IRQHandler+0x52>
 800498e:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 8004992:	f44f 4190 	mov.w	r1, #18432	; 0x4800
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8004996:	f44f 6600 	mov.w	r6, #2048	; 0x800
 800499a:	e706      	b.n	80047aa <HAL_CAN_IRQHandler+0x32>
            errorcode |= HAL_CAN_ERROR_BD;
 800499c:	f046 0680 	orr.w	r6, r6, #128	; 0x80
            break;
 80049a0:	e7e2      	b.n	8004968 <HAL_CAN_IRQHandler+0x1f0>
            errorcode |= HAL_CAN_ERROR_FOR;
 80049a2:	f046 0610 	orr.w	r6, r6, #16
            break;
 80049a6:	e7df      	b.n	8004968 <HAL_CAN_IRQHandler+0x1f0>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80049a8:	4628      	mov	r0, r5
 80049aa:	f7ff fed5 	bl	8004758 <HAL_CAN_TxMailbox1AbortCallback>
 80049ae:	e70c      	b.n	80047ca <HAL_CAN_IRQHandler+0x52>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80049b0:	f7ff fed0 	bl	8004754 <HAL_CAN_TxMailbox0AbortCallback>
 80049b4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80049b8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80049bc:	e6f5      	b.n	80047aa <HAL_CAN_IRQHandler+0x32>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80049be:	4628      	mov	r0, r5
 80049c0:	f7ff fecc 	bl	800475c <HAL_CAN_TxMailbox2AbortCallback>
 80049c4:	e70f      	b.n	80047e6 <HAL_CAN_IRQHandler+0x6e>
            errorcode |= HAL_CAN_ERROR_BR;
 80049c6:	f046 0640 	orr.w	r6, r6, #64	; 0x40
            break;
 80049ca:	e7cd      	b.n	8004968 <HAL_CAN_IRQHandler+0x1f0>

080049cc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80049cc:	4907      	ldr	r1, [pc, #28]	; (80049ec <HAL_NVIC_SetPriorityGrouping+0x20>)
 80049ce:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80049d0:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80049d2:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80049d6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80049da:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80049dc:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80049de:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80049e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80049e6:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80049e8:	4770      	bx	lr
 80049ea:	bf00      	nop
 80049ec:	e000ed00 	.word	0xe000ed00

080049f0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80049f0:	4b1c      	ldr	r3, [pc, #112]	; (8004a64 <HAL_NVIC_SetPriority+0x74>)
 80049f2:	68db      	ldr	r3, [r3, #12]
 80049f4:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80049f8:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80049fa:	f1c3 0e07 	rsb	lr, r3, #7
 80049fe:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004a02:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004a06:	bf28      	it	cs
 8004a08:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004a0c:	f1bc 0f06 	cmp.w	ip, #6
 8004a10:	d91b      	bls.n	8004a4a <HAL_NVIC_SetPriority+0x5a>
 8004a12:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004a14:	f04f 3cff 	mov.w	ip, #4294967295
 8004a18:	fa0c fc03 	lsl.w	ip, ip, r3
 8004a1c:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a20:	f04f 3cff 	mov.w	ip, #4294967295
 8004a24:	fa0c fc0e 	lsl.w	ip, ip, lr
 8004a28:	ea21 010c 	bic.w	r1, r1, ip
 8004a2c:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8004a2e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a30:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8004a34:	db0c      	blt.n	8004a50 <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a36:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8004a3a:	0109      	lsls	r1, r1, #4
 8004a3c:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8004a40:	b2c9      	uxtb	r1, r1
 8004a42:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8004a46:	f85d fb04 	ldr.w	pc, [sp], #4
 8004a4a:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004a4c:	4613      	mov	r3, r2
 8004a4e:	e7e7      	b.n	8004a20 <HAL_NVIC_SetPriority+0x30>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a50:	4b05      	ldr	r3, [pc, #20]	; (8004a68 <HAL_NVIC_SetPriority+0x78>)
 8004a52:	f000 000f 	and.w	r0, r0, #15
 8004a56:	0109      	lsls	r1, r1, #4
 8004a58:	4403      	add	r3, r0
 8004a5a:	b2c9      	uxtb	r1, r1
 8004a5c:	7619      	strb	r1, [r3, #24]
 8004a5e:	f85d fb04 	ldr.w	pc, [sp], #4
 8004a62:	bf00      	nop
 8004a64:	e000ed00 	.word	0xe000ed00
 8004a68:	e000ecfc 	.word	0xe000ecfc

08004a6c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004a6c:	2800      	cmp	r0, #0
 8004a6e:	db08      	blt.n	8004a82 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a70:	0941      	lsrs	r1, r0, #5
 8004a72:	4a04      	ldr	r2, [pc, #16]	; (8004a84 <HAL_NVIC_EnableIRQ+0x18>)
 8004a74:	f000 001f 	and.w	r0, r0, #31
 8004a78:	2301      	movs	r3, #1
 8004a7a:	fa03 f000 	lsl.w	r0, r3, r0
 8004a7e:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8004a82:	4770      	bx	lr
 8004a84:	e000e100 	.word	0xe000e100

08004a88 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004a88:	3801      	subs	r0, #1
 8004a8a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8004a8e:	d210      	bcs.n	8004ab2 <HAL_SYSTICK_Config+0x2a>
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004a90:	b410      	push	{r4}
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004a92:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a96:	4c08      	ldr	r4, [pc, #32]	; (8004ab8 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004a98:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a9a:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
 8004a9e:	f884 c023 	strb.w	ip, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004aa2:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004aa4:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004aa6:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004aa8:	619a      	str	r2, [r3, #24]
   return SysTick_Config(TicksNumb);
}
 8004aaa:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004aae:	6119      	str	r1, [r3, #16]
 8004ab0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8004ab2:	2001      	movs	r0, #1
 8004ab4:	4770      	bx	lr
 8004ab6:	bf00      	nop
 8004ab8:	e000ed00 	.word	0xe000ed00

08004abc <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
  uint32_t tmp = 0U;
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8004abc:	2800      	cmp	r0, #0
 8004abe:	d035      	beq.n	8004b2c <HAL_DMA_Init+0x70>
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004ac0:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
{ 
 8004ac4:	b410      	push	{r4}
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ac6:	68c4      	ldr	r4, [r0, #12]
  tmp = hdma->Instance->CCR;
 8004ac8:	6801      	ldr	r1, [r0, #0]
  tmp |=  hdma->Init.Direction        |
 8004aca:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004acc:	6902      	ldr	r2, [r0, #16]
 8004ace:	4323      	orrs	r3, r4
 8004ad0:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ad2:	e9d0 4205 	ldrd	r4, r2, [r0, #20]
 8004ad6:	4323      	orrs	r3, r4
 8004ad8:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 8004ada:	69c2      	ldr	r2, [r0, #28]
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004adc:	4c14      	ldr	r4, [pc, #80]	; (8004b30 <HAL_DMA_Init+0x74>)
          hdma->Init.Mode                | hdma->Init.Priority;
 8004ade:	4313      	orrs	r3, r2
  tmp = hdma->Instance->CCR;
 8004ae0:	680a      	ldr	r2, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004ae2:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
 8004ae6:	f022 0230 	bic.w	r2, r2, #48	; 0x30
  tmp |=  hdma->Init.Direction        |
 8004aea:	4313      	orrs	r3, r2
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004aec:	42a1      	cmp	r1, r4
  hdma->Instance->CCR = tmp;  
 8004aee:	600b      	str	r3, [r1, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004af0:	d912      	bls.n	8004b18 <HAL_DMA_Init+0x5c>
    hdma->DmaBaseAddress = DMA1;
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004af2:	4b10      	ldr	r3, [pc, #64]	; (8004b34 <HAL_DMA_Init+0x78>)
 8004af4:	4a10      	ldr	r2, [pc, #64]	; (8004b38 <HAL_DMA_Init+0x7c>)
    hdma->DmaBaseAddress = DMA2;
 8004af6:	4c11      	ldr	r4, [pc, #68]	; (8004b3c <HAL_DMA_Init+0x80>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004af8:	440b      	add	r3, r1
 8004afa:	fba2 2303 	umull	r2, r3, r2, r3
 8004afe:	091b      	lsrs	r3, r3, #4
 8004b00:	009b      	lsls	r3, r3, #2
  hdma->Lock = HAL_UNLOCKED;
 8004b02:	f44f 7180 	mov.w	r1, #256	; 0x100
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b06:	2200      	movs	r2, #0
  hdma->Lock = HAL_UNLOCKED;
 8004b08:	8401      	strh	r1, [r0, #32]
 8004b0a:	e9c0 430f 	strd	r4, r3, [r0, #60]	; 0x3c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b0e:	6382      	str	r2, [r0, #56]	; 0x38
}  
 8004b10:	f85d 4b04 	ldr.w	r4, [sp], #4
  return HAL_OK;
 8004b14:	4610      	mov	r0, r2
}  
 8004b16:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004b18:	4b09      	ldr	r3, [pc, #36]	; (8004b40 <HAL_DMA_Init+0x84>)
 8004b1a:	4a07      	ldr	r2, [pc, #28]	; (8004b38 <HAL_DMA_Init+0x7c>)
 8004b1c:	440b      	add	r3, r1
 8004b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b22:	091b      	lsrs	r3, r3, #4
    hdma->DmaBaseAddress = DMA1;
 8004b24:	f2a4 4407 	subw	r4, r4, #1031	; 0x407
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004b28:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA1;
 8004b2a:	e7ea      	b.n	8004b02 <HAL_DMA_Init+0x46>
    return HAL_ERROR;
 8004b2c:	2001      	movs	r0, #1
}  
 8004b2e:	4770      	bx	lr
 8004b30:	40020407 	.word	0x40020407
 8004b34:	bffdfbf8 	.word	0xbffdfbf8
 8004b38:	cccccccd 	.word	0xcccccccd
 8004b3c:	40020400 	.word	0x40020400
 8004b40:	bffdfff8 	.word	0xbffdfff8

08004b44 <HAL_DMA_Start_IT>:
{
 8004b44:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(hdma);
 8004b46:	f890 4020 	ldrb.w	r4, [r0, #32]
 8004b4a:	2c01      	cmp	r4, #1
 8004b4c:	d039      	beq.n	8004bc2 <HAL_DMA_Start_IT+0x7e>
  if(HAL_DMA_STATE_READY == hdma->State)
 8004b4e:	f890 c021 	ldrb.w	ip, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 8004b52:	2401      	movs	r4, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8004b54:	45a4      	cmp	ip, r4
  __HAL_LOCK(hdma);
 8004b56:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8004b5a:	d005      	beq.n	8004b68 <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma); 
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	f880 3020 	strb.w	r3, [r0, #32]
} 
 8004b62:	bc70      	pop	{r4, r5, r6}
    status = HAL_BUSY;
 8004b64:	2002      	movs	r0, #2
} 
 8004b66:	4770      	bx	lr
  	hdma->State = HAL_DMA_STATE_BUSY;
 8004b68:	2502      	movs	r5, #2
 8004b6a:	f880 5021 	strb.w	r5, [r0, #33]	; 0x21
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004b6e:	6804      	ldr	r4, [r0, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8004b70:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b72:	2500      	movs	r5, #0
 8004b74:	6385      	str	r5, [r0, #56]	; 0x38
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004b76:	6825      	ldr	r5, [r4, #0]
 8004b78:	f025 0501 	bic.w	r5, r5, #1
 8004b7c:	6025      	str	r5, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8004b7e:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8004b80:	fa0c f505 	lsl.w	r5, ip, r5
 8004b84:	6075      	str	r5, [r6, #4]
  hdma->Instance->CNDTR = DataLength;
 8004b86:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004b88:	6843      	ldr	r3, [r0, #4]
 8004b8a:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback )
 8004b8c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->Instance->CPAR = DstAddress;
 8004b8e:	bf0b      	itete	eq
 8004b90:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 8004b92:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8004b94:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 8004b96:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8004b98:	b153      	cbz	r3, 8004bb0 <HAL_DMA_Start_IT+0x6c>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004b9a:	6823      	ldr	r3, [r4, #0]
 8004b9c:	f043 030e 	orr.w	r3, r3, #14
 8004ba0:	6023      	str	r3, [r4, #0]
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8004ba2:	6823      	ldr	r3, [r4, #0]
 8004ba4:	f043 0301 	orr.w	r3, r3, #1
	HAL_StatusTypeDef status = HAL_OK;
 8004ba8:	2000      	movs	r0, #0
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8004baa:	6023      	str	r3, [r4, #0]
} 
 8004bac:	bc70      	pop	{r4, r5, r6}
 8004bae:	4770      	bx	lr
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8004bb0:	6823      	ldr	r3, [r4, #0]
 8004bb2:	f043 030a 	orr.w	r3, r3, #10
 8004bb6:	6023      	str	r3, [r4, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8004bb8:	6823      	ldr	r3, [r4, #0]
 8004bba:	f023 0304 	bic.w	r3, r3, #4
 8004bbe:	6023      	str	r3, [r4, #0]
 8004bc0:	e7ef      	b.n	8004ba2 <HAL_DMA_Start_IT+0x5e>
  __HAL_LOCK(hdma);
 8004bc2:	2002      	movs	r0, #2
} 
 8004bc4:	bc70      	pop	{r4, r5, r6}
 8004bc6:	4770      	bx	lr

08004bc8 <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004bc8:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
 8004bcc:	2a02      	cmp	r2, #2
{
 8004bce:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004bd0:	d006      	beq.n	8004be0 <HAL_DMA_Abort+0x18>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004bd2:	2104      	movs	r1, #4
    __HAL_UNLOCK(hdma);
 8004bd4:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004bd6:	6381      	str	r1, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8004bd8:	f880 2020 	strb.w	r2, [r0, #32]
    return HAL_ERROR;
 8004bdc:	2001      	movs	r0, #1
}
 8004bde:	4770      	bx	lr
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004be0:	6802      	ldr	r2, [r0, #0]
 8004be2:	6811      	ldr	r1, [r2, #0]
 8004be4:	f021 010e 	bic.w	r1, r1, #14
{
 8004be8:	b410      	push	{r4}
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8004bea:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8004bec:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004bee:	6011      	str	r1, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004bf0:	6811      	ldr	r1, [r2, #0]
 8004bf2:	f021 0101 	bic.w	r1, r1, #1
 8004bf6:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	40a2      	lsls	r2, r4
  __HAL_UNLOCK(hdma);
 8004bfc:	f44f 7180 	mov.w	r1, #256	; 0x100
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8004c00:	6042      	str	r2, [r0, #4]
  __HAL_UNLOCK(hdma);
 8004c02:	8419      	strh	r1, [r3, #32]
  return HAL_OK;
 8004c04:	2000      	movs	r0, #0
}
 8004c06:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004c0a:	4770      	bx	lr

08004c0c <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004c0c:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
 8004c10:	2a02      	cmp	r2, #2
 8004c12:	d003      	beq.n	8004c1c <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c14:	2204      	movs	r2, #4
 8004c16:	6382      	str	r2, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8004c18:	2001      	movs	r0, #1
}
 8004c1a:	4770      	bx	lr
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004c1c:	6802      	ldr	r2, [r0, #0]
 8004c1e:	6811      	ldr	r1, [r2, #0]
 8004c20:	f021 010e 	bic.w	r1, r1, #14
{  
 8004c24:	b510      	push	{r4, lr}
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004c26:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004c28:	6011      	str	r1, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004c2a:	6811      	ldr	r1, [r2, #0]
 8004c2c:	f021 0101 	bic.w	r1, r1, #1
 8004c30:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004c32:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8004c34:	2101      	movs	r1, #1
 8004c36:	4091      	lsls	r1, r2
    if(hdma->XferAbortCallback != NULL)
 8004c38:	6b42      	ldr	r2, [r0, #52]	; 0x34
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004c3a:	6061      	str	r1, [r4, #4]
    __HAL_UNLOCK(hdma);
 8004c3c:	f44f 7c80 	mov.w	ip, #256	; 0x100
 8004c40:	f8a0 c020 	strh.w	ip, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8004c44:	b112      	cbz	r2, 8004c4c <HAL_DMA_Abort_IT+0x40>
      hdma->XferAbortCallback(hdma);
 8004c46:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 8004c48:	2000      	movs	r0, #0
}
 8004c4a:	bd10      	pop	{r4, pc}
  HAL_StatusTypeDef status = HAL_OK;
 8004c4c:	4610      	mov	r0, r2
}
 8004c4e:	bd10      	pop	{r4, pc}

08004c50 <HAL_DMA_IRQHandler>:
{
 8004c50:	b470      	push	{r4, r5, r6}
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004c52:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8004c54:	6c02      	ldr	r2, [r0, #64]	; 0x40
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004c56:	6831      	ldr	r1, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8004c58:	6804      	ldr	r4, [r0, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8004c5a:	2304      	movs	r3, #4
 8004c5c:	4093      	lsls	r3, r2
 8004c5e:	420b      	tst	r3, r1
  uint32_t source_it = hdma->Instance->CCR;
 8004c60:	6825      	ldr	r5, [r4, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8004c62:	d00e      	beq.n	8004c82 <HAL_DMA_IRQHandler+0x32>
 8004c64:	f015 0f04 	tst.w	r5, #4
 8004c68:	d00b      	beq.n	8004c82 <HAL_DMA_IRQHandler+0x32>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004c6a:	6822      	ldr	r2, [r4, #0]
 8004c6c:	0692      	lsls	r2, r2, #26
 8004c6e:	d403      	bmi.n	8004c78 <HAL_DMA_IRQHandler+0x28>
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8004c70:	6822      	ldr	r2, [r4, #0]
 8004c72:	f022 0204 	bic.w	r2, r2, #4
 8004c76:	6022      	str	r2, [r4, #0]
  	if(hdma->XferHalfCpltCallback != NULL)
 8004c78:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8004c7a:	6073      	str	r3, [r6, #4]
  	if(hdma->XferHalfCpltCallback != NULL)
 8004c7c:	b1ca      	cbz	r2, 8004cb2 <HAL_DMA_IRQHandler+0x62>
}  
 8004c7e:	bc70      	pop	{r4, r5, r6}
  		hdma->XferCpltCallback(hdma);
 8004c80:	4710      	bx	r2
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8004c82:	2302      	movs	r3, #2
 8004c84:	4093      	lsls	r3, r2
 8004c86:	420b      	tst	r3, r1
 8004c88:	d015      	beq.n	8004cb6 <HAL_DMA_IRQHandler+0x66>
 8004c8a:	f015 0f02 	tst.w	r5, #2
 8004c8e:	d012      	beq.n	8004cb6 <HAL_DMA_IRQHandler+0x66>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004c90:	6822      	ldr	r2, [r4, #0]
 8004c92:	0692      	lsls	r2, r2, #26
 8004c94:	d406      	bmi.n	8004ca4 <HAL_DMA_IRQHandler+0x54>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8004c96:	6822      	ldr	r2, [r4, #0]
 8004c98:	f022 020a 	bic.w	r2, r2, #10
 8004c9c:	6022      	str	r2, [r4, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  	if(hdma->XferCpltCallback != NULL)
 8004ca4:	6a82      	ldr	r2, [r0, #40]	; 0x28
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8004ca6:	6073      	str	r3, [r6, #4]
  	__HAL_UNLOCK(hdma);
 8004ca8:	2100      	movs	r1, #0
 8004caa:	f880 1020 	strb.w	r1, [r0, #32]
  	if(hdma->XferCpltCallback != NULL)
 8004cae:	2a00      	cmp	r2, #0
 8004cb0:	d1e5      	bne.n	8004c7e <HAL_DMA_IRQHandler+0x2e>
}  
 8004cb2:	bc70      	pop	{r4, r5, r6}
 8004cb4:	4770      	bx	lr
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004cb6:	2308      	movs	r3, #8
 8004cb8:	4093      	lsls	r3, r2
 8004cba:	420b      	tst	r3, r1
 8004cbc:	d0f9      	beq.n	8004cb2 <HAL_DMA_IRQHandler+0x62>
 8004cbe:	072b      	lsls	r3, r5, #28
 8004cc0:	d5f7      	bpl.n	8004cb2 <HAL_DMA_IRQHandler+0x62>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004cc2:	6823      	ldr	r3, [r4, #0]
    if(hdma->XferErrorCallback != NULL)
 8004cc4:	6b01      	ldr	r1, [r0, #48]	; 0x30
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004cc6:	f023 030e 	bic.w	r3, r3, #14
 8004cca:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004ccc:	2301      	movs	r3, #1
 8004cce:	fa03 f202 	lsl.w	r2, r3, r2
    __HAL_UNLOCK(hdma); 
 8004cd2:	f44f 7480 	mov.w	r4, #256	; 0x100
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004cd6:	6072      	str	r2, [r6, #4]
    __HAL_UNLOCK(hdma); 
 8004cd8:	8404      	strh	r4, [r0, #32]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004cda:	6383      	str	r3, [r0, #56]	; 0x38
    if(hdma->XferErrorCallback != NULL)
 8004cdc:	2900      	cmp	r1, #0
 8004cde:	d0e8      	beq.n	8004cb2 <HAL_DMA_IRQHandler+0x62>
}  
 8004ce0:	bc70      	pop	{r4, r5, r6}
    	hdma->XferErrorCallback(hdma);
 8004ce2:	4708      	bx	r1

08004ce4 <HAL_FLASH_Program>:
  * @param  Data          Specifie the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8004ce4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  HAL_StatusTypeDef status = HAL_ERROR;
  uint8_t index = 0U;
  uint8_t nbiterations = 0U;
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004ce8:	f8df a188 	ldr.w	sl, [pc, #392]	; 8004e74 <HAL_FLASH_Program+0x190>
{
 8004cec:	4699      	mov	r9, r3
  __HAL_LOCK(&pFlash);
 8004cee:	f89a 3018 	ldrb.w	r3, [sl, #24]
 8004cf2:	2b01      	cmp	r3, #1
{
 8004cf4:	b083      	sub	sp, #12
  __HAL_LOCK(&pFlash);
 8004cf6:	f000 80ad 	beq.w	8004e54 <HAL_FLASH_Program+0x170>
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	4606      	mov	r6, r0
 8004cfe:	4688      	mov	r8, r1
 8004d00:	4693      	mov	fp, r2
 8004d02:	f88a 3018 	strb.w	r3, [sl, #24]
{
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8004d06:	f7fe fb5d 	bl	80033c4 <HAL_GetTick>
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8004d0a:	4d59      	ldr	r5, [pc, #356]	; (8004e70 <HAL_FLASH_Program+0x18c>)
  uint32_t tickstart = HAL_GetTick();
 8004d0c:	4604      	mov	r4, r0
  { 
    if (Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8004d0e:	f24c 3750 	movw	r7, #50000	; 0xc350
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8004d12:	e005      	b.n	8004d20 <HAL_FLASH_Program+0x3c>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8004d14:	f7fe fb56 	bl	80033c4 <HAL_GetTick>
 8004d18:	1b00      	subs	r0, r0, r4
 8004d1a:	42b8      	cmp	r0, r7
 8004d1c:	f200 8083 	bhi.w	8004e26 <HAL_FLASH_Program+0x142>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8004d20:	68eb      	ldr	r3, [r5, #12]
 8004d22:	07db      	lsls	r3, r3, #31
 8004d24:	d4f6      	bmi.n	8004d14 <HAL_FLASH_Program+0x30>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8004d26:	68eb      	ldr	r3, [r5, #12]
 8004d28:	0698      	lsls	r0, r3, #26
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004d2a:	bf44      	itt	mi
 8004d2c:	2320      	movmi	r3, #32
 8004d2e:	60eb      	strmi	r3, [r5, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8004d30:	4b4f      	ldr	r3, [pc, #316]	; (8004e70 <HAL_FLASH_Program+0x18c>)
 8004d32:	68da      	ldr	r2, [r3, #12]
 8004d34:	06d1      	lsls	r1, r2, #27
 8004d36:	d478      	bmi.n	8004e2a <HAL_FLASH_Program+0x146>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8004d38:	68df      	ldr	r7, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8004d3a:	f017 0704 	ands.w	r7, r7, #4
 8004d3e:	d174      	bne.n	8004e2a <HAL_FLASH_Program+0x146>
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8004d40:	2e01      	cmp	r6, #1
 8004d42:	d003      	beq.n	8004d4c <HAL_FLASH_Program+0x68>
      nbiterations = 4U;
 8004d44:	2e02      	cmp	r6, #2
 8004d46:	bf0c      	ite	eq
 8004d48:	2602      	moveq	r6, #2
 8004d4a:	2604      	movne	r6, #4
    for (index = 0U; index < nbiterations; index++)
 8004d4c:	eb08 0346 	add.w	r3, r8, r6, lsl #1
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8004d50:	4c47      	ldr	r4, [pc, #284]	; (8004e70 <HAL_FLASH_Program+0x18c>)
 8004d52:	9301      	str	r3, [sp, #4]
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8004d54:	f24c 3650 	movw	r6, #50000	; 0xc350
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8004d58:	f1c7 0220 	rsb	r2, r7, #32
 8004d5c:	fa09 f202 	lsl.w	r2, r9, r2
 8004d60:	fa2b f307 	lsr.w	r3, fp, r7
 8004d64:	4313      	orrs	r3, r2
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004d66:	2200      	movs	r2, #0
 8004d68:	f8ca 201c 	str.w	r2, [sl, #28]
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8004d6c:	f1a7 0120 	sub.w	r1, r7, #32
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8004d70:	6922      	ldr	r2, [r4, #16]
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8004d72:	fa29 f101 	lsr.w	r1, r9, r1
 8004d76:	430b      	orrs	r3, r1
 8004d78:	b29b      	uxth	r3, r3
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8004d7a:	f042 0201 	orr.w	r2, r2, #1
 8004d7e:	6122      	str	r2, [r4, #16]
  *(__IO uint16_t*)Address = Data;
 8004d80:	f8a8 3000 	strh.w	r3, [r8]
  uint32_t tickstart = HAL_GetTick();
 8004d84:	f7fe fb1e 	bl	80033c4 <HAL_GetTick>
 8004d88:	4605      	mov	r5, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8004d8a:	e004      	b.n	8004d96 <HAL_FLASH_Program+0xb2>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8004d8c:	f7fe fb1a 	bl	80033c4 <HAL_GetTick>
 8004d90:	1b40      	subs	r0, r0, r5
 8004d92:	42b0      	cmp	r0, r6
 8004d94:	d81f      	bhi.n	8004dd6 <HAL_FLASH_Program+0xf2>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8004d96:	68e3      	ldr	r3, [r4, #12]
 8004d98:	07db      	lsls	r3, r3, #31
 8004d9a:	d4f7      	bmi.n	8004d8c <HAL_FLASH_Program+0xa8>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8004d9c:	68e3      	ldr	r3, [r4, #12]
 8004d9e:	0698      	lsls	r0, r3, #26
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004da0:	bf44      	itt	mi
 8004da2:	2320      	movmi	r3, #32
 8004da4:	60e3      	strmi	r3, [r4, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8004da6:	68e3      	ldr	r3, [r4, #12]
 8004da8:	06d9      	lsls	r1, r3, #27
 8004daa:	d41a      	bmi.n	8004de2 <HAL_FLASH_Program+0xfe>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8004dac:	68e0      	ldr	r0, [r4, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8004dae:	f010 0004 	ands.w	r0, r0, #4
 8004db2:	d116      	bne.n	8004de2 <HAL_FLASH_Program+0xfe>
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8004db4:	6923      	ldr	r3, [r4, #16]
 8004db6:	f023 0301 	bic.w	r3, r3, #1
 8004dba:	6123      	str	r3, [r4, #16]
    for (index = 0U; index < nbiterations; index++)
 8004dbc:	9b01      	ldr	r3, [sp, #4]
 8004dbe:	f108 0802 	add.w	r8, r8, #2
 8004dc2:	4598      	cmp	r8, r3
 8004dc4:	f107 0710 	add.w	r7, r7, #16
 8004dc8:	d1c6      	bne.n	8004d58 <HAL_FLASH_Program+0x74>
  __HAL_UNLOCK(&pFlash);
 8004dca:	2300      	movs	r3, #0
 8004dcc:	f88a 3018 	strb.w	r3, [sl, #24]
}
 8004dd0:	b003      	add	sp, #12
 8004dd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8004dd6:	6923      	ldr	r3, [r4, #16]
 8004dd8:	f023 0301 	bic.w	r3, r3, #1
 8004ddc:	2003      	movs	r0, #3
 8004dde:	6123      	str	r3, [r4, #16]
      if (status != HAL_OK)
 8004de0:	e7f3      	b.n	8004dca <HAL_FLASH_Program+0xe6>
  */
static void FLASH_SetErrorCode(void)
{
  uint32_t flags = 0U;
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8004de2:	4b23      	ldr	r3, [pc, #140]	; (8004e70 <HAL_FLASH_Program+0x18c>)
 8004de4:	68db      	ldr	r3, [r3, #12]
 8004de6:	f013 0310 	ands.w	r3, r3, #16
 8004dea:	d01a      	beq.n	8004e22 <HAL_FLASH_Program+0x13e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8004dec:	f8da 301c 	ldr.w	r3, [sl, #28]
 8004df0:	f043 0302 	orr.w	r3, r3, #2
 8004df4:	f8ca 301c 	str.w	r3, [sl, #28]
 8004df8:	2114      	movs	r1, #20
    flags |= FLASH_FLAG_WRPERR;
 8004dfa:	2310      	movs	r3, #16
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8004dfc:	4a1c      	ldr	r2, [pc, #112]	; (8004e70 <HAL_FLASH_Program+0x18c>)
 8004dfe:	68d2      	ldr	r2, [r2, #12]
 8004e00:	0752      	lsls	r2, r2, #29
 8004e02:	d506      	bpl.n	8004e12 <HAL_FLASH_Program+0x12e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8004e04:	f8da 201c 	ldr.w	r2, [sl, #28]
 8004e08:	f042 0201 	orr.w	r2, r2, #1
    flags |= FLASH_FLAG_PGERR;
 8004e0c:	460b      	mov	r3, r1
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8004e0e:	f8ca 201c 	str.w	r2, [sl, #28]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8004e12:	4a17      	ldr	r2, [pc, #92]	; (8004e70 <HAL_FLASH_Program+0x18c>)
 8004e14:	60d3      	str	r3, [r2, #12]
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8004e16:	6913      	ldr	r3, [r2, #16]
 8004e18:	f023 0301 	bic.w	r3, r3, #1
    return HAL_ERROR;
 8004e1c:	2001      	movs	r0, #1
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8004e1e:	6113      	str	r3, [r2, #16]
      if (status != HAL_OK)
 8004e20:	e7d3      	b.n	8004dca <HAL_FLASH_Program+0xe6>
 8004e22:	2104      	movs	r1, #4
 8004e24:	e7ea      	b.n	8004dfc <HAL_FLASH_Program+0x118>
 8004e26:	2003      	movs	r0, #3
 8004e28:	e7cf      	b.n	8004dca <HAL_FLASH_Program+0xe6>
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8004e2a:	4b11      	ldr	r3, [pc, #68]	; (8004e70 <HAL_FLASH_Program+0x18c>)
 8004e2c:	68db      	ldr	r3, [r3, #12]
 8004e2e:	f013 0310 	ands.w	r3, r3, #16
 8004e32:	d113      	bne.n	8004e5c <HAL_FLASH_Program+0x178>
 8004e34:	2104      	movs	r1, #4
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8004e36:	4a0e      	ldr	r2, [pc, #56]	; (8004e70 <HAL_FLASH_Program+0x18c>)
 8004e38:	68d2      	ldr	r2, [r2, #12]
 8004e3a:	0752      	lsls	r2, r2, #29
 8004e3c:	d506      	bpl.n	8004e4c <HAL_FLASH_Program+0x168>
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8004e3e:	f8da 201c 	ldr.w	r2, [sl, #28]
 8004e42:	f042 0201 	orr.w	r2, r2, #1
    flags |= FLASH_FLAG_PGERR;
 8004e46:	460b      	mov	r3, r1
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8004e48:	f8ca 201c 	str.w	r2, [sl, #28]
  __HAL_FLASH_CLEAR_FLAG(flags);
 8004e4c:	4a08      	ldr	r2, [pc, #32]	; (8004e70 <HAL_FLASH_Program+0x18c>)
    return HAL_ERROR;
 8004e4e:	2001      	movs	r0, #1
  __HAL_FLASH_CLEAR_FLAG(flags);
 8004e50:	60d3      	str	r3, [r2, #12]
  if(status == HAL_OK)
 8004e52:	e7ba      	b.n	8004dca <HAL_FLASH_Program+0xe6>
  __HAL_LOCK(&pFlash);
 8004e54:	2002      	movs	r0, #2
}
 8004e56:	b003      	add	sp, #12
 8004e58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8004e5c:	f8da 301c 	ldr.w	r3, [sl, #28]
 8004e60:	f043 0302 	orr.w	r3, r3, #2
 8004e64:	f8ca 301c 	str.w	r3, [sl, #28]
 8004e68:	2114      	movs	r1, #20
    flags |= FLASH_FLAG_WRPERR;
 8004e6a:	2310      	movs	r3, #16
 8004e6c:	e7e3      	b.n	8004e36 <HAL_FLASH_Program+0x152>
 8004e6e:	bf00      	nop
 8004e70:	40022000 	.word	0x40022000
 8004e74:	200017e8 	.word	0x200017e8

08004e78 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8004e78:	4b06      	ldr	r3, [pc, #24]	; (8004e94 <HAL_FLASH_Unlock+0x1c>)
 8004e7a:	6918      	ldr	r0, [r3, #16]
 8004e7c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004e80:	d006      	beq.n	8004e90 <HAL_FLASH_Unlock+0x18>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004e82:	4905      	ldr	r1, [pc, #20]	; (8004e98 <HAL_FLASH_Unlock+0x20>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004e84:	4a05      	ldr	r2, [pc, #20]	; (8004e9c <HAL_FLASH_Unlock+0x24>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004e86:	6059      	str	r1, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004e88:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8004e8a:	6918      	ldr	r0, [r3, #16]
  HAL_StatusTypeDef status = HAL_OK;
 8004e8c:	f3c0 10c0 	ubfx	r0, r0, #7, #1
}
 8004e90:	4770      	bx	lr
 8004e92:	bf00      	nop
 8004e94:	40022000 	.word	0x40022000
 8004e98:	45670123 	.word	0x45670123
 8004e9c:	cdef89ab 	.word	0xcdef89ab

08004ea0 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8004ea0:	4a03      	ldr	r2, [pc, #12]	; (8004eb0 <HAL_FLASH_Lock+0x10>)
 8004ea2:	6913      	ldr	r3, [r2, #16]
 8004ea4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
}
 8004ea8:	2000      	movs	r0, #0
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8004eaa:	6113      	str	r3, [r2, #16]
}
 8004eac:	4770      	bx	lr
 8004eae:	bf00      	nop
 8004eb0:	40022000 	.word	0x40022000

08004eb4 <FLASH_WaitForLastOperation>:
{
 8004eb4:	b570      	push	{r4, r5, r6, lr}
 8004eb6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8004eb8:	f7fe fa84 	bl	80033c4 <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8004ebc:	4e1e      	ldr	r6, [pc, #120]	; (8004f38 <FLASH_WaitForLastOperation+0x84>)
  uint32_t tickstart = HAL_GetTick();
 8004ebe:	4605      	mov	r5, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8004ec0:	1c60      	adds	r0, r4, #1
 8004ec2:	d112      	bne.n	8004eea <FLASH_WaitForLastOperation+0x36>
 8004ec4:	4a1c      	ldr	r2, [pc, #112]	; (8004f38 <FLASH_WaitForLastOperation+0x84>)
 8004ec6:	68d3      	ldr	r3, [r2, #12]
 8004ec8:	07d9      	lsls	r1, r3, #31
 8004eca:	d4fc      	bmi.n	8004ec6 <FLASH_WaitForLastOperation+0x12>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8004ecc:	4b1a      	ldr	r3, [pc, #104]	; (8004f38 <FLASH_WaitForLastOperation+0x84>)
 8004ece:	68da      	ldr	r2, [r3, #12]
 8004ed0:	0690      	lsls	r0, r2, #26
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004ed2:	bf44      	itt	mi
 8004ed4:	2220      	movmi	r2, #32
 8004ed6:	60da      	strmi	r2, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8004ed8:	4b17      	ldr	r3, [pc, #92]	; (8004f38 <FLASH_WaitForLastOperation+0x84>)
 8004eda:	68da      	ldr	r2, [r3, #12]
 8004edc:	06d1      	lsls	r1, r2, #27
 8004ede:	d40f      	bmi.n	8004f00 <FLASH_WaitForLastOperation+0x4c>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8004ee0:	68d8      	ldr	r0, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8004ee2:	f010 0004 	ands.w	r0, r0, #4
 8004ee6:	d10b      	bne.n	8004f00 <FLASH_WaitForLastOperation+0x4c>
}
 8004ee8:	bd70      	pop	{r4, r5, r6, pc}
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8004eea:	68f3      	ldr	r3, [r6, #12]
 8004eec:	07db      	lsls	r3, r3, #31
 8004eee:	d5ed      	bpl.n	8004ecc <FLASH_WaitForLastOperation+0x18>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8004ef0:	b124      	cbz	r4, 8004efc <FLASH_WaitForLastOperation+0x48>
 8004ef2:	f7fe fa67 	bl	80033c4 <HAL_GetTick>
 8004ef6:	1b40      	subs	r0, r0, r5
 8004ef8:	42a0      	cmp	r0, r4
 8004efa:	d9e1      	bls.n	8004ec0 <FLASH_WaitForLastOperation+0xc>
        return HAL_TIMEOUT;
 8004efc:	2003      	movs	r0, #3
}
 8004efe:	bd70      	pop	{r4, r5, r6, pc}
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8004f00:	4b0d      	ldr	r3, [pc, #52]	; (8004f38 <FLASH_WaitForLastOperation+0x84>)
 8004f02:	68db      	ldr	r3, [r3, #12]
 8004f04:	f013 0310 	ands.w	r3, r3, #16
 8004f08:	d014      	beq.n	8004f34 <FLASH_WaitForLastOperation+0x80>
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8004f0a:	490c      	ldr	r1, [pc, #48]	; (8004f3c <FLASH_WaitForLastOperation+0x88>)
 8004f0c:	69ca      	ldr	r2, [r1, #28]
 8004f0e:	f042 0202 	orr.w	r2, r2, #2
 8004f12:	2014      	movs	r0, #20
    flags |= FLASH_FLAG_WRPERR;
 8004f14:	2310      	movs	r3, #16
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8004f16:	61ca      	str	r2, [r1, #28]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8004f18:	4a07      	ldr	r2, [pc, #28]	; (8004f38 <FLASH_WaitForLastOperation+0x84>)
 8004f1a:	68d2      	ldr	r2, [r2, #12]
 8004f1c:	0752      	lsls	r2, r2, #29
 8004f1e:	d505      	bpl.n	8004f2c <FLASH_WaitForLastOperation+0x78>
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8004f20:	4906      	ldr	r1, [pc, #24]	; (8004f3c <FLASH_WaitForLastOperation+0x88>)
 8004f22:	69ca      	ldr	r2, [r1, #28]
 8004f24:	f042 0201 	orr.w	r2, r2, #1
    flags |= FLASH_FLAG_PGERR;
 8004f28:	4603      	mov	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8004f2a:	61ca      	str	r2, [r1, #28]
  __HAL_FLASH_CLEAR_FLAG(flags);
 8004f2c:	4a02      	ldr	r2, [pc, #8]	; (8004f38 <FLASH_WaitForLastOperation+0x84>)
    return HAL_ERROR;
 8004f2e:	2001      	movs	r0, #1
  __HAL_FLASH_CLEAR_FLAG(flags);
 8004f30:	60d3      	str	r3, [r2, #12]
}
 8004f32:	bd70      	pop	{r4, r5, r6, pc}
 8004f34:	2004      	movs	r0, #4
 8004f36:	e7ef      	b.n	8004f18 <FLASH_WaitForLastOperation+0x64>
 8004f38:	40022000 	.word	0x40022000
 8004f3c:	200017e8 	.word	0x200017e8

08004f40 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8004f40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  HAL_StatusTypeDef status = HAL_ERROR;
  uint32_t address = 0U;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004f44:	4e2d      	ldr	r6, [pc, #180]	; (8004ffc <HAL_FLASHEx_Erase+0xbc>)
 8004f46:	7e33      	ldrb	r3, [r6, #24]
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d054      	beq.n	8004ff6 <HAL_FLASHEx_Erase+0xb6>
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	7633      	strb	r3, [r6, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004f50:	6803      	ldr	r3, [r0, #0]
 8004f52:	2b01      	cmp	r3, #1
 8004f54:	4681      	mov	r9, r0
 8004f56:	d031      	beq.n	8004fbc <HAL_FLASHEx_Erase+0x7c>
    assert_param(IS_FLASH_PROGRAM_ADDRESS(pEraseInit->PageAddress));
    assert_param(IS_FLASH_NB_PAGES(pEraseInit->PageAddress, pEraseInit->NbPages));
    
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8004f58:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004f5c:	4688      	mov	r8, r1
 8004f5e:	f7ff ffa9 	bl	8004eb4 <FLASH_WaitForLastOperation>
 8004f62:	4607      	mov	r7, r0
 8004f64:	bb78      	cbnz	r0, 8004fc6 <HAL_FLASHEx_Erase+0x86>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8004f66:	f04f 33ff 	mov.w	r3, #4294967295
 8004f6a:	f8c8 3000 	str.w	r3, [r8]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8004f6e:	e9d9 5301 	ldrd	r5, r3, [r9, #4]
 8004f72:	eb05 23c3 	add.w	r3, r5, r3, lsl #11
        for(address = pEraseInit->PageAddress;
 8004f76:	429d      	cmp	r5, r3
 8004f78:	d225      	bcs.n	8004fc6 <HAL_FLASHEx_Erase+0x86>
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;

    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8004f7a:	4c21      	ldr	r4, [pc, #132]	; (8005000 <HAL_FLASHEx_Erase+0xc0>)
 8004f7c:	e007      	b.n	8004f8e <HAL_FLASHEx_Erase+0x4e>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8004f7e:	e9d9 3201 	ldrd	r3, r2, [r9, #4]
            address += FLASH_PAGE_SIZE)
 8004f82:	f505 6500 	add.w	r5, r5, #2048	; 0x800
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8004f86:	eb03 23c2 	add.w	r3, r3, r2, lsl #11
        for(address = pEraseInit->PageAddress;
 8004f8a:	42ab      	cmp	r3, r5
 8004f8c:	d91c      	bls.n	8004fc8 <HAL_FLASHEx_Erase+0x88>
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004f8e:	61f7      	str	r7, [r6, #28]
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8004f90:	6923      	ldr	r3, [r4, #16]
 8004f92:	f043 0302 	orr.w	r3, r3, #2
 8004f96:	6123      	str	r3, [r4, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8004f98:	6165      	str	r5, [r4, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8004f9a:	6923      	ldr	r3, [r4, #16]
 8004f9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004fa0:	6123      	str	r3, [r4, #16]
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004fa2:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004fa6:	f7ff ff85 	bl	8004eb4 <FLASH_WaitForLastOperation>
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8004faa:	6923      	ldr	r3, [r4, #16]
 8004fac:	f023 0302 	bic.w	r3, r3, #2
 8004fb0:	6123      	str	r3, [r4, #16]
          if (status != HAL_OK)
 8004fb2:	2800      	cmp	r0, #0
 8004fb4:	d0e3      	beq.n	8004f7e <HAL_FLASHEx_Erase+0x3e>
            *PageError = address;
 8004fb6:	f8c8 5000 	str.w	r5, [r8]
            break;
 8004fba:	e005      	b.n	8004fc8 <HAL_FLASHEx_Erase+0x88>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8004fbc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004fc0:	f7ff ff78 	bl	8004eb4 <FLASH_WaitForLastOperation>
 8004fc4:	b120      	cbz	r0, 8004fd0 <HAL_FLASHEx_Erase+0x90>
  HAL_StatusTypeDef status = HAL_ERROR;
 8004fc6:	2001      	movs	r0, #1
  __HAL_UNLOCK(&pFlash);
 8004fc8:	2300      	movs	r3, #0
 8004fca:	7633      	strb	r3, [r6, #24]
}
 8004fcc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8004fd0:	4c0b      	ldr	r4, [pc, #44]	; (8005000 <HAL_FLASHEx_Erase+0xc0>)
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004fd2:	61f0      	str	r0, [r6, #28]
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8004fd4:	6923      	ldr	r3, [r4, #16]
 8004fd6:	f043 0304 	orr.w	r3, r3, #4
 8004fda:	6123      	str	r3, [r4, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8004fdc:	6923      	ldr	r3, [r4, #16]
 8004fde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004fe2:	6123      	str	r3, [r4, #16]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004fe4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004fe8:	f7ff ff64 	bl	8004eb4 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8004fec:	6923      	ldr	r3, [r4, #16]
 8004fee:	f023 0304 	bic.w	r3, r3, #4
 8004ff2:	6123      	str	r3, [r4, #16]
 8004ff4:	e7e8      	b.n	8004fc8 <HAL_FLASHEx_Erase+0x88>
  __HAL_LOCK(&pFlash);
 8004ff6:	2002      	movs	r0, #2
}
 8004ff8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ffc:	200017e8 	.word	0x200017e8
 8005000:	40022000 	.word	0x40022000

08005004 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005004:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005008:	680c      	ldr	r4, [r1, #0]
{
 800500a:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800500c:	2c00      	cmp	r4, #0
 800500e:	d07e      	beq.n	800510e <HAL_GPIO_Init+0x10a>
 8005010:	f04f 0c00 	mov.w	ip, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005014:	f8df a1bc 	ldr.w	sl, [pc, #444]	; 80051d4 <HAL_GPIO_Init+0x1d0>
  uint32_t position = 0x00u;
 8005018:	4663      	mov	r3, ip
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800501a:	f04f 0b01 	mov.w	fp, #1

        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800501e:	4689      	mov	r9, r1
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005020:	fa0b f503 	lsl.w	r5, fp, r3
    if (iocurrent != 0x00u)
 8005024:	ea15 0804 	ands.w	r8, r5, r4
 8005028:	d06b      	beq.n	8005102 <HAL_GPIO_Init+0xfe>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800502a:	f8d9 7004 	ldr.w	r7, [r9, #4]
 800502e:	f007 0203 	and.w	r2, r7, #3
 8005032:	1e51      	subs	r1, r2, #1
 8005034:	2901      	cmp	r1, #1
 8005036:	d96d      	bls.n	8005114 <HAL_GPIO_Init+0x110>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005038:	2a03      	cmp	r2, #3
 800503a:	f040 80ac 	bne.w	8005196 <HAL_GPIO_Init+0x192>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800503e:	fa02 f20c 	lsl.w	r2, r2, ip
 8005042:	43d1      	mvns	r1, r2
      temp = GPIOx->MODER;
 8005044:	6805      	ldr	r5, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8005046:	4029      	ands	r1, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005048:	430a      	orrs	r2, r1
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800504a:	f417 3f40 	tst.w	r7, #196608	; 0x30000
      GPIOx->MODER = temp;
 800504e:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005050:	d057      	beq.n	8005102 <HAL_GPIO_Init+0xfe>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005052:	f8da 2018 	ldr.w	r2, [sl, #24]
 8005056:	f042 0201 	orr.w	r2, r2, #1
 800505a:	f8ca 2018 	str.w	r2, [sl, #24]
 800505e:	f8da 2018 	ldr.w	r2, [sl, #24]
 8005062:	f002 0201 	and.w	r2, r2, #1
 8005066:	9203      	str	r2, [sp, #12]
 8005068:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 800506a:	f023 0203 	bic.w	r2, r3, #3
 800506e:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8005072:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005076:	f003 0103 	and.w	r1, r3, #3
        temp = SYSCFG->EXTICR[position >> 2u];
 800507a:	6895      	ldr	r5, [r2, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800507c:	0089      	lsls	r1, r1, #2
 800507e:	260f      	movs	r6, #15
 8005080:	fa06 fe01 	lsl.w	lr, r6, r1
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005084:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005088:	ea25 050e 	bic.w	r5, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800508c:	d015      	beq.n	80050ba <HAL_GPIO_Init+0xb6>
 800508e:	4e4c      	ldr	r6, [pc, #304]	; (80051c0 <HAL_GPIO_Init+0x1bc>)
 8005090:	42b0      	cmp	r0, r6
 8005092:	f000 808b 	beq.w	80051ac <HAL_GPIO_Init+0x1a8>
 8005096:	4e4b      	ldr	r6, [pc, #300]	; (80051c4 <HAL_GPIO_Init+0x1c0>)
 8005098:	42b0      	cmp	r0, r6
 800509a:	f000 808b 	beq.w	80051b4 <HAL_GPIO_Init+0x1b0>
 800509e:	4e4a      	ldr	r6, [pc, #296]	; (80051c8 <HAL_GPIO_Init+0x1c4>)
 80050a0:	42b0      	cmp	r0, r6
 80050a2:	d07d      	beq.n	80051a0 <HAL_GPIO_Init+0x19c>
 80050a4:	4e49      	ldr	r6, [pc, #292]	; (80051cc <HAL_GPIO_Init+0x1c8>)
 80050a6:	42b0      	cmp	r0, r6
 80050a8:	bf0b      	itete	eq
 80050aa:	f04f 0e04 	moveq.w	lr, #4
 80050ae:	2605      	movne	r6, #5
 80050b0:	fa0e f101 	lsleq.w	r1, lr, r1
 80050b4:	fa06 f101 	lslne.w	r1, r6, r1
 80050b8:	430d      	orrs	r5, r1
        SYSCFG->EXTICR[position >> 2u] = temp;
 80050ba:	6095      	str	r5, [r2, #8]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80050bc:	4a44      	ldr	r2, [pc, #272]	; (80051d0 <HAL_GPIO_Init+0x1cc>)
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 80050be:	4944      	ldr	r1, [pc, #272]	; (80051d0 <HAL_GPIO_Init+0x1cc>)
        temp = EXTI->IMR;
 80050c0:	6812      	ldr	r2, [r2, #0]
        temp &= ~(iocurrent);
 80050c2:	ea6f 0508 	mvn.w	r5, r8
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80050c6:	03fe      	lsls	r6, r7, #15
        temp &= ~(iocurrent);
 80050c8:	bf54      	ite	pl
 80050ca:	402a      	andpl	r2, r5
          temp |= iocurrent;
 80050cc:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->IMR = temp;
 80050d0:	600a      	str	r2, [r1, #0]

        temp = EXTI->EMR;
 80050d2:	684a      	ldr	r2, [r1, #4]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80050d4:	03b9      	lsls	r1, r7, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 80050d6:	493e      	ldr	r1, [pc, #248]	; (80051d0 <HAL_GPIO_Init+0x1cc>)
        temp &= ~(iocurrent);
 80050d8:	bf54      	ite	pl
 80050da:	402a      	andpl	r2, r5
          temp |= iocurrent;
 80050dc:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->EMR = temp;
 80050e0:	604a      	str	r2, [r1, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80050e2:	6889      	ldr	r1, [r1, #8]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 80050e4:	4a3a      	ldr	r2, [pc, #232]	; (80051d0 <HAL_GPIO_Init+0x1cc>)
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80050e6:	02fe      	lsls	r6, r7, #11
        temp &= ~(iocurrent);
 80050e8:	bf54      	ite	pl
 80050ea:	4029      	andpl	r1, r5
          temp |= iocurrent;
 80050ec:	ea48 0101 	orrmi.w	r1, r8, r1
        EXTI->RTSR = temp;
 80050f0:	6091      	str	r1, [r2, #8]

        temp = EXTI->FTSR;
 80050f2:	68d2      	ldr	r2, [r2, #12]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80050f4:	02b9      	lsls	r1, r7, #10
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 80050f6:	4936      	ldr	r1, [pc, #216]	; (80051d0 <HAL_GPIO_Init+0x1cc>)
        temp &= ~(iocurrent);
 80050f8:	bf54      	ite	pl
 80050fa:	402a      	andpl	r2, r5
          temp |= iocurrent;
 80050fc:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->FTSR = temp;
 8005100:	60ca      	str	r2, [r1, #12]
      }
    }

    position++;
 8005102:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005104:	fa34 f203 	lsrs.w	r2, r4, r3
 8005108:	f10c 0c02 	add.w	ip, ip, #2
 800510c:	d188      	bne.n	8005020 <HAL_GPIO_Init+0x1c>
  }
}
 800510e:	b005      	add	sp, #20
 8005110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 8005114:	6881      	ldr	r1, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005116:	f8d9 600c 	ldr.w	r6, [r9, #12]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800511a:	f04f 0e03 	mov.w	lr, #3
 800511e:	fa0e fe0c 	lsl.w	lr, lr, ip
 8005122:	ea21 010e 	bic.w	r1, r1, lr
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005126:	fa06 f60c 	lsl.w	r6, r6, ip
 800512a:	4331      	orrs	r1, r6
        GPIOx->OSPEEDR = temp;
 800512c:	6081      	str	r1, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800512e:	ea6f 010e 	mvn.w	r1, lr
        temp = GPIOx->OTYPER;
 8005132:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005136:	ea2e 0e05 	bic.w	lr, lr, r5
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800513a:	f3c7 1500 	ubfx	r5, r7, #4, #1
 800513e:	409d      	lsls	r5, r3
 8005140:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->OTYPER = temp;
 8005144:	6045      	str	r5, [r0, #4]
        temp = GPIOx->PUPDR;
 8005146:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8005148:	ea05 0e01 	and.w	lr, r5, r1
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800514c:	f8d9 5008 	ldr.w	r5, [r9, #8]
 8005150:	fa05 f50c 	lsl.w	r5, r5, ip
 8005154:	ea45 050e 	orr.w	r5, r5, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005158:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 800515a:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800515c:	fa02 f20c 	lsl.w	r2, r2, ip
 8005160:	f47f af70 	bne.w	8005044 <HAL_GPIO_Init+0x40>
        temp = GPIOx->AFR[position >> 3u];
 8005164:	08dd      	lsrs	r5, r3, #3
 8005166:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 800516a:	9501      	str	r5, [sp, #4]
 800516c:	6a2e      	ldr	r6, [r5, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800516e:	f8d9 5010 	ldr.w	r5, [r9, #16]
        temp = GPIOx->AFR[position >> 3u];
 8005172:	9600      	str	r6, [sp, #0]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005174:	f003 0e07 	and.w	lr, r3, #7
 8005178:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800517c:	260f      	movs	r6, #15
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800517e:	fa05 f50e 	lsl.w	r5, r5, lr
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005182:	fa06 fe0e 	lsl.w	lr, r6, lr
 8005186:	9e00      	ldr	r6, [sp, #0]
 8005188:	ea26 0e0e 	bic.w	lr, r6, lr
        GPIOx->AFR[position >> 3u] = temp;
 800518c:	9e01      	ldr	r6, [sp, #4]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800518e:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->AFR[position >> 3u] = temp;
 8005192:	6235      	str	r5, [r6, #32]
 8005194:	e756      	b.n	8005044 <HAL_GPIO_Init+0x40>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8005196:	2103      	movs	r1, #3
 8005198:	fa01 f10c 	lsl.w	r1, r1, ip
 800519c:	43c9      	mvns	r1, r1
 800519e:	e7d2      	b.n	8005146 <HAL_GPIO_Init+0x142>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80051a0:	f04f 0e03 	mov.w	lr, #3
 80051a4:	fa0e f101 	lsl.w	r1, lr, r1
 80051a8:	430d      	orrs	r5, r1
 80051aa:	e786      	b.n	80050ba <HAL_GPIO_Init+0xb6>
 80051ac:	fa0b f101 	lsl.w	r1, fp, r1
 80051b0:	430d      	orrs	r5, r1
 80051b2:	e782      	b.n	80050ba <HAL_GPIO_Init+0xb6>
 80051b4:	f04f 0e02 	mov.w	lr, #2
 80051b8:	fa0e f101 	lsl.w	r1, lr, r1
 80051bc:	430d      	orrs	r5, r1
 80051be:	e77c      	b.n	80050ba <HAL_GPIO_Init+0xb6>
 80051c0:	48000400 	.word	0x48000400
 80051c4:	48000800 	.word	0x48000800
 80051c8:	48000c00 	.word	0x48000c00
 80051cc:	48001000 	.word	0x48001000
 80051d0:	40010400 	.word	0x40010400
 80051d4:	40021000 	.word	0x40021000

080051d8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80051d8:	6903      	ldr	r3, [r0, #16]
 80051da:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80051dc:	bf14      	ite	ne
 80051de:	2001      	movne	r0, #1
 80051e0:	2000      	moveq	r0, #0
 80051e2:	4770      	bx	lr

080051e4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80051e4:	b10a      	cbz	r2, 80051ea <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80051e6:	6181      	str	r1, [r0, #24]
 80051e8:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80051ea:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 80051ec:	4770      	bx	lr
 80051ee:	bf00      	nop

080051f0 <HAL_RCC_OscConfig>:
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80051f0:	2800      	cmp	r0, #0
 80051f2:	f000 828c 	beq.w	800570e <HAL_RCC_OscConfig+0x51e>
{
 80051f6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80051fa:	6803      	ldr	r3, [r0, #0]
 80051fc:	07d9      	lsls	r1, r3, #31
{
 80051fe:	b083      	sub	sp, #12
 8005200:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005202:	d54f      	bpl.n	80052a4 <HAL_RCC_OscConfig+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005204:	49b4      	ldr	r1, [pc, #720]	; (80054d8 <HAL_RCC_OscConfig+0x2e8>)
 8005206:	684a      	ldr	r2, [r1, #4]
 8005208:	f002 020c 	and.w	r2, r2, #12
 800520c:	2a04      	cmp	r2, #4
 800520e:	f000 816d 	beq.w	80054ec <HAL_RCC_OscConfig+0x2fc>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005212:	684a      	ldr	r2, [r1, #4]
 8005214:	f002 020c 	and.w	r2, r2, #12
 8005218:	2a08      	cmp	r2, #8
 800521a:	f000 8163 	beq.w	80054e4 <HAL_RCC_OscConfig+0x2f4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800521e:	6863      	ldr	r3, [r4, #4]
 8005220:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005224:	d017      	beq.n	8005256 <HAL_RCC_OscConfig+0x66>
 8005226:	2b00      	cmp	r3, #0
 8005228:	f000 819c 	beq.w	8005564 <HAL_RCC_OscConfig+0x374>
 800522c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005230:	f000 8258 	beq.w	80056e4 <HAL_RCC_OscConfig+0x4f4>
 8005234:	4ba8      	ldr	r3, [pc, #672]	; (80054d8 <HAL_RCC_OscConfig+0x2e8>)
 8005236:	681a      	ldr	r2, [r3, #0]
 8005238:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800523c:	601a      	str	r2, [r3, #0]
 800523e:	681a      	ldr	r2, [r3, #0]
 8005240:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005244:	601a      	str	r2, [r3, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005246:	4aa4      	ldr	r2, [pc, #656]	; (80054d8 <HAL_RCC_OscConfig+0x2e8>)
 8005248:	68a1      	ldr	r1, [r4, #8]
 800524a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800524c:	f023 030f 	bic.w	r3, r3, #15
 8005250:	430b      	orrs	r3, r1
 8005252:	62d3      	str	r3, [r2, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005254:	e00a      	b.n	800526c <HAL_RCC_OscConfig+0x7c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005256:	4aa0      	ldr	r2, [pc, #640]	; (80054d8 <HAL_RCC_OscConfig+0x2e8>)
 8005258:	6813      	ldr	r3, [r2, #0]
 800525a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800525e:	6013      	str	r3, [r2, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005260:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8005262:	68a1      	ldr	r1, [r4, #8]
 8005264:	f023 030f 	bic.w	r3, r3, #15
 8005268:	430b      	orrs	r3, r1
 800526a:	62d3      	str	r3, [r2, #44]	; 0x2c
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800526c:	f7fe f8aa 	bl	80033c4 <HAL_GetTick>
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005270:	4f99      	ldr	r7, [pc, #612]	; (80054d8 <HAL_RCC_OscConfig+0x2e8>)
        tickstart = HAL_GetTick();
 8005272:	4605      	mov	r5, r0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005274:	f44f 3800 	mov.w	r8, #131072	; 0x20000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005278:	2601      	movs	r6, #1
 800527a:	e005      	b.n	8005288 <HAL_RCC_OscConfig+0x98>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800527c:	f7fe f8a2 	bl	80033c4 <HAL_GetTick>
 8005280:	1b40      	subs	r0, r0, r5
 8005282:	2864      	cmp	r0, #100	; 0x64
 8005284:	f200 816a 	bhi.w	800555c <HAL_RCC_OscConfig+0x36c>
 8005288:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800528c:	683a      	ldr	r2, [r7, #0]
 800528e:	fa98 f3a8 	rbit	r3, r8
 8005292:	fab3 f383 	clz	r3, r3
 8005296:	f003 031f 	and.w	r3, r3, #31
 800529a:	fa06 f303 	lsl.w	r3, r6, r3
 800529e:	4213      	tst	r3, r2
 80052a0:	d0ec      	beq.n	800527c <HAL_RCC_OscConfig+0x8c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80052a2:	6823      	ldr	r3, [r4, #0]
 80052a4:	079f      	lsls	r7, r3, #30
 80052a6:	d541      	bpl.n	800532c <HAL_RCC_OscConfig+0x13c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80052a8:	4a8b      	ldr	r2, [pc, #556]	; (80054d8 <HAL_RCC_OscConfig+0x2e8>)
 80052aa:	6851      	ldr	r1, [r2, #4]
 80052ac:	f011 0f0c 	tst.w	r1, #12
 80052b0:	f000 80c8 	beq.w	8005444 <HAL_RCC_OscConfig+0x254>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80052b4:	6851      	ldr	r1, [r2, #4]
 80052b6:	f001 010c 	and.w	r1, r1, #12
 80052ba:	2908      	cmp	r1, #8
 80052bc:	f000 80be 	beq.w	800543c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80052c0:	6922      	ldr	r2, [r4, #16]
 80052c2:	2a00      	cmp	r2, #0
 80052c4:	f000 81ad 	beq.w	8005622 <HAL_RCC_OscConfig+0x432>
 80052c8:	2501      	movs	r5, #1
 80052ca:	fa95 f3a5 	rbit	r3, r5
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80052ce:	fab3 f383 	clz	r3, r3
 80052d2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80052d6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80052da:	009b      	lsls	r3, r3, #2
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052dc:	4f7e      	ldr	r7, [pc, #504]	; (80054d8 <HAL_RCC_OscConfig+0x2e8>)
        __HAL_RCC_HSI_ENABLE();
 80052de:	601d      	str	r5, [r3, #0]
        tickstart = HAL_GetTick();
 80052e0:	f7fe f870 	bl	80033c4 <HAL_GetTick>
 80052e4:	f04f 0802 	mov.w	r8, #2
 80052e8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052ea:	e005      	b.n	80052f8 <HAL_RCC_OscConfig+0x108>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80052ec:	f7fe f86a 	bl	80033c4 <HAL_GetTick>
 80052f0:	1b80      	subs	r0, r0, r6
 80052f2:	2802      	cmp	r0, #2
 80052f4:	f200 8132 	bhi.w	800555c <HAL_RCC_OscConfig+0x36c>
 80052f8:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052fc:	683a      	ldr	r2, [r7, #0]
 80052fe:	fa98 f3a8 	rbit	r3, r8
 8005302:	fab3 f383 	clz	r3, r3
 8005306:	f003 031f 	and.w	r3, r3, #31
 800530a:	fa05 f303 	lsl.w	r3, r5, r3
 800530e:	4213      	tst	r3, r2
 8005310:	d0ec      	beq.n	80052ec <HAL_RCC_OscConfig+0xfc>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005312:	6839      	ldr	r1, [r7, #0]
 8005314:	22f8      	movs	r2, #248	; 0xf8
 8005316:	fa92 f2a2 	rbit	r2, r2
 800531a:	6963      	ldr	r3, [r4, #20]
 800531c:	fab2 f282 	clz	r2, r2
 8005320:	4093      	lsls	r3, r2
 8005322:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 8005326:	4313      	orrs	r3, r2
 8005328:	603b      	str	r3, [r7, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800532a:	6823      	ldr	r3, [r4, #0]
 800532c:	071d      	lsls	r5, r3, #28
 800532e:	d421      	bmi.n	8005374 <HAL_RCC_OscConfig+0x184>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005330:	0758      	lsls	r0, r3, #29
 8005332:	d54c      	bpl.n	80053ce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005334:	4b68      	ldr	r3, [pc, #416]	; (80054d8 <HAL_RCC_OscConfig+0x2e8>)
 8005336:	69da      	ldr	r2, [r3, #28]
 8005338:	00d1      	lsls	r1, r2, #3
 800533a:	f140 80c1 	bpl.w	80054c0 <HAL_RCC_OscConfig+0x2d0>
    FlagStatus       pwrclkchanged = RESET;
 800533e:	f04f 0800 	mov.w	r8, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005342:	4d66      	ldr	r5, [pc, #408]	; (80054dc <HAL_RCC_OscConfig+0x2ec>)
 8005344:	682b      	ldr	r3, [r5, #0]
 8005346:	05da      	lsls	r2, r3, #23
 8005348:	f140 80f8 	bpl.w	800553c <HAL_RCC_OscConfig+0x34c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800534c:	68e3      	ldr	r3, [r4, #12]
 800534e:	2b01      	cmp	r3, #1
 8005350:	f000 818d 	beq.w	800566e <HAL_RCC_OscConfig+0x47e>
 8005354:	2b00      	cmp	r3, #0
 8005356:	f000 812e 	beq.w	80055b6 <HAL_RCC_OscConfig+0x3c6>
 800535a:	2b05      	cmp	r3, #5
 800535c:	4b5e      	ldr	r3, [pc, #376]	; (80054d8 <HAL_RCC_OscConfig+0x2e8>)
 800535e:	6a1a      	ldr	r2, [r3, #32]
 8005360:	f000 81cd 	beq.w	80056fe <HAL_RCC_OscConfig+0x50e>
 8005364:	f022 0201 	bic.w	r2, r2, #1
 8005368:	621a      	str	r2, [r3, #32]
 800536a:	6a1a      	ldr	r2, [r3, #32]
 800536c:	f022 0204 	bic.w	r2, r2, #4
 8005370:	621a      	str	r2, [r3, #32]
 8005372:	e181      	b.n	8005678 <HAL_RCC_OscConfig+0x488>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005374:	69a2      	ldr	r2, [r4, #24]
 8005376:	2a00      	cmp	r2, #0
 8005378:	d07b      	beq.n	8005472 <HAL_RCC_OscConfig+0x282>
 800537a:	2501      	movs	r5, #1
 800537c:	fa95 f2a5 	rbit	r2, r5
      __HAL_RCC_LSI_ENABLE();
 8005380:	4b57      	ldr	r3, [pc, #348]	; (80054e0 <HAL_RCC_OscConfig+0x2f0>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005382:	4f55      	ldr	r7, [pc, #340]	; (80054d8 <HAL_RCC_OscConfig+0x2e8>)
      __HAL_RCC_LSI_ENABLE();
 8005384:	fab2 f282 	clz	r2, r2
 8005388:	4413      	add	r3, r2
 800538a:	009b      	lsls	r3, r3, #2
 800538c:	f04f 0802 	mov.w	r8, #2
 8005390:	601d      	str	r5, [r3, #0]
      tickstart = HAL_GetTick();
 8005392:	f7fe f817 	bl	80033c4 <HAL_GetTick>
 8005396:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005398:	e005      	b.n	80053a6 <HAL_RCC_OscConfig+0x1b6>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800539a:	f7fe f813 	bl	80033c4 <HAL_GetTick>
 800539e:	1b80      	subs	r0, r0, r6
 80053a0:	2802      	cmp	r0, #2
 80053a2:	f200 80db 	bhi.w	800555c <HAL_RCC_OscConfig+0x36c>
 80053a6:	fa98 f3a8 	rbit	r3, r8
 80053aa:	fa98 f3a8 	rbit	r3, r8
 80053ae:	fa98 f3a8 	rbit	r3, r8
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80053b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053b4:	fa98 f3a8 	rbit	r3, r8
 80053b8:	fab3 f383 	clz	r3, r3
 80053bc:	f003 031f 	and.w	r3, r3, #31
 80053c0:	fa05 f303 	lsl.w	r3, r5, r3
 80053c4:	4213      	tst	r3, r2
 80053c6:	d0e8      	beq.n	800539a <HAL_RCC_OscConfig+0x1aa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80053c8:	6823      	ldr	r3, [r4, #0]
 80053ca:	0758      	lsls	r0, r3, #29
 80053cc:	d4b2      	bmi.n	8005334 <HAL_RCC_OscConfig+0x144>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80053ce:	69e0      	ldr	r0, [r4, #28]
 80053d0:	b380      	cbz	r0, 8005434 <HAL_RCC_OscConfig+0x244>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80053d2:	4d41      	ldr	r5, [pc, #260]	; (80054d8 <HAL_RCC_OscConfig+0x2e8>)
 80053d4:	686b      	ldr	r3, [r5, #4]
 80053d6:	f003 030c 	and.w	r3, r3, #12
 80053da:	2b08      	cmp	r3, #8
 80053dc:	f000 8171 	beq.w	80056c2 <HAL_RCC_OscConfig+0x4d2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80053e0:	2802      	cmp	r0, #2
 80053e2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80053e6:	f000 8194 	beq.w	8005712 <HAL_RCC_OscConfig+0x522>
 80053ea:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053ee:	fab3 f383 	clz	r3, r3
 80053f2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80053f6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80053fa:	009b      	lsls	r3, r3, #2
 80053fc:	2200      	movs	r2, #0
 80053fe:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005400:	f7fd ffe0 	bl	80033c4 <HAL_GetTick>
 8005404:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
 8005408:	4604      	mov	r4, r0
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800540a:	2601      	movs	r6, #1
 800540c:	e005      	b.n	800541a <HAL_RCC_OscConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800540e:	f7fd ffd9 	bl	80033c4 <HAL_GetTick>
 8005412:	1b00      	subs	r0, r0, r4
 8005414:	2802      	cmp	r0, #2
 8005416:	f200 80a1 	bhi.w	800555c <HAL_RCC_OscConfig+0x36c>
 800541a:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800541e:	682a      	ldr	r2, [r5, #0]
 8005420:	fa97 f3a7 	rbit	r3, r7
 8005424:	fab3 f383 	clz	r3, r3
 8005428:	f003 031f 	and.w	r3, r3, #31
 800542c:	fa06 f303 	lsl.w	r3, r6, r3
 8005430:	4213      	tst	r3, r2
 8005432:	d1ec      	bne.n	800540e <HAL_RCC_OscConfig+0x21e>
        }
      }
    }
  }

  return HAL_OK;
 8005434:	2000      	movs	r0, #0
}
 8005436:	b003      	add	sp, #12
 8005438:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800543c:	6852      	ldr	r2, [r2, #4]
 800543e:	03d6      	lsls	r6, r2, #15
 8005440:	f53f af3e 	bmi.w	80052c0 <HAL_RCC_OscConfig+0xd0>
 8005444:	2202      	movs	r2, #2
 8005446:	fa92 f1a2 	rbit	r1, r2
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800544a:	4923      	ldr	r1, [pc, #140]	; (80054d8 <HAL_RCC_OscConfig+0x2e8>)
 800544c:	6808      	ldr	r0, [r1, #0]
 800544e:	fa92 f2a2 	rbit	r2, r2
 8005452:	fab2 f282 	clz	r2, r2
 8005456:	f002 021f 	and.w	r2, r2, #31
 800545a:	2101      	movs	r1, #1
 800545c:	fa01 f202 	lsl.w	r2, r1, r2
 8005460:	4202      	tst	r2, r0
 8005462:	d05a      	beq.n	800551a <HAL_RCC_OscConfig+0x32a>
 8005464:	6922      	ldr	r2, [r4, #16]
 8005466:	428a      	cmp	r2, r1
 8005468:	d057      	beq.n	800551a <HAL_RCC_OscConfig+0x32a>
        return HAL_ERROR;
 800546a:	2001      	movs	r0, #1
}
 800546c:	b003      	add	sp, #12
 800546e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005472:	2601      	movs	r6, #1
 8005474:	fa96 f1a6 	rbit	r1, r6
      __HAL_RCC_LSI_DISABLE();
 8005478:	4b19      	ldr	r3, [pc, #100]	; (80054e0 <HAL_RCC_OscConfig+0x2f0>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800547a:	4f17      	ldr	r7, [pc, #92]	; (80054d8 <HAL_RCC_OscConfig+0x2e8>)
      __HAL_RCC_LSI_DISABLE();
 800547c:	fab1 f181 	clz	r1, r1
 8005480:	440b      	add	r3, r1
 8005482:	009b      	lsls	r3, r3, #2
 8005484:	f04f 0802 	mov.w	r8, #2
 8005488:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800548a:	f7fd ff9b 	bl	80033c4 <HAL_GetTick>
 800548e:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005490:	e004      	b.n	800549c <HAL_RCC_OscConfig+0x2ac>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005492:	f7fd ff97 	bl	80033c4 <HAL_GetTick>
 8005496:	1b40      	subs	r0, r0, r5
 8005498:	2802      	cmp	r0, #2
 800549a:	d85f      	bhi.n	800555c <HAL_RCC_OscConfig+0x36c>
 800549c:	fa98 f3a8 	rbit	r3, r8
 80054a0:	fa98 f3a8 	rbit	r3, r8
 80054a4:	fa98 f3a8 	rbit	r3, r8
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054aa:	fa98 f3a8 	rbit	r3, r8
 80054ae:	fab3 f383 	clz	r3, r3
 80054b2:	f003 031f 	and.w	r3, r3, #31
 80054b6:	fa06 f303 	lsl.w	r3, r6, r3
 80054ba:	4213      	tst	r3, r2
 80054bc:	d1e9      	bne.n	8005492 <HAL_RCC_OscConfig+0x2a2>
 80054be:	e783      	b.n	80053c8 <HAL_RCC_OscConfig+0x1d8>
      __HAL_RCC_PWR_CLK_ENABLE();
 80054c0:	69da      	ldr	r2, [r3, #28]
 80054c2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80054c6:	61da      	str	r2, [r3, #28]
 80054c8:	69db      	ldr	r3, [r3, #28]
 80054ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054ce:	9301      	str	r3, [sp, #4]
 80054d0:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80054d2:	f04f 0801 	mov.w	r8, #1
 80054d6:	e734      	b.n	8005342 <HAL_RCC_OscConfig+0x152>
 80054d8:	40021000 	.word	0x40021000
 80054dc:	40007000 	.word	0x40007000
 80054e0:	10908120 	.word	0x10908120
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80054e4:	684a      	ldr	r2, [r1, #4]
 80054e6:	03d2      	lsls	r2, r2, #15
 80054e8:	f57f ae99 	bpl.w	800521e <HAL_RCC_OscConfig+0x2e>
 80054ec:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80054f0:	fa92 f1a2 	rbit	r1, r2
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054f4:	49b1      	ldr	r1, [pc, #708]	; (80057bc <HAL_RCC_OscConfig+0x5cc>)
 80054f6:	6808      	ldr	r0, [r1, #0]
 80054f8:	fa92 f2a2 	rbit	r2, r2
 80054fc:	fab2 f282 	clz	r2, r2
 8005500:	f002 021f 	and.w	r2, r2, #31
 8005504:	2101      	movs	r1, #1
 8005506:	fa01 f202 	lsl.w	r2, r1, r2
 800550a:	4202      	tst	r2, r0
 800550c:	f43f aeca 	beq.w	80052a4 <HAL_RCC_OscConfig+0xb4>
 8005510:	6862      	ldr	r2, [r4, #4]
 8005512:	2a00      	cmp	r2, #0
 8005514:	f47f aec6 	bne.w	80052a4 <HAL_RCC_OscConfig+0xb4>
 8005518:	e7a7      	b.n	800546a <HAL_RCC_OscConfig+0x27a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800551a:	4da8      	ldr	r5, [pc, #672]	; (80057bc <HAL_RCC_OscConfig+0x5cc>)
 800551c:	22f8      	movs	r2, #248	; 0xf8
 800551e:	6828      	ldr	r0, [r5, #0]
 8005520:	fa92 f2a2 	rbit	r2, r2
 8005524:	fab2 f182 	clz	r1, r2
 8005528:	6962      	ldr	r2, [r4, #20]
 800552a:	f020 00f8 	bic.w	r0, r0, #248	; 0xf8
 800552e:	408a      	lsls	r2, r1
 8005530:	4302      	orrs	r2, r0
 8005532:	602a      	str	r2, [r5, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005534:	071d      	lsls	r5, r3, #28
 8005536:	f57f aefb 	bpl.w	8005330 <HAL_RCC_OscConfig+0x140>
 800553a:	e71b      	b.n	8005374 <HAL_RCC_OscConfig+0x184>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800553c:	682b      	ldr	r3, [r5, #0]
 800553e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005542:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8005544:	f7fd ff3e 	bl	80033c4 <HAL_GetTick>
 8005548:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800554a:	682b      	ldr	r3, [r5, #0]
 800554c:	05db      	lsls	r3, r3, #23
 800554e:	f53f aefd 	bmi.w	800534c <HAL_RCC_OscConfig+0x15c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005552:	f7fd ff37 	bl	80033c4 <HAL_GetTick>
 8005556:	1b80      	subs	r0, r0, r6
 8005558:	2864      	cmp	r0, #100	; 0x64
 800555a:	d9f6      	bls.n	800554a <HAL_RCC_OscConfig+0x35a>
            return HAL_TIMEOUT;
 800555c:	2003      	movs	r0, #3
}
 800555e:	b003      	add	sp, #12
 8005560:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005564:	4d95      	ldr	r5, [pc, #596]	; (80057bc <HAL_RCC_OscConfig+0x5cc>)
 8005566:	682b      	ldr	r3, [r5, #0]
 8005568:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800556c:	602b      	str	r3, [r5, #0]
 800556e:	682b      	ldr	r3, [r5, #0]
 8005570:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005574:	602b      	str	r3, [r5, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005576:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8005578:	68a2      	ldr	r2, [r4, #8]
 800557a:	f023 030f 	bic.w	r3, r3, #15
 800557e:	4313      	orrs	r3, r2
 8005580:	62eb      	str	r3, [r5, #44]	; 0x2c
        tickstart = HAL_GetTick();
 8005582:	f7fd ff1f 	bl	80033c4 <HAL_GetTick>
 8005586:	f44f 3800 	mov.w	r8, #131072	; 0x20000
 800558a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800558c:	2701      	movs	r7, #1
 800558e:	e004      	b.n	800559a <HAL_RCC_OscConfig+0x3aa>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005590:	f7fd ff18 	bl	80033c4 <HAL_GetTick>
 8005594:	1b80      	subs	r0, r0, r6
 8005596:	2864      	cmp	r0, #100	; 0x64
 8005598:	d8e0      	bhi.n	800555c <HAL_RCC_OscConfig+0x36c>
 800559a:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800559e:	682a      	ldr	r2, [r5, #0]
 80055a0:	fa98 f3a8 	rbit	r3, r8
 80055a4:	fab3 f383 	clz	r3, r3
 80055a8:	f003 031f 	and.w	r3, r3, #31
 80055ac:	fa07 f303 	lsl.w	r3, r7, r3
 80055b0:	4213      	tst	r3, r2
 80055b2:	d1ed      	bne.n	8005590 <HAL_RCC_OscConfig+0x3a0>
 80055b4:	e675      	b.n	80052a2 <HAL_RCC_OscConfig+0xb2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80055b6:	4d81      	ldr	r5, [pc, #516]	; (80057bc <HAL_RCC_OscConfig+0x5cc>)
 80055b8:	6a2b      	ldr	r3, [r5, #32]
 80055ba:	f023 0301 	bic.w	r3, r3, #1
 80055be:	622b      	str	r3, [r5, #32]
 80055c0:	6a2b      	ldr	r3, [r5, #32]
 80055c2:	f023 0304 	bic.w	r3, r3, #4
 80055c6:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 80055c8:	f7fd fefc 	bl	80033c4 <HAL_GetTick>
 80055cc:	f04f 0902 	mov.w	r9, #2
 80055d0:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055d2:	2701      	movs	r7, #1
 80055d4:	e013      	b.n	80055fe <HAL_RCC_OscConfig+0x40e>
 80055d6:	fa99 f3a9 	rbit	r3, r9
 80055da:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 80055dc:	fa99 f3a9 	rbit	r3, r9
 80055e0:	fab3 f383 	clz	r3, r3
 80055e4:	f003 031f 	and.w	r3, r3, #31
 80055e8:	fa07 f303 	lsl.w	r3, r7, r3
 80055ec:	4213      	tst	r3, r2
 80055ee:	d00e      	beq.n	800560e <HAL_RCC_OscConfig+0x41e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055f0:	f7fd fee8 	bl	80033c4 <HAL_GetTick>
 80055f4:	f241 3388 	movw	r3, #5000	; 0x1388
 80055f8:	1b80      	subs	r0, r0, r6
 80055fa:	4298      	cmp	r0, r3
 80055fc:	d8ae      	bhi.n	800555c <HAL_RCC_OscConfig+0x36c>
 80055fe:	fa99 f3a9 	rbit	r3, r9
 8005602:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005606:	2b00      	cmp	r3, #0
 8005608:	d0e5      	beq.n	80055d6 <HAL_RCC_OscConfig+0x3e6>
 800560a:	6a2a      	ldr	r2, [r5, #32]
 800560c:	e7e6      	b.n	80055dc <HAL_RCC_OscConfig+0x3ec>
    if(pwrclkchanged == SET)
 800560e:	f1b8 0f00 	cmp.w	r8, #0
 8005612:	f43f aedc 	beq.w	80053ce <HAL_RCC_OscConfig+0x1de>
      __HAL_RCC_PWR_CLK_DISABLE();
 8005616:	4a69      	ldr	r2, [pc, #420]	; (80057bc <HAL_RCC_OscConfig+0x5cc>)
 8005618:	69d3      	ldr	r3, [r2, #28]
 800561a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800561e:	61d3      	str	r3, [r2, #28]
 8005620:	e6d5      	b.n	80053ce <HAL_RCC_OscConfig+0x1de>
 8005622:	2601      	movs	r6, #1
 8005624:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_DISABLE();
 8005628:	fab3 f383 	clz	r3, r3
 800562c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005630:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005634:	009b      	lsls	r3, r3, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005636:	4f61      	ldr	r7, [pc, #388]	; (80057bc <HAL_RCC_OscConfig+0x5cc>)
        __HAL_RCC_HSI_DISABLE();
 8005638:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800563a:	f7fd fec3 	bl	80033c4 <HAL_GetTick>
 800563e:	f04f 0802 	mov.w	r8, #2
 8005642:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005644:	e004      	b.n	8005650 <HAL_RCC_OscConfig+0x460>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005646:	f7fd febd 	bl	80033c4 <HAL_GetTick>
 800564a:	1b40      	subs	r0, r0, r5
 800564c:	2802      	cmp	r0, #2
 800564e:	d885      	bhi.n	800555c <HAL_RCC_OscConfig+0x36c>
 8005650:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005654:	683a      	ldr	r2, [r7, #0]
 8005656:	fa98 f3a8 	rbit	r3, r8
 800565a:	fab3 f383 	clz	r3, r3
 800565e:	f003 031f 	and.w	r3, r3, #31
 8005662:	fa06 f303 	lsl.w	r3, r6, r3
 8005666:	4213      	tst	r3, r2
 8005668:	d1ed      	bne.n	8005646 <HAL_RCC_OscConfig+0x456>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800566a:	6823      	ldr	r3, [r4, #0]
 800566c:	e65e      	b.n	800532c <HAL_RCC_OscConfig+0x13c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800566e:	4a53      	ldr	r2, [pc, #332]	; (80057bc <HAL_RCC_OscConfig+0x5cc>)
 8005670:	6a13      	ldr	r3, [r2, #32]
 8005672:	f043 0301 	orr.w	r3, r3, #1
 8005676:	6213      	str	r3, [r2, #32]
      tickstart = HAL_GetTick();
 8005678:	f7fd fea4 	bl	80033c4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800567c:	4f4f      	ldr	r7, [pc, #316]	; (80057bc <HAL_RCC_OscConfig+0x5cc>)
      tickstart = HAL_GetTick();
 800567e:	4605      	mov	r5, r0
 8005680:	f04f 0902 	mov.w	r9, #2
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005684:	2601      	movs	r6, #1
 8005686:	e014      	b.n	80056b2 <HAL_RCC_OscConfig+0x4c2>
 8005688:	fa99 f3a9 	rbit	r3, r9
 800568c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800568e:	fa99 f3a9 	rbit	r3, r9
 8005692:	fab3 f383 	clz	r3, r3
 8005696:	f003 031f 	and.w	r3, r3, #31
 800569a:	fa06 f303 	lsl.w	r3, r6, r3
 800569e:	4213      	tst	r3, r2
 80056a0:	d1b5      	bne.n	800560e <HAL_RCC_OscConfig+0x41e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80056a2:	f7fd fe8f 	bl	80033c4 <HAL_GetTick>
 80056a6:	f241 3388 	movw	r3, #5000	; 0x1388
 80056aa:	1b40      	subs	r0, r0, r5
 80056ac:	4298      	cmp	r0, r3
 80056ae:	f63f af55 	bhi.w	800555c <HAL_RCC_OscConfig+0x36c>
 80056b2:	fa99 f3a9 	rbit	r3, r9
 80056b6:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d0e4      	beq.n	8005688 <HAL_RCC_OscConfig+0x498>
 80056be:	6a3a      	ldr	r2, [r7, #32]
 80056c0:	e7e5      	b.n	800568e <HAL_RCC_OscConfig+0x49e>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80056c2:	2801      	cmp	r0, #1
 80056c4:	f43f aeb7 	beq.w	8005436 <HAL_RCC_OscConfig+0x246>
        pll_config = RCC->CFGR;
 80056c8:	686b      	ldr	r3, [r5, #4]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80056ca:	6a22      	ldr	r2, [r4, #32]
 80056cc:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 80056d0:	4291      	cmp	r1, r2
 80056d2:	f47f aeca 	bne.w	800546a <HAL_RCC_OscConfig+0x27a>
 80056d6:	6a60      	ldr	r0, [r4, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80056d8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
  return HAL_OK;
 80056dc:	1a18      	subs	r0, r3, r0
 80056de:	bf18      	it	ne
 80056e0:	2001      	movne	r0, #1
 80056e2:	e6a8      	b.n	8005436 <HAL_RCC_OscConfig+0x246>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80056e4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80056e8:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 80056ec:	681a      	ldr	r2, [r3, #0]
 80056ee:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80056f2:	601a      	str	r2, [r3, #0]
 80056f4:	681a      	ldr	r2, [r3, #0]
 80056f6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80056fa:	601a      	str	r2, [r3, #0]
 80056fc:	e5a3      	b.n	8005246 <HAL_RCC_OscConfig+0x56>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80056fe:	f042 0204 	orr.w	r2, r2, #4
 8005702:	621a      	str	r2, [r3, #32]
 8005704:	6a1a      	ldr	r2, [r3, #32]
 8005706:	f042 0201 	orr.w	r2, r2, #1
 800570a:	621a      	str	r2, [r3, #32]
 800570c:	e7b4      	b.n	8005678 <HAL_RCC_OscConfig+0x488>
    return HAL_ERROR;
 800570e:	2001      	movs	r0, #1
}
 8005710:	4770      	bx	lr
 8005712:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8005716:	fab3 f383 	clz	r3, r3
 800571a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800571e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005722:	009b      	lsls	r3, r3, #2
 8005724:	2200      	movs	r2, #0
 8005726:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8005728:	f7fd fe4c 	bl	80033c4 <HAL_GetTick>
 800572c:	f04f 7800 	mov.w	r8, #33554432	; 0x2000000
 8005730:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005732:	2701      	movs	r7, #1
 8005734:	e005      	b.n	8005742 <HAL_RCC_OscConfig+0x552>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005736:	f7fd fe45 	bl	80033c4 <HAL_GetTick>
 800573a:	1b80      	subs	r0, r0, r6
 800573c:	2802      	cmp	r0, #2
 800573e:	f63f af0d 	bhi.w	800555c <HAL_RCC_OscConfig+0x36c>
 8005742:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005746:	682a      	ldr	r2, [r5, #0]
 8005748:	fa98 f3a8 	rbit	r3, r8
 800574c:	fab3 f383 	clz	r3, r3
 8005750:	f003 031f 	and.w	r3, r3, #31
 8005754:	fa07 f303 	lsl.w	r3, r7, r3
 8005758:	4213      	tst	r3, r2
 800575a:	d1ec      	bne.n	8005736 <HAL_RCC_OscConfig+0x546>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800575c:	e9d4 1308 	ldrd	r1, r3, [r4, #32]
 8005760:	686a      	ldr	r2, [r5, #4]
 8005762:	430b      	orrs	r3, r1
 8005764:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8005768:	4313      	orrs	r3, r2
 800576a:	606b      	str	r3, [r5, #4]
 800576c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005770:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8005774:	fab3 f383 	clz	r3, r3
 8005778:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800577c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005780:	009b      	lsls	r3, r3, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005782:	4d0e      	ldr	r5, [pc, #56]	; (80057bc <HAL_RCC_OscConfig+0x5cc>)
        __HAL_RCC_PLL_ENABLE();
 8005784:	601f      	str	r7, [r3, #0]
        tickstart = HAL_GetTick();
 8005786:	f7fd fe1d 	bl	80033c4 <HAL_GetTick>
 800578a:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
 800578e:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005790:	2601      	movs	r6, #1
 8005792:	e005      	b.n	80057a0 <HAL_RCC_OscConfig+0x5b0>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005794:	f7fd fe16 	bl	80033c4 <HAL_GetTick>
 8005798:	1b00      	subs	r0, r0, r4
 800579a:	2802      	cmp	r0, #2
 800579c:	f63f aede 	bhi.w	800555c <HAL_RCC_OscConfig+0x36c>
 80057a0:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80057a4:	682a      	ldr	r2, [r5, #0]
 80057a6:	fa97 f3a7 	rbit	r3, r7
 80057aa:	fab3 f383 	clz	r3, r3
 80057ae:	f003 031f 	and.w	r3, r3, #31
 80057b2:	fa06 f303 	lsl.w	r3, r6, r3
 80057b6:	4213      	tst	r3, r2
 80057b8:	d0ec      	beq.n	8005794 <HAL_RCC_OscConfig+0x5a4>
 80057ba:	e63b      	b.n	8005434 <HAL_RCC_OscConfig+0x244>
 80057bc:	40021000 	.word	0x40021000

080057c0 <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart = 0U;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80057c0:	2800      	cmp	r0, #0
 80057c2:	f000 80c8 	beq.w	8005956 <HAL_RCC_ClockConfig+0x196>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80057c6:	4a6f      	ldr	r2, [pc, #444]	; (8005984 <HAL_RCC_ClockConfig+0x1c4>)
 80057c8:	6813      	ldr	r3, [r2, #0]
 80057ca:	f003 0307 	and.w	r3, r3, #7
 80057ce:	428b      	cmp	r3, r1
{
 80057d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057d4:	460d      	mov	r5, r1
 80057d6:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80057d8:	d20c      	bcs.n	80057f4 <HAL_RCC_ClockConfig+0x34>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057da:	6813      	ldr	r3, [r2, #0]
 80057dc:	f023 0307 	bic.w	r3, r3, #7
 80057e0:	430b      	orrs	r3, r1
 80057e2:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057e4:	6813      	ldr	r3, [r2, #0]
 80057e6:	f003 0307 	and.w	r3, r3, #7
 80057ea:	428b      	cmp	r3, r1
 80057ec:	d002      	beq.n	80057f4 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 80057ee:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
  
  return HAL_OK;
}
 80057f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80057f4:	6823      	ldr	r3, [r4, #0]
 80057f6:	079f      	lsls	r7, r3, #30
 80057f8:	d506      	bpl.n	8005808 <HAL_RCC_ClockConfig+0x48>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80057fa:	4963      	ldr	r1, [pc, #396]	; (8005988 <HAL_RCC_ClockConfig+0x1c8>)
 80057fc:	68a0      	ldr	r0, [r4, #8]
 80057fe:	684a      	ldr	r2, [r1, #4]
 8005800:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8005804:	4302      	orrs	r2, r0
 8005806:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005808:	07de      	lsls	r6, r3, #31
 800580a:	d52f      	bpl.n	800586c <HAL_RCC_ClockConfig+0xac>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800580c:	6861      	ldr	r1, [r4, #4]
 800580e:	2901      	cmp	r1, #1
 8005810:	f000 80a3 	beq.w	800595a <HAL_RCC_ClockConfig+0x19a>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005814:	2902      	cmp	r1, #2
 8005816:	f000 808b 	beq.w	8005930 <HAL_RCC_ClockConfig+0x170>
 800581a:	2202      	movs	r2, #2
 800581c:	fa92 f3a2 	rbit	r3, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005820:	4b59      	ldr	r3, [pc, #356]	; (8005988 <HAL_RCC_ClockConfig+0x1c8>)
 8005822:	6818      	ldr	r0, [r3, #0]
 8005824:	fa92 f2a2 	rbit	r2, r2
 8005828:	fab2 f282 	clz	r2, r2
 800582c:	f002 021f 	and.w	r2, r2, #31
 8005830:	2301      	movs	r3, #1
 8005832:	fa03 f202 	lsl.w	r2, r3, r2
 8005836:	4202      	tst	r2, r0
 8005838:	d0d9      	beq.n	80057ee <HAL_RCC_ClockConfig+0x2e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800583a:	4e53      	ldr	r6, [pc, #332]	; (8005988 <HAL_RCC_ClockConfig+0x1c8>)
 800583c:	6873      	ldr	r3, [r6, #4]
 800583e:	f023 0303 	bic.w	r3, r3, #3
 8005842:	430b      	orrs	r3, r1
 8005844:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8005846:	f7fd fdbd 	bl	80033c4 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800584a:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 800584e:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005850:	e005      	b.n	800585e <HAL_RCC_ClockConfig+0x9e>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005852:	f7fd fdb7 	bl	80033c4 <HAL_GetTick>
 8005856:	1bc0      	subs	r0, r0, r7
 8005858:	4540      	cmp	r0, r8
 800585a:	f200 8090 	bhi.w	800597e <HAL_RCC_ClockConfig+0x1be>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800585e:	6873      	ldr	r3, [r6, #4]
 8005860:	6862      	ldr	r2, [r4, #4]
 8005862:	f003 030c 	and.w	r3, r3, #12
 8005866:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800586a:	d1f2      	bne.n	8005852 <HAL_RCC_ClockConfig+0x92>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800586c:	4a45      	ldr	r2, [pc, #276]	; (8005984 <HAL_RCC_ClockConfig+0x1c4>)
 800586e:	6813      	ldr	r3, [r2, #0]
 8005870:	f003 0307 	and.w	r3, r3, #7
 8005874:	42ab      	cmp	r3, r5
 8005876:	d909      	bls.n	800588c <HAL_RCC_ClockConfig+0xcc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005878:	6813      	ldr	r3, [r2, #0]
 800587a:	f023 0307 	bic.w	r3, r3, #7
 800587e:	432b      	orrs	r3, r5
 8005880:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005882:	6813      	ldr	r3, [r2, #0]
 8005884:	f003 0307 	and.w	r3, r3, #7
 8005888:	42ab      	cmp	r3, r5
 800588a:	d1b0      	bne.n	80057ee <HAL_RCC_ClockConfig+0x2e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800588c:	6823      	ldr	r3, [r4, #0]
 800588e:	0758      	lsls	r0, r3, #29
 8005890:	d506      	bpl.n	80058a0 <HAL_RCC_ClockConfig+0xe0>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005892:	493d      	ldr	r1, [pc, #244]	; (8005988 <HAL_RCC_ClockConfig+0x1c8>)
 8005894:	68e0      	ldr	r0, [r4, #12]
 8005896:	684a      	ldr	r2, [r1, #4]
 8005898:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800589c:	4302      	orrs	r2, r0
 800589e:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058a0:	0719      	lsls	r1, r3, #28
 80058a2:	d507      	bpl.n	80058b4 <HAL_RCC_ClockConfig+0xf4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80058a4:	4a38      	ldr	r2, [pc, #224]	; (8005988 <HAL_RCC_ClockConfig+0x1c8>)
 80058a6:	6921      	ldr	r1, [r4, #16]
 80058a8:	6853      	ldr	r3, [r2, #4]
 80058aa:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80058ae:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80058b2:	6053      	str	r3, [r2, #4]
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 80058b4:	4934      	ldr	r1, [pc, #208]	; (8005988 <HAL_RCC_ClockConfig+0x1c8>)
 80058b6:	684a      	ldr	r2, [r1, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80058b8:	f002 030c 	and.w	r3, r2, #12
 80058bc:	2b08      	cmp	r3, #8
 80058be:	d017      	beq.n	80058f0 <HAL_RCC_ClockConfig+0x130>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80058c0:	4932      	ldr	r1, [pc, #200]	; (800598c <HAL_RCC_ClockConfig+0x1cc>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80058c2:	4b31      	ldr	r3, [pc, #196]	; (8005988 <HAL_RCC_ClockConfig+0x1c8>)
 80058c4:	22f0      	movs	r2, #240	; 0xf0
 80058c6:	685b      	ldr	r3, [r3, #4]
 80058c8:	fa92 f2a2 	rbit	r2, r2
 80058cc:	fab2 f282 	clz	r2, r2
 80058d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80058d4:	40d3      	lsrs	r3, r2
 80058d6:	4a2e      	ldr	r2, [pc, #184]	; (8005990 <HAL_RCC_ClockConfig+0x1d0>)
  HAL_InitTick (uwTickPrio);
 80058d8:	482e      	ldr	r0, [pc, #184]	; (8005994 <HAL_RCC_ClockConfig+0x1d4>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80058da:	5cd3      	ldrb	r3, [r2, r3]
 80058dc:	4a2e      	ldr	r2, [pc, #184]	; (8005998 <HAL_RCC_ClockConfig+0x1d8>)
  HAL_InitTick (uwTickPrio);
 80058de:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80058e0:	fa21 f303 	lsr.w	r3, r1, r3
 80058e4:	6013      	str	r3, [r2, #0]
  HAL_InitTick (uwTickPrio);
 80058e6:	f7fd fd2b 	bl	8003340 <HAL_InitTick>
  return HAL_OK;
 80058ea:	2000      	movs	r0, #0
}
 80058ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058f0:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 80058f4:	fa93 f3a3 	rbit	r3, r3
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80058f8:	f402 1070 	and.w	r0, r2, #3932160	; 0x3c0000
 80058fc:	fab3 f383 	clz	r3, r3
 8005900:	4c26      	ldr	r4, [pc, #152]	; (800599c <HAL_RCC_ClockConfig+0x1dc>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005902:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005904:	fa20 f303 	lsr.w	r3, r0, r3
 8005908:	200f      	movs	r0, #15
 800590a:	5ce3      	ldrb	r3, [r4, r3]
 800590c:	fa90 f0a0 	rbit	r0, r0
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005910:	fab0 f080 	clz	r0, r0
 8005914:	f001 010f 	and.w	r1, r1, #15
 8005918:	40c1      	lsrs	r1, r0
 800591a:	4c21      	ldr	r4, [pc, #132]	; (80059a0 <HAL_RCC_ClockConfig+0x1e0>)
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800591c:	03d2      	lsls	r2, r2, #15
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800591e:	5c60      	ldrb	r0, [r4, r1]
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005920:	bf4a      	itet	mi
 8005922:	491a      	ldrmi	r1, [pc, #104]	; (800598c <HAL_RCC_ClockConfig+0x1cc>)
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005924:	491f      	ldrpl	r1, [pc, #124]	; (80059a4 <HAL_RCC_ClockConfig+0x1e4>)
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005926:	fbb1 f1f0 	udivmi	r1, r1, r0
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800592a:	fb03 f101 	mul.w	r1, r3, r1
 800592e:	e7c8      	b.n	80058c2 <HAL_RCC_ClockConfig+0x102>
 8005930:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005934:	fa93 f2a3 	rbit	r2, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005938:	4a13      	ldr	r2, [pc, #76]	; (8005988 <HAL_RCC_ClockConfig+0x1c8>)
 800593a:	6810      	ldr	r0, [r2, #0]
 800593c:	fa93 f3a3 	rbit	r3, r3
 8005940:	fab3 f383 	clz	r3, r3
 8005944:	f003 031f 	and.w	r3, r3, #31
 8005948:	2201      	movs	r2, #1
 800594a:	fa02 f303 	lsl.w	r3, r2, r3
 800594e:	4203      	tst	r3, r0
 8005950:	f47f af73 	bne.w	800583a <HAL_RCC_ClockConfig+0x7a>
 8005954:	e74b      	b.n	80057ee <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8005956:	2001      	movs	r0, #1
}
 8005958:	4770      	bx	lr
 800595a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800595e:	fa92 f3a2 	rbit	r3, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005962:	4b09      	ldr	r3, [pc, #36]	; (8005988 <HAL_RCC_ClockConfig+0x1c8>)
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	fa92 f2a2 	rbit	r2, r2
 800596a:	fab2 f282 	clz	r2, r2
 800596e:	f002 021f 	and.w	r2, r2, #31
 8005972:	fa01 f202 	lsl.w	r2, r1, r2
 8005976:	421a      	tst	r2, r3
 8005978:	f47f af5f 	bne.w	800583a <HAL_RCC_ClockConfig+0x7a>
 800597c:	e737      	b.n	80057ee <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 800597e:	2003      	movs	r0, #3
 8005980:	e736      	b.n	80057f0 <HAL_RCC_ClockConfig+0x30>
 8005982:	bf00      	nop
 8005984:	40022000 	.word	0x40022000
 8005988:	40021000 	.word	0x40021000
 800598c:	007a1200 	.word	0x007a1200
 8005990:	0800b444 	.word	0x0800b444
 8005994:	2000000c 	.word	0x2000000c
 8005998:	20000004 	.word	0x20000004
 800599c:	0800b45c 	.word	0x0800b45c
 80059a0:	0800b46c 	.word	0x0800b46c
 80059a4:	003d0900 	.word	0x003d0900

080059a8 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 80059a8:	4915      	ldr	r1, [pc, #84]	; (8005a00 <HAL_RCC_GetSysClockFreq+0x58>)
 80059aa:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80059ac:	f003 020c 	and.w	r2, r3, #12
 80059b0:	2a08      	cmp	r2, #8
 80059b2:	d001      	beq.n	80059b8 <HAL_RCC_GetSysClockFreq+0x10>
      sysclockfreq = HSE_VALUE;
 80059b4:	4813      	ldr	r0, [pc, #76]	; (8005a04 <HAL_RCC_GetSysClockFreq+0x5c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80059b6:	4770      	bx	lr
{
 80059b8:	b410      	push	{r4}
 80059ba:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80059be:	fa92 f2a2 	rbit	r2, r2
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80059c2:	fab2 f282 	clz	r2, r2
 80059c6:	f403 1070 	and.w	r0, r3, #3932160	; 0x3c0000
 80059ca:	4c0f      	ldr	r4, [pc, #60]	; (8005a08 <HAL_RCC_GetSysClockFreq+0x60>)
 80059cc:	40d0      	lsrs	r0, r2
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80059ce:	6aca      	ldr	r2, [r1, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80059d0:	5c20      	ldrb	r0, [r4, r0]
 80059d2:	210f      	movs	r1, #15
 80059d4:	fa91 f1a1 	rbit	r1, r1
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80059d8:	03db      	lsls	r3, r3, #15
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80059da:	fab1 f181 	clz	r1, r1
 80059de:	f002 020f 	and.w	r2, r2, #15
 80059e2:	4c0a      	ldr	r4, [pc, #40]	; (8005a0c <HAL_RCC_GetSysClockFreq+0x64>)
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80059e4:	bf4c      	ite	mi
 80059e6:	4b07      	ldrmi	r3, [pc, #28]	; (8005a04 <HAL_RCC_GetSysClockFreq+0x5c>)
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80059e8:	4b09      	ldrpl	r3, [pc, #36]	; (8005a10 <HAL_RCC_GetSysClockFreq+0x68>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80059ea:	fa22 f201 	lsr.w	r2, r2, r1
 80059ee:	5ca2      	ldrb	r2, [r4, r2]
}
 80059f0:	f85d 4b04 	ldr.w	r4, [sp], #4
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80059f4:	bf48      	it	mi
 80059f6:	fbb3 f3f2 	udivmi	r3, r3, r2
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80059fa:	fb03 f000 	mul.w	r0, r3, r0
}
 80059fe:	4770      	bx	lr
 8005a00:	40021000 	.word	0x40021000
 8005a04:	007a1200 	.word	0x007a1200
 8005a08:	0800b45c 	.word	0x0800b45c
 8005a0c:	0800b46c 	.word	0x0800b46c
 8005a10:	003d0900 	.word	0x003d0900

08005a14 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005a14:	4b08      	ldr	r3, [pc, #32]	; (8005a38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005a16:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	fa92 f2a2 	rbit	r2, r2
 8005a20:	fab2 f282 	clz	r2, r2
 8005a24:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005a28:	4904      	ldr	r1, [pc, #16]	; (8005a3c <HAL_RCC_GetPCLK1Freq+0x28>)
  return SystemCoreClock;
 8005a2a:	4805      	ldr	r0, [pc, #20]	; (8005a40 <HAL_RCC_GetPCLK1Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005a2c:	40d3      	lsrs	r3, r2
 8005a2e:	6800      	ldr	r0, [r0, #0]
 8005a30:	5ccb      	ldrb	r3, [r1, r3]
}    
 8005a32:	40d8      	lsrs	r0, r3
 8005a34:	4770      	bx	lr
 8005a36:	bf00      	nop
 8005a38:	40021000 	.word	0x40021000
 8005a3c:	0800b454 	.word	0x0800b454
 8005a40:	20000004 	.word	0x20000004

08005a44 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005a44:	4b08      	ldr	r3, [pc, #32]	; (8005a68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005a46:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	fa92 f2a2 	rbit	r2, r2
 8005a50:	fab2 f282 	clz	r2, r2
 8005a54:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8005a58:	4904      	ldr	r1, [pc, #16]	; (8005a6c <HAL_RCC_GetPCLK2Freq+0x28>)
  return SystemCoreClock;
 8005a5a:	4805      	ldr	r0, [pc, #20]	; (8005a70 <HAL_RCC_GetPCLK2Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005a5c:	40d3      	lsrs	r3, r2
 8005a5e:	6800      	ldr	r0, [r0, #0]
 8005a60:	5ccb      	ldrb	r3, [r1, r3]
} 
 8005a62:	40d8      	lsrs	r0, r3
 8005a64:	4770      	bx	lr
 8005a66:	bf00      	nop
 8005a68:	40021000 	.word	0x40021000
 8005a6c:	0800b454 	.word	0x0800b454
 8005a70:	20000004 	.word	0x20000004

08005a74 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005a74:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005a78:	6803      	ldr	r3, [r0, #0]
 8005a7a:	03dd      	lsls	r5, r3, #15
{
 8005a7c:	b083      	sub	sp, #12
 8005a7e:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005a80:	d540      	bpl.n	8005b04 <HAL_RCCEx_PeriphCLKConfig+0x90>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a82:	4b84      	ldr	r3, [pc, #528]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8005a84:	69da      	ldr	r2, [r3, #28]
 8005a86:	00d0      	lsls	r0, r2, #3
 8005a88:	f140 80ba 	bpl.w	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a8c:	4e82      	ldr	r6, [pc, #520]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8005a8e:	6833      	ldr	r3, [r6, #0]
 8005a90:	05d9      	lsls	r1, r3, #23
  FlagStatus       pwrclkchanged = RESET;
 8005a92:	f04f 0500 	mov.w	r5, #0
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a96:	f140 80c3 	bpl.w	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005a9a:	f8df 81f8 	ldr.w	r8, [pc, #504]	; 8005c94 <HAL_RCCEx_PeriphCLKConfig+0x220>
 8005a9e:	f8d8 3020 	ldr.w	r3, [r8, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005aa2:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8005aa6:	d020      	beq.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005aa8:	6861      	ldr	r1, [r4, #4]
 8005aaa:	f401 7240 	and.w	r2, r1, #768	; 0x300
 8005aae:	429a      	cmp	r2, r3
 8005ab0:	d01c      	beq.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0x78>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005ab2:	f8d8 1020 	ldr.w	r1, [r8, #32]
 8005ab6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005aba:	f421 7040 	bic.w	r0, r1, #768	; 0x300
 8005abe:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005ac2:	4f76      	ldr	r7, [pc, #472]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8005ac4:	fab2 f282 	clz	r2, r2
 8005ac8:	443a      	add	r2, r7
 8005aca:	0092      	lsls	r2, r2, #2
 8005acc:	2601      	movs	r6, #1
 8005ace:	6016      	str	r6, [r2, #0]
 8005ad0:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005ad4:	fab3 f383 	clz	r3, r3
 8005ad8:	443b      	add	r3, r7
 8005ada:	009b      	lsls	r3, r3, #2
 8005adc:	2200      	movs	r2, #0
 8005ade:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005ae0:	07cb      	lsls	r3, r1, #31
      RCC->BDCR = temp_reg;
 8005ae2:	f8c8 0020 	str.w	r0, [r8, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005ae6:	f100 80af 	bmi.w	8005c48 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005aea:	6861      	ldr	r1, [r4, #4]
 8005aec:	4a69      	ldr	r2, [pc, #420]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8005aee:	6a13      	ldr	r3, [r2, #32]
 8005af0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005af4:	430b      	orrs	r3, r1
 8005af6:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005af8:	b11d      	cbz	r5, 8005b02 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005afa:	69d3      	ldr	r3, [r2, #28]
 8005afc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b00:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005b02:	6823      	ldr	r3, [r4, #0]
 8005b04:	07df      	lsls	r7, r3, #31
 8005b06:	d506      	bpl.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0xa2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005b08:	4962      	ldr	r1, [pc, #392]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8005b0a:	68a0      	ldr	r0, [r4, #8]
 8005b0c:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8005b0e:	f022 0203 	bic.w	r2, r2, #3
 8005b12:	4302      	orrs	r2, r0
 8005b14:	630a      	str	r2, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005b16:	079e      	lsls	r6, r3, #30
 8005b18:	d506      	bpl.n	8005b28 <HAL_RCCEx_PeriphCLKConfig+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005b1a:	495e      	ldr	r1, [pc, #376]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8005b1c:	68e0      	ldr	r0, [r4, #12]
 8005b1e:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8005b20:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8005b24:	4302      	orrs	r2, r0
 8005b26:	630a      	str	r2, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005b28:	075d      	lsls	r5, r3, #29
 8005b2a:	d506      	bpl.n	8005b3a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005b2c:	4959      	ldr	r1, [pc, #356]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8005b2e:	6920      	ldr	r0, [r4, #16]
 8005b30:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8005b32:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8005b36:	4302      	orrs	r2, r0
 8005b38:	630a      	str	r2, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005b3a:	0698      	lsls	r0, r3, #26
 8005b3c:	d506      	bpl.n	8005b4c <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005b3e:	4955      	ldr	r1, [pc, #340]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8005b40:	69e0      	ldr	r0, [r4, #28]
 8005b42:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8005b44:	f022 0210 	bic.w	r2, r2, #16
 8005b48:	4302      	orrs	r2, r0
 8005b4a:	630a      	str	r2, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005b4c:	0399      	lsls	r1, r3, #14
 8005b4e:	d506      	bpl.n	8005b5e <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8005b50:	4950      	ldr	r1, [pc, #320]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8005b52:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8005b54:	684a      	ldr	r2, [r1, #4]
 8005b56:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8005b5a:	4302      	orrs	r2, r0
 8005b5c:	604a      	str	r2, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005b5e:	065a      	lsls	r2, r3, #25
 8005b60:	d506      	bpl.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0xfc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005b62:	494c      	ldr	r1, [pc, #304]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8005b64:	6a20      	ldr	r0, [r4, #32]
 8005b66:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8005b68:	f022 0220 	bic.w	r2, r2, #32
 8005b6c:	4302      	orrs	r2, r0
 8005b6e:	630a      	str	r2, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005b70:	071f      	lsls	r7, r3, #28
 8005b72:	d506      	bpl.n	8005b82 <HAL_RCCEx_PeriphCLKConfig+0x10e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005b74:	4947      	ldr	r1, [pc, #284]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8005b76:	6960      	ldr	r0, [r4, #20]
 8005b78:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8005b7a:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8005b7e:	4302      	orrs	r2, r0
 8005b80:	630a      	str	r2, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005b82:	06de      	lsls	r6, r3, #27
 8005b84:	d506      	bpl.n	8005b94 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005b86:	4943      	ldr	r1, [pc, #268]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8005b88:	69a0      	ldr	r0, [r4, #24]
 8005b8a:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8005b8c:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8005b90:	4302      	orrs	r2, r0
 8005b92:	630a      	str	r2, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005b94:	059d      	lsls	r5, r3, #22
 8005b96:	d506      	bpl.n	8005ba6 <HAL_RCCEx_PeriphCLKConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005b98:	493e      	ldr	r1, [pc, #248]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8005b9a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8005b9c:	684a      	ldr	r2, [r1, #4]
 8005b9e:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8005ba2:	4302      	orrs	r2, r0
 8005ba4:	604a      	str	r2, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005ba6:	0618      	lsls	r0, r3, #24
 8005ba8:	d506      	bpl.n	8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x144>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005baa:	493a      	ldr	r1, [pc, #232]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8005bac:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005bae:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8005bb0:	f422 72f8 	bic.w	r2, r2, #496	; 0x1f0
 8005bb4:	4302      	orrs	r2, r0
 8005bb6:	62ca      	str	r2, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8005bb8:	05d9      	lsls	r1, r3, #23
 8005bba:	d506      	bpl.n	8005bca <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8005bbc:	4935      	ldr	r1, [pc, #212]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8005bbe:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8005bc0:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8005bc2:	f422 5278 	bic.w	r2, r2, #15872	; 0x3e00
 8005bc6:	4302      	orrs	r2, r0
 8005bc8:	62ca      	str	r2, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005bca:	04da      	lsls	r2, r3, #19
 8005bcc:	d506      	bpl.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x168>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005bce:	4931      	ldr	r1, [pc, #196]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8005bd0:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8005bd2:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8005bd4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005bd8:	4302      	orrs	r2, r0
 8005bda:	630a      	str	r2, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8005bdc:	f413 5300 	ands.w	r3, r3, #8192	; 0x2000
 8005be0:	d103      	bne.n	8005bea <HAL_RCCEx_PeriphCLKConfig+0x176>
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005be2:	4618      	mov	r0, r3
}
 8005be4:	b003      	add	sp, #12
 8005be6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8005bea:	4a2a      	ldr	r2, [pc, #168]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8005bec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005bee:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8005bf0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  return HAL_OK;
 8005bf4:	2000      	movs	r0, #0
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8005bf6:	430b      	orrs	r3, r1
 8005bf8:	6313      	str	r3, [r2, #48]	; 0x30
}
 8005bfa:	b003      	add	sp, #12
 8005bfc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c00:	69da      	ldr	r2, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c02:	4e25      	ldr	r6, [pc, #148]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x224>)
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c04:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005c08:	61da      	str	r2, [r3, #28]
 8005c0a:	69db      	ldr	r3, [r3, #28]
 8005c0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c10:	9301      	str	r3, [sp, #4]
 8005c12:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c14:	6833      	ldr	r3, [r6, #0]
 8005c16:	05d9      	lsls	r1, r3, #23
      pwrclkchanged = SET;
 8005c18:	f04f 0501 	mov.w	r5, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c1c:	f53f af3d 	bmi.w	8005a9a <HAL_RCCEx_PeriphCLKConfig+0x26>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005c20:	6833      	ldr	r3, [r6, #0]
 8005c22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c26:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8005c28:	f7fd fbcc 	bl	80033c4 <HAL_GetTick>
 8005c2c:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c2e:	6833      	ldr	r3, [r6, #0]
 8005c30:	05da      	lsls	r2, r3, #23
 8005c32:	f53f af32 	bmi.w	8005a9a <HAL_RCCEx_PeriphCLKConfig+0x26>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c36:	f7fd fbc5 	bl	80033c4 <HAL_GetTick>
 8005c3a:	1bc0      	subs	r0, r0, r7
 8005c3c:	2864      	cmp	r0, #100	; 0x64
 8005c3e:	d9f6      	bls.n	8005c2e <HAL_RCCEx_PeriphCLKConfig+0x1ba>
          return HAL_TIMEOUT;
 8005c40:	2003      	movs	r0, #3
}
 8005c42:	b003      	add	sp, #12
 8005c44:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        tickstart = HAL_GetTick();
 8005c48:	f7fd fbbc 	bl	80033c4 <HAL_GetTick>
 8005c4c:	f04f 0902 	mov.w	r9, #2
 8005c50:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c52:	e015      	b.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x20c>
 8005c54:	fa99 f3a9 	rbit	r3, r9
 8005c58:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
 8005c5c:	fa99 f3a9 	rbit	r3, r9
 8005c60:	fab3 f383 	clz	r3, r3
 8005c64:	f003 031f 	and.w	r3, r3, #31
 8005c68:	fa06 f303 	lsl.w	r3, r6, r3
 8005c6c:	4213      	tst	r3, r2
 8005c6e:	f47f af3c 	bne.w	8005aea <HAL_RCCEx_PeriphCLKConfig+0x76>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c72:	f7fd fba7 	bl	80033c4 <HAL_GetTick>
 8005c76:	f241 3388 	movw	r3, #5000	; 0x1388
 8005c7a:	1bc0      	subs	r0, r0, r7
 8005c7c:	4298      	cmp	r0, r3
 8005c7e:	d8df      	bhi.n	8005c40 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8005c80:	fa99 f3a9 	rbit	r3, r9
 8005c84:	fa99 f3a9 	rbit	r3, r9
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d0e3      	beq.n	8005c54 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
 8005c8c:	f8d8 2020 	ldr.w	r2, [r8, #32]
 8005c90:	e7e4      	b.n	8005c5c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005c92:	bf00      	nop
 8005c94:	40021000 	.word	0x40021000
 8005c98:	40007000 	.word	0x40007000
 8005c9c:	10908100 	.word	0x10908100

08005ca0 <HAL_SPI_Init>:
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005ca0:	2800      	cmp	r0, #0
 8005ca2:	d077      	beq.n	8005d94 <HAL_SPI_Init+0xf4>
{
 8005ca4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005ca8:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005caa:	4604      	mov	r4, r0
 8005cac:	2e00      	cmp	r6, #0
 8005cae:	d058      	beq.n	8005d62 <HAL_SPI_Init+0xc2>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005cb0:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005cb2:	e9c0 3304 	strd	r3, r3, [r0, #16]
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005cb6:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005cba:	2200      	movs	r2, #0
 8005cbc:	62a2      	str	r2, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8005cbe:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d059      	beq.n	8005d7a <HAL_SPI_Init+0xda>
  }

  hspi->State = HAL_SPI_STATE_BUSY;

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005cc6:	6821      	ldr	r1, [r4, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005cc8:	68e2      	ldr	r2, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 8005cca:	2302      	movs	r3, #2
 8005ccc:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 8005cd0:	6808      	ldr	r0, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005cd2:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 8005cd6:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 8005cda:	6008      	str	r0, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005cdc:	d947      	bls.n	8005d6e <HAL_SPI_Init+0xce>
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005cde:	f5b2 6f70 	cmp.w	r2, #3840	; 0xf00
 8005ce2:	d159      	bne.n	8005d98 <HAL_SPI_Init+0xf8>
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005ce4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005ce6:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005ce8:	f403 5500 	and.w	r5, r3, #8192	; 0x2000
 8005cec:	68a3      	ldr	r3, [r4, #8]
 8005cee:	6a27      	ldr	r7, [r4, #32]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005cf0:	f402 6e70 	and.w	lr, r2, #3840	; 0xf00
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005cf4:	6862      	ldr	r2, [r4, #4]
 8005cf6:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005cfa:	f402 7282 	and.w	r2, r2, #260	; 0x104
 8005cfe:	431a      	orrs	r2, r3
 8005d00:	6923      	ldr	r3, [r4, #16]
 8005d02:	f003 0302 	and.w	r3, r3, #2
 8005d06:	431a      	orrs	r2, r3
 8005d08:	6963      	ldr	r3, [r4, #20]
 8005d0a:	f003 0301 	and.w	r3, r3, #1
 8005d0e:	431a      	orrs	r2, r3
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005d10:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005d12:	f003 0308 	and.w	r3, r3, #8
 8005d16:	f006 0c10 	and.w	ip, r6, #16
 8005d1a:	ea43 0e0e 	orr.w	lr, r3, lr
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005d1e:	69a6      	ldr	r6, [r4, #24]
 8005d20:	69e3      	ldr	r3, [r4, #28]
 8005d22:	f003 0838 	and.w	r8, r3, #56	; 0x38
 8005d26:	f406 7300 	and.w	r3, r6, #512	; 0x200
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	f007 0780 	and.w	r7, r7, #128	; 0x80
 8005d30:	ea43 0308 	orr.w	r3, r3, r8
 8005d34:	433b      	orrs	r3, r7
 8005d36:	432b      	orrs	r3, r5
 8005d38:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005d3a:	0c33      	lsrs	r3, r6, #16
 8005d3c:	f003 0304 	and.w	r3, r3, #4
 8005d40:	ea4e 0303 	orr.w	r3, lr, r3
 8005d44:	ea43 030c 	orr.w	r3, r3, ip
 8005d48:	4303      	orrs	r3, r0
 8005d4a:	604b      	str	r3, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005d4c:	69cb      	ldr	r3, [r1, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005d4e:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005d50:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 8005d54:	2201      	movs	r2, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005d56:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005d58:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005d5a:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d

  return HAL_OK;
}
 8005d5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005d62:	6843      	ldr	r3, [r0, #4]
 8005d64:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d68:	d0a5      	beq.n	8005cb6 <HAL_SPI_Init+0x16>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005d6a:	61c6      	str	r6, [r0, #28]
 8005d6c:	e7a3      	b.n	8005cb6 <HAL_SPI_Init+0x16>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005d6e:	d00b      	beq.n	8005d88 <HAL_SPI_Init+0xe8>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005d70:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005d74:	2500      	movs	r5, #0
 8005d76:	62a5      	str	r5, [r4, #40]	; 0x28
 8005d78:	e7b8      	b.n	8005cec <HAL_SPI_Init+0x4c>
    hspi->Lock = HAL_UNLOCKED;
 8005d7a:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 8005d7e:	4620      	mov	r0, r4
 8005d80:	f7fc fd3e 	bl	8002800 <HAL_SPI_MspInit>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005d84:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005d86:	e79e      	b.n	8005cc6 <HAL_SPI_Init+0x26>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005d88:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005d8a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005d8e:	f403 5500 	and.w	r5, r3, #8192	; 0x2000
 8005d92:	e7ab      	b.n	8005cec <HAL_SPI_Init+0x4c>
    return HAL_ERROR;
 8005d94:	2001      	movs	r0, #1
}
 8005d96:	4770      	bx	lr
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005d98:	2000      	movs	r0, #0
 8005d9a:	e7eb      	b.n	8005d74 <HAL_SPI_Init+0xd4>

08005d9c <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d9c:	6a03      	ldr	r3, [r0, #32]
 8005d9e:	f023 0301 	bic.w	r3, r3, #1
 8005da2:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005da4:	6a03      	ldr	r3, [r0, #32]
{
 8005da6:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005da8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005daa:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005dac:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005dae:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005db2:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8005db6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005db8:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8005dba:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8005dbe:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005dc0:	4d13      	ldr	r5, [pc, #76]	; (8005e10 <TIM_OC1_SetConfig+0x74>)
 8005dc2:	42a8      	cmp	r0, r5
 8005dc4:	d00f      	beq.n	8005de6 <TIM_OC1_SetConfig+0x4a>
 8005dc6:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8005dca:	42a8      	cmp	r0, r5
 8005dcc:	d00b      	beq.n	8005de6 <TIM_OC1_SetConfig+0x4a>
 8005dce:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8005dd2:	42a8      	cmp	r0, r5
 8005dd4:	d007      	beq.n	8005de6 <TIM_OC1_SetConfig+0x4a>
 8005dd6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8005dda:	42a8      	cmp	r0, r5
 8005ddc:	d003      	beq.n	8005de6 <TIM_OC1_SetConfig+0x4a>
 8005dde:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8005de2:	42a8      	cmp	r0, r5
 8005de4:	d10d      	bne.n	8005e02 <TIM_OC1_SetConfig+0x66>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005de6:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8005de8:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8005dec:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005dee:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005df2:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8005df6:	ea46 0c05 	orr.w	ip, r6, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8005dfa:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8005dfe:	ea4c 0404 	orr.w	r4, ip, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005e02:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8005e04:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8005e06:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8005e08:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR1 = OC_Config->Pulse;
 8005e0a:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;
 8005e0c:	6203      	str	r3, [r0, #32]
}
 8005e0e:	4770      	bx	lr
 8005e10:	40012c00 	.word	0x40012c00

08005e14 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005e14:	6a03      	ldr	r3, [r0, #32]
 8005e16:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005e1a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e1c:	6a03      	ldr	r3, [r0, #32]
{
 8005e1e:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e20:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e22:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e24:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005e26:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005e2a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8005e2e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005e30:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8005e32:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005e36:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005e3a:	4d15      	ldr	r5, [pc, #84]	; (8005e90 <TIM_OC3_SetConfig+0x7c>)
 8005e3c:	42a8      	cmp	r0, r5
 8005e3e:	d010      	beq.n	8005e62 <TIM_OC3_SetConfig+0x4e>
 8005e40:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8005e44:	42a8      	cmp	r0, r5
 8005e46:	d00c      	beq.n	8005e62 <TIM_OC3_SetConfig+0x4e>
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e48:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8005e4c:	42a8      	cmp	r0, r5
 8005e4e:	d00f      	beq.n	8005e70 <TIM_OC3_SetConfig+0x5c>
 8005e50:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8005e54:	42a8      	cmp	r0, r5
 8005e56:	d00b      	beq.n	8005e70 <TIM_OC3_SetConfig+0x5c>
 8005e58:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8005e5c:	42a8      	cmp	r0, r5
 8005e5e:	d10f      	bne.n	8005e80 <TIM_OC3_SetConfig+0x6c>
 8005e60:	e006      	b.n	8005e70 <TIM_OC3_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005e62:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8005e64:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005e68:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8005e6c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005e70:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005e74:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005e78:	ea46 0c05 	orr.w	ip, r6, r5
 8005e7c:	ea44 140c 	orr.w	r4, r4, ip, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005e80:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8005e82:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8005e84:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8005e86:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR3 = OC_Config->Pulse;
 8005e88:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8005e8a:	6203      	str	r3, [r0, #32]
}
 8005e8c:	4770      	bx	lr
 8005e8e:	bf00      	nop
 8005e90:	40012c00 	.word	0x40012c00

08005e94 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8005e94:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005e98:	2b01      	cmp	r3, #1
 8005e9a:	d122      	bne.n	8005ee2 <HAL_TIM_Base_Start_IT+0x4e>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005e9c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e9e:	4917      	ldr	r1, [pc, #92]	; (8005efc <HAL_TIM_Base_Start_IT+0x68>)
  htim->State = HAL_TIM_STATE_BUSY;
 8005ea0:	2202      	movs	r2, #2
 8005ea2:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005ea6:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ea8:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005eaa:	f042 0201 	orr.w	r2, r2, #1
 8005eae:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005eb0:	d019      	beq.n	8005ee6 <HAL_TIM_Base_Start_IT+0x52>
 8005eb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005eb6:	d016      	beq.n	8005ee6 <HAL_TIM_Base_Start_IT+0x52>
 8005eb8:	4a11      	ldr	r2, [pc, #68]	; (8005f00 <HAL_TIM_Base_Start_IT+0x6c>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d013      	beq.n	8005ee6 <HAL_TIM_Base_Start_IT+0x52>
 8005ebe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d00f      	beq.n	8005ee6 <HAL_TIM_Base_Start_IT+0x52>
 8005ec6:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d00b      	beq.n	8005ee6 <HAL_TIM_Base_Start_IT+0x52>
 8005ece:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d007      	beq.n	8005ee6 <HAL_TIM_Base_Start_IT+0x52>
    __HAL_TIM_ENABLE(htim);
 8005ed6:	681a      	ldr	r2, [r3, #0]
 8005ed8:	f042 0201 	orr.w	r2, r2, #1
  return HAL_OK;
 8005edc:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 8005ede:	601a      	str	r2, [r3, #0]
 8005ee0:	4770      	bx	lr
    return HAL_ERROR;
 8005ee2:	2001      	movs	r0, #1
 8005ee4:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ee6:	6899      	ldr	r1, [r3, #8]
 8005ee8:	4a06      	ldr	r2, [pc, #24]	; (8005f04 <HAL_TIM_Base_Start_IT+0x70>)
 8005eea:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005eec:	2a06      	cmp	r2, #6
 8005eee:	d002      	beq.n	8005ef6 <HAL_TIM_Base_Start_IT+0x62>
 8005ef0:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8005ef4:	d1ef      	bne.n	8005ed6 <HAL_TIM_Base_Start_IT+0x42>
  return HAL_OK;
 8005ef6:	2000      	movs	r0, #0
}
 8005ef8:	4770      	bx	lr
 8005efa:	bf00      	nop
 8005efc:	40012c00 	.word	0x40012c00
 8005f00:	40000400 	.word	0x40000400
 8005f04:	00010007 	.word	0x00010007

08005f08 <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005f08:	6803      	ldr	r3, [r0, #0]
 8005f0a:	68da      	ldr	r2, [r3, #12]
 8005f0c:	f022 0201 	bic.w	r2, r2, #1
 8005f10:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 8005f12:	6a1a      	ldr	r2, [r3, #32]
 8005f14:	f241 1111 	movw	r1, #4369	; 0x1111
 8005f18:	420a      	tst	r2, r1
 8005f1a:	d108      	bne.n	8005f2e <HAL_TIM_Base_Stop_IT+0x26>
 8005f1c:	6a19      	ldr	r1, [r3, #32]
 8005f1e:	f240 4244 	movw	r2, #1092	; 0x444
 8005f22:	4211      	tst	r1, r2
 8005f24:	d103      	bne.n	8005f2e <HAL_TIM_Base_Stop_IT+0x26>
 8005f26:	681a      	ldr	r2, [r3, #0]
 8005f28:	f022 0201 	bic.w	r2, r2, #1
 8005f2c:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8005f2e:	2301      	movs	r3, #1
 8005f30:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 8005f34:	2000      	movs	r0, #0
 8005f36:	4770      	bx	lr

08005f38 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8005f38:	2800      	cmp	r0, #0
 8005f3a:	f000 8081 	beq.w	8006040 <HAL_TIM_PWM_Init+0x108>
{
 8005f3e:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8005f40:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005f44:	4604      	mov	r4, r0
 8005f46:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d06d      	beq.n	800602a <HAL_TIM_PWM_Init+0xf2>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f4e:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f50:	493c      	ldr	r1, [pc, #240]	; (8006044 <HAL_TIM_PWM_Init+0x10c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8005f52:	2302      	movs	r3, #2
 8005f54:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f58:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8005f5a:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f5c:	d051      	beq.n	8006002 <HAL_TIM_PWM_Init+0xca>
 8005f5e:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8005f62:	d021      	beq.n	8005fa8 <HAL_TIM_PWM_Init+0x70>
 8005f64:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 8005f68:	428a      	cmp	r2, r1
 8005f6a:	d01d      	beq.n	8005fa8 <HAL_TIM_PWM_Init+0x70>
 8005f6c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005f70:	428a      	cmp	r2, r1
 8005f72:	d019      	beq.n	8005fa8 <HAL_TIM_PWM_Init+0x70>
 8005f74:	f501 3196 	add.w	r1, r1, #76800	; 0x12c00
 8005f78:	428a      	cmp	r2, r1
 8005f7a:	d042      	beq.n	8006002 <HAL_TIM_PWM_Init+0xca>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f7c:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 8005f80:	428a      	cmp	r2, r1
 8005f82:	d057      	beq.n	8006034 <HAL_TIM_PWM_Init+0xfc>
 8005f84:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005f88:	428a      	cmp	r2, r1
 8005f8a:	d053      	beq.n	8006034 <HAL_TIM_PWM_Init+0xfc>
 8005f8c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005f90:	428a      	cmp	r2, r1
 8005f92:	d04f      	beq.n	8006034 <HAL_TIM_PWM_Init+0xfc>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f94:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f96:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f98:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005f9c:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 8005f9e:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 8005fa0:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005fa2:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005fa4:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005fa6:	e010      	b.n	8005fca <HAL_TIM_PWM_Init+0x92>
    tmpcr1 |= Structure->CounterMode;
 8005fa8:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005faa:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005fac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8005fb0:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8005fb2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005fb6:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005fb8:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005fba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005fbe:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005fc0:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8005fc2:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8005fc4:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005fc6:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005fc8:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8005fca:	2301      	movs	r3, #1
 8005fcc:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fce:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fd2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8005fd6:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8005fda:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005fde:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8005fe2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005fe6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fea:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8005fee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005ff2:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8005ff6:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8005ffa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8005ffe:	2000      	movs	r0, #0
}
 8006000:	bd10      	pop	{r4, pc}
    tmpcr1 |= Structure->CounterMode;
 8006002:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006004:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006006:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800600a:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 800600c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006010:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006012:	69a1      	ldr	r1, [r4, #24]
 8006014:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006018:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 800601a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800601c:	68e3      	ldr	r3, [r4, #12]
 800601e:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006020:	6863      	ldr	r3, [r4, #4]
 8006022:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8006024:	6963      	ldr	r3, [r4, #20]
 8006026:	6313      	str	r3, [r2, #48]	; 0x30
 8006028:	e7cf      	b.n	8005fca <HAL_TIM_PWM_Init+0x92>
    htim->Lock = HAL_UNLOCKED;
 800602a:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800602e:	f7fc fd7f 	bl	8002b30 <HAL_TIM_PWM_MspInit>
 8006032:	e78c      	b.n	8005f4e <HAL_TIM_PWM_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006034:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006036:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8006038:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800603c:	4303      	orrs	r3, r0
 800603e:	e7e9      	b.n	8006014 <HAL_TIM_PWM_Init+0xdc>
    return HAL_ERROR;
 8006040:	2001      	movs	r0, #1
}
 8006042:	4770      	bx	lr
 8006044:	40012c00 	.word	0x40012c00

08006048 <HAL_TIM_PWM_Start>:
 8006048:	2900      	cmp	r1, #0
 800604a:	d14a      	bne.n	80060e2 <HAL_TIM_PWM_Start+0x9a>
 800604c:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8006050:	2b01      	cmp	r3, #1
 8006052:	d160      	bne.n	8006116 <HAL_TIM_PWM_Start+0xce>
 8006054:	2302      	movs	r3, #2
 8006056:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 800605a:	6803      	ldr	r3, [r0, #0]
 800605c:	2201      	movs	r2, #1
 800605e:	6a18      	ldr	r0, [r3, #32]
 8006060:	f001 011f 	and.w	r1, r1, #31
 8006064:	fa02 f101 	lsl.w	r1, r2, r1
 8006068:	ea20 0001 	bic.w	r0, r0, r1
 800606c:	6218      	str	r0, [r3, #32]
 800606e:	6a18      	ldr	r0, [r3, #32]
 8006070:	4a3b      	ldr	r2, [pc, #236]	; (8006160 <HAL_TIM_PWM_Start+0x118>)
 8006072:	4301      	orrs	r1, r0
 8006074:	4293      	cmp	r3, r2
 8006076:	6219      	str	r1, [r3, #32]
 8006078:	d059      	beq.n	800612e <HAL_TIM_PWM_Start+0xe6>
 800607a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800607e:	4293      	cmp	r3, r2
 8006080:	d00b      	beq.n	800609a <HAL_TIM_PWM_Start+0x52>
 8006082:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8006086:	4293      	cmp	r3, r2
 8006088:	d007      	beq.n	800609a <HAL_TIM_PWM_Start+0x52>
 800608a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800608e:	4293      	cmp	r3, r2
 8006090:	d003      	beq.n	800609a <HAL_TIM_PWM_Start+0x52>
 8006092:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006096:	4293      	cmp	r3, r2
 8006098:	d103      	bne.n	80060a2 <HAL_TIM_PWM_Start+0x5a>
 800609a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800609c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80060a0:	645a      	str	r2, [r3, #68]	; 0x44
 80060a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060a6:	d00e      	beq.n	80060c6 <HAL_TIM_PWM_Start+0x7e>
 80060a8:	4a2e      	ldr	r2, [pc, #184]	; (8006164 <HAL_TIM_PWM_Start+0x11c>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d00b      	beq.n	80060c6 <HAL_TIM_PWM_Start+0x7e>
 80060ae:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d007      	beq.n	80060c6 <HAL_TIM_PWM_Start+0x7e>
 80060b6:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d003      	beq.n	80060c6 <HAL_TIM_PWM_Start+0x7e>
 80060be:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d107      	bne.n	80060d6 <HAL_TIM_PWM_Start+0x8e>
 80060c6:	6899      	ldr	r1, [r3, #8]
 80060c8:	4a27      	ldr	r2, [pc, #156]	; (8006168 <HAL_TIM_PWM_Start+0x120>)
 80060ca:	400a      	ands	r2, r1
 80060cc:	2a06      	cmp	r2, #6
 80060ce:	d024      	beq.n	800611a <HAL_TIM_PWM_Start+0xd2>
 80060d0:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80060d4:	d021      	beq.n	800611a <HAL_TIM_PWM_Start+0xd2>
 80060d6:	681a      	ldr	r2, [r3, #0]
 80060d8:	f042 0201 	orr.w	r2, r2, #1
 80060dc:	2000      	movs	r0, #0
 80060de:	601a      	str	r2, [r3, #0]
 80060e0:	4770      	bx	lr
 80060e2:	2904      	cmp	r1, #4
 80060e4:	d01b      	beq.n	800611e <HAL_TIM_PWM_Start+0xd6>
 80060e6:	2908      	cmp	r1, #8
 80060e8:	d026      	beq.n	8006138 <HAL_TIM_PWM_Start+0xf0>
 80060ea:	290c      	cmp	r1, #12
 80060ec:	d00f      	beq.n	800610e <HAL_TIM_PWM_Start+0xc6>
 80060ee:	2910      	cmp	r1, #16
 80060f0:	d02e      	beq.n	8006150 <HAL_TIM_PWM_Start+0x108>
 80060f2:	f890 3043 	ldrb.w	r3, [r0, #67]	; 0x43
 80060f6:	2b01      	cmp	r3, #1
 80060f8:	d10d      	bne.n	8006116 <HAL_TIM_PWM_Start+0xce>
 80060fa:	2908      	cmp	r1, #8
 80060fc:	d020      	beq.n	8006140 <HAL_TIM_PWM_Start+0xf8>
 80060fe:	290c      	cmp	r1, #12
 8006100:	d022      	beq.n	8006148 <HAL_TIM_PWM_Start+0x100>
 8006102:	2910      	cmp	r1, #16
 8006104:	d028      	beq.n	8006158 <HAL_TIM_PWM_Start+0x110>
 8006106:	2302      	movs	r3, #2
 8006108:	f880 3043 	strb.w	r3, [r0, #67]	; 0x43
 800610c:	e7a5      	b.n	800605a <HAL_TIM_PWM_Start+0x12>
 800610e:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8006112:	2b01      	cmp	r3, #1
 8006114:	d018      	beq.n	8006148 <HAL_TIM_PWM_Start+0x100>
 8006116:	2001      	movs	r0, #1
 8006118:	4770      	bx	lr
 800611a:	2000      	movs	r0, #0
 800611c:	4770      	bx	lr
 800611e:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 8006122:	2b01      	cmp	r3, #1
 8006124:	d1f7      	bne.n	8006116 <HAL_TIM_PWM_Start+0xce>
 8006126:	2302      	movs	r3, #2
 8006128:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 800612c:	e795      	b.n	800605a <HAL_TIM_PWM_Start+0x12>
 800612e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006130:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006134:	645a      	str	r2, [r3, #68]	; 0x44
 8006136:	e7c6      	b.n	80060c6 <HAL_TIM_PWM_Start+0x7e>
 8006138:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800613c:	2b01      	cmp	r3, #1
 800613e:	d1ea      	bne.n	8006116 <HAL_TIM_PWM_Start+0xce>
 8006140:	2302      	movs	r3, #2
 8006142:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 8006146:	e788      	b.n	800605a <HAL_TIM_PWM_Start+0x12>
 8006148:	2302      	movs	r3, #2
 800614a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
 800614e:	e784      	b.n	800605a <HAL_TIM_PWM_Start+0x12>
 8006150:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 8006154:	2b01      	cmp	r3, #1
 8006156:	d1de      	bne.n	8006116 <HAL_TIM_PWM_Start+0xce>
 8006158:	2302      	movs	r3, #2
 800615a:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
 800615e:	e77c      	b.n	800605a <HAL_TIM_PWM_Start+0x12>
 8006160:	40012c00 	.word	0x40012c00
 8006164:	40000400 	.word	0x40000400
 8006168:	00010007 	.word	0x00010007

0800616c <HAL_TIM_PWM_Stop>:
 800616c:	6803      	ldr	r3, [r0, #0]
 800616e:	b410      	push	{r4}
 8006170:	6a1a      	ldr	r2, [r3, #32]
 8006172:	f001 041f 	and.w	r4, r1, #31
 8006176:	f04f 0c01 	mov.w	ip, #1
 800617a:	fa0c fc04 	lsl.w	ip, ip, r4
 800617e:	ea22 020c 	bic.w	r2, r2, ip
 8006182:	621a      	str	r2, [r3, #32]
 8006184:	4a2c      	ldr	r2, [pc, #176]	; (8006238 <HAL_TIM_PWM_Stop+0xcc>)
 8006186:	6a1c      	ldr	r4, [r3, #32]
 8006188:	621c      	str	r4, [r3, #32]
 800618a:	4293      	cmp	r3, r2
 800618c:	d021      	beq.n	80061d2 <HAL_TIM_PWM_Stop+0x66>
 800618e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006192:	4293      	cmp	r3, r2
 8006194:	d01d      	beq.n	80061d2 <HAL_TIM_PWM_Stop+0x66>
 8006196:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800619a:	4293      	cmp	r3, r2
 800619c:	d019      	beq.n	80061d2 <HAL_TIM_PWM_Stop+0x66>
 800619e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d015      	beq.n	80061d2 <HAL_TIM_PWM_Stop+0x66>
 80061a6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d011      	beq.n	80061d2 <HAL_TIM_PWM_Stop+0x66>
 80061ae:	6a1c      	ldr	r4, [r3, #32]
 80061b0:	f241 1211 	movw	r2, #4369	; 0x1111
 80061b4:	4214      	tst	r4, r2
 80061b6:	d104      	bne.n	80061c2 <HAL_TIM_PWM_Stop+0x56>
 80061b8:	6a1c      	ldr	r4, [r3, #32]
 80061ba:	f240 4244 	movw	r2, #1092	; 0x444
 80061be:	4214      	tst	r4, r2
 80061c0:	d026      	beq.n	8006210 <HAL_TIM_PWM_Stop+0xa4>
 80061c2:	2301      	movs	r3, #1
 80061c4:	b9a1      	cbnz	r1, 80061f0 <HAL_TIM_PWM_Stop+0x84>
 80061c6:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 80061ca:	2000      	movs	r0, #0
 80061cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80061d0:	4770      	bx	lr
 80061d2:	6a1c      	ldr	r4, [r3, #32]
 80061d4:	f241 1211 	movw	r2, #4369	; 0x1111
 80061d8:	4214      	tst	r4, r2
 80061da:	d1e8      	bne.n	80061ae <HAL_TIM_PWM_Stop+0x42>
 80061dc:	6a1c      	ldr	r4, [r3, #32]
 80061de:	f240 4244 	movw	r2, #1092	; 0x444
 80061e2:	4214      	tst	r4, r2
 80061e4:	d1e3      	bne.n	80061ae <HAL_TIM_PWM_Stop+0x42>
 80061e6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80061e8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80061ec:	645a      	str	r2, [r3, #68]	; 0x44
 80061ee:	e7de      	b.n	80061ae <HAL_TIM_PWM_Stop+0x42>
 80061f0:	2904      	cmp	r1, #4
 80061f2:	d012      	beq.n	800621a <HAL_TIM_PWM_Stop+0xae>
 80061f4:	2908      	cmp	r1, #8
 80061f6:	d019      	beq.n	800622c <HAL_TIM_PWM_Stop+0xc0>
 80061f8:	290c      	cmp	r1, #12
 80061fa:	d014      	beq.n	8006226 <HAL_TIM_PWM_Stop+0xba>
 80061fc:	2910      	cmp	r1, #16
 80061fe:	bf0c      	ite	eq
 8006200:	f880 3042 	strbeq.w	r3, [r0, #66]	; 0x42
 8006204:	f880 3043 	strbne.w	r3, [r0, #67]	; 0x43
 8006208:	f85d 4b04 	ldr.w	r4, [sp], #4
 800620c:	2000      	movs	r0, #0
 800620e:	4770      	bx	lr
 8006210:	681a      	ldr	r2, [r3, #0]
 8006212:	f022 0201 	bic.w	r2, r2, #1
 8006216:	601a      	str	r2, [r3, #0]
 8006218:	e7d3      	b.n	80061c2 <HAL_TIM_PWM_Stop+0x56>
 800621a:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 800621e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006222:	2000      	movs	r0, #0
 8006224:	4770      	bx	lr
 8006226:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
 800622a:	e7ce      	b.n	80061ca <HAL_TIM_PWM_Stop+0x5e>
 800622c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 8006230:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006234:	2000      	movs	r0, #0
 8006236:	4770      	bx	lr
 8006238:	40012c00 	.word	0x40012c00

0800623c <HAL_TIM_OC_DelayElapsedCallback>:
 800623c:	4770      	bx	lr
 800623e:	bf00      	nop

08006240 <HAL_TIM_IC_CaptureCallback>:
 8006240:	4770      	bx	lr
 8006242:	bf00      	nop

08006244 <HAL_TIM_PWM_PulseFinishedCallback>:
 8006244:	4770      	bx	lr
 8006246:	bf00      	nop

08006248 <HAL_TIM_TriggerCallback>:
 8006248:	4770      	bx	lr
 800624a:	bf00      	nop

0800624c <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800624c:	6803      	ldr	r3, [r0, #0]
 800624e:	691a      	ldr	r2, [r3, #16]
 8006250:	0791      	lsls	r1, r2, #30
{
 8006252:	b510      	push	{r4, lr}
 8006254:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006256:	d502      	bpl.n	800625e <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006258:	68da      	ldr	r2, [r3, #12]
 800625a:	0792      	lsls	r2, r2, #30
 800625c:	d468      	bmi.n	8006330 <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800625e:	691a      	ldr	r2, [r3, #16]
 8006260:	0752      	lsls	r2, r2, #29
 8006262:	d502      	bpl.n	800626a <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006264:	68da      	ldr	r2, [r3, #12]
 8006266:	0750      	lsls	r0, r2, #29
 8006268:	d44f      	bmi.n	800630a <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800626a:	691a      	ldr	r2, [r3, #16]
 800626c:	0711      	lsls	r1, r2, #28
 800626e:	d502      	bpl.n	8006276 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006270:	68da      	ldr	r2, [r3, #12]
 8006272:	0712      	lsls	r2, r2, #28
 8006274:	d437      	bmi.n	80062e6 <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006276:	691a      	ldr	r2, [r3, #16]
 8006278:	06d0      	lsls	r0, r2, #27
 800627a:	d502      	bpl.n	8006282 <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800627c:	68da      	ldr	r2, [r3, #12]
 800627e:	06d1      	lsls	r1, r2, #27
 8006280:	d41e      	bmi.n	80062c0 <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006282:	691a      	ldr	r2, [r3, #16]
 8006284:	07d2      	lsls	r2, r2, #31
 8006286:	d502      	bpl.n	800628e <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006288:	68da      	ldr	r2, [r3, #12]
 800628a:	07d0      	lsls	r0, r2, #31
 800628c:	d469      	bmi.n	8006362 <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800628e:	691a      	ldr	r2, [r3, #16]
 8006290:	0611      	lsls	r1, r2, #24
 8006292:	d502      	bpl.n	800629a <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006294:	68da      	ldr	r2, [r3, #12]
 8006296:	0612      	lsls	r2, r2, #24
 8006298:	d46b      	bmi.n	8006372 <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800629a:	691a      	ldr	r2, [r3, #16]
 800629c:	05d0      	lsls	r0, r2, #23
 800629e:	d502      	bpl.n	80062a6 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80062a0:	68da      	ldr	r2, [r3, #12]
 80062a2:	0611      	lsls	r1, r2, #24
 80062a4:	d46d      	bmi.n	8006382 <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80062a6:	691a      	ldr	r2, [r3, #16]
 80062a8:	0652      	lsls	r2, r2, #25
 80062aa:	d502      	bpl.n	80062b2 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80062ac:	68da      	ldr	r2, [r3, #12]
 80062ae:	0650      	lsls	r0, r2, #25
 80062b0:	d46f      	bmi.n	8006392 <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80062b2:	691a      	ldr	r2, [r3, #16]
 80062b4:	0691      	lsls	r1, r2, #26
 80062b6:	d502      	bpl.n	80062be <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80062b8:	68da      	ldr	r2, [r3, #12]
 80062ba:	0692      	lsls	r2, r2, #26
 80062bc:	d449      	bmi.n	8006352 <HAL_TIM_IRQHandler+0x106>
}
 80062be:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80062c0:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80062c4:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80062c6:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80062c8:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80062ca:	69db      	ldr	r3, [r3, #28]
 80062cc:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80062d0:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80062d2:	d16f      	bne.n	80063b4 <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062d4:	f7ff ffb2 	bl	800623c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062d8:	4620      	mov	r0, r4
 80062da:	f7ff ffb3 	bl	8006244 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062de:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80062e0:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062e2:	7722      	strb	r2, [r4, #28]
 80062e4:	e7cd      	b.n	8006282 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80062e6:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80062ea:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80062ec:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80062ee:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80062f0:	69db      	ldr	r3, [r3, #28]
 80062f2:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 80062f4:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80062f6:	d15a      	bne.n	80063ae <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062f8:	f7ff ffa0 	bl	800623c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062fc:	4620      	mov	r0, r4
 80062fe:	f7ff ffa1 	bl	8006244 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006302:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006304:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006306:	7722      	strb	r2, [r4, #28]
 8006308:	e7b5      	b.n	8006276 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800630a:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800630e:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006310:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006312:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006314:	699b      	ldr	r3, [r3, #24]
 8006316:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 800631a:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800631c:	d144      	bne.n	80063a8 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800631e:	f7ff ff8d 	bl	800623c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006322:	4620      	mov	r0, r4
 8006324:	f7ff ff8e 	bl	8006244 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006328:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800632a:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800632c:	7722      	strb	r2, [r4, #28]
 800632e:	e79c      	b.n	800626a <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006330:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006334:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006336:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006338:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800633a:	699b      	ldr	r3, [r3, #24]
 800633c:	0799      	lsls	r1, r3, #30
 800633e:	d130      	bne.n	80063a2 <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006340:	f7ff ff7c 	bl	800623c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006344:	4620      	mov	r0, r4
 8006346:	f7ff ff7d 	bl	8006244 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800634a:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800634c:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800634e:	7722      	strb	r2, [r4, #28]
 8006350:	e785      	b.n	800625e <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006352:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8006356:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006358:	611a      	str	r2, [r3, #16]
}
 800635a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 800635e:	f000 bad7 	b.w	8006910 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006362:	f06f 0201 	mvn.w	r2, #1
 8006366:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8006368:	4620      	mov	r0, r4
 800636a:	f7fb f9cd 	bl	8001708 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800636e:	6823      	ldr	r3, [r4, #0]
 8006370:	e78d      	b.n	800628e <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006372:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006376:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8006378:	4620      	mov	r0, r4
 800637a:	f000 facb 	bl	8006914 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800637e:	6823      	ldr	r3, [r4, #0]
 8006380:	e78b      	b.n	800629a <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006382:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006386:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8006388:	4620      	mov	r0, r4
 800638a:	f000 fac5 	bl	8006918 <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800638e:	6823      	ldr	r3, [r4, #0]
 8006390:	e789      	b.n	80062a6 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006392:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006396:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8006398:	4620      	mov	r0, r4
 800639a:	f7ff ff55 	bl	8006248 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800639e:	6823      	ldr	r3, [r4, #0]
 80063a0:	e787      	b.n	80062b2 <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 80063a2:	f7ff ff4d 	bl	8006240 <HAL_TIM_IC_CaptureCallback>
 80063a6:	e7d0      	b.n	800634a <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 80063a8:	f7ff ff4a 	bl	8006240 <HAL_TIM_IC_CaptureCallback>
 80063ac:	e7bc      	b.n	8006328 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 80063ae:	f7ff ff47 	bl	8006240 <HAL_TIM_IC_CaptureCallback>
 80063b2:	e7a6      	b.n	8006302 <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 80063b4:	f7ff ff44 	bl	8006240 <HAL_TIM_IC_CaptureCallback>
 80063b8:	e791      	b.n	80062de <HAL_TIM_IRQHandler+0x92>
 80063ba:	bf00      	nop

080063bc <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80063bc:	6a03      	ldr	r3, [r0, #32]
 80063be:	f023 0310 	bic.w	r3, r3, #16
 80063c2:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80063c4:	6a03      	ldr	r3, [r0, #32]
{
 80063c6:	b470      	push	{r4, r5, r6}
  tmpcr2 =  TIMx->CR2;
 80063c8:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80063ca:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80063cc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80063ce:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80063d2:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80063d6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80063da:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80063dc:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80063e0:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80063e4:	4d14      	ldr	r5, [pc, #80]	; (8006438 <TIM_OC2_SetConfig+0x7c>)
 80063e6:	42a8      	cmp	r0, r5
 80063e8:	d010      	beq.n	800640c <TIM_OC2_SetConfig+0x50>
 80063ea:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80063ee:	42a8      	cmp	r0, r5
 80063f0:	d00c      	beq.n	800640c <TIM_OC2_SetConfig+0x50>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063f2:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 80063f6:	42a8      	cmp	r0, r5
 80063f8:	d00f      	beq.n	800641a <TIM_OC2_SetConfig+0x5e>
 80063fa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80063fe:	42a8      	cmp	r0, r5
 8006400:	d00b      	beq.n	800641a <TIM_OC2_SetConfig+0x5e>
 8006402:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006406:	42a8      	cmp	r0, r5
 8006408:	d10f      	bne.n	800642a <TIM_OC2_SetConfig+0x6e>
 800640a:	e006      	b.n	800641a <TIM_OC2_SetConfig+0x5e>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800640c:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 800640e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006412:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8006416:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800641a:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800641e:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006422:	ea46 0c05 	orr.w	ip, r6, r5
 8006426:	ea44 048c 	orr.w	r4, r4, ip, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 800642a:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800642c:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800642e:	6182      	str	r2, [r0, #24]
}
 8006430:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR2 = OC_Config->Pulse;
 8006432:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8006434:	6203      	str	r3, [r0, #32]
}
 8006436:	4770      	bx	lr
 8006438:	40012c00 	.word	0x40012c00

0800643c <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 800643c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006440:	2b01      	cmp	r3, #1
 8006442:	f000 812b 	beq.w	800669c <HAL_TIM_PWM_ConfigChannel+0x260>
 8006446:	2301      	movs	r3, #1
{
 8006448:	b570      	push	{r4, r5, r6, lr}
 800644a:	4604      	mov	r4, r0
 800644c:	460d      	mov	r5, r1
  __HAL_LOCK(htim);
 800644e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8006452:	2a14      	cmp	r2, #20
 8006454:	d816      	bhi.n	8006484 <HAL_TIM_PWM_ConfigChannel+0x48>
 8006456:	e8df f012 	tbh	[pc, r2, lsl #1]
 800645a:	005d      	.short	0x005d
 800645c:	00150015 	.word	0x00150015
 8006460:	00720015 	.word	0x00720015
 8006464:	00150015 	.word	0x00150015
 8006468:	00880015 	.word	0x00880015
 800646c:	00150015 	.word	0x00150015
 8006470:	009d0015 	.word	0x009d0015
 8006474:	00150015 	.word	0x00150015
 8006478:	00e00015 	.word	0x00e00015
 800647c:	00150015 	.word	0x00150015
 8006480:	001a0015 	.word	0x001a0015
  __HAL_UNLOCK(htim);
 8006484:	2300      	movs	r3, #0
 8006486:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 800648a:	2001      	movs	r0, #1
}
 800648c:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800648e:	6803      	ldr	r3, [r0, #0]
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006490:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006492:	6a1a      	ldr	r2, [r3, #32]
 8006494:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8006498:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 800649a:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800649c:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 800649e:	6d59      	ldr	r1, [r3, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80064a0:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 80064a4:	f421 41e0 	bic.w	r1, r1, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80064a8:	ea41 2106 	orr.w	r1, r1, r6, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80064ac:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80064ae:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80064b2:	ea42 5206 	orr.w	r2, r2, r6, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064b6:	4e7a      	ldr	r6, [pc, #488]	; (80066a0 <HAL_TIM_PWM_ConfigChannel+0x264>)
 80064b8:	42b3      	cmp	r3, r6
 80064ba:	d00f      	beq.n	80064dc <HAL_TIM_PWM_ConfigChannel+0xa0>
 80064bc:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 80064c0:	42b3      	cmp	r3, r6
 80064c2:	d00b      	beq.n	80064dc <HAL_TIM_PWM_ConfigChannel+0xa0>
 80064c4:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 80064c8:	42b3      	cmp	r3, r6
 80064ca:	d007      	beq.n	80064dc <HAL_TIM_PWM_ConfigChannel+0xa0>
 80064cc:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80064d0:	42b3      	cmp	r3, r6
 80064d2:	d003      	beq.n	80064dc <HAL_TIM_PWM_ConfigChannel+0xa0>
 80064d4:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80064d8:	42b3      	cmp	r3, r6
 80064da:	d104      	bne.n	80064e6 <HAL_TIM_PWM_ConfigChannel+0xaa>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80064dc:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 80064de:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80064e2:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064e6:	6058      	str	r0, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80064e8:	6559      	str	r1, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80064ea:	6869      	ldr	r1, [r5, #4]
 80064ec:	65d9      	str	r1, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064ee:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80064f0:	6d59      	ldr	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80064f2:	692d      	ldr	r5, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80064f4:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80064f8:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80064fa:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80064fc:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8006500:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006502:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006504:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8006508:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(htim);
 800650a:	2300      	movs	r3, #0
 800650c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8006510:	2000      	movs	r0, #0
}
 8006512:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006514:	6800      	ldr	r0, [r0, #0]
 8006516:	f7ff fc41 	bl	8005d9c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800651a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800651c:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800651e:	6999      	ldr	r1, [r3, #24]
 8006520:	f041 0108 	orr.w	r1, r1, #8
 8006524:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006526:	6999      	ldr	r1, [r3, #24]
 8006528:	f021 0104 	bic.w	r1, r1, #4
 800652c:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800652e:	699a      	ldr	r2, [r3, #24]
 8006530:	4302      	orrs	r2, r0
 8006532:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 8006534:	2300      	movs	r3, #0
 8006536:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 800653a:	2000      	movs	r0, #0
}
 800653c:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800653e:	6800      	ldr	r0, [r0, #0]
 8006540:	f7ff ff3c 	bl	80063bc <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006544:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006546:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006548:	6999      	ldr	r1, [r3, #24]
 800654a:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800654e:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006550:	6999      	ldr	r1, [r3, #24]
 8006552:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8006556:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006558:	699a      	ldr	r2, [r3, #24]
 800655a:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800655e:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 8006560:	2300      	movs	r3, #0
 8006562:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8006566:	2000      	movs	r0, #0
}
 8006568:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800656a:	6800      	ldr	r0, [r0, #0]
 800656c:	f7ff fc52 	bl	8005e14 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006570:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006572:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006574:	69d9      	ldr	r1, [r3, #28]
 8006576:	f041 0108 	orr.w	r1, r1, #8
 800657a:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800657c:	69d9      	ldr	r1, [r3, #28]
 800657e:	f021 0104 	bic.w	r1, r1, #4
 8006582:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006584:	69da      	ldr	r2, [r3, #28]
 8006586:	4302      	orrs	r2, r0
 8006588:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 800658a:	2300      	movs	r3, #0
 800658c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8006590:	2000      	movs	r0, #0
}
 8006592:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006594:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006596:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006598:	6a1a      	ldr	r2, [r3, #32]
 800659a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800659e:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 80065a0:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80065a2:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 80065a4:	69d9      	ldr	r1, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80065a6:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 80065aa:	f421 41e6 	bic.w	r1, r1, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80065ae:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80065b2:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80065b4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80065b8:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065bc:	4e38      	ldr	r6, [pc, #224]	; (80066a0 <HAL_TIM_PWM_ConfigChannel+0x264>)
 80065be:	42b3      	cmp	r3, r6
 80065c0:	d00f      	beq.n	80065e2 <HAL_TIM_PWM_ConfigChannel+0x1a6>
 80065c2:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 80065c6:	42b3      	cmp	r3, r6
 80065c8:	d00b      	beq.n	80065e2 <HAL_TIM_PWM_ConfigChannel+0x1a6>
 80065ca:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 80065ce:	42b3      	cmp	r3, r6
 80065d0:	d007      	beq.n	80065e2 <HAL_TIM_PWM_ConfigChannel+0x1a6>
 80065d2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80065d6:	42b3      	cmp	r3, r6
 80065d8:	d003      	beq.n	80065e2 <HAL_TIM_PWM_ConfigChannel+0x1a6>
 80065da:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80065de:	42b3      	cmp	r3, r6
 80065e0:	d104      	bne.n	80065ec <HAL_TIM_PWM_ConfigChannel+0x1b0>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80065e2:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80065e4:	f420 4080 	bic.w	r0, r0, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80065e8:	ea40 1086 	orr.w	r0, r0, r6, lsl #6
  TIMx->CR2 = tmpcr2;
 80065ec:	6058      	str	r0, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 80065ee:	61d9      	str	r1, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 80065f0:	6869      	ldr	r1, [r5, #4]
 80065f2:	6419      	str	r1, [r3, #64]	; 0x40
  TIMx->CCER = tmpccer;
 80065f4:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80065f6:	69d9      	ldr	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80065f8:	692d      	ldr	r5, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80065fa:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80065fe:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006600:	69d9      	ldr	r1, [r3, #28]
 8006602:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8006606:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006608:	69da      	ldr	r2, [r3, #28]
 800660a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 800660e:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 8006610:	2300      	movs	r3, #0
 8006612:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8006616:	2000      	movs	r0, #0
}
 8006618:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800661a:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 800661c:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800661e:	6a1a      	ldr	r2, [r3, #32]
 8006620:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006624:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8006626:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8006628:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 800662a:	6d59      	ldr	r1, [r3, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800662c:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8006630:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 8006634:	4331      	orrs	r1, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006636:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 8006638:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800663c:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006640:	4e17      	ldr	r6, [pc, #92]	; (80066a0 <HAL_TIM_PWM_ConfigChannel+0x264>)
 8006642:	42b3      	cmp	r3, r6
 8006644:	d00f      	beq.n	8006666 <HAL_TIM_PWM_ConfigChannel+0x22a>
 8006646:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 800664a:	42b3      	cmp	r3, r6
 800664c:	d00b      	beq.n	8006666 <HAL_TIM_PWM_ConfigChannel+0x22a>
 800664e:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8006652:	42b3      	cmp	r3, r6
 8006654:	d007      	beq.n	8006666 <HAL_TIM_PWM_ConfigChannel+0x22a>
 8006656:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800665a:	42b3      	cmp	r3, r6
 800665c:	d003      	beq.n	8006666 <HAL_TIM_PWM_ConfigChannel+0x22a>
 800665e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8006662:	42b3      	cmp	r3, r6
 8006664:	d104      	bne.n	8006670 <HAL_TIM_PWM_ConfigChannel+0x234>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006666:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006668:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800666c:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CR2 = tmpcr2;
 8006670:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8006672:	6559      	str	r1, [r3, #84]	; 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 8006674:	6869      	ldr	r1, [r5, #4]
 8006676:	6599      	str	r1, [r3, #88]	; 0x58
  TIMx->CCER = tmpccer;
 8006678:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800667a:	6d59      	ldr	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800667c:	692d      	ldr	r5, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800667e:	f041 0108 	orr.w	r1, r1, #8
 8006682:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006684:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006686:	f021 0104 	bic.w	r1, r1, #4
 800668a:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800668c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800668e:	432a      	orrs	r2, r5
 8006690:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(htim);
 8006692:	2300      	movs	r3, #0
 8006694:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8006698:	2000      	movs	r0, #0
}
 800669a:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(htim);
 800669c:	2002      	movs	r0, #2
}
 800669e:	4770      	bx	lr
 80066a0:	40012c00 	.word	0x40012c00

080066a4 <HAL_TIMEx_PWMN_Start>:
 80066a4:	2900      	cmp	r1, #0
 80066a6:	d13a      	bne.n	800671e <HAL_TIMEx_PWMN_Start+0x7a>
 80066a8:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 80066ac:	2b01      	cmp	r3, #1
 80066ae:	d142      	bne.n	8006736 <HAL_TIMEx_PWMN_Start+0x92>
 80066b0:	2302      	movs	r3, #2
 80066b2:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
 80066b6:	6803      	ldr	r3, [r0, #0]
 80066b8:	2204      	movs	r2, #4
 80066ba:	6a18      	ldr	r0, [r3, #32]
 80066bc:	f001 011f 	and.w	r1, r1, #31
 80066c0:	fa02 f101 	lsl.w	r1, r2, r1
 80066c4:	ea20 0001 	bic.w	r0, r0, r1
 80066c8:	6218      	str	r0, [r3, #32]
 80066ca:	6a1a      	ldr	r2, [r3, #32]
 80066cc:	4824      	ldr	r0, [pc, #144]	; (8006760 <HAL_TIMEx_PWMN_Start+0xbc>)
 80066ce:	4311      	orrs	r1, r2
 80066d0:	6219      	str	r1, [r3, #32]
 80066d2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80066d4:	4283      	cmp	r3, r0
 80066d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80066da:	645a      	str	r2, [r3, #68]	; 0x44
 80066dc:	d011      	beq.n	8006702 <HAL_TIMEx_PWMN_Start+0x5e>
 80066de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066e2:	d00e      	beq.n	8006702 <HAL_TIMEx_PWMN_Start+0x5e>
 80066e4:	4a1f      	ldr	r2, [pc, #124]	; (8006764 <HAL_TIMEx_PWMN_Start+0xc0>)
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d00b      	beq.n	8006702 <HAL_TIMEx_PWMN_Start+0x5e>
 80066ea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80066ee:	4293      	cmp	r3, r2
 80066f0:	d007      	beq.n	8006702 <HAL_TIMEx_PWMN_Start+0x5e>
 80066f2:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d003      	beq.n	8006702 <HAL_TIMEx_PWMN_Start+0x5e>
 80066fa:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80066fe:	4293      	cmp	r3, r2
 8006700:	d107      	bne.n	8006712 <HAL_TIMEx_PWMN_Start+0x6e>
 8006702:	6899      	ldr	r1, [r3, #8]
 8006704:	4a18      	ldr	r2, [pc, #96]	; (8006768 <HAL_TIMEx_PWMN_Start+0xc4>)
 8006706:	400a      	ands	r2, r1
 8006708:	2a06      	cmp	r2, #6
 800670a:	d016      	beq.n	800673a <HAL_TIMEx_PWMN_Start+0x96>
 800670c:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8006710:	d013      	beq.n	800673a <HAL_TIMEx_PWMN_Start+0x96>
 8006712:	681a      	ldr	r2, [r3, #0]
 8006714:	f042 0201 	orr.w	r2, r2, #1
 8006718:	2000      	movs	r0, #0
 800671a:	601a      	str	r2, [r3, #0]
 800671c:	4770      	bx	lr
 800671e:	2904      	cmp	r1, #4
 8006720:	d00d      	beq.n	800673e <HAL_TIMEx_PWMN_Start+0x9a>
 8006722:	2908      	cmp	r1, #8
 8006724:	d013      	beq.n	800674e <HAL_TIMEx_PWMN_Start+0xaa>
 8006726:	f890 3047 	ldrb.w	r3, [r0, #71]	; 0x47
 800672a:	2b01      	cmp	r3, #1
 800672c:	d103      	bne.n	8006736 <HAL_TIMEx_PWMN_Start+0x92>
 800672e:	2302      	movs	r3, #2
 8006730:	f880 3047 	strb.w	r3, [r0, #71]	; 0x47
 8006734:	e7bf      	b.n	80066b6 <HAL_TIMEx_PWMN_Start+0x12>
 8006736:	2001      	movs	r0, #1
 8006738:	4770      	bx	lr
 800673a:	2000      	movs	r0, #0
 800673c:	4770      	bx	lr
 800673e:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 8006742:	2b01      	cmp	r3, #1
 8006744:	d1f7      	bne.n	8006736 <HAL_TIMEx_PWMN_Start+0x92>
 8006746:	2302      	movs	r3, #2
 8006748:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
 800674c:	e7b3      	b.n	80066b6 <HAL_TIMEx_PWMN_Start+0x12>
 800674e:	f890 3046 	ldrb.w	r3, [r0, #70]	; 0x46
 8006752:	2b01      	cmp	r3, #1
 8006754:	d1ef      	bne.n	8006736 <HAL_TIMEx_PWMN_Start+0x92>
 8006756:	2302      	movs	r3, #2
 8006758:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
 800675c:	e7ab      	b.n	80066b6 <HAL_TIMEx_PWMN_Start+0x12>
 800675e:	bf00      	nop
 8006760:	40012c00 	.word	0x40012c00
 8006764:	40000400 	.word	0x40000400
 8006768:	00010007 	.word	0x00010007

0800676c <HAL_TIMEx_PWMN_Stop>:
 800676c:	6803      	ldr	r3, [r0, #0]
 800676e:	b410      	push	{r4}
 8006770:	6a1a      	ldr	r2, [r3, #32]
 8006772:	f001 041f 	and.w	r4, r1, #31
 8006776:	f04f 0c04 	mov.w	ip, #4
 800677a:	fa0c fc04 	lsl.w	ip, ip, r4
 800677e:	ea22 020c 	bic.w	r2, r2, ip
 8006782:	621a      	str	r2, [r3, #32]
 8006784:	6a1a      	ldr	r2, [r3, #32]
 8006786:	621a      	str	r2, [r3, #32]
 8006788:	6a1c      	ldr	r4, [r3, #32]
 800678a:	f241 1211 	movw	r2, #4369	; 0x1111
 800678e:	4214      	tst	r4, r2
 8006790:	d104      	bne.n	800679c <HAL_TIMEx_PWMN_Stop+0x30>
 8006792:	6a1c      	ldr	r4, [r3, #32]
 8006794:	f240 4244 	movw	r2, #1092	; 0x444
 8006798:	4214      	tst	r4, r2
 800679a:	d022      	beq.n	80067e2 <HAL_TIMEx_PWMN_Stop+0x76>
 800679c:	6a1c      	ldr	r4, [r3, #32]
 800679e:	f241 1211 	movw	r2, #4369	; 0x1111
 80067a2:	4214      	tst	r4, r2
 80067a4:	d104      	bne.n	80067b0 <HAL_TIMEx_PWMN_Stop+0x44>
 80067a6:	6a1c      	ldr	r4, [r3, #32]
 80067a8:	f240 4244 	movw	r2, #1092	; 0x444
 80067ac:	4214      	tst	r4, r2
 80067ae:	d013      	beq.n	80067d8 <HAL_TIMEx_PWMN_Stop+0x6c>
 80067b0:	2301      	movs	r3, #1
 80067b2:	b929      	cbnz	r1, 80067c0 <HAL_TIMEx_PWMN_Stop+0x54>
 80067b4:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
 80067b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80067bc:	2000      	movs	r0, #0
 80067be:	4770      	bx	lr
 80067c0:	2904      	cmp	r1, #4
 80067c2:	d013      	beq.n	80067ec <HAL_TIMEx_PWMN_Stop+0x80>
 80067c4:	2908      	cmp	r1, #8
 80067c6:	bf0c      	ite	eq
 80067c8:	f880 3046 	strbeq.w	r3, [r0, #70]	; 0x46
 80067cc:	f880 3047 	strbne.w	r3, [r0, #71]	; 0x47
 80067d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80067d4:	2000      	movs	r0, #0
 80067d6:	4770      	bx	lr
 80067d8:	681a      	ldr	r2, [r3, #0]
 80067da:	f022 0201 	bic.w	r2, r2, #1
 80067de:	601a      	str	r2, [r3, #0]
 80067e0:	e7e6      	b.n	80067b0 <HAL_TIMEx_PWMN_Stop+0x44>
 80067e2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80067e4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80067e8:	645a      	str	r2, [r3, #68]	; 0x44
 80067ea:	e7d7      	b.n	800679c <HAL_TIMEx_PWMN_Stop+0x30>
 80067ec:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
 80067f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80067f4:	2000      	movs	r0, #0
 80067f6:	4770      	bx	lr

080067f8 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80067f8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80067fc:	2b01      	cmp	r3, #1
 80067fe:	d03a      	beq.n	8006876 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
{
 8006800:	b470      	push	{r4, r5, r6}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006802:	6802      	ldr	r2, [r0, #0]
  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006804:	4d1d      	ldr	r5, [pc, #116]	; (800687c <HAL_TIMEx_MasterConfigSynchronization+0x84>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006806:	2302      	movs	r3, #2
 8006808:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800680c:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 800680e:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8006810:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006812:	d026      	beq.n	8006862 <HAL_TIMEx_MasterConfigSynchronization+0x6a>
 8006814:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006818:	42aa      	cmp	r2, r5
 800681a:	d022      	beq.n	8006862 <HAL_TIMEx_MasterConfigSynchronization+0x6a>
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800681c:	680e      	ldr	r6, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 800681e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006822:	4333      	orrs	r3, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006824:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->Instance->CR2 = tmpcr2;
 8006828:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800682a:	d00c      	beq.n	8006846 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 800682c:	4b14      	ldr	r3, [pc, #80]	; (8006880 <HAL_TIMEx_MasterConfigSynchronization+0x88>)
 800682e:	429a      	cmp	r2, r3
 8006830:	d009      	beq.n	8006846 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8006832:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006836:	429a      	cmp	r2, r3
 8006838:	d005      	beq.n	8006846 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 800683a:	42aa      	cmp	r2, r5
 800683c:	d003      	beq.n	8006846 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 800683e:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 8006842:	429a      	cmp	r2, r3
 8006844:	d104      	bne.n	8006850 <HAL_TIMEx_MasterConfigSynchronization+0x58>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006846:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006848:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800684c:	431c      	orrs	r4, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800684e:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8006850:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8006852:	2201      	movs	r2, #1
 8006854:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8006858:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 800685c:	bc70      	pop	{r4, r5, r6}
  return HAL_OK;
 800685e:	4618      	mov	r0, r3
}
 8006860:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006862:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006864:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006868:	432b      	orrs	r3, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800686a:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 800686c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006870:	432b      	orrs	r3, r5
  htim->Instance->CR2 = tmpcr2;
 8006872:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006874:	e7e7      	b.n	8006846 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
  __HAL_LOCK(htim);
 8006876:	2002      	movs	r0, #2
}
 8006878:	4770      	bx	lr
 800687a:	bf00      	nop
 800687c:	40012c00 	.word	0x40012c00
 8006880:	40000400 	.word	0x40000400

08006884 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006884:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006888:	2b01      	cmp	r3, #1
 800688a:	d03d      	beq.n	8006908 <HAL_TIMEx_ConfigBreakDeadTime+0x84>
{
 800688c:	b410      	push	{r4}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800688e:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 8006892:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006896:	4602      	mov	r2, r0
 8006898:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800689a:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800689c:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800689e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80068a2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80068a4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80068a8:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80068aa:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80068ac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80068b0:	694c      	ldr	r4, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80068b2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80068b4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80068b8:	6a88      	ldr	r0, [r1, #40]	; 0x28
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80068ba:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80068bc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80068c0:	698c      	ldr	r4, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80068c2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80068c4:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80068c8:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80068ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80068ce:	4c0f      	ldr	r4, [pc, #60]	; (800690c <HAL_TIMEx_ConfigBreakDeadTime+0x88>)
 80068d0:	42a0      	cmp	r0, r4
 80068d2:	d00b      	beq.n	80068ec <HAL_TIMEx_ConfigBreakDeadTime+0x68>
 80068d4:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 80068d8:	42a0      	cmp	r0, r4
 80068da:	d007      	beq.n	80068ec <HAL_TIMEx_ConfigBreakDeadTime+0x68>
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 80068dc:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 80068de:	6443      	str	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(htim);
 80068e0:	f882 103c 	strb.w	r1, [r2, #60]	; 0x3c

  return HAL_OK;
 80068e4:	4608      	mov	r0, r1
}
 80068e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80068ea:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80068ec:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 80068ee:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80068f2:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80068f6:	69cc      	ldr	r4, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80068f8:	6a09      	ldr	r1, [r1, #32]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80068fa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80068fe:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006900:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8006904:	430b      	orrs	r3, r1
 8006906:	e7e9      	b.n	80068dc <HAL_TIMEx_ConfigBreakDeadTime+0x58>
  __HAL_LOCK(htim);
 8006908:	2002      	movs	r0, #2
}
 800690a:	4770      	bx	lr
 800690c:	40012c00 	.word	0x40012c00

08006910 <HAL_TIMEx_CommutCallback>:
 8006910:	4770      	bx	lr
 8006912:	bf00      	nop

08006914 <HAL_TIMEx_BreakCallback>:
 8006914:	4770      	bx	lr
 8006916:	bf00      	nop

08006918 <HAL_TIMEx_Break2Callback>:
 8006918:	4770      	bx	lr
 800691a:	bf00      	nop

0800691c <HAL_UART_Receive_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800691c:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 800691e:	2b20      	cmp	r3, #32
 8006920:	d159      	bne.n	80069d6 <HAL_UART_Receive_IT+0xba>
  {
    if ((pData == NULL) || (Size == 0U))
 8006922:	2900      	cmp	r1, #0
 8006924:	d055      	beq.n	80069d2 <HAL_UART_Receive_IT+0xb6>
 8006926:	2a00      	cmp	r2, #0
 8006928:	d053      	beq.n	80069d2 <HAL_UART_Receive_IT+0xb6>
    {
      return HAL_ERROR;
    }

    __HAL_LOCK(huart);
 800692a:	f890 3074 	ldrb.w	r3, [r0, #116]	; 0x74
 800692e:	2b01      	cmp	r3, #1
 8006930:	d051      	beq.n	80069d6 <HAL_UART_Receive_IT+0xba>
{
 8006932:	b430      	push	{r4, r5}
    __HAL_LOCK(huart);
 8006934:	2401      	movs	r4, #1
 8006936:	f880 4074 	strb.w	r4, [r0, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800693a:	6803      	ldr	r3, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800693c:	2400      	movs	r4, #0
 800693e:	6604      	str	r4, [r0, #96]	; 0x60
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006940:	685c      	ldr	r4, [r3, #4]
 8006942:	0224      	lsls	r4, r4, #8
 8006944:	d50e      	bpl.n	8006964 <HAL_UART_Receive_IT+0x48>
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006946:	e853 4f00 	ldrex	r4, [r3]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800694a:	f044 6480 	orr.w	r4, r4, #67108864	; 0x4000000
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800694e:	e843 4500 	strex	r5, r4, [r3]
 8006952:	b13d      	cbz	r5, 8006964 <HAL_UART_Receive_IT+0x48>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006954:	e853 cf00 	ldrex	ip, [r3]
 8006958:	f04c 6c80 	orr.w	ip, ip, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800695c:	e843 c400 	strex	r4, ip, [r3]
 8006960:	2c00      	cmp	r4, #0
 8006962:	d1f7      	bne.n	8006954 <HAL_UART_Receive_IT+0x38>
  huart->RxXferSize  = Size;
  huart->RxXferCount = Size;
  huart->RxISR       = NULL;

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006964:	6884      	ldr	r4, [r0, #8]
  huart->pRxBuffPtr  = pData;
 8006966:	6541      	str	r1, [r0, #84]	; 0x54
  huart->RxISR       = NULL;
 8006968:	2500      	movs	r5, #0
  UART_MASK_COMPUTATION(huart);
 800696a:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  huart->RxXferSize  = Size;
 800696e:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
  huart->RxXferCount = Size;
 8006972:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
  huart->RxISR       = NULL;
 8006976:	6645      	str	r5, [r0, #100]	; 0x64
  UART_MASK_COMPUTATION(huart);
 8006978:	d02f      	beq.n	80069da <HAL_UART_Receive_IT+0xbe>
 800697a:	2c00      	cmp	r4, #0
 800697c:	d13c      	bne.n	80069f8 <HAL_UART_Receive_IT+0xdc>
 800697e:	6902      	ldr	r2, [r0, #16]
 8006980:	2a00      	cmp	r2, #0
 8006982:	d13c      	bne.n	80069fe <HAL_UART_Receive_IT+0xe2>
 8006984:	22ff      	movs	r2, #255	; 0xff
 8006986:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800698a:	2100      	movs	r1, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800698c:	2222      	movs	r2, #34	; 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800698e:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006992:	67c2      	str	r2, [r0, #124]	; 0x7c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006994:	f103 0208 	add.w	r2, r3, #8
 8006998:	e852 2f00 	ldrex	r2, [r2]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800699c:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069a0:	f103 0408 	add.w	r4, r3, #8
 80069a4:	e844 2100 	strex	r1, r2, [r4]
 80069a8:	2900      	cmp	r1, #0
 80069aa:	d1f3      	bne.n	8006994 <HAL_UART_Receive_IT+0x78>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80069ac:	6882      	ldr	r2, [r0, #8]
 80069ae:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80069b2:	d01a      	beq.n	80069ea <HAL_UART_Receive_IT+0xce>
  {
    huart->RxISR = UART_RxISR_16BIT;
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80069b4:	4a14      	ldr	r2, [pc, #80]	; (8006a08 <HAL_UART_Receive_IT+0xec>)
 80069b6:	6642      	str	r2, [r0, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 80069b8:	2100      	movs	r1, #0
 80069ba:	f880 1074 	strb.w	r1, [r0, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069be:	e853 2f00 	ldrex	r2, [r3]

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80069c2:	f442 7290 	orr.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069c6:	e843 2000 	strex	r0, r2, [r3]
 80069ca:	2800      	cmp	r0, #0
 80069cc:	d1f7      	bne.n	80069be <HAL_UART_Receive_IT+0xa2>
}
 80069ce:	bc30      	pop	{r4, r5}
 80069d0:	4770      	bx	lr
      return HAL_ERROR;
 80069d2:	2001      	movs	r0, #1
 80069d4:	4770      	bx	lr
    return HAL_BUSY;
 80069d6:	2002      	movs	r0, #2
}
 80069d8:	4770      	bx	lr
  UART_MASK_COMPUTATION(huart);
 80069da:	6902      	ldr	r2, [r0, #16]
 80069dc:	2a00      	cmp	r2, #0
 80069de:	d1d1      	bne.n	8006984 <HAL_UART_Receive_IT+0x68>
 80069e0:	f240 12ff 	movw	r2, #511	; 0x1ff
 80069e4:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
 80069e8:	e7cf      	b.n	800698a <HAL_UART_Receive_IT+0x6e>
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80069ea:	6904      	ldr	r4, [r0, #16]
    huart->RxISR = UART_RxISR_16BIT;
 80069ec:	4a06      	ldr	r2, [pc, #24]	; (8006a08 <HAL_UART_Receive_IT+0xec>)
 80069ee:	4907      	ldr	r1, [pc, #28]	; (8006a0c <HAL_UART_Receive_IT+0xf0>)
 80069f0:	2c00      	cmp	r4, #0
 80069f2:	bf08      	it	eq
 80069f4:	460a      	moveq	r2, r1
 80069f6:	e7de      	b.n	80069b6 <HAL_UART_Receive_IT+0x9a>
  UART_MASK_COMPUTATION(huart);
 80069f8:	f8a0 505c 	strh.w	r5, [r0, #92]	; 0x5c
 80069fc:	e7c5      	b.n	800698a <HAL_UART_Receive_IT+0x6e>
 80069fe:	227f      	movs	r2, #127	; 0x7f
 8006a00:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
 8006a04:	e7c1      	b.n	800698a <HAL_UART_Receive_IT+0x6e>
 8006a06:	bf00      	nop
 8006a08:	08006f81 	.word	0x08006f81
 8006a0c:	08006f41 	.word	0x08006f41

08006a10 <HAL_UART_Transmit_DMA>:
{
 8006a10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (huart->gState == HAL_UART_STATE_READY)
 8006a12:	6f86      	ldr	r6, [r0, #120]	; 0x78
 8006a14:	2e20      	cmp	r6, #32
 8006a16:	d140      	bne.n	8006a9a <HAL_UART_Transmit_DMA+0x8a>
    if ((pData == NULL) || (Size == 0U))
 8006a18:	2900      	cmp	r1, #0
 8006a1a:	d03c      	beq.n	8006a96 <HAL_UART_Transmit_DMA+0x86>
 8006a1c:	2a00      	cmp	r2, #0
 8006a1e:	d03a      	beq.n	8006a96 <HAL_UART_Transmit_DMA+0x86>
 8006a20:	4604      	mov	r4, r0
    __HAL_LOCK(huart);
 8006a22:	f890 0074 	ldrb.w	r0, [r0, #116]	; 0x74
 8006a26:	2801      	cmp	r0, #1
 8006a28:	d037      	beq.n	8006a9a <HAL_UART_Transmit_DMA+0x8a>
    if (huart->hdmatx != NULL)
 8006a2a:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
    huart->TxXferCount = Size;
 8006a2c:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a30:	2700      	movs	r7, #0
    __HAL_LOCK(huart);
 8006a32:	2501      	movs	r5, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006a34:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a36:	f8c4 7080 	str.w	r7, [r4, #128]	; 0x80
    huart->pTxBuffPtr  = pData;
 8006a3a:	64e1      	str	r1, [r4, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8006a3c:	f8a4 2050 	strh.w	r2, [r4, #80]	; 0x50
    __HAL_LOCK(huart);
 8006a40:	f884 5074 	strb.w	r5, [r4, #116]	; 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006a44:	67a3      	str	r3, [r4, #120]	; 0x78
    if (huart->hdmatx != NULL)
 8006a46:	b190      	cbz	r0, 8006a6e <HAL_UART_Transmit_DMA+0x5e>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006a48:	f8df c064 	ldr.w	ip, [pc, #100]	; 8006ab0 <HAL_UART_Transmit_DMA+0xa0>
      huart->hdmatx->XferAbortCallback = NULL;
 8006a4c:	6347      	str	r7, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8006a4e:	4613      	mov	r3, r2
 8006a50:	6822      	ldr	r2, [r4, #0]
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006a52:	f8c0 c028 	str.w	ip, [r0, #40]	; 0x28
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006a56:	f8df c05c 	ldr.w	ip, [pc, #92]	; 8006ab4 <HAL_UART_Transmit_DMA+0xa4>
 8006a5a:	f8c0 c02c 	str.w	ip, [r0, #44]	; 0x2c
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006a5e:	f8df c058 	ldr.w	ip, [pc, #88]	; 8006ab8 <HAL_UART_Transmit_DMA+0xa8>
 8006a62:	f8c0 c030 	str.w	ip, [r0, #48]	; 0x30
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8006a66:	3228      	adds	r2, #40	; 0x28
 8006a68:	f7fe f86c 	bl	8004b44 <HAL_DMA_Start_IT>
 8006a6c:	b9b8      	cbnz	r0, 8006a9e <HAL_UART_Transmit_DMA+0x8e>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8006a6e:	6822      	ldr	r2, [r4, #0]
 8006a70:	2140      	movs	r1, #64	; 0x40
    __HAL_UNLOCK(huart);
 8006a72:	2300      	movs	r3, #0
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8006a74:	6211      	str	r1, [r2, #32]
    __HAL_UNLOCK(huart);
 8006a76:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a7a:	f102 0308 	add.w	r3, r2, #8
 8006a7e:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006a82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a86:	f102 0008 	add.w	r0, r2, #8
 8006a8a:	e840 3100 	strex	r1, r3, [r0]
 8006a8e:	2900      	cmp	r1, #0
 8006a90:	d1f3      	bne.n	8006a7a <HAL_UART_Transmit_DMA+0x6a>
    return HAL_OK;
 8006a92:	2000      	movs	r0, #0
}
 8006a94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 8006a96:	2001      	movs	r0, #1
}
 8006a98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8006a9a:	2002      	movs	r0, #2
}
 8006a9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006a9e:	2310      	movs	r3, #16
        __HAL_UNLOCK(huart);
 8006aa0:	f884 7074 	strb.w	r7, [r4, #116]	; 0x74
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006aa4:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
        return HAL_ERROR;
 8006aa8:	4628      	mov	r0, r5
        huart->gState = HAL_UART_STATE_READY;
 8006aaa:	67a6      	str	r6, [r4, #120]	; 0x78
}
 8006aac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006aae:	bf00      	nop
 8006ab0:	08006abd 	.word	0x08006abd
 8006ab4:	08006b05 	.word	0x08006b05
 8006ab8:	08006b15 	.word	0x08006b15

08006abc <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006abc:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8006abe:	6983      	ldr	r3, [r0, #24]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006ac0:	6a40      	ldr	r0, [r0, #36]	; 0x24
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8006ac2:	2b20      	cmp	r3, #32
 8006ac4:	d018      	beq.n	8006af8 <UART_DMATransmitCplt+0x3c>
  {
    huart->TxXferCount = 0U;
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	6802      	ldr	r2, [r0, #0]
 8006aca:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ace:	f102 0308 	add.w	r3, r2, #8
 8006ad2:	e853 3f00 	ldrex	r3, [r3]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006ad6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ada:	f102 0008 	add.w	r0, r2, #8
 8006ade:	e840 3100 	strex	r1, r3, [r0]
 8006ae2:	2900      	cmp	r1, #0
 8006ae4:	d1f3      	bne.n	8006ace <UART_DMATransmitCplt+0x12>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ae6:	e852 3f00 	ldrex	r3, [r2]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006aea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aee:	e842 3100 	strex	r1, r3, [r2]
 8006af2:	2900      	cmp	r1, #0
 8006af4:	d1f7      	bne.n	8006ae6 <UART_DMATransmitCplt+0x2a>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006af6:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8006af8:	f7fa fd82 	bl	8001600 <HAL_UART_TxCpltCallback>
}
 8006afc:	bd08      	pop	{r3, pc}
 8006afe:	bf00      	nop

08006b00 <HAL_UART_TxHalfCpltCallback>:
 8006b00:	4770      	bx	lr
 8006b02:	bf00      	nop

08006b04 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006b04:	b508      	push	{r3, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006b06:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8006b08:	f7ff fffa 	bl	8006b00 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b0c:	bd08      	pop	{r3, pc}
 8006b0e:	bf00      	nop

08006b10 <HAL_UART_ErrorCallback>:
 8006b10:	4770      	bx	lr
 8006b12:	bf00      	nop

08006b14 <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006b14:	6a40      	ldr	r0, [r0, #36]	; 0x24

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006b16:	6803      	ldr	r3, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006b18:	6f81      	ldr	r1, [r0, #120]	; 0x78
{
 8006b1a:	b510      	push	{r4, lr}
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006b1c:	6fc4      	ldr	r4, [r0, #124]	; 0x7c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006b1e:	689a      	ldr	r2, [r3, #8]
 8006b20:	0612      	lsls	r2, r2, #24
 8006b22:	d501      	bpl.n	8006b28 <UART_DMAError+0x14>
 8006b24:	2921      	cmp	r1, #33	; 0x21
 8006b26:	d00d      	beq.n	8006b44 <UART_DMAError+0x30>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006b28:	689a      	ldr	r2, [r3, #8]
 8006b2a:	0652      	lsls	r2, r2, #25
 8006b2c:	d501      	bpl.n	8006b32 <UART_DMAError+0x1e>
 8006b2e:	2c22      	cmp	r4, #34	; 0x22
 8006b30:	d016      	beq.n	8006b60 <UART_DMAError+0x4c>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006b32:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 8006b36:	f043 0310 	orr.w	r3, r3, #16
 8006b3a:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006b3e:	f7ff ffe7 	bl	8006b10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b42:	bd10      	pop	{r4, pc}
    huart->TxXferCount = 0U;
 8006b44:	2200      	movs	r2, #0
 8006b46:	f8a0 2052 	strh.w	r2, [r0, #82]	; 0x52
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b4a:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006b4e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b52:	e843 2100 	strex	r1, r2, [r3]
 8006b56:	2900      	cmp	r1, #0
 8006b58:	d1f7      	bne.n	8006b4a <UART_DMAError+0x36>
  huart->gState = HAL_UART_STATE_READY;
 8006b5a:	2220      	movs	r2, #32
 8006b5c:	6782      	str	r2, [r0, #120]	; 0x78
}
 8006b5e:	e7e3      	b.n	8006b28 <UART_DMAError+0x14>
    huart->RxXferCount = 0U;
 8006b60:	2200      	movs	r2, #0
 8006b62:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b66:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b6a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b6e:	e843 2100 	strex	r1, r2, [r3]
 8006b72:	2900      	cmp	r1, #0
 8006b74:	d1f7      	bne.n	8006b66 <UART_DMAError+0x52>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b76:	f103 0208 	add.w	r2, r3, #8
 8006b7a:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b7e:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b82:	f103 0408 	add.w	r4, r3, #8
 8006b86:	e844 2100 	strex	r1, r2, [r4]
 8006b8a:	2900      	cmp	r1, #0
 8006b8c:	d1f3      	bne.n	8006b76 <UART_DMAError+0x62>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b8e:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8006b90:	2a01      	cmp	r2, #1
 8006b92:	d005      	beq.n	8006ba0 <UART_DMAError+0x8c>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b94:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 8006b96:	2220      	movs	r2, #32
 8006b98:	67c2      	str	r2, [r0, #124]	; 0x7c
  huart->RxISR = NULL;
 8006b9a:	6643      	str	r3, [r0, #100]	; 0x64
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b9c:	6603      	str	r3, [r0, #96]	; 0x60
}
 8006b9e:	e7c8      	b.n	8006b32 <UART_DMAError+0x1e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ba0:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ba4:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ba8:	e843 2100 	strex	r1, r2, [r3]
 8006bac:	2900      	cmp	r1, #0
 8006bae:	d0f1      	beq.n	8006b94 <UART_DMAError+0x80>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bb0:	e853 2f00 	ldrex	r2, [r3]
 8006bb4:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bb8:	e843 2100 	strex	r1, r2, [r3]
 8006bbc:	2900      	cmp	r1, #0
 8006bbe:	d1ef      	bne.n	8006ba0 <UART_DMAError+0x8c>
 8006bc0:	e7e8      	b.n	8006b94 <UART_DMAError+0x80>
 8006bc2:	bf00      	nop

08006bc4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006bc4:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006bc6:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 8006bc8:	2300      	movs	r3, #0
 8006bca:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006bce:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006bd2:	f7ff ff9d 	bl	8006b10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006bd6:	bd08      	pop	{r3, pc}

08006bd8 <HAL_UARTEx_RxEventCallback>:
}
 8006bd8:	4770      	bx	lr
 8006bda:	bf00      	nop

08006bdc <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006bdc:	6803      	ldr	r3, [r0, #0]
 8006bde:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006be0:	6819      	ldr	r1, [r3, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006be2:	f640 0c0f 	movw	ip, #2063	; 0x80f
  if (errorflags == 0U)
 8006be6:	ea12 0f0c 	tst.w	r2, ip
{
 8006bea:	b570      	push	{r4, r5, r6, lr}
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006bec:	689d      	ldr	r5, [r3, #8]
{
 8006bee:	4604      	mov	r4, r0
  if (errorflags == 0U)
 8006bf0:	d17c      	bne.n	8006cec <HAL_UART_IRQHandler+0x110>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006bf2:	0696      	lsls	r6, r2, #26
 8006bf4:	d502      	bpl.n	8006bfc <HAL_UART_IRQHandler+0x20>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006bf6:	068e      	lsls	r6, r1, #26
 8006bf8:	f100 8110 	bmi.w	8006e1c <HAL_UART_IRQHandler+0x240>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bfc:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8006bfe:	2801      	cmp	r0, #1
 8006c00:	d024      	beq.n	8006c4c <HAL_UART_IRQHandler+0x70>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006c02:	02d6      	lsls	r6, r2, #11
 8006c04:	d502      	bpl.n	8006c0c <HAL_UART_IRQHandler+0x30>
 8006c06:	0268      	lsls	r0, r5, #9
 8006c08:	f100 810d 	bmi.w	8006e26 <HAL_UART_IRQHandler+0x24a>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006c0c:	0616      	lsls	r6, r2, #24
 8006c0e:	d414      	bmi.n	8006c3a <HAL_UART_IRQHandler+0x5e>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006c10:	0650      	lsls	r0, r2, #25
 8006c12:	d501      	bpl.n	8006c18 <HAL_UART_IRQHandler+0x3c>
 8006c14:	064a      	lsls	r2, r1, #25
 8006c16:	d400      	bmi.n	8006c1a <HAL_UART_IRQHandler+0x3e>
}
 8006c18:	bd70      	pop	{r4, r5, r6, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c1a:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006c1e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c22:	e843 2100 	strex	r1, r2, [r3]
 8006c26:	2900      	cmp	r1, #0
 8006c28:	d1f7      	bne.n	8006c1a <HAL_UART_IRQHandler+0x3e>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006c2a:	2220      	movs	r2, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006c2c:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8006c2e:	67a2      	str	r2, [r4, #120]	; 0x78
  huart->TxISR = NULL;
 8006c30:	66a3      	str	r3, [r4, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006c32:	4620      	mov	r0, r4
 8006c34:	f7fa fce4 	bl	8001600 <HAL_UART_TxCpltCallback>
}
 8006c38:	bd70      	pop	{r4, r5, r6, pc}
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006c3a:	060d      	lsls	r5, r1, #24
 8006c3c:	d5e8      	bpl.n	8006c10 <HAL_UART_IRQHandler+0x34>
    if (huart->TxISR != NULL)
 8006c3e:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d0e9      	beq.n	8006c18 <HAL_UART_IRQHandler+0x3c>
      huart->TxISR(huart);
 8006c44:	4620      	mov	r0, r4
}
 8006c46:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 8006c4a:	4718      	bx	r3
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006c4c:	06d6      	lsls	r6, r2, #27
 8006c4e:	d5d8      	bpl.n	8006c02 <HAL_UART_IRQHandler+0x26>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006c50:	06c8      	lsls	r0, r1, #27
 8006c52:	d5d6      	bpl.n	8006c02 <HAL_UART_IRQHandler+0x26>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006c54:	2210      	movs	r2, #16
 8006c56:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c58:	689a      	ldr	r2, [r3, #8]
 8006c5a:	0652      	lsls	r2, r2, #25
 8006c5c:	f140 8100 	bpl.w	8006e60 <HAL_UART_IRQHandler+0x284>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006c60:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8006c62:	6802      	ldr	r2, [r0, #0]
 8006c64:	6852      	ldr	r2, [r2, #4]
 8006c66:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 8006c68:	2a00      	cmp	r2, #0
 8006c6a:	d0d5      	beq.n	8006c18 <HAL_UART_IRQHandler+0x3c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006c6c:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 8006c70:	4291      	cmp	r1, r2
 8006c72:	d9d1      	bls.n	8006c18 <HAL_UART_IRQHandler+0x3c>
        huart->RxXferCount = nb_remaining_rx_data;
 8006c74:	f8a4 205a 	strh.w	r2, [r4, #90]	; 0x5a
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006c78:	6982      	ldr	r2, [r0, #24]
 8006c7a:	2a20      	cmp	r2, #32
 8006c7c:	d02e      	beq.n	8006cdc <HAL_UART_IRQHandler+0x100>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c7e:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c82:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c86:	e843 2100 	strex	r1, r2, [r3]
 8006c8a:	2900      	cmp	r1, #0
 8006c8c:	d1f7      	bne.n	8006c7e <HAL_UART_IRQHandler+0xa2>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c8e:	f103 0208 	add.w	r2, r3, #8
 8006c92:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c96:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c9a:	f103 0508 	add.w	r5, r3, #8
 8006c9e:	e845 2100 	strex	r1, r2, [r5]
 8006ca2:	2900      	cmp	r1, #0
 8006ca4:	d1f3      	bne.n	8006c8e <HAL_UART_IRQHandler+0xb2>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ca6:	f103 0208 	add.w	r2, r3, #8
 8006caa:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006cae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cb2:	f103 0508 	add.w	r5, r3, #8
 8006cb6:	e845 2100 	strex	r1, r2, [r5]
 8006cba:	2900      	cmp	r1, #0
 8006cbc:	d1f3      	bne.n	8006ca6 <HAL_UART_IRQHandler+0xca>
          huart->RxState = HAL_UART_STATE_READY;
 8006cbe:	2220      	movs	r2, #32
 8006cc0:	67e2      	str	r2, [r4, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cc2:	6621      	str	r1, [r4, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cc4:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006cc8:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ccc:	e843 2100 	strex	r1, r2, [r3]
 8006cd0:	2900      	cmp	r1, #0
 8006cd2:	d1f7      	bne.n	8006cc4 <HAL_UART_IRQHandler+0xe8>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006cd4:	f7fd ff78 	bl	8004bc8 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006cd8:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 8006cdc:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 8006ce0:	1ac9      	subs	r1, r1, r3
 8006ce2:	4620      	mov	r0, r4
 8006ce4:	b289      	uxth	r1, r1
 8006ce6:	f7ff ff77 	bl	8006bd8 <HAL_UARTEx_RxEventCallback>
}
 8006cea:	bd70      	pop	{r4, r5, r6, pc}
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006cec:	4879      	ldr	r0, [pc, #484]	; (8006ed4 <HAL_UART_IRQHandler+0x2f8>)
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006cee:	f005 0601 	and.w	r6, r5, #1
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006cf2:	4008      	ands	r0, r1
 8006cf4:	4330      	orrs	r0, r6
 8006cf6:	d081      	beq.n	8006bfc <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006cf8:	07d5      	lsls	r5, r2, #31
 8006cfa:	d509      	bpl.n	8006d10 <HAL_UART_IRQHandler+0x134>
 8006cfc:	05c8      	lsls	r0, r1, #23
 8006cfe:	d507      	bpl.n	8006d10 <HAL_UART_IRQHandler+0x134>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006d00:	2001      	movs	r0, #1
 8006d02:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006d04:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8006d08:	f040 0001 	orr.w	r0, r0, #1
 8006d0c:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006d10:	0795      	lsls	r5, r2, #30
 8006d12:	d57e      	bpl.n	8006e12 <HAL_UART_IRQHandler+0x236>
 8006d14:	b18e      	cbz	r6, 8006d3a <HAL_UART_IRQHandler+0x15e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006d16:	2002      	movs	r0, #2
 8006d18:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006d1a:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8006d1e:	f040 0004 	orr.w	r0, r0, #4
 8006d22:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006d26:	0750      	lsls	r0, r2, #29
 8006d28:	d507      	bpl.n	8006d3a <HAL_UART_IRQHandler+0x15e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006d2a:	2004      	movs	r0, #4
 8006d2c:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006d2e:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8006d32:	f040 0002 	orr.w	r0, r0, #2
 8006d36:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006d3a:	0710      	lsls	r0, r2, #28
 8006d3c:	d50b      	bpl.n	8006d56 <HAL_UART_IRQHandler+0x17a>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006d3e:	f001 0020 	and.w	r0, r1, #32
 8006d42:	4330      	orrs	r0, r6
 8006d44:	d007      	beq.n	8006d56 <HAL_UART_IRQHandler+0x17a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006d46:	2008      	movs	r0, #8
 8006d48:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006d4a:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8006d4e:	f040 0008 	orr.w	r0, r0, #8
 8006d52:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006d56:	0516      	lsls	r6, r2, #20
 8006d58:	d50a      	bpl.n	8006d70 <HAL_UART_IRQHandler+0x194>
 8006d5a:	014d      	lsls	r5, r1, #5
 8006d5c:	d508      	bpl.n	8006d70 <HAL_UART_IRQHandler+0x194>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006d5e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006d62:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006d64:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8006d68:	f040 0020 	orr.w	r0, r0, #32
 8006d6c:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006d70:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8006d74:	2800      	cmp	r0, #0
 8006d76:	f43f af4f 	beq.w	8006c18 <HAL_UART_IRQHandler+0x3c>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006d7a:	0690      	lsls	r0, r2, #26
 8006d7c:	d506      	bpl.n	8006d8c <HAL_UART_IRQHandler+0x1b0>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006d7e:	0689      	lsls	r1, r1, #26
 8006d80:	d504      	bpl.n	8006d8c <HAL_UART_IRQHandler+0x1b0>
        if (huart->RxISR != NULL)
 8006d82:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006d84:	b112      	cbz	r2, 8006d8c <HAL_UART_IRQHandler+0x1b0>
          huart->RxISR(huart);
 8006d86:	4620      	mov	r0, r4
 8006d88:	4790      	blx	r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006d8a:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 8006d8c:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006d90:	689a      	ldr	r2, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006d92:	f005 0528 	and.w	r5, r5, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006d96:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8006d9a:	4315      	orrs	r5, r2
 8006d9c:	f000 8094 	beq.w	8006ec8 <HAL_UART_IRQHandler+0x2ec>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006da0:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006da4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006da8:	e843 2100 	strex	r1, r2, [r3]
 8006dac:	2900      	cmp	r1, #0
 8006dae:	d1f7      	bne.n	8006da0 <HAL_UART_IRQHandler+0x1c4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006db0:	f103 0208 	add.w	r2, r3, #8
 8006db4:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006db8:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dbc:	f103 0008 	add.w	r0, r3, #8
 8006dc0:	e840 2100 	strex	r1, r2, [r0]
 8006dc4:	2900      	cmp	r1, #0
 8006dc6:	d1f3      	bne.n	8006db0 <HAL_UART_IRQHandler+0x1d4>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006dc8:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8006dca:	2a01      	cmp	r2, #1
 8006dcc:	d033      	beq.n	8006e36 <HAL_UART_IRQHandler+0x25a>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006dce:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8006dd0:	2120      	movs	r1, #32
 8006dd2:	67e1      	str	r1, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006dd4:	6622      	str	r2, [r4, #96]	; 0x60
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006dd6:	6899      	ldr	r1, [r3, #8]
  huart->RxISR = NULL;
 8006dd8:	6662      	str	r2, [r4, #100]	; 0x64
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006dda:	064a      	lsls	r2, r1, #25
 8006ddc:	d53c      	bpl.n	8006e58 <HAL_UART_IRQHandler+0x27c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dde:	f103 0208 	add.w	r2, r3, #8
 8006de2:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006de6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dea:	f103 0008 	add.w	r0, r3, #8
 8006dee:	e840 2100 	strex	r1, r2, [r0]
 8006df2:	2900      	cmp	r1, #0
 8006df4:	d1f3      	bne.n	8006dde <HAL_UART_IRQHandler+0x202>
          if (huart->hdmarx != NULL)
 8006df6:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8006df8:	b370      	cbz	r0, 8006e58 <HAL_UART_IRQHandler+0x27c>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006dfa:	4b37      	ldr	r3, [pc, #220]	; (8006ed8 <HAL_UART_IRQHandler+0x2fc>)
 8006dfc:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006dfe:	f7fd ff05 	bl	8004c0c <HAL_DMA_Abort_IT>
 8006e02:	2800      	cmp	r0, #0
 8006e04:	f43f af08 	beq.w	8006c18 <HAL_UART_IRQHandler+0x3c>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006e08:	6f20      	ldr	r0, [r4, #112]	; 0x70
}
 8006e0a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006e0e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006e10:	4718      	bx	r3
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006e12:	0755      	lsls	r5, r2, #29
 8006e14:	d591      	bpl.n	8006d3a <HAL_UART_IRQHandler+0x15e>
 8006e16:	2e00      	cmp	r6, #0
 8006e18:	d187      	bne.n	8006d2a <HAL_UART_IRQHandler+0x14e>
 8006e1a:	e78e      	b.n	8006d3a <HAL_UART_IRQHandler+0x15e>
      if (huart->RxISR != NULL)
 8006e1c:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	f47f af11 	bne.w	8006c46 <HAL_UART_IRQHandler+0x6a>
 8006e24:	e6f8      	b.n	8006c18 <HAL_UART_IRQHandler+0x3c>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006e26:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 8006e2a:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006e2c:	621a      	str	r2, [r3, #32]
}
 8006e2e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 8006e32:	f000 bb25 	b.w	8007480 <HAL_UARTEx_WakeupCallback>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e36:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e3a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e3e:	e843 2100 	strex	r1, r2, [r3]
 8006e42:	2900      	cmp	r1, #0
 8006e44:	d0c3      	beq.n	8006dce <HAL_UART_IRQHandler+0x1f2>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e46:	e853 2f00 	ldrex	r2, [r3]
 8006e4a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e4e:	e843 2100 	strex	r1, r2, [r3]
 8006e52:	2900      	cmp	r1, #0
 8006e54:	d1ef      	bne.n	8006e36 <HAL_UART_IRQHandler+0x25a>
 8006e56:	e7ba      	b.n	8006dce <HAL_UART_IRQHandler+0x1f2>
            HAL_UART_ErrorCallback(huart);
 8006e58:	4620      	mov	r0, r4
 8006e5a:	f7ff fe59 	bl	8006b10 <HAL_UART_ErrorCallback>
}
 8006e5e:	bd70      	pop	{r4, r5, r6, pc}
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006e60:	f8b4 105a 	ldrh.w	r1, [r4, #90]	; 0x5a
      if ((huart->RxXferCount > 0U)
 8006e64:	f8b4 205a 	ldrh.w	r2, [r4, #90]	; 0x5a
 8006e68:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006e6a:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 8006e6c:	2a00      	cmp	r2, #0
 8006e6e:	f43f aed3 	beq.w	8006c18 <HAL_UART_IRQHandler+0x3c>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006e72:	f8b4 2058 	ldrh.w	r2, [r4, #88]	; 0x58
 8006e76:	1a51      	subs	r1, r2, r1
 8006e78:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8006e7a:	2900      	cmp	r1, #0
 8006e7c:	f43f aecc 	beq.w	8006c18 <HAL_UART_IRQHandler+0x3c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e80:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e84:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e88:	e843 2000 	strex	r0, r2, [r3]
 8006e8c:	2800      	cmp	r0, #0
 8006e8e:	d1f7      	bne.n	8006e80 <HAL_UART_IRQHandler+0x2a4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e90:	f103 0208 	add.w	r2, r3, #8
 8006e94:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e98:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e9c:	f103 0508 	add.w	r5, r3, #8
 8006ea0:	e845 2000 	strex	r0, r2, [r5]
 8006ea4:	2800      	cmp	r0, #0
 8006ea6:	d1f3      	bne.n	8006e90 <HAL_UART_IRQHandler+0x2b4>
        huart->RxState = HAL_UART_STATE_READY;
 8006ea8:	2220      	movs	r2, #32
 8006eaa:	67e2      	str	r2, [r4, #124]	; 0x7c
        huart->RxISR = NULL;
 8006eac:	6660      	str	r0, [r4, #100]	; 0x64
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006eae:	6620      	str	r0, [r4, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eb0:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006eb4:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eb8:	e843 2000 	strex	r0, r2, [r3]
 8006ebc:	2800      	cmp	r0, #0
 8006ebe:	d1f7      	bne.n	8006eb0 <HAL_UART_IRQHandler+0x2d4>
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006ec0:	4620      	mov	r0, r4
 8006ec2:	f7ff fe89 	bl	8006bd8 <HAL_UARTEx_RxEventCallback>
}
 8006ec6:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8006ec8:	4620      	mov	r0, r4
 8006eca:	f7ff fe21 	bl	8006b10 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ece:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
}
 8006ed2:	bd70      	pop	{r4, r5, r6, pc}
 8006ed4:	04000120 	.word	0x04000120
 8006ed8:	08006bc5 	.word	0x08006bc5

08006edc <UART_RxISR_16BIT.part.0>:
/**
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
 8006edc:	b508      	push	{r3, lr}
 8006ede:	6803      	ldr	r3, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ee0:	e853 2f00 	ldrex	r2, [r3]
    huart->RxXferCount--;

    if (huart->RxXferCount == 0U)
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ee4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ee8:	e843 2100 	strex	r1, r2, [r3]
 8006eec:	2900      	cmp	r1, #0
 8006eee:	d1f7      	bne.n	8006ee0 <UART_RxISR_16BIT.part.0+0x4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ef0:	f103 0208 	add.w	r2, r3, #8
 8006ef4:	e852 2f00 	ldrex	r2, [r2]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ef8:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006efc:	f103 0c08 	add.w	ip, r3, #8
 8006f00:	e84c 2100 	strex	r1, r2, [ip]
 8006f04:	2900      	cmp	r1, #0
 8006f06:	d1f3      	bne.n	8006ef0 <UART_RxISR_16BIT.part.0+0x14>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006f08:	2220      	movs	r2, #32
 8006f0a:	67c2      	str	r2, [r0, #124]	; 0x7c
      /* Clear RxISR function pointer */
      huart->RxISR = NULL;

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f0c:	6e02      	ldr	r2, [r0, #96]	; 0x60
      huart->RxISR = NULL;
 8006f0e:	6641      	str	r1, [r0, #100]	; 0x64
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f10:	2a01      	cmp	r2, #1
 8006f12:	d112      	bne.n	8006f3a <UART_RxISR_16BIT.part.0+0x5e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f14:	6601      	str	r1, [r0, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f16:	e853 2f00 	ldrex	r2, [r3]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f1a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f1e:	e843 2100 	strex	r1, r2, [r3]
 8006f22:	2900      	cmp	r1, #0
 8006f24:	d1f7      	bne.n	8006f16 <UART_RxISR_16BIT.part.0+0x3a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006f26:	69da      	ldr	r2, [r3, #28]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006f28:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006f2c:	06d2      	lsls	r2, r2, #27
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006f2e:	bf44      	itt	mi
 8006f30:	2210      	movmi	r2, #16
 8006f32:	621a      	strmi	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006f34:	f7ff fe50 	bl	8006bd8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006f38:	bd08      	pop	{r3, pc}
        HAL_UART_RxCpltCallback(huart);
 8006f3a:	f7fa fb75 	bl	8001628 <HAL_UART_RxCpltCallback>
}
 8006f3e:	bd08      	pop	{r3, pc}

08006f40 <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006f40:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 8006f42:	2a22      	cmp	r2, #34	; 0x22
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006f44:	6802      	ldr	r2, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006f46:	d004      	beq.n	8006f52 <UART_RxISR_16BIT+0x12>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006f48:	6993      	ldr	r3, [r2, #24]
 8006f4a:	f043 0308 	orr.w	r3, r3, #8
 8006f4e:	6193      	str	r3, [r2, #24]
  }
}
 8006f50:	4770      	bx	lr
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006f52:	8c92      	ldrh	r2, [r2, #36]	; 0x24
    *tmp = (uint16_t)(uhdata & uhMask);
 8006f54:	f8b0 c05c 	ldrh.w	ip, [r0, #92]	; 0x5c
 8006f58:	6d41      	ldr	r1, [r0, #84]	; 0x54
 8006f5a:	ea02 020c 	and.w	r2, r2, ip
 8006f5e:	f821 2b02 	strh.w	r2, [r1], #2
    huart->RxXferCount--;
 8006f62:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
    huart->pRxBuffPtr += 2U;
 8006f66:	6541      	str	r1, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8006f68:	3a01      	subs	r2, #1
 8006f6a:	b292      	uxth	r2, r2
 8006f6c:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    if (huart->RxXferCount == 0U)
 8006f70:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 8006f74:	b29b      	uxth	r3, r3
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d1ea      	bne.n	8006f50 <UART_RxISR_16BIT+0x10>
 8006f7a:	f7ff bfaf 	b.w	8006edc <UART_RxISR_16BIT.part.0>
 8006f7e:	bf00      	nop

08006f80 <UART_RxISR_8BIT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006f80:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 8006f82:	2a22      	cmp	r2, #34	; 0x22
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006f84:	6802      	ldr	r2, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006f86:	d004      	beq.n	8006f92 <UART_RxISR_8BIT+0x12>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006f88:	6993      	ldr	r3, [r2, #24]
 8006f8a:	f043 0308 	orr.w	r3, r3, #8
 8006f8e:	6193      	str	r3, [r2, #24]
}
 8006f90:	4770      	bx	lr
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006f92:	8c92      	ldrh	r2, [r2, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006f94:	f8b0 c05c 	ldrh.w	ip, [r0, #92]	; 0x5c
 8006f98:	6d41      	ldr	r1, [r0, #84]	; 0x54
 8006f9a:	ea02 020c 	and.w	r2, r2, ip
 8006f9e:	700a      	strb	r2, [r1, #0]
    huart->RxXferCount--;
 8006fa0:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
    huart->pRxBuffPtr++;
 8006fa4:	6d41      	ldr	r1, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8006fa6:	3a01      	subs	r2, #1
 8006fa8:	b292      	uxth	r2, r2
 8006faa:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    if (huart->RxXferCount == 0U)
 8006fae:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
    huart->pRxBuffPtr++;
 8006fb2:	3101      	adds	r1, #1
    if (huart->RxXferCount == 0U)
 8006fb4:	b292      	uxth	r2, r2
    huart->pRxBuffPtr++;
 8006fb6:	6541      	str	r1, [r0, #84]	; 0x54
    if (huart->RxXferCount == 0U)
 8006fb8:	2a00      	cmp	r2, #0
 8006fba:	d1e9      	bne.n	8006f90 <UART_RxISR_8BIT+0x10>
 8006fbc:	f7ff bf8e 	b.w	8006edc <UART_RxISR_16BIT.part.0>

08006fc0 <UART_SetConfig>:
{
 8006fc0:	b538      	push	{r3, r4, r5, lr}
 8006fc2:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006fc4:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006fc6:	6883      	ldr	r3, [r0, #8]
 8006fc8:	6925      	ldr	r5, [r4, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006fca:	6810      	ldr	r0, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006fcc:	69e1      	ldr	r1, [r4, #28]
 8006fce:	432b      	orrs	r3, r5
 8006fd0:	6965      	ldr	r5, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006fd2:	f420 4016 	bic.w	r0, r0, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006fd6:	432b      	orrs	r3, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006fd8:	f020 000c 	bic.w	r0, r0, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006fdc:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006fde:	4303      	orrs	r3, r0
 8006fe0:	6013      	str	r3, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006fe2:	6853      	ldr	r3, [r2, #4]
 8006fe4:	68e0      	ldr	r0, [r4, #12]
  tmpreg |= huart->Init.OneBitSampling;
 8006fe6:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006fe8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006fec:	4303      	orrs	r3, r0
 8006fee:	6053      	str	r3, [r2, #4]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006ff0:	6890      	ldr	r0, [r2, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006ff2:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006ff4:	f420 6030 	bic.w	r0, r0, #2816	; 0xb00
  tmpreg |= huart->Init.OneBitSampling;
 8006ff8:	432b      	orrs	r3, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006ffa:	4303      	orrs	r3, r0
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006ffc:	487d      	ldr	r0, [pc, #500]	; (80071f4 <UART_SetConfig+0x234>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006ffe:	6093      	str	r3, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007000:	4282      	cmp	r2, r0
 8007002:	d046      	beq.n	8007092 <UART_SetConfig+0xd2>
 8007004:	4b7c      	ldr	r3, [pc, #496]	; (80071f8 <UART_SetConfig+0x238>)
 8007006:	429a      	cmp	r2, r3
 8007008:	d00f      	beq.n	800702a <UART_SetConfig+0x6a>
 800700a:	4b7c      	ldr	r3, [pc, #496]	; (80071fc <UART_SetConfig+0x23c>)
 800700c:	429a      	cmp	r2, r3
 800700e:	f000 80a3 	beq.w	8007158 <UART_SetConfig+0x198>
 8007012:	4b7b      	ldr	r3, [pc, #492]	; (8007200 <UART_SetConfig+0x240>)
 8007014:	429a      	cmp	r2, r3
 8007016:	f000 80b4 	beq.w	8007182 <UART_SetConfig+0x1c2>
 800701a:	4b7a      	ldr	r3, [pc, #488]	; (8007204 <UART_SetConfig+0x244>)
 800701c:	429a      	cmp	r2, r3
 800701e:	d063      	beq.n	80070e8 <UART_SetConfig+0x128>
  huart->RxISR = NULL;
 8007020:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8007022:	e9c4 3319 	strd	r3, r3, [r4, #100]	; 0x64
    switch (clocksource)
 8007026:	2001      	movs	r0, #1
}
 8007028:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800702a:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 800702e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007030:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007034:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007038:	d069      	beq.n	800710e <UART_SetConfig+0x14e>
 800703a:	d80f      	bhi.n	800705c <UART_SetConfig+0x9c>
 800703c:	2b00      	cmp	r3, #0
 800703e:	d05c      	beq.n	80070fa <UART_SetConfig+0x13a>
 8007040:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007044:	d1ec      	bne.n	8007020 <UART_SetConfig+0x60>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007046:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800704a:	d066      	beq.n	800711a <UART_SetConfig+0x15a>
        pclk = HAL_RCC_GetSysClockFreq();
 800704c:	f7fe fcac 	bl	80059a8 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8007050:	b960      	cbnz	r0, 800706c <UART_SetConfig+0xac>
  huart->RxISR = NULL;
 8007052:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8007054:	e9c4 3319 	strd	r3, r3, [r4, #100]	; 0x64
 8007058:	2000      	movs	r0, #0
}
 800705a:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800705c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007060:	d1de      	bne.n	8007020 <UART_SetConfig+0x60>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007062:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8007066:	f000 80c2 	beq.w	80071ee <UART_SetConfig+0x22e>
    switch (clocksource)
 800706a:	4867      	ldr	r0, [pc, #412]	; (8007208 <UART_SetConfig+0x248>)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800706c:	6863      	ldr	r3, [r4, #4]
 800706e:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8007072:	fbb0 f3f3 	udiv	r3, r0, r3
 8007076:	b29b      	uxth	r3, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007078:	f64f 72ef 	movw	r2, #65519	; 0xffef
 800707c:	f1a3 0110 	sub.w	r1, r3, #16
 8007080:	4291      	cmp	r1, r2
 8007082:	d8cd      	bhi.n	8007020 <UART_SetConfig+0x60>
        huart->Instance->BRR = usartdiv;
 8007084:	6822      	ldr	r2, [r4, #0]
 8007086:	60d3      	str	r3, [r2, #12]
  huart->RxISR = NULL;
 8007088:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 800708a:	e9c4 3319 	strd	r3, r3, [r4, #100]	; 0x64
 800708e:	2000      	movs	r0, #0
}
 8007090:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007092:	4b5e      	ldr	r3, [pc, #376]	; (800720c <UART_SetConfig+0x24c>)
 8007094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007096:	f003 0303 	and.w	r3, r3, #3
 800709a:	3b01      	subs	r3, #1
 800709c:	2b02      	cmp	r3, #2
 800709e:	d906      	bls.n	80070ae <UART_SetConfig+0xee>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80070a0:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80070a4:	f000 8082 	beq.w	80071ac <UART_SetConfig+0x1ec>
        pclk = HAL_RCC_GetPCLK2Freq();
 80070a8:	f7fe fccc 	bl	8005a44 <HAL_RCC_GetPCLK2Freq>
        break;
 80070ac:	e7d0      	b.n	8007050 <UART_SetConfig+0x90>
 80070ae:	4a58      	ldr	r2, [pc, #352]	; (8007210 <UART_SetConfig+0x250>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80070b0:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80070b4:	5cd3      	ldrb	r3, [r2, r3]
 80070b6:	d07f      	beq.n	80071b8 <UART_SetConfig+0x1f8>
    switch (clocksource)
 80070b8:	2b08      	cmp	r3, #8
 80070ba:	d8b1      	bhi.n	8007020 <UART_SetConfig+0x60>
 80070bc:	a201      	add	r2, pc, #4	; (adr r2, 80070c4 <UART_SetConfig+0x104>)
 80070be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070c2:	bf00      	nop
 80070c4:	08007101 	.word	0x08007101
 80070c8:	080070a9 	.word	0x080070a9
 80070cc:	0800706b 	.word	0x0800706b
 80070d0:	08007021 	.word	0x08007021
 80070d4:	0800704d 	.word	0x0800704d
 80070d8:	08007021 	.word	0x08007021
 80070dc:	08007021 	.word	0x08007021
 80070e0:	08007021 	.word	0x08007021
 80070e4:	08007115 	.word	0x08007115
  UART_GETCLOCKSOURCE(huart, clocksource);
 80070e8:	4b48      	ldr	r3, [pc, #288]	; (800720c <UART_SetConfig+0x24c>)
 80070ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070ec:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80070f0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80070f4:	d00b      	beq.n	800710e <UART_SetConfig+0x14e>
 80070f6:	d82b      	bhi.n	8007150 <UART_SetConfig+0x190>
 80070f8:	b92b      	cbnz	r3, 8007106 <UART_SetConfig+0x146>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80070fa:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80070fe:	d058      	beq.n	80071b2 <UART_SetConfig+0x1f2>
        pclk = HAL_RCC_GetPCLK1Freq();
 8007100:	f7fe fc88 	bl	8005a14 <HAL_RCC_GetPCLK1Freq>
        break;
 8007104:	e7a4      	b.n	8007050 <UART_SetConfig+0x90>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007106:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800710a:	d09c      	beq.n	8007046 <UART_SetConfig+0x86>
 800710c:	e788      	b.n	8007020 <UART_SetConfig+0x60>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800710e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8007112:	d069      	beq.n	80071e8 <UART_SetConfig+0x228>
        pclk = (uint32_t) LSE_VALUE;
 8007114:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8007118:	e7a8      	b.n	800706c <UART_SetConfig+0xac>
        pclk = HAL_RCC_GetSysClockFreq();
 800711a:	f7fe fc45 	bl	80059a8 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 800711e:	2800      	cmp	r0, #0
 8007120:	d097      	beq.n	8007052 <UART_SetConfig+0x92>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007122:	0043      	lsls	r3, r0, #1
 8007124:	6862      	ldr	r2, [r4, #4]
 8007126:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800712a:	fbb3 f3f2 	udiv	r3, r3, r2
 800712e:	b29a      	uxth	r2, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007130:	f1a2 0010 	sub.w	r0, r2, #16
 8007134:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8007138:	4288      	cmp	r0, r1
 800713a:	f63f af71 	bhi.w	8007020 <UART_SetConfig+0x60>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800713e:	f023 030f 	bic.w	r3, r3, #15
        huart->Instance->BRR = brrtemp;
 8007142:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007144:	b29b      	uxth	r3, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007146:	f3c2 0242 	ubfx	r2, r2, #1, #3
        huart->Instance->BRR = brrtemp;
 800714a:	4313      	orrs	r3, r2
 800714c:	60cb      	str	r3, [r1, #12]
 800714e:	e780      	b.n	8007052 <UART_SetConfig+0x92>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007150:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007154:	d085      	beq.n	8007062 <UART_SetConfig+0xa2>
 8007156:	e763      	b.n	8007020 <UART_SetConfig+0x60>
 8007158:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 800715c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800715e:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8007162:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007166:	d0d2      	beq.n	800710e <UART_SetConfig+0x14e>
 8007168:	d806      	bhi.n	8007178 <UART_SetConfig+0x1b8>
 800716a:	2b00      	cmp	r3, #0
 800716c:	d0c5      	beq.n	80070fa <UART_SetConfig+0x13a>
 800716e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007172:	f43f af68 	beq.w	8007046 <UART_SetConfig+0x86>
 8007176:	e753      	b.n	8007020 <UART_SetConfig+0x60>
 8007178:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800717c:	f43f af71 	beq.w	8007062 <UART_SetConfig+0xa2>
 8007180:	e74e      	b.n	8007020 <UART_SetConfig+0x60>
 8007182:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 8007186:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007188:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800718c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007190:	d0bd      	beq.n	800710e <UART_SetConfig+0x14e>
 8007192:	d806      	bhi.n	80071a2 <UART_SetConfig+0x1e2>
 8007194:	2b00      	cmp	r3, #0
 8007196:	d0b0      	beq.n	80070fa <UART_SetConfig+0x13a>
 8007198:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800719c:	f43f af53 	beq.w	8007046 <UART_SetConfig+0x86>
 80071a0:	e73e      	b.n	8007020 <UART_SetConfig+0x60>
 80071a2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80071a6:	f43f af5c 	beq.w	8007062 <UART_SetConfig+0xa2>
 80071aa:	e739      	b.n	8007020 <UART_SetConfig+0x60>
        pclk = HAL_RCC_GetPCLK2Freq();
 80071ac:	f7fe fc4a 	bl	8005a44 <HAL_RCC_GetPCLK2Freq>
        break;
 80071b0:	e7b5      	b.n	800711e <UART_SetConfig+0x15e>
        pclk = HAL_RCC_GetPCLK1Freq();
 80071b2:	f7fe fc2f 	bl	8005a14 <HAL_RCC_GetPCLK1Freq>
        break;
 80071b6:	e7b2      	b.n	800711e <UART_SetConfig+0x15e>
    switch (clocksource)
 80071b8:	2b08      	cmp	r3, #8
 80071ba:	f63f af31 	bhi.w	8007020 <UART_SetConfig+0x60>
 80071be:	a201      	add	r2, pc, #4	; (adr r2, 80071c4 <UART_SetConfig+0x204>)
 80071c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071c4:	080071b3 	.word	0x080071b3
 80071c8:	080071ad 	.word	0x080071ad
 80071cc:	080071ef 	.word	0x080071ef
 80071d0:	08007021 	.word	0x08007021
 80071d4:	0800711b 	.word	0x0800711b
 80071d8:	08007021 	.word	0x08007021
 80071dc:	08007021 	.word	0x08007021
 80071e0:	08007021 	.word	0x08007021
 80071e4:	080071e9 	.word	0x080071e9
 80071e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80071ec:	e79a      	b.n	8007124 <UART_SetConfig+0x164>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80071ee:	4b09      	ldr	r3, [pc, #36]	; (8007214 <UART_SetConfig+0x254>)
 80071f0:	e798      	b.n	8007124 <UART_SetConfig+0x164>
 80071f2:	bf00      	nop
 80071f4:	40013800 	.word	0x40013800
 80071f8:	40004400 	.word	0x40004400
 80071fc:	40004800 	.word	0x40004800
 8007200:	40004c00 	.word	0x40004c00
 8007204:	40005000 	.word	0x40005000
 8007208:	007a1200 	.word	0x007a1200
 800720c:	40021000 	.word	0x40021000
 8007210:	0800b47c 	.word	0x0800b47c
 8007214:	00f42400 	.word	0x00f42400

08007218 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007218:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800721a:	07da      	lsls	r2, r3, #31
{
 800721c:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800721e:	d506      	bpl.n	800722e <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007220:	6801      	ldr	r1, [r0, #0]
 8007222:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8007224:	684a      	ldr	r2, [r1, #4]
 8007226:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800722a:	4322      	orrs	r2, r4
 800722c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800722e:	079c      	lsls	r4, r3, #30
 8007230:	d506      	bpl.n	8007240 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007232:	6801      	ldr	r1, [r0, #0]
 8007234:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8007236:	684a      	ldr	r2, [r1, #4]
 8007238:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800723c:	4322      	orrs	r2, r4
 800723e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007240:	0759      	lsls	r1, r3, #29
 8007242:	d506      	bpl.n	8007252 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007244:	6801      	ldr	r1, [r0, #0]
 8007246:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8007248:	684a      	ldr	r2, [r1, #4]
 800724a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800724e:	4322      	orrs	r2, r4
 8007250:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007252:	071a      	lsls	r2, r3, #28
 8007254:	d506      	bpl.n	8007264 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007256:	6801      	ldr	r1, [r0, #0]
 8007258:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800725a:	684a      	ldr	r2, [r1, #4]
 800725c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007260:	4322      	orrs	r2, r4
 8007262:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007264:	06dc      	lsls	r4, r3, #27
 8007266:	d506      	bpl.n	8007276 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007268:	6801      	ldr	r1, [r0, #0]
 800726a:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800726c:	688a      	ldr	r2, [r1, #8]
 800726e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007272:	4322      	orrs	r2, r4
 8007274:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007276:	0699      	lsls	r1, r3, #26
 8007278:	d506      	bpl.n	8007288 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800727a:	6801      	ldr	r1, [r0, #0]
 800727c:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800727e:	688a      	ldr	r2, [r1, #8]
 8007280:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007284:	4322      	orrs	r2, r4
 8007286:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007288:	065a      	lsls	r2, r3, #25
 800728a:	d509      	bpl.n	80072a0 <UART_AdvFeatureConfig+0x88>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800728c:	6801      	ldr	r1, [r0, #0]
 800728e:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8007290:	684a      	ldr	r2, [r1, #4]
 8007292:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8007296:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007298:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800729c:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800729e:	d00b      	beq.n	80072b8 <UART_AdvFeatureConfig+0xa0>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80072a0:	061b      	lsls	r3, r3, #24
 80072a2:	d506      	bpl.n	80072b2 <UART_AdvFeatureConfig+0x9a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80072a4:	6802      	ldr	r2, [r0, #0]
 80072a6:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80072a8:	6853      	ldr	r3, [r2, #4]
 80072aa:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80072ae:	430b      	orrs	r3, r1
 80072b0:	6053      	str	r3, [r2, #4]
}
 80072b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80072b6:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80072b8:	684a      	ldr	r2, [r1, #4]
 80072ba:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80072bc:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 80072c0:	4322      	orrs	r2, r4
 80072c2:	604a      	str	r2, [r1, #4]
 80072c4:	e7ec      	b.n	80072a0 <UART_AdvFeatureConfig+0x88>
 80072c6:	bf00      	nop

080072c8 <UART_WaitOnFlagUntilTimeout>:
{
 80072c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80072d0:	6804      	ldr	r4, [r0, #0]
{
 80072d2:	4607      	mov	r7, r0
 80072d4:	460e      	mov	r6, r1
 80072d6:	4615      	mov	r5, r2
 80072d8:	4699      	mov	r9, r3
 80072da:	f1b8 3fff 	cmp.w	r8, #4294967295
 80072de:	d10a      	bne.n	80072f6 <UART_WaitOnFlagUntilTimeout+0x2e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80072e0:	69e3      	ldr	r3, [r4, #28]
 80072e2:	ea36 0303 	bics.w	r3, r6, r3
 80072e6:	bf0c      	ite	eq
 80072e8:	2301      	moveq	r3, #1
 80072ea:	2300      	movne	r3, #0
 80072ec:	429d      	cmp	r5, r3
 80072ee:	d0f7      	beq.n	80072e0 <UART_WaitOnFlagUntilTimeout+0x18>
  return HAL_OK;
 80072f0:	2000      	movs	r0, #0
}
 80072f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80072f6:	69e3      	ldr	r3, [r4, #28]
 80072f8:	ea36 0303 	bics.w	r3, r6, r3
 80072fc:	bf0c      	ite	eq
 80072fe:	2301      	moveq	r3, #1
 8007300:	2300      	movne	r3, #0
 8007302:	42ab      	cmp	r3, r5
 8007304:	d1f4      	bne.n	80072f0 <UART_WaitOnFlagUntilTimeout+0x28>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007306:	f7fc f85d 	bl	80033c4 <HAL_GetTick>
 800730a:	eba0 0009 	sub.w	r0, r0, r9
 800730e:	4540      	cmp	r0, r8
 8007310:	d831      	bhi.n	8007376 <UART_WaitOnFlagUntilTimeout+0xae>
 8007312:	f1b8 0f00 	cmp.w	r8, #0
 8007316:	d02e      	beq.n	8007376 <UART_WaitOnFlagUntilTimeout+0xae>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007318:	683c      	ldr	r4, [r7, #0]
 800731a:	6823      	ldr	r3, [r4, #0]
 800731c:	0759      	lsls	r1, r3, #29
 800731e:	4622      	mov	r2, r4
 8007320:	d5db      	bpl.n	80072da <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007322:	69e3      	ldr	r3, [r4, #28]
 8007324:	051b      	lsls	r3, r3, #20
 8007326:	d5d8      	bpl.n	80072da <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007328:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800732c:	6223      	str	r3, [r4, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800732e:	e854 3f00 	ldrex	r3, [r4]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007332:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007336:	e844 3100 	strex	r1, r3, [r4]
 800733a:	b139      	cbz	r1, 800734c <UART_WaitOnFlagUntilTimeout+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800733c:	e852 3f00 	ldrex	r3, [r2]
 8007340:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007344:	e842 3100 	strex	r1, r3, [r2]
 8007348:	2900      	cmp	r1, #0
 800734a:	d1f7      	bne.n	800733c <UART_WaitOnFlagUntilTimeout+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800734c:	f102 0308 	add.w	r3, r2, #8
 8007350:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007354:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007358:	f102 0008 	add.w	r0, r2, #8
 800735c:	e840 3100 	strex	r1, r3, [r0]
 8007360:	2900      	cmp	r1, #0
 8007362:	d1f3      	bne.n	800734c <UART_WaitOnFlagUntilTimeout+0x84>
          huart->gState = HAL_UART_STATE_READY;
 8007364:	2320      	movs	r3, #32
 8007366:	67bb      	str	r3, [r7, #120]	; 0x78
          __HAL_UNLOCK(huart);
 8007368:	f887 1074 	strb.w	r1, [r7, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 800736c:	67fb      	str	r3, [r7, #124]	; 0x7c
          return HAL_TIMEOUT;
 800736e:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007370:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
          return HAL_TIMEOUT;
 8007374:	e7bd      	b.n	80072f2 <UART_WaitOnFlagUntilTimeout+0x2a>
 8007376:	683a      	ldr	r2, [r7, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007378:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800737c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007380:	e842 3100 	strex	r1, r3, [r2]
 8007384:	2900      	cmp	r1, #0
 8007386:	d1f7      	bne.n	8007378 <UART_WaitOnFlagUntilTimeout+0xb0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007388:	f102 0308 	add.w	r3, r2, #8
 800738c:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007390:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007394:	f102 0008 	add.w	r0, r2, #8
 8007398:	e840 3100 	strex	r1, r3, [r0]
 800739c:	2900      	cmp	r1, #0
 800739e:	d1f3      	bne.n	8007388 <UART_WaitOnFlagUntilTimeout+0xc0>
        huart->gState = HAL_UART_STATE_READY;
 80073a0:	2320      	movs	r3, #32
 80073a2:	67bb      	str	r3, [r7, #120]	; 0x78
        __HAL_UNLOCK(huart);
 80073a4:	f887 1074 	strb.w	r1, [r7, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80073a8:	67fb      	str	r3, [r7, #124]	; 0x7c
        return HAL_TIMEOUT;
 80073aa:	2003      	movs	r0, #3
 80073ac:	e7a1      	b.n	80072f2 <UART_WaitOnFlagUntilTimeout+0x2a>
 80073ae:	bf00      	nop

080073b0 <HAL_UART_Init>:
  if (huart == NULL)
 80073b0:	2800      	cmp	r0, #0
 80073b2:	d062      	beq.n	800747a <HAL_UART_Init+0xca>
{
 80073b4:	b570      	push	{r4, r5, r6, lr}
  if (huart->gState == HAL_UART_STATE_RESET)
 80073b6:	6f83      	ldr	r3, [r0, #120]	; 0x78
{
 80073b8:	b082      	sub	sp, #8
 80073ba:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d049      	beq.n	8007454 <HAL_UART_Init+0xa4>
  __HAL_UART_DISABLE(huart);
 80073c0:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80073c2:	2324      	movs	r3, #36	; 0x24
 80073c4:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 80073c6:	6813      	ldr	r3, [r2, #0]
 80073c8:	f023 0301 	bic.w	r3, r3, #1
  if (UART_SetConfig(huart) == HAL_ERROR)
 80073cc:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 80073ce:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80073d0:	f7ff fdf6 	bl	8006fc0 <UART_SetConfig>
 80073d4:	2801      	cmp	r0, #1
 80073d6:	d03a      	beq.n	800744e <HAL_UART_Init+0x9e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80073d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d133      	bne.n	8007446 <HAL_UART_Init+0x96>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80073de:	6823      	ldr	r3, [r4, #0]
 80073e0:	6859      	ldr	r1, [r3, #4]
 80073e2:	f421 4190 	bic.w	r1, r1, #18432	; 0x4800
 80073e6:	6059      	str	r1, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80073e8:	6899      	ldr	r1, [r3, #8]
 80073ea:	f021 012a 	bic.w	r1, r1, #42	; 0x2a
 80073ee:	6099      	str	r1, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80073f0:	6819      	ldr	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073f2:	2500      	movs	r5, #0
  __HAL_UART_ENABLE(huart);
 80073f4:	f041 0101 	orr.w	r1, r1, #1
 80073f8:	6019      	str	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073fa:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
  tickstart = HAL_GetTick();
 80073fe:	f7fb ffe1 	bl	80033c4 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007402:	6823      	ldr	r3, [r4, #0]
 8007404:	681a      	ldr	r2, [r3, #0]
 8007406:	0712      	lsls	r2, r2, #28
  tickstart = HAL_GetTick();
 8007408:	4606      	mov	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800740a:	d40c      	bmi.n	8007426 <HAL_UART_Init+0x76>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	075b      	lsls	r3, r3, #29
 8007410:	d425      	bmi.n	800745e <HAL_UART_Init+0xae>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007412:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8007414:	2220      	movs	r2, #32
 8007416:	67a2      	str	r2, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8007418:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800741c:	67e2      	str	r2, [r4, #124]	; 0x7c
  return HAL_OK;
 800741e:	4618      	mov	r0, r3
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007420:	6623      	str	r3, [r4, #96]	; 0x60
}
 8007422:	b002      	add	sp, #8
 8007424:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007426:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800742a:	9300      	str	r3, [sp, #0]
 800742c:	462a      	mov	r2, r5
 800742e:	4603      	mov	r3, r0
 8007430:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007434:	4620      	mov	r0, r4
 8007436:	f7ff ff47 	bl	80072c8 <UART_WaitOnFlagUntilTimeout>
 800743a:	b9e0      	cbnz	r0, 8007476 <HAL_UART_Init+0xc6>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800743c:	6823      	ldr	r3, [r4, #0]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	075b      	lsls	r3, r3, #29
 8007442:	d40c      	bmi.n	800745e <HAL_UART_Init+0xae>
 8007444:	e7e5      	b.n	8007412 <HAL_UART_Init+0x62>
    UART_AdvFeatureConfig(huart);
 8007446:	4620      	mov	r0, r4
 8007448:	f7ff fee6 	bl	8007218 <UART_AdvFeatureConfig>
 800744c:	e7c7      	b.n	80073de <HAL_UART_Init+0x2e>
    return HAL_ERROR;
 800744e:	2001      	movs	r0, #1
}
 8007450:	b002      	add	sp, #8
 8007452:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 8007454:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    HAL_UART_MspInit(huart);
 8007458:	f7fb fee4 	bl	8003224 <HAL_UART_MspInit>
 800745c:	e7b0      	b.n	80073c0 <HAL_UART_Init+0x10>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800745e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007462:	9300      	str	r3, [sp, #0]
 8007464:	2200      	movs	r2, #0
 8007466:	4633      	mov	r3, r6
 8007468:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800746c:	4620      	mov	r0, r4
 800746e:	f7ff ff2b 	bl	80072c8 <UART_WaitOnFlagUntilTimeout>
 8007472:	2800      	cmp	r0, #0
 8007474:	d0cd      	beq.n	8007412 <HAL_UART_Init+0x62>
      return HAL_TIMEOUT;
 8007476:	2003      	movs	r0, #3
 8007478:	e7d3      	b.n	8007422 <HAL_UART_Init+0x72>
    return HAL_ERROR;
 800747a:	2001      	movs	r0, #1
}
 800747c:	4770      	bx	lr
 800747e:	bf00      	nop

08007480 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007480:	4770      	bx	lr
 8007482:	bf00      	nop
 8007484:	0000      	movs	r0, r0
	...

08007488 <sin>:
 8007488:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800748a:	ec53 2b10 	vmov	r2, r3, d0
 800748e:	4828      	ldr	r0, [pc, #160]	; (8007530 <sin+0xa8>)
 8007490:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8007494:	4281      	cmp	r1, r0
 8007496:	dc07      	bgt.n	80074a8 <sin+0x20>
 8007498:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8007528 <sin+0xa0>
 800749c:	2000      	movs	r0, #0
 800749e:	b005      	add	sp, #20
 80074a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80074a4:	f000 be6c 	b.w	8008180 <__kernel_sin>
 80074a8:	4822      	ldr	r0, [pc, #136]	; (8007534 <sin+0xac>)
 80074aa:	4281      	cmp	r1, r0
 80074ac:	dd09      	ble.n	80074c2 <sin+0x3a>
 80074ae:	ee10 0a10 	vmov	r0, s0
 80074b2:	4619      	mov	r1, r3
 80074b4:	f7f8 fee8 	bl	8000288 <__aeabi_dsub>
 80074b8:	ec41 0b10 	vmov	d0, r0, r1
 80074bc:	b005      	add	sp, #20
 80074be:	f85d fb04 	ldr.w	pc, [sp], #4
 80074c2:	4668      	mov	r0, sp
 80074c4:	f000 f838 	bl	8007538 <__ieee754_rem_pio2>
 80074c8:	f000 0003 	and.w	r0, r0, #3
 80074cc:	2801      	cmp	r0, #1
 80074ce:	d00c      	beq.n	80074ea <sin+0x62>
 80074d0:	2802      	cmp	r0, #2
 80074d2:	d011      	beq.n	80074f8 <sin+0x70>
 80074d4:	b9f0      	cbnz	r0, 8007514 <sin+0x8c>
 80074d6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80074da:	ed9d 0b00 	vldr	d0, [sp]
 80074de:	2001      	movs	r0, #1
 80074e0:	f000 fe4e 	bl	8008180 <__kernel_sin>
 80074e4:	ec51 0b10 	vmov	r0, r1, d0
 80074e8:	e7e6      	b.n	80074b8 <sin+0x30>
 80074ea:	ed9d 1b02 	vldr	d1, [sp, #8]
 80074ee:	ed9d 0b00 	vldr	d0, [sp]
 80074f2:	f000 fa2d 	bl	8007950 <__kernel_cos>
 80074f6:	e7f5      	b.n	80074e4 <sin+0x5c>
 80074f8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80074fc:	ed9d 0b00 	vldr	d0, [sp]
 8007500:	2001      	movs	r0, #1
 8007502:	f000 fe3d 	bl	8008180 <__kernel_sin>
 8007506:	ec53 2b10 	vmov	r2, r3, d0
 800750a:	ee10 0a10 	vmov	r0, s0
 800750e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007512:	e7d1      	b.n	80074b8 <sin+0x30>
 8007514:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007518:	ed9d 0b00 	vldr	d0, [sp]
 800751c:	f000 fa18 	bl	8007950 <__kernel_cos>
 8007520:	e7f1      	b.n	8007506 <sin+0x7e>
 8007522:	bf00      	nop
 8007524:	f3af 8000 	nop.w
	...
 8007530:	3fe921fb 	.word	0x3fe921fb
 8007534:	7fefffff 	.word	0x7fefffff

08007538 <__ieee754_rem_pio2>:
 8007538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800753c:	ed2d 8b02 	vpush	{d8}
 8007540:	ec55 4b10 	vmov	r4, r5, d0
 8007544:	4bca      	ldr	r3, [pc, #808]	; (8007870 <__ieee754_rem_pio2+0x338>)
 8007546:	b08b      	sub	sp, #44	; 0x2c
 8007548:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800754c:	4598      	cmp	r8, r3
 800754e:	4682      	mov	sl, r0
 8007550:	9502      	str	r5, [sp, #8]
 8007552:	dc08      	bgt.n	8007566 <__ieee754_rem_pio2+0x2e>
 8007554:	2200      	movs	r2, #0
 8007556:	2300      	movs	r3, #0
 8007558:	ed80 0b00 	vstr	d0, [r0]
 800755c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8007560:	f04f 0b00 	mov.w	fp, #0
 8007564:	e028      	b.n	80075b8 <__ieee754_rem_pio2+0x80>
 8007566:	4bc3      	ldr	r3, [pc, #780]	; (8007874 <__ieee754_rem_pio2+0x33c>)
 8007568:	4598      	cmp	r8, r3
 800756a:	dc78      	bgt.n	800765e <__ieee754_rem_pio2+0x126>
 800756c:	9b02      	ldr	r3, [sp, #8]
 800756e:	4ec2      	ldr	r6, [pc, #776]	; (8007878 <__ieee754_rem_pio2+0x340>)
 8007570:	2b00      	cmp	r3, #0
 8007572:	ee10 0a10 	vmov	r0, s0
 8007576:	a3b0      	add	r3, pc, #704	; (adr r3, 8007838 <__ieee754_rem_pio2+0x300>)
 8007578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800757c:	4629      	mov	r1, r5
 800757e:	dd39      	ble.n	80075f4 <__ieee754_rem_pio2+0xbc>
 8007580:	f7f8 fe82 	bl	8000288 <__aeabi_dsub>
 8007584:	45b0      	cmp	r8, r6
 8007586:	4604      	mov	r4, r0
 8007588:	460d      	mov	r5, r1
 800758a:	d01b      	beq.n	80075c4 <__ieee754_rem_pio2+0x8c>
 800758c:	a3ac      	add	r3, pc, #688	; (adr r3, 8007840 <__ieee754_rem_pio2+0x308>)
 800758e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007592:	f7f8 fe79 	bl	8000288 <__aeabi_dsub>
 8007596:	4602      	mov	r2, r0
 8007598:	460b      	mov	r3, r1
 800759a:	e9ca 2300 	strd	r2, r3, [sl]
 800759e:	4620      	mov	r0, r4
 80075a0:	4629      	mov	r1, r5
 80075a2:	f7f8 fe71 	bl	8000288 <__aeabi_dsub>
 80075a6:	a3a6      	add	r3, pc, #664	; (adr r3, 8007840 <__ieee754_rem_pio2+0x308>)
 80075a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075ac:	f7f8 fe6c 	bl	8000288 <__aeabi_dsub>
 80075b0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80075b4:	f04f 0b01 	mov.w	fp, #1
 80075b8:	4658      	mov	r0, fp
 80075ba:	b00b      	add	sp, #44	; 0x2c
 80075bc:	ecbd 8b02 	vpop	{d8}
 80075c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075c4:	a3a0      	add	r3, pc, #640	; (adr r3, 8007848 <__ieee754_rem_pio2+0x310>)
 80075c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075ca:	f7f8 fe5d 	bl	8000288 <__aeabi_dsub>
 80075ce:	a3a0      	add	r3, pc, #640	; (adr r3, 8007850 <__ieee754_rem_pio2+0x318>)
 80075d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075d4:	4604      	mov	r4, r0
 80075d6:	460d      	mov	r5, r1
 80075d8:	f7f8 fe56 	bl	8000288 <__aeabi_dsub>
 80075dc:	4602      	mov	r2, r0
 80075de:	460b      	mov	r3, r1
 80075e0:	e9ca 2300 	strd	r2, r3, [sl]
 80075e4:	4620      	mov	r0, r4
 80075e6:	4629      	mov	r1, r5
 80075e8:	f7f8 fe4e 	bl	8000288 <__aeabi_dsub>
 80075ec:	a398      	add	r3, pc, #608	; (adr r3, 8007850 <__ieee754_rem_pio2+0x318>)
 80075ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075f2:	e7db      	b.n	80075ac <__ieee754_rem_pio2+0x74>
 80075f4:	f7f8 fe4a 	bl	800028c <__adddf3>
 80075f8:	45b0      	cmp	r8, r6
 80075fa:	4604      	mov	r4, r0
 80075fc:	460d      	mov	r5, r1
 80075fe:	d016      	beq.n	800762e <__ieee754_rem_pio2+0xf6>
 8007600:	a38f      	add	r3, pc, #572	; (adr r3, 8007840 <__ieee754_rem_pio2+0x308>)
 8007602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007606:	f7f8 fe41 	bl	800028c <__adddf3>
 800760a:	4602      	mov	r2, r0
 800760c:	460b      	mov	r3, r1
 800760e:	e9ca 2300 	strd	r2, r3, [sl]
 8007612:	4620      	mov	r0, r4
 8007614:	4629      	mov	r1, r5
 8007616:	f7f8 fe37 	bl	8000288 <__aeabi_dsub>
 800761a:	a389      	add	r3, pc, #548	; (adr r3, 8007840 <__ieee754_rem_pio2+0x308>)
 800761c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007620:	f7f8 fe34 	bl	800028c <__adddf3>
 8007624:	f04f 3bff 	mov.w	fp, #4294967295
 8007628:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800762c:	e7c4      	b.n	80075b8 <__ieee754_rem_pio2+0x80>
 800762e:	a386      	add	r3, pc, #536	; (adr r3, 8007848 <__ieee754_rem_pio2+0x310>)
 8007630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007634:	f7f8 fe2a 	bl	800028c <__adddf3>
 8007638:	a385      	add	r3, pc, #532	; (adr r3, 8007850 <__ieee754_rem_pio2+0x318>)
 800763a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800763e:	4604      	mov	r4, r0
 8007640:	460d      	mov	r5, r1
 8007642:	f7f8 fe23 	bl	800028c <__adddf3>
 8007646:	4602      	mov	r2, r0
 8007648:	460b      	mov	r3, r1
 800764a:	e9ca 2300 	strd	r2, r3, [sl]
 800764e:	4620      	mov	r0, r4
 8007650:	4629      	mov	r1, r5
 8007652:	f7f8 fe19 	bl	8000288 <__aeabi_dsub>
 8007656:	a37e      	add	r3, pc, #504	; (adr r3, 8007850 <__ieee754_rem_pio2+0x318>)
 8007658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800765c:	e7e0      	b.n	8007620 <__ieee754_rem_pio2+0xe8>
 800765e:	4b87      	ldr	r3, [pc, #540]	; (800787c <__ieee754_rem_pio2+0x344>)
 8007660:	4598      	cmp	r8, r3
 8007662:	f300 80d9 	bgt.w	8007818 <__ieee754_rem_pio2+0x2e0>
 8007666:	f000 fe49 	bl	80082fc <fabs>
 800766a:	ec55 4b10 	vmov	r4, r5, d0
 800766e:	ee10 0a10 	vmov	r0, s0
 8007672:	a379      	add	r3, pc, #484	; (adr r3, 8007858 <__ieee754_rem_pio2+0x320>)
 8007674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007678:	4629      	mov	r1, r5
 800767a:	f7f8 ffbd 	bl	80005f8 <__aeabi_dmul>
 800767e:	4b80      	ldr	r3, [pc, #512]	; (8007880 <__ieee754_rem_pio2+0x348>)
 8007680:	2200      	movs	r2, #0
 8007682:	f7f8 fe03 	bl	800028c <__adddf3>
 8007686:	f7f9 fa67 	bl	8000b58 <__aeabi_d2iz>
 800768a:	4683      	mov	fp, r0
 800768c:	f7f8 ff4a 	bl	8000524 <__aeabi_i2d>
 8007690:	4602      	mov	r2, r0
 8007692:	460b      	mov	r3, r1
 8007694:	ec43 2b18 	vmov	d8, r2, r3
 8007698:	a367      	add	r3, pc, #412	; (adr r3, 8007838 <__ieee754_rem_pio2+0x300>)
 800769a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800769e:	f7f8 ffab 	bl	80005f8 <__aeabi_dmul>
 80076a2:	4602      	mov	r2, r0
 80076a4:	460b      	mov	r3, r1
 80076a6:	4620      	mov	r0, r4
 80076a8:	4629      	mov	r1, r5
 80076aa:	f7f8 fded 	bl	8000288 <__aeabi_dsub>
 80076ae:	a364      	add	r3, pc, #400	; (adr r3, 8007840 <__ieee754_rem_pio2+0x308>)
 80076b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076b4:	4606      	mov	r6, r0
 80076b6:	460f      	mov	r7, r1
 80076b8:	ec51 0b18 	vmov	r0, r1, d8
 80076bc:	f7f8 ff9c 	bl	80005f8 <__aeabi_dmul>
 80076c0:	f1bb 0f1f 	cmp.w	fp, #31
 80076c4:	4604      	mov	r4, r0
 80076c6:	460d      	mov	r5, r1
 80076c8:	dc0d      	bgt.n	80076e6 <__ieee754_rem_pio2+0x1ae>
 80076ca:	4b6e      	ldr	r3, [pc, #440]	; (8007884 <__ieee754_rem_pio2+0x34c>)
 80076cc:	f10b 32ff 	add.w	r2, fp, #4294967295
 80076d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076d4:	4543      	cmp	r3, r8
 80076d6:	d006      	beq.n	80076e6 <__ieee754_rem_pio2+0x1ae>
 80076d8:	4622      	mov	r2, r4
 80076da:	462b      	mov	r3, r5
 80076dc:	4630      	mov	r0, r6
 80076de:	4639      	mov	r1, r7
 80076e0:	f7f8 fdd2 	bl	8000288 <__aeabi_dsub>
 80076e4:	e00f      	b.n	8007706 <__ieee754_rem_pio2+0x1ce>
 80076e6:	462b      	mov	r3, r5
 80076e8:	4622      	mov	r2, r4
 80076ea:	4630      	mov	r0, r6
 80076ec:	4639      	mov	r1, r7
 80076ee:	f7f8 fdcb 	bl	8000288 <__aeabi_dsub>
 80076f2:	ea4f 5328 	mov.w	r3, r8, asr #20
 80076f6:	9303      	str	r3, [sp, #12]
 80076f8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80076fc:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8007700:	f1b8 0f10 	cmp.w	r8, #16
 8007704:	dc02      	bgt.n	800770c <__ieee754_rem_pio2+0x1d4>
 8007706:	e9ca 0100 	strd	r0, r1, [sl]
 800770a:	e039      	b.n	8007780 <__ieee754_rem_pio2+0x248>
 800770c:	a34e      	add	r3, pc, #312	; (adr r3, 8007848 <__ieee754_rem_pio2+0x310>)
 800770e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007712:	ec51 0b18 	vmov	r0, r1, d8
 8007716:	f7f8 ff6f 	bl	80005f8 <__aeabi_dmul>
 800771a:	4604      	mov	r4, r0
 800771c:	460d      	mov	r5, r1
 800771e:	4602      	mov	r2, r0
 8007720:	460b      	mov	r3, r1
 8007722:	4630      	mov	r0, r6
 8007724:	4639      	mov	r1, r7
 8007726:	f7f8 fdaf 	bl	8000288 <__aeabi_dsub>
 800772a:	4602      	mov	r2, r0
 800772c:	460b      	mov	r3, r1
 800772e:	4680      	mov	r8, r0
 8007730:	4689      	mov	r9, r1
 8007732:	4630      	mov	r0, r6
 8007734:	4639      	mov	r1, r7
 8007736:	f7f8 fda7 	bl	8000288 <__aeabi_dsub>
 800773a:	4622      	mov	r2, r4
 800773c:	462b      	mov	r3, r5
 800773e:	f7f8 fda3 	bl	8000288 <__aeabi_dsub>
 8007742:	a343      	add	r3, pc, #268	; (adr r3, 8007850 <__ieee754_rem_pio2+0x318>)
 8007744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007748:	4604      	mov	r4, r0
 800774a:	460d      	mov	r5, r1
 800774c:	ec51 0b18 	vmov	r0, r1, d8
 8007750:	f7f8 ff52 	bl	80005f8 <__aeabi_dmul>
 8007754:	4622      	mov	r2, r4
 8007756:	462b      	mov	r3, r5
 8007758:	f7f8 fd96 	bl	8000288 <__aeabi_dsub>
 800775c:	4602      	mov	r2, r0
 800775e:	460b      	mov	r3, r1
 8007760:	4604      	mov	r4, r0
 8007762:	460d      	mov	r5, r1
 8007764:	4640      	mov	r0, r8
 8007766:	4649      	mov	r1, r9
 8007768:	f7f8 fd8e 	bl	8000288 <__aeabi_dsub>
 800776c:	9a03      	ldr	r2, [sp, #12]
 800776e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8007772:	1ad3      	subs	r3, r2, r3
 8007774:	2b31      	cmp	r3, #49	; 0x31
 8007776:	dc24      	bgt.n	80077c2 <__ieee754_rem_pio2+0x28a>
 8007778:	e9ca 0100 	strd	r0, r1, [sl]
 800777c:	4646      	mov	r6, r8
 800777e:	464f      	mov	r7, r9
 8007780:	e9da 8900 	ldrd	r8, r9, [sl]
 8007784:	4630      	mov	r0, r6
 8007786:	4642      	mov	r2, r8
 8007788:	464b      	mov	r3, r9
 800778a:	4639      	mov	r1, r7
 800778c:	f7f8 fd7c 	bl	8000288 <__aeabi_dsub>
 8007790:	462b      	mov	r3, r5
 8007792:	4622      	mov	r2, r4
 8007794:	f7f8 fd78 	bl	8000288 <__aeabi_dsub>
 8007798:	9b02      	ldr	r3, [sp, #8]
 800779a:	2b00      	cmp	r3, #0
 800779c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80077a0:	f6bf af0a 	bge.w	80075b8 <__ieee754_rem_pio2+0x80>
 80077a4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80077a8:	f8ca 3004 	str.w	r3, [sl, #4]
 80077ac:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80077b0:	f8ca 8000 	str.w	r8, [sl]
 80077b4:	f8ca 0008 	str.w	r0, [sl, #8]
 80077b8:	f8ca 300c 	str.w	r3, [sl, #12]
 80077bc:	f1cb 0b00 	rsb	fp, fp, #0
 80077c0:	e6fa      	b.n	80075b8 <__ieee754_rem_pio2+0x80>
 80077c2:	a327      	add	r3, pc, #156	; (adr r3, 8007860 <__ieee754_rem_pio2+0x328>)
 80077c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077c8:	ec51 0b18 	vmov	r0, r1, d8
 80077cc:	f7f8 ff14 	bl	80005f8 <__aeabi_dmul>
 80077d0:	4604      	mov	r4, r0
 80077d2:	460d      	mov	r5, r1
 80077d4:	4602      	mov	r2, r0
 80077d6:	460b      	mov	r3, r1
 80077d8:	4640      	mov	r0, r8
 80077da:	4649      	mov	r1, r9
 80077dc:	f7f8 fd54 	bl	8000288 <__aeabi_dsub>
 80077e0:	4602      	mov	r2, r0
 80077e2:	460b      	mov	r3, r1
 80077e4:	4606      	mov	r6, r0
 80077e6:	460f      	mov	r7, r1
 80077e8:	4640      	mov	r0, r8
 80077ea:	4649      	mov	r1, r9
 80077ec:	f7f8 fd4c 	bl	8000288 <__aeabi_dsub>
 80077f0:	4622      	mov	r2, r4
 80077f2:	462b      	mov	r3, r5
 80077f4:	f7f8 fd48 	bl	8000288 <__aeabi_dsub>
 80077f8:	a31b      	add	r3, pc, #108	; (adr r3, 8007868 <__ieee754_rem_pio2+0x330>)
 80077fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077fe:	4604      	mov	r4, r0
 8007800:	460d      	mov	r5, r1
 8007802:	ec51 0b18 	vmov	r0, r1, d8
 8007806:	f7f8 fef7 	bl	80005f8 <__aeabi_dmul>
 800780a:	4622      	mov	r2, r4
 800780c:	462b      	mov	r3, r5
 800780e:	f7f8 fd3b 	bl	8000288 <__aeabi_dsub>
 8007812:	4604      	mov	r4, r0
 8007814:	460d      	mov	r5, r1
 8007816:	e75f      	b.n	80076d8 <__ieee754_rem_pio2+0x1a0>
 8007818:	4b1b      	ldr	r3, [pc, #108]	; (8007888 <__ieee754_rem_pio2+0x350>)
 800781a:	4598      	cmp	r8, r3
 800781c:	dd36      	ble.n	800788c <__ieee754_rem_pio2+0x354>
 800781e:	ee10 2a10 	vmov	r2, s0
 8007822:	462b      	mov	r3, r5
 8007824:	4620      	mov	r0, r4
 8007826:	4629      	mov	r1, r5
 8007828:	f7f8 fd2e 	bl	8000288 <__aeabi_dsub>
 800782c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007830:	e9ca 0100 	strd	r0, r1, [sl]
 8007834:	e694      	b.n	8007560 <__ieee754_rem_pio2+0x28>
 8007836:	bf00      	nop
 8007838:	54400000 	.word	0x54400000
 800783c:	3ff921fb 	.word	0x3ff921fb
 8007840:	1a626331 	.word	0x1a626331
 8007844:	3dd0b461 	.word	0x3dd0b461
 8007848:	1a600000 	.word	0x1a600000
 800784c:	3dd0b461 	.word	0x3dd0b461
 8007850:	2e037073 	.word	0x2e037073
 8007854:	3ba3198a 	.word	0x3ba3198a
 8007858:	6dc9c883 	.word	0x6dc9c883
 800785c:	3fe45f30 	.word	0x3fe45f30
 8007860:	2e000000 	.word	0x2e000000
 8007864:	3ba3198a 	.word	0x3ba3198a
 8007868:	252049c1 	.word	0x252049c1
 800786c:	397b839a 	.word	0x397b839a
 8007870:	3fe921fb 	.word	0x3fe921fb
 8007874:	4002d97b 	.word	0x4002d97b
 8007878:	3ff921fb 	.word	0x3ff921fb
 800787c:	413921fb 	.word	0x413921fb
 8007880:	3fe00000 	.word	0x3fe00000
 8007884:	0800b480 	.word	0x0800b480
 8007888:	7fefffff 	.word	0x7fefffff
 800788c:	ea4f 5428 	mov.w	r4, r8, asr #20
 8007890:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8007894:	ee10 0a10 	vmov	r0, s0
 8007898:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800789c:	ee10 6a10 	vmov	r6, s0
 80078a0:	460f      	mov	r7, r1
 80078a2:	f7f9 f959 	bl	8000b58 <__aeabi_d2iz>
 80078a6:	f7f8 fe3d 	bl	8000524 <__aeabi_i2d>
 80078aa:	4602      	mov	r2, r0
 80078ac:	460b      	mov	r3, r1
 80078ae:	4630      	mov	r0, r6
 80078b0:	4639      	mov	r1, r7
 80078b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80078b6:	f7f8 fce7 	bl	8000288 <__aeabi_dsub>
 80078ba:	4b23      	ldr	r3, [pc, #140]	; (8007948 <__ieee754_rem_pio2+0x410>)
 80078bc:	2200      	movs	r2, #0
 80078be:	f7f8 fe9b 	bl	80005f8 <__aeabi_dmul>
 80078c2:	460f      	mov	r7, r1
 80078c4:	4606      	mov	r6, r0
 80078c6:	f7f9 f947 	bl	8000b58 <__aeabi_d2iz>
 80078ca:	f7f8 fe2b 	bl	8000524 <__aeabi_i2d>
 80078ce:	4602      	mov	r2, r0
 80078d0:	460b      	mov	r3, r1
 80078d2:	4630      	mov	r0, r6
 80078d4:	4639      	mov	r1, r7
 80078d6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80078da:	f7f8 fcd5 	bl	8000288 <__aeabi_dsub>
 80078de:	4b1a      	ldr	r3, [pc, #104]	; (8007948 <__ieee754_rem_pio2+0x410>)
 80078e0:	2200      	movs	r2, #0
 80078e2:	f7f8 fe89 	bl	80005f8 <__aeabi_dmul>
 80078e6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80078ea:	ad04      	add	r5, sp, #16
 80078ec:	f04f 0803 	mov.w	r8, #3
 80078f0:	46a9      	mov	r9, r5
 80078f2:	2600      	movs	r6, #0
 80078f4:	2700      	movs	r7, #0
 80078f6:	4632      	mov	r2, r6
 80078f8:	463b      	mov	r3, r7
 80078fa:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80078fe:	46c3      	mov	fp, r8
 8007900:	3d08      	subs	r5, #8
 8007902:	f108 38ff 	add.w	r8, r8, #4294967295
 8007906:	f7f9 f8df 	bl	8000ac8 <__aeabi_dcmpeq>
 800790a:	2800      	cmp	r0, #0
 800790c:	d1f3      	bne.n	80078f6 <__ieee754_rem_pio2+0x3be>
 800790e:	4b0f      	ldr	r3, [pc, #60]	; (800794c <__ieee754_rem_pio2+0x414>)
 8007910:	9301      	str	r3, [sp, #4]
 8007912:	2302      	movs	r3, #2
 8007914:	9300      	str	r3, [sp, #0]
 8007916:	4622      	mov	r2, r4
 8007918:	465b      	mov	r3, fp
 800791a:	4651      	mov	r1, sl
 800791c:	4648      	mov	r0, r9
 800791e:	f000 f8df 	bl	8007ae0 <__kernel_rem_pio2>
 8007922:	9b02      	ldr	r3, [sp, #8]
 8007924:	2b00      	cmp	r3, #0
 8007926:	4683      	mov	fp, r0
 8007928:	f6bf ae46 	bge.w	80075b8 <__ieee754_rem_pio2+0x80>
 800792c:	e9da 2100 	ldrd	r2, r1, [sl]
 8007930:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007934:	e9ca 2300 	strd	r2, r3, [sl]
 8007938:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800793c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007940:	e9ca 2302 	strd	r2, r3, [sl, #8]
 8007944:	e73a      	b.n	80077bc <__ieee754_rem_pio2+0x284>
 8007946:	bf00      	nop
 8007948:	41700000 	.word	0x41700000
 800794c:	0800b500 	.word	0x0800b500

08007950 <__kernel_cos>:
 8007950:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007954:	ec57 6b10 	vmov	r6, r7, d0
 8007958:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800795c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8007960:	ed8d 1b00 	vstr	d1, [sp]
 8007964:	da07      	bge.n	8007976 <__kernel_cos+0x26>
 8007966:	ee10 0a10 	vmov	r0, s0
 800796a:	4639      	mov	r1, r7
 800796c:	f7f9 f8f4 	bl	8000b58 <__aeabi_d2iz>
 8007970:	2800      	cmp	r0, #0
 8007972:	f000 8088 	beq.w	8007a86 <__kernel_cos+0x136>
 8007976:	4632      	mov	r2, r6
 8007978:	463b      	mov	r3, r7
 800797a:	4630      	mov	r0, r6
 800797c:	4639      	mov	r1, r7
 800797e:	f7f8 fe3b 	bl	80005f8 <__aeabi_dmul>
 8007982:	4b51      	ldr	r3, [pc, #324]	; (8007ac8 <__kernel_cos+0x178>)
 8007984:	2200      	movs	r2, #0
 8007986:	4604      	mov	r4, r0
 8007988:	460d      	mov	r5, r1
 800798a:	f7f8 fe35 	bl	80005f8 <__aeabi_dmul>
 800798e:	a340      	add	r3, pc, #256	; (adr r3, 8007a90 <__kernel_cos+0x140>)
 8007990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007994:	4682      	mov	sl, r0
 8007996:	468b      	mov	fp, r1
 8007998:	4620      	mov	r0, r4
 800799a:	4629      	mov	r1, r5
 800799c:	f7f8 fe2c 	bl	80005f8 <__aeabi_dmul>
 80079a0:	a33d      	add	r3, pc, #244	; (adr r3, 8007a98 <__kernel_cos+0x148>)
 80079a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079a6:	f7f8 fc71 	bl	800028c <__adddf3>
 80079aa:	4622      	mov	r2, r4
 80079ac:	462b      	mov	r3, r5
 80079ae:	f7f8 fe23 	bl	80005f8 <__aeabi_dmul>
 80079b2:	a33b      	add	r3, pc, #236	; (adr r3, 8007aa0 <__kernel_cos+0x150>)
 80079b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079b8:	f7f8 fc66 	bl	8000288 <__aeabi_dsub>
 80079bc:	4622      	mov	r2, r4
 80079be:	462b      	mov	r3, r5
 80079c0:	f7f8 fe1a 	bl	80005f8 <__aeabi_dmul>
 80079c4:	a338      	add	r3, pc, #224	; (adr r3, 8007aa8 <__kernel_cos+0x158>)
 80079c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079ca:	f7f8 fc5f 	bl	800028c <__adddf3>
 80079ce:	4622      	mov	r2, r4
 80079d0:	462b      	mov	r3, r5
 80079d2:	f7f8 fe11 	bl	80005f8 <__aeabi_dmul>
 80079d6:	a336      	add	r3, pc, #216	; (adr r3, 8007ab0 <__kernel_cos+0x160>)
 80079d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079dc:	f7f8 fc54 	bl	8000288 <__aeabi_dsub>
 80079e0:	4622      	mov	r2, r4
 80079e2:	462b      	mov	r3, r5
 80079e4:	f7f8 fe08 	bl	80005f8 <__aeabi_dmul>
 80079e8:	a333      	add	r3, pc, #204	; (adr r3, 8007ab8 <__kernel_cos+0x168>)
 80079ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079ee:	f7f8 fc4d 	bl	800028c <__adddf3>
 80079f2:	4622      	mov	r2, r4
 80079f4:	462b      	mov	r3, r5
 80079f6:	f7f8 fdff 	bl	80005f8 <__aeabi_dmul>
 80079fa:	4622      	mov	r2, r4
 80079fc:	462b      	mov	r3, r5
 80079fe:	f7f8 fdfb 	bl	80005f8 <__aeabi_dmul>
 8007a02:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a06:	4604      	mov	r4, r0
 8007a08:	460d      	mov	r5, r1
 8007a0a:	4630      	mov	r0, r6
 8007a0c:	4639      	mov	r1, r7
 8007a0e:	f7f8 fdf3 	bl	80005f8 <__aeabi_dmul>
 8007a12:	460b      	mov	r3, r1
 8007a14:	4602      	mov	r2, r0
 8007a16:	4629      	mov	r1, r5
 8007a18:	4620      	mov	r0, r4
 8007a1a:	f7f8 fc35 	bl	8000288 <__aeabi_dsub>
 8007a1e:	4b2b      	ldr	r3, [pc, #172]	; (8007acc <__kernel_cos+0x17c>)
 8007a20:	4598      	cmp	r8, r3
 8007a22:	4606      	mov	r6, r0
 8007a24:	460f      	mov	r7, r1
 8007a26:	dc10      	bgt.n	8007a4a <__kernel_cos+0xfa>
 8007a28:	4602      	mov	r2, r0
 8007a2a:	460b      	mov	r3, r1
 8007a2c:	4650      	mov	r0, sl
 8007a2e:	4659      	mov	r1, fp
 8007a30:	f7f8 fc2a 	bl	8000288 <__aeabi_dsub>
 8007a34:	460b      	mov	r3, r1
 8007a36:	4926      	ldr	r1, [pc, #152]	; (8007ad0 <__kernel_cos+0x180>)
 8007a38:	4602      	mov	r2, r0
 8007a3a:	2000      	movs	r0, #0
 8007a3c:	f7f8 fc24 	bl	8000288 <__aeabi_dsub>
 8007a40:	ec41 0b10 	vmov	d0, r0, r1
 8007a44:	b003      	add	sp, #12
 8007a46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a4a:	4b22      	ldr	r3, [pc, #136]	; (8007ad4 <__kernel_cos+0x184>)
 8007a4c:	4920      	ldr	r1, [pc, #128]	; (8007ad0 <__kernel_cos+0x180>)
 8007a4e:	4598      	cmp	r8, r3
 8007a50:	bfcc      	ite	gt
 8007a52:	4d21      	ldrgt	r5, [pc, #132]	; (8007ad8 <__kernel_cos+0x188>)
 8007a54:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8007a58:	2400      	movs	r4, #0
 8007a5a:	4622      	mov	r2, r4
 8007a5c:	462b      	mov	r3, r5
 8007a5e:	2000      	movs	r0, #0
 8007a60:	f7f8 fc12 	bl	8000288 <__aeabi_dsub>
 8007a64:	4622      	mov	r2, r4
 8007a66:	4680      	mov	r8, r0
 8007a68:	4689      	mov	r9, r1
 8007a6a:	462b      	mov	r3, r5
 8007a6c:	4650      	mov	r0, sl
 8007a6e:	4659      	mov	r1, fp
 8007a70:	f7f8 fc0a 	bl	8000288 <__aeabi_dsub>
 8007a74:	4632      	mov	r2, r6
 8007a76:	463b      	mov	r3, r7
 8007a78:	f7f8 fc06 	bl	8000288 <__aeabi_dsub>
 8007a7c:	4602      	mov	r2, r0
 8007a7e:	460b      	mov	r3, r1
 8007a80:	4640      	mov	r0, r8
 8007a82:	4649      	mov	r1, r9
 8007a84:	e7da      	b.n	8007a3c <__kernel_cos+0xec>
 8007a86:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8007ac0 <__kernel_cos+0x170>
 8007a8a:	e7db      	b.n	8007a44 <__kernel_cos+0xf4>
 8007a8c:	f3af 8000 	nop.w
 8007a90:	be8838d4 	.word	0xbe8838d4
 8007a94:	bda8fae9 	.word	0xbda8fae9
 8007a98:	bdb4b1c4 	.word	0xbdb4b1c4
 8007a9c:	3e21ee9e 	.word	0x3e21ee9e
 8007aa0:	809c52ad 	.word	0x809c52ad
 8007aa4:	3e927e4f 	.word	0x3e927e4f
 8007aa8:	19cb1590 	.word	0x19cb1590
 8007aac:	3efa01a0 	.word	0x3efa01a0
 8007ab0:	16c15177 	.word	0x16c15177
 8007ab4:	3f56c16c 	.word	0x3f56c16c
 8007ab8:	5555554c 	.word	0x5555554c
 8007abc:	3fa55555 	.word	0x3fa55555
 8007ac0:	00000000 	.word	0x00000000
 8007ac4:	3ff00000 	.word	0x3ff00000
 8007ac8:	3fe00000 	.word	0x3fe00000
 8007acc:	3fd33332 	.word	0x3fd33332
 8007ad0:	3ff00000 	.word	0x3ff00000
 8007ad4:	3fe90000 	.word	0x3fe90000
 8007ad8:	3fd20000 	.word	0x3fd20000
 8007adc:	00000000 	.word	0x00000000

08007ae0 <__kernel_rem_pio2>:
 8007ae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ae4:	ed2d 8b02 	vpush	{d8}
 8007ae8:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8007aec:	f112 0f14 	cmn.w	r2, #20
 8007af0:	9308      	str	r3, [sp, #32]
 8007af2:	9101      	str	r1, [sp, #4]
 8007af4:	4bc4      	ldr	r3, [pc, #784]	; (8007e08 <__kernel_rem_pio2+0x328>)
 8007af6:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8007af8:	900b      	str	r0, [sp, #44]	; 0x2c
 8007afa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007afe:	9302      	str	r3, [sp, #8]
 8007b00:	9b08      	ldr	r3, [sp, #32]
 8007b02:	f103 33ff 	add.w	r3, r3, #4294967295
 8007b06:	bfa8      	it	ge
 8007b08:	1ed4      	subge	r4, r2, #3
 8007b0a:	9306      	str	r3, [sp, #24]
 8007b0c:	bfb2      	itee	lt
 8007b0e:	2400      	movlt	r4, #0
 8007b10:	2318      	movge	r3, #24
 8007b12:	fb94 f4f3 	sdivge	r4, r4, r3
 8007b16:	f06f 0317 	mvn.w	r3, #23
 8007b1a:	fb04 3303 	mla	r3, r4, r3, r3
 8007b1e:	eb03 0a02 	add.w	sl, r3, r2
 8007b22:	9b02      	ldr	r3, [sp, #8]
 8007b24:	9a06      	ldr	r2, [sp, #24]
 8007b26:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 8007df8 <__kernel_rem_pio2+0x318>
 8007b2a:	eb03 0802 	add.w	r8, r3, r2
 8007b2e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8007b30:	1aa7      	subs	r7, r4, r2
 8007b32:	ae22      	add	r6, sp, #136	; 0x88
 8007b34:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8007b38:	2500      	movs	r5, #0
 8007b3a:	4545      	cmp	r5, r8
 8007b3c:	dd13      	ble.n	8007b66 <__kernel_rem_pio2+0x86>
 8007b3e:	9b08      	ldr	r3, [sp, #32]
 8007b40:	ed9f 8bad 	vldr	d8, [pc, #692]	; 8007df8 <__kernel_rem_pio2+0x318>
 8007b44:	aa22      	add	r2, sp, #136	; 0x88
 8007b46:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8007b4a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8007b4e:	f04f 0800 	mov.w	r8, #0
 8007b52:	9b02      	ldr	r3, [sp, #8]
 8007b54:	4598      	cmp	r8, r3
 8007b56:	dc2f      	bgt.n	8007bb8 <__kernel_rem_pio2+0xd8>
 8007b58:	ed8d 8b04 	vstr	d8, [sp, #16]
 8007b5c:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8007b60:	462f      	mov	r7, r5
 8007b62:	2600      	movs	r6, #0
 8007b64:	e01b      	b.n	8007b9e <__kernel_rem_pio2+0xbe>
 8007b66:	42ef      	cmn	r7, r5
 8007b68:	d407      	bmi.n	8007b7a <__kernel_rem_pio2+0x9a>
 8007b6a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8007b6e:	f7f8 fcd9 	bl	8000524 <__aeabi_i2d>
 8007b72:	e8e6 0102 	strd	r0, r1, [r6], #8
 8007b76:	3501      	adds	r5, #1
 8007b78:	e7df      	b.n	8007b3a <__kernel_rem_pio2+0x5a>
 8007b7a:	ec51 0b18 	vmov	r0, r1, d8
 8007b7e:	e7f8      	b.n	8007b72 <__kernel_rem_pio2+0x92>
 8007b80:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007b84:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8007b88:	f7f8 fd36 	bl	80005f8 <__aeabi_dmul>
 8007b8c:	4602      	mov	r2, r0
 8007b8e:	460b      	mov	r3, r1
 8007b90:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b94:	f7f8 fb7a 	bl	800028c <__adddf3>
 8007b98:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007b9c:	3601      	adds	r6, #1
 8007b9e:	9b06      	ldr	r3, [sp, #24]
 8007ba0:	429e      	cmp	r6, r3
 8007ba2:	f1a7 0708 	sub.w	r7, r7, #8
 8007ba6:	ddeb      	ble.n	8007b80 <__kernel_rem_pio2+0xa0>
 8007ba8:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007bac:	f108 0801 	add.w	r8, r8, #1
 8007bb0:	ecab 7b02 	vstmia	fp!, {d7}
 8007bb4:	3508      	adds	r5, #8
 8007bb6:	e7cc      	b.n	8007b52 <__kernel_rem_pio2+0x72>
 8007bb8:	9b02      	ldr	r3, [sp, #8]
 8007bba:	aa0e      	add	r2, sp, #56	; 0x38
 8007bbc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007bc0:	930d      	str	r3, [sp, #52]	; 0x34
 8007bc2:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8007bc4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8007bc8:	9c02      	ldr	r4, [sp, #8]
 8007bca:	930c      	str	r3, [sp, #48]	; 0x30
 8007bcc:	00e3      	lsls	r3, r4, #3
 8007bce:	930a      	str	r3, [sp, #40]	; 0x28
 8007bd0:	ab9a      	add	r3, sp, #616	; 0x268
 8007bd2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007bd6:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8007bda:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 8007bde:	ab72      	add	r3, sp, #456	; 0x1c8
 8007be0:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 8007be4:	46c3      	mov	fp, r8
 8007be6:	46a1      	mov	r9, r4
 8007be8:	f1b9 0f00 	cmp.w	r9, #0
 8007bec:	f1a5 0508 	sub.w	r5, r5, #8
 8007bf0:	dc77      	bgt.n	8007ce2 <__kernel_rem_pio2+0x202>
 8007bf2:	ec47 6b10 	vmov	d0, r6, r7
 8007bf6:	4650      	mov	r0, sl
 8007bf8:	f000 fc0a 	bl	8008410 <scalbn>
 8007bfc:	ec57 6b10 	vmov	r6, r7, d0
 8007c00:	2200      	movs	r2, #0
 8007c02:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8007c06:	ee10 0a10 	vmov	r0, s0
 8007c0a:	4639      	mov	r1, r7
 8007c0c:	f7f8 fcf4 	bl	80005f8 <__aeabi_dmul>
 8007c10:	ec41 0b10 	vmov	d0, r0, r1
 8007c14:	f000 fb7c 	bl	8008310 <floor>
 8007c18:	4b7c      	ldr	r3, [pc, #496]	; (8007e0c <__kernel_rem_pio2+0x32c>)
 8007c1a:	ec51 0b10 	vmov	r0, r1, d0
 8007c1e:	2200      	movs	r2, #0
 8007c20:	f7f8 fcea 	bl	80005f8 <__aeabi_dmul>
 8007c24:	4602      	mov	r2, r0
 8007c26:	460b      	mov	r3, r1
 8007c28:	4630      	mov	r0, r6
 8007c2a:	4639      	mov	r1, r7
 8007c2c:	f7f8 fb2c 	bl	8000288 <__aeabi_dsub>
 8007c30:	460f      	mov	r7, r1
 8007c32:	4606      	mov	r6, r0
 8007c34:	f7f8 ff90 	bl	8000b58 <__aeabi_d2iz>
 8007c38:	9004      	str	r0, [sp, #16]
 8007c3a:	f7f8 fc73 	bl	8000524 <__aeabi_i2d>
 8007c3e:	4602      	mov	r2, r0
 8007c40:	460b      	mov	r3, r1
 8007c42:	4630      	mov	r0, r6
 8007c44:	4639      	mov	r1, r7
 8007c46:	f7f8 fb1f 	bl	8000288 <__aeabi_dsub>
 8007c4a:	f1ba 0f00 	cmp.w	sl, #0
 8007c4e:	4606      	mov	r6, r0
 8007c50:	460f      	mov	r7, r1
 8007c52:	dd6d      	ble.n	8007d30 <__kernel_rem_pio2+0x250>
 8007c54:	1e62      	subs	r2, r4, #1
 8007c56:	ab0e      	add	r3, sp, #56	; 0x38
 8007c58:	9d04      	ldr	r5, [sp, #16]
 8007c5a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8007c5e:	f1ca 0118 	rsb	r1, sl, #24
 8007c62:	fa40 f301 	asr.w	r3, r0, r1
 8007c66:	441d      	add	r5, r3
 8007c68:	408b      	lsls	r3, r1
 8007c6a:	1ac0      	subs	r0, r0, r3
 8007c6c:	ab0e      	add	r3, sp, #56	; 0x38
 8007c6e:	9504      	str	r5, [sp, #16]
 8007c70:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8007c74:	f1ca 0317 	rsb	r3, sl, #23
 8007c78:	fa40 fb03 	asr.w	fp, r0, r3
 8007c7c:	f1bb 0f00 	cmp.w	fp, #0
 8007c80:	dd65      	ble.n	8007d4e <__kernel_rem_pio2+0x26e>
 8007c82:	9b04      	ldr	r3, [sp, #16]
 8007c84:	2200      	movs	r2, #0
 8007c86:	3301      	adds	r3, #1
 8007c88:	9304      	str	r3, [sp, #16]
 8007c8a:	4615      	mov	r5, r2
 8007c8c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8007c90:	4294      	cmp	r4, r2
 8007c92:	f300 809c 	bgt.w	8007dce <__kernel_rem_pio2+0x2ee>
 8007c96:	f1ba 0f00 	cmp.w	sl, #0
 8007c9a:	dd07      	ble.n	8007cac <__kernel_rem_pio2+0x1cc>
 8007c9c:	f1ba 0f01 	cmp.w	sl, #1
 8007ca0:	f000 80c0 	beq.w	8007e24 <__kernel_rem_pio2+0x344>
 8007ca4:	f1ba 0f02 	cmp.w	sl, #2
 8007ca8:	f000 80c6 	beq.w	8007e38 <__kernel_rem_pio2+0x358>
 8007cac:	f1bb 0f02 	cmp.w	fp, #2
 8007cb0:	d14d      	bne.n	8007d4e <__kernel_rem_pio2+0x26e>
 8007cb2:	4632      	mov	r2, r6
 8007cb4:	463b      	mov	r3, r7
 8007cb6:	4956      	ldr	r1, [pc, #344]	; (8007e10 <__kernel_rem_pio2+0x330>)
 8007cb8:	2000      	movs	r0, #0
 8007cba:	f7f8 fae5 	bl	8000288 <__aeabi_dsub>
 8007cbe:	4606      	mov	r6, r0
 8007cc0:	460f      	mov	r7, r1
 8007cc2:	2d00      	cmp	r5, #0
 8007cc4:	d043      	beq.n	8007d4e <__kernel_rem_pio2+0x26e>
 8007cc6:	4650      	mov	r0, sl
 8007cc8:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8007e00 <__kernel_rem_pio2+0x320>
 8007ccc:	f000 fba0 	bl	8008410 <scalbn>
 8007cd0:	4630      	mov	r0, r6
 8007cd2:	4639      	mov	r1, r7
 8007cd4:	ec53 2b10 	vmov	r2, r3, d0
 8007cd8:	f7f8 fad6 	bl	8000288 <__aeabi_dsub>
 8007cdc:	4606      	mov	r6, r0
 8007cde:	460f      	mov	r7, r1
 8007ce0:	e035      	b.n	8007d4e <__kernel_rem_pio2+0x26e>
 8007ce2:	4b4c      	ldr	r3, [pc, #304]	; (8007e14 <__kernel_rem_pio2+0x334>)
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	4630      	mov	r0, r6
 8007ce8:	4639      	mov	r1, r7
 8007cea:	f7f8 fc85 	bl	80005f8 <__aeabi_dmul>
 8007cee:	f7f8 ff33 	bl	8000b58 <__aeabi_d2iz>
 8007cf2:	f7f8 fc17 	bl	8000524 <__aeabi_i2d>
 8007cf6:	4602      	mov	r2, r0
 8007cf8:	460b      	mov	r3, r1
 8007cfa:	ec43 2b18 	vmov	d8, r2, r3
 8007cfe:	4b46      	ldr	r3, [pc, #280]	; (8007e18 <__kernel_rem_pio2+0x338>)
 8007d00:	2200      	movs	r2, #0
 8007d02:	f7f8 fc79 	bl	80005f8 <__aeabi_dmul>
 8007d06:	4602      	mov	r2, r0
 8007d08:	460b      	mov	r3, r1
 8007d0a:	4630      	mov	r0, r6
 8007d0c:	4639      	mov	r1, r7
 8007d0e:	f7f8 fabb 	bl	8000288 <__aeabi_dsub>
 8007d12:	f7f8 ff21 	bl	8000b58 <__aeabi_d2iz>
 8007d16:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007d1a:	f84b 0b04 	str.w	r0, [fp], #4
 8007d1e:	ec51 0b18 	vmov	r0, r1, d8
 8007d22:	f7f8 fab3 	bl	800028c <__adddf3>
 8007d26:	f109 39ff 	add.w	r9, r9, #4294967295
 8007d2a:	4606      	mov	r6, r0
 8007d2c:	460f      	mov	r7, r1
 8007d2e:	e75b      	b.n	8007be8 <__kernel_rem_pio2+0x108>
 8007d30:	d106      	bne.n	8007d40 <__kernel_rem_pio2+0x260>
 8007d32:	1e63      	subs	r3, r4, #1
 8007d34:	aa0e      	add	r2, sp, #56	; 0x38
 8007d36:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8007d3a:	ea4f 5be0 	mov.w	fp, r0, asr #23
 8007d3e:	e79d      	b.n	8007c7c <__kernel_rem_pio2+0x19c>
 8007d40:	4b36      	ldr	r3, [pc, #216]	; (8007e1c <__kernel_rem_pio2+0x33c>)
 8007d42:	2200      	movs	r2, #0
 8007d44:	f7f8 fede 	bl	8000b04 <__aeabi_dcmpge>
 8007d48:	2800      	cmp	r0, #0
 8007d4a:	d13d      	bne.n	8007dc8 <__kernel_rem_pio2+0x2e8>
 8007d4c:	4683      	mov	fp, r0
 8007d4e:	2200      	movs	r2, #0
 8007d50:	2300      	movs	r3, #0
 8007d52:	4630      	mov	r0, r6
 8007d54:	4639      	mov	r1, r7
 8007d56:	f7f8 feb7 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d5a:	2800      	cmp	r0, #0
 8007d5c:	f000 80c0 	beq.w	8007ee0 <__kernel_rem_pio2+0x400>
 8007d60:	1e65      	subs	r5, r4, #1
 8007d62:	462b      	mov	r3, r5
 8007d64:	2200      	movs	r2, #0
 8007d66:	9902      	ldr	r1, [sp, #8]
 8007d68:	428b      	cmp	r3, r1
 8007d6a:	da6c      	bge.n	8007e46 <__kernel_rem_pio2+0x366>
 8007d6c:	2a00      	cmp	r2, #0
 8007d6e:	f000 8089 	beq.w	8007e84 <__kernel_rem_pio2+0x3a4>
 8007d72:	ab0e      	add	r3, sp, #56	; 0x38
 8007d74:	f1aa 0a18 	sub.w	sl, sl, #24
 8007d78:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	f000 80ad 	beq.w	8007edc <__kernel_rem_pio2+0x3fc>
 8007d82:	4650      	mov	r0, sl
 8007d84:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8007e00 <__kernel_rem_pio2+0x320>
 8007d88:	f000 fb42 	bl	8008410 <scalbn>
 8007d8c:	ab9a      	add	r3, sp, #616	; 0x268
 8007d8e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8007d92:	ec57 6b10 	vmov	r6, r7, d0
 8007d96:	00ec      	lsls	r4, r5, #3
 8007d98:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 8007d9c:	46aa      	mov	sl, r5
 8007d9e:	f1ba 0f00 	cmp.w	sl, #0
 8007da2:	f280 80d6 	bge.w	8007f52 <__kernel_rem_pio2+0x472>
 8007da6:	ed9f 8b14 	vldr	d8, [pc, #80]	; 8007df8 <__kernel_rem_pio2+0x318>
 8007daa:	462e      	mov	r6, r5
 8007dac:	2e00      	cmp	r6, #0
 8007dae:	f2c0 8104 	blt.w	8007fba <__kernel_rem_pio2+0x4da>
 8007db2:	ab72      	add	r3, sp, #456	; 0x1c8
 8007db4:	ed8d 8b06 	vstr	d8, [sp, #24]
 8007db8:	f8df a064 	ldr.w	sl, [pc, #100]	; 8007e20 <__kernel_rem_pio2+0x340>
 8007dbc:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 8007dc0:	f04f 0800 	mov.w	r8, #0
 8007dc4:	1baf      	subs	r7, r5, r6
 8007dc6:	e0ea      	b.n	8007f9e <__kernel_rem_pio2+0x4be>
 8007dc8:	f04f 0b02 	mov.w	fp, #2
 8007dcc:	e759      	b.n	8007c82 <__kernel_rem_pio2+0x1a2>
 8007dce:	f8d8 3000 	ldr.w	r3, [r8]
 8007dd2:	b955      	cbnz	r5, 8007dea <__kernel_rem_pio2+0x30a>
 8007dd4:	b123      	cbz	r3, 8007de0 <__kernel_rem_pio2+0x300>
 8007dd6:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8007dda:	f8c8 3000 	str.w	r3, [r8]
 8007dde:	2301      	movs	r3, #1
 8007de0:	3201      	adds	r2, #1
 8007de2:	f108 0804 	add.w	r8, r8, #4
 8007de6:	461d      	mov	r5, r3
 8007de8:	e752      	b.n	8007c90 <__kernel_rem_pio2+0x1b0>
 8007dea:	1acb      	subs	r3, r1, r3
 8007dec:	f8c8 3000 	str.w	r3, [r8]
 8007df0:	462b      	mov	r3, r5
 8007df2:	e7f5      	b.n	8007de0 <__kernel_rem_pio2+0x300>
 8007df4:	f3af 8000 	nop.w
	...
 8007e04:	3ff00000 	.word	0x3ff00000
 8007e08:	0800b648 	.word	0x0800b648
 8007e0c:	40200000 	.word	0x40200000
 8007e10:	3ff00000 	.word	0x3ff00000
 8007e14:	3e700000 	.word	0x3e700000
 8007e18:	41700000 	.word	0x41700000
 8007e1c:	3fe00000 	.word	0x3fe00000
 8007e20:	0800b608 	.word	0x0800b608
 8007e24:	1e62      	subs	r2, r4, #1
 8007e26:	ab0e      	add	r3, sp, #56	; 0x38
 8007e28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e2c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8007e30:	a90e      	add	r1, sp, #56	; 0x38
 8007e32:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8007e36:	e739      	b.n	8007cac <__kernel_rem_pio2+0x1cc>
 8007e38:	1e62      	subs	r2, r4, #1
 8007e3a:	ab0e      	add	r3, sp, #56	; 0x38
 8007e3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e40:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8007e44:	e7f4      	b.n	8007e30 <__kernel_rem_pio2+0x350>
 8007e46:	a90e      	add	r1, sp, #56	; 0x38
 8007e48:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8007e4c:	3b01      	subs	r3, #1
 8007e4e:	430a      	orrs	r2, r1
 8007e50:	e789      	b.n	8007d66 <__kernel_rem_pio2+0x286>
 8007e52:	3301      	adds	r3, #1
 8007e54:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8007e58:	2900      	cmp	r1, #0
 8007e5a:	d0fa      	beq.n	8007e52 <__kernel_rem_pio2+0x372>
 8007e5c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007e5e:	f502 721a 	add.w	r2, r2, #616	; 0x268
 8007e62:	446a      	add	r2, sp
 8007e64:	3a98      	subs	r2, #152	; 0x98
 8007e66:	920a      	str	r2, [sp, #40]	; 0x28
 8007e68:	9a08      	ldr	r2, [sp, #32]
 8007e6a:	18e3      	adds	r3, r4, r3
 8007e6c:	18a5      	adds	r5, r4, r2
 8007e6e:	aa22      	add	r2, sp, #136	; 0x88
 8007e70:	f104 0801 	add.w	r8, r4, #1
 8007e74:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8007e78:	9304      	str	r3, [sp, #16]
 8007e7a:	9b04      	ldr	r3, [sp, #16]
 8007e7c:	4543      	cmp	r3, r8
 8007e7e:	da04      	bge.n	8007e8a <__kernel_rem_pio2+0x3aa>
 8007e80:	461c      	mov	r4, r3
 8007e82:	e6a3      	b.n	8007bcc <__kernel_rem_pio2+0xec>
 8007e84:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007e86:	2301      	movs	r3, #1
 8007e88:	e7e4      	b.n	8007e54 <__kernel_rem_pio2+0x374>
 8007e8a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e8c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8007e90:	f7f8 fb48 	bl	8000524 <__aeabi_i2d>
 8007e94:	e8e5 0102 	strd	r0, r1, [r5], #8
 8007e98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e9a:	46ab      	mov	fp, r5
 8007e9c:	461c      	mov	r4, r3
 8007e9e:	f04f 0900 	mov.w	r9, #0
 8007ea2:	2600      	movs	r6, #0
 8007ea4:	2700      	movs	r7, #0
 8007ea6:	9b06      	ldr	r3, [sp, #24]
 8007ea8:	4599      	cmp	r9, r3
 8007eaa:	dd06      	ble.n	8007eba <__kernel_rem_pio2+0x3da>
 8007eac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007eae:	e8e3 6702 	strd	r6, r7, [r3], #8
 8007eb2:	f108 0801 	add.w	r8, r8, #1
 8007eb6:	930a      	str	r3, [sp, #40]	; 0x28
 8007eb8:	e7df      	b.n	8007e7a <__kernel_rem_pio2+0x39a>
 8007eba:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8007ebe:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8007ec2:	f7f8 fb99 	bl	80005f8 <__aeabi_dmul>
 8007ec6:	4602      	mov	r2, r0
 8007ec8:	460b      	mov	r3, r1
 8007eca:	4630      	mov	r0, r6
 8007ecc:	4639      	mov	r1, r7
 8007ece:	f7f8 f9dd 	bl	800028c <__adddf3>
 8007ed2:	f109 0901 	add.w	r9, r9, #1
 8007ed6:	4606      	mov	r6, r0
 8007ed8:	460f      	mov	r7, r1
 8007eda:	e7e4      	b.n	8007ea6 <__kernel_rem_pio2+0x3c6>
 8007edc:	3d01      	subs	r5, #1
 8007ede:	e748      	b.n	8007d72 <__kernel_rem_pio2+0x292>
 8007ee0:	ec47 6b10 	vmov	d0, r6, r7
 8007ee4:	f1ca 0000 	rsb	r0, sl, #0
 8007ee8:	f000 fa92 	bl	8008410 <scalbn>
 8007eec:	ec57 6b10 	vmov	r6, r7, d0
 8007ef0:	4ba0      	ldr	r3, [pc, #640]	; (8008174 <__kernel_rem_pio2+0x694>)
 8007ef2:	ee10 0a10 	vmov	r0, s0
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	4639      	mov	r1, r7
 8007efa:	f7f8 fe03 	bl	8000b04 <__aeabi_dcmpge>
 8007efe:	b1f8      	cbz	r0, 8007f40 <__kernel_rem_pio2+0x460>
 8007f00:	4b9d      	ldr	r3, [pc, #628]	; (8008178 <__kernel_rem_pio2+0x698>)
 8007f02:	2200      	movs	r2, #0
 8007f04:	4630      	mov	r0, r6
 8007f06:	4639      	mov	r1, r7
 8007f08:	f7f8 fb76 	bl	80005f8 <__aeabi_dmul>
 8007f0c:	f7f8 fe24 	bl	8000b58 <__aeabi_d2iz>
 8007f10:	4680      	mov	r8, r0
 8007f12:	f7f8 fb07 	bl	8000524 <__aeabi_i2d>
 8007f16:	4b97      	ldr	r3, [pc, #604]	; (8008174 <__kernel_rem_pio2+0x694>)
 8007f18:	2200      	movs	r2, #0
 8007f1a:	f7f8 fb6d 	bl	80005f8 <__aeabi_dmul>
 8007f1e:	460b      	mov	r3, r1
 8007f20:	4602      	mov	r2, r0
 8007f22:	4639      	mov	r1, r7
 8007f24:	4630      	mov	r0, r6
 8007f26:	f7f8 f9af 	bl	8000288 <__aeabi_dsub>
 8007f2a:	f7f8 fe15 	bl	8000b58 <__aeabi_d2iz>
 8007f2e:	1c65      	adds	r5, r4, #1
 8007f30:	ab0e      	add	r3, sp, #56	; 0x38
 8007f32:	f10a 0a18 	add.w	sl, sl, #24
 8007f36:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8007f3a:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8007f3e:	e720      	b.n	8007d82 <__kernel_rem_pio2+0x2a2>
 8007f40:	4630      	mov	r0, r6
 8007f42:	4639      	mov	r1, r7
 8007f44:	f7f8 fe08 	bl	8000b58 <__aeabi_d2iz>
 8007f48:	ab0e      	add	r3, sp, #56	; 0x38
 8007f4a:	4625      	mov	r5, r4
 8007f4c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8007f50:	e717      	b.n	8007d82 <__kernel_rem_pio2+0x2a2>
 8007f52:	ab0e      	add	r3, sp, #56	; 0x38
 8007f54:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8007f58:	f7f8 fae4 	bl	8000524 <__aeabi_i2d>
 8007f5c:	4632      	mov	r2, r6
 8007f5e:	463b      	mov	r3, r7
 8007f60:	f7f8 fb4a 	bl	80005f8 <__aeabi_dmul>
 8007f64:	4b84      	ldr	r3, [pc, #528]	; (8008178 <__kernel_rem_pio2+0x698>)
 8007f66:	e968 0102 	strd	r0, r1, [r8, #-8]!
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	4630      	mov	r0, r6
 8007f6e:	4639      	mov	r1, r7
 8007f70:	f7f8 fb42 	bl	80005f8 <__aeabi_dmul>
 8007f74:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007f78:	4606      	mov	r6, r0
 8007f7a:	460f      	mov	r7, r1
 8007f7c:	e70f      	b.n	8007d9e <__kernel_rem_pio2+0x2be>
 8007f7e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8007f82:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8007f86:	f7f8 fb37 	bl	80005f8 <__aeabi_dmul>
 8007f8a:	4602      	mov	r2, r0
 8007f8c:	460b      	mov	r3, r1
 8007f8e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007f92:	f7f8 f97b 	bl	800028c <__adddf3>
 8007f96:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007f9a:	f108 0801 	add.w	r8, r8, #1
 8007f9e:	9b02      	ldr	r3, [sp, #8]
 8007fa0:	4598      	cmp	r8, r3
 8007fa2:	dc01      	bgt.n	8007fa8 <__kernel_rem_pio2+0x4c8>
 8007fa4:	45b8      	cmp	r8, r7
 8007fa6:	ddea      	ble.n	8007f7e <__kernel_rem_pio2+0x49e>
 8007fa8:	ed9d 7b06 	vldr	d7, [sp, #24]
 8007fac:	ab4a      	add	r3, sp, #296	; 0x128
 8007fae:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8007fb2:	ed87 7b00 	vstr	d7, [r7]
 8007fb6:	3e01      	subs	r6, #1
 8007fb8:	e6f8      	b.n	8007dac <__kernel_rem_pio2+0x2cc>
 8007fba:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8007fbc:	2b02      	cmp	r3, #2
 8007fbe:	dc0b      	bgt.n	8007fd8 <__kernel_rem_pio2+0x4f8>
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	dc35      	bgt.n	8008030 <__kernel_rem_pio2+0x550>
 8007fc4:	d059      	beq.n	800807a <__kernel_rem_pio2+0x59a>
 8007fc6:	9b04      	ldr	r3, [sp, #16]
 8007fc8:	f003 0007 	and.w	r0, r3, #7
 8007fcc:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8007fd0:	ecbd 8b02 	vpop	{d8}
 8007fd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fd8:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8007fda:	2b03      	cmp	r3, #3
 8007fdc:	d1f3      	bne.n	8007fc6 <__kernel_rem_pio2+0x4e6>
 8007fde:	ab4a      	add	r3, sp, #296	; 0x128
 8007fe0:	4423      	add	r3, r4
 8007fe2:	9306      	str	r3, [sp, #24]
 8007fe4:	461c      	mov	r4, r3
 8007fe6:	469a      	mov	sl, r3
 8007fe8:	9502      	str	r5, [sp, #8]
 8007fea:	9b02      	ldr	r3, [sp, #8]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	f1aa 0a08 	sub.w	sl, sl, #8
 8007ff2:	dc6b      	bgt.n	80080cc <__kernel_rem_pio2+0x5ec>
 8007ff4:	46aa      	mov	sl, r5
 8007ff6:	f1ba 0f01 	cmp.w	sl, #1
 8007ffa:	f1a4 0408 	sub.w	r4, r4, #8
 8007ffe:	f300 8085 	bgt.w	800810c <__kernel_rem_pio2+0x62c>
 8008002:	9c06      	ldr	r4, [sp, #24]
 8008004:	2000      	movs	r0, #0
 8008006:	3408      	adds	r4, #8
 8008008:	2100      	movs	r1, #0
 800800a:	2d01      	cmp	r5, #1
 800800c:	f300 809d 	bgt.w	800814a <__kernel_rem_pio2+0x66a>
 8008010:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 8008014:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 8008018:	f1bb 0f00 	cmp.w	fp, #0
 800801c:	f040 809b 	bne.w	8008156 <__kernel_rem_pio2+0x676>
 8008020:	9b01      	ldr	r3, [sp, #4]
 8008022:	e9c3 5600 	strd	r5, r6, [r3]
 8008026:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800802a:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800802e:	e7ca      	b.n	8007fc6 <__kernel_rem_pio2+0x4e6>
 8008030:	3408      	adds	r4, #8
 8008032:	ab4a      	add	r3, sp, #296	; 0x128
 8008034:	441c      	add	r4, r3
 8008036:	462e      	mov	r6, r5
 8008038:	2000      	movs	r0, #0
 800803a:	2100      	movs	r1, #0
 800803c:	2e00      	cmp	r6, #0
 800803e:	da36      	bge.n	80080ae <__kernel_rem_pio2+0x5ce>
 8008040:	f1bb 0f00 	cmp.w	fp, #0
 8008044:	d039      	beq.n	80080ba <__kernel_rem_pio2+0x5da>
 8008046:	4602      	mov	r2, r0
 8008048:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800804c:	9c01      	ldr	r4, [sp, #4]
 800804e:	e9c4 2300 	strd	r2, r3, [r4]
 8008052:	4602      	mov	r2, r0
 8008054:	460b      	mov	r3, r1
 8008056:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800805a:	f7f8 f915 	bl	8000288 <__aeabi_dsub>
 800805e:	ae4c      	add	r6, sp, #304	; 0x130
 8008060:	2401      	movs	r4, #1
 8008062:	42a5      	cmp	r5, r4
 8008064:	da2c      	bge.n	80080c0 <__kernel_rem_pio2+0x5e0>
 8008066:	f1bb 0f00 	cmp.w	fp, #0
 800806a:	d002      	beq.n	8008072 <__kernel_rem_pio2+0x592>
 800806c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008070:	4619      	mov	r1, r3
 8008072:	9b01      	ldr	r3, [sp, #4]
 8008074:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8008078:	e7a5      	b.n	8007fc6 <__kernel_rem_pio2+0x4e6>
 800807a:	f504 731a 	add.w	r3, r4, #616	; 0x268
 800807e:	eb0d 0403 	add.w	r4, sp, r3
 8008082:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8008086:	2000      	movs	r0, #0
 8008088:	2100      	movs	r1, #0
 800808a:	2d00      	cmp	r5, #0
 800808c:	da09      	bge.n	80080a2 <__kernel_rem_pio2+0x5c2>
 800808e:	f1bb 0f00 	cmp.w	fp, #0
 8008092:	d002      	beq.n	800809a <__kernel_rem_pio2+0x5ba>
 8008094:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008098:	4619      	mov	r1, r3
 800809a:	9b01      	ldr	r3, [sp, #4]
 800809c:	e9c3 0100 	strd	r0, r1, [r3]
 80080a0:	e791      	b.n	8007fc6 <__kernel_rem_pio2+0x4e6>
 80080a2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80080a6:	f7f8 f8f1 	bl	800028c <__adddf3>
 80080aa:	3d01      	subs	r5, #1
 80080ac:	e7ed      	b.n	800808a <__kernel_rem_pio2+0x5aa>
 80080ae:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80080b2:	f7f8 f8eb 	bl	800028c <__adddf3>
 80080b6:	3e01      	subs	r6, #1
 80080b8:	e7c0      	b.n	800803c <__kernel_rem_pio2+0x55c>
 80080ba:	4602      	mov	r2, r0
 80080bc:	460b      	mov	r3, r1
 80080be:	e7c5      	b.n	800804c <__kernel_rem_pio2+0x56c>
 80080c0:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 80080c4:	f7f8 f8e2 	bl	800028c <__adddf3>
 80080c8:	3401      	adds	r4, #1
 80080ca:	e7ca      	b.n	8008062 <__kernel_rem_pio2+0x582>
 80080cc:	e9da 8900 	ldrd	r8, r9, [sl]
 80080d0:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 80080d4:	9b02      	ldr	r3, [sp, #8]
 80080d6:	3b01      	subs	r3, #1
 80080d8:	9302      	str	r3, [sp, #8]
 80080da:	4632      	mov	r2, r6
 80080dc:	463b      	mov	r3, r7
 80080de:	4640      	mov	r0, r8
 80080e0:	4649      	mov	r1, r9
 80080e2:	f7f8 f8d3 	bl	800028c <__adddf3>
 80080e6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80080ea:	4602      	mov	r2, r0
 80080ec:	460b      	mov	r3, r1
 80080ee:	4640      	mov	r0, r8
 80080f0:	4649      	mov	r1, r9
 80080f2:	f7f8 f8c9 	bl	8000288 <__aeabi_dsub>
 80080f6:	4632      	mov	r2, r6
 80080f8:	463b      	mov	r3, r7
 80080fa:	f7f8 f8c7 	bl	800028c <__adddf3>
 80080fe:	ed9d 7b08 	vldr	d7, [sp, #32]
 8008102:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008106:	ed8a 7b00 	vstr	d7, [sl]
 800810a:	e76e      	b.n	8007fea <__kernel_rem_pio2+0x50a>
 800810c:	e9d4 8900 	ldrd	r8, r9, [r4]
 8008110:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8008114:	4640      	mov	r0, r8
 8008116:	4632      	mov	r2, r6
 8008118:	463b      	mov	r3, r7
 800811a:	4649      	mov	r1, r9
 800811c:	f7f8 f8b6 	bl	800028c <__adddf3>
 8008120:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008124:	4602      	mov	r2, r0
 8008126:	460b      	mov	r3, r1
 8008128:	4640      	mov	r0, r8
 800812a:	4649      	mov	r1, r9
 800812c:	f7f8 f8ac 	bl	8000288 <__aeabi_dsub>
 8008130:	4632      	mov	r2, r6
 8008132:	463b      	mov	r3, r7
 8008134:	f7f8 f8aa 	bl	800028c <__adddf3>
 8008138:	ed9d 7b02 	vldr	d7, [sp, #8]
 800813c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008140:	ed84 7b00 	vstr	d7, [r4]
 8008144:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008148:	e755      	b.n	8007ff6 <__kernel_rem_pio2+0x516>
 800814a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800814e:	f7f8 f89d 	bl	800028c <__adddf3>
 8008152:	3d01      	subs	r5, #1
 8008154:	e759      	b.n	800800a <__kernel_rem_pio2+0x52a>
 8008156:	9b01      	ldr	r3, [sp, #4]
 8008158:	9a01      	ldr	r2, [sp, #4]
 800815a:	601d      	str	r5, [r3, #0]
 800815c:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8008160:	605c      	str	r4, [r3, #4]
 8008162:	609f      	str	r7, [r3, #8]
 8008164:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8008168:	60d3      	str	r3, [r2, #12]
 800816a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800816e:	6110      	str	r0, [r2, #16]
 8008170:	6153      	str	r3, [r2, #20]
 8008172:	e728      	b.n	8007fc6 <__kernel_rem_pio2+0x4e6>
 8008174:	41700000 	.word	0x41700000
 8008178:	3e700000 	.word	0x3e700000
 800817c:	00000000 	.word	0x00000000

08008180 <__kernel_sin>:
 8008180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008184:	ed2d 8b04 	vpush	{d8-d9}
 8008188:	eeb0 8a41 	vmov.f32	s16, s2
 800818c:	eef0 8a61 	vmov.f32	s17, s3
 8008190:	ec55 4b10 	vmov	r4, r5, d0
 8008194:	b083      	sub	sp, #12
 8008196:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800819a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800819e:	9001      	str	r0, [sp, #4]
 80081a0:	da06      	bge.n	80081b0 <__kernel_sin+0x30>
 80081a2:	ee10 0a10 	vmov	r0, s0
 80081a6:	4629      	mov	r1, r5
 80081a8:	f7f8 fcd6 	bl	8000b58 <__aeabi_d2iz>
 80081ac:	2800      	cmp	r0, #0
 80081ae:	d051      	beq.n	8008254 <__kernel_sin+0xd4>
 80081b0:	4622      	mov	r2, r4
 80081b2:	462b      	mov	r3, r5
 80081b4:	4620      	mov	r0, r4
 80081b6:	4629      	mov	r1, r5
 80081b8:	f7f8 fa1e 	bl	80005f8 <__aeabi_dmul>
 80081bc:	4682      	mov	sl, r0
 80081be:	468b      	mov	fp, r1
 80081c0:	4602      	mov	r2, r0
 80081c2:	460b      	mov	r3, r1
 80081c4:	4620      	mov	r0, r4
 80081c6:	4629      	mov	r1, r5
 80081c8:	f7f8 fa16 	bl	80005f8 <__aeabi_dmul>
 80081cc:	a341      	add	r3, pc, #260	; (adr r3, 80082d4 <__kernel_sin+0x154>)
 80081ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081d2:	4680      	mov	r8, r0
 80081d4:	4689      	mov	r9, r1
 80081d6:	4650      	mov	r0, sl
 80081d8:	4659      	mov	r1, fp
 80081da:	f7f8 fa0d 	bl	80005f8 <__aeabi_dmul>
 80081de:	a33f      	add	r3, pc, #252	; (adr r3, 80082dc <__kernel_sin+0x15c>)
 80081e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081e4:	f7f8 f850 	bl	8000288 <__aeabi_dsub>
 80081e8:	4652      	mov	r2, sl
 80081ea:	465b      	mov	r3, fp
 80081ec:	f7f8 fa04 	bl	80005f8 <__aeabi_dmul>
 80081f0:	a33c      	add	r3, pc, #240	; (adr r3, 80082e4 <__kernel_sin+0x164>)
 80081f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081f6:	f7f8 f849 	bl	800028c <__adddf3>
 80081fa:	4652      	mov	r2, sl
 80081fc:	465b      	mov	r3, fp
 80081fe:	f7f8 f9fb 	bl	80005f8 <__aeabi_dmul>
 8008202:	a33a      	add	r3, pc, #232	; (adr r3, 80082ec <__kernel_sin+0x16c>)
 8008204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008208:	f7f8 f83e 	bl	8000288 <__aeabi_dsub>
 800820c:	4652      	mov	r2, sl
 800820e:	465b      	mov	r3, fp
 8008210:	f7f8 f9f2 	bl	80005f8 <__aeabi_dmul>
 8008214:	a337      	add	r3, pc, #220	; (adr r3, 80082f4 <__kernel_sin+0x174>)
 8008216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800821a:	f7f8 f837 	bl	800028c <__adddf3>
 800821e:	9b01      	ldr	r3, [sp, #4]
 8008220:	4606      	mov	r6, r0
 8008222:	460f      	mov	r7, r1
 8008224:	b9eb      	cbnz	r3, 8008262 <__kernel_sin+0xe2>
 8008226:	4602      	mov	r2, r0
 8008228:	460b      	mov	r3, r1
 800822a:	4650      	mov	r0, sl
 800822c:	4659      	mov	r1, fp
 800822e:	f7f8 f9e3 	bl	80005f8 <__aeabi_dmul>
 8008232:	a325      	add	r3, pc, #148	; (adr r3, 80082c8 <__kernel_sin+0x148>)
 8008234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008238:	f7f8 f826 	bl	8000288 <__aeabi_dsub>
 800823c:	4642      	mov	r2, r8
 800823e:	464b      	mov	r3, r9
 8008240:	f7f8 f9da 	bl	80005f8 <__aeabi_dmul>
 8008244:	4602      	mov	r2, r0
 8008246:	460b      	mov	r3, r1
 8008248:	4620      	mov	r0, r4
 800824a:	4629      	mov	r1, r5
 800824c:	f7f8 f81e 	bl	800028c <__adddf3>
 8008250:	4604      	mov	r4, r0
 8008252:	460d      	mov	r5, r1
 8008254:	ec45 4b10 	vmov	d0, r4, r5
 8008258:	b003      	add	sp, #12
 800825a:	ecbd 8b04 	vpop	{d8-d9}
 800825e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008262:	4b1b      	ldr	r3, [pc, #108]	; (80082d0 <__kernel_sin+0x150>)
 8008264:	ec51 0b18 	vmov	r0, r1, d8
 8008268:	2200      	movs	r2, #0
 800826a:	f7f8 f9c5 	bl	80005f8 <__aeabi_dmul>
 800826e:	4632      	mov	r2, r6
 8008270:	ec41 0b19 	vmov	d9, r0, r1
 8008274:	463b      	mov	r3, r7
 8008276:	4640      	mov	r0, r8
 8008278:	4649      	mov	r1, r9
 800827a:	f7f8 f9bd 	bl	80005f8 <__aeabi_dmul>
 800827e:	4602      	mov	r2, r0
 8008280:	460b      	mov	r3, r1
 8008282:	ec51 0b19 	vmov	r0, r1, d9
 8008286:	f7f7 ffff 	bl	8000288 <__aeabi_dsub>
 800828a:	4652      	mov	r2, sl
 800828c:	465b      	mov	r3, fp
 800828e:	f7f8 f9b3 	bl	80005f8 <__aeabi_dmul>
 8008292:	ec53 2b18 	vmov	r2, r3, d8
 8008296:	f7f7 fff7 	bl	8000288 <__aeabi_dsub>
 800829a:	a30b      	add	r3, pc, #44	; (adr r3, 80082c8 <__kernel_sin+0x148>)
 800829c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082a0:	4606      	mov	r6, r0
 80082a2:	460f      	mov	r7, r1
 80082a4:	4640      	mov	r0, r8
 80082a6:	4649      	mov	r1, r9
 80082a8:	f7f8 f9a6 	bl	80005f8 <__aeabi_dmul>
 80082ac:	4602      	mov	r2, r0
 80082ae:	460b      	mov	r3, r1
 80082b0:	4630      	mov	r0, r6
 80082b2:	4639      	mov	r1, r7
 80082b4:	f7f7 ffea 	bl	800028c <__adddf3>
 80082b8:	4602      	mov	r2, r0
 80082ba:	460b      	mov	r3, r1
 80082bc:	4620      	mov	r0, r4
 80082be:	4629      	mov	r1, r5
 80082c0:	f7f7 ffe2 	bl	8000288 <__aeabi_dsub>
 80082c4:	e7c4      	b.n	8008250 <__kernel_sin+0xd0>
 80082c6:	bf00      	nop
 80082c8:	55555549 	.word	0x55555549
 80082cc:	3fc55555 	.word	0x3fc55555
 80082d0:	3fe00000 	.word	0x3fe00000
 80082d4:	5acfd57c 	.word	0x5acfd57c
 80082d8:	3de5d93a 	.word	0x3de5d93a
 80082dc:	8a2b9ceb 	.word	0x8a2b9ceb
 80082e0:	3e5ae5e6 	.word	0x3e5ae5e6
 80082e4:	57b1fe7d 	.word	0x57b1fe7d
 80082e8:	3ec71de3 	.word	0x3ec71de3
 80082ec:	19c161d5 	.word	0x19c161d5
 80082f0:	3f2a01a0 	.word	0x3f2a01a0
 80082f4:	1110f8a6 	.word	0x1110f8a6
 80082f8:	3f811111 	.word	0x3f811111

080082fc <fabs>:
 80082fc:	ec51 0b10 	vmov	r0, r1, d0
 8008300:	ee10 2a10 	vmov	r2, s0
 8008304:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008308:	ec43 2b10 	vmov	d0, r2, r3
 800830c:	4770      	bx	lr
	...

08008310 <floor>:
 8008310:	ec51 0b10 	vmov	r0, r1, d0
 8008314:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008318:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800831c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8008320:	2e13      	cmp	r6, #19
 8008322:	ee10 5a10 	vmov	r5, s0
 8008326:	ee10 8a10 	vmov	r8, s0
 800832a:	460c      	mov	r4, r1
 800832c:	dc32      	bgt.n	8008394 <floor+0x84>
 800832e:	2e00      	cmp	r6, #0
 8008330:	da14      	bge.n	800835c <floor+0x4c>
 8008332:	a333      	add	r3, pc, #204	; (adr r3, 8008400 <floor+0xf0>)
 8008334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008338:	f7f7 ffa8 	bl	800028c <__adddf3>
 800833c:	2200      	movs	r2, #0
 800833e:	2300      	movs	r3, #0
 8008340:	f7f8 fbea 	bl	8000b18 <__aeabi_dcmpgt>
 8008344:	b138      	cbz	r0, 8008356 <floor+0x46>
 8008346:	2c00      	cmp	r4, #0
 8008348:	da57      	bge.n	80083fa <floor+0xea>
 800834a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800834e:	431d      	orrs	r5, r3
 8008350:	d001      	beq.n	8008356 <floor+0x46>
 8008352:	4c2d      	ldr	r4, [pc, #180]	; (8008408 <floor+0xf8>)
 8008354:	2500      	movs	r5, #0
 8008356:	4621      	mov	r1, r4
 8008358:	4628      	mov	r0, r5
 800835a:	e025      	b.n	80083a8 <floor+0x98>
 800835c:	4f2b      	ldr	r7, [pc, #172]	; (800840c <floor+0xfc>)
 800835e:	4137      	asrs	r7, r6
 8008360:	ea01 0307 	and.w	r3, r1, r7
 8008364:	4303      	orrs	r3, r0
 8008366:	d01f      	beq.n	80083a8 <floor+0x98>
 8008368:	a325      	add	r3, pc, #148	; (adr r3, 8008400 <floor+0xf0>)
 800836a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800836e:	f7f7 ff8d 	bl	800028c <__adddf3>
 8008372:	2200      	movs	r2, #0
 8008374:	2300      	movs	r3, #0
 8008376:	f7f8 fbcf 	bl	8000b18 <__aeabi_dcmpgt>
 800837a:	2800      	cmp	r0, #0
 800837c:	d0eb      	beq.n	8008356 <floor+0x46>
 800837e:	2c00      	cmp	r4, #0
 8008380:	bfbe      	ittt	lt
 8008382:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8008386:	fa43 f606 	asrlt.w	r6, r3, r6
 800838a:	19a4      	addlt	r4, r4, r6
 800838c:	ea24 0407 	bic.w	r4, r4, r7
 8008390:	2500      	movs	r5, #0
 8008392:	e7e0      	b.n	8008356 <floor+0x46>
 8008394:	2e33      	cmp	r6, #51	; 0x33
 8008396:	dd0b      	ble.n	80083b0 <floor+0xa0>
 8008398:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800839c:	d104      	bne.n	80083a8 <floor+0x98>
 800839e:	ee10 2a10 	vmov	r2, s0
 80083a2:	460b      	mov	r3, r1
 80083a4:	f7f7 ff72 	bl	800028c <__adddf3>
 80083a8:	ec41 0b10 	vmov	d0, r0, r1
 80083ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083b0:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80083b4:	f04f 33ff 	mov.w	r3, #4294967295
 80083b8:	fa23 f707 	lsr.w	r7, r3, r7
 80083bc:	4207      	tst	r7, r0
 80083be:	d0f3      	beq.n	80083a8 <floor+0x98>
 80083c0:	a30f      	add	r3, pc, #60	; (adr r3, 8008400 <floor+0xf0>)
 80083c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083c6:	f7f7 ff61 	bl	800028c <__adddf3>
 80083ca:	2200      	movs	r2, #0
 80083cc:	2300      	movs	r3, #0
 80083ce:	f7f8 fba3 	bl	8000b18 <__aeabi_dcmpgt>
 80083d2:	2800      	cmp	r0, #0
 80083d4:	d0bf      	beq.n	8008356 <floor+0x46>
 80083d6:	2c00      	cmp	r4, #0
 80083d8:	da02      	bge.n	80083e0 <floor+0xd0>
 80083da:	2e14      	cmp	r6, #20
 80083dc:	d103      	bne.n	80083e6 <floor+0xd6>
 80083de:	3401      	adds	r4, #1
 80083e0:	ea25 0507 	bic.w	r5, r5, r7
 80083e4:	e7b7      	b.n	8008356 <floor+0x46>
 80083e6:	2301      	movs	r3, #1
 80083e8:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80083ec:	fa03 f606 	lsl.w	r6, r3, r6
 80083f0:	4435      	add	r5, r6
 80083f2:	4545      	cmp	r5, r8
 80083f4:	bf38      	it	cc
 80083f6:	18e4      	addcc	r4, r4, r3
 80083f8:	e7f2      	b.n	80083e0 <floor+0xd0>
 80083fa:	2500      	movs	r5, #0
 80083fc:	462c      	mov	r4, r5
 80083fe:	e7aa      	b.n	8008356 <floor+0x46>
 8008400:	8800759c 	.word	0x8800759c
 8008404:	7e37e43c 	.word	0x7e37e43c
 8008408:	bff00000 	.word	0xbff00000
 800840c:	000fffff 	.word	0x000fffff

08008410 <scalbn>:
 8008410:	b570      	push	{r4, r5, r6, lr}
 8008412:	ec55 4b10 	vmov	r4, r5, d0
 8008416:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800841a:	4606      	mov	r6, r0
 800841c:	462b      	mov	r3, r5
 800841e:	b99a      	cbnz	r2, 8008448 <scalbn+0x38>
 8008420:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8008424:	4323      	orrs	r3, r4
 8008426:	d036      	beq.n	8008496 <scalbn+0x86>
 8008428:	4b39      	ldr	r3, [pc, #228]	; (8008510 <scalbn+0x100>)
 800842a:	4629      	mov	r1, r5
 800842c:	ee10 0a10 	vmov	r0, s0
 8008430:	2200      	movs	r2, #0
 8008432:	f7f8 f8e1 	bl	80005f8 <__aeabi_dmul>
 8008436:	4b37      	ldr	r3, [pc, #220]	; (8008514 <scalbn+0x104>)
 8008438:	429e      	cmp	r6, r3
 800843a:	4604      	mov	r4, r0
 800843c:	460d      	mov	r5, r1
 800843e:	da10      	bge.n	8008462 <scalbn+0x52>
 8008440:	a32b      	add	r3, pc, #172	; (adr r3, 80084f0 <scalbn+0xe0>)
 8008442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008446:	e03a      	b.n	80084be <scalbn+0xae>
 8008448:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800844c:	428a      	cmp	r2, r1
 800844e:	d10c      	bne.n	800846a <scalbn+0x5a>
 8008450:	ee10 2a10 	vmov	r2, s0
 8008454:	4620      	mov	r0, r4
 8008456:	4629      	mov	r1, r5
 8008458:	f7f7 ff18 	bl	800028c <__adddf3>
 800845c:	4604      	mov	r4, r0
 800845e:	460d      	mov	r5, r1
 8008460:	e019      	b.n	8008496 <scalbn+0x86>
 8008462:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8008466:	460b      	mov	r3, r1
 8008468:	3a36      	subs	r2, #54	; 0x36
 800846a:	4432      	add	r2, r6
 800846c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8008470:	428a      	cmp	r2, r1
 8008472:	dd08      	ble.n	8008486 <scalbn+0x76>
 8008474:	2d00      	cmp	r5, #0
 8008476:	a120      	add	r1, pc, #128	; (adr r1, 80084f8 <scalbn+0xe8>)
 8008478:	e9d1 0100 	ldrd	r0, r1, [r1]
 800847c:	da1c      	bge.n	80084b8 <scalbn+0xa8>
 800847e:	a120      	add	r1, pc, #128	; (adr r1, 8008500 <scalbn+0xf0>)
 8008480:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008484:	e018      	b.n	80084b8 <scalbn+0xa8>
 8008486:	2a00      	cmp	r2, #0
 8008488:	dd08      	ble.n	800849c <scalbn+0x8c>
 800848a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800848e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008492:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008496:	ec45 4b10 	vmov	d0, r4, r5
 800849a:	bd70      	pop	{r4, r5, r6, pc}
 800849c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80084a0:	da19      	bge.n	80084d6 <scalbn+0xc6>
 80084a2:	f24c 3350 	movw	r3, #50000	; 0xc350
 80084a6:	429e      	cmp	r6, r3
 80084a8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 80084ac:	dd0a      	ble.n	80084c4 <scalbn+0xb4>
 80084ae:	a112      	add	r1, pc, #72	; (adr r1, 80084f8 <scalbn+0xe8>)
 80084b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d1e2      	bne.n	800847e <scalbn+0x6e>
 80084b8:	a30f      	add	r3, pc, #60	; (adr r3, 80084f8 <scalbn+0xe8>)
 80084ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084be:	f7f8 f89b 	bl	80005f8 <__aeabi_dmul>
 80084c2:	e7cb      	b.n	800845c <scalbn+0x4c>
 80084c4:	a10a      	add	r1, pc, #40	; (adr r1, 80084f0 <scalbn+0xe0>)
 80084c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d0b8      	beq.n	8008440 <scalbn+0x30>
 80084ce:	a10e      	add	r1, pc, #56	; (adr r1, 8008508 <scalbn+0xf8>)
 80084d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80084d4:	e7b4      	b.n	8008440 <scalbn+0x30>
 80084d6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80084da:	3236      	adds	r2, #54	; 0x36
 80084dc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80084e0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80084e4:	4620      	mov	r0, r4
 80084e6:	4b0c      	ldr	r3, [pc, #48]	; (8008518 <scalbn+0x108>)
 80084e8:	2200      	movs	r2, #0
 80084ea:	e7e8      	b.n	80084be <scalbn+0xae>
 80084ec:	f3af 8000 	nop.w
 80084f0:	c2f8f359 	.word	0xc2f8f359
 80084f4:	01a56e1f 	.word	0x01a56e1f
 80084f8:	8800759c 	.word	0x8800759c
 80084fc:	7e37e43c 	.word	0x7e37e43c
 8008500:	8800759c 	.word	0x8800759c
 8008504:	fe37e43c 	.word	0xfe37e43c
 8008508:	c2f8f359 	.word	0xc2f8f359
 800850c:	81a56e1f 	.word	0x81a56e1f
 8008510:	43500000 	.word	0x43500000
 8008514:	ffff3cb0 	.word	0xffff3cb0
 8008518:	3c900000 	.word	0x3c900000

0800851c <__errno>:
 800851c:	4b01      	ldr	r3, [pc, #4]	; (8008524 <__errno+0x8>)
 800851e:	6818      	ldr	r0, [r3, #0]
 8008520:	4770      	bx	lr
 8008522:	bf00      	nop
 8008524:	20000010 	.word	0x20000010

08008528 <__libc_init_array>:
 8008528:	b570      	push	{r4, r5, r6, lr}
 800852a:	4d0d      	ldr	r5, [pc, #52]	; (8008560 <__libc_init_array+0x38>)
 800852c:	4c0d      	ldr	r4, [pc, #52]	; (8008564 <__libc_init_array+0x3c>)
 800852e:	1b64      	subs	r4, r4, r5
 8008530:	10a4      	asrs	r4, r4, #2
 8008532:	2600      	movs	r6, #0
 8008534:	42a6      	cmp	r6, r4
 8008536:	d109      	bne.n	800854c <__libc_init_array+0x24>
 8008538:	4d0b      	ldr	r5, [pc, #44]	; (8008568 <__libc_init_array+0x40>)
 800853a:	4c0c      	ldr	r4, [pc, #48]	; (800856c <__libc_init_array+0x44>)
 800853c:	f002 fe20 	bl	800b180 <_init>
 8008540:	1b64      	subs	r4, r4, r5
 8008542:	10a4      	asrs	r4, r4, #2
 8008544:	2600      	movs	r6, #0
 8008546:	42a6      	cmp	r6, r4
 8008548:	d105      	bne.n	8008556 <__libc_init_array+0x2e>
 800854a:	bd70      	pop	{r4, r5, r6, pc}
 800854c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008550:	4798      	blx	r3
 8008552:	3601      	adds	r6, #1
 8008554:	e7ee      	b.n	8008534 <__libc_init_array+0xc>
 8008556:	f855 3b04 	ldr.w	r3, [r5], #4
 800855a:	4798      	blx	r3
 800855c:	3601      	adds	r6, #1
 800855e:	e7f2      	b.n	8008546 <__libc_init_array+0x1e>
 8008560:	0800ba34 	.word	0x0800ba34
 8008564:	0800ba34 	.word	0x0800ba34
 8008568:	0800ba34 	.word	0x0800ba34
 800856c:	0800ba38 	.word	0x0800ba38

08008570 <memcpy>:
 8008570:	440a      	add	r2, r1
 8008572:	4291      	cmp	r1, r2
 8008574:	f100 33ff 	add.w	r3, r0, #4294967295
 8008578:	d100      	bne.n	800857c <memcpy+0xc>
 800857a:	4770      	bx	lr
 800857c:	b510      	push	{r4, lr}
 800857e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008582:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008586:	4291      	cmp	r1, r2
 8008588:	d1f9      	bne.n	800857e <memcpy+0xe>
 800858a:	bd10      	pop	{r4, pc}

0800858c <memset>:
 800858c:	4402      	add	r2, r0
 800858e:	4603      	mov	r3, r0
 8008590:	4293      	cmp	r3, r2
 8008592:	d100      	bne.n	8008596 <memset+0xa>
 8008594:	4770      	bx	lr
 8008596:	f803 1b01 	strb.w	r1, [r3], #1
 800859a:	e7f9      	b.n	8008590 <memset+0x4>

0800859c <__cvt>:
 800859c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80085a0:	ec55 4b10 	vmov	r4, r5, d0
 80085a4:	2d00      	cmp	r5, #0
 80085a6:	460e      	mov	r6, r1
 80085a8:	4619      	mov	r1, r3
 80085aa:	462b      	mov	r3, r5
 80085ac:	bfbb      	ittet	lt
 80085ae:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80085b2:	461d      	movlt	r5, r3
 80085b4:	2300      	movge	r3, #0
 80085b6:	232d      	movlt	r3, #45	; 0x2d
 80085b8:	700b      	strb	r3, [r1, #0]
 80085ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80085bc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80085c0:	4691      	mov	r9, r2
 80085c2:	f023 0820 	bic.w	r8, r3, #32
 80085c6:	bfbc      	itt	lt
 80085c8:	4622      	movlt	r2, r4
 80085ca:	4614      	movlt	r4, r2
 80085cc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80085d0:	d005      	beq.n	80085de <__cvt+0x42>
 80085d2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80085d6:	d100      	bne.n	80085da <__cvt+0x3e>
 80085d8:	3601      	adds	r6, #1
 80085da:	2102      	movs	r1, #2
 80085dc:	e000      	b.n	80085e0 <__cvt+0x44>
 80085de:	2103      	movs	r1, #3
 80085e0:	ab03      	add	r3, sp, #12
 80085e2:	9301      	str	r3, [sp, #4]
 80085e4:	ab02      	add	r3, sp, #8
 80085e6:	9300      	str	r3, [sp, #0]
 80085e8:	ec45 4b10 	vmov	d0, r4, r5
 80085ec:	4653      	mov	r3, sl
 80085ee:	4632      	mov	r2, r6
 80085f0:	f000 fe2e 	bl	8009250 <_dtoa_r>
 80085f4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80085f8:	4607      	mov	r7, r0
 80085fa:	d102      	bne.n	8008602 <__cvt+0x66>
 80085fc:	f019 0f01 	tst.w	r9, #1
 8008600:	d022      	beq.n	8008648 <__cvt+0xac>
 8008602:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008606:	eb07 0906 	add.w	r9, r7, r6
 800860a:	d110      	bne.n	800862e <__cvt+0x92>
 800860c:	783b      	ldrb	r3, [r7, #0]
 800860e:	2b30      	cmp	r3, #48	; 0x30
 8008610:	d10a      	bne.n	8008628 <__cvt+0x8c>
 8008612:	2200      	movs	r2, #0
 8008614:	2300      	movs	r3, #0
 8008616:	4620      	mov	r0, r4
 8008618:	4629      	mov	r1, r5
 800861a:	f7f8 fa55 	bl	8000ac8 <__aeabi_dcmpeq>
 800861e:	b918      	cbnz	r0, 8008628 <__cvt+0x8c>
 8008620:	f1c6 0601 	rsb	r6, r6, #1
 8008624:	f8ca 6000 	str.w	r6, [sl]
 8008628:	f8da 3000 	ldr.w	r3, [sl]
 800862c:	4499      	add	r9, r3
 800862e:	2200      	movs	r2, #0
 8008630:	2300      	movs	r3, #0
 8008632:	4620      	mov	r0, r4
 8008634:	4629      	mov	r1, r5
 8008636:	f7f8 fa47 	bl	8000ac8 <__aeabi_dcmpeq>
 800863a:	b108      	cbz	r0, 8008640 <__cvt+0xa4>
 800863c:	f8cd 900c 	str.w	r9, [sp, #12]
 8008640:	2230      	movs	r2, #48	; 0x30
 8008642:	9b03      	ldr	r3, [sp, #12]
 8008644:	454b      	cmp	r3, r9
 8008646:	d307      	bcc.n	8008658 <__cvt+0xbc>
 8008648:	9b03      	ldr	r3, [sp, #12]
 800864a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800864c:	1bdb      	subs	r3, r3, r7
 800864e:	4638      	mov	r0, r7
 8008650:	6013      	str	r3, [r2, #0]
 8008652:	b004      	add	sp, #16
 8008654:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008658:	1c59      	adds	r1, r3, #1
 800865a:	9103      	str	r1, [sp, #12]
 800865c:	701a      	strb	r2, [r3, #0]
 800865e:	e7f0      	b.n	8008642 <__cvt+0xa6>

08008660 <__exponent>:
 8008660:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008662:	4603      	mov	r3, r0
 8008664:	2900      	cmp	r1, #0
 8008666:	bfb8      	it	lt
 8008668:	4249      	neglt	r1, r1
 800866a:	f803 2b02 	strb.w	r2, [r3], #2
 800866e:	bfb4      	ite	lt
 8008670:	222d      	movlt	r2, #45	; 0x2d
 8008672:	222b      	movge	r2, #43	; 0x2b
 8008674:	2909      	cmp	r1, #9
 8008676:	7042      	strb	r2, [r0, #1]
 8008678:	dd2a      	ble.n	80086d0 <__exponent+0x70>
 800867a:	f10d 0407 	add.w	r4, sp, #7
 800867e:	46a4      	mov	ip, r4
 8008680:	270a      	movs	r7, #10
 8008682:	46a6      	mov	lr, r4
 8008684:	460a      	mov	r2, r1
 8008686:	fb91 f6f7 	sdiv	r6, r1, r7
 800868a:	fb07 1516 	mls	r5, r7, r6, r1
 800868e:	3530      	adds	r5, #48	; 0x30
 8008690:	2a63      	cmp	r2, #99	; 0x63
 8008692:	f104 34ff 	add.w	r4, r4, #4294967295
 8008696:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800869a:	4631      	mov	r1, r6
 800869c:	dcf1      	bgt.n	8008682 <__exponent+0x22>
 800869e:	3130      	adds	r1, #48	; 0x30
 80086a0:	f1ae 0502 	sub.w	r5, lr, #2
 80086a4:	f804 1c01 	strb.w	r1, [r4, #-1]
 80086a8:	1c44      	adds	r4, r0, #1
 80086aa:	4629      	mov	r1, r5
 80086ac:	4561      	cmp	r1, ip
 80086ae:	d30a      	bcc.n	80086c6 <__exponent+0x66>
 80086b0:	f10d 0209 	add.w	r2, sp, #9
 80086b4:	eba2 020e 	sub.w	r2, r2, lr
 80086b8:	4565      	cmp	r5, ip
 80086ba:	bf88      	it	hi
 80086bc:	2200      	movhi	r2, #0
 80086be:	4413      	add	r3, r2
 80086c0:	1a18      	subs	r0, r3, r0
 80086c2:	b003      	add	sp, #12
 80086c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80086ca:	f804 2f01 	strb.w	r2, [r4, #1]!
 80086ce:	e7ed      	b.n	80086ac <__exponent+0x4c>
 80086d0:	2330      	movs	r3, #48	; 0x30
 80086d2:	3130      	adds	r1, #48	; 0x30
 80086d4:	7083      	strb	r3, [r0, #2]
 80086d6:	70c1      	strb	r1, [r0, #3]
 80086d8:	1d03      	adds	r3, r0, #4
 80086da:	e7f1      	b.n	80086c0 <__exponent+0x60>

080086dc <_printf_float>:
 80086dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086e0:	ed2d 8b02 	vpush	{d8}
 80086e4:	b08d      	sub	sp, #52	; 0x34
 80086e6:	460c      	mov	r4, r1
 80086e8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80086ec:	4616      	mov	r6, r2
 80086ee:	461f      	mov	r7, r3
 80086f0:	4605      	mov	r5, r0
 80086f2:	f001 fd53 	bl	800a19c <_localeconv_r>
 80086f6:	f8d0 a000 	ldr.w	sl, [r0]
 80086fa:	4650      	mov	r0, sl
 80086fc:	f7f7 fd68 	bl	80001d0 <strlen>
 8008700:	2300      	movs	r3, #0
 8008702:	930a      	str	r3, [sp, #40]	; 0x28
 8008704:	6823      	ldr	r3, [r4, #0]
 8008706:	9305      	str	r3, [sp, #20]
 8008708:	f8d8 3000 	ldr.w	r3, [r8]
 800870c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008710:	3307      	adds	r3, #7
 8008712:	f023 0307 	bic.w	r3, r3, #7
 8008716:	f103 0208 	add.w	r2, r3, #8
 800871a:	f8c8 2000 	str.w	r2, [r8]
 800871e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008722:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008726:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800872a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800872e:	9307      	str	r3, [sp, #28]
 8008730:	f8cd 8018 	str.w	r8, [sp, #24]
 8008734:	ee08 0a10 	vmov	s16, r0
 8008738:	4b9f      	ldr	r3, [pc, #636]	; (80089b8 <_printf_float+0x2dc>)
 800873a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800873e:	f04f 32ff 	mov.w	r2, #4294967295
 8008742:	f7f8 f9f3 	bl	8000b2c <__aeabi_dcmpun>
 8008746:	bb88      	cbnz	r0, 80087ac <_printf_float+0xd0>
 8008748:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800874c:	4b9a      	ldr	r3, [pc, #616]	; (80089b8 <_printf_float+0x2dc>)
 800874e:	f04f 32ff 	mov.w	r2, #4294967295
 8008752:	f7f8 f9cd 	bl	8000af0 <__aeabi_dcmple>
 8008756:	bb48      	cbnz	r0, 80087ac <_printf_float+0xd0>
 8008758:	2200      	movs	r2, #0
 800875a:	2300      	movs	r3, #0
 800875c:	4640      	mov	r0, r8
 800875e:	4649      	mov	r1, r9
 8008760:	f7f8 f9bc 	bl	8000adc <__aeabi_dcmplt>
 8008764:	b110      	cbz	r0, 800876c <_printf_float+0x90>
 8008766:	232d      	movs	r3, #45	; 0x2d
 8008768:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800876c:	4b93      	ldr	r3, [pc, #588]	; (80089bc <_printf_float+0x2e0>)
 800876e:	4894      	ldr	r0, [pc, #592]	; (80089c0 <_printf_float+0x2e4>)
 8008770:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008774:	bf94      	ite	ls
 8008776:	4698      	movls	r8, r3
 8008778:	4680      	movhi	r8, r0
 800877a:	2303      	movs	r3, #3
 800877c:	6123      	str	r3, [r4, #16]
 800877e:	9b05      	ldr	r3, [sp, #20]
 8008780:	f023 0204 	bic.w	r2, r3, #4
 8008784:	6022      	str	r2, [r4, #0]
 8008786:	f04f 0900 	mov.w	r9, #0
 800878a:	9700      	str	r7, [sp, #0]
 800878c:	4633      	mov	r3, r6
 800878e:	aa0b      	add	r2, sp, #44	; 0x2c
 8008790:	4621      	mov	r1, r4
 8008792:	4628      	mov	r0, r5
 8008794:	f000 f9d8 	bl	8008b48 <_printf_common>
 8008798:	3001      	adds	r0, #1
 800879a:	f040 8090 	bne.w	80088be <_printf_float+0x1e2>
 800879e:	f04f 30ff 	mov.w	r0, #4294967295
 80087a2:	b00d      	add	sp, #52	; 0x34
 80087a4:	ecbd 8b02 	vpop	{d8}
 80087a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087ac:	4642      	mov	r2, r8
 80087ae:	464b      	mov	r3, r9
 80087b0:	4640      	mov	r0, r8
 80087b2:	4649      	mov	r1, r9
 80087b4:	f7f8 f9ba 	bl	8000b2c <__aeabi_dcmpun>
 80087b8:	b140      	cbz	r0, 80087cc <_printf_float+0xf0>
 80087ba:	464b      	mov	r3, r9
 80087bc:	2b00      	cmp	r3, #0
 80087be:	bfbc      	itt	lt
 80087c0:	232d      	movlt	r3, #45	; 0x2d
 80087c2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80087c6:	487f      	ldr	r0, [pc, #508]	; (80089c4 <_printf_float+0x2e8>)
 80087c8:	4b7f      	ldr	r3, [pc, #508]	; (80089c8 <_printf_float+0x2ec>)
 80087ca:	e7d1      	b.n	8008770 <_printf_float+0x94>
 80087cc:	6863      	ldr	r3, [r4, #4]
 80087ce:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80087d2:	9206      	str	r2, [sp, #24]
 80087d4:	1c5a      	adds	r2, r3, #1
 80087d6:	d13f      	bne.n	8008858 <_printf_float+0x17c>
 80087d8:	2306      	movs	r3, #6
 80087da:	6063      	str	r3, [r4, #4]
 80087dc:	9b05      	ldr	r3, [sp, #20]
 80087de:	6861      	ldr	r1, [r4, #4]
 80087e0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80087e4:	2300      	movs	r3, #0
 80087e6:	9303      	str	r3, [sp, #12]
 80087e8:	ab0a      	add	r3, sp, #40	; 0x28
 80087ea:	e9cd b301 	strd	fp, r3, [sp, #4]
 80087ee:	ab09      	add	r3, sp, #36	; 0x24
 80087f0:	ec49 8b10 	vmov	d0, r8, r9
 80087f4:	9300      	str	r3, [sp, #0]
 80087f6:	6022      	str	r2, [r4, #0]
 80087f8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80087fc:	4628      	mov	r0, r5
 80087fe:	f7ff fecd 	bl	800859c <__cvt>
 8008802:	9b06      	ldr	r3, [sp, #24]
 8008804:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008806:	2b47      	cmp	r3, #71	; 0x47
 8008808:	4680      	mov	r8, r0
 800880a:	d108      	bne.n	800881e <_printf_float+0x142>
 800880c:	1cc8      	adds	r0, r1, #3
 800880e:	db02      	blt.n	8008816 <_printf_float+0x13a>
 8008810:	6863      	ldr	r3, [r4, #4]
 8008812:	4299      	cmp	r1, r3
 8008814:	dd41      	ble.n	800889a <_printf_float+0x1be>
 8008816:	f1ab 0b02 	sub.w	fp, fp, #2
 800881a:	fa5f fb8b 	uxtb.w	fp, fp
 800881e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008822:	d820      	bhi.n	8008866 <_printf_float+0x18a>
 8008824:	3901      	subs	r1, #1
 8008826:	465a      	mov	r2, fp
 8008828:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800882c:	9109      	str	r1, [sp, #36]	; 0x24
 800882e:	f7ff ff17 	bl	8008660 <__exponent>
 8008832:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008834:	1813      	adds	r3, r2, r0
 8008836:	2a01      	cmp	r2, #1
 8008838:	4681      	mov	r9, r0
 800883a:	6123      	str	r3, [r4, #16]
 800883c:	dc02      	bgt.n	8008844 <_printf_float+0x168>
 800883e:	6822      	ldr	r2, [r4, #0]
 8008840:	07d2      	lsls	r2, r2, #31
 8008842:	d501      	bpl.n	8008848 <_printf_float+0x16c>
 8008844:	3301      	adds	r3, #1
 8008846:	6123      	str	r3, [r4, #16]
 8008848:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800884c:	2b00      	cmp	r3, #0
 800884e:	d09c      	beq.n	800878a <_printf_float+0xae>
 8008850:	232d      	movs	r3, #45	; 0x2d
 8008852:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008856:	e798      	b.n	800878a <_printf_float+0xae>
 8008858:	9a06      	ldr	r2, [sp, #24]
 800885a:	2a47      	cmp	r2, #71	; 0x47
 800885c:	d1be      	bne.n	80087dc <_printf_float+0x100>
 800885e:	2b00      	cmp	r3, #0
 8008860:	d1bc      	bne.n	80087dc <_printf_float+0x100>
 8008862:	2301      	movs	r3, #1
 8008864:	e7b9      	b.n	80087da <_printf_float+0xfe>
 8008866:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800886a:	d118      	bne.n	800889e <_printf_float+0x1c2>
 800886c:	2900      	cmp	r1, #0
 800886e:	6863      	ldr	r3, [r4, #4]
 8008870:	dd0b      	ble.n	800888a <_printf_float+0x1ae>
 8008872:	6121      	str	r1, [r4, #16]
 8008874:	b913      	cbnz	r3, 800887c <_printf_float+0x1a0>
 8008876:	6822      	ldr	r2, [r4, #0]
 8008878:	07d0      	lsls	r0, r2, #31
 800887a:	d502      	bpl.n	8008882 <_printf_float+0x1a6>
 800887c:	3301      	adds	r3, #1
 800887e:	440b      	add	r3, r1
 8008880:	6123      	str	r3, [r4, #16]
 8008882:	65a1      	str	r1, [r4, #88]	; 0x58
 8008884:	f04f 0900 	mov.w	r9, #0
 8008888:	e7de      	b.n	8008848 <_printf_float+0x16c>
 800888a:	b913      	cbnz	r3, 8008892 <_printf_float+0x1b6>
 800888c:	6822      	ldr	r2, [r4, #0]
 800888e:	07d2      	lsls	r2, r2, #31
 8008890:	d501      	bpl.n	8008896 <_printf_float+0x1ba>
 8008892:	3302      	adds	r3, #2
 8008894:	e7f4      	b.n	8008880 <_printf_float+0x1a4>
 8008896:	2301      	movs	r3, #1
 8008898:	e7f2      	b.n	8008880 <_printf_float+0x1a4>
 800889a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800889e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088a0:	4299      	cmp	r1, r3
 80088a2:	db05      	blt.n	80088b0 <_printf_float+0x1d4>
 80088a4:	6823      	ldr	r3, [r4, #0]
 80088a6:	6121      	str	r1, [r4, #16]
 80088a8:	07d8      	lsls	r0, r3, #31
 80088aa:	d5ea      	bpl.n	8008882 <_printf_float+0x1a6>
 80088ac:	1c4b      	adds	r3, r1, #1
 80088ae:	e7e7      	b.n	8008880 <_printf_float+0x1a4>
 80088b0:	2900      	cmp	r1, #0
 80088b2:	bfd4      	ite	le
 80088b4:	f1c1 0202 	rsble	r2, r1, #2
 80088b8:	2201      	movgt	r2, #1
 80088ba:	4413      	add	r3, r2
 80088bc:	e7e0      	b.n	8008880 <_printf_float+0x1a4>
 80088be:	6823      	ldr	r3, [r4, #0]
 80088c0:	055a      	lsls	r2, r3, #21
 80088c2:	d407      	bmi.n	80088d4 <_printf_float+0x1f8>
 80088c4:	6923      	ldr	r3, [r4, #16]
 80088c6:	4642      	mov	r2, r8
 80088c8:	4631      	mov	r1, r6
 80088ca:	4628      	mov	r0, r5
 80088cc:	47b8      	blx	r7
 80088ce:	3001      	adds	r0, #1
 80088d0:	d12c      	bne.n	800892c <_printf_float+0x250>
 80088d2:	e764      	b.n	800879e <_printf_float+0xc2>
 80088d4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80088d8:	f240 80e0 	bls.w	8008a9c <_printf_float+0x3c0>
 80088dc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80088e0:	2200      	movs	r2, #0
 80088e2:	2300      	movs	r3, #0
 80088e4:	f7f8 f8f0 	bl	8000ac8 <__aeabi_dcmpeq>
 80088e8:	2800      	cmp	r0, #0
 80088ea:	d034      	beq.n	8008956 <_printf_float+0x27a>
 80088ec:	4a37      	ldr	r2, [pc, #220]	; (80089cc <_printf_float+0x2f0>)
 80088ee:	2301      	movs	r3, #1
 80088f0:	4631      	mov	r1, r6
 80088f2:	4628      	mov	r0, r5
 80088f4:	47b8      	blx	r7
 80088f6:	3001      	adds	r0, #1
 80088f8:	f43f af51 	beq.w	800879e <_printf_float+0xc2>
 80088fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008900:	429a      	cmp	r2, r3
 8008902:	db02      	blt.n	800890a <_printf_float+0x22e>
 8008904:	6823      	ldr	r3, [r4, #0]
 8008906:	07d8      	lsls	r0, r3, #31
 8008908:	d510      	bpl.n	800892c <_printf_float+0x250>
 800890a:	ee18 3a10 	vmov	r3, s16
 800890e:	4652      	mov	r2, sl
 8008910:	4631      	mov	r1, r6
 8008912:	4628      	mov	r0, r5
 8008914:	47b8      	blx	r7
 8008916:	3001      	adds	r0, #1
 8008918:	f43f af41 	beq.w	800879e <_printf_float+0xc2>
 800891c:	f04f 0800 	mov.w	r8, #0
 8008920:	f104 091a 	add.w	r9, r4, #26
 8008924:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008926:	3b01      	subs	r3, #1
 8008928:	4543      	cmp	r3, r8
 800892a:	dc09      	bgt.n	8008940 <_printf_float+0x264>
 800892c:	6823      	ldr	r3, [r4, #0]
 800892e:	079b      	lsls	r3, r3, #30
 8008930:	f100 8105 	bmi.w	8008b3e <_printf_float+0x462>
 8008934:	68e0      	ldr	r0, [r4, #12]
 8008936:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008938:	4298      	cmp	r0, r3
 800893a:	bfb8      	it	lt
 800893c:	4618      	movlt	r0, r3
 800893e:	e730      	b.n	80087a2 <_printf_float+0xc6>
 8008940:	2301      	movs	r3, #1
 8008942:	464a      	mov	r2, r9
 8008944:	4631      	mov	r1, r6
 8008946:	4628      	mov	r0, r5
 8008948:	47b8      	blx	r7
 800894a:	3001      	adds	r0, #1
 800894c:	f43f af27 	beq.w	800879e <_printf_float+0xc2>
 8008950:	f108 0801 	add.w	r8, r8, #1
 8008954:	e7e6      	b.n	8008924 <_printf_float+0x248>
 8008956:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008958:	2b00      	cmp	r3, #0
 800895a:	dc39      	bgt.n	80089d0 <_printf_float+0x2f4>
 800895c:	4a1b      	ldr	r2, [pc, #108]	; (80089cc <_printf_float+0x2f0>)
 800895e:	2301      	movs	r3, #1
 8008960:	4631      	mov	r1, r6
 8008962:	4628      	mov	r0, r5
 8008964:	47b8      	blx	r7
 8008966:	3001      	adds	r0, #1
 8008968:	f43f af19 	beq.w	800879e <_printf_float+0xc2>
 800896c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008970:	4313      	orrs	r3, r2
 8008972:	d102      	bne.n	800897a <_printf_float+0x29e>
 8008974:	6823      	ldr	r3, [r4, #0]
 8008976:	07d9      	lsls	r1, r3, #31
 8008978:	d5d8      	bpl.n	800892c <_printf_float+0x250>
 800897a:	ee18 3a10 	vmov	r3, s16
 800897e:	4652      	mov	r2, sl
 8008980:	4631      	mov	r1, r6
 8008982:	4628      	mov	r0, r5
 8008984:	47b8      	blx	r7
 8008986:	3001      	adds	r0, #1
 8008988:	f43f af09 	beq.w	800879e <_printf_float+0xc2>
 800898c:	f04f 0900 	mov.w	r9, #0
 8008990:	f104 0a1a 	add.w	sl, r4, #26
 8008994:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008996:	425b      	negs	r3, r3
 8008998:	454b      	cmp	r3, r9
 800899a:	dc01      	bgt.n	80089a0 <_printf_float+0x2c4>
 800899c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800899e:	e792      	b.n	80088c6 <_printf_float+0x1ea>
 80089a0:	2301      	movs	r3, #1
 80089a2:	4652      	mov	r2, sl
 80089a4:	4631      	mov	r1, r6
 80089a6:	4628      	mov	r0, r5
 80089a8:	47b8      	blx	r7
 80089aa:	3001      	adds	r0, #1
 80089ac:	f43f aef7 	beq.w	800879e <_printf_float+0xc2>
 80089b0:	f109 0901 	add.w	r9, r9, #1
 80089b4:	e7ee      	b.n	8008994 <_printf_float+0x2b8>
 80089b6:	bf00      	nop
 80089b8:	7fefffff 	.word	0x7fefffff
 80089bc:	0800b65c 	.word	0x0800b65c
 80089c0:	0800b660 	.word	0x0800b660
 80089c4:	0800b668 	.word	0x0800b668
 80089c8:	0800b664 	.word	0x0800b664
 80089cc:	0800b66c 	.word	0x0800b66c
 80089d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80089d2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80089d4:	429a      	cmp	r2, r3
 80089d6:	bfa8      	it	ge
 80089d8:	461a      	movge	r2, r3
 80089da:	2a00      	cmp	r2, #0
 80089dc:	4691      	mov	r9, r2
 80089de:	dc37      	bgt.n	8008a50 <_printf_float+0x374>
 80089e0:	f04f 0b00 	mov.w	fp, #0
 80089e4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80089e8:	f104 021a 	add.w	r2, r4, #26
 80089ec:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80089ee:	9305      	str	r3, [sp, #20]
 80089f0:	eba3 0309 	sub.w	r3, r3, r9
 80089f4:	455b      	cmp	r3, fp
 80089f6:	dc33      	bgt.n	8008a60 <_printf_float+0x384>
 80089f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80089fc:	429a      	cmp	r2, r3
 80089fe:	db3b      	blt.n	8008a78 <_printf_float+0x39c>
 8008a00:	6823      	ldr	r3, [r4, #0]
 8008a02:	07da      	lsls	r2, r3, #31
 8008a04:	d438      	bmi.n	8008a78 <_printf_float+0x39c>
 8008a06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a08:	9a05      	ldr	r2, [sp, #20]
 8008a0a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008a0c:	1a9a      	subs	r2, r3, r2
 8008a0e:	eba3 0901 	sub.w	r9, r3, r1
 8008a12:	4591      	cmp	r9, r2
 8008a14:	bfa8      	it	ge
 8008a16:	4691      	movge	r9, r2
 8008a18:	f1b9 0f00 	cmp.w	r9, #0
 8008a1c:	dc35      	bgt.n	8008a8a <_printf_float+0x3ae>
 8008a1e:	f04f 0800 	mov.w	r8, #0
 8008a22:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008a26:	f104 0a1a 	add.w	sl, r4, #26
 8008a2a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008a2e:	1a9b      	subs	r3, r3, r2
 8008a30:	eba3 0309 	sub.w	r3, r3, r9
 8008a34:	4543      	cmp	r3, r8
 8008a36:	f77f af79 	ble.w	800892c <_printf_float+0x250>
 8008a3a:	2301      	movs	r3, #1
 8008a3c:	4652      	mov	r2, sl
 8008a3e:	4631      	mov	r1, r6
 8008a40:	4628      	mov	r0, r5
 8008a42:	47b8      	blx	r7
 8008a44:	3001      	adds	r0, #1
 8008a46:	f43f aeaa 	beq.w	800879e <_printf_float+0xc2>
 8008a4a:	f108 0801 	add.w	r8, r8, #1
 8008a4e:	e7ec      	b.n	8008a2a <_printf_float+0x34e>
 8008a50:	4613      	mov	r3, r2
 8008a52:	4631      	mov	r1, r6
 8008a54:	4642      	mov	r2, r8
 8008a56:	4628      	mov	r0, r5
 8008a58:	47b8      	blx	r7
 8008a5a:	3001      	adds	r0, #1
 8008a5c:	d1c0      	bne.n	80089e0 <_printf_float+0x304>
 8008a5e:	e69e      	b.n	800879e <_printf_float+0xc2>
 8008a60:	2301      	movs	r3, #1
 8008a62:	4631      	mov	r1, r6
 8008a64:	4628      	mov	r0, r5
 8008a66:	9205      	str	r2, [sp, #20]
 8008a68:	47b8      	blx	r7
 8008a6a:	3001      	adds	r0, #1
 8008a6c:	f43f ae97 	beq.w	800879e <_printf_float+0xc2>
 8008a70:	9a05      	ldr	r2, [sp, #20]
 8008a72:	f10b 0b01 	add.w	fp, fp, #1
 8008a76:	e7b9      	b.n	80089ec <_printf_float+0x310>
 8008a78:	ee18 3a10 	vmov	r3, s16
 8008a7c:	4652      	mov	r2, sl
 8008a7e:	4631      	mov	r1, r6
 8008a80:	4628      	mov	r0, r5
 8008a82:	47b8      	blx	r7
 8008a84:	3001      	adds	r0, #1
 8008a86:	d1be      	bne.n	8008a06 <_printf_float+0x32a>
 8008a88:	e689      	b.n	800879e <_printf_float+0xc2>
 8008a8a:	9a05      	ldr	r2, [sp, #20]
 8008a8c:	464b      	mov	r3, r9
 8008a8e:	4442      	add	r2, r8
 8008a90:	4631      	mov	r1, r6
 8008a92:	4628      	mov	r0, r5
 8008a94:	47b8      	blx	r7
 8008a96:	3001      	adds	r0, #1
 8008a98:	d1c1      	bne.n	8008a1e <_printf_float+0x342>
 8008a9a:	e680      	b.n	800879e <_printf_float+0xc2>
 8008a9c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008a9e:	2a01      	cmp	r2, #1
 8008aa0:	dc01      	bgt.n	8008aa6 <_printf_float+0x3ca>
 8008aa2:	07db      	lsls	r3, r3, #31
 8008aa4:	d538      	bpl.n	8008b18 <_printf_float+0x43c>
 8008aa6:	2301      	movs	r3, #1
 8008aa8:	4642      	mov	r2, r8
 8008aaa:	4631      	mov	r1, r6
 8008aac:	4628      	mov	r0, r5
 8008aae:	47b8      	blx	r7
 8008ab0:	3001      	adds	r0, #1
 8008ab2:	f43f ae74 	beq.w	800879e <_printf_float+0xc2>
 8008ab6:	ee18 3a10 	vmov	r3, s16
 8008aba:	4652      	mov	r2, sl
 8008abc:	4631      	mov	r1, r6
 8008abe:	4628      	mov	r0, r5
 8008ac0:	47b8      	blx	r7
 8008ac2:	3001      	adds	r0, #1
 8008ac4:	f43f ae6b 	beq.w	800879e <_printf_float+0xc2>
 8008ac8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008acc:	2200      	movs	r2, #0
 8008ace:	2300      	movs	r3, #0
 8008ad0:	f7f7 fffa 	bl	8000ac8 <__aeabi_dcmpeq>
 8008ad4:	b9d8      	cbnz	r0, 8008b0e <_printf_float+0x432>
 8008ad6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ad8:	f108 0201 	add.w	r2, r8, #1
 8008adc:	3b01      	subs	r3, #1
 8008ade:	4631      	mov	r1, r6
 8008ae0:	4628      	mov	r0, r5
 8008ae2:	47b8      	blx	r7
 8008ae4:	3001      	adds	r0, #1
 8008ae6:	d10e      	bne.n	8008b06 <_printf_float+0x42a>
 8008ae8:	e659      	b.n	800879e <_printf_float+0xc2>
 8008aea:	2301      	movs	r3, #1
 8008aec:	4652      	mov	r2, sl
 8008aee:	4631      	mov	r1, r6
 8008af0:	4628      	mov	r0, r5
 8008af2:	47b8      	blx	r7
 8008af4:	3001      	adds	r0, #1
 8008af6:	f43f ae52 	beq.w	800879e <_printf_float+0xc2>
 8008afa:	f108 0801 	add.w	r8, r8, #1
 8008afe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b00:	3b01      	subs	r3, #1
 8008b02:	4543      	cmp	r3, r8
 8008b04:	dcf1      	bgt.n	8008aea <_printf_float+0x40e>
 8008b06:	464b      	mov	r3, r9
 8008b08:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008b0c:	e6dc      	b.n	80088c8 <_printf_float+0x1ec>
 8008b0e:	f04f 0800 	mov.w	r8, #0
 8008b12:	f104 0a1a 	add.w	sl, r4, #26
 8008b16:	e7f2      	b.n	8008afe <_printf_float+0x422>
 8008b18:	2301      	movs	r3, #1
 8008b1a:	4642      	mov	r2, r8
 8008b1c:	e7df      	b.n	8008ade <_printf_float+0x402>
 8008b1e:	2301      	movs	r3, #1
 8008b20:	464a      	mov	r2, r9
 8008b22:	4631      	mov	r1, r6
 8008b24:	4628      	mov	r0, r5
 8008b26:	47b8      	blx	r7
 8008b28:	3001      	adds	r0, #1
 8008b2a:	f43f ae38 	beq.w	800879e <_printf_float+0xc2>
 8008b2e:	f108 0801 	add.w	r8, r8, #1
 8008b32:	68e3      	ldr	r3, [r4, #12]
 8008b34:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008b36:	1a5b      	subs	r3, r3, r1
 8008b38:	4543      	cmp	r3, r8
 8008b3a:	dcf0      	bgt.n	8008b1e <_printf_float+0x442>
 8008b3c:	e6fa      	b.n	8008934 <_printf_float+0x258>
 8008b3e:	f04f 0800 	mov.w	r8, #0
 8008b42:	f104 0919 	add.w	r9, r4, #25
 8008b46:	e7f4      	b.n	8008b32 <_printf_float+0x456>

08008b48 <_printf_common>:
 8008b48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b4c:	4616      	mov	r6, r2
 8008b4e:	4699      	mov	r9, r3
 8008b50:	688a      	ldr	r2, [r1, #8]
 8008b52:	690b      	ldr	r3, [r1, #16]
 8008b54:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008b58:	4293      	cmp	r3, r2
 8008b5a:	bfb8      	it	lt
 8008b5c:	4613      	movlt	r3, r2
 8008b5e:	6033      	str	r3, [r6, #0]
 8008b60:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008b64:	4607      	mov	r7, r0
 8008b66:	460c      	mov	r4, r1
 8008b68:	b10a      	cbz	r2, 8008b6e <_printf_common+0x26>
 8008b6a:	3301      	adds	r3, #1
 8008b6c:	6033      	str	r3, [r6, #0]
 8008b6e:	6823      	ldr	r3, [r4, #0]
 8008b70:	0699      	lsls	r1, r3, #26
 8008b72:	bf42      	ittt	mi
 8008b74:	6833      	ldrmi	r3, [r6, #0]
 8008b76:	3302      	addmi	r3, #2
 8008b78:	6033      	strmi	r3, [r6, #0]
 8008b7a:	6825      	ldr	r5, [r4, #0]
 8008b7c:	f015 0506 	ands.w	r5, r5, #6
 8008b80:	d106      	bne.n	8008b90 <_printf_common+0x48>
 8008b82:	f104 0a19 	add.w	sl, r4, #25
 8008b86:	68e3      	ldr	r3, [r4, #12]
 8008b88:	6832      	ldr	r2, [r6, #0]
 8008b8a:	1a9b      	subs	r3, r3, r2
 8008b8c:	42ab      	cmp	r3, r5
 8008b8e:	dc26      	bgt.n	8008bde <_printf_common+0x96>
 8008b90:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008b94:	1e13      	subs	r3, r2, #0
 8008b96:	6822      	ldr	r2, [r4, #0]
 8008b98:	bf18      	it	ne
 8008b9a:	2301      	movne	r3, #1
 8008b9c:	0692      	lsls	r2, r2, #26
 8008b9e:	d42b      	bmi.n	8008bf8 <_printf_common+0xb0>
 8008ba0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008ba4:	4649      	mov	r1, r9
 8008ba6:	4638      	mov	r0, r7
 8008ba8:	47c0      	blx	r8
 8008baa:	3001      	adds	r0, #1
 8008bac:	d01e      	beq.n	8008bec <_printf_common+0xa4>
 8008bae:	6823      	ldr	r3, [r4, #0]
 8008bb0:	68e5      	ldr	r5, [r4, #12]
 8008bb2:	6832      	ldr	r2, [r6, #0]
 8008bb4:	f003 0306 	and.w	r3, r3, #6
 8008bb8:	2b04      	cmp	r3, #4
 8008bba:	bf08      	it	eq
 8008bbc:	1aad      	subeq	r5, r5, r2
 8008bbe:	68a3      	ldr	r3, [r4, #8]
 8008bc0:	6922      	ldr	r2, [r4, #16]
 8008bc2:	bf0c      	ite	eq
 8008bc4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008bc8:	2500      	movne	r5, #0
 8008bca:	4293      	cmp	r3, r2
 8008bcc:	bfc4      	itt	gt
 8008bce:	1a9b      	subgt	r3, r3, r2
 8008bd0:	18ed      	addgt	r5, r5, r3
 8008bd2:	2600      	movs	r6, #0
 8008bd4:	341a      	adds	r4, #26
 8008bd6:	42b5      	cmp	r5, r6
 8008bd8:	d11a      	bne.n	8008c10 <_printf_common+0xc8>
 8008bda:	2000      	movs	r0, #0
 8008bdc:	e008      	b.n	8008bf0 <_printf_common+0xa8>
 8008bde:	2301      	movs	r3, #1
 8008be0:	4652      	mov	r2, sl
 8008be2:	4649      	mov	r1, r9
 8008be4:	4638      	mov	r0, r7
 8008be6:	47c0      	blx	r8
 8008be8:	3001      	adds	r0, #1
 8008bea:	d103      	bne.n	8008bf4 <_printf_common+0xac>
 8008bec:	f04f 30ff 	mov.w	r0, #4294967295
 8008bf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bf4:	3501      	adds	r5, #1
 8008bf6:	e7c6      	b.n	8008b86 <_printf_common+0x3e>
 8008bf8:	18e1      	adds	r1, r4, r3
 8008bfa:	1c5a      	adds	r2, r3, #1
 8008bfc:	2030      	movs	r0, #48	; 0x30
 8008bfe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008c02:	4422      	add	r2, r4
 8008c04:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008c08:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008c0c:	3302      	adds	r3, #2
 8008c0e:	e7c7      	b.n	8008ba0 <_printf_common+0x58>
 8008c10:	2301      	movs	r3, #1
 8008c12:	4622      	mov	r2, r4
 8008c14:	4649      	mov	r1, r9
 8008c16:	4638      	mov	r0, r7
 8008c18:	47c0      	blx	r8
 8008c1a:	3001      	adds	r0, #1
 8008c1c:	d0e6      	beq.n	8008bec <_printf_common+0xa4>
 8008c1e:	3601      	adds	r6, #1
 8008c20:	e7d9      	b.n	8008bd6 <_printf_common+0x8e>
	...

08008c24 <_printf_i>:
 8008c24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c28:	7e0f      	ldrb	r7, [r1, #24]
 8008c2a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008c2c:	2f78      	cmp	r7, #120	; 0x78
 8008c2e:	4691      	mov	r9, r2
 8008c30:	4680      	mov	r8, r0
 8008c32:	460c      	mov	r4, r1
 8008c34:	469a      	mov	sl, r3
 8008c36:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008c3a:	d807      	bhi.n	8008c4c <_printf_i+0x28>
 8008c3c:	2f62      	cmp	r7, #98	; 0x62
 8008c3e:	d80a      	bhi.n	8008c56 <_printf_i+0x32>
 8008c40:	2f00      	cmp	r7, #0
 8008c42:	f000 80d8 	beq.w	8008df6 <_printf_i+0x1d2>
 8008c46:	2f58      	cmp	r7, #88	; 0x58
 8008c48:	f000 80a3 	beq.w	8008d92 <_printf_i+0x16e>
 8008c4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008c50:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008c54:	e03a      	b.n	8008ccc <_printf_i+0xa8>
 8008c56:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008c5a:	2b15      	cmp	r3, #21
 8008c5c:	d8f6      	bhi.n	8008c4c <_printf_i+0x28>
 8008c5e:	a101      	add	r1, pc, #4	; (adr r1, 8008c64 <_printf_i+0x40>)
 8008c60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008c64:	08008cbd 	.word	0x08008cbd
 8008c68:	08008cd1 	.word	0x08008cd1
 8008c6c:	08008c4d 	.word	0x08008c4d
 8008c70:	08008c4d 	.word	0x08008c4d
 8008c74:	08008c4d 	.word	0x08008c4d
 8008c78:	08008c4d 	.word	0x08008c4d
 8008c7c:	08008cd1 	.word	0x08008cd1
 8008c80:	08008c4d 	.word	0x08008c4d
 8008c84:	08008c4d 	.word	0x08008c4d
 8008c88:	08008c4d 	.word	0x08008c4d
 8008c8c:	08008c4d 	.word	0x08008c4d
 8008c90:	08008ddd 	.word	0x08008ddd
 8008c94:	08008d01 	.word	0x08008d01
 8008c98:	08008dbf 	.word	0x08008dbf
 8008c9c:	08008c4d 	.word	0x08008c4d
 8008ca0:	08008c4d 	.word	0x08008c4d
 8008ca4:	08008dff 	.word	0x08008dff
 8008ca8:	08008c4d 	.word	0x08008c4d
 8008cac:	08008d01 	.word	0x08008d01
 8008cb0:	08008c4d 	.word	0x08008c4d
 8008cb4:	08008c4d 	.word	0x08008c4d
 8008cb8:	08008dc7 	.word	0x08008dc7
 8008cbc:	682b      	ldr	r3, [r5, #0]
 8008cbe:	1d1a      	adds	r2, r3, #4
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	602a      	str	r2, [r5, #0]
 8008cc4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008cc8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008ccc:	2301      	movs	r3, #1
 8008cce:	e0a3      	b.n	8008e18 <_printf_i+0x1f4>
 8008cd0:	6820      	ldr	r0, [r4, #0]
 8008cd2:	6829      	ldr	r1, [r5, #0]
 8008cd4:	0606      	lsls	r6, r0, #24
 8008cd6:	f101 0304 	add.w	r3, r1, #4
 8008cda:	d50a      	bpl.n	8008cf2 <_printf_i+0xce>
 8008cdc:	680e      	ldr	r6, [r1, #0]
 8008cde:	602b      	str	r3, [r5, #0]
 8008ce0:	2e00      	cmp	r6, #0
 8008ce2:	da03      	bge.n	8008cec <_printf_i+0xc8>
 8008ce4:	232d      	movs	r3, #45	; 0x2d
 8008ce6:	4276      	negs	r6, r6
 8008ce8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008cec:	485e      	ldr	r0, [pc, #376]	; (8008e68 <_printf_i+0x244>)
 8008cee:	230a      	movs	r3, #10
 8008cf0:	e019      	b.n	8008d26 <_printf_i+0x102>
 8008cf2:	680e      	ldr	r6, [r1, #0]
 8008cf4:	602b      	str	r3, [r5, #0]
 8008cf6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008cfa:	bf18      	it	ne
 8008cfc:	b236      	sxthne	r6, r6
 8008cfe:	e7ef      	b.n	8008ce0 <_printf_i+0xbc>
 8008d00:	682b      	ldr	r3, [r5, #0]
 8008d02:	6820      	ldr	r0, [r4, #0]
 8008d04:	1d19      	adds	r1, r3, #4
 8008d06:	6029      	str	r1, [r5, #0]
 8008d08:	0601      	lsls	r1, r0, #24
 8008d0a:	d501      	bpl.n	8008d10 <_printf_i+0xec>
 8008d0c:	681e      	ldr	r6, [r3, #0]
 8008d0e:	e002      	b.n	8008d16 <_printf_i+0xf2>
 8008d10:	0646      	lsls	r6, r0, #25
 8008d12:	d5fb      	bpl.n	8008d0c <_printf_i+0xe8>
 8008d14:	881e      	ldrh	r6, [r3, #0]
 8008d16:	4854      	ldr	r0, [pc, #336]	; (8008e68 <_printf_i+0x244>)
 8008d18:	2f6f      	cmp	r7, #111	; 0x6f
 8008d1a:	bf0c      	ite	eq
 8008d1c:	2308      	moveq	r3, #8
 8008d1e:	230a      	movne	r3, #10
 8008d20:	2100      	movs	r1, #0
 8008d22:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008d26:	6865      	ldr	r5, [r4, #4]
 8008d28:	60a5      	str	r5, [r4, #8]
 8008d2a:	2d00      	cmp	r5, #0
 8008d2c:	bfa2      	ittt	ge
 8008d2e:	6821      	ldrge	r1, [r4, #0]
 8008d30:	f021 0104 	bicge.w	r1, r1, #4
 8008d34:	6021      	strge	r1, [r4, #0]
 8008d36:	b90e      	cbnz	r6, 8008d3c <_printf_i+0x118>
 8008d38:	2d00      	cmp	r5, #0
 8008d3a:	d04d      	beq.n	8008dd8 <_printf_i+0x1b4>
 8008d3c:	4615      	mov	r5, r2
 8008d3e:	fbb6 f1f3 	udiv	r1, r6, r3
 8008d42:	fb03 6711 	mls	r7, r3, r1, r6
 8008d46:	5dc7      	ldrb	r7, [r0, r7]
 8008d48:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008d4c:	4637      	mov	r7, r6
 8008d4e:	42bb      	cmp	r3, r7
 8008d50:	460e      	mov	r6, r1
 8008d52:	d9f4      	bls.n	8008d3e <_printf_i+0x11a>
 8008d54:	2b08      	cmp	r3, #8
 8008d56:	d10b      	bne.n	8008d70 <_printf_i+0x14c>
 8008d58:	6823      	ldr	r3, [r4, #0]
 8008d5a:	07de      	lsls	r6, r3, #31
 8008d5c:	d508      	bpl.n	8008d70 <_printf_i+0x14c>
 8008d5e:	6923      	ldr	r3, [r4, #16]
 8008d60:	6861      	ldr	r1, [r4, #4]
 8008d62:	4299      	cmp	r1, r3
 8008d64:	bfde      	ittt	le
 8008d66:	2330      	movle	r3, #48	; 0x30
 8008d68:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008d6c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008d70:	1b52      	subs	r2, r2, r5
 8008d72:	6122      	str	r2, [r4, #16]
 8008d74:	f8cd a000 	str.w	sl, [sp]
 8008d78:	464b      	mov	r3, r9
 8008d7a:	aa03      	add	r2, sp, #12
 8008d7c:	4621      	mov	r1, r4
 8008d7e:	4640      	mov	r0, r8
 8008d80:	f7ff fee2 	bl	8008b48 <_printf_common>
 8008d84:	3001      	adds	r0, #1
 8008d86:	d14c      	bne.n	8008e22 <_printf_i+0x1fe>
 8008d88:	f04f 30ff 	mov.w	r0, #4294967295
 8008d8c:	b004      	add	sp, #16
 8008d8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d92:	4835      	ldr	r0, [pc, #212]	; (8008e68 <_printf_i+0x244>)
 8008d94:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008d98:	6829      	ldr	r1, [r5, #0]
 8008d9a:	6823      	ldr	r3, [r4, #0]
 8008d9c:	f851 6b04 	ldr.w	r6, [r1], #4
 8008da0:	6029      	str	r1, [r5, #0]
 8008da2:	061d      	lsls	r5, r3, #24
 8008da4:	d514      	bpl.n	8008dd0 <_printf_i+0x1ac>
 8008da6:	07df      	lsls	r7, r3, #31
 8008da8:	bf44      	itt	mi
 8008daa:	f043 0320 	orrmi.w	r3, r3, #32
 8008dae:	6023      	strmi	r3, [r4, #0]
 8008db0:	b91e      	cbnz	r6, 8008dba <_printf_i+0x196>
 8008db2:	6823      	ldr	r3, [r4, #0]
 8008db4:	f023 0320 	bic.w	r3, r3, #32
 8008db8:	6023      	str	r3, [r4, #0]
 8008dba:	2310      	movs	r3, #16
 8008dbc:	e7b0      	b.n	8008d20 <_printf_i+0xfc>
 8008dbe:	6823      	ldr	r3, [r4, #0]
 8008dc0:	f043 0320 	orr.w	r3, r3, #32
 8008dc4:	6023      	str	r3, [r4, #0]
 8008dc6:	2378      	movs	r3, #120	; 0x78
 8008dc8:	4828      	ldr	r0, [pc, #160]	; (8008e6c <_printf_i+0x248>)
 8008dca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008dce:	e7e3      	b.n	8008d98 <_printf_i+0x174>
 8008dd0:	0659      	lsls	r1, r3, #25
 8008dd2:	bf48      	it	mi
 8008dd4:	b2b6      	uxthmi	r6, r6
 8008dd6:	e7e6      	b.n	8008da6 <_printf_i+0x182>
 8008dd8:	4615      	mov	r5, r2
 8008dda:	e7bb      	b.n	8008d54 <_printf_i+0x130>
 8008ddc:	682b      	ldr	r3, [r5, #0]
 8008dde:	6826      	ldr	r6, [r4, #0]
 8008de0:	6961      	ldr	r1, [r4, #20]
 8008de2:	1d18      	adds	r0, r3, #4
 8008de4:	6028      	str	r0, [r5, #0]
 8008de6:	0635      	lsls	r5, r6, #24
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	d501      	bpl.n	8008df0 <_printf_i+0x1cc>
 8008dec:	6019      	str	r1, [r3, #0]
 8008dee:	e002      	b.n	8008df6 <_printf_i+0x1d2>
 8008df0:	0670      	lsls	r0, r6, #25
 8008df2:	d5fb      	bpl.n	8008dec <_printf_i+0x1c8>
 8008df4:	8019      	strh	r1, [r3, #0]
 8008df6:	2300      	movs	r3, #0
 8008df8:	6123      	str	r3, [r4, #16]
 8008dfa:	4615      	mov	r5, r2
 8008dfc:	e7ba      	b.n	8008d74 <_printf_i+0x150>
 8008dfe:	682b      	ldr	r3, [r5, #0]
 8008e00:	1d1a      	adds	r2, r3, #4
 8008e02:	602a      	str	r2, [r5, #0]
 8008e04:	681d      	ldr	r5, [r3, #0]
 8008e06:	6862      	ldr	r2, [r4, #4]
 8008e08:	2100      	movs	r1, #0
 8008e0a:	4628      	mov	r0, r5
 8008e0c:	f7f7 f9e8 	bl	80001e0 <memchr>
 8008e10:	b108      	cbz	r0, 8008e16 <_printf_i+0x1f2>
 8008e12:	1b40      	subs	r0, r0, r5
 8008e14:	6060      	str	r0, [r4, #4]
 8008e16:	6863      	ldr	r3, [r4, #4]
 8008e18:	6123      	str	r3, [r4, #16]
 8008e1a:	2300      	movs	r3, #0
 8008e1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008e20:	e7a8      	b.n	8008d74 <_printf_i+0x150>
 8008e22:	6923      	ldr	r3, [r4, #16]
 8008e24:	462a      	mov	r2, r5
 8008e26:	4649      	mov	r1, r9
 8008e28:	4640      	mov	r0, r8
 8008e2a:	47d0      	blx	sl
 8008e2c:	3001      	adds	r0, #1
 8008e2e:	d0ab      	beq.n	8008d88 <_printf_i+0x164>
 8008e30:	6823      	ldr	r3, [r4, #0]
 8008e32:	079b      	lsls	r3, r3, #30
 8008e34:	d413      	bmi.n	8008e5e <_printf_i+0x23a>
 8008e36:	68e0      	ldr	r0, [r4, #12]
 8008e38:	9b03      	ldr	r3, [sp, #12]
 8008e3a:	4298      	cmp	r0, r3
 8008e3c:	bfb8      	it	lt
 8008e3e:	4618      	movlt	r0, r3
 8008e40:	e7a4      	b.n	8008d8c <_printf_i+0x168>
 8008e42:	2301      	movs	r3, #1
 8008e44:	4632      	mov	r2, r6
 8008e46:	4649      	mov	r1, r9
 8008e48:	4640      	mov	r0, r8
 8008e4a:	47d0      	blx	sl
 8008e4c:	3001      	adds	r0, #1
 8008e4e:	d09b      	beq.n	8008d88 <_printf_i+0x164>
 8008e50:	3501      	adds	r5, #1
 8008e52:	68e3      	ldr	r3, [r4, #12]
 8008e54:	9903      	ldr	r1, [sp, #12]
 8008e56:	1a5b      	subs	r3, r3, r1
 8008e58:	42ab      	cmp	r3, r5
 8008e5a:	dcf2      	bgt.n	8008e42 <_printf_i+0x21e>
 8008e5c:	e7eb      	b.n	8008e36 <_printf_i+0x212>
 8008e5e:	2500      	movs	r5, #0
 8008e60:	f104 0619 	add.w	r6, r4, #25
 8008e64:	e7f5      	b.n	8008e52 <_printf_i+0x22e>
 8008e66:	bf00      	nop
 8008e68:	0800b66e 	.word	0x0800b66e
 8008e6c:	0800b67f 	.word	0x0800b67f

08008e70 <iprintf>:
 8008e70:	b40f      	push	{r0, r1, r2, r3}
 8008e72:	4b0a      	ldr	r3, [pc, #40]	; (8008e9c <iprintf+0x2c>)
 8008e74:	b513      	push	{r0, r1, r4, lr}
 8008e76:	681c      	ldr	r4, [r3, #0]
 8008e78:	b124      	cbz	r4, 8008e84 <iprintf+0x14>
 8008e7a:	69a3      	ldr	r3, [r4, #24]
 8008e7c:	b913      	cbnz	r3, 8008e84 <iprintf+0x14>
 8008e7e:	4620      	mov	r0, r4
 8008e80:	f001 f8ee 	bl	800a060 <__sinit>
 8008e84:	ab05      	add	r3, sp, #20
 8008e86:	9a04      	ldr	r2, [sp, #16]
 8008e88:	68a1      	ldr	r1, [r4, #8]
 8008e8a:	9301      	str	r3, [sp, #4]
 8008e8c:	4620      	mov	r0, r4
 8008e8e:	f001 fe9d 	bl	800abcc <_vfiprintf_r>
 8008e92:	b002      	add	sp, #8
 8008e94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e98:	b004      	add	sp, #16
 8008e9a:	4770      	bx	lr
 8008e9c:	20000010 	.word	0x20000010

08008ea0 <putchar>:
 8008ea0:	4b09      	ldr	r3, [pc, #36]	; (8008ec8 <putchar+0x28>)
 8008ea2:	b513      	push	{r0, r1, r4, lr}
 8008ea4:	681c      	ldr	r4, [r3, #0]
 8008ea6:	4601      	mov	r1, r0
 8008ea8:	b134      	cbz	r4, 8008eb8 <putchar+0x18>
 8008eaa:	69a3      	ldr	r3, [r4, #24]
 8008eac:	b923      	cbnz	r3, 8008eb8 <putchar+0x18>
 8008eae:	9001      	str	r0, [sp, #4]
 8008eb0:	4620      	mov	r0, r4
 8008eb2:	f001 f8d5 	bl	800a060 <__sinit>
 8008eb6:	9901      	ldr	r1, [sp, #4]
 8008eb8:	68a2      	ldr	r2, [r4, #8]
 8008eba:	4620      	mov	r0, r4
 8008ebc:	b002      	add	sp, #8
 8008ebe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ec2:	f001 bfb3 	b.w	800ae2c <_putc_r>
 8008ec6:	bf00      	nop
 8008ec8:	20000010 	.word	0x20000010

08008ecc <_puts_r>:
 8008ecc:	b570      	push	{r4, r5, r6, lr}
 8008ece:	460e      	mov	r6, r1
 8008ed0:	4605      	mov	r5, r0
 8008ed2:	b118      	cbz	r0, 8008edc <_puts_r+0x10>
 8008ed4:	6983      	ldr	r3, [r0, #24]
 8008ed6:	b90b      	cbnz	r3, 8008edc <_puts_r+0x10>
 8008ed8:	f001 f8c2 	bl	800a060 <__sinit>
 8008edc:	69ab      	ldr	r3, [r5, #24]
 8008ede:	68ac      	ldr	r4, [r5, #8]
 8008ee0:	b913      	cbnz	r3, 8008ee8 <_puts_r+0x1c>
 8008ee2:	4628      	mov	r0, r5
 8008ee4:	f001 f8bc 	bl	800a060 <__sinit>
 8008ee8:	4b2c      	ldr	r3, [pc, #176]	; (8008f9c <_puts_r+0xd0>)
 8008eea:	429c      	cmp	r4, r3
 8008eec:	d120      	bne.n	8008f30 <_puts_r+0x64>
 8008eee:	686c      	ldr	r4, [r5, #4]
 8008ef0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008ef2:	07db      	lsls	r3, r3, #31
 8008ef4:	d405      	bmi.n	8008f02 <_puts_r+0x36>
 8008ef6:	89a3      	ldrh	r3, [r4, #12]
 8008ef8:	0598      	lsls	r0, r3, #22
 8008efa:	d402      	bmi.n	8008f02 <_puts_r+0x36>
 8008efc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008efe:	f001 f952 	bl	800a1a6 <__retarget_lock_acquire_recursive>
 8008f02:	89a3      	ldrh	r3, [r4, #12]
 8008f04:	0719      	lsls	r1, r3, #28
 8008f06:	d51d      	bpl.n	8008f44 <_puts_r+0x78>
 8008f08:	6923      	ldr	r3, [r4, #16]
 8008f0a:	b1db      	cbz	r3, 8008f44 <_puts_r+0x78>
 8008f0c:	3e01      	subs	r6, #1
 8008f0e:	68a3      	ldr	r3, [r4, #8]
 8008f10:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008f14:	3b01      	subs	r3, #1
 8008f16:	60a3      	str	r3, [r4, #8]
 8008f18:	bb39      	cbnz	r1, 8008f6a <_puts_r+0x9e>
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	da38      	bge.n	8008f90 <_puts_r+0xc4>
 8008f1e:	4622      	mov	r2, r4
 8008f20:	210a      	movs	r1, #10
 8008f22:	4628      	mov	r0, r5
 8008f24:	f000 f848 	bl	8008fb8 <__swbuf_r>
 8008f28:	3001      	adds	r0, #1
 8008f2a:	d011      	beq.n	8008f50 <_puts_r+0x84>
 8008f2c:	250a      	movs	r5, #10
 8008f2e:	e011      	b.n	8008f54 <_puts_r+0x88>
 8008f30:	4b1b      	ldr	r3, [pc, #108]	; (8008fa0 <_puts_r+0xd4>)
 8008f32:	429c      	cmp	r4, r3
 8008f34:	d101      	bne.n	8008f3a <_puts_r+0x6e>
 8008f36:	68ac      	ldr	r4, [r5, #8]
 8008f38:	e7da      	b.n	8008ef0 <_puts_r+0x24>
 8008f3a:	4b1a      	ldr	r3, [pc, #104]	; (8008fa4 <_puts_r+0xd8>)
 8008f3c:	429c      	cmp	r4, r3
 8008f3e:	bf08      	it	eq
 8008f40:	68ec      	ldreq	r4, [r5, #12]
 8008f42:	e7d5      	b.n	8008ef0 <_puts_r+0x24>
 8008f44:	4621      	mov	r1, r4
 8008f46:	4628      	mov	r0, r5
 8008f48:	f000 f888 	bl	800905c <__swsetup_r>
 8008f4c:	2800      	cmp	r0, #0
 8008f4e:	d0dd      	beq.n	8008f0c <_puts_r+0x40>
 8008f50:	f04f 35ff 	mov.w	r5, #4294967295
 8008f54:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008f56:	07da      	lsls	r2, r3, #31
 8008f58:	d405      	bmi.n	8008f66 <_puts_r+0x9a>
 8008f5a:	89a3      	ldrh	r3, [r4, #12]
 8008f5c:	059b      	lsls	r3, r3, #22
 8008f5e:	d402      	bmi.n	8008f66 <_puts_r+0x9a>
 8008f60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f62:	f001 f921 	bl	800a1a8 <__retarget_lock_release_recursive>
 8008f66:	4628      	mov	r0, r5
 8008f68:	bd70      	pop	{r4, r5, r6, pc}
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	da04      	bge.n	8008f78 <_puts_r+0xac>
 8008f6e:	69a2      	ldr	r2, [r4, #24]
 8008f70:	429a      	cmp	r2, r3
 8008f72:	dc06      	bgt.n	8008f82 <_puts_r+0xb6>
 8008f74:	290a      	cmp	r1, #10
 8008f76:	d004      	beq.n	8008f82 <_puts_r+0xb6>
 8008f78:	6823      	ldr	r3, [r4, #0]
 8008f7a:	1c5a      	adds	r2, r3, #1
 8008f7c:	6022      	str	r2, [r4, #0]
 8008f7e:	7019      	strb	r1, [r3, #0]
 8008f80:	e7c5      	b.n	8008f0e <_puts_r+0x42>
 8008f82:	4622      	mov	r2, r4
 8008f84:	4628      	mov	r0, r5
 8008f86:	f000 f817 	bl	8008fb8 <__swbuf_r>
 8008f8a:	3001      	adds	r0, #1
 8008f8c:	d1bf      	bne.n	8008f0e <_puts_r+0x42>
 8008f8e:	e7df      	b.n	8008f50 <_puts_r+0x84>
 8008f90:	6823      	ldr	r3, [r4, #0]
 8008f92:	250a      	movs	r5, #10
 8008f94:	1c5a      	adds	r2, r3, #1
 8008f96:	6022      	str	r2, [r4, #0]
 8008f98:	701d      	strb	r5, [r3, #0]
 8008f9a:	e7db      	b.n	8008f54 <_puts_r+0x88>
 8008f9c:	0800b740 	.word	0x0800b740
 8008fa0:	0800b760 	.word	0x0800b760
 8008fa4:	0800b720 	.word	0x0800b720

08008fa8 <puts>:
 8008fa8:	4b02      	ldr	r3, [pc, #8]	; (8008fb4 <puts+0xc>)
 8008faa:	4601      	mov	r1, r0
 8008fac:	6818      	ldr	r0, [r3, #0]
 8008fae:	f7ff bf8d 	b.w	8008ecc <_puts_r>
 8008fb2:	bf00      	nop
 8008fb4:	20000010 	.word	0x20000010

08008fb8 <__swbuf_r>:
 8008fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fba:	460e      	mov	r6, r1
 8008fbc:	4614      	mov	r4, r2
 8008fbe:	4605      	mov	r5, r0
 8008fc0:	b118      	cbz	r0, 8008fca <__swbuf_r+0x12>
 8008fc2:	6983      	ldr	r3, [r0, #24]
 8008fc4:	b90b      	cbnz	r3, 8008fca <__swbuf_r+0x12>
 8008fc6:	f001 f84b 	bl	800a060 <__sinit>
 8008fca:	4b21      	ldr	r3, [pc, #132]	; (8009050 <__swbuf_r+0x98>)
 8008fcc:	429c      	cmp	r4, r3
 8008fce:	d12b      	bne.n	8009028 <__swbuf_r+0x70>
 8008fd0:	686c      	ldr	r4, [r5, #4]
 8008fd2:	69a3      	ldr	r3, [r4, #24]
 8008fd4:	60a3      	str	r3, [r4, #8]
 8008fd6:	89a3      	ldrh	r3, [r4, #12]
 8008fd8:	071a      	lsls	r2, r3, #28
 8008fda:	d52f      	bpl.n	800903c <__swbuf_r+0x84>
 8008fdc:	6923      	ldr	r3, [r4, #16]
 8008fde:	b36b      	cbz	r3, 800903c <__swbuf_r+0x84>
 8008fe0:	6923      	ldr	r3, [r4, #16]
 8008fe2:	6820      	ldr	r0, [r4, #0]
 8008fe4:	1ac0      	subs	r0, r0, r3
 8008fe6:	6963      	ldr	r3, [r4, #20]
 8008fe8:	b2f6      	uxtb	r6, r6
 8008fea:	4283      	cmp	r3, r0
 8008fec:	4637      	mov	r7, r6
 8008fee:	dc04      	bgt.n	8008ffa <__swbuf_r+0x42>
 8008ff0:	4621      	mov	r1, r4
 8008ff2:	4628      	mov	r0, r5
 8008ff4:	f000 ffa0 	bl	8009f38 <_fflush_r>
 8008ff8:	bb30      	cbnz	r0, 8009048 <__swbuf_r+0x90>
 8008ffa:	68a3      	ldr	r3, [r4, #8]
 8008ffc:	3b01      	subs	r3, #1
 8008ffe:	60a3      	str	r3, [r4, #8]
 8009000:	6823      	ldr	r3, [r4, #0]
 8009002:	1c5a      	adds	r2, r3, #1
 8009004:	6022      	str	r2, [r4, #0]
 8009006:	701e      	strb	r6, [r3, #0]
 8009008:	6963      	ldr	r3, [r4, #20]
 800900a:	3001      	adds	r0, #1
 800900c:	4283      	cmp	r3, r0
 800900e:	d004      	beq.n	800901a <__swbuf_r+0x62>
 8009010:	89a3      	ldrh	r3, [r4, #12]
 8009012:	07db      	lsls	r3, r3, #31
 8009014:	d506      	bpl.n	8009024 <__swbuf_r+0x6c>
 8009016:	2e0a      	cmp	r6, #10
 8009018:	d104      	bne.n	8009024 <__swbuf_r+0x6c>
 800901a:	4621      	mov	r1, r4
 800901c:	4628      	mov	r0, r5
 800901e:	f000 ff8b 	bl	8009f38 <_fflush_r>
 8009022:	b988      	cbnz	r0, 8009048 <__swbuf_r+0x90>
 8009024:	4638      	mov	r0, r7
 8009026:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009028:	4b0a      	ldr	r3, [pc, #40]	; (8009054 <__swbuf_r+0x9c>)
 800902a:	429c      	cmp	r4, r3
 800902c:	d101      	bne.n	8009032 <__swbuf_r+0x7a>
 800902e:	68ac      	ldr	r4, [r5, #8]
 8009030:	e7cf      	b.n	8008fd2 <__swbuf_r+0x1a>
 8009032:	4b09      	ldr	r3, [pc, #36]	; (8009058 <__swbuf_r+0xa0>)
 8009034:	429c      	cmp	r4, r3
 8009036:	bf08      	it	eq
 8009038:	68ec      	ldreq	r4, [r5, #12]
 800903a:	e7ca      	b.n	8008fd2 <__swbuf_r+0x1a>
 800903c:	4621      	mov	r1, r4
 800903e:	4628      	mov	r0, r5
 8009040:	f000 f80c 	bl	800905c <__swsetup_r>
 8009044:	2800      	cmp	r0, #0
 8009046:	d0cb      	beq.n	8008fe0 <__swbuf_r+0x28>
 8009048:	f04f 37ff 	mov.w	r7, #4294967295
 800904c:	e7ea      	b.n	8009024 <__swbuf_r+0x6c>
 800904e:	bf00      	nop
 8009050:	0800b740 	.word	0x0800b740
 8009054:	0800b760 	.word	0x0800b760
 8009058:	0800b720 	.word	0x0800b720

0800905c <__swsetup_r>:
 800905c:	4b32      	ldr	r3, [pc, #200]	; (8009128 <__swsetup_r+0xcc>)
 800905e:	b570      	push	{r4, r5, r6, lr}
 8009060:	681d      	ldr	r5, [r3, #0]
 8009062:	4606      	mov	r6, r0
 8009064:	460c      	mov	r4, r1
 8009066:	b125      	cbz	r5, 8009072 <__swsetup_r+0x16>
 8009068:	69ab      	ldr	r3, [r5, #24]
 800906a:	b913      	cbnz	r3, 8009072 <__swsetup_r+0x16>
 800906c:	4628      	mov	r0, r5
 800906e:	f000 fff7 	bl	800a060 <__sinit>
 8009072:	4b2e      	ldr	r3, [pc, #184]	; (800912c <__swsetup_r+0xd0>)
 8009074:	429c      	cmp	r4, r3
 8009076:	d10f      	bne.n	8009098 <__swsetup_r+0x3c>
 8009078:	686c      	ldr	r4, [r5, #4]
 800907a:	89a3      	ldrh	r3, [r4, #12]
 800907c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009080:	0719      	lsls	r1, r3, #28
 8009082:	d42c      	bmi.n	80090de <__swsetup_r+0x82>
 8009084:	06dd      	lsls	r5, r3, #27
 8009086:	d411      	bmi.n	80090ac <__swsetup_r+0x50>
 8009088:	2309      	movs	r3, #9
 800908a:	6033      	str	r3, [r6, #0]
 800908c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009090:	81a3      	strh	r3, [r4, #12]
 8009092:	f04f 30ff 	mov.w	r0, #4294967295
 8009096:	e03e      	b.n	8009116 <__swsetup_r+0xba>
 8009098:	4b25      	ldr	r3, [pc, #148]	; (8009130 <__swsetup_r+0xd4>)
 800909a:	429c      	cmp	r4, r3
 800909c:	d101      	bne.n	80090a2 <__swsetup_r+0x46>
 800909e:	68ac      	ldr	r4, [r5, #8]
 80090a0:	e7eb      	b.n	800907a <__swsetup_r+0x1e>
 80090a2:	4b24      	ldr	r3, [pc, #144]	; (8009134 <__swsetup_r+0xd8>)
 80090a4:	429c      	cmp	r4, r3
 80090a6:	bf08      	it	eq
 80090a8:	68ec      	ldreq	r4, [r5, #12]
 80090aa:	e7e6      	b.n	800907a <__swsetup_r+0x1e>
 80090ac:	0758      	lsls	r0, r3, #29
 80090ae:	d512      	bpl.n	80090d6 <__swsetup_r+0x7a>
 80090b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80090b2:	b141      	cbz	r1, 80090c6 <__swsetup_r+0x6a>
 80090b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80090b8:	4299      	cmp	r1, r3
 80090ba:	d002      	beq.n	80090c2 <__swsetup_r+0x66>
 80090bc:	4630      	mov	r0, r6
 80090be:	f001 fc7b 	bl	800a9b8 <_free_r>
 80090c2:	2300      	movs	r3, #0
 80090c4:	6363      	str	r3, [r4, #52]	; 0x34
 80090c6:	89a3      	ldrh	r3, [r4, #12]
 80090c8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80090cc:	81a3      	strh	r3, [r4, #12]
 80090ce:	2300      	movs	r3, #0
 80090d0:	6063      	str	r3, [r4, #4]
 80090d2:	6923      	ldr	r3, [r4, #16]
 80090d4:	6023      	str	r3, [r4, #0]
 80090d6:	89a3      	ldrh	r3, [r4, #12]
 80090d8:	f043 0308 	orr.w	r3, r3, #8
 80090dc:	81a3      	strh	r3, [r4, #12]
 80090de:	6923      	ldr	r3, [r4, #16]
 80090e0:	b94b      	cbnz	r3, 80090f6 <__swsetup_r+0x9a>
 80090e2:	89a3      	ldrh	r3, [r4, #12]
 80090e4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80090e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80090ec:	d003      	beq.n	80090f6 <__swsetup_r+0x9a>
 80090ee:	4621      	mov	r1, r4
 80090f0:	4630      	mov	r0, r6
 80090f2:	f001 f87f 	bl	800a1f4 <__smakebuf_r>
 80090f6:	89a0      	ldrh	r0, [r4, #12]
 80090f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80090fc:	f010 0301 	ands.w	r3, r0, #1
 8009100:	d00a      	beq.n	8009118 <__swsetup_r+0xbc>
 8009102:	2300      	movs	r3, #0
 8009104:	60a3      	str	r3, [r4, #8]
 8009106:	6963      	ldr	r3, [r4, #20]
 8009108:	425b      	negs	r3, r3
 800910a:	61a3      	str	r3, [r4, #24]
 800910c:	6923      	ldr	r3, [r4, #16]
 800910e:	b943      	cbnz	r3, 8009122 <__swsetup_r+0xc6>
 8009110:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009114:	d1ba      	bne.n	800908c <__swsetup_r+0x30>
 8009116:	bd70      	pop	{r4, r5, r6, pc}
 8009118:	0781      	lsls	r1, r0, #30
 800911a:	bf58      	it	pl
 800911c:	6963      	ldrpl	r3, [r4, #20]
 800911e:	60a3      	str	r3, [r4, #8]
 8009120:	e7f4      	b.n	800910c <__swsetup_r+0xb0>
 8009122:	2000      	movs	r0, #0
 8009124:	e7f7      	b.n	8009116 <__swsetup_r+0xba>
 8009126:	bf00      	nop
 8009128:	20000010 	.word	0x20000010
 800912c:	0800b740 	.word	0x0800b740
 8009130:	0800b760 	.word	0x0800b760
 8009134:	0800b720 	.word	0x0800b720

08009138 <quorem>:
 8009138:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800913c:	6903      	ldr	r3, [r0, #16]
 800913e:	690c      	ldr	r4, [r1, #16]
 8009140:	42a3      	cmp	r3, r4
 8009142:	4607      	mov	r7, r0
 8009144:	f2c0 8081 	blt.w	800924a <quorem+0x112>
 8009148:	3c01      	subs	r4, #1
 800914a:	f101 0814 	add.w	r8, r1, #20
 800914e:	f100 0514 	add.w	r5, r0, #20
 8009152:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009156:	9301      	str	r3, [sp, #4]
 8009158:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800915c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009160:	3301      	adds	r3, #1
 8009162:	429a      	cmp	r2, r3
 8009164:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009168:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800916c:	fbb2 f6f3 	udiv	r6, r2, r3
 8009170:	d331      	bcc.n	80091d6 <quorem+0x9e>
 8009172:	f04f 0e00 	mov.w	lr, #0
 8009176:	4640      	mov	r0, r8
 8009178:	46ac      	mov	ip, r5
 800917a:	46f2      	mov	sl, lr
 800917c:	f850 2b04 	ldr.w	r2, [r0], #4
 8009180:	b293      	uxth	r3, r2
 8009182:	fb06 e303 	mla	r3, r6, r3, lr
 8009186:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800918a:	b29b      	uxth	r3, r3
 800918c:	ebaa 0303 	sub.w	r3, sl, r3
 8009190:	f8dc a000 	ldr.w	sl, [ip]
 8009194:	0c12      	lsrs	r2, r2, #16
 8009196:	fa13 f38a 	uxtah	r3, r3, sl
 800919a:	fb06 e202 	mla	r2, r6, r2, lr
 800919e:	9300      	str	r3, [sp, #0]
 80091a0:	9b00      	ldr	r3, [sp, #0]
 80091a2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80091a6:	b292      	uxth	r2, r2
 80091a8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80091ac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80091b0:	f8bd 3000 	ldrh.w	r3, [sp]
 80091b4:	4581      	cmp	r9, r0
 80091b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80091ba:	f84c 3b04 	str.w	r3, [ip], #4
 80091be:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80091c2:	d2db      	bcs.n	800917c <quorem+0x44>
 80091c4:	f855 300b 	ldr.w	r3, [r5, fp]
 80091c8:	b92b      	cbnz	r3, 80091d6 <quorem+0x9e>
 80091ca:	9b01      	ldr	r3, [sp, #4]
 80091cc:	3b04      	subs	r3, #4
 80091ce:	429d      	cmp	r5, r3
 80091d0:	461a      	mov	r2, r3
 80091d2:	d32e      	bcc.n	8009232 <quorem+0xfa>
 80091d4:	613c      	str	r4, [r7, #16]
 80091d6:	4638      	mov	r0, r7
 80091d8:	f001 fad6 	bl	800a788 <__mcmp>
 80091dc:	2800      	cmp	r0, #0
 80091de:	db24      	blt.n	800922a <quorem+0xf2>
 80091e0:	3601      	adds	r6, #1
 80091e2:	4628      	mov	r0, r5
 80091e4:	f04f 0c00 	mov.w	ip, #0
 80091e8:	f858 2b04 	ldr.w	r2, [r8], #4
 80091ec:	f8d0 e000 	ldr.w	lr, [r0]
 80091f0:	b293      	uxth	r3, r2
 80091f2:	ebac 0303 	sub.w	r3, ip, r3
 80091f6:	0c12      	lsrs	r2, r2, #16
 80091f8:	fa13 f38e 	uxtah	r3, r3, lr
 80091fc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009200:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009204:	b29b      	uxth	r3, r3
 8009206:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800920a:	45c1      	cmp	r9, r8
 800920c:	f840 3b04 	str.w	r3, [r0], #4
 8009210:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009214:	d2e8      	bcs.n	80091e8 <quorem+0xb0>
 8009216:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800921a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800921e:	b922      	cbnz	r2, 800922a <quorem+0xf2>
 8009220:	3b04      	subs	r3, #4
 8009222:	429d      	cmp	r5, r3
 8009224:	461a      	mov	r2, r3
 8009226:	d30a      	bcc.n	800923e <quorem+0x106>
 8009228:	613c      	str	r4, [r7, #16]
 800922a:	4630      	mov	r0, r6
 800922c:	b003      	add	sp, #12
 800922e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009232:	6812      	ldr	r2, [r2, #0]
 8009234:	3b04      	subs	r3, #4
 8009236:	2a00      	cmp	r2, #0
 8009238:	d1cc      	bne.n	80091d4 <quorem+0x9c>
 800923a:	3c01      	subs	r4, #1
 800923c:	e7c7      	b.n	80091ce <quorem+0x96>
 800923e:	6812      	ldr	r2, [r2, #0]
 8009240:	3b04      	subs	r3, #4
 8009242:	2a00      	cmp	r2, #0
 8009244:	d1f0      	bne.n	8009228 <quorem+0xf0>
 8009246:	3c01      	subs	r4, #1
 8009248:	e7eb      	b.n	8009222 <quorem+0xea>
 800924a:	2000      	movs	r0, #0
 800924c:	e7ee      	b.n	800922c <quorem+0xf4>
	...

08009250 <_dtoa_r>:
 8009250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009254:	ed2d 8b04 	vpush	{d8-d9}
 8009258:	ec57 6b10 	vmov	r6, r7, d0
 800925c:	b093      	sub	sp, #76	; 0x4c
 800925e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009260:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009264:	9106      	str	r1, [sp, #24]
 8009266:	ee10 aa10 	vmov	sl, s0
 800926a:	4604      	mov	r4, r0
 800926c:	9209      	str	r2, [sp, #36]	; 0x24
 800926e:	930c      	str	r3, [sp, #48]	; 0x30
 8009270:	46bb      	mov	fp, r7
 8009272:	b975      	cbnz	r5, 8009292 <_dtoa_r+0x42>
 8009274:	2010      	movs	r0, #16
 8009276:	f000 fffd 	bl	800a274 <malloc>
 800927a:	4602      	mov	r2, r0
 800927c:	6260      	str	r0, [r4, #36]	; 0x24
 800927e:	b920      	cbnz	r0, 800928a <_dtoa_r+0x3a>
 8009280:	4ba7      	ldr	r3, [pc, #668]	; (8009520 <_dtoa_r+0x2d0>)
 8009282:	21ea      	movs	r1, #234	; 0xea
 8009284:	48a7      	ldr	r0, [pc, #668]	; (8009524 <_dtoa_r+0x2d4>)
 8009286:	f001 fe7f 	bl	800af88 <__assert_func>
 800928a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800928e:	6005      	str	r5, [r0, #0]
 8009290:	60c5      	str	r5, [r0, #12]
 8009292:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009294:	6819      	ldr	r1, [r3, #0]
 8009296:	b151      	cbz	r1, 80092ae <_dtoa_r+0x5e>
 8009298:	685a      	ldr	r2, [r3, #4]
 800929a:	604a      	str	r2, [r1, #4]
 800929c:	2301      	movs	r3, #1
 800929e:	4093      	lsls	r3, r2
 80092a0:	608b      	str	r3, [r1, #8]
 80092a2:	4620      	mov	r0, r4
 80092a4:	f001 f82e 	bl	800a304 <_Bfree>
 80092a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80092aa:	2200      	movs	r2, #0
 80092ac:	601a      	str	r2, [r3, #0]
 80092ae:	1e3b      	subs	r3, r7, #0
 80092b0:	bfaa      	itet	ge
 80092b2:	2300      	movge	r3, #0
 80092b4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80092b8:	f8c8 3000 	strge.w	r3, [r8]
 80092bc:	4b9a      	ldr	r3, [pc, #616]	; (8009528 <_dtoa_r+0x2d8>)
 80092be:	bfbc      	itt	lt
 80092c0:	2201      	movlt	r2, #1
 80092c2:	f8c8 2000 	strlt.w	r2, [r8]
 80092c6:	ea33 030b 	bics.w	r3, r3, fp
 80092ca:	d11b      	bne.n	8009304 <_dtoa_r+0xb4>
 80092cc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80092ce:	f242 730f 	movw	r3, #9999	; 0x270f
 80092d2:	6013      	str	r3, [r2, #0]
 80092d4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80092d8:	4333      	orrs	r3, r6
 80092da:	f000 8592 	beq.w	8009e02 <_dtoa_r+0xbb2>
 80092de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80092e0:	b963      	cbnz	r3, 80092fc <_dtoa_r+0xac>
 80092e2:	4b92      	ldr	r3, [pc, #584]	; (800952c <_dtoa_r+0x2dc>)
 80092e4:	e022      	b.n	800932c <_dtoa_r+0xdc>
 80092e6:	4b92      	ldr	r3, [pc, #584]	; (8009530 <_dtoa_r+0x2e0>)
 80092e8:	9301      	str	r3, [sp, #4]
 80092ea:	3308      	adds	r3, #8
 80092ec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80092ee:	6013      	str	r3, [r2, #0]
 80092f0:	9801      	ldr	r0, [sp, #4]
 80092f2:	b013      	add	sp, #76	; 0x4c
 80092f4:	ecbd 8b04 	vpop	{d8-d9}
 80092f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092fc:	4b8b      	ldr	r3, [pc, #556]	; (800952c <_dtoa_r+0x2dc>)
 80092fe:	9301      	str	r3, [sp, #4]
 8009300:	3303      	adds	r3, #3
 8009302:	e7f3      	b.n	80092ec <_dtoa_r+0x9c>
 8009304:	2200      	movs	r2, #0
 8009306:	2300      	movs	r3, #0
 8009308:	4650      	mov	r0, sl
 800930a:	4659      	mov	r1, fp
 800930c:	f7f7 fbdc 	bl	8000ac8 <__aeabi_dcmpeq>
 8009310:	ec4b ab19 	vmov	d9, sl, fp
 8009314:	4680      	mov	r8, r0
 8009316:	b158      	cbz	r0, 8009330 <_dtoa_r+0xe0>
 8009318:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800931a:	2301      	movs	r3, #1
 800931c:	6013      	str	r3, [r2, #0]
 800931e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009320:	2b00      	cmp	r3, #0
 8009322:	f000 856b 	beq.w	8009dfc <_dtoa_r+0xbac>
 8009326:	4883      	ldr	r0, [pc, #524]	; (8009534 <_dtoa_r+0x2e4>)
 8009328:	6018      	str	r0, [r3, #0]
 800932a:	1e43      	subs	r3, r0, #1
 800932c:	9301      	str	r3, [sp, #4]
 800932e:	e7df      	b.n	80092f0 <_dtoa_r+0xa0>
 8009330:	ec4b ab10 	vmov	d0, sl, fp
 8009334:	aa10      	add	r2, sp, #64	; 0x40
 8009336:	a911      	add	r1, sp, #68	; 0x44
 8009338:	4620      	mov	r0, r4
 800933a:	f001 facb 	bl	800a8d4 <__d2b>
 800933e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8009342:	ee08 0a10 	vmov	s16, r0
 8009346:	2d00      	cmp	r5, #0
 8009348:	f000 8084 	beq.w	8009454 <_dtoa_r+0x204>
 800934c:	ee19 3a90 	vmov	r3, s19
 8009350:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009354:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009358:	4656      	mov	r6, sl
 800935a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800935e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009362:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8009366:	4b74      	ldr	r3, [pc, #464]	; (8009538 <_dtoa_r+0x2e8>)
 8009368:	2200      	movs	r2, #0
 800936a:	4630      	mov	r0, r6
 800936c:	4639      	mov	r1, r7
 800936e:	f7f6 ff8b 	bl	8000288 <__aeabi_dsub>
 8009372:	a365      	add	r3, pc, #404	; (adr r3, 8009508 <_dtoa_r+0x2b8>)
 8009374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009378:	f7f7 f93e 	bl	80005f8 <__aeabi_dmul>
 800937c:	a364      	add	r3, pc, #400	; (adr r3, 8009510 <_dtoa_r+0x2c0>)
 800937e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009382:	f7f6 ff83 	bl	800028c <__adddf3>
 8009386:	4606      	mov	r6, r0
 8009388:	4628      	mov	r0, r5
 800938a:	460f      	mov	r7, r1
 800938c:	f7f7 f8ca 	bl	8000524 <__aeabi_i2d>
 8009390:	a361      	add	r3, pc, #388	; (adr r3, 8009518 <_dtoa_r+0x2c8>)
 8009392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009396:	f7f7 f92f 	bl	80005f8 <__aeabi_dmul>
 800939a:	4602      	mov	r2, r0
 800939c:	460b      	mov	r3, r1
 800939e:	4630      	mov	r0, r6
 80093a0:	4639      	mov	r1, r7
 80093a2:	f7f6 ff73 	bl	800028c <__adddf3>
 80093a6:	4606      	mov	r6, r0
 80093a8:	460f      	mov	r7, r1
 80093aa:	f7f7 fbd5 	bl	8000b58 <__aeabi_d2iz>
 80093ae:	2200      	movs	r2, #0
 80093b0:	9000      	str	r0, [sp, #0]
 80093b2:	2300      	movs	r3, #0
 80093b4:	4630      	mov	r0, r6
 80093b6:	4639      	mov	r1, r7
 80093b8:	f7f7 fb90 	bl	8000adc <__aeabi_dcmplt>
 80093bc:	b150      	cbz	r0, 80093d4 <_dtoa_r+0x184>
 80093be:	9800      	ldr	r0, [sp, #0]
 80093c0:	f7f7 f8b0 	bl	8000524 <__aeabi_i2d>
 80093c4:	4632      	mov	r2, r6
 80093c6:	463b      	mov	r3, r7
 80093c8:	f7f7 fb7e 	bl	8000ac8 <__aeabi_dcmpeq>
 80093cc:	b910      	cbnz	r0, 80093d4 <_dtoa_r+0x184>
 80093ce:	9b00      	ldr	r3, [sp, #0]
 80093d0:	3b01      	subs	r3, #1
 80093d2:	9300      	str	r3, [sp, #0]
 80093d4:	9b00      	ldr	r3, [sp, #0]
 80093d6:	2b16      	cmp	r3, #22
 80093d8:	d85a      	bhi.n	8009490 <_dtoa_r+0x240>
 80093da:	9a00      	ldr	r2, [sp, #0]
 80093dc:	4b57      	ldr	r3, [pc, #348]	; (800953c <_dtoa_r+0x2ec>)
 80093de:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80093e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093e6:	ec51 0b19 	vmov	r0, r1, d9
 80093ea:	f7f7 fb77 	bl	8000adc <__aeabi_dcmplt>
 80093ee:	2800      	cmp	r0, #0
 80093f0:	d050      	beq.n	8009494 <_dtoa_r+0x244>
 80093f2:	9b00      	ldr	r3, [sp, #0]
 80093f4:	3b01      	subs	r3, #1
 80093f6:	9300      	str	r3, [sp, #0]
 80093f8:	2300      	movs	r3, #0
 80093fa:	930b      	str	r3, [sp, #44]	; 0x2c
 80093fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80093fe:	1b5d      	subs	r5, r3, r5
 8009400:	1e6b      	subs	r3, r5, #1
 8009402:	9305      	str	r3, [sp, #20]
 8009404:	bf45      	ittet	mi
 8009406:	f1c5 0301 	rsbmi	r3, r5, #1
 800940a:	9304      	strmi	r3, [sp, #16]
 800940c:	2300      	movpl	r3, #0
 800940e:	2300      	movmi	r3, #0
 8009410:	bf4c      	ite	mi
 8009412:	9305      	strmi	r3, [sp, #20]
 8009414:	9304      	strpl	r3, [sp, #16]
 8009416:	9b00      	ldr	r3, [sp, #0]
 8009418:	2b00      	cmp	r3, #0
 800941a:	db3d      	blt.n	8009498 <_dtoa_r+0x248>
 800941c:	9b05      	ldr	r3, [sp, #20]
 800941e:	9a00      	ldr	r2, [sp, #0]
 8009420:	920a      	str	r2, [sp, #40]	; 0x28
 8009422:	4413      	add	r3, r2
 8009424:	9305      	str	r3, [sp, #20]
 8009426:	2300      	movs	r3, #0
 8009428:	9307      	str	r3, [sp, #28]
 800942a:	9b06      	ldr	r3, [sp, #24]
 800942c:	2b09      	cmp	r3, #9
 800942e:	f200 8089 	bhi.w	8009544 <_dtoa_r+0x2f4>
 8009432:	2b05      	cmp	r3, #5
 8009434:	bfc4      	itt	gt
 8009436:	3b04      	subgt	r3, #4
 8009438:	9306      	strgt	r3, [sp, #24]
 800943a:	9b06      	ldr	r3, [sp, #24]
 800943c:	f1a3 0302 	sub.w	r3, r3, #2
 8009440:	bfcc      	ite	gt
 8009442:	2500      	movgt	r5, #0
 8009444:	2501      	movle	r5, #1
 8009446:	2b03      	cmp	r3, #3
 8009448:	f200 8087 	bhi.w	800955a <_dtoa_r+0x30a>
 800944c:	e8df f003 	tbb	[pc, r3]
 8009450:	59383a2d 	.word	0x59383a2d
 8009454:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009458:	441d      	add	r5, r3
 800945a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800945e:	2b20      	cmp	r3, #32
 8009460:	bfc1      	itttt	gt
 8009462:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009466:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800946a:	fa0b f303 	lslgt.w	r3, fp, r3
 800946e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8009472:	bfda      	itte	le
 8009474:	f1c3 0320 	rsble	r3, r3, #32
 8009478:	fa06 f003 	lslle.w	r0, r6, r3
 800947c:	4318      	orrgt	r0, r3
 800947e:	f7f7 f841 	bl	8000504 <__aeabi_ui2d>
 8009482:	2301      	movs	r3, #1
 8009484:	4606      	mov	r6, r0
 8009486:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800948a:	3d01      	subs	r5, #1
 800948c:	930e      	str	r3, [sp, #56]	; 0x38
 800948e:	e76a      	b.n	8009366 <_dtoa_r+0x116>
 8009490:	2301      	movs	r3, #1
 8009492:	e7b2      	b.n	80093fa <_dtoa_r+0x1aa>
 8009494:	900b      	str	r0, [sp, #44]	; 0x2c
 8009496:	e7b1      	b.n	80093fc <_dtoa_r+0x1ac>
 8009498:	9b04      	ldr	r3, [sp, #16]
 800949a:	9a00      	ldr	r2, [sp, #0]
 800949c:	1a9b      	subs	r3, r3, r2
 800949e:	9304      	str	r3, [sp, #16]
 80094a0:	4253      	negs	r3, r2
 80094a2:	9307      	str	r3, [sp, #28]
 80094a4:	2300      	movs	r3, #0
 80094a6:	930a      	str	r3, [sp, #40]	; 0x28
 80094a8:	e7bf      	b.n	800942a <_dtoa_r+0x1da>
 80094aa:	2300      	movs	r3, #0
 80094ac:	9308      	str	r3, [sp, #32]
 80094ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	dc55      	bgt.n	8009560 <_dtoa_r+0x310>
 80094b4:	2301      	movs	r3, #1
 80094b6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80094ba:	461a      	mov	r2, r3
 80094bc:	9209      	str	r2, [sp, #36]	; 0x24
 80094be:	e00c      	b.n	80094da <_dtoa_r+0x28a>
 80094c0:	2301      	movs	r3, #1
 80094c2:	e7f3      	b.n	80094ac <_dtoa_r+0x25c>
 80094c4:	2300      	movs	r3, #0
 80094c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80094c8:	9308      	str	r3, [sp, #32]
 80094ca:	9b00      	ldr	r3, [sp, #0]
 80094cc:	4413      	add	r3, r2
 80094ce:	9302      	str	r3, [sp, #8]
 80094d0:	3301      	adds	r3, #1
 80094d2:	2b01      	cmp	r3, #1
 80094d4:	9303      	str	r3, [sp, #12]
 80094d6:	bfb8      	it	lt
 80094d8:	2301      	movlt	r3, #1
 80094da:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80094dc:	2200      	movs	r2, #0
 80094de:	6042      	str	r2, [r0, #4]
 80094e0:	2204      	movs	r2, #4
 80094e2:	f102 0614 	add.w	r6, r2, #20
 80094e6:	429e      	cmp	r6, r3
 80094e8:	6841      	ldr	r1, [r0, #4]
 80094ea:	d93d      	bls.n	8009568 <_dtoa_r+0x318>
 80094ec:	4620      	mov	r0, r4
 80094ee:	f000 fec9 	bl	800a284 <_Balloc>
 80094f2:	9001      	str	r0, [sp, #4]
 80094f4:	2800      	cmp	r0, #0
 80094f6:	d13b      	bne.n	8009570 <_dtoa_r+0x320>
 80094f8:	4b11      	ldr	r3, [pc, #68]	; (8009540 <_dtoa_r+0x2f0>)
 80094fa:	4602      	mov	r2, r0
 80094fc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009500:	e6c0      	b.n	8009284 <_dtoa_r+0x34>
 8009502:	2301      	movs	r3, #1
 8009504:	e7df      	b.n	80094c6 <_dtoa_r+0x276>
 8009506:	bf00      	nop
 8009508:	636f4361 	.word	0x636f4361
 800950c:	3fd287a7 	.word	0x3fd287a7
 8009510:	8b60c8b3 	.word	0x8b60c8b3
 8009514:	3fc68a28 	.word	0x3fc68a28
 8009518:	509f79fb 	.word	0x509f79fb
 800951c:	3fd34413 	.word	0x3fd34413
 8009520:	0800b69d 	.word	0x0800b69d
 8009524:	0800b6b4 	.word	0x0800b6b4
 8009528:	7ff00000 	.word	0x7ff00000
 800952c:	0800b699 	.word	0x0800b699
 8009530:	0800b690 	.word	0x0800b690
 8009534:	0800b66d 	.word	0x0800b66d
 8009538:	3ff80000 	.word	0x3ff80000
 800953c:	0800b808 	.word	0x0800b808
 8009540:	0800b70f 	.word	0x0800b70f
 8009544:	2501      	movs	r5, #1
 8009546:	2300      	movs	r3, #0
 8009548:	9306      	str	r3, [sp, #24]
 800954a:	9508      	str	r5, [sp, #32]
 800954c:	f04f 33ff 	mov.w	r3, #4294967295
 8009550:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009554:	2200      	movs	r2, #0
 8009556:	2312      	movs	r3, #18
 8009558:	e7b0      	b.n	80094bc <_dtoa_r+0x26c>
 800955a:	2301      	movs	r3, #1
 800955c:	9308      	str	r3, [sp, #32]
 800955e:	e7f5      	b.n	800954c <_dtoa_r+0x2fc>
 8009560:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009562:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009566:	e7b8      	b.n	80094da <_dtoa_r+0x28a>
 8009568:	3101      	adds	r1, #1
 800956a:	6041      	str	r1, [r0, #4]
 800956c:	0052      	lsls	r2, r2, #1
 800956e:	e7b8      	b.n	80094e2 <_dtoa_r+0x292>
 8009570:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009572:	9a01      	ldr	r2, [sp, #4]
 8009574:	601a      	str	r2, [r3, #0]
 8009576:	9b03      	ldr	r3, [sp, #12]
 8009578:	2b0e      	cmp	r3, #14
 800957a:	f200 809d 	bhi.w	80096b8 <_dtoa_r+0x468>
 800957e:	2d00      	cmp	r5, #0
 8009580:	f000 809a 	beq.w	80096b8 <_dtoa_r+0x468>
 8009584:	9b00      	ldr	r3, [sp, #0]
 8009586:	2b00      	cmp	r3, #0
 8009588:	dd32      	ble.n	80095f0 <_dtoa_r+0x3a0>
 800958a:	4ab7      	ldr	r2, [pc, #732]	; (8009868 <_dtoa_r+0x618>)
 800958c:	f003 030f 	and.w	r3, r3, #15
 8009590:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009594:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009598:	9b00      	ldr	r3, [sp, #0]
 800959a:	05d8      	lsls	r0, r3, #23
 800959c:	ea4f 1723 	mov.w	r7, r3, asr #4
 80095a0:	d516      	bpl.n	80095d0 <_dtoa_r+0x380>
 80095a2:	4bb2      	ldr	r3, [pc, #712]	; (800986c <_dtoa_r+0x61c>)
 80095a4:	ec51 0b19 	vmov	r0, r1, d9
 80095a8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80095ac:	f7f7 f94e 	bl	800084c <__aeabi_ddiv>
 80095b0:	f007 070f 	and.w	r7, r7, #15
 80095b4:	4682      	mov	sl, r0
 80095b6:	468b      	mov	fp, r1
 80095b8:	2503      	movs	r5, #3
 80095ba:	4eac      	ldr	r6, [pc, #688]	; (800986c <_dtoa_r+0x61c>)
 80095bc:	b957      	cbnz	r7, 80095d4 <_dtoa_r+0x384>
 80095be:	4642      	mov	r2, r8
 80095c0:	464b      	mov	r3, r9
 80095c2:	4650      	mov	r0, sl
 80095c4:	4659      	mov	r1, fp
 80095c6:	f7f7 f941 	bl	800084c <__aeabi_ddiv>
 80095ca:	4682      	mov	sl, r0
 80095cc:	468b      	mov	fp, r1
 80095ce:	e028      	b.n	8009622 <_dtoa_r+0x3d2>
 80095d0:	2502      	movs	r5, #2
 80095d2:	e7f2      	b.n	80095ba <_dtoa_r+0x36a>
 80095d4:	07f9      	lsls	r1, r7, #31
 80095d6:	d508      	bpl.n	80095ea <_dtoa_r+0x39a>
 80095d8:	4640      	mov	r0, r8
 80095da:	4649      	mov	r1, r9
 80095dc:	e9d6 2300 	ldrd	r2, r3, [r6]
 80095e0:	f7f7 f80a 	bl	80005f8 <__aeabi_dmul>
 80095e4:	3501      	adds	r5, #1
 80095e6:	4680      	mov	r8, r0
 80095e8:	4689      	mov	r9, r1
 80095ea:	107f      	asrs	r7, r7, #1
 80095ec:	3608      	adds	r6, #8
 80095ee:	e7e5      	b.n	80095bc <_dtoa_r+0x36c>
 80095f0:	f000 809b 	beq.w	800972a <_dtoa_r+0x4da>
 80095f4:	9b00      	ldr	r3, [sp, #0]
 80095f6:	4f9d      	ldr	r7, [pc, #628]	; (800986c <_dtoa_r+0x61c>)
 80095f8:	425e      	negs	r6, r3
 80095fa:	4b9b      	ldr	r3, [pc, #620]	; (8009868 <_dtoa_r+0x618>)
 80095fc:	f006 020f 	and.w	r2, r6, #15
 8009600:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009608:	ec51 0b19 	vmov	r0, r1, d9
 800960c:	f7f6 fff4 	bl	80005f8 <__aeabi_dmul>
 8009610:	1136      	asrs	r6, r6, #4
 8009612:	4682      	mov	sl, r0
 8009614:	468b      	mov	fp, r1
 8009616:	2300      	movs	r3, #0
 8009618:	2502      	movs	r5, #2
 800961a:	2e00      	cmp	r6, #0
 800961c:	d17a      	bne.n	8009714 <_dtoa_r+0x4c4>
 800961e:	2b00      	cmp	r3, #0
 8009620:	d1d3      	bne.n	80095ca <_dtoa_r+0x37a>
 8009622:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009624:	2b00      	cmp	r3, #0
 8009626:	f000 8082 	beq.w	800972e <_dtoa_r+0x4de>
 800962a:	4b91      	ldr	r3, [pc, #580]	; (8009870 <_dtoa_r+0x620>)
 800962c:	2200      	movs	r2, #0
 800962e:	4650      	mov	r0, sl
 8009630:	4659      	mov	r1, fp
 8009632:	f7f7 fa53 	bl	8000adc <__aeabi_dcmplt>
 8009636:	2800      	cmp	r0, #0
 8009638:	d079      	beq.n	800972e <_dtoa_r+0x4de>
 800963a:	9b03      	ldr	r3, [sp, #12]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d076      	beq.n	800972e <_dtoa_r+0x4de>
 8009640:	9b02      	ldr	r3, [sp, #8]
 8009642:	2b00      	cmp	r3, #0
 8009644:	dd36      	ble.n	80096b4 <_dtoa_r+0x464>
 8009646:	9b00      	ldr	r3, [sp, #0]
 8009648:	4650      	mov	r0, sl
 800964a:	4659      	mov	r1, fp
 800964c:	1e5f      	subs	r7, r3, #1
 800964e:	2200      	movs	r2, #0
 8009650:	4b88      	ldr	r3, [pc, #544]	; (8009874 <_dtoa_r+0x624>)
 8009652:	f7f6 ffd1 	bl	80005f8 <__aeabi_dmul>
 8009656:	9e02      	ldr	r6, [sp, #8]
 8009658:	4682      	mov	sl, r0
 800965a:	468b      	mov	fp, r1
 800965c:	3501      	adds	r5, #1
 800965e:	4628      	mov	r0, r5
 8009660:	f7f6 ff60 	bl	8000524 <__aeabi_i2d>
 8009664:	4652      	mov	r2, sl
 8009666:	465b      	mov	r3, fp
 8009668:	f7f6 ffc6 	bl	80005f8 <__aeabi_dmul>
 800966c:	4b82      	ldr	r3, [pc, #520]	; (8009878 <_dtoa_r+0x628>)
 800966e:	2200      	movs	r2, #0
 8009670:	f7f6 fe0c 	bl	800028c <__adddf3>
 8009674:	46d0      	mov	r8, sl
 8009676:	46d9      	mov	r9, fp
 8009678:	4682      	mov	sl, r0
 800967a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800967e:	2e00      	cmp	r6, #0
 8009680:	d158      	bne.n	8009734 <_dtoa_r+0x4e4>
 8009682:	4b7e      	ldr	r3, [pc, #504]	; (800987c <_dtoa_r+0x62c>)
 8009684:	2200      	movs	r2, #0
 8009686:	4640      	mov	r0, r8
 8009688:	4649      	mov	r1, r9
 800968a:	f7f6 fdfd 	bl	8000288 <__aeabi_dsub>
 800968e:	4652      	mov	r2, sl
 8009690:	465b      	mov	r3, fp
 8009692:	4680      	mov	r8, r0
 8009694:	4689      	mov	r9, r1
 8009696:	f7f7 fa3f 	bl	8000b18 <__aeabi_dcmpgt>
 800969a:	2800      	cmp	r0, #0
 800969c:	f040 8295 	bne.w	8009bca <_dtoa_r+0x97a>
 80096a0:	4652      	mov	r2, sl
 80096a2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80096a6:	4640      	mov	r0, r8
 80096a8:	4649      	mov	r1, r9
 80096aa:	f7f7 fa17 	bl	8000adc <__aeabi_dcmplt>
 80096ae:	2800      	cmp	r0, #0
 80096b0:	f040 8289 	bne.w	8009bc6 <_dtoa_r+0x976>
 80096b4:	ec5b ab19 	vmov	sl, fp, d9
 80096b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	f2c0 8148 	blt.w	8009950 <_dtoa_r+0x700>
 80096c0:	9a00      	ldr	r2, [sp, #0]
 80096c2:	2a0e      	cmp	r2, #14
 80096c4:	f300 8144 	bgt.w	8009950 <_dtoa_r+0x700>
 80096c8:	4b67      	ldr	r3, [pc, #412]	; (8009868 <_dtoa_r+0x618>)
 80096ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80096ce:	e9d3 8900 	ldrd	r8, r9, [r3]
 80096d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	f280 80d5 	bge.w	8009884 <_dtoa_r+0x634>
 80096da:	9b03      	ldr	r3, [sp, #12]
 80096dc:	2b00      	cmp	r3, #0
 80096de:	f300 80d1 	bgt.w	8009884 <_dtoa_r+0x634>
 80096e2:	f040 826f 	bne.w	8009bc4 <_dtoa_r+0x974>
 80096e6:	4b65      	ldr	r3, [pc, #404]	; (800987c <_dtoa_r+0x62c>)
 80096e8:	2200      	movs	r2, #0
 80096ea:	4640      	mov	r0, r8
 80096ec:	4649      	mov	r1, r9
 80096ee:	f7f6 ff83 	bl	80005f8 <__aeabi_dmul>
 80096f2:	4652      	mov	r2, sl
 80096f4:	465b      	mov	r3, fp
 80096f6:	f7f7 fa05 	bl	8000b04 <__aeabi_dcmpge>
 80096fa:	9e03      	ldr	r6, [sp, #12]
 80096fc:	4637      	mov	r7, r6
 80096fe:	2800      	cmp	r0, #0
 8009700:	f040 8245 	bne.w	8009b8e <_dtoa_r+0x93e>
 8009704:	9d01      	ldr	r5, [sp, #4]
 8009706:	2331      	movs	r3, #49	; 0x31
 8009708:	f805 3b01 	strb.w	r3, [r5], #1
 800970c:	9b00      	ldr	r3, [sp, #0]
 800970e:	3301      	adds	r3, #1
 8009710:	9300      	str	r3, [sp, #0]
 8009712:	e240      	b.n	8009b96 <_dtoa_r+0x946>
 8009714:	07f2      	lsls	r2, r6, #31
 8009716:	d505      	bpl.n	8009724 <_dtoa_r+0x4d4>
 8009718:	e9d7 2300 	ldrd	r2, r3, [r7]
 800971c:	f7f6 ff6c 	bl	80005f8 <__aeabi_dmul>
 8009720:	3501      	adds	r5, #1
 8009722:	2301      	movs	r3, #1
 8009724:	1076      	asrs	r6, r6, #1
 8009726:	3708      	adds	r7, #8
 8009728:	e777      	b.n	800961a <_dtoa_r+0x3ca>
 800972a:	2502      	movs	r5, #2
 800972c:	e779      	b.n	8009622 <_dtoa_r+0x3d2>
 800972e:	9f00      	ldr	r7, [sp, #0]
 8009730:	9e03      	ldr	r6, [sp, #12]
 8009732:	e794      	b.n	800965e <_dtoa_r+0x40e>
 8009734:	9901      	ldr	r1, [sp, #4]
 8009736:	4b4c      	ldr	r3, [pc, #304]	; (8009868 <_dtoa_r+0x618>)
 8009738:	4431      	add	r1, r6
 800973a:	910d      	str	r1, [sp, #52]	; 0x34
 800973c:	9908      	ldr	r1, [sp, #32]
 800973e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009742:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009746:	2900      	cmp	r1, #0
 8009748:	d043      	beq.n	80097d2 <_dtoa_r+0x582>
 800974a:	494d      	ldr	r1, [pc, #308]	; (8009880 <_dtoa_r+0x630>)
 800974c:	2000      	movs	r0, #0
 800974e:	f7f7 f87d 	bl	800084c <__aeabi_ddiv>
 8009752:	4652      	mov	r2, sl
 8009754:	465b      	mov	r3, fp
 8009756:	f7f6 fd97 	bl	8000288 <__aeabi_dsub>
 800975a:	9d01      	ldr	r5, [sp, #4]
 800975c:	4682      	mov	sl, r0
 800975e:	468b      	mov	fp, r1
 8009760:	4649      	mov	r1, r9
 8009762:	4640      	mov	r0, r8
 8009764:	f7f7 f9f8 	bl	8000b58 <__aeabi_d2iz>
 8009768:	4606      	mov	r6, r0
 800976a:	f7f6 fedb 	bl	8000524 <__aeabi_i2d>
 800976e:	4602      	mov	r2, r0
 8009770:	460b      	mov	r3, r1
 8009772:	4640      	mov	r0, r8
 8009774:	4649      	mov	r1, r9
 8009776:	f7f6 fd87 	bl	8000288 <__aeabi_dsub>
 800977a:	3630      	adds	r6, #48	; 0x30
 800977c:	f805 6b01 	strb.w	r6, [r5], #1
 8009780:	4652      	mov	r2, sl
 8009782:	465b      	mov	r3, fp
 8009784:	4680      	mov	r8, r0
 8009786:	4689      	mov	r9, r1
 8009788:	f7f7 f9a8 	bl	8000adc <__aeabi_dcmplt>
 800978c:	2800      	cmp	r0, #0
 800978e:	d163      	bne.n	8009858 <_dtoa_r+0x608>
 8009790:	4642      	mov	r2, r8
 8009792:	464b      	mov	r3, r9
 8009794:	4936      	ldr	r1, [pc, #216]	; (8009870 <_dtoa_r+0x620>)
 8009796:	2000      	movs	r0, #0
 8009798:	f7f6 fd76 	bl	8000288 <__aeabi_dsub>
 800979c:	4652      	mov	r2, sl
 800979e:	465b      	mov	r3, fp
 80097a0:	f7f7 f99c 	bl	8000adc <__aeabi_dcmplt>
 80097a4:	2800      	cmp	r0, #0
 80097a6:	f040 80b5 	bne.w	8009914 <_dtoa_r+0x6c4>
 80097aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80097ac:	429d      	cmp	r5, r3
 80097ae:	d081      	beq.n	80096b4 <_dtoa_r+0x464>
 80097b0:	4b30      	ldr	r3, [pc, #192]	; (8009874 <_dtoa_r+0x624>)
 80097b2:	2200      	movs	r2, #0
 80097b4:	4650      	mov	r0, sl
 80097b6:	4659      	mov	r1, fp
 80097b8:	f7f6 ff1e 	bl	80005f8 <__aeabi_dmul>
 80097bc:	4b2d      	ldr	r3, [pc, #180]	; (8009874 <_dtoa_r+0x624>)
 80097be:	4682      	mov	sl, r0
 80097c0:	468b      	mov	fp, r1
 80097c2:	4640      	mov	r0, r8
 80097c4:	4649      	mov	r1, r9
 80097c6:	2200      	movs	r2, #0
 80097c8:	f7f6 ff16 	bl	80005f8 <__aeabi_dmul>
 80097cc:	4680      	mov	r8, r0
 80097ce:	4689      	mov	r9, r1
 80097d0:	e7c6      	b.n	8009760 <_dtoa_r+0x510>
 80097d2:	4650      	mov	r0, sl
 80097d4:	4659      	mov	r1, fp
 80097d6:	f7f6 ff0f 	bl	80005f8 <__aeabi_dmul>
 80097da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80097dc:	9d01      	ldr	r5, [sp, #4]
 80097de:	930f      	str	r3, [sp, #60]	; 0x3c
 80097e0:	4682      	mov	sl, r0
 80097e2:	468b      	mov	fp, r1
 80097e4:	4649      	mov	r1, r9
 80097e6:	4640      	mov	r0, r8
 80097e8:	f7f7 f9b6 	bl	8000b58 <__aeabi_d2iz>
 80097ec:	4606      	mov	r6, r0
 80097ee:	f7f6 fe99 	bl	8000524 <__aeabi_i2d>
 80097f2:	3630      	adds	r6, #48	; 0x30
 80097f4:	4602      	mov	r2, r0
 80097f6:	460b      	mov	r3, r1
 80097f8:	4640      	mov	r0, r8
 80097fa:	4649      	mov	r1, r9
 80097fc:	f7f6 fd44 	bl	8000288 <__aeabi_dsub>
 8009800:	f805 6b01 	strb.w	r6, [r5], #1
 8009804:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009806:	429d      	cmp	r5, r3
 8009808:	4680      	mov	r8, r0
 800980a:	4689      	mov	r9, r1
 800980c:	f04f 0200 	mov.w	r2, #0
 8009810:	d124      	bne.n	800985c <_dtoa_r+0x60c>
 8009812:	4b1b      	ldr	r3, [pc, #108]	; (8009880 <_dtoa_r+0x630>)
 8009814:	4650      	mov	r0, sl
 8009816:	4659      	mov	r1, fp
 8009818:	f7f6 fd38 	bl	800028c <__adddf3>
 800981c:	4602      	mov	r2, r0
 800981e:	460b      	mov	r3, r1
 8009820:	4640      	mov	r0, r8
 8009822:	4649      	mov	r1, r9
 8009824:	f7f7 f978 	bl	8000b18 <__aeabi_dcmpgt>
 8009828:	2800      	cmp	r0, #0
 800982a:	d173      	bne.n	8009914 <_dtoa_r+0x6c4>
 800982c:	4652      	mov	r2, sl
 800982e:	465b      	mov	r3, fp
 8009830:	4913      	ldr	r1, [pc, #76]	; (8009880 <_dtoa_r+0x630>)
 8009832:	2000      	movs	r0, #0
 8009834:	f7f6 fd28 	bl	8000288 <__aeabi_dsub>
 8009838:	4602      	mov	r2, r0
 800983a:	460b      	mov	r3, r1
 800983c:	4640      	mov	r0, r8
 800983e:	4649      	mov	r1, r9
 8009840:	f7f7 f94c 	bl	8000adc <__aeabi_dcmplt>
 8009844:	2800      	cmp	r0, #0
 8009846:	f43f af35 	beq.w	80096b4 <_dtoa_r+0x464>
 800984a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800984c:	1e6b      	subs	r3, r5, #1
 800984e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009850:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009854:	2b30      	cmp	r3, #48	; 0x30
 8009856:	d0f8      	beq.n	800984a <_dtoa_r+0x5fa>
 8009858:	9700      	str	r7, [sp, #0]
 800985a:	e049      	b.n	80098f0 <_dtoa_r+0x6a0>
 800985c:	4b05      	ldr	r3, [pc, #20]	; (8009874 <_dtoa_r+0x624>)
 800985e:	f7f6 fecb 	bl	80005f8 <__aeabi_dmul>
 8009862:	4680      	mov	r8, r0
 8009864:	4689      	mov	r9, r1
 8009866:	e7bd      	b.n	80097e4 <_dtoa_r+0x594>
 8009868:	0800b808 	.word	0x0800b808
 800986c:	0800b7e0 	.word	0x0800b7e0
 8009870:	3ff00000 	.word	0x3ff00000
 8009874:	40240000 	.word	0x40240000
 8009878:	401c0000 	.word	0x401c0000
 800987c:	40140000 	.word	0x40140000
 8009880:	3fe00000 	.word	0x3fe00000
 8009884:	9d01      	ldr	r5, [sp, #4]
 8009886:	4656      	mov	r6, sl
 8009888:	465f      	mov	r7, fp
 800988a:	4642      	mov	r2, r8
 800988c:	464b      	mov	r3, r9
 800988e:	4630      	mov	r0, r6
 8009890:	4639      	mov	r1, r7
 8009892:	f7f6 ffdb 	bl	800084c <__aeabi_ddiv>
 8009896:	f7f7 f95f 	bl	8000b58 <__aeabi_d2iz>
 800989a:	4682      	mov	sl, r0
 800989c:	f7f6 fe42 	bl	8000524 <__aeabi_i2d>
 80098a0:	4642      	mov	r2, r8
 80098a2:	464b      	mov	r3, r9
 80098a4:	f7f6 fea8 	bl	80005f8 <__aeabi_dmul>
 80098a8:	4602      	mov	r2, r0
 80098aa:	460b      	mov	r3, r1
 80098ac:	4630      	mov	r0, r6
 80098ae:	4639      	mov	r1, r7
 80098b0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80098b4:	f7f6 fce8 	bl	8000288 <__aeabi_dsub>
 80098b8:	f805 6b01 	strb.w	r6, [r5], #1
 80098bc:	9e01      	ldr	r6, [sp, #4]
 80098be:	9f03      	ldr	r7, [sp, #12]
 80098c0:	1bae      	subs	r6, r5, r6
 80098c2:	42b7      	cmp	r7, r6
 80098c4:	4602      	mov	r2, r0
 80098c6:	460b      	mov	r3, r1
 80098c8:	d135      	bne.n	8009936 <_dtoa_r+0x6e6>
 80098ca:	f7f6 fcdf 	bl	800028c <__adddf3>
 80098ce:	4642      	mov	r2, r8
 80098d0:	464b      	mov	r3, r9
 80098d2:	4606      	mov	r6, r0
 80098d4:	460f      	mov	r7, r1
 80098d6:	f7f7 f91f 	bl	8000b18 <__aeabi_dcmpgt>
 80098da:	b9d0      	cbnz	r0, 8009912 <_dtoa_r+0x6c2>
 80098dc:	4642      	mov	r2, r8
 80098de:	464b      	mov	r3, r9
 80098e0:	4630      	mov	r0, r6
 80098e2:	4639      	mov	r1, r7
 80098e4:	f7f7 f8f0 	bl	8000ac8 <__aeabi_dcmpeq>
 80098e8:	b110      	cbz	r0, 80098f0 <_dtoa_r+0x6a0>
 80098ea:	f01a 0f01 	tst.w	sl, #1
 80098ee:	d110      	bne.n	8009912 <_dtoa_r+0x6c2>
 80098f0:	4620      	mov	r0, r4
 80098f2:	ee18 1a10 	vmov	r1, s16
 80098f6:	f000 fd05 	bl	800a304 <_Bfree>
 80098fa:	2300      	movs	r3, #0
 80098fc:	9800      	ldr	r0, [sp, #0]
 80098fe:	702b      	strb	r3, [r5, #0]
 8009900:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009902:	3001      	adds	r0, #1
 8009904:	6018      	str	r0, [r3, #0]
 8009906:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009908:	2b00      	cmp	r3, #0
 800990a:	f43f acf1 	beq.w	80092f0 <_dtoa_r+0xa0>
 800990e:	601d      	str	r5, [r3, #0]
 8009910:	e4ee      	b.n	80092f0 <_dtoa_r+0xa0>
 8009912:	9f00      	ldr	r7, [sp, #0]
 8009914:	462b      	mov	r3, r5
 8009916:	461d      	mov	r5, r3
 8009918:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800991c:	2a39      	cmp	r2, #57	; 0x39
 800991e:	d106      	bne.n	800992e <_dtoa_r+0x6de>
 8009920:	9a01      	ldr	r2, [sp, #4]
 8009922:	429a      	cmp	r2, r3
 8009924:	d1f7      	bne.n	8009916 <_dtoa_r+0x6c6>
 8009926:	9901      	ldr	r1, [sp, #4]
 8009928:	2230      	movs	r2, #48	; 0x30
 800992a:	3701      	adds	r7, #1
 800992c:	700a      	strb	r2, [r1, #0]
 800992e:	781a      	ldrb	r2, [r3, #0]
 8009930:	3201      	adds	r2, #1
 8009932:	701a      	strb	r2, [r3, #0]
 8009934:	e790      	b.n	8009858 <_dtoa_r+0x608>
 8009936:	4ba6      	ldr	r3, [pc, #664]	; (8009bd0 <_dtoa_r+0x980>)
 8009938:	2200      	movs	r2, #0
 800993a:	f7f6 fe5d 	bl	80005f8 <__aeabi_dmul>
 800993e:	2200      	movs	r2, #0
 8009940:	2300      	movs	r3, #0
 8009942:	4606      	mov	r6, r0
 8009944:	460f      	mov	r7, r1
 8009946:	f7f7 f8bf 	bl	8000ac8 <__aeabi_dcmpeq>
 800994a:	2800      	cmp	r0, #0
 800994c:	d09d      	beq.n	800988a <_dtoa_r+0x63a>
 800994e:	e7cf      	b.n	80098f0 <_dtoa_r+0x6a0>
 8009950:	9a08      	ldr	r2, [sp, #32]
 8009952:	2a00      	cmp	r2, #0
 8009954:	f000 80d7 	beq.w	8009b06 <_dtoa_r+0x8b6>
 8009958:	9a06      	ldr	r2, [sp, #24]
 800995a:	2a01      	cmp	r2, #1
 800995c:	f300 80ba 	bgt.w	8009ad4 <_dtoa_r+0x884>
 8009960:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009962:	2a00      	cmp	r2, #0
 8009964:	f000 80b2 	beq.w	8009acc <_dtoa_r+0x87c>
 8009968:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800996c:	9e07      	ldr	r6, [sp, #28]
 800996e:	9d04      	ldr	r5, [sp, #16]
 8009970:	9a04      	ldr	r2, [sp, #16]
 8009972:	441a      	add	r2, r3
 8009974:	9204      	str	r2, [sp, #16]
 8009976:	9a05      	ldr	r2, [sp, #20]
 8009978:	2101      	movs	r1, #1
 800997a:	441a      	add	r2, r3
 800997c:	4620      	mov	r0, r4
 800997e:	9205      	str	r2, [sp, #20]
 8009980:	f000 fd78 	bl	800a474 <__i2b>
 8009984:	4607      	mov	r7, r0
 8009986:	2d00      	cmp	r5, #0
 8009988:	dd0c      	ble.n	80099a4 <_dtoa_r+0x754>
 800998a:	9b05      	ldr	r3, [sp, #20]
 800998c:	2b00      	cmp	r3, #0
 800998e:	dd09      	ble.n	80099a4 <_dtoa_r+0x754>
 8009990:	42ab      	cmp	r3, r5
 8009992:	9a04      	ldr	r2, [sp, #16]
 8009994:	bfa8      	it	ge
 8009996:	462b      	movge	r3, r5
 8009998:	1ad2      	subs	r2, r2, r3
 800999a:	9204      	str	r2, [sp, #16]
 800999c:	9a05      	ldr	r2, [sp, #20]
 800999e:	1aed      	subs	r5, r5, r3
 80099a0:	1ad3      	subs	r3, r2, r3
 80099a2:	9305      	str	r3, [sp, #20]
 80099a4:	9b07      	ldr	r3, [sp, #28]
 80099a6:	b31b      	cbz	r3, 80099f0 <_dtoa_r+0x7a0>
 80099a8:	9b08      	ldr	r3, [sp, #32]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	f000 80af 	beq.w	8009b0e <_dtoa_r+0x8be>
 80099b0:	2e00      	cmp	r6, #0
 80099b2:	dd13      	ble.n	80099dc <_dtoa_r+0x78c>
 80099b4:	4639      	mov	r1, r7
 80099b6:	4632      	mov	r2, r6
 80099b8:	4620      	mov	r0, r4
 80099ba:	f000 fe1b 	bl	800a5f4 <__pow5mult>
 80099be:	ee18 2a10 	vmov	r2, s16
 80099c2:	4601      	mov	r1, r0
 80099c4:	4607      	mov	r7, r0
 80099c6:	4620      	mov	r0, r4
 80099c8:	f000 fd6a 	bl	800a4a0 <__multiply>
 80099cc:	ee18 1a10 	vmov	r1, s16
 80099d0:	4680      	mov	r8, r0
 80099d2:	4620      	mov	r0, r4
 80099d4:	f000 fc96 	bl	800a304 <_Bfree>
 80099d8:	ee08 8a10 	vmov	s16, r8
 80099dc:	9b07      	ldr	r3, [sp, #28]
 80099de:	1b9a      	subs	r2, r3, r6
 80099e0:	d006      	beq.n	80099f0 <_dtoa_r+0x7a0>
 80099e2:	ee18 1a10 	vmov	r1, s16
 80099e6:	4620      	mov	r0, r4
 80099e8:	f000 fe04 	bl	800a5f4 <__pow5mult>
 80099ec:	ee08 0a10 	vmov	s16, r0
 80099f0:	2101      	movs	r1, #1
 80099f2:	4620      	mov	r0, r4
 80099f4:	f000 fd3e 	bl	800a474 <__i2b>
 80099f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	4606      	mov	r6, r0
 80099fe:	f340 8088 	ble.w	8009b12 <_dtoa_r+0x8c2>
 8009a02:	461a      	mov	r2, r3
 8009a04:	4601      	mov	r1, r0
 8009a06:	4620      	mov	r0, r4
 8009a08:	f000 fdf4 	bl	800a5f4 <__pow5mult>
 8009a0c:	9b06      	ldr	r3, [sp, #24]
 8009a0e:	2b01      	cmp	r3, #1
 8009a10:	4606      	mov	r6, r0
 8009a12:	f340 8081 	ble.w	8009b18 <_dtoa_r+0x8c8>
 8009a16:	f04f 0800 	mov.w	r8, #0
 8009a1a:	6933      	ldr	r3, [r6, #16]
 8009a1c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009a20:	6918      	ldr	r0, [r3, #16]
 8009a22:	f000 fcd7 	bl	800a3d4 <__hi0bits>
 8009a26:	f1c0 0020 	rsb	r0, r0, #32
 8009a2a:	9b05      	ldr	r3, [sp, #20]
 8009a2c:	4418      	add	r0, r3
 8009a2e:	f010 001f 	ands.w	r0, r0, #31
 8009a32:	f000 8092 	beq.w	8009b5a <_dtoa_r+0x90a>
 8009a36:	f1c0 0320 	rsb	r3, r0, #32
 8009a3a:	2b04      	cmp	r3, #4
 8009a3c:	f340 808a 	ble.w	8009b54 <_dtoa_r+0x904>
 8009a40:	f1c0 001c 	rsb	r0, r0, #28
 8009a44:	9b04      	ldr	r3, [sp, #16]
 8009a46:	4403      	add	r3, r0
 8009a48:	9304      	str	r3, [sp, #16]
 8009a4a:	9b05      	ldr	r3, [sp, #20]
 8009a4c:	4403      	add	r3, r0
 8009a4e:	4405      	add	r5, r0
 8009a50:	9305      	str	r3, [sp, #20]
 8009a52:	9b04      	ldr	r3, [sp, #16]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	dd07      	ble.n	8009a68 <_dtoa_r+0x818>
 8009a58:	ee18 1a10 	vmov	r1, s16
 8009a5c:	461a      	mov	r2, r3
 8009a5e:	4620      	mov	r0, r4
 8009a60:	f000 fe22 	bl	800a6a8 <__lshift>
 8009a64:	ee08 0a10 	vmov	s16, r0
 8009a68:	9b05      	ldr	r3, [sp, #20]
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	dd05      	ble.n	8009a7a <_dtoa_r+0x82a>
 8009a6e:	4631      	mov	r1, r6
 8009a70:	461a      	mov	r2, r3
 8009a72:	4620      	mov	r0, r4
 8009a74:	f000 fe18 	bl	800a6a8 <__lshift>
 8009a78:	4606      	mov	r6, r0
 8009a7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d06e      	beq.n	8009b5e <_dtoa_r+0x90e>
 8009a80:	ee18 0a10 	vmov	r0, s16
 8009a84:	4631      	mov	r1, r6
 8009a86:	f000 fe7f 	bl	800a788 <__mcmp>
 8009a8a:	2800      	cmp	r0, #0
 8009a8c:	da67      	bge.n	8009b5e <_dtoa_r+0x90e>
 8009a8e:	9b00      	ldr	r3, [sp, #0]
 8009a90:	3b01      	subs	r3, #1
 8009a92:	ee18 1a10 	vmov	r1, s16
 8009a96:	9300      	str	r3, [sp, #0]
 8009a98:	220a      	movs	r2, #10
 8009a9a:	2300      	movs	r3, #0
 8009a9c:	4620      	mov	r0, r4
 8009a9e:	f000 fc53 	bl	800a348 <__multadd>
 8009aa2:	9b08      	ldr	r3, [sp, #32]
 8009aa4:	ee08 0a10 	vmov	s16, r0
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	f000 81b1 	beq.w	8009e10 <_dtoa_r+0xbc0>
 8009aae:	2300      	movs	r3, #0
 8009ab0:	4639      	mov	r1, r7
 8009ab2:	220a      	movs	r2, #10
 8009ab4:	4620      	mov	r0, r4
 8009ab6:	f000 fc47 	bl	800a348 <__multadd>
 8009aba:	9b02      	ldr	r3, [sp, #8]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	4607      	mov	r7, r0
 8009ac0:	f300 808e 	bgt.w	8009be0 <_dtoa_r+0x990>
 8009ac4:	9b06      	ldr	r3, [sp, #24]
 8009ac6:	2b02      	cmp	r3, #2
 8009ac8:	dc51      	bgt.n	8009b6e <_dtoa_r+0x91e>
 8009aca:	e089      	b.n	8009be0 <_dtoa_r+0x990>
 8009acc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009ace:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009ad2:	e74b      	b.n	800996c <_dtoa_r+0x71c>
 8009ad4:	9b03      	ldr	r3, [sp, #12]
 8009ad6:	1e5e      	subs	r6, r3, #1
 8009ad8:	9b07      	ldr	r3, [sp, #28]
 8009ada:	42b3      	cmp	r3, r6
 8009adc:	bfbf      	itttt	lt
 8009ade:	9b07      	ldrlt	r3, [sp, #28]
 8009ae0:	9607      	strlt	r6, [sp, #28]
 8009ae2:	1af2      	sublt	r2, r6, r3
 8009ae4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009ae6:	bfb6      	itet	lt
 8009ae8:	189b      	addlt	r3, r3, r2
 8009aea:	1b9e      	subge	r6, r3, r6
 8009aec:	930a      	strlt	r3, [sp, #40]	; 0x28
 8009aee:	9b03      	ldr	r3, [sp, #12]
 8009af0:	bfb8      	it	lt
 8009af2:	2600      	movlt	r6, #0
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	bfb7      	itett	lt
 8009af8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8009afc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8009b00:	1a9d      	sublt	r5, r3, r2
 8009b02:	2300      	movlt	r3, #0
 8009b04:	e734      	b.n	8009970 <_dtoa_r+0x720>
 8009b06:	9e07      	ldr	r6, [sp, #28]
 8009b08:	9d04      	ldr	r5, [sp, #16]
 8009b0a:	9f08      	ldr	r7, [sp, #32]
 8009b0c:	e73b      	b.n	8009986 <_dtoa_r+0x736>
 8009b0e:	9a07      	ldr	r2, [sp, #28]
 8009b10:	e767      	b.n	80099e2 <_dtoa_r+0x792>
 8009b12:	9b06      	ldr	r3, [sp, #24]
 8009b14:	2b01      	cmp	r3, #1
 8009b16:	dc18      	bgt.n	8009b4a <_dtoa_r+0x8fa>
 8009b18:	f1ba 0f00 	cmp.w	sl, #0
 8009b1c:	d115      	bne.n	8009b4a <_dtoa_r+0x8fa>
 8009b1e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009b22:	b993      	cbnz	r3, 8009b4a <_dtoa_r+0x8fa>
 8009b24:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009b28:	0d1b      	lsrs	r3, r3, #20
 8009b2a:	051b      	lsls	r3, r3, #20
 8009b2c:	b183      	cbz	r3, 8009b50 <_dtoa_r+0x900>
 8009b2e:	9b04      	ldr	r3, [sp, #16]
 8009b30:	3301      	adds	r3, #1
 8009b32:	9304      	str	r3, [sp, #16]
 8009b34:	9b05      	ldr	r3, [sp, #20]
 8009b36:	3301      	adds	r3, #1
 8009b38:	9305      	str	r3, [sp, #20]
 8009b3a:	f04f 0801 	mov.w	r8, #1
 8009b3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	f47f af6a 	bne.w	8009a1a <_dtoa_r+0x7ca>
 8009b46:	2001      	movs	r0, #1
 8009b48:	e76f      	b.n	8009a2a <_dtoa_r+0x7da>
 8009b4a:	f04f 0800 	mov.w	r8, #0
 8009b4e:	e7f6      	b.n	8009b3e <_dtoa_r+0x8ee>
 8009b50:	4698      	mov	r8, r3
 8009b52:	e7f4      	b.n	8009b3e <_dtoa_r+0x8ee>
 8009b54:	f43f af7d 	beq.w	8009a52 <_dtoa_r+0x802>
 8009b58:	4618      	mov	r0, r3
 8009b5a:	301c      	adds	r0, #28
 8009b5c:	e772      	b.n	8009a44 <_dtoa_r+0x7f4>
 8009b5e:	9b03      	ldr	r3, [sp, #12]
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	dc37      	bgt.n	8009bd4 <_dtoa_r+0x984>
 8009b64:	9b06      	ldr	r3, [sp, #24]
 8009b66:	2b02      	cmp	r3, #2
 8009b68:	dd34      	ble.n	8009bd4 <_dtoa_r+0x984>
 8009b6a:	9b03      	ldr	r3, [sp, #12]
 8009b6c:	9302      	str	r3, [sp, #8]
 8009b6e:	9b02      	ldr	r3, [sp, #8]
 8009b70:	b96b      	cbnz	r3, 8009b8e <_dtoa_r+0x93e>
 8009b72:	4631      	mov	r1, r6
 8009b74:	2205      	movs	r2, #5
 8009b76:	4620      	mov	r0, r4
 8009b78:	f000 fbe6 	bl	800a348 <__multadd>
 8009b7c:	4601      	mov	r1, r0
 8009b7e:	4606      	mov	r6, r0
 8009b80:	ee18 0a10 	vmov	r0, s16
 8009b84:	f000 fe00 	bl	800a788 <__mcmp>
 8009b88:	2800      	cmp	r0, #0
 8009b8a:	f73f adbb 	bgt.w	8009704 <_dtoa_r+0x4b4>
 8009b8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b90:	9d01      	ldr	r5, [sp, #4]
 8009b92:	43db      	mvns	r3, r3
 8009b94:	9300      	str	r3, [sp, #0]
 8009b96:	f04f 0800 	mov.w	r8, #0
 8009b9a:	4631      	mov	r1, r6
 8009b9c:	4620      	mov	r0, r4
 8009b9e:	f000 fbb1 	bl	800a304 <_Bfree>
 8009ba2:	2f00      	cmp	r7, #0
 8009ba4:	f43f aea4 	beq.w	80098f0 <_dtoa_r+0x6a0>
 8009ba8:	f1b8 0f00 	cmp.w	r8, #0
 8009bac:	d005      	beq.n	8009bba <_dtoa_r+0x96a>
 8009bae:	45b8      	cmp	r8, r7
 8009bb0:	d003      	beq.n	8009bba <_dtoa_r+0x96a>
 8009bb2:	4641      	mov	r1, r8
 8009bb4:	4620      	mov	r0, r4
 8009bb6:	f000 fba5 	bl	800a304 <_Bfree>
 8009bba:	4639      	mov	r1, r7
 8009bbc:	4620      	mov	r0, r4
 8009bbe:	f000 fba1 	bl	800a304 <_Bfree>
 8009bc2:	e695      	b.n	80098f0 <_dtoa_r+0x6a0>
 8009bc4:	2600      	movs	r6, #0
 8009bc6:	4637      	mov	r7, r6
 8009bc8:	e7e1      	b.n	8009b8e <_dtoa_r+0x93e>
 8009bca:	9700      	str	r7, [sp, #0]
 8009bcc:	4637      	mov	r7, r6
 8009bce:	e599      	b.n	8009704 <_dtoa_r+0x4b4>
 8009bd0:	40240000 	.word	0x40240000
 8009bd4:	9b08      	ldr	r3, [sp, #32]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	f000 80ca 	beq.w	8009d70 <_dtoa_r+0xb20>
 8009bdc:	9b03      	ldr	r3, [sp, #12]
 8009bde:	9302      	str	r3, [sp, #8]
 8009be0:	2d00      	cmp	r5, #0
 8009be2:	dd05      	ble.n	8009bf0 <_dtoa_r+0x9a0>
 8009be4:	4639      	mov	r1, r7
 8009be6:	462a      	mov	r2, r5
 8009be8:	4620      	mov	r0, r4
 8009bea:	f000 fd5d 	bl	800a6a8 <__lshift>
 8009bee:	4607      	mov	r7, r0
 8009bf0:	f1b8 0f00 	cmp.w	r8, #0
 8009bf4:	d05b      	beq.n	8009cae <_dtoa_r+0xa5e>
 8009bf6:	6879      	ldr	r1, [r7, #4]
 8009bf8:	4620      	mov	r0, r4
 8009bfa:	f000 fb43 	bl	800a284 <_Balloc>
 8009bfe:	4605      	mov	r5, r0
 8009c00:	b928      	cbnz	r0, 8009c0e <_dtoa_r+0x9be>
 8009c02:	4b87      	ldr	r3, [pc, #540]	; (8009e20 <_dtoa_r+0xbd0>)
 8009c04:	4602      	mov	r2, r0
 8009c06:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009c0a:	f7ff bb3b 	b.w	8009284 <_dtoa_r+0x34>
 8009c0e:	693a      	ldr	r2, [r7, #16]
 8009c10:	3202      	adds	r2, #2
 8009c12:	0092      	lsls	r2, r2, #2
 8009c14:	f107 010c 	add.w	r1, r7, #12
 8009c18:	300c      	adds	r0, #12
 8009c1a:	f7fe fca9 	bl	8008570 <memcpy>
 8009c1e:	2201      	movs	r2, #1
 8009c20:	4629      	mov	r1, r5
 8009c22:	4620      	mov	r0, r4
 8009c24:	f000 fd40 	bl	800a6a8 <__lshift>
 8009c28:	9b01      	ldr	r3, [sp, #4]
 8009c2a:	f103 0901 	add.w	r9, r3, #1
 8009c2e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8009c32:	4413      	add	r3, r2
 8009c34:	9305      	str	r3, [sp, #20]
 8009c36:	f00a 0301 	and.w	r3, sl, #1
 8009c3a:	46b8      	mov	r8, r7
 8009c3c:	9304      	str	r3, [sp, #16]
 8009c3e:	4607      	mov	r7, r0
 8009c40:	4631      	mov	r1, r6
 8009c42:	ee18 0a10 	vmov	r0, s16
 8009c46:	f7ff fa77 	bl	8009138 <quorem>
 8009c4a:	4641      	mov	r1, r8
 8009c4c:	9002      	str	r0, [sp, #8]
 8009c4e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009c52:	ee18 0a10 	vmov	r0, s16
 8009c56:	f000 fd97 	bl	800a788 <__mcmp>
 8009c5a:	463a      	mov	r2, r7
 8009c5c:	9003      	str	r0, [sp, #12]
 8009c5e:	4631      	mov	r1, r6
 8009c60:	4620      	mov	r0, r4
 8009c62:	f000 fdad 	bl	800a7c0 <__mdiff>
 8009c66:	68c2      	ldr	r2, [r0, #12]
 8009c68:	f109 3bff 	add.w	fp, r9, #4294967295
 8009c6c:	4605      	mov	r5, r0
 8009c6e:	bb02      	cbnz	r2, 8009cb2 <_dtoa_r+0xa62>
 8009c70:	4601      	mov	r1, r0
 8009c72:	ee18 0a10 	vmov	r0, s16
 8009c76:	f000 fd87 	bl	800a788 <__mcmp>
 8009c7a:	4602      	mov	r2, r0
 8009c7c:	4629      	mov	r1, r5
 8009c7e:	4620      	mov	r0, r4
 8009c80:	9207      	str	r2, [sp, #28]
 8009c82:	f000 fb3f 	bl	800a304 <_Bfree>
 8009c86:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8009c8a:	ea43 0102 	orr.w	r1, r3, r2
 8009c8e:	9b04      	ldr	r3, [sp, #16]
 8009c90:	430b      	orrs	r3, r1
 8009c92:	464d      	mov	r5, r9
 8009c94:	d10f      	bne.n	8009cb6 <_dtoa_r+0xa66>
 8009c96:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009c9a:	d02a      	beq.n	8009cf2 <_dtoa_r+0xaa2>
 8009c9c:	9b03      	ldr	r3, [sp, #12]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	dd02      	ble.n	8009ca8 <_dtoa_r+0xa58>
 8009ca2:	9b02      	ldr	r3, [sp, #8]
 8009ca4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009ca8:	f88b a000 	strb.w	sl, [fp]
 8009cac:	e775      	b.n	8009b9a <_dtoa_r+0x94a>
 8009cae:	4638      	mov	r0, r7
 8009cb0:	e7ba      	b.n	8009c28 <_dtoa_r+0x9d8>
 8009cb2:	2201      	movs	r2, #1
 8009cb4:	e7e2      	b.n	8009c7c <_dtoa_r+0xa2c>
 8009cb6:	9b03      	ldr	r3, [sp, #12]
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	db04      	blt.n	8009cc6 <_dtoa_r+0xa76>
 8009cbc:	9906      	ldr	r1, [sp, #24]
 8009cbe:	430b      	orrs	r3, r1
 8009cc0:	9904      	ldr	r1, [sp, #16]
 8009cc2:	430b      	orrs	r3, r1
 8009cc4:	d122      	bne.n	8009d0c <_dtoa_r+0xabc>
 8009cc6:	2a00      	cmp	r2, #0
 8009cc8:	ddee      	ble.n	8009ca8 <_dtoa_r+0xa58>
 8009cca:	ee18 1a10 	vmov	r1, s16
 8009cce:	2201      	movs	r2, #1
 8009cd0:	4620      	mov	r0, r4
 8009cd2:	f000 fce9 	bl	800a6a8 <__lshift>
 8009cd6:	4631      	mov	r1, r6
 8009cd8:	ee08 0a10 	vmov	s16, r0
 8009cdc:	f000 fd54 	bl	800a788 <__mcmp>
 8009ce0:	2800      	cmp	r0, #0
 8009ce2:	dc03      	bgt.n	8009cec <_dtoa_r+0xa9c>
 8009ce4:	d1e0      	bne.n	8009ca8 <_dtoa_r+0xa58>
 8009ce6:	f01a 0f01 	tst.w	sl, #1
 8009cea:	d0dd      	beq.n	8009ca8 <_dtoa_r+0xa58>
 8009cec:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009cf0:	d1d7      	bne.n	8009ca2 <_dtoa_r+0xa52>
 8009cf2:	2339      	movs	r3, #57	; 0x39
 8009cf4:	f88b 3000 	strb.w	r3, [fp]
 8009cf8:	462b      	mov	r3, r5
 8009cfa:	461d      	mov	r5, r3
 8009cfc:	3b01      	subs	r3, #1
 8009cfe:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009d02:	2a39      	cmp	r2, #57	; 0x39
 8009d04:	d071      	beq.n	8009dea <_dtoa_r+0xb9a>
 8009d06:	3201      	adds	r2, #1
 8009d08:	701a      	strb	r2, [r3, #0]
 8009d0a:	e746      	b.n	8009b9a <_dtoa_r+0x94a>
 8009d0c:	2a00      	cmp	r2, #0
 8009d0e:	dd07      	ble.n	8009d20 <_dtoa_r+0xad0>
 8009d10:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009d14:	d0ed      	beq.n	8009cf2 <_dtoa_r+0xaa2>
 8009d16:	f10a 0301 	add.w	r3, sl, #1
 8009d1a:	f88b 3000 	strb.w	r3, [fp]
 8009d1e:	e73c      	b.n	8009b9a <_dtoa_r+0x94a>
 8009d20:	9b05      	ldr	r3, [sp, #20]
 8009d22:	f809 ac01 	strb.w	sl, [r9, #-1]
 8009d26:	4599      	cmp	r9, r3
 8009d28:	d047      	beq.n	8009dba <_dtoa_r+0xb6a>
 8009d2a:	ee18 1a10 	vmov	r1, s16
 8009d2e:	2300      	movs	r3, #0
 8009d30:	220a      	movs	r2, #10
 8009d32:	4620      	mov	r0, r4
 8009d34:	f000 fb08 	bl	800a348 <__multadd>
 8009d38:	45b8      	cmp	r8, r7
 8009d3a:	ee08 0a10 	vmov	s16, r0
 8009d3e:	f04f 0300 	mov.w	r3, #0
 8009d42:	f04f 020a 	mov.w	r2, #10
 8009d46:	4641      	mov	r1, r8
 8009d48:	4620      	mov	r0, r4
 8009d4a:	d106      	bne.n	8009d5a <_dtoa_r+0xb0a>
 8009d4c:	f000 fafc 	bl	800a348 <__multadd>
 8009d50:	4680      	mov	r8, r0
 8009d52:	4607      	mov	r7, r0
 8009d54:	f109 0901 	add.w	r9, r9, #1
 8009d58:	e772      	b.n	8009c40 <_dtoa_r+0x9f0>
 8009d5a:	f000 faf5 	bl	800a348 <__multadd>
 8009d5e:	4639      	mov	r1, r7
 8009d60:	4680      	mov	r8, r0
 8009d62:	2300      	movs	r3, #0
 8009d64:	220a      	movs	r2, #10
 8009d66:	4620      	mov	r0, r4
 8009d68:	f000 faee 	bl	800a348 <__multadd>
 8009d6c:	4607      	mov	r7, r0
 8009d6e:	e7f1      	b.n	8009d54 <_dtoa_r+0xb04>
 8009d70:	9b03      	ldr	r3, [sp, #12]
 8009d72:	9302      	str	r3, [sp, #8]
 8009d74:	9d01      	ldr	r5, [sp, #4]
 8009d76:	ee18 0a10 	vmov	r0, s16
 8009d7a:	4631      	mov	r1, r6
 8009d7c:	f7ff f9dc 	bl	8009138 <quorem>
 8009d80:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009d84:	9b01      	ldr	r3, [sp, #4]
 8009d86:	f805 ab01 	strb.w	sl, [r5], #1
 8009d8a:	1aea      	subs	r2, r5, r3
 8009d8c:	9b02      	ldr	r3, [sp, #8]
 8009d8e:	4293      	cmp	r3, r2
 8009d90:	dd09      	ble.n	8009da6 <_dtoa_r+0xb56>
 8009d92:	ee18 1a10 	vmov	r1, s16
 8009d96:	2300      	movs	r3, #0
 8009d98:	220a      	movs	r2, #10
 8009d9a:	4620      	mov	r0, r4
 8009d9c:	f000 fad4 	bl	800a348 <__multadd>
 8009da0:	ee08 0a10 	vmov	s16, r0
 8009da4:	e7e7      	b.n	8009d76 <_dtoa_r+0xb26>
 8009da6:	9b02      	ldr	r3, [sp, #8]
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	bfc8      	it	gt
 8009dac:	461d      	movgt	r5, r3
 8009dae:	9b01      	ldr	r3, [sp, #4]
 8009db0:	bfd8      	it	le
 8009db2:	2501      	movle	r5, #1
 8009db4:	441d      	add	r5, r3
 8009db6:	f04f 0800 	mov.w	r8, #0
 8009dba:	ee18 1a10 	vmov	r1, s16
 8009dbe:	2201      	movs	r2, #1
 8009dc0:	4620      	mov	r0, r4
 8009dc2:	f000 fc71 	bl	800a6a8 <__lshift>
 8009dc6:	4631      	mov	r1, r6
 8009dc8:	ee08 0a10 	vmov	s16, r0
 8009dcc:	f000 fcdc 	bl	800a788 <__mcmp>
 8009dd0:	2800      	cmp	r0, #0
 8009dd2:	dc91      	bgt.n	8009cf8 <_dtoa_r+0xaa8>
 8009dd4:	d102      	bne.n	8009ddc <_dtoa_r+0xb8c>
 8009dd6:	f01a 0f01 	tst.w	sl, #1
 8009dda:	d18d      	bne.n	8009cf8 <_dtoa_r+0xaa8>
 8009ddc:	462b      	mov	r3, r5
 8009dde:	461d      	mov	r5, r3
 8009de0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009de4:	2a30      	cmp	r2, #48	; 0x30
 8009de6:	d0fa      	beq.n	8009dde <_dtoa_r+0xb8e>
 8009de8:	e6d7      	b.n	8009b9a <_dtoa_r+0x94a>
 8009dea:	9a01      	ldr	r2, [sp, #4]
 8009dec:	429a      	cmp	r2, r3
 8009dee:	d184      	bne.n	8009cfa <_dtoa_r+0xaaa>
 8009df0:	9b00      	ldr	r3, [sp, #0]
 8009df2:	3301      	adds	r3, #1
 8009df4:	9300      	str	r3, [sp, #0]
 8009df6:	2331      	movs	r3, #49	; 0x31
 8009df8:	7013      	strb	r3, [r2, #0]
 8009dfa:	e6ce      	b.n	8009b9a <_dtoa_r+0x94a>
 8009dfc:	4b09      	ldr	r3, [pc, #36]	; (8009e24 <_dtoa_r+0xbd4>)
 8009dfe:	f7ff ba95 	b.w	800932c <_dtoa_r+0xdc>
 8009e02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	f47f aa6e 	bne.w	80092e6 <_dtoa_r+0x96>
 8009e0a:	4b07      	ldr	r3, [pc, #28]	; (8009e28 <_dtoa_r+0xbd8>)
 8009e0c:	f7ff ba8e 	b.w	800932c <_dtoa_r+0xdc>
 8009e10:	9b02      	ldr	r3, [sp, #8]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	dcae      	bgt.n	8009d74 <_dtoa_r+0xb24>
 8009e16:	9b06      	ldr	r3, [sp, #24]
 8009e18:	2b02      	cmp	r3, #2
 8009e1a:	f73f aea8 	bgt.w	8009b6e <_dtoa_r+0x91e>
 8009e1e:	e7a9      	b.n	8009d74 <_dtoa_r+0xb24>
 8009e20:	0800b70f 	.word	0x0800b70f
 8009e24:	0800b66c 	.word	0x0800b66c
 8009e28:	0800b690 	.word	0x0800b690

08009e2c <__sflush_r>:
 8009e2c:	898a      	ldrh	r2, [r1, #12]
 8009e2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e32:	4605      	mov	r5, r0
 8009e34:	0710      	lsls	r0, r2, #28
 8009e36:	460c      	mov	r4, r1
 8009e38:	d458      	bmi.n	8009eec <__sflush_r+0xc0>
 8009e3a:	684b      	ldr	r3, [r1, #4]
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	dc05      	bgt.n	8009e4c <__sflush_r+0x20>
 8009e40:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	dc02      	bgt.n	8009e4c <__sflush_r+0x20>
 8009e46:	2000      	movs	r0, #0
 8009e48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e4c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009e4e:	2e00      	cmp	r6, #0
 8009e50:	d0f9      	beq.n	8009e46 <__sflush_r+0x1a>
 8009e52:	2300      	movs	r3, #0
 8009e54:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009e58:	682f      	ldr	r7, [r5, #0]
 8009e5a:	602b      	str	r3, [r5, #0]
 8009e5c:	d032      	beq.n	8009ec4 <__sflush_r+0x98>
 8009e5e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009e60:	89a3      	ldrh	r3, [r4, #12]
 8009e62:	075a      	lsls	r2, r3, #29
 8009e64:	d505      	bpl.n	8009e72 <__sflush_r+0x46>
 8009e66:	6863      	ldr	r3, [r4, #4]
 8009e68:	1ac0      	subs	r0, r0, r3
 8009e6a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009e6c:	b10b      	cbz	r3, 8009e72 <__sflush_r+0x46>
 8009e6e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009e70:	1ac0      	subs	r0, r0, r3
 8009e72:	2300      	movs	r3, #0
 8009e74:	4602      	mov	r2, r0
 8009e76:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009e78:	6a21      	ldr	r1, [r4, #32]
 8009e7a:	4628      	mov	r0, r5
 8009e7c:	47b0      	blx	r6
 8009e7e:	1c43      	adds	r3, r0, #1
 8009e80:	89a3      	ldrh	r3, [r4, #12]
 8009e82:	d106      	bne.n	8009e92 <__sflush_r+0x66>
 8009e84:	6829      	ldr	r1, [r5, #0]
 8009e86:	291d      	cmp	r1, #29
 8009e88:	d82c      	bhi.n	8009ee4 <__sflush_r+0xb8>
 8009e8a:	4a2a      	ldr	r2, [pc, #168]	; (8009f34 <__sflush_r+0x108>)
 8009e8c:	40ca      	lsrs	r2, r1
 8009e8e:	07d6      	lsls	r6, r2, #31
 8009e90:	d528      	bpl.n	8009ee4 <__sflush_r+0xb8>
 8009e92:	2200      	movs	r2, #0
 8009e94:	6062      	str	r2, [r4, #4]
 8009e96:	04d9      	lsls	r1, r3, #19
 8009e98:	6922      	ldr	r2, [r4, #16]
 8009e9a:	6022      	str	r2, [r4, #0]
 8009e9c:	d504      	bpl.n	8009ea8 <__sflush_r+0x7c>
 8009e9e:	1c42      	adds	r2, r0, #1
 8009ea0:	d101      	bne.n	8009ea6 <__sflush_r+0x7a>
 8009ea2:	682b      	ldr	r3, [r5, #0]
 8009ea4:	b903      	cbnz	r3, 8009ea8 <__sflush_r+0x7c>
 8009ea6:	6560      	str	r0, [r4, #84]	; 0x54
 8009ea8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009eaa:	602f      	str	r7, [r5, #0]
 8009eac:	2900      	cmp	r1, #0
 8009eae:	d0ca      	beq.n	8009e46 <__sflush_r+0x1a>
 8009eb0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009eb4:	4299      	cmp	r1, r3
 8009eb6:	d002      	beq.n	8009ebe <__sflush_r+0x92>
 8009eb8:	4628      	mov	r0, r5
 8009eba:	f000 fd7d 	bl	800a9b8 <_free_r>
 8009ebe:	2000      	movs	r0, #0
 8009ec0:	6360      	str	r0, [r4, #52]	; 0x34
 8009ec2:	e7c1      	b.n	8009e48 <__sflush_r+0x1c>
 8009ec4:	6a21      	ldr	r1, [r4, #32]
 8009ec6:	2301      	movs	r3, #1
 8009ec8:	4628      	mov	r0, r5
 8009eca:	47b0      	blx	r6
 8009ecc:	1c41      	adds	r1, r0, #1
 8009ece:	d1c7      	bne.n	8009e60 <__sflush_r+0x34>
 8009ed0:	682b      	ldr	r3, [r5, #0]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d0c4      	beq.n	8009e60 <__sflush_r+0x34>
 8009ed6:	2b1d      	cmp	r3, #29
 8009ed8:	d001      	beq.n	8009ede <__sflush_r+0xb2>
 8009eda:	2b16      	cmp	r3, #22
 8009edc:	d101      	bne.n	8009ee2 <__sflush_r+0xb6>
 8009ede:	602f      	str	r7, [r5, #0]
 8009ee0:	e7b1      	b.n	8009e46 <__sflush_r+0x1a>
 8009ee2:	89a3      	ldrh	r3, [r4, #12]
 8009ee4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ee8:	81a3      	strh	r3, [r4, #12]
 8009eea:	e7ad      	b.n	8009e48 <__sflush_r+0x1c>
 8009eec:	690f      	ldr	r7, [r1, #16]
 8009eee:	2f00      	cmp	r7, #0
 8009ef0:	d0a9      	beq.n	8009e46 <__sflush_r+0x1a>
 8009ef2:	0793      	lsls	r3, r2, #30
 8009ef4:	680e      	ldr	r6, [r1, #0]
 8009ef6:	bf08      	it	eq
 8009ef8:	694b      	ldreq	r3, [r1, #20]
 8009efa:	600f      	str	r7, [r1, #0]
 8009efc:	bf18      	it	ne
 8009efe:	2300      	movne	r3, #0
 8009f00:	eba6 0807 	sub.w	r8, r6, r7
 8009f04:	608b      	str	r3, [r1, #8]
 8009f06:	f1b8 0f00 	cmp.w	r8, #0
 8009f0a:	dd9c      	ble.n	8009e46 <__sflush_r+0x1a>
 8009f0c:	6a21      	ldr	r1, [r4, #32]
 8009f0e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009f10:	4643      	mov	r3, r8
 8009f12:	463a      	mov	r2, r7
 8009f14:	4628      	mov	r0, r5
 8009f16:	47b0      	blx	r6
 8009f18:	2800      	cmp	r0, #0
 8009f1a:	dc06      	bgt.n	8009f2a <__sflush_r+0xfe>
 8009f1c:	89a3      	ldrh	r3, [r4, #12]
 8009f1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009f22:	81a3      	strh	r3, [r4, #12]
 8009f24:	f04f 30ff 	mov.w	r0, #4294967295
 8009f28:	e78e      	b.n	8009e48 <__sflush_r+0x1c>
 8009f2a:	4407      	add	r7, r0
 8009f2c:	eba8 0800 	sub.w	r8, r8, r0
 8009f30:	e7e9      	b.n	8009f06 <__sflush_r+0xda>
 8009f32:	bf00      	nop
 8009f34:	20400001 	.word	0x20400001

08009f38 <_fflush_r>:
 8009f38:	b538      	push	{r3, r4, r5, lr}
 8009f3a:	690b      	ldr	r3, [r1, #16]
 8009f3c:	4605      	mov	r5, r0
 8009f3e:	460c      	mov	r4, r1
 8009f40:	b913      	cbnz	r3, 8009f48 <_fflush_r+0x10>
 8009f42:	2500      	movs	r5, #0
 8009f44:	4628      	mov	r0, r5
 8009f46:	bd38      	pop	{r3, r4, r5, pc}
 8009f48:	b118      	cbz	r0, 8009f52 <_fflush_r+0x1a>
 8009f4a:	6983      	ldr	r3, [r0, #24]
 8009f4c:	b90b      	cbnz	r3, 8009f52 <_fflush_r+0x1a>
 8009f4e:	f000 f887 	bl	800a060 <__sinit>
 8009f52:	4b14      	ldr	r3, [pc, #80]	; (8009fa4 <_fflush_r+0x6c>)
 8009f54:	429c      	cmp	r4, r3
 8009f56:	d11b      	bne.n	8009f90 <_fflush_r+0x58>
 8009f58:	686c      	ldr	r4, [r5, #4]
 8009f5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d0ef      	beq.n	8009f42 <_fflush_r+0xa>
 8009f62:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009f64:	07d0      	lsls	r0, r2, #31
 8009f66:	d404      	bmi.n	8009f72 <_fflush_r+0x3a>
 8009f68:	0599      	lsls	r1, r3, #22
 8009f6a:	d402      	bmi.n	8009f72 <_fflush_r+0x3a>
 8009f6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009f6e:	f000 f91a 	bl	800a1a6 <__retarget_lock_acquire_recursive>
 8009f72:	4628      	mov	r0, r5
 8009f74:	4621      	mov	r1, r4
 8009f76:	f7ff ff59 	bl	8009e2c <__sflush_r>
 8009f7a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009f7c:	07da      	lsls	r2, r3, #31
 8009f7e:	4605      	mov	r5, r0
 8009f80:	d4e0      	bmi.n	8009f44 <_fflush_r+0xc>
 8009f82:	89a3      	ldrh	r3, [r4, #12]
 8009f84:	059b      	lsls	r3, r3, #22
 8009f86:	d4dd      	bmi.n	8009f44 <_fflush_r+0xc>
 8009f88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009f8a:	f000 f90d 	bl	800a1a8 <__retarget_lock_release_recursive>
 8009f8e:	e7d9      	b.n	8009f44 <_fflush_r+0xc>
 8009f90:	4b05      	ldr	r3, [pc, #20]	; (8009fa8 <_fflush_r+0x70>)
 8009f92:	429c      	cmp	r4, r3
 8009f94:	d101      	bne.n	8009f9a <_fflush_r+0x62>
 8009f96:	68ac      	ldr	r4, [r5, #8]
 8009f98:	e7df      	b.n	8009f5a <_fflush_r+0x22>
 8009f9a:	4b04      	ldr	r3, [pc, #16]	; (8009fac <_fflush_r+0x74>)
 8009f9c:	429c      	cmp	r4, r3
 8009f9e:	bf08      	it	eq
 8009fa0:	68ec      	ldreq	r4, [r5, #12]
 8009fa2:	e7da      	b.n	8009f5a <_fflush_r+0x22>
 8009fa4:	0800b740 	.word	0x0800b740
 8009fa8:	0800b760 	.word	0x0800b760
 8009fac:	0800b720 	.word	0x0800b720

08009fb0 <std>:
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	b510      	push	{r4, lr}
 8009fb4:	4604      	mov	r4, r0
 8009fb6:	e9c0 3300 	strd	r3, r3, [r0]
 8009fba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009fbe:	6083      	str	r3, [r0, #8]
 8009fc0:	8181      	strh	r1, [r0, #12]
 8009fc2:	6643      	str	r3, [r0, #100]	; 0x64
 8009fc4:	81c2      	strh	r2, [r0, #14]
 8009fc6:	6183      	str	r3, [r0, #24]
 8009fc8:	4619      	mov	r1, r3
 8009fca:	2208      	movs	r2, #8
 8009fcc:	305c      	adds	r0, #92	; 0x5c
 8009fce:	f7fe fadd 	bl	800858c <memset>
 8009fd2:	4b05      	ldr	r3, [pc, #20]	; (8009fe8 <std+0x38>)
 8009fd4:	6263      	str	r3, [r4, #36]	; 0x24
 8009fd6:	4b05      	ldr	r3, [pc, #20]	; (8009fec <std+0x3c>)
 8009fd8:	62a3      	str	r3, [r4, #40]	; 0x28
 8009fda:	4b05      	ldr	r3, [pc, #20]	; (8009ff0 <std+0x40>)
 8009fdc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009fde:	4b05      	ldr	r3, [pc, #20]	; (8009ff4 <std+0x44>)
 8009fe0:	6224      	str	r4, [r4, #32]
 8009fe2:	6323      	str	r3, [r4, #48]	; 0x30
 8009fe4:	bd10      	pop	{r4, pc}
 8009fe6:	bf00      	nop
 8009fe8:	0800aedd 	.word	0x0800aedd
 8009fec:	0800aeff 	.word	0x0800aeff
 8009ff0:	0800af37 	.word	0x0800af37
 8009ff4:	0800af5b 	.word	0x0800af5b

08009ff8 <_cleanup_r>:
 8009ff8:	4901      	ldr	r1, [pc, #4]	; (800a000 <_cleanup_r+0x8>)
 8009ffa:	f000 b8af 	b.w	800a15c <_fwalk_reent>
 8009ffe:	bf00      	nop
 800a000:	08009f39 	.word	0x08009f39

0800a004 <__sfmoreglue>:
 800a004:	b570      	push	{r4, r5, r6, lr}
 800a006:	2268      	movs	r2, #104	; 0x68
 800a008:	1e4d      	subs	r5, r1, #1
 800a00a:	4355      	muls	r5, r2
 800a00c:	460e      	mov	r6, r1
 800a00e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a012:	f000 fd3d 	bl	800aa90 <_malloc_r>
 800a016:	4604      	mov	r4, r0
 800a018:	b140      	cbz	r0, 800a02c <__sfmoreglue+0x28>
 800a01a:	2100      	movs	r1, #0
 800a01c:	e9c0 1600 	strd	r1, r6, [r0]
 800a020:	300c      	adds	r0, #12
 800a022:	60a0      	str	r0, [r4, #8]
 800a024:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a028:	f7fe fab0 	bl	800858c <memset>
 800a02c:	4620      	mov	r0, r4
 800a02e:	bd70      	pop	{r4, r5, r6, pc}

0800a030 <__sfp_lock_acquire>:
 800a030:	4801      	ldr	r0, [pc, #4]	; (800a038 <__sfp_lock_acquire+0x8>)
 800a032:	f000 b8b8 	b.w	800a1a6 <__retarget_lock_acquire_recursive>
 800a036:	bf00      	nop
 800a038:	20001809 	.word	0x20001809

0800a03c <__sfp_lock_release>:
 800a03c:	4801      	ldr	r0, [pc, #4]	; (800a044 <__sfp_lock_release+0x8>)
 800a03e:	f000 b8b3 	b.w	800a1a8 <__retarget_lock_release_recursive>
 800a042:	bf00      	nop
 800a044:	20001809 	.word	0x20001809

0800a048 <__sinit_lock_acquire>:
 800a048:	4801      	ldr	r0, [pc, #4]	; (800a050 <__sinit_lock_acquire+0x8>)
 800a04a:	f000 b8ac 	b.w	800a1a6 <__retarget_lock_acquire_recursive>
 800a04e:	bf00      	nop
 800a050:	2000180a 	.word	0x2000180a

0800a054 <__sinit_lock_release>:
 800a054:	4801      	ldr	r0, [pc, #4]	; (800a05c <__sinit_lock_release+0x8>)
 800a056:	f000 b8a7 	b.w	800a1a8 <__retarget_lock_release_recursive>
 800a05a:	bf00      	nop
 800a05c:	2000180a 	.word	0x2000180a

0800a060 <__sinit>:
 800a060:	b510      	push	{r4, lr}
 800a062:	4604      	mov	r4, r0
 800a064:	f7ff fff0 	bl	800a048 <__sinit_lock_acquire>
 800a068:	69a3      	ldr	r3, [r4, #24]
 800a06a:	b11b      	cbz	r3, 800a074 <__sinit+0x14>
 800a06c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a070:	f7ff bff0 	b.w	800a054 <__sinit_lock_release>
 800a074:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a078:	6523      	str	r3, [r4, #80]	; 0x50
 800a07a:	4b13      	ldr	r3, [pc, #76]	; (800a0c8 <__sinit+0x68>)
 800a07c:	4a13      	ldr	r2, [pc, #76]	; (800a0cc <__sinit+0x6c>)
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	62a2      	str	r2, [r4, #40]	; 0x28
 800a082:	42a3      	cmp	r3, r4
 800a084:	bf04      	itt	eq
 800a086:	2301      	moveq	r3, #1
 800a088:	61a3      	streq	r3, [r4, #24]
 800a08a:	4620      	mov	r0, r4
 800a08c:	f000 f820 	bl	800a0d0 <__sfp>
 800a090:	6060      	str	r0, [r4, #4]
 800a092:	4620      	mov	r0, r4
 800a094:	f000 f81c 	bl	800a0d0 <__sfp>
 800a098:	60a0      	str	r0, [r4, #8]
 800a09a:	4620      	mov	r0, r4
 800a09c:	f000 f818 	bl	800a0d0 <__sfp>
 800a0a0:	2200      	movs	r2, #0
 800a0a2:	60e0      	str	r0, [r4, #12]
 800a0a4:	2104      	movs	r1, #4
 800a0a6:	6860      	ldr	r0, [r4, #4]
 800a0a8:	f7ff ff82 	bl	8009fb0 <std>
 800a0ac:	68a0      	ldr	r0, [r4, #8]
 800a0ae:	2201      	movs	r2, #1
 800a0b0:	2109      	movs	r1, #9
 800a0b2:	f7ff ff7d 	bl	8009fb0 <std>
 800a0b6:	68e0      	ldr	r0, [r4, #12]
 800a0b8:	2202      	movs	r2, #2
 800a0ba:	2112      	movs	r1, #18
 800a0bc:	f7ff ff78 	bl	8009fb0 <std>
 800a0c0:	2301      	movs	r3, #1
 800a0c2:	61a3      	str	r3, [r4, #24]
 800a0c4:	e7d2      	b.n	800a06c <__sinit+0xc>
 800a0c6:	bf00      	nop
 800a0c8:	0800b658 	.word	0x0800b658
 800a0cc:	08009ff9 	.word	0x08009ff9

0800a0d0 <__sfp>:
 800a0d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0d2:	4607      	mov	r7, r0
 800a0d4:	f7ff ffac 	bl	800a030 <__sfp_lock_acquire>
 800a0d8:	4b1e      	ldr	r3, [pc, #120]	; (800a154 <__sfp+0x84>)
 800a0da:	681e      	ldr	r6, [r3, #0]
 800a0dc:	69b3      	ldr	r3, [r6, #24]
 800a0de:	b913      	cbnz	r3, 800a0e6 <__sfp+0x16>
 800a0e0:	4630      	mov	r0, r6
 800a0e2:	f7ff ffbd 	bl	800a060 <__sinit>
 800a0e6:	3648      	adds	r6, #72	; 0x48
 800a0e8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a0ec:	3b01      	subs	r3, #1
 800a0ee:	d503      	bpl.n	800a0f8 <__sfp+0x28>
 800a0f0:	6833      	ldr	r3, [r6, #0]
 800a0f2:	b30b      	cbz	r3, 800a138 <__sfp+0x68>
 800a0f4:	6836      	ldr	r6, [r6, #0]
 800a0f6:	e7f7      	b.n	800a0e8 <__sfp+0x18>
 800a0f8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a0fc:	b9d5      	cbnz	r5, 800a134 <__sfp+0x64>
 800a0fe:	4b16      	ldr	r3, [pc, #88]	; (800a158 <__sfp+0x88>)
 800a100:	60e3      	str	r3, [r4, #12]
 800a102:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a106:	6665      	str	r5, [r4, #100]	; 0x64
 800a108:	f000 f84c 	bl	800a1a4 <__retarget_lock_init_recursive>
 800a10c:	f7ff ff96 	bl	800a03c <__sfp_lock_release>
 800a110:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a114:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a118:	6025      	str	r5, [r4, #0]
 800a11a:	61a5      	str	r5, [r4, #24]
 800a11c:	2208      	movs	r2, #8
 800a11e:	4629      	mov	r1, r5
 800a120:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a124:	f7fe fa32 	bl	800858c <memset>
 800a128:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a12c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a130:	4620      	mov	r0, r4
 800a132:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a134:	3468      	adds	r4, #104	; 0x68
 800a136:	e7d9      	b.n	800a0ec <__sfp+0x1c>
 800a138:	2104      	movs	r1, #4
 800a13a:	4638      	mov	r0, r7
 800a13c:	f7ff ff62 	bl	800a004 <__sfmoreglue>
 800a140:	4604      	mov	r4, r0
 800a142:	6030      	str	r0, [r6, #0]
 800a144:	2800      	cmp	r0, #0
 800a146:	d1d5      	bne.n	800a0f4 <__sfp+0x24>
 800a148:	f7ff ff78 	bl	800a03c <__sfp_lock_release>
 800a14c:	230c      	movs	r3, #12
 800a14e:	603b      	str	r3, [r7, #0]
 800a150:	e7ee      	b.n	800a130 <__sfp+0x60>
 800a152:	bf00      	nop
 800a154:	0800b658 	.word	0x0800b658
 800a158:	ffff0001 	.word	0xffff0001

0800a15c <_fwalk_reent>:
 800a15c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a160:	4606      	mov	r6, r0
 800a162:	4688      	mov	r8, r1
 800a164:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a168:	2700      	movs	r7, #0
 800a16a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a16e:	f1b9 0901 	subs.w	r9, r9, #1
 800a172:	d505      	bpl.n	800a180 <_fwalk_reent+0x24>
 800a174:	6824      	ldr	r4, [r4, #0]
 800a176:	2c00      	cmp	r4, #0
 800a178:	d1f7      	bne.n	800a16a <_fwalk_reent+0xe>
 800a17a:	4638      	mov	r0, r7
 800a17c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a180:	89ab      	ldrh	r3, [r5, #12]
 800a182:	2b01      	cmp	r3, #1
 800a184:	d907      	bls.n	800a196 <_fwalk_reent+0x3a>
 800a186:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a18a:	3301      	adds	r3, #1
 800a18c:	d003      	beq.n	800a196 <_fwalk_reent+0x3a>
 800a18e:	4629      	mov	r1, r5
 800a190:	4630      	mov	r0, r6
 800a192:	47c0      	blx	r8
 800a194:	4307      	orrs	r7, r0
 800a196:	3568      	adds	r5, #104	; 0x68
 800a198:	e7e9      	b.n	800a16e <_fwalk_reent+0x12>
	...

0800a19c <_localeconv_r>:
 800a19c:	4800      	ldr	r0, [pc, #0]	; (800a1a0 <_localeconv_r+0x4>)
 800a19e:	4770      	bx	lr
 800a1a0:	20000164 	.word	0x20000164

0800a1a4 <__retarget_lock_init_recursive>:
 800a1a4:	4770      	bx	lr

0800a1a6 <__retarget_lock_acquire_recursive>:
 800a1a6:	4770      	bx	lr

0800a1a8 <__retarget_lock_release_recursive>:
 800a1a8:	4770      	bx	lr

0800a1aa <__swhatbuf_r>:
 800a1aa:	b570      	push	{r4, r5, r6, lr}
 800a1ac:	460e      	mov	r6, r1
 800a1ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1b2:	2900      	cmp	r1, #0
 800a1b4:	b096      	sub	sp, #88	; 0x58
 800a1b6:	4614      	mov	r4, r2
 800a1b8:	461d      	mov	r5, r3
 800a1ba:	da08      	bge.n	800a1ce <__swhatbuf_r+0x24>
 800a1bc:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a1c0:	2200      	movs	r2, #0
 800a1c2:	602a      	str	r2, [r5, #0]
 800a1c4:	061a      	lsls	r2, r3, #24
 800a1c6:	d410      	bmi.n	800a1ea <__swhatbuf_r+0x40>
 800a1c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a1cc:	e00e      	b.n	800a1ec <__swhatbuf_r+0x42>
 800a1ce:	466a      	mov	r2, sp
 800a1d0:	f000 ff1a 	bl	800b008 <_fstat_r>
 800a1d4:	2800      	cmp	r0, #0
 800a1d6:	dbf1      	blt.n	800a1bc <__swhatbuf_r+0x12>
 800a1d8:	9a01      	ldr	r2, [sp, #4]
 800a1da:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a1de:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a1e2:	425a      	negs	r2, r3
 800a1e4:	415a      	adcs	r2, r3
 800a1e6:	602a      	str	r2, [r5, #0]
 800a1e8:	e7ee      	b.n	800a1c8 <__swhatbuf_r+0x1e>
 800a1ea:	2340      	movs	r3, #64	; 0x40
 800a1ec:	2000      	movs	r0, #0
 800a1ee:	6023      	str	r3, [r4, #0]
 800a1f0:	b016      	add	sp, #88	; 0x58
 800a1f2:	bd70      	pop	{r4, r5, r6, pc}

0800a1f4 <__smakebuf_r>:
 800a1f4:	898b      	ldrh	r3, [r1, #12]
 800a1f6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a1f8:	079d      	lsls	r5, r3, #30
 800a1fa:	4606      	mov	r6, r0
 800a1fc:	460c      	mov	r4, r1
 800a1fe:	d507      	bpl.n	800a210 <__smakebuf_r+0x1c>
 800a200:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a204:	6023      	str	r3, [r4, #0]
 800a206:	6123      	str	r3, [r4, #16]
 800a208:	2301      	movs	r3, #1
 800a20a:	6163      	str	r3, [r4, #20]
 800a20c:	b002      	add	sp, #8
 800a20e:	bd70      	pop	{r4, r5, r6, pc}
 800a210:	ab01      	add	r3, sp, #4
 800a212:	466a      	mov	r2, sp
 800a214:	f7ff ffc9 	bl	800a1aa <__swhatbuf_r>
 800a218:	9900      	ldr	r1, [sp, #0]
 800a21a:	4605      	mov	r5, r0
 800a21c:	4630      	mov	r0, r6
 800a21e:	f000 fc37 	bl	800aa90 <_malloc_r>
 800a222:	b948      	cbnz	r0, 800a238 <__smakebuf_r+0x44>
 800a224:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a228:	059a      	lsls	r2, r3, #22
 800a22a:	d4ef      	bmi.n	800a20c <__smakebuf_r+0x18>
 800a22c:	f023 0303 	bic.w	r3, r3, #3
 800a230:	f043 0302 	orr.w	r3, r3, #2
 800a234:	81a3      	strh	r3, [r4, #12]
 800a236:	e7e3      	b.n	800a200 <__smakebuf_r+0xc>
 800a238:	4b0d      	ldr	r3, [pc, #52]	; (800a270 <__smakebuf_r+0x7c>)
 800a23a:	62b3      	str	r3, [r6, #40]	; 0x28
 800a23c:	89a3      	ldrh	r3, [r4, #12]
 800a23e:	6020      	str	r0, [r4, #0]
 800a240:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a244:	81a3      	strh	r3, [r4, #12]
 800a246:	9b00      	ldr	r3, [sp, #0]
 800a248:	6163      	str	r3, [r4, #20]
 800a24a:	9b01      	ldr	r3, [sp, #4]
 800a24c:	6120      	str	r0, [r4, #16]
 800a24e:	b15b      	cbz	r3, 800a268 <__smakebuf_r+0x74>
 800a250:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a254:	4630      	mov	r0, r6
 800a256:	f000 fee9 	bl	800b02c <_isatty_r>
 800a25a:	b128      	cbz	r0, 800a268 <__smakebuf_r+0x74>
 800a25c:	89a3      	ldrh	r3, [r4, #12]
 800a25e:	f023 0303 	bic.w	r3, r3, #3
 800a262:	f043 0301 	orr.w	r3, r3, #1
 800a266:	81a3      	strh	r3, [r4, #12]
 800a268:	89a0      	ldrh	r0, [r4, #12]
 800a26a:	4305      	orrs	r5, r0
 800a26c:	81a5      	strh	r5, [r4, #12]
 800a26e:	e7cd      	b.n	800a20c <__smakebuf_r+0x18>
 800a270:	08009ff9 	.word	0x08009ff9

0800a274 <malloc>:
 800a274:	4b02      	ldr	r3, [pc, #8]	; (800a280 <malloc+0xc>)
 800a276:	4601      	mov	r1, r0
 800a278:	6818      	ldr	r0, [r3, #0]
 800a27a:	f000 bc09 	b.w	800aa90 <_malloc_r>
 800a27e:	bf00      	nop
 800a280:	20000010 	.word	0x20000010

0800a284 <_Balloc>:
 800a284:	b570      	push	{r4, r5, r6, lr}
 800a286:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a288:	4604      	mov	r4, r0
 800a28a:	460d      	mov	r5, r1
 800a28c:	b976      	cbnz	r6, 800a2ac <_Balloc+0x28>
 800a28e:	2010      	movs	r0, #16
 800a290:	f7ff fff0 	bl	800a274 <malloc>
 800a294:	4602      	mov	r2, r0
 800a296:	6260      	str	r0, [r4, #36]	; 0x24
 800a298:	b920      	cbnz	r0, 800a2a4 <_Balloc+0x20>
 800a29a:	4b18      	ldr	r3, [pc, #96]	; (800a2fc <_Balloc+0x78>)
 800a29c:	4818      	ldr	r0, [pc, #96]	; (800a300 <_Balloc+0x7c>)
 800a29e:	2166      	movs	r1, #102	; 0x66
 800a2a0:	f000 fe72 	bl	800af88 <__assert_func>
 800a2a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a2a8:	6006      	str	r6, [r0, #0]
 800a2aa:	60c6      	str	r6, [r0, #12]
 800a2ac:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a2ae:	68f3      	ldr	r3, [r6, #12]
 800a2b0:	b183      	cbz	r3, 800a2d4 <_Balloc+0x50>
 800a2b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a2b4:	68db      	ldr	r3, [r3, #12]
 800a2b6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a2ba:	b9b8      	cbnz	r0, 800a2ec <_Balloc+0x68>
 800a2bc:	2101      	movs	r1, #1
 800a2be:	fa01 f605 	lsl.w	r6, r1, r5
 800a2c2:	1d72      	adds	r2, r6, #5
 800a2c4:	0092      	lsls	r2, r2, #2
 800a2c6:	4620      	mov	r0, r4
 800a2c8:	f000 fb60 	bl	800a98c <_calloc_r>
 800a2cc:	b160      	cbz	r0, 800a2e8 <_Balloc+0x64>
 800a2ce:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a2d2:	e00e      	b.n	800a2f2 <_Balloc+0x6e>
 800a2d4:	2221      	movs	r2, #33	; 0x21
 800a2d6:	2104      	movs	r1, #4
 800a2d8:	4620      	mov	r0, r4
 800a2da:	f000 fb57 	bl	800a98c <_calloc_r>
 800a2de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a2e0:	60f0      	str	r0, [r6, #12]
 800a2e2:	68db      	ldr	r3, [r3, #12]
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d1e4      	bne.n	800a2b2 <_Balloc+0x2e>
 800a2e8:	2000      	movs	r0, #0
 800a2ea:	bd70      	pop	{r4, r5, r6, pc}
 800a2ec:	6802      	ldr	r2, [r0, #0]
 800a2ee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a2f2:	2300      	movs	r3, #0
 800a2f4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a2f8:	e7f7      	b.n	800a2ea <_Balloc+0x66>
 800a2fa:	bf00      	nop
 800a2fc:	0800b69d 	.word	0x0800b69d
 800a300:	0800b780 	.word	0x0800b780

0800a304 <_Bfree>:
 800a304:	b570      	push	{r4, r5, r6, lr}
 800a306:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a308:	4605      	mov	r5, r0
 800a30a:	460c      	mov	r4, r1
 800a30c:	b976      	cbnz	r6, 800a32c <_Bfree+0x28>
 800a30e:	2010      	movs	r0, #16
 800a310:	f7ff ffb0 	bl	800a274 <malloc>
 800a314:	4602      	mov	r2, r0
 800a316:	6268      	str	r0, [r5, #36]	; 0x24
 800a318:	b920      	cbnz	r0, 800a324 <_Bfree+0x20>
 800a31a:	4b09      	ldr	r3, [pc, #36]	; (800a340 <_Bfree+0x3c>)
 800a31c:	4809      	ldr	r0, [pc, #36]	; (800a344 <_Bfree+0x40>)
 800a31e:	218a      	movs	r1, #138	; 0x8a
 800a320:	f000 fe32 	bl	800af88 <__assert_func>
 800a324:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a328:	6006      	str	r6, [r0, #0]
 800a32a:	60c6      	str	r6, [r0, #12]
 800a32c:	b13c      	cbz	r4, 800a33e <_Bfree+0x3a>
 800a32e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a330:	6862      	ldr	r2, [r4, #4]
 800a332:	68db      	ldr	r3, [r3, #12]
 800a334:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a338:	6021      	str	r1, [r4, #0]
 800a33a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a33e:	bd70      	pop	{r4, r5, r6, pc}
 800a340:	0800b69d 	.word	0x0800b69d
 800a344:	0800b780 	.word	0x0800b780

0800a348 <__multadd>:
 800a348:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a34c:	690d      	ldr	r5, [r1, #16]
 800a34e:	4607      	mov	r7, r0
 800a350:	460c      	mov	r4, r1
 800a352:	461e      	mov	r6, r3
 800a354:	f101 0c14 	add.w	ip, r1, #20
 800a358:	2000      	movs	r0, #0
 800a35a:	f8dc 3000 	ldr.w	r3, [ip]
 800a35e:	b299      	uxth	r1, r3
 800a360:	fb02 6101 	mla	r1, r2, r1, r6
 800a364:	0c1e      	lsrs	r6, r3, #16
 800a366:	0c0b      	lsrs	r3, r1, #16
 800a368:	fb02 3306 	mla	r3, r2, r6, r3
 800a36c:	b289      	uxth	r1, r1
 800a36e:	3001      	adds	r0, #1
 800a370:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a374:	4285      	cmp	r5, r0
 800a376:	f84c 1b04 	str.w	r1, [ip], #4
 800a37a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a37e:	dcec      	bgt.n	800a35a <__multadd+0x12>
 800a380:	b30e      	cbz	r6, 800a3c6 <__multadd+0x7e>
 800a382:	68a3      	ldr	r3, [r4, #8]
 800a384:	42ab      	cmp	r3, r5
 800a386:	dc19      	bgt.n	800a3bc <__multadd+0x74>
 800a388:	6861      	ldr	r1, [r4, #4]
 800a38a:	4638      	mov	r0, r7
 800a38c:	3101      	adds	r1, #1
 800a38e:	f7ff ff79 	bl	800a284 <_Balloc>
 800a392:	4680      	mov	r8, r0
 800a394:	b928      	cbnz	r0, 800a3a2 <__multadd+0x5a>
 800a396:	4602      	mov	r2, r0
 800a398:	4b0c      	ldr	r3, [pc, #48]	; (800a3cc <__multadd+0x84>)
 800a39a:	480d      	ldr	r0, [pc, #52]	; (800a3d0 <__multadd+0x88>)
 800a39c:	21b5      	movs	r1, #181	; 0xb5
 800a39e:	f000 fdf3 	bl	800af88 <__assert_func>
 800a3a2:	6922      	ldr	r2, [r4, #16]
 800a3a4:	3202      	adds	r2, #2
 800a3a6:	f104 010c 	add.w	r1, r4, #12
 800a3aa:	0092      	lsls	r2, r2, #2
 800a3ac:	300c      	adds	r0, #12
 800a3ae:	f7fe f8df 	bl	8008570 <memcpy>
 800a3b2:	4621      	mov	r1, r4
 800a3b4:	4638      	mov	r0, r7
 800a3b6:	f7ff ffa5 	bl	800a304 <_Bfree>
 800a3ba:	4644      	mov	r4, r8
 800a3bc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a3c0:	3501      	adds	r5, #1
 800a3c2:	615e      	str	r6, [r3, #20]
 800a3c4:	6125      	str	r5, [r4, #16]
 800a3c6:	4620      	mov	r0, r4
 800a3c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a3cc:	0800b70f 	.word	0x0800b70f
 800a3d0:	0800b780 	.word	0x0800b780

0800a3d4 <__hi0bits>:
 800a3d4:	0c03      	lsrs	r3, r0, #16
 800a3d6:	041b      	lsls	r3, r3, #16
 800a3d8:	b9d3      	cbnz	r3, 800a410 <__hi0bits+0x3c>
 800a3da:	0400      	lsls	r0, r0, #16
 800a3dc:	2310      	movs	r3, #16
 800a3de:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a3e2:	bf04      	itt	eq
 800a3e4:	0200      	lsleq	r0, r0, #8
 800a3e6:	3308      	addeq	r3, #8
 800a3e8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a3ec:	bf04      	itt	eq
 800a3ee:	0100      	lsleq	r0, r0, #4
 800a3f0:	3304      	addeq	r3, #4
 800a3f2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a3f6:	bf04      	itt	eq
 800a3f8:	0080      	lsleq	r0, r0, #2
 800a3fa:	3302      	addeq	r3, #2
 800a3fc:	2800      	cmp	r0, #0
 800a3fe:	db05      	blt.n	800a40c <__hi0bits+0x38>
 800a400:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a404:	f103 0301 	add.w	r3, r3, #1
 800a408:	bf08      	it	eq
 800a40a:	2320      	moveq	r3, #32
 800a40c:	4618      	mov	r0, r3
 800a40e:	4770      	bx	lr
 800a410:	2300      	movs	r3, #0
 800a412:	e7e4      	b.n	800a3de <__hi0bits+0xa>

0800a414 <__lo0bits>:
 800a414:	6803      	ldr	r3, [r0, #0]
 800a416:	f013 0207 	ands.w	r2, r3, #7
 800a41a:	4601      	mov	r1, r0
 800a41c:	d00b      	beq.n	800a436 <__lo0bits+0x22>
 800a41e:	07da      	lsls	r2, r3, #31
 800a420:	d423      	bmi.n	800a46a <__lo0bits+0x56>
 800a422:	0798      	lsls	r0, r3, #30
 800a424:	bf49      	itett	mi
 800a426:	085b      	lsrmi	r3, r3, #1
 800a428:	089b      	lsrpl	r3, r3, #2
 800a42a:	2001      	movmi	r0, #1
 800a42c:	600b      	strmi	r3, [r1, #0]
 800a42e:	bf5c      	itt	pl
 800a430:	600b      	strpl	r3, [r1, #0]
 800a432:	2002      	movpl	r0, #2
 800a434:	4770      	bx	lr
 800a436:	b298      	uxth	r0, r3
 800a438:	b9a8      	cbnz	r0, 800a466 <__lo0bits+0x52>
 800a43a:	0c1b      	lsrs	r3, r3, #16
 800a43c:	2010      	movs	r0, #16
 800a43e:	b2da      	uxtb	r2, r3
 800a440:	b90a      	cbnz	r2, 800a446 <__lo0bits+0x32>
 800a442:	3008      	adds	r0, #8
 800a444:	0a1b      	lsrs	r3, r3, #8
 800a446:	071a      	lsls	r2, r3, #28
 800a448:	bf04      	itt	eq
 800a44a:	091b      	lsreq	r3, r3, #4
 800a44c:	3004      	addeq	r0, #4
 800a44e:	079a      	lsls	r2, r3, #30
 800a450:	bf04      	itt	eq
 800a452:	089b      	lsreq	r3, r3, #2
 800a454:	3002      	addeq	r0, #2
 800a456:	07da      	lsls	r2, r3, #31
 800a458:	d403      	bmi.n	800a462 <__lo0bits+0x4e>
 800a45a:	085b      	lsrs	r3, r3, #1
 800a45c:	f100 0001 	add.w	r0, r0, #1
 800a460:	d005      	beq.n	800a46e <__lo0bits+0x5a>
 800a462:	600b      	str	r3, [r1, #0]
 800a464:	4770      	bx	lr
 800a466:	4610      	mov	r0, r2
 800a468:	e7e9      	b.n	800a43e <__lo0bits+0x2a>
 800a46a:	2000      	movs	r0, #0
 800a46c:	4770      	bx	lr
 800a46e:	2020      	movs	r0, #32
 800a470:	4770      	bx	lr
	...

0800a474 <__i2b>:
 800a474:	b510      	push	{r4, lr}
 800a476:	460c      	mov	r4, r1
 800a478:	2101      	movs	r1, #1
 800a47a:	f7ff ff03 	bl	800a284 <_Balloc>
 800a47e:	4602      	mov	r2, r0
 800a480:	b928      	cbnz	r0, 800a48e <__i2b+0x1a>
 800a482:	4b05      	ldr	r3, [pc, #20]	; (800a498 <__i2b+0x24>)
 800a484:	4805      	ldr	r0, [pc, #20]	; (800a49c <__i2b+0x28>)
 800a486:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a48a:	f000 fd7d 	bl	800af88 <__assert_func>
 800a48e:	2301      	movs	r3, #1
 800a490:	6144      	str	r4, [r0, #20]
 800a492:	6103      	str	r3, [r0, #16]
 800a494:	bd10      	pop	{r4, pc}
 800a496:	bf00      	nop
 800a498:	0800b70f 	.word	0x0800b70f
 800a49c:	0800b780 	.word	0x0800b780

0800a4a0 <__multiply>:
 800a4a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4a4:	4691      	mov	r9, r2
 800a4a6:	690a      	ldr	r2, [r1, #16]
 800a4a8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a4ac:	429a      	cmp	r2, r3
 800a4ae:	bfb8      	it	lt
 800a4b0:	460b      	movlt	r3, r1
 800a4b2:	460c      	mov	r4, r1
 800a4b4:	bfbc      	itt	lt
 800a4b6:	464c      	movlt	r4, r9
 800a4b8:	4699      	movlt	r9, r3
 800a4ba:	6927      	ldr	r7, [r4, #16]
 800a4bc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a4c0:	68a3      	ldr	r3, [r4, #8]
 800a4c2:	6861      	ldr	r1, [r4, #4]
 800a4c4:	eb07 060a 	add.w	r6, r7, sl
 800a4c8:	42b3      	cmp	r3, r6
 800a4ca:	b085      	sub	sp, #20
 800a4cc:	bfb8      	it	lt
 800a4ce:	3101      	addlt	r1, #1
 800a4d0:	f7ff fed8 	bl	800a284 <_Balloc>
 800a4d4:	b930      	cbnz	r0, 800a4e4 <__multiply+0x44>
 800a4d6:	4602      	mov	r2, r0
 800a4d8:	4b44      	ldr	r3, [pc, #272]	; (800a5ec <__multiply+0x14c>)
 800a4da:	4845      	ldr	r0, [pc, #276]	; (800a5f0 <__multiply+0x150>)
 800a4dc:	f240 115d 	movw	r1, #349	; 0x15d
 800a4e0:	f000 fd52 	bl	800af88 <__assert_func>
 800a4e4:	f100 0514 	add.w	r5, r0, #20
 800a4e8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a4ec:	462b      	mov	r3, r5
 800a4ee:	2200      	movs	r2, #0
 800a4f0:	4543      	cmp	r3, r8
 800a4f2:	d321      	bcc.n	800a538 <__multiply+0x98>
 800a4f4:	f104 0314 	add.w	r3, r4, #20
 800a4f8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a4fc:	f109 0314 	add.w	r3, r9, #20
 800a500:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a504:	9202      	str	r2, [sp, #8]
 800a506:	1b3a      	subs	r2, r7, r4
 800a508:	3a15      	subs	r2, #21
 800a50a:	f022 0203 	bic.w	r2, r2, #3
 800a50e:	3204      	adds	r2, #4
 800a510:	f104 0115 	add.w	r1, r4, #21
 800a514:	428f      	cmp	r7, r1
 800a516:	bf38      	it	cc
 800a518:	2204      	movcc	r2, #4
 800a51a:	9201      	str	r2, [sp, #4]
 800a51c:	9a02      	ldr	r2, [sp, #8]
 800a51e:	9303      	str	r3, [sp, #12]
 800a520:	429a      	cmp	r2, r3
 800a522:	d80c      	bhi.n	800a53e <__multiply+0x9e>
 800a524:	2e00      	cmp	r6, #0
 800a526:	dd03      	ble.n	800a530 <__multiply+0x90>
 800a528:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d05a      	beq.n	800a5e6 <__multiply+0x146>
 800a530:	6106      	str	r6, [r0, #16]
 800a532:	b005      	add	sp, #20
 800a534:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a538:	f843 2b04 	str.w	r2, [r3], #4
 800a53c:	e7d8      	b.n	800a4f0 <__multiply+0x50>
 800a53e:	f8b3 a000 	ldrh.w	sl, [r3]
 800a542:	f1ba 0f00 	cmp.w	sl, #0
 800a546:	d024      	beq.n	800a592 <__multiply+0xf2>
 800a548:	f104 0e14 	add.w	lr, r4, #20
 800a54c:	46a9      	mov	r9, r5
 800a54e:	f04f 0c00 	mov.w	ip, #0
 800a552:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a556:	f8d9 1000 	ldr.w	r1, [r9]
 800a55a:	fa1f fb82 	uxth.w	fp, r2
 800a55e:	b289      	uxth	r1, r1
 800a560:	fb0a 110b 	mla	r1, sl, fp, r1
 800a564:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a568:	f8d9 2000 	ldr.w	r2, [r9]
 800a56c:	4461      	add	r1, ip
 800a56e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a572:	fb0a c20b 	mla	r2, sl, fp, ip
 800a576:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a57a:	b289      	uxth	r1, r1
 800a57c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a580:	4577      	cmp	r7, lr
 800a582:	f849 1b04 	str.w	r1, [r9], #4
 800a586:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a58a:	d8e2      	bhi.n	800a552 <__multiply+0xb2>
 800a58c:	9a01      	ldr	r2, [sp, #4]
 800a58e:	f845 c002 	str.w	ip, [r5, r2]
 800a592:	9a03      	ldr	r2, [sp, #12]
 800a594:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a598:	3304      	adds	r3, #4
 800a59a:	f1b9 0f00 	cmp.w	r9, #0
 800a59e:	d020      	beq.n	800a5e2 <__multiply+0x142>
 800a5a0:	6829      	ldr	r1, [r5, #0]
 800a5a2:	f104 0c14 	add.w	ip, r4, #20
 800a5a6:	46ae      	mov	lr, r5
 800a5a8:	f04f 0a00 	mov.w	sl, #0
 800a5ac:	f8bc b000 	ldrh.w	fp, [ip]
 800a5b0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a5b4:	fb09 220b 	mla	r2, r9, fp, r2
 800a5b8:	4492      	add	sl, r2
 800a5ba:	b289      	uxth	r1, r1
 800a5bc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a5c0:	f84e 1b04 	str.w	r1, [lr], #4
 800a5c4:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a5c8:	f8be 1000 	ldrh.w	r1, [lr]
 800a5cc:	0c12      	lsrs	r2, r2, #16
 800a5ce:	fb09 1102 	mla	r1, r9, r2, r1
 800a5d2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a5d6:	4567      	cmp	r7, ip
 800a5d8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a5dc:	d8e6      	bhi.n	800a5ac <__multiply+0x10c>
 800a5de:	9a01      	ldr	r2, [sp, #4]
 800a5e0:	50a9      	str	r1, [r5, r2]
 800a5e2:	3504      	adds	r5, #4
 800a5e4:	e79a      	b.n	800a51c <__multiply+0x7c>
 800a5e6:	3e01      	subs	r6, #1
 800a5e8:	e79c      	b.n	800a524 <__multiply+0x84>
 800a5ea:	bf00      	nop
 800a5ec:	0800b70f 	.word	0x0800b70f
 800a5f0:	0800b780 	.word	0x0800b780

0800a5f4 <__pow5mult>:
 800a5f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a5f8:	4615      	mov	r5, r2
 800a5fa:	f012 0203 	ands.w	r2, r2, #3
 800a5fe:	4606      	mov	r6, r0
 800a600:	460f      	mov	r7, r1
 800a602:	d007      	beq.n	800a614 <__pow5mult+0x20>
 800a604:	4c25      	ldr	r4, [pc, #148]	; (800a69c <__pow5mult+0xa8>)
 800a606:	3a01      	subs	r2, #1
 800a608:	2300      	movs	r3, #0
 800a60a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a60e:	f7ff fe9b 	bl	800a348 <__multadd>
 800a612:	4607      	mov	r7, r0
 800a614:	10ad      	asrs	r5, r5, #2
 800a616:	d03d      	beq.n	800a694 <__pow5mult+0xa0>
 800a618:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a61a:	b97c      	cbnz	r4, 800a63c <__pow5mult+0x48>
 800a61c:	2010      	movs	r0, #16
 800a61e:	f7ff fe29 	bl	800a274 <malloc>
 800a622:	4602      	mov	r2, r0
 800a624:	6270      	str	r0, [r6, #36]	; 0x24
 800a626:	b928      	cbnz	r0, 800a634 <__pow5mult+0x40>
 800a628:	4b1d      	ldr	r3, [pc, #116]	; (800a6a0 <__pow5mult+0xac>)
 800a62a:	481e      	ldr	r0, [pc, #120]	; (800a6a4 <__pow5mult+0xb0>)
 800a62c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a630:	f000 fcaa 	bl	800af88 <__assert_func>
 800a634:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a638:	6004      	str	r4, [r0, #0]
 800a63a:	60c4      	str	r4, [r0, #12]
 800a63c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a640:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a644:	b94c      	cbnz	r4, 800a65a <__pow5mult+0x66>
 800a646:	f240 2171 	movw	r1, #625	; 0x271
 800a64a:	4630      	mov	r0, r6
 800a64c:	f7ff ff12 	bl	800a474 <__i2b>
 800a650:	2300      	movs	r3, #0
 800a652:	f8c8 0008 	str.w	r0, [r8, #8]
 800a656:	4604      	mov	r4, r0
 800a658:	6003      	str	r3, [r0, #0]
 800a65a:	f04f 0900 	mov.w	r9, #0
 800a65e:	07eb      	lsls	r3, r5, #31
 800a660:	d50a      	bpl.n	800a678 <__pow5mult+0x84>
 800a662:	4639      	mov	r1, r7
 800a664:	4622      	mov	r2, r4
 800a666:	4630      	mov	r0, r6
 800a668:	f7ff ff1a 	bl	800a4a0 <__multiply>
 800a66c:	4639      	mov	r1, r7
 800a66e:	4680      	mov	r8, r0
 800a670:	4630      	mov	r0, r6
 800a672:	f7ff fe47 	bl	800a304 <_Bfree>
 800a676:	4647      	mov	r7, r8
 800a678:	106d      	asrs	r5, r5, #1
 800a67a:	d00b      	beq.n	800a694 <__pow5mult+0xa0>
 800a67c:	6820      	ldr	r0, [r4, #0]
 800a67e:	b938      	cbnz	r0, 800a690 <__pow5mult+0x9c>
 800a680:	4622      	mov	r2, r4
 800a682:	4621      	mov	r1, r4
 800a684:	4630      	mov	r0, r6
 800a686:	f7ff ff0b 	bl	800a4a0 <__multiply>
 800a68a:	6020      	str	r0, [r4, #0]
 800a68c:	f8c0 9000 	str.w	r9, [r0]
 800a690:	4604      	mov	r4, r0
 800a692:	e7e4      	b.n	800a65e <__pow5mult+0x6a>
 800a694:	4638      	mov	r0, r7
 800a696:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a69a:	bf00      	nop
 800a69c:	0800b8d0 	.word	0x0800b8d0
 800a6a0:	0800b69d 	.word	0x0800b69d
 800a6a4:	0800b780 	.word	0x0800b780

0800a6a8 <__lshift>:
 800a6a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a6ac:	460c      	mov	r4, r1
 800a6ae:	6849      	ldr	r1, [r1, #4]
 800a6b0:	6923      	ldr	r3, [r4, #16]
 800a6b2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a6b6:	68a3      	ldr	r3, [r4, #8]
 800a6b8:	4607      	mov	r7, r0
 800a6ba:	4691      	mov	r9, r2
 800a6bc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a6c0:	f108 0601 	add.w	r6, r8, #1
 800a6c4:	42b3      	cmp	r3, r6
 800a6c6:	db0b      	blt.n	800a6e0 <__lshift+0x38>
 800a6c8:	4638      	mov	r0, r7
 800a6ca:	f7ff fddb 	bl	800a284 <_Balloc>
 800a6ce:	4605      	mov	r5, r0
 800a6d0:	b948      	cbnz	r0, 800a6e6 <__lshift+0x3e>
 800a6d2:	4602      	mov	r2, r0
 800a6d4:	4b2a      	ldr	r3, [pc, #168]	; (800a780 <__lshift+0xd8>)
 800a6d6:	482b      	ldr	r0, [pc, #172]	; (800a784 <__lshift+0xdc>)
 800a6d8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a6dc:	f000 fc54 	bl	800af88 <__assert_func>
 800a6e0:	3101      	adds	r1, #1
 800a6e2:	005b      	lsls	r3, r3, #1
 800a6e4:	e7ee      	b.n	800a6c4 <__lshift+0x1c>
 800a6e6:	2300      	movs	r3, #0
 800a6e8:	f100 0114 	add.w	r1, r0, #20
 800a6ec:	f100 0210 	add.w	r2, r0, #16
 800a6f0:	4618      	mov	r0, r3
 800a6f2:	4553      	cmp	r3, sl
 800a6f4:	db37      	blt.n	800a766 <__lshift+0xbe>
 800a6f6:	6920      	ldr	r0, [r4, #16]
 800a6f8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a6fc:	f104 0314 	add.w	r3, r4, #20
 800a700:	f019 091f 	ands.w	r9, r9, #31
 800a704:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a708:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a70c:	d02f      	beq.n	800a76e <__lshift+0xc6>
 800a70e:	f1c9 0e20 	rsb	lr, r9, #32
 800a712:	468a      	mov	sl, r1
 800a714:	f04f 0c00 	mov.w	ip, #0
 800a718:	681a      	ldr	r2, [r3, #0]
 800a71a:	fa02 f209 	lsl.w	r2, r2, r9
 800a71e:	ea42 020c 	orr.w	r2, r2, ip
 800a722:	f84a 2b04 	str.w	r2, [sl], #4
 800a726:	f853 2b04 	ldr.w	r2, [r3], #4
 800a72a:	4298      	cmp	r0, r3
 800a72c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a730:	d8f2      	bhi.n	800a718 <__lshift+0x70>
 800a732:	1b03      	subs	r3, r0, r4
 800a734:	3b15      	subs	r3, #21
 800a736:	f023 0303 	bic.w	r3, r3, #3
 800a73a:	3304      	adds	r3, #4
 800a73c:	f104 0215 	add.w	r2, r4, #21
 800a740:	4290      	cmp	r0, r2
 800a742:	bf38      	it	cc
 800a744:	2304      	movcc	r3, #4
 800a746:	f841 c003 	str.w	ip, [r1, r3]
 800a74a:	f1bc 0f00 	cmp.w	ip, #0
 800a74e:	d001      	beq.n	800a754 <__lshift+0xac>
 800a750:	f108 0602 	add.w	r6, r8, #2
 800a754:	3e01      	subs	r6, #1
 800a756:	4638      	mov	r0, r7
 800a758:	612e      	str	r6, [r5, #16]
 800a75a:	4621      	mov	r1, r4
 800a75c:	f7ff fdd2 	bl	800a304 <_Bfree>
 800a760:	4628      	mov	r0, r5
 800a762:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a766:	f842 0f04 	str.w	r0, [r2, #4]!
 800a76a:	3301      	adds	r3, #1
 800a76c:	e7c1      	b.n	800a6f2 <__lshift+0x4a>
 800a76e:	3904      	subs	r1, #4
 800a770:	f853 2b04 	ldr.w	r2, [r3], #4
 800a774:	f841 2f04 	str.w	r2, [r1, #4]!
 800a778:	4298      	cmp	r0, r3
 800a77a:	d8f9      	bhi.n	800a770 <__lshift+0xc8>
 800a77c:	e7ea      	b.n	800a754 <__lshift+0xac>
 800a77e:	bf00      	nop
 800a780:	0800b70f 	.word	0x0800b70f
 800a784:	0800b780 	.word	0x0800b780

0800a788 <__mcmp>:
 800a788:	b530      	push	{r4, r5, lr}
 800a78a:	6902      	ldr	r2, [r0, #16]
 800a78c:	690c      	ldr	r4, [r1, #16]
 800a78e:	1b12      	subs	r2, r2, r4
 800a790:	d10e      	bne.n	800a7b0 <__mcmp+0x28>
 800a792:	f100 0314 	add.w	r3, r0, #20
 800a796:	3114      	adds	r1, #20
 800a798:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a79c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a7a0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a7a4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a7a8:	42a5      	cmp	r5, r4
 800a7aa:	d003      	beq.n	800a7b4 <__mcmp+0x2c>
 800a7ac:	d305      	bcc.n	800a7ba <__mcmp+0x32>
 800a7ae:	2201      	movs	r2, #1
 800a7b0:	4610      	mov	r0, r2
 800a7b2:	bd30      	pop	{r4, r5, pc}
 800a7b4:	4283      	cmp	r3, r0
 800a7b6:	d3f3      	bcc.n	800a7a0 <__mcmp+0x18>
 800a7b8:	e7fa      	b.n	800a7b0 <__mcmp+0x28>
 800a7ba:	f04f 32ff 	mov.w	r2, #4294967295
 800a7be:	e7f7      	b.n	800a7b0 <__mcmp+0x28>

0800a7c0 <__mdiff>:
 800a7c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7c4:	460c      	mov	r4, r1
 800a7c6:	4606      	mov	r6, r0
 800a7c8:	4611      	mov	r1, r2
 800a7ca:	4620      	mov	r0, r4
 800a7cc:	4690      	mov	r8, r2
 800a7ce:	f7ff ffdb 	bl	800a788 <__mcmp>
 800a7d2:	1e05      	subs	r5, r0, #0
 800a7d4:	d110      	bne.n	800a7f8 <__mdiff+0x38>
 800a7d6:	4629      	mov	r1, r5
 800a7d8:	4630      	mov	r0, r6
 800a7da:	f7ff fd53 	bl	800a284 <_Balloc>
 800a7de:	b930      	cbnz	r0, 800a7ee <__mdiff+0x2e>
 800a7e0:	4b3a      	ldr	r3, [pc, #232]	; (800a8cc <__mdiff+0x10c>)
 800a7e2:	4602      	mov	r2, r0
 800a7e4:	f240 2132 	movw	r1, #562	; 0x232
 800a7e8:	4839      	ldr	r0, [pc, #228]	; (800a8d0 <__mdiff+0x110>)
 800a7ea:	f000 fbcd 	bl	800af88 <__assert_func>
 800a7ee:	2301      	movs	r3, #1
 800a7f0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a7f4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7f8:	bfa4      	itt	ge
 800a7fa:	4643      	movge	r3, r8
 800a7fc:	46a0      	movge	r8, r4
 800a7fe:	4630      	mov	r0, r6
 800a800:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a804:	bfa6      	itte	ge
 800a806:	461c      	movge	r4, r3
 800a808:	2500      	movge	r5, #0
 800a80a:	2501      	movlt	r5, #1
 800a80c:	f7ff fd3a 	bl	800a284 <_Balloc>
 800a810:	b920      	cbnz	r0, 800a81c <__mdiff+0x5c>
 800a812:	4b2e      	ldr	r3, [pc, #184]	; (800a8cc <__mdiff+0x10c>)
 800a814:	4602      	mov	r2, r0
 800a816:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a81a:	e7e5      	b.n	800a7e8 <__mdiff+0x28>
 800a81c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a820:	6926      	ldr	r6, [r4, #16]
 800a822:	60c5      	str	r5, [r0, #12]
 800a824:	f104 0914 	add.w	r9, r4, #20
 800a828:	f108 0514 	add.w	r5, r8, #20
 800a82c:	f100 0e14 	add.w	lr, r0, #20
 800a830:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a834:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a838:	f108 0210 	add.w	r2, r8, #16
 800a83c:	46f2      	mov	sl, lr
 800a83e:	2100      	movs	r1, #0
 800a840:	f859 3b04 	ldr.w	r3, [r9], #4
 800a844:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a848:	fa1f f883 	uxth.w	r8, r3
 800a84c:	fa11 f18b 	uxtah	r1, r1, fp
 800a850:	0c1b      	lsrs	r3, r3, #16
 800a852:	eba1 0808 	sub.w	r8, r1, r8
 800a856:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a85a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a85e:	fa1f f888 	uxth.w	r8, r8
 800a862:	1419      	asrs	r1, r3, #16
 800a864:	454e      	cmp	r6, r9
 800a866:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a86a:	f84a 3b04 	str.w	r3, [sl], #4
 800a86e:	d8e7      	bhi.n	800a840 <__mdiff+0x80>
 800a870:	1b33      	subs	r3, r6, r4
 800a872:	3b15      	subs	r3, #21
 800a874:	f023 0303 	bic.w	r3, r3, #3
 800a878:	3304      	adds	r3, #4
 800a87a:	3415      	adds	r4, #21
 800a87c:	42a6      	cmp	r6, r4
 800a87e:	bf38      	it	cc
 800a880:	2304      	movcc	r3, #4
 800a882:	441d      	add	r5, r3
 800a884:	4473      	add	r3, lr
 800a886:	469e      	mov	lr, r3
 800a888:	462e      	mov	r6, r5
 800a88a:	4566      	cmp	r6, ip
 800a88c:	d30e      	bcc.n	800a8ac <__mdiff+0xec>
 800a88e:	f10c 0203 	add.w	r2, ip, #3
 800a892:	1b52      	subs	r2, r2, r5
 800a894:	f022 0203 	bic.w	r2, r2, #3
 800a898:	3d03      	subs	r5, #3
 800a89a:	45ac      	cmp	ip, r5
 800a89c:	bf38      	it	cc
 800a89e:	2200      	movcc	r2, #0
 800a8a0:	441a      	add	r2, r3
 800a8a2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a8a6:	b17b      	cbz	r3, 800a8c8 <__mdiff+0x108>
 800a8a8:	6107      	str	r7, [r0, #16]
 800a8aa:	e7a3      	b.n	800a7f4 <__mdiff+0x34>
 800a8ac:	f856 8b04 	ldr.w	r8, [r6], #4
 800a8b0:	fa11 f288 	uxtah	r2, r1, r8
 800a8b4:	1414      	asrs	r4, r2, #16
 800a8b6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a8ba:	b292      	uxth	r2, r2
 800a8bc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a8c0:	f84e 2b04 	str.w	r2, [lr], #4
 800a8c4:	1421      	asrs	r1, r4, #16
 800a8c6:	e7e0      	b.n	800a88a <__mdiff+0xca>
 800a8c8:	3f01      	subs	r7, #1
 800a8ca:	e7ea      	b.n	800a8a2 <__mdiff+0xe2>
 800a8cc:	0800b70f 	.word	0x0800b70f
 800a8d0:	0800b780 	.word	0x0800b780

0800a8d4 <__d2b>:
 800a8d4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a8d8:	4689      	mov	r9, r1
 800a8da:	2101      	movs	r1, #1
 800a8dc:	ec57 6b10 	vmov	r6, r7, d0
 800a8e0:	4690      	mov	r8, r2
 800a8e2:	f7ff fccf 	bl	800a284 <_Balloc>
 800a8e6:	4604      	mov	r4, r0
 800a8e8:	b930      	cbnz	r0, 800a8f8 <__d2b+0x24>
 800a8ea:	4602      	mov	r2, r0
 800a8ec:	4b25      	ldr	r3, [pc, #148]	; (800a984 <__d2b+0xb0>)
 800a8ee:	4826      	ldr	r0, [pc, #152]	; (800a988 <__d2b+0xb4>)
 800a8f0:	f240 310a 	movw	r1, #778	; 0x30a
 800a8f4:	f000 fb48 	bl	800af88 <__assert_func>
 800a8f8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a8fc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a900:	bb35      	cbnz	r5, 800a950 <__d2b+0x7c>
 800a902:	2e00      	cmp	r6, #0
 800a904:	9301      	str	r3, [sp, #4]
 800a906:	d028      	beq.n	800a95a <__d2b+0x86>
 800a908:	4668      	mov	r0, sp
 800a90a:	9600      	str	r6, [sp, #0]
 800a90c:	f7ff fd82 	bl	800a414 <__lo0bits>
 800a910:	9900      	ldr	r1, [sp, #0]
 800a912:	b300      	cbz	r0, 800a956 <__d2b+0x82>
 800a914:	9a01      	ldr	r2, [sp, #4]
 800a916:	f1c0 0320 	rsb	r3, r0, #32
 800a91a:	fa02 f303 	lsl.w	r3, r2, r3
 800a91e:	430b      	orrs	r3, r1
 800a920:	40c2      	lsrs	r2, r0
 800a922:	6163      	str	r3, [r4, #20]
 800a924:	9201      	str	r2, [sp, #4]
 800a926:	9b01      	ldr	r3, [sp, #4]
 800a928:	61a3      	str	r3, [r4, #24]
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	bf14      	ite	ne
 800a92e:	2202      	movne	r2, #2
 800a930:	2201      	moveq	r2, #1
 800a932:	6122      	str	r2, [r4, #16]
 800a934:	b1d5      	cbz	r5, 800a96c <__d2b+0x98>
 800a936:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a93a:	4405      	add	r5, r0
 800a93c:	f8c9 5000 	str.w	r5, [r9]
 800a940:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a944:	f8c8 0000 	str.w	r0, [r8]
 800a948:	4620      	mov	r0, r4
 800a94a:	b003      	add	sp, #12
 800a94c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a950:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a954:	e7d5      	b.n	800a902 <__d2b+0x2e>
 800a956:	6161      	str	r1, [r4, #20]
 800a958:	e7e5      	b.n	800a926 <__d2b+0x52>
 800a95a:	a801      	add	r0, sp, #4
 800a95c:	f7ff fd5a 	bl	800a414 <__lo0bits>
 800a960:	9b01      	ldr	r3, [sp, #4]
 800a962:	6163      	str	r3, [r4, #20]
 800a964:	2201      	movs	r2, #1
 800a966:	6122      	str	r2, [r4, #16]
 800a968:	3020      	adds	r0, #32
 800a96a:	e7e3      	b.n	800a934 <__d2b+0x60>
 800a96c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a970:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a974:	f8c9 0000 	str.w	r0, [r9]
 800a978:	6918      	ldr	r0, [r3, #16]
 800a97a:	f7ff fd2b 	bl	800a3d4 <__hi0bits>
 800a97e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a982:	e7df      	b.n	800a944 <__d2b+0x70>
 800a984:	0800b70f 	.word	0x0800b70f
 800a988:	0800b780 	.word	0x0800b780

0800a98c <_calloc_r>:
 800a98c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a98e:	fba1 2402 	umull	r2, r4, r1, r2
 800a992:	b94c      	cbnz	r4, 800a9a8 <_calloc_r+0x1c>
 800a994:	4611      	mov	r1, r2
 800a996:	9201      	str	r2, [sp, #4]
 800a998:	f000 f87a 	bl	800aa90 <_malloc_r>
 800a99c:	9a01      	ldr	r2, [sp, #4]
 800a99e:	4605      	mov	r5, r0
 800a9a0:	b930      	cbnz	r0, 800a9b0 <_calloc_r+0x24>
 800a9a2:	4628      	mov	r0, r5
 800a9a4:	b003      	add	sp, #12
 800a9a6:	bd30      	pop	{r4, r5, pc}
 800a9a8:	220c      	movs	r2, #12
 800a9aa:	6002      	str	r2, [r0, #0]
 800a9ac:	2500      	movs	r5, #0
 800a9ae:	e7f8      	b.n	800a9a2 <_calloc_r+0x16>
 800a9b0:	4621      	mov	r1, r4
 800a9b2:	f7fd fdeb 	bl	800858c <memset>
 800a9b6:	e7f4      	b.n	800a9a2 <_calloc_r+0x16>

0800a9b8 <_free_r>:
 800a9b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a9ba:	2900      	cmp	r1, #0
 800a9bc:	d044      	beq.n	800aa48 <_free_r+0x90>
 800a9be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a9c2:	9001      	str	r0, [sp, #4]
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	f1a1 0404 	sub.w	r4, r1, #4
 800a9ca:	bfb8      	it	lt
 800a9cc:	18e4      	addlt	r4, r4, r3
 800a9ce:	f000 fb61 	bl	800b094 <__malloc_lock>
 800a9d2:	4a1e      	ldr	r2, [pc, #120]	; (800aa4c <_free_r+0x94>)
 800a9d4:	9801      	ldr	r0, [sp, #4]
 800a9d6:	6813      	ldr	r3, [r2, #0]
 800a9d8:	b933      	cbnz	r3, 800a9e8 <_free_r+0x30>
 800a9da:	6063      	str	r3, [r4, #4]
 800a9dc:	6014      	str	r4, [r2, #0]
 800a9de:	b003      	add	sp, #12
 800a9e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a9e4:	f000 bb5c 	b.w	800b0a0 <__malloc_unlock>
 800a9e8:	42a3      	cmp	r3, r4
 800a9ea:	d908      	bls.n	800a9fe <_free_r+0x46>
 800a9ec:	6825      	ldr	r5, [r4, #0]
 800a9ee:	1961      	adds	r1, r4, r5
 800a9f0:	428b      	cmp	r3, r1
 800a9f2:	bf01      	itttt	eq
 800a9f4:	6819      	ldreq	r1, [r3, #0]
 800a9f6:	685b      	ldreq	r3, [r3, #4]
 800a9f8:	1949      	addeq	r1, r1, r5
 800a9fa:	6021      	streq	r1, [r4, #0]
 800a9fc:	e7ed      	b.n	800a9da <_free_r+0x22>
 800a9fe:	461a      	mov	r2, r3
 800aa00:	685b      	ldr	r3, [r3, #4]
 800aa02:	b10b      	cbz	r3, 800aa08 <_free_r+0x50>
 800aa04:	42a3      	cmp	r3, r4
 800aa06:	d9fa      	bls.n	800a9fe <_free_r+0x46>
 800aa08:	6811      	ldr	r1, [r2, #0]
 800aa0a:	1855      	adds	r5, r2, r1
 800aa0c:	42a5      	cmp	r5, r4
 800aa0e:	d10b      	bne.n	800aa28 <_free_r+0x70>
 800aa10:	6824      	ldr	r4, [r4, #0]
 800aa12:	4421      	add	r1, r4
 800aa14:	1854      	adds	r4, r2, r1
 800aa16:	42a3      	cmp	r3, r4
 800aa18:	6011      	str	r1, [r2, #0]
 800aa1a:	d1e0      	bne.n	800a9de <_free_r+0x26>
 800aa1c:	681c      	ldr	r4, [r3, #0]
 800aa1e:	685b      	ldr	r3, [r3, #4]
 800aa20:	6053      	str	r3, [r2, #4]
 800aa22:	4421      	add	r1, r4
 800aa24:	6011      	str	r1, [r2, #0]
 800aa26:	e7da      	b.n	800a9de <_free_r+0x26>
 800aa28:	d902      	bls.n	800aa30 <_free_r+0x78>
 800aa2a:	230c      	movs	r3, #12
 800aa2c:	6003      	str	r3, [r0, #0]
 800aa2e:	e7d6      	b.n	800a9de <_free_r+0x26>
 800aa30:	6825      	ldr	r5, [r4, #0]
 800aa32:	1961      	adds	r1, r4, r5
 800aa34:	428b      	cmp	r3, r1
 800aa36:	bf04      	itt	eq
 800aa38:	6819      	ldreq	r1, [r3, #0]
 800aa3a:	685b      	ldreq	r3, [r3, #4]
 800aa3c:	6063      	str	r3, [r4, #4]
 800aa3e:	bf04      	itt	eq
 800aa40:	1949      	addeq	r1, r1, r5
 800aa42:	6021      	streq	r1, [r4, #0]
 800aa44:	6054      	str	r4, [r2, #4]
 800aa46:	e7ca      	b.n	800a9de <_free_r+0x26>
 800aa48:	b003      	add	sp, #12
 800aa4a:	bd30      	pop	{r4, r5, pc}
 800aa4c:	2000180c 	.word	0x2000180c

0800aa50 <sbrk_aligned>:
 800aa50:	b570      	push	{r4, r5, r6, lr}
 800aa52:	4e0e      	ldr	r6, [pc, #56]	; (800aa8c <sbrk_aligned+0x3c>)
 800aa54:	460c      	mov	r4, r1
 800aa56:	6831      	ldr	r1, [r6, #0]
 800aa58:	4605      	mov	r5, r0
 800aa5a:	b911      	cbnz	r1, 800aa62 <sbrk_aligned+0x12>
 800aa5c:	f000 fa2e 	bl	800aebc <_sbrk_r>
 800aa60:	6030      	str	r0, [r6, #0]
 800aa62:	4621      	mov	r1, r4
 800aa64:	4628      	mov	r0, r5
 800aa66:	f000 fa29 	bl	800aebc <_sbrk_r>
 800aa6a:	1c43      	adds	r3, r0, #1
 800aa6c:	d00a      	beq.n	800aa84 <sbrk_aligned+0x34>
 800aa6e:	1cc4      	adds	r4, r0, #3
 800aa70:	f024 0403 	bic.w	r4, r4, #3
 800aa74:	42a0      	cmp	r0, r4
 800aa76:	d007      	beq.n	800aa88 <sbrk_aligned+0x38>
 800aa78:	1a21      	subs	r1, r4, r0
 800aa7a:	4628      	mov	r0, r5
 800aa7c:	f000 fa1e 	bl	800aebc <_sbrk_r>
 800aa80:	3001      	adds	r0, #1
 800aa82:	d101      	bne.n	800aa88 <sbrk_aligned+0x38>
 800aa84:	f04f 34ff 	mov.w	r4, #4294967295
 800aa88:	4620      	mov	r0, r4
 800aa8a:	bd70      	pop	{r4, r5, r6, pc}
 800aa8c:	20001810 	.word	0x20001810

0800aa90 <_malloc_r>:
 800aa90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa94:	1ccd      	adds	r5, r1, #3
 800aa96:	f025 0503 	bic.w	r5, r5, #3
 800aa9a:	3508      	adds	r5, #8
 800aa9c:	2d0c      	cmp	r5, #12
 800aa9e:	bf38      	it	cc
 800aaa0:	250c      	movcc	r5, #12
 800aaa2:	2d00      	cmp	r5, #0
 800aaa4:	4607      	mov	r7, r0
 800aaa6:	db01      	blt.n	800aaac <_malloc_r+0x1c>
 800aaa8:	42a9      	cmp	r1, r5
 800aaaa:	d905      	bls.n	800aab8 <_malloc_r+0x28>
 800aaac:	230c      	movs	r3, #12
 800aaae:	603b      	str	r3, [r7, #0]
 800aab0:	2600      	movs	r6, #0
 800aab2:	4630      	mov	r0, r6
 800aab4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aab8:	4e2e      	ldr	r6, [pc, #184]	; (800ab74 <_malloc_r+0xe4>)
 800aaba:	f000 faeb 	bl	800b094 <__malloc_lock>
 800aabe:	6833      	ldr	r3, [r6, #0]
 800aac0:	461c      	mov	r4, r3
 800aac2:	bb34      	cbnz	r4, 800ab12 <_malloc_r+0x82>
 800aac4:	4629      	mov	r1, r5
 800aac6:	4638      	mov	r0, r7
 800aac8:	f7ff ffc2 	bl	800aa50 <sbrk_aligned>
 800aacc:	1c43      	adds	r3, r0, #1
 800aace:	4604      	mov	r4, r0
 800aad0:	d14d      	bne.n	800ab6e <_malloc_r+0xde>
 800aad2:	6834      	ldr	r4, [r6, #0]
 800aad4:	4626      	mov	r6, r4
 800aad6:	2e00      	cmp	r6, #0
 800aad8:	d140      	bne.n	800ab5c <_malloc_r+0xcc>
 800aada:	6823      	ldr	r3, [r4, #0]
 800aadc:	4631      	mov	r1, r6
 800aade:	4638      	mov	r0, r7
 800aae0:	eb04 0803 	add.w	r8, r4, r3
 800aae4:	f000 f9ea 	bl	800aebc <_sbrk_r>
 800aae8:	4580      	cmp	r8, r0
 800aaea:	d13a      	bne.n	800ab62 <_malloc_r+0xd2>
 800aaec:	6821      	ldr	r1, [r4, #0]
 800aaee:	3503      	adds	r5, #3
 800aaf0:	1a6d      	subs	r5, r5, r1
 800aaf2:	f025 0503 	bic.w	r5, r5, #3
 800aaf6:	3508      	adds	r5, #8
 800aaf8:	2d0c      	cmp	r5, #12
 800aafa:	bf38      	it	cc
 800aafc:	250c      	movcc	r5, #12
 800aafe:	4629      	mov	r1, r5
 800ab00:	4638      	mov	r0, r7
 800ab02:	f7ff ffa5 	bl	800aa50 <sbrk_aligned>
 800ab06:	3001      	adds	r0, #1
 800ab08:	d02b      	beq.n	800ab62 <_malloc_r+0xd2>
 800ab0a:	6823      	ldr	r3, [r4, #0]
 800ab0c:	442b      	add	r3, r5
 800ab0e:	6023      	str	r3, [r4, #0]
 800ab10:	e00e      	b.n	800ab30 <_malloc_r+0xa0>
 800ab12:	6822      	ldr	r2, [r4, #0]
 800ab14:	1b52      	subs	r2, r2, r5
 800ab16:	d41e      	bmi.n	800ab56 <_malloc_r+0xc6>
 800ab18:	2a0b      	cmp	r2, #11
 800ab1a:	d916      	bls.n	800ab4a <_malloc_r+0xba>
 800ab1c:	1961      	adds	r1, r4, r5
 800ab1e:	42a3      	cmp	r3, r4
 800ab20:	6025      	str	r5, [r4, #0]
 800ab22:	bf18      	it	ne
 800ab24:	6059      	strne	r1, [r3, #4]
 800ab26:	6863      	ldr	r3, [r4, #4]
 800ab28:	bf08      	it	eq
 800ab2a:	6031      	streq	r1, [r6, #0]
 800ab2c:	5162      	str	r2, [r4, r5]
 800ab2e:	604b      	str	r3, [r1, #4]
 800ab30:	4638      	mov	r0, r7
 800ab32:	f104 060b 	add.w	r6, r4, #11
 800ab36:	f000 fab3 	bl	800b0a0 <__malloc_unlock>
 800ab3a:	f026 0607 	bic.w	r6, r6, #7
 800ab3e:	1d23      	adds	r3, r4, #4
 800ab40:	1af2      	subs	r2, r6, r3
 800ab42:	d0b6      	beq.n	800aab2 <_malloc_r+0x22>
 800ab44:	1b9b      	subs	r3, r3, r6
 800ab46:	50a3      	str	r3, [r4, r2]
 800ab48:	e7b3      	b.n	800aab2 <_malloc_r+0x22>
 800ab4a:	6862      	ldr	r2, [r4, #4]
 800ab4c:	42a3      	cmp	r3, r4
 800ab4e:	bf0c      	ite	eq
 800ab50:	6032      	streq	r2, [r6, #0]
 800ab52:	605a      	strne	r2, [r3, #4]
 800ab54:	e7ec      	b.n	800ab30 <_malloc_r+0xa0>
 800ab56:	4623      	mov	r3, r4
 800ab58:	6864      	ldr	r4, [r4, #4]
 800ab5a:	e7b2      	b.n	800aac2 <_malloc_r+0x32>
 800ab5c:	4634      	mov	r4, r6
 800ab5e:	6876      	ldr	r6, [r6, #4]
 800ab60:	e7b9      	b.n	800aad6 <_malloc_r+0x46>
 800ab62:	230c      	movs	r3, #12
 800ab64:	603b      	str	r3, [r7, #0]
 800ab66:	4638      	mov	r0, r7
 800ab68:	f000 fa9a 	bl	800b0a0 <__malloc_unlock>
 800ab6c:	e7a1      	b.n	800aab2 <_malloc_r+0x22>
 800ab6e:	6025      	str	r5, [r4, #0]
 800ab70:	e7de      	b.n	800ab30 <_malloc_r+0xa0>
 800ab72:	bf00      	nop
 800ab74:	2000180c 	.word	0x2000180c

0800ab78 <__sfputc_r>:
 800ab78:	6893      	ldr	r3, [r2, #8]
 800ab7a:	3b01      	subs	r3, #1
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	b410      	push	{r4}
 800ab80:	6093      	str	r3, [r2, #8]
 800ab82:	da08      	bge.n	800ab96 <__sfputc_r+0x1e>
 800ab84:	6994      	ldr	r4, [r2, #24]
 800ab86:	42a3      	cmp	r3, r4
 800ab88:	db01      	blt.n	800ab8e <__sfputc_r+0x16>
 800ab8a:	290a      	cmp	r1, #10
 800ab8c:	d103      	bne.n	800ab96 <__sfputc_r+0x1e>
 800ab8e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ab92:	f7fe ba11 	b.w	8008fb8 <__swbuf_r>
 800ab96:	6813      	ldr	r3, [r2, #0]
 800ab98:	1c58      	adds	r0, r3, #1
 800ab9a:	6010      	str	r0, [r2, #0]
 800ab9c:	7019      	strb	r1, [r3, #0]
 800ab9e:	4608      	mov	r0, r1
 800aba0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aba4:	4770      	bx	lr

0800aba6 <__sfputs_r>:
 800aba6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aba8:	4606      	mov	r6, r0
 800abaa:	460f      	mov	r7, r1
 800abac:	4614      	mov	r4, r2
 800abae:	18d5      	adds	r5, r2, r3
 800abb0:	42ac      	cmp	r4, r5
 800abb2:	d101      	bne.n	800abb8 <__sfputs_r+0x12>
 800abb4:	2000      	movs	r0, #0
 800abb6:	e007      	b.n	800abc8 <__sfputs_r+0x22>
 800abb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abbc:	463a      	mov	r2, r7
 800abbe:	4630      	mov	r0, r6
 800abc0:	f7ff ffda 	bl	800ab78 <__sfputc_r>
 800abc4:	1c43      	adds	r3, r0, #1
 800abc6:	d1f3      	bne.n	800abb0 <__sfputs_r+0xa>
 800abc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800abcc <_vfiprintf_r>:
 800abcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abd0:	460d      	mov	r5, r1
 800abd2:	b09d      	sub	sp, #116	; 0x74
 800abd4:	4614      	mov	r4, r2
 800abd6:	4698      	mov	r8, r3
 800abd8:	4606      	mov	r6, r0
 800abda:	b118      	cbz	r0, 800abe4 <_vfiprintf_r+0x18>
 800abdc:	6983      	ldr	r3, [r0, #24]
 800abde:	b90b      	cbnz	r3, 800abe4 <_vfiprintf_r+0x18>
 800abe0:	f7ff fa3e 	bl	800a060 <__sinit>
 800abe4:	4b89      	ldr	r3, [pc, #548]	; (800ae0c <_vfiprintf_r+0x240>)
 800abe6:	429d      	cmp	r5, r3
 800abe8:	d11b      	bne.n	800ac22 <_vfiprintf_r+0x56>
 800abea:	6875      	ldr	r5, [r6, #4]
 800abec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800abee:	07d9      	lsls	r1, r3, #31
 800abf0:	d405      	bmi.n	800abfe <_vfiprintf_r+0x32>
 800abf2:	89ab      	ldrh	r3, [r5, #12]
 800abf4:	059a      	lsls	r2, r3, #22
 800abf6:	d402      	bmi.n	800abfe <_vfiprintf_r+0x32>
 800abf8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800abfa:	f7ff fad4 	bl	800a1a6 <__retarget_lock_acquire_recursive>
 800abfe:	89ab      	ldrh	r3, [r5, #12]
 800ac00:	071b      	lsls	r3, r3, #28
 800ac02:	d501      	bpl.n	800ac08 <_vfiprintf_r+0x3c>
 800ac04:	692b      	ldr	r3, [r5, #16]
 800ac06:	b9eb      	cbnz	r3, 800ac44 <_vfiprintf_r+0x78>
 800ac08:	4629      	mov	r1, r5
 800ac0a:	4630      	mov	r0, r6
 800ac0c:	f7fe fa26 	bl	800905c <__swsetup_r>
 800ac10:	b1c0      	cbz	r0, 800ac44 <_vfiprintf_r+0x78>
 800ac12:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ac14:	07dc      	lsls	r4, r3, #31
 800ac16:	d50e      	bpl.n	800ac36 <_vfiprintf_r+0x6a>
 800ac18:	f04f 30ff 	mov.w	r0, #4294967295
 800ac1c:	b01d      	add	sp, #116	; 0x74
 800ac1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac22:	4b7b      	ldr	r3, [pc, #492]	; (800ae10 <_vfiprintf_r+0x244>)
 800ac24:	429d      	cmp	r5, r3
 800ac26:	d101      	bne.n	800ac2c <_vfiprintf_r+0x60>
 800ac28:	68b5      	ldr	r5, [r6, #8]
 800ac2a:	e7df      	b.n	800abec <_vfiprintf_r+0x20>
 800ac2c:	4b79      	ldr	r3, [pc, #484]	; (800ae14 <_vfiprintf_r+0x248>)
 800ac2e:	429d      	cmp	r5, r3
 800ac30:	bf08      	it	eq
 800ac32:	68f5      	ldreq	r5, [r6, #12]
 800ac34:	e7da      	b.n	800abec <_vfiprintf_r+0x20>
 800ac36:	89ab      	ldrh	r3, [r5, #12]
 800ac38:	0598      	lsls	r0, r3, #22
 800ac3a:	d4ed      	bmi.n	800ac18 <_vfiprintf_r+0x4c>
 800ac3c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ac3e:	f7ff fab3 	bl	800a1a8 <__retarget_lock_release_recursive>
 800ac42:	e7e9      	b.n	800ac18 <_vfiprintf_r+0x4c>
 800ac44:	2300      	movs	r3, #0
 800ac46:	9309      	str	r3, [sp, #36]	; 0x24
 800ac48:	2320      	movs	r3, #32
 800ac4a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ac4e:	f8cd 800c 	str.w	r8, [sp, #12]
 800ac52:	2330      	movs	r3, #48	; 0x30
 800ac54:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ae18 <_vfiprintf_r+0x24c>
 800ac58:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ac5c:	f04f 0901 	mov.w	r9, #1
 800ac60:	4623      	mov	r3, r4
 800ac62:	469a      	mov	sl, r3
 800ac64:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ac68:	b10a      	cbz	r2, 800ac6e <_vfiprintf_r+0xa2>
 800ac6a:	2a25      	cmp	r2, #37	; 0x25
 800ac6c:	d1f9      	bne.n	800ac62 <_vfiprintf_r+0x96>
 800ac6e:	ebba 0b04 	subs.w	fp, sl, r4
 800ac72:	d00b      	beq.n	800ac8c <_vfiprintf_r+0xc0>
 800ac74:	465b      	mov	r3, fp
 800ac76:	4622      	mov	r2, r4
 800ac78:	4629      	mov	r1, r5
 800ac7a:	4630      	mov	r0, r6
 800ac7c:	f7ff ff93 	bl	800aba6 <__sfputs_r>
 800ac80:	3001      	adds	r0, #1
 800ac82:	f000 80aa 	beq.w	800adda <_vfiprintf_r+0x20e>
 800ac86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ac88:	445a      	add	r2, fp
 800ac8a:	9209      	str	r2, [sp, #36]	; 0x24
 800ac8c:	f89a 3000 	ldrb.w	r3, [sl]
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	f000 80a2 	beq.w	800adda <_vfiprintf_r+0x20e>
 800ac96:	2300      	movs	r3, #0
 800ac98:	f04f 32ff 	mov.w	r2, #4294967295
 800ac9c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aca0:	f10a 0a01 	add.w	sl, sl, #1
 800aca4:	9304      	str	r3, [sp, #16]
 800aca6:	9307      	str	r3, [sp, #28]
 800aca8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800acac:	931a      	str	r3, [sp, #104]	; 0x68
 800acae:	4654      	mov	r4, sl
 800acb0:	2205      	movs	r2, #5
 800acb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800acb6:	4858      	ldr	r0, [pc, #352]	; (800ae18 <_vfiprintf_r+0x24c>)
 800acb8:	f7f5 fa92 	bl	80001e0 <memchr>
 800acbc:	9a04      	ldr	r2, [sp, #16]
 800acbe:	b9d8      	cbnz	r0, 800acf8 <_vfiprintf_r+0x12c>
 800acc0:	06d1      	lsls	r1, r2, #27
 800acc2:	bf44      	itt	mi
 800acc4:	2320      	movmi	r3, #32
 800acc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800acca:	0713      	lsls	r3, r2, #28
 800accc:	bf44      	itt	mi
 800acce:	232b      	movmi	r3, #43	; 0x2b
 800acd0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800acd4:	f89a 3000 	ldrb.w	r3, [sl]
 800acd8:	2b2a      	cmp	r3, #42	; 0x2a
 800acda:	d015      	beq.n	800ad08 <_vfiprintf_r+0x13c>
 800acdc:	9a07      	ldr	r2, [sp, #28]
 800acde:	4654      	mov	r4, sl
 800ace0:	2000      	movs	r0, #0
 800ace2:	f04f 0c0a 	mov.w	ip, #10
 800ace6:	4621      	mov	r1, r4
 800ace8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800acec:	3b30      	subs	r3, #48	; 0x30
 800acee:	2b09      	cmp	r3, #9
 800acf0:	d94e      	bls.n	800ad90 <_vfiprintf_r+0x1c4>
 800acf2:	b1b0      	cbz	r0, 800ad22 <_vfiprintf_r+0x156>
 800acf4:	9207      	str	r2, [sp, #28]
 800acf6:	e014      	b.n	800ad22 <_vfiprintf_r+0x156>
 800acf8:	eba0 0308 	sub.w	r3, r0, r8
 800acfc:	fa09 f303 	lsl.w	r3, r9, r3
 800ad00:	4313      	orrs	r3, r2
 800ad02:	9304      	str	r3, [sp, #16]
 800ad04:	46a2      	mov	sl, r4
 800ad06:	e7d2      	b.n	800acae <_vfiprintf_r+0xe2>
 800ad08:	9b03      	ldr	r3, [sp, #12]
 800ad0a:	1d19      	adds	r1, r3, #4
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	9103      	str	r1, [sp, #12]
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	bfbb      	ittet	lt
 800ad14:	425b      	neglt	r3, r3
 800ad16:	f042 0202 	orrlt.w	r2, r2, #2
 800ad1a:	9307      	strge	r3, [sp, #28]
 800ad1c:	9307      	strlt	r3, [sp, #28]
 800ad1e:	bfb8      	it	lt
 800ad20:	9204      	strlt	r2, [sp, #16]
 800ad22:	7823      	ldrb	r3, [r4, #0]
 800ad24:	2b2e      	cmp	r3, #46	; 0x2e
 800ad26:	d10c      	bne.n	800ad42 <_vfiprintf_r+0x176>
 800ad28:	7863      	ldrb	r3, [r4, #1]
 800ad2a:	2b2a      	cmp	r3, #42	; 0x2a
 800ad2c:	d135      	bne.n	800ad9a <_vfiprintf_r+0x1ce>
 800ad2e:	9b03      	ldr	r3, [sp, #12]
 800ad30:	1d1a      	adds	r2, r3, #4
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	9203      	str	r2, [sp, #12]
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	bfb8      	it	lt
 800ad3a:	f04f 33ff 	movlt.w	r3, #4294967295
 800ad3e:	3402      	adds	r4, #2
 800ad40:	9305      	str	r3, [sp, #20]
 800ad42:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ae28 <_vfiprintf_r+0x25c>
 800ad46:	7821      	ldrb	r1, [r4, #0]
 800ad48:	2203      	movs	r2, #3
 800ad4a:	4650      	mov	r0, sl
 800ad4c:	f7f5 fa48 	bl	80001e0 <memchr>
 800ad50:	b140      	cbz	r0, 800ad64 <_vfiprintf_r+0x198>
 800ad52:	2340      	movs	r3, #64	; 0x40
 800ad54:	eba0 000a 	sub.w	r0, r0, sl
 800ad58:	fa03 f000 	lsl.w	r0, r3, r0
 800ad5c:	9b04      	ldr	r3, [sp, #16]
 800ad5e:	4303      	orrs	r3, r0
 800ad60:	3401      	adds	r4, #1
 800ad62:	9304      	str	r3, [sp, #16]
 800ad64:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad68:	482c      	ldr	r0, [pc, #176]	; (800ae1c <_vfiprintf_r+0x250>)
 800ad6a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ad6e:	2206      	movs	r2, #6
 800ad70:	f7f5 fa36 	bl	80001e0 <memchr>
 800ad74:	2800      	cmp	r0, #0
 800ad76:	d03f      	beq.n	800adf8 <_vfiprintf_r+0x22c>
 800ad78:	4b29      	ldr	r3, [pc, #164]	; (800ae20 <_vfiprintf_r+0x254>)
 800ad7a:	bb1b      	cbnz	r3, 800adc4 <_vfiprintf_r+0x1f8>
 800ad7c:	9b03      	ldr	r3, [sp, #12]
 800ad7e:	3307      	adds	r3, #7
 800ad80:	f023 0307 	bic.w	r3, r3, #7
 800ad84:	3308      	adds	r3, #8
 800ad86:	9303      	str	r3, [sp, #12]
 800ad88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad8a:	443b      	add	r3, r7
 800ad8c:	9309      	str	r3, [sp, #36]	; 0x24
 800ad8e:	e767      	b.n	800ac60 <_vfiprintf_r+0x94>
 800ad90:	fb0c 3202 	mla	r2, ip, r2, r3
 800ad94:	460c      	mov	r4, r1
 800ad96:	2001      	movs	r0, #1
 800ad98:	e7a5      	b.n	800ace6 <_vfiprintf_r+0x11a>
 800ad9a:	2300      	movs	r3, #0
 800ad9c:	3401      	adds	r4, #1
 800ad9e:	9305      	str	r3, [sp, #20]
 800ada0:	4619      	mov	r1, r3
 800ada2:	f04f 0c0a 	mov.w	ip, #10
 800ada6:	4620      	mov	r0, r4
 800ada8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800adac:	3a30      	subs	r2, #48	; 0x30
 800adae:	2a09      	cmp	r2, #9
 800adb0:	d903      	bls.n	800adba <_vfiprintf_r+0x1ee>
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d0c5      	beq.n	800ad42 <_vfiprintf_r+0x176>
 800adb6:	9105      	str	r1, [sp, #20]
 800adb8:	e7c3      	b.n	800ad42 <_vfiprintf_r+0x176>
 800adba:	fb0c 2101 	mla	r1, ip, r1, r2
 800adbe:	4604      	mov	r4, r0
 800adc0:	2301      	movs	r3, #1
 800adc2:	e7f0      	b.n	800ada6 <_vfiprintf_r+0x1da>
 800adc4:	ab03      	add	r3, sp, #12
 800adc6:	9300      	str	r3, [sp, #0]
 800adc8:	462a      	mov	r2, r5
 800adca:	4b16      	ldr	r3, [pc, #88]	; (800ae24 <_vfiprintf_r+0x258>)
 800adcc:	a904      	add	r1, sp, #16
 800adce:	4630      	mov	r0, r6
 800add0:	f7fd fc84 	bl	80086dc <_printf_float>
 800add4:	4607      	mov	r7, r0
 800add6:	1c78      	adds	r0, r7, #1
 800add8:	d1d6      	bne.n	800ad88 <_vfiprintf_r+0x1bc>
 800adda:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800addc:	07d9      	lsls	r1, r3, #31
 800adde:	d405      	bmi.n	800adec <_vfiprintf_r+0x220>
 800ade0:	89ab      	ldrh	r3, [r5, #12]
 800ade2:	059a      	lsls	r2, r3, #22
 800ade4:	d402      	bmi.n	800adec <_vfiprintf_r+0x220>
 800ade6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ade8:	f7ff f9de 	bl	800a1a8 <__retarget_lock_release_recursive>
 800adec:	89ab      	ldrh	r3, [r5, #12]
 800adee:	065b      	lsls	r3, r3, #25
 800adf0:	f53f af12 	bmi.w	800ac18 <_vfiprintf_r+0x4c>
 800adf4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800adf6:	e711      	b.n	800ac1c <_vfiprintf_r+0x50>
 800adf8:	ab03      	add	r3, sp, #12
 800adfa:	9300      	str	r3, [sp, #0]
 800adfc:	462a      	mov	r2, r5
 800adfe:	4b09      	ldr	r3, [pc, #36]	; (800ae24 <_vfiprintf_r+0x258>)
 800ae00:	a904      	add	r1, sp, #16
 800ae02:	4630      	mov	r0, r6
 800ae04:	f7fd ff0e 	bl	8008c24 <_printf_i>
 800ae08:	e7e4      	b.n	800add4 <_vfiprintf_r+0x208>
 800ae0a:	bf00      	nop
 800ae0c:	0800b740 	.word	0x0800b740
 800ae10:	0800b760 	.word	0x0800b760
 800ae14:	0800b720 	.word	0x0800b720
 800ae18:	0800b8dc 	.word	0x0800b8dc
 800ae1c:	0800b8e6 	.word	0x0800b8e6
 800ae20:	080086dd 	.word	0x080086dd
 800ae24:	0800aba7 	.word	0x0800aba7
 800ae28:	0800b8e2 	.word	0x0800b8e2

0800ae2c <_putc_r>:
 800ae2c:	b570      	push	{r4, r5, r6, lr}
 800ae2e:	460d      	mov	r5, r1
 800ae30:	4614      	mov	r4, r2
 800ae32:	4606      	mov	r6, r0
 800ae34:	b118      	cbz	r0, 800ae3e <_putc_r+0x12>
 800ae36:	6983      	ldr	r3, [r0, #24]
 800ae38:	b90b      	cbnz	r3, 800ae3e <_putc_r+0x12>
 800ae3a:	f7ff f911 	bl	800a060 <__sinit>
 800ae3e:	4b1c      	ldr	r3, [pc, #112]	; (800aeb0 <_putc_r+0x84>)
 800ae40:	429c      	cmp	r4, r3
 800ae42:	d124      	bne.n	800ae8e <_putc_r+0x62>
 800ae44:	6874      	ldr	r4, [r6, #4]
 800ae46:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ae48:	07d8      	lsls	r0, r3, #31
 800ae4a:	d405      	bmi.n	800ae58 <_putc_r+0x2c>
 800ae4c:	89a3      	ldrh	r3, [r4, #12]
 800ae4e:	0599      	lsls	r1, r3, #22
 800ae50:	d402      	bmi.n	800ae58 <_putc_r+0x2c>
 800ae52:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae54:	f7ff f9a7 	bl	800a1a6 <__retarget_lock_acquire_recursive>
 800ae58:	68a3      	ldr	r3, [r4, #8]
 800ae5a:	3b01      	subs	r3, #1
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	60a3      	str	r3, [r4, #8]
 800ae60:	da05      	bge.n	800ae6e <_putc_r+0x42>
 800ae62:	69a2      	ldr	r2, [r4, #24]
 800ae64:	4293      	cmp	r3, r2
 800ae66:	db1c      	blt.n	800aea2 <_putc_r+0x76>
 800ae68:	b2eb      	uxtb	r3, r5
 800ae6a:	2b0a      	cmp	r3, #10
 800ae6c:	d019      	beq.n	800aea2 <_putc_r+0x76>
 800ae6e:	6823      	ldr	r3, [r4, #0]
 800ae70:	1c5a      	adds	r2, r3, #1
 800ae72:	6022      	str	r2, [r4, #0]
 800ae74:	701d      	strb	r5, [r3, #0]
 800ae76:	b2ed      	uxtb	r5, r5
 800ae78:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ae7a:	07da      	lsls	r2, r3, #31
 800ae7c:	d405      	bmi.n	800ae8a <_putc_r+0x5e>
 800ae7e:	89a3      	ldrh	r3, [r4, #12]
 800ae80:	059b      	lsls	r3, r3, #22
 800ae82:	d402      	bmi.n	800ae8a <_putc_r+0x5e>
 800ae84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae86:	f7ff f98f 	bl	800a1a8 <__retarget_lock_release_recursive>
 800ae8a:	4628      	mov	r0, r5
 800ae8c:	bd70      	pop	{r4, r5, r6, pc}
 800ae8e:	4b09      	ldr	r3, [pc, #36]	; (800aeb4 <_putc_r+0x88>)
 800ae90:	429c      	cmp	r4, r3
 800ae92:	d101      	bne.n	800ae98 <_putc_r+0x6c>
 800ae94:	68b4      	ldr	r4, [r6, #8]
 800ae96:	e7d6      	b.n	800ae46 <_putc_r+0x1a>
 800ae98:	4b07      	ldr	r3, [pc, #28]	; (800aeb8 <_putc_r+0x8c>)
 800ae9a:	429c      	cmp	r4, r3
 800ae9c:	bf08      	it	eq
 800ae9e:	68f4      	ldreq	r4, [r6, #12]
 800aea0:	e7d1      	b.n	800ae46 <_putc_r+0x1a>
 800aea2:	4629      	mov	r1, r5
 800aea4:	4622      	mov	r2, r4
 800aea6:	4630      	mov	r0, r6
 800aea8:	f7fe f886 	bl	8008fb8 <__swbuf_r>
 800aeac:	4605      	mov	r5, r0
 800aeae:	e7e3      	b.n	800ae78 <_putc_r+0x4c>
 800aeb0:	0800b740 	.word	0x0800b740
 800aeb4:	0800b760 	.word	0x0800b760
 800aeb8:	0800b720 	.word	0x0800b720

0800aebc <_sbrk_r>:
 800aebc:	b538      	push	{r3, r4, r5, lr}
 800aebe:	4d06      	ldr	r5, [pc, #24]	; (800aed8 <_sbrk_r+0x1c>)
 800aec0:	2300      	movs	r3, #0
 800aec2:	4604      	mov	r4, r0
 800aec4:	4608      	mov	r0, r1
 800aec6:	602b      	str	r3, [r5, #0]
 800aec8:	f7f7 fe06 	bl	8002ad8 <_sbrk>
 800aecc:	1c43      	adds	r3, r0, #1
 800aece:	d102      	bne.n	800aed6 <_sbrk_r+0x1a>
 800aed0:	682b      	ldr	r3, [r5, #0]
 800aed2:	b103      	cbz	r3, 800aed6 <_sbrk_r+0x1a>
 800aed4:	6023      	str	r3, [r4, #0]
 800aed6:	bd38      	pop	{r3, r4, r5, pc}
 800aed8:	20001814 	.word	0x20001814

0800aedc <__sread>:
 800aedc:	b510      	push	{r4, lr}
 800aede:	460c      	mov	r4, r1
 800aee0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aee4:	f000 f8e2 	bl	800b0ac <_read_r>
 800aee8:	2800      	cmp	r0, #0
 800aeea:	bfab      	itete	ge
 800aeec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800aeee:	89a3      	ldrhlt	r3, [r4, #12]
 800aef0:	181b      	addge	r3, r3, r0
 800aef2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800aef6:	bfac      	ite	ge
 800aef8:	6563      	strge	r3, [r4, #84]	; 0x54
 800aefa:	81a3      	strhlt	r3, [r4, #12]
 800aefc:	bd10      	pop	{r4, pc}

0800aefe <__swrite>:
 800aefe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af02:	461f      	mov	r7, r3
 800af04:	898b      	ldrh	r3, [r1, #12]
 800af06:	05db      	lsls	r3, r3, #23
 800af08:	4605      	mov	r5, r0
 800af0a:	460c      	mov	r4, r1
 800af0c:	4616      	mov	r6, r2
 800af0e:	d505      	bpl.n	800af1c <__swrite+0x1e>
 800af10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af14:	2302      	movs	r3, #2
 800af16:	2200      	movs	r2, #0
 800af18:	f000 f898 	bl	800b04c <_lseek_r>
 800af1c:	89a3      	ldrh	r3, [r4, #12]
 800af1e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800af22:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800af26:	81a3      	strh	r3, [r4, #12]
 800af28:	4632      	mov	r2, r6
 800af2a:	463b      	mov	r3, r7
 800af2c:	4628      	mov	r0, r5
 800af2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800af32:	f000 b817 	b.w	800af64 <_write_r>

0800af36 <__sseek>:
 800af36:	b510      	push	{r4, lr}
 800af38:	460c      	mov	r4, r1
 800af3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af3e:	f000 f885 	bl	800b04c <_lseek_r>
 800af42:	1c43      	adds	r3, r0, #1
 800af44:	89a3      	ldrh	r3, [r4, #12]
 800af46:	bf15      	itete	ne
 800af48:	6560      	strne	r0, [r4, #84]	; 0x54
 800af4a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800af4e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800af52:	81a3      	strheq	r3, [r4, #12]
 800af54:	bf18      	it	ne
 800af56:	81a3      	strhne	r3, [r4, #12]
 800af58:	bd10      	pop	{r4, pc}

0800af5a <__sclose>:
 800af5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af5e:	f000 b831 	b.w	800afc4 <_close_r>
	...

0800af64 <_write_r>:
 800af64:	b538      	push	{r3, r4, r5, lr}
 800af66:	4d07      	ldr	r5, [pc, #28]	; (800af84 <_write_r+0x20>)
 800af68:	4604      	mov	r4, r0
 800af6a:	4608      	mov	r0, r1
 800af6c:	4611      	mov	r1, r2
 800af6e:	2200      	movs	r2, #0
 800af70:	602a      	str	r2, [r5, #0]
 800af72:	461a      	mov	r2, r3
 800af74:	f7f6 fb12 	bl	800159c <_write>
 800af78:	1c43      	adds	r3, r0, #1
 800af7a:	d102      	bne.n	800af82 <_write_r+0x1e>
 800af7c:	682b      	ldr	r3, [r5, #0]
 800af7e:	b103      	cbz	r3, 800af82 <_write_r+0x1e>
 800af80:	6023      	str	r3, [r4, #0]
 800af82:	bd38      	pop	{r3, r4, r5, pc}
 800af84:	20001814 	.word	0x20001814

0800af88 <__assert_func>:
 800af88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800af8a:	4614      	mov	r4, r2
 800af8c:	461a      	mov	r2, r3
 800af8e:	4b09      	ldr	r3, [pc, #36]	; (800afb4 <__assert_func+0x2c>)
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	4605      	mov	r5, r0
 800af94:	68d8      	ldr	r0, [r3, #12]
 800af96:	b14c      	cbz	r4, 800afac <__assert_func+0x24>
 800af98:	4b07      	ldr	r3, [pc, #28]	; (800afb8 <__assert_func+0x30>)
 800af9a:	9100      	str	r1, [sp, #0]
 800af9c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800afa0:	4906      	ldr	r1, [pc, #24]	; (800afbc <__assert_func+0x34>)
 800afa2:	462b      	mov	r3, r5
 800afa4:	f000 f81e 	bl	800afe4 <fiprintf>
 800afa8:	f000 f89f 	bl	800b0ea <abort>
 800afac:	4b04      	ldr	r3, [pc, #16]	; (800afc0 <__assert_func+0x38>)
 800afae:	461c      	mov	r4, r3
 800afb0:	e7f3      	b.n	800af9a <__assert_func+0x12>
 800afb2:	bf00      	nop
 800afb4:	20000010 	.word	0x20000010
 800afb8:	0800b8ed 	.word	0x0800b8ed
 800afbc:	0800b8fa 	.word	0x0800b8fa
 800afc0:	0800b928 	.word	0x0800b928

0800afc4 <_close_r>:
 800afc4:	b538      	push	{r3, r4, r5, lr}
 800afc6:	4d06      	ldr	r5, [pc, #24]	; (800afe0 <_close_r+0x1c>)
 800afc8:	2300      	movs	r3, #0
 800afca:	4604      	mov	r4, r0
 800afcc:	4608      	mov	r0, r1
 800afce:	602b      	str	r3, [r5, #0]
 800afd0:	f7f7 fd74 	bl	8002abc <_close>
 800afd4:	1c43      	adds	r3, r0, #1
 800afd6:	d102      	bne.n	800afde <_close_r+0x1a>
 800afd8:	682b      	ldr	r3, [r5, #0]
 800afda:	b103      	cbz	r3, 800afde <_close_r+0x1a>
 800afdc:	6023      	str	r3, [r4, #0]
 800afde:	bd38      	pop	{r3, r4, r5, pc}
 800afe0:	20001814 	.word	0x20001814

0800afe4 <fiprintf>:
 800afe4:	b40e      	push	{r1, r2, r3}
 800afe6:	b503      	push	{r0, r1, lr}
 800afe8:	4601      	mov	r1, r0
 800afea:	ab03      	add	r3, sp, #12
 800afec:	4805      	ldr	r0, [pc, #20]	; (800b004 <fiprintf+0x20>)
 800afee:	f853 2b04 	ldr.w	r2, [r3], #4
 800aff2:	6800      	ldr	r0, [r0, #0]
 800aff4:	9301      	str	r3, [sp, #4]
 800aff6:	f7ff fde9 	bl	800abcc <_vfiprintf_r>
 800affa:	b002      	add	sp, #8
 800affc:	f85d eb04 	ldr.w	lr, [sp], #4
 800b000:	b003      	add	sp, #12
 800b002:	4770      	bx	lr
 800b004:	20000010 	.word	0x20000010

0800b008 <_fstat_r>:
 800b008:	b538      	push	{r3, r4, r5, lr}
 800b00a:	4d07      	ldr	r5, [pc, #28]	; (800b028 <_fstat_r+0x20>)
 800b00c:	2300      	movs	r3, #0
 800b00e:	4604      	mov	r4, r0
 800b010:	4608      	mov	r0, r1
 800b012:	4611      	mov	r1, r2
 800b014:	602b      	str	r3, [r5, #0]
 800b016:	f7f7 fd55 	bl	8002ac4 <_fstat>
 800b01a:	1c43      	adds	r3, r0, #1
 800b01c:	d102      	bne.n	800b024 <_fstat_r+0x1c>
 800b01e:	682b      	ldr	r3, [r5, #0]
 800b020:	b103      	cbz	r3, 800b024 <_fstat_r+0x1c>
 800b022:	6023      	str	r3, [r4, #0]
 800b024:	bd38      	pop	{r3, r4, r5, pc}
 800b026:	bf00      	nop
 800b028:	20001814 	.word	0x20001814

0800b02c <_isatty_r>:
 800b02c:	b538      	push	{r3, r4, r5, lr}
 800b02e:	4d06      	ldr	r5, [pc, #24]	; (800b048 <_isatty_r+0x1c>)
 800b030:	2300      	movs	r3, #0
 800b032:	4604      	mov	r4, r0
 800b034:	4608      	mov	r0, r1
 800b036:	602b      	str	r3, [r5, #0]
 800b038:	f7f7 fd4a 	bl	8002ad0 <_isatty>
 800b03c:	1c43      	adds	r3, r0, #1
 800b03e:	d102      	bne.n	800b046 <_isatty_r+0x1a>
 800b040:	682b      	ldr	r3, [r5, #0]
 800b042:	b103      	cbz	r3, 800b046 <_isatty_r+0x1a>
 800b044:	6023      	str	r3, [r4, #0]
 800b046:	bd38      	pop	{r3, r4, r5, pc}
 800b048:	20001814 	.word	0x20001814

0800b04c <_lseek_r>:
 800b04c:	b538      	push	{r3, r4, r5, lr}
 800b04e:	4d07      	ldr	r5, [pc, #28]	; (800b06c <_lseek_r+0x20>)
 800b050:	4604      	mov	r4, r0
 800b052:	4608      	mov	r0, r1
 800b054:	4611      	mov	r1, r2
 800b056:	2200      	movs	r2, #0
 800b058:	602a      	str	r2, [r5, #0]
 800b05a:	461a      	mov	r2, r3
 800b05c:	f7f7 fd3a 	bl	8002ad4 <_lseek>
 800b060:	1c43      	adds	r3, r0, #1
 800b062:	d102      	bne.n	800b06a <_lseek_r+0x1e>
 800b064:	682b      	ldr	r3, [r5, #0]
 800b066:	b103      	cbz	r3, 800b06a <_lseek_r+0x1e>
 800b068:	6023      	str	r3, [r4, #0]
 800b06a:	bd38      	pop	{r3, r4, r5, pc}
 800b06c:	20001814 	.word	0x20001814

0800b070 <__ascii_mbtowc>:
 800b070:	b082      	sub	sp, #8
 800b072:	b901      	cbnz	r1, 800b076 <__ascii_mbtowc+0x6>
 800b074:	a901      	add	r1, sp, #4
 800b076:	b142      	cbz	r2, 800b08a <__ascii_mbtowc+0x1a>
 800b078:	b14b      	cbz	r3, 800b08e <__ascii_mbtowc+0x1e>
 800b07a:	7813      	ldrb	r3, [r2, #0]
 800b07c:	600b      	str	r3, [r1, #0]
 800b07e:	7812      	ldrb	r2, [r2, #0]
 800b080:	1e10      	subs	r0, r2, #0
 800b082:	bf18      	it	ne
 800b084:	2001      	movne	r0, #1
 800b086:	b002      	add	sp, #8
 800b088:	4770      	bx	lr
 800b08a:	4610      	mov	r0, r2
 800b08c:	e7fb      	b.n	800b086 <__ascii_mbtowc+0x16>
 800b08e:	f06f 0001 	mvn.w	r0, #1
 800b092:	e7f8      	b.n	800b086 <__ascii_mbtowc+0x16>

0800b094 <__malloc_lock>:
 800b094:	4801      	ldr	r0, [pc, #4]	; (800b09c <__malloc_lock+0x8>)
 800b096:	f7ff b886 	b.w	800a1a6 <__retarget_lock_acquire_recursive>
 800b09a:	bf00      	nop
 800b09c:	20001808 	.word	0x20001808

0800b0a0 <__malloc_unlock>:
 800b0a0:	4801      	ldr	r0, [pc, #4]	; (800b0a8 <__malloc_unlock+0x8>)
 800b0a2:	f7ff b881 	b.w	800a1a8 <__retarget_lock_release_recursive>
 800b0a6:	bf00      	nop
 800b0a8:	20001808 	.word	0x20001808

0800b0ac <_read_r>:
 800b0ac:	b538      	push	{r3, r4, r5, lr}
 800b0ae:	4d07      	ldr	r5, [pc, #28]	; (800b0cc <_read_r+0x20>)
 800b0b0:	4604      	mov	r4, r0
 800b0b2:	4608      	mov	r0, r1
 800b0b4:	4611      	mov	r1, r2
 800b0b6:	2200      	movs	r2, #0
 800b0b8:	602a      	str	r2, [r5, #0]
 800b0ba:	461a      	mov	r2, r3
 800b0bc:	f7f7 fcf0 	bl	8002aa0 <_read>
 800b0c0:	1c43      	adds	r3, r0, #1
 800b0c2:	d102      	bne.n	800b0ca <_read_r+0x1e>
 800b0c4:	682b      	ldr	r3, [r5, #0]
 800b0c6:	b103      	cbz	r3, 800b0ca <_read_r+0x1e>
 800b0c8:	6023      	str	r3, [r4, #0]
 800b0ca:	bd38      	pop	{r3, r4, r5, pc}
 800b0cc:	20001814 	.word	0x20001814

0800b0d0 <__ascii_wctomb>:
 800b0d0:	b149      	cbz	r1, 800b0e6 <__ascii_wctomb+0x16>
 800b0d2:	2aff      	cmp	r2, #255	; 0xff
 800b0d4:	bf85      	ittet	hi
 800b0d6:	238a      	movhi	r3, #138	; 0x8a
 800b0d8:	6003      	strhi	r3, [r0, #0]
 800b0da:	700a      	strbls	r2, [r1, #0]
 800b0dc:	f04f 30ff 	movhi.w	r0, #4294967295
 800b0e0:	bf98      	it	ls
 800b0e2:	2001      	movls	r0, #1
 800b0e4:	4770      	bx	lr
 800b0e6:	4608      	mov	r0, r1
 800b0e8:	4770      	bx	lr

0800b0ea <abort>:
 800b0ea:	b508      	push	{r3, lr}
 800b0ec:	2006      	movs	r0, #6
 800b0ee:	f000 f82b 	bl	800b148 <raise>
 800b0f2:	2001      	movs	r0, #1
 800b0f4:	f7f7 fcce 	bl	8002a94 <_exit>

0800b0f8 <_raise_r>:
 800b0f8:	291f      	cmp	r1, #31
 800b0fa:	b538      	push	{r3, r4, r5, lr}
 800b0fc:	4604      	mov	r4, r0
 800b0fe:	460d      	mov	r5, r1
 800b100:	d904      	bls.n	800b10c <_raise_r+0x14>
 800b102:	2316      	movs	r3, #22
 800b104:	6003      	str	r3, [r0, #0]
 800b106:	f04f 30ff 	mov.w	r0, #4294967295
 800b10a:	bd38      	pop	{r3, r4, r5, pc}
 800b10c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b10e:	b112      	cbz	r2, 800b116 <_raise_r+0x1e>
 800b110:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b114:	b94b      	cbnz	r3, 800b12a <_raise_r+0x32>
 800b116:	4620      	mov	r0, r4
 800b118:	f000 f830 	bl	800b17c <_getpid_r>
 800b11c:	462a      	mov	r2, r5
 800b11e:	4601      	mov	r1, r0
 800b120:	4620      	mov	r0, r4
 800b122:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b126:	f000 b817 	b.w	800b158 <_kill_r>
 800b12a:	2b01      	cmp	r3, #1
 800b12c:	d00a      	beq.n	800b144 <_raise_r+0x4c>
 800b12e:	1c59      	adds	r1, r3, #1
 800b130:	d103      	bne.n	800b13a <_raise_r+0x42>
 800b132:	2316      	movs	r3, #22
 800b134:	6003      	str	r3, [r0, #0]
 800b136:	2001      	movs	r0, #1
 800b138:	e7e7      	b.n	800b10a <_raise_r+0x12>
 800b13a:	2400      	movs	r4, #0
 800b13c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b140:	4628      	mov	r0, r5
 800b142:	4798      	blx	r3
 800b144:	2000      	movs	r0, #0
 800b146:	e7e0      	b.n	800b10a <_raise_r+0x12>

0800b148 <raise>:
 800b148:	4b02      	ldr	r3, [pc, #8]	; (800b154 <raise+0xc>)
 800b14a:	4601      	mov	r1, r0
 800b14c:	6818      	ldr	r0, [r3, #0]
 800b14e:	f7ff bfd3 	b.w	800b0f8 <_raise_r>
 800b152:	bf00      	nop
 800b154:	20000010 	.word	0x20000010

0800b158 <_kill_r>:
 800b158:	b538      	push	{r3, r4, r5, lr}
 800b15a:	4d07      	ldr	r5, [pc, #28]	; (800b178 <_kill_r+0x20>)
 800b15c:	2300      	movs	r3, #0
 800b15e:	4604      	mov	r4, r0
 800b160:	4608      	mov	r0, r1
 800b162:	4611      	mov	r1, r2
 800b164:	602b      	str	r3, [r5, #0]
 800b166:	f7f7 fc8d 	bl	8002a84 <_kill>
 800b16a:	1c43      	adds	r3, r0, #1
 800b16c:	d102      	bne.n	800b174 <_kill_r+0x1c>
 800b16e:	682b      	ldr	r3, [r5, #0]
 800b170:	b103      	cbz	r3, 800b174 <_kill_r+0x1c>
 800b172:	6023      	str	r3, [r4, #0]
 800b174:	bd38      	pop	{r3, r4, r5, pc}
 800b176:	bf00      	nop
 800b178:	20001814 	.word	0x20001814

0800b17c <_getpid_r>:
 800b17c:	f7f7 bc80 	b.w	8002a80 <_getpid>

0800b180 <_init>:
 800b180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b182:	bf00      	nop
 800b184:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b186:	bc08      	pop	{r3}
 800b188:	469e      	mov	lr, r3
 800b18a:	4770      	bx	lr

0800b18c <_fini>:
 800b18c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b18e:	bf00      	nop
 800b190:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b192:	bc08      	pop	{r3}
 800b194:	469e      	mov	lr, r3
 800b196:	4770      	bx	lr
