{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1636294354729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1636294354729 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 07 21:12:34 2021 " "Processing started: Sun Nov 07 21:12:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1636294354729 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1636294354729 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bai7 -c bai7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off bai7 -c bai7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1636294354729 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1636294354983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bai7.v 2 2 " "Found 2 design units, including 2 entities, in source file bai7.v" { { "Info" "ISGN_ENTITY_NAME" "1 bai7 " "Found entity 1: bai7" {  } { { "bai7.v" "" { Text "E:/HDL/FPGAtraisangphai/bai7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636294355016 ""} { "Info" "ISGN_ENTITY_NAME" "2 TB_bai7 " "Found entity 2: TB_bai7" {  } { { "bai7.v" "" { Text "E:/HDL/FPGAtraisangphai/bai7.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636294355016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636294355016 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bai7 " "Elaborating entity \"bai7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1636294355037 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex0 bai7.v(37) " "Verilog HDL Always Construct warning at bai7.v(37): inferring latch(es) for variable \"hex0\", which holds its previous value in one or more paths through the always construct" {  } { { "bai7.v" "" { Text "E:/HDL/FPGAtraisangphai/bai7.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1636294355039 "|bai7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[0\] bai7.v(37) " "Inferred latch for \"hex0\[0\]\" at bai7.v(37)" {  } { { "bai7.v" "" { Text "E:/HDL/FPGAtraisangphai/bai7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636294355039 "|bai7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[1\] bai7.v(37) " "Inferred latch for \"hex0\[1\]\" at bai7.v(37)" {  } { { "bai7.v" "" { Text "E:/HDL/FPGAtraisangphai/bai7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636294355039 "|bai7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[2\] bai7.v(37) " "Inferred latch for \"hex0\[2\]\" at bai7.v(37)" {  } { { "bai7.v" "" { Text "E:/HDL/FPGAtraisangphai/bai7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636294355040 "|bai7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[3\] bai7.v(37) " "Inferred latch for \"hex0\[3\]\" at bai7.v(37)" {  } { { "bai7.v" "" { Text "E:/HDL/FPGAtraisangphai/bai7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636294355040 "|bai7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[4\] bai7.v(37) " "Inferred latch for \"hex0\[4\]\" at bai7.v(37)" {  } { { "bai7.v" "" { Text "E:/HDL/FPGAtraisangphai/bai7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636294355040 "|bai7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[5\] bai7.v(37) " "Inferred latch for \"hex0\[5\]\" at bai7.v(37)" {  } { { "bai7.v" "" { Text "E:/HDL/FPGAtraisangphai/bai7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636294355040 "|bai7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[6\] bai7.v(37) " "Inferred latch for \"hex0\[6\]\" at bai7.v(37)" {  } { { "bai7.v" "" { Text "E:/HDL/FPGAtraisangphai/bai7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636294355040 "|bai7"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex0\[5\]\$latch hex0\[0\]\$latch " "Duplicate LATCH primitive \"hex0\[5\]\$latch\" merged with LATCH primitive \"hex0\[0\]\$latch\"" {  } { { "bai7.v" "" { Text "E:/HDL/FPGAtraisangphai/bai7.v" 37 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636294355251 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex0\[4\]\$latch hex0\[0\]\$latch " "Duplicate LATCH primitive \"hex0\[4\]\$latch\" merged with LATCH primitive \"hex0\[0\]\$latch\"" {  } { { "bai7.v" "" { Text "E:/HDL/FPGAtraisangphai/bai7.v" 37 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636294355251 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1636294355251 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1636294355281 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1636294355380 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1636294355380 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1636294355403 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1636294355403 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1636294355403 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1636294355403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1636294355420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 07 21:12:35 2021 " "Processing ended: Sun Nov 07 21:12:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1636294355420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1636294355420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1636294355420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1636294355420 ""}
