$date
	Sun Oct 23 01:54:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#623775
b11 !
1"
#623778
b11 &
b11 %
1$
#623779
0"
#623782
b1010 &
b1010 %
#623786
b101 &
b101 %
#623790
b10000 &
b10000 %
#623794
b1000 &
b1000 %
#623798
b100 &
b100 %
#623802
b10 &
b10 %
#623806
b1 &
1#
b1 %
#623810
b0 &
b0 %
0#
0$
#1599682
b11 &
b11 %
1$
1"
#1599683
0"
#1599686
b1010 &
b1010 %
#1599690
b101 &
b101 %
#1599694
b10000 &
b10000 %
#1599698
b1000 &
b1000 %
#1599702
b100 &
b100 %
#1599706
b10 &
b10 %
#1599710
b1 &
1#
b1 %
#1599714
b0 &
b0 %
0#
0$
#2576596
b1001 !
1"
#2576598
b1001 &
b1001 %
1$
#2576599
0"
#2576602
b11100 &
b11100 %
#2576606
b1110 &
b1110 %
#2576610
b111 &
b111 %
#2576614
b10110 &
b10110 %
#2576618
b1011 &
b1011 %
#2576622
b100010 &
b100010 %
#2576626
b10001 &
b10001 %
#2576630
b110100 &
b110100 %
#2576634
b11010 &
b11010 %
#2576638
b1101 &
b1101 %
#2576642
b101000 &
b101000 %
#2576646
b10100 &
b10100 %
#2576650
b1010 &
b1010 %
#2576654
b101 &
b101 %
#2576658
b10000 &
b10000 %
#2576662
b1000 &
b1000 %
#2576666
b100 &
b100 %
#2576670
b10 &
b10 %
#2576674
b1 &
b1 %
1#
#2576678
b0 &
0#
b0 %
0$
#4500012
