// Seed: 897460249
module module_0;
  assign id_1 = -1;
  assign id_2 = id_2;
  assign id_1 = 1;
  wire id_3;
  assign module_1.type_2 = 0;
  initial id_1 <= id_2;
  always begin : LABEL_0
    @(1'b0);
    id_2 <= id_1;
  end
endmodule
module module_1 (
    input supply0 id_0,
    input logic id_1,
    output logic id_2,
    input uwire id_3,
    input logic id_4,
    input tri id_5,
    input supply1 id_6,
    input tri0 id_7,
    id_9
);
  always if (id_4) id_2 = $display;
  assign id_2 = id_4;
  reg id_10 = 1, id_11;
  always
    id_2#(
        .id_7(1),
        .id_7(1),
        .id_6(~~-1)
    ) <= {
      id_11, -1'd0, id_9
    };
  assign id_9 = 1;
  wire id_12;
  reg id_13, id_14 = id_10;
  initial id_13 = -1'b0;
  assign id_2 = id_1;
  module_0 modCall_1 ();
endmodule
