# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../LAB1_C3.srcs/sources_1/imports/SOURCES/PWM_tails.vhd" \
"../../../../LAB1_C3.srcs/sim_1/imports/SOURCES/tb_PWM_tails.vhd" \

# Do not sort compile order
nosort
