<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: AMDGPUISelLowering.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_425160c7594ba0b571d934f7a8c32ff5.html">R600</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AMDGPUISelLowering.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AMDGPUISelLowering_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- AMDGPUISelLowering.h - AMDGPU Lowering Interface --------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// \file</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// \brief Interface definition of the TargetLowering class that is common</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/// to all AMD GPUs.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_R600_AMDGPUISELLOWERING_H</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLVM_LIB_TARGET_R600_AMDGPUISELLOWERING_H</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetLowering_8h.html">llvm/Target/TargetLowering.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">namespace </span>llvm {</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">class </span>AMDGPUMachineFunction;</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">class </span>AMDGPUSubtarget;</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">class </span>MachineRegisterInfo;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetLowering.html">   27</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1AMDGPUTargetLowering.html">AMDGPUTargetLowering</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a> {</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">protected</span>:</div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetLowering.html#a9bd9a793e17e4c83728ac3f54771f959">   29</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> *<a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a9bd9a793e17e4c83728ac3f54771f959">Subtarget</a>;</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerConstantInitializer(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Constant.html">Constant</a>* <a class="code" href="classllvm_1_1Init.html">Init</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV,</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;InitPtr,</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;                                   <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain,</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;                                   <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFrameIndex(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerEXTRACT_SUBVECTOR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerCONCAT_VECTORS(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerINTRINSIC_WO_CHAIN(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;<span class="comment"></span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">  /// \brief Lower vector stores by merging the vector elements into an integer</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">  /// of the same bitwidth.</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> MergeVectorStore(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;<span class="comment"></span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">  /// \brief Split a vector store into multiple scalar stores.</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">  /// \returns The resulting chain.</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerUDIVREM(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFREM(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFCEIL(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFTRUNC(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFRINT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFNEARBYINT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFFLOOR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerINT_TO_FP64(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">bool</span> <a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerUINT_TO_FP(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSINT_TO_FP(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFP64_TO_INT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">bool</span> <a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFP_TO_UINT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFP_TO_SINT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSIGN_EXTEND_INREG(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> performStoreCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> performMulCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="keyword">protected</span>:</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keyword">static</span> <a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aa1cac5332a31f59e2455eaad0fb11278">getEquivalentMemType</a>(<a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT);</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="keyword">static</span> <a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a3fe736d42d7af89c0b47c4c7b4b7f216">getEquivalentLoadRegType</a>(<a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT);</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a95911eb468bffc193009687b84e2f780">LowerGlobalAddress</a>(<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html">AMDGPUMachineFunction</a> *MFI, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                                     <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">  /// \brief Split a vector load into a scalar load of each component.</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ab795658b96bcf79d91fde7a2c0c0074a">ScalarizeVectorLoad</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">  /// \brief Split a vector load into 2 loads of half the vector.</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a2af36640057751430644f3fd1fbbcfe3">SplitVectorLoad</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">  /// \brief Split a vector store into a scalar store of each component.</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ac42e6f0f1213a3b8369f420e008a8411">ScalarizeVectorStore</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">  /// \brief Split a vector store into 2 stores of half the vector.</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a30ce66dc9a4cd141ade29657f87487cb">SplitVectorStore</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ae6cba1d4812f2c20393569c758bb8bf2">LowerLOAD</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a45a48d062f837a659d75b42edf44075b">LowerSTORE</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ae0f44e618021b1863fdbce65898b6d69">LowerSDIVREM</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a3559a70c35948795c6ba773339ae0716">LowerDIVREM24</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">bool</span> sign) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aa3eea1f320b4e587c818cedb6f2b294a">LowerUDIVREM64</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                                    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;Results) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a2b7956e91ad248ff0610126ac1f01a75">isHWTrueValue</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a008d2b62206e9650a4156cb0366417e3">isHWFalseValue</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">  /// The SelectionDAGBuilder will automatically promote function arguments</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">  /// with illegal types.  However, this does not work for the AMDGPU targets</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">  /// since the function arguments are stored in memory as these illegal types.</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">  /// In order to handle this properly we need to get the origianl types sizes</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">  /// from the LLVM IR Function and fixup the ISD:InputArg values before</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">  /// passing them to AnalyzeFormalArguments()</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#af025350da8a1eb5638b5d8ea21d07a00">getOriginalFunctionArgs</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> *<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>,</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                               <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;OrigIns) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ace4deee2542fe5852608eb4d57d69e14">AnalyzeFormalArguments</a>(<a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;State,</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">Ins</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aa9d9c71b4e8e2f88f23839a7295cadb9">AMDGPUTargetLowering</a>(<a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;TM);</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a9b9007ba3cc8c225dbb8e89fbfabc1a9">isFAbsFree</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a4cb5f3e841a19c00cf078f9b65886e4e">isFNegFree</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a2ed8040b1178ab7333dc69161e2b09b6">isTruncateFree</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> Src, <a class="code" href="structllvm_1_1EVT.html">EVT</a> Dest) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a2ed8040b1178ab7333dc69161e2b09b6">isTruncateFree</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Src, <a class="code" href="classllvm_1_1Type.html">Type</a> *Dest) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a84e23075cb31b3959abf7b6022a0884f">isZExtFree</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Src, <a class="code" href="classllvm_1_1Type.html">Type</a> *Dest) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a84e23075cb31b3959abf7b6022a0884f">isZExtFree</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> Src, <a class="code" href="structllvm_1_1EVT.html">EVT</a> Dest) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a84e23075cb31b3959abf7b6022a0884f">isZExtFree</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a9e140301be5b3d103f67479fea6723e9">isNarrowingProfitable</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT1, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a12e9aeaeeb64ed642016e48877db95b4">getVectorIdxTy</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a802f2fdd577459fc2fa593e510e2dcc8">isSelectSupported</a>(<a class="code" href="classllvm_1_1TargetLoweringBase.html#a575e134a5e8414029a5c4a284858e6cd">SelectSupportKind</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a7462a3563bde79b465e8e87538826aa7">isFPImmLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> &amp;Imm, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ad6aad70f3c5691f093fdda1782dcc8d5">ShouldShrinkFPConstant</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a9131ae18383241b54e466cf623a7312b">shouldReduceLoadWidth</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1SPII.html#a0e840f41bc0e8233dd26cbff2591a584a5069619ca8fdce305534f3fe85091a0f">Load</a>,</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                             <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> ExtType,</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                             <a class="code" href="structllvm_1_1EVT.html">EVT</a> ExtVT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a3b4a85d507064a3d38cfdc85c6123779">isLoadBitCastBeneficial</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#af68fd604afa263da99656c5dc819f644">isCheapToSpeculateCttz</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a42b8dc1d091020d4e40a4852682d5c07">isCheapToSpeculateCtlz</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a406fe507e2aaed823474cea2056f8cf9">LowerReturn</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv,</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                      <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals,</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a87233ac3dee7d1baf830dc37268e179d">LowerCall</a>(<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">CallLoweringInfo</a> &amp;CLI,</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a5066c1ab86d5c2470c5fcfa215399b0d">LowerOperation</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ae8ade4269715b02714b67bdf1a0b9ba5">PerformDAGCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ad968ecdcaf64b24df6515220e36bdb5d">ReplaceNodeResults</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> * <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                          <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;Results,</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                          <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a53f56dc8e4fc2b338d5a78e841871505">LowerIntrinsicIABS</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a5d4b38d0ea903feb7bddac483cdff9a3">LowerIntrinsicLRP</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a82fed0f789cd6179d31dce4f6aada4ea">CombineFMinMaxLegacy</a>(<a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL,</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                               <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                               <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS,</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                               <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS,</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                               <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> True,</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                               <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> False,</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                               <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CC,</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                               <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a3b278160cd1180d0e2340b4badaadf08">CombineIMinMax</a>(<a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL,</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                         <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                         <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS,</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                         <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS,</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                         <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> True,</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                         <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> False,</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                         <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CC,</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                         <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">char</span>* <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ac1f9567380bcff27bac5f4bf4750c47e">getTargetNodeName</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a01334d18ac6aac84420d76d94af7ea13">getRsqrtEstimate</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Operand,</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                           <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI,</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                           <span class="keywordtype">unsigned</span> &amp;RefinementSteps,</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                           <span class="keywordtype">bool</span> &amp;UseOneConstNR) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a2215bde26ec3e41b2d23d37f11c18451">getRecipEstimate</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Operand,</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                           <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI,</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                           <span class="keywordtype">unsigned</span> &amp;RefinementSteps) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetLowering.html#a94d29a602cd33c9d80a1bc2346859732">  178</a></span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a94d29a602cd33c9d80a1bc2346859732">PostISelFolding</a>(<a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                                  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  }</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">  /// \brief Determine which of the bits specified in \p Mask are known to be</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">  /// either zero or one and return them in the \p KnownZero and \p KnownOne</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">  /// bitsets.</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#af51ca29c680474b3648fe2db72a4213b">computeKnownBitsForTargetNode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                                     <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownZero,</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                                     <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownOne,</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                                     <span class="keywordtype">unsigned</span> Depth = 0) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a790cdb9d03805886506f3d10b57d442d">ComputeNumSignBitsForTargetNode</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                                           <span class="keywordtype">unsigned</span> Depth = 0) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">  /// \brief Helper function that adds Reg to the LiveIn list of the DAG&#39;s</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">  /// MachineFunction.</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">  /// \returns a RegisterSDNode representing Reg.</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a7d60e9566b86ba873f71c59234132fad">CreateLiveInRegister</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                                       <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;};</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html">  204</a></span>&#160;<span class="keyword">namespace </span>AMDGPUISD {</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="keyword">enum</span> {</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="comment">// AMDIL ISD Opcodes</span></div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca902721e90278dbb693ebec556f0718a3">  208</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca902721e90278dbb693ebec556f0718a3">FIRST_NUMBER</a> = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">ISD::BUILTIN_OP_END</a>,</div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca73af676f5d9efdc09939270c55edff90">  209</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca73af676f5d9efdc09939270c55edff90">CALL</a>,        <span class="comment">// Function call based on a single integer</span></div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca14e5b2623e3f79aa85f717030e8f6d68">  210</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca14e5b2623e3f79aa85f717030e8f6d68">UMUL</a>,        <span class="comment">// 32bit unsigned multiplication</span></div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca3a5f73fb52ca96c09e268a5debabc28f">  211</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca3a5f73fb52ca96c09e268a5debabc28f">RET_FLAG</a>,</div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca3710f7b2b548ead08130e71d2d63edef">  212</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca3710f7b2b548ead08130e71d2d63edef">BRANCH_COND</a>,</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="comment">// End AMDIL ISD Opcodes</span></div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca6166b5d53cc9816ecd1223614b964fd9">  214</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca6166b5d53cc9816ecd1223614b964fd9">DWORDADDR</a>,</div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca79067f8d6a2c24f4d33fc9da493a2037">  215</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca79067f8d6a2c24f4d33fc9da493a2037">FRACT</a>,</div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cafcbfa7a671e1486a0322c51bdcdb0d7c">  216</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cafcbfa7a671e1486a0322c51bdcdb0d7c">CLAMP</a>,</div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca5c6477fa7ca52ad8b1a214fd16aa2bda">  217</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca5c6477fa7ca52ad8b1a214fd16aa2bda">MAD</a>, <span class="comment">// Multiply + add with same result as the separate operations.</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="comment">// SIN_HW, COS_HW - f32 for SI, 1 ULP max error, valid from -100 pi to 100 pi.</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="comment">// Denormals handled on some parts.</span></div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca4d3421b2a779f5f0c5970c8f5f550c76">  221</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca4d3421b2a779f5f0c5970c8f5f550c76">COS_HW</a>,</div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cadc97b8e5166b4d4370009a552c0f1f73">  222</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cadc97b8e5166b4d4370009a552c0f1f73">SIN_HW</a>,</div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca74d570da8b86d1a5f225daca0bd5f56a">  223</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca74d570da8b86d1a5f225daca0bd5f56a">FMAX_LEGACY</a>,</div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca8b47a8ee77722fc97c03998cba414102">  224</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca8b47a8ee77722fc97c03998cba414102">SMAX</a>,</div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca264771976a72f966a91e1755cf50dd8c">  225</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca264771976a72f966a91e1755cf50dd8c">UMAX</a>,</div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cabaf5be9cbc3336e4d547efa4ac1c9c6d">  226</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cabaf5be9cbc3336e4d547efa4ac1c9c6d">FMIN_LEGACY</a>,</div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7caa1bdbfc98f19f0fece4988647de9e6c7">  227</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7caa1bdbfc98f19f0fece4988647de9e6c7">SMIN</a>,</div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca06bc04de1c711c13b854c306c6009217">  228</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca06bc04de1c711c13b854c306c6009217">UMIN</a>,</div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cae964dd93e7a7fdbbe3e2ded767b6743e">  229</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cae964dd93e7a7fdbbe3e2ded767b6743e">FMAX3</a>,</div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7caf7d331417b4676e475fa1a9c6c556b0b">  230</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7caf7d331417b4676e475fa1a9c6c556b0b">SMAX3</a>,</div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca15d564e330de468ec9ec7869c4906c45">  231</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca15d564e330de468ec9ec7869c4906c45">UMAX3</a>,</div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca9d3121f4e456879833fdb42c71707495">  232</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca9d3121f4e456879833fdb42c71707495">FMIN3</a>,</div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cae580f8cbe220058dba91ec0d8976727e">  233</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cae580f8cbe220058dba91ec0d8976727e">SMIN3</a>,</div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cabe3bfee03d3544d92d8b5a4f180f15e5">  234</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cabe3bfee03d3544d92d8b5a4f180f15e5">UMIN3</a>,</div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca1be6f435b11e6bd74678117ccadc9117">  235</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca1be6f435b11e6bd74678117ccadc9117">URECIP</a>,</div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca0819f8cbdd0851cea7a14606204c92fa">  236</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca0819f8cbdd0851cea7a14606204c92fa">DIV_SCALE</a>,</div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca41ea4b5f98221f62807712205a8d37f7">  237</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca41ea4b5f98221f62807712205a8d37f7">DIV_FMAS</a>,</div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca5b23f9813222573c51bc3a8a616494a0">  238</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca5b23f9813222573c51bc3a8a616494a0">DIV_FIXUP</a>,</div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7caea80a8e6c027bf68457d482b4217581e">  239</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7caea80a8e6c027bf68457d482b4217581e">TRIG_PREOP</a>, <span class="comment">// 1 ULP max error for f64</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="comment">// RCP, RSQ - For f32, 1 ULP max error, no denormal handling.</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="comment">//            For f64, max error 2^29 ULP, handles denormals.</span></div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca480770519d97b188b42a1a0aa660a3db">  243</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca480770519d97b188b42a1a0aa660a3db">RCP</a>,</div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca6bf36266eccc139178a6078daefaf934">  244</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca6bf36266eccc139178a6078daefaf934">RSQ</a>,</div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca5e4bd77bfb5538982adec2d75051f205">  245</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca5e4bd77bfb5538982adec2d75051f205">RSQ_LEGACY</a>,</div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca6e2dc72df02e07419fdeb540297941ce">  246</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca6e2dc72df02e07419fdeb540297941ce">RSQ_CLAMPED</a>,</div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca5b0d5ebade040d8aadbf7258317b25f6">  247</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca5b0d5ebade040d8aadbf7258317b25f6">LDEXP</a>,</div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca91ac5439df5245511c113f8833356321">  248</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca91ac5439df5245511c113f8833356321">FP_CLASS</a>,</div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca51d107fa5c507cf013b59ff5a25749ae">  249</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca51d107fa5c507cf013b59ff5a25749ae">DOT4</a>,</div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cacb028e9739d033de026de0a3b2ac9f9e">  250</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cacb028e9739d033de026de0a3b2ac9f9e">BFE_U32</a>, <span class="comment">// Extract range of bits with zero extension to 32-bits.</span></div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca9d8dde2474ce68109f2472f204072c80">  251</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca9d8dde2474ce68109f2472f204072c80">BFE_I32</a>, <span class="comment">// Extract range of bits with sign extension to 32-bits.</span></div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cafbca76f7875e080d97cee761de04d996">  252</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cafbca76f7875e080d97cee761de04d996">BFI</a>, <span class="comment">// (src0 &amp; src1) | (~src0 &amp; src2)</span></div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7caa257ce6c70a5ceadfc079dfcd101db51">  253</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7caa257ce6c70a5ceadfc079dfcd101db51">BFM</a>, <span class="comment">// Insert a range of bits into a 32-bit word.</span></div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca93aa29f9e58b7a9e5411b444a7177e5f">  254</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca93aa29f9e58b7a9e5411b444a7177e5f">BREV</a>, <span class="comment">// Reverse bits.</span></div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cace5b3b15d1d5f95bee02434672f45f4f">  255</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cace5b3b15d1d5f95bee02434672f45f4f">MUL_U24</a>,</div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca05cf29ebf61481e1e9b60c16421956cc">  256</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca05cf29ebf61481e1e9b60c16421956cc">MUL_I24</a>,</div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca3104e83ec08c0571b350e451f19efb50">  257</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca3104e83ec08c0571b350e451f19efb50">MAD_U24</a>,</div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cadfc6f671e6046a1b1e1158b16920b168">  258</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cadfc6f671e6046a1b1e1158b16920b168">MAD_I24</a>,</div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca125765d08e486bffa41af032e3a062ce">  259</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca125765d08e486bffa41af032e3a062ce">TEXTURE_FETCH</a>,</div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca2e42e6050fceb5ad9a9b83be43808407">  260</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca2e42e6050fceb5ad9a9b83be43808407">EXPORT</a>,</div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca20107c0b2289fd8e2cebba28080bd69c">  261</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca20107c0b2289fd8e2cebba28080bd69c">CONST_ADDRESS</a>,</div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca2e28f6b19f1c6e68e785e50f8feb9114">  262</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca2e28f6b19f1c6e68e785e50f8feb9114">REGISTER_LOAD</a>,</div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca02ebe2c9b7c32f3b603a174ff8f74df8">  263</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca02ebe2c9b7c32f3b603a174ff8f74df8">REGISTER_STORE</a>,</div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca2116da58a703283f1aa58593d309e98f">  264</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca2116da58a703283f1aa58593d309e98f">LOAD_INPUT</a>,</div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca248a5c5f24e1f9bba1b1b7a238007b27">  265</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca248a5c5f24e1f9bba1b1b7a238007b27">SAMPLE</a>,</div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca59f8027238733039fa2c66e494a8f02a">  266</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca59f8027238733039fa2c66e494a8f02a">SAMPLEB</a>,</div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cad145b87794088584308c4ddfa66a0ed5">  267</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cad145b87794088584308c4ddfa66a0ed5">SAMPLED</a>,</div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cab6908275bfeb82898c4182eff4cd3e1b">  268</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cab6908275bfeb82898c4182eff4cd3e1b">SAMPLEL</a>,</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="comment">// These cvt_f32_ubyte* nodes need to remain consecutive and in order.</span></div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cadfc7703ef955db9b67f92a2d9450f29f">  271</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cadfc7703ef955db9b67f92a2d9450f29f">CVT_F32_UBYTE0</a>,</div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca884cb7fa9f25c9231c3b0a7a25e96bb9">  272</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca884cb7fa9f25c9231c3b0a7a25e96bb9">CVT_F32_UBYTE1</a>,</div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7caba0b6153fdfc6ac440d378e6d1e9d3ca">  273</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7caba0b6153fdfc6ac440d378e6d1e9d3ca">CVT_F32_UBYTE2</a>,</div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cade9e553a6f004b4bd01abcb57712208a">  274</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cade9e553a6f004b4bd01abcb57712208a">CVT_F32_UBYTE3</a>,<span class="comment"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">  /// This node is for VLIW targets and it is used to represent a vector</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">  /// that is stored in consecutive registers with the same channel.</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">  /// For example:</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">  ///   |X  |Y|Z|W|</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">  /// T0|v.x| | | |</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">  /// T1|v.y| | | |</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">  /// T2|v.z| | | |</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">  /// T3|v.w| | | |</span></div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca197d5d152271b9cbd5105723bd534c0e">  283</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca197d5d152271b9cbd5105723bd534c0e">BUILD_VERTICAL_VECTOR</a>,<span class="comment"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">  /// Pointer to the start of the shader&#39;s constant data.</span></div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca80f5fc1f3bed4cfad825b92969f636f6">  285</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca80f5fc1f3bed4cfad825b92969f636f6">CONST_DATA_PTR</a>,</div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca3017d1227149da50bbdaef07431760f3">  286</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca3017d1227149da50bbdaef07431760f3">FIRST_MEM_OPCODE_NUMBER</a> = <a class="code" href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">ISD::FIRST_TARGET_MEMORY_OPCODE</a>,</div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7caa40bae61060fd33b205ccbe936f4e772">  287</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7caa40bae61060fd33b205ccbe936f4e772">STORE_MSKOR</a>,</div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca01f585d42b281ec01d7387072aab9612">  288</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca01f585d42b281ec01d7387072aab9612">LOAD_CONSTANT</a>,</div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca7afea8c7ed507e3d6034758e07591a37">  289</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca7afea8c7ed507e3d6034758e07591a37">TBUFFER_STORE_FORMAT</a>,</div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cafabc91c312afed37f640445413f72b1d">  290</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cafabc91c312afed37f640445413f72b1d">LAST_AMDGPU_ISD_NUMBER</a></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;};</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;} <span class="comment">// End namespace AMDGPUISD</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;} <span class="comment">// End namespace llvm</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">llvm::ISD::BUILTIN_OP_END</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00692">ISDOpcodes.h:692</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a406fe507e2aaed823474cea2056f8cf9"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a406fe507e2aaed823474cea2056f8cf9">llvm::AMDGPUTargetLowering::LowerReturn</a></div><div class="ttdeci">SDValue LowerReturn(SDValue Chain, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, const SmallVectorImpl&lt; SDValue &gt; &amp;OutVals, SDLoc DL, SelectionDAG &amp;DAG) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00557">AMDGPUISelLowering.cpp:557</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca480770519d97b188b42a1a0aa660a3db"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca480770519d97b188b42a1a0aa660a3db">llvm::AMDGPUISD::RCP</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00243">AMDGPUISelLowering.h:243</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca9d8dde2474ce68109f2472f204072c80"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca9d8dde2474ce68109f2472f204072c80">llvm::AMDGPUISD::BFE_I32</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00251">AMDGPUISelLowering.h:251</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca5c6477fa7ca52ad8b1a214fd16aa2bda"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca5c6477fa7ca52ad8b1a214fd16aa2bda">llvm::AMDGPUISD::MAD</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00217">AMDGPUISelLowering.h:217</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ae8ade4269715b02714b67bdf1a0b9ba5"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ae8ade4269715b02714b67bdf1a0b9ba5">llvm::AMDGPUTargetLowering::PerformDAGCombine</a></div><div class="ttdeci">SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02287">AMDGPUISelLowering.cpp:2287</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_aa3eea1f320b4e587c818cedb6f2b294a"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aa3eea1f320b4e587c818cedb6f2b294a">llvm::AMDGPUTargetLowering::LowerUDIVREM64</a></div><div class="ttdeci">void LowerUDIVREM64(SDValue Op, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;Results) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01637">AMDGPUISelLowering.cpp:1637</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a9131ae18383241b54e466cf623a7312b"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a9131ae18383241b54e466cf623a7312b">llvm::AMDGPUTargetLowering::shouldReduceLoadWidth</a></div><div class="ttdeci">bool shouldReduceLoadWidth(SDNode *Load, ISD::LoadExtType ExtType, EVT ExtVT) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00444">AMDGPUISelLowering.cpp:444</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca2116da58a703283f1aa58593d309e98f"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca2116da58a703283f1aa58593d309e98f">llvm::AMDGPUISD::LOAD_INPUT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00264">AMDGPUISelLowering.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_aa9d9c71b4e8e2f88f23839a7295cadb9"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aa9d9c71b4e8e2f88f23839a7295cadb9">llvm::AMDGPUTargetLowering::AMDGPUTargetLowering</a></div><div class="ttdeci">AMDGPUTargetLowering(TargetMachine &amp;TM)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00105">AMDGPUISelLowering.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ace4deee2542fe5852608eb4d57d69e14"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ace4deee2542fe5852608eb4d57d69e14">llvm::AMDGPUTargetLowering::AnalyzeFormalArguments</a></div><div class="ttdeci">void AnalyzeFormalArguments(CCState &amp;State, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00551">AMDGPUISelLowering.cpp:551</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7cab6908275bfeb82898c4182eff4cd3e1b"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cab6908275bfeb82898c4182eff4cd3e1b">llvm::AMDGPUISD::SAMPLEL</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00268">AMDGPUISelLowering.h:268</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7caa1bdbfc98f19f0fece4988647de9e6c7"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7caa1bdbfc98f19f0fece4988647de9e6c7">llvm::AMDGPUISD::SMIN</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00227">AMDGPUISelLowering.h:227</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca9d3121f4e456879833fdb42c71707495"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca9d3121f4e456879833fdb42c71707495">llvm::AMDGPUISD::FMIN3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00232">AMDGPUISelLowering.h:232</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a95911eb468bffc193009687b84e2f780"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a95911eb468bffc193009687b84e2f780">llvm::AMDGPUTargetLowering::LowerGlobalAddress</a></div><div class="ttdeci">virtual SDValue LowerGlobalAddress(AMDGPUMachineFunction *MFI, SDValue Op, SelectionDAG &amp;DAG) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00753">AMDGPUISelLowering.cpp:753</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">llvm::MipsISD::Ins</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00104">MipsISelLowering.h:104</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca14e5b2623e3f79aa85f717030e8f6d68"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca14e5b2623e3f79aa85f717030e8f6d68">llvm::AMDGPUISD::UMUL</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00210">AMDGPUISelLowering.h:210</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca0819f8cbdd0851cea7a14606204c92fa"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca0819f8cbdd0851cea7a14606204c92fa">llvm::AMDGPUISD::DIV_SCALE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00236">AMDGPUISelLowering.h:236</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca125765d08e486bffa41af032e3a062ce"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca125765d08e486bffa41af032e3a062ce">llvm::AMDGPUISD::TEXTURE_FETCH</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00259">AMDGPUISelLowering.h:259</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca248a5c5f24e1f9bba1b1b7a238007b27"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca248a5c5f24e1f9bba1b1b7a238007b27">llvm::AMDGPUISD::SAMPLE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00265">AMDGPUISelLowering.h:265</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca1be6f435b11e6bd74678117ccadc9117"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca1be6f435b11e6bd74678117ccadc9117">llvm::AMDGPUISD::URECIP</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00235">AMDGPUISelLowering.h:235</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7cace5b3b15d1d5f95bee02434672f45f4f"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cace5b3b15d1d5f95bee02434672f45f4f">llvm::AMDGPUISD::MUL_U24</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00255">AMDGPUISelLowering.h:255</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_a33ece1ef8074506a15d7f86eb76dbae6"><div class="ttname"><a href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a></div><div class="ttdeci">F(f)</div></div>
<div class="ttc" id="classllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00071">Function.h:71</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7cadfc6f671e6046a1b1e1158b16920b168"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cadfc6f671e6046a1b1e1158b16920b168">llvm::AMDGPUISD::MAD_I24</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00258">AMDGPUISelLowering.h:258</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a87233ac3dee7d1baf830dc37268e179d"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a87233ac3dee7d1baf830dc37268e179d">llvm::AMDGPUTargetLowering::LowerCall</a></div><div class="ttdeci">SDValue LowerCall(CallLoweringInfo &amp;CLI, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00571">AMDGPUISelLowering.cpp:571</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca3710f7b2b548ead08130e71d2d63edef"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca3710f7b2b548ead08130e71d2d63edef">llvm::AMDGPUISD::BRANCH_COND</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00212">AMDGPUISelLowering.h:212</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a94d29a602cd33c9d80a1bc2346859732"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a94d29a602cd33c9d80a1bc2346859732">llvm::AMDGPUTargetLowering::PostISelFolding</a></div><div class="ttdeci">virtual SDNode * PostISelFolding(MachineSDNode *N, SelectionDAG &amp;DAG) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00178">AMDGPUISelLowering.h:178</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca02ebe2c9b7c32f3b603a174ff8f74df8"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca02ebe2c9b7c32f3b603a174ff8f74df8">llvm::AMDGPUISD::REGISTER_STORE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00263">AMDGPUISelLowering.h:263</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7cabaf5be9cbc3336e4d547efa4ac1c9c6d"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cabaf5be9cbc3336e4d547efa4ac1c9c6d">llvm::AMDGPUISD::FMIN_LEGACY</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00226">AMDGPUISelLowering.h:226</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7cade9e553a6f004b4bd01abcb57712208a"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cade9e553a6f004b4bd01abcb57712208a">llvm::AMDGPUISD::CVT_F32_UBYTE3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00274">AMDGPUISelLowering.h:274</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a3559a70c35948795c6ba773339ae0716"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a3559a70c35948795c6ba773339ae0716">llvm::AMDGPUTargetLowering::LowerDIVREM24</a></div><div class="ttdeci">SDValue LowerDIVREM24(SDValue Op, SelectionDAG &amp;DAG, bool sign) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01540">AMDGPUISelLowering.cpp:1540</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca902721e90278dbb693ebec556f0718a3"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca902721e90278dbb693ebec556f0718a3">llvm::AMDGPUISD::FIRST_NUMBER</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00208">AMDGPUISelLowering.h:208</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_af68fd604afa263da99656c5dc819f644"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#af68fd604afa263da99656c5dc819f644">llvm::AMDGPUTargetLowering::isCheapToSpeculateCttz</a></div><div class="ttdeci">bool isCheapToSpeculateCttz() const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic cttz. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00484">AMDGPUISelLowering.cpp:484</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca6166b5d53cc9816ecd1223614b964fd9"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca6166b5d53cc9816ecd1223614b964fd9">llvm::AMDGPUISD::DWORDADDR</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00214">AMDGPUISelLowering.h:214</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a01334d18ac6aac84420d76d94af7ea13"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a01334d18ac6aac84420d76d94af7ea13">llvm::AMDGPUTargetLowering::getRsqrtEstimate</a></div><div class="ttdeci">SDValue getRsqrtEstimate(SDValue Operand, DAGCombinerInfo &amp;DCI, unsigned &amp;RefinementSteps, bool &amp;UseOneConstNR) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02558">AMDGPUISelLowering.cpp:2558</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca93aa29f9e58b7a9e5411b444a7177e5f"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca93aa29f9e58b7a9e5411b444a7177e5f">llvm::AMDGPUISD::BREV</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00254">AMDGPUISelLowering.h:254</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca5b0d5ebade040d8aadbf7258317b25f6"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca5b0d5ebade040d8aadbf7258317b25f6">llvm::AMDGPUISD::LDEXP</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00247">AMDGPUISelLowering.h:247</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca3104e83ec08c0571b350e451f19efb50"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca3104e83ec08c0571b350e451f19efb50">llvm::AMDGPUISD::MAD_U24</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00257">AMDGPUISelLowering.h:257</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ac42e6f0f1213a3b8369f420e008a8411"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ac42e6f0f1213a3b8369f420e008a8411">llvm::AMDGPUTargetLowering::ScalarizeVectorStore</a></div><div class="ttdeci">SDValue ScalarizeVectorStore(SDValue Op, SelectionDAG &amp;DAG) const </div><div class="ttdoc">Split a vector store into a scalar store of each component. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01331">AMDGPUISelLowering.cpp:1331</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca3017d1227149da50bbdaef07431760f3"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca3017d1227149da50bbdaef07431760f3">llvm::AMDGPUISD::FIRST_MEM_OPCODE_NUMBER</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00286">AMDGPUISelLowering.h:286</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00035">APInt.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a7d60e9566b86ba873f71c59234132fad"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a7d60e9566b86ba873f71c59234132fad">llvm::AMDGPUTargetLowering::CreateLiveInRegister</a></div><div class="ttdeci">virtual SDValue CreateLiveInRegister(SelectionDAG &amp;DAG, const TargetRegisterClass *RC, unsigned Reg, EVT VT) const </div><div class="ttdoc">Helper function that adds Reg to the LiveIn list of the DAG&#39;s MachineFunction. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02473">AMDGPUISelLowering.cpp:2473</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00444">X86DisassemblerDecoder.h:444</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a53f56dc8e4fc2b338d5a78e841871505"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a53f56dc8e4fc2b338d5a78e841871505">llvm::AMDGPUTargetLowering::LowerIntrinsicIABS</a></div><div class="ttdeci">SDValue LowerIntrinsicIABS(SDValue Op, SelectionDAG &amp;DAG) const </div><div class="ttdoc">IABS(a) = SMAX(sub(0, a), a) </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01039">AMDGPUISelLowering.cpp:1039</a></div></div>
<div class="ttc" id="classunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a790cdb9d03805886506f3d10b57d442d"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a790cdb9d03805886506f3d10b57d442d">llvm::AMDGPUTargetLowering::ComputeNumSignBitsForTargetNode</a></div><div class="ttdeci">unsigned ComputeNumSignBitsForTargetNode(SDValue Op, const SelectionDAG &amp;DAG, unsigned Depth=0) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02670">AMDGPUISelLowering.cpp:2670</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a5066c1ab86d5c2470c5fcfa215399b0d"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a5066c1ab86d5c2470c5fcfa215399b0d">llvm::AMDGPUTargetLowering::LowerOperation</a></div><div class="ttdeci">SDValue LowerOperation(SDValue Op, SelectionDAG &amp;DAG) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00590">AMDGPUISelLowering.cpp:590</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html"><div class="ttname"><a href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02021">TargetLowering.h:2021</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a12e9aeaeeb64ed642016e48877db95b4"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a12e9aeaeeb64ed642016e48877db95b4">llvm::AMDGPUTargetLowering::getVectorIdxTy</a></div><div class="ttdeci">MVT getVectorIdxTy() const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00423">AMDGPUISelLowering.cpp:423</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ad968ecdcaf64b24df6515220e36bdb5d"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ad968ecdcaf64b24df6515220e36bdb5d">llvm::AMDGPUTargetLowering::ReplaceNodeResults</a></div><div class="ttdeci">void ReplaceNodeResults(SDNode *N, SmallVectorImpl&lt; SDValue &gt; &amp;Results, SelectionDAG &amp;DAG) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00619">AMDGPUISelLowering.cpp:619</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7cabe3bfee03d3544d92d8b5a4f180f15e5"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cabe3bfee03d3544d92d8b5a4f180f15e5">llvm::AMDGPUISD::UMIN3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00234">AMDGPUISelLowering.h:234</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7caa40bae61060fd33b205ccbe936f4e772"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7caa40bae61060fd33b205ccbe936f4e772">llvm::AMDGPUISD::STORE_MSKOR</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00287">AMDGPUISelLowering.h:287</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPII_html_a0e840f41bc0e8233dd26cbff2591a584a5069619ca8fdce305534f3fe85091a0f"><div class="ttname"><a href="namespacellvm_1_1SPII.html#a0e840f41bc0e8233dd26cbff2591a584a5069619ca8fdce305534f3fe85091a0f">llvm::SPII::Load</a></div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8h_source.html#l00031">SparcInstrInfo.h:31</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca91ac5439df5245511c113f8833356321"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca91ac5439df5245511c113f8833356321">llvm::AMDGPUISD::FP_CLASS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00248">AMDGPUISelLowering.h:248</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a42b8dc1d091020d4e40a4852682d5c07"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a42b8dc1d091020d4e40a4852682d5c07">llvm::AMDGPUTargetLowering::isCheapToSpeculateCtlz</a></div><div class="ttdeci">bool isCheapToSpeculateCtlz() const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic ctlz. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00488">AMDGPUISelLowering.cpp:488</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a9bd9a793e17e4c83728ac3f54771f959"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a9bd9a793e17e4c83728ac3f54771f959">llvm::AMDGPUTargetLowering::Subtarget</a></div><div class="ttdeci">const AMDGPUSubtarget * Subtarget</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00029">AMDGPUISelLowering.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a3b278160cd1180d0e2340b4badaadf08"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a3b278160cd1180d0e2340b4badaadf08">llvm::AMDGPUTargetLowering::CombineIMinMax</a></div><div class="ttdeci">SDValue CombineIMinMax(SDLoc DL, EVT VT, SDValue LHS, SDValue RHS, SDValue True, SDValue False, SDValue CC, SelectionDAG &amp;DAG) const </div><div class="ttdoc">Generate Min/Max node. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01146">AMDGPUISelLowering.cpp:1146</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html">llvm::AMDGPUMachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00021">AMDGPUMachineFunction.h:21</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca2e42e6050fceb5ad9a9b83be43808407"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca2e42e6050fceb5ad9a9b83be43808407">llvm::AMDGPUISD::EXPORT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00260">AMDGPUISelLowering.h:260</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7cad145b87794088584308c4ddfa66a0ed5"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cad145b87794088584308c4ddfa66a0ed5">llvm::AMDGPUISD::SAMPLED</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00267">AMDGPUISelLowering.h:267</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca15d564e330de468ec9ec7869c4906c45"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca15d564e330de468ec9ec7869c4906c45">llvm::AMDGPUISD::UMAX3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00231">AMDGPUISelLowering.h:231</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca3a5f73fb52ca96c09e268a5debabc28f"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca3a5f73fb52ca96c09e268a5debabc28f">llvm::AMDGPUISD::RET_FLAG</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00211">AMDGPUISelLowering.h:211</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca7afea8c7ed507e3d6034758e07591a37"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca7afea8c7ed507e3d6034758e07591a37">llvm::AMDGPUISD::TBUFFER_STORE_FORMAT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00289">AMDGPUISelLowering.h:289</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca41ea4b5f98221f62807712205a8d37f7"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca41ea4b5f98221f62807712205a8d37f7">llvm::AMDGPUISD::DIV_FMAS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00237">AMDGPUISelLowering.h:237</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7cafbca76f7875e080d97cee761de04d996"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cafbca76f7875e080d97cee761de04d996">llvm::AMDGPUISD::BFI</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00252">AMDGPUISelLowering.h:252</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a2215bde26ec3e41b2d23d37f11c18451"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a2215bde26ec3e41b2d23d37f11c18451">llvm::AMDGPUTargetLowering::getRecipEstimate</a></div><div class="ttdeci">SDValue getRecipEstimate(SDValue Operand, DAGCombinerInfo &amp;DCI, unsigned &amp;RefinementSteps) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02576">AMDGPUISelLowering.cpp:2576</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7caf7d331417b4676e475fa1a9c6c556b0b"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7caf7d331417b4676e475fa1a9c6c556b0b">llvm::AMDGPUISD::SMAX3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00230">AMDGPUISelLowering.h:230</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a2b7956e91ad248ff0610126ac1f01a75"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a2b7956e91ad248ff0610126ac1f01a75">llvm::AMDGPUTargetLowering::isHWTrueValue</a></div><div class="ttdeci">bool isHWTrueValue(SDValue Op) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02453">AMDGPUISelLowering.cpp:2453</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca79067f8d6a2c24f4d33fc9da493a2037"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca79067f8d6a2c24f4d33fc9da493a2037">llvm::AMDGPUISD::FRACT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00215">AMDGPUISelLowering.h:215</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdoc">A self-contained host- and target-independent arbitrary-precision floating-point software implementat...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00122">APFloat.h:122</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca80f5fc1f3bed4cfad825b92969f636f6"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca80f5fc1f3bed4cfad825b92969f636f6">llvm::AMDGPUISD::CONST_DATA_PTR</a></div><div class="ttdoc">Pointer to the start of the shader&#39;s constant data. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00285">AMDGPUISelLowering.h:285</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00029">MachineValueType.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00045">Type.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00041">LLVMContext.h:41</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca2e28f6b19f1c6e68e785e50f8feb9114"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca2e28f6b19f1c6e68e785e50f8feb9114">llvm::AMDGPUISD::REGISTER_LOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00262">AMDGPUISelLowering.h:262</a></div></div>
<div class="ttc" id="classllvm_1_1Constant_html"><div class="ttname"><a href="classllvm_1_1Constant.html">llvm::Constant</a></div><div class="ttdoc">LLVM Constant Representation. </div><div class="ttdef"><b>Definition:</b> <a href="Constant_8h_source.html#l00041">Constant.h:41</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">llvm::ISD::LoadExtType</a></div><div class="ttdeci">LoadExtType</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00748">ISDOpcodes.h:748</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ac1f9567380bcff27bac5f4bf4750c47e"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ac1f9567380bcff27bac5f4bf4750c47e">llvm::AMDGPUTargetLowering::getTargetNodeName</a></div><div class="ttdeci">const char * getTargetNodeName(unsigned Opcode) const override</div><div class="ttdoc">This method returns the name of a target specific DAG node. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02490">AMDGPUISelLowering.cpp:2490</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca264771976a72f966a91e1755cf50dd8c"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca264771976a72f966a91e1755cf50dd8c">llvm::AMDGPUISD::UMAX</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00225">AMDGPUISelLowering.h:225</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7caba0b6153fdfc6ac440d378e6d1e9d3ca"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7caba0b6153fdfc6ac440d378e6d1e9d3ca">llvm::AMDGPUISD::CVT_F32_UBYTE2</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00273">AMDGPUISelLowering.h:273</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca20107c0b2289fd8e2cebba28080bd69c"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca20107c0b2289fd8e2cebba28080bd69c">llvm::AMDGPUISD::CONST_ADDRESS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00261">AMDGPUISelLowering.h:261</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7caa257ce6c70a5ceadfc079dfcd101db51"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7caa257ce6c70a5ceadfc079dfcd101db51">llvm::AMDGPUISD::BFM</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00253">AMDGPUISelLowering.h:253</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a3b4a85d507064a3d38cfdc85c6123779"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a3b4a85d507064a3d38cfdc85c6123779">llvm::AMDGPUTargetLowering::isLoadBitCastBeneficial</a></div><div class="ttdeci">bool isLoadBitCastBeneficial(EVT, EVT) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00467">AMDGPUISelLowering.cpp:467</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html">llvm::AMDGPUTargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00027">AMDGPUISelLowering.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ab795658b96bcf79d91fde7a2c0c0074a"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ab795658b96bcf79d91fde7a2c0c0074a">llvm::AMDGPUTargetLowering::ScalarizeVectorLoad</a></div><div class="ttdeci">SDValue ScalarizeVectorLoad(SDValue Op, SelectionDAG &amp;DAG) const </div><div class="ttdoc">Split a vector load into a scalar load of each component. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01184">AMDGPUISelLowering.cpp:1184</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7caea80a8e6c027bf68457d482b4217581e"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7caea80a8e6c027bf68457d482b4217581e">llvm::AMDGPUISD::TRIG_PREOP</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00239">AMDGPUISelLowering.h:239</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a5d4b38d0ea903feb7bddac483cdff9a3"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a5d4b38d0ea903feb7bddac483cdff9a3">llvm::AMDGPUTargetLowering::LowerIntrinsicLRP</a></div><div class="ttdeci">SDValue LowerIntrinsicLRP(SDValue Op, SelectionDAG &amp;DAG) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01051">AMDGPUISelLowering.cpp:1051</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00031">ValueTypes.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a008d2b62206e9650a4156cb0366417e3"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a008d2b62206e9650a4156cb0366417e3">llvm::AMDGPUTargetLowering::isHWFalseValue</a></div><div class="ttdeci">bool isHWFalseValue(SDValue Op) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02463">AMDGPUISelLowering.cpp:2463</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1CallLoweringInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">llvm::TargetLowering::CallLoweringInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02293">TargetLowering.h:2293</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a7462a3563bde79b465e8e87538826aa7"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a7462a3563bde79b465e8e87538826aa7">llvm::AMDGPUTargetLowering::isFPImmLegal</a></div><div class="ttdeci">bool isFPImmLegal(const APFloat &amp;Imm, EVT VT) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00433">AMDGPUISelLowering.cpp:433</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca8b47a8ee77722fc97c03998cba414102"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca8b47a8ee77722fc97c03998cba414102">llvm::AMDGPUISD::SMAX</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00224">AMDGPUISelLowering.h:224</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a30ce66dc9a4cd141ade29657f87487cb"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a30ce66dc9a4cd141ade29657f87487cb">llvm::AMDGPUTargetLowering::SplitVectorStore</a></div><div class="ttdeci">SDValue SplitVectorStore(SDValue Op, SelectionDAG &amp;DAG) const </div><div class="ttdoc">Split a vector store into 2 stores of half the vector. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01363">AMDGPUISelLowering.cpp:1363</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca06bc04de1c711c13b854c306c6009217"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca06bc04de1c711c13b854c306c6009217">llvm::AMDGPUISD::UMIN</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00228">AMDGPUISelLowering.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_af51ca29c680474b3648fe2db72a4213b"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#af51ca29c680474b3648fe2db72a4213b">llvm::AMDGPUTargetLowering::computeKnownBitsForTargetNode</a></div><div class="ttdeci">void computeKnownBitsForTargetNode(const SDValue Op, APInt &amp;KnownZero, APInt &amp;KnownOne, const SelectionDAG &amp;DAG, unsigned Depth=0) const override</div><div class="ttdoc">Determine which of the bits specified in Mask are known to be either zero or one and return them in t...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02613">AMDGPUISelLowering.cpp:2613</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html"><div class="ttname"><a href="classllvm_1_1GlobalValue.html">llvm::GlobalValue</a></div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00031">GlobalValue.h:31</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7cae964dd93e7a7fdbbe3e2ded767b6743e"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cae964dd93e7a7fdbbe3e2ded767b6743e">llvm::AMDGPUISD::FMAX3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00229">AMDGPUISelLowering.h:229</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html"><div class="ttname"><a href="classllvm_1_1CCState.html">llvm::CCState</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00192">CallingConvLower.h:192</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a2af36640057751430644f3fd1fbbcfe3"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a2af36640057751430644f3fd1fbbcfe3">llvm::AMDGPUTargetLowering::SplitVectorLoad</a></div><div class="ttdeci">SDValue SplitVectorLoad(SDValue Op, SelectionDAG &amp;DAG) const </div><div class="ttdoc">Split a vector load into 2 loads of half the vector. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01224">AMDGPUISelLowering.cpp:1224</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a9b9007ba3cc8c225dbb8e89fbfabc1a9"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a9b9007ba3cc8c225dbb8e89fbfabc1a9">llvm::AMDGPUTargetLowering::isFAbsFree</a></div><div class="ttdeci">bool isFAbsFree(EVT VT) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00496">AMDGPUISelLowering.cpp:496</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca05cf29ebf61481e1e9b60c16421956cc"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca05cf29ebf61481e1e9b60c16421956cc">llvm::AMDGPUISD::MUL_I24</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00256">AMDGPUISelLowering.h:256</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00173">SelectionDAG.h:173</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca5b23f9813222573c51bc3a8a616494a0"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca5b23f9813222573c51bc3a8a616494a0">llvm::AMDGPUISD::DIV_FIXUP</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00238">AMDGPUISelLowering.h:238</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca4d3421b2a779f5f0c5970c8f5f550c76"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca4d3421b2a779f5f0c5970c8f5f550c76">llvm::AMDGPUISD::COS_HW</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00221">AMDGPUISelLowering.h:221</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSDNode_html"><div class="ttname"><a href="classllvm_1_1MachineSDNode.html">llvm::MachineSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02019">SelectionDAGNodes.h:2019</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a45a48d062f837a659d75b42edf44075b"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a45a48d062f837a659d75b42edf44075b">llvm::AMDGPUTargetLowering::LowerSTORE</a></div><div class="ttdeci">SDValue LowerSTORE(SDValue Op, SelectionDAG &amp;DAG) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01480">AMDGPUISelLowering.cpp:1480</a></div></div>
<div class="ttc" id="classllvm_1_1SDLoc_html"><div class="ttname"><a href="classllvm_1_1SDLoc.html">llvm::SDLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00867">SelectionDAGNodes.h:867</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a492b8a748b427bf9338f626f438cf91c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">llvm::ISD::FIRST_TARGET_MEMORY_OPCODE</a></div><div class="ttdeci">static const int FIRST_TARGET_MEMORY_OPCODE</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00699">ISDOpcodes.h:699</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00344">SelectionDAGNodes.h:344</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7cadfc7703ef955db9b67f92a2d9450f29f"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cadfc7703ef955db9b67f92a2d9450f29f">llvm::AMDGPUISD::CVT_F32_UBYTE0</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00271">AMDGPUISelLowering.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00075">APInt.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a3fe736d42d7af89c0b47c4c7b4b7f216"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a3fe736d42d7af89c0b47c4c7b4b7f216">llvm::AMDGPUTargetLowering::getEquivalentLoadRegType</a></div><div class="ttdeci">static EVT getEquivalentLoadRegType(LLVMContext &amp;Context, EVT VT)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00097">AMDGPUISelLowering.cpp:97</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7cadc97b8e5166b4d4370009a552c0f1f73"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cadc97b8e5166b4d4370009a552c0f1f73">llvm::AMDGPUISD::SIN_HW</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00222">AMDGPUISelLowering.h:222</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a9e140301be5b3d103f67479fea6723e9"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a9e140301be5b3d103f67479fea6723e9">llvm::AMDGPUTargetLowering::isNarrowingProfitable</a></div><div class="ttdeci">bool isNarrowingProfitable(EVT VT1, EVT VT2) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00537">AMDGPUISelLowering.cpp:537</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a575e134a5e8414029a5c4a284858e6cd"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a575e134a5e8414029a5c4a284858e6cd">llvm::TargetLoweringBase::SelectSupportKind</a></div><div class="ttdeci">SelectSupportKind</div><div class="ttdoc">Enum that describes what type of support for selects the target has. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00118">TargetLowering.h:118</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca01f585d42b281ec01d7387072aab9612"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca01f585d42b281ec01d7387072aab9612">llvm::AMDGPUISD::LOAD_CONSTANT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00288">AMDGPUISelLowering.h:288</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html">llvm::AMDGPUSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00035">AMDGPUSubtarget.h:35</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca59f8027238733039fa2c66e494a8f02a"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca59f8027238733039fa2c66e494a8f02a">llvm::AMDGPUISD::SAMPLEB</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00266">AMDGPUISelLowering.h:266</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7cacb028e9739d033de026de0a3b2ac9f9e"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cacb028e9739d033de026de0a3b2ac9f9e">llvm::AMDGPUISD::BFE_U32</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00250">AMDGPUISelLowering.h:250</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca6bf36266eccc139178a6078daefaf934"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca6bf36266eccc139178a6078daefaf934">llvm::AMDGPUISD::RSQ</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00244">AMDGPUISelLowering.h:244</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="NVPTXISelLowering_8cpp_html_ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246"><div class="ttname"><a href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a></div><div class="ttdef"><b>Definition:</b> <a href="NVPTXISelLowering_8cpp_source.html#l04018">NVPTXISelLowering.cpp:4018</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7cafabc91c312afed37f640445413f72b1d"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cafabc91c312afed37f640445413f72b1d">llvm::AMDGPUISD::LAST_AMDGPU_ISD_NUMBER</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00290">AMDGPUISelLowering.h:290</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a2ed8040b1178ab7333dc69161e2b09b6"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a2ed8040b1178ab7333dc69161e2b09b6">llvm::AMDGPUTargetLowering::isTruncateFree</a></div><div class="ttdeci">bool isTruncateFree(EVT Src, EVT Dest) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00506">AMDGPUISelLowering.cpp:506</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca6e2dc72df02e07419fdeb540297941ce"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca6e2dc72df02e07419fdeb540297941ce">llvm::AMDGPUISD::RSQ_CLAMPED</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00246">AMDGPUISelLowering.h:246</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca5e4bd77bfb5538982adec2d75051f205"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca5e4bd77bfb5538982adec2d75051f205">llvm::AMDGPUISD::RSQ_LEGACY</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00245">AMDGPUISelLowering.h:245</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a82fed0f789cd6179d31dce4f6aada4ea"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a82fed0f789cd6179d31dce4f6aada4ea">llvm::AMDGPUTargetLowering::CombineFMinMaxLegacy</a></div><div class="ttdeci">SDValue CombineFMinMaxLegacy(SDLoc DL, EVT VT, SDValue LHS, SDValue RHS, SDValue True, SDValue False, SDValue CC, DAGCombinerInfo &amp;DCI) const </div><div class="ttdoc">Generate Min/Max node. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01066">AMDGPUISelLowering.cpp:1066</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca73af676f5d9efdc09939270c55edff90"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca73af676f5d9efdc09939270c55edff90">llvm::AMDGPUISD::CALL</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00209">AMDGPUISelLowering.h:209</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a4cb5f3e841a19c00cf078f9b65886e4e"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a4cb5f3e841a19c00cf078f9b65886e4e">llvm::AMDGPUTargetLowering::isFNegFree</a></div><div class="ttdeci">bool isFNegFree(EVT VT) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00501">AMDGPUISelLowering.cpp:501</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_af025350da8a1eb5638b5d8ea21d07a00"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#af025350da8a1eb5638b5d8ea21d07a00">llvm::AMDGPUTargetLowering::getOriginalFunctionArgs</a></div><div class="ttdeci">void getOriginalFunctionArgs(SelectionDAG &amp;DAG, const Function *F, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, SmallVectorImpl&lt; ISD::InputArg &gt; &amp;OrigIns) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02421">AMDGPUISelLowering.cpp:2421</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1DAGCombinerInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">llvm::TargetLowering::DAGCombinerInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02154">TargetLowering.h:2154</a></div></div>
<div class="ttc" id="classllvm_1_1Init_html"><div class="ttname"><a href="classllvm_1_1Init.html">llvm::Init</a></div><div class="ttdef"><b>Definition:</b> <a href="Record_8h_source.html#l00418">Record.h:418</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca884cb7fa9f25c9231c3b0a7a25e96bb9"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca884cb7fa9f25c9231c3b0a7a25e96bb9">llvm::AMDGPUISD::CVT_F32_UBYTE1</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00272">AMDGPUISelLowering.h:272</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca197d5d152271b9cbd5105723bd534c0e"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca197d5d152271b9cbd5105723bd534c0e">llvm::AMDGPUISD::BUILD_VERTICAL_VECTOR</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00283">AMDGPUISelLowering.h:283</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca74d570da8b86d1a5f225daca0bd5f56a"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca74d570da8b86d1a5f225daca0bd5f56a">llvm::AMDGPUISD::FMAX_LEGACY</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00223">AMDGPUISelLowering.h:223</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7cafcbfa7a671e1486a0322c51bdcdb0d7c"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cafcbfa7a671e1486a0322c51bdcdb0d7c">llvm::AMDGPUISD::CLAMP</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00216">AMDGPUISelLowering.h:216</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_aa1cac5332a31f59e2455eaad0fb11278"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aa1cac5332a31f59e2455eaad0fb11278">llvm::AMDGPUTargetLowering::getEquivalentMemType</a></div><div class="ttdeci">static EVT getEquivalentMemType(LLVMContext &amp;Context, EVT VT)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00087">AMDGPUISelLowering.cpp:87</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00061">Target/TargetMachine.h:61</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a84e23075cb31b3959abf7b6022a0884f"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a84e23075cb31b3959abf7b6022a0884f">llvm::AMDGPUTargetLowering::isZExtFree</a></div><div class="ttdeci">bool isZExtFree(Type *Src, Type *Dest) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00517">AMDGPUISelLowering.cpp:517</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ae0f44e618021b1863fdbce65898b6d69"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ae0f44e618021b1863fdbce65898b6d69">llvm::AMDGPUTargetLowering::LowerSDIVREM</a></div><div class="ttdeci">SDValue LowerSDIVREM(SDValue Op, SelectionDAG &amp;DAG) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01832">AMDGPUISelLowering.cpp:1832</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7cae580f8cbe220058dba91ec0d8976727e"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cae580f8cbe220058dba91ec0d8976727e">llvm::AMDGPUISD::SMIN3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00233">AMDGPUISelLowering.h:233</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ad6aad70f3c5691f093fdda1782dcc8d5"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ad6aad70f3c5691f093fdda1782dcc8d5">llvm::AMDGPUTargetLowering::ShouldShrinkFPConstant</a></div><div class="ttdeci">bool ShouldShrinkFPConstant(EVT VT) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00439">AMDGPUISelLowering.cpp:439</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00119">SelectionDAGNodes.h:119</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ae6cba1d4812f2c20393569c758bb8bf2"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ae6cba1d4812f2c20393569c758bb8bf2">llvm::AMDGPUTargetLowering::LowerLOAD</a></div><div class="ttdeci">SDValue LowerLOAD(SDValue Op, SelectionDAG &amp;DAG) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01413">AMDGPUISelLowering.cpp:1413</a></div></div>
<div class="ttc" id="TargetLowering_8h_html"><div class="ttname"><a href="TargetLowering_8h.html">TargetLowering.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a802f2fdd577459fc2fa593e510e2dcc8"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a802f2fdd577459fc2fa593e510e2dcc8">llvm::AMDGPUTargetLowering::isSelectSupported</a></div><div class="ttdeci">bool isSelectSupported(SelectSupportKind) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00427">AMDGPUISelLowering.cpp:427</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca51d107fa5c507cf013b59ff5a25749ae"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca51d107fa5c507cf013b59ff5a25749ae">llvm::AMDGPUISD::DOT4</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00249">AMDGPUISelLowering.h:249</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:43:24 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
