# MIPS Processor
This project is part of the **Computer Architecture Lab** course.
A working implementation of MIPS processor in Verilog, tested on a Xilinx FPGA.
