

================================================================
== Vitis HLS Report for 'compression'
================================================================
* Date:           Wed Mar 27 15:08:49 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Guitar_Effects
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.413 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       32|  10.000 ns|  0.320 us|    1|   32|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 61
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 33 34 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 33 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.41>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%current_level_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %current_level_read" [guitar_effects.cpp:121]   --->   Operation 62 'read' 'current_level_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zero_threshold_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %zero_threshold" [guitar_effects.cpp:121]   --->   Operation 63 'read' 'zero_threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%max_threshold_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %max_threshold" [guitar_effects.cpp:121]   --->   Operation 64 'read' 'max_threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%min_threshold_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %min_threshold" [guitar_effects.cpp:121]   --->   Operation 65 'read' 'min_threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%input_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_r" [guitar_effects.cpp:121]   --->   Operation 66 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%values_buffer_addr = getelementptr i16 %values_buffer, i64 0, i64 0" [guitar_effects.cpp:121]   --->   Operation 67 'getelementptr' 'values_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %input_read, i32 15" [guitar_effects.cpp:109]   --->   Operation 68 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (2.07ns)   --->   "%abs_in = sub i16 0, i16 %input_read" [guitar_effects.cpp:110]   --->   Operation 69 'sub' 'abs_in' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.80ns)   --->   "%abs_in_1 = select i1 %tmp, i16 %abs_in, i16 %input_read" [guitar_effects.cpp:109]   --->   Operation 70 'select' 'abs_in_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (3.25ns)   --->   "%store_ln114 = store i16 %abs_in_1, i9 %values_buffer_addr" [guitar_effects.cpp:114]   --->   Operation 71 'store' 'store_ln114' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 441> <RAM>
ST_1 : Operation 72 [1/1] (2.42ns)   --->   "%icmp_ln128 = icmp_sgt  i16 %current_level_read_1, i16 %max_threshold_read" [guitar_effects.cpp:128]   --->   Operation 72 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (2.42ns)   --->   "%icmp_ln129 = icmp_sgt  i16 %current_level_read_1, i16 0" [guitar_effects.cpp:129]   --->   Operation 73 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128, void %if.else33, void %if.then21" [guitar_effects.cpp:128]   --->   Operation 74 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (2.42ns)   --->   "%icmp_ln137 = icmp_slt  i16 %current_level_read_1, i16 %min_threshold_read" [guitar_effects.cpp:137]   --->   Operation 75 'icmp' 'icmp_ln137' <Predicate = (!icmp_ln128)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (2.42ns)   --->   "%icmp_ln137_1 = icmp_sgt  i16 %current_level_read_1, i16 %zero_threshold_read" [guitar_effects.cpp:137]   --->   Operation 76 'icmp' 'icmp_ln137_1' <Predicate = (!icmp_ln128)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln137_1)   --->   "%and_ln137 = and i1 %icmp_ln137_1, i1 %icmp_ln129" [guitar_effects.cpp:137]   --->   Operation 77 'and' 'and_ln137' <Predicate = (!icmp_ln128)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln137_1 = and i1 %and_ln137, i1 %icmp_ln137" [guitar_effects.cpp:137]   --->   Operation 78 'and' 'and_ln137_1' <Predicate = (!icmp_ln128)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (1.70ns)   --->   "%br_ln137 = br i1 %and_ln137_1, void %if.end56, void %if.then43" [guitar_effects.cpp:137]   --->   Operation 79 'br' 'br_ln137' <Predicate = (!icmp_ln128)> <Delay = 1.70>
ST_1 : Operation 80 [20/20] (3.64ns)   --->   "%sdiv_ln139 = sdiv i16 %min_threshold_read, i16 %current_level_read_1" [guitar_effects.cpp:139]   --->   Operation 80 'sdiv' 'sdiv_ln139' <Predicate = (!icmp_ln128 & and_ln137_1)> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (1.70ns)   --->   "%br_ln129 = br i1 %icmp_ln129, void %if.end56, void %if.then24" [guitar_effects.cpp:129]   --->   Operation 81 'br' 'br_ln129' <Predicate = (icmp_ln128)> <Delay = 1.70>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln131 = sext i16 %max_threshold_read" [guitar_effects.cpp:131]   --->   Operation 82 'sext' 'sext_ln131' <Predicate = (icmp_ln128 & icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 83 [6/6] (6.41ns)   --->   "%conv = sitofp i32 %sext_ln131" [guitar_effects.cpp:131]   --->   Operation 83 'sitofp' 'conv' <Predicate = (icmp_ln128 & icmp_ln129)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln131_1 = sext i16 %current_level_read_1" [guitar_effects.cpp:131]   --->   Operation 84 'sext' 'sext_ln131_1' <Predicate = (icmp_ln128 & icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 85 [6/6] (6.41ns)   --->   "%conv1 = sitofp i32 %sext_ln131_1" [guitar_effects.cpp:131]   --->   Operation 85 'sitofp' 'conv1' <Predicate = (icmp_ln128 & icmp_ln129)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.64>
ST_2 : Operation 86 [19/20] (3.64ns)   --->   "%sdiv_ln139 = sdiv i16 %min_threshold_read, i16 %current_level_read_1" [guitar_effects.cpp:139]   --->   Operation 86 'sdiv' 'sdiv_ln139' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.64>
ST_3 : Operation 87 [18/20] (3.64ns)   --->   "%sdiv_ln139 = sdiv i16 %min_threshold_read, i16 %current_level_read_1" [guitar_effects.cpp:139]   --->   Operation 87 'sdiv' 'sdiv_ln139' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.64>
ST_4 : Operation 88 [17/20] (3.64ns)   --->   "%sdiv_ln139 = sdiv i16 %min_threshold_read, i16 %current_level_read_1" [guitar_effects.cpp:139]   --->   Operation 88 'sdiv' 'sdiv_ln139' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 89 [16/20] (3.64ns)   --->   "%sdiv_ln139 = sdiv i16 %min_threshold_read, i16 %current_level_read_1" [guitar_effects.cpp:139]   --->   Operation 89 'sdiv' 'sdiv_ln139' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 90 [15/20] (3.64ns)   --->   "%sdiv_ln139 = sdiv i16 %min_threshold_read, i16 %current_level_read_1" [guitar_effects.cpp:139]   --->   Operation 90 'sdiv' 'sdiv_ln139' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.64>
ST_7 : Operation 91 [14/20] (3.64ns)   --->   "%sdiv_ln139 = sdiv i16 %min_threshold_read, i16 %current_level_read_1" [guitar_effects.cpp:139]   --->   Operation 91 'sdiv' 'sdiv_ln139' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.64>
ST_8 : Operation 92 [13/20] (3.64ns)   --->   "%sdiv_ln139 = sdiv i16 %min_threshold_read, i16 %current_level_read_1" [guitar_effects.cpp:139]   --->   Operation 92 'sdiv' 'sdiv_ln139' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.64>
ST_9 : Operation 93 [12/20] (3.64ns)   --->   "%sdiv_ln139 = sdiv i16 %min_threshold_read, i16 %current_level_read_1" [guitar_effects.cpp:139]   --->   Operation 93 'sdiv' 'sdiv_ln139' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.64>
ST_10 : Operation 94 [11/20] (3.64ns)   --->   "%sdiv_ln139 = sdiv i16 %min_threshold_read, i16 %current_level_read_1" [guitar_effects.cpp:139]   --->   Operation 94 'sdiv' 'sdiv_ln139' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.64>
ST_11 : Operation 95 [10/20] (3.64ns)   --->   "%sdiv_ln139 = sdiv i16 %min_threshold_read, i16 %current_level_read_1" [guitar_effects.cpp:139]   --->   Operation 95 'sdiv' 'sdiv_ln139' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.64>
ST_12 : Operation 96 [9/20] (3.64ns)   --->   "%sdiv_ln139 = sdiv i16 %min_threshold_read, i16 %current_level_read_1" [guitar_effects.cpp:139]   --->   Operation 96 'sdiv' 'sdiv_ln139' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.64>
ST_13 : Operation 97 [8/20] (3.64ns)   --->   "%sdiv_ln139 = sdiv i16 %min_threshold_read, i16 %current_level_read_1" [guitar_effects.cpp:139]   --->   Operation 97 'sdiv' 'sdiv_ln139' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.64>
ST_14 : Operation 98 [7/20] (3.64ns)   --->   "%sdiv_ln139 = sdiv i16 %min_threshold_read, i16 %current_level_read_1" [guitar_effects.cpp:139]   --->   Operation 98 'sdiv' 'sdiv_ln139' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.64>
ST_15 : Operation 99 [6/20] (3.64ns)   --->   "%sdiv_ln139 = sdiv i16 %min_threshold_read, i16 %current_level_read_1" [guitar_effects.cpp:139]   --->   Operation 99 'sdiv' 'sdiv_ln139' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.64>
ST_16 : Operation 100 [5/20] (3.64ns)   --->   "%sdiv_ln139 = sdiv i16 %min_threshold_read, i16 %current_level_read_1" [guitar_effects.cpp:139]   --->   Operation 100 'sdiv' 'sdiv_ln139' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.64>
ST_17 : Operation 101 [4/20] (3.64ns)   --->   "%sdiv_ln139 = sdiv i16 %min_threshold_read, i16 %current_level_read_1" [guitar_effects.cpp:139]   --->   Operation 101 'sdiv' 'sdiv_ln139' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.64>
ST_18 : Operation 102 [3/20] (3.64ns)   --->   "%sdiv_ln139 = sdiv i16 %min_threshold_read, i16 %current_level_read_1" [guitar_effects.cpp:139]   --->   Operation 102 'sdiv' 'sdiv_ln139' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.64>
ST_19 : Operation 103 [2/20] (3.64ns)   --->   "%sdiv_ln139 = sdiv i16 %min_threshold_read, i16 %current_level_read_1" [guitar_effects.cpp:139]   --->   Operation 103 'sdiv' 'sdiv_ln139' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.64>
ST_20 : Operation 104 [1/20] (3.64ns)   --->   "%sdiv_ln139 = sdiv i16 %min_threshold_read, i16 %current_level_read_1" [guitar_effects.cpp:139]   --->   Operation 104 'sdiv' 'sdiv_ln139' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.41>
ST_21 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln139 = sext i16 %sdiv_ln139" [guitar_effects.cpp:139]   --->   Operation 105 'sext' 'sext_ln139' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 106 [6/6] (6.41ns)   --->   "%compression_factor_1 = sitofp i32 %sext_ln139" [guitar_effects.cpp:139]   --->   Operation 106 'sitofp' 'compression_factor_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i16 %input_read" [guitar_effects.cpp:140]   --->   Operation 107 'sext' 'sext_ln140' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 108 [6/6] (6.41ns)   --->   "%conv4 = sitofp i32 %sext_ln140" [guitar_effects.cpp:140]   --->   Operation 108 'sitofp' 'conv4' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.41>
ST_22 : Operation 109 [5/6] (6.41ns)   --->   "%compression_factor_1 = sitofp i32 %sext_ln139" [guitar_effects.cpp:139]   --->   Operation 109 'sitofp' 'compression_factor_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 110 [5/6] (6.41ns)   --->   "%conv4 = sitofp i32 %sext_ln140" [guitar_effects.cpp:140]   --->   Operation 110 'sitofp' 'conv4' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.41>
ST_23 : Operation 111 [4/6] (6.41ns)   --->   "%compression_factor_1 = sitofp i32 %sext_ln139" [guitar_effects.cpp:139]   --->   Operation 111 'sitofp' 'compression_factor_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 112 [4/6] (6.41ns)   --->   "%conv4 = sitofp i32 %sext_ln140" [guitar_effects.cpp:140]   --->   Operation 112 'sitofp' 'conv4' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.41>
ST_24 : Operation 113 [3/6] (6.41ns)   --->   "%compression_factor_1 = sitofp i32 %sext_ln139" [guitar_effects.cpp:139]   --->   Operation 113 'sitofp' 'compression_factor_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 114 [3/6] (6.41ns)   --->   "%conv4 = sitofp i32 %sext_ln140" [guitar_effects.cpp:140]   --->   Operation 114 'sitofp' 'conv4' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.41>
ST_25 : Operation 115 [2/6] (6.41ns)   --->   "%compression_factor_1 = sitofp i32 %sext_ln139" [guitar_effects.cpp:139]   --->   Operation 115 'sitofp' 'compression_factor_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 116 [2/6] (6.41ns)   --->   "%conv4 = sitofp i32 %sext_ln140" [guitar_effects.cpp:140]   --->   Operation 116 'sitofp' 'conv4' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.41>
ST_26 : Operation 117 [1/6] (6.41ns)   --->   "%compression_factor_1 = sitofp i32 %sext_ln139" [guitar_effects.cpp:139]   --->   Operation 117 'sitofp' 'compression_factor_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 118 [1/6] (6.41ns)   --->   "%conv4 = sitofp i32 %sext_ln140" [guitar_effects.cpp:140]   --->   Operation 118 'sitofp' 'conv4' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.70>
ST_27 : Operation 119 [4/4] (5.70ns)   --->   "%dc_3 = fmul i32 %conv4, i32 %compression_factor_1" [guitar_effects.cpp:140]   --->   Operation 119 'fmul' 'dc_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.70>
ST_28 : Operation 120 [3/4] (5.70ns)   --->   "%dc_3 = fmul i32 %conv4, i32 %compression_factor_1" [guitar_effects.cpp:140]   --->   Operation 120 'fmul' 'dc_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.70>
ST_29 : Operation 121 [2/4] (5.70ns)   --->   "%dc_3 = fmul i32 %conv4, i32 %compression_factor_1" [guitar_effects.cpp:140]   --->   Operation 121 'fmul' 'dc_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.70>
ST_30 : Operation 122 [1/4] (5.70ns)   --->   "%dc_3 = fmul i32 %conv4, i32 %compression_factor_1" [guitar_effects.cpp:140]   --->   Operation 122 'fmul' 'dc_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.88>
ST_31 : Operation 123 [1/1] (0.00ns)   --->   "%data_V_3 = bitcast i32 %dc_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 123 'bitcast' 'data_V_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_3, i32 31"   --->   Operation 124 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 125 [1/1] (0.00ns)   --->   "%xs_exp_V_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_3, i32 23, i32 30"   --->   Operation 125 'partselect' 'xs_exp_V_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_8 = trunc i32 %data_V_3"   --->   Operation 126 'trunc' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln346_3 = zext i8 %xs_exp_V_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 127 'zext' 'zext_ln346_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 128 [1/1] (1.91ns)   --->   "%add_ln346_3 = add i9 %zext_ln346_3, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 128 'add' 'add_ln346_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 129 [1/1] (0.00ns)   --->   "%isNeg_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_3, i32 8"   --->   Operation 129 'bitselect' 'isNeg_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 130 [1/1] (1.91ns)   --->   "%sub_ln1512_3 = sub i8 127, i8 %xs_exp_V_3"   --->   Operation 130 'sub' 'sub_ln1512_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln1512_3 = sext i8 %sub_ln1512_3"   --->   Operation 131 'sext' 'sext_ln1512_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 132 [1/1] (0.96ns)   --->   "%ush_3 = select i1 %isNeg_3, i9 %sext_ln1512_3, i9 %add_ln346_3"   --->   Operation 132 'select' 'ush_3' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.42>
ST_32 : Operation 133 [1/1] (0.00ns)   --->   "%mantissa_3 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_8, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 133 'bitconcatenate' 'mantissa_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i25 %mantissa_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 134 'zext' 'zext_ln15_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln1488_3 = sext i9 %ush_3"   --->   Operation 135 'sext' 'sext_ln1488_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln1488_3 = zext i32 %sext_ln1488_3"   --->   Operation 136 'zext' 'zext_ln1488_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_7 = lshr i63 %zext_ln15_3, i63 %zext_ln1488_3"   --->   Operation 137 'lshr' 'r_V_7' <Predicate = (isNeg_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_8 = shl i63 %zext_ln15_3, i63 %zext_ln1488_3"   --->   Operation 138 'shl' 'r_V_8' <Predicate = (!isNeg_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V_7, i32 24"   --->   Operation 139 'bitselect' 'tmp_24' <Predicate = (isNeg_3)> <Delay = 0.00>
ST_32 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%zext_ln818_3 = zext i1 %tmp_24"   --->   Operation 140 'zext' 'zext_ln818_3' <Predicate = (isNeg_3)> <Delay = 0.00>
ST_32 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_8, i32 24, i32 39"   --->   Operation 141 'partselect' 'tmp_s' <Predicate = (!isNeg_3)> <Delay = 0.00>
ST_32 : Operation 142 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_3 = select i1 %isNeg_3, i16 %zext_ln818_3, i16 %tmp_s"   --->   Operation 142 'select' 'val_3' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.58>
ST_33 : Operation 143 [1/1] (2.07ns)   --->   "%result_V_16 = sub i16 0, i16 %val_3"   --->   Operation 143 'sub' 'result_V_16' <Predicate = (!icmp_ln128 & and_ln137_1 & p_Result_7)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 144 [1/1] (0.80ns)   --->   "%result_V_17 = select i1 %p_Result_7, i16 %result_V_16, i16 %val_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 144 'select' 'result_V_17' <Predicate = (!icmp_ln128 & and_ln137_1)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 145 [1/1] (1.70ns)   --->   "%br_ln141 = br void %if.end56" [guitar_effects.cpp:141]   --->   Operation 145 'br' 'br_ln141' <Predicate = (!icmp_ln128 & and_ln137_1)> <Delay = 1.70>
ST_33 : Operation 146 [1/1] (0.00ns)   --->   "%output_2 = phi i16 %result_V, void %if.then24, i16 %result_V_17, void %if.then43, i16 %input_read, void %if.then21, i16 %input_read, void %if.else33"   --->   Operation 146 'phi' 'output_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 147 [1/1] (0.00ns)   --->   "%mrv = insertvalue i32 <undef>, i16 %output_2" [guitar_effects.cpp:150]   --->   Operation 147 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 148 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i32 %mrv, i16 %current_level_read_1" [guitar_effects.cpp:150]   --->   Operation 148 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 149 [1/1] (0.00ns)   --->   "%ret_ln150 = ret i32 %mrv_1" [guitar_effects.cpp:150]   --->   Operation 149 'ret' 'ret_ln150' <Predicate = true> <Delay = 0.00>

State 34 <SV = 1> <Delay = 6.41>
ST_34 : Operation 150 [5/6] (6.41ns)   --->   "%conv = sitofp i32 %sext_ln131" [guitar_effects.cpp:131]   --->   Operation 150 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 151 [5/6] (6.41ns)   --->   "%conv1 = sitofp i32 %sext_ln131_1" [guitar_effects.cpp:131]   --->   Operation 151 'sitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 2> <Delay = 6.41>
ST_35 : Operation 152 [4/6] (6.41ns)   --->   "%conv = sitofp i32 %sext_ln131" [guitar_effects.cpp:131]   --->   Operation 152 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 153 [4/6] (6.41ns)   --->   "%conv1 = sitofp i32 %sext_ln131_1" [guitar_effects.cpp:131]   --->   Operation 153 'sitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 3> <Delay = 6.41>
ST_36 : Operation 154 [3/6] (6.41ns)   --->   "%conv = sitofp i32 %sext_ln131" [guitar_effects.cpp:131]   --->   Operation 154 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 155 [3/6] (6.41ns)   --->   "%conv1 = sitofp i32 %sext_ln131_1" [guitar_effects.cpp:131]   --->   Operation 155 'sitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 4> <Delay = 6.41>
ST_37 : Operation 156 [2/6] (6.41ns)   --->   "%conv = sitofp i32 %sext_ln131" [guitar_effects.cpp:131]   --->   Operation 156 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 157 [2/6] (6.41ns)   --->   "%conv1 = sitofp i32 %sext_ln131_1" [guitar_effects.cpp:131]   --->   Operation 157 'sitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 5> <Delay = 6.41>
ST_38 : Operation 158 [1/6] (6.41ns)   --->   "%conv = sitofp i32 %sext_ln131" [guitar_effects.cpp:131]   --->   Operation 158 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 159 [1/6] (6.41ns)   --->   "%conv1 = sitofp i32 %sext_ln131_1" [guitar_effects.cpp:131]   --->   Operation 159 'sitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 6> <Delay = 6.07>
ST_39 : Operation 160 [16/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv, i32 %conv1" [guitar_effects.cpp:131]   --->   Operation 160 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 7> <Delay = 6.07>
ST_40 : Operation 161 [15/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv, i32 %conv1" [guitar_effects.cpp:131]   --->   Operation 161 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 8> <Delay = 6.07>
ST_41 : Operation 162 [14/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv, i32 %conv1" [guitar_effects.cpp:131]   --->   Operation 162 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 9> <Delay = 6.07>
ST_42 : Operation 163 [13/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv, i32 %conv1" [guitar_effects.cpp:131]   --->   Operation 163 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 10> <Delay = 6.07>
ST_43 : Operation 164 [12/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv, i32 %conv1" [guitar_effects.cpp:131]   --->   Operation 164 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 11> <Delay = 6.07>
ST_44 : Operation 165 [11/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv, i32 %conv1" [guitar_effects.cpp:131]   --->   Operation 165 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 12> <Delay = 6.07>
ST_45 : Operation 166 [10/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv, i32 %conv1" [guitar_effects.cpp:131]   --->   Operation 166 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 13> <Delay = 6.07>
ST_46 : Operation 167 [9/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv, i32 %conv1" [guitar_effects.cpp:131]   --->   Operation 167 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 14> <Delay = 6.07>
ST_47 : Operation 168 [8/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv, i32 %conv1" [guitar_effects.cpp:131]   --->   Operation 168 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 15> <Delay = 6.07>
ST_48 : Operation 169 [7/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv, i32 %conv1" [guitar_effects.cpp:131]   --->   Operation 169 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 16> <Delay = 6.41>
ST_49 : Operation 170 [6/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv, i32 %conv1" [guitar_effects.cpp:131]   --->   Operation 170 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln132 = sext i16 %input_read" [guitar_effects.cpp:132]   --->   Operation 171 'sext' 'sext_ln132' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 172 [6/6] (6.41ns)   --->   "%conv2 = sitofp i32 %sext_ln132" [guitar_effects.cpp:132]   --->   Operation 172 'sitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 17> <Delay = 6.41>
ST_50 : Operation 173 [5/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv, i32 %conv1" [guitar_effects.cpp:131]   --->   Operation 173 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 174 [5/6] (6.41ns)   --->   "%conv2 = sitofp i32 %sext_ln132" [guitar_effects.cpp:132]   --->   Operation 174 'sitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 18> <Delay = 6.41>
ST_51 : Operation 175 [4/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv, i32 %conv1" [guitar_effects.cpp:131]   --->   Operation 175 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 176 [4/6] (6.41ns)   --->   "%conv2 = sitofp i32 %sext_ln132" [guitar_effects.cpp:132]   --->   Operation 176 'sitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 19> <Delay = 6.41>
ST_52 : Operation 177 [3/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv, i32 %conv1" [guitar_effects.cpp:131]   --->   Operation 177 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 178 [3/6] (6.41ns)   --->   "%conv2 = sitofp i32 %sext_ln132" [guitar_effects.cpp:132]   --->   Operation 178 'sitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 20> <Delay = 6.41>
ST_53 : Operation 179 [2/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv, i32 %conv1" [guitar_effects.cpp:131]   --->   Operation 179 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 180 [2/6] (6.41ns)   --->   "%conv2 = sitofp i32 %sext_ln132" [guitar_effects.cpp:132]   --->   Operation 180 'sitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 21> <Delay = 6.41>
ST_54 : Operation 181 [1/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv, i32 %conv1" [guitar_effects.cpp:131]   --->   Operation 181 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 182 [1/6] (6.41ns)   --->   "%conv2 = sitofp i32 %sext_ln132" [guitar_effects.cpp:132]   --->   Operation 182 'sitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 22> <Delay = 5.70>
ST_55 : Operation 183 [4/4] (5.70ns)   --->   "%dc = fmul i32 %conv2, i32 %compression_factor" [guitar_effects.cpp:132]   --->   Operation 183 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 23> <Delay = 5.70>
ST_56 : Operation 184 [3/4] (5.70ns)   --->   "%dc = fmul i32 %conv2, i32 %compression_factor" [guitar_effects.cpp:132]   --->   Operation 184 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 24> <Delay = 5.70>
ST_57 : Operation 185 [2/4] (5.70ns)   --->   "%dc = fmul i32 %conv2, i32 %compression_factor" [guitar_effects.cpp:132]   --->   Operation 185 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 25> <Delay = 5.70>
ST_58 : Operation 186 [1/4] (5.70ns)   --->   "%dc = fmul i32 %conv2, i32 %compression_factor" [guitar_effects.cpp:132]   --->   Operation 186 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 26> <Delay = 2.88>
ST_59 : Operation 187 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 187 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 188 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 188 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 189 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 189 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 190 [1/1] (0.00ns)   --->   "%p_Result_6 = trunc i32 %data_V"   --->   Operation 190 'trunc' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 191 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 192 [1/1] (1.91ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 192 'add' 'add_ln346' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 193 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 193 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 194 [1/1] (1.91ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V"   --->   Operation 194 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512"   --->   Operation 195 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 196 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 196 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 60 <SV = 27> <Delay = 4.42>
ST_60 : Operation 197 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_6, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 197 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 198 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 199 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 200 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i63 %zext_ln15, i63 %zext_ln1488"   --->   Operation 201 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_6 = shl i63 %zext_ln15, i63 %zext_ln1488"   --->   Operation 202 'shl' 'r_V_6' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V, i32 24"   --->   Operation 203 'bitselect' 'tmp_20' <Predicate = (isNeg)> <Delay = 0.00>
ST_60 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp_20"   --->   Operation 204 'zext' 'zext_ln818' <Predicate = (isNeg)> <Delay = 0.00>
ST_60 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_6, i32 24, i32 39"   --->   Operation 205 'partselect' 'tmp_8' <Predicate = (!isNeg)> <Delay = 0.00>
ST_60 : Operation 206 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i16 %zext_ln818, i16 %tmp_8"   --->   Operation 206 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 61 <SV = 28> <Delay = 2.88>
ST_61 : Operation 207 [1/1] (2.07ns)   --->   "%result_V_12 = sub i16 0, i16 %val"   --->   Operation 207 'sub' 'result_V_12' <Predicate = (p_Result_s)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 208 [1/1] (0.80ns)   --->   "%result_V = select i1 %p_Result_s, i16 %result_V_12, i16 %val" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 208 'select' 'result_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 209 [1/1] (1.70ns)   --->   "%br_ln133 = br void %if.end56" [guitar_effects.cpp:133]   --->   Operation 209 'br' 'br_ln133' <Predicate = true> <Delay = 1.70>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ min_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zero_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ current_level_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ values_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
current_level_read_1 (read          ) [ 00111111111111111111111111111111111111111111111111111111111111]
zero_threshold_read  (read          ) [ 00000000000000000000000000000000000000000000000000000000000000]
max_threshold_read   (read          ) [ 00000000000000000000000000000000000000000000000000000000000000]
min_threshold_read   (read          ) [ 00111111111111111111100000000000000000000000000000000000000000]
input_read           (read          ) [ 01111111111111111111111111111111111111111111111111111111111111]
values_buffer_addr   (getelementptr ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp                  (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000]
abs_in               (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000]
abs_in_1             (select        ) [ 00000000000000000000000000000000000000000000000000000000000000]
store_ln114          (store         ) [ 00000000000000000000000000000000000000000000000000000000000000]
icmp_ln128           (icmp          ) [ 01111111111111111111111111111111111111111111111111111111111111]
icmp_ln129           (icmp          ) [ 01000000000000000000000000000000000000000000000000000000000000]
br_ln128             (br            ) [ 00000000000000000000000000000000000000000000000000000000000000]
icmp_ln137           (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000]
icmp_ln137_1         (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000]
and_ln137            (and           ) [ 00000000000000000000000000000000000000000000000000000000000000]
and_ln137_1          (and           ) [ 01111111111111111111111111111111111111111111111111111111111111]
br_ln137             (br            ) [ 01111111111111111111111111111111111111111111111111111111111111]
br_ln129             (br            ) [ 01111111111111111111111111111111111111111111111111111111111111]
sext_ln131           (sext          ) [ 00000000000000000000000000000000001111100000000000000000000000]
sext_ln131_1         (sext          ) [ 00000000000000000000000000000000001111100000000000000000000000]
sdiv_ln139           (sdiv          ) [ 00000000000000000000010000000000000000000000000000000000000000]
sext_ln139           (sext          ) [ 00000000000000000000001111100000000000000000000000000000000000]
sext_ln140           (sext          ) [ 00000000000000000000001111100000000000000000000000000000000000]
compression_factor_1 (sitofp        ) [ 00000000000000000000000000011110000000000000000000000000000000]
conv4                (sitofp        ) [ 00000000000000000000000000011110000000000000000000000000000000]
dc_3                 (fmul          ) [ 00000000000000000000000000000001000000000000000000000000000000]
data_V_3             (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000]
p_Result_7           (bitselect     ) [ 00000000000000000000000000000000110000000000000000000000000000]
xs_exp_V_3           (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000]
p_Result_8           (trunc         ) [ 00000000000000000000000000000000100000000000000000000000000000]
zext_ln346_3         (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln346_3          (add           ) [ 00000000000000000000000000000000000000000000000000000000000000]
isNeg_3              (bitselect     ) [ 00000000000000000000000000000000100000000000000000000000000000]
sub_ln1512_3         (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000]
sext_ln1512_3        (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000]
ush_3                (select        ) [ 00000000000000000000000000000000100000000000000000000000000000]
mantissa_3           (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln15_3          (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000]
sext_ln1488_3        (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln1488_3        (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000]
r_V_7                (lshr          ) [ 00000000000000000000000000000000000000000000000000000000000000]
r_V_8                (shl           ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_24               (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln818_3         (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_s                (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000]
val_3                (select        ) [ 00000000000000000000000000000000010000000000000000000000000000]
result_V_16          (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000]
result_V_17          (select        ) [ 00000000000000000000000000000000000000000000000000000000000000]
br_ln141             (br            ) [ 00000000000000000000000000000000000000000000000000000000000000]
output_2             (phi           ) [ 00000000000000000000000000000000010000000000000000000000000000]
mrv                  (insertvalue   ) [ 00000000000000000000000000000000000000000000000000000000000000]
mrv_1                (insertvalue   ) [ 00000000000000000000000000000000000000000000000000000000000000]
ret_ln150            (ret           ) [ 00000000000000000000000000000000000000000000000000000000000000]
conv                 (sitofp        ) [ 00000000000000000000000000000000000000011111111111111110000000]
conv1                (sitofp        ) [ 00000000000000000000000000000000000000011111111111111110000000]
sext_ln132           (sext          ) [ 00000000000000000000000000000000000000000000000000111110000000]
compression_factor   (fdiv          ) [ 00000000000000000000000000000000000000000000000000000001111000]
conv2                (sitofp        ) [ 00000000000000000000000000000000000000000000000000000001111000]
dc                   (fmul          ) [ 00000000000000000000000000000000000000000000000000000000000100]
data_V               (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000]
p_Result_s           (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000011]
xs_exp_V             (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000]
p_Result_6           (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000010]
zext_ln346           (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln346            (add           ) [ 00000000000000000000000000000000000000000000000000000000000000]
isNeg                (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000010]
sub_ln1512           (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000]
sext_ln1512          (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000]
ush                  (select        ) [ 00000000000000000000000000000000000000000000000000000000000010]
mantissa             (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln15            (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000]
sext_ln1488          (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln1488          (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000]
r_V                  (lshr          ) [ 00000000000000000000000000000000000000000000000000000000000000]
r_V_6                (shl           ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_20               (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln818           (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_8                (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000]
val                  (select        ) [ 00000000000000000000000000000000000000000000000000000000000001]
result_V_12          (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000]
result_V             (select        ) [ 01000000000000000000000000000000010000000000000000000000000001]
br_ln133             (br            ) [ 01000000000000000000000000000000010000000000000000000000000001]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="min_threshold">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_threshold"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max_threshold">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_threshold"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zero_threshold">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zero_threshold"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="current_level_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_level_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="values_buffer">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="values_buffer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i63.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="current_level_read_1_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="current_level_read_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="zero_threshold_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zero_threshold_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="max_threshold_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_threshold_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="min_threshold_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_threshold_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="input_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="values_buffer_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_buffer_addr/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln114_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="9" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="0"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/1 "/>
</bind>
</comp>

<comp id="100" class="1005" name="output_2_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="102" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="output_2 (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="output_2_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="4"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="16" slack="0"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="4" bw="16" slack="32"/>
<pin id="109" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="6" bw="16" slack="32"/>
<pin id="111" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="8" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_2/33 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="1"/>
<pin id="115" dir="0" index="1" bw="32" slack="1"/>
<pin id="116" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="dc_3/27 dc/55 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="1"/>
<pin id="119" dir="0" index="1" bw="32" slack="1"/>
<pin id="120" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="compression_factor/39 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="0"/>
<pin id="123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv/1 compression_factor_1/21 conv2/49 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv1/1 conv4/21 "/>
</bind>
</comp>

<comp id="127" class="1005" name="reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="1"/>
<pin id="129" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="compression_factor_1 conv conv2 "/>
</bind>
</comp>

<comp id="134" class="1005" name="reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="1"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv4 conv1 "/>
</bind>
</comp>

<comp id="140" class="1005" name="reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc_3 dc "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="0" index="2" bw="5" slack="0"/>
<pin id="148" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="abs_in_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="abs_in/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="abs_in_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="0" index="2" bw="16" slack="0"/>
<pin id="162" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs_in_1/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln128_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="0"/>
<pin id="169" dir="0" index="1" bw="16" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="32"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln128/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln129_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln137_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln137/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="icmp_ln137_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="0" index="1" bw="16" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln137_1/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="and_ln137_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln137/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="and_ln137_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="32"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln137_1/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="0"/>
<pin id="205" dir="0" index="1" bw="16" slack="0"/>
<pin id="206" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln139/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="sext_ln131_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="0"/>
<pin id="211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln131/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sext_ln131_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln131_1/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="sext_ln139_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln139/21 "/>
</bind>
</comp>

<comp id="223" class="1004" name="sext_ln140_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="20"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln140/21 "/>
</bind>
</comp>

<comp id="227" class="1004" name="data_V_3_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_3/31 "/>
</bind>
</comp>

<comp id="231" class="1004" name="p_Result_7_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="6" slack="0"/>
<pin id="235" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/31 "/>
</bind>
</comp>

<comp id="239" class="1004" name="xs_exp_V_3_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="0" index="2" bw="6" slack="0"/>
<pin id="243" dir="0" index="3" bw="6" slack="0"/>
<pin id="244" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V_3/31 "/>
</bind>
</comp>

<comp id="249" class="1004" name="p_Result_8_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_8/31 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln346_3_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346_3/31 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln346_3_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="0"/>
<pin id="260" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346_3/31 "/>
</bind>
</comp>

<comp id="263" class="1004" name="isNeg_3_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="9" slack="0"/>
<pin id="266" dir="0" index="2" bw="5" slack="0"/>
<pin id="267" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_3/31 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sub_ln1512_3_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="0"/>
<pin id="274" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512_3/31 "/>
</bind>
</comp>

<comp id="277" class="1004" name="sext_ln1512_3_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512_3/31 "/>
</bind>
</comp>

<comp id="281" class="1004" name="ush_3_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="0"/>
<pin id="284" dir="0" index="2" bw="9" slack="0"/>
<pin id="285" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_3/31 "/>
</bind>
</comp>

<comp id="289" class="1004" name="mantissa_3_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="25" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="23" slack="1"/>
<pin id="293" dir="0" index="3" bw="1" slack="0"/>
<pin id="294" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_3/32 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln15_3_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="25" slack="0"/>
<pin id="300" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_3/32 "/>
</bind>
</comp>

<comp id="302" class="1004" name="sext_ln1488_3_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="9" slack="1"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488_3/32 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln1488_3_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="9" slack="0"/>
<pin id="307" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_3/32 "/>
</bind>
</comp>

<comp id="309" class="1004" name="r_V_7_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="25" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_7/32 "/>
</bind>
</comp>

<comp id="315" class="1004" name="r_V_8_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="25" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_8/32 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_24_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="63" slack="0"/>
<pin id="324" dir="0" index="2" bw="6" slack="0"/>
<pin id="325" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/32 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln818_3_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818_3/32 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_s_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="0"/>
<pin id="335" dir="0" index="1" bw="63" slack="0"/>
<pin id="336" dir="0" index="2" bw="6" slack="0"/>
<pin id="337" dir="0" index="3" bw="7" slack="0"/>
<pin id="338" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/32 "/>
</bind>
</comp>

<comp id="343" class="1004" name="val_3_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="1"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="16" slack="0"/>
<pin id="347" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_3/32 "/>
</bind>
</comp>

<comp id="350" class="1004" name="result_V_16_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="16" slack="1"/>
<pin id="353" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_16/33 "/>
</bind>
</comp>

<comp id="355" class="1004" name="result_V_17_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="2"/>
<pin id="357" dir="0" index="1" bw="16" slack="0"/>
<pin id="358" dir="0" index="2" bw="16" slack="1"/>
<pin id="359" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_17/33 "/>
</bind>
</comp>

<comp id="362" class="1004" name="mrv_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="16" slack="0"/>
<pin id="365" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/33 "/>
</bind>
</comp>

<comp id="368" class="1004" name="mrv_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="16" slack="32"/>
<pin id="371" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/33 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sext_ln132_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="16"/>
<pin id="375" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln132/49 "/>
</bind>
</comp>

<comp id="377" class="1004" name="data_V_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/59 "/>
</bind>
</comp>

<comp id="381" class="1004" name="p_Result_s_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="0" index="2" bw="6" slack="0"/>
<pin id="385" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/59 "/>
</bind>
</comp>

<comp id="389" class="1004" name="xs_exp_V_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="0"/>
<pin id="392" dir="0" index="2" bw="6" slack="0"/>
<pin id="393" dir="0" index="3" bw="6" slack="0"/>
<pin id="394" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V/59 "/>
</bind>
</comp>

<comp id="399" class="1004" name="p_Result_6_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_6/59 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln346_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346/59 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln346_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="0" index="1" bw="8" slack="0"/>
<pin id="410" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346/59 "/>
</bind>
</comp>

<comp id="413" class="1004" name="isNeg_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="9" slack="0"/>
<pin id="416" dir="0" index="2" bw="5" slack="0"/>
<pin id="417" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/59 "/>
</bind>
</comp>

<comp id="421" class="1004" name="sub_ln1512_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="0"/>
<pin id="423" dir="0" index="1" bw="8" slack="0"/>
<pin id="424" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512/59 "/>
</bind>
</comp>

<comp id="427" class="1004" name="sext_ln1512_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="0"/>
<pin id="429" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512/59 "/>
</bind>
</comp>

<comp id="431" class="1004" name="ush_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="8" slack="0"/>
<pin id="434" dir="0" index="2" bw="9" slack="0"/>
<pin id="435" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/59 "/>
</bind>
</comp>

<comp id="439" class="1004" name="mantissa_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="25" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="0" index="2" bw="23" slack="1"/>
<pin id="443" dir="0" index="3" bw="1" slack="0"/>
<pin id="444" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/60 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln15_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="25" slack="0"/>
<pin id="450" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/60 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sext_ln1488_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="9" slack="1"/>
<pin id="454" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488/60 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln1488_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="9" slack="0"/>
<pin id="457" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/60 "/>
</bind>
</comp>

<comp id="459" class="1004" name="r_V_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="25" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="0"/>
<pin id="462" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/60 "/>
</bind>
</comp>

<comp id="465" class="1004" name="r_V_6_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="25" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_6/60 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_20_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="63" slack="0"/>
<pin id="474" dir="0" index="2" bw="6" slack="0"/>
<pin id="475" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/60 "/>
</bind>
</comp>

<comp id="479" class="1004" name="zext_ln818_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/60 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_8_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="16" slack="0"/>
<pin id="485" dir="0" index="1" bw="63" slack="0"/>
<pin id="486" dir="0" index="2" bw="6" slack="0"/>
<pin id="487" dir="0" index="3" bw="7" slack="0"/>
<pin id="488" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/60 "/>
</bind>
</comp>

<comp id="493" class="1004" name="val_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="1"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="0" index="2" bw="16" slack="0"/>
<pin id="497" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/60 "/>
</bind>
</comp>

<comp id="500" class="1004" name="result_V_12_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="16" slack="1"/>
<pin id="503" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_12/61 "/>
</bind>
</comp>

<comp id="505" class="1004" name="result_V_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="2"/>
<pin id="507" dir="0" index="1" bw="16" slack="0"/>
<pin id="508" dir="0" index="2" bw="16" slack="1"/>
<pin id="509" dir="1" index="3" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/61 "/>
</bind>
</comp>

<comp id="511" class="1005" name="current_level_read_1_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="16" slack="1"/>
<pin id="513" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="current_level_read_1 "/>
</bind>
</comp>

<comp id="517" class="1005" name="min_threshold_read_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="16" slack="1"/>
<pin id="519" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="min_threshold_read "/>
</bind>
</comp>

<comp id="522" class="1005" name="input_read_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="16" slack="16"/>
<pin id="524" dir="1" index="1" bw="16" slack="16"/>
</pin_list>
<bind>
<opset="input_read "/>
</bind>
</comp>

<comp id="530" class="1005" name="icmp_ln128_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="32"/>
<pin id="532" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln128 "/>
</bind>
</comp>

<comp id="537" class="1005" name="and_ln137_1_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="32"/>
<pin id="539" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln137_1 "/>
</bind>
</comp>

<comp id="541" class="1005" name="sext_ln131_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="1"/>
<pin id="543" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln131 "/>
</bind>
</comp>

<comp id="546" class="1005" name="sext_ln131_1_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="1"/>
<pin id="548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln131_1 "/>
</bind>
</comp>

<comp id="551" class="1005" name="sdiv_ln139_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="16" slack="1"/>
<pin id="553" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sdiv_ln139 "/>
</bind>
</comp>

<comp id="556" class="1005" name="sext_ln139_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="1"/>
<pin id="558" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln139 "/>
</bind>
</comp>

<comp id="561" class="1005" name="sext_ln140_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="1"/>
<pin id="563" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln140 "/>
</bind>
</comp>

<comp id="566" class="1005" name="p_Result_7_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="2"/>
<pin id="568" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_7 "/>
</bind>
</comp>

<comp id="571" class="1005" name="p_Result_8_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="23" slack="1"/>
<pin id="573" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_8 "/>
</bind>
</comp>

<comp id="576" class="1005" name="isNeg_3_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="1"/>
<pin id="578" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg_3 "/>
</bind>
</comp>

<comp id="581" class="1005" name="ush_3_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="9" slack="1"/>
<pin id="583" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush_3 "/>
</bind>
</comp>

<comp id="586" class="1005" name="val_3_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="16" slack="1"/>
<pin id="588" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val_3 "/>
</bind>
</comp>

<comp id="592" class="1005" name="sext_ln132_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="1"/>
<pin id="594" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln132 "/>
</bind>
</comp>

<comp id="597" class="1005" name="compression_factor_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="1"/>
<pin id="599" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="compression_factor "/>
</bind>
</comp>

<comp id="602" class="1005" name="p_Result_s_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="2"/>
<pin id="604" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="607" class="1005" name="p_Result_6_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="23" slack="1"/>
<pin id="609" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

<comp id="612" class="1005" name="isNeg_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="1"/>
<pin id="614" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="617" class="1005" name="ush_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="9" slack="1"/>
<pin id="619" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="622" class="1005" name="val_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="16" slack="1"/>
<pin id="624" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="628" class="1005" name="result_V_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="16" slack="4"/>
<pin id="630" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="99"><net_src comp="86" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="130"><net_src comp="121" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="132"><net_src comp="127" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="133"><net_src comp="127" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="137"><net_src comp="124" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="139"><net_src comp="134" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="143"><net_src comp="113" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="80" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="80" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="144" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="152" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="80" pin="2"/><net_sink comp="158" pin=2"/></net>

<net id="166"><net_src comp="158" pin="3"/><net_sink comp="94" pin=1"/></net>

<net id="171"><net_src comp="56" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="68" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="56" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="56" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="74" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="56" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="62" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="185" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="173" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="179" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="74" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="56" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="68" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="217"><net_src comp="56" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="222"><net_src comp="219" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="226"><net_src comp="223" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="230"><net_src comp="140" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="22" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="24" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="245"><net_src comp="26" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="227" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="247"><net_src comp="28" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="248"><net_src comp="30" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="252"><net_src comp="227" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="239" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="32" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="34" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="257" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="36" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="275"><net_src comp="38" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="239" pin="4"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="263" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="257" pin="2"/><net_sink comp="281" pin=2"/></net>

<net id="295"><net_src comp="40" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="42" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="297"><net_src comp="44" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="301"><net_src comp="289" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="302" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="298" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="305" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="298" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="305" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="326"><net_src comp="46" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="309" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="48" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="332"><net_src comp="321" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="50" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="315" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="48" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="342"><net_src comp="52" pin="0"/><net_sink comp="333" pin=3"/></net>

<net id="348"><net_src comp="329" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="349"><net_src comp="333" pin="4"/><net_sink comp="343" pin=2"/></net>

<net id="354"><net_src comp="20" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="350" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="361"><net_src comp="355" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="366"><net_src comp="54" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="103" pin="8"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="373" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="380"><net_src comp="140" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="22" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="377" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="24" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="395"><net_src comp="26" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="377" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="28" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="398"><net_src comp="30" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="402"><net_src comp="377" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="389" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="403" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="32" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="418"><net_src comp="34" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="407" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="36" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="425"><net_src comp="38" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="389" pin="4"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="421" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="413" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="427" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="407" pin="2"/><net_sink comp="431" pin=2"/></net>

<net id="445"><net_src comp="40" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="42" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="447"><net_src comp="44" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="451"><net_src comp="439" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="458"><net_src comp="452" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="448" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="455" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="448" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="455" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="476"><net_src comp="46" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="459" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="48" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="482"><net_src comp="471" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="489"><net_src comp="50" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="465" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="491"><net_src comp="48" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="492"><net_src comp="52" pin="0"/><net_sink comp="483" pin=3"/></net>

<net id="498"><net_src comp="479" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="499"><net_src comp="483" pin="4"/><net_sink comp="493" pin=2"/></net>

<net id="504"><net_src comp="20" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="510"><net_src comp="500" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="56" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="516"><net_src comp="511" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="520"><net_src comp="74" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="525"><net_src comp="80" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="103" pin=4"/></net>

<net id="528"><net_src comp="522" pin="1"/><net_sink comp="103" pin=6"/></net>

<net id="529"><net_src comp="522" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="533"><net_src comp="167" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="540"><net_src comp="197" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="209" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="549"><net_src comp="214" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="554"><net_src comp="203" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="559"><net_src comp="219" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="564"><net_src comp="223" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="569"><net_src comp="231" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="574"><net_src comp="249" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="579"><net_src comp="263" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="584"><net_src comp="281" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="589"><net_src comp="343" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="595"><net_src comp="373" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="600"><net_src comp="117" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="605"><net_src comp="381" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="610"><net_src comp="399" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="615"><net_src comp="413" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="620"><net_src comp="431" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="625"><net_src comp="493" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="627"><net_src comp="622" pin="1"/><net_sink comp="505" pin=2"/></net>

<net id="631"><net_src comp="505" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="103" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: values_buffer | {1 }
 - Input state : 
	Port: compression : input_r | {1 }
	Port: compression : min_threshold | {1 }
	Port: compression : max_threshold | {1 }
	Port: compression : zero_threshold | {1 }
	Port: compression : current_level_read | {1 }
  - Chain level:
	State 1
		abs_in_1 : 1
		store_ln114 : 2
		br_ln128 : 1
		and_ln137 : 1
		and_ln137_1 : 1
		br_ln137 : 1
		br_ln129 : 1
		conv : 1
		conv1 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		compression_factor_1 : 1
		conv4 : 1
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
		p_Result_7 : 1
		xs_exp_V_3 : 1
		p_Result_8 : 1
		zext_ln346_3 : 2
		add_ln346_3 : 3
		isNeg_3 : 4
		sub_ln1512_3 : 2
		sext_ln1512_3 : 3
		ush_3 : 5
	State 32
		zext_ln15_3 : 1
		zext_ln1488_3 : 1
		r_V_7 : 2
		r_V_8 : 2
		tmp_24 : 3
		zext_ln818_3 : 4
		tmp_s : 3
		val_3 : 5
	State 33
		result_V_17 : 1
		output_2 : 2
		mrv : 3
		mrv_1 : 4
		ret_ln150 : 5
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
		conv2 : 1
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
		p_Result_s : 1
		xs_exp_V : 1
		p_Result_6 : 1
		zext_ln346 : 2
		add_ln346 : 3
		isNeg : 4
		sub_ln1512 : 2
		sext_ln1512 : 3
		ush : 5
	State 60
		zext_ln15 : 1
		zext_ln1488 : 1
		r_V : 2
		r_V_6 : 2
		tmp_20 : 3
		zext_ln818 : 4
		tmp_8 : 3
		val : 5
	State 61
		result_V : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   fmul   |            grp_fu_113           |    3    |   143   |   321   |
|----------|---------------------------------|---------|---------|---------|
|   sdiv   |            grp_fu_203           |    0    |   202   |   123   |
|----------|---------------------------------|---------|---------|---------|
|   lshr   |           r_V_7_fu_309          |    0    |    0    |   100   |
|          |            r_V_fu_459           |    0    |    0    |   100   |
|----------|---------------------------------|---------|---------|---------|
|    shl   |           r_V_8_fu_315          |    0    |    0    |   100   |
|          |           r_V_6_fu_465          |    0    |    0    |   100   |
|----------|---------------------------------|---------|---------|---------|
|          |          abs_in_fu_152          |    0    |    0    |    23   |
|          |       sub_ln1512_3_fu_271       |    0    |    0    |    15   |
|    sub   |        result_V_16_fu_350       |    0    |    0    |    23   |
|          |        sub_ln1512_fu_421        |    0    |    0    |    15   |
|          |        result_V_12_fu_500       |    0    |    0    |    23   |
|----------|---------------------------------|---------|---------|---------|
|          |         abs_in_1_fu_158         |    0    |    0    |    16   |
|          |           ush_3_fu_281          |    0    |    0    |    9    |
|          |           val_3_fu_343          |    0    |    0    |    16   |
|  select  |        result_V_17_fu_355       |    0    |    0    |    16   |
|          |            ush_fu_431           |    0    |    0    |    9    |
|          |            val_fu_493           |    0    |    0    |    16   |
|          |         result_V_fu_505         |    0    |    0    |    16   |
|----------|---------------------------------|---------|---------|---------|
|          |        icmp_ln128_fu_167        |    0    |    0    |    13   |
|   icmp   |        icmp_ln129_fu_173        |    0    |    0    |    13   |
|          |        icmp_ln137_fu_179        |    0    |    0    |    13   |
|          |       icmp_ln137_1_fu_185       |    0    |    0    |    13   |
|----------|---------------------------------|---------|---------|---------|
|    add   |        add_ln346_3_fu_257       |    0    |    0    |    15   |
|          |         add_ln346_fu_407        |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|
|    and   |         and_ln137_fu_191        |    0    |    0    |    2    |
|          |        and_ln137_1_fu_197       |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|          | current_level_read_1_read_fu_56 |    0    |    0    |    0    |
|          |  zero_threshold_read_read_fu_62 |    0    |    0    |    0    |
|   read   |  max_threshold_read_read_fu_68  |    0    |    0    |    0    |
|          |  min_threshold_read_read_fu_74  |    0    |    0    |    0    |
|          |      input_read_read_fu_80      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   fdiv   |            grp_fu_117           |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|  sitofp  |            grp_fu_121           |    0    |    0    |    0    |
|          |            grp_fu_124           |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |            tmp_fu_144           |    0    |    0    |    0    |
|          |        p_Result_7_fu_231        |    0    |    0    |    0    |
|          |          isNeg_3_fu_263         |    0    |    0    |    0    |
| bitselect|          tmp_24_fu_321          |    0    |    0    |    0    |
|          |        p_Result_s_fu_381        |    0    |    0    |    0    |
|          |           isNeg_fu_413          |    0    |    0    |    0    |
|          |          tmp_20_fu_471          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        sext_ln131_fu_209        |    0    |    0    |    0    |
|          |       sext_ln131_1_fu_214       |    0    |    0    |    0    |
|          |        sext_ln139_fu_219        |    0    |    0    |    0    |
|          |        sext_ln140_fu_223        |    0    |    0    |    0    |
|   sext   |       sext_ln1512_3_fu_277      |    0    |    0    |    0    |
|          |       sext_ln1488_3_fu_302      |    0    |    0    |    0    |
|          |        sext_ln132_fu_373        |    0    |    0    |    0    |
|          |        sext_ln1512_fu_427       |    0    |    0    |    0    |
|          |        sext_ln1488_fu_452       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        xs_exp_V_3_fu_239        |    0    |    0    |    0    |
|partselect|           tmp_s_fu_333          |    0    |    0    |    0    |
|          |         xs_exp_V_fu_389         |    0    |    0    |    0    |
|          |           tmp_8_fu_483          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |        p_Result_8_fu_249        |    0    |    0    |    0    |
|          |        p_Result_6_fu_399        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |       zext_ln346_3_fu_253       |    0    |    0    |    0    |
|          |        zext_ln15_3_fu_298       |    0    |    0    |    0    |
|          |       zext_ln1488_3_fu_305      |    0    |    0    |    0    |
|   zext   |       zext_ln818_3_fu_329       |    0    |    0    |    0    |
|          |        zext_ln346_fu_403        |    0    |    0    |    0    |
|          |         zext_ln15_fu_448        |    0    |    0    |    0    |
|          |        zext_ln1488_fu_455       |    0    |    0    |    0    |
|          |        zext_ln818_fu_479        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|bitconcatenate|        mantissa_3_fu_289        |    0    |    0    |    0    |
|          |         mantissa_fu_439         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|insertvalue|            mrv_fu_362           |    0    |    0    |    0    |
|          |           mrv_1_fu_368          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    3    |   345   |   1127  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     and_ln137_1_reg_537    |    1   |
| compression_factor_reg_597 |   32   |
|current_level_read_1_reg_511|   16   |
|     icmp_ln128_reg_530     |    1   |
|     input_read_reg_522     |   16   |
|       isNeg_3_reg_576      |    1   |
|        isNeg_reg_612       |    1   |
| min_threshold_read_reg_517 |   16   |
|      output_2_reg_100      |   16   |
|     p_Result_6_reg_607     |   23   |
|     p_Result_7_reg_566     |    1   |
|     p_Result_8_reg_571     |   23   |
|     p_Result_s_reg_602     |    1   |
|           reg_127          |   32   |
|           reg_134          |   32   |
|           reg_140          |   32   |
|      result_V_reg_628      |   16   |
|     sdiv_ln139_reg_551     |   16   |
|    sext_ln131_1_reg_546    |   32   |
|     sext_ln131_reg_541     |   32   |
|     sext_ln132_reg_592     |   32   |
|     sext_ln139_reg_556     |   32   |
|     sext_ln140_reg_561     |   32   |
|        ush_3_reg_581       |    9   |
|         ush_reg_617        |    9   |
|        val_3_reg_586       |   16   |
|         val_reg_622        |   16   |
+----------------------------+--------+
|            Total           |   486  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_113 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_113 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_121 |  p0  |   6  |  16  |   96   ||    31   |
| grp_fu_124 |  p0  |   4  |  16  |   64   ||    20   |
| grp_fu_203 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_203 |  p1  |   2  |  16  |   32   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   352  || 10.2438 ||    87   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   345  |  1127  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   87   |
|  Register |    -   |    -   |   486  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   10   |   831  |  1214  |
+-----------+--------+--------+--------+--------+
