Timing Analyzer report for vga_main
Wed May 22 00:57:54 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk'
 22. Slow 1200mV 0C Model Hold: 'clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk'
 30. Fast 1200mV 0C Model Hold: 'clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; vga_main                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 117.14 MHz ; 117.14 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -7.537 ; -285.252           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.466 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.201 ; -146.285                         ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.537 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a3~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.005      ; 8.543      ;
; -7.352 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a16~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.000      ; 8.353      ;
; -7.350 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.004      ; 8.355      ;
; -7.311 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.004      ; 8.316      ;
; -7.283 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a11~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.005      ; 8.289      ;
; -7.257 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.014     ; 8.244      ;
; -7.255 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.007     ; 8.249      ;
; -7.201 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.002     ; 8.200      ;
; -7.189 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.011      ; 8.201      ;
; -7.124 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.012     ; 8.113      ;
; -7.122 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a3~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.005      ; 8.128      ;
; -7.121 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a3~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.005      ; 8.127      ;
; -7.077 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.002     ; 8.076      ;
; -7.073 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.018      ; 8.092      ;
; -7.047 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a4~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.007     ; 8.041      ;
; -7.025 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.002     ; 8.024      ;
; -7.013 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.012      ; 8.026      ;
; -7.007 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.000      ; 8.008      ;
; -6.950 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a2~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.015      ; 7.966      ;
; -6.937 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a16~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.000      ; 7.938      ;
; -6.936 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a16~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.000      ; 7.937      ;
; -6.935 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.004      ; 7.940      ;
; -6.934 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.004      ; 7.939      ;
; -6.915 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a8~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.018      ; 7.934      ;
; -6.896 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.004      ; 7.901      ;
; -6.895 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.004      ; 7.900      ;
; -6.883 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.012     ; 7.872      ;
; -6.870 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.009     ; 7.862      ;
; -6.868 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a11~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.005      ; 7.874      ;
; -6.867 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a11~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.005      ; 7.873      ;
; -6.842 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.014     ; 7.829      ;
; -6.841 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.014     ; 7.828      ;
; -6.840 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.007     ; 7.834      ;
; -6.839 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.007     ; 7.833      ;
; -6.786 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.002     ; 7.785      ;
; -6.785 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.002     ; 7.784      ;
; -6.774 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.011      ; 7.786      ;
; -6.773 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.011      ; 7.785      ;
; -6.709 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.012     ; 7.698      ;
; -6.708 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.012     ; 7.697      ;
; -6.662 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.002     ; 7.661      ;
; -6.661 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.002     ; 7.660      ;
; -6.658 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.018      ; 7.677      ;
; -6.657 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.018      ; 7.676      ;
; -6.652 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a10~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.008     ; 7.645      ;
; -6.632 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a4~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.007     ; 7.626      ;
; -6.631 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a4~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.007     ; 7.625      ;
; -6.610 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.002     ; 7.609      ;
; -6.609 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.002     ; 7.608      ;
; -6.598 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.012      ; 7.611      ;
; -6.597 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.012      ; 7.610      ;
; -6.592 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.000      ; 7.593      ;
; -6.591 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.000      ; 7.592      ;
; -6.535 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a2~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.015      ; 7.551      ;
; -6.534 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a2~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.015      ; 7.550      ;
; -6.500 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a8~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.018      ; 7.519      ;
; -6.499 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a8~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.018      ; 7.518      ;
; -6.491 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.003     ; 7.489      ;
; -6.468 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.012     ; 7.457      ;
; -6.467 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.012     ; 7.456      ;
; -6.455 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.009     ; 7.447      ;
; -6.454 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.009     ; 7.446      ;
; -6.237 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a10~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.008     ; 7.230      ;
; -6.236 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a10~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.008     ; 7.229      ;
; -6.076 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.003     ; 7.074      ;
; -6.075 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.003     ; 7.073      ;
; -5.226 ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.310      ; 6.584      ;
; -5.221 ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.310      ; 6.579      ;
; -5.200 ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.310      ; 6.558      ;
; -5.198 ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.313      ; 6.559      ;
; -5.195 ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.310      ; 6.553      ;
; -5.193 ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.313      ; 6.554      ;
; -5.159 ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.323      ; 6.530      ;
; -5.158 ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.322      ; 6.528      ;
; -5.154 ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.323      ; 6.525      ;
; -5.153 ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.322      ; 6.523      ;
; -5.152 ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.328      ; 6.528      ;
; -5.152 ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.323      ; 6.523      ;
; -5.147 ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.328      ; 6.523      ;
; -5.147 ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.323      ; 6.518      ;
; -5.137 ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.324      ; 6.509      ;
; -5.132 ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.324      ; 6.504      ;
; -5.127 ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.328      ; 6.503      ;
; -5.122 ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.328      ; 6.498      ;
; -5.041 ; vga_sync:vga_sync_unit|v_count_reg[3]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.310      ; 6.399      ;
; -5.015 ; vga_sync:vga_sync_unit|v_count_reg[3]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.310      ; 6.373      ;
; -5.013 ; vga_sync:vga_sync_unit|v_count_reg[3]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.313      ; 6.374      ;
; -4.974 ; vga_sync:vga_sync_unit|v_count_reg[3]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.323      ; 6.345      ;
; -4.973 ; vga_sync:vga_sync_unit|v_count_reg[3]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.322      ; 6.343      ;
; -4.967 ; vga_sync:vga_sync_unit|v_count_reg[3]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.328      ; 6.343      ;
; -4.967 ; vga_sync:vga_sync_unit|v_count_reg[3]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.323      ; 6.338      ;
; -4.952 ; vga_sync:vga_sync_unit|v_count_reg[3]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.324      ; 6.324      ;
; -4.942 ; vga_sync:vga_sync_unit|v_count_reg[3]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.328      ; 6.318      ;
; -4.930 ; vga_sync:vga_sync_unit|v_count_reg[8]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.310      ; 6.288      ;
; -4.906 ; vga_sync:vga_sync_unit|v_count_reg[5]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.310      ; 6.264      ;
; -4.904 ; vga_sync:vga_sync_unit|v_count_reg[8]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.310      ; 6.262      ;
; -4.902 ; vga_sync:vga_sync_unit|v_count_reg[8]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.313      ; 6.263      ;
; -4.880 ; vga_sync:vga_sync_unit|v_count_reg[5]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.310      ; 6.238      ;
; -4.878 ; vga_sync:vga_sync_unit|v_count_reg[5]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.313      ; 6.239      ;
; -4.863 ; vga_sync:vga_sync_unit|v_count_reg[8]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.323      ; 6.234      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                         ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.466 ; vga_sync:vga_sync_unit|mod2_reg       ; vga_sync:vga_sync_unit|mod2_reg                                                                                                     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.758      ;
; 0.492 ; vga_pix_gen:pixel_gen|addr_reg[12]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.503      ; 1.249      ;
; 0.506 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.498      ; 1.258      ;
; 0.517 ; vga_pix_gen:pixel_gen|addr_reg[17]    ; vga_pix_gen:pixel_gen|addr_reg[17]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.810      ;
; 0.518 ; vga_pix_gen:pixel_gen|addr_reg[15]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|address_reg_a[2]                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.811      ;
; 0.518 ; vga_sync:vga_sync_unit|h_count_reg[7] ; vga_sync:vga_sync_unit|h_sync_reg                                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.810      ;
; 0.526 ; vga_sync:vga_sync_unit|v_count_reg[1] ; vga_sync:vga_sync_unit|v_sync_reg                                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.818      ;
; 0.583 ; vga_pix_gen:pixel_gen|addr_reg[9]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.503      ; 1.340      ;
; 0.586 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.498      ; 1.338      ;
; 0.586 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.503      ; 1.343      ;
; 0.591 ; vga_pix_gen:pixel_gen|addr_reg[2]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.498      ; 1.343      ;
; 0.596 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.498      ; 1.348      ;
; 0.647 ; vga_pix_gen:pixel_gen|addr_reg[2]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.486      ; 1.387      ;
; 0.658 ; vga_pix_gen:pixel_gen|addr_reg[16]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|address_reg_a[3]                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.951      ;
; 0.660 ; vga_sync:vga_sync_unit|h_count_reg[9] ; vga_sync:vga_sync_unit|h_sync_reg                                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.952      ;
; 0.671 ; vga_pix_gen:pixel_gen|addr_reg[1]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.486      ; 1.411      ;
; 0.704 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.486      ; 1.444      ;
; 0.728 ; vga_pix_gen:pixel_gen|addr_reg[0]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.486      ; 1.468      ;
; 0.754 ; vga_pix_gen:pixel_gen|addr_reg[15]    ; vga_pix_gen:pixel_gen|addr_reg[15]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.047      ;
; 0.758 ; vga_pix_gen:pixel_gen|addr_reg[16]    ; vga_pix_gen:pixel_gen|addr_reg[16]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.051      ;
; 0.762 ; vga_sync:vga_sync_unit|h_count_reg[1] ; vga_sync:vga_sync_unit|h_count_reg[1]                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; vga_sync:vga_sync_unit|v_count_reg[7] ; vga_sync:vga_sync_unit|v_count_reg[7]                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; vga_sync:vga_sync_unit|h_count_reg[3] ; vga_sync:vga_sync_unit|h_count_reg[3]                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; vga_pix_gen:pixel_gen|addr_reg[8]     ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; vga_sync:vga_sync_unit|h_count_reg[4] ; vga_sync:vga_sync_unit|h_count_reg[4]                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; vga_sync:vga_sync_unit|v_count_reg[8] ; vga_sync:vga_sync_unit|v_count_reg[8]                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; vga_sync:vga_sync_unit|v_count_reg[6] ; vga_sync:vga_sync_unit|v_count_reg[6]                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; vga_sync:vga_sync_unit|v_count_reg[4] ; vga_sync:vga_sync_unit|v_count_reg[4]                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; vga_sync:vga_sync_unit|h_count_reg[2] ; vga_sync:vga_sync_unit|h_count_reg[2]                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.058      ;
; 0.770 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|addr_reg[7]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.062      ;
; 0.770 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|addr_reg[11]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.063      ;
; 0.771 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|addr_reg[5]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.063      ;
; 0.771 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|addr_reg[6]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.063      ;
; 0.771 ; vga_pix_gen:pixel_gen|addr_reg[13]    ; vga_pix_gen:pixel_gen|addr_reg[13]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; vga_pix_gen:pixel_gen|addr_reg[1]     ; vga_pix_gen:pixel_gen|addr_reg[1]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.064      ;
; 0.772 ; vga_sync:vga_sync_unit|v_count_reg[5] ; vga_sync:vga_sync_unit|v_count_reg[5]                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.064      ;
; 0.772 ; vga_pix_gen:pixel_gen|addr_reg[14]    ; vga_pix_gen:pixel_gen|addr_reg[14]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.065      ;
; 0.773 ; vga_sync:vga_sync_unit|h_count_reg[7] ; vga_sync:vga_sync_unit|h_count_reg[7]                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.065      ;
; 0.774 ; vga_pix_gen:pixel_gen|addr_reg[2]     ; vga_pix_gen:pixel_gen|addr_reg[2]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.066      ;
; 0.779 ; vga_sync:vga_sync_unit|v_count_reg[1] ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.071      ;
; 0.779 ; vga_pix_gen:pixel_gen|addr_reg[12]    ; vga_pix_gen:pixel_gen|addr_reg[12]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.072      ;
; 0.780 ; vga_pix_gen:pixel_gen|addr_reg[9]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.513      ; 1.547      ;
; 0.788 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.080      ;
; 0.788 ; vga_sync:vga_sync_unit|h_count_reg[0] ; vga_sync:vga_sync_unit|h_count_reg[0]                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.080      ;
; 0.792 ; vga_pix_gen:pixel_gen|addr_reg[9]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.510      ; 1.556      ;
; 0.793 ; vga_pix_gen:pixel_gen|addr_reg[9]     ; vga_pix_gen:pixel_gen|addr_reg[9]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.086      ;
; 0.795 ; vga_pix_gen:pixel_gen|addr_reg[4]     ; vga_pix_gen:pixel_gen|addr_reg[4]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.087      ;
; 0.795 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|addr_reg[10]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.088      ;
; 0.797 ; vga_pix_gen:pixel_gen|addr_reg[0]     ; vga_pix_gen:pixel_gen|addr_reg[0]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.089      ;
; 0.813 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.503      ; 1.570      ;
; 0.813 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.489      ; 1.556      ;
; 0.832 ; vga_pix_gen:pixel_gen|addr_reg[9]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.509      ; 1.595      ;
; 0.836 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.498      ; 1.588      ;
; 0.848 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.510      ; 1.612      ;
; 0.849 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.501      ; 1.604      ;
; 0.850 ; vga_pix_gen:pixel_gen|addr_reg[12]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.513      ; 1.617      ;
; 0.852 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.495      ; 1.601      ;
; 0.858 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.494      ; 1.606      ;
; 0.864 ; vga_pix_gen:pixel_gen|addr_reg[12]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.513      ; 1.631      ;
; 0.874 ; vga_pix_gen:pixel_gen|addr_reg[12]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.510      ; 1.638      ;
; 0.875 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.500      ; 1.629      ;
; 0.877 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.513      ; 1.644      ;
; 0.887 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.513      ; 1.654      ;
; 0.895 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.501      ; 1.650      ;
; 0.902 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.504      ; 1.660      ;
; 0.909 ; vga_pix_gen:pixel_gen|addr_reg[9]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.513      ; 1.676      ;
; 0.911 ; vga_pix_gen:pixel_gen|addr_reg[9]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.503      ; 1.668      ;
; 0.916 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.500      ; 1.670      ;
; 0.916 ; vga_pix_gen:pixel_gen|addr_reg[9]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.490      ; 1.660      ;
; 0.919 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.494      ; 1.667      ;
; 0.921 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.487      ; 1.662      ;
; 0.926 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.500      ; 1.680      ;
; 0.927 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.483      ; 1.664      ;
; 0.930 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.500      ; 1.684      ;
; 0.930 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.498      ; 1.682      ;
; 0.931 ; vga_pix_gen:pixel_gen|addr_reg[9]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.504      ; 1.689      ;
; 0.936 ; vga_pix_gen:pixel_gen|addr_reg[2]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.498      ; 1.688      ;
; 0.936 ; vga_pix_gen:pixel_gen|addr_reg[8]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.498      ; 1.688      ;
; 0.936 ; vga_pix_gen:pixel_gen|addr_reg[4]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.501      ; 1.691      ;
; 0.936 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.501      ; 1.691      ;
; 0.938 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.481      ; 1.673      ;
; 0.940 ; vga_pix_gen:pixel_gen|addr_reg[2]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.501      ; 1.695      ;
; 0.947 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.487      ; 1.688      ;
; 0.949 ; vga_pix_gen:pixel_gen|addr_reg[4]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.487      ; 1.690      ;
; 0.953 ; vga_pix_gen:pixel_gen|addr_reg[2]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.495      ; 1.702      ;
; 0.953 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.490      ; 1.697      ;
; 0.957 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.501      ; 1.712      ;
; 0.957 ; vga_pix_gen:pixel_gen|addr_reg[8]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.501      ; 1.712      ;
; 0.963 ; vga_pix_gen:pixel_gen|addr_reg[8]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.494      ; 1.711      ;
; 0.965 ; vga_pix_gen:pixel_gen|addr_reg[8]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.493      ; 1.712      ;
; 0.966 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.500      ; 1.720      ;
; 0.969 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.486      ; 1.709      ;
; 0.976 ; vga_pix_gen:pixel_gen|addr_reg[8]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.500      ; 1.730      ;
; 0.977 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.495      ; 1.726      ;
; 0.983 ; vga_pix_gen:pixel_gen|addr_reg[9]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.489      ; 1.726      ;
; 0.985 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.483      ; 1.722      ;
; 0.986 ; vga_pix_gen:pixel_gen|addr_reg[4]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.500      ; 1.740      ;
; 0.988 ; vga_pix_gen:pixel_gen|addr_reg[8]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.500      ; 1.742      ;
; 0.991 ; vga_pix_gen:pixel_gen|addr_reg[8]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.495      ; 1.740      ;
; 0.991 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.489      ; 1.734      ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 125.25 MHz ; 125.25 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -6.984 ; -262.954          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.417 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.201 ; -146.285                        ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.984 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a3~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.033      ; 8.019      ;
; -6.805 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a16~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.031      ; 7.838      ;
; -6.771 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.032      ; 7.805      ;
; -6.758 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a11~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.034      ; 7.794      ;
; -6.757 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.036      ; 7.795      ;
; -6.682 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.019      ; 7.703      ;
; -6.675 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.026      ; 7.703      ;
; -6.627 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.028      ; 7.657      ;
; -6.606 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.041      ; 7.649      ;
; -6.590 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a3~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.033      ; 7.625      ;
; -6.589 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a3~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.033      ; 7.624      ;
; -6.574 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.022      ; 7.598      ;
; -6.534 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.044      ; 7.580      ;
; -6.510 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.028      ; 7.540      ;
; -6.501 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.031      ; 7.534      ;
; -6.496 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a4~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.024      ; 7.522      ;
; -6.448 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.028      ; 7.478      ;
; -6.444 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.042      ; 7.488      ;
; -6.431 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a2~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.045      ; 7.478      ;
; -6.411 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a16~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.031      ; 7.444      ;
; -6.410 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a16~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.031      ; 7.443      ;
; -6.377 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.032      ; 7.411      ;
; -6.376 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.032      ; 7.410      ;
; -6.367 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a8~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.044      ; 7.413      ;
; -6.364 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a11~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.034      ; 7.400      ;
; -6.363 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.036      ; 7.401      ;
; -6.363 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a11~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.034      ; 7.399      ;
; -6.362 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.036      ; 7.400      ;
; -6.338 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.022      ; 7.362      ;
; -6.317 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.022      ; 7.341      ;
; -6.288 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.019      ; 7.309      ;
; -6.287 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.019      ; 7.308      ;
; -6.281 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.026      ; 7.309      ;
; -6.280 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.026      ; 7.308      ;
; -6.233 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.028      ; 7.263      ;
; -6.232 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.028      ; 7.262      ;
; -6.212 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.041      ; 7.255      ;
; -6.211 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.041      ; 7.254      ;
; -6.180 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.022      ; 7.204      ;
; -6.179 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.022      ; 7.203      ;
; -6.140 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.044      ; 7.186      ;
; -6.139 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.044      ; 7.185      ;
; -6.116 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.028      ; 7.146      ;
; -6.115 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.028      ; 7.145      ;
; -6.107 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.031      ; 7.140      ;
; -6.106 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.031      ; 7.139      ;
; -6.103 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a10~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.023      ; 7.128      ;
; -6.102 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a4~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.024      ; 7.128      ;
; -6.101 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a4~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.024      ; 7.127      ;
; -6.054 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.028      ; 7.084      ;
; -6.053 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.028      ; 7.083      ;
; -6.050 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.042      ; 7.094      ;
; -6.049 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.042      ; 7.093      ;
; -6.037 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a2~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.045      ; 7.084      ;
; -6.036 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a2~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.045      ; 7.083      ;
; -5.973 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a8~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.044      ; 7.019      ;
; -5.972 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a8~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.044      ; 7.018      ;
; -5.954 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.028      ; 6.984      ;
; -5.944 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.022      ; 6.968      ;
; -5.943 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.022      ; 6.967      ;
; -5.923 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.022      ; 6.947      ;
; -5.922 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.022      ; 6.946      ;
; -5.709 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a10~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.023      ; 6.734      ;
; -5.708 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a10~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.023      ; 6.733      ;
; -5.560 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.028      ; 6.590      ;
; -5.559 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.028      ; 6.589      ;
; -4.850 ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.278      ; 6.167      ;
; -4.845 ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.278      ; 6.162      ;
; -4.824 ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.278      ; 6.141      ;
; -4.824 ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.278      ; 6.141      ;
; -4.819 ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.278      ; 6.136      ;
; -4.819 ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.278      ; 6.136      ;
; -4.789 ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.287      ; 6.115      ;
; -4.787 ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.288      ; 6.114      ;
; -4.784 ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.287      ; 6.110      ;
; -4.782 ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.288      ; 6.109      ;
; -4.781 ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.291      ; 6.111      ;
; -4.780 ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.289      ; 6.108      ;
; -4.776 ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.291      ; 6.106      ;
; -4.775 ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.289      ; 6.103      ;
; -4.766 ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.290      ; 6.095      ;
; -4.761 ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.290      ; 6.090      ;
; -4.759 ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.291      ; 6.089      ;
; -4.754 ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.291      ; 6.084      ;
; -4.697 ; vga_sync:vga_sync_unit|v_count_reg[3]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.278      ; 6.014      ;
; -4.671 ; vga_sync:vga_sync_unit|v_count_reg[3]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.278      ; 5.988      ;
; -4.671 ; vga_sync:vga_sync_unit|v_count_reg[3]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.278      ; 5.988      ;
; -4.636 ; vga_sync:vga_sync_unit|v_count_reg[3]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.287      ; 5.962      ;
; -4.634 ; vga_sync:vga_sync_unit|v_count_reg[3]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.288      ; 5.961      ;
; -4.628 ; vga_sync:vga_sync_unit|v_count_reg[3]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.291      ; 5.958      ;
; -4.627 ; vga_sync:vga_sync_unit|v_count_reg[3]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.289      ; 5.955      ;
; -4.613 ; vga_sync:vga_sync_unit|v_count_reg[3]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.290      ; 5.942      ;
; -4.606 ; vga_sync:vga_sync_unit|v_count_reg[3]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.291      ; 5.936      ;
; -4.570 ; vga_sync:vga_sync_unit|v_count_reg[5]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.278      ; 5.887      ;
; -4.544 ; vga_sync:vga_sync_unit|v_count_reg[5]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.278      ; 5.861      ;
; -4.544 ; vga_sync:vga_sync_unit|v_count_reg[5]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.278      ; 5.861      ;
; -4.530 ; vga_sync:vga_sync_unit|v_count_reg[8]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.278      ; 5.847      ;
; -4.509 ; vga_sync:vga_sync_unit|v_count_reg[5]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.287      ; 5.835      ;
; -4.507 ; vga_sync:vga_sync_unit|v_count_reg[5]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.288      ; 5.834      ;
; -4.504 ; vga_sync:vga_sync_unit|v_count_reg[8]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.278      ; 5.821      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                          ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.417 ; vga_sync:vga_sync_unit|mod2_reg       ; vga_sync:vga_sync_unit|mod2_reg                                                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.684      ;
; 0.462 ; vga_pix_gen:pixel_gen|addr_reg[12]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.445      ; 1.137      ;
; 0.475 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 1.144      ;
; 0.478 ; vga_pix_gen:pixel_gen|addr_reg[17]    ; vga_pix_gen:pixel_gen|addr_reg[17]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; vga_sync:vga_sync_unit|h_count_reg[7] ; vga_sync:vga_sync_unit|h_sync_reg                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.745      ;
; 0.487 ; vga_pix_gen:pixel_gen|addr_reg[15]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|address_reg_a[2]                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.754      ;
; 0.488 ; vga_sync:vga_sync_unit|v_count_reg[1] ; vga_sync:vga_sync_unit|v_sync_reg                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.755      ;
; 0.561 ; vga_pix_gen:pixel_gen|addr_reg[9]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.445      ; 1.236      ;
; 0.564 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.445      ; 1.239      ;
; 0.566 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 1.235      ;
; 0.576 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 1.245      ;
; 0.584 ; vga_pix_gen:pixel_gen|addr_reg[2]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 1.253      ;
; 0.599 ; vga_pix_gen:pixel_gen|addr_reg[2]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.430      ; 1.259      ;
; 0.611 ; vga_sync:vga_sync_unit|h_count_reg[9] ; vga_sync:vga_sync_unit|h_sync_reg                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.878      ;
; 0.616 ; vga_pix_gen:pixel_gen|addr_reg[16]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|address_reg_a[3]                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.883      ;
; 0.625 ; vga_pix_gen:pixel_gen|addr_reg[1]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.430      ; 1.285      ;
; 0.654 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.430      ; 1.314      ;
; 0.674 ; vga_pix_gen:pixel_gen|addr_reg[0]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.430      ; 1.334      ;
; 0.700 ; vga_pix_gen:pixel_gen|addr_reg[15]    ; vga_pix_gen:pixel_gen|addr_reg[15]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.967      ;
; 0.705 ; vga_sync:vga_sync_unit|h_count_reg[1] ; vga_sync:vga_sync_unit|h_count_reg[1]                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; vga_sync:vga_sync_unit|h_count_reg[3] ; vga_sync:vga_sync_unit|h_count_reg[3]                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; vga_pix_gen:pixel_gen|addr_reg[8]     ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; vga_sync:vga_sync_unit|v_count_reg[7] ; vga_sync:vga_sync_unit|v_count_reg[7]                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.708 ; vga_pix_gen:pixel_gen|addr_reg[16]    ; vga_pix_gen:pixel_gen|addr_reg[16]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; vga_sync:vga_sync_unit|h_count_reg[4] ; vga_sync:vga_sync_unit|h_count_reg[4]                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.711 ; vga_sync:vga_sync_unit|h_count_reg[2] ; vga_sync:vga_sync_unit|h_count_reg[2]                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; vga_sync:vga_sync_unit|v_count_reg[8] ; vga_sync:vga_sync_unit|v_count_reg[8]                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; vga_sync:vga_sync_unit|v_count_reg[6] ; vga_sync:vga_sync_unit|v_count_reg[6]                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; vga_sync:vga_sync_unit|v_count_reg[4] ; vga_sync:vga_sync_unit|v_count_reg[4]                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|addr_reg[5]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.981      ;
; 0.714 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|addr_reg[6]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.982      ;
; 0.714 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|addr_reg[7]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.982      ;
; 0.715 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|addr_reg[11]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.982      ;
; 0.715 ; vga_pix_gen:pixel_gen|addr_reg[1]     ; vga_pix_gen:pixel_gen|addr_reg[1]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.983      ;
; 0.716 ; vga_sync:vga_sync_unit|h_count_reg[7] ; vga_sync:vga_sync_unit|h_count_reg[7]                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.983      ;
; 0.716 ; vga_sync:vga_sync_unit|v_count_reg[5] ; vga_sync:vga_sync_unit|v_count_reg[5]                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.983      ;
; 0.717 ; vga_pix_gen:pixel_gen|addr_reg[13]    ; vga_pix_gen:pixel_gen|addr_reg[13]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.984      ;
; 0.717 ; vga_pix_gen:pixel_gen|addr_reg[14]    ; vga_pix_gen:pixel_gen|addr_reg[14]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.984      ;
; 0.719 ; vga_pix_gen:pixel_gen|addr_reg[2]     ; vga_pix_gen:pixel_gen|addr_reg[2]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.987      ;
; 0.722 ; vga_sync:vga_sync_unit|v_count_reg[1] ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.989      ;
; 0.723 ; vga_pix_gen:pixel_gen|addr_reg[12]    ; vga_pix_gen:pixel_gen|addr_reg[12]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.990      ;
; 0.725 ; vga_pix_gen:pixel_gen|addr_reg[9]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.451      ; 1.406      ;
; 0.730 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.998      ;
; 0.734 ; vga_pix_gen:pixel_gen|addr_reg[9]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.451      ; 1.415      ;
; 0.735 ; vga_sync:vga_sync_unit|h_count_reg[0] ; vga_sync:vga_sync_unit|h_count_reg[0]                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 1.002      ;
; 0.736 ; vga_pix_gen:pixel_gen|addr_reg[9]     ; vga_pix_gen:pixel_gen|addr_reg[9]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.003      ;
; 0.736 ; vga_pix_gen:pixel_gen|addr_reg[4]     ; vga_pix_gen:pixel_gen|addr_reg[4]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 1.004      ;
; 0.740 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|addr_reg[10]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.007      ;
; 0.743 ; vga_pix_gen:pixel_gen|addr_reg[0]     ; vga_pix_gen:pixel_gen|addr_reg[0]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 1.011      ;
; 0.749 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.445      ; 1.424      ;
; 0.751 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.431      ; 1.412      ;
; 0.770 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 1.439      ;
; 0.774 ; vga_pix_gen:pixel_gen|addr_reg[9]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.450      ; 1.454      ;
; 0.783 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.451      ; 1.464      ;
; 0.783 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.443      ; 1.456      ;
; 0.784 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.439      ; 1.453      ;
; 0.786 ; vga_pix_gen:pixel_gen|addr_reg[12]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.451      ; 1.467      ;
; 0.790 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.438      ; 1.458      ;
; 0.800 ; vga_pix_gen:pixel_gen|addr_reg[12]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.451      ; 1.481      ;
; 0.806 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.443      ; 1.479      ;
; 0.807 ; vga_pix_gen:pixel_gen|addr_reg[12]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.451      ; 1.488      ;
; 0.818 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.451      ; 1.499      ;
; 0.826 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.443      ; 1.499      ;
; 0.828 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.451      ; 1.509      ;
; 0.841 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.445      ; 1.516      ;
; 0.844 ; vga_pix_gen:pixel_gen|addr_reg[9]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.445      ; 1.519      ;
; 0.846 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.429      ; 1.505      ;
; 0.847 ; vga_pix_gen:pixel_gen|addr_reg[9]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.451      ; 1.528      ;
; 0.849 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.443      ; 1.522      ;
; 0.851 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.438      ; 1.519      ;
; 0.852 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.430      ; 1.512      ;
; 0.853 ; vga_pix_gen:pixel_gen|addr_reg[9]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.432      ; 1.515      ;
; 0.853 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.443      ; 1.526      ;
; 0.861 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.427      ; 1.518      ;
; 0.862 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 1.531      ;
; 0.863 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.443      ; 1.536      ;
; 0.865 ; vga_pix_gen:pixel_gen|addr_reg[9]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.445      ; 1.540      ;
; 0.867 ; vga_pix_gen:pixel_gen|addr_reg[2]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 1.536      ;
; 0.867 ; vga_pix_gen:pixel_gen|addr_reg[8]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 1.536      ;
; 0.870 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.443      ; 1.543      ;
; 0.872 ; vga_pix_gen:pixel_gen|addr_reg[4]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.443      ; 1.545      ;
; 0.874 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.430      ; 1.534      ;
; 0.876 ; vga_pix_gen:pixel_gen|addr_reg[2]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.443      ; 1.549      ;
; 0.883 ; vga_pix_gen:pixel_gen|addr_reg[4]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.430      ; 1.543      ;
; 0.884 ; vga_pix_gen:pixel_gen|addr_reg[2]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.439      ; 1.553      ;
; 0.886 ; vga_pix_gen:pixel_gen|addr_reg[8]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.443      ; 1.559      ;
; 0.887 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.432      ; 1.549      ;
; 0.887 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.430      ; 1.547      ;
; 0.891 ; vga_pix_gen:pixel_gen|addr_reg[8]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.438      ; 1.559      ;
; 0.891 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.443      ; 1.564      ;
; 0.893 ; vga_pix_gen:pixel_gen|addr_reg[8]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.437      ; 1.560      ;
; 0.895 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.443      ; 1.568      ;
; 0.901 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.429      ; 1.560      ;
; 0.901 ; vga_pix_gen:pixel_gen|addr_reg[8]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.443      ; 1.574      ;
; 0.902 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.439      ; 1.571      ;
; 0.903 ; vga_sync:vga_sync_unit|mod2_reg       ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.568      ; 1.666      ;
; 0.903 ; vga_sync:vga_sync_unit|mod2_reg       ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.568      ; 1.666      ;
; 0.903 ; vga_sync:vga_sync_unit|mod2_reg       ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.568      ; 1.666      ;
; 0.903 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.430      ; 1.563      ;
; 0.907 ; vga_pix_gen:pixel_gen|addr_reg[1]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.429      ; 1.566      ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -2.506 ; -86.085           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.169 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -80.099                         ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.506 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a3~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.032     ; 3.461      ;
; -2.466 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.033     ; 3.420      ;
; -2.437 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.029     ; 3.395      ;
; -2.428 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.036     ; 3.379      ;
; -2.421 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a16~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.033     ; 3.375      ;
; -2.405 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 3.355      ;
; -2.402 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.026     ; 3.363      ;
; -2.386 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a11~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.031     ; 3.342      ;
; -2.376 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.034     ; 3.329      ;
; -2.333 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a3~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.032     ; 3.288      ;
; -2.332 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a3~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.032     ; 3.287      ;
; -2.320 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a4~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.036     ; 3.271      ;
; -2.317 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.038     ; 3.266      ;
; -2.312 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.025     ; 3.274      ;
; -2.294 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.034     ; 3.247      ;
; -2.293 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.033     ; 3.247      ;
; -2.292 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.033     ; 3.246      ;
; -2.291 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.026     ; 3.252      ;
; -2.276 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.034     ; 3.229      ;
; -2.272 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a8~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.026     ; 3.233      ;
; -2.264 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.029     ; 3.222      ;
; -2.263 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.029     ; 3.221      ;
; -2.255 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.033     ; 3.209      ;
; -2.255 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.036     ; 3.206      ;
; -2.254 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.036     ; 3.205      ;
; -2.248 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a16~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.033     ; 3.202      ;
; -2.247 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a16~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.033     ; 3.201      ;
; -2.235 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 3.185      ;
; -2.232 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 3.182      ;
; -2.231 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 3.181      ;
; -2.229 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.026     ; 3.190      ;
; -2.228 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.026     ; 3.189      ;
; -2.228 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a2~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.026     ; 3.189      ;
; -2.213 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a11~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.031     ; 3.169      ;
; -2.212 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a11~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.031     ; 3.168      ;
; -2.208 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.038     ; 3.157      ;
; -2.203 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.034     ; 3.156      ;
; -2.202 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.034     ; 3.155      ;
; -2.147 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a4~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.036     ; 3.098      ;
; -2.146 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a4~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.036     ; 3.097      ;
; -2.144 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.038     ; 3.093      ;
; -2.143 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.038     ; 3.092      ;
; -2.139 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.025     ; 3.101      ;
; -2.138 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.025     ; 3.100      ;
; -2.121 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.034     ; 3.074      ;
; -2.120 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.034     ; 3.073      ;
; -2.119 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a10~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 3.069      ;
; -2.118 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.026     ; 3.079      ;
; -2.117 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.026     ; 3.078      ;
; -2.103 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.034     ; 3.056      ;
; -2.102 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.034     ; 3.055      ;
; -2.099 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a8~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.026     ; 3.060      ;
; -2.098 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a8~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.026     ; 3.059      ;
; -2.082 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.033     ; 3.036      ;
; -2.081 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.033     ; 3.035      ;
; -2.062 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 3.012      ;
; -2.061 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 3.011      ;
; -2.055 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a2~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.026     ; 3.016      ;
; -2.054 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a2~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.026     ; 3.015      ;
; -2.035 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.033     ; 2.989      ;
; -2.035 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.038     ; 2.984      ;
; -2.034 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.038     ; 2.983      ;
; -1.946 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a10~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 2.896      ;
; -1.945 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a10~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 2.895      ;
; -1.862 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.033     ; 2.816      ;
; -1.861 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.033     ; 2.815      ;
; -1.785 ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.144      ; 2.938      ;
; -1.784 ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.144      ; 2.937      ;
; -1.778 ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.143      ; 2.930      ;
; -1.777 ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.144      ; 2.930      ;
; -1.777 ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.143      ; 2.929      ;
; -1.776 ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.144      ; 2.929      ;
; -1.753 ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.147      ; 2.909      ;
; -1.752 ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.147      ; 2.908      ;
; -1.750 ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.149      ; 2.908      ;
; -1.749 ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.149      ; 2.907      ;
; -1.742 ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.901      ;
; -1.741 ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.900      ;
; -1.738 ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.151      ; 2.898      ;
; -1.737 ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.151      ; 2.897      ;
; -1.729 ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.150      ; 2.888      ;
; -1.728 ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.150      ; 2.887      ;
; -1.723 ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.151      ; 2.883      ;
; -1.722 ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.151      ; 2.882      ;
; -1.719 ; vga_sync:vga_sync_unit|v_count_reg[3]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.144      ; 2.872      ;
; -1.712 ; vga_sync:vga_sync_unit|v_count_reg[3]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.143      ; 2.864      ;
; -1.711 ; vga_sync:vga_sync_unit|v_count_reg[3]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.144      ; 2.864      ;
; -1.687 ; vga_sync:vga_sync_unit|v_count_reg[3]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.147      ; 2.843      ;
; -1.684 ; vga_sync:vga_sync_unit|v_count_reg[3]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.149      ; 2.842      ;
; -1.676 ; vga_sync:vga_sync_unit|v_count_reg[3]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.835      ;
; -1.672 ; vga_sync:vga_sync_unit|v_count_reg[3]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.151      ; 2.832      ;
; -1.663 ; vga_sync:vga_sync_unit|v_count_reg[3]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.150      ; 2.822      ;
; -1.658 ; vga_sync:vga_sync_unit|v_count_reg[5]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.144      ; 2.811      ;
; -1.657 ; vga_sync:vga_sync_unit|v_count_reg[3]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.151      ; 2.817      ;
; -1.651 ; vga_sync:vga_sync_unit|v_count_reg[5]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.143      ; 2.803      ;
; -1.650 ; vga_sync:vga_sync_unit|v_count_reg[5]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.144      ; 2.803      ;
; -1.626 ; vga_sync:vga_sync_unit|v_count_reg[5]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.147      ; 2.782      ;
; -1.623 ; vga_sync:vga_sync_unit|v_count_reg[5]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.149      ; 2.781      ;
; -1.616 ; vga_sync:vga_sync_unit|v_count_reg[8]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.144      ; 2.769      ;
; -1.615 ; vga_sync:vga_sync_unit|v_count_reg[5]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.774      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                          ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.169 ; vga_pix_gen:pixel_gen|addr_reg[12]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.238      ; 0.511      ;
; 0.172 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.235      ; 0.511      ;
; 0.194 ; vga_sync:vga_sync_unit|mod2_reg       ; vga_sync:vga_sync_unit|mod2_reg                                                                                                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.203 ; vga_pix_gen:pixel_gen|addr_reg[15]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|address_reg_a[2]                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.323      ;
; 0.209 ; vga_pix_gen:pixel_gen|addr_reg[17]    ; vga_pix_gen:pixel_gen|addr_reg[17]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.329      ;
; 0.214 ; vga_sync:vga_sync_unit|h_count_reg[7] ; vga_sync:vga_sync_unit|h_sync_reg                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.334      ;
; 0.218 ; vga_sync:vga_sync_unit|v_count_reg[1] ; vga_sync:vga_sync_unit|v_sync_reg                                                                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.339      ;
; 0.224 ; vga_pix_gen:pixel_gen|addr_reg[9]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.238      ; 0.566      ;
; 0.226 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.238      ; 0.568      ;
; 0.228 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.235      ; 0.567      ;
; 0.233 ; vga_pix_gen:pixel_gen|addr_reg[2]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.235      ; 0.572      ;
; 0.233 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.235      ; 0.572      ;
; 0.239 ; vga_pix_gen:pixel_gen|addr_reg[2]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.573      ;
; 0.263 ; vga_pix_gen:pixel_gen|addr_reg[16]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|address_reg_a[3]                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.383      ;
; 0.263 ; vga_pix_gen:pixel_gen|addr_reg[1]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.597      ;
; 0.268 ; vga_sync:vga_sync_unit|h_count_reg[9] ; vga_sync:vga_sync_unit|h_sync_reg                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.388      ;
; 0.274 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.608      ;
; 0.287 ; vga_pix_gen:pixel_gen|addr_reg[0]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.621      ;
; 0.302 ; vga_pix_gen:pixel_gen|addr_reg[15]    ; vga_pix_gen:pixel_gen|addr_reg[15]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.422      ;
; 0.304 ; vga_sync:vga_sync_unit|v_count_reg[7] ; vga_sync:vga_sync_unit|v_count_reg[7]                                                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; vga_pix_gen:pixel_gen|addr_reg[9]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.242      ; 0.651      ;
; 0.305 ; vga_pix_gen:pixel_gen|addr_reg[16]    ; vga_pix_gen:pixel_gen|addr_reg[16]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_sync:vga_sync_unit|h_count_reg[3] ; vga_sync:vga_sync_unit|h_count_reg[3]                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_sync:vga_sync_unit|h_count_reg[1] ; vga_sync:vga_sync_unit|h_count_reg[1]                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_pix_gen:pixel_gen|addr_reg[8]     ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; vga_sync:vga_sync_unit|h_count_reg[4] ; vga_sync:vga_sync_unit|h_count_reg[4]                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_sync:vga_sync_unit|v_count_reg[8] ; vga_sync:vga_sync_unit|v_count_reg[8]                                                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; vga_sync:vga_sync_unit|v_count_reg[6] ; vga_sync:vga_sync_unit|v_count_reg[6]                                                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; vga_sync:vga_sync_unit|v_count_reg[4] ; vga_sync:vga_sync_unit|v_count_reg[4]                                                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; vga_sync:vga_sync_unit|h_count_reg[2] ; vga_sync:vga_sync_unit|h_count_reg[2]                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; vga_pix_gen:pixel_gen|addr_reg[1]     ; vga_pix_gen:pixel_gen|addr_reg[1]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|addr_reg[7]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; vga_sync:vga_sync_unit|v_count_reg[5] ; vga_sync:vga_sync_unit|v_count_reg[5]                                                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.238      ; 0.652      ;
; 0.310 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|addr_reg[11]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; vga_sync:vga_sync_unit|h_count_reg[7] ; vga_sync:vga_sync_unit|h_count_reg[7]                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|addr_reg[5]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|addr_reg[6]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; vga_pix_gen:pixel_gen|addr_reg[13]    ; vga_pix_gen:pixel_gen|addr_reg[13]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; vga_pix_gen:pixel_gen|addr_reg[14]    ; vga_pix_gen:pixel_gen|addr_reg[14]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; vga_pix_gen:pixel_gen|addr_reg[2]     ; vga_pix_gen:pixel_gen|addr_reg[2]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.431      ;
; 0.313 ; vga_sync:vga_sync_unit|v_count_reg[1] ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.434      ;
; 0.314 ; vga_pix_gen:pixel_gen|addr_reg[9]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.241      ; 0.659      ;
; 0.315 ; vga_pix_gen:pixel_gen|addr_reg[12]    ; vga_pix_gen:pixel_gen|addr_reg[12]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.435      ;
; 0.317 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.229      ; 0.650      ;
; 0.317 ; vga_sync:vga_sync_unit|h_count_reg[0] ; vga_sync:vga_sync_unit|h_count_reg[0]                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.438      ;
; 0.320 ; vga_pix_gen:pixel_gen|addr_reg[9]     ; vga_pix_gen:pixel_gen|addr_reg[9]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.440      ;
; 0.322 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|addr_reg[10]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.442      ;
; 0.322 ; vga_pix_gen:pixel_gen|addr_reg[0]     ; vga_pix_gen:pixel_gen|addr_reg[0]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.442      ;
; 0.322 ; vga_pix_gen:pixel_gen|addr_reg[4]     ; vga_pix_gen:pixel_gen|addr_reg[4]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.442      ;
; 0.324 ; vga_pix_gen:pixel_gen|addr_reg[9]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.241      ; 0.669      ;
; 0.324 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.235      ; 0.663      ;
; 0.331 ; vga_pix_gen:pixel_gen|addr_reg[12]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.242      ; 0.677      ;
; 0.331 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.238      ; 0.673      ;
; 0.333 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.234      ; 0.671      ;
; 0.336 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.241      ; 0.681      ;
; 0.338 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.234      ; 0.676      ;
; 0.339 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.239      ; 0.682      ;
; 0.342 ; vga_pix_gen:pixel_gen|addr_reg[12]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.242      ; 0.688      ;
; 0.348 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.242      ; 0.694      ;
; 0.350 ; vga_pix_gen:pixel_gen|addr_reg[12]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.241      ; 0.695      ;
; 0.357 ; vga_pix_gen:pixel_gen|addr_reg[9]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.238      ; 0.699      ;
; 0.357 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.242      ; 0.703      ;
; 0.358 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.239      ; 0.701      ;
; 0.358 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.238      ; 0.700      ;
; 0.359 ; vga_pix_gen:pixel_gen|addr_reg[9]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.242      ; 0.705      ;
; 0.360 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.231      ; 0.695      ;
; 0.363 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.239      ; 0.706      ;
; 0.364 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.237      ; 0.705      ;
; 0.364 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.235      ; 0.703      ;
; 0.367 ; vga_pix_gen:pixel_gen|addr_reg[8]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.235      ; 0.706      ;
; 0.370 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.239      ; 0.713      ;
; 0.370 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.234      ; 0.708      ;
; 0.371 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.230      ; 0.705      ;
; 0.373 ; vga_pix_gen:pixel_gen|addr_reg[9]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.237      ; 0.714      ;
; 0.374 ; vga_pix_gen:pixel_gen|addr_reg[9]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.230      ; 0.708      ;
; 0.376 ; vga_pix_gen:pixel_gen|addr_reg[2]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.235      ; 0.715      ;
; 0.377 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.238      ; 0.719      ;
; 0.378 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.231      ; 0.713      ;
; 0.381 ; vga_pix_gen:pixel_gen|addr_reg[8]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.239      ; 0.724      ;
; 0.383 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.228      ; 0.715      ;
; 0.385 ; vga_pix_gen:pixel_gen|addr_reg[8]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.238      ; 0.727      ;
; 0.386 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.234      ; 0.724      ;
; 0.387 ; vga_pix_gen:pixel_gen|addr_reg[8]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.234      ; 0.725      ;
; 0.388 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.230      ; 0.722      ;
; 0.388 ; vga_pix_gen:pixel_gen|addr_reg[4]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.238      ; 0.730      ;
; 0.389 ; vga_pix_gen:pixel_gen|addr_reg[8]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.233      ; 0.726      ;
; 0.390 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.239      ; 0.733      ;
; 0.390 ; vga_pix_gen:pixel_gen|addr_reg[2]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.238      ; 0.732      ;
; 0.391 ; vga_pix_gen:pixel_gen|addr_reg[8]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.239      ; 0.734      ;
; 0.391 ; vga_pix_gen:pixel_gen|addr_reg[2]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.234      ; 0.729      ;
; 0.393 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.727      ;
; 0.393 ; vga_pix_gen:pixel_gen|addr_reg[8]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.234      ; 0.731      ;
; 0.394 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.230      ; 0.728      ;
; 0.396 ; vga_pix_gen:pixel_gen|addr_reg[1]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.230      ; 0.730      ;
; 0.396 ; vga_pix_gen:pixel_gen|addr_reg[4]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.231      ; 0.731      ;
; 0.398 ; vga_pix_gen:pixel_gen|addr_reg[9]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.229      ; 0.731      ;
; 0.398 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.732      ;
; 0.398 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.238      ; 0.740      ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -7.537   ; 0.169 ; N/A      ; N/A     ; -3.201              ;
;  clk             ; -7.537   ; 0.169 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -285.252 ; 0.0   ; 0.0      ; 0.0     ; -146.285            ;
;  clk             ; -285.252 ; 0.000 ; N/A      ; N/A     ; -146.285            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; hsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 2214     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 2214     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 44    ; 44   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; hsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; hsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed May 22 00:57:52 2024
Info: Command: quartus_sta vga_main -c vga_main
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vga_main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.537
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.537            -285.252 clk 
Info (332146): Worst-case hold slack is 0.466
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.466               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -146.285 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.984
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.984            -262.954 clk 
Info (332146): Worst-case hold slack is 0.417
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.417               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -146.285 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.506
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.506             -86.085 clk 
Info (332146): Worst-case hold slack is 0.169
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.169               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -80.099 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4739 megabytes
    Info: Processing ended: Wed May 22 00:57:54 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


