{"vcs1":{"timestamp_begin":1681480029.933483979, "rt":1.30, "ut":0.19, "st":0.14}}
{"vcselab":{"timestamp_begin":1681480031.264165036, "rt":1.20, "ut":0.21, "st":0.12}}
{"link":{"timestamp_begin":1681480032.653162243, "rt":1.08, "ut":0.06, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681480029.636210305}
{"VCS_COMP_START_TIME": 1681480029.636210305}
{"VCS_COMP_END_TIME": 1681480035.051624016}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338292}}
{"stitch_vcselab": {"peak_mem": 239064}}
