# Diff Summary

Date : 2023-02-23 16:53:09

Directory d:\\系统互连组内工作\\InfiniBand网卡\\Code\\hcatest_gitlab\\tb_uvm\\src

Total : 60 files,  -4498 codes, -2620 comments, -306 blanks, all -7424 lines

[Summary](results.md) / [Details](details.md) / Diff Summary / [Diff Details](diff-details.md)

## Languages
| language | files | code | comment | blank | total |
| :--- | ---: | ---: | ---: | ---: | ---: |
| Verilog | 2 | 58 | 2 | 26 | 86 |
| System Verilog | 58 | -4,556 | -2,622 | -332 | -7,510 |

## Directories
| path | files | code | comment | blank | total |
| :--- | ---: | ---: | ---: | ---: | ---: |
| . | 60 | -4,498 | -2,620 | -306 | -7,424 |
| . (Files) | 16 | 2,664 | 399 | 720 | 3,783 |
| .. | 44 | -7,162 | -3,019 | -1,026 | -11,207 |
| ..\\.. | 44 | -7,162 | -3,019 | -1,026 | -11,207 |
| ..\\..\\sv | 44 | -7,162 | -3,019 | -1,026 | -11,207 |
| ..\\..\\sv (Files) | 9 | -1,623 | -917 | -291 | -2,831 |
| ..\\..\\sv\\common | 15 | -1,586 | -832 | -280 | -2,698 |
| ..\\..\\sv\\master | 7 | -531 | -403 | -97 | -1,031 |
| ..\\..\\sv\\master (Files) | 4 | -342 | -227 | -61 | -630 |
| ..\\..\\sv\\master\\regs | 3 | -189 | -176 | -36 | -401 |
| ..\\..\\sv\\sequence | 5 | -735 | -212 | -66 | -1,013 |
| ..\\..\\sv\\slave | 4 | -510 | -240 | -56 | -806 |
| ..\\..\\sv\\test | 4 | -2,177 | -415 | -236 | -2,828 |

[Summary](results.md) / [Details](details.md) / Diff Summary / [Diff Details](diff-details.md)