#######################################################################################
# log primitive debug message of FSDB dumping                                         #
# This is for R&D to analyze when there are issues happening when FSDB dump           #
#######################################################################################
ANF: vcsd_get_serial_mode_status('simv: undefined symbol: vcsd_get_serial_mode_status')
ANF: vcsd_enable_sva_success_callback('simv: undefined symbol: vcsd_enable_sva_success_callback')
ANF: vcsd_disable_sva_success_callback('simv: undefined symbol: vcsd_disable_sva_success_callback')
ANF: vcsd_get_power_scope_name('simv: undefined symbol: vcsd_get_power_scope_name')
ANF: vcsd_begin_no_value_var_info('simv: undefined symbol: vcsd_begin_no_value_var_info')
ANF: vcsd_end_no_value_var_info('simv: undefined symbol: vcsd_end_no_value_var_info')
ANF: vcsd_remove_xprop_merge_mode_callback('simv: undefined symbol: vcsd_remove_xprop_merge_mode_callback')
ANF: vhpi_get_cb_info('simv: undefined symbol: vhpi_get_cb_info')
ANF: vhpi_free_handle('simv: undefined symbol: vhpi_free_handle')
ANF: vhpi_fetch_vcsd_handle('simv: undefined symbol: vhpi_fetch_vcsd_handle')
ANF: vhpi_fetch_vpi_handle('simv: undefined symbol: vhpi_fetch_vpi_handle')
ANF: vhpi_has_verilog_parent('simv: undefined symbol: vhpi_has_verilog_parent')
ANF: vhpi_is_verilog_scope('simv: undefined symbol: vhpi_is_verilog_scope')
ANF: scsd_xprop_is_enabled('simv: undefined symbol: scsd_xprop_is_enabled')
ANF: scsd_xprop_sig_is_promoted('simv: undefined symbol: scsd_xprop_sig_is_promoted')
ANF: scsd_xprop_int_xvalue('simv: undefined symbol: scsd_xprop_int_xvalue')
ANF: scsd_xprop_bool_xvalue('simv: undefined symbol: scsd_xprop_bool_xvalue')
ANF: scsd_xprop_enum_xvalue('simv: undefined symbol: scsd_xprop_enum_xvalue')
ANF: scsd_xprop_register_merge_mode_cb('simv: undefined symbol: scsd_xprop_register_merge_mode_cb')
ANF: scsd_xprop_delete_merge_mode_cb('simv: undefined symbol: scsd_xprop_delete_merge_mode_cb')
ANF: scsd_xprop_get_merge_mode('simv: undefined symbol: scsd_xprop_get_merge_mode')
ANF: scsd_thread_get_info('simv: undefined symbol: scsd_thread_get_info')
ANF: scsd_thread_vc_init('simv: undefined symbol: scsd_thread_vc_init')
ANF: scsd_master_set_delta_sync_cbk('simv: undefined symbol: scsd_master_set_delta_sync_cbk')
ANF: scsd_fgp_get_fsdb_cores('simv: undefined symbol: scsd_fgp_get_fsdb_cores')
ANF: scsd_fgp_get_is_cpu_affinity_disabled('simv: undefined symbol: scsd_fgp_get_is_cpu_affinity_disabled')
ANF: vhdi_dt_get_type('simv: undefined symbol: vhdi_dt_get_type')
ANF: vhdi_dt_get_key('simv: undefined symbol: vhdi_dt_get_key')
ANF: vhdi_dt_get_vhdl_enum_info('simv: undefined symbol: vhdi_dt_get_vhdl_enum_info')
ANF: vhdi_dt_get_vhdl_physical_info('simv: undefined symbol: vhdi_dt_get_vhdl_physical_info')
ANF: vhdi_dt_get_vhdl_array_info('simv: undefined symbol: vhdi_dt_get_vhdl_array_info')
ANF: vhdi_dt_get_vhdl_record_info('simv: undefined symbol: vhdi_dt_get_vhdl_record_info')
ANF: vhdi_def_traverse_module('simv: undefined symbol: vhdi_def_traverse_module')
ANF: vhdi_def_traverse_scope('simv: undefined symbol: vhdi_def_traverse_scope')
ANF: vhdi_def_traverse_variable('simv: undefined symbol: vhdi_def_traverse_variable')
ANF: vhdi_def_get_module_id_by_vhpi('simv: undefined symbol: vhdi_def_get_module_id_by_vhpi')
ANF: vhdi_def_get_handle_by_module_id('simv: undefined symbol: vhdi_def_get_handle_by_module_id')
ANF: vhdi_def_get_variable_info_by_vhpi('simv: undefined symbol: vhdi_def_get_variable_info_by_vhpi')
ANF: vhdi_def_free('simv: undefined symbol: vhdi_def_free')
ANF: vhdi_ist_traverse_scope('simv: undefined symbol: vhdi_ist_traverse_scope')
ANF: vhdi_ist_traverse_variable('simv: undefined symbol: vhdi_ist_traverse_variable')
ANF: vhdi_ist_convert_by_vhpi('simv: undefined symbol: vhdi_ist_convert_by_vhpi')
ANF: vhdi_ist_clone('simv: undefined symbol: vhdi_ist_clone')
ANF: vhdi_ist_free('simv: undefined symbol: vhdi_ist_free')
ANF: vhdi_ist_hash_key('simv: undefined symbol: vhdi_ist_hash_key')
ANF: vhdi_ist_compare('simv: undefined symbol: vhdi_ist_compare')
ANF: vhdi_ist_get_value_addr('simv: undefined symbol: vhdi_ist_get_value_addr')
ANF: vhdi_set_scsd_callback('simv: undefined symbol: vhdi_set_scsd_callback')
ANF: vhdi_cbk_set_force_callback('simv: undefined symbol: vhdi_cbk_set_force_callback')
ANF: vhdi_trigger_init_force('simv: undefined symbol: vhdi_trigger_init_force')
ANF: vhdi_ist_check_scsd_callback('simv: undefined symbol: vhdi_ist_check_scsd_callback')
ANF: vhdi_ist_add_scsd_callback('simv: undefined symbol: vhdi_ist_add_scsd_callback')
ANF: vhdi_ist_remove_scsd_callback('simv: undefined symbol: vhdi_ist_remove_scsd_callback')
ANF: vhdi_ist_get_scsd_user_data('simv: undefined symbol: vhdi_ist_get_scsd_user_data')
ANF: vhdi_add_time_change_callback('simv: undefined symbol: vhdi_add_time_change_callback')
ANF: vhdi_get_real_value_by_value_addr('simv: undefined symbol: vhdi_get_real_value_by_value_addr')
ANF: vhdi_get_64_value_by_value_addr('simv: undefined symbol: vhdi_get_64_value_by_value_addr')
ANF: vhdi_xprop_inst_is_promoted('simv: undefined symbol: vhdi_xprop_inst_is_promoted')
ANF: vdi_ist_convert_by_vhdi('simv: undefined symbol: vdi_ist_convert_by_vhdi')
ANF: vhdi_ist_get_module_id('simv: undefined symbol: vhdi_ist_get_module_id')
ANF: vhdi_refine_foreign_scope_type('simv: undefined symbol: vhdi_refine_foreign_scope_type')
ANF: vhdi_flush_callback('simv: undefined symbol: vhdi_flush_callback')
ANF: vhdi_set_orig_name('simv: undefined symbol: vhdi_set_orig_name')
ANF: vhdi_set_dump_pt('simv: undefined symbol: vhdi_set_dump_pt')
ANF: vhdi_get_fsdb_option('simv: undefined symbol: vhdi_get_fsdb_option')
ANF: vhdi_fgp_get_mode('simv: undefined symbol: vhdi_fgp_get_mode')
ANF: vhdi_node_register_composite_var('simv: undefined symbol: vhdi_node_register_composite_var')
ANF: vhdi_node_analysis('simv: undefined symbol: vhdi_node_analysis')
ANF: vhdi_node_id('simv: undefined symbol: vhdi_node_id')
ANF: vhdi_node_ist_check_scsd_callback('simv: undefined symbol: vhdi_node_ist_check_scsd_callback')
ANF: vhdi_node_ist_add_scsd_callback('simv: undefined symbol: vhdi_node_ist_add_scsd_callback')
ANF: vhdi_node_ist_get_value_addr('simv: undefined symbol: vhdi_node_ist_get_value_addr')
ANF: vhdi_enc_def_traverse_module('simv: undefined symbol: vhdi_enc_def_traverse_module')
ANF: vhdi_enc_def_traverse_scope('simv: undefined symbol: vhdi_enc_def_traverse_scope')
ANF: vhdi_enc_def_traverse_variable('simv: undefined symbol: vhdi_enc_def_traverse_variable')
ANF: vhdi_enc_ist_traverse_scope('simv: undefined symbol: vhdi_enc_ist_traverse_scope')
ANF: vhdi_enc_ist_traverse_variable('simv: undefined symbol: vhdi_enc_ist_traverse_variable')
ANF: vhdi_enc_ist_get_module_id('simv: undefined symbol: vhdi_enc_ist_get_module_id')
ANF: vhdi_enc_def_get_handle_by_module_id('simv: undefined symbol: vhdi_enc_def_get_handle_by_module_id')
VCS compile option:
 option[0]: simv
 option[1]: +v2k
 option[2]: /usr/cad/synopsys/vcs/2022.06/linux64/bin/vcs1
 option[3]: -Mcc=gcc
 option[4]: -Mcplusplus=g++
 option[5]: -Masflags=
 option[6]: -Mcfl= -pipe -fPIC -O -I/usr/cad/synopsys/vcs/2022.06/include 
 option[7]: -Mxllcflags=
 option[8]: -Mxcflags= -pipe -fPIC -I/usr/cad/synopsys/vcs/2022.06/include
 option[9]: -Mldflags= -rdynamic 
 option[10]: -Mout=simv
 option[11]: -Mamsrun=
 option[12]: -Mvcsaceobjs=
 option[13]: -Mobjects= /usr/cad/synopsys/vcs/2022.06/linux64/lib/libvirsim.so /usr/cad/synopsys/vcs/2022.06/linux64/lib/liberrorinf.so /usr/cad/synopsys/vcs/2022.06/linux64/lib/libsnpsmalloc.so /usr/cad/synopsys/vcs/2022.06/linux64/lib/libvfs.so 
 option[14]: -Mexternalobj=
 option[15]: -Msaverestoreobj=/usr/cad/synopsys/vcs/2022.06/linux64/lib/vcs_save_restore_new.o
 option[16]: -Mcrt0=
 option[17]: -Mcrtn=
 option[18]: -Mcsrc=
 option[19]: -Msyslibs=/usr/cad/synopsys/verdi/2022.06//share/PLI/VCS/LINUX64/pli.a -ldl 
 option[20]: -Xvcs_run_simv=1
 option[21]: -full64
 option[22]: -xprop
 option[23]: +v2k
 option[24]: -debug_access+all
 option[25]: +vpi
 option[26]: +vcsd1
 option[27]: +itf+/usr/cad/synopsys/vcs/2022.06/linux64/lib/vcsdp_lite.tab
 option[28]: -picarchive
 option[29]: -P
 option[30]: /usr/cad/synopsys/verdi/2022.06//share/PLI/VCS/LINUX64/verdi.tab
 option[31]: -fsdb
 option[32]: -gen_obj
 option[33]: ../mux.v
 option[34]: ../mux_test.v
 option[35]: -load
 option[36]: /usr/cad/synopsys/verdi/2022.06//share/PLI/VCS/LINUX64/libnovas.so:FSDBDumpCmd
Chronologic Simulation VCS Release T-2022.06_Full64
Linux 3.10.0-1160.42.2.el7.x86_64 #1 SMP Tue Sep 7 14:49:57 UTC 2021 x86_64
CPU cores: 80
Limit information:
======================================
cputime		unlimited
filesize		unlimited
datasize		unlimited
stacksize		8192 kbytes
coredumpsize		0 kbytes
memoryuse		unlimited
vmemoryuse		unlimited
descriptors		4096
memorylocked		64 kbytes
maxproc		4096
======================================
(Special)Runtime environment variables:

Runtime environment variables:
REMOTEHOST=yixian.ee.ntut.edu.tw
MANPATH=/usr/cad/synopsys/vcs/2022.06/doc/man:/usr/cad/synopsys/star-rcxt/2021.06//starrc/man:/usr/cad/synopsys/synthesis/2021.06-sp2/doc/syn/man
SYNOPSYS_LC_ROOT=/cad/synopsys/lc/cur
XDG_SESSION_ID=11046
HOSTNAME=ntut-lab-317-server-supermicro
XLOCALEDIR=/usr/cad/synopsys/icc2/2021.06-sp2//etc/locale
UNAME=/bin/uname
SCRNAME=vcs
VCS_DEPTH=0
TERM=xterm
SHELL=/bin/bash
HOST=ntut-lab-317-server-supermicro
HISTSIZE=1000
SSH_CLIENT=140.124.43.128 59537 22
CONDA_SHLVL=0
QTDIR=/usr/lib64/qt-3.3
QTINC=/usr/lib64/qt-3.3/include
SSH_TTY=/dev/pts/24
LC_ALL=C
SNPS_VCS_INTERNAL_ROOT_PID=161595
QT_GRAPHICSSYSTEM_CHECKED=1
USER=Ethanchen
GROUP=Ethanchen
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=01;05;37;41:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.jpg=01;35:*.jpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.axv=01;35:*.anx=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=01;36:*.au=01;36:*.flac=01;36:*.mid=01;36:*.midi=01;36:*.mka=01;36:*.mp3=01;36:*.mpc=01;36:*.ogg=01;36:*.ra=01;36:*.wav=01;36:*.axa=01;36:*.oga=01;36:*.spx=01;36:*.xspf=01;36:
LD_LIBRARY_PATH=/usr/cad/synopsys/vcs/2022.06/lib:/usr/cad/synopsys/vcs/2022.06/linux64/lib:/usr/cad/cadence/CONFRML/CONFRML_20.10.100/tools/lib/64bit:/usr/cad/cadence/CONFRML/CONFRML_20.10.100/tools/lib64:/usr/cad/cadence/CONFRML/CONFRML_20.10.100/tools/lib::/usr/cad/cadence/XCELIUM/XCELIUM_22.03.003/tools/lib/64bit:/usr/cad/cadence/XCELIUM/XCELIUM_22.03.003/tools/lib64:/usr/cad/cadence/XCELIUM/XCELIUM_22.03.003/tools/lib:::/usr/cad/synopsys/customcompiler/2022.06/linux64/lib::::/usr/cad/synopsys/customcompiler/2022.06/linux64/lib:::/usr/cad/synopsys/star-rcxt/2021.06//linux64_starrc/lib/::::/usr/cad/synopsys/verdi/2022.06//etc/lib/libstdc++/LINUX64/:/usr/cad/synopsys/verdi/2022.06//share/PLI/lib/LINUX64/:/usr/cad/synopsys/verdi/2022.06//share/PLI/VCS/LINUX64/::/usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64::/lib64:/usr/lib64:/usr/local/lib64
CONDA_EXE=/home/Ethanchen/anaconda3/bin/conda
SCRIPT_NAME=vcs
VCS_MX_HOME_INTERNAL=1
HOSTTYPE=x86_64-linux
SNPS_VCS_CLANG_PATH=/usr/cad/synopsys/vcs/2022.06/linux64/clang
VCS_USER_OPTIONS=../mux.v ../mux_test.v -R -full64 -xprop +v2k -debug_access+all
OVA_UUM=0
VCS_MODE_FLAG=64
_CE_CONDA=
SYNOPSYS_NCX_ROOT=/usr/cad/synopsys/star-rcxt/2021.06/
VC_STATIC_HOME=/usr/cad/synopsys/vc_formal/cur/
MAIL=/var/spool/mail/Ethanchen
PATH=.:/usr/cad/cadence/CONFRML/CONFRML_20.10.100/tools/bin/64bit:/usr/cad/cadence/CONFRML/CONFRML_20.10.100/tools/bin:/usr/cad/cadence/XCELIUM/XCELIUM_22.03.003/tools/bin/64bit:/usr/cad/cadence/XCELIUM/XCELIUM_22.03.003/tools/bin:/usr/cad/synopsys/primetime/2021.06/amd64/syn/bin:/usr/cad/synopsys/customcompiler/2022.06/bin:/usr/cad/synopsys/customcompiler/2022.06/primewave/bin:/usr/cad/synopsys/synthesis/2021.06-sp2/amd64/syn/bin:/cad/synopsys/lc/cur/bin:/usr/cad/synopsys/primewave/2022.06//bin/:/usr/cad/synopsys/customcompiler/2022.06/bin:/usr/cad/synopsys/customcompiler/2022.06/primewave/bin:/usr/cad/synopsys/vc_formal/cur/bin:/usr/cad/synopsys/formality/2022.03//amd64/fm/bin:/usr/cad/synopsys/icc2/2021.06-sp2//bin:/usr/cad/synopsys/icc/2021.06-sp1//amd64/syn/bin:/usr/cad/synopsys/verdi/2022.06//bin:/usr/cad/synopsys/vcs/2022.06/amd64/bin:/home/Ethanchen/anaconda3/condabin:/usr/lib64/qt-3.3/bin:/usr/local/gcc-9.2.0/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/var/lib/snapd/snap/bin:/root/anaconda3/bin:/home/Ethanchen/.local/bin:/home/Ethanchen/bin:/usr/cad/synopsys/tcad/cur/raphael/cur/bin:/usr/cad/synopsys/tcad/cur/sentaurus/cur/bin:/usr/cad/synopsys/tcad/cur/taurus_medici/cur/bin:/usr/cad/synopsys/tcad/cur/taurus_tsuprem4/cur/bin
SNPS_VCS_INTERNAL_CURR_PID=161595
VERDI_HOME=/usr/cad/synopsys/verdi/2022.06/
PWD=/home/Ethanchen/verilog/vloglab_21f/Lab1/VCS_mux_231117_161714
VCS_HOME=/usr/cad/synopsys/vcs/2022.06
SNPS_VCS_INTERNAL_MEMPRELOAD_USE_LIBC=1
SNPS_INTERNAL_VCS_LINUX_OS=linux
LANG=en_US.UTF-8
KDEDIRS=/usr
VMR_MODE_FLAG=64
VCS_CC=gcc
LM_LICENSE_FILE=5280@lshc:26585@lshc:
SYNOPSYS=/usr/cad/synopsys/synthesis/cur/
_CE_M=
SSH_ASKPASS=/usr/libexec/openssh/gnome-ssh-askpass
HISTCONTROL=ignoredups
VCS_ARG_ADDED_FOR_TMP=1
SNPS_VCS_TMPDIR=/tmp/vcs_20231117081714_161595
SHLVL=5
HOME=/home/Ethanchen
OSTYPE=linux
CDN_SYNTH_ROOT=/usr/cad/cadence/GENUS/cur/tools
VCS_COM=/usr/cad/synopsys/vcs/2022.06/linux64/bin/vcs1
VENDOR=unknown
CONDA_PYTHON_EXE=/home/Ethanchen/anaconda3/bin/python
LOGNAME=Ethanchen
MACHTYPE=x86_64
QTLIB=/usr/lib64/qt-3.3/lib
SNPS_VCS_INTERNAL_ROOT_START_TIME=1700209034.460073772
XDG_DATA_DIRS=/home/Ethanchen/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share:/var/lib/snapd/desktop
SSH_CONNECTION=140.124.43.128 59537 140.124.41.195 22
LESSOPEN=||/usr/bin/lesspipe.sh %s
SHLIB_PATH=/usr/cad/synopsys/verdi/2022.06//etc/lib/libstdc++/LINUX64/:/usr/cad/synopsys/verdi/2022.06//share/PLI/lib/LINUX64/:/usr/cad/synopsys/verdi/2022.06//share/PLI/VCS/LINUX64/:
sysc_uni_pwd=/home/Ethanchen/verilog/vloglab_21f/Lab1/VCS_mux_231117_161714
XDG_RUNTIME_DIR=/run/user/1049
DISPLAY=localhost:10.0
VCS_ARCH=linux64
QT_PLUGIN_PATH=/usr/lib64/kde4/plugins:/usr/lib/kde4/plugins
SYN_MAN_DIR=/usr/cad/synopsys/synthesis/2021.06-sp2/doc/syn/man
TOOL_HOME=/usr/cad/synopsys/vcs/2022.06/linux64
_=./simv
OLDPWD=/home/Ethanchen/verilog/vloglab_21f/Lab1/VCS_mux_231117_161714/simv.daidir/debug_dump/fsearch
VCS_PATHMAP_PRELOAD_DONE=1
VCS_EXEC_DONE=1
VCS_STOP_SAFE=1
DVE=/usr/cad/synopsys/vcs/2022.06/gui/dve
SPECMAN_OUTPUT_TO_TTY=1
FLEXLM_BORROWFILE=/home/Ethanchen/.ntut-lab-317-server-supermicro-borrow.txt
Runtime command line arguments:
argv[0]=simv
argv[1]=+v2k
228 profile - 100
          CPU/Mem usage: 0.030 sys,  0.230 user,  256.81M mem
229 Elapsed time:    0:00:01    Fri Nov 17 16:17:17 2023
230 User CPU time used: 0 seconds
231 System CPU time used: 0 seconds
232 pliAppInit
233 [SC]Init: MemoryConsumed=0.00MB ElapsedTime=0hour 0min. 0sec.
234 FSDB_GATE is set.
235 FSDB_RTL is set.
236 FSDB_ALIAS_ARRAY_ELEM is set to 4294967295.
237 Enable Parallel Dumping.
238 pliAppMiscSet: New Sim Round
239 pliEntryInit
240 LIBSSCORE=found /usr/cad/synopsys/verdi/2022.06//share/PLI/lib/LINUXAMD64/libsscore_vcs202206.so through $NOVAS_HOME setting.
241 FSDB Dumper for VCS, Release Verdi_T-2022.06, Linux x86_64/64bit, 05/29/2022
242 (C) 1996 - 2022 by Synopsys, Inc.
243 sps_call_fsdbDumpfile_main at 0 : ../mux_test.v(37)
244 argv[0]: (mux.fsdb)
245 *Verdi* : Create FSDB file 'mux.fsdb'
246 [spi_vcs_vd_ppi_create_root]: no upf option
247 compile option from '/home/Ethanchen/verilog/vloglab_21f/Lab1/VCS_mux_231117_161714/simv.daidir/vcs_rebuild'.
248   "vcs '../mux.v' '../mux_test.v' '-R' '-full64' '-xprop' '+v2k' '-debug_access+all' 2>&1"
249 DVDI_is_vir_unload_enabled is enable
250 FSDB_VCS_ENABLE_NATIVE_VC is enable
251 sps_call_fsdbDumpvars_vd_main at 0 : ../mux_test.v(38)
252 *Verdi* : Begin traversing the scopes, layer (0).
253 *Verdi* : End of traversing.
254 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.050 sys,  0.240 user,  356.17M mem
                   incr: 0.010 sys,  0.010 user,  7.74M mem
                   accu: 0.010 sys,  0.010 user,  7.74M mem
              accu incr: 0.010 sys,  0.010 user,  7.74M mem

          Count usage: 12 var,  11 idcode,  6 callback
                 incr: 12 var,  11 idcode,  6 callback
                 accu: 12 var,  11 idcode,  6 callback
            accu incr: 12 var,  11 idcode,  6 callback
255 Elapsed time:    0:00:01    Fri Nov 17 16:17:17 2023
256 User CPU time used: 0 seconds
257 System CPU time used: 0 seconds
258 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.050 sys,  0.240 user,  357.22M mem
                   incr: 0.000 sys,  0.000 user,  1.05M mem
                   accu: 0.010 sys,  0.010 user,  8.79M mem
              accu incr: 0.000 sys,  0.000 user,  1.05M mem

          Count usage: 12 var,  11 idcode,  6 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 12 var,  11 idcode,  6 callback
            accu incr: 0 var,  0 idcode,  0 callback
259 Elapsed time:    0:00:01    Fri Nov 17 16:17:17 2023
260 User CPU time used: 0 seconds
261 System CPU time used: 0 seconds
262 End of simulation at 100
263 Memory usage: 357.224 M
264 Maximum resident set size: 71 MB
265 Hard page faults: 0
266 Soft page faults: 28383
267 Elapsed time:    0:00:01    Fri Nov 17 16:17:17 2023
268 User CPU time used: 0 seconds
269 System CPU time used: 0 seconds
270 Begin FSDB profile info:
271 FSDB Writer : bc1(39) bcn(1) mtf/stf(0/0)
FSDB Writer elapsed time : flush(0.002009) io wait(0.000000) theadpool wait(0.000000)
FSDB Writer cpu time : MT Compression : 0
272 End FSDB profile info
273 FSDB closed. Name: mux.fsdb Size: 9120
274 Parallel profile     - ProducerThread:1 ConsumerThread:1 Buffer:64MB
275                      - BlockUsed:1 Acquire:56 BufferUsed:665
276                      - Flush:3 Expand:0 ProducerWait:0 ConsumerWait:0
277                      - MainProducerTime:0.297978823 TotalConsumerTime:0.000000000
278                      - ElapsedTime:0.026564000
279 Producer   0 profile - BlockUsed:1 Acquire:56 BufferUsed:665
280 Consumer   0 profile - Affinity:-1 CPUTime:0.000000000 LifeTime:0.000000000 (-nan%)
281                      - BlockUsed:1 Acquire:56 BufferUsed:665
282 SimExit
283 Elapsed time:    0:00:01    Fri Nov 17 16:17:17 2023
284 User CPU time used: 0 seconds
285 System CPU time used: 0 seconds
286 Sim process exit
