<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>if_dgereg.h source code [netbsd/sys/dev/pci/if_dgereg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="dge_ctdes,dge_rdes,dge_tdes "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/if_dgereg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='if_dgereg.h.html'>if_dgereg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: if_dgereg.h,v 1.3 2007/12/25 18:33:40 perry Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2004, SUNET, Swedish University Computer Network.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Written by Anders Magnusson for SUNET, Swedish University Computer Network.</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="10">10</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="11">11</th><td><i> * are met:</i></td></tr>
<tr><th id="12">12</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="14">14</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="15">15</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="16">16</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="17">17</th><td><i> * 3. All advertising materials mentioning features or use of this software</i></td></tr>
<tr><th id="18">18</th><td><i> *    must display the following acknowledgement:</i></td></tr>
<tr><th id="19">19</th><td><i> *	This product includes software developed for the NetBSD Project by</i></td></tr>
<tr><th id="20">20</th><td><i> *	SUNET, Swedish University Computer Network.</i></td></tr>
<tr><th id="21">21</th><td><i> * 4. The name of SUNET may not be used to endorse or promote products</i></td></tr>
<tr><th id="22">22</th><td><i> *    derived from this software without specific prior written permission.</i></td></tr>
<tr><th id="23">23</th><td><i> *</i></td></tr>
<tr><th id="24">24</th><td><i> * THIS SOFTWARE IS PROVIDED BY SUNET ``AS IS'' AND</i></td></tr>
<tr><th id="25">25</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="26">26</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="27">27</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL WASABI SYSTEMS, INC</i></td></tr>
<tr><th id="28">28</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="29">29</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="30">30</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="31">31</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="32">32</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="33">33</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="34">34</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="35">35</th><td><i> */</i></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i>/* PCI registers */</i></td></tr>
<tr><th id="38">38</th><td><u>#define	<dfn class="macro" id="_M/DGE_PCI_BAR" data-ref="_M/DGE_PCI_BAR">DGE_PCI_BAR</dfn>	0x10</u></td></tr>
<tr><th id="39">39</th><td><u>#define	<dfn class="macro" id="_M/DGE_PCIX_CMD" data-ref="_M/DGE_PCIX_CMD">DGE_PCIX_CMD</dfn>	0xe4</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i>/* PCIX CMD bits */</i></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/PCIX_MMRBC_MSK" data-ref="_M/PCIX_MMRBC_MSK">PCIX_MMRBC_MSK</dfn>	0x000c0000</u></td></tr>
<tr><th id="43">43</th><td><u>#define	<dfn class="macro" id="_M/PCIX_MMRBC_512" data-ref="_M/PCIX_MMRBC_512">PCIX_MMRBC_512</dfn>	0x00000000</u></td></tr>
<tr><th id="44">44</th><td><u>#define	<dfn class="macro" id="_M/PCIX_MMRBC_1024" data-ref="_M/PCIX_MMRBC_1024">PCIX_MMRBC_1024</dfn>	0x00040000</u></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/PCIX_MMRBC_2048" data-ref="_M/PCIX_MMRBC_2048">PCIX_MMRBC_2048</dfn>	0x00080000</u></td></tr>
<tr><th id="46">46</th><td><u>#define	<dfn class="macro" id="_M/PCIX_MMRBC_4096" data-ref="_M/PCIX_MMRBC_4096">PCIX_MMRBC_4096</dfn>	0x000c0000</u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><i>/* General registers */</i></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/DGE_CTRL0" data-ref="_M/DGE_CTRL0">DGE_CTRL0</dfn>	0x000</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/DGE_CTRL1" data-ref="_M/DGE_CTRL1">DGE_CTRL1</dfn>	0x008</u></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/DGE_STATUS" data-ref="_M/DGE_STATUS">DGE_STATUS</dfn>	0x010</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/DGE_EECD" data-ref="_M/DGE_EECD">DGE_EECD</dfn>	0x018</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/DGE_MFS" data-ref="_M/DGE_MFS">DGE_MFS</dfn>		0x020</u></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><i>/* Interrupt control registers */</i></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/DGE_ICR" data-ref="_M/DGE_ICR">DGE_ICR</dfn>		0x080</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/DGE_ICS" data-ref="_M/DGE_ICS">DGE_ICS</dfn>		0x088</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/DGE_IMS" data-ref="_M/DGE_IMS">DGE_IMS</dfn>		0x090</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/DGE_IMC" data-ref="_M/DGE_IMC">DGE_IMC</dfn>		0x098</u></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><i>/* Receiver control registers */</i></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/DGE_RCTL" data-ref="_M/DGE_RCTL">DGE_RCTL</dfn>	0x0100</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/DGE_FCRTL" data-ref="_M/DGE_FCRTL">DGE_FCRTL</dfn>	0x0108</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/DGE_FCRTH" data-ref="_M/DGE_FCRTH">DGE_FCRTH</dfn>	0x0110</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/DGE_RDBAL" data-ref="_M/DGE_RDBAL">DGE_RDBAL</dfn>	0x0118</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/DGE_RDBAH" data-ref="_M/DGE_RDBAH">DGE_RDBAH</dfn>	0x011c</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/DGE_RDLEN" data-ref="_M/DGE_RDLEN">DGE_RDLEN</dfn>	0x0120</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/DGE_RDH" data-ref="_M/DGE_RDH">DGE_RDH</dfn>		0x0128</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/DGE_RDT" data-ref="_M/DGE_RDT">DGE_RDT</dfn>		0x0130</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/DGE_RDTR" data-ref="_M/DGE_RDTR">DGE_RDTR</dfn>	0x0138</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/DGE_RXDCTL" data-ref="_M/DGE_RXDCTL">DGE_RXDCTL</dfn>	0x0140</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/DGE_RAIDC" data-ref="_M/DGE_RAIDC">DGE_RAIDC</dfn>	0x0148</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/DGE_RXCSUM" data-ref="_M/DGE_RXCSUM">DGE_RXCSUM</dfn>	0x0158</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/DGE_RAL" data-ref="_M/DGE_RAL">DGE_RAL</dfn>		0x0180</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/DGE_RAH" data-ref="_M/DGE_RAH">DGE_RAH</dfn>		0x0184</u></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/DGE_MTA" data-ref="_M/DGE_MTA">DGE_MTA</dfn>		0x0200</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><i>/* Transmit control registers */</i></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/DGE_TCTL" data-ref="_M/DGE_TCTL">DGE_TCTL</dfn>	0x0600</u></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/DGE_TDBAL" data-ref="_M/DGE_TDBAL">DGE_TDBAL</dfn>	0x0608</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/DGE_TDBAH" data-ref="_M/DGE_TDBAH">DGE_TDBAH</dfn>	0x060c</u></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/DGE_TDLEN" data-ref="_M/DGE_TDLEN">DGE_TDLEN</dfn>	0x0610</u></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/DGE_TDH" data-ref="_M/DGE_TDH">DGE_TDH</dfn>		0x0618</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/DGE_TDT" data-ref="_M/DGE_TDT">DGE_TDT</dfn>		0x0620</u></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/DGE_TIDV" data-ref="_M/DGE_TIDV">DGE_TIDV</dfn>	0x0628</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/DGE_TXDCTL" data-ref="_M/DGE_TXDCTL">DGE_TXDCTL</dfn>	0x0630</u></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/DGE_TSPMT" data-ref="_M/DGE_TSPMT">DGE_TSPMT</dfn>	0x0638</u></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/DGE_PAP" data-ref="_M/DGE_PAP">DGE_PAP</dfn>		0x0640</u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><i>/* PHY communications */</i></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/DGE_MDIO" data-ref="_M/DGE_MDIO">DGE_MDIO</dfn>	0x0758</u></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/DGE_MDIRW" data-ref="_M/DGE_MDIRW">DGE_MDIRW</dfn>	0x0760</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><i>/* Statistics */</i></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/DGE_TPRL" data-ref="_M/DGE_TPRL">DGE_TPRL</dfn>	0x2000</u></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/DGE_TPRH" data-ref="_M/DGE_TPRH">DGE_TPRH</dfn>	0x2004</u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><i>/*</i></td></tr>
<tr><th id="100">100</th><td><i> * CTRL0 bit definitions.</i></td></tr>
<tr><th id="101">101</th><td><i> */</i></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/CTRL0_LRST" data-ref="_M/CTRL0_LRST">CTRL0_LRST</dfn>	0x00000008</u></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/CTRL0_JFE" data-ref="_M/CTRL0_JFE">CTRL0_JFE</dfn>	0x00000010</u></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/CTRL0_XLE" data-ref="_M/CTRL0_XLE">CTRL0_XLE</dfn>	0x00000020</u></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/CTRL0_MDCS" data-ref="_M/CTRL0_MDCS">CTRL0_MDCS</dfn>	0x00000040</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/CTRL0_CMDC" data-ref="_M/CTRL0_CMDC">CTRL0_CMDC</dfn>	0x00000080</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/CTRL0_SDP0" data-ref="_M/CTRL0_SDP0">CTRL0_SDP0</dfn>	0x00040000</u></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/CTRL0_SDP1" data-ref="_M/CTRL0_SDP1">CTRL0_SDP1</dfn>	0x00080000</u></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/CTRL0_SDP2" data-ref="_M/CTRL0_SDP2">CTRL0_SDP2</dfn>	0x00100000</u></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/CTRL0_SDP3" data-ref="_M/CTRL0_SDP3">CTRL0_SDP3</dfn>	0x00200000</u></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/CTRL0_SDP0_DIR" data-ref="_M/CTRL0_SDP0_DIR">CTRL0_SDP0_DIR</dfn>	0x00400000</u></td></tr>
<tr><th id="112">112</th><td><u>#define	<dfn class="macro" id="_M/CTRL0_SDP1_DIR" data-ref="_M/CTRL0_SDP1_DIR">CTRL0_SDP1_DIR</dfn>	0x00800000</u></td></tr>
<tr><th id="113">113</th><td><u>#define	<dfn class="macro" id="_M/CTRL0_SDP2_DIR" data-ref="_M/CTRL0_SDP2_DIR">CTRL0_SDP2_DIR</dfn>	0x01000000</u></td></tr>
<tr><th id="114">114</th><td><u>#define	<dfn class="macro" id="_M/CTRL0_SDP3_DIR" data-ref="_M/CTRL0_SDP3_DIR">CTRL0_SDP3_DIR</dfn>	0x02000000</u></td></tr>
<tr><th id="115">115</th><td><u>#define	<dfn class="macro" id="_M/CTRL0_RST" data-ref="_M/CTRL0_RST">CTRL0_RST</dfn>	0x04000000</u></td></tr>
<tr><th id="116">116</th><td><u>#define	<dfn class="macro" id="_M/CTRL0_RPE" data-ref="_M/CTRL0_RPE">CTRL0_RPE</dfn>	0x08000000</u></td></tr>
<tr><th id="117">117</th><td><u>#define	<dfn class="macro" id="_M/CTRL0_TPE" data-ref="_M/CTRL0_TPE">CTRL0_TPE</dfn>	0x10000000</u></td></tr>
<tr><th id="118">118</th><td><u>#define	<dfn class="macro" id="_M/CTRL0_VME" data-ref="_M/CTRL0_VME">CTRL0_VME</dfn>	0x40000000</u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><i>/*</i></td></tr>
<tr><th id="121">121</th><td><i> * CTRL1 bit definitions.</i></td></tr>
<tr><th id="122">122</th><td><i> */</i></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/CTRL1_EE_RST" data-ref="_M/CTRL1_EE_RST">CTRL1_EE_RST</dfn>	0x00002000</u></td></tr>
<tr><th id="124">124</th><td><i>/*</i></td></tr>
<tr><th id="125">125</th><td><i> * STATUS bit definitions.</i></td></tr>
<tr><th id="126">126</th><td><i> */</i></td></tr>
<tr><th id="127">127</th><td><u>#define	<dfn class="macro" id="_M/STATUS_LINKUP" data-ref="_M/STATUS_LINKUP">STATUS_LINKUP</dfn>	0x00000002</u></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/STATUS_BUS64" data-ref="_M/STATUS_BUS64">STATUS_BUS64</dfn>	0x00001000</u></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/STATUS_PCIX" data-ref="_M/STATUS_PCIX">STATUS_PCIX</dfn>	0x00002000</u></td></tr>
<tr><th id="130">130</th><td><u>#define	<dfn class="macro" id="_M/STATUS_PCIX_MSK" data-ref="_M/STATUS_PCIX_MSK">STATUS_PCIX_MSK</dfn>	0x0000C000</u></td></tr>
<tr><th id="131">131</th><td><u>#define	<dfn class="macro" id="_M/STATUS_PCIX_66" data-ref="_M/STATUS_PCIX_66">STATUS_PCIX_66</dfn>	0x00000000</u></td></tr>
<tr><th id="132">132</th><td><u>#define	<dfn class="macro" id="_M/STATUS_PCIX_100" data-ref="_M/STATUS_PCIX_100">STATUS_PCIX_100</dfn>	0x00004000</u></td></tr>
<tr><th id="133">133</th><td><u>#define	<dfn class="macro" id="_M/STATUS_PCIX_133" data-ref="_M/STATUS_PCIX_133">STATUS_PCIX_133</dfn>	0x00008000</u></td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><i>/*</i></td></tr>
<tr><th id="136">136</th><td><i> * Interrupt control registers bit definitions.</i></td></tr>
<tr><th id="137">137</th><td><i> */</i></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/ICR_TXDW" data-ref="_M/ICR_TXDW">ICR_TXDW</dfn>	0x00000001</u></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/ICR_TXQE" data-ref="_M/ICR_TXQE">ICR_TXQE</dfn>	0x00000002</u></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/ICR_LSC" data-ref="_M/ICR_LSC">ICR_LSC</dfn>		0x00000004</u></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/ICR_RXSEQ" data-ref="_M/ICR_RXSEQ">ICR_RXSEQ</dfn>	0x00000008</u></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/ICR_RXDMT0" data-ref="_M/ICR_RXDMT0">ICR_RXDMT0</dfn>	0x00000010</u></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/ICR_RXO" data-ref="_M/ICR_RXO">ICR_RXO</dfn>		0x00000040</u></td></tr>
<tr><th id="144">144</th><td><u>#define	<dfn class="macro" id="_M/ICR_RXT0" data-ref="_M/ICR_RXT0">ICR_RXT0</dfn>	0x00000080</u></td></tr>
<tr><th id="145">145</th><td><u>#define	<dfn class="macro" id="_M/ICR_GPI0" data-ref="_M/ICR_GPI0">ICR_GPI0</dfn>	0x00000800</u></td></tr>
<tr><th id="146">146</th><td><u>#define	<dfn class="macro" id="_M/ICR_GPI1" data-ref="_M/ICR_GPI1">ICR_GPI1</dfn>	0x00001000</u></td></tr>
<tr><th id="147">147</th><td><u>#define	<dfn class="macro" id="_M/ICR_GPI2" data-ref="_M/ICR_GPI2">ICR_GPI2</dfn>	0x00002000</u></td></tr>
<tr><th id="148">148</th><td><u>#define	<dfn class="macro" id="_M/ICR_GPI3" data-ref="_M/ICR_GPI3">ICR_GPI3</dfn>	0x00004000</u></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><i>/*</i></td></tr>
<tr><th id="151">151</th><td><i> * RCTL bit definitions.</i></td></tr>
<tr><th id="152">152</th><td><i> */</i></td></tr>
<tr><th id="153">153</th><td><u>#define	<dfn class="macro" id="_M/RCTL_RXEN" data-ref="_M/RCTL_RXEN">RCTL_RXEN</dfn>	0x00000002</u></td></tr>
<tr><th id="154">154</th><td><u>#define	<dfn class="macro" id="_M/RCTL_SBP" data-ref="_M/RCTL_SBP">RCTL_SBP</dfn>	0x00000004</u></td></tr>
<tr><th id="155">155</th><td><u>#define	<dfn class="macro" id="_M/RCTL_UPE" data-ref="_M/RCTL_UPE">RCTL_UPE</dfn>	0x00000008</u></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/RCTL_MPE" data-ref="_M/RCTL_MPE">RCTL_MPE</dfn>	0x00000010</u></td></tr>
<tr><th id="157">157</th><td><u>#define	<dfn class="macro" id="_M/RCTL_RDMTS_12" data-ref="_M/RCTL_RDMTS_12">RCTL_RDMTS_12</dfn>	0x00000000</u></td></tr>
<tr><th id="158">158</th><td><u>#define	<dfn class="macro" id="_M/RCTL_RDMTS_14" data-ref="_M/RCTL_RDMTS_14">RCTL_RDMTS_14</dfn>	0x00000100</u></td></tr>
<tr><th id="159">159</th><td><u>#define	<dfn class="macro" id="_M/RCTL_RDMTS_18" data-ref="_M/RCTL_RDMTS_18">RCTL_RDMTS_18</dfn>	0x00000200</u></td></tr>
<tr><th id="160">160</th><td><u>#define	<dfn class="macro" id="_M/RCTL_BAM" data-ref="_M/RCTL_BAM">RCTL_BAM</dfn>	0x00008000</u></td></tr>
<tr><th id="161">161</th><td><u>#define	<dfn class="macro" id="_M/RCTL_BSIZE_2k" data-ref="_M/RCTL_BSIZE_2k">RCTL_BSIZE_2k</dfn>	0x00000000</u></td></tr>
<tr><th id="162">162</th><td><u>#define	<dfn class="macro" id="_M/RCTL_BSIZE_4k" data-ref="_M/RCTL_BSIZE_4k">RCTL_BSIZE_4k</dfn>	0x00010000</u></td></tr>
<tr><th id="163">163</th><td><u>#define	<dfn class="macro" id="_M/RCTL_BSIZE_8k" data-ref="_M/RCTL_BSIZE_8k">RCTL_BSIZE_8k</dfn>	0x00020000</u></td></tr>
<tr><th id="164">164</th><td><u>#define	<dfn class="macro" id="_M/RCTL_BSIZE_16k" data-ref="_M/RCTL_BSIZE_16k">RCTL_BSIZE_16k</dfn>	0x00030000</u></td></tr>
<tr><th id="165">165</th><td><u>#define	<dfn class="macro" id="_M/RCTL_VFE" data-ref="_M/RCTL_VFE">RCTL_VFE</dfn>	0x00040000</u></td></tr>
<tr><th id="166">166</th><td><u>#define	<dfn class="macro" id="_M/RCTL_CFIEN" data-ref="_M/RCTL_CFIEN">RCTL_CFIEN</dfn>	0x00080000</u></td></tr>
<tr><th id="167">167</th><td><u>#define	<dfn class="macro" id="_M/RCTL_CFI" data-ref="_M/RCTL_CFI">RCTL_CFI</dfn>	0x00100000</u></td></tr>
<tr><th id="168">168</th><td><u>#define	<dfn class="macro" id="_M/RCTL_RPDA_MC" data-ref="_M/RCTL_RPDA_MC">RCTL_RPDA_MC</dfn>	0x00400000</u></td></tr>
<tr><th id="169">169</th><td><u>#define	<dfn class="macro" id="_M/RCTL_CFF" data-ref="_M/RCTL_CFF">RCTL_CFF</dfn>	0x00800000</u></td></tr>
<tr><th id="170">170</th><td><u>#define	<dfn class="macro" id="_M/RCTL_SECRC" data-ref="_M/RCTL_SECRC">RCTL_SECRC</dfn>	0x04000000</u></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/RCTL_MO" data-ref="_M/RCTL_MO">RCTL_MO</dfn>(x)	((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><u>#define	<dfn class="macro" id="_M/FCRTL_XONE" data-ref="_M/FCRTL_XONE">FCRTL_XONE</dfn>	0x80000000</u></td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><i>/*</i></td></tr>
<tr><th id="177">177</th><td><i> * RXDCTL macros.</i></td></tr>
<tr><th id="178">178</th><td><i> */</i></td></tr>
<tr><th id="179">179</th><td><u>#define	<dfn class="macro" id="_M/RXDCTL_PTHRESH" data-ref="_M/RXDCTL_PTHRESH">RXDCTL_PTHRESH</dfn>(x) (x)</u></td></tr>
<tr><th id="180">180</th><td><u>#define	<dfn class="macro" id="_M/RXDCTL_HTHRESH" data-ref="_M/RXDCTL_HTHRESH">RXDCTL_HTHRESH</dfn>(x) ((x) &lt;&lt; 9)</u></td></tr>
<tr><th id="181">181</th><td><u>#define	<dfn class="macro" id="_M/RXDCTL_WTHRESH" data-ref="_M/RXDCTL_WTHRESH">RXDCTL_WTHRESH</dfn>(x) ((x) &lt;&lt; 18)</u></td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><i>/*</i></td></tr>
<tr><th id="184">184</th><td><i> * RXCSUM bit definitions.</i></td></tr>
<tr><th id="185">185</th><td><i> */</i></td></tr>
<tr><th id="186">186</th><td><u>#define	<dfn class="macro" id="_M/RXCSUM_IPOFL" data-ref="_M/RXCSUM_IPOFL">RXCSUM_IPOFL</dfn>	0x00000100</u></td></tr>
<tr><th id="187">187</th><td><u>#define	<dfn class="macro" id="_M/RXCSUM_TUOFL" data-ref="_M/RXCSUM_TUOFL">RXCSUM_TUOFL</dfn>	0x00000200</u></td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><i>/*</i></td></tr>
<tr><th id="190">190</th><td><i> * RAH/RAL macros.</i></td></tr>
<tr><th id="191">191</th><td><i> */</i></td></tr>
<tr><th id="192">192</th><td><u>#define	<dfn class="macro" id="_M/RAH_AV" data-ref="_M/RAH_AV">RAH_AV</dfn>		0x80000000</u></td></tr>
<tr><th id="193">193</th><td><u>#define	<dfn class="macro" id="_M/RA_TABSIZE" data-ref="_M/RA_TABSIZE">RA_TABSIZE</dfn>	16		/* # of direct-filtered addresses */</u></td></tr>
<tr><th id="194">194</th><td><u>#define	<dfn class="macro" id="_M/RA_ADDR" data-ref="_M/RA_ADDR">RA_ADDR</dfn>(reg, idx) ((reg) + (idx) * 8)</u></td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td><i>/*</i></td></tr>
<tr><th id="197">197</th><td><i> * MTA macros.</i></td></tr>
<tr><th id="198">198</th><td><i> */</i></td></tr>
<tr><th id="199">199</th><td><u>#define	<dfn class="macro" id="_M/MC_TABSIZE" data-ref="_M/MC_TABSIZE">MC_TABSIZE</dfn>	128		/* Size of multicast array table */</u></td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td><i>/*</i></td></tr>
<tr><th id="202">202</th><td><i> * TCTL bit definitions.</i></td></tr>
<tr><th id="203">203</th><td><i> */</i></td></tr>
<tr><th id="204">204</th><td><u>#define	<dfn class="macro" id="_M/TCTL_TCE" data-ref="_M/TCTL_TCE">TCTL_TCE</dfn>	0x00000001</u></td></tr>
<tr><th id="205">205</th><td><u>#define	<dfn class="macro" id="_M/TCTL_TXEN" data-ref="_M/TCTL_TXEN">TCTL_TXEN</dfn>	0x00000002</u></td></tr>
<tr><th id="206">206</th><td><u>#define	<dfn class="macro" id="_M/TCTL_TPDE" data-ref="_M/TCTL_TPDE">TCTL_TPDE</dfn>	0x00000004</u></td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><i>/*</i></td></tr>
<tr><th id="209">209</th><td><i> * TXDCTL macros.</i></td></tr>
<tr><th id="210">210</th><td><i> */</i></td></tr>
<tr><th id="211">211</th><td><u>#define	<dfn class="macro" id="_M/TXDCTL_PTHRESH" data-ref="_M/TXDCTL_PTHRESH">TXDCTL_PTHRESH</dfn>(x) (x)</u></td></tr>
<tr><th id="212">212</th><td><u>#define	<dfn class="macro" id="_M/TXDCTL_HTHRESH" data-ref="_M/TXDCTL_HTHRESH">TXDCTL_HTHRESH</dfn>(x) ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="213">213</th><td><u>#define	<dfn class="macro" id="_M/TXDCTL_WTHRESH" data-ref="_M/TXDCTL_WTHRESH">TXDCTL_WTHRESH</dfn>(x) ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td><i>/*</i></td></tr>
<tr><th id="216">216</th><td><i> * MDIO communication bits.</i></td></tr>
<tr><th id="217">217</th><td><i> * This is for "New Protocol".</i></td></tr>
<tr><th id="218">218</th><td><i> */</i></td></tr>
<tr><th id="219">219</th><td><u>#define	<dfn class="macro" id="_M/MDIO_REG" data-ref="_M/MDIO_REG">MDIO_REG</dfn>(x)	((x) &amp; 0xffff)</u></td></tr>
<tr><th id="220">220</th><td><u>#define	<dfn class="macro" id="_M/MDIO_DEV" data-ref="_M/MDIO_DEV">MDIO_DEV</dfn>(x)	((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="221">221</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PHY" data-ref="_M/MDIO_PHY">MDIO_PHY</dfn>(x)	((x) &lt;&lt; 21)</u></td></tr>
<tr><th id="222">222</th><td><u>#define	<dfn class="macro" id="_M/MDIO_ADDR" data-ref="_M/MDIO_ADDR">MDIO_ADDR</dfn>	0</u></td></tr>
<tr><th id="223">223</th><td><u>#define	<dfn class="macro" id="_M/MDIO_WRITE" data-ref="_M/MDIO_WRITE">MDIO_WRITE</dfn>	(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="224">224</th><td><u>#define	<dfn class="macro" id="_M/MDIO_READ" data-ref="_M/MDIO_READ">MDIO_READ</dfn>	(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="225">225</th><td><u>#define	<dfn class="macro" id="_M/MDIO_OLD_P" data-ref="_M/MDIO_OLD_P">MDIO_OLD_P</dfn>	(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="226">226</th><td><u>#define	<dfn class="macro" id="_M/MDIO_CMD" data-ref="_M/MDIO_CMD">MDIO_CMD</dfn>	(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><i>/*</i></td></tr>
<tr><th id="229">229</th><td><i> * EEPROM stuff.</i></td></tr>
<tr><th id="230">230</th><td><i> * The 10GbE card uses an ATMEL AT93C46 in 64x16 mode,</i></td></tr>
<tr><th id="231">231</th><td><i> * see <a href="http://www.atmel.com/dyn/resources/prod_documents/doc0172.pdf">http://www.atmel.com/dyn/resources/prod_documents/doc0172.pdf</a></i></td></tr>
<tr><th id="232">232</th><td><i> */</i></td></tr>
<tr><th id="233">233</th><td><i>/* EEPROM bit masks in the EECD register */</i></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/EECD_SK" data-ref="_M/EECD_SK">EECD_SK</dfn>		0x01</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/EECD_CS" data-ref="_M/EECD_CS">EECD_CS</dfn>		0x02</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/EECD_DI" data-ref="_M/EECD_DI">EECD_DI</dfn>		0x04</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/EECD_DO" data-ref="_M/EECD_DO">EECD_DO</dfn>		0x08</u></td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><u>#define	<dfn class="macro" id="_M/EEPROM_SIZE" data-ref="_M/EEPROM_SIZE">EEPROM_SIZE</dfn>	64	/* 64 word in length */</u></td></tr>
<tr><th id="240">240</th><td><u>#define	<dfn class="macro" id="_M/EEPROM_CKSUM" data-ref="_M/EEPROM_CKSUM">EEPROM_CKSUM</dfn>	0xbaba</u></td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><u>#define	<dfn class="macro" id="_M/EE_ADDR01" data-ref="_M/EE_ADDR01">EE_ADDR01</dfn>	0	/* Offset in EEPROM for MAC address 0-1 */</u></td></tr>
<tr><th id="243">243</th><td><u>#define	<dfn class="macro" id="_M/EE_ADDR23" data-ref="_M/EE_ADDR23">EE_ADDR23</dfn>	1	/* Offset in EEPROM for MAC address 2-3 */</u></td></tr>
<tr><th id="244">244</th><td><u>#define	<dfn class="macro" id="_M/EE_ADDR45" data-ref="_M/EE_ADDR45">EE_ADDR45</dfn>	2	/* Offset in EEPROM for MAC address 4-5 */</u></td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><i>/*</i></td></tr>
<tr><th id="247">247</th><td><i> * Transmit descriptor definitions.</i></td></tr>
<tr><th id="248">248</th><td><i> */</i></td></tr>
<tr><th id="249">249</th><td><b>struct</b> <dfn class="type def" id="dge_tdes" title='dge_tdes' data-ref="dge_tdes" data-ref-filename="dge_tdes">dge_tdes</dfn> {</td></tr>
<tr><th id="250">250</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="dge_tdes::dt_baddrl" title='dge_tdes::dt_baddrl' data-ref="dge_tdes::dt_baddrl" data-ref-filename="dge_tdes..dt_baddrl">dt_baddrl</dfn>;	<i>/* Lower 32 bits of buffer address */</i></td></tr>
<tr><th id="251">251</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="dge_tdes::dt_baddrh" title='dge_tdes::dt_baddrh' data-ref="dge_tdes::dt_baddrh" data-ref-filename="dge_tdes..dt_baddrh">dt_baddrh</dfn>;	<i>/* Upper 32 bits of buffer address */</i></td></tr>
<tr><th id="252">252</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="dge_tdes::dt_ctl" title='dge_tdes::dt_ctl' data-ref="dge_tdes::dt_ctl" data-ref-filename="dge_tdes..dt_ctl">dt_ctl</dfn>;	<i>/* Command/Type/Length */</i></td></tr>
<tr><th id="253">253</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>  <dfn class="decl field" id="dge_tdes::dt_status" title='dge_tdes::dt_status' data-ref="dge_tdes::dt_status" data-ref-filename="dge_tdes..dt_status">dt_status</dfn>;	<i>/* Transmitted data status info */</i></td></tr>
<tr><th id="254">254</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>  <dfn class="decl field" id="dge_tdes::dt_popts" title='dge_tdes::dt_popts' data-ref="dge_tdes::dt_popts" data-ref-filename="dge_tdes..dt_popts">dt_popts</dfn>;	<i>/* Packet options */</i></td></tr>
<tr><th id="255">255</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="dge_tdes::dt_vlan" title='dge_tdes::dt_vlan' data-ref="dge_tdes::dt_vlan" data-ref-filename="dge_tdes..dt_vlan">dt_vlan</dfn>;	<i>/* VLAN information */</i></td></tr>
<tr><th id="256">256</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td><i>/*</i></td></tr>
<tr><th id="259">259</th><td><i> * Context transmit descriptor, "overlayed" on the above struct.</i></td></tr>
<tr><th id="260">260</th><td><i> */</i></td></tr>
<tr><th id="261">261</th><td><b>struct</b> <dfn class="type def" id="dge_ctdes" title='dge_ctdes' data-ref="dge_ctdes" data-ref-filename="dge_ctdes">dge_ctdes</dfn> {</td></tr>
<tr><th id="262">262</th><td><u>#<span data-ppcond="262">if</span> 0</u></td></tr>
<tr><th id="263">263</th><td>	uint8_t	 dc_ipcss;	<i>/* IP checksum start */</i></td></tr>
<tr><th id="264">264</th><td>	uint8_t	 dc_ipcso;	<i>/* IP checksum offset */</i></td></tr>
<tr><th id="265">265</th><td>	uint16_t dc_ipcse;	<i>/* IP checksum ending */</i></td></tr>
<tr><th id="266">266</th><td>	uint8_t	 dc_tucss;	<i>/* TCP/UDP checksum start */</i></td></tr>
<tr><th id="267">267</th><td>	uint8_t	 dc_tucso;	<i>/* TCP/UDP checksum offset */</i></td></tr>
<tr><th id="268">268</th><td>	uint16_t dc_tucse;	<i>/* TCP/UDP checksum ending */</i></td></tr>
<tr><th id="269">269</th><td>	uint32_t dc_ctl;	<i>/* Command/Type/Length (as above) */</i></td></tr>
<tr><th id="270">270</th><td>	uint8_t	 dc_status;	<i>/* Status info (as above) */</i></td></tr>
<tr><th id="271">271</th><td>	uint8_t	 dc_hdrlen;	<i>/* Header length */</i></td></tr>
<tr><th id="272">272</th><td>	uint16_t dc_mss;	<i>/* Maximum segment size */</i></td></tr>
<tr><th id="273">273</th><td><u>#<span data-ppcond="262">else</span></u></td></tr>
<tr><th id="274">274</th><td>        <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="dge_ctdes::dc_tcpip_ipcs" title='dge_ctdes::dc_tcpip_ipcs' data-ref="dge_ctdes::dc_tcpip_ipcs" data-ref-filename="dge_ctdes..dc_tcpip_ipcs">dc_tcpip_ipcs</dfn>;	<i>/* IP checksum context */</i></td></tr>
<tr><th id="275">275</th><td>        <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="dge_ctdes::dc_tcpip_tucs" title='dge_ctdes::dc_tcpip_tucs' data-ref="dge_ctdes::dc_tcpip_tucs" data-ref-filename="dge_ctdes..dc_tcpip_tucs">dc_tcpip_tucs</dfn>;	<i>/* TCP/UDP checksum context */</i></td></tr>
<tr><th id="276">276</th><td>        <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="dge_ctdes::dc_tcpip_cmdlen" title='dge_ctdes::dc_tcpip_cmdlen' data-ref="dge_ctdes::dc_tcpip_cmdlen" data-ref-filename="dge_ctdes..dc_tcpip_cmdlen">dc_tcpip_cmdlen</dfn>;</td></tr>
<tr><th id="277">277</th><td>        <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="dge_ctdes::dc_tcpip_seg" title='dge_ctdes::dc_tcpip_seg' data-ref="dge_ctdes::dc_tcpip_seg" data-ref-filename="dge_ctdes..dc_tcpip_seg">dc_tcpip_seg</dfn>;	<i>/* TCP segmentation context */</i></td></tr>
<tr><th id="278">278</th><td><u>#<span data-ppcond="262">endif</span></u></td></tr>
<tr><th id="279">279</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td><u>#define	<dfn class="macro" id="_M/TDESC_DTYP_CTD" data-ref="_M/TDESC_DTYP_CTD">TDESC_DTYP_CTD</dfn>	0x00000000</u></td></tr>
<tr><th id="282">282</th><td><u>#define	<dfn class="macro" id="_M/TDESC_DTYP_DATA" data-ref="_M/TDESC_DTYP_DATA">TDESC_DTYP_DATA</dfn>	0x00100000</u></td></tr>
<tr><th id="283">283</th><td><u>#define	<dfn class="macro" id="_M/TDESC_DCMD_IDE" data-ref="_M/TDESC_DCMD_IDE">TDESC_DCMD_IDE</dfn>	0x80000000</u></td></tr>
<tr><th id="284">284</th><td><u>#define	<dfn class="macro" id="_M/TDESC_DCMD_VLE" data-ref="_M/TDESC_DCMD_VLE">TDESC_DCMD_VLE</dfn>	0x40000000</u></td></tr>
<tr><th id="285">285</th><td><u>#define	<dfn class="macro" id="_M/TDESC_DCMD_RS" data-ref="_M/TDESC_DCMD_RS">TDESC_DCMD_RS</dfn>	0x08000000</u></td></tr>
<tr><th id="286">286</th><td><u>#define	<dfn class="macro" id="_M/TDESC_DCMD_TSE" data-ref="_M/TDESC_DCMD_TSE">TDESC_DCMD_TSE</dfn>	0x04000000</u></td></tr>
<tr><th id="287">287</th><td><u>#define	<dfn class="macro" id="_M/TDESC_DCMD_EOP" data-ref="_M/TDESC_DCMD_EOP">TDESC_DCMD_EOP</dfn>	0x01000000</u></td></tr>
<tr><th id="288">288</th><td><u>#define	<dfn class="macro" id="_M/TDESC_TUCMD_IDE" data-ref="_M/TDESC_TUCMD_IDE">TDESC_TUCMD_IDE</dfn>	0x80000000</u></td></tr>
<tr><th id="289">289</th><td><u>#define	<dfn class="macro" id="_M/TDESC_TUCMD_RS" data-ref="_M/TDESC_TUCMD_RS">TDESC_TUCMD_RS</dfn>	0x08000000</u></td></tr>
<tr><th id="290">290</th><td><u>#define	<dfn class="macro" id="_M/TDESC_TUCMD_TSE" data-ref="_M/TDESC_TUCMD_TSE">TDESC_TUCMD_TSE</dfn>	0x04000000</u></td></tr>
<tr><th id="291">291</th><td><u>#define	<dfn class="macro" id="_M/TDESC_TUCMD_IP" data-ref="_M/TDESC_TUCMD_IP">TDESC_TUCMD_IP</dfn>	0x02000000</u></td></tr>
<tr><th id="292">292</th><td><u>#define	<dfn class="macro" id="_M/TDESC_TUCMD_TCP" data-ref="_M/TDESC_TUCMD_TCP">TDESC_TUCMD_TCP</dfn>	0x01000000</u></td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><u>#define	<dfn class="macro" id="_M/DGE_TCPIP_IPCSS" data-ref="_M/DGE_TCPIP_IPCSS">DGE_TCPIP_IPCSS</dfn>(x) (x)</u></td></tr>
<tr><th id="295">295</th><td><u>#define	<dfn class="macro" id="_M/DGE_TCPIP_IPCSO" data-ref="_M/DGE_TCPIP_IPCSO">DGE_TCPIP_IPCSO</dfn>(x) ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="296">296</th><td><u>#define	<dfn class="macro" id="_M/DGE_TCPIP_IPCSE" data-ref="_M/DGE_TCPIP_IPCSE">DGE_TCPIP_IPCSE</dfn>(x) ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="297">297</th><td><u>#define	<dfn class="macro" id="_M/DGE_TCPIP_TUCSS" data-ref="_M/DGE_TCPIP_TUCSS">DGE_TCPIP_TUCSS</dfn>(x) (x)</u></td></tr>
<tr><th id="298">298</th><td><u>#define	<dfn class="macro" id="_M/DGE_TCPIP_TUCSO" data-ref="_M/DGE_TCPIP_TUCSO">DGE_TCPIP_TUCSO</dfn>(x) ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="299">299</th><td><u>#define	<dfn class="macro" id="_M/DGE_TCPIP_TUCSE" data-ref="_M/DGE_TCPIP_TUCSE">DGE_TCPIP_TUCSE</dfn>(x) ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td><u>#define	<dfn class="macro" id="_M/TDESC_STA_DD" data-ref="_M/TDESC_STA_DD">TDESC_STA_DD</dfn>	0x01</u></td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><u>#define	<dfn class="macro" id="_M/TDESC_POPTS_TXSM" data-ref="_M/TDESC_POPTS_TXSM">TDESC_POPTS_TXSM</dfn> 0x02</u></td></tr>
<tr><th id="304">304</th><td><u>#define	<dfn class="macro" id="_M/TDESC_POPTS_IXSM" data-ref="_M/TDESC_POPTS_IXSM">TDESC_POPTS_IXSM</dfn> 0x01</u></td></tr>
<tr><th id="305">305</th><td><i>/*</i></td></tr>
<tr><th id="306">306</th><td><i> * Receive descriptor definitions.</i></td></tr>
<tr><th id="307">307</th><td><i> */</i></td></tr>
<tr><th id="308">308</th><td><b>struct</b> <dfn class="type def" id="dge_rdes" title='dge_rdes' data-ref="dge_rdes" data-ref-filename="dge_rdes">dge_rdes</dfn> {</td></tr>
<tr><th id="309">309</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="dge_rdes::dr_baddrl" title='dge_rdes::dr_baddrl' data-ref="dge_rdes::dr_baddrl" data-ref-filename="dge_rdes..dr_baddrl">dr_baddrl</dfn>;	<i>/* Lower 32 bits of buffer address */</i></td></tr>
<tr><th id="310">310</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="dge_rdes::dr_baddrh" title='dge_rdes::dr_baddrh' data-ref="dge_rdes::dr_baddrh" data-ref-filename="dge_rdes..dr_baddrh">dr_baddrh</dfn>;	<i>/* Upper 32 bits of buffer address */</i></td></tr>
<tr><th id="311">311</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="dge_rdes::dr_len" title='dge_rdes::dr_len' data-ref="dge_rdes::dr_len" data-ref-filename="dge_rdes..dr_len">dr_len</dfn>;	<i>/* Length of receive packet */</i></td></tr>
<tr><th id="312">312</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="dge_rdes::dr_cksum" title='dge_rdes::dr_cksum' data-ref="dge_rdes::dr_cksum" data-ref-filename="dge_rdes..dr_cksum">dr_cksum</dfn>;	<i>/* Packet checksum */</i></td></tr>
<tr><th id="313">313</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>  <dfn class="decl field" id="dge_rdes::dr_status" title='dge_rdes::dr_status' data-ref="dge_rdes::dr_status" data-ref-filename="dge_rdes..dr_status">dr_status</dfn>;	<i>/* Received data status info */</i></td></tr>
<tr><th id="314">314</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>  <dfn class="decl field" id="dge_rdes::dr_errors" title='dge_rdes::dr_errors' data-ref="dge_rdes::dr_errors" data-ref-filename="dge_rdes..dr_errors">dr_errors</dfn>;	<i>/* Receive errors */</i></td></tr>
<tr><th id="315">315</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="dge_rdes::dr_special" title='dge_rdes::dr_special' data-ref="dge_rdes::dr_special" data-ref-filename="dge_rdes..dr_special">dr_special</dfn>;	<i>/* VLAN (802.1q) information */</i></td></tr>
<tr><th id="316">316</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td><u>#define	<dfn class="macro" id="_M/RDESC_STS_PIF" data-ref="_M/RDESC_STS_PIF">RDESC_STS_PIF</dfn>	0x80	/* Exact filter match */</u></td></tr>
<tr><th id="319">319</th><td><u>#define	<dfn class="macro" id="_M/RDESC_STS_IPCS" data-ref="_M/RDESC_STS_IPCS">RDESC_STS_IPCS</dfn>	0x40	/* IP Checksum calculated */</u></td></tr>
<tr><th id="320">320</th><td><u>#define	<dfn class="macro" id="_M/RDESC_STS_TCPCS" data-ref="_M/RDESC_STS_TCPCS">RDESC_STS_TCPCS</dfn>	0x20	/* TCP checksum calculated */</u></td></tr>
<tr><th id="321">321</th><td><u>#define	<dfn class="macro" id="_M/RDESC_STS_VP" data-ref="_M/RDESC_STS_VP">RDESC_STS_VP</dfn>	0x08	/* Packet is 802.1q */</u></td></tr>
<tr><th id="322">322</th><td><u>#define	<dfn class="macro" id="_M/RDESC_STS_IXSM" data-ref="_M/RDESC_STS_IXSM">RDESC_STS_IXSM</dfn>	0x04	/* Ignore checksum */</u></td></tr>
<tr><th id="323">323</th><td><u>#define	<dfn class="macro" id="_M/RDESC_STS_EOP" data-ref="_M/RDESC_STS_EOP">RDESC_STS_EOP</dfn>	0x02	/* End of packet */</u></td></tr>
<tr><th id="324">324</th><td><u>#define	<dfn class="macro" id="_M/RDESC_STS_DD" data-ref="_M/RDESC_STS_DD">RDESC_STS_DD</dfn>	0x01	/* Descriptor done */</u></td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td><u>#define	<dfn class="macro" id="_M/RDESC_ERR_RXE" data-ref="_M/RDESC_ERR_RXE">RDESC_ERR_RXE</dfn>	0x80	/* RX data error */</u></td></tr>
<tr><th id="327">327</th><td><u>#define	<dfn class="macro" id="_M/RDESC_ERR_IPE" data-ref="_M/RDESC_ERR_IPE">RDESC_ERR_IPE</dfn>	0x40	/* IP checksum error */</u></td></tr>
<tr><th id="328">328</th><td><u>#define	<dfn class="macro" id="_M/RDESC_ERR_TCPE" data-ref="_M/RDESC_ERR_TCPE">RDESC_ERR_TCPE</dfn>	0x20	/* TCP/UDP checksum error */</u></td></tr>
<tr><th id="329">329</th><td><u>#define	<dfn class="macro" id="_M/RDESC_ERR_P" data-ref="_M/RDESC_ERR_P">RDESC_ERR_P</dfn>	0x08	/* Parity error */</u></td></tr>
<tr><th id="330">330</th><td><u>#define	<dfn class="macro" id="_M/RDESC_ERR_SE" data-ref="_M/RDESC_ERR_SE">RDESC_ERR_SE</dfn>	0x02	/* Symbol error */</u></td></tr>
<tr><th id="331">331</th><td><u>#define	<dfn class="macro" id="_M/RDESC_ERR_CE" data-ref="_M/RDESC_ERR_CE">RDESC_ERR_CE</dfn>	0x01	/* CRC/Alignment error */</u></td></tr>
<tr><th id="332">332</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='if_dge.c.html'>netbsd/sys/dev/pci/if_dge.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
