m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/FPGA/CompurterAchitecture/RISCV/sim
vadd4
Z0 !s110 1636029477
!i10b 1
!s100 AVi8]^@OEA_zC3Z4:UYA]1
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IS_Q<oXQo_>InMRY9ZM9Lm3
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/FPGA/CompurterAchitecture/RISCV_PIPELINE/sim
Z4 w1633672936
8D:/FPGA/CompurterAchitecture/RISCV/src/add4.v
FD:/FPGA/CompurterAchitecture/RISCV/src/add4.v
!i122 398
L0 1 7
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1636029477.000000
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/add4.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/add4.v|
!i113 1
Z7 o-work work
Z8 tCvgOpt 0
vadd4_tb
Z9 !s110 1636029478
!i10b 1
!s100 <c;CNb6EeT1]Y`fDk7a<T0
R1
I@<k:8OMn0dL`D8WI;8]]M3
R2
R3
R4
8D:/FPGA/CompurterAchitecture/RISCV/tb/add4_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/add4_tb.v
!i122 411
L0 2 8
R5
r1
!s85 0
31
Z10 !s108 1636029478.000000
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/add4_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/add4_tb.v|
!i113 1
R7
R8
vALU
R0
!i10b 1
!s100 S^Lm6ezdbjH;GQJcN`[Kf2
R1
IE@d7g]C[^k?UE;8DOk[>`3
R2
R3
w1633793393
8D:/FPGA/CompurterAchitecture/RISCV/src/ALU.v
FD:/FPGA/CompurterAchitecture/RISCV/src/ALU.v
!i122 399
L0 1 33
R5
r1
!s85 0
31
R6
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/ALU.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/ALU.v|
!i113 1
R7
R8
n@a@l@u
vALU_tb
R9
!i10b 1
!s100 MOIediAUL?=HUkee3m<Dg3
R1
InkYFg2EkDQ@AS@HDeYk8:2
R2
R3
w1633674886
8D:/FPGA/CompurterAchitecture/RISCV/tb/ALU_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/ALU_tb.v
!i122 412
L0 1 65
R5
r1
!s85 0
31
R10
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/ALU_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/ALU_tb.v|
!i113 1
R7
R8
n@a@l@u_tb
vbranch_comp
R0
!i10b 1
!s100 KLI<H?Bz9gQbLgMVH5<fg2
R1
I]Pf_:T;aeaUfjkKIz`<1<2
R2
R3
w1633677457
8D:/FPGA/CompurterAchitecture/RISCV/src/branch_comp.v
FD:/FPGA/CompurterAchitecture/RISCV/src/branch_comp.v
!i122 400
L0 1 8
R5
r1
!s85 0
31
R6
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/branch_comp.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/branch_comp.v|
!i113 1
R7
R8
vbranch_comp_tb
R9
!i10b 1
!s100 @P?45@R`?f=TN6Agc>_SC3
R1
I7FkPcKHQk7b52`[h0V]bX1
R2
R3
w1633677682
8D:/FPGA/CompurterAchitecture/RISCV/tb/branch_comp_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/branch_comp_tb.v
!i122 413
L0 1 29
R5
r1
!s85 0
31
R10
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/branch_comp_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/branch_comp_tb.v|
!i113 1
R7
R8
vBranch_Dectector
!s110 1636029480
!i10b 1
!s100 XhcidTnfB6VbdjmCaI=kS3
R1
IaG=gmYcn9m6XL@QU]7Sf]3
R2
R3
w1636028847
8D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/Branch_Dectector.v
FD:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/Branch_Dectector.v
!i122 424
Z11 L0 1 24
R5
r1
!s85 0
31
Z12 !s108 1636029479.000000
!s107 D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/Branch_Dectector.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/Branch_Dectector.v|
!i113 1
R7
R8
n@branch_@dectector
vBranch_Dectector_tb
!s110 1636029604
!i10b 1
!s100 Tzi@1TB`Bb5S_6cRKM<iW1
R1
IUEBl`IiVNzn[Oozo]boXM0
R2
R3
w1636029597
8D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/Branch_Dectector_tb.v
FD:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/Branch_Dectector_tb.v
!i122 426
R11
R5
r1
!s85 0
31
!s108 1636029604.000000
!s107 D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/Branch_Dectector_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/Branch_Dectector_tb.v|
!i113 1
R7
R8
n@branch_@dectector_tb
vBranch_Result
!s110 1636073669
!i10b 1
!s100 Hmh5addNkXchYhZVPZCZB0
R1
IFGGHSl<Tj`5SnM1DlW4RK1
R2
R3
w1636072754
8D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/Branch_Result.v
FD:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/Branch_Result.v
!i122 430
L0 1 31
R5
r1
!s85 0
31
!s108 1636073669.000000
!s107 D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/Branch_Result.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/Branch_Result.v|
!i113 1
R7
R8
n@branch_@result
vBranch_Result_tb
!s110 1636044371
!i10b 1
!s100 GcebIU^9Q_lK5^U?gYV5[3
R1
IPc@_HZDOFgfLWb8^jPP>:0
R2
R3
w1636044365
8D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/Branch_Result_tb.v
FD:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/Branch_Result_tb.v
!i122 429
L0 2 34
R5
r1
!s85 0
31
!s108 1636044371.000000
!s107 D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/Branch_Result_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/Branch_Result_tb.v|
!i113 1
R7
R8
n@branch_@result_tb
vBranch_Target
!s110 1636115100
!i10b 1
!s100 Oc;g29U_Ff2<8f4eW35292
R1
ImiT>0VYk@9WJLE8ZC@:<=1
R2
R3
w1636115096
8D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/Branch_Target.v
FD:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/Branch_Target.v
!i122 466
L0 1 55
R5
r1
!s85 0
31
!s108 1636115100.000000
!s107 D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/Branch_Target.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/Branch_Target.v|
!i113 1
R7
R8
n@branch_@target
vBranch_Target_tb
!s110 1636116080
!i10b 1
!s100 8l04gC<DPPdNfCKDa[Q;z2
R1
IQ=z3Ez:dOZ5=3haljKKGe0
R2
R3
w1636116076
8D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/Branch_Target_tb.v
FD:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/Branch_Target_tb.v
!i122 470
L0 2 43
R5
r1
!s85 0
31
!s108 1636116080.000000
!s107 D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/Branch_Target_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/Branch_Target_tb.v|
!i113 1
R7
R8
n@branch_@target_tb
vDMEM
R0
!i10b 1
!s100 0G23SmUi_mghQ_XHZP_2;0
R1
II9_j1miMOASU2AmZQ3?Ao1
R2
R3
w1633873764
8D:/FPGA/CompurterAchitecture/RISCV/src/DMEM.v
FD:/FPGA/CompurterAchitecture/RISCV/src/DMEM.v
!i122 401
Z13 L0 2 42
R5
r1
!s85 0
31
R6
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/DMEM.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/DMEM.v|
!i113 1
R7
R8
n@d@m@e@m
vDMEM_ADDJ
R0
!i10b 1
!s100 VP70RlO7:U?`D`?;IJKn_2
R1
IK7d8UmPVkDYhRPJ`A[[Sc1
R2
R3
w1633504638
8D:/FPGA/CompurterAchitecture/RISCV/src/DMEM_ADDJ.v
FD:/FPGA/CompurterAchitecture/RISCV/src/DMEM_ADDJ.v
!i122 402
L0 1 34
R5
r1
!s85 0
31
R6
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/DMEM_ADDJ.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/DMEM_ADDJ.v|
!i113 1
R7
R8
n@d@m@e@m_@a@d@d@j
vDMEM_ADDJ_tb
Z14 !s110 1636029479
!i10b 1
!s100 BY0R1nAeHSLJTdeEJU=g@0
R1
I]@aV^^]@6X:C@RFZSdaT<1
R2
R3
w1633505018
8D:/FPGA/CompurterAchitecture/RISCV/tb/DMEM_ADDJ_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/DMEM_ADDJ_tb.v
!i122 414
L0 1 30
R5
r1
!s85 0
31
R10
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/DMEM_ADDJ_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/DMEM_ADDJ_tb.v|
!i113 1
R7
R8
n@d@m@e@m_@a@d@d@j_tb
vDMEM_tb
R14
!i10b 1
!s100 koM<IAI`j<U`2i99a4T4o0
R1
IB`8>1VQYgSgB6P9nO<@df1
R2
R3
w1633701498
8D:/FPGA/CompurterAchitecture/RISCV/tb/DMEM_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/DMEM_tb.v
!i122 415
R13
R5
r1
!s85 0
31
R12
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/DMEM_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/DMEM_tb.v|
!i113 1
R7
R8
n@d@m@e@m_tb
vForward_Control
!s110 1636126374
!i10b 1
!s100 m37XZ:0df549`=h7<]4of3
R1
IHM3QMV9S4;_S>:SoIb5^o3
R2
R3
w1636125947
8D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/Forward_Control.v
FD:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/Forward_Control.v
!i122 479
L0 1 45
R5
r1
!s85 0
31
!s108 1636126374.000000
!s107 D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/Forward_Control.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/Forward_Control.v|
!i113 1
R7
R8
n@forward_@control
vForward_Control_tb
!s110 1636128372
!i10b 1
!s100 gYz4efUl>i8azMDgFX2CQ0
R1
IIVBzQe0]?lGoGRGG1Fj^F0
R2
R3
w1636128369
8D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/Forward_Control_tb.v
FD:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/Forward_Control_tb.v
!i122 486
L0 2 39
R5
r1
!s85 0
31
!s108 1636128372.000000
!s107 D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/Forward_Control_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/Forward_Control_tb.v|
!i113 1
R7
R8
n@forward_@control_tb
vFSM_2bit
!s110 1636098187
!i10b 1
!s100 YZ`b0SCJ`0^kheUg8jgPF1
R1
IUD0`TT;7AfaZA<iD1^]lX2
R2
R3
w1636098115
8D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/sim/FSM_2bit.v
FD:/FPGA/CompurterAchitecture/RISCV_PIPELINE/sim/FSM_2bit.v
!i122 445
L0 1 25
R5
r1
!s85 0
31
!s108 1636098187.000000
!s107 D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/sim/FSM_2bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/sim/FSM_2bit.v|
!i113 1
R7
R8
n@f@s@m_2bit
vIMEM
R0
!i10b 1
!s100 5J=mK<K18zH=J=94Fj;4g1
R1
IR^meLE5QCd?lFjH[9eaGI1
R2
R3
w1633700103
8D:/FPGA/CompurterAchitecture/RISCV/src/IMEM.v
FD:/FPGA/CompurterAchitecture/RISCV/src/IMEM.v
!i122 403
L0 7 30
R5
r1
!s85 0
31
R6
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/IMEM.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/IMEM.v|
!i113 1
R7
R8
n@i@m@e@m
vIMEM_Test
R14
!i10b 1
!s100 O8i45]j>DAn?^ZZ?@cSID3
R1
IQm=7WBbeO8]C[UXTm?`]Z1
R2
R3
w1633449071
8D:/FPGA/CompurterAchitecture/RISCV/tb/IMEM_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/IMEM_tb.v
!i122 416
L0 2 13
R5
r1
!s85 0
31
R12
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/IMEM_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/IMEM_tb.v|
!i113 1
R7
R8
n@i@m@e@m_@test
vImmGen
R0
!i10b 1
!s100 ^9=mXnRG;IZ4AoK3hWKki1
R1
Ig2]OZRYkIAF1OK74JV<^Q3
R2
R3
w1633620500
8D:/FPGA/CompurterAchitecture/RISCV/src/ImmGen.v
FD:/FPGA/CompurterAchitecture/RISCV/src/ImmGen.v
!i122 404
L0 1 27
R5
r1
!s85 0
31
R6
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/ImmGen.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/ImmGen.v|
!i113 1
R7
R8
n@imm@gen
vImmGen_tb
R14
!i10b 1
!s100 aDIWfmRcT7Q8XailNCfc83
R1
IQRO1ae1<J4EVY[SK5hYmB2
R2
R3
w1633619992
8D:/FPGA/CompurterAchitecture/RISCV/tb/ImmGen_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/ImmGen_tb.v
!i122 417
L0 1 43
R5
r1
!s85 0
31
R12
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/ImmGen_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/ImmGen_tb.v|
!i113 1
R7
R8
n@imm@gen_tb
vMux2
R9
!i10b 1
!s100 icKJ>`KN?eAMRCh75^0D82
R1
I;W^F>fU4V=9diLX1z=8LR2
R2
R3
Z15 w1633706462
8D:/FPGA/CompurterAchitecture/RISCV/src/Mux2.v
FD:/FPGA/CompurterAchitecture/RISCV/src/Mux2.v
!i122 405
Z16 L0 1 15
R5
r1
!s85 0
31
R10
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/Mux2.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/Mux2.v|
!i113 1
R7
R8
n@mux2
vMux2_tb
R14
!i10b 1
!s100 z^KSDlj`cL0Q@^LNbGlXd0
R1
IaD:YiCHlW7B1JOV<e_Tbi0
R2
R3
R15
8D:/FPGA/CompurterAchitecture/RISCV/tb/Mux2_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/Mux2_tb.v
!i122 418
L0 2 25
R5
r1
!s85 0
31
R12
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/Mux2_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/Mux2_tb.v|
!i113 1
R7
R8
n@mux2_tb
vMux4
R9
!i10b 1
!s100 AcB`?eOL_5JK08dBczPzO1
R1
Ia::YWBjN:d?mSkNC[7lOX1
R2
R3
w1633672937
8D:/FPGA/CompurterAchitecture/RISCV/src/Mux4.v
FD:/FPGA/CompurterAchitecture/RISCV/src/Mux4.v
!i122 406
L0 1 18
R5
r1
!s85 0
31
R10
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/Mux4.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/Mux4.v|
!i113 1
R7
R8
n@mux4
vPattern_History
!s110 1636102620
!i10b 1
!s100 ;9TloFF01kcKMg1h1?LC73
R1
IzEkn@l9z4[Mon5@5@AjNb0
R2
R3
w1636102615
8D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/Pattern_History.v
FD:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/Pattern_History.v
!i122 461
Z17 L0 1 41
R5
r1
!s85 0
31
!s108 1636102620.000000
!s107 D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/Pattern_History.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/Pattern_History.v|
!i113 1
R7
R8
n@pattern_@history
vPattern_History_tb
!s110 1636099883
!i10b 1
!s100 cLPlnlUeRH8@YFk8Tl^D<2
R1
IJA5GgIRg=XSKTX@6oUhBD1
R2
R3
w1636099880
8D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/Pattern_History_tb.v
FD:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/Pattern_History_tb.v
!i122 452
L0 2 40
R5
r1
!s85 0
31
!s108 1636099883.000000
!s107 D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/Pattern_History_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/Pattern_History_tb.v|
!i113 1
R7
R8
n@pattern_@history_tb
vPC
!s110 1636117715
!i10b 1
!s100 F7@fdl=@^lQCWNYE2Yof@1
R1
IXn?gWzLK@[9Y1D^ZefY^h1
R2
R3
w1636117710
8D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/PC.v
FD:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/PC.v
!i122 472
R16
R5
r1
!s85 0
31
!s108 1636117715.000000
!s107 D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/PC.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/PC.v|
!i113 1
R7
R8
n@p@c
vPC_Control
!s110 1636076570
!i10b 1
!s100 zol=di_WbeiBk`mo<[9BR0
R1
IMU6omQdXKPdaV?c@6P<]53
R2
R3
w1636076565
8D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/PC_Control.v
FD:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/PC_Control.v
!i122 438
R17
R5
r1
!s85 0
31
!s108 1636076570.000000
!s107 D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/PC_Control.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/PC_Control.v|
!i113 1
R7
R8
n@p@c_@control
vPC_Control_tb
!s110 1636074572
!i10b 1
!s100 7@>XJYPUSkdzPXKHPkT>g1
R1
IF`j?kl[<W;e=SdKM>zQag3
R2
R3
w1636074566
8D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/PC_Control_tb.v
FD:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/PC_Control_tb.v
!i122 433
L0 2 50
R5
r1
!s85 0
31
!s108 1636074572.000000
!s107 D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/PC_Control_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/PC_Control_tb.v|
!i113 1
R7
R8
n@p@c_@control_tb
vPC_tb
!s110 1636119379
!i10b 1
!s100 JE=Z>oW9?U7Wg52lmYC;f0
R1
IF_ajiO1co^GdnOc3TzOCI3
R2
R3
w1636119372
8D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/PC_tb.v
FD:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/PC_tb.v
!i122 477
L0 2 22
R5
r1
!s85 0
31
!s108 1636119379.000000
!s107 D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/PC_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/PC_tb.v|
!i113 1
R7
R8
n@p@c_tb
vREGBank
R9
!i10b 1
!s100 eVZVc6X:@nZ3J>H9dT>7W2
R1
I5mdM3cOlA;4fQLUczd=`U1
R2
R3
w1633795757
8D:/FPGA/CompurterAchitecture/RISCV/src/REGBank.v
FD:/FPGA/CompurterAchitecture/RISCV/src/REGBank.v
!i122 408
L0 1 49
R5
r1
!s85 0
31
R10
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/REGBank.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/REGBank.v|
!i113 1
R7
R8
n@r@e@g@bank
vREGBank_tb
R14
!i10b 1
!s100 =>iGMTHObjn>2JU>Og2I61
R1
Ic_Fd9CEn]f7g9z@ajzP>Z0
R2
R3
w1633607579
8D:/FPGA/CompurterAchitecture/RISCV/tb/REGBank_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/REGBank_tb.v
!i122 420
L0 1 39
R5
r1
!s85 0
31
R12
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/REGBank_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/REGBank_tb.v|
!i113 1
R7
R8
n@r@e@g@bank_tb
vRISCV_tb
R14
!i10b 1
!s100 k`eW32g;KZJ[RTR?`Y7;Q0
R1
I8Y<I][@a^a583J>gL<G?j0
R2
R3
w1633793397
8D:/FPGA/CompurterAchitecture/RISCV/tb/RISCV_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/RISCV_tb.v
!i122 423
L0 2 133
R5
r1
!s85 0
31
R12
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/RISCV_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/RISCV_tb.v|
!i113 1
R7
R8
n@r@i@s@c@v_tb
vROMControl
R9
!i10b 1
!s100 F2X0noLYb`En<b=oHG[8A1
R1
Id<_<n8U=nZe@]1XU6U9Cn0
R2
R3
w1633793343
8D:/FPGA/CompurterAchitecture/RISCV/src/ROMControl.v
FD:/FPGA/CompurterAchitecture/RISCV/src/ROMControl.v
!i122 409
L0 1 72
R5
r1
!s85 0
31
R10
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/ROMControl.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/ROMControl.v|
!i113 1
R7
R8
n@r@o@m@control
vROMControl_tb
R14
!i10b 1
!s100 ]SF<1H[m=;M4XEN0692:_3
R1
IR[^FL1gWSgcJdadU0CP;h0
R2
R3
w1633702074
8D:/FPGA/CompurterAchitecture/RISCV/tb/ROMControl_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/ROMControl_tb.v
!i122 421
L0 2 17
R5
r1
!s85 0
31
R12
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/ROMControl_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/ROMControl_tb.v|
!i113 1
R7
R8
n@r@o@m@control_tb
vROMDecoder
R9
!i10b 1
!s100 >SbT=OG?`EKTNX>eV]kQ?0
R1
IBz=_FT``kL2KQ:I1SIHJX3
R2
R3
w1633713907
8D:/FPGA/CompurterAchitecture/RISCV/src/ROMDecoder.v
FD:/FPGA/CompurterAchitecture/RISCV/src/ROMDecoder.v
!i122 410
L0 1 83
R5
r1
!s85 0
31
R10
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/ROMDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/ROMDecoder.v|
!i113 1
R7
R8
n@r@o@m@decoder
vROMDecoder_tb
R14
!i10b 1
!s100 SSQIg9DkDD1nBF=_CK8<n2
R1
Ib6Y:5:=CR[6[oAVmhccV93
R2
R3
w1633593548
8D:/FPGA/CompurterAchitecture/RISCV/tb/ROMDecoder_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/ROMDecoder_tb.v
!i122 422
L0 1 20
R5
r1
!s85 0
31
R12
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/ROMDecoder_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/ROMDecoder_tb.v|
!i113 1
R7
R8
n@r@o@m@decoder_tb
