<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/impl/gwsynthesis/vgaminikbd.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/vgaminikbd.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/vgaminikbd.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NZ-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NZ-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Jul 22 19:12:11 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1549</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>779</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clkin</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clkin_ibuf/I </td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>uclockGen/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>uclockGen/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>uclockGen/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>125.000</td>
<td>8.000
<td>0.000</td>
<td>62.500</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>uclockGen/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>24.000(MHz)</td>
<td>77.594(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clkin!</h4>
<h4>No timing paths to get frequency of uclockGen/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of uclockGen/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of uclockGen/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clkin</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkin</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>28.779</td>
<td>uvga/ucharbufinit/initState_0_s1/Q</td>
<td>uvga/ucharBuffer/sp_inst_0/AD[3]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>12.844</td>
</tr>
<tr>
<td>2</td>
<td>29.105</td>
<td>uvga/ucharbufinit/initState_0_s1/Q</td>
<td>uvga/ucharBuffer/sp_inst_1/AD[2]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>12.519</td>
</tr>
<tr>
<td>3</td>
<td>29.264</td>
<td>uvga/ucharbufinit/initState_0_s1/Q</td>
<td>uvga/ucharBuffer/sp_inst_1/AD[3]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>12.360</td>
</tr>
<tr>
<td>4</td>
<td>29.910</td>
<td>uvga/ucharbufinit/initState_0_s1/Q</td>
<td>uvga/ucharBuffer/sp_inst_0/AD[2]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>11.714</td>
</tr>
<tr>
<td>5</td>
<td>30.239</td>
<td>uvga/rowDMARdCol_0_s1/Q</td>
<td>uvga/ucharBuffer/sp_inst_1/AD[9]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>11.384</td>
</tr>
<tr>
<td>6</td>
<td>30.560</td>
<td>uvga/rowDMARdCol_0_s1/Q</td>
<td>uvga/rowDMARdCol_6_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.706</td>
</tr>
<tr>
<td>7</td>
<td>30.687</td>
<td>uvga/rowDMARdCol_0_s1/Q</td>
<td>uvga/rowDMARdCol_4_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.580</td>
</tr>
<tr>
<td>8</td>
<td>30.707</td>
<td>uvga/rowDMARdCol_0_s1/Q</td>
<td>uvga/ucharBuffer/sp_inst_0/AD[9]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.916</td>
</tr>
<tr>
<td>9</td>
<td>30.852</td>
<td>uvga/inputCmdMemWrData_1_s0/Q</td>
<td>uvga/currentCursorCol_6_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.415</td>
</tr>
<tr>
<td>10</td>
<td>30.856</td>
<td>uuart0/rxClockDividerReg_0_s1/Q</td>
<td>uuart0/rxDataReg_0_s0/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.767</td>
</tr>
<tr>
<td>11</td>
<td>30.856</td>
<td>uuart0/rxClockDividerReg_0_s1/Q</td>
<td>uuart0/rxDataReg_4_s0/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.767</td>
</tr>
<tr>
<td>12</td>
<td>30.892</td>
<td>uvga/inputCmdMemWrData_3_s0/Q</td>
<td>uvga/rowDMARdCol_2_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.375</td>
</tr>
<tr>
<td>13</td>
<td>30.924</td>
<td>uuart0/rxClockDividerReg_0_s1/Q</td>
<td>uuart0/rxDataReg_1_s0/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.699</td>
</tr>
<tr>
<td>14</td>
<td>30.924</td>
<td>uuart0/rxClockDividerReg_0_s1/Q</td>
<td>uuart0/rxDataReg_2_s0/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.699</td>
</tr>
<tr>
<td>15</td>
<td>30.924</td>
<td>uuart0/rxClockDividerReg_0_s1/Q</td>
<td>uuart0/rxDataReg_3_s0/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.699</td>
</tr>
<tr>
<td>16</td>
<td>30.924</td>
<td>uuart0/rxClockDividerReg_0_s1/Q</td>
<td>uuart0/rxDataReg_5_s0/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.699</td>
</tr>
<tr>
<td>17</td>
<td>30.924</td>
<td>uuart0/rxClockDividerReg_0_s1/Q</td>
<td>uuart0/rxDataReg_6_s0/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.699</td>
</tr>
<tr>
<td>18</td>
<td>30.924</td>
<td>uuart0/rxClockDividerReg_0_s1/Q</td>
<td>uuart0/rxDataReg_7_s0/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.699</td>
</tr>
<tr>
<td>19</td>
<td>31.058</td>
<td>uvga/inputCmdMemWrData_1_s0/Q</td>
<td>uvga/currentCursorCol_2_s1/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.565</td>
</tr>
<tr>
<td>20</td>
<td>31.060</td>
<td>uvga/rowDMARdCol_0_s1/Q</td>
<td>uvga/rowDMARdCol_3_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.206</td>
</tr>
<tr>
<td>21</td>
<td>31.094</td>
<td>uvga/rowDMARdCol_0_s1/Q</td>
<td>uvga/rowDMARdCol_5_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.172</td>
</tr>
<tr>
<td>22</td>
<td>31.134</td>
<td>uvga/inputCmdMemWrData_1_s0/Q</td>
<td>uvga/currentCursorCol_0_s1/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.490</td>
</tr>
<tr>
<td>23</td>
<td>31.134</td>
<td>uvga/inputCmdMemWrData_1_s0/Q</td>
<td>uvga/currentCursorCol_1_s1/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.490</td>
</tr>
<tr>
<td>24</td>
<td>31.161</td>
<td>uvga/inputCmdMemWrData_0_s0/Q</td>
<td>uvga/ucharbufinit/enable_r0_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.106</td>
</tr>
<tr>
<td>25</td>
<td>31.239</td>
<td>uuart0/rxClockDividerReg_0_s1/Q</td>
<td>uuart0/rxClockDividerReg_4_s1/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.384</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.586</td>
<td>uvga/uheartbeat/heartbeatCounter_1_s1/Q</td>
<td>uvga/uheartbeat/userResetn_s1/SET</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.601</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>uvga/uhvsync/counterX_0_s0/Q</td>
<td>uvga/uhvsync/counterX_0_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1/Q</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>uvga/uheartbeat/heartbeatCounter_3_s0/Q</td>
<td>uvga/uheartbeat/heartbeatCounter_3_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>uvga/cursorInvisible_s2/Q</td>
<td>uvga/cursorInvisible_s2/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>uuart0/rxClockDividerReg_1_s1/Q</td>
<td>uuart0/rxClockDividerReg_1_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>uuart0/rxClockDividerReg_3_s1/Q</td>
<td>uuart0/rxClockDividerReg_3_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>uuart0/rxClockDividerReg_18_s1/Q</td>
<td>uuart0/rxClockDividerReg_18_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>uuart0/txClockDividerReg_1_s1/Q</td>
<td>uuart0/txClockDividerReg_1_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>uuart0/txClockDividerReg_4_s1/Q</td>
<td>uuart0/txClockDividerReg_4_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>uuart0/txClockDividerReg_5_s1/Q</td>
<td>uuart0/txClockDividerReg_5_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>uuart0/txBitCount_0_s0/Q</td>
<td>uuart0/txBitCount_0_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>uarb/ArbFifo/cnt_2_s2/Q</td>
<td>uarb/ArbFifo/cnt_2_s2/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>uarb/dfifo0/cnt_0_s1/Q</td>
<td>uarb/dfifo0/cnt_0_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>ukbd/ps2kbd/data_count_2_s1/Q</td>
<td>ukbd/ps2kbd/data_count_2_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>ukbd/ps2kbd/data_count_3_s1/Q</td>
<td>ukbd/ps2kbd/data_count_3_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>uvga/uhvsync/counterY_0_s0/Q</td>
<td>uvga/uhvsync/counterY_0_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>uvga/ucharbufinit/initData_3_s1/Q</td>
<td>uvga/ucharbufinit/initData_3_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>uvga/ucharbufinit/initData_5_s1/Q</td>
<td>uvga/ucharbufinit/initData_5_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>uvga/ucharbufinit/initCursorRow_3_s1/Q</td>
<td>uvga/ucharbufinit/initCursorRow_3_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>uvga/ucharbufinit/initCursorRow_4_s1/Q</td>
<td>uvga/ucharbufinit/initCursorRow_4_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>uuart0/rxClockDividerReg_7_s1/Q</td>
<td>uuart0/rxClockDividerReg_7_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>uuart0/rxClockDividerReg_16_s1/Q</td>
<td>uuart0/rxClockDividerReg_16_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>uuart0/txClockDividerReg_13_s1/Q</td>
<td>uuart0/txClockDividerReg_13_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>uuart0/rxClockDividerReg_10_s1/Q</td>
<td>uuart0/rxClockDividerReg_10_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukdA/keyOut_s0</td>
</tr>
<tr>
<td>2</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukdB/keyOut_s0</td>
</tr>
<tr>
<td>3</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukbd/skipNextCode_s0</td>
</tr>
<tr>
<td>4</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukbd/kbdDataValid_s0</td>
</tr>
<tr>
<td>5</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukbd/kbdfifo/outData_5_s1</td>
</tr>
<tr>
<td>6</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukbd/ps2kbd/data_count_1_s1</td>
</tr>
<tr>
<td>7</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uuart0/txClockDividerReg_11_s1</td>
</tr>
<tr>
<td>8</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uvga/ucharbufinit/initCursorCol_6_s1</td>
</tr>
<tr>
<td>9</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uvga/ucharbufinit/initCursorRow_0_s1</td>
</tr>
<tr>
<td>10</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uuart0/txClockDividerReg_12_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.779</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/ucharbufinit/initState_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>uvga/ucharbufinit/initState_0_s1/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R9C5[0][B]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initState_0_s1/Q</td>
</tr>
<tr>
<td>4.585</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>uvga/ucharbufinit/initData_6_s4/I1</td>
</tr>
<tr>
<td>5.684</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initData_6_s4/F</td>
</tr>
<tr>
<td>7.017</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>uvga/charBufferRdRow_4_s3/I3</td>
</tr>
<tr>
<td>8.049</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/charBufferRdRow_4_s3/F</td>
</tr>
<tr>
<td>8.868</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>uvga/charBufferRdRow_1_s0/I2</td>
</tr>
<tr>
<td>9.494</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">uvga/charBufferRdRow_1_s0/F</td>
</tr>
<tr>
<td>15.471</td>
<td>5.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_0/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0/CLK</td>
</tr>
<tr>
<td>44.250</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 21.465%; route: 9.629, 74.967%; tC2Q: 0.458, 3.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/ucharbufinit/initState_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>uvga/ucharbufinit/initState_0_s1/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R9C5[0][B]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initState_0_s1/Q</td>
</tr>
<tr>
<td>4.585</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>uvga/ucharbufinit/initData_6_s4/I1</td>
</tr>
<tr>
<td>5.684</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initData_6_s4/F</td>
</tr>
<tr>
<td>7.017</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>uvga/charBufferRdRow_4_s3/I3</td>
</tr>
<tr>
<td>8.049</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/charBufferRdRow_4_s3/F</td>
</tr>
<tr>
<td>8.868</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>uvga/charBufferRdRow_0_s0/I2</td>
</tr>
<tr>
<td>9.494</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C8[1][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferRdRow_0_s0/F</td>
</tr>
<tr>
<td>15.146</td>
<td>5.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_1/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1/CLK</td>
</tr>
<tr>
<td>44.250</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 22.023%; route: 9.303, 74.316%; tC2Q: 0.458, 3.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/ucharbufinit/initState_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>uvga/ucharbufinit/initState_0_s1/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R9C5[0][B]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initState_0_s1/Q</td>
</tr>
<tr>
<td>4.585</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>uvga/ucharbufinit/initData_6_s4/I1</td>
</tr>
<tr>
<td>5.684</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initData_6_s4/F</td>
</tr>
<tr>
<td>7.017</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>uvga/charBufferRdRow_4_s3/I3</td>
</tr>
<tr>
<td>8.049</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/charBufferRdRow_4_s3/F</td>
</tr>
<tr>
<td>8.868</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>uvga/charBufferRdRow_1_s0/I2</td>
</tr>
<tr>
<td>9.494</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">uvga/charBufferRdRow_1_s0/F</td>
</tr>
<tr>
<td>14.987</td>
<td>5.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_1/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1/CLK</td>
</tr>
<tr>
<td>44.250</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 22.306%; route: 9.144, 73.985%; tC2Q: 0.458, 3.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/ucharbufinit/initState_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>uvga/ucharbufinit/initState_0_s1/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R9C5[0][B]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initState_0_s1/Q</td>
</tr>
<tr>
<td>4.585</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>uvga/ucharbufinit/initData_6_s4/I1</td>
</tr>
<tr>
<td>5.684</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initData_6_s4/F</td>
</tr>
<tr>
<td>7.017</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>uvga/charBufferRdRow_4_s3/I3</td>
</tr>
<tr>
<td>8.049</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/charBufferRdRow_4_s3/F</td>
</tr>
<tr>
<td>8.868</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>uvga/charBufferRdRow_0_s0/I2</td>
</tr>
<tr>
<td>9.494</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C8[1][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferRdRow_0_s0/F</td>
</tr>
<tr>
<td>14.340</td>
<td>4.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_0/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0/CLK</td>
</tr>
<tr>
<td>44.250</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 23.537%; route: 8.498, 72.551%; tC2Q: 0.458, 3.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/rowDMARdCol_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>uvga/rowDMARdCol_0_s1/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">uvga/rowDMARdCol_0_s1/Q</td>
</tr>
<tr>
<td>4.570</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[0][B]</td>
<td>uvga/n671_s/I0</td>
</tr>
<tr>
<td>5.528</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][B]</td>
<td style=" background: #97FFFF;">uvga/n671_s/COUT</td>
</tr>
<tr>
<td>5.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[1][A]</td>
<td>uvga/n670_s/CIN</td>
</tr>
<tr>
<td>5.585</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td style=" background: #97FFFF;">uvga/n670_s/COUT</td>
</tr>
<tr>
<td>5.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[1][B]</td>
<td>uvga/n669_s/CIN</td>
</tr>
<tr>
<td>6.113</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">uvga/n669_s/SUM</td>
</tr>
<tr>
<td>6.534</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td>uvga/nextRowDMARdCol_2_s11/I2</td>
</tr>
<tr>
<td>7.356</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_2_s11/F</td>
</tr>
<tr>
<td>7.361</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>uvga/nextRowDMARdCol_2_s9/I2</td>
</tr>
<tr>
<td>8.393</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_2_s9/F</td>
</tr>
<tr>
<td>9.203</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>uvga/n792_s2/I2</td>
</tr>
<tr>
<td>10.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">uvga/n792_s2/F</td>
</tr>
<tr>
<td>11.441</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>uvga/n792_s0/I1</td>
</tr>
<tr>
<td>12.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C4[0][A]</td>
<td style=" background: #97FFFF;">uvga/n792_s0/F</td>
</tr>
<tr>
<td>14.011</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_1/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1/CLK</td>
</tr>
<tr>
<td>44.250</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.122, 44.993%; route: 5.804, 50.981%; tC2Q: 0.458, 4.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.893</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/rowDMARdCol_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/rowDMARdCol_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>uvga/rowDMARdCol_0_s1/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">uvga/rowDMARdCol_0_s1/Q</td>
</tr>
<tr>
<td>4.570</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[0][B]</td>
<td>uvga/n671_s/I0</td>
</tr>
<tr>
<td>5.528</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][B]</td>
<td style=" background: #97FFFF;">uvga/n671_s/COUT</td>
</tr>
<tr>
<td>5.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[1][A]</td>
<td>uvga/n670_s/CIN</td>
</tr>
<tr>
<td>6.056</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td style=" background: #97FFFF;">uvga/n670_s/SUM</td>
</tr>
<tr>
<td>6.475</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[3][B]</td>
<td>uvga/nextRowDMARdCol_1_s11/I1</td>
</tr>
<tr>
<td>7.536</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C3[3][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_1_s11/F</td>
</tr>
<tr>
<td>7.955</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td>uvga/nextRowDMARdCol_1_s8/I3</td>
</tr>
<tr>
<td>8.581</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R3C3[2][A]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_1_s8/F</td>
</tr>
<tr>
<td>9.408</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[3][B]</td>
<td>uvga/nextRowDMARdCol_6_s14/I0</td>
</tr>
<tr>
<td>10.434</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R4C4[3][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_6_s14/F</td>
</tr>
<tr>
<td>10.854</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[3][B]</td>
<td>uvga/nextRowDMARdCol_6_s11/I2</td>
</tr>
<tr>
<td>11.886</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[3][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_6_s11/F</td>
</tr>
<tr>
<td>12.707</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>uvga/nextRowDMARdCol_6_s8/I2</td>
</tr>
<tr>
<td>13.333</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_6_s8/F</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">uvga/rowDMARdCol_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>uvga/rowDMARdCol_6_s1/CLK</td>
</tr>
<tr>
<td>43.893</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>uvga/rowDMARdCol_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.857, 54.706%; route: 4.391, 41.013%; tC2Q: 0.458, 4.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.893</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/rowDMARdCol_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/rowDMARdCol_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>uvga/rowDMARdCol_0_s1/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">uvga/rowDMARdCol_0_s1/Q</td>
</tr>
<tr>
<td>4.570</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[0][B]</td>
<td>uvga/n671_s/I0</td>
</tr>
<tr>
<td>5.528</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][B]</td>
<td style=" background: #97FFFF;">uvga/n671_s/COUT</td>
</tr>
<tr>
<td>5.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[1][A]</td>
<td>uvga/n670_s/CIN</td>
</tr>
<tr>
<td>6.056</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td style=" background: #97FFFF;">uvga/n670_s/SUM</td>
</tr>
<tr>
<td>6.475</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[3][B]</td>
<td>uvga/nextRowDMARdCol_1_s11/I1</td>
</tr>
<tr>
<td>7.536</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C3[3][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_1_s11/F</td>
</tr>
<tr>
<td>7.955</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td>uvga/nextRowDMARdCol_1_s8/I3</td>
</tr>
<tr>
<td>8.581</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R3C3[2][A]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_1_s8/F</td>
</tr>
<tr>
<td>9.408</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[3][B]</td>
<td>uvga/nextRowDMARdCol_6_s14/I0</td>
</tr>
<tr>
<td>10.440</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C4[3][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_6_s14/F</td>
</tr>
<tr>
<td>10.940</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>uvga/nextRowDMARdCol_4_s9/I1</td>
</tr>
<tr>
<td>11.966</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_4_s9/F</td>
</tr>
<tr>
<td>12.385</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td>uvga/nextRowDMARdCol_4_s6/I2</td>
</tr>
<tr>
<td>13.207</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_4_s6/F</td>
</tr>
<tr>
<td>13.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td style=" font-weight:bold;">uvga/rowDMARdCol_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td>uvga/rowDMARdCol_4_s1/CLK</td>
</tr>
<tr>
<td>43.893</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[2][B]</td>
<td>uvga/rowDMARdCol_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.053, 57.213%; route: 4.068, 38.454%; tC2Q: 0.458, 4.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/rowDMARdCol_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>uvga/rowDMARdCol_0_s1/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">uvga/rowDMARdCol_0_s1/Q</td>
</tr>
<tr>
<td>4.570</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[0][B]</td>
<td>uvga/n671_s/I0</td>
</tr>
<tr>
<td>5.528</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][B]</td>
<td style=" background: #97FFFF;">uvga/n671_s/COUT</td>
</tr>
<tr>
<td>5.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[1][A]</td>
<td>uvga/n670_s/CIN</td>
</tr>
<tr>
<td>5.585</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td style=" background: #97FFFF;">uvga/n670_s/COUT</td>
</tr>
<tr>
<td>5.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[1][B]</td>
<td>uvga/n669_s/CIN</td>
</tr>
<tr>
<td>6.113</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">uvga/n669_s/SUM</td>
</tr>
<tr>
<td>6.534</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td>uvga/nextRowDMARdCol_2_s11/I2</td>
</tr>
<tr>
<td>7.356</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_2_s11/F</td>
</tr>
<tr>
<td>7.361</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>uvga/nextRowDMARdCol_2_s9/I2</td>
</tr>
<tr>
<td>8.393</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_2_s9/F</td>
</tr>
<tr>
<td>9.203</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>uvga/n792_s2/I2</td>
</tr>
<tr>
<td>10.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">uvga/n792_s2/F</td>
</tr>
<tr>
<td>11.441</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>uvga/n792_s0/I1</td>
</tr>
<tr>
<td>12.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C4[0][A]</td>
<td style=" background: #97FFFF;">uvga/n792_s0/F</td>
</tr>
<tr>
<td>13.543</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_0/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0/CLK</td>
</tr>
<tr>
<td>44.250</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.122, 46.922%; route: 5.336, 48.880%; tC2Q: 0.458, 4.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.893</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/inputCmdMemWrData_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorCol_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>uvga/inputCmdMemWrData_1_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R4C11[1][B]</td>
<td style=" font-weight:bold;">uvga/inputCmdMemWrData_1_s0/Q</td>
</tr>
<tr>
<td>7.014</td>
<td>3.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C6[3][B]</td>
<td>uvga/ucharbufinit/n82_s3/I0</td>
</tr>
<tr>
<td>7.836</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R10C6[3][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n82_s3/F</td>
</tr>
<tr>
<td>8.986</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>uvga/n551_s20/I2</td>
</tr>
<tr>
<td>9.612</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td style=" background: #97FFFF;">uvga/n551_s20/F</td>
</tr>
<tr>
<td>9.617</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>uvga/n551_s15/I2</td>
</tr>
<tr>
<td>10.419</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td style=" background: #97FFFF;">uvga/n551_s15/F</td>
</tr>
<tr>
<td>10.838</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][B]</td>
<td>uvga/n551_s12/I2</td>
</tr>
<tr>
<td>11.937</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C2[1][B]</td>
<td style=" background: #97FFFF;">uvga/n551_s12/F</td>
</tr>
<tr>
<td>11.943</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>uvga/n551_s11/I0</td>
</tr>
<tr>
<td>13.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td style=" background: #97FFFF;">uvga/n551_s11/F</td>
</tr>
<tr>
<td>13.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>uvga/currentCursorCol_6_s1/CLK</td>
</tr>
<tr>
<td>43.893</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>uvga/currentCursorCol_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.448, 42.707%; route: 5.509, 52.892%; tC2Q: 0.458, 4.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxDataReg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>uuart0/rxClockDividerReg_0_s1/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C14[2][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_0_s1/Q</td>
</tr>
<tr>
<td>3.905</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[1][A]</td>
<td>uuart0/n226_s4/I0</td>
</tr>
<tr>
<td>5.004</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R2C16[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n226_s4/F</td>
</tr>
<tr>
<td>5.825</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][A]</td>
<td>uuart0/n215_s3/I1</td>
</tr>
<tr>
<td>6.924</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C15[2][A]</td>
<td style=" background: #97FFFF;">uuart0/n215_s3/F</td>
</tr>
<tr>
<td>7.740</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[3][B]</td>
<td>uuart0/n212_s3/I3</td>
</tr>
<tr>
<td>8.772</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C15[3][B]</td>
<td style=" background: #97FFFF;">uuart0/n212_s3/F</td>
</tr>
<tr>
<td>8.788</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[2][B]</td>
<td>uuart0/n154_s3/I2</td>
</tr>
<tr>
<td>9.820</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R2C15[2][B]</td>
<td style=" background: #97FFFF;">uuart0/n154_s3/F</td>
</tr>
<tr>
<td>10.663</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[2][A]</td>
<td>uuart0/rxClockDividerReg_10_s4/I3</td>
</tr>
<tr>
<td>11.485</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R3C16[2][A]</td>
<td style=" background: #97FFFF;">uuart0/rxClockDividerReg_10_s4/F</td>
</tr>
<tr>
<td>11.980</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][A]</td>
<td>uuart0/rxDataReg_7_s4/I3</td>
</tr>
<tr>
<td>12.605</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R4C16[3][A]</td>
<td style=" background: #97FFFF;">uuart0/rxDataReg_7_s4/F</td>
</tr>
<tr>
<td>13.394</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td style=" font-weight:bold;">uuart0/rxDataReg_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>uuart0/rxDataReg_0_s0/CLK</td>
</tr>
<tr>
<td>44.250</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>uuart0/rxDataReg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.709, 53.023%; route: 4.600, 42.720%; tC2Q: 0.458, 4.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxDataReg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>uuart0/rxClockDividerReg_0_s1/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C14[2][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_0_s1/Q</td>
</tr>
<tr>
<td>3.905</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[1][A]</td>
<td>uuart0/n226_s4/I0</td>
</tr>
<tr>
<td>5.004</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R2C16[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n226_s4/F</td>
</tr>
<tr>
<td>5.825</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][A]</td>
<td>uuart0/n215_s3/I1</td>
</tr>
<tr>
<td>6.924</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C15[2][A]</td>
<td style=" background: #97FFFF;">uuart0/n215_s3/F</td>
</tr>
<tr>
<td>7.740</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[3][B]</td>
<td>uuart0/n212_s3/I3</td>
</tr>
<tr>
<td>8.772</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C15[3][B]</td>
<td style=" background: #97FFFF;">uuart0/n212_s3/F</td>
</tr>
<tr>
<td>8.788</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[2][B]</td>
<td>uuart0/n154_s3/I2</td>
</tr>
<tr>
<td>9.820</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R2C15[2][B]</td>
<td style=" background: #97FFFF;">uuart0/n154_s3/F</td>
</tr>
<tr>
<td>10.663</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[2][A]</td>
<td>uuart0/rxClockDividerReg_10_s4/I3</td>
</tr>
<tr>
<td>11.485</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R3C16[2][A]</td>
<td style=" background: #97FFFF;">uuart0/rxClockDividerReg_10_s4/F</td>
</tr>
<tr>
<td>11.980</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][A]</td>
<td>uuart0/rxDataReg_7_s4/I3</td>
</tr>
<tr>
<td>12.605</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R4C16[3][A]</td>
<td style=" background: #97FFFF;">uuart0/rxDataReg_7_s4/F</td>
</tr>
<tr>
<td>13.394</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td style=" font-weight:bold;">uuart0/rxDataReg_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>uuart0/rxDataReg_4_s0/CLK</td>
</tr>
<tr>
<td>44.250</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>uuart0/rxDataReg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.709, 53.023%; route: 4.600, 42.720%; tC2Q: 0.458, 4.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.893</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/inputCmdMemWrData_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/rowDMARdCol_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>uvga/inputCmdMemWrData_3_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R4C11[1][A]</td>
<td style=" font-weight:bold;">uvga/inputCmdMemWrData_3_s0/Q</td>
</tr>
<tr>
<td>4.736</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>uvga/inputCmdCursorToggle_s3/I1</td>
</tr>
<tr>
<td>5.835</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">uvga/inputCmdCursorToggle_s3/F</td>
</tr>
<tr>
<td>7.135</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td>uvga/nextRowDMARdCol_0_s9/I1</td>
</tr>
<tr>
<td>8.234</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C4[2][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_0_s9/F</td>
</tr>
<tr>
<td>8.748</td>
<td>0.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[3][B]</td>
<td>uvga/nextRowDMARdCol_2_s10/I2</td>
</tr>
<tr>
<td>9.847</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4[3][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_2_s10/F</td>
</tr>
<tr>
<td>11.136</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][B]</td>
<td>uvga/nextRowDMARdCol_2_s7/I0</td>
</tr>
<tr>
<td>11.761</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C5[1][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_2_s7/F</td>
</tr>
<tr>
<td>12.180</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>uvga/nextRowDMARdCol_2_s6/I0</td>
</tr>
<tr>
<td>13.002</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_2_s6/F</td>
</tr>
<tr>
<td>13.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td style=" font-weight:bold;">uvga/rowDMARdCol_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>uvga/rowDMARdCol_2_s1/CLK</td>
</tr>
<tr>
<td>43.893</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>uvga/rowDMARdCol_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.744, 45.727%; route: 5.172, 49.856%; tC2Q: 0.458, 4.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxDataReg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>uuart0/rxClockDividerReg_0_s1/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C14[2][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_0_s1/Q</td>
</tr>
<tr>
<td>3.905</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[1][A]</td>
<td>uuart0/n226_s4/I0</td>
</tr>
<tr>
<td>5.004</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R2C16[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n226_s4/F</td>
</tr>
<tr>
<td>5.825</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][A]</td>
<td>uuart0/n215_s3/I1</td>
</tr>
<tr>
<td>6.924</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C15[2][A]</td>
<td style=" background: #97FFFF;">uuart0/n215_s3/F</td>
</tr>
<tr>
<td>7.740</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[3][B]</td>
<td>uuart0/n212_s3/I3</td>
</tr>
<tr>
<td>8.772</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C15[3][B]</td>
<td style=" background: #97FFFF;">uuart0/n212_s3/F</td>
</tr>
<tr>
<td>8.788</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[2][B]</td>
<td>uuart0/n154_s3/I2</td>
</tr>
<tr>
<td>9.820</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R2C15[2][B]</td>
<td style=" background: #97FFFF;">uuart0/n154_s3/F</td>
</tr>
<tr>
<td>10.663</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[2][A]</td>
<td>uuart0/rxClockDividerReg_10_s4/I3</td>
</tr>
<tr>
<td>11.485</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R3C16[2][A]</td>
<td style=" background: #97FFFF;">uuart0/rxClockDividerReg_10_s4/F</td>
</tr>
<tr>
<td>11.980</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][A]</td>
<td>uuart0/rxDataReg_7_s4/I3</td>
</tr>
<tr>
<td>12.605</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R4C16[3][A]</td>
<td style=" background: #97FFFF;">uuart0/rxDataReg_7_s4/F</td>
</tr>
<tr>
<td>13.326</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td style=" font-weight:bold;">uuart0/rxDataReg_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>uuart0/rxDataReg_1_s0/CLK</td>
</tr>
<tr>
<td>44.250</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>uuart0/rxDataReg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.709, 53.359%; route: 4.532, 42.357%; tC2Q: 0.458, 4.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxDataReg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>uuart0/rxClockDividerReg_0_s1/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C14[2][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_0_s1/Q</td>
</tr>
<tr>
<td>3.905</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[1][A]</td>
<td>uuart0/n226_s4/I0</td>
</tr>
<tr>
<td>5.004</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R2C16[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n226_s4/F</td>
</tr>
<tr>
<td>5.825</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][A]</td>
<td>uuart0/n215_s3/I1</td>
</tr>
<tr>
<td>6.924</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C15[2][A]</td>
<td style=" background: #97FFFF;">uuart0/n215_s3/F</td>
</tr>
<tr>
<td>7.740</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[3][B]</td>
<td>uuart0/n212_s3/I3</td>
</tr>
<tr>
<td>8.772</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C15[3][B]</td>
<td style=" background: #97FFFF;">uuart0/n212_s3/F</td>
</tr>
<tr>
<td>8.788</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[2][B]</td>
<td>uuart0/n154_s3/I2</td>
</tr>
<tr>
<td>9.820</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R2C15[2][B]</td>
<td style=" background: #97FFFF;">uuart0/n154_s3/F</td>
</tr>
<tr>
<td>10.663</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[2][A]</td>
<td>uuart0/rxClockDividerReg_10_s4/I3</td>
</tr>
<tr>
<td>11.485</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R3C16[2][A]</td>
<td style=" background: #97FFFF;">uuart0/rxClockDividerReg_10_s4/F</td>
</tr>
<tr>
<td>11.980</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][A]</td>
<td>uuart0/rxDataReg_7_s4/I3</td>
</tr>
<tr>
<td>12.605</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R4C16[3][A]</td>
<td style=" background: #97FFFF;">uuart0/rxDataReg_7_s4/F</td>
</tr>
<tr>
<td>13.326</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td style=" font-weight:bold;">uuart0/rxDataReg_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>uuart0/rxDataReg_2_s0/CLK</td>
</tr>
<tr>
<td>44.250</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>uuart0/rxDataReg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.709, 53.359%; route: 4.532, 42.357%; tC2Q: 0.458, 4.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxDataReg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>uuart0/rxClockDividerReg_0_s1/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C14[2][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_0_s1/Q</td>
</tr>
<tr>
<td>3.905</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[1][A]</td>
<td>uuart0/n226_s4/I0</td>
</tr>
<tr>
<td>5.004</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R2C16[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n226_s4/F</td>
</tr>
<tr>
<td>5.825</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][A]</td>
<td>uuart0/n215_s3/I1</td>
</tr>
<tr>
<td>6.924</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C15[2][A]</td>
<td style=" background: #97FFFF;">uuart0/n215_s3/F</td>
</tr>
<tr>
<td>7.740</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[3][B]</td>
<td>uuart0/n212_s3/I3</td>
</tr>
<tr>
<td>8.772</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C15[3][B]</td>
<td style=" background: #97FFFF;">uuart0/n212_s3/F</td>
</tr>
<tr>
<td>8.788</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[2][B]</td>
<td>uuart0/n154_s3/I2</td>
</tr>
<tr>
<td>9.820</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R2C15[2][B]</td>
<td style=" background: #97FFFF;">uuart0/n154_s3/F</td>
</tr>
<tr>
<td>10.663</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[2][A]</td>
<td>uuart0/rxClockDividerReg_10_s4/I3</td>
</tr>
<tr>
<td>11.485</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R3C16[2][A]</td>
<td style=" background: #97FFFF;">uuart0/rxClockDividerReg_10_s4/F</td>
</tr>
<tr>
<td>11.980</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][A]</td>
<td>uuart0/rxDataReg_7_s4/I3</td>
</tr>
<tr>
<td>12.605</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R4C16[3][A]</td>
<td style=" background: #97FFFF;">uuart0/rxDataReg_7_s4/F</td>
</tr>
<tr>
<td>13.326</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxDataReg_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>uuart0/rxDataReg_3_s0/CLK</td>
</tr>
<tr>
<td>44.250</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>uuart0/rxDataReg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.709, 53.359%; route: 4.532, 42.357%; tC2Q: 0.458, 4.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxDataReg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>uuart0/rxClockDividerReg_0_s1/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C14[2][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_0_s1/Q</td>
</tr>
<tr>
<td>3.905</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[1][A]</td>
<td>uuart0/n226_s4/I0</td>
</tr>
<tr>
<td>5.004</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R2C16[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n226_s4/F</td>
</tr>
<tr>
<td>5.825</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][A]</td>
<td>uuart0/n215_s3/I1</td>
</tr>
<tr>
<td>6.924</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C15[2][A]</td>
<td style=" background: #97FFFF;">uuart0/n215_s3/F</td>
</tr>
<tr>
<td>7.740</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[3][B]</td>
<td>uuart0/n212_s3/I3</td>
</tr>
<tr>
<td>8.772</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C15[3][B]</td>
<td style=" background: #97FFFF;">uuart0/n212_s3/F</td>
</tr>
<tr>
<td>8.788</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[2][B]</td>
<td>uuart0/n154_s3/I2</td>
</tr>
<tr>
<td>9.820</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R2C15[2][B]</td>
<td style=" background: #97FFFF;">uuart0/n154_s3/F</td>
</tr>
<tr>
<td>10.663</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[2][A]</td>
<td>uuart0/rxClockDividerReg_10_s4/I3</td>
</tr>
<tr>
<td>11.485</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R3C16[2][A]</td>
<td style=" background: #97FFFF;">uuart0/rxClockDividerReg_10_s4/F</td>
</tr>
<tr>
<td>11.980</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][A]</td>
<td>uuart0/rxDataReg_7_s4/I3</td>
</tr>
<tr>
<td>12.605</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R4C16[3][A]</td>
<td style=" background: #97FFFF;">uuart0/rxDataReg_7_s4/F</td>
</tr>
<tr>
<td>13.326</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[2][A]</td>
<td style=" font-weight:bold;">uuart0/rxDataReg_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[2][A]</td>
<td>uuart0/rxDataReg_5_s0/CLK</td>
</tr>
<tr>
<td>44.250</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C15[2][A]</td>
<td>uuart0/rxDataReg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.709, 53.359%; route: 4.532, 42.357%; tC2Q: 0.458, 4.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxDataReg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>uuart0/rxClockDividerReg_0_s1/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C14[2][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_0_s1/Q</td>
</tr>
<tr>
<td>3.905</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[1][A]</td>
<td>uuart0/n226_s4/I0</td>
</tr>
<tr>
<td>5.004</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R2C16[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n226_s4/F</td>
</tr>
<tr>
<td>5.825</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][A]</td>
<td>uuart0/n215_s3/I1</td>
</tr>
<tr>
<td>6.924</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C15[2][A]</td>
<td style=" background: #97FFFF;">uuart0/n215_s3/F</td>
</tr>
<tr>
<td>7.740</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[3][B]</td>
<td>uuart0/n212_s3/I3</td>
</tr>
<tr>
<td>8.772</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C15[3][B]</td>
<td style=" background: #97FFFF;">uuart0/n212_s3/F</td>
</tr>
<tr>
<td>8.788</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[2][B]</td>
<td>uuart0/n154_s3/I2</td>
</tr>
<tr>
<td>9.820</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R2C15[2][B]</td>
<td style=" background: #97FFFF;">uuart0/n154_s3/F</td>
</tr>
<tr>
<td>10.663</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[2][A]</td>
<td>uuart0/rxClockDividerReg_10_s4/I3</td>
</tr>
<tr>
<td>11.485</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R3C16[2][A]</td>
<td style=" background: #97FFFF;">uuart0/rxClockDividerReg_10_s4/F</td>
</tr>
<tr>
<td>11.980</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][A]</td>
<td>uuart0/rxDataReg_7_s4/I3</td>
</tr>
<tr>
<td>12.605</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R4C16[3][A]</td>
<td style=" background: #97FFFF;">uuart0/rxDataReg_7_s4/F</td>
</tr>
<tr>
<td>13.326</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[2][B]</td>
<td style=" font-weight:bold;">uuart0/rxDataReg_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[2][B]</td>
<td>uuart0/rxDataReg_6_s0/CLK</td>
</tr>
<tr>
<td>44.250</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C15[2][B]</td>
<td>uuart0/rxDataReg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.709, 53.359%; route: 4.532, 42.357%; tC2Q: 0.458, 4.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxDataReg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>uuart0/rxClockDividerReg_0_s1/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C14[2][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_0_s1/Q</td>
</tr>
<tr>
<td>3.905</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[1][A]</td>
<td>uuart0/n226_s4/I0</td>
</tr>
<tr>
<td>5.004</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R2C16[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n226_s4/F</td>
</tr>
<tr>
<td>5.825</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][A]</td>
<td>uuart0/n215_s3/I1</td>
</tr>
<tr>
<td>6.924</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C15[2][A]</td>
<td style=" background: #97FFFF;">uuart0/n215_s3/F</td>
</tr>
<tr>
<td>7.740</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[3][B]</td>
<td>uuart0/n212_s3/I3</td>
</tr>
<tr>
<td>8.772</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C15[3][B]</td>
<td style=" background: #97FFFF;">uuart0/n212_s3/F</td>
</tr>
<tr>
<td>8.788</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[2][B]</td>
<td>uuart0/n154_s3/I2</td>
</tr>
<tr>
<td>9.820</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R2C15[2][B]</td>
<td style=" background: #97FFFF;">uuart0/n154_s3/F</td>
</tr>
<tr>
<td>10.663</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[2][A]</td>
<td>uuart0/rxClockDividerReg_10_s4/I3</td>
</tr>
<tr>
<td>11.485</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R3C16[2][A]</td>
<td style=" background: #97FFFF;">uuart0/rxClockDividerReg_10_s4/F</td>
</tr>
<tr>
<td>11.980</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][A]</td>
<td>uuart0/rxDataReg_7_s4/I3</td>
</tr>
<tr>
<td>12.605</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R4C16[3][A]</td>
<td style=" background: #97FFFF;">uuart0/rxDataReg_7_s4/F</td>
</tr>
<tr>
<td>13.326</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td style=" font-weight:bold;">uuart0/rxDataReg_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>uuart0/rxDataReg_7_s0/CLK</td>
</tr>
<tr>
<td>44.250</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>uuart0/rxDataReg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.709, 53.359%; route: 4.532, 42.357%; tC2Q: 0.458, 4.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/inputCmdMemWrData_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorCol_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>uvga/inputCmdMemWrData_1_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R4C11[1][B]</td>
<td style=" font-weight:bold;">uvga/inputCmdMemWrData_1_s0/Q</td>
</tr>
<tr>
<td>7.014</td>
<td>3.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C6[3][B]</td>
<td>uvga/ucharbufinit/n82_s3/I0</td>
</tr>
<tr>
<td>7.836</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R10C6[3][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n82_s3/F</td>
</tr>
<tr>
<td>8.821</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[0][B]</td>
<td>uvga/currentCursorCol_6_s8/I0</td>
</tr>
<tr>
<td>9.447</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C2[0][B]</td>
<td style=" background: #97FFFF;">uvga/currentCursorCol_6_s8/F</td>
</tr>
<tr>
<td>10.741</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>uvga/currentCursorCol_2_s9/I3</td>
</tr>
<tr>
<td>11.773</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">uvga/currentCursorCol_2_s9/F</td>
</tr>
<tr>
<td>11.778</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[3][A]</td>
<td>uvga/currentCursorCol_2_s7/I1</td>
</tr>
<tr>
<td>12.403</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C3[3][A]</td>
<td style=" background: #97FFFF;">uvga/currentCursorCol_2_s7/F</td>
</tr>
<tr>
<td>13.192</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[2][A]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[2][A]</td>
<td>uvga/currentCursorCol_2_s1/CLK</td>
</tr>
<tr>
<td>44.250</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C4[2][A]</td>
<td>uvga/currentCursorCol_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.105, 29.389%; route: 7.002, 66.272%; tC2Q: 0.458, 4.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.893</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/rowDMARdCol_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/rowDMARdCol_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>uvga/rowDMARdCol_0_s1/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">uvga/rowDMARdCol_0_s1/Q</td>
</tr>
<tr>
<td>4.570</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[0][B]</td>
<td>uvga/n671_s/I0</td>
</tr>
<tr>
<td>5.528</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][B]</td>
<td style=" background: #97FFFF;">uvga/n671_s/COUT</td>
</tr>
<tr>
<td>5.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[1][A]</td>
<td>uvga/n670_s/CIN</td>
</tr>
<tr>
<td>6.056</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td style=" background: #97FFFF;">uvga/n670_s/SUM</td>
</tr>
<tr>
<td>6.475</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[3][B]</td>
<td>uvga/nextRowDMARdCol_1_s11/I1</td>
</tr>
<tr>
<td>7.536</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C3[3][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_1_s11/F</td>
</tr>
<tr>
<td>7.955</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td>uvga/nextRowDMARdCol_1_s8/I3</td>
</tr>
<tr>
<td>8.580</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C3[2][A]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_1_s8/F</td>
</tr>
<tr>
<td>9.003</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td>uvga/nextRowDMARdCol_2_s8/I0</td>
</tr>
<tr>
<td>10.035</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R4C3[2][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_2_s8/F</td>
</tr>
<tr>
<td>11.170</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>uvga/nextRowDMARdCol_3_s9/I1</td>
</tr>
<tr>
<td>11.796</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_3_s9/F</td>
</tr>
<tr>
<td>11.801</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>uvga/nextRowDMARdCol_3_s6/I2</td>
</tr>
<tr>
<td>12.833</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_3_s6/F</td>
</tr>
<tr>
<td>12.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td style=" font-weight:bold;">uvga/rowDMARdCol_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>uvga/rowDMARdCol_3_s1/CLK</td>
</tr>
<tr>
<td>43.893</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>uvga/rowDMARdCol_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.862, 57.434%; route: 3.886, 38.075%; tC2Q: 0.458, 4.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.893</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/rowDMARdCol_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/rowDMARdCol_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>uvga/rowDMARdCol_0_s1/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">uvga/rowDMARdCol_0_s1/Q</td>
</tr>
<tr>
<td>4.570</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[0][B]</td>
<td>uvga/n671_s/I0</td>
</tr>
<tr>
<td>5.528</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][B]</td>
<td style=" background: #97FFFF;">uvga/n671_s/COUT</td>
</tr>
<tr>
<td>5.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[1][A]</td>
<td>uvga/n670_s/CIN</td>
</tr>
<tr>
<td>6.056</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td style=" background: #97FFFF;">uvga/n670_s/SUM</td>
</tr>
<tr>
<td>6.475</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[3][B]</td>
<td>uvga/nextRowDMARdCol_1_s11/I1</td>
</tr>
<tr>
<td>7.536</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C3[3][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_1_s11/F</td>
</tr>
<tr>
<td>7.955</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td>uvga/nextRowDMARdCol_1_s8/I3</td>
</tr>
<tr>
<td>8.581</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R3C3[2][A]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_1_s8/F</td>
</tr>
<tr>
<td>9.408</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[3][B]</td>
<td>uvga/nextRowDMARdCol_6_s14/I0</td>
</tr>
<tr>
<td>10.440</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C4[3][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_6_s14/F</td>
</tr>
<tr>
<td>10.940</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td>uvga/nextRowDMARdCol_5_s8/I1</td>
</tr>
<tr>
<td>11.972</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_5_s8/F</td>
</tr>
<tr>
<td>11.977</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>uvga/nextRowDMARdCol_5_s6/I1</td>
</tr>
<tr>
<td>12.799</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_5_s6/F</td>
</tr>
<tr>
<td>12.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" font-weight:bold;">uvga/rowDMARdCol_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>uvga/rowDMARdCol_5_s1/CLK</td>
</tr>
<tr>
<td>43.893</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>uvga/rowDMARdCol_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.059, 59.564%; route: 3.655, 35.930%; tC2Q: 0.458, 4.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/inputCmdMemWrData_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorCol_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>uvga/inputCmdMemWrData_1_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R4C11[1][B]</td>
<td style=" font-weight:bold;">uvga/inputCmdMemWrData_1_s0/Q</td>
</tr>
<tr>
<td>7.014</td>
<td>3.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C6[3][B]</td>
<td>uvga/ucharbufinit/n82_s3/I0</td>
</tr>
<tr>
<td>7.836</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R10C6[3][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n82_s3/F</td>
</tr>
<tr>
<td>8.821</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[0][B]</td>
<td>uvga/currentCursorCol_6_s8/I0</td>
</tr>
<tr>
<td>9.447</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C2[0][B]</td>
<td style=" background: #97FFFF;">uvga/currentCursorCol_6_s8/F</td>
</tr>
<tr>
<td>10.741</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>uvga/currentCursorCol_2_s9/I3</td>
</tr>
<tr>
<td>11.773</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">uvga/currentCursorCol_2_s9/F</td>
</tr>
<tr>
<td>11.778</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[3][A]</td>
<td>uvga/currentCursorCol_2_s7/I1</td>
</tr>
<tr>
<td>12.403</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C3[3][A]</td>
<td style=" background: #97FFFF;">uvga/currentCursorCol_2_s7/F</td>
</tr>
<tr>
<td>13.117</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>uvga/currentCursorCol_0_s1/CLK</td>
</tr>
<tr>
<td>44.250</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>uvga/currentCursorCol_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.105, 29.600%; route: 6.926, 66.030%; tC2Q: 0.458, 4.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/inputCmdMemWrData_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorCol_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>uvga/inputCmdMemWrData_1_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R4C11[1][B]</td>
<td style=" font-weight:bold;">uvga/inputCmdMemWrData_1_s0/Q</td>
</tr>
<tr>
<td>7.014</td>
<td>3.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C6[3][B]</td>
<td>uvga/ucharbufinit/n82_s3/I0</td>
</tr>
<tr>
<td>7.836</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R10C6[3][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n82_s3/F</td>
</tr>
<tr>
<td>8.821</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[0][B]</td>
<td>uvga/currentCursorCol_6_s8/I0</td>
</tr>
<tr>
<td>9.447</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C2[0][B]</td>
<td style=" background: #97FFFF;">uvga/currentCursorCol_6_s8/F</td>
</tr>
<tr>
<td>10.741</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>uvga/currentCursorCol_2_s9/I3</td>
</tr>
<tr>
<td>11.773</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">uvga/currentCursorCol_2_s9/F</td>
</tr>
<tr>
<td>11.778</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[3][A]</td>
<td>uvga/currentCursorCol_2_s7/I1</td>
</tr>
<tr>
<td>12.403</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C3[3][A]</td>
<td style=" background: #97FFFF;">uvga/currentCursorCol_2_s7/F</td>
</tr>
<tr>
<td>13.117</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td>uvga/currentCursorCol_1_s1/CLK</td>
</tr>
<tr>
<td>44.250</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[2][A]</td>
<td>uvga/currentCursorCol_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.105, 29.600%; route: 6.926, 66.030%; tC2Q: 0.458, 4.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.893</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/inputCmdMemWrData_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/enable_r0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][B]</td>
<td>uvga/inputCmdMemWrData_0_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R3C13[1][B]</td>
<td style=" font-weight:bold;">uvga/inputCmdMemWrData_0_s0/Q</td>
</tr>
<tr>
<td>8.126</td>
<td>5.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C7[2][B]</td>
<td>uvga/n200_s5/I0</td>
</tr>
<tr>
<td>8.752</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C7[2][B]</td>
<td style=" background: #97FFFF;">uvga/n200_s5/F</td>
</tr>
<tr>
<td>8.757</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C7[2][A]</td>
<td>uvga/n200_s4/I2</td>
</tr>
<tr>
<td>9.789</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C7[2][A]</td>
<td style=" background: #97FFFF;">uvga/n200_s4/F</td>
</tr>
<tr>
<td>9.795</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C7[1][B]</td>
<td>uvga/n200_s6/I0</td>
</tr>
<tr>
<td>10.617</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C7[1][B]</td>
<td style=" background: #97FFFF;">uvga/n200_s6/F</td>
</tr>
<tr>
<td>11.911</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td>uvga/n200_s0/I3</td>
</tr>
<tr>
<td>12.733</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" background: #97FFFF;">uvga/n200_s0/F</td>
</tr>
<tr>
<td>12.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/enable_r0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td>uvga/ucharbufinit/enable_r0_s0/CLK</td>
</tr>
<tr>
<td>43.893</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C6[2][A]</td>
<td>uvga/ucharbufinit/enable_r0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.302, 32.673%; route: 6.346, 62.792%; tC2Q: 0.458, 4.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxClockDividerReg_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>uuart0/rxClockDividerReg_0_s1/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C14[2][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_0_s1/Q</td>
</tr>
<tr>
<td>3.905</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[1][A]</td>
<td>uuart0/n226_s4/I0</td>
</tr>
<tr>
<td>5.004</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R2C16[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n226_s4/F</td>
</tr>
<tr>
<td>5.825</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][A]</td>
<td>uuart0/n215_s3/I1</td>
</tr>
<tr>
<td>6.924</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C15[2][A]</td>
<td style=" background: #97FFFF;">uuart0/n215_s3/F</td>
</tr>
<tr>
<td>7.740</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[3][B]</td>
<td>uuart0/n212_s3/I3</td>
</tr>
<tr>
<td>8.772</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C15[3][B]</td>
<td style=" background: #97FFFF;">uuart0/n212_s3/F</td>
</tr>
<tr>
<td>8.788</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[2][B]</td>
<td>uuart0/n154_s3/I2</td>
</tr>
<tr>
<td>9.820</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R2C15[2][B]</td>
<td style=" background: #97FFFF;">uuart0/n154_s3/F</td>
</tr>
<tr>
<td>10.663</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[2][A]</td>
<td>uuart0/rxClockDividerReg_10_s4/I3</td>
</tr>
<tr>
<td>11.465</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R3C16[2][A]</td>
<td style=" background: #97FFFF;">uuart0/rxClockDividerReg_10_s4/F</td>
</tr>
<tr>
<td>13.011</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>uuart0/rxClockDividerReg_4_s1/CLK</td>
</tr>
<tr>
<td>44.250</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>uuart0/rxClockDividerReg_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.064, 48.767%; route: 4.862, 46.819%; tC2Q: 0.458, 4.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.586</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/heartbeatCounter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>uvga/uheartbeat/heartbeatCounter_1_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/heartbeatCounter_1_s1/Q</td>
</tr>
<tr>
<td>3.168</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>2.582</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.267, 44.502%; tC2Q: 0.333, 55.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uhvsync/counterX_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/uhvsync/counterX_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>uvga/uhvsync/counterX_0_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uhvsync/counterX_0_s0/Q</td>
</tr>
<tr>
<td>2.903</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>uvga/uhvsync/n25_s2/I0</td>
</tr>
<tr>
<td>3.275</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">uvga/uhvsync/n25_s2/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uhvsync/counterX_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>uvga/uhvsync/counterX_0_s0/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>uvga/uhvsync/counterX_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/heartbeatCounter_0_s1/Q</td>
</tr>
<tr>
<td>2.903</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>uvga/uheartbeat/n15_s3/I0</td>
</tr>
<tr>
<td>3.275</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">uvga/uheartbeat/n15_s3/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/heartbeatCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/heartbeatCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/uheartbeat/heartbeatCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>uvga/uheartbeat/heartbeatCounter_3_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/heartbeatCounter_3_s0/Q</td>
</tr>
<tr>
<td>2.903</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>uvga/uheartbeat/n12_s0/I3</td>
</tr>
<tr>
<td>3.275</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">uvga/uheartbeat/n12_s0/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/heartbeatCounter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>uvga/uheartbeat/heartbeatCounter_3_s0/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>uvga/uheartbeat/heartbeatCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/cursorInvisible_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/cursorInvisible_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[0][A]</td>
<td>uvga/cursorInvisible_s2/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R10C9[0][A]</td>
<td style=" font-weight:bold;">uvga/cursorInvisible_s2/Q</td>
</tr>
<tr>
<td>2.903</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[0][A]</td>
<td>uvga/n236_s3/I0</td>
</tr>
<tr>
<td>3.275</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C9[0][A]</td>
<td style=" background: #97FFFF;">uvga/n236_s3/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C9[0][A]</td>
<td style=" font-weight:bold;">uvga/cursorInvisible_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[0][A]</td>
<td>uvga/cursorInvisible_s2/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C9[0][A]</td>
<td>uvga/cursorInvisible_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxClockDividerReg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td>uuart0/rxClockDividerReg_1_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R2C13[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_1_s1/Q</td>
</tr>
<tr>
<td>2.903</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td>uuart0/n229_s2/I1</td>
</tr>
<tr>
<td>3.275</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td style=" background: #97FFFF;">uuart0/n229_s2/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td>uuart0/rxClockDividerReg_1_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C13[0][A]</td>
<td>uuart0/rxClockDividerReg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxClockDividerReg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td>uuart0/rxClockDividerReg_3_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C16[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_3_s1/Q</td>
</tr>
<tr>
<td>2.903</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td>uuart0/n227_s2/I2</td>
</tr>
<tr>
<td>3.275</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td style=" background: #97FFFF;">uuart0/n227_s2/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td>uuart0/rxClockDividerReg_3_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C16[0][A]</td>
<td>uuart0/rxClockDividerReg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_18_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxClockDividerReg_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>uuart0/rxClockDividerReg_18_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C15[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_18_s1/Q</td>
</tr>
<tr>
<td>2.903</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>uuart0/n212_s2/I1</td>
</tr>
<tr>
<td>3.275</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td style=" background: #97FFFF;">uuart0/n212_s2/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_18_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>uuart0/rxClockDividerReg_18_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>uuart0/rxClockDividerReg_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/txClockDividerReg_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/txClockDividerReg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>uuart0/txClockDividerReg_1_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_1_s1/Q</td>
</tr>
<tr>
<td>2.903</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>uuart0/n453_s1/I3</td>
</tr>
<tr>
<td>3.275</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n453_s1/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>uuart0/txClockDividerReg_1_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>uuart0/txClockDividerReg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/txClockDividerReg_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/txClockDividerReg_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>uuart0/txClockDividerReg_4_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C13[1][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_4_s1/Q</td>
</tr>
<tr>
<td>2.903</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>uuart0/n450_s1/I2</td>
</tr>
<tr>
<td>3.275</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n450_s1/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>uuart0/txClockDividerReg_4_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>uuart0/txClockDividerReg_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/txClockDividerReg_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/txClockDividerReg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>uuart0/txClockDividerReg_5_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_5_s1/Q</td>
</tr>
<tr>
<td>2.903</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>uuart0/n449_s2/I2</td>
</tr>
<tr>
<td>3.275</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">uuart0/n449_s2/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>uuart0/txClockDividerReg_5_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>uuart0/txClockDividerReg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/txBitCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/txBitCount_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>uuart0/txBitCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C17[1][A]</td>
<td style=" font-weight:bold;">uuart0/txBitCount_0_s0/Q</td>
</tr>
<tr>
<td>2.903</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>uuart0/n488_s4/I0</td>
</tr>
<tr>
<td>3.275</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n488_s4/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" font-weight:bold;">uuart0/txBitCount_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>uuart0/txBitCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>uuart0/txBitCount_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uarb/ArbFifo/cnt_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uarb/ArbFifo/cnt_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td>uarb/ArbFifo/cnt_2_s2/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C18[1][A]</td>
<td style=" font-weight:bold;">uarb/ArbFifo/cnt_2_s2/Q</td>
</tr>
<tr>
<td>2.903</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td>uarb/ArbFifo/cnt_c_2_s16/I2</td>
</tr>
<tr>
<td>3.275</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td style=" background: #97FFFF;">uarb/ArbFifo/cnt_c_2_s16/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td style=" font-weight:bold;">uarb/ArbFifo/cnt_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td>uarb/ArbFifo/cnt_2_s2/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C18[1][A]</td>
<td>uarb/ArbFifo/cnt_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uarb/dfifo0/cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uarb/dfifo0/cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>uarb/dfifo0/cnt_0_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R4C19[0][A]</td>
<td style=" font-weight:bold;">uarb/dfifo0/cnt_0_s1/Q</td>
</tr>
<tr>
<td>2.903</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>uarb/dfifo0/cnt_c_0_s15/I0</td>
</tr>
<tr>
<td>3.275</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">uarb/dfifo0/cnt_c_0_s15/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" font-weight:bold;">uarb/dfifo0/cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>uarb/dfifo0/cnt_0_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>uarb/dfifo0/cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>ukbd/ps2kbd/data_count_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ps2kbd/data_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C14[1][A]</td>
<td>ukbd/ps2kbd/data_count_2_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R10C14[1][A]</td>
<td style=" font-weight:bold;">ukbd/ps2kbd/data_count_2_s1/Q</td>
</tr>
<tr>
<td>2.903</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C14[1][A]</td>
<td>ukbd/ps2kbd/n50_s1/I2</td>
</tr>
<tr>
<td>3.275</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C14[1][A]</td>
<td style=" background: #97FFFF;">ukbd/ps2kbd/n50_s1/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C14[1][A]</td>
<td style=" font-weight:bold;">ukbd/ps2kbd/data_count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C14[1][A]</td>
<td>ukbd/ps2kbd/data_count_2_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C14[1][A]</td>
<td>ukbd/ps2kbd/data_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>ukbd/ps2kbd/data_count_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ps2kbd/data_count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>ukbd/ps2kbd/data_count_3_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C14[0][A]</td>
<td style=" font-weight:bold;">ukbd/ps2kbd/data_count_3_s1/Q</td>
</tr>
<tr>
<td>2.903</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>ukbd/ps2kbd/n49_s1/I1</td>
</tr>
<tr>
<td>3.275</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td style=" background: #97FFFF;">ukbd/ps2kbd/n49_s1/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td style=" font-weight:bold;">ukbd/ps2kbd/data_count_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>ukbd/ps2kbd/data_count_3_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>ukbd/ps2kbd/data_count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uhvsync/counterY_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/uhvsync/counterY_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>uvga/uhvsync/counterY_0_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">uvga/uhvsync/counterY_0_s0/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>uvga/uhvsync/n68_s2/I0</td>
</tr>
<tr>
<td>3.276</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td style=" background: #97FFFF;">uvga/uhvsync/n68_s2/F</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">uvga/uhvsync/counterY_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>uvga/uhvsync/counterY_0_s0/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>uvga/uhvsync/counterY_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/ucharbufinit/initData_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initData_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>uvga/ucharbufinit/initData_3_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C6[1][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initData_3_s1/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>uvga/ucharbufinit/n177_s4/I1</td>
</tr>
<tr>
<td>3.276</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n177_s4/F</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initData_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>uvga/ucharbufinit/initData_3_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>uvga/ucharbufinit/initData_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/ucharbufinit/initData_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initData_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>uvga/ucharbufinit/initData_5_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initData_5_s1/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>uvga/ucharbufinit/n175_s2/I2</td>
</tr>
<tr>
<td>3.276</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n175_s2/F</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initData_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>uvga/ucharbufinit/initData_5_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>uvga/ucharbufinit/initData_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/ucharbufinit/initCursorRow_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initCursorRow_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>uvga/ucharbufinit/initCursorRow_3_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorRow_3_s1/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>uvga/ucharbufinit/n163_s0/I2</td>
</tr>
<tr>
<td>3.276</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n163_s0/F</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorRow_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>uvga/ucharbufinit/initCursorRow_3_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>uvga/ucharbufinit/initCursorRow_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/ucharbufinit/initCursorRow_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initCursorRow_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>uvga/ucharbufinit/initCursorRow_4_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C5[1][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorRow_4_s1/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>uvga/ucharbufinit/n162_s0/I1</td>
</tr>
<tr>
<td>3.276</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n162_s0/F</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorRow_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>uvga/ucharbufinit/initCursorRow_4_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>uvga/ucharbufinit/initCursorRow_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxClockDividerReg_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>uuart0/rxClockDividerReg_7_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C14[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_7_s1/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>uuart0/n223_s3/I2</td>
</tr>
<tr>
<td>3.276</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td style=" background: #97FFFF;">uuart0/n223_s3/F</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>uuart0/rxClockDividerReg_7_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>uuart0/rxClockDividerReg_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_16_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxClockDividerReg_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td>uuart0/rxClockDividerReg_16_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C13[1][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_16_s1/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td>uuart0/n214_s2/I3</td>
</tr>
<tr>
<td>3.276</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n214_s2/F</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td>uuart0/rxClockDividerReg_16_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C13[1][A]</td>
<td>uuart0/rxClockDividerReg_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/txClockDividerReg_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/txClockDividerReg_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>uuart0/txClockDividerReg_13_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C16[1][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_13_s1/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>uuart0/n441_s1/I1</td>
</tr>
<tr>
<td>3.276</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n441_s1/F</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>uuart0/txClockDividerReg_13_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>uuart0/txClockDividerReg_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxClockDividerReg_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>uuart0/rxClockDividerReg_10_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C14[1][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_10_s1/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>uuart0/n154_s1/I3</td>
</tr>
<tr>
<td>3.276</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n154_s1/F</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>uuart0/rxClockDividerReg_10_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>uuart0/rxClockDividerReg_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ukdA/keyOut_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.216</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.479</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ukdA/keyOut_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.234</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ukdA/keyOut_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ukdB/keyOut_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.216</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.479</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ukdB/keyOut_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.234</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ukdB/keyOut_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ukbd/skipNextCode_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.216</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.479</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ukbd/skipNextCode_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.234</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ukbd/skipNextCode_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ukbd/kbdDataValid_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.216</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.479</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ukbd/kbdDataValid_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.234</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ukbd/kbdDataValid_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ukbd/kbdfifo/outData_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.216</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.479</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ukbd/kbdfifo/outData_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.234</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ukbd/kbdfifo/outData_5_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ukbd/ps2kbd/data_count_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.216</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.479</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ukbd/ps2kbd/data_count_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.234</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ukbd/ps2kbd/data_count_1_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uuart0/txClockDividerReg_11_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.216</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.479</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uuart0/txClockDividerReg_11_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.234</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uuart0/txClockDividerReg_11_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uvga/ucharbufinit/initCursorCol_6_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.216</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.479</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uvga/ucharbufinit/initCursorCol_6_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.234</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uvga/ucharbufinit/initCursorCol_6_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uvga/ucharbufinit/initCursorRow_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.216</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.479</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uvga/ucharbufinit/initCursorRow_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.234</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uvga/ucharbufinit/initCursorRow_0_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uuart0/txClockDividerReg_12_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.216</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.479</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uuart0/txClockDividerReg_12_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.234</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uuart0/txClockDividerReg_12_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>300</td>
<td>clk</td>
<td>28.779</td>
<td>0.262</td>
</tr>
<tr>
<td>150</td>
<td>userResetn</td>
<td>37.102</td>
<td>2.301</td>
</tr>
<tr>
<td>37</td>
<td>rowDMAState[1]</td>
<td>30.427</td>
<td>1.848</td>
</tr>
<tr>
<td>31</td>
<td>inputCmdMemWrData[1]</td>
<td>30.852</td>
<td>3.929</td>
</tr>
<tr>
<td>27</td>
<td>inputCmdMemWrData[0]</td>
<td>31.161</td>
<td>5.040</td>
</tr>
<tr>
<td>27</td>
<td>inputCmdMemWrData[2]</td>
<td>31.930</td>
<td>2.946</td>
</tr>
<tr>
<td>27</td>
<td>inputCmdValid_r0</td>
<td>32.006</td>
<td>2.167</td>
</tr>
<tr>
<td>22</td>
<td>rowDMAState[0]</td>
<td>31.122</td>
<td>1.661</td>
</tr>
<tr>
<td>22</td>
<td>initState[0]</td>
<td>28.779</td>
<td>1.996</td>
</tr>
<tr>
<td>22</td>
<td>n154_6</td>
<td>30.856</td>
<td>0.899</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C18</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C18</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
