<HTML>
  <HEAD> <title>interconnect_ip_short_endpoint.html</title>  </HEAD>
    <BODY text="#000000" bgcolor="#FFFFFF">
    <A NAME="TOP"></A>
    <table COLS=2 WIDTH="100%">
      <tr>
         <td><IMG SRC="synopsys_logo.gif" ALT="Synopsys"></td>
         <td><div align=right></div></td>
      </tr>
    </table>
  <div align=right><A HREF="index.html">Report Summary Page</A></div>
  <H1><CENTER>./initial/report/interconnect_ip_short_endpoint.html</CENTER></H1>
<H2><A NAME="Top Level Port Timing Summary">Top Level Port Timing Summary</A></H2>
<TABLE BORDER=0><TR><TD></TD><TD>
<H3>Input Ports</H3>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Manually exported pins
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_54213">i_ssi_ssi_rst_n</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 2874.98 </TD>
              <TD ALIGN=right> 16000.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_44455">i_apb_pclk_en</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 2040.00 </TD>
              <TD ALIGN=right> 3960.00 </TD>
              <TD ALIGN=right> 5.75 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_46380">i_i2c_ic_clk_in_a</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 3600.00 </TD>
              <TD ALIGN=right> 2400.00 </TD>
              <TD ALIGN=right> 3367.05 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_48378">i_i2c_ic_data_in_a</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 3600.00 </TD>
              <TD ALIGN=right> 2400.00 </TD>
              <TD ALIGN=right> 3367.05 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_52272">i_ssi_ss_in_n</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 4000.00 </TD>
              <TD ALIGN=right> 36000.00 </TD>
              <TD ALIGN=right> 3807.71 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_50405">i_ssi_rxd</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 6000.00 </TD>
              <TD ALIGN=right> 34000.00 </TD>
              <TD ALIGN=right> 4397.43 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_RAM
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_39142">ex_i_ahb_AHB_Slave_RAM_hready_resp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1205.74 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 1794.26 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_42589">ex_i_ahb_AHB_Slave_RAM_hresp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 575.26 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2424.74 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_37296">ex_i_ahb_AHB_Slave_RAM_hrdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 574.35 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2425.65 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_PWM
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_33794">ex_i_ahb_AHB_Slave_PWM_hready_resp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1093.00 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 1907.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_30107">ex_i_ahb_AHB_Slave_PWM_hrdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 558.30 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2441.70 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_31950">ex_i_ahb_AHB_Slave_PWM_hresp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 555.81 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2444.19 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_PID
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_24764">ex_i_ahb_AHB_Slave_PID_hready_resp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1104.05 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 1895.95 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_22918">ex_i_ahb_AHB_Slave_PID_hrdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 566.89 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2433.11 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_28211">ex_i_ahb_AHB_Slave_PID_hresp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 565.49 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2434.51 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_MASTER_CORTEXM0
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_1643">ex_i_ahb_AHB_MASTER_CORTEXM0_haddr</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1527.60 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 1472.40 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_19427">ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 296.01 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2703.99 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_15976">ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 274.92 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2725.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_12526">ex_i_ahb_AHB_MASTER_CORTEXM0_htrans</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 274.50 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2725.50 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_10690">ex_i_ahb_AHB_MASTER_CORTEXM0_hsize</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_8855">ex_i_ahb_AHB_MASTER_CORTEXM0_hprot</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_5093">ex_i_ahb_AHB_MASTER_CORTEXM0_hburst</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_6926">ex_i_ahb_AHB_MASTER_CORTEXM0_hlock</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 4800.00 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 4473.08 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface PRESETn
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_468">PRESETn_presetn</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 21857.63 </TD>
              <TD ALIGN=right> 2400.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
</TABLE></TD></TR></TABLE>
<A HREF="#TOP"><div ALIGN=right>Top of report.</div></A>
<TABLE BORDER=0><TR><TD></TD><TD>
<H3>Output Ports</H3>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Manually exported pins
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Output Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_156768">i_ssi_ssi_sleep</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -5400.00 </TD>
              <TD ALIGN=right> 375.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_154927">i_ssi_ssi_rxu_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 498.78 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 701.22 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_147575">i_ssi_ssi_mst_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 391.35 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 808.65 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_160433">i_ssi_ssi_txo_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 376.96 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 823.04 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_153089">i_ssi_ssi_rxo_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 369.06 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 830.94 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_158595">i_ssi_ssi_txe_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 344.86 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 855.14 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_151251">i_ssi_ssi_rxf_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 340.21 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 859.79 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_194144">i_i2c_ic_en</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 252.97 </TD>
              <TD ALIGN=right> -3600.00 </TD>
              <TD ALIGN=right> 2147.03 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_145728">i_ssi_ss_0_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 271.09 </TD>
              <TD ALIGN=right> -36000.00 </TD>
              <TD ALIGN=right> 3728.91 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_149411">i_ssi_ssi_oe_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 271.09 </TD>
              <TD ALIGN=right> -36000.00 </TD>
              <TD ALIGN=right> 3728.91 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_142082">i_ssi_txd</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 258.32 </TD>
              <TD ALIGN=right> -36000.00 </TD>
              <TD ALIGN=right> 3741.68 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_143898">i_ssi_sclk_out</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 243.10 </TD>
              <TD ALIGN=right> -36000.00 </TD>
              <TD ALIGN=right> 3756.90 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_192304">i_i2c_ic_data_oe</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 253.42 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3946.58 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_184879">i_i2c_debug_wr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 252.98 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3947.02 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_188590">i_i2c_ic_clk_oe</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 252.62 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3947.38 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_138385">i_i2c_ic_rx_over_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_171864">i_i2c_debug_master_act</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_183005">i_i2c_debug_slv_cstate</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_162283">i_i2c_debug_s_gen</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_132811">i_i2c_ic_rx_done_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_125388">i_i2c_ic_stop_det_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_129099">i_i2c_ic_tx_over_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_164463">i_i2c_debug_addr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_181141">i_i2c_debug_slave_act</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_166314">i_i2c_debug_addr_10bit</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_179290">i_i2c_ic_rd_req_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_190441">i_i2c_ic_current_src_en</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_134667">i_i2c_ic_start_det_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_130954">i_i2c_ic_tx_empty_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_177443">i_i2c_debug_rd</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_195984">i_i2c_ic_gen_call_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_173731">i_i2c_debug_mst_cstate</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_127245">i_i2c_ic_tx_abrt_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_168172">i_i2c_debug_data</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_186737">i_i2c_ic_activity_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_140239">i_i2c_ic_rx_full_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_136528">i_i2c_ic_rx_under_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_170015">i_i2c_debug_hs</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_175599">i_i2c_debug_p_gen</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_RAM
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Output Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_112795">ex_i_ahb_AHB_Slave_RAM_hready</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1205.74 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1794.26 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_116157">ex_i_ahb_AHB_Slave_RAM_hsel</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1025.57 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1974.43 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_105446">ex_i_ahb_AHB_Slave_RAM_haddr</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 297.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2702.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_123503">ex_i_ahb_AHB_Slave_RAM_hwrite</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 296.01 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2703.99 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_121668">ex_i_ahb_AHB_Slave_RAM_hwdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 274.92 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2725.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_119830">ex_i_ahb_AHB_Slave_RAM_htrans</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 274.50 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2725.50 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_110963">ex_i_ahb_AHB_Slave_RAM_hprot</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_107283">ex_i_ahb_AHB_Slave_RAM_hburst</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_117994">ex_i_ahb_AHB_Slave_RAM_hsize</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_109111">ex_i_ahb_AHB_Slave_RAM_hmastlock</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 311.73 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3888.27 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_PWM
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Output Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_96202">ex_i_ahb_AHB_Slave_PWM_hsel</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1527.60 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1472.40 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_87333">ex_i_ahb_AHB_Slave_PWM_hready</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1205.74 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1794.26 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_103556">ex_i_ahb_AHB_Slave_PWM_haddr</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 297.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2702.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_94368">ex_i_ahb_AHB_Slave_PWM_hwrite</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 296.01 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2703.99 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_92533">ex_i_ahb_AHB_Slave_PWM_hwdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 274.92 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2725.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_90695">ex_i_ahb_AHB_Slave_PWM_htrans</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 274.50 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2725.50 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_98039">ex_i_ahb_AHB_Slave_PWM_hprot</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_85501">ex_i_ahb_AHB_Slave_PWM_hsize</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_101719">ex_i_ahb_AHB_Slave_PWM_hburst</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_99866">ex_i_ahb_AHB_Slave_PWM_hmastlock</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 311.73 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3888.27 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_PID
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Output Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_76269">ex_i_ahb_AHB_Slave_PID_hsel</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1527.60 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1472.40 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_72907">ex_i_ahb_AHB_Slave_PID_hready</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1205.74 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1794.26 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_65558">ex_i_ahb_AHB_Slave_PID_haddr</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 297.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2702.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_83615">ex_i_ahb_AHB_Slave_PID_hwrite</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 296.01 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2703.99 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_81780">ex_i_ahb_AHB_Slave_PID_hwdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 274.92 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2725.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_79942">ex_i_ahb_AHB_Slave_PID_htrans</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 274.50 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2725.50 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_71075">ex_i_ahb_AHB_Slave_PID_hprot</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_78106">ex_i_ahb_AHB_Slave_PID_hsize</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_67395">ex_i_ahb_AHB_Slave_PID_hburst</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_69223">ex_i_ahb_AHB_Slave_PID_hmastlock</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 311.73 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3888.27 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_MASTER_CORTEXM0
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Output Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_55383">ex_i_ahb_AHB_MASTER_CORTEXM0_hready</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1205.74 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1794.26 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_58750">ex_i_ahb_AHB_MASTER_CORTEXM0_hresp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 575.26 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2424.74 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_62123">ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 574.35 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2425.65 </TD>
        </TR>
</TABLE></TD></TR></TABLE>
<A HREF="#TOP"><div ALIGN=right>Top of report.</div></A>
<TABLE BORDER=0><TR><TD></TD><TD>
</TABLE>
<PRE>
RPT_INFO:Input Ports  
RPT_INFO:Port Group Interface PRESETn
Information: Updating design information... (UID-85)
 
****************************************
<A NAME="interconnect_ip_258"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:54 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_468"></A>  Startpoint: PRESETn_presetn
              (input port clocked by PCLK_pclk)
  Endpoint: i_i2c_U_DW_apb_i2c_regfile/ic_ack_general_call_reg/s (internal pin)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 2400.00    2400.00 r
  PRESETn_presetn (in)                                16343.07   18743.07 r
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_428">...</A>
  i_i2c_U_DW_apb_i2c_regfile/ic_ack_general_call_reg/s (drsp_1)  5514.56 24257.63 f
  data arrival time                                              24257.63
  --------------------------------------------------------------------------
  (Path is unconstrained)


RPT_INFO:Port Group Interface ex_i_ahb_AHB_MASTER_CORTEXM0
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_1410"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_1643"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hsel
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18] (in)           261.60    1461.60 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_1971">...</A>
  ex_i_ahb_AHB_Slave_PID_hsel (out)                    1266.00    2727.60 r
  data arrival time                                               2727.60

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2727.60
  --------------------------------------------------------------------------
  slack (MET)                                                     1472.40


<A NAME="interconnect_ip_3157"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18]
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_paddr_reg_17_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18] (in)           261.60    1461.60 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_1971">...</A>
  i_apb_U_DW_apb_ahbsif_paddr_reg_17_/ip (drp_1)       3225.12    4686.71 r
  data arrival time                                               4686.71

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  i_apb_U_DW_apb_ahbsif_paddr_reg_17_/ck (drp_1)          0.00    6000.00 r
  library setup time                                   -185.58    5814.42
  data required time                                              5814.42
  --------------------------------------------------------------------------
  data required time                                              5814.42
  data arrival time                                              -4686.71
  --------------------------------------------------------------------------
  slack (MET)                                                     1127.70


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_4860"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_5093"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hburst[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (in)           258.14    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hburst[2] (out)                  0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_6697"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_6926"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hlock
              (input port clocked by HCLK_hclk)
  Endpoint: i_ahb_U_arblite_hmastlock_reg
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hlock (in)                12.16    1212.16 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_8073">...</A>
  i_ahb_U_arblite_hmastlock_reg/ip (drp_1)              132.45    1344.61 f
  data arrival time                                               1344.61

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  i_ahb_U_arblite_hmastlock_reg/ck (drp_1)                0.00    6000.00 r
  library setup time                                   -182.32    5817.68
  data required time                                              5817.68
  --------------------------------------------------------------------------
  data required time                                              5817.68
  data arrival time                                              -1344.61
  --------------------------------------------------------------------------
  slack (MET)                                                     4473.08


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_8623"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_8855"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hprot[3]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hprot[3] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_10458"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_10690"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hsize[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hsize[2] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_12293"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_12526"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_htrans[1]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (in)           274.50    1474.50 r
  ex_i_ahb_AHB_Slave_PID_htrans[1] (out)                  0.00    1474.50 r
  data arrival time                                               1474.50

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1474.50
  --------------------------------------------------------------------------
  slack (MET)                                                     2725.50


<A NAME="interconnect_ip_14039"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_paddr_reg_17_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (in)           274.50    1474.50 r
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_11775">...</A>
  i_apb_U_DW_apb_ahbsif_paddr_reg_17_/ip (drp_1)       2086.68    3561.19 r
  data arrival time                                               3561.19

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  i_apb_U_DW_apb_ahbsif_paddr_reg_17_/ck (drp_1)          0.00    6000.00 r
  library setup time                                   -185.58    5814.42
  data required time                                              5814.42
  --------------------------------------------------------------------------
  data required time                                              5814.42
  data arrival time                                              -3561.19
  --------------------------------------------------------------------------
  slack (MET)                                                     2253.23


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_15742"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_15976"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hwdata[23]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (in)          274.92    1474.92 r
  ex_i_ahb_AHB_Slave_PID_hwdata[23] (out)                 0.00    1474.92 r
  data arrival time                                               1474.92

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1474.92
  --------------------------------------------------------------------------
  slack (MET)                                                     2725.08


<A NAME="interconnect_ip_17490"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[0]
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_pwdata_int_reg_0_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[0] (in)           274.92    1474.92 r
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_15186">...</A>
  i_apb_U_DW_apb_ahbsif_pwdata_int_reg_0_/ip (drp_1)    193.51    1668.42 r
  data arrival time                                               1668.42

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  i_apb_U_DW_apb_ahbsif_pwdata_int_reg_0_/ck (drp_1)      0.00    6000.00 r
  library setup time                                   -186.47    5813.53
  data required time                                              5813.53
  --------------------------------------------------------------------------
  data required time                                              5813.53
  data arrival time                                              -1668.42
  --------------------------------------------------------------------------
  slack (MET)                                                     4145.10


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_19197"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_19427"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hwrite
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (in)              296.01    1496.01 r
  ex_i_ahb_AHB_Slave_PID_hwrite (out)                     0.00    1496.01 r
  data arrival time                                               1496.01

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1496.01
  --------------------------------------------------------------------------
  slack (MET)                                                     2703.99


<A NAME="interconnect_ip_20934"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_paddr_reg_17_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (in)              275.11    1475.11 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_17534">...</A>
  i_apb_U_DW_apb_ahbsif_paddr_reg_17_/ip (drp_1)       1836.99    3312.10 r
  data arrival time                                               3312.10

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  i_apb_U_DW_apb_ahbsif_paddr_reg_17_/ck (drp_1)          0.00    6000.00 r
  library setup time                                   -185.58    5814.42
  data required time                                              5814.42
  --------------------------------------------------------------------------
  data required time                                              5814.42
  data arrival time                                              -3312.10
  --------------------------------------------------------------------------
  slack (MET)                                                     2502.32


RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_PID
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_22690"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_22918"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hrdata[30]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PID_hrdata[30] (in)                 11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_20834">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30] (out)         555.56    1766.89 f
  data arrival time                                               1766.89

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1766.89
  --------------------------------------------------------------------------
  slack (MET)                                                     2433.11


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_24535"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_24764"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PID_hready_resp (in)                11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_22322">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (out)            1092.72    2304.05 f
  data arrival time                                               2304.05

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2304.05
  --------------------------------------------------------------------------
  slack (MET)                                                     1895.95


<A NAME="interconnect_ip_26282"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_paddr_reg_17_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_Slave_PID_hready_resp (in)                10.90    1210.90 r
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_22322">...</A>
  i_apb_U_DW_apb_ahbsif_paddr_reg_17_/ip (drp_1)       2567.68    3778.58 r
  data arrival time                                               3778.58

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  i_apb_U_DW_apb_ahbsif_paddr_reg_17_/ck (drp_1)          0.00    6000.00 r
  library setup time                                   -185.58    5814.42
  data required time                                              5814.42
  --------------------------------------------------------------------------
  data required time                                              5814.42
  data arrival time                                              -3778.58
  --------------------------------------------------------------------------
  slack (MET)                                                     2035.84


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_27985"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_28211"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hresp[0]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PID_hresp[0] (in)                   11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_26940">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (out)           554.15    1765.49 f
  data arrival time                                               1765.49

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1765.49
  --------------------------------------------------------------------------
  slack (MET)                                                     2434.51


RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_PWM
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_29879"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_30107"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hrdata[24]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[24]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PWM_hrdata[24] (in)                 11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_28478">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[24] (out)         546.97    1758.30 f
  data arrival time                                               1758.30

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1758.30
  --------------------------------------------------------------------------
  slack (MET)                                                     2441.70


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_31724"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_31950"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hresp[0]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PWM_hresp[0] (in)                   11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_29963">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (out)           544.48    1755.81 f
  data arrival time                                               1755.81

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1755.81
  --------------------------------------------------------------------------
  slack (MET)                                                     2444.19


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_33565"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_33794"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PWM_hready_resp (in)                11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_31449">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (out)            1081.67    2293.00 f
  data arrival time                                               2293.00

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2293.00
  --------------------------------------------------------------------------
  slack (MET)                                                     1907.00


<A NAME="interconnect_ip_35312"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_paddr_reg_17_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_Slave_PWM_hready_resp (in)                10.90    1210.90 r
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_31449">...</A>
  i_apb_U_DW_apb_ahbsif_paddr_reg_17_/ip (drp_1)       2572.40    3783.31 r
  data arrival time                                               3783.31

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  i_apb_U_DW_apb_ahbsif_paddr_reg_17_/ck (drp_1)          0.00    6000.00 r
  library setup time                                   -185.58    5814.42
  data required time                                              5814.42
  --------------------------------------------------------------------------
  data required time                                              5814.42
  data arrival time                                              -3783.31
  --------------------------------------------------------------------------
  slack (MET)                                                     2031.11


RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_RAM
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_37068"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_37296"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hrdata[31]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_RAM_hrdata[31] (in)                 11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_36122">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31] (out)         563.01    1774.35 f
  data arrival time                                               1774.35

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1774.35
  --------------------------------------------------------------------------
  slack (MET)                                                     2425.65


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_38913"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_39142"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_RAM_hready_resp (in)                12.37    1212.37 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_37610">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (out)            1193.37    2405.74 f
  data arrival time                                               2405.74

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2405.74
  --------------------------------------------------------------------------
  slack (MET)                                                     1794.26


<A NAME="interconnect_ip_40660"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_paddr_reg_17_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_Slave_RAM_hready_resp (in)                11.90    1211.90 r
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_37610">...</A>
  i_apb_U_DW_apb_ahbsif_paddr_reg_17_/ip (drp_1)       2665.31    3877.22 r
  data arrival time                                               3877.22

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  i_apb_U_DW_apb_ahbsif_paddr_reg_17_/ck (drp_1)          0.00    6000.00 r
  library setup time                                   -185.58    5814.42
  data required time                                              5814.42
  --------------------------------------------------------------------------
  data required time                                              5814.42
  data arrival time                                              -3877.22
  --------------------------------------------------------------------------
  slack (MET)                                                     1937.20


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_42363"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_42589"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hresp[0]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_RAM_hresp[0] (in)                   11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_42532">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (out)           563.93    1775.26 f
  data arrival time                                               1775.26

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1775.26
  --------------------------------------------------------------------------
  slack (MET)                                                     2424.74


RPT_INFO:Port Group Manually exported pins
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_44247"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_44455"></A>  Startpoint: i_apb_pclk_en
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_1_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 3960.00    3960.00 r
  i_apb_pclk_en (in)                                    115.20    4075.20 r
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_44040">...</A>
  i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_1_/ip (drp_1)  1736.77  5811.97 f
  data arrival time                                               5811.97

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_1_/ck (drp_1)     0.00  6000.00 r
  library setup time                                   -182.28    5817.72
  data required time                                              5817.72
  --------------------------------------------------------------------------
  data required time                                              5817.72
  data arrival time                                              -5811.97
  --------------------------------------------------------------------------
  slack (MET)                                                        5.75


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_46168"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_46380"></A>  Startpoint: i_i2c_ic_clk_in_a
              (input port clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_U_DW_apb_i2c_rx_filter_U_scl_sync_U_SYNC_sample_meta_reg_0_
            (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2400.00    2400.00 f
  i_i2c_ic_clk_in_a (in)                                 10.57    2410.57 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_47506">...</A>
  i_i2c_U_DW_apb_i2c_rx_filter_U_scl_sync_U_SYNC_sample_meta_reg_0_/ip (drp_1)    42.63  2453.20 r
  data arrival time                                               2453.20

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  i_i2c_U_DW_apb_i2c_rx_filter_U_scl_sync_U_SYNC_sample_meta_reg_0_/ck (drp_1)     0.00  6000.00 r
  library setup time                                   -179.75    5820.25
  data required time                                              5820.25
  --------------------------------------------------------------------------
  data required time                                              5820.25
  data arrival time                                              -2453.20
  --------------------------------------------------------------------------
  slack (MET)                                                     3367.05


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_48165"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_48378"></A>  Startpoint: i_i2c_ic_data_in_a
              (input port clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_U_DW_apb_i2c_rx_filter_U_sda_sync_U_SYNC_sample_meta_reg_0_
            (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2400.00    2400.00 f
  i_i2c_ic_data_in_a (in)                                10.57    2410.57 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_48903">...</A>
  i_i2c_U_DW_apb_i2c_rx_filter_U_sda_sync_U_SYNC_sample_meta_reg_0_/ip (drp_1)    42.63  2453.20 r
  data arrival time                                               2453.20

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  i_i2c_U_DW_apb_i2c_rx_filter_U_sda_sync_U_SYNC_sample_meta_reg_0_/ck (drp_1)     0.00  6000.00 r
  library setup time                                   -179.75    5820.25
  data required time                                              5820.25
  --------------------------------------------------------------------------
  data required time                                              5820.25
  data arrival time                                              -2453.20
  --------------------------------------------------------------------------
  slack (MET)                                                     3367.05


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_50163"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_50405"></A>  Startpoint: i_ssi_rxd (input port clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_U_shift_U_tx_shifter_txd_reg
            (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_ssi_ssi_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                34000.00   34000.00 f
  i_ssi_rxd (in)                                         34.00   34034.00 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_50329">...</A>
  i_ssi_U_shift_U_tx_shifter_txd_reg/ip (drp_2)        1384.81   35418.81 f
  data arrival time                                              35418.81

  clock i_ssi_ssi_clk (rise edge)                     40000.00   40000.00
  clock network delay (ideal)                             0.00   40000.00
  i_ssi_U_shift_U_tx_shifter_txd_reg/ck (drp_2)           0.00   40000.00 r
  library setup time                                   -183.76   39816.24
  data required time                                             39816.24
  --------------------------------------------------------------------------
  data required time                                             39816.24
  data arrival time                                              -35418.81
  --------------------------------------------------------------------------
  slack (MET)                                                     4397.43


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_52064"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_52272"></A>  Startpoint: i_ssi_ss_in_n
              (input port clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_U_mstfsm_U_ss_in_n_sync_sample_meta_reg_0_
            (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_ssi_ssi_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                36000.00   36000.00 f
  i_ssi_ss_in_n (in)                                      9.57   36009.57 f
  i_ssi_U_mstfsm_U_ss_in_n_sync_sample_meta_reg_0_/ip (drp_1)     0.00 36009.57 f
  data arrival time                                              36009.57

  clock i_ssi_ssi_clk (rise edge)                     40000.00   40000.00
  clock network delay (ideal)                             0.00   40000.00
  i_ssi_U_mstfsm_U_ss_in_n_sync_sample_meta_reg_0_/ck (drp_1)     0.00 40000.00 r
  library setup time                                   -182.72   39817.29
  data required time                                             39817.29
  --------------------------------------------------------------------------
  data required time                                             39817.29
  data arrival time                                              -36009.57
  --------------------------------------------------------------------------
  slack (MET)                                                     3807.71


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_54003"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_54213"></A>  Startpoint: i_ssi_ssi_rst_n
              (input port clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_U_mstfsm_tx_load_en_reg/s (internal pin)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                16000.00   16000.00 r
  i_ssi_ssi_rst_n (in)                                 2507.03   18507.03 r
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_54787">...</A>
  i_ssi_U_mstfsm_tx_load_en_reg/s (drsp_1)              367.95   18874.98 f
  data arrival time                                              18874.98
  --------------------------------------------------------------------------
  (Path is unconstrained)


RPT_INFO:Output Ports  
RPT_INFO:Port Group Interface ex_i_ahb_AHB_MASTER_CORTEXM0
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_55154"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_55383"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_RAM_hready_resp (in)                12.37    1212.37 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_56165">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (out)            1193.37    2405.74 f
  data arrival time                                               2405.74

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2405.74
  --------------------------------------------------------------------------
  slack (MET)                                                     1794.26


<A NAME="interconnect_ip_56895"></A>  Startpoint: i_ahb_U_mux_hsel_prev_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hready
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ahb_U_mux_hsel_prev_reg_4_/ck (drp_1)                 0.00       0.00 r
  i_ahb_U_mux_hsel_prev_reg_4_/q (drp_1)                683.73     683.73 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_56165">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (out)            3029.19    3712.92 r
  data arrival time                                               3712.92

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -3712.92
  --------------------------------------------------------------------------
  slack (MET)                                                      487.08


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_58524"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_58750"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hresp[0]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_RAM_hresp[0] (in)                   11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_59715">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (out)           563.93    1775.26 f
  data arrival time                                               1775.26

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1775.26
  --------------------------------------------------------------------------
  slack (MET)                                                     2424.74


<A NAME="interconnect_ip_60264"></A>  Startpoint: i_ahb_U_mux_hsel_prev_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ahb_U_mux_hsel_prev_reg_4_/ck (drp_1)                 0.00       0.00 r
  i_ahb_U_mux_hsel_prev_reg_4_/q (drp_1)                683.73     683.73 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_59715">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (out)          3023.16    3706.89 r
  data arrival time                                               3706.89

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -3706.89
  --------------------------------------------------------------------------
  slack (MET)                                                      493.11


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_61895"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_62123"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hrdata[31]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_RAM_hrdata[31] (in)                 11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_62511">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31] (out)         563.01    1774.35 f
  data arrival time                                               1774.35

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1774.35
  --------------------------------------------------------------------------
  slack (MET)                                                     2425.65


<A NAME="interconnect_ip_63639"></A>  Startpoint: i_ahb_U_mux_hsel_prev_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30]
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ahb_U_mux_hsel_prev_reg_4_/ck (drp_1)                 0.00       0.00 r
  i_ahb_U_mux_hsel_prev_reg_4_/q (drp_1)                683.73     683.73 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_62511">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30] (out)        3033.71    3717.44 r
  data arrival time                                               3717.44

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -3717.44
  --------------------------------------------------------------------------
  slack (MET)                                                      482.56


RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_PID
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_65325"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_65558"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_haddr[12]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12] (in)           297.14    1497.14 r
  ex_i_ahb_AHB_Slave_PID_haddr[12] (out)                  0.00    1497.14 r
  data arrival time                                               1497.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1497.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2702.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_67162"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_67395"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hburst[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (in)           258.14    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hburst[2] (out)                  0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_68999"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_69223"></A>  Startpoint: i_ahb_U_arblite_hmastlock_reg
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hmastlock
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ahb_U_arblite_hmastlock_reg/ck (drp_1)                0.00       0.00 r
  i_ahb_U_arblite_hmastlock_reg/q (drp_1)               311.73     311.73 f
  ex_i_ahb_AHB_Slave_PID_hmastlock (out)                  0.00     311.73 f
  data arrival time                                                311.73

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -311.73
  --------------------------------------------------------------------------
  slack (MET)                                                     3888.27


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_70843"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_71075"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hprot[3]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hprot[3] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_72678"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_72907"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_RAM_hready_resp (in)                12.37    1212.37 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_70094">...</A>
  ex_i_ahb_AHB_Slave_PID_hready (out)                  1193.37    2405.74 f
  data arrival time                                               2405.74

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2405.74
  --------------------------------------------------------------------------
  slack (MET)                                                     1794.26


<A NAME="interconnect_ip_74413"></A>  Startpoint: i_ahb_U_mux_hsel_prev_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hready
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ahb_U_mux_hsel_prev_reg_4_/ck (drp_1)                 0.00       0.00 r
  i_ahb_U_mux_hsel_prev_reg_4_/q (drp_1)                683.73     683.73 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_70094">...</A>
  ex_i_ahb_AHB_Slave_PID_hready (out)                  3029.19    3712.92 r
  data arrival time                                               3712.92

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -3712.92
  --------------------------------------------------------------------------
  slack (MET)                                                      487.08


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_76036"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_76269"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hsel
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18] (in)           261.60    1461.60 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_73639">...</A>
  ex_i_ahb_AHB_Slave_PID_hsel (out)                    1266.00    2727.60 r
  data arrival time                                               2727.60

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2727.60
  --------------------------------------------------------------------------
  slack (MET)                                                     1472.40


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_77874"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_78106"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hsize[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hsize[2] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_79709"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_79942"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_htrans[1]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (in)           274.50    1474.50 r
  ex_i_ahb_AHB_Slave_PID_htrans[1] (out)                  0.00    1474.50 r
  data arrival time                                               1474.50

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1474.50
  --------------------------------------------------------------------------
  slack (MET)                                                     2725.50


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_81546"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_81780"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hwdata[23]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (in)          274.92    1474.92 r
  ex_i_ahb_AHB_Slave_PID_hwdata[23] (out)                 0.00    1474.92 r
  data arrival time                                               1474.92

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1474.92
  --------------------------------------------------------------------------
  slack (MET)                                                     2725.08


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_83385"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_83615"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hwrite
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (in)              296.01    1496.01 r
  ex_i_ahb_AHB_Slave_PID_hwrite (out)                     0.00    1496.01 r
  data arrival time                                               1496.01

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1496.01
  --------------------------------------------------------------------------
  slack (MET)                                                     2703.99


RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_PWM
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_85269"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_85501"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hsize[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_Slave_PWM_hsize[2] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_87104"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_87333"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_RAM_hready_resp (in)                12.37    1212.37 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_81521">...</A>
  ex_i_ahb_AHB_Slave_PWM_hready (out)                  1193.37    2405.74 f
  data arrival time                                               2405.74

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2405.74
  --------------------------------------------------------------------------
  slack (MET)                                                     1794.26


<A NAME="interconnect_ip_88839"></A>  Startpoint: i_ahb_U_mux_hsel_prev_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hready
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ahb_U_mux_hsel_prev_reg_4_/ck (drp_1)                 0.00       0.00 r
  i_ahb_U_mux_hsel_prev_reg_4_/q (drp_1)                683.73     683.73 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_81521">...</A>
  ex_i_ahb_AHB_Slave_PWM_hready (out)                  3029.19    3712.92 r
  data arrival time                                               3712.92

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -3712.92
  --------------------------------------------------------------------------
  slack (MET)                                                      487.08


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_90462"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_90695"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_htrans[1]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (in)           274.50    1474.50 r
  ex_i_ahb_AHB_Slave_PWM_htrans[1] (out)                  0.00    1474.50 r
  data arrival time                                               1474.50

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1474.50
  --------------------------------------------------------------------------
  slack (MET)                                                     2725.50


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_92299"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_92533"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hwdata[23]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (in)          274.92    1474.92 r
  ex_i_ahb_AHB_Slave_PWM_hwdata[23] (out)                 0.00    1474.92 r
  data arrival time                                               1474.92

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1474.92
  --------------------------------------------------------------------------
  slack (MET)                                                     2725.08


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_94138"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_94368"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hwrite
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (in)              296.01    1496.01 r
  ex_i_ahb_AHB_Slave_PWM_hwrite (out)                     0.00    1496.01 r
  data arrival time                                               1496.01

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1496.01
  --------------------------------------------------------------------------
  slack (MET)                                                     2703.99


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_95969"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_96202"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hsel
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18] (in)           261.60    1461.60 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_88605">...</A>
  ex_i_ahb_AHB_Slave_PWM_hsel (out)                    1266.00    2727.60 r
  data arrival time                                               2727.60

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2727.60
  --------------------------------------------------------------------------
  slack (MET)                                                     1472.40


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_97807"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_98039"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hprot[3]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_Slave_PWM_hprot[3] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_99642"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_99866"></A>  Startpoint: i_ahb_U_arblite_hmastlock_reg
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hmastlock
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ahb_U_arblite_hmastlock_reg/ck (drp_1)                0.00       0.00 r
  i_ahb_U_arblite_hmastlock_reg/q (drp_1)               311.73     311.73 f
  ex_i_ahb_AHB_Slave_PWM_hmastlock (out)                  0.00     311.73 f
  data arrival time                                                311.73

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -311.73
  --------------------------------------------------------------------------
  slack (MET)                                                     3888.27


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_101486"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_101719"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hburst[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (in)           258.14    1458.14 r
  ex_i_ahb_AHB_Slave_PWM_hburst[2] (out)                  0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_103323"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_103556"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_haddr[12]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12] (in)           297.14    1497.14 r
  ex_i_ahb_AHB_Slave_PWM_haddr[12] (out)                  0.00    1497.14 r
  data arrival time                                               1497.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1497.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2702.86


RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_RAM
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_105213"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_105446"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_haddr[12]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12] (in)           297.14    1497.14 r
  ex_i_ahb_AHB_Slave_RAM_haddr[12] (out)                  0.00    1497.14 r
  data arrival time                                               1497.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1497.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2702.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_107050"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_107283"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hburst[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (in)           258.14    1458.14 r
  ex_i_ahb_AHB_Slave_RAM_hburst[2] (out)                  0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_108887"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_109111"></A>  Startpoint: i_ahb_U_arblite_hmastlock_reg
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hmastlock
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ahb_U_arblite_hmastlock_reg/ck (drp_1)                0.00       0.00 r
  i_ahb_U_arblite_hmastlock_reg/q (drp_1)               311.73     311.73 f
  ex_i_ahb_AHB_Slave_RAM_hmastlock (out)                  0.00     311.73 f
  data arrival time                                                311.73

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -311.73
  --------------------------------------------------------------------------
  slack (MET)                                                     3888.27


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_110731"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_110963"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hprot[3]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_Slave_RAM_hprot[3] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_112566"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_112795"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_RAM_hready_resp (in)                12.37    1212.37 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_100048">...</A>
  ex_i_ahb_AHB_Slave_RAM_hready (out)                  1193.37    2405.74 f
  data arrival time                                               2405.74

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2405.74
  --------------------------------------------------------------------------
  slack (MET)                                                     1794.26


<A NAME="interconnect_ip_114301"></A>  Startpoint: i_ahb_U_mux_hsel_prev_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hready
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ahb_U_mux_hsel_prev_reg_4_/ck (drp_1)                 0.00       0.00 r
  i_ahb_U_mux_hsel_prev_reg_4_/q (drp_1)                683.73     683.73 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_100048">...</A>
  ex_i_ahb_AHB_Slave_RAM_hready (out)                  3029.19    3712.92 r
  data arrival time                                               3712.92

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -3712.92
  --------------------------------------------------------------------------
  slack (MET)                                                      487.08


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_115924"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_116157"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hsel
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18] (in)           261.60    1461.60 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_103593">...</A>
  ex_i_ahb_AHB_Slave_RAM_hsel (out)                     763.97    2225.57 r
  data arrival time                                               2225.57

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2225.57
  --------------------------------------------------------------------------
  slack (MET)                                                     1974.43


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_117762"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_117994"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hsize[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_Slave_RAM_hsize[2] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_119597"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_119830"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_htrans[1]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (in)           274.50    1474.50 r
  ex_i_ahb_AHB_Slave_RAM_htrans[1] (out)                  0.00    1474.50 r
  data arrival time                                               1474.50

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1474.50
  --------------------------------------------------------------------------
  slack (MET)                                                     2725.50


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_121434"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_121668"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hwdata[23]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (in)          274.92    1474.92 r
  ex_i_ahb_AHB_Slave_RAM_hwdata[23] (out)                 0.00    1474.92 r
  data arrival time                                               1474.92

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1474.92
  --------------------------------------------------------------------------
  slack (MET)                                                     2725.08


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_123273"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_123503"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hwrite
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (in)              296.01    1496.01 r
  ex_i_ahb_AHB_Slave_RAM_hwrite (out)                     0.00    1496.01 r
  data arrival time                                               1496.01

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1496.01
  --------------------------------------------------------------------------
  slack (MET)                                                     2703.99


RPT_INFO:Port Group Manually exported pins
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_125147"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_125388"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_stop_det_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_stop_det_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_stop_det_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_stop_det_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_stop_det_intr (out)                            0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_127005"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_127245"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_tx_abrt_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_tx_abrt_intr (out)                             0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_128859"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_129099"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_tx_over_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_tx_over_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_over_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_over_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_tx_over_intr (out)                             0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_130713"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_130954"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_tx_empty_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_tx_empty_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_empty_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_empty_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_tx_empty_intr (out)                            0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_132571"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_132811"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_rx_done_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_rx_done_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_done_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_done_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_rx_done_intr (out)                             0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_134425"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_134667"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_start_det_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_start_det_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_start_det_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_start_det_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_start_det_intr (out)                           0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_136287"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_136528"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_rx_under_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_rx_under_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_under_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_under_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_rx_under_intr (out)                            0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_138145"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_138385"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_rx_over_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_rx_over_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_over_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_over_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_rx_over_intr (out)                             0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_139999"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_140239"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_rx_full_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_rx_full_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_full_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_full_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_rx_full_intr (out)                             0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_141853"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_142082"></A>  Startpoint: i_ssi_U_shift_U_tx_shifter_txd_reg
              (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_txd (output port clocked by i_ssi_ssi_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_ssi_ssi_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ssi_U_shift_U_tx_shifter_txd_reg/ck (drp_2)           0.00       0.00 r
  i_ssi_U_shift_U_tx_shifter_txd_reg/q (drp_2)          258.32     258.32 f
  i_ssi_txd (out)                                         0.00     258.32 f
  data arrival time                                                258.32

  clock i_ssi_ssi_clk (rise edge)                     40000.00   40000.00
  clock network delay (ideal)                             0.00   40000.00
  output external delay                               -36000.00   4000.00
  data required time                                              4000.00
  --------------------------------------------------------------------------
  data required time                                              4000.00
  data arrival time                                               -258.32
  --------------------------------------------------------------------------
  slack (MET)                                                     3741.68


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_143675"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_143898"></A>  Startpoint: i_ssi_U_sclkgen_sclk_out_reg
              (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_sclk_out
            (output port clocked by i_ssi_ssi_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_ssi_ssi_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ssi_U_sclkgen_sclk_out_reg/ck (drsp_1)                0.00       0.00 r
  i_ssi_U_sclkgen_sclk_out_reg/q (drsp_1)               243.10     243.10 f
  i_ssi_sclk_out (out)                                    0.00     243.10 f
  data arrival time                                                243.10

  clock i_ssi_ssi_clk (rise edge)                     40000.00   40000.00
  clock network delay (ideal)                             0.00   40000.00
  output external delay                               -36000.00   4000.00
  data required time                                              4000.00
  --------------------------------------------------------------------------
  data required time                                              4000.00
  data arrival time                                               -243.10
  --------------------------------------------------------------------------
  slack (MET)                                                     3756.90


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_145508"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_145728"></A>  Startpoint: i_ssi_U_shift_ss_n_reg_0_
              (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_ss_0_n
            (output port clocked by i_ssi_ssi_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_ssi_ssi_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ssi_U_shift_ss_n_reg_0_/ck (drp_1)                    0.00       0.00 r
  i_ssi_U_shift_ss_n_reg_0_/q (drp_1)                   197.57     197.57 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_123118">...</A>
  i_ssi_ss_0_n (out)                                     73.52     271.09 r
  data arrival time                                                271.09

  clock i_ssi_ssi_clk (rise edge)                     40000.00   40000.00
  clock network delay (ideal)                             0.00   40000.00
  output external delay                               -36000.00   4000.00
  data required time                                              4000.00
  --------------------------------------------------------------------------
  data required time                                              4000.00
  data arrival time                                               -271.09
  --------------------------------------------------------------------------
  slack (MET)                                                     3728.91


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_147342"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_147575"></A>  Startpoint: i_ssi_U_intctl_irisr_mst_collision_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_mst_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ssi_U_intctl_irisr_mst_collision_reg/ck (drp_1)       0.00       0.00 r
  i_ssi_U_intctl_irisr_mst_collision_reg/q (drp_1)      259.79     259.79 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_124455">...</A>
  i_ssi_ssi_mst_intr_n (out)                            131.56     391.35 r
  data arrival time                                                391.35

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -4800.00    1200.00
  data required time                                              1200.00
  --------------------------------------------------------------------------
  data required time                                              1200.00
  data arrival time                                               -391.35
  --------------------------------------------------------------------------
  slack (MET)                                                      808.65


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_149189"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_149411"></A>  Startpoint: i_ssi_U_mstfsm_ssi_oe_n_reg
              (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_ssi_oe_n
            (output port clocked by i_ssi_ssi_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_ssi_ssi_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ssi_U_mstfsm_ssi_oe_n_reg/ck (drp_1)                  0.00       0.00 r
  i_ssi_U_mstfsm_ssi_oe_n_reg/q (drp_1)                 197.57     197.57 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_125781">...</A>
  i_ssi_ssi_oe_n (out)                                   73.52     271.09 r
  data arrival time                                                271.09

  clock i_ssi_ssi_clk (rise edge)                     40000.00   40000.00
  clock network delay (ideal)                             0.00   40000.00
  output external delay                               -36000.00   4000.00
  data required time                                              4000.00
  --------------------------------------------------------------------------
  data required time                                              4000.00
  data arrival time                                               -271.09
  --------------------------------------------------------------------------
  slack (MET)                                                     3728.91


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_151027"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_151251"></A>  Startpoint: i_ssi_U_regfile_imr_ir_reg_4_
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_rxf_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ssi_U_regfile_imr_ir_reg_4_/ck (drsp_1)               0.00       0.00 r
  i_ssi_U_regfile_imr_ir_reg_4_/q (drsp_1)              235.26     235.26 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_127111">...</A>
  i_ssi_ssi_rxf_intr_n (out)                            104.95     340.21 r
  data arrival time                                                340.21

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -4800.00    1200.00
  data required time                                              1200.00
  --------------------------------------------------------------------------
  data required time                                              1200.00
  data arrival time                                               -340.21
  --------------------------------------------------------------------------
  slack (MET)                                                      859.79


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_152865"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_153089"></A>  Startpoint: i_ssi_U_regfile_imr_ir_reg_3_
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_rxo_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ssi_U_regfile_imr_ir_reg_3_/ck (drsp_1)               0.00       0.00 r
  i_ssi_U_regfile_imr_ir_reg_3_/q (drsp_1)              234.62     234.62 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_128439">...</A>
  i_ssi_ssi_rxo_intr_n (out)                            134.44     369.06 r
  data arrival time                                                369.06

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -4800.00    1200.00
  data required time                                              1200.00
  --------------------------------------------------------------------------
  data required time                                              1200.00
  data arrival time                                               -369.06
  --------------------------------------------------------------------------
  slack (MET)                                                      830.94


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_154703"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_154927"></A>  Startpoint: i_ssi_U_regfile_imr_ir_reg_2_
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_rxu_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ssi_U_regfile_imr_ir_reg_2_/ck (drsp_1)               0.00       0.00 r
  i_ssi_U_regfile_imr_ir_reg_2_/q (drsp_1)              233.45     233.45 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_129767">...</A>
  i_ssi_ssi_rxu_intr_n (out)                            265.33     498.78 r
  data arrival time                                                498.78

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -4800.00    1200.00
  data required time                                              1200.00
  --------------------------------------------------------------------------
  data required time                                              1200.00
  data arrival time                                               -498.78
  --------------------------------------------------------------------------
  slack (MET)                                                      701.22


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_156541"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_156768"></A>  Startpoint: i_ssi_U_regfile_ssi_sleep_ir_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_sleep
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ssi_U_regfile_ssi_sleep_ir_reg/ck (drp_1)             0.00       0.00 r
  i_ssi_U_regfile_ssi_sleep_ir_reg/q (drp_1)            224.51     224.51 f
  i_ssi_ssi_sleep (out)                                   0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -5400.00     600.00
  data required time                                               600.00
  --------------------------------------------------------------------------
  data required time                                               600.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                      375.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_158371"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_158595"></A>  Startpoint: i_ssi_U_regfile_imr_ir_reg_0_
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_txe_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ssi_U_regfile_imr_ir_reg_0_/ck (drsp_1)               0.00       0.00 r
  i_ssi_U_regfile_imr_ir_reg_0_/q (drsp_1)              235.45     235.45 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_132573">...</A>
  i_ssi_ssi_txe_intr_n (out)                            109.42     344.86 r
  data arrival time                                                344.86

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -4800.00    1200.00
  data required time                                              1200.00
  --------------------------------------------------------------------------
  data required time                                              1200.00
  data arrival time                                               -344.86
  --------------------------------------------------------------------------
  slack (MET)                                                      855.14


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_160209"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_160433"></A>  Startpoint: i_ssi_U_regfile_imr_ir_reg_1_
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_txo_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ssi_U_regfile_imr_ir_reg_1_/ck (drsp_1)               0.00       0.00 r
  i_ssi_U_regfile_imr_ir_reg_1_/q (drsp_1)              235.45     235.45 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_133901">...</A>
  i_ssi_ssi_txo_intr_n (out)                            141.51     376.96 r
  data arrival time                                                376.96

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -4800.00    1200.00
  data required time                                              1200.00
  --------------------------------------------------------------------------
  data required time                                              1200.00
  data arrival time                                               -376.96
  --------------------------------------------------------------------------
  slack (MET)                                                      823.04


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_162047"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_162283"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_s_gen_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_s_gen
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_debug_s_gen_reg/ck (drp_1)     0.00      0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_s_gen_reg/q (drp_1)   224.51     224.51 f
  i_i2c_debug_s_gen (out)                                 0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_163894"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top
No paths.

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_164228"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_164463"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_addr_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_addr
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_debug_addr_reg/ck (drp_1)     0.00       0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_addr_reg/q (drp_1)    224.51     224.51 f
  i_i2c_debug_addr (out)                                  0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_166073"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_166314"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_addr_10bit_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_addr_10bit
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_debug_addr_10bit_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_addr_10bit_reg/q (drp_1)   224.51   224.51 f
  i_i2c_debug_addr_10bit (out)                            0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_167937"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_168172"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_data_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_data
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_debug_data_reg/ck (drp_1)     0.00       0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_data_reg/q (drp_1)    224.51     224.51 f
  i_i2c_debug_data (out)                                  0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_169782"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_170015"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_hs_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_hs
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_debug_hs_reg/ck (drp_1)       0.00       0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_hs_reg/q (drp_1)      224.51     224.51 f
  i_i2c_debug_hs (out)                                    0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_171623"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_171864"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_master_act_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_master_act
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_debug_master_act_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_master_act_reg/q (drp_1)   224.51   224.51 f
  i_i2c_debug_master_act (out)                            0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_173487"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_173731"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_mst_cstate_reg_4_
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_mst_cstate[4]
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_debug_mst_cstate_reg_4_/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_mst_cstate_reg_4_/q (drp_1)   224.51   224.51 f
  i_i2c_debug_mst_cstate[4] (out)                         0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_175363"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_175599"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_p_gen_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_p_gen
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_debug_p_gen_reg/ck (drp_1)     0.00      0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_p_gen_reg/q (drp_1)   224.51     224.51 f
  i_i2c_debug_p_gen (out)                                 0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_177210"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_177443"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_rd_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_rd
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_debug_rd_reg/ck (drp_1)       0.00       0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_rd_reg/q (drp_1)      224.51     224.51 f
  i_i2c_debug_rd (out)                                    0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_179051"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_179290"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_rd_req_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_rd_req_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_rd_req_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_rd_req_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_rd_req_intr (out)                              0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_180901"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_181141"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_slave_act_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_slave_act
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_debug_slave_act_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_slave_act_reg/q (drp_1)   224.51   224.51 f
  i_i2c_debug_slave_act (out)                             0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_182761"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_183005"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_slv_cstate_reg_3_
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_slv_cstate[3]
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_debug_slv_cstate_reg_3_/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_slv_cstate_reg_3_/q (drp_1)   224.51   224.51 f
  i_i2c_debug_slv_cstate[3] (out)                         0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_184637"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_184879"></A>  Startpoint: i_i2c_U_DW_apb_i2c_tx_shift_tx_data_capture_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_wr
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_tx_shift_tx_data_capture_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_tx_shift_tx_data_capture_reg/q (drp_1)   252.98   252.98 f
  i_i2c_debug_wr (out)                                    0.00     252.98 f
  data arrival time                                                252.98

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -252.98
  --------------------------------------------------------------------------
  slack (MET)                                                     3947.02


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_186496"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_186737"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_activity_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_activity_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_activity_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_activity_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_activity_intr (out)                            0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_188354"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_188590"></A>  Startpoint: i_i2c_U_DW_apb_i2c_tx_shift_ic_clk_oe_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_ic_clk_oe
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_tx_shift_ic_clk_oe_reg/ck (drp_1)     0.00      0.00 r
  i_i2c_U_DW_apb_i2c_tx_shift_ic_clk_oe_reg/q (drp_1)   252.62     252.62 f
  i_i2c_ic_clk_oe (out)                                   0.00     252.62 f
  data arrival time                                                252.62

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -252.62
  --------------------------------------------------------------------------
  slack (MET)                                                     3947.38


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_190199"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_190441"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_ic_current_src_en_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_ic_current_src_en
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_ic_current_src_en_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_ic_current_src_en_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_current_src_en (out)                           0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_192067"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_192304"></A>  Startpoint: i_i2c_U_DW_apb_i2c_tx_shift_ic_data_oe_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_ic_data_oe
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_tx_shift_ic_data_oe_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_tx_shift_ic_data_oe_reg/q (drp_1)   253.42    253.42 f
  i_i2c_ic_data_oe (out)                                  0.00     253.42 f
  data arrival time                                                253.42

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -253.42
  --------------------------------------------------------------------------
  slack (MET)                                                     3946.58


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_193914"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_194144"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_en_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_en
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_en_reg/ck (drp_1)          0.00       0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_en_reg/q (drp_1)         252.97     252.97 f
  i_i2c_ic_en (out)                                       0.00     252.97 f
  data arrival time                                                252.97

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -3600.00    2400.00
  data required time                                              2400.00
  --------------------------------------------------------------------------
  data required time                                              2400.00
  data arrival time                                               -252.97
  --------------------------------------------------------------------------
  slack (MET)                                                     2147.03


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_195743"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_195984"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_gen_call_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_gen_call_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_gen_call_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_gen_call_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_gen_call_intr (out)                            0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


1
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV>
</PRE>
<div align=right><A HREF="index.html">Report Summary Page</A></div>
    <table COLS=2 WIDTH="100%">
      <tr>
         <td><IMG SRC="synopsys_logo.gif" ALT="Synopsys"></td>
         <td><div align=right></div></td>
      </tr>
    </table>
</BODY>
</HTML>
