start searching...
Using transition based mode...
start adding constraints...
Trying maximal depth = 1...
Show UNSAT core
[time__15 + 1 <= 1,
 time__13 + 1 <= 1,
 time__14 + 1 <= 1,
 time__11 + 1 <= 1,
 time__9 + 1 <= 1,
 time__6 + 1 <= 1,
 time__5 + 1 <= 1,
 time__1 + 1 <= 1,
 time__0 + 1 <= 1]
Trying maximal depth = 2...
Show UNSAT core
[time__9 + 1 <= 2,
 time__11 + 1 <= 2,
 time__14 + 1 <= 2,
 time__15 + 1 <= 2,
 time__13 + 1 <= 2]
Trying maximal depth = 3...
Show UNSAT core
[time__14 + 1 <= 3, time__15 + 1 <= 3, time__13 + 1 <= 3]
Trying maximal depth = 4...
Show UNSAT core
[time__14 + 1 <= 4,
 time__15 + 1 <= 4,
 time__13 + 1 <= 4,
 time__12 + 1 <= 4]
Trying maximal depth = 5...
Bound of Trying min swap = 10...
Bound of Trying min swap = 7...
Bound of Trying min swap = 5...
[num_swap <= 5]
Bound of Trying min swap = 6...
[num_swap <= 6]
SWAP on physical edge (10,11) at time 0
SWAP on physical edge (8,11) at time 1
SWAP on physical edge (11,12) at time 2
SWAP on physical edge (12,13) at time 3
SWAP on physical edge (13,14) at time 2
SWAP on physical edge (14,15) at time 1
SWAP on physical edge (13,17) at time 0
Gate 0: u4 0, 1 on qubits 8 and 2 at time 1
Gate 1: u4 2, 3 on qubits 10 and 11 at time 0
Gate 2: u4 4, 5 on qubits 12 and 13 at time 0
Gate 3: u4 6, 7 on qubits 13 and 14 at time 1
Gate 4: u4 8, 9 on qubits 15 and 9 at time 1
Gate 5: u4 1, 2 on qubits 2 and 8 at time 2
Gate 6: u4 3, 4 on qubits 11 and 12 at time 0
Gate 7: u4 5, 6 on qubits 17 and 13 at time 2
Gate 8: u4 7, 8 on qubits 15 and 14 at time 2
Gate 9: u4 0, 2 on qubits 11 and 8 at time 2
Gate 10: u4 4, 6 on qubits 12 and 13 at time 2
Gate 11: u4 2, 4 on qubits 8 and 11 at time 3
Gate 12: u4 6, 8 on qubits 13 and 14 at time 2
Gate 13: u4 0, 4 on qubits 12 and 11 at time 3
Gate 14: u4 4, 8 on qubits 11 and 12 at time 4
Gate 15: u4 0, 8 on qubits 13 and 12 at time 4
result- additional SWAP count = 7.
result- circuit depth = 12.
Compilation time = 0:03:03.958863.
layer 0---------------------------------
gate ( U4) on qubits (10 11)
gate ( U4) on qubits (12 13)
gate ( U4) on qubits (2 8)
gate ( U4) on qubits (9 15)
layer 1---------------------------------
gate ( swap) on qubits (13 17)
gate ( U4) on qubits (11 12)
layer 2---------------------------------
gate ( U4) on qubits (13 14)
gate ( swap) on qubits (10 11)
layer 3---------------------------------
gate ( swap) on qubits (8 11)
gate ( U4) on qubits (13 17)
gate ( swap U4) on qubits (14 15)
layer 4---------------------------------
gate ( U4) on qubits (2 8)
gate ( U4) on qubits (12 13)
layer 5---------------------------------
gate ( U4) on qubits (8 11)
gate ( U4 swap) on qubits (13 14)
layer 6---------------------------------
gate ( swap) on qubits (11 12)
layer 7---------------------------------
gate ( U4) on qubits (8 11)
layer 8---------------------------------
gate ( U4) on qubits (11 12)
layer 9---------------------------------
gate ( swap) on qubits (12 13)
layer 10---------------------------------
gate ( U4) on qubits (11 12)
layer 11---------------------------------
gate ( U4) on qubits (12 13)
metric-----------------------------------
depth 12
#swap 5
optimizing circuit with swap range (0,7) 
Trying maximal depth = 1...
Show UNSAT core
[time__15 + 1 <= 1,
 time__11 + 1 <= 1,
 time__9 + 1 <= 1,
 time__10 + 1 <= 1,
 time__0 + 1 <= 1,
 time__1 + 1 <= 1,
 time__2 + 1 <= 1,
 time__4 + 1 <= 1,
 time__5 + 1 <= 1,
 time__13 + 1 <= 1,
 time__12 + 1 <= 1,
 time__3 + 1 <= 1,
 time__6 + 1 <= 1,
 time__14 + 1 <= 1,
 time__7 + 1 <= 1,
 time__8 + 1 <= 1]
Trying maximal depth = 2...
Show UNSAT core
[time__15 + 1 <= 2,
 time__13 + 1 <= 2,
 time__9 + 1 <= 2,
 time__10 + 1 <= 2,
 time__11 + 1 <= 2,
 time__6 + 1 <= 2,
 time__12 + 1 <= 2,
 time__14 + 1 <= 2]
Trying maximal depth = 3...
Show UNSAT core
[time__15 + 1 <= 3,
 time__14 + 1 <= 3,
 time__10 + 1 <= 3,
 time__13 + 1 <= 3,
 time__12 + 1 <= 3,
 time__11 + 1 <= 3,
 time__8 + 1 <= 3,
 time__7 + 1 <= 3,
 time__9 + 1 <= 3,
 time__6 + 1 <= 3,
 time__5 + 1 <= 3,
 time__4 + 1 <= 3,
 time__3 + 1 <= 3,
 time__2 + 1 <= 3,
 time__0 + 1 <= 3]
Trying maximal depth = 4...
Bound of Trying min swap = 5...
Bound of Trying min swap = 4...
Bound of Trying min swap = 3...
[num_swap <= 3]
SWAP on physical edge (3,4) at time 2
SWAP on physical edge (4,5) at time 1
SWAP on physical edge (6,9) at time 0
SWAP on physical edge (4,14) at time 0
Gate 0: u4 0, 1 on qubits 5 and 6 at time 0
Gate 1: u4 2, 3 on qubits 9 and 15 at time 0
Gate 2: u4 4, 5 on qubits 14 and 13 at time 0
Gate 3: u4 6, 7 on qubits 4 and 0 at time 0
Gate 4: u4 8, 9 on qubits 3 and 2 at time 1
Gate 5: u4 1, 2 on qubits 9 and 6 at time 1
Gate 6: u4 3, 4 on qubits 15 and 14 at time 0
Gate 7: u4 5, 6 on qubits 13 and 14 at time 1
Gate 8: u4 7, 8 on qubits 0 and 4 at time 3
Gate 9: u4 0, 2 on qubits 5 and 6 at time 1
Gate 10: u4 4, 6 on qubits 4 and 14 at time 1
Gate 11: u4 2, 4 on qubits 6 and 5 at time 2
Gate 12: u4 6, 8 on qubits 14 and 4 at time 3
Gate 13: u4 0, 4 on qubits 4 and 5 at time 2
Gate 14: u4 4, 8 on qubits 5 and 4 at time 3
Gate 15: u4 0, 8 on qubits 3 and 4 at time 3
result- additional SWAP count = 4.
result- circuit depth = 13.
Compilation time = 0:19:46.453146.
layer 0---------------------------------
gate ( U4) on qubits (13 14)
gate ( U4) on qubits (9 15)
gate ( U4) on qubits (5 6)
gate ( U4) on qubits (0 4)
gate ( U4) on qubits (2 3)
layer 1---------------------------------
gate ( U4) on qubits (14 15)
gate ( swap U4) on qubits (6 9)
layer 2---------------------------------
gate ( swap) on qubits (4 14)
gate ( U4) on qubits (5 6)
layer 3---------------------------------
gate ( U4) on qubits (13 14)
layer 4---------------------------------
gate ( U4) on qubits (4 14)
layer 5---------------------------------
gate ( swap) on qubits (4 5)
layer 6---------------------------------
gate ( U4) on qubits (5 6)
layer 7---------------------------------
gate ( U4) on qubits (4 5)
layer 8---------------------------------
gate ( swap) on qubits (3 4)
layer 9---------------------------------
gate ( U4) on qubits (0 4)
layer 10---------------------------------
gate ( U4) on qubits (4 14)
layer 11---------------------------------
gate ( U4) on qubits (4 5)
layer 12---------------------------------
gate ( U4) on qubits (3 4)
metric-----------------------------------
depth 13
#swap 3
optimizing circuit with swap range (0,4) 
Trying maximal depth = 1...
Show UNSAT core
[time__15 + 1 <= 1,
 time__11 + 1 <= 1,
 time__12 + 1 <= 1,
 time__10 + 1 <= 1,
 time__14 + 1 <= 1,
 time__13 + 1 <= 1,
 time__7 + 1 <= 1,
 time__4 + 1 <= 1,
 time__5 + 1 <= 1,
 time__8 + 1 <= 1,
 time__3 + 1 <= 1,
 time__0 + 1 <= 1,
 time__6 + 1 <= 1,
 time__2 + 1 <= 1,
 time__1 + 1 <= 1,
 time__9 + 1 <= 1]
Trying maximal depth = 2...
Show UNSAT core
[time__8 + 1 <= 2,
 time__7 + 1 <= 2,
 time__15 + 1 <= 2,
 time__9 + 1 <= 2,
 time__13 + 1 <= 2,
 time__14 + 1 <= 2,
 time__6 + 1 <= 2,
 time__11 + 1 <= 2,
 time__10 + 1 <= 2,
 time__2 + 1 <= 2,
 time__0 + 1 <= 2,
 time__12 + 1 <= 2,
 time__1 + 1 <= 2,
 time__5 + 1 <= 2]
Trying maximal depth = 3...
Bound of Trying min swap = 3...
[num_swap <= 3]
SWAP on physical edge (0,4) at time 0
SWAP on physical edge (4,5) at time 1
SWAP on physical edge (9,15) at time 0
SWAP on physical edge (5,13) at time 0
Gate 0: u4 0, 1 on qubits 6 and 9 at time 0
Gate 1: u4 2, 3 on qubits 15 and 14 at time 0
Gate 2: u4 4, 5 on qubits 13 and 17 at time 0
Gate 3: u4 6, 7 on qubits 5 and 4 at time 0
Gate 4: u4 8, 9 on qubits 4 and 3 at time 1
Gate 5: u4 1, 2 on qubits 15 and 9 at time 1
Gate 6: u4 3, 4 on qubits 14 and 13 at time 0
Gate 7: u4 5, 6 on qubits 17 and 13 at time 1
Gate 8: u4 7, 8 on qubits 0 and 4 at time 1
Gate 9: u4 0, 2 on qubits 6 and 9 at time 1
Gate 10: u4 4, 6 on qubits 5 and 13 at time 1
Gate 11: u4 2, 4 on qubits 9 and 5 at time 1
Gate 12: u4 6, 8 on qubits 13 and 5 at time 2
Gate 13: u4 0, 4 on qubits 6 and 5 at time 1
Gate 14: u4 4, 8 on qubits 4 and 5 at time 2
Gate 15: u4 0, 8 on qubits 6 and 5 at time 2
result- additional SWAP count = 4.
result- circuit depth = 11.
Compilation time = 0:26:19.774847.
layer 0---------------------------------
gate ( U4) on qubits (13 17)
gate ( U4) on qubits (14 15)
gate ( U4) on qubits (4 5)
gate ( U4) on qubits (6 9)
layer 1---------------------------------
gate ( swap) on qubits (0 4)
gate ( U4) on qubits (13 14)
gate ( swap U4) on qubits (9 15)
layer 2---------------------------------
gate ( swap) on qubits (5 13)
gate ( U4) on qubits (3 4)
gate ( U4) on qubits (6 9)
layer 3---------------------------------
gate ( U4) on qubits (13 17)
gate ( U4) on qubits (0 4)
layer 4---------------------------------
gate ( U4) on qubits (5 13)
layer 5---------------------------------
gate ( U4) on qubits (5 9)
layer 6---------------------------------
gate ( U4) on qubits (5 6)
layer 7---------------------------------
gate ( swap) on qubits (4 5)
layer 8---------------------------------
gate ( U4) on qubits (5 13)
layer 9---------------------------------
gate ( U4) on qubits (4 5)
layer 10---------------------------------
gate ( U4) on qubits (5 6)
metric-----------------------------------
depth 11
#swap 3
optimizing circuit with swap range (0,4) 
Trying maximal depth = 1...
Show UNSAT core
[time__12 + 1 <= 1,
 time__9 + 1 <= 1,
 time__14 + 1 <= 1,
 time__10 + 1 <= 1,
 time__11 + 1 <= 1,
 time__15 + 1 <= 1,
 time__1 + 1 <= 1,
 time__4 + 1 <= 1,
 time__6 + 1 <= 1,
 time__0 + 1 <= 1,
 time__8 + 1 <= 1,
 time__7 + 1 <= 1,
 time__5 + 1 <= 1,
 time__13 + 1 <= 1,
 time__3 + 1 <= 1,
 time__2 + 1 <= 1]
Trying maximal depth = 2...
Bound of Trying min swap = 2...
[num_swap <= 2]
Bound of Trying min swap = 3...
SWAP on physical edge (5,6) at time 0
SWAP on physical edge (12,13) at time 0
SWAP on physical edge (15,16) at time 0
Gate 0: u4 0, 1 on qubits 6 and 9 at time 0
Gate 1: u4 2, 3 on qubits 16 and 15 at time 0
Gate 2: u4 4, 5 on qubits 14 and 5 at time 0
Gate 3: u4 6, 7 on qubits 13 and 17 at time 0
Gate 4: u4 8, 9 on qubits 12 and 11 at time 0
Gate 5: u4 1, 2 on qubits 9 and 15 at time 1
Gate 6: u4 3, 4 on qubits 15 and 14 at time 0
Gate 7: u4 5, 6 on qubits 5 and 13 at time 0
Gate 8: u4 7, 8 on qubits 17 and 13 at time 1
Gate 9: u4 0, 2 on qubits 5 and 15 at time 1
Gate 10: u4 4, 6 on qubits 14 and 13 at time 0
Gate 11: u4 2, 4 on qubits 15 and 14 at time 1
Gate 12: u4 6, 8 on qubits 12 and 13 at time 1
Gate 13: u4 0, 4 on qubits 5 and 14 at time 1
Gate 14: u4 4, 8 on qubits 14 and 13 at time 1
Gate 15: u4 0, 8 on qubits 5 and 13 at time 1
result- additional SWAP count = 3.
result- circuit depth = 9.
Compilation time = 0:01:45.227647.
layer 0---------------------------------
gate ( U4) on qubits (5 14)
gate ( U4) on qubits (15 16)
gate ( U4) on qubits (13 17)
gate ( U4) on qubits (6 9)
gate ( U4) on qubits (11 12)
layer 1---------------------------------
gate ( U4) on qubits (5 13)
gate ( U4) on qubits (14 15)
layer 2---------------------------------
gate ( swap) on qubits (15 16)
gate ( U4) on qubits (13 14)
gate ( swap) on qubits (5 6)
layer 3---------------------------------
gate ( swap) on qubits (12 13)
gate ( U4) on qubits (9 15)
layer 4---------------------------------
gate ( U4) on qubits (5 15)
gate ( U4) on qubits (13 17)
layer 5---------------------------------
gate ( U4) on qubits (14 15)
gate ( U4) on qubits (12 13)
layer 6---------------------------------
gate ( U4) on qubits (5 14)
layer 7---------------------------------
gate ( U4) on qubits (13 14)
layer 8---------------------------------
gate ( U4) on qubits (5 13)
metric-----------------------------------
depth 9
#swap 3
optimizing circuit with swap range (0,3) 
Trying maximal depth = 1...
Show UNSAT core
[time__4 + 1 <= 1,
 time__1 + 1 <= 1,
 time__12 + 1 <= 1,
 time__10 + 1 <= 1,
 time__0 + 1 <= 1,
 time__9 + 1 <= 1,
 time__11 + 1 <= 1,
 time__13 + 1 <= 1,
 time__14 + 1 <= 1,
 time__3 + 1 <= 1,
 time__8 + 1 <= 1,
 time__5 + 1 <= 1,
 time__2 + 1 <= 1,
 time__7 + 1 <= 1,
 time__6 + 1 <= 1,
 time__15 + 1 <= 1]
Trying maximal depth = 2...
Bound of Trying min swap = 2...
Bound of Trying min swap = 1...
[num_swap <= 1]
SWAP on physical edge (3,4) at time 0
SWAP on physical edge (13,14) at time 0
Gate 0: u4 0, 1 on qubits 3 and 2 at time 0
Gate 1: u4 2, 3 on qubits 8 and 11 at time 0
Gate 2: u4 4, 5 on qubits 12 and 4 at time 0
Gate 3: u4 6, 7 on qubits 13 and 17 at time 0
Gate 4: u4 8, 9 on qubits 14 and 15 at time 0
Gate 5: u4 1, 2 on qubits 2 and 8 at time 0
Gate 6: u4 3, 4 on qubits 11 and 12 at time 0
Gate 7: u4 5, 6 on qubits 4 and 13 at time 0
Gate 8: u4 7, 8 on qubits 17 and 13 at time 1
Gate 9: u4 0, 2 on qubits 3 and 8 at time 0
Gate 10: u4 4, 6 on qubits 12 and 13 at time 0
Gate 11: u4 2, 4 on qubits 8 and 12 at time 0
Gate 12: u4 6, 8 on qubits 14 and 13 at time 1
Gate 13: u4 0, 4 on qubits 4 and 12 at time 1
Gate 14: u4 4, 8 on qubits 12 and 13 at time 1
Gate 15: u4 0, 8 on qubits 4 and 13 at time 1
result- additional SWAP count = 2.
result- circuit depth = 8.
Compilation time = 0:03:05.280696.
layer 0---------------------------------
gate ( U4) on qubits (2 3)
gate ( U4) on qubits (8 11)
gate ( U4) on qubits (4 12)
gate ( U4) on qubits (13 17)
gate ( U4) on qubits (14 15)
layer 1---------------------------------
gate ( U4) on qubits (2 8)
gate ( U4) on qubits (11 12)
gate ( U4) on qubits (4 13)
layer 2---------------------------------
gate ( U4) on qubits (3 8)
gate ( U4) on qubits (12 13)
layer 3---------------------------------
gate ( swap) on qubits (13 14)
gate ( swap) on qubits (3 4)
gate ( U4) on qubits (8 12)
layer 4---------------------------------
gate ( U4) on qubits (13 17)
gate ( U4) on qubits (4 12)
layer 5---------------------------------
gate ( U4) on qubits (13 14)
layer 6---------------------------------
gate ( U4) on qubits (12 13)
layer 7---------------------------------
gate ( U4) on qubits (4 13)
metric-----------------------------------
depth 8
#swap 2
optimizing circuit with swap range (0,2) 
Trying maximal depth = 1...
Show UNSAT core
[time__1 + 1 <= 1,
 time__2 + 1 <= 1,
 time__10 + 1 <= 1,
 time__3 + 1 <= 1,
 time__12 + 1 <= 1,
 time__4 + 1 <= 1,
 time__8 + 1 <= 1,
 time__6 + 1 <= 1,
 time__7 + 1 <= 1,
 time__15 + 1 <= 1,
 time__14 + 1 <= 1,
 time__13 + 1 <= 1,
 time__5 + 1 <= 1,
 time__11 + 1 <= 1,
 time__0 + 1 <= 1,
 time__9 + 1 <= 1]
Trying maximal depth = 2...
Bound of Trying min swap = 1...
SWAP on physical edge (4,5) at time 0
Gate 0: u4 0, 1 on qubits 3 and 2 at time 0
Gate 1: u4 2, 3 on qubits 8 and 11 at time 0
Gate 2: u4 4, 5 on qubits 12 and 13 at time 0
Gate 3: u4 6, 7 on qubits 4 and 0 at time 0
Gate 4: u4 8, 9 on qubits 5 and 6 at time 0
Gate 5: u4 1, 2 on qubits 2 and 8 at time 0
Gate 6: u4 3, 4 on qubits 11 and 12 at time 0
Gate 7: u4 5, 6 on qubits 13 and 4 at time 0
Gate 8: u4 7, 8 on qubits 0 and 4 at time 1
Gate 9: u4 0, 2 on qubits 3 and 8 at time 0
Gate 10: u4 4, 6 on qubits 12 and 4 at time 0
Gate 11: u4 2, 4 on qubits 8 and 12 at time 0
Gate 12: u4 6, 8 on qubits 5 and 4 at time 1
Gate 13: u4 0, 4 on qubits 3 and 12 at time 1
Gate 14: u4 4, 8 on qubits 12 and 4 at time 1
Gate 15: u4 0, 8 on qubits 3 and 4 at time 1
result- additional SWAP count = 1.
result- circuit depth = 8.
Compilation time = 0:02:05.437535.
layer 0---------------------------------
gate ( U4) on qubits (2 3)
gate ( U4) on qubits (8 11)
gate ( U4) on qubits (12 13)
gate ( U4) on qubits (0 4)
gate ( U4) on qubits (5 6)
layer 1---------------------------------
gate ( U4) on qubits (2 8)
gate ( U4) on qubits (4 13)
gate ( U4) on qubits (11 12)
layer 2---------------------------------
gate ( U4) on qubits (3 8)
gate ( U4) on qubits (4 12)
layer 3---------------------------------
gate ( swap) on qubits (4 5)
gate ( U4) on qubits (8 12)
layer 4---------------------------------
gate ( U4) on qubits (0 4)
gate ( U4) on qubits (3 12)
layer 5---------------------------------
gate ( U4) on qubits (4 5)
layer 6---------------------------------
gate ( U4) on qubits (4 12)
layer 7---------------------------------
gate ( U4) on qubits (3 4)
metric-----------------------------------
depth 8
#swap 1
optimizing circuit with swap range (0,1) 
Trying maximal depth = 1...
Show UNSAT core
[time__2 + 1 <= 1,
 time__0 + 1 <= 1,
 time__1 + 1 <= 1,
 time__12 + 1 <= 1,
 time__13 + 1 <= 1,
 time__8 + 1 <= 1,
 time__4 + 1 <= 1,
 time__11 + 1 <= 1,
 time__10 + 1 <= 1,
 time__6 + 1 <= 1,
 time__5 + 1 <= 1,
 time__3 + 1 <= 1,
 time__9 + 1 <= 1,
 time__15 + 1 <= 1,
 time__7 + 1 <= 1,
 time__14 + 1 <= 1]
Trying maximal depth = 2...
Bound of Trying min swap = 1...
SWAP on physical edge (14,15) at time 0
Gate 0: u4 0, 1 on qubits 17 and 12 at time 0
Gate 1: u4 2, 3 on qubits 13 and 4 at time 0
Gate 2: u4 4, 5 on qubits 14 and 5 at time 0
Gate 3: u4 6, 7 on qubits 6 and 9 at time 0
Gate 4: u4 8, 9 on qubits 15 and 16 at time 0
Gate 5: u4 1, 2 on qubits 12 and 13 at time 0
Gate 6: u4 3, 4 on qubits 4 and 14 at time 0
Gate 7: u4 5, 6 on qubits 5 and 6 at time 0
Gate 8: u4 7, 8 on qubits 9 and 15 at time 0
Gate 9: u4 0, 2 on qubits 17 and 13 at time 0
Gate 10: u4 4, 6 on qubits 14 and 6 at time 0
Gate 11: u4 2, 4 on qubits 13 and 14 at time 0
Gate 12: u4 6, 8 on qubits 6 and 14 at time 1
Gate 13: u4 0, 4 on qubits 17 and 14 at time 0
Gate 14: u4 4, 8 on qubits 15 and 14 at time 1
Gate 15: u4 0, 8 on qubits 17 and 14 at time 1
result- additional SWAP count = 1.
result- circuit depth = 9.
Compilation time = 0:00:11.883830.
layer 0---------------------------------
gate ( U4) on qubits (12 17)
gate ( U4) on qubits (4 13)
gate ( U4) on qubits (5 14)
gate ( U4) on qubits (6 9)
gate ( U4) on qubits (15 16)
layer 1---------------------------------
gate ( U4) on qubits (12 13)
gate ( U4) on qubits (5 6)
gate ( U4) on qubits (4 14)
gate ( U4) on qubits (9 15)
layer 2---------------------------------
gate ( U4) on qubits (13 17)
gate ( U4) on qubits (6 14)
layer 3---------------------------------
gate ( U4) on qubits (13 14)
layer 4---------------------------------
gate ( U4) on qubits (14 17)
layer 5---------------------------------
gate ( swap) on qubits (14 15)
layer 6---------------------------------
gate ( U4) on qubits (6 14)
layer 7---------------------------------
gate ( U4) on qubits (14 15)
layer 8---------------------------------
gate ( U4) on qubits (14 17)
metric-----------------------------------
depth 9
#swap 1
optimizing circuit with swap range (0,1) 
Trying maximal depth = 1...
Bound of Trying min swap = 0...
Gate 0: u4 0, 1 on qubits 12 and 11 at time 0
Gate 1: u4 2, 3 on qubits 8 and 2 at time 0
Gate 2: u4 4, 5 on qubits 3 and 0 at time 0
Gate 3: u4 6, 7 on qubits 4 and 14 at time 0
Gate 4: u4 8, 9 on qubits 13 and 17 at time 0
Gate 5: u4 1, 2 on qubits 11 and 8 at time 0
Gate 6: u4 3, 4 on qubits 2 and 3 at time 0
Gate 7: u4 5, 6 on qubits 0 and 4 at time 0
Gate 8: u4 7, 8 on qubits 14 and 13 at time 0
Gate 9: u4 0, 2 on qubits 12 and 8 at time 0
Gate 10: u4 4, 6 on qubits 3 and 4 at time 0
Gate 11: u4 2, 4 on qubits 8 and 3 at time 0
Gate 12: u4 6, 8 on qubits 4 and 13 at time 0
Gate 13: u4 0, 4 on qubits 12 and 3 at time 0
Gate 14: u4 4, 8 on qubits 3 and 13 at time 0
Gate 15: u4 0, 8 on qubits 12 and 13 at time 0
result- additional SWAP count = 0.
result- circuit depth = 7.
Compilation time = 0:00:04.794641.
layer 0---------------------------------
gate ( U4) on qubits (2 8)
gate ( U4) on qubits (11 12)
gate ( U4) on qubits (0 3)
gate ( U4) on qubits (4 14)
gate ( U4) on qubits (13 17)
layer 1---------------------------------
gate ( U4) on qubits (8 11)
gate ( U4) on qubits (2 3)
gate ( U4) on qubits (0 4)
gate ( U4) on qubits (13 14)
layer 2---------------------------------
gate ( U4) on qubits (3 4)
gate ( U4) on qubits (8 12)
layer 3---------------------------------
gate ( U4) on qubits (3 8)
gate ( U4) on qubits (4 13)
layer 4---------------------------------
gate ( U4) on qubits (3 12)
layer 5---------------------------------
gate ( U4) on qubits (3 13)
layer 6---------------------------------
gate ( U4) on qubits (12 13)
metric-----------------------------------
depth 7
#swap 0
optimizing circuit with swap range (0,0) 
Trying maximal depth = 1...
Bound of Trying min swap = 0...
Gate 0: u4 0, 1 on qubits 12 and 11 at time 0
Gate 1: u4 2, 3 on qubits 8 and 2 at time 0
Gate 2: u4 4, 5 on qubits 3 and 0 at time 0
Gate 3: u4 6, 7 on qubits 4 and 14 at time 0
Gate 4: u4 8, 9 on qubits 13 and 17 at time 0
Gate 5: u4 1, 2 on qubits 11 and 8 at time 0
Gate 6: u4 3, 4 on qubits 2 and 3 at time 0
Gate 7: u4 5, 6 on qubits 0 and 4 at time 0
Gate 8: u4 7, 8 on qubits 14 and 13 at time 0
Gate 9: u4 0, 2 on qubits 12 and 8 at time 0
Gate 10: u4 4, 6 on qubits 3 and 4 at time 0
Gate 11: u4 2, 4 on qubits 8 and 3 at time 0
Gate 12: u4 6, 8 on qubits 4 and 13 at time 0
Gate 13: u4 0, 4 on qubits 12 and 3 at time 0
Gate 14: u4 4, 8 on qubits 3 and 13 at time 0
Gate 15: u4 0, 8 on qubits 12 and 13 at time 0
result- additional SWAP count = 0.
result- circuit depth = 7.
Compilation time = 0:00:00.191892.
layer 0---------------------------------
gate ( U4) on qubits (2 8)
gate ( U4) on qubits (11 12)
gate ( U4) on qubits (0 3)
gate ( U4) on qubits (4 14)
gate ( U4) on qubits (13 17)
layer 1---------------------------------
gate ( U4) on qubits (8 11)
gate ( U4) on qubits (2 3)
gate ( U4) on qubits (0 4)
gate ( U4) on qubits (13 14)
layer 2---------------------------------
gate ( U4) on qubits (3 4)
gate ( U4) on qubits (8 12)
layer 3---------------------------------
gate ( U4) on qubits (3 8)
gate ( U4) on qubits (4 13)
layer 4---------------------------------
gate ( U4) on qubits (3 12)
layer 5---------------------------------
gate ( U4) on qubits (3 13)
layer 6---------------------------------
gate ( U4) on qubits (12 13)
metric-----------------------------------
depth 7
#swap 0
Total compilation time = 0:56:38.388000.
