###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       748215   # Number of WRITE/WRITEP commands
num_reads_done                 =      1403159   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1089353   # Number of read row buffer hits
num_read_cmds                  =      1403145   # Number of READ/READP commands
num_writes_done                =       748256   # Number of read requests issued
num_write_row_hits             =       629456   # Number of write row buffer hits
num_act_cmds                   =       436811   # Number of ACT commands
num_pre_cmds                   =       436782   # Number of PRE commands
num_ondemand_pres              =       408631   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9645929   # Cyles of rank active rank.0
rank_active_cycles.1           =      9637471   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       354071   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       362529   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2086627   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        30453   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4545   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2923   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2393   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1725   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1365   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1153   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1020   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          866   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18388   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          272   # Write cmd latency (cycles)
write_latency[20-39]           =         2933   # Write cmd latency (cycles)
write_latency[40-59]           =         3805   # Write cmd latency (cycles)
write_latency[60-79]           =         5588   # Write cmd latency (cycles)
write_latency[80-99]           =         7374   # Write cmd latency (cycles)
write_latency[100-119]         =         9190   # Write cmd latency (cycles)
write_latency[120-139]         =        10419   # Write cmd latency (cycles)
write_latency[140-159]         =        12149   # Write cmd latency (cycles)
write_latency[160-179]         =        14092   # Write cmd latency (cycles)
write_latency[180-199]         =        16539   # Write cmd latency (cycles)
write_latency[200-]            =       665854   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           11   # Read request latency (cycles)
read_latency[20-39]            =       198739   # Read request latency (cycles)
read_latency[40-59]            =       101720   # Read request latency (cycles)
read_latency[60-79]            =       113573   # Read request latency (cycles)
read_latency[80-99]            =        82449   # Read request latency (cycles)
read_latency[100-119]          =        70035   # Read request latency (cycles)
read_latency[120-139]          =        62888   # Read request latency (cycles)
read_latency[140-159]          =        53760   # Read request latency (cycles)
read_latency[160-179]          =        46819   # Read request latency (cycles)
read_latency[180-199]          =        41455   # Read request latency (cycles)
read_latency[200-]             =       631710   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.73509e+09   # Write energy
read_energy                    =  5.65748e+09   # Read energy
act_energy                     =  1.19511e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.69954e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.74014e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01906e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01378e+09   # Active standby energy rank.1
average_read_latency           =       317.75   # Average read request latency (cycles)
average_interarrival           =      4.64801   # Average request interarrival latency (cycles)
total_energy                   =  2.36691e+10   # Total energy (pJ)
average_power                  =      2366.91   # Average power (mW)
average_bandwidth              =      18.3587   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       772785   # Number of WRITE/WRITEP commands
num_reads_done                 =      1425998   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1113799   # Number of read row buffer hits
num_read_cmds                  =      1425991   # Number of READ/READP commands
num_writes_done                =       772834   # Number of read requests issued
num_write_row_hits             =       659158   # Number of write row buffer hits
num_act_cmds                   =       430609   # Number of ACT commands
num_pre_cmds                   =       430579   # Number of PRE commands
num_ondemand_pres              =       402549   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9646824   # Cyles of rank active rank.0
rank_active_cycles.1           =      9644302   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       353176   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       355698   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2136344   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        28626   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4340   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2901   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2336   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1663   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1369   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1146   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1032   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          909   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18247   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          348   # Write cmd latency (cycles)
write_latency[20-39]           =         4076   # Write cmd latency (cycles)
write_latency[40-59]           =         4545   # Write cmd latency (cycles)
write_latency[60-79]           =         6784   # Write cmd latency (cycles)
write_latency[80-99]           =         8279   # Write cmd latency (cycles)
write_latency[100-119]         =         9492   # Write cmd latency (cycles)
write_latency[120-139]         =        10631   # Write cmd latency (cycles)
write_latency[140-159]         =        11511   # Write cmd latency (cycles)
write_latency[160-179]         =        12865   # Write cmd latency (cycles)
write_latency[180-199]         =        14662   # Write cmd latency (cycles)
write_latency[200-]            =       689592   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       171766   # Read request latency (cycles)
read_latency[40-59]            =        91502   # Read request latency (cycles)
read_latency[60-79]            =        98568   # Read request latency (cycles)
read_latency[80-99]            =        75965   # Read request latency (cycles)
read_latency[100-119]          =        66298   # Read request latency (cycles)
read_latency[120-139]          =        60925   # Read request latency (cycles)
read_latency[140-159]          =        53449   # Read request latency (cycles)
read_latency[160-179]          =        48336   # Read request latency (cycles)
read_latency[180-199]          =        42633   # Read request latency (cycles)
read_latency[200-]             =       716549   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.85774e+09   # Write energy
read_energy                    =   5.7496e+09   # Read energy
act_energy                     =  1.17815e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.69524e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.70735e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01962e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01804e+09   # Active standby energy rank.1
average_read_latency           =      359.602   # Average read request latency (cycles)
average_interarrival           =       4.5477   # Average request interarrival latency (cycles)
total_energy                   =  2.38681e+10   # Total energy (pJ)
average_power                  =      2386.81   # Average power (mW)
average_bandwidth              =      18.7634   # Average bandwidth
