#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x55ed05d29370 .scope module, "testbench_sa_2threads_4cells_2neighbors" "testbench_sa_2threads_4cells_2neighbors" 2 3;
 .timescale 0 0;
v0x55ed05eac110_0 .var "clk", 0 0;
v0x55ed05eac1b0_0 .var "rst", 0 0;
v0x55ed05eac270_0 .var "start", 0 0;
S_0x55ed05e0f520 .scope module, "sa_2threads_4cells_2neighbors" "sa_2threads_4cells_2neighbors" 2 13, 2 50 0, S_0x55ed05d29370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
v0x55ed05eab520_0 .net "ce0_flag_ch_out", 0 0, L_0x55ed05eb3830;  1 drivers
v0x55ed05eab5e0_0 .net "ce0_sa", 2 0, L_0x55ed05eb4410;  1 drivers
v0x55ed05eab680_0 .net "ce0_sb", 2 0, L_0x55ed05eb4300;  1 drivers
v0x55ed05eab720_0 .net "ce0_th_cell0_out", 1 0, L_0x55ed05eb3cb0;  1 drivers
v0x55ed05eab7c0_0 .net "ce0_th_cell1_out", 1 0, L_0x55ed05eb3b30;  1 drivers
v0x55ed05eab860_0 .net "ce0_th_ch_out", 0 0, L_0x55ed05eb3970;  1 drivers
v0x55ed05eab900_0 .net "ce0_th_done_out", 0 0, L_0x55ed05eb4100;  1 drivers
v0x55ed05eab9a0_0 .net "ce0_th_out", 0 0, L_0x55ed05eb3e30;  1 drivers
v0x55ed05eaba40_0 .net "ce0_th_v_out", 0 0, L_0x55ed05eb3f20;  1 drivers
v0x55ed05eabae0_0 .net "clk", 0 0, v0x55ed05eac110_0;  1 drivers
v0x55ed05eabb80_0 .net "rst", 0 0, v0x55ed05eac1b0_0;  1 drivers
v0x55ed05eabc20_0 .net "start", 0 0, v0x55ed05eac270_0;  1 drivers
v0x55ed05eabcc0_0 .net "th", 0 0, L_0x55ed05e4b680;  1 drivers
v0x55ed05eabd60_0 .net "th_cell0", 1 0, L_0x55ed05eac7c0;  1 drivers
v0x55ed05eabe00_0 .net "th_cell1", 1 0, L_0x55ed05eac540;  1 drivers
v0x55ed05eabea0_0 .net "th_done", 0 0, v0x55ed05eaaba0_0;  1 drivers
v0x55ed05eabf40_0 .net "th_v", 0 0, L_0x55ed05e75ac0;  1 drivers
S_0x55ed05e6ba70 .scope module, "cell0_exec_2threads_4cells_2neighbors" "cell0_exec_2threads_4cells_2neighbors" 2 94, 2 254 0, S_0x55ed05e0f520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "th_done_in";
    .port_info 2 /INPUT 1 "th_v_in";
    .port_info 3 /INPUT 1 "th_in";
    .port_info 4 /INPUT 2 "th_cell0_in";
    .port_info 5 /INPUT 2 "th_cell1_in";
    .port_info 6 /OUTPUT 1 "th_done_out";
    .port_info 7 /OUTPUT 1 "th_v_out";
    .port_info 8 /OUTPUT 1 "th_out";
    .port_info 9 /OUTPUT 2 "th_cell0_out";
    .port_info 10 /OUTPUT 2 "th_cell1_out";
    .port_info 11 /OUTPUT 1 "th_ch_out";
    .port_info 12 /OUTPUT 1 "flag_ch_out";
    .port_info 13 /OUTPUT 3 "sb";
    .port_info 14 /OUTPUT 3 "sa";
L_0x55ed05eb4300 .functor BUFZ 3, v0x55ed05e73260_0, C4<000>, C4<000>, C4<000>;
L_0x55ed05eb4410 .functor BUFZ 3, v0x55ed05e511e0_0, C4<000>, C4<000>, C4<000>;
v0x55ed05ea5460_0 .net *"_ivl_132", 0 0, L_0x55ed05eb3310;  1 drivers
v0x55ed05ea5540_0 .net *"_ivl_134", 0 0, L_0x55ed05eb33e0;  1 drivers
v0x55ed05ea5620_0 .net *"_ivl_140", 0 0, L_0x55ed05eb3270;  1 drivers
v0x55ed05ea56e0_0 .net "clk", 0 0, v0x55ed05eac110_0;  alias, 1 drivers
o0x7f24be7d0b48 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ed05ea5780_0 .net "cn_flag_ch_in", 0 0, o0x7f24be7d0b48;  0 drivers
v0x55ed05ea5870_0 .net "cn_flag_ch_out", 0 0, v0x55ed05d83960_0;  1 drivers
v0x55ed05ea5960_0 .net "cn_node0", 2 0, L_0x55ed05eace90;  1 drivers
v0x55ed05ea5a50_0 .net "cn_node1", 2 0, L_0x55ed05ead020;  1 drivers
v0x55ed05ea5b60_0 .net "cn_th_cell0_out", 1 0, v0x55ed05dd0e00_0;  1 drivers
v0x55ed05ea5c20_0 .net "cn_th_cell1_out", 1 0, v0x55ed05d36e00_0;  1 drivers
o0x7f24be7cfe28 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ed05ea5d30_0 .net "cn_th_ch_in", 0 0, o0x7f24be7cfe28;  0 drivers
v0x55ed05ea5e40_0 .net "cn_th_ch_out", 0 0, v0x55ed05d36fd0_0;  1 drivers
v0x55ed05ea5f50_0 .net "cn_th_done_out", 0 0, v0x55ed05d37150_0;  1 drivers
v0x55ed05ea6040_0 .net "cn_th_out", 0 0, v0x55ed05d34060_0;  1 drivers
v0x55ed05ea6150_0 .net "cn_th_v_out", 0 0, v0x55ed05d34200_0;  1 drivers
v0x55ed05ea6240 .array "cs_opa0", 1 0;
v0x55ed05ea6240_0 .net v0x55ed05ea6240 0, 1 0, L_0x55ed05eafa50; 1 drivers
v0x55ed05ea6240_1 .net v0x55ed05ea6240 1, 1 0, L_0x55ed05eb2a50; 1 drivers
v0x55ed05ea63c0 .array "cs_opa1", 1 0;
v0x55ed05ea63c0_0 .net v0x55ed05ea63c0 0, 1 0, L_0x55ed05eafbf0; 1 drivers
v0x55ed05ea63c0_1 .net v0x55ed05ea63c0 1, 1 0, L_0x55ed05eb2bf0; 1 drivers
v0x55ed05ea6540 .array "cs_opb0", 1 0;
v0x55ed05ea6540_0 .net v0x55ed05ea6540 0, 1 0, L_0x55ed05eaecb0; 1 drivers
v0x55ed05ea6540_1 .net v0x55ed05ea6540 1, 1 0, L_0x55ed05eb2220; 1 drivers
v0x55ed05ea66c0 .array "cs_opb1", 1 0;
v0x55ed05ea66c0_0 .net v0x55ed05ea66c0 0, 1 0, L_0x55ed05eaf990; 1 drivers
v0x55ed05ea66c0_1 .net v0x55ed05ea66c0 1, 1 0, L_0x55ed05eb1b20; 1 drivers
v0x55ed05ea6840_0 .net "cs_v", 1 0, L_0x55ed05eb2ee0;  1 drivers
v0x55ed05ea6920 .array "dm_d0", 1 0;
v0x55ed05ea6920_0 .net v0x55ed05ea6920 0, 2 0, v0x55ed05d3d360_0; 1 drivers
v0x55ed05ea6920_1 .net v0x55ed05ea6920 1, 2 0, v0x55ed05e81910_0; 1 drivers
v0x55ed05ea6aa0 .array "dm_d1", 1 0;
v0x55ed05ea6aa0_0 .net v0x55ed05ea6aa0 0, 2 0, v0x55ed05dce930_0; 1 drivers
v0x55ed05ea6aa0_1 .net v0x55ed05ea6aa0 1, 2 0, v0x55ed05e81a00_0; 1 drivers
v0x55ed05ea6c20_0 .net "flag_ch_out", 0 0, L_0x55ed05eb3830;  alias, 1 drivers
v0x55ed05ea6ce0_0 .net "n_flag_ch_out", 1 0, L_0x55ed05eb0da0;  1 drivers
v0x55ed05ea6dc0 .array "n_neighbor", 1 0;
v0x55ed05ea6dc0_0 .net v0x55ed05ea6dc0 0, 2 0, L_0x55ed05eade30; 1 drivers
v0x55ed05ea6dc0_1 .net v0x55ed05ea6dc0 1, 2 0, L_0x55ed05eb05a0; 1 drivers
v0x55ed05ea6f40 .array "n_th_cell0_out", 1 0;
v0x55ed05ea6f40_0 .net v0x55ed05ea6f40 0, 1 0, v0x55ed05e83d60_0; 1 drivers
v0x55ed05ea6f40_1 .net v0x55ed05ea6f40 1, 1 0, v0x55ed05e865e0_0; 1 drivers
v0x55ed05ea7070 .array "n_th_cell1_out", 1 0;
v0x55ed05ea7070_0 .net v0x55ed05ea7070 0, 1 0, v0x55ed05e83fa0_0; 1 drivers
v0x55ed05ea7070_1 .net v0x55ed05ea7070 1, 1 0, v0x55ed05e86820_0; 1 drivers
v0x55ed05ea71a0 .array "n_th_ch_out", 1 0;
v0x55ed05ea71a0_0 .net v0x55ed05ea71a0 0, 0 0, v0x55ed05e84150_0; 1 drivers
v0x55ed05ea71a0_1 .net v0x55ed05ea71a0 1, 0 0, v0x55ed05e869d0_0; 1 drivers
v0x55ed05ea7280_0 .net "n_th_done_out", 1 0, L_0x55ed05eb0a30;  1 drivers
v0x55ed05ea7360 .array "n_th_node0_out", 1 0;
v0x55ed05ea7360_0 .net v0x55ed05ea7360 0, 2 0, v0x55ed05e84540_0; 1 drivers
v0x55ed05ea7360_1 .net v0x55ed05ea7360 1, 2 0, v0x55ed05e86ee0_0; 1 drivers
v0x55ed05ea7440 .array "n_th_node1_out", 1 0;
v0x55ed05ea7440_0 .net v0x55ed05ea7440 0, 2 0, v0x55ed05e846f0_0; 1 drivers
v0x55ed05ea7440_1 .net v0x55ed05ea7440 1, 2 0, v0x55ed05e87090_0; 1 drivers
v0x55ed05ea7570 .array "n_th_out", 1 0;
v0x55ed05ea7570_0 .net v0x55ed05ea7570 0, 0 0, v0x55ed05e847b0_0; 1 drivers
v0x55ed05ea7570_1 .net v0x55ed05ea7570 1, 0 0, v0x55ed05e87150_0; 1 drivers
v0x55ed05ea76a0_0 .net "n_th_v_out", 1 0, L_0x55ed05eb0b20;  1 drivers
v0x55ed05ea7990 .array "nc_neighbor_cell", 1 0;
v0x55ed05ea7990_0 .net v0x55ed05ea7990 0, 2 0, L_0x55ed05eae820; 1 drivers
v0x55ed05ea7990_1 .net v0x55ed05ea7990 1, 2 0, L_0x55ed05eb16b0; 1 drivers
v0x55ed05ea7b10_0 .net "nc_node0_v", 1 0, L_0x55ed05eb25d0;  1 drivers
v0x55ed05ea7bf0 .array "nc_th_cell0_out", 1 0;
v0x55ed05ea7bf0_0 .net v0x55ed05ea7bf0 0, 1 0, v0x55ed05e8d6d0_0; 1 drivers
v0x55ed05ea7bf0_1 .net v0x55ed05ea7bf0 1, 1 0, v0x55ed05e93fb0_0; 1 drivers
v0x55ed05ea7d70 .array "nc_th_cell1_out", 1 0;
v0x55ed05ea7d70_0 .net v0x55ed05ea7d70 0, 1 0, v0x55ed05e8d880_0; 1 drivers
v0x55ed05ea7d70_1 .net v0x55ed05ea7d70 1, 1 0, v0x55ed05e94150_0; 1 drivers
v0x55ed05ea7ef0_0 .net "reg_pipe_in", 8 0, L_0x55ed05eb3590;  1 drivers
v0x55ed05e95270_2 .array/port v0x55ed05e95270, 2;
v0x55ed05ea7fb0_0 .net "reg_pipe_out", 8 0, v0x55ed05e95270_2;  1 drivers
v0x55ed05ea8050 .array "s_sa", 1 0;
v0x55ed05ea8050_0 .net v0x55ed05ea8050 0, 2 0, v0x55ed05e1f6d0_0; 1 drivers
v0x55ed05ea8050_1 .net v0x55ed05ea8050 1, 2 0, v0x55ed05e511e0_0; 1 drivers
v0x55ed05ea8160 .array "s_sb", 1 0;
v0x55ed05ea8160_0 .net v0x55ed05ea8160 0, 2 0, v0x55ed05e288f0_0; 1 drivers
v0x55ed05ea8160_1 .net v0x55ed05ea8160 1, 2 0, v0x55ed05e73260_0; 1 drivers
v0x55ed05ea8270_0 .net "sa", 2 0, L_0x55ed05eb4410;  alias, 1 drivers
v0x55ed05ea8350_0 .net "sb", 2 0, L_0x55ed05eb4300;  alias, 1 drivers
v0x55ed05ea8430_0 .net "th_cell0_in", 1 0, L_0x55ed05eac7c0;  alias, 1 drivers
v0x55ed05ea84f0_0 .net "th_cell0_out", 1 0, L_0x55ed05eb3cb0;  alias, 1 drivers
v0x55ed05ea85b0_0 .net "th_cell1_in", 1 0, L_0x55ed05eac540;  alias, 1 drivers
v0x55ed05ea8670_0 .net "th_cell1_out", 1 0, L_0x55ed05eb3b30;  alias, 1 drivers
v0x55ed05ea8730_0 .net "th_ch_out", 0 0, L_0x55ed05eb3970;  alias, 1 drivers
v0x55ed05ea8810_0 .net "th_done_in", 0 0, v0x55ed05eaaba0_0;  alias, 1 drivers
v0x55ed05ea88b0_0 .net "th_done_out", 0 0, L_0x55ed05eb4100;  alias, 1 drivers
v0x55ed05ea8950_0 .net "th_in", 0 0, L_0x55ed05e4b680;  alias, 1 drivers
v0x55ed05ea8a10_0 .net "th_out", 0 0, L_0x55ed05eb3e30;  alias, 1 drivers
v0x55ed05ea8ad0_0 .net "th_v_in", 0 0, L_0x55ed05e75ac0;  alias, 1 drivers
v0x55ed05ea8b70_0 .net "th_v_out", 0 0, L_0x55ed05eb3f20;  alias, 1 drivers
L_0x55ed05eaf2d0 .part L_0x55ed05eb0a30, 0, 1;
L_0x55ed05eaf3d0 .part L_0x55ed05eb0b20, 0, 1;
L_0x55ed05eaf4d0 .part L_0x55ed05eb0da0, 0, 1;
L_0x55ed05eafdf0 .part L_0x55ed05eb25d0, 0, 1;
L_0x55ed05eb0340 .part L_0x55ed05eb2ee0, 0, 1;
L_0x55ed05eb07e0 .part L_0x55ed05eb0a30, 0, 1;
L_0x55ed05eb0940 .part L_0x55ed05eb0b20, 0, 1;
L_0x55ed05eb0a30 .concat8 [ 1 1 0 0], v0x55ed05e842e0_0, v0x55ed05e86b50_0;
L_0x55ed05eb0b20 .concat8 [ 1 1 0 0], v0x55ed05e84960_0, v0x55ed05e872f0_0;
L_0x55ed05eb0c20 .part L_0x55ed05eb0da0, 0, 1;
L_0x55ed05eb0da0 .concat8 [ 1 1 0 0], v0x55ed05e83a70_0, v0x55ed05e862e0_0;
L_0x55ed05eb20c0 .part L_0x55ed05eb0a30, 1, 1;
L_0x55ed05eb2290 .part L_0x55ed05eb0b20, 1, 1;
L_0x55ed05eb23f0 .part L_0x55ed05eb0da0, 1, 1;
L_0x55ed05eb25d0 .concat8 [ 1 1 0 0], v0x55ed05e8ca10_0, v0x55ed05e932c0_0;
L_0x55ed05eb2db0 .part L_0x55ed05eb25d0, 1, 1;
L_0x55ed05eb2ee0 .concat8 [ 1 1 0 0], L_0x55ed05eaf840, L_0x55ed05eb28e0;
L_0x55ed05eb31a0 .part L_0x55ed05eb2ee0, 1, 1;
L_0x55ed05eb3310 .part L_0x55ed05eb0a30, 1, 1;
L_0x55ed05eb33e0 .part L_0x55ed05eb0b20, 1, 1;
L_0x55ed05eb3270 .part L_0x55ed05eb0da0, 1, 1;
LS_0x55ed05eb3590_0_0 .concat [ 1 1 2 2], L_0x55ed05eb3270, v0x55ed05e869d0_0, v0x55ed05e86820_0, v0x55ed05e865e0_0;
LS_0x55ed05eb3590_0_4 .concat [ 1 1 1 0], v0x55ed05e87150_0, L_0x55ed05eb33e0, L_0x55ed05eb3310;
L_0x55ed05eb3590 .concat [ 6 3 0 0], LS_0x55ed05eb3590_0_0, LS_0x55ed05eb3590_0_4;
L_0x55ed05eb3830 .part v0x55ed05e95270_2, 0, 1;
L_0x55ed05eb3970 .part v0x55ed05e95270_2, 1, 1;
L_0x55ed05eb3b30 .part v0x55ed05e95270_2, 2, 2;
L_0x55ed05eb3cb0 .part v0x55ed05e95270_2, 4, 2;
L_0x55ed05eb3e30 .part v0x55ed05e95270_2, 6, 1;
L_0x55ed05eb3f20 .part v0x55ed05e95270_2, 7, 1;
L_0x55ed05eb4100 .part v0x55ed05e95270_2, 8, 1;
S_0x55ed05e6be20 .scope module, "addera_0" "adder" 2 426, 2 1345 0, S_0x55ed05e6ba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "a";
    .port_info 2 /INPUT 3 "b";
    .port_info 3 /OUTPUT 3 "s";
L_0x7f24be7869a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55ed05e1cea0_0 .net "a", 2 0, L_0x7f24be7869a8;  1 drivers
v0x55ed05e1a640_0 .net "b", 2 0, v0x55ed05dce930_0;  alias, 1 drivers
v0x55ed05e17c40_0 .net "clk", 0 0, v0x55ed05eac110_0;  alias, 1 drivers
v0x55ed05e1f6d0_0 .var "s", 2 0;
E_0x55ed05dcf010 .event posedge, v0x55ed05e17c40_0;
S_0x55ed05e6b6f0 .scope module, "addera_1" "adder" 2 526, 2 1345 0, S_0x55ed05e6ba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "a";
    .port_info 2 /INPUT 3 "b";
    .port_info 3 /OUTPUT 3 "s";
v0x55ed05e75c20_0 .net "a", 2 0, v0x55ed05e1f6d0_0;  alias, 1 drivers
v0x55ed05e4b7e0_0 .net "b", 2 0, v0x55ed05e81a00_0;  alias, 1 drivers
v0x55ed05e76c80_0 .net "clk", 0 0, v0x55ed05eac110_0;  alias, 1 drivers
v0x55ed05e511e0_0 .var "s", 2 0;
S_0x55ed05e1ba50 .scope module, "adderb_0" "adder" 2 416, 2 1345 0, S_0x55ed05e6ba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "a";
    .port_info 2 /INPUT 3 "b";
    .port_info 3 /OUTPUT 3 "s";
L_0x7f24be786960 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55ed05e50e50_0 .net "a", 2 0, L_0x7f24be786960;  1 drivers
v0x55ed05e258c0_0 .net "b", 2 0, v0x55ed05d3d360_0;  alias, 1 drivers
v0x55ed05e259a0_0 .net "clk", 0 0, v0x55ed05eac110_0;  alias, 1 drivers
v0x55ed05e288f0_0 .var "s", 2 0;
S_0x55ed05e7d0b0 .scope module, "adderb_1" "adder" 2 516, 2 1345 0, S_0x55ed05e6ba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "a";
    .port_info 2 /INPUT 3 "b";
    .port_info 3 /OUTPUT 3 "s";
v0x55ed05e6f3d0_0 .net "a", 2 0, v0x55ed05e288f0_0;  alias, 1 drivers
v0x55ed05e6f4b0_0 .net "b", 2 0, v0x55ed05e81910_0;  alias, 1 drivers
v0x55ed05e73190_0 .net "clk", 0 0, v0x55ed05eac110_0;  alias, 1 drivers
v0x55ed05e73260_0 .var "s", 2 0;
S_0x55ed05e72810 .scope module, "cell_selector_0" "cell_selector" 2 387, 2 1265 0, S_0x55ed05e6ba70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "th_cell0_in";
    .port_info 1 /INPUT 2 "th_cell1_in";
    .port_info 2 /INPUT 1 "th_node0_v_in";
    .port_info 3 /INPUT 3 "neighbor_cell_in";
    .port_info 4 /OUTPUT 2 "opb0";
    .port_info 5 /OUTPUT 2 "opb1";
    .port_info 6 /OUTPUT 2 "opa0";
    .port_info 7 /OUTPUT 2 "opa1";
    .port_info 8 /OUTPUT 1 "v";
L_0x55ed05eaecb0 .functor BUFZ 2, v0x55ed05e8d6d0_0, C4<00>, C4<00>, C4<00>;
L_0x55ed05eaf990 .functor BUFZ 2, L_0x55ed05eaf6a0, C4<00>, C4<00>, C4<00>;
L_0x55ed05eafa50 .functor BUFZ 2, v0x55ed05e8d880_0, C4<00>, C4<00>, C4<00>;
v0x55ed05e6f090_0 .net *"_ivl_14", 0 0, L_0x55ed05eafac0;  1 drivers
v0x55ed05e72370_0 .net *"_ivl_4", 1 0, L_0x55ed05eaf770;  1 drivers
v0x55ed05e72450_0 .net "neighbor_cell", 1 0, L_0x55ed05eaf6a0;  1 drivers
v0x55ed05e71eb0_0 .net "neighbor_cell_in", 2 0, L_0x55ed05eae820;  alias, 1 drivers
v0x55ed05e71f90_0 .net "neighbor_v", 0 0, L_0x55ed05eaf5d0;  1 drivers
v0x55ed05e71a40_0 .net "opa0", 1 0, L_0x55ed05eafa50;  alias, 1 drivers
v0x55ed05e71510_0 .net "opa1", 1 0, L_0x55ed05eafbf0;  alias, 1 drivers
v0x55ed05e715f0_0 .net "opb0", 1 0, L_0x55ed05eaecb0;  alias, 1 drivers
v0x55ed05e71050_0 .net "opb1", 1 0, L_0x55ed05eaf990;  alias, 1 drivers
v0x55ed05e71130_0 .net "th_cell0_in", 1 0, v0x55ed05e8d6d0_0;  alias, 1 drivers
v0x55ed05e70b90_0 .net "th_cell1_in", 1 0, v0x55ed05e8d880_0;  alias, 1 drivers
v0x55ed05e70c70_0 .net "th_node0_v_in", 0 0, L_0x55ed05eafdf0;  1 drivers
v0x55ed05e706d0_0 .net "v", 0 0, L_0x55ed05eaf840;  1 drivers
L_0x55ed05eaf5d0 .part L_0x55ed05eae820, 2, 1;
L_0x55ed05eaf6a0 .part L_0x55ed05eae820, 0, 2;
L_0x55ed05eaf770 .concat [ 1 1 0 0], L_0x55ed05eaf5d0, L_0x55ed05eafdf0;
L_0x55ed05eaf840 .reduce/and L_0x55ed05eaf770;
L_0x55ed05eafac0 .cmp/eq 2, L_0x55ed05eaf6a0, v0x55ed05e8d880_0;
L_0x55ed05eafbf0 .functor MUXZ 2, L_0x55ed05eaf6a0, v0x55ed05e8d6d0_0, L_0x55ed05eafac0, C4<>;
S_0x55ed05e6fd50 .scope module, "cell_selector_1" "cell_selector" 2 487, 2 1265 0, S_0x55ed05e6ba70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "th_cell0_in";
    .port_info 1 /INPUT 2 "th_cell1_in";
    .port_info 2 /INPUT 1 "th_node0_v_in";
    .port_info 3 /INPUT 3 "neighbor_cell_in";
    .port_info 4 /OUTPUT 2 "opb0";
    .port_info 5 /OUTPUT 2 "opb1";
    .port_info 6 /OUTPUT 2 "opa0";
    .port_info 7 /OUTPUT 2 "opa1";
    .port_info 8 /OUTPUT 1 "v";
L_0x55ed05eb2220 .functor BUFZ 2, v0x55ed05e93fb0_0, C4<00>, C4<00>, C4<00>;
L_0x55ed05eb1b20 .functor BUFZ 2, L_0x55ed05eb27a0, C4<00>, C4<00>, C4<00>;
L_0x55ed05eb2a50 .functor BUFZ 2, v0x55ed05e94150_0, C4<00>, C4<00>, C4<00>;
v0x55ed05e6f890_0 .net *"_ivl_14", 0 0, L_0x55ed05eb2ac0;  1 drivers
v0x55ed05e6f970_0 .net *"_ivl_4", 1 0, L_0x55ed05eb2840;  1 drivers
v0x55ed05e6eb90_0 .net "neighbor_cell", 1 0, L_0x55ed05eb27a0;  1 drivers
v0x55ed05e6ec50_0 .net "neighbor_cell_in", 2 0, L_0x55ed05eb16b0;  alias, 1 drivers
v0x55ed05e44ef0_0 .net "neighbor_v", 0 0, L_0x55ed05eb2670;  1 drivers
v0x55ed05e48cb0_0 .net "opa0", 1 0, L_0x55ed05eb2a50;  alias, 1 drivers
v0x55ed05e48d90_0 .net "opa1", 1 0, L_0x55ed05eb2bf0;  alias, 1 drivers
v0x55ed05e487f0_0 .net "opb0", 1 0, L_0x55ed05eb2220;  alias, 1 drivers
v0x55ed05e488d0_0 .net "opb1", 1 0, L_0x55ed05eb1b20;  alias, 1 drivers
v0x55ed05e48330_0 .net "th_cell0_in", 1 0, v0x55ed05e93fb0_0;  alias, 1 drivers
v0x55ed05e48410_0 .net "th_cell1_in", 1 0, v0x55ed05e94150_0;  alias, 1 drivers
v0x55ed05e44a30_0 .net "th_node0_v_in", 0 0, L_0x55ed05eb2db0;  1 drivers
v0x55ed05e44af0_0 .net "v", 0 0, L_0x55ed05eb28e0;  1 drivers
L_0x55ed05eb2670 .part L_0x55ed05eb16b0, 2, 1;
L_0x55ed05eb27a0 .part L_0x55ed05eb16b0, 0, 2;
L_0x55ed05eb2840 .concat [ 1 1 0 0], L_0x55ed05eb2670, L_0x55ed05eb2db0;
L_0x55ed05eb28e0 .reduce/and L_0x55ed05eb2840;
L_0x55ed05eb2ac0 .cmp/eq 2, L_0x55ed05eb27a0, v0x55ed05e94150_0;
L_0x55ed05eb2bf0 .functor MUXZ 2, L_0x55ed05eb27a0, v0x55ed05e93fb0_0, L_0x55ed05eb2ac0, C4<>;
S_0x55ed05e479b0 .scope module, "cn0_cell_node_pipe_2th_4cells" "cell_node_pipe_2th_4cells" 2 286, 2 566 0, S_0x55ed05e6ba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "th_done_in";
    .port_info 2 /INPUT 1 "th_v_in";
    .port_info 3 /INPUT 1 "th_in";
    .port_info 4 /INPUT 2 "th_cell0_in";
    .port_info 5 /INPUT 2 "th_cell1_in";
    .port_info 6 /OUTPUT 1 "th_done_out";
    .port_info 7 /OUTPUT 1 "th_v_out";
    .port_info 8 /OUTPUT 1 "th_out";
    .port_info 9 /OUTPUT 2 "th_cell0_out";
    .port_info 10 /OUTPUT 2 "th_cell1_out";
    .port_info 11 /INPUT 1 "th_ch_in";
    .port_info 12 /INPUT 1 "flag_ch_in";
    .port_info 13 /OUTPUT 1 "th_ch_out";
    .port_info 14 /OUTPUT 1 "flag_ch_out";
    .port_info 15 /OUTPUT 3 "node0";
    .port_info 16 /OUTPUT 3 "node1";
v0x55ed05d9f3d0_0 .net "ch_cell0", 1 0, L_0x55ed05ead550;  1 drivers
v0x55ed05d9f4d0_0 .net "ch_cell1", 1 0, L_0x55ed05ead5f0;  1 drivers
v0x55ed05d9f5b0_0 .net "ch_out", 11 0, v0x55ed05e0f810_0;  1 drivers
v0x55ed05d9f650_0 .var "ch_wr", 0 0;
v0x55ed05d9f720_0 .var "ch_wr_addr", 0 0;
v0x55ed05d9f7c0_0 .var "ch_wr_data", 11 0;
v0x55ed05d83820_0 .net "clk", 0 0, v0x55ed05eac110_0;  alias, 1 drivers
v0x55ed05d838c0_0 .net "flag_ch_in", 0 0, o0x7f24be7d0b48;  alias, 0 drivers
v0x55ed05d83960_0 .var "flag_ch_out", 0 0;
v0x55ed05d83a00_0 .net "m0_out0", 2 0, v0x55ed05e78d60_0;  1 drivers
v0x55ed05d83af0_0 .net "m0_out1", 2 0, v0x55ed05e78e40_0;  1 drivers
v0x55ed05d83bc0_0 .var "m0_wr", 0 0;
v0x55ed05d47b60_0 .var "m0_wr_addr", 2 0;
v0x55ed05d47c30_0 .var "m0_wr_data", 2 0;
v0x55ed05d47d00_0 .net "m1_out0", 2 0, v0x55ed05dc2650_0;  1 drivers
v0x55ed05d47dd0_0 .net "m1_out1", 2 0, v0x55ed05dc2730_0;  1 drivers
v0x55ed05d47ea0_0 .var "m1_wr", 0 0;
v0x55ed05d47f70_0 .var "m1_wr_addr", 2 0;
v0x55ed05d95da0_0 .var "m1_wr_data", 2 0;
v0x55ed05d95e70_0 .net "n0", 2 0, L_0x55ed05ead340;  1 drivers
v0x55ed05d95f10_0 .net "n1", 2 0, L_0x55ed05ead470;  1 drivers
v0x55ed05d95ff0_0 .net "node0", 2 0, L_0x55ed05eace90;  alias, 1 drivers
v0x55ed05d960d0_0 .net "node1", 2 0, L_0x55ed05ead020;  alias, 1 drivers
v0x55ed05d961b0_0 .net "p0", 0 0, L_0x55ed05ead1b0;  1 drivers
v0x55ed05da5550_0 .net "p1", 0 0, L_0x55ed05ead2a0;  1 drivers
v0x55ed05da55f0_0 .net "p_out0", 0 0, v0x55ed05d89b30_0;  1 drivers
v0x55ed05da56c0_0 .net "p_out1", 0 0, v0x55ed05d89c10_0;  1 drivers
v0x55ed05da5790_0 .var "p_wr1", 0 0;
v0x55ed05da5860_0 .var "p_wr_addr1", 2 0;
v0x55ed05da5930_0 .var "p_wr_data", 0 0;
v0x55ed05dd0d60_0 .net "th_cell0_in", 1 0, L_0x55ed05eac7c0;  alias, 1 drivers
v0x55ed05dd0e00_0 .var "th_cell0_out", 1 0;
v0x55ed05dd0ea0_0 .net "th_cell1_in", 1 0, L_0x55ed05eac540;  alias, 1 drivers
v0x55ed05d36e00_0 .var "th_cell1_out", 1 0;
v0x55ed05d36ee0_0 .net "th_ch_in", 0 0, o0x7f24be7cfe28;  alias, 0 drivers
v0x55ed05d36fd0_0 .var "th_ch_out", 0 0;
v0x55ed05d37090_0 .net "th_done_in", 0 0, v0x55ed05eaaba0_0;  alias, 1 drivers
v0x55ed05d37150_0 .var "th_done_out", 0 0;
v0x55ed05d37210_0 .net "th_in", 0 0, L_0x55ed05e4b680;  alias, 1 drivers
v0x55ed05d34060_0 .var "th_out", 0 0;
v0x55ed05d34140_0 .net "th_v_in", 0 0, L_0x55ed05e75ac0;  alias, 1 drivers
v0x55ed05d34200_0 .var "th_v_out", 0 0;
L_0x55ed05eace90 .functor MUXZ 3, v0x55ed05e78d60_0, v0x55ed05dc2650_0, v0x55ed05d89b30_0, C4<>;
L_0x55ed05ead020 .functor MUXZ 3, v0x55ed05e78e40_0, v0x55ed05dc2730_0, v0x55ed05d89c10_0, C4<>;
L_0x55ed05ead1b0 .part v0x55ed05e0f810_0, 0, 1;
L_0x55ed05ead2a0 .part v0x55ed05e0f810_0, 1, 1;
L_0x55ed05ead340 .part v0x55ed05e0f810_0, 2, 3;
L_0x55ed05ead470 .part v0x55ed05e0f810_0, 5, 3;
L_0x55ed05ead550 .part v0x55ed05e0f810_0, 8, 2;
L_0x55ed05ead5f0 .part v0x55ed05e0f810_0, 10, 2;
L_0x55ed05ead6e0 .concat [ 2 1 0 0], L_0x55ed05eac7c0, L_0x55ed05e4b680;
L_0x55ed05ead780 .concat [ 2 1 0 0], L_0x55ed05eac540, L_0x55ed05e4b680;
L_0x55ed05ead880 .concat [ 2 1 0 0], L_0x55ed05eac7c0, L_0x55ed05e4b680;
L_0x55ed05ead920 .concat [ 2 1 0 0], L_0x55ed05eac540, L_0x55ed05e4b680;
L_0x55ed05eadb40 .concat [ 2 1 0 0], L_0x55ed05eac7c0, L_0x55ed05e4b680;
L_0x55ed05eadbe0 .concat [ 2 1 0 0], L_0x55ed05eac540, L_0x55ed05e4b680;
S_0x55ed05e44570 .scope module, "ch_mem_2r_1w_width12_depth1" "mem_2r_1w_width12_depth1" 2 726, 2 853 0, S_0x55ed05e479b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 1 "rd_addr0";
    .port_info 3 /INPUT 1 "rd_addr1";
    .port_info 4 /OUTPUT 12 "out0";
    .port_info 5 /OUTPUT 12 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 1 "wr_addr";
    .port_info 8 /INPUT 12 "wr_data";
P_0x55ed05e47fc0 .param/str "init_file" 0 2 855, "mem_file.txt";
v0x55ed05e15910_0 .net "clk", 0 0, v0x55ed05eac110_0;  alias, 1 drivers
v0x55ed05e2b6f0_0 .var/i "i", 31 0;
v0x55ed05e2b7d0 .array "mem", 1 0, 11 0;
v0x55ed05e0f810_0 .var "out0", 11 0;
v0x55ed05e0f8f0_0 .var "out1", 11 0;
L_0x7f24be786210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55ed05e43d50_0 .net "rd", 0 0, L_0x7f24be786210;  1 drivers
v0x55ed05e43df0_0 .net "rd_addr0", 0 0, o0x7f24be7cfe28;  alias, 0 drivers
o0x7f24be7cfe58 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ed05e6e2a0_0 .net "rd_addr1", 0 0, o0x7f24be7cfe58;  0 drivers
v0x55ed05e6e380_0 .net "wr", 0 0, v0x55ed05d9f650_0;  1 drivers
v0x55ed05e56830_0 .net "wr_addr", 0 0, v0x55ed05d9f720_0;  1 drivers
v0x55ed05e6a4e0_0 .net "wr_data", 11 0, v0x55ed05d9f7c0_0;  1 drivers
S_0x55ed05e3fdb0 .scope module, "m0_mem_2r_1w_width3_depth3" "mem_2r_1w_width3_depth3" 2 675, 2 765 0, S_0x55ed05e479b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 3 "rd_addr0";
    .port_info 3 /INPUT 3 "rd_addr1";
    .port_info 4 /OUTPUT 3 "out0";
    .port_info 5 /OUTPUT 3 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 3 "wr_addr";
    .port_info 8 /INPUT 3 "wr_data";
P_0x55ed05e15a60 .param/str "init_file" 0 2 767, "/home/jeronimo/Documents/GIT/sa_verilog/rom/c_n.rom";
v0x55ed05e79280_0 .net "clk", 0 0, v0x55ed05eac110_0;  alias, 1 drivers
v0x55ed05e78f80_0 .var/i "i", 31 0;
v0x55ed05e79040 .array "mem", 7 0, 2 0;
v0x55ed05e78d60_0 .var "out0", 2 0;
v0x55ed05e78e40_0 .var "out1", 2 0;
L_0x7f24be786138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55ed05e78b40_0 .net "rd", 0 0, L_0x7f24be786138;  1 drivers
v0x55ed05e78c00_0 .net "rd_addr0", 2 0, L_0x55ed05ead6e0;  1 drivers
v0x55ed05d4dd20_0 .net "rd_addr1", 2 0, L_0x55ed05ead780;  1 drivers
v0x55ed05d4de00_0 .net "wr", 0 0, v0x55ed05d83bc0_0;  1 drivers
v0x55ed05d4df50_0 .net "wr_addr", 2 0, v0x55ed05d47b60_0;  1 drivers
v0x55ed05d4e030_0 .net "wr_data", 2 0, v0x55ed05d47c30_0;  1 drivers
S_0x55ed05d6d220 .scope module, "m1_mem_2r_1w_width3_depth3" "mem_2r_1w_width3_depth3" 2 693, 2 765 0, S_0x55ed05e479b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 3 "rd_addr0";
    .port_info 3 /INPUT 3 "rd_addr1";
    .port_info 4 /OUTPUT 3 "out0";
    .port_info 5 /OUTPUT 3 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 3 "wr_addr";
    .port_info 8 /INPUT 3 "wr_data";
P_0x55ed05e79320 .param/str "init_file" 0 2 767, "/home/jeronimo/Documents/GIT/sa_verilog/rom/c_n.rom";
v0x55ed05d6d5b0_0 .net "clk", 0 0, v0x55ed05eac110_0;  alias, 1 drivers
v0x55ed05dc24f0_0 .var/i "i", 31 0;
v0x55ed05dc25b0 .array "mem", 7 0, 2 0;
v0x55ed05dc2650_0 .var "out0", 2 0;
v0x55ed05dc2730_0 .var "out1", 2 0;
L_0x7f24be786180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55ed05dc2810_0 .net "rd", 0 0, L_0x7f24be786180;  1 drivers
v0x55ed05dc28d0_0 .net "rd_addr0", 2 0, L_0x55ed05ead880;  1 drivers
v0x55ed05dc6e00_0 .net "rd_addr1", 2 0, L_0x55ed05ead920;  1 drivers
v0x55ed05dc6ee0_0 .net "wr", 0 0, v0x55ed05d47ea0_0;  1 drivers
v0x55ed05dc6fa0_0 .net "wr_addr", 2 0, v0x55ed05d47f70_0;  1 drivers
v0x55ed05dc7080_0 .net "wr_data", 2 0, v0x55ed05d95da0_0;  1 drivers
S_0x55ed05d8fba0 .scope module, "p_mem_2r_1w_width1_depth3" "mem_2r_1w_width1_depth3" 2 711, 2 809 0, S_0x55ed05e479b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 3 "rd_addr0";
    .port_info 3 /INPUT 3 "rd_addr1";
    .port_info 4 /OUTPUT 1 "out0";
    .port_info 5 /OUTPUT 1 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 3 "wr_addr";
    .port_info 8 /INPUT 1 "wr_data";
P_0x55ed05d8fd30 .param/str "init_file" 0 2 811, "/home/jeronimo/Documents/GIT/sa_verilog/rom/p.rom";
v0x55ed05d8ff70_0 .net "clk", 0 0, v0x55ed05eac110_0;  alias, 1 drivers
v0x55ed05d899b0_0 .var/i "i", 31 0;
v0x55ed05d89a90 .array "mem", 7 0, 0 0;
v0x55ed05d89b30_0 .var "out0", 0 0;
v0x55ed05d89c10_0 .var "out1", 0 0;
L_0x7f24be7861c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55ed05d89cf0_0 .net "rd", 0 0, L_0x7f24be7861c8;  1 drivers
v0x55ed05d89db0_0 .net "rd_addr0", 2 0, L_0x55ed05eadb40;  1 drivers
v0x55ed05dbc3b0_0 .net "rd_addr1", 2 0, L_0x55ed05eadbe0;  1 drivers
v0x55ed05dbc470_0 .net "wr", 0 0, v0x55ed05da5790_0;  1 drivers
v0x55ed05dbc5c0_0 .net "wr_addr", 2 0, v0x55ed05da5860_0;  1 drivers
v0x55ed05dbc6a0_0 .net "wr_data", 0 0, v0x55ed05da5930_0;  1 drivers
S_0x55ed05d3cff0 .scope module, "distance_rom_2_2_0" "distance_rom_2_2" 2 402, 2 1294 0, S_0x55ed05e6ba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "v_in";
    .port_info 2 /INPUT 2 "opb0";
    .port_info 3 /INPUT 2 "opb1";
    .port_info 4 /INPUT 2 "opa0";
    .port_info 5 /INPUT 2 "opa1";
    .port_info 6 /OUTPUT 3 "d0";
    .port_info 7 /OUTPUT 3 "d1";
v0x55ed05d3d2a0_0 .net "clk", 0 0, v0x55ed05eac110_0;  alias, 1 drivers
v0x55ed05d3d360_0 .var "d0", 2 0;
v0x55ed05dce930_0 .var "d1", 2 0;
L_0x7f24be7864e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55ed05dcea30 .array "mem", 15 0;
v0x55ed05dcea30_0 .net v0x55ed05dcea30 0, 2 0, L_0x7f24be7864e0; 1 drivers
L_0x7f24be786528 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55ed05dcea30_1 .net v0x55ed05dcea30 1, 2 0, L_0x7f24be786528; 1 drivers
L_0x7f24be786570 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55ed05dcea30_2 .net v0x55ed05dcea30 2, 2 0, L_0x7f24be786570; 1 drivers
L_0x7f24be7865b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x55ed05dcea30_3 .net v0x55ed05dcea30 3, 2 0, L_0x7f24be7865b8; 1 drivers
L_0x7f24be786600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55ed05dcea30_4 .net v0x55ed05dcea30 4, 2 0, L_0x7f24be786600; 1 drivers
L_0x7f24be786648 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55ed05dcea30_5 .net v0x55ed05dcea30 5, 2 0, L_0x7f24be786648; 1 drivers
L_0x7f24be786690 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x55ed05dcea30_6 .net v0x55ed05dcea30 6, 2 0, L_0x7f24be786690; 1 drivers
L_0x7f24be7866d8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55ed05dcea30_7 .net v0x55ed05dcea30 7, 2 0, L_0x7f24be7866d8; 1 drivers
L_0x7f24be786720 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55ed05dcea30_8 .net v0x55ed05dcea30 8, 2 0, L_0x7f24be786720; 1 drivers
L_0x7f24be786768 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x55ed05dcea30_9 .net v0x55ed05dcea30 9, 2 0, L_0x7f24be786768; 1 drivers
L_0x7f24be7867b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55ed05dcea30_10 .net v0x55ed05dcea30 10, 2 0, L_0x7f24be7867b0; 1 drivers
L_0x7f24be7867f8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55ed05dcea30_11 .net v0x55ed05dcea30 11, 2 0, L_0x7f24be7867f8; 1 drivers
L_0x7f24be786840 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x55ed05dcea30_12 .net v0x55ed05dcea30 12, 2 0, L_0x7f24be786840; 1 drivers
L_0x7f24be786888 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55ed05dcea30_13 .net v0x55ed05dcea30 13, 2 0, L_0x7f24be786888; 1 drivers
L_0x7f24be7868d0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55ed05dcea30_14 .net v0x55ed05dcea30 14, 2 0, L_0x7f24be7868d0; 1 drivers
L_0x7f24be786918 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55ed05dcea30_15 .net v0x55ed05dcea30 15, 2 0, L_0x7f24be786918; 1 drivers
v0x55ed05dcecb0_0 .net "opa0", 1 0, L_0x55ed05eafa50;  alias, 1 drivers
v0x55ed05e81240_0 .net "opa1", 1 0, L_0x55ed05eafbf0;  alias, 1 drivers
v0x55ed05e812e0_0 .net "opb0", 1 0, L_0x55ed05eaecb0;  alias, 1 drivers
v0x55ed05e81380_0 .net "opb1", 1 0, L_0x55ed05eaf990;  alias, 1 drivers
v0x55ed05e81420_0 .net "v_in", 0 0, L_0x55ed05eb0340;  1 drivers
S_0x55ed05e81560 .scope module, "distance_rom_2_2_1" "distance_rom_2_2" 2 502, 2 1294 0, S_0x55ed05e6ba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "v_in";
    .port_info 2 /INPUT 2 "opb0";
    .port_info 3 /INPUT 2 "opb1";
    .port_info 4 /INPUT 2 "opa0";
    .port_info 5 /INPUT 2 "opa1";
    .port_info 6 /OUTPUT 3 "d0";
    .port_info 7 /OUTPUT 3 "d1";
v0x55ed05e81850_0 .net "clk", 0 0, v0x55ed05eac110_0;  alias, 1 drivers
v0x55ed05e81910_0 .var "d0", 2 0;
v0x55ed05e81a00_0 .var "d1", 2 0;
L_0x7f24be786c78 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55ed05e81b00 .array "mem", 15 0;
v0x55ed05e81b00_0 .net v0x55ed05e81b00 0, 2 0, L_0x7f24be786c78; 1 drivers
L_0x7f24be786cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55ed05e81b00_1 .net v0x55ed05e81b00 1, 2 0, L_0x7f24be786cc0; 1 drivers
L_0x7f24be786d08 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55ed05e81b00_2 .net v0x55ed05e81b00 2, 2 0, L_0x7f24be786d08; 1 drivers
L_0x7f24be786d50 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x55ed05e81b00_3 .net v0x55ed05e81b00 3, 2 0, L_0x7f24be786d50; 1 drivers
L_0x7f24be786d98 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55ed05e81b00_4 .net v0x55ed05e81b00 4, 2 0, L_0x7f24be786d98; 1 drivers
L_0x7f24be786de0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55ed05e81b00_5 .net v0x55ed05e81b00 5, 2 0, L_0x7f24be786de0; 1 drivers
L_0x7f24be786e28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x55ed05e81b00_6 .net v0x55ed05e81b00 6, 2 0, L_0x7f24be786e28; 1 drivers
L_0x7f24be786e70 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55ed05e81b00_7 .net v0x55ed05e81b00 7, 2 0, L_0x7f24be786e70; 1 drivers
L_0x7f24be786eb8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55ed05e81b00_8 .net v0x55ed05e81b00 8, 2 0, L_0x7f24be786eb8; 1 drivers
L_0x7f24be786f00 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x55ed05e81b00_9 .net v0x55ed05e81b00 9, 2 0, L_0x7f24be786f00; 1 drivers
L_0x7f24be786f48 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55ed05e81b00_10 .net v0x55ed05e81b00 10, 2 0, L_0x7f24be786f48; 1 drivers
L_0x7f24be786f90 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55ed05e81b00_11 .net v0x55ed05e81b00 11, 2 0, L_0x7f24be786f90; 1 drivers
L_0x7f24be786fd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x55ed05e81b00_12 .net v0x55ed05e81b00 12, 2 0, L_0x7f24be786fd8; 1 drivers
L_0x7f24be787020 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55ed05e81b00_13 .net v0x55ed05e81b00 13, 2 0, L_0x7f24be787020; 1 drivers
L_0x7f24be787068 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55ed05e81b00_14 .net v0x55ed05e81b00 14, 2 0, L_0x7f24be787068; 1 drivers
L_0x7f24be7870b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55ed05e81b00_15 .net v0x55ed05e81b00 15, 2 0, L_0x7f24be7870b0; 1 drivers
v0x55ed05e81e10_0 .net "opa0", 1 0, L_0x55ed05eb2a50;  alias, 1 drivers
v0x55ed05e81f20_0 .net "opa1", 1 0, L_0x55ed05eb2bf0;  alias, 1 drivers
v0x55ed05e81ff0_0 .net "opb0", 1 0, L_0x55ed05eb2220;  alias, 1 drivers
v0x55ed05e820c0_0 .net "opb1", 1 0, L_0x55ed05eb1b20;  alias, 1 drivers
v0x55ed05e82190_0 .net "v_in", 0 0, L_0x55ed05eb31a0;  1 drivers
S_0x55ed05e823c0 .scope module, "neighbors_pipe_4cells_2neighbors_0" "neighbors_pipe_4cells_2neighbors" 2 340, 2 897 0, S_0x55ed05e6ba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "th_done_in";
    .port_info 2 /INPUT 1 "th_v_in";
    .port_info 3 /INPUT 1 "th_in";
    .port_info 4 /INPUT 2 "th_cell0_in";
    .port_info 5 /INPUT 2 "th_cell1_in";
    .port_info 6 /INPUT 3 "th_node0_in";
    .port_info 7 /INPUT 3 "th_node1_in";
    .port_info 8 /OUTPUT 1 "th_done_out";
    .port_info 9 /OUTPUT 1 "th_v_out";
    .port_info 10 /OUTPUT 1 "th_out";
    .port_info 11 /OUTPUT 2 "th_cell0_out";
    .port_info 12 /OUTPUT 2 "th_cell1_out";
    .port_info 13 /OUTPUT 3 "th_node0_out";
    .port_info 14 /OUTPUT 3 "th_node1_out";
    .port_info 15 /INPUT 1 "th_ch_in";
    .port_info 16 /INPUT 1 "flag_ch_in";
    .port_info 17 /OUTPUT 1 "th_ch_out";
    .port_info 18 /OUTPUT 1 "flag_ch_out";
    .port_info 19 /OUTPUT 3 "neighbor";
P_0x55ed05e82550 .param/str "init_file" 0 2 899, "/home/jeronimo/Documents/GIT/sa_verilog/rom/n0.rom";
v0x55ed05e83750_0 .net *"_ivl_1", 0 0, L_0x55ed05eadd00;  1 drivers
L_0x7f24be786258 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55ed05e83850_0 .net/2u *"_ivl_2", 2 0, L_0x7f24be786258;  1 drivers
v0x55ed05e83930_0 .net "clk", 0 0, v0x55ed05eac110_0;  alias, 1 drivers
v0x55ed05e839d0_0 .net "flag_ch_in", 0 0, v0x55ed05d83960_0;  alias, 1 drivers
v0x55ed05e83a70_0 .var "flag_ch_out", 0 0;
v0x55ed05e83b10_0 .net "m_out0", 2 0, v0x55ed05e82ee0_0;  1 drivers
v0x55ed05e83bb0_0 .net "neighbor", 2 0, L_0x55ed05eade30;  alias, 1 drivers
v0x55ed05e83c70_0 .net "th_cell0_in", 1 0, v0x55ed05dd0e00_0;  alias, 1 drivers
v0x55ed05e83d60_0 .var "th_cell0_out", 1 0;
v0x55ed05e83eb0_0 .net "th_cell1_in", 1 0, v0x55ed05d36e00_0;  alias, 1 drivers
v0x55ed05e83fa0_0 .var "th_cell1_out", 1 0;
v0x55ed05e84060_0 .net "th_ch_in", 0 0, v0x55ed05d36fd0_0;  alias, 1 drivers
v0x55ed05e84150_0 .var "th_ch_out", 0 0;
v0x55ed05e84210_0 .net "th_done_in", 0 0, v0x55ed05d37150_0;  alias, 1 drivers
v0x55ed05e842e0_0 .var "th_done_out", 0 0;
v0x55ed05e84380_0 .net "th_in", 0 0, v0x55ed05d34060_0;  alias, 1 drivers
v0x55ed05e84470_0 .net "th_node0_in", 2 0, L_0x55ed05eace90;  alias, 1 drivers
v0x55ed05e84540_0 .var "th_node0_out", 2 0;
v0x55ed05e84600_0 .net "th_node1_in", 2 0, L_0x55ed05ead020;  alias, 1 drivers
v0x55ed05e846f0_0 .var "th_node1_out", 2 0;
v0x55ed05e847b0_0 .var "th_out", 0 0;
v0x55ed05e84890_0 .net "th_v_in", 0 0, v0x55ed05d34200_0;  alias, 1 drivers
v0x55ed05e84960_0 .var "th_v_out", 0 0;
L_0x55ed05eadd00 .part v0x55ed05e84540_0, 2, 1;
L_0x55ed05eade30 .functor MUXZ 3, L_0x7f24be786258, v0x55ed05e82ee0_0, L_0x55ed05eadd00, C4<>;
L_0x55ed05eaded0 .part L_0x55ed05eace90, 0, 2;
S_0x55ed05e82900 .scope module, "m_mem_2r_1w_width3_depth2" "mem_2r_1w_width3_depth2" 2 945, 2 974 0, S_0x55ed05e823c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 2 "rd_addr0";
    .port_info 3 /INPUT 2 "rd_addr1";
    .port_info 4 /OUTPUT 3 "out0";
    .port_info 5 /OUTPUT 3 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 2 "wr_addr";
    .port_info 8 /INPUT 3 "wr_data";
P_0x55ed05e82670 .param/str "init_file" 0 2 976, "/home/jeronimo/Documents/GIT/sa_verilog/rom/n0.rom";
v0x55ed05e82cc0_0 .net "clk", 0 0, v0x55ed05eac110_0;  alias, 1 drivers
v0x55ed05e82d60_0 .var/i "i", 31 0;
v0x55ed05e82e40 .array "mem", 3 0, 2 0;
v0x55ed05e82ee0_0 .var "out0", 2 0;
v0x55ed05e82fc0_0 .var "out1", 2 0;
L_0x7f24be7862a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55ed05e830a0_0 .net "rd", 0 0, L_0x7f24be7862a0;  1 drivers
v0x55ed05e83160_0 .net "rd_addr0", 1 0, L_0x55ed05eaded0;  1 drivers
o0x7f24be7d1c58 .functor BUFZ 2, C4<zz>; HiZ drive
v0x55ed05e83240_0 .net "rd_addr1", 1 0, o0x7f24be7d1c58;  0 drivers
L_0x7f24be7862e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ed05e83320_0 .net "wr", 0 0, L_0x7f24be7862e8;  1 drivers
L_0x7f24be786330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ed05e83470_0 .net "wr_addr", 1 0, L_0x7f24be786330;  1 drivers
L_0x7f24be786378 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55ed05e83550_0 .net "wr_data", 2 0, L_0x7f24be786378;  1 drivers
S_0x55ed05e84c80 .scope module, "neighbors_pipe_4cells_2neighbors_1" "neighbors_pipe_4cells_2neighbors" 2 440, 2 897 0, S_0x55ed05e6ba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "th_done_in";
    .port_info 2 /INPUT 1 "th_v_in";
    .port_info 3 /INPUT 1 "th_in";
    .port_info 4 /INPUT 2 "th_cell0_in";
    .port_info 5 /INPUT 2 "th_cell1_in";
    .port_info 6 /INPUT 3 "th_node0_in";
    .port_info 7 /INPUT 3 "th_node1_in";
    .port_info 8 /OUTPUT 1 "th_done_out";
    .port_info 9 /OUTPUT 1 "th_v_out";
    .port_info 10 /OUTPUT 1 "th_out";
    .port_info 11 /OUTPUT 2 "th_cell0_out";
    .port_info 12 /OUTPUT 2 "th_cell1_out";
    .port_info 13 /OUTPUT 3 "th_node0_out";
    .port_info 14 /OUTPUT 3 "th_node1_out";
    .port_info 15 /INPUT 1 "th_ch_in";
    .port_info 16 /INPUT 1 "flag_ch_in";
    .port_info 17 /OUTPUT 1 "th_ch_out";
    .port_info 18 /OUTPUT 1 "flag_ch_out";
    .port_info 19 /OUTPUT 3 "neighbor";
P_0x55ed05e84e10 .param/str "init_file" 0 2 899, "/home/jeronimo/Documents/GIT/sa_verilog/rom/n1.rom";
v0x55ed05e85fc0_0 .net *"_ivl_1", 0 0, L_0x55ed05eb04a0;  1 drivers
L_0x7f24be7869f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55ed05e860c0_0 .net/2u *"_ivl_2", 2 0, L_0x7f24be7869f0;  1 drivers
v0x55ed05e861a0_0 .net "clk", 0 0, v0x55ed05eac110_0;  alias, 1 drivers
v0x55ed05e86240_0 .net "flag_ch_in", 0 0, L_0x55ed05eb0c20;  1 drivers
v0x55ed05e862e0_0 .var "flag_ch_out", 0 0;
v0x55ed05e863a0_0 .net "m_out0", 2 0, v0x55ed05e857e0_0;  1 drivers
v0x55ed05e86460_0 .net "neighbor", 2 0, L_0x55ed05eb05a0;  alias, 1 drivers
v0x55ed05e86520_0 .net "th_cell0_in", 1 0, v0x55ed05e83d60_0;  alias, 1 drivers
v0x55ed05e865e0_0 .var "th_cell0_out", 1 0;
v0x55ed05e86730_0 .net "th_cell1_in", 1 0, v0x55ed05e83fa0_0;  alias, 1 drivers
v0x55ed05e86820_0 .var "th_cell1_out", 1 0;
v0x55ed05e868e0_0 .net "th_ch_in", 0 0, v0x55ed05e84150_0;  alias, 1 drivers
v0x55ed05e869d0_0 .var "th_ch_out", 0 0;
v0x55ed05e86a90_0 .net "th_done_in", 0 0, L_0x55ed05eb07e0;  1 drivers
v0x55ed05e86b50_0 .var "th_done_out", 0 0;
v0x55ed05e86c10_0 .net "th_in", 0 0, v0x55ed05e847b0_0;  alias, 1 drivers
v0x55ed05e86d00_0 .net "th_node0_in", 2 0, v0x55ed05e84540_0;  alias, 1 drivers
v0x55ed05e86ee0_0 .var "th_node0_out", 2 0;
v0x55ed05e86fa0_0 .net "th_node1_in", 2 0, v0x55ed05e846f0_0;  alias, 1 drivers
v0x55ed05e87090_0 .var "th_node1_out", 2 0;
v0x55ed05e87150_0 .var "th_out", 0 0;
v0x55ed05e87230_0 .net "th_v_in", 0 0, L_0x55ed05eb0940;  1 drivers
v0x55ed05e872f0_0 .var "th_v_out", 0 0;
L_0x55ed05eb04a0 .part v0x55ed05e86ee0_0, 2, 1;
L_0x55ed05eb05a0 .functor MUXZ 3, L_0x7f24be7869f0, v0x55ed05e857e0_0, L_0x55ed05eb04a0, C4<>;
L_0x55ed05eb06e0 .part v0x55ed05e84540_0, 0, 2;
S_0x55ed05e85200 .scope module, "m_mem_2r_1w_width3_depth2" "mem_2r_1w_width3_depth2" 2 945, 2 974 0, S_0x55ed05e84c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 2 "rd_addr0";
    .port_info 3 /INPUT 2 "rd_addr1";
    .port_info 4 /OUTPUT 3 "out0";
    .port_info 5 /OUTPUT 3 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 2 "wr_addr";
    .port_info 8 /INPUT 3 "wr_data";
P_0x55ed05e84f70 .param/str "init_file" 0 2 976, "/home/jeronimo/Documents/GIT/sa_verilog/rom/n1.rom";
v0x55ed05e855c0_0 .net "clk", 0 0, v0x55ed05eac110_0;  alias, 1 drivers
v0x55ed05e85660_0 .var/i "i", 31 0;
v0x55ed05e85740 .array "mem", 3 0, 2 0;
v0x55ed05e857e0_0 .var "out0", 2 0;
v0x55ed05e858c0_0 .var "out1", 2 0;
L_0x7f24be786a38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55ed05e859a0_0 .net "rd", 0 0, L_0x7f24be786a38;  1 drivers
v0x55ed05e85a60_0 .net "rd_addr0", 1 0, L_0x55ed05eb06e0;  1 drivers
o0x7f24be7d25b8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x55ed05e85b40_0 .net "rd_addr1", 1 0, o0x7f24be7d25b8;  0 drivers
L_0x7f24be786a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ed05e85c20_0 .net "wr", 0 0, L_0x7f24be786a80;  1 drivers
L_0x7f24be786ac8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ed05e85ce0_0 .net "wr_addr", 1 0, L_0x7f24be786ac8;  1 drivers
L_0x7f24be786b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55ed05e85dc0_0 .net "wr_data", 2 0, L_0x7f24be786b10;  1 drivers
S_0x55ed05e876e0 .scope module, "node_cell_pipe_2th_4cells_0" "node_cell_pipe_2th_4cells" 2 366, 2 1018 0, S_0x55ed05e6ba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "th_done_in";
    .port_info 2 /INPUT 1 "th_v_in";
    .port_info 3 /INPUT 1 "th_in";
    .port_info 4 /INPUT 2 "th_cell0_in";
    .port_info 5 /INPUT 2 "th_cell1_in";
    .port_info 6 /INPUT 3 "th_node0_in";
    .port_info 7 /INPUT 3 "th_node1_in";
    .port_info 8 /OUTPUT 2 "th_cell0_out";
    .port_info 9 /OUTPUT 2 "th_cell1_out";
    .port_info 10 /INPUT 1 "th_ch_in";
    .port_info 11 /INPUT 1 "flag_ch_in";
    .port_info 12 /INPUT 3 "th_neighbor_in";
    .port_info 13 /OUTPUT 1 "node0_v";
    .port_info 14 /OUTPUT 3 "neighbor_cell";
v0x55ed05e8b6a0_0 .net *"_ivl_19", 0 0, v0x55ed05e8cd60_0;  1 drivers
v0x55ed05e8b7a0_0 .net *"_ivl_23", 1 0, L_0x55ed05eae8f0;  1 drivers
v0x55ed05e8b880_0 .net *"_ivl_30", 1 0, L_0x55ed05eaeae0;  1 drivers
v0x55ed05e8b940_0 .net *"_ivl_36", 1 0, L_0x55ed05eaed20;  1 drivers
v0x55ed05e8ba20_0 .net *"_ivl_42", 1 0, L_0x55ed05eaef40;  1 drivers
v0x55ed05e8bb00_0 .net "ch_cell0", 1 0, L_0x55ed05eae4f0;  1 drivers
v0x55ed05e8bbe0_0 .net "ch_cell1", 1 0, L_0x55ed05eae6a0;  1 drivers
v0x55ed05e8bcc0_0 .net "ch_out", 11 0, v0x55ed05e88040_0;  1 drivers
v0x55ed05e8bd80_0 .var "ch_wr", 0 0;
v0x55ed05e8beb0_0 .var "ch_wr_addr", 0 0;
v0x55ed05e8bf80_0 .var "ch_wr_data", 11 0;
v0x55ed05e8c050_0 .net "clk", 0 0, v0x55ed05eac110_0;  alias, 1 drivers
v0x55ed05e8c0f0_0 .net "flag_ch_in", 0 0, L_0x55ed05eaf4d0;  1 drivers
v0x55ed05e8c190_0 .var "flag_ch_p", 0 0;
v0x55ed05e8c230_0 .net "m0_out0", 1 0, v0x55ed05e890e0_0;  1 drivers
v0x55ed05e8c320_0 .var "m0_wr", 0 0;
v0x55ed05e8c3f0_0 .var "m0_wr_addr", 2 0;
v0x55ed05e8c4c0_0 .var "m0_wr_data", 1 0;
v0x55ed05e8c590_0 .net "m1_out0", 1 0, v0x55ed05e89f90_0;  1 drivers
v0x55ed05e8c660_0 .var "m1_wr", 0 0;
v0x55ed05e8c730_0 .var "m1_wr_addr", 2 0;
v0x55ed05e8c800_0 .var "m1_wr_data", 1 0;
v0x55ed05e8c8d0_0 .net "n0", 1 0, L_0x55ed05eae140;  1 drivers
v0x55ed05e8c970_0 .net "n0_v", 0 0, L_0x55ed05eae270;  1 drivers
v0x55ed05e8ca10_0 .var "n0_v_p", 0 0;
v0x55ed05e8cad0_0 .net "n1", 1 0, L_0x55ed05eae340;  1 drivers
v0x55ed05e8cbb0_0 .net "n1_v", 0 0, L_0x55ed05eae3e0;  1 drivers
v0x55ed05e8cc70_0 .net "neighbor_cell", 2 0, L_0x55ed05eae820;  alias, 1 drivers
v0x55ed05e8cd60_0 .var "neighbor_v_p", 0 0;
v0x55ed05e8ce00_0 .net "node0_v", 0 0, v0x55ed05e8ca10_0;  1 drivers
v0x55ed05e8cec0_0 .net "p0", 0 0, L_0x55ed05eae000;  1 drivers
v0x55ed05e8cf80_0 .net "p1", 0 0, L_0x55ed05eae0a0;  1 drivers
v0x55ed05e8d040_0 .net "p_out0", 0 0, v0x55ed05e8ae30_0;  1 drivers
o0x7f24be7d3f68 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ed05e8d320_0 .net "p_out1", 0 0, o0x7f24be7d3f68;  0 drivers
v0x55ed05e8d3c0_0 .var "p_wr1", 0 0;
v0x55ed05e8d490_0 .var "p_wr_addr1", 2 0;
v0x55ed05e8d560_0 .var "p_wr_data", 0 0;
v0x55ed05e8d630_0 .net "th_cell0_in", 1 0, v0x55ed05e83d60_0;  alias, 1 drivers
v0x55ed05e8d6d0_0 .var "th_cell0_out", 1 0;
v0x55ed05e8d770_0 .net "th_cell1_in", 1 0, v0x55ed05e83fa0_0;  alias, 1 drivers
v0x55ed05e8d880_0 .var "th_cell1_out", 1 0;
v0x55ed05e8d940_0 .net "th_ch_in", 0 0, v0x55ed05e84150_0;  alias, 1 drivers
v0x55ed05e8d9e0_0 .var "th_ch_p", 0 0;
v0x55ed05e8dac0_0 .net "th_done_in", 0 0, L_0x55ed05eaf2d0;  1 drivers
v0x55ed05e8db80_0 .net "th_in", 0 0, v0x55ed05e847b0_0;  alias, 1 drivers
v0x55ed05e8dc90_0 .net "th_neighbor_in", 2 0, L_0x55ed05eade30;  alias, 1 drivers
v0x55ed05e8dd50_0 .net "th_node0_in", 2 0, v0x55ed05e84540_0;  alias, 1 drivers
v0x55ed05e8de40_0 .net "th_node1_in", 2 0, v0x55ed05e846f0_0;  alias, 1 drivers
v0x55ed05e8df50_0 .net "th_v_in", 0 0, L_0x55ed05eaf3d0;  1 drivers
L_0x55ed05eae000 .part v0x55ed05e88040_0, 0, 1;
L_0x55ed05eae0a0 .part v0x55ed05e88040_0, 1, 1;
L_0x55ed05eae140 .part v0x55ed05e88040_0, 2, 2;
L_0x55ed05eae270 .part v0x55ed05e88040_0, 4, 1;
L_0x55ed05eae340 .part v0x55ed05e88040_0, 5, 2;
L_0x55ed05eae3e0 .part v0x55ed05e88040_0, 7, 1;
L_0x55ed05eae4f0 .part v0x55ed05e88040_0, 8, 2;
L_0x55ed05eae6a0 .part v0x55ed05e88040_0, 10, 2;
L_0x55ed05eae820 .concat8 [ 2 1 0 0], L_0x55ed05eae8f0, v0x55ed05e8cd60_0;
L_0x55ed05eae8f0 .functor MUXZ 2, v0x55ed05e890e0_0, v0x55ed05e89f90_0, v0x55ed05e8ae30_0, C4<>;
L_0x55ed05eaeae0 .part L_0x55ed05eade30, 0, 2;
L_0x55ed05eaeb80 .concat [ 2 1 0 0], L_0x55ed05eaeae0, v0x55ed05e847b0_0;
L_0x55ed05eaed20 .part L_0x55ed05eade30, 0, 2;
L_0x55ed05eaedf0 .concat [ 2 1 0 0], L_0x55ed05eaed20, v0x55ed05e847b0_0;
L_0x55ed05eaef40 .part L_0x55ed05eade30, 0, 2;
L_0x55ed05eaf010 .concat [ 2 1 0 0], L_0x55ed05eaef40, v0x55ed05e847b0_0;
S_0x55ed05e879e0 .scope module, "ch_mem_2r_1w_width12_depth1" "mem_2r_1w_width12_depth1" 2 1183, 2 853 0, S_0x55ed05e876e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 1 "rd_addr0";
    .port_info 3 /INPUT 1 "rd_addr1";
    .port_info 4 /OUTPUT 12 "out0";
    .port_info 5 /OUTPUT 12 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 1 "wr_addr";
    .port_info 8 /INPUT 12 "wr_data";
P_0x55ed05e87be0 .param/str "init_file" 0 2 855, "mem_file.txt";
v0x55ed05e87dd0_0 .net "clk", 0 0, v0x55ed05eac110_0;  alias, 1 drivers
v0x55ed05e87e90_0 .var/i "i", 31 0;
v0x55ed05e87f70 .array "mem", 1 0, 11 0;
v0x55ed05e88040_0 .var "out0", 11 0;
v0x55ed05e88120_0 .var "out1", 11 0;
L_0x7f24be786498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55ed05e88250_0 .net "rd", 0 0, L_0x7f24be786498;  1 drivers
v0x55ed05e88310_0 .net "rd_addr0", 0 0, v0x55ed05e84150_0;  alias, 1 drivers
o0x7f24be7d2f78 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ed05e88420_0 .net "rd_addr1", 0 0, o0x7f24be7d2f78;  0 drivers
v0x55ed05e88500_0 .net "wr", 0 0, v0x55ed05e8bd80_0;  1 drivers
v0x55ed05e885c0_0 .net "wr_addr", 0 0, v0x55ed05e8beb0_0;  1 drivers
v0x55ed05e886a0_0 .net "wr_data", 11 0, v0x55ed05e8bf80_0;  1 drivers
S_0x55ed05e888a0 .scope module, "m0_mem_2r_1w_width2_depth3" "mem_2r_1w_width2_depth3" 2 1138, 2 1221 0, S_0x55ed05e876e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 3 "rd_addr0";
    .port_info 3 /INPUT 3 "rd_addr1";
    .port_info 4 /OUTPUT 2 "out0";
    .port_info 5 /OUTPUT 2 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 3 "wr_addr";
    .port_info 8 /INPUT 2 "wr_data";
P_0x55ed05e88a50 .param/str "init_file" 0 2 1223, "/home/jeronimo/Documents/GIT/sa_verilog/rom/n_c.rom";
v0x55ed05e88cb0_0 .net "clk", 0 0, v0x55ed05eac110_0;  alias, 1 drivers
v0x55ed05e88f60_0 .var/i "i", 31 0;
v0x55ed05e89040 .array "mem", 7 0, 1 0;
v0x55ed05e890e0_0 .var "out0", 1 0;
v0x55ed05e891c0_0 .var "out1", 1 0;
L_0x7f24be7863c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55ed05e892a0_0 .net "rd", 0 0, L_0x7f24be7863c0;  1 drivers
v0x55ed05e89360_0 .net "rd_addr0", 2 0, L_0x55ed05eaeb80;  1 drivers
o0x7f24be7d32d8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x55ed05e89440_0 .net "rd_addr1", 2 0, o0x7f24be7d32d8;  0 drivers
v0x55ed05e89520_0 .net "wr", 0 0, v0x55ed05e8c320_0;  1 drivers
v0x55ed05e89670_0 .net "wr_addr", 2 0, v0x55ed05e8c3f0_0;  1 drivers
v0x55ed05e89750_0 .net "wr_data", 1 0, v0x55ed05e8c4c0_0;  1 drivers
S_0x55ed05e89950 .scope module, "m1_mem_2r_1w_width2_depth3" "mem_2r_1w_width2_depth3" 2 1154, 2 1221 0, S_0x55ed05e876e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 3 "rd_addr0";
    .port_info 3 /INPUT 3 "rd_addr1";
    .port_info 4 /OUTPUT 2 "out0";
    .port_info 5 /OUTPUT 2 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 3 "wr_addr";
    .port_info 8 /INPUT 2 "wr_data";
P_0x55ed05e89ae0 .param/str "init_file" 0 2 1223, "/home/jeronimo/Documents/GIT/sa_verilog/rom/n_c.rom";
v0x55ed05e89d70_0 .net "clk", 0 0, v0x55ed05eac110_0;  alias, 1 drivers
v0x55ed05e89e10_0 .var/i "i", 31 0;
v0x55ed05e89ef0 .array "mem", 7 0, 1 0;
v0x55ed05e89f90_0 .var "out0", 1 0;
v0x55ed05e8a070_0 .var "out1", 1 0;
L_0x7f24be786408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55ed05e8a150_0 .net "rd", 0 0, L_0x7f24be786408;  1 drivers
v0x55ed05e8a210_0 .net "rd_addr0", 2 0, L_0x55ed05eaedf0;  1 drivers
o0x7f24be7d3638 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x55ed05e8a2f0_0 .net "rd_addr1", 2 0, o0x7f24be7d3638;  0 drivers
v0x55ed05e8a3d0_0 .net "wr", 0 0, v0x55ed05e8c660_0;  1 drivers
v0x55ed05e8a520_0 .net "wr_addr", 2 0, v0x55ed05e8c730_0;  1 drivers
v0x55ed05e8a600_0 .net "wr_data", 1 0, v0x55ed05e8c800_0;  1 drivers
S_0x55ed05e8a800 .scope module, "p_mem_2r_1w_width1_depth3" "mem_2r_1w_width1_depth3" 2 1170, 2 809 0, S_0x55ed05e876e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 3 "rd_addr0";
    .port_info 3 /INPUT 3 "rd_addr1";
    .port_info 4 /OUTPUT 1 "out0";
    .port_info 5 /OUTPUT 1 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 3 "wr_addr";
    .port_info 8 /INPUT 1 "wr_data";
P_0x55ed05e8a990 .param/str "init_file" 0 2 811, "/home/jeronimo/Documents/GIT/sa_verilog/rom/p.rom";
v0x55ed05e8ac10_0 .net "clk", 0 0, v0x55ed05eac110_0;  alias, 1 drivers
v0x55ed05e8acb0_0 .var/i "i", 31 0;
v0x55ed05e8ad90 .array "mem", 7 0, 0 0;
v0x55ed05e8ae30_0 .var "out0", 0 0;
v0x55ed05e8af10_0 .var "out1", 0 0;
L_0x7f24be786450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55ed05e8aff0_0 .net "rd", 0 0, L_0x7f24be786450;  1 drivers
v0x55ed05e8b0b0_0 .net "rd_addr0", 2 0, L_0x55ed05eaf010;  1 drivers
o0x7f24be7d3998 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x55ed05e8b190_0 .net "rd_addr1", 2 0, o0x7f24be7d3998;  0 drivers
v0x55ed05e8b270_0 .net "wr", 0 0, v0x55ed05e8d3c0_0;  1 drivers
v0x55ed05e8b3c0_0 .net "wr_addr", 2 0, v0x55ed05e8d490_0;  1 drivers
v0x55ed05e8b4a0_0 .net "wr_data", 0 0, v0x55ed05e8d560_0;  1 drivers
S_0x55ed05e8e1f0 .scope module, "node_cell_pipe_2th_4cells_1" "node_cell_pipe_2th_4cells" 2 466, 2 1018 0, S_0x55ed05e6ba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "th_done_in";
    .port_info 2 /INPUT 1 "th_v_in";
    .port_info 3 /INPUT 1 "th_in";
    .port_info 4 /INPUT 2 "th_cell0_in";
    .port_info 5 /INPUT 2 "th_cell1_in";
    .port_info 6 /INPUT 3 "th_node0_in";
    .port_info 7 /INPUT 3 "th_node1_in";
    .port_info 8 /OUTPUT 2 "th_cell0_out";
    .port_info 9 /OUTPUT 2 "th_cell1_out";
    .port_info 10 /INPUT 1 "th_ch_in";
    .port_info 11 /INPUT 1 "flag_ch_in";
    .port_info 12 /INPUT 3 "th_neighbor_in";
    .port_info 13 /OUTPUT 1 "node0_v";
    .port_info 14 /OUTPUT 3 "neighbor_cell";
v0x55ed05e91f50_0 .net *"_ivl_19", 0 0, v0x55ed05e93610_0;  1 drivers
v0x55ed05e92050_0 .net *"_ivl_23", 1 0, L_0x55ed05eb1780;  1 drivers
v0x55ed05e92130_0 .net *"_ivl_30", 1 0, L_0x55ed05eb19e0;  1 drivers
v0x55ed05e921f0_0 .net *"_ivl_36", 1 0, L_0x55ed05eb1b90;  1 drivers
v0x55ed05e922d0_0 .net *"_ivl_42", 1 0, L_0x55ed05eb1e90;  1 drivers
v0x55ed05e923b0_0 .net "ch_cell0", 1 0, L_0x55ed05eb1420;  1 drivers
v0x55ed05e92490_0 .net "ch_cell1", 1 0, L_0x55ed05eb14c0;  1 drivers
v0x55ed05e92570_0 .net "ch_out", 11 0, v0x55ed05e8eb70_0;  1 drivers
v0x55ed05e92630_0 .var "ch_wr", 0 0;
v0x55ed05e92760_0 .var "ch_wr_addr", 0 0;
v0x55ed05e92830_0 .var "ch_wr_data", 11 0;
v0x55ed05e92900_0 .net "clk", 0 0, v0x55ed05eac110_0;  alias, 1 drivers
v0x55ed05e929a0_0 .net "flag_ch_in", 0 0, L_0x55ed05eb23f0;  1 drivers
v0x55ed05e92a40_0 .var "flag_ch_p", 0 0;
v0x55ed05e92ae0_0 .net "m0_out0", 1 0, v0x55ed05e8f990_0;  1 drivers
v0x55ed05e92bd0_0 .var "m0_wr", 0 0;
v0x55ed05e92ca0_0 .var "m0_wr_addr", 2 0;
v0x55ed05e92d70_0 .var "m0_wr_data", 1 0;
v0x55ed05e92e40_0 .net "m1_out0", 1 0, v0x55ed05e90840_0;  1 drivers
v0x55ed05e92f10_0 .var "m1_wr", 0 0;
v0x55ed05e92fe0_0 .var "m1_wr_addr", 2 0;
v0x55ed05e930b0_0 .var "m1_wr_data", 1 0;
v0x55ed05e93180_0 .net "n0", 1 0, L_0x55ed05eb0fe0;  1 drivers
v0x55ed05e93220_0 .net "n0_v", 0 0, L_0x55ed05eb1140;  1 drivers
v0x55ed05e932c0_0 .var "n0_v_p", 0 0;
v0x55ed05e93380_0 .net "n1", 1 0, L_0x55ed05eb1240;  1 drivers
v0x55ed05e93460_0 .net "n1_v", 0 0, L_0x55ed05eb1310;  1 drivers
v0x55ed05e93520_0 .net "neighbor_cell", 2 0, L_0x55ed05eb16b0;  alias, 1 drivers
v0x55ed05e93610_0 .var "neighbor_v_p", 0 0;
v0x55ed05e936b0_0 .net "node0_v", 0 0, v0x55ed05e932c0_0;  1 drivers
v0x55ed05e93770_0 .net "p0", 0 0, L_0x55ed05eb0e70;  1 drivers
v0x55ed05e93830_0 .net "p1", 0 0, L_0x55ed05eb0f40;  1 drivers
v0x55ed05e938f0_0 .net "p_out0", 0 0, v0x55ed05e916e0_0;  1 drivers
o0x7f24be7d53a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ed05e93bd0_0 .net "p_out1", 0 0, o0x7f24be7d53a8;  0 drivers
v0x55ed05e93c70_0 .var "p_wr1", 0 0;
v0x55ed05e93d40_0 .var "p_wr_addr1", 2 0;
v0x55ed05e93e10_0 .var "p_wr_data", 0 0;
v0x55ed05e93ee0_0 .net "th_cell0_in", 1 0, v0x55ed05e865e0_0;  alias, 1 drivers
v0x55ed05e93fb0_0 .var "th_cell0_out", 1 0;
v0x55ed05e94080_0 .net "th_cell1_in", 1 0, v0x55ed05e86820_0;  alias, 1 drivers
v0x55ed05e94150_0 .var "th_cell1_out", 1 0;
v0x55ed05e94220_0 .net "th_ch_in", 0 0, v0x55ed05e869d0_0;  alias, 1 drivers
v0x55ed05e942c0_0 .var "th_ch_p", 0 0;
v0x55ed05e94380_0 .net "th_done_in", 0 0, L_0x55ed05eb20c0;  1 drivers
v0x55ed05e94440_0 .net "th_in", 0 0, v0x55ed05e87150_0;  alias, 1 drivers
v0x55ed05e94500_0 .net "th_neighbor_in", 2 0, L_0x55ed05eb05a0;  alias, 1 drivers
v0x55ed05e945d0_0 .net "th_node0_in", 2 0, v0x55ed05e86ee0_0;  alias, 1 drivers
v0x55ed05e946a0_0 .net "th_node1_in", 2 0, v0x55ed05e87090_0;  alias, 1 drivers
v0x55ed05e94770_0 .net "th_v_in", 0 0, L_0x55ed05eb2290;  1 drivers
L_0x55ed05eb0e70 .part v0x55ed05e8eb70_0, 0, 1;
L_0x55ed05eb0f40 .part v0x55ed05e8eb70_0, 1, 1;
L_0x55ed05eb0fe0 .part v0x55ed05e8eb70_0, 2, 2;
L_0x55ed05eb1140 .part v0x55ed05e8eb70_0, 4, 1;
L_0x55ed05eb1240 .part v0x55ed05e8eb70_0, 5, 2;
L_0x55ed05eb1310 .part v0x55ed05e8eb70_0, 7, 1;
L_0x55ed05eb1420 .part v0x55ed05e8eb70_0, 8, 2;
L_0x55ed05eb14c0 .part v0x55ed05e8eb70_0, 10, 2;
L_0x55ed05eb16b0 .concat8 [ 2 1 0 0], L_0x55ed05eb1780, v0x55ed05e93610_0;
L_0x55ed05eb1780 .functor MUXZ 2, v0x55ed05e8f990_0, v0x55ed05e90840_0, v0x55ed05e916e0_0, C4<>;
L_0x55ed05eb19e0 .part L_0x55ed05eb05a0, 0, 2;
L_0x55ed05eb1a80 .concat [ 2 1 0 0], L_0x55ed05eb19e0, v0x55ed05e87150_0;
L_0x55ed05eb1b90 .part L_0x55ed05eb05a0, 0, 2;
L_0x55ed05eb1c60 .concat [ 2 1 0 0], L_0x55ed05eb1b90, v0x55ed05e87150_0;
L_0x55ed05eb1e90 .part L_0x55ed05eb05a0, 0, 2;
L_0x55ed05eb1f60 .concat [ 2 1 0 0], L_0x55ed05eb1e90, v0x55ed05e87150_0;
S_0x55ed05e8e540 .scope module, "ch_mem_2r_1w_width12_depth1" "mem_2r_1w_width12_depth1" 2 1183, 2 853 0, S_0x55ed05e8e1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 1 "rd_addr0";
    .port_info 3 /INPUT 1 "rd_addr1";
    .port_info 4 /OUTPUT 12 "out0";
    .port_info 5 /OUTPUT 12 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 1 "wr_addr";
    .port_info 8 /INPUT 12 "wr_data";
P_0x55ed05e8e740 .param/str "init_file" 0 2 855, "mem_file.txt";
v0x55ed05e8e930_0 .net "clk", 0 0, v0x55ed05eac110_0;  alias, 1 drivers
v0x55ed05e8e9f0_0 .var/i "i", 31 0;
v0x55ed05e8ead0 .array "mem", 1 0, 11 0;
v0x55ed05e8eb70_0 .var "out0", 11 0;
v0x55ed05e8ec50_0 .var "out1", 11 0;
L_0x7f24be786c30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55ed05e8ed80_0 .net "rd", 0 0, L_0x7f24be786c30;  1 drivers
v0x55ed05e8ee40_0 .net "rd_addr0", 0 0, v0x55ed05e869d0_0;  alias, 1 drivers
o0x7f24be7d43b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ed05e8ef00_0 .net "rd_addr1", 0 0, o0x7f24be7d43b8;  0 drivers
v0x55ed05e8efc0_0 .net "wr", 0 0, v0x55ed05e92630_0;  1 drivers
v0x55ed05e8f080_0 .net "wr_addr", 0 0, v0x55ed05e92760_0;  1 drivers
v0x55ed05e8f160_0 .net "wr_data", 11 0, v0x55ed05e92830_0;  1 drivers
S_0x55ed05e8f360 .scope module, "m0_mem_2r_1w_width2_depth3" "mem_2r_1w_width2_depth3" 2 1138, 2 1221 0, S_0x55ed05e8e1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 3 "rd_addr0";
    .port_info 3 /INPUT 3 "rd_addr1";
    .port_info 4 /OUTPUT 2 "out0";
    .port_info 5 /OUTPUT 2 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 3 "wr_addr";
    .port_info 8 /INPUT 2 "wr_data";
P_0x55ed05e8f510 .param/str "init_file" 0 2 1223, "/home/jeronimo/Documents/GIT/sa_verilog/rom/n_c.rom";
v0x55ed05e8f770_0 .net "clk", 0 0, v0x55ed05eac110_0;  alias, 1 drivers
v0x55ed05e8f810_0 .var/i "i", 31 0;
v0x55ed05e8f8f0 .array "mem", 7 0, 1 0;
v0x55ed05e8f990_0 .var "out0", 1 0;
v0x55ed05e8fa70_0 .var "out1", 1 0;
L_0x7f24be786b58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55ed05e8fb50_0 .net "rd", 0 0, L_0x7f24be786b58;  1 drivers
v0x55ed05e8fc10_0 .net "rd_addr0", 2 0, L_0x55ed05eb1a80;  1 drivers
o0x7f24be7d4718 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x55ed05e8fcf0_0 .net "rd_addr1", 2 0, o0x7f24be7d4718;  0 drivers
v0x55ed05e8fdd0_0 .net "wr", 0 0, v0x55ed05e92bd0_0;  1 drivers
v0x55ed05e8ff20_0 .net "wr_addr", 2 0, v0x55ed05e92ca0_0;  1 drivers
v0x55ed05e90000_0 .net "wr_data", 1 0, v0x55ed05e92d70_0;  1 drivers
S_0x55ed05e90200 .scope module, "m1_mem_2r_1w_width2_depth3" "mem_2r_1w_width2_depth3" 2 1154, 2 1221 0, S_0x55ed05e8e1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 3 "rd_addr0";
    .port_info 3 /INPUT 3 "rd_addr1";
    .port_info 4 /OUTPUT 2 "out0";
    .port_info 5 /OUTPUT 2 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 3 "wr_addr";
    .port_info 8 /INPUT 2 "wr_data";
P_0x55ed05e90390 .param/str "init_file" 0 2 1223, "/home/jeronimo/Documents/GIT/sa_verilog/rom/n_c.rom";
v0x55ed05e90620_0 .net "clk", 0 0, v0x55ed05eac110_0;  alias, 1 drivers
v0x55ed05e906c0_0 .var/i "i", 31 0;
v0x55ed05e907a0 .array "mem", 7 0, 1 0;
v0x55ed05e90840_0 .var "out0", 1 0;
v0x55ed05e90920_0 .var "out1", 1 0;
L_0x7f24be786ba0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55ed05e90a00_0 .net "rd", 0 0, L_0x7f24be786ba0;  1 drivers
v0x55ed05e90ac0_0 .net "rd_addr0", 2 0, L_0x55ed05eb1c60;  1 drivers
o0x7f24be7d4a78 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x55ed05e90ba0_0 .net "rd_addr1", 2 0, o0x7f24be7d4a78;  0 drivers
v0x55ed05e90c80_0 .net "wr", 0 0, v0x55ed05e92f10_0;  1 drivers
v0x55ed05e90dd0_0 .net "wr_addr", 2 0, v0x55ed05e92fe0_0;  1 drivers
v0x55ed05e90eb0_0 .net "wr_data", 1 0, v0x55ed05e930b0_0;  1 drivers
S_0x55ed05e910b0 .scope module, "p_mem_2r_1w_width1_depth3" "mem_2r_1w_width1_depth3" 2 1170, 2 809 0, S_0x55ed05e8e1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 3 "rd_addr0";
    .port_info 3 /INPUT 3 "rd_addr1";
    .port_info 4 /OUTPUT 1 "out0";
    .port_info 5 /OUTPUT 1 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 3 "wr_addr";
    .port_info 8 /INPUT 1 "wr_data";
P_0x55ed05e91240 .param/str "init_file" 0 2 811, "/home/jeronimo/Documents/GIT/sa_verilog/rom/p.rom";
v0x55ed05e914c0_0 .net "clk", 0 0, v0x55ed05eac110_0;  alias, 1 drivers
v0x55ed05e91560_0 .var/i "i", 31 0;
v0x55ed05e91640 .array "mem", 7 0, 0 0;
v0x55ed05e916e0_0 .var "out0", 0 0;
v0x55ed05e917c0_0 .var "out1", 0 0;
L_0x7f24be786be8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55ed05e918a0_0 .net "rd", 0 0, L_0x7f24be786be8;  1 drivers
v0x55ed05e91960_0 .net "rd_addr0", 2 0, L_0x55ed05eb1f60;  1 drivers
o0x7f24be7d4dd8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x55ed05e91a40_0 .net "rd_addr1", 2 0, o0x7f24be7d4dd8;  0 drivers
v0x55ed05e91b20_0 .net "wr", 0 0, v0x55ed05e93c70_0;  1 drivers
v0x55ed05e91c70_0 .net "wr_addr", 2 0, v0x55ed05e93d40_0;  1 drivers
v0x55ed05e91d50_0 .net "wr_data", 0 0, v0x55ed05e93e10_0;  1 drivers
S_0x55ed05e949f0 .scope module, "reg_pipe" "reg_pipe" 2 554, 2 1368 0, S_0x55ed05e6ba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 9 "data_in";
    .port_info 2 /OUTPUT 9 "data_out";
P_0x55ed05e926d0 .param/l "data_width" 0 2 1371, +C4<00000000000000000000000000001001>;
P_0x55ed05e92710 .param/l "num_stages" 0 2 1370, +C4<00000000000000000000000000000011>;
v0x55ed05e94dd0_0 .net "clk", 0 0, v0x55ed05eac110_0;  alias, 1 drivers
v0x55ed05e94e90_0 .net "data_in", 8 0, L_0x55ed05eb3590;  alias, 1 drivers
v0x55ed05e94f70_0 .net "data_out", 8 0, v0x55ed05e95270_2;  alias, 1 drivers
v0x55ed05e95060_0 .var/i "i", 31 0;
v0x55ed05e95140_0 .var/i "i_initial", 31 0;
v0x55ed05e95270 .array "regs", 2 0, 8 0;
S_0x55ed05ea8df0 .scope module, "threads_controller_2th_4cells" "threads_controller_2th_4cells" 2 64, 2 118 0, S_0x55ed05e0f520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /OUTPUT 1 "th";
    .port_info 5 /OUTPUT 1 "v";
    .port_info 6 /OUTPUT 2 "cell0";
    .port_info 7 /OUTPUT 2 "cell1";
L_0x55ed05e75ac0 .functor BUFZ 1, v0x55ed05eab010_0, C4<0>, C4<0>, C4<0>;
L_0x55ed05e4b680 .functor BUFZ 1, v0x55ed05eaaf70_0, C4<0>, C4<0>, C4<0>;
v0x55ed05ea9fe0_0 .net *"_ivl_1", 0 0, L_0x55ed05eac360;  1 drivers
v0x55ed05eaa0e0_0 .net *"_ivl_11", 1 0, L_0x55ed05eac720;  1 drivers
L_0x7f24be786060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ed05eaa1c0_0 .net/2u *"_ivl_12", 1 0, L_0x7f24be786060;  1 drivers
v0x55ed05eaa280_0 .net *"_ivl_21", 0 0, L_0x55ed05eacb80;  1 drivers
L_0x7f24be7860a8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55ed05eaa360_0 .net/2u *"_ivl_22", 3 0, L_0x7f24be7860a8;  1 drivers
v0x55ed05eaa440_0 .net *"_ivl_24", 3 0, L_0x55ed05eacc20;  1 drivers
L_0x7f24be7860f0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55ed05eaa520_0 .net/2u *"_ivl_26", 3 0, L_0x7f24be7860f0;  1 drivers
v0x55ed05eaa600_0 .net *"_ivl_3", 1 0, L_0x55ed05eac450;  1 drivers
L_0x7f24be786018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ed05eaa6e0_0 .net/2u *"_ivl_4", 1 0, L_0x7f24be786018;  1 drivers
v0x55ed05eaa850_0 .net *"_ivl_9", 0 0, L_0x55ed05eac630;  1 drivers
v0x55ed05eaa930_0 .net "cell0", 1 0, L_0x55ed05eac7c0;  alias, 1 drivers
v0x55ed05eaa9f0_0 .net "cell1", 1 0, L_0x55ed05eac540;  alias, 1 drivers
v0x55ed05eaab00_0 .net "clk", 0 0, v0x55ed05eac110_0;  alias, 1 drivers
v0x55ed05eaaba0_0 .var "done", 0 0;
v0x55ed05eaac90_0 .var "init_mem", 1 0;
v0x55ed05eaad70_0 .net "m_out", 3 0, v0x55ed05ea9720_0;  1 drivers
v0x55ed05eaae30_0 .var "m_rd", 0 0;
v0x55ed05eaaed0_0 .var "m_rd_addr", 0 0;
v0x55ed05eaaf70_0 .var "p_addr", 0 0;
v0x55ed05eab010_0 .var "p_rd", 0 0;
v0x55ed05eab0b0_0 .net "rst", 0 0, v0x55ed05eac1b0_0;  alias, 1 drivers
v0x55ed05eab150_0 .net "start", 0 0, v0x55ed05eac270_0;  alias, 1 drivers
v0x55ed05eab1f0_0 .net "th", 0 0, L_0x55ed05e4b680;  alias, 1 drivers
v0x55ed05eab2e0_0 .net "v", 0 0, L_0x55ed05e75ac0;  alias, 1 drivers
L_0x55ed05eac360 .part/v v0x55ed05eaac90_0, v0x55ed05eaaf70_0, 1;
L_0x55ed05eac450 .part v0x55ed05ea9720_0, 0, 2;
L_0x55ed05eac540 .functor MUXZ 2, L_0x7f24be786018, L_0x55ed05eac450, L_0x55ed05eac360, C4<>;
L_0x55ed05eac630 .part/v v0x55ed05eaac90_0, v0x55ed05eaaf70_0, 1;
L_0x55ed05eac720 .part v0x55ed05ea9720_0, 2, 2;
L_0x55ed05eac7c0 .functor MUXZ 2, L_0x7f24be786060, L_0x55ed05eac720, L_0x55ed05eac630, C4<>;
L_0x55ed05eacb80 .part/v v0x55ed05eaac90_0, v0x55ed05eaaf70_0, 1;
L_0x55ed05eacc20 .arith/sum 4, v0x55ed05ea9720_0, L_0x7f24be7860a8;
L_0x55ed05eacda0 .functor MUXZ 4, L_0x7f24be7860f0, L_0x55ed05eacc20, L_0x55ed05eacb80, C4<>;
S_0x55ed05ea9110 .scope module, "mem_2r_1w_width4_depth1" "mem_2r_1w_width4_depth1" 2 184, 2 210 0, S_0x55ed05ea8df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 1 "rd_addr0";
    .port_info 3 /INPUT 1 "rd_addr1";
    .port_info 4 /OUTPUT 4 "out0";
    .port_info 5 /OUTPUT 4 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 1 "wr_addr";
    .port_info 8 /INPUT 4 "wr_data";
P_0x55ed05ea92f0 .param/str "init_file" 0 2 212, "mem_file.txt";
v0x55ed05ea94e0_0 .net "clk", 0 0, v0x55ed05eac110_0;  alias, 1 drivers
v0x55ed05ea95a0_0 .var/i "i", 31 0;
v0x55ed05ea9680 .array "mem", 1 0, 3 0;
v0x55ed05ea9720_0 .var "out0", 3 0;
v0x55ed05ea9800_0 .var "out1", 3 0;
v0x55ed05ea9930_0 .net "rd", 0 0, v0x55ed05eaae30_0;  1 drivers
v0x55ed05ea99f0_0 .net "rd_addr0", 0 0, v0x55ed05eaaed0_0;  1 drivers
o0x7f24be7d6008 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ed05ea9ad0_0 .net "rd_addr1", 0 0, o0x7f24be7d6008;  0 drivers
v0x55ed05ea9bb0_0 .net "wr", 0 0, v0x55ed05eab010_0;  1 drivers
v0x55ed05ea9d00_0 .net "wr_addr", 0 0, v0x55ed05eaaf70_0;  1 drivers
v0x55ed05ea9de0_0 .net "wr_data", 3 0, L_0x55ed05eacda0;  1 drivers
    .scope S_0x55ed05ea9110;
T_0 ;
    %wait E_0x55ed05dcf010;
    %load/vec4 v0x55ed05ea9930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x55ed05ea99f0_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x55ed05ea9680, 4;
    %assign/vec4 v0x55ed05ea9720_0, 0;
    %load/vec4 v0x55ed05ea9ad0_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x55ed05ea9680, 4;
    %assign/vec4 v0x55ed05ea9800_0, 0;
T_0.0 ;
    %load/vec4 v0x55ed05ea9bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55ed05ea9de0_0;
    %load/vec4 v0x55ed05ea9d00_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed05ea9680, 0, 4;
T_0.2 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55ed05ea9110;
T_1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ed05ea9720_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ed05ea9800_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ed05ea95a0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x55ed05ea95a0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 4, v0x55ed05ea95a0_0;
    %store/vec4a v0x55ed05ea9680, 4, 0;
    %load/vec4 v0x55ed05ea95a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ed05ea95a0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 2 246 "$readmemh", P_0x55ed05ea92f0, v0x55ed05ea9680 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55ed05ea8df0;
T_2 ;
    %wait E_0x55ed05dcf010;
    %load/vec4 v0x55ed05eab0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ed05eaaba0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55ed05ea8df0;
T_3 ;
    %wait E_0x55ed05dcf010;
    %load/vec4 v0x55ed05eab0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ed05eaaed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ed05eaae30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ed05eab010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ed05eaaf70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55ed05eab150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ed05eaae30_0, 0;
    %load/vec4 v0x55ed05eaaed0_0;
    %assign/vec4 v0x55ed05eaaf70_0, 0;
    %load/vec4 v0x55ed05eaae30_0;
    %assign/vec4 v0x55ed05eab010_0, 0;
    %load/vec4 v0x55ed05eaaed0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ed05eaaed0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x55ed05eaaed0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55ed05eaaed0_0, 0;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55ed05ea8df0;
T_4 ;
    %wait E_0x55ed05dcf010;
    %load/vec4 v0x55ed05eab0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55ed05eaac90_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55ed05eab010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55ed05eaac90_0;
    %load/vec4 v0x55ed05eaaf70_0;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55ed05eaaf70_0;
    %assign/vec4/off/d v0x55ed05eaac90_0, 4, 5;
T_4.5 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55ed05ea8df0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05eaaba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05eaae30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05eaaed0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed05eaac90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05eaaf70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05eab010_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x55ed05e3fdb0;
T_6 ;
    %wait E_0x55ed05dcf010;
    %load/vec4 v0x55ed05e78b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55ed05e78c00_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55ed05e79040, 4;
    %assign/vec4 v0x55ed05e78d60_0, 0;
    %load/vec4 v0x55ed05d4dd20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55ed05e79040, 4;
    %assign/vec4 v0x55ed05e78e40_0, 0;
T_6.0 ;
    %load/vec4 v0x55ed05d4de00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55ed05d4e030_0;
    %load/vec4 v0x55ed05d4df50_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed05e79040, 0, 4;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55ed05e3fdb0;
T_7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ed05e78d60_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ed05e78e40_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ed05e78f80_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x55ed05e78f80_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 4, v0x55ed05e78f80_0;
    %store/vec4a v0x55ed05e79040, 4, 0;
    %load/vec4 v0x55ed05e78f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ed05e78f80_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %vpi_call 2 801 "$readmemh", P_0x55ed05e15a60, v0x55ed05e79040 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x55ed05d6d220;
T_8 ;
    %wait E_0x55ed05dcf010;
    %load/vec4 v0x55ed05dc2810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x55ed05dc28d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55ed05dc25b0, 4;
    %assign/vec4 v0x55ed05dc2650_0, 0;
    %load/vec4 v0x55ed05dc6e00_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55ed05dc25b0, 4;
    %assign/vec4 v0x55ed05dc2730_0, 0;
T_8.0 ;
    %load/vec4 v0x55ed05dc6ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55ed05dc7080_0;
    %load/vec4 v0x55ed05dc6fa0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed05dc25b0, 0, 4;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55ed05d6d220;
T_9 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ed05dc2650_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ed05dc2730_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ed05dc24f0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x55ed05dc24f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 4, v0x55ed05dc24f0_0;
    %store/vec4a v0x55ed05dc25b0, 4, 0;
    %load/vec4 v0x55ed05dc24f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ed05dc24f0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %vpi_call 2 801 "$readmemh", P_0x55ed05e79320, v0x55ed05dc25b0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x55ed05d8fba0;
T_10 ;
    %wait E_0x55ed05dcf010;
    %load/vec4 v0x55ed05d89cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55ed05d89db0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55ed05d89a90, 4;
    %assign/vec4 v0x55ed05d89b30_0, 0;
    %load/vec4 v0x55ed05dbc3b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55ed05d89a90, 4;
    %assign/vec4 v0x55ed05d89c10_0, 0;
T_10.0 ;
    %load/vec4 v0x55ed05dbc470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x55ed05dbc6a0_0;
    %load/vec4 v0x55ed05dbc5c0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed05d89a90, 0, 4;
T_10.2 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55ed05d8fba0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05d89b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05d89c10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ed05d899b0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x55ed05d899b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x55ed05d899b0_0;
    %store/vec4a v0x55ed05d89a90, 4, 0;
    %load/vec4 v0x55ed05d899b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ed05d899b0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %vpi_call 2 845 "$readmemh", P_0x55ed05d8fd30, v0x55ed05d89a90 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x55ed05e44570;
T_12 ;
    %wait E_0x55ed05dcf010;
    %load/vec4 v0x55ed05e43d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55ed05e43df0_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x55ed05e2b7d0, 4;
    %assign/vec4 v0x55ed05e0f810_0, 0;
    %load/vec4 v0x55ed05e6e2a0_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x55ed05e2b7d0, 4;
    %assign/vec4 v0x55ed05e0f8f0_0, 0;
T_12.0 ;
    %load/vec4 v0x55ed05e6e380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x55ed05e6a4e0_0;
    %load/vec4 v0x55ed05e56830_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed05e2b7d0, 0, 4;
T_12.2 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55ed05e44570;
T_13 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55ed05e0f810_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55ed05e0f8f0_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ed05e2b6f0_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x55ed05e2b6f0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 4, v0x55ed05e2b6f0_0;
    %store/vec4a v0x55ed05e2b7d0, 4, 0;
    %load/vec4 v0x55ed05e2b6f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ed05e2b6f0_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %vpi_call 2 889 "$readmemh", P_0x55ed05e47fc0, v0x55ed05e2b7d0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x55ed05e479b0;
T_14 ;
    %wait E_0x55ed05dcf010;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ed05d9f650_0, 0;
    %load/vec4 v0x55ed05d34200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ed05d9f650_0, 0;
    %load/vec4 v0x55ed05d34060_0;
    %assign/vec4 v0x55ed05d9f720_0, 0;
    %load/vec4 v0x55ed05d36e00_0;
    %load/vec4 v0x55ed05dd0e00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ed05d960d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ed05d95ff0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ed05da56c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ed05da55f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55ed05d9f7c0_0, 0;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ed05d83bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ed05d47ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ed05da5790_0, 0;
    %load/vec4 v0x55ed05d83960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ed05d83bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ed05d47ea0_0, 0;
    %load/vec4 v0x55ed05d961b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x55ed05d36fd0_0;
    %load/vec4 v0x55ed05d9f4d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55ed05d47b60_0, 0;
    %load/vec4 v0x55ed05d95e70_0;
    %assign/vec4 v0x55ed05d47c30_0, 0;
    %load/vec4 v0x55ed05d36fd0_0;
    %load/vec4 v0x55ed05d9f3d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55ed05d47f70_0, 0;
    %load/vec4 v0x55ed05d95f10_0;
    %assign/vec4 v0x55ed05d95da0_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x55ed05d36fd0_0;
    %load/vec4 v0x55ed05d9f3d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55ed05d47b60_0, 0;
    %load/vec4 v0x55ed05d95f10_0;
    %assign/vec4 v0x55ed05d47c30_0, 0;
    %load/vec4 v0x55ed05d36fd0_0;
    %load/vec4 v0x55ed05d9f4d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55ed05d47f70_0, 0;
    %load/vec4 v0x55ed05d95e70_0;
    %assign/vec4 v0x55ed05d95da0_0, 0;
T_14.5 ;
    %load/vec4 v0x55ed05d961b0_0;
    %load/vec4 v0x55ed05da5550_0;
    %concat/vec4; draw_concat_vec4
    %xnor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ed05da5790_0, 0;
    %load/vec4 v0x55ed05d36fd0_0;
    %load/vec4 v0x55ed05d9f4d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55ed05da5860_0, 0;
    %load/vec4 v0x55ed05da5550_0;
    %inv;
    %assign/vec4 v0x55ed05da5930_0, 0;
T_14.6 ;
T_14.2 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55ed05e479b0;
T_15 ;
    %wait E_0x55ed05dcf010;
    %load/vec4 v0x55ed05d37090_0;
    %assign/vec4 v0x55ed05d37150_0, 0;
    %load/vec4 v0x55ed05d34140_0;
    %assign/vec4 v0x55ed05d34200_0, 0;
    %load/vec4 v0x55ed05d37210_0;
    %assign/vec4 v0x55ed05d34060_0, 0;
    %load/vec4 v0x55ed05dd0d60_0;
    %assign/vec4 v0x55ed05dd0e00_0, 0;
    %load/vec4 v0x55ed05dd0ea0_0;
    %assign/vec4 v0x55ed05d36e00_0, 0;
    %load/vec4 v0x55ed05d36ee0_0;
    %assign/vec4 v0x55ed05d36fd0_0, 0;
    %load/vec4 v0x55ed05d838c0_0;
    %assign/vec4 v0x55ed05d83960_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55ed05e479b0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05d37150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05d34200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05d34060_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed05dd0e00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed05d36e00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05d36fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05d83960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05d83bc0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ed05d47b60_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ed05d47c30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05d47ea0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ed05d47f70_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ed05d95da0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05da5790_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ed05da5860_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05da5930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05d9f650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05d9f720_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55ed05d9f7c0_0, 0, 12;
    %end;
    .thread T_16;
    .scope S_0x55ed05e82900;
T_17 ;
    %wait E_0x55ed05dcf010;
    %load/vec4 v0x55ed05e830a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x55ed05e83160_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x55ed05e82e40, 4;
    %assign/vec4 v0x55ed05e82ee0_0, 0;
    %load/vec4 v0x55ed05e83240_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x55ed05e82e40, 4;
    %assign/vec4 v0x55ed05e82fc0_0, 0;
T_17.0 ;
    %load/vec4 v0x55ed05e83320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x55ed05e83550_0;
    %load/vec4 v0x55ed05e83470_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed05e82e40, 0, 4;
T_17.2 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55ed05e82900;
T_18 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ed05e82ee0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ed05e82fc0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ed05e82d60_0, 0, 32;
T_18.0 ;
    %load/vec4 v0x55ed05e82d60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 4, v0x55ed05e82d60_0;
    %store/vec4a v0x55ed05e82e40, 4, 0;
    %load/vec4 v0x55ed05e82d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ed05e82d60_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %vpi_call 2 1010 "$readmemh", P_0x55ed05e82670, v0x55ed05e82e40 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x55ed05e823c0;
T_19 ;
    %wait E_0x55ed05dcf010;
    %load/vec4 v0x55ed05e84210_0;
    %assign/vec4 v0x55ed05e842e0_0, 0;
    %load/vec4 v0x55ed05e84890_0;
    %assign/vec4 v0x55ed05e84960_0, 0;
    %load/vec4 v0x55ed05e84380_0;
    %assign/vec4 v0x55ed05e847b0_0, 0;
    %load/vec4 v0x55ed05e83c70_0;
    %assign/vec4 v0x55ed05e83d60_0, 0;
    %load/vec4 v0x55ed05e83eb0_0;
    %assign/vec4 v0x55ed05e83fa0_0, 0;
    %load/vec4 v0x55ed05e84060_0;
    %assign/vec4 v0x55ed05e84150_0, 0;
    %load/vec4 v0x55ed05e839d0_0;
    %assign/vec4 v0x55ed05e83a70_0, 0;
    %load/vec4 v0x55ed05e84470_0;
    %assign/vec4 v0x55ed05e84540_0, 0;
    %load/vec4 v0x55ed05e84600_0;
    %assign/vec4 v0x55ed05e846f0_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55ed05e823c0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05e842e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05e84960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05e847b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed05e83d60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed05e83fa0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ed05e84540_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ed05e846f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05e84150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05e83a70_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x55ed05e888a0;
T_21 ;
    %wait E_0x55ed05dcf010;
    %load/vec4 v0x55ed05e892a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x55ed05e89360_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55ed05e89040, 4;
    %assign/vec4 v0x55ed05e890e0_0, 0;
    %load/vec4 v0x55ed05e89440_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55ed05e89040, 4;
    %assign/vec4 v0x55ed05e891c0_0, 0;
T_21.0 ;
    %load/vec4 v0x55ed05e89520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x55ed05e89750_0;
    %load/vec4 v0x55ed05e89670_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed05e89040, 0, 4;
T_21.2 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55ed05e888a0;
T_22 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed05e890e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed05e891c0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ed05e88f60_0, 0, 32;
T_22.0 ;
    %load/vec4 v0x55ed05e88f60_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_22.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0x55ed05e88f60_0;
    %store/vec4a v0x55ed05e89040, 4, 0;
    %load/vec4 v0x55ed05e88f60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ed05e88f60_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %vpi_call 2 1257 "$readmemh", P_0x55ed05e88a50, v0x55ed05e89040 {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x55ed05e89950;
T_23 ;
    %wait E_0x55ed05dcf010;
    %load/vec4 v0x55ed05e8a150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x55ed05e8a210_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55ed05e89ef0, 4;
    %assign/vec4 v0x55ed05e89f90_0, 0;
    %load/vec4 v0x55ed05e8a2f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55ed05e89ef0, 4;
    %assign/vec4 v0x55ed05e8a070_0, 0;
T_23.0 ;
    %load/vec4 v0x55ed05e8a3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x55ed05e8a600_0;
    %load/vec4 v0x55ed05e8a520_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed05e89ef0, 0, 4;
T_23.2 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55ed05e89950;
T_24 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed05e89f90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed05e8a070_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ed05e89e10_0, 0, 32;
T_24.0 ;
    %load/vec4 v0x55ed05e89e10_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_24.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0x55ed05e89e10_0;
    %store/vec4a v0x55ed05e89ef0, 4, 0;
    %load/vec4 v0x55ed05e89e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ed05e89e10_0, 0, 32;
    %jmp T_24.0;
T_24.1 ;
    %vpi_call 2 1257 "$readmemh", P_0x55ed05e89ae0, v0x55ed05e89ef0 {0 0 0};
    %end;
    .thread T_24;
    .scope S_0x55ed05e8a800;
T_25 ;
    %wait E_0x55ed05dcf010;
    %load/vec4 v0x55ed05e8aff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x55ed05e8b0b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55ed05e8ad90, 4;
    %assign/vec4 v0x55ed05e8ae30_0, 0;
    %load/vec4 v0x55ed05e8b190_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55ed05e8ad90, 4;
    %assign/vec4 v0x55ed05e8af10_0, 0;
T_25.0 ;
    %load/vec4 v0x55ed05e8b270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x55ed05e8b4a0_0;
    %load/vec4 v0x55ed05e8b3c0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed05e8ad90, 0, 4;
T_25.2 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55ed05e8a800;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05e8ae30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05e8af10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ed05e8acb0_0, 0, 32;
T_26.0 ;
    %load/vec4 v0x55ed05e8acb0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_26.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x55ed05e8acb0_0;
    %store/vec4a v0x55ed05e8ad90, 4, 0;
    %load/vec4 v0x55ed05e8acb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ed05e8acb0_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %vpi_call 2 845 "$readmemh", P_0x55ed05e8a990, v0x55ed05e8ad90 {0 0 0};
    %end;
    .thread T_26;
    .scope S_0x55ed05e879e0;
T_27 ;
    %wait E_0x55ed05dcf010;
    %load/vec4 v0x55ed05e88250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x55ed05e88310_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x55ed05e87f70, 4;
    %assign/vec4 v0x55ed05e88040_0, 0;
    %load/vec4 v0x55ed05e88420_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x55ed05e87f70, 4;
    %assign/vec4 v0x55ed05e88120_0, 0;
T_27.0 ;
    %load/vec4 v0x55ed05e88500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x55ed05e886a0_0;
    %load/vec4 v0x55ed05e885c0_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed05e87f70, 0, 4;
T_27.2 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x55ed05e879e0;
T_28 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55ed05e88040_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55ed05e88120_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ed05e87e90_0, 0, 32;
T_28.0 ;
    %load/vec4 v0x55ed05e87e90_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_28.1, 5;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 4, v0x55ed05e87e90_0;
    %store/vec4a v0x55ed05e87f70, 4, 0;
    %load/vec4 v0x55ed05e87e90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ed05e87e90_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %vpi_call 2 889 "$readmemh", P_0x55ed05e87be0, v0x55ed05e87f70 {0 0 0};
    %end;
    .thread T_28;
    .scope S_0x55ed05e876e0;
T_29 ;
    %wait E_0x55ed05dcf010;
    %load/vec4 v0x55ed05e8c0f0_0;
    %assign/vec4 v0x55ed05e8c190_0, 0;
    %load/vec4 v0x55ed05e8db80_0;
    %assign/vec4 v0x55ed05e8d9e0_0, 0;
    %load/vec4 v0x55ed05e8dd50_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x55ed05e8ca10_0, 0;
    %load/vec4 v0x55ed05e8dc90_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x55ed05e8cd60_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55ed05e876e0;
T_30 ;
    %wait E_0x55ed05dcf010;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ed05e8bd80_0, 0;
    %load/vec4 v0x55ed05e8df50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ed05e8bd80_0, 0;
    %load/vec4 v0x55ed05e8db80_0;
    %assign/vec4 v0x55ed05e8beb0_0, 0;
    %load/vec4 v0x55ed05e8d770_0;
    %load/vec4 v0x55ed05e8d630_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ed05e8de40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ed05e8dd50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ed05e8d320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ed05e8d040_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55ed05e8bf80_0, 0;
T_30.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ed05e8c320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ed05e8c660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ed05e8d3c0_0, 0;
    %load/vec4 v0x55ed05e8c190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x55ed05e8cec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v0x55ed05e8cbb0_0;
    %assign/vec4 v0x55ed05e8c320_0, 0;
    %load/vec4 v0x55ed05e8c970_0;
    %assign/vec4 v0x55ed05e8c660_0, 0;
    %load/vec4 v0x55ed05e8d9e0_0;
    %load/vec4 v0x55ed05e8cad0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55ed05e8c3f0_0, 0;
    %load/vec4 v0x55ed05e8bb00_0;
    %assign/vec4 v0x55ed05e8c4c0_0, 0;
    %load/vec4 v0x55ed05e8d9e0_0;
    %load/vec4 v0x55ed05e8c8d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55ed05e8c730_0, 0;
    %load/vec4 v0x55ed05e8bbe0_0;
    %assign/vec4 v0x55ed05e8c800_0, 0;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v0x55ed05e8c970_0;
    %assign/vec4 v0x55ed05e8c320_0, 0;
    %load/vec4 v0x55ed05e8cbb0_0;
    %assign/vec4 v0x55ed05e8c660_0, 0;
    %load/vec4 v0x55ed05e8d9e0_0;
    %load/vec4 v0x55ed05e8c8d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55ed05e8c3f0_0, 0;
    %load/vec4 v0x55ed05e8bbe0_0;
    %assign/vec4 v0x55ed05e8c4c0_0, 0;
    %load/vec4 v0x55ed05e8d9e0_0;
    %load/vec4 v0x55ed05e8cad0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55ed05e8c730_0, 0;
    %load/vec4 v0x55ed05e8bb00_0;
    %assign/vec4 v0x55ed05e8c800_0, 0;
T_30.5 ;
    %load/vec4 v0x55ed05e8cec0_0;
    %load/vec4 v0x55ed05e8cf80_0;
    %concat/vec4; draw_concat_vec4
    %xnor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %load/vec4 v0x55ed05e8cbb0_0;
    %assign/vec4 v0x55ed05e8d3c0_0, 0;
    %load/vec4 v0x55ed05e8d9e0_0;
    %load/vec4 v0x55ed05e8cad0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55ed05e8d490_0, 0;
    %load/vec4 v0x55ed05e8cf80_0;
    %inv;
    %assign/vec4 v0x55ed05e8d560_0, 0;
T_30.6 ;
T_30.2 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55ed05e876e0;
T_31 ;
    %wait E_0x55ed05dcf010;
    %load/vec4 v0x55ed05e8d630_0;
    %assign/vec4 v0x55ed05e8d6d0_0, 0;
    %load/vec4 v0x55ed05e8d770_0;
    %assign/vec4 v0x55ed05e8d880_0, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_0x55ed05e876e0;
T_32 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed05e8d6d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed05e8d880_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05e8c320_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ed05e8c3f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed05e8c4c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05e8c660_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ed05e8c730_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed05e8c800_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05e8d3c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ed05e8d490_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05e8d560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05e8bd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05e8beb0_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55ed05e8bf80_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05e8c190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05e8d9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05e8ca10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05e8cd60_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x55ed05d3cff0;
T_33 ;
    %wait E_0x55ed05dcf010;
    %load/vec4 v0x55ed05e81420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x55ed05e81380_0;
    %load/vec4 v0x55ed05e812e0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55ed05dcea30, 4;
    %assign/vec4 v0x55ed05d3d360_0, 0;
    %load/vec4 v0x55ed05e81240_0;
    %load/vec4 v0x55ed05dcecb0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55ed05dcea30, 4;
    %assign/vec4 v0x55ed05dce930_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55ed05d3d360_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55ed05dce930_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x55ed05d3cff0;
T_34 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ed05d3d360_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ed05dce930_0, 0, 3;
    %end;
    .thread T_34;
    .scope S_0x55ed05e1ba50;
T_35 ;
    %wait E_0x55ed05dcf010;
    %load/vec4 v0x55ed05e50e50_0;
    %load/vec4 v0x55ed05e258c0_0;
    %add;
    %assign/vec4 v0x55ed05e288f0_0, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_0x55ed05e1ba50;
T_36 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ed05e288f0_0, 0, 3;
    %end;
    .thread T_36;
    .scope S_0x55ed05e6be20;
T_37 ;
    %wait E_0x55ed05dcf010;
    %load/vec4 v0x55ed05e1cea0_0;
    %load/vec4 v0x55ed05e1a640_0;
    %add;
    %assign/vec4 v0x55ed05e1f6d0_0, 0;
    %jmp T_37;
    .thread T_37;
    .scope S_0x55ed05e6be20;
T_38 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ed05e1f6d0_0, 0, 3;
    %end;
    .thread T_38;
    .scope S_0x55ed05e85200;
T_39 ;
    %wait E_0x55ed05dcf010;
    %load/vec4 v0x55ed05e859a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x55ed05e85a60_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x55ed05e85740, 4;
    %assign/vec4 v0x55ed05e857e0_0, 0;
    %load/vec4 v0x55ed05e85b40_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x55ed05e85740, 4;
    %assign/vec4 v0x55ed05e858c0_0, 0;
T_39.0 ;
    %load/vec4 v0x55ed05e85c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x55ed05e85dc0_0;
    %load/vec4 v0x55ed05e85ce0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed05e85740, 0, 4;
T_39.2 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x55ed05e85200;
T_40 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ed05e857e0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ed05e858c0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ed05e85660_0, 0, 32;
T_40.0 ;
    %load/vec4 v0x55ed05e85660_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_40.1, 5;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 4, v0x55ed05e85660_0;
    %store/vec4a v0x55ed05e85740, 4, 0;
    %load/vec4 v0x55ed05e85660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ed05e85660_0, 0, 32;
    %jmp T_40.0;
T_40.1 ;
    %vpi_call 2 1010 "$readmemh", P_0x55ed05e84f70, v0x55ed05e85740 {0 0 0};
    %end;
    .thread T_40;
    .scope S_0x55ed05e84c80;
T_41 ;
    %wait E_0x55ed05dcf010;
    %load/vec4 v0x55ed05e86a90_0;
    %assign/vec4 v0x55ed05e86b50_0, 0;
    %load/vec4 v0x55ed05e87230_0;
    %assign/vec4 v0x55ed05e872f0_0, 0;
    %load/vec4 v0x55ed05e86c10_0;
    %assign/vec4 v0x55ed05e87150_0, 0;
    %load/vec4 v0x55ed05e86520_0;
    %assign/vec4 v0x55ed05e865e0_0, 0;
    %load/vec4 v0x55ed05e86730_0;
    %assign/vec4 v0x55ed05e86820_0, 0;
    %load/vec4 v0x55ed05e868e0_0;
    %assign/vec4 v0x55ed05e869d0_0, 0;
    %load/vec4 v0x55ed05e86240_0;
    %assign/vec4 v0x55ed05e862e0_0, 0;
    %load/vec4 v0x55ed05e86d00_0;
    %assign/vec4 v0x55ed05e86ee0_0, 0;
    %load/vec4 v0x55ed05e86fa0_0;
    %assign/vec4 v0x55ed05e87090_0, 0;
    %jmp T_41;
    .thread T_41;
    .scope S_0x55ed05e84c80;
T_42 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05e86b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05e872f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05e87150_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed05e865e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed05e86820_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ed05e86ee0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ed05e87090_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05e869d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05e862e0_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_0x55ed05e8f360;
T_43 ;
    %wait E_0x55ed05dcf010;
    %load/vec4 v0x55ed05e8fb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x55ed05e8fc10_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55ed05e8f8f0, 4;
    %assign/vec4 v0x55ed05e8f990_0, 0;
    %load/vec4 v0x55ed05e8fcf0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55ed05e8f8f0, 4;
    %assign/vec4 v0x55ed05e8fa70_0, 0;
T_43.0 ;
    %load/vec4 v0x55ed05e8fdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x55ed05e90000_0;
    %load/vec4 v0x55ed05e8ff20_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed05e8f8f0, 0, 4;
T_43.2 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x55ed05e8f360;
T_44 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed05e8f990_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed05e8fa70_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ed05e8f810_0, 0, 32;
T_44.0 ;
    %load/vec4 v0x55ed05e8f810_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_44.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0x55ed05e8f810_0;
    %store/vec4a v0x55ed05e8f8f0, 4, 0;
    %load/vec4 v0x55ed05e8f810_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ed05e8f810_0, 0, 32;
    %jmp T_44.0;
T_44.1 ;
    %vpi_call 2 1257 "$readmemh", P_0x55ed05e8f510, v0x55ed05e8f8f0 {0 0 0};
    %end;
    .thread T_44;
    .scope S_0x55ed05e90200;
T_45 ;
    %wait E_0x55ed05dcf010;
    %load/vec4 v0x55ed05e90a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x55ed05e90ac0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55ed05e907a0, 4;
    %assign/vec4 v0x55ed05e90840_0, 0;
    %load/vec4 v0x55ed05e90ba0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55ed05e907a0, 4;
    %assign/vec4 v0x55ed05e90920_0, 0;
T_45.0 ;
    %load/vec4 v0x55ed05e90c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x55ed05e90eb0_0;
    %load/vec4 v0x55ed05e90dd0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed05e907a0, 0, 4;
T_45.2 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x55ed05e90200;
T_46 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed05e90840_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed05e90920_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ed05e906c0_0, 0, 32;
T_46.0 ;
    %load/vec4 v0x55ed05e906c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_46.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0x55ed05e906c0_0;
    %store/vec4a v0x55ed05e907a0, 4, 0;
    %load/vec4 v0x55ed05e906c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ed05e906c0_0, 0, 32;
    %jmp T_46.0;
T_46.1 ;
    %vpi_call 2 1257 "$readmemh", P_0x55ed05e90390, v0x55ed05e907a0 {0 0 0};
    %end;
    .thread T_46;
    .scope S_0x55ed05e910b0;
T_47 ;
    %wait E_0x55ed05dcf010;
    %load/vec4 v0x55ed05e918a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v0x55ed05e91960_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55ed05e91640, 4;
    %assign/vec4 v0x55ed05e916e0_0, 0;
    %load/vec4 v0x55ed05e91a40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55ed05e91640, 4;
    %assign/vec4 v0x55ed05e917c0_0, 0;
T_47.0 ;
    %load/vec4 v0x55ed05e91b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x55ed05e91d50_0;
    %load/vec4 v0x55ed05e91c70_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed05e91640, 0, 4;
T_47.2 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x55ed05e910b0;
T_48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05e916e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05e917c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ed05e91560_0, 0, 32;
T_48.0 ;
    %load/vec4 v0x55ed05e91560_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_48.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x55ed05e91560_0;
    %store/vec4a v0x55ed05e91640, 4, 0;
    %load/vec4 v0x55ed05e91560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ed05e91560_0, 0, 32;
    %jmp T_48.0;
T_48.1 ;
    %vpi_call 2 845 "$readmemh", P_0x55ed05e91240, v0x55ed05e91640 {0 0 0};
    %end;
    .thread T_48;
    .scope S_0x55ed05e8e540;
T_49 ;
    %wait E_0x55ed05dcf010;
    %load/vec4 v0x55ed05e8ed80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x55ed05e8ee40_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x55ed05e8ead0, 4;
    %assign/vec4 v0x55ed05e8eb70_0, 0;
    %load/vec4 v0x55ed05e8ef00_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x55ed05e8ead0, 4;
    %assign/vec4 v0x55ed05e8ec50_0, 0;
T_49.0 ;
    %load/vec4 v0x55ed05e8efc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x55ed05e8f160_0;
    %load/vec4 v0x55ed05e8f080_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed05e8ead0, 0, 4;
T_49.2 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x55ed05e8e540;
T_50 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55ed05e8eb70_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55ed05e8ec50_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ed05e8e9f0_0, 0, 32;
T_50.0 ;
    %load/vec4 v0x55ed05e8e9f0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_50.1, 5;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 4, v0x55ed05e8e9f0_0;
    %store/vec4a v0x55ed05e8ead0, 4, 0;
    %load/vec4 v0x55ed05e8e9f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ed05e8e9f0_0, 0, 32;
    %jmp T_50.0;
T_50.1 ;
    %vpi_call 2 889 "$readmemh", P_0x55ed05e8e740, v0x55ed05e8ead0 {0 0 0};
    %end;
    .thread T_50;
    .scope S_0x55ed05e8e1f0;
T_51 ;
    %wait E_0x55ed05dcf010;
    %load/vec4 v0x55ed05e929a0_0;
    %assign/vec4 v0x55ed05e92a40_0, 0;
    %load/vec4 v0x55ed05e94440_0;
    %assign/vec4 v0x55ed05e942c0_0, 0;
    %load/vec4 v0x55ed05e945d0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x55ed05e932c0_0, 0;
    %load/vec4 v0x55ed05e94500_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x55ed05e93610_0, 0;
    %jmp T_51;
    .thread T_51;
    .scope S_0x55ed05e8e1f0;
T_52 ;
    %wait E_0x55ed05dcf010;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ed05e92630_0, 0;
    %load/vec4 v0x55ed05e94770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ed05e92630_0, 0;
    %load/vec4 v0x55ed05e94440_0;
    %assign/vec4 v0x55ed05e92760_0, 0;
    %load/vec4 v0x55ed05e94080_0;
    %load/vec4 v0x55ed05e93ee0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ed05e946a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ed05e945d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ed05e93bd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ed05e938f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55ed05e92830_0, 0;
T_52.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ed05e92bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ed05e92f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ed05e93c70_0, 0;
    %load/vec4 v0x55ed05e92a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x55ed05e93770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %load/vec4 v0x55ed05e93460_0;
    %assign/vec4 v0x55ed05e92bd0_0, 0;
    %load/vec4 v0x55ed05e93220_0;
    %assign/vec4 v0x55ed05e92f10_0, 0;
    %load/vec4 v0x55ed05e942c0_0;
    %load/vec4 v0x55ed05e93380_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55ed05e92ca0_0, 0;
    %load/vec4 v0x55ed05e923b0_0;
    %assign/vec4 v0x55ed05e92d70_0, 0;
    %load/vec4 v0x55ed05e942c0_0;
    %load/vec4 v0x55ed05e93180_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55ed05e92fe0_0, 0;
    %load/vec4 v0x55ed05e92490_0;
    %assign/vec4 v0x55ed05e930b0_0, 0;
    %jmp T_52.5;
T_52.4 ;
    %load/vec4 v0x55ed05e93220_0;
    %assign/vec4 v0x55ed05e92bd0_0, 0;
    %load/vec4 v0x55ed05e93460_0;
    %assign/vec4 v0x55ed05e92f10_0, 0;
    %load/vec4 v0x55ed05e942c0_0;
    %load/vec4 v0x55ed05e93180_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55ed05e92ca0_0, 0;
    %load/vec4 v0x55ed05e92490_0;
    %assign/vec4 v0x55ed05e92d70_0, 0;
    %load/vec4 v0x55ed05e942c0_0;
    %load/vec4 v0x55ed05e93380_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55ed05e92fe0_0, 0;
    %load/vec4 v0x55ed05e923b0_0;
    %assign/vec4 v0x55ed05e930b0_0, 0;
T_52.5 ;
    %load/vec4 v0x55ed05e93770_0;
    %load/vec4 v0x55ed05e93830_0;
    %concat/vec4; draw_concat_vec4
    %xnor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %load/vec4 v0x55ed05e93460_0;
    %assign/vec4 v0x55ed05e93c70_0, 0;
    %load/vec4 v0x55ed05e942c0_0;
    %load/vec4 v0x55ed05e93380_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55ed05e93d40_0, 0;
    %load/vec4 v0x55ed05e93830_0;
    %inv;
    %assign/vec4 v0x55ed05e93e10_0, 0;
T_52.6 ;
T_52.2 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x55ed05e8e1f0;
T_53 ;
    %wait E_0x55ed05dcf010;
    %load/vec4 v0x55ed05e93ee0_0;
    %assign/vec4 v0x55ed05e93fb0_0, 0;
    %load/vec4 v0x55ed05e94080_0;
    %assign/vec4 v0x55ed05e94150_0, 0;
    %jmp T_53;
    .thread T_53;
    .scope S_0x55ed05e8e1f0;
T_54 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed05e93fb0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed05e94150_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05e92bd0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ed05e92ca0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed05e92d70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05e92f10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ed05e92fe0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed05e930b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05e93c70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ed05e93d40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05e93e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05e92630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05e92760_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55ed05e92830_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05e92a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05e942c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05e932c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05e93610_0, 0, 1;
    %end;
    .thread T_54;
    .scope S_0x55ed05e81560;
T_55 ;
    %wait E_0x55ed05dcf010;
    %load/vec4 v0x55ed05e82190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x55ed05e820c0_0;
    %load/vec4 v0x55ed05e81ff0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55ed05e81b00, 4;
    %assign/vec4 v0x55ed05e81910_0, 0;
    %load/vec4 v0x55ed05e81f20_0;
    %load/vec4 v0x55ed05e81e10_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55ed05e81b00, 4;
    %assign/vec4 v0x55ed05e81a00_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55ed05e81910_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55ed05e81a00_0, 0;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x55ed05e81560;
T_56 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ed05e81910_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ed05e81a00_0, 0, 3;
    %end;
    .thread T_56;
    .scope S_0x55ed05e7d0b0;
T_57 ;
    %wait E_0x55ed05dcf010;
    %load/vec4 v0x55ed05e6f3d0_0;
    %load/vec4 v0x55ed05e6f4b0_0;
    %add;
    %assign/vec4 v0x55ed05e73260_0, 0;
    %jmp T_57;
    .thread T_57;
    .scope S_0x55ed05e7d0b0;
T_58 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ed05e73260_0, 0, 3;
    %end;
    .thread T_58;
    .scope S_0x55ed05e6b6f0;
T_59 ;
    %wait E_0x55ed05dcf010;
    %load/vec4 v0x55ed05e75c20_0;
    %load/vec4 v0x55ed05e4b7e0_0;
    %add;
    %assign/vec4 v0x55ed05e511e0_0, 0;
    %jmp T_59;
    .thread T_59;
    .scope S_0x55ed05e6b6f0;
T_60 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ed05e511e0_0, 0, 3;
    %end;
    .thread T_60;
    .scope S_0x55ed05e949f0;
T_61 ;
    %wait E_0x55ed05dcf010;
    %load/vec4 v0x55ed05e94e90_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed05e95270, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55ed05e95060_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x55ed05e95060_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_61.1, 5;
    %load/vec4 v0x55ed05e95060_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x55ed05e95270, 4;
    %ix/getv/s 3, v0x55ed05e95060_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed05e95270, 0, 4;
    %load/vec4 v0x55ed05e95060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ed05e95060_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x55ed05e949f0;
T_62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ed05e95140_0, 0, 32;
T_62.0 ;
    %load/vec4 v0x55ed05e95140_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_62.1, 5;
    %pushi/vec4 0, 0, 9;
    %ix/getv/s 4, v0x55ed05e95140_0;
    %store/vec4a v0x55ed05e95270, 4, 0;
    %load/vec4 v0x55ed05e95140_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ed05e95140_0, 0, 32;
    %jmp T_62.0;
T_62.1 ;
    %end;
    .thread T_62;
    .scope S_0x55ed05e0f520;
T_63 ;
    %wait E_0x55ed05dcf010;
    %load/vec4 v0x55ed05eaba40_0;
    %load/vec4 v0x55ed05eab9a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %vpi_call 2 88 "$display", "th:%d, c0:%d, c1:%d, sb:%d, sa:%d", v0x55ed05eab9a0_0, v0x55ed05eab720_0, v0x55ed05eab7c0_0, v0x55ed05eab680_0, v0x55ed05eab5e0_0 {0 0 0};
T_63.0 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x55ed05d29370;
T_64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05eac110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed05eac1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05eac270_0, 0, 1;
    %end;
    .thread T_64;
    .scope S_0x55ed05d29370;
T_65 ;
    %vpi_call 2 29 "$dumpfile", "uut.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_65;
    .scope S_0x55ed05d29370;
T_66 ;
    %wait E_0x55ed05dcf010;
    %wait E_0x55ed05dcf010;
    %wait E_0x55ed05dcf010;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed05eac1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed05eac270_0, 0, 1;
    %delay 450, 0;
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_66;
    .scope S_0x55ed05d29370;
T_67 ;
    %delay 5, 0;
    %load/vec4 v0x55ed05eac110_0;
    %inv;
    %store/vec4 v0x55ed05eac110_0, 0, 1;
    %jmp T_67;
    .thread T_67;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/tmp/tmpkl08f94k";
