<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html dir="ltr" lang="en-gb">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta http-equiv="Content-Style-Type" content="text/css">
<meta http-equiv="Content-Language" content="en-gb">
<title>nesdev.com :: View topic - INES Mapper 052</title>

<style type="text/css">
<!--

body {
	font-family: Verdana,serif;
	font-size: 10pt;
}

img {
	border: 0;
}

td {
	font-family: Verdana,serif;
	font-size: 10pt;
	line-height: 150%;
}

.code, .codecontent, 
.quote, .quotecontent {
	margin: 0 5px 0 5px;
	padding: 5px;
	font-size: smaller;
	border: black solid 1px;
}

.quotetitle {
	color: black;
	display : block;
	font-weight: bold;
}

.forum {
	font-family: Arial,Helvetica,sans-serif;
	font-weight: bold;
	font-size: 18pt;
}

.topic {
	font-family: Arial,Helvetica,sans-serif;
	font-size: 14pt;
	font-weight: bold;
}

.gensmall {
	font-size: 8pt;
}

hr {
	color: #888;
	height: 3px;
	border-style: solid;
}

hr.sep {
	color: #aaa;
	height: 1px;
	border-style: dashed;
}
//-->
</style>

</head>
<body>

<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
<tr>
	<td colspan="2" align="center"><span class="Forum">nesdev.com</span><br /><span class="gensmall"><a href="http://forums.nesdev.com/">http://forums.nesdev.com/</a></span></td>
</tr>
<tr>
	<td colspan="2"><br /></td>
</tr>
<tr>
	<td><span class="topic">INES Mapper 052</span><br /><span class="gensmall"><a href="http://forums.nesdev.com/viewtopic.php?f=9&amp;t=10703">http://forums.nesdev.com/viewtopic.php?f=9&amp;t=10703</a></span></td>
	<td align="right" valign="bottom"><span class="gensmall">Page <strong>1</strong> of <strong>1</strong></span></td>
</tr>
</table>



	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>FARID</b> [ Tue Nov 19, 2013 2:00 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>INES Mapper 052</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" /><a href="http://wiki.nesdev.com/w/index.php/INES_Mapper_052" class="postlink">The information on the NESDEV WIKI about the registers of INES Mapper 052 is wrong</a><br />Here is the correct information :<br /><br />$6000-7FFF<br />D7.... ....D0<br />ABCD EFGH<br />A (D7) : LATCH [0:En 1:Dis]<br />B (D6) : CHR Size [0:256 1:128]<br />C (D5) : CHR bit 1 <br />D (D4) : CHR bit 0<br />E (D3) : PRG Size [0:256 1:128]<br />F (D2) : PRG bit 2 + CHR bit 2<br />G (D1) : PRG bit 1<br />H (D0) : PRG bit 0<br /><br />*************************************************************<br /><br />And here are some older info about mapper 52 :<br /><br />*************************************************************<br /><br /><a href="http://kevtris.org/mappers/bmc_fam/BTL_7in1B.html" class="postlink">Mario 7 in 1</a><br />7  bit  0<br />---------<br />xABC DEFG<br /><br />x- not used<br />A- CHR ROM bank size.  1=128K, 0=256K<br />D- PRG ROM bank size.  1=128K, 0=256K<br />G- PRG ROM bank &quot;part&quot; (for 128K banks)<br /><br />E,F- PRG ROM 256K bank<br /><br />*************************************************************<br /><br /><a href="http://forums.nesdev.com/viewtopic.php?p=89043#p89043" class="postlink">Registers of Gold 7 in 1 HIK AR456</a><br />1000 0000<br />1110 1010<br />1111 1011<br />1100 1100<br />1101 1101<br />1110 1110<br />1111 1111<br /><br />*************************************************************<br /><br /><a href="http://forums.nesdev.com/viewtopic.php?p=89156#p89156" class="postlink">Registers of 1997 SUPER HIK 8 IN 1 EW-800</a><br />1101 1000<br />1100 1001<br />1110 1010<br />1111 1011<br />1100 1100<br />1101 1101<br />1110 1110<br />1111 1111 <br /><br />*************************************************************<br /><br />From #nesdev IRC :<br />[19:35] &lt;thefox&gt; XACCYBPP<br />[19:35] &lt;thefox&gt; BPP = 3 bit PRG bank selection, selects a 128K prg bank<br />[19:35] &lt;thefox&gt; Y = PRG size selection, 0 = 256, 1 = 128<br />[19:35] &lt;thefox&gt; BCC = 3 bit CHR bank selection, selects a 128K prg bank<br />[19:35] &lt;thefox&gt; A = CHR size selection, 0 = 256, 1 = 128<br />[19:35] &lt;thefox&gt; X = always 1<br /><br />*************************************************************<br /><br /><a href="http://forums.nesdev.com/viewtopic.php?p=89396#p89396" class="postlink">For emulation</a><br />Cbank = (E*4 + B*2) OR (A and C) OR (!A and MMC3C)<br />BTW, bit7 of the extra banking register is used for locking further bankswitching, games doing this when using SRAM area in case tot interfere with the running program...<br />the same way, bit7 of A001 register of MMC3 used to enable banking at the cartridge start...<br />anyway, there isn't much useful for emulation, since actually can beignored<br /><br />*************************************************************<br /><br /><a href="http://forums.nesdev.com/viewtopic.php?p=120181#p120181" class="postlink">It is possible to remake this kind of cartridge by using 74HC161 as a latch</a>

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>lidnariq</b> [ Tue Nov 19, 2013 1:52 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: INES Mapper 052</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Do you know whether writing to the the banking register additionally writes to PRG RAM? Or, while the 128s bit is clear, is RAM not writeable?

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>FARID</b> [ Tue Nov 19, 2013 7:02 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: INES Mapper 052</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" /><div class="quotetitle">lidnariq wrote:</div><div class="quotecontent">Do you know whether writing to the the banking register additionally writes to PRG RAM? Or, while the 128s bit is clear, is RAM not writeable?</div><br /><br />Do you want to use PRG-RAM on this kind of cartridges?<br />Maybe we can control PRG-RAM by using its <a href="http://wiki.nesdev.com/w/index.php/6264_static_ram" class="postlink">CS2 (pin26)</a><br />It seems the best way is to use A bit to enable / disable it along with Latch :<br />In the menu --&gt; A is low --&gt; Latch is enabled --&gt; PRG Ram is disabled<br />In the game --&gt; A is high -&gt; Latch is disabled --&gt; PRG Ram is enabled

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>lidnariq</b> [ Tue Nov 19, 2013 7:30 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: INES Mapper 052</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Exactly what you said. I was wondering if you knew whether any multicarts actually did that?<br /><br />We believe that it is the 128s bit that prohibits further writes; do we know whether it additionally enables RAM? Or is PRG RAM simply always enabled, but one doen't care because you only ever write a single value to the not-battery-backed multicart register first?<br /><br />Kevtris's dumping notes show the presence of the RAM, but are low resolution and don't mention anything.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>FARID</b> [ Tue Nov 19, 2013 11:14 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: INES Mapper 052</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />I am not that much exprienced on SRAM and battery<br />I have never messed up with those parts <br />so I have no idea what you are talking about<br />Also what do you mean by 128 bit?<br /><br />By the way my 1997 SUPER HIK 8 IN 1 EW-800 cartridge seems to designed to use PRG-RAM but it is not used on nekketsu kunio games<br />Some of its important pins are like this :<br /><br />PRG-RAM /WE (pin27) --&gt; MMC3 WRAM /WE<br />PRG-RAM CS2 (pin26) --&gt; +5V<br />PRG-RAM /OE (pin22) --&gt; GND<br />PRG-RAM /CS1 (pin20) -&gt; MMC3 WRAM /CE<br />Also there is no WRAM CE on its MMC3 because PRG-RAM CS2 (pin26) is connected to +5V all the time!<br />Its MMC3 is glop top and its pinout is very similar to AX5202P and seems that its WRAM CE is connected to CHR A18!<br />PRG A19 + CHR A19 are connected to the glop top MMC3 which seems to be pin39 of AX5202P which is marked as NC(For Now)!<br /><br /><a href="http://forums.nesdev.com/viewtopic.php?t=8600" class="postlink">And here is the menu code of 1997 SUPER HIK 8 IN 1 EW-800</a><br /><br /><a href="http://krauser.persiangig.com/image/Kunio8IN1.JPG" class="postlink"><img src="http://krauser.persiangig.com/image/Kunio8IN1s.jpg" alt="Image" /></a><br /><br /><img src="http://krauser.persiangig.com/image/Multi/AX5202P.PNG" alt="Image" />

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>lidnariq</b> [ Wed Nov 20, 2013 1:55 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: INES Mapper 052</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" /><div class="quotetitle">FARID wrote:</div><div class="quotecontent">Also what do you mean by 128 bit?<br /></div> What you called &quot;D7&quot; at the top of your original post. (2^7 = 128)<br /><br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent">PRG-RAM CS2 (pin26) --&gt; +5V<br /></div>That makes it sound strongly like &quot;all writes to the banking control register also go to RAM&quot;<br /><br />Thank you!

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>FARID</b> [ Wed Nov 20, 2013 3:52 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: INES Mapper 052</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />But maybe this PRG-RAM is controlled by its /CS1 or /WE<br />I know it is a little weird but I feel using 128 bit + NOT Gate + /CS1 can also control PRG-RAM

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>lidnariq</b> [ Wed Nov 20, 2013 2:31 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: INES Mapper 052</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />But a not gate isn't sufficient; it would need to both pay attention to Q7 (the latched most significant bit) as well as the MMC3 clone PRG RAM /CE.<br /><br />It'd need some kind of digital comparator (A&gt;B), given that Q7 is apparently not connected to the PRG RAM.<br /><br />That logic could all be part of the same silicon die, but the only way to test that is a copynes or kazzo and some kind of logic probe. And I can't come up with a good reason for them to add the extra logic to prohibit writes to RAM, given that the games probably initialize it later.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>FARID</b> [ Thu Nov 21, 2013 12:18 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: INES Mapper 052</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent">And I can't come up with a good reason for them to add the extra logic to prohibit writes to RAM, given that the games probably initialize it later.</div><br />So it doesn't matter to write to a SRAM which  is not battery backed, right?<br /><br />And any idea why isn't WRAM CE connected to PRG-RAM CS2 (pin26)?<br />Is it used for some other purpose?<br />Is it possible to use WRAM CE to generate the clock signal of latch instead of using WRAM /CE?<br />In that case it needs an active low TTL?<br />Or 74HC161 with its active high clock can be operated?<br /><a href="http://krauser.persiangig.com/Microbaz/post42/MapperSchematic.PNG" class="postlink">Maybe both WRAM CE + CPU R/W are used as decoder to generate the clock signal?</a>

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>lidnariq</b> [ Thu Nov 21, 2013 3:12 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: INES Mapper 052</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />I originally thought the WRAM +CE pin out of the MMC3 would have been nothing more than the latched value written to $A001.D7, but that clearly can't be true: NES-TKROM (e.g. Kirby's Adventure) doesn't connect WRAM /CE at all! And looking more closely, it looks like probably both WRAM +CE and WRAM /CE include M2...<br /><br /><div class="quotetitle">FARID wrote:</div><div class="quotecontent">So it doesn't matter to write to a SRAM which  is not battery backed, right?<br /></div>No, unless the game does something silly like &quot;failing to initialize memory&quot;, possibly because the pirates removed it...<br /><br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent">And any idea why isn't WRAM CE connected to PRG-RAM CS2 (pin26)? Is it used for some other purpose?<br /></div> Ease of routing, maybe? Reducing number of output drivers in the MMC3 clone? It's the same signal, just with inverted voltages, so whether a peripheral is connected to WRAM +CE or /CE is only a matter of the logic it needs, not how, when, or where it appears.<br /><br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent">Is it possible to use WRAM CE to generate the clock signal of latch instead of using WRAM /CE? In that case it needs an active low TTL? Or 74HC161 with its active high clock can be operated?<br /></div>In the NES, M2 rises (and /ROMSEL falls) before the data bus actually asserts the value to be written, so I'd be skeptical of anything that latched the value on the rising edge of +CE or falling edge of /CE. So a 74'161-based design might have to use /CE instead of +CE.<br /><br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><a href="http://krauser.persiangig.com/Microbaz/post42/MapperSchematic.PNG" class="postlink">Maybe both WRAM CE + CPU R/W are used as decoder to generate the clock signal?</a><br /></div>Unless you do that, of course. <img src="./images/smilies/icon_smile.gif" alt=":)" title="Smile" />

		

		</td>
	</tr>
	</table>


<hr width="85%" />

<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
<tr>
	<td><span class="gensmall">Page <strong>1</strong> of <strong>1</strong></span></td>
	<td align="right"><span class="gensmall">All times are UTC - 7 hours </span></td>
</tr>
<tr>
	<td colspan="2" align="center"><span class="gensmall">Powered by phpBB&reg; Forum Software &copy; phpBB Group<br />http://www.phpbb.com/</span></td>
</tr>
</table>

</body>
</html>