# Test design for an Analog Devices 9681 Evaluation Board.
- Data is transferred over gigabit ethernet using [Alex Forencich's verilog-ethernet design](https://github.com/alexforencich/verilog-ethernet)

- Built using Vivado 2019.1 targeting a Genesys 2 Kintex-7 FPGA development board
