{"vcs1":{"timestamp_begin":1740575951.543916221, "rt":4.31, "ut":4.09, "st":0.18}}
{"vcselab":{"timestamp_begin":1740575955.939692079, "rt":0.26, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1740575956.263322426, "rt":0.33, "ut":0.19, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740575951.243814241}
{"VCS_COMP_START_TIME": 1740575951.243814241}
{"VCS_COMP_END_TIME": 1740575956.668315180}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1n ../testbench/top.sv -o simv"}
{"vcs1": {"peak_mem": 287628}}
{"vcselab": {"peak_mem": 150364}}
