$date
  Mon Sep 26 10:35:33 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mux_8_tb $end
$var reg 1 ! s0 $end
$var reg 1 " s1 $end
$var reg 1 # s2 $end
$var reg 1 $ i2 $end
$var reg 1 % i4 $end
$var reg 1 & i6 $end
$scope module uut $end
$var reg 1 ' s0 $end
$var reg 1 ( s1 $end
$var reg 1 ) s2 $end
$var reg 1 * i2 $end
$var reg 1 + i4 $end
$var reg 1 , i6 $end
$var reg 1 - i_out $end
$var reg 1 . i0 $end
$var reg 1 / i1 $end
$var reg 1 0 i5 $end
$var reg 1 1 i3 $end
$var reg 1 2 i7 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
11
12
#50000000
1!
1'
#100000000
0!
1"
0'
1(
#150000000
1!
1'
1-
#200000000
0!
0"
1#
0'
0(
1)
0-
#250000000
1!
1'
#300000000
0!
1"
0'
1(
#350000000
1!
1'
1-
#400000000
