strict digraph "compose( ,  )" {
	node [label="\N"];
	"140:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fcfb0c26b90>",
		fillcolor=springgreen,
		label="140:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"147:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fcfb0c26c50>",
		fillcolor=turquoise,
		label="147:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"140:IF" -> "147:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=140];
	"141:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fcfb0c269d0>",
		fillcolor=turquoise,
		label="141:BL
Mdo_2d <= #Tp 1'b0;
Mdo_d <= #Tp 1'b0;
Mdo <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcfb0c267d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fcfb0c26990>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcfb0c26b50>]",
		style=filled,
		typ=Block];
	"140:IF" -> "141:BL"	 [cond="['Reset']",
		label=Reset,
		lineno=140];
	"128:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fcfb0c26290>",
		fillcolor=turquoise,
		label="128:BL
MdoEn_2d <= #Tp SerialEn | InProgress & (BitCounter < 32);
MdoEn_d <= #Tp MdoEn_2d;
MdoEn <= #Tp MdoEn_d;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcfb0c260d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fcfb0c26250>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcfb0c26410>]",
		style=filled,
		typ=Block];
	"Leaf_117:AL"	 [def_var="['MdoEn_d', 'MdoEn_2d', 'MdoEn']",
		label="Leaf_117:AL"];
	"128:BL" -> "Leaf_117:AL"	 [cond="[]",
		lineno=None];
	"117:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fcfb08525d0>",
		clk_sens=True,
		fillcolor=gold,
		label="117:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'MdcEn_n', 'MdoEn_2d', 'SerialEn', 'MdoEn_d', 'InProgress', 'BitCounter']"];
	"118:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fcfb0852610>",
		fillcolor=turquoise,
		label="118:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"117:AL" -> "118:BL"	 [cond="[]",
		lineno=None];
	"112:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fcfb0852390>",
		def_var="['SerialEn']",
		fillcolor=deepskyblue,
		label="112:AS
SerialEn = WriteOp & InProgress & ((BitCounter > 31) | (BitCounter == 0) & NoPre) | ~WriteOp & InProgress & ((BitCounter > \
31) & (BitCounter < 46) | (BitCounter == 0) & NoPre);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['WriteOp', 'InProgress', 'BitCounter', 'BitCounter', 'NoPre', 'WriteOp', 'InProgress', 'BitCounter', 'BitCounter', 'BitCounter', '\
NoPre']"];
	"112:AS" -> "117:AL";
	"138:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fcfb0c265d0>",
		clk_sens=True,
		fillcolor=gold,
		label="138:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'Mdo_d', 'MdcEn_n', 'SerialEn', 'ShiftedBit', 'Mdo_2d', 'BitCounter']"];
	"112:AS" -> "138:AL";
	"149:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fcfb0c28290>",
		fillcolor=turquoise,
		label="149:BL
Mdo_2d <= #Tp ~SerialEn & (BitCounter < 32);
Mdo_d <= #Tp ShiftedBit | Mdo_2d;
Mdo <= #Tp Mdo_d;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcfb0c28090>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fcfb0c282d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcfb0c28450>]",
		style=filled,
		typ=Block];
	"Leaf_138:AL"	 [def_var="['Mdo_2d', 'Mdo_d', 'Mdo']",
		label="Leaf_138:AL"];
	"149:BL" -> "Leaf_138:AL"	 [cond="[]",
		lineno=None];
	"139:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fcfb0c26590>",
		fillcolor=turquoise,
		label="139:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"138:AL" -> "139:BL"	 [cond="[]",
		lineno=None];
	"127:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fcfb0852d50>",
		fillcolor=springgreen,
		label="127:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"127:IF" -> "128:BL"	 [cond="['MdcEn_n']",
		label=MdcEn_n,
		lineno=127];
	"Leaf_117:AL" -> "117:AL";
	"Leaf_138:AL" -> "138:AL";
	"148:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fcfb0c26d50>",
		fillcolor=springgreen,
		label="148:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"148:IF" -> "149:BL"	 [cond="['MdcEn_n']",
		label=MdcEn_n,
		lineno=148];
	"147:BL" -> "148:IF"	 [cond="[]",
		lineno=None];
	"141:BL" -> "Leaf_138:AL"	 [cond="[]",
		lineno=None];
	"120:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fcfb08529d0>",
		fillcolor=turquoise,
		label="120:BL
MdoEn_2d <= #Tp 1'b0;
MdoEn_d <= #Tp 1'b0;
MdoEn <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcfb08527d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fcfb0852990>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcfb0852b50>]",
		style=filled,
		typ=Block];
	"120:BL" -> "Leaf_117:AL"	 [cond="[]",
		lineno=None];
	"119:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fcfb0852b90>",
		fillcolor=springgreen,
		label="119:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"118:BL" -> "119:IF"	 [cond="[]",
		lineno=None];
	"126:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fcfb0852c50>",
		fillcolor=turquoise,
		label="126:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"126:BL" -> "127:IF"	 [cond="[]",
		lineno=None];
	"119:IF" -> "120:BL"	 [cond="['Reset']",
		label=Reset,
		lineno=119];
	"119:IF" -> "126:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=119];
	"139:BL" -> "140:IF"	 [cond="[]",
		lineno=None];
}
