# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 54 \
    name Asu \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Asu \
    op interface \
    ports { Asu { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 55 \
    name Aba \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Aba \
    op interface \
    ports { Aba { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 56 \
    name Abe \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Abe \
    op interface \
    ports { Abe { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 57 \
    name Abi \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Abi \
    op interface \
    ports { Abi { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 58 \
    name Abo \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Abo \
    op interface \
    ports { Abo { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 59 \
    name Abu \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Abu \
    op interface \
    ports { Abu { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 60 \
    name Aga \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Aga \
    op interface \
    ports { Aga { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 61 \
    name Age \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Age \
    op interface \
    ports { Age { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 62 \
    name Agi \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Agi \
    op interface \
    ports { Agi { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 63 \
    name Ago \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ago \
    op interface \
    ports { Ago { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 64 \
    name Agu \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Agu \
    op interface \
    ports { Agu { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 65 \
    name Aka \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Aka \
    op interface \
    ports { Aka { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 66 \
    name Ake \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ake \
    op interface \
    ports { Ake { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 67 \
    name Aki \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Aki \
    op interface \
    ports { Aki { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 68 \
    name Ako \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ako \
    op interface \
    ports { Ako { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 69 \
    name Aku \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Aku \
    op interface \
    ports { Aku { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 70 \
    name Ama \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ama \
    op interface \
    ports { Ama { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 71 \
    name Ame \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ame \
    op interface \
    ports { Ame { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 72 \
    name Ami \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ami \
    op interface \
    ports { Ami { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 73 \
    name Amo \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Amo \
    op interface \
    ports { Amo { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 74 \
    name Amu \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Amu \
    op interface \
    ports { Amu { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 75 \
    name Asa \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Asa \
    op interface \
    ports { Asa { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 76 \
    name Ase \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ase \
    op interface \
    ports { Ase { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 77 \
    name Asi \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Asi \
    op interface \
    ports { Asi { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 78 \
    name Aso \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Aso \
    op interface \
    ports { Aso { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 79 \
    name Asu_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Asu_1_out \
    op interface \
    ports { Asu_1_out { O 64 vector } Asu_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 80 \
    name Aba_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Aba_1_out \
    op interface \
    ports { Aba_1_out { O 64 vector } Aba_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 81 \
    name Abe_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Abe_1_out \
    op interface \
    ports { Abe_1_out { O 64 vector } Abe_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 82 \
    name Abi_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Abi_1_out \
    op interface \
    ports { Abi_1_out { O 64 vector } Abi_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 83 \
    name Abo_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Abo_1_out \
    op interface \
    ports { Abo_1_out { O 64 vector } Abo_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 84 \
    name Abu_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Abu_1_out \
    op interface \
    ports { Abu_1_out { O 64 vector } Abu_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 85 \
    name Aga_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Aga_1_out \
    op interface \
    ports { Aga_1_out { O 64 vector } Aga_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 86 \
    name Age_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Age_1_out \
    op interface \
    ports { Age_1_out { O 64 vector } Age_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 87 \
    name Agi_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Agi_1_out \
    op interface \
    ports { Agi_1_out { O 64 vector } Agi_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 88 \
    name Ago_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ago_1_out \
    op interface \
    ports { Ago_1_out { O 64 vector } Ago_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 89 \
    name Agu_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Agu_1_out \
    op interface \
    ports { Agu_1_out { O 64 vector } Agu_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 90 \
    name Aka_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Aka_1_out \
    op interface \
    ports { Aka_1_out { O 64 vector } Aka_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 91 \
    name Ake_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ake_1_out \
    op interface \
    ports { Ake_1_out { O 64 vector } Ake_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 92 \
    name Aki_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Aki_1_out \
    op interface \
    ports { Aki_1_out { O 64 vector } Aki_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 93 \
    name Ako_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ako_1_out \
    op interface \
    ports { Ako_1_out { O 64 vector } Ako_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 94 \
    name Aku_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Aku_1_out \
    op interface \
    ports { Aku_1_out { O 64 vector } Aku_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 95 \
    name Ama_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ama_1_out \
    op interface \
    ports { Ama_1_out { O 64 vector } Ama_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 96 \
    name Ame_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ame_1_out \
    op interface \
    ports { Ame_1_out { O 64 vector } Ame_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 97 \
    name Ami_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ami_1_out \
    op interface \
    ports { Ami_1_out { O 64 vector } Ami_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 98 \
    name Amo_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Amo_1_out \
    op interface \
    ports { Amo_1_out { O 64 vector } Amo_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 99 \
    name Amu_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Amu_1_out \
    op interface \
    ports { Amu_1_out { O 64 vector } Amu_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 100 \
    name Asa_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Asa_1_out \
    op interface \
    ports { Asa_1_out { O 64 vector } Asa_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 101 \
    name Ase_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ase_1_out \
    op interface \
    ports { Ase_1_out { O 64 vector } Ase_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 102 \
    name Asi_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Asi_1_out \
    op interface \
    ports { Asi_1_out { O 64 vector } Asi_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 103 \
    name Aso_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Aso_1_out \
    op interface \
    ports { Aso_1_out { O 64 vector } Aso_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName sha3_256_hw_flow_control_loop_pipe_sequential_init_U
set CompName sha3_256_hw_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix sha3_256_hw_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


