<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Ignored Assignments</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Name</TH>
<TH>Ignored Entity</TH>
<TH>Ignored From</TH>
<TH>Ignored To</TH>
<TH>Ignored Value</TH>
<TH>Ignored Source</TH>
</TR>
</thead><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_A[0]</TD>
<TD >PIN_AJ14</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_A[10]</TD>
<TD >PIN_AJ9</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_A[11]</TD>
<TD >PIN_AK9</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_A[12]</TD>
<TD >PIN_AK7</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_A[13]</TD>
<TD >PIN_AK8</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_A[14]</TD>
<TD >PIN_AG12</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_A[1]</TD>
<TD >PIN_AK14</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_A[2]</TD>
<TD >PIN_AH12</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_A[3]</TD>
<TD >PIN_AJ12</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_A[4]</TD>
<TD >PIN_AG15</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_A[5]</TD>
<TD >PIN_AH15</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_A[6]</TD>
<TD >PIN_AK12</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_A[7]</TD>
<TD >PIN_AK13</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_A[8]</TD>
<TD >PIN_AH13</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_A[9]</TD>
<TD >PIN_AH14</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_BA[0]</TD>
<TD >PIN_AH10</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_BA[1]</TD>
<TD >PIN_AJ11</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_BA[2]</TD>
<TD >PIN_AK11</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_CAS_n</TD>
<TD >PIN_AH7</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_CKE</TD>
<TD >PIN_AJ21</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_CK_n</TD>
<TD >PIN_AA15</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_CK_p</TD>
<TD >PIN_AA14</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_CS_n</TD>
<TD >PIN_AB15</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DM[0]</TD>
<TD >PIN_AH17</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DM[1]</TD>
<TD >PIN_AG23</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DM[2]</TD>
<TD >PIN_AK23</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DM[3]</TD>
<TD >PIN_AJ27</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQS_n[0]</TD>
<TD >PIN_W16</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQS_n[1]</TD>
<TD >PIN_W17</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQS_n[2]</TD>
<TD >PIN_AA18</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQS_n[3]</TD>
<TD >PIN_AD19</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQS_p[0]</TD>
<TD >PIN_V16</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQS_p[1]</TD>
<TD >PIN_V17</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQS_p[2]</TD>
<TD >PIN_Y17</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQS_p[3]</TD>
<TD >PIN_AC20</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQ[0]</TD>
<TD >PIN_AF18</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQ[10]</TD>
<TD >PIN_AG18</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQ[11]</TD>
<TD >PIN_AK19</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQ[12]</TD>
<TD >PIN_AG20</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQ[13]</TD>
<TD >PIN_AF19</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQ[14]</TD>
<TD >PIN_AJ20</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQ[15]</TD>
<TD >PIN_AH24</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQ[16]</TD>
<TD >PIN_AE19</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQ[17]</TD>
<TD >PIN_AE18</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQ[18]</TD>
<TD >PIN_AG22</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQ[19]</TD>
<TD >PIN_AK22</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQ[1]</TD>
<TD >PIN_AE17</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQ[20]</TD>
<TD >PIN_AF21</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQ[21]</TD>
<TD >PIN_AF20</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQ[22]</TD>
<TD >PIN_AH23</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQ[23]</TD>
<TD >PIN_AK24</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQ[24]</TD>
<TD >PIN_AF24</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQ[25]</TD>
<TD >PIN_AF23</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQ[26]</TD>
<TD >PIN_AJ24</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQ[27]</TD>
<TD >PIN_AK26</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQ[28]</TD>
<TD >PIN_AE23</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQ[29]</TD>
<TD >PIN_AE22</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQ[2]</TD>
<TD >PIN_AG16</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQ[30]</TD>
<TD >PIN_AG25</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQ[31]</TD>
<TD >PIN_AK27</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQ[3]</TD>
<TD >PIN_AF16</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQ[4]</TD>
<TD >PIN_AH20</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQ[5]</TD>
<TD >PIN_AG21</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQ[6]</TD>
<TD >PIN_AJ16</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQ[7]</TD>
<TD >PIN_AH18</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQ[8]</TD>
<TD >PIN_AK18</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_DQ[9]</TD>
<TD >PIN_AJ17</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_ODT</TD>
<TD >PIN_AE16</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_RAS_n</TD>
<TD >PIN_AH8</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_RESET_n</TD>
<TD >PIN_AK21</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_RZQ</TD>
<TD >PIN_AG17</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >DDR3_WE_n</TD>
<TD >PIN_AJ6</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >HSMC_GXB_RX_p[0]</TD>
<TD >PIN_AE2</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >HSMC_GXB_RX_p[1]</TD>
<TD >PIN_AC2</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >HSMC_GXB_RX_p[2]</TD>
<TD >PIN_AA2</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >HSMC_GXB_RX_p[3]</TD>
<TD >PIN_W2</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >HSMC_GXB_RX_p[4]</TD>
<TD >PIN_U2</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >HSMC_GXB_RX_p[5]</TD>
<TD >PIN_R2</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >HSMC_GXB_RX_p[6]</TD>
<TD >PIN_N2</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >HSMC_GXB_RX_p[7]</TD>
<TD >PIN_J2</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >HSMC_GXB_TX_p[0]</TD>
<TD >PIN_AD4</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >HSMC_GXB_TX_p[1]</TD>
<TD >PIN_AB4</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >HSMC_GXB_TX_p[2]</TD>
<TD >PIN_Y4</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >HSMC_GXB_TX_p[3]</TD>
<TD >PIN_V4</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >HSMC_GXB_TX_p[4]</TD>
<TD >PIN_T4</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >HSMC_GXB_TX_p[5]</TD>
<TD >PIN_P4</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >HSMC_GXB_TX_p[6]</TD>
<TD >PIN_M4</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >HSMC_GXB_TX_p[7]</TD>
<TD >PIN_H4</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Location</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >HSMC_REF_CLK_p</TD>
<TD >PIN_P9</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >PLL Compensation Mode</TD>
<TD >SoCKit_top</TD>
<TD >&nbsp;</TD>
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout</TD>
<TD >DIRECT</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Global Signal</TD>
<TD >SoCKit_top</TD>
<TD >&nbsp;</TD>
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer</TD>
<TD >OFF</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Global Signal</TD>
<TD >SoCKit_top</TD>
<TD >&nbsp;</TD>
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer</TD>
<TD >OFF</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Global Signal</TD>
<TD >SoCKit_top</TD>
<TD >&nbsp;</TD>
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer</TD>
<TD >OFF</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Global Signal</TD>
<TD >SoCKit_top</TD>
<TD >&nbsp;</TD>
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer</TD>
<TD >OFF</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Global Signal</TD>
<TD >SoCKit_top</TD>
<TD >&nbsp;</TD>
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]</TD>
<TD >OFF</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Global Signal</TD>
<TD >SoCKit_top</TD>
<TD >&nbsp;</TD>
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]</TD>
<TD >OFF</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Global Signal</TD>
<TD >SoCKit_top</TD>
<TD >&nbsp;</TD>
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]</TD>
<TD >OFF</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Global Signal</TD>
<TD >SoCKit_top</TD>
<TD >&nbsp;</TD>
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]</TD>
<TD >OFF</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Global Signal</TD>
<TD >SoCKit_top</TD>
<TD >&nbsp;</TD>
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]</TD>
<TD >OFF</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Global Signal</TD>
<TD >SoCKit_top</TD>
<TD >&nbsp;</TD>
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]</TD>
<TD >OFF</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Global Signal</TD>
<TD >SoCKit_top</TD>
<TD >&nbsp;</TD>
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]</TD>
<TD >OFF</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Global Signal</TD>
<TD >SoCKit_top</TD>
<TD >&nbsp;</TD>
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]</TD>
<TD >OFF</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Global Signal</TD>
<TD >SoCKit_top</TD>
<TD >&nbsp;</TD>
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n</TD>
<TD >OFF</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Global Signal</TD>
<TD >SoCKit_top</TD>
<TD >&nbsp;</TD>
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n</TD>
<TD >OFF</TD>
<TD >QSF Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Fast Output Enable Register</TD>
<TD >altdq_dqs2_acv_connect_to_hard_phy_cyclonev</TD>
<TD >&nbsp;</TD>
<TD >output_path_gen[0].oe_reg</TD>
<TD >on</TD>
<TD >Compiler or HDL Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Fast Output Enable Register</TD>
<TD >altdq_dqs2_acv_connect_to_hard_phy_cyclonev</TD>
<TD >&nbsp;</TD>
<TD >output_path_gen[1].oe_reg</TD>
<TD >on</TD>
<TD >Compiler or HDL Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Fast Output Enable Register</TD>
<TD >altdq_dqs2_acv_connect_to_hard_phy_cyclonev</TD>
<TD >&nbsp;</TD>
<TD >output_path_gen[2].oe_reg</TD>
<TD >on</TD>
<TD >Compiler or HDL Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Fast Output Enable Register</TD>
<TD >altdq_dqs2_acv_connect_to_hard_phy_cyclonev</TD>
<TD >&nbsp;</TD>
<TD >output_path_gen[3].oe_reg</TD>
<TD >on</TD>
<TD >Compiler or HDL Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Fast Output Enable Register</TD>
<TD >altdq_dqs2_acv_connect_to_hard_phy_cyclonev</TD>
<TD >&nbsp;</TD>
<TD >output_path_gen[4].oe_reg</TD>
<TD >on</TD>
<TD >Compiler or HDL Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Fast Output Enable Register</TD>
<TD >altdq_dqs2_acv_connect_to_hard_phy_cyclonev</TD>
<TD >&nbsp;</TD>
<TD >output_path_gen[5].oe_reg</TD>
<TD >on</TD>
<TD >Compiler or HDL Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Fast Output Enable Register</TD>
<TD >altdq_dqs2_acv_connect_to_hard_phy_cyclonev</TD>
<TD >&nbsp;</TD>
<TD >output_path_gen[6].oe_reg</TD>
<TD >on</TD>
<TD >Compiler or HDL Assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >Fast Output Enable Register</TD>
<TD >altdq_dqs2_acv_connect_to_hard_phy_cyclonev</TD>
<TD >&nbsp;</TD>
<TD >output_path_gen[7].oe_reg</TD>
<TD >on</TD>
<TD >Compiler or HDL Assignment</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
