

================================================================
== Vitis HLS Report for 'dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2'
================================================================
* Date:           Wed Jan  3 23:38:46 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.383 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|       24|  50.000 ns|  0.240 us|    5|   24|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_601_2  |        3|       21|         2|          2|          1|  1 ~ 10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 2 
4 --> 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add_ln602_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %add_ln602"   --->   Operation 7 'read' 'add_ln602_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.29ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.18>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i"   --->   Operation 10 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.96ns)   --->   "%icmp_ln601 = icmp_ult  i4 %i_2, i4 10" [DynMap/DynMap_4HLS.cpp:601]   --->   Operation 12 'icmp' 'icmp_ln601' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 10, i64 5"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.99ns)   --->   "%i_1 = add i4 %i_2, i4 1"   --->   Operation 14 'add' 'i_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln601 = br i1 %icmp_ln601, void %..lr.ph31_crit_edge.exitStub, void %.split" [DynMap/DynMap_4HLS.cpp:601]   --->   Operation 15 'br' 'br_ln601' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln602 = zext i4 %i_2" [DynMap/DynMap_4HLS.cpp:602]   --->   Operation 16 'zext' 'zext_ln602' <Predicate = (icmp_ln601)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.41ns)   --->   "%add_ln602_1 = add i10 %add_ln602_read, i10 %zext_ln602" [DynMap/DynMap_4HLS.cpp:602]   --->   Operation 17 'add' 'add_ln602_1' <Predicate = (icmp_ln601)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln602_1 = zext i10 %add_ln602_1" [DynMap/DynMap_4HLS.cpp:602]   --->   Operation 18 'zext' 'zext_ln602_1' <Predicate = (icmp_ln601)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%dependency_predecessor_values_addr = getelementptr i8 %dependency_predecessor_values, i64 0, i64 %zext_ln602_1" [DynMap/DynMap_4HLS.cpp:602]   --->   Operation 19 'getelementptr' 'dependency_predecessor_values_addr' <Predicate = (icmp_ln601)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (2.77ns)   --->   "%dependency_predecessor_values_load = load i10 %dependency_predecessor_values_addr" [DynMap/DynMap_4HLS.cpp:602]   --->   Operation 20 'load' 'dependency_predecessor_values_load' <Predicate = (icmp_ln601)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 5.38>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln601 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [DynMap/DynMap_4HLS.cpp:601]   --->   Operation 21 'specloopname' 'specloopname_ln601' <Predicate = (icmp_ln601)> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (2.77ns)   --->   "%dependency_predecessor_values_load = load i10 %dependency_predecessor_values_addr" [DynMap/DynMap_4HLS.cpp:602]   --->   Operation 22 'load' 'dependency_predecessor_values_load' <Predicate = (icmp_ln601)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_3 : Operation 23 [1/1] (1.31ns)   --->   "%icmp_ln602 = icmp_eq  i8 %dependency_predecessor_values_load, i8 255" [DynMap/DynMap_4HLS.cpp:602]   --->   Operation 23 'icmp' 'icmp_ln602' <Predicate = (icmp_ln601)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln602 = br i1 %icmp_ln602, void, void %.split..lr.ph31_crit_edge.exitStub" [DynMap/DynMap_4HLS.cpp:602]   --->   Operation 24 'br' 'br_ln602' <Predicate = (icmp_ln601)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.29ns)   --->   "%store_ln0 = store i4 %i_1, i4 %i"   --->   Operation 25 'store' 'store_ln0' <Predicate = (icmp_ln601 & !icmp_ln602)> <Delay = 1.29>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 26 'br' 'br_ln0' <Predicate = (icmp_ln601 & !icmp_ln602)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %i_out, i4 %i_2"   --->   Operation 27 'write' 'write_ln0' <Predicate = (icmp_ln601)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 28 'br' 'br_ln0' <Predicate = (icmp_ln601)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %i_out, i4 10"   --->   Operation 30 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ add_ln602]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dependency_predecessor_values]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                  (alloca           ) [ 011100]
add_ln602_read                     (read             ) [ 001100]
store_ln0                          (store            ) [ 000000]
br_ln0                             (br               ) [ 000000]
i_2                                (load             ) [ 000111]
specpipeline_ln0                   (specpipeline     ) [ 000000]
icmp_ln601                         (icmp             ) [ 001111]
empty                              (speclooptripcount) [ 000000]
i_1                                (add              ) [ 000100]
br_ln601                           (br               ) [ 000000]
zext_ln602                         (zext             ) [ 000000]
add_ln602_1                        (add              ) [ 000000]
zext_ln602_1                       (zext             ) [ 000000]
dependency_predecessor_values_addr (getelementptr    ) [ 000100]
specloopname_ln601                 (specloopname     ) [ 000000]
dependency_predecessor_values_load (load             ) [ 000000]
icmp_ln602                         (icmp             ) [ 001100]
br_ln602                           (br               ) [ 000000]
store_ln0                          (store            ) [ 000000]
br_ln0                             (br               ) [ 000000]
write_ln0                          (write            ) [ 000000]
br_ln0                             (br               ) [ 000000]
ret_ln0                            (ret              ) [ 000000]
write_ln0                          (write            ) [ 000000]
br_ln0                             (br               ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="add_ln602">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln602"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dependency_predecessor_values">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dependency_predecessor_values"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="add_ln602_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="10" slack="0"/>
<pin id="48" dir="0" index="1" bw="10" slack="0"/>
<pin id="49" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln602_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="4" slack="0"/>
<pin id="55" dir="0" index="2" bw="4" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 write_ln0/5 "/>
</bind>
</comp>

<comp id="60" class="1004" name="dependency_predecessor_values_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="10" slack="0"/>
<pin id="64" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dependency_predecessor_values_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="10" slack="0"/>
<pin id="69" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dependency_predecessor_values_load/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln0_store_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="0"/>
<pin id="75" dir="0" index="1" bw="4" slack="0"/>
<pin id="76" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_2_load_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="1"/>
<pin id="80" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="icmp_ln601_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="0" index="1" bw="4" slack="0"/>
<pin id="84" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln601/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="i_1_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="zext_ln602_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="0"/>
<pin id="95" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln602/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="add_ln602_1_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="10" slack="1"/>
<pin id="99" dir="0" index="1" bw="4" slack="0"/>
<pin id="100" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln602_1/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln602_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="10" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln602_1/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="icmp_ln602_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln602/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln0_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="1"/>
<pin id="115" dir="0" index="1" bw="4" slack="2"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="117" class="1005" name="i_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="124" class="1005" name="add_ln602_read_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="10" slack="1"/>
<pin id="126" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln602_read "/>
</bind>
</comp>

<comp id="129" class="1005" name="i_2_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="2"/>
<pin id="131" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="134" class="1005" name="icmp_ln601_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln601 "/>
</bind>
</comp>

<comp id="138" class="1005" name="i_1_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="1"/>
<pin id="140" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="143" class="1005" name="dependency_predecessor_values_addr_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="10" slack="1"/>
<pin id="145" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dependency_predecessor_values_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="40" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="20" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="32" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="85"><net_src comp="78" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="91"><net_src comp="78" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="30" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="96"><net_src comp="78" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="101"><net_src comp="93" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="105"><net_src comp="97" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="111"><net_src comp="67" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="38" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="120"><net_src comp="42" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="122"><net_src comp="117" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="123"><net_src comp="117" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="127"><net_src comp="46" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="132"><net_src comp="78" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="137"><net_src comp="81" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="87" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="146"><net_src comp="60" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="67" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i_out | {4 5 }
 - Input state : 
	Port: dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2 : add_ln602 | {1 }
	Port: dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2 : dependency_predecessor_values | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln601 : 1
		i_1 : 1
		br_ln601 : 2
		zext_ln602 : 1
		add_ln602_1 : 2
		zext_ln602_1 : 3
		dependency_predecessor_values_addr : 4
		dependency_predecessor_values_load : 5
	State 3
		icmp_ln602 : 1
		br_ln602 : 2
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |         i_1_fu_87         |    0    |    6    |
|          |     add_ln602_1_fu_97     |    0    |    10   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln601_fu_81     |    0    |    2    |
|          |     icmp_ln602_fu_107     |    0    |    4    |
|----------|---------------------------|---------|---------|
|   read   | add_ln602_read_read_fu_46 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |      grp_write_fu_52      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      zext_ln602_fu_93     |    0    |    0    |
|          |    zext_ln602_1_fu_102    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    22   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------+--------+
|                                          |   FF   |
+------------------------------------------+--------+
|          add_ln602_read_reg_124          |   10   |
|dependency_predecessor_values_addr_reg_143|   10   |
|                i_1_reg_138               |    4   |
|                i_2_reg_129               |    4   |
|                 i_reg_117                |    4   |
|            icmp_ln601_reg_134            |    1   |
+------------------------------------------+--------+
|                   Total                  |   33   |
+------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_52 |  p2  |   2  |   4  |    8   ||    9    |
| grp_access_fu_67 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  2.596  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   22   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   18   |
|  Register |    -   |   33   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   33   |   40   |
+-----------+--------+--------+--------+
