Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3328f6b0d67d4ec18ead50b77e83ef54 --incr --debug typical --relax --mt 2 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MQFU_AXI4_Lite_IP_v1_0_behav xil_defaultlib.tb_MQFU_AXI4_Lite_IP_v1_0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'MQFU_AXI4_Lite_IP' does not have a parameter named C_S_AXI_DATA_WIDTH [C:/Dev/Madgwick_Quaternion_Filter_Unit/tb/tb_MQFU_AXI4_Lite_IP_v1_0.sv:62]
WARNING: [VRFC 10-2861] module 'MQFU_AXI4_Lite_IP' does not have a parameter named C_S_AXI_ADDR_WIDTH [C:/Dev/Madgwick_Quaternion_Filter_Unit/tb/tb_MQFU_AXI4_Lite_IP_v1_0.sv:63]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/MPU6050.sv" Line 23. Module MPU6050_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/madgwick.sv" Line 4. Module madgwick_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/fastInvSqrt.sv" Line 22. Module fastInvSqrt_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/fixToSingle.sv" Line 22. Module fixToSingle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/singleToFix.sv" Line 22. Module singleToFix_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/newtonRaphson.sv" Line 22. Module newtonRaphson_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/fastInvSqrt.sv" Line 22. Module fastInvSqrt(INT_WIDTH=8,FRACT_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/fixToSingle.sv" Line 22. Module fixToSingle(INT_WIDTH=8,FRACT_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/singleToFix.sv" Line 22. Module singleToFix(INT_WIDTH=8,FRACT_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/newtonRaphson.sv" Line 22. Module newtonRaphson(INT_WIDTH=8,FRACT_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/fastInvSqrt.sv" Line 22. Module fastInvSqrt(INT_WIDTH=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/fixToSingle.sv" Line 22. Module fixToSingle(INT_WIDTH=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/singleToFix.sv" Line 22. Module singleToFix(INT_WIDTH=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Dev/Madgwick_Quaternion_Filter_Unit/ip/MQFU_AXI4_Lite_IP/src/newtonRaphson.sv" Line 22. Module newtonRaphson(INT_WIDTH=6) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.axi4_lite_m_vip_0_pkg
Compiling package xil_defaultlib.$unit_tb_MQFU_AXI4_Lite_IP_v1_0_...
Compiling module xil_defaultlib.MQFU_AXI4_Lite_IP_v1_0_S_AXI_def...
Compiling module xil_defaultlib.MPU6050_default
Compiling module xil_defaultlib.fixToSingle
Compiling module xil_defaultlib.singleToFix_default
Compiling module xil_defaultlib.newtonRaphson_default
Compiling module xil_defaultlib.fastInvSqrt_default
Compiling module xil_defaultlib.fixToSingle(INT_WIDTH=8,FRACT_WI...
Compiling module xil_defaultlib.singleToFix(INT_WIDTH=8,FRACT_WI...
Compiling module xil_defaultlib.newtonRaphson(INT_WIDTH=8,FRACT_...
Compiling module xil_defaultlib.fastInvSqrt(INT_WIDTH=8,FRACT_WI...
Compiling module xil_defaultlib.fixToSingle(INT_WIDTH=6)
Compiling module xil_defaultlib.singleToFix(INT_WIDTH=6)
Compiling module xil_defaultlib.newtonRaphson(INT_WIDTH=6)
Compiling module xil_defaultlib.fastInvSqrt(INT_WIDTH=6)
Compiling module xil_defaultlib.madgwick_default
Compiling module xil_defaultlib.MQFU_AXI4_Lite_IP_v1_0_default
Compiling module xil_defaultlib.MQFU_AXI4_Lite_IP
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.axi4_lite_m_vip_0
Compiling module xil_defaultlib.tb_MQFU_AXI4_Lite_IP_v1_0
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MQFU_AXI4_Lite_IP_v1_0_behav
