.TH "DMA_interrupts_definition" 3 "Sun Apr 16 2017" "STM32_CMSIS" \" -*- nroff -*-
.ad l
.nh
.SH NAME
DMA_interrupts_definition
.SH SYNOPSIS
.br
.PP
.SS "Macros"

.in +1c
.ti -1c
.RI "#define \fBDMA_IT_TC\fP   ((uint32_t)0x00000002)"
.br
.ti -1c
.RI "#define \fBDMA_IT_HT\fP   ((uint32_t)0x00000004)"
.br
.ti -1c
.RI "#define \fBDMA_IT_TE\fP   ((uint32_t)0x00000008)"
.br
.ti -1c
.RI "#define \fBIS_DMA_CONFIG_IT\fP(IT)   ((((IT) & 0xFFFFFFF1) == 0x00) && ((IT) != 0x00))"
.br
.ti -1c
.RI "#define \fBDMA1_IT_GL1\fP   ((uint32_t)0x00000001)"
.br
.ti -1c
.RI "#define \fBDMA1_IT_TC1\fP   ((uint32_t)0x00000002)"
.br
.ti -1c
.RI "#define \fBDMA1_IT_HT1\fP   ((uint32_t)0x00000004)"
.br
.ti -1c
.RI "#define \fBDMA1_IT_TE1\fP   ((uint32_t)0x00000008)"
.br
.ti -1c
.RI "#define \fBDMA1_IT_GL2\fP   ((uint32_t)0x00000010)"
.br
.ti -1c
.RI "#define \fBDMA1_IT_TC2\fP   ((uint32_t)0x00000020)"
.br
.ti -1c
.RI "#define \fBDMA1_IT_HT2\fP   ((uint32_t)0x00000040)"
.br
.ti -1c
.RI "#define \fBDMA1_IT_TE2\fP   ((uint32_t)0x00000080)"
.br
.ti -1c
.RI "#define \fBDMA1_IT_GL3\fP   ((uint32_t)0x00000100)"
.br
.ti -1c
.RI "#define \fBDMA1_IT_TC3\fP   ((uint32_t)0x00000200)"
.br
.ti -1c
.RI "#define \fBDMA1_IT_HT3\fP   ((uint32_t)0x00000400)"
.br
.ti -1c
.RI "#define \fBDMA1_IT_TE3\fP   ((uint32_t)0x00000800)"
.br
.ti -1c
.RI "#define \fBDMA1_IT_GL4\fP   ((uint32_t)0x00001000)"
.br
.ti -1c
.RI "#define \fBDMA1_IT_TC4\fP   ((uint32_t)0x00002000)"
.br
.ti -1c
.RI "#define \fBDMA1_IT_HT4\fP   ((uint32_t)0x00004000)"
.br
.ti -1c
.RI "#define \fBDMA1_IT_TE4\fP   ((uint32_t)0x00008000)"
.br
.ti -1c
.RI "#define \fBDMA1_IT_GL5\fP   ((uint32_t)0x00010000)"
.br
.ti -1c
.RI "#define \fBDMA1_IT_TC5\fP   ((uint32_t)0x00020000)"
.br
.ti -1c
.RI "#define \fBDMA1_IT_HT5\fP   ((uint32_t)0x00040000)"
.br
.ti -1c
.RI "#define \fBDMA1_IT_TE5\fP   ((uint32_t)0x00080000)"
.br
.ti -1c
.RI "#define \fBDMA1_IT_GL6\fP   ((uint32_t)0x00100000)"
.br
.ti -1c
.RI "#define \fBDMA1_IT_TC6\fP   ((uint32_t)0x00200000)"
.br
.ti -1c
.RI "#define \fBDMA1_IT_HT6\fP   ((uint32_t)0x00400000)"
.br
.ti -1c
.RI "#define \fBDMA1_IT_TE6\fP   ((uint32_t)0x00800000)"
.br
.ti -1c
.RI "#define \fBDMA1_IT_GL7\fP   ((uint32_t)0x01000000)"
.br
.ti -1c
.RI "#define \fBDMA1_IT_TC7\fP   ((uint32_t)0x02000000)"
.br
.ti -1c
.RI "#define \fBDMA1_IT_HT7\fP   ((uint32_t)0x04000000)"
.br
.ti -1c
.RI "#define \fBDMA1_IT_TE7\fP   ((uint32_t)0x08000000)"
.br
.ti -1c
.RI "#define \fBDMA2_IT_GL1\fP   ((uint32_t)0x10000001)"
.br
.ti -1c
.RI "#define \fBDMA2_IT_TC1\fP   ((uint32_t)0x10000002)"
.br
.ti -1c
.RI "#define \fBDMA2_IT_HT1\fP   ((uint32_t)0x10000004)"
.br
.ti -1c
.RI "#define \fBDMA2_IT_TE1\fP   ((uint32_t)0x10000008)"
.br
.ti -1c
.RI "#define \fBDMA2_IT_GL2\fP   ((uint32_t)0x10000010)"
.br
.ti -1c
.RI "#define \fBDMA2_IT_TC2\fP   ((uint32_t)0x10000020)"
.br
.ti -1c
.RI "#define \fBDMA2_IT_HT2\fP   ((uint32_t)0x10000040)"
.br
.ti -1c
.RI "#define \fBDMA2_IT_TE2\fP   ((uint32_t)0x10000080)"
.br
.ti -1c
.RI "#define \fBDMA2_IT_GL3\fP   ((uint32_t)0x10000100)"
.br
.ti -1c
.RI "#define \fBDMA2_IT_TC3\fP   ((uint32_t)0x10000200)"
.br
.ti -1c
.RI "#define \fBDMA2_IT_HT3\fP   ((uint32_t)0x10000400)"
.br
.ti -1c
.RI "#define \fBDMA2_IT_TE3\fP   ((uint32_t)0x10000800)"
.br
.ti -1c
.RI "#define \fBDMA2_IT_GL4\fP   ((uint32_t)0x10001000)"
.br
.ti -1c
.RI "#define \fBDMA2_IT_TC4\fP   ((uint32_t)0x10002000)"
.br
.ti -1c
.RI "#define \fBDMA2_IT_HT4\fP   ((uint32_t)0x10004000)"
.br
.ti -1c
.RI "#define \fBDMA2_IT_TE4\fP   ((uint32_t)0x10008000)"
.br
.ti -1c
.RI "#define \fBDMA2_IT_GL5\fP   ((uint32_t)0x10010000)"
.br
.ti -1c
.RI "#define \fBDMA2_IT_TC5\fP   ((uint32_t)0x10020000)"
.br
.ti -1c
.RI "#define \fBDMA2_IT_HT5\fP   ((uint32_t)0x10040000)"
.br
.ti -1c
.RI "#define \fBDMA2_IT_TE5\fP   ((uint32_t)0x10080000)"
.br
.ti -1c
.RI "#define \fBIS_DMA_CLEAR_IT\fP(IT)   (((((IT) & 0xF0000000) == 0x00) || (((IT) & 0xEFF00000) == 0x00)) && ((IT) != 0x00))"
.br
.ti -1c
.RI "#define \fBIS_DMA_GET_IT\fP(IT)"
.br
.in -1c
.SH "Detailed Description"
.PP 

.SH "Macro Definition Documentation"
.PP 
.SS "#define DMA1_IT_GL1   ((uint32_t)0x00000001)"

.PP
Definition at line 220 of file stm32f10x_dma\&.h\&.
.SS "#define DMA1_IT_GL2   ((uint32_t)0x00000010)"

.PP
Definition at line 224 of file stm32f10x_dma\&.h\&.
.SS "#define DMA1_IT_GL3   ((uint32_t)0x00000100)"

.PP
Definition at line 228 of file stm32f10x_dma\&.h\&.
.SS "#define DMA1_IT_GL4   ((uint32_t)0x00001000)"

.PP
Definition at line 232 of file stm32f10x_dma\&.h\&.
.SS "#define DMA1_IT_GL5   ((uint32_t)0x00010000)"

.PP
Definition at line 236 of file stm32f10x_dma\&.h\&.
.SS "#define DMA1_IT_GL6   ((uint32_t)0x00100000)"

.PP
Definition at line 240 of file stm32f10x_dma\&.h\&.
.SS "#define DMA1_IT_GL7   ((uint32_t)0x01000000)"

.PP
Definition at line 244 of file stm32f10x_dma\&.h\&.
.SS "#define DMA1_IT_HT1   ((uint32_t)0x00000004)"

.PP
Definition at line 222 of file stm32f10x_dma\&.h\&.
.SS "#define DMA1_IT_HT2   ((uint32_t)0x00000040)"

.PP
Definition at line 226 of file stm32f10x_dma\&.h\&.
.SS "#define DMA1_IT_HT3   ((uint32_t)0x00000400)"

.PP
Definition at line 230 of file stm32f10x_dma\&.h\&.
.SS "#define DMA1_IT_HT4   ((uint32_t)0x00004000)"

.PP
Definition at line 234 of file stm32f10x_dma\&.h\&.
.SS "#define DMA1_IT_HT5   ((uint32_t)0x00040000)"

.PP
Definition at line 238 of file stm32f10x_dma\&.h\&.
.SS "#define DMA1_IT_HT6   ((uint32_t)0x00400000)"

.PP
Definition at line 242 of file stm32f10x_dma\&.h\&.
.SS "#define DMA1_IT_HT7   ((uint32_t)0x04000000)"

.PP
Definition at line 246 of file stm32f10x_dma\&.h\&.
.SS "#define DMA1_IT_TC1   ((uint32_t)0x00000002)"

.PP
Definition at line 221 of file stm32f10x_dma\&.h\&.
.SS "#define DMA1_IT_TC2   ((uint32_t)0x00000020)"

.PP
Definition at line 225 of file stm32f10x_dma\&.h\&.
.SS "#define DMA1_IT_TC3   ((uint32_t)0x00000200)"

.PP
Definition at line 229 of file stm32f10x_dma\&.h\&.
.SS "#define DMA1_IT_TC4   ((uint32_t)0x00002000)"

.PP
Definition at line 233 of file stm32f10x_dma\&.h\&.
.SS "#define DMA1_IT_TC5   ((uint32_t)0x00020000)"

.PP
Definition at line 237 of file stm32f10x_dma\&.h\&.
.SS "#define DMA1_IT_TC6   ((uint32_t)0x00200000)"

.PP
Definition at line 241 of file stm32f10x_dma\&.h\&.
.SS "#define DMA1_IT_TC7   ((uint32_t)0x02000000)"

.PP
Definition at line 245 of file stm32f10x_dma\&.h\&.
.SS "#define DMA1_IT_TE1   ((uint32_t)0x00000008)"

.PP
Definition at line 223 of file stm32f10x_dma\&.h\&.
.SS "#define DMA1_IT_TE2   ((uint32_t)0x00000080)"

.PP
Definition at line 227 of file stm32f10x_dma\&.h\&.
.SS "#define DMA1_IT_TE3   ((uint32_t)0x00000800)"

.PP
Definition at line 231 of file stm32f10x_dma\&.h\&.
.SS "#define DMA1_IT_TE4   ((uint32_t)0x00008000)"

.PP
Definition at line 235 of file stm32f10x_dma\&.h\&.
.SS "#define DMA1_IT_TE5   ((uint32_t)0x00080000)"

.PP
Definition at line 239 of file stm32f10x_dma\&.h\&.
.SS "#define DMA1_IT_TE6   ((uint32_t)0x00800000)"

.PP
Definition at line 243 of file stm32f10x_dma\&.h\&.
.SS "#define DMA1_IT_TE7   ((uint32_t)0x08000000)"

.PP
Definition at line 247 of file stm32f10x_dma\&.h\&.
.SS "#define DMA2_IT_GL1   ((uint32_t)0x10000001)"

.PP
Definition at line 249 of file stm32f10x_dma\&.h\&.
.SS "#define DMA2_IT_GL2   ((uint32_t)0x10000010)"

.PP
Definition at line 253 of file stm32f10x_dma\&.h\&.
.SS "#define DMA2_IT_GL3   ((uint32_t)0x10000100)"

.PP
Definition at line 257 of file stm32f10x_dma\&.h\&.
.SS "#define DMA2_IT_GL4   ((uint32_t)0x10001000)"

.PP
Definition at line 261 of file stm32f10x_dma\&.h\&.
.SS "#define DMA2_IT_GL5   ((uint32_t)0x10010000)"

.PP
Definition at line 265 of file stm32f10x_dma\&.h\&.
.SS "#define DMA2_IT_HT1   ((uint32_t)0x10000004)"

.PP
Definition at line 251 of file stm32f10x_dma\&.h\&.
.SS "#define DMA2_IT_HT2   ((uint32_t)0x10000040)"

.PP
Definition at line 255 of file stm32f10x_dma\&.h\&.
.SS "#define DMA2_IT_HT3   ((uint32_t)0x10000400)"

.PP
Definition at line 259 of file stm32f10x_dma\&.h\&.
.SS "#define DMA2_IT_HT4   ((uint32_t)0x10004000)"

.PP
Definition at line 263 of file stm32f10x_dma\&.h\&.
.SS "#define DMA2_IT_HT5   ((uint32_t)0x10040000)"

.PP
Definition at line 267 of file stm32f10x_dma\&.h\&.
.SS "#define DMA2_IT_TC1   ((uint32_t)0x10000002)"

.PP
Definition at line 250 of file stm32f10x_dma\&.h\&.
.SS "#define DMA2_IT_TC2   ((uint32_t)0x10000020)"

.PP
Definition at line 254 of file stm32f10x_dma\&.h\&.
.SS "#define DMA2_IT_TC3   ((uint32_t)0x10000200)"

.PP
Definition at line 258 of file stm32f10x_dma\&.h\&.
.SS "#define DMA2_IT_TC4   ((uint32_t)0x10002000)"

.PP
Definition at line 262 of file stm32f10x_dma\&.h\&.
.SS "#define DMA2_IT_TC5   ((uint32_t)0x10020000)"

.PP
Definition at line 266 of file stm32f10x_dma\&.h\&.
.SS "#define DMA2_IT_TE1   ((uint32_t)0x10000008)"

.PP
Definition at line 252 of file stm32f10x_dma\&.h\&.
.SS "#define DMA2_IT_TE2   ((uint32_t)0x10000080)"

.PP
Definition at line 256 of file stm32f10x_dma\&.h\&.
.SS "#define DMA2_IT_TE3   ((uint32_t)0x10000800)"

.PP
Definition at line 260 of file stm32f10x_dma\&.h\&.
.SS "#define DMA2_IT_TE4   ((uint32_t)0x10008000)"

.PP
Definition at line 264 of file stm32f10x_dma\&.h\&.
.SS "#define DMA2_IT_TE5   ((uint32_t)0x10080000)"

.PP
Definition at line 268 of file stm32f10x_dma\&.h\&.
.SS "#define DMA_IT_HT   ((uint32_t)0x00000004)"

.PP
Definition at line 216 of file stm32f10x_dma\&.h\&.
.SS "#define DMA_IT_TC   ((uint32_t)0x00000002)"

.PP
Definition at line 215 of file stm32f10x_dma\&.h\&.
.SS "#define DMA_IT_TE   ((uint32_t)0x00000008)"

.PP
Definition at line 217 of file stm32f10x_dma\&.h\&.
.SS "#define IS_DMA_CLEAR_IT(IT)   (((((IT) & 0xF0000000) == 0x00) || (((IT) & 0xEFF00000) == 0x00)) && ((IT) != 0x00))"

.PP
Definition at line 270 of file stm32f10x_dma\&.h\&.
.SS "#define IS_DMA_CONFIG_IT(IT)   ((((IT) & 0xFFFFFFF1) == 0x00) && ((IT) != 0x00))"

.PP
Definition at line 218 of file stm32f10x_dma\&.h\&.
.SS "#define IS_DMA_GET_IT(IT)"
\fBValue:\fP
.PP
.nf
(((IT) == DMA1_IT_GL1) || ((IT) == DMA1_IT_TC1) || \
                           ((IT) == DMA1_IT_HT1) || ((IT) == DMA1_IT_TE1) || \
                           ((IT) == DMA1_IT_GL2) || ((IT) == DMA1_IT_TC2) || \
                           ((IT) == DMA1_IT_HT2) || ((IT) == DMA1_IT_TE2) || \
                           ((IT) == DMA1_IT_GL3) || ((IT) == DMA1_IT_TC3) || \
                           ((IT) == DMA1_IT_HT3) || ((IT) == DMA1_IT_TE3) || \
                           ((IT) == DMA1_IT_GL4) || ((IT) == DMA1_IT_TC4) || \
                           ((IT) == DMA1_IT_HT4) || ((IT) == DMA1_IT_TE4) || \
                           ((IT) == DMA1_IT_GL5) || ((IT) == DMA1_IT_TC5) || \
                           ((IT) == DMA1_IT_HT5) || ((IT) == DMA1_IT_TE5) || \
                           ((IT) == DMA1_IT_GL6) || ((IT) == DMA1_IT_TC6) || \
                           ((IT) == DMA1_IT_HT6) || ((IT) == DMA1_IT_TE6) || \
                           ((IT) == DMA1_IT_GL7) || ((IT) == DMA1_IT_TC7) || \
                           ((IT) == DMA1_IT_HT7) || ((IT) == DMA1_IT_TE7) || \
                           ((IT) == DMA2_IT_GL1) || ((IT) == DMA2_IT_TC1) || \
                           ((IT) == DMA2_IT_HT1) || ((IT) == DMA2_IT_TE1) || \
                           ((IT) == DMA2_IT_GL2) || ((IT) == DMA2_IT_TC2) || \
                           ((IT) == DMA2_IT_HT2) || ((IT) == DMA2_IT_TE2) || \
                           ((IT) == DMA2_IT_GL3) || ((IT) == DMA2_IT_TC3) || \
                           ((IT) == DMA2_IT_HT3) || ((IT) == DMA2_IT_TE3) || \
                           ((IT) == DMA2_IT_GL4) || ((IT) == DMA2_IT_TC4) || \
                           ((IT) == DMA2_IT_HT4) || ((IT) == DMA2_IT_TE4) || \
                           ((IT) == DMA2_IT_GL5) || ((IT) == DMA2_IT_TC5) || \
                           ((IT) == DMA2_IT_HT5) || ((IT) == DMA2_IT_TE5))
.fi
.PP
Definition at line 272 of file stm32f10x_dma\&.h\&.
.SH "Author"
.PP 
Generated automatically by Doxygen for STM32_CMSIS from the source code\&.
