Analysis & Synthesis report for KP_8
Fri Apr 05 21:00:18 2024
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; Analysis & Synthesis Summary                                          ;
+-----------------------------+-----------------------------------------+
; Analysis & Synthesis Status ; Failed - Fri Apr 05 21:00:18 2024       ;
; Quartus II Version          ; 8.1 Build 163 10/28/2008 SJ Web Edition ;
; Revision Name               ; KP_8                                    ;
; Top-level Entity Name       ; cpu_int                                 ;
; Family                      ; ACEX1K                                  ;
+-----------------------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                 ;
+----------------------------------------------------------------+--------------+---------------+
; Option                                                         ; Setting      ; Default Value ;
+----------------------------------------------------------------+--------------+---------------+
; Top-level entity name                                          ; cpu_int      ; KP_8          ;
; Family name                                                    ; ACEX1K       ; Stratix II    ;
; Use Generated Physical Constraints File                        ; Off          ;               ;
; Use smart compilation                                          ; Off          ; Off           ;
; Create Debugging Nodes for IP Cores                            ; Off          ; Off           ;
; Preserve fewer node names                                      ; On           ; On            ;
; Disable OpenCore Plus hardware evaluation                      ; Off          ; Off           ;
; Verilog Version                                                ; Verilog_2001 ; Verilog_2001  ;
; VHDL Version                                                   ; VHDL93       ; VHDL93        ;
; State Machine Processing                                       ; Auto         ; Auto          ;
; Safe State Machine                                             ; Off          ; Off           ;
; Extract Verilog State Machines                                 ; On           ; On            ;
; Extract VHDL State Machines                                    ; On           ; On            ;
; Ignore Verilog initial constructs                              ; Off          ; Off           ;
; Iteration limit for constant Verilog loops                     ; 5000         ; 5000          ;
; Iteration limit for non-constant Verilog loops                 ; 250          ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                        ; On           ; On            ;
; Parallel Synthesis                                             ; Off          ; Off           ;
; NOT Gate Push-Back                                             ; On           ; On            ;
; Power-Up Don't Care                                            ; On           ; On            ;
; Remove Redundant Logic Cells                                   ; Off          ; Off           ;
; Remove Duplicate Registers                                     ; On           ; On            ;
; Ignore CARRY Buffers                                           ; Off          ; Off           ;
; Ignore CASCADE Buffers                                         ; Off          ; Off           ;
; Ignore GLOBAL Buffers                                          ; Off          ; Off           ;
; Ignore ROW GLOBAL Buffers                                      ; Off          ; Off           ;
; Ignore LCELL Buffers                                           ; Off          ; Off           ;
; Ignore SOFT Buffers                                            ; On           ; On            ;
; Limit AHDL Integers to 32 Bits                                 ; Off          ; Off           ;
; Auto Implement in ROM                                          ; Off          ; Off           ;
; Optimization Technique                                         ; Area         ; Area          ;
; Carry Chain Length                                             ; 32           ; 32            ;
; Cascade Chain Length                                           ; 2            ; 2             ;
; Auto Carry Chains                                              ; On           ; On            ;
; Auto Open-Drain Pins                                           ; On           ; On            ;
; Auto ROM Replacement                                           ; On           ; On            ;
; Auto RAM Replacement                                           ; On           ; On            ;
; Auto Clock Enable Replacement                                  ; On           ; On            ;
; Strict RAM Replacement                                         ; Off          ; Off           ;
; Auto Resource Sharing                                          ; Off          ; Off           ;
; Allow Any RAM Size For Recognition                             ; Off          ; Off           ;
; Allow Any ROM Size For Recognition                             ; Off          ; Off           ;
; Use LogicLock Constraints during Resource Balancing            ; On           ; On            ;
; Ignore translate_off and synthesis_off directives              ; Off          ; Off           ;
; Show Parameter Settings Tables in Synthesis Report             ; On           ; On            ;
; HDL message level                                              ; Level2       ; Level2        ;
; Suppress Register Optimization Related Messages                ; Off          ; Off           ;
; Number of Removed Registers Reported in Synthesis Report       ; 100          ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100          ; 100           ;
; Block Design Naming                                            ; Auto         ; Auto          ;
; Synthesis Effort                                               ; Auto         ; Auto          ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On           ; On            ;
; Analysis & Synthesis Message Level                             ; Medium       ; Medium        ;
+----------------------------------------------------------------+--------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                             ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------+
; cpu_int.bdf                      ; yes             ; User Block Diagram/Schematic File  ; E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/cpu_int.bdf   ;
; control.v                        ; yes             ; User Verilog HDL File              ; E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/control.v     ;
; sync_wr.v                        ; yes             ; User Verilog HDL File              ; E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/sync_wr.v     ;
; status_reg.v                     ; yes             ; User Verilog HDL File              ; E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/status_reg.v  ;
; lpm_rom0.v                       ; yes             ; User Wizard-Generated File         ; E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/lpm_rom0.v    ;
; int_control.v                    ; yes             ; User Verilog HDL File              ; E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/int_control.v ;
; lpm_rom.tdf                      ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf                 ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/altrom.inc                  ;
; aglobal81.inc                    ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/aglobal81.inc               ;
; altrom.tdf                       ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/altrom.tdf                  ;
; memmodes.inc                     ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/others/maxplus2/memmodes.inc              ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/lpm_decode.inc              ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/lpm_mux.inc                 ;
; altqpram.inc                     ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/altqpram.inc                ;
; altsyncram.inc                   ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/altsyncram.inc              ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Fri Apr 05 21:00:17 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off KP_8 -c KP_8
Info: Found 1 design units, including 1 entities, in source file cpu_int.bdf
    Info: Found entity 1: cpu_int
Info: Found 1 design units, including 1 entities, in source file control.v
    Info: Found entity 1: control
Info: Found 1 design units, including 1 entities, in source file alu.v
    Info: Found entity 1: alu
Info: Found 1 design units, including 1 entities, in source file blok_ron.v
    Info: Found entity 1: blok_ron
Info: Found 1 design units, including 1 entities, in source file sync_wr.v
    Info: Found entity 1: sync_wr
Info: Found 1 design units, including 1 entities, in source file status_reg.v
    Info: Found entity 1: status_reg
Info: Found 1 design units, including 1 entities, in source file lpm_rom0.v
    Info: Found entity 1: lpm_rom0
Info: Found 1 design units, including 1 entities, in source file cpu.bdf
    Info: Found entity 1: cpu
Info: Found 1 design units, including 1 entities, in source file lpm_ram_dq0.v
    Info: Found entity 1: lpm_ram_dq0
Info: Found 1 design units, including 1 entities, in source file int_control.v
    Info: Found entity 1: int_control
Info: Elaborating entity "cpu_int" for the top level hierarchy
Info: Elaborating entity "status_reg" for hierarchy "status_reg:inst16"
Info: Elaborating entity "sync_wr" for hierarchy "sync_wr:inst3"
Info: Elaborating entity "lpm_rom0" for hierarchy "lpm_rom0:inst6"
Info: Elaborating entity "lpm_rom" for hierarchy "lpm_rom0:inst6|lpm_rom:lpm_rom_component"
Info: Elaborated megafunction instantiation "lpm_rom0:inst6|lpm_rom:lpm_rom_component"
Info: Instantiated megafunction "lpm_rom0:inst6|lpm_rom:lpm_rom_component" with the following parameter:
    Info: Parameter "intended_device_family" = "ACEX1K"
    Info: Parameter "lpm_address_control" = "UNREGISTERED"
    Info: Parameter "lpm_file" = "int.mif"
    Info: Parameter "lpm_outdata" = "REGISTERED"
    Info: Parameter "lpm_type" = "LPM_ROM"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_widthad" = "8"
Info: Elaborating entity "altrom" for hierarchy "lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom"
Info: Elaborated megafunction instantiation "lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom", which is child of megafunction instantiation "lpm_rom0:inst6|lpm_rom:lpm_rom_component"
Info: Elaborating entity "control" for hierarchy "control:inst13"
Warning (10230): Verilog HDL assignment warning at control.v(16): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at control.v(17): truncated value with size 32 to match size of target (8)
Info: Elaborating entity "int_control" for hierarchy "int_control:inst5"
Warning (10240): Verilog HDL Always Construct warning at int_control.v(29): inferring latch(es) for variable "int_load", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "int_load" at int_control.v(29)
Error (10028): Can't resolve multiple constant drivers for net "int_load" at int_control.v(31) File: E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/int_control.v Line: 31
Error (10029): Constant driver at int_control.v(29) File: E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/int_control.v Line: 29
Error: Can't elaborate user hierarchy "int_control:inst5"
Info: Generated suppressed messages file E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/KP_8.map.smsg
Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings
    Error: Peak virtual memory: 223 megabytes
    Error: Processing ended: Fri Apr 05 21:00:18 2024
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/KP_8.map.smsg.


