Qflow synthesis logfile created on dom 25 oct 2020 20:03:14 CST
Running yosys for verilog parsing and synthesis
yosys  -s RISCV32I.ys

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 UNKNOWN, gcc 10.2.0 -march=x86-64 -mtune=generic -O2 -fno-plt -fPIC -Os)


-- Executing script file `RISCV32I.ys' --

1. Executing Liberty frontend.
Imported 39 cell types from liberty file.

2. Executing Verilog-2005 frontend: /home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v
Parsing Verilog input from `/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v' to AST representation.
Generating RTLIL representation for module `\RISCV32I'.
Generating RTLIL representation for module `\alu_32'.
Generating RTLIL representation for module `\controlunit'.
Generating RTLIL representation for module `\csrfile_32'.
Generating RTLIL representation for module `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6'.
Generating RTLIL representation for module `\immdecoder_32'.
Generating RTLIL representation for module `\meminterface_32'.
Generating RTLIL representation for module `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6'.
Generating RTLIL representation for module `\registerfile_32'.
Successfully finished Verilog frontend.

3. Executing SYNTH pass.

3.1. Executing HIERARCHY pass (managing design hierarchy).

3.1.1. Analyzing design hierarchy..
Top module:  \RISCV32I
Used module:     \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6
Used module:         \registerfile_32
Used module:         \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6
Used module:         \meminterface_32
Used module:         \immdecoder_32
Used module:         \csrfile_32
Used module:         \alu_32
Used module:     \controlunit

3.1.2. Analyzing design hierarchy..
Top module:  \RISCV32I
Used module:     \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6
Used module:         \registerfile_32
Used module:         \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6
Used module:         \meminterface_32
Used module:         \immdecoder_32
Used module:         \csrfile_32
Used module:         \alu_32
Used module:     \controlunit
Removed 0 unused modules.

3.2. Executing PROC pass (convert processes to netlists).

3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2141$747 in module programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2093$730 in module meminterface_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2075$723 in module meminterface_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2054$716 in module meminterface_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2033$709 in module meminterface_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2015$702 in module meminterface_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1998$695 in module meminterface_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1981$688 in module meminterface_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1960$681 in module meminterface_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1892$636 in module immdecoder_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1869$629 in module immdecoder_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1846$622 in module immdecoder_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1823$615 in module immdecoder_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1800$608 in module immdecoder_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1777$601 in module immdecoder_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1754$594 in module immdecoder_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1618$567 in module datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1574$560 in module datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1553$553 in module datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1533$546 in module datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1353$467 in module csrfile_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1336$460 in module csrfile_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1305$453 in module csrfile_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1200$387 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1179$380 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1124$373 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1091$366 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1058$359 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1025$352 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:992$345 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:959$338 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:926$331 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:893$324 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:860$317 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:827$310 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:794$303 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:761$296 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:728$289 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:695$282 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:662$275 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:646$268 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:631$261 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:616$254 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:601$247 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:586$240 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:571$233 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:556$226 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:541$219 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:523$212 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:506$205 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:489$198 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:472$191 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:455$184 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:434$177 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:281$64 in module alu_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:244$57 in module alu_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:207$50 in module alu_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:170$43 in module alu_32.
Removed a total of 0 dead cases.

3.2.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2129$754'.
  Set init value: \pc = 0
Found init rule in `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1299$477'.
  Set init value: \mstatus = 2'00
Found init rule in `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1298$476'.
  Set init value: \mip = 1'0
Found init rule in `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1297$475'.
  Set init value: \mie = 1'0
Found init rule in `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1296$474'.
  Set init value: \meta_irq = 1'0

3.2.4. Executing PROC_ARST pass (detect async resets in processes).

3.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\registerfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2192$762'.
     1/3: $0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN[31:0]$764
     2/3: $0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_DATA[31:0]$763
     3/3: $0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_ADDR[4:0]$765
Creating decoders for process `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2129$754'.
     1/1: $1\pc[31:0]
Creating decoders for process `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2141$747'.
     1/6: $1$func$\609$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2159$738$\609[31:0]$753
     2/6: $0$func$\609$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2159$737$\609[31:0]$748
     3/6: $0$func$\609$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2159$738$\609[31:0]$749
     4/6: $0$func$\609$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2159$738$\s[3:0]$752
     5/6: $0$func$\609$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2159$738$\b[127:0]$751
     6/6: $0$func$\609$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2159$738$\a[31:0]$750
Creating decoders for process `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2135$741'.
     1/1: $0\pc[31:0]
Creating decoders for process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2093$730'.
     1/6: $1$func$\1281$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2109$658$\1281[31:0]$736
     2/6: $0$func$\1281$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2109$650$\1281[31:0]$731
     3/6: $0$func$\1281$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2109$658$\1281[31:0]$732
     4/6: $0$func$\1281$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2109$658$\s[2:0]$735
     5/6: $0$func$\1281$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2109$658$\b[95:0]$734
     6/6: $0$func$\1281$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2109$658$\a[31:0]$733
Creating decoders for process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2075$723'.
     1/6: $1$func$\1269$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2089$657$\1269[31:0]$729
     2/6: $0$func$\1269$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2089$649$\1269[31:0]$724
     3/6: $0$func$\1269$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2089$657$\1269[31:0]$725
     4/6: $0$func$\1269$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2089$657$\s[1:0]$728
     5/6: $0$func$\1269$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2089$657$\b[63:0]$727
     6/6: $0$func$\1269$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2089$657$\a[31:0]$726
Creating decoders for process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2054$716'.
     1/6: $1$func$\1253$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2072$656$\1253[31:0]$722
     2/6: $0$func$\1253$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2072$648$\1253[31:0]$717
     3/6: $0$func$\1253$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2072$656$\1253[31:0]$718
     4/6: $0$func$\1253$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2072$656$\s[3:0]$721
     5/6: $0$func$\1253$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2072$656$\b[127:0]$720
     6/6: $0$func$\1253$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2072$656$\a[31:0]$719
Creating decoders for process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2033$709'.
     1/6: $1$func$\1223$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2049$655$\1223[31:0]$715
     2/6: $0$func$\1223$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2049$647$\1223[31:0]$710
     3/6: $0$func$\1223$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2049$655$\1223[31:0]$711
     4/6: $0$func$\1223$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2049$655$\s[2:0]$714
     5/6: $0$func$\1223$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2049$655$\b[95:0]$713
     6/6: $0$func$\1223$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2049$655$\a[31:0]$712
Creating decoders for process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2015$702'.
     1/6: $1$func$\1210$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2029$654$\1210[15:0]$708
     2/6: $0$func$\1210$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2029$646$\1210[15:0]$703
     3/6: $0$func$\1210$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2029$654$\1210[15:0]$704
     4/6: $0$func$\1210$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2029$654$\s[1:0]$707
     5/6: $0$func$\1210$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2029$654$\b[31:0]$706
     6/6: $0$func$\1210$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2029$654$\a[15:0]$705
Creating decoders for process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1998$695'.
     1/6: $1$func$\1181$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2012$653$\1181[15:0]$701
     2/6: $0$func$\1181$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2012$645$\1181[15:0]$696
     3/6: $0$func$\1181$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2012$653$\1181[15:0]$697
     4/6: $0$func$\1181$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2012$653$\s[1:0]$700
     5/6: $0$func$\1181$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2012$653$\b[31:0]$699
     6/6: $0$func$\1181$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2012$653$\a[15:0]$698
Creating decoders for process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1981$688'.
     1/6: $1$func$\1167$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1995$652$\1167[23:0]$694
     2/6: $0$func$\1167$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1995$644$\1167[23:0]$689
     3/6: $0$func$\1167$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1995$652$\1167[23:0]$690
     4/6: $0$func$\1167$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1995$652$\s[1:0]$693
     5/6: $0$func$\1167$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1995$652$\b[47:0]$692
     6/6: $0$func$\1167$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1995$652$\a[23:0]$691
Creating decoders for process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1960$681'.
     1/6: $1$func$\1126$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1978$651$\1126[7:0]$687
     2/6: $0$func$\1126$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1978$643$\1126[7:0]$682
     3/6: $0$func$\1126$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1978$651$\1126[7:0]$683
     4/6: $0$func$\1126$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1978$651$\s[3:0]$686
     5/6: $0$func$\1126$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1978$651$\b[31:0]$685
     6/6: $0$func$\1126$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1978$651$\a[7:0]$684
Creating decoders for process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1892$636'.
     1/6: $1$func$\837$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1914$587$\837[0:0]$642
     2/6: $0$func$\837$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1914$580$\837[0:0]$637
     3/6: $0$func$\837$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1914$587$\837[0:0]$638
     4/6: $0$func$\837$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1914$587$\s[5:0]$641
     5/6: $0$func$\837$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1914$587$\b[5:0]$640
     6/6: $0$func$\837$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1914$587$\a[0:0]$639
Creating decoders for process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1869$629'.
     1/6: $1$func$\830$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1891$586$\830[10:0]$635
     2/6: $0$func$\830$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1891$579$\830[10:0]$630
     3/6: $0$func$\830$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1891$586$\830[10:0]$631
     4/6: $0$func$\830$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1891$586$\s[5:0]$634
     5/6: $0$func$\830$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1891$586$\b[65:0]$633
     6/6: $0$func$\830$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1891$586$\a[10:0]$632
Creating decoders for process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1846$622'.
     1/6: $1$func$\822$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1868$585$\822[7:0]$628
     2/6: $0$func$\822$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1868$578$\822[7:0]$623
     3/6: $0$func$\822$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1868$585$\822[7:0]$624
     4/6: $0$func$\822$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1868$585$\s[5:0]$627
     5/6: $0$func$\822$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1868$585$\b[47:0]$626
     6/6: $0$func$\822$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1868$585$\a[7:0]$625
Creating decoders for process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1823$615'.
     1/6: $1$func$\815$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1845$584$\815[0:0]$621
     2/6: $0$func$\815$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1845$577$\815[0:0]$616
     3/6: $0$func$\815$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1845$584$\815[0:0]$617
     4/6: $0$func$\815$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1845$584$\s[5:0]$620
     5/6: $0$func$\815$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1845$584$\b[5:0]$619
     6/6: $0$func$\815$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1845$584$\a[0:0]$618
Creating decoders for process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1800$608'.
     1/6: $1$func$\809$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1822$583$\809[5:0]$614
     2/6: $0$func$\809$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1822$576$\809[5:0]$609
     3/6: $0$func$\809$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1822$583$\809[5:0]$610
     4/6: $0$func$\809$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1822$583$\s[5:0]$613
     5/6: $0$func$\809$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1822$583$\b[35:0]$612
     6/6: $0$func$\809$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1822$583$\a[5:0]$611
Creating decoders for process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1777$601'.
     1/6: $1$func$\803$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1799$582$\803[3:0]$607
     2/6: $0$func$\803$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1799$575$\803[3:0]$602
     3/6: $0$func$\803$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1799$582$\803[3:0]$603
     4/6: $0$func$\803$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1799$582$\s[5:0]$606
     5/6: $0$func$\803$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1799$582$\b[23:0]$605
     6/6: $0$func$\803$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1799$582$\a[3:0]$604
Creating decoders for process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1754$594'.
     1/6: $1$func$\796$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1776$581$\796[0:0]$600
     2/6: $0$func$\796$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1776$574$\796[0:0]$595
     3/6: $0$func$\796$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1776$581$\796[0:0]$596
     4/6: $0$func$\796$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1776$581$\s[5:0]$599
     5/6: $0$func$\796$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1776$581$\b[5:0]$598
     6/6: $0$func$\796$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1776$581$\a[0:0]$597
Creating decoders for process `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1618$567'.
     1/6: $1$func$\525$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1636$485$\525[0:0]$573
     2/6: $0$func$\525$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1636$481$\525[0:0]$568
     3/6: $0$func$\525$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1636$485$\525[0:0]$569
     4/6: $0$func$\525$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1636$485$\s[3:0]$572
     5/6: $0$func$\525$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1636$485$\b[3:0]$571
     6/6: $0$func$\525$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1636$485$\a[0:0]$570
Creating decoders for process `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1574$560'.
     1/6: $1$func$\458$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1592$484$\458[31:0]$566
     2/6: $0$func$\458$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1592$480$\458[31:0]$561
     3/6: $0$func$\458$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1592$484$\458[31:0]$562
     4/6: $0$func$\458$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1592$484$\s[3:0]$565
     5/6: $0$func$\458$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1592$484$\b[127:0]$564
     6/6: $0$func$\458$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1592$484$\a[31:0]$563
Creating decoders for process `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1553$553'.
     1/6: $1$func$\446$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1569$483$\446[31:0]$559
     2/6: $0$func$\446$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1569$479$\446[31:0]$554
     3/6: $0$func$\446$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1569$483$\446[31:0]$555
     4/6: $0$func$\446$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1569$483$\s[2:0]$558
     5/6: $0$func$\446$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1569$483$\b[95:0]$557
     6/6: $0$func$\446$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1569$483$\a[31:0]$556
Creating decoders for process `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1533$546'.
     1/6: $1$func$\435$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1549$482$\435[31:0]$552
     2/6: $0$func$\435$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1549$478$\435[31:0]$547
     3/6: $0$func$\435$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1549$482$\435[31:0]$548
     4/6: $0$func$\435$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1549$482$\s[2:0]$551
     5/6: $0$func$\435$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1549$482$\b[95:0]$550
     6/6: $0$func$\435$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1549$482$\a[31:0]$549
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1299$477'.
     1/1: $1\mstatus[1:0]
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1298$476'.
     1/1: $1\mip[0:0]
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1297$475'.
     1/1: $1\mie[0:0]
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1296$474'.
     1/1: $1\meta_irq[0:0]
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1353$467'.
     1/6: $1$func$\876$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1367$399$\876[31:0]$473
     2/6: $0$func$\876$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1367$396$\876[31:0]$468
     3/6: $0$func$\876$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1367$399$\876[31:0]$469
     4/6: $0$func$\876$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1367$399$\s[1:0]$472
     5/6: $0$func$\876$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1367$399$\b[63:0]$471
     6/6: $0$func$\876$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1367$399$\a[31:0]$470
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1336$460'.
     1/6: $1$func$\868$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1350$398$\868[31:0]$466
     2/6: $0$func$\868$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1350$395$\868[31:0]$461
     3/6: $0$func$\868$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1350$398$\868[31:0]$462
     4/6: $0$func$\868$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1350$398$\s[1:0]$465
     5/6: $0$func$\868$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1350$398$\b[63:0]$464
     6/6: $0$func$\868$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1350$398$\a[31:0]$463
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1305$453'.
     1/6: $1$func$\1010$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1329$397$\1010[31:0]$459
     2/6: $0$func$\1010$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1329$394$\1010[31:0]$454
     3/6: $0$func$\1010$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1329$397$\1010[31:0]$455
     4/6: $0$func$\1010$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1329$397$\s[6:0]$458
     5/6: $0$func$\1010$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1329$397$\b[223:0]$457
     6/6: $0$func$\1010$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1329$397$\a[31:0]$456
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1411$447'.
     1/1: $0\mstatus[1:0]
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1404$441'.
     1/1: $0\mcause[31:0]
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1396$434'.
     1/1: $0\mepc[29:0]
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1388$427'.
     1/1: $0\meta_irq[0:0]
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1386$426'.
     1/1: $0\mip[0:0]
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1384$425'.
     1/1: $0\mie[0:0]
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1375$417'.
     1/1: $0\mvect[31:0]
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1200$387'.
     1/6: $1$func$\92$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1214$132$\92[1:0]$393
     2/6: $0$func$\92$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1214$101$\92[1:0]$388
     3/6: $0$func$\92$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1214$132$\92[1:0]$389
     4/6: $0$func$\92$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1214$132$\s[1:0]$392
     5/6: $0$func$\92$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1214$132$\b[3:0]$391
     6/6: $0$func$\92$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1214$132$\a[1:0]$390
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1179$380'.
     1/6: $1$func$\84$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1197$131$\84[0:0]$386
     2/6: $0$func$\84$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1197$100$\84[0:0]$381
     3/6: $0$func$\84$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1197$131$\84[0:0]$382
     4/6: $0$func$\84$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1197$131$\s[3:0]$385
     5/6: $0$func$\84$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1197$131$\b[3:0]$384
     6/6: $0$func$\84$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1197$131$\a[0:0]$383
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1124$373'.
     1/6: $1$func$\362$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1156$130$\362[0:0]$379
     2/6: $0$func$\362$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1156$99$\362[0:0]$374
     3/6: $0$func$\362$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1156$130$\362[0:0]$375
     4/6: $0$func$\362$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1156$130$\s[10:0]$378
     5/6: $0$func$\362$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1156$130$\b[10:0]$377
     6/6: $0$func$\362$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1156$130$\a[0:0]$376
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1091$366'.
     1/6: $1$func$\361$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1123$129$\361[0:0]$372
     2/6: $0$func$\361$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1123$98$\361[0:0]$367
     3/6: $0$func$\361$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1123$129$\361[0:0]$368
     4/6: $0$func$\361$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1123$129$\s[10:0]$371
     5/6: $0$func$\361$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1123$129$\b[10:0]$370
     6/6: $0$func$\361$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1123$129$\a[0:0]$369
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1058$359'.
     1/6: $1$func$\349$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1090$128$\349[0:0]$365
     2/6: $0$func$\349$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1090$97$\349[0:0]$360
     3/6: $0$func$\349$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1090$128$\349[0:0]$361
     4/6: $0$func$\349$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1090$128$\s[10:0]$364
     5/6: $0$func$\349$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1090$128$\b[10:0]$363
     6/6: $0$func$\349$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1090$128$\a[0:0]$362
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1025$352'.
     1/6: $1$func$\337$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1057$127$\337[0:0]$358
     2/6: $0$func$\337$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1057$96$\337[0:0]$353
     3/6: $0$func$\337$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1057$127$\337[0:0]$354
     4/6: $0$func$\337$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1057$127$\s[10:0]$357
     5/6: $0$func$\337$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1057$127$\b[10:0]$356
     6/6: $0$func$\337$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1057$127$\a[0:0]$355
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:992$345'.
     1/6: $1$func$\325$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1024$126$\325[0:0]$351
     2/6: $0$func$\325$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1024$95$\325[0:0]$346
     3/6: $0$func$\325$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1024$126$\325[0:0]$347
     4/6: $0$func$\325$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1024$126$\s[10:0]$350
     5/6: $0$func$\325$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1024$126$\b[10:0]$349
     6/6: $0$func$\325$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1024$126$\a[0:0]$348
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:959$338'.
     1/6: $1$func$\313$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:991$125$\313[0:0]$344
     2/6: $0$func$\313$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:991$94$\313[0:0]$339
     3/6: $0$func$\313$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:991$125$\313[0:0]$340
     4/6: $0$func$\313$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:991$125$\s[10:0]$343
     5/6: $0$func$\313$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:991$125$\b[10:0]$342
     6/6: $0$func$\313$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:991$125$\a[0:0]$341
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:926$331'.
     1/6: $1$func$\301$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:958$124$\301[0:0]$337
     2/6: $0$func$\301$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:958$93$\301[0:0]$332
     3/6: $0$func$\301$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:958$124$\301[0:0]$333
     4/6: $0$func$\301$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:958$124$\s[10:0]$336
     5/6: $0$func$\301$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:958$124$\b[10:0]$335
     6/6: $0$func$\301$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:958$124$\a[0:0]$334
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:893$324'.
     1/6: $1$func$\289$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:925$123$\289[0:0]$330
     2/6: $0$func$\289$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:925$92$\289[0:0]$325
     3/6: $0$func$\289$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:925$123$\289[0:0]$326
     4/6: $0$func$\289$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:925$123$\s[10:0]$329
     5/6: $0$func$\289$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:925$123$\b[10:0]$328
     6/6: $0$func$\289$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:925$123$\a[0:0]$327
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:860$317'.
     1/6: $1$func$\276$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:892$122$\276[0:0]$323
     2/6: $0$func$\276$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:892$91$\276[0:0]$318
     3/6: $0$func$\276$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:892$122$\276[0:0]$319
     4/6: $0$func$\276$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:892$122$\s[10:0]$322
     5/6: $0$func$\276$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:892$122$\b[10:0]$321
     6/6: $0$func$\276$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:892$122$\a[0:0]$320
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:827$310'.
     1/6: $1$func$\264$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:859$121$\264[3:0]$316
     2/6: $0$func$\264$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:859$90$\264[3:0]$311
     3/6: $0$func$\264$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:859$121$\264[3:0]$312
     4/6: $0$func$\264$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:859$121$\s[10:0]$315
     5/6: $0$func$\264$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:859$121$\b[43:0]$314
     6/6: $0$func$\264$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:859$121$\a[3:0]$313
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:794$303'.
     1/6: $1$func$\255$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:826$120$\255[2:0]$309
     2/6: $0$func$\255$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:826$89$\255[2:0]$304
     3/6: $0$func$\255$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:826$120$\255[2:0]$305
     4/6: $0$func$\255$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:826$120$\s[10:0]$308
     5/6: $0$func$\255$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:826$120$\b[32:0]$307
     6/6: $0$func$\255$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:826$120$\a[2:0]$306
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:761$296'.
     1/6: $1$func$\242$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:793$119$\242[1:0]$302
     2/6: $0$func$\242$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:793$88$\242[1:0]$297
     3/6: $0$func$\242$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:793$119$\242[1:0]$298
     4/6: $0$func$\242$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:793$119$\s[10:0]$301
     5/6: $0$func$\242$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:793$119$\b[21:0]$300
     6/6: $0$func$\242$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:793$119$\a[1:0]$299
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:728$289'.
     1/6: $1$func$\229$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:760$118$\229[1:0]$295
     2/6: $0$func$\229$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:760$87$\229[1:0]$290
     3/6: $0$func$\229$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:760$118$\229[1:0]$291
     4/6: $0$func$\229$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:760$118$\s[10:0]$294
     5/6: $0$func$\229$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:760$118$\b[21:0]$293
     6/6: $0$func$\229$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:760$118$\a[1:0]$292
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:695$282'.
     1/6: $1$func$\217$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:727$117$\217[1:0]$288
     2/6: $0$func$\217$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:727$86$\217[1:0]$283
     3/6: $0$func$\217$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:727$117$\217[1:0]$284
     4/6: $0$func$\217$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:727$117$\s[10:0]$287
     5/6: $0$func$\217$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:727$117$\b[21:0]$286
     6/6: $0$func$\217$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:727$117$\a[1:0]$285
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:662$275'.
     1/6: $1$func$\205$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:694$116$\205[1:0]$281
     2/6: $0$func$\205$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:694$85$\205[1:0]$276
     3/6: $0$func$\205$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:694$116$\205[1:0]$277
     4/6: $0$func$\205$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:694$116$\s[10:0]$280
     5/6: $0$func$\205$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:694$116$\b[21:0]$279
     6/6: $0$func$\205$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:694$116$\a[1:0]$278
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:646$268'.
     1/6: $1$func$\191$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:660$115$\191[0:0]$274
     2/6: $0$func$\191$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:660$84$\191[0:0]$269
     3/6: $0$func$\191$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:660$115$\191[0:0]$270
     4/6: $0$func$\191$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:660$115$\s[1:0]$273
     5/6: $0$func$\191$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:660$115$\b[1:0]$272
     6/6: $0$func$\191$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:660$115$\a[0:0]$271
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:631$261'.
     1/6: $1$func$\189$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:645$114$\189[0:0]$267
     2/6: $0$func$\189$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:645$83$\189[0:0]$262
     3/6: $0$func$\189$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:645$114$\189[0:0]$263
     4/6: $0$func$\189$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:645$114$\s[1:0]$266
     5/6: $0$func$\189$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:645$114$\b[1:0]$265
     6/6: $0$func$\189$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:645$114$\a[0:0]$264
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:616$254'.
     1/6: $1$func$\187$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:630$113$\187[0:0]$260
     2/6: $0$func$\187$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:630$82$\187[0:0]$255
     3/6: $0$func$\187$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:630$113$\187[0:0]$256
     4/6: $0$func$\187$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:630$113$\s[1:0]$259
     5/6: $0$func$\187$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:630$113$\b[1:0]$258
     6/6: $0$func$\187$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:630$113$\a[0:0]$257
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:601$247'.
     1/6: $1$func$\185$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:615$112$\185[0:0]$253
     2/6: $0$func$\185$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:615$81$\185[0:0]$248
     3/6: $0$func$\185$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:615$112$\185[0:0]$249
     4/6: $0$func$\185$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:615$112$\s[1:0]$252
     5/6: $0$func$\185$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:615$112$\b[1:0]$251
     6/6: $0$func$\185$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:615$112$\a[0:0]$250
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:586$240'.
     1/6: $1$func$\183$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:600$111$\183[0:0]$246
     2/6: $0$func$\183$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:600$80$\183[0:0]$241
     3/6: $0$func$\183$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:600$111$\183[0:0]$242
     4/6: $0$func$\183$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:600$111$\s[1:0]$245
     5/6: $0$func$\183$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:600$111$\b[1:0]$244
     6/6: $0$func$\183$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:600$111$\a[0:0]$243
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:571$233'.
     1/6: $1$func$\181$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:585$110$\181[0:0]$239
     2/6: $0$func$\181$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:585$79$\181[0:0]$234
     3/6: $0$func$\181$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:585$110$\181[0:0]$235
     4/6: $0$func$\181$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:585$110$\s[1:0]$238
     5/6: $0$func$\181$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:585$110$\b[1:0]$237
     6/6: $0$func$\181$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:585$110$\a[0:0]$236
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:556$226'.
     1/6: $1$func$\178$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:570$109$\178[0:0]$232
     2/6: $0$func$\178$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:570$78$\178[0:0]$227
     3/6: $0$func$\178$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:570$109$\178[0:0]$228
     4/6: $0$func$\178$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:570$109$\s[1:0]$231
     5/6: $0$func$\178$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:570$109$\b[1:0]$230
     6/6: $0$func$\178$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:570$109$\a[0:0]$229
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:541$219'.
     1/6: $1$func$\175$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:555$108$\175[1:0]$225
     2/6: $0$func$\175$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:555$77$\175[1:0]$220
     3/6: $0$func$\175$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:555$108$\175[1:0]$221
     4/6: $0$func$\175$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:555$108$\s[1:0]$224
     5/6: $0$func$\175$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:555$108$\b[3:0]$223
     6/6: $0$func$\175$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:555$108$\a[1:0]$222
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:523$212'.
     1/6: $1$func$\168$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:539$107$\168[0:0]$218
     2/6: $0$func$\168$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:539$76$\168[0:0]$213
     3/6: $0$func$\168$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:539$107$\168[0:0]$214
     4/6: $0$func$\168$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:539$107$\s[2:0]$217
     5/6: $0$func$\168$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:539$107$\b[2:0]$216
     6/6: $0$func$\168$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:539$107$\a[0:0]$215
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:506$205'.
     1/6: $1$func$\164$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:522$106$\164[0:0]$211
     2/6: $0$func$\164$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:522$75$\164[0:0]$206
     3/6: $0$func$\164$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:522$106$\164[0:0]$207
     4/6: $0$func$\164$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:522$106$\s[2:0]$210
     5/6: $0$func$\164$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:522$106$\b[2:0]$209
     6/6: $0$func$\164$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:522$106$\a[0:0]$208
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:489$198'.
     1/6: $1$func$\160$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:505$105$\160[0:0]$204
     2/6: $0$func$\160$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:505$74$\160[0:0]$199
     3/6: $0$func$\160$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:505$105$\160[0:0]$200
     4/6: $0$func$\160$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:505$105$\s[2:0]$203
     5/6: $0$func$\160$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:505$105$\b[2:0]$202
     6/6: $0$func$\160$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:505$105$\a[0:0]$201
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:472$191'.
     1/6: $1$func$\156$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:488$104$\156[0:0]$197
     2/6: $0$func$\156$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:488$73$\156[0:0]$192
     3/6: $0$func$\156$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:488$104$\156[0:0]$193
     4/6: $0$func$\156$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:488$104$\s[2:0]$196
     5/6: $0$func$\156$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:488$104$\b[2:0]$195
     6/6: $0$func$\156$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:488$104$\a[0:0]$194
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:455$184'.
     1/6: $1$func$\152$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:471$103$\152[0:0]$190
     2/6: $0$func$\152$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:471$72$\152[0:0]$185
     3/6: $0$func$\152$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:471$103$\152[0:0]$186
     4/6: $0$func$\152$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:471$103$\s[2:0]$189
     5/6: $0$func$\152$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:471$103$\b[2:0]$188
     6/6: $0$func$\152$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:471$103$\a[0:0]$187
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:434$177'.
     1/6: $1$func$\139$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:450$102$\139[3:0]$183
     2/6: $0$func$\139$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:450$71$\139[3:0]$178
     3/6: $0$func$\139$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:450$102$\139[3:0]$179
     4/6: $0$func$\139$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:450$102$\s[2:0]$182
     5/6: $0$func$\139$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:450$102$\b[11:0]$181
     6/6: $0$func$\139$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:450$102$\a[3:0]$180
Creating decoders for process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:281$64'.
     1/6: $1$func$\1097$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:317$8$\1097[0:0]$70
     2/6: $0$func$\1097$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:317$4$\1097[0:0]$65
     3/6: $0$func$\1097$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:317$8$\1097[0:0]$66
     4/6: $0$func$\1097$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:317$8$\s[12:0]$69
     5/6: $0$func$\1097$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:317$8$\b[12:0]$68
     6/6: $0$func$\1097$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:317$8$\a[0:0]$67
Creating decoders for process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:244$57'.
     1/6: $1$func$\1094$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:280$7$\1094[0:0]$63
     2/6: $0$func$\1094$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:280$3$\1094[0:0]$58
     3/6: $0$func$\1094$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:280$7$\1094[0:0]$59
     4/6: $0$func$\1094$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:280$7$\s[12:0]$62
     5/6: $0$func$\1094$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:280$7$\b[12:0]$61
     6/6: $0$func$\1094$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:280$7$\a[0:0]$60
Creating decoders for process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:207$50'.
     1/6: $1$func$\1091$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:243$6$\1091[0:0]$56
     2/6: $0$func$\1091$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:243$2$\1091[0:0]$51
     3/6: $0$func$\1091$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:243$6$\1091[0:0]$52
     4/6: $0$func$\1091$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:243$6$\s[12:0]$55
     5/6: $0$func$\1091$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:243$6$\b[12:0]$54
     6/6: $0$func$\1091$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:243$6$\a[0:0]$53
Creating decoders for process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:170$43'.
     1/6: $1$func$\1089$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:206$5$\1089[31:0]$49
     2/6: $0$func$\1089$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:206$1$\1089[31:0]$44
     3/6: $0$func$\1089$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:206$5$\1089[31:0]$45
     4/6: $0$func$\1089$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:206$5$\s[12:0]$48
     5/6: $0$func$\1089$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:206$5$\b[415:0]$47
     6/6: $0$func$\1089$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:206$5$\a[31:0]$46

3.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$func$\609$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2159$738$\609' from process `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2141$747'.
No latch inferred for signal `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$func$\609$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2159$738$\a' from process `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2141$747'.
No latch inferred for signal `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$func$\609$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2159$738$\b' from process `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2141$747'.
No latch inferred for signal `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$func$\609$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2159$738$\s' from process `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2141$747'.
Latch inferred for signal `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$func$\609$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2159$737$\609' from process `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2141$747': $auto$proc_dlatch.cc:409:proc_dlatch$1216
No latch inferred for signal `\meminterface_32.$func$\1281$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2109$650$\1281' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2093$730'.
No latch inferred for signal `\meminterface_32.$func$\1281$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2109$658$\1281' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2093$730'.
No latch inferred for signal `\meminterface_32.$func$\1281$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2109$658$\a' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2093$730'.
No latch inferred for signal `\meminterface_32.$func$\1281$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2109$658$\b' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2093$730'.
No latch inferred for signal `\meminterface_32.$func$\1281$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2109$658$\s' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2093$730'.
No latch inferred for signal `\meminterface_32.$func$\1269$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2089$657$\1269' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2075$723'.
No latch inferred for signal `\meminterface_32.$func$\1269$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2089$657$\a' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2075$723'.
No latch inferred for signal `\meminterface_32.$func$\1269$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2089$657$\b' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2075$723'.
No latch inferred for signal `\meminterface_32.$func$\1269$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2089$657$\s' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2075$723'.
Latch inferred for signal `\meminterface_32.$func$\1269$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2089$649$\1269' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2075$723': $auto$proc_dlatch.cc:409:proc_dlatch$1233
No latch inferred for signal `\meminterface_32.$func$\1253$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2072$656$\1253' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2054$716'.
No latch inferred for signal `\meminterface_32.$func$\1253$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2072$656$\a' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2054$716'.
No latch inferred for signal `\meminterface_32.$func$\1253$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2072$656$\b' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2054$716'.
No latch inferred for signal `\meminterface_32.$func$\1253$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2072$656$\s' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2054$716'.
Latch inferred for signal `\meminterface_32.$func$\1253$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2072$648$\1253' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2054$716': $auto$proc_dlatch.cc:409:proc_dlatch$1262
No latch inferred for signal `\meminterface_32.$func$\1223$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2049$647$\1223' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2033$709'.
No latch inferred for signal `\meminterface_32.$func$\1223$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2049$655$\1223' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2033$709'.
No latch inferred for signal `\meminterface_32.$func$\1223$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2049$655$\a' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2033$709'.
No latch inferred for signal `\meminterface_32.$func$\1223$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2049$655$\b' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2033$709'.
No latch inferred for signal `\meminterface_32.$func$\1223$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2049$655$\s' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2033$709'.
No latch inferred for signal `\meminterface_32.$func$\1210$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2029$654$\1210' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2015$702'.
No latch inferred for signal `\meminterface_32.$func$\1210$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2029$654$\a' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2015$702'.
No latch inferred for signal `\meminterface_32.$func$\1210$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2029$654$\b' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2015$702'.
No latch inferred for signal `\meminterface_32.$func$\1210$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2029$654$\s' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2015$702'.
Latch inferred for signal `\meminterface_32.$func$\1210$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2029$646$\1210' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2015$702': $auto$proc_dlatch.cc:409:proc_dlatch$1279
No latch inferred for signal `\meminterface_32.$func$\1181$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2012$653$\1181' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1998$695'.
No latch inferred for signal `\meminterface_32.$func$\1181$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2012$653$\a' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1998$695'.
No latch inferred for signal `\meminterface_32.$func$\1181$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2012$653$\b' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1998$695'.
No latch inferred for signal `\meminterface_32.$func$\1181$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2012$653$\s' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1998$695'.
Latch inferred for signal `\meminterface_32.$func$\1181$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2012$645$\1181' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1998$695': $auto$proc_dlatch.cc:409:proc_dlatch$1296
No latch inferred for signal `\meminterface_32.$func$\1167$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1995$652$\1167' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1981$688'.
No latch inferred for signal `\meminterface_32.$func$\1167$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1995$652$\a' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1981$688'.
No latch inferred for signal `\meminterface_32.$func$\1167$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1995$652$\b' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1981$688'.
No latch inferred for signal `\meminterface_32.$func$\1167$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1995$652$\s' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1981$688'.
Latch inferred for signal `\meminterface_32.$func$\1167$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1995$644$\1167' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1981$688': $auto$proc_dlatch.cc:409:proc_dlatch$1313
No latch inferred for signal `\meminterface_32.$func$\1126$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1978$651$\1126' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1960$681'.
No latch inferred for signal `\meminterface_32.$func$\1126$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1978$651$\a' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1960$681'.
No latch inferred for signal `\meminterface_32.$func$\1126$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1978$651$\b' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1960$681'.
No latch inferred for signal `\meminterface_32.$func$\1126$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1978$651$\s' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1960$681'.
Latch inferred for signal `\meminterface_32.$func$\1126$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1978$643$\1126' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1960$681': $auto$proc_dlatch.cc:409:proc_dlatch$1342
No latch inferred for signal `\immdecoder_32.$func$\837$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1914$580$\837' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1892$636'.
No latch inferred for signal `\immdecoder_32.$func$\837$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1914$587$\837' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1892$636'.
No latch inferred for signal `\immdecoder_32.$func$\837$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1914$587$\a' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1892$636'.
No latch inferred for signal `\immdecoder_32.$func$\837$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1914$587$\b' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1892$636'.
No latch inferred for signal `\immdecoder_32.$func$\837$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1914$587$\s' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1892$636'.
No latch inferred for signal `\immdecoder_32.$func$\830$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1891$579$\830' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1869$629'.
No latch inferred for signal `\immdecoder_32.$func$\830$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1891$586$\830' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1869$629'.
No latch inferred for signal `\immdecoder_32.$func$\830$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1891$586$\a' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1869$629'.
No latch inferred for signal `\immdecoder_32.$func$\830$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1891$586$\b' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1869$629'.
No latch inferred for signal `\immdecoder_32.$func$\830$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1891$586$\s' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1869$629'.
No latch inferred for signal `\immdecoder_32.$func$\822$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1868$578$\822' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1846$622'.
No latch inferred for signal `\immdecoder_32.$func$\822$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1868$585$\822' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1846$622'.
No latch inferred for signal `\immdecoder_32.$func$\822$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1868$585$\a' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1846$622'.
No latch inferred for signal `\immdecoder_32.$func$\822$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1868$585$\b' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1846$622'.
No latch inferred for signal `\immdecoder_32.$func$\822$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1868$585$\s' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1846$622'.
No latch inferred for signal `\immdecoder_32.$func$\815$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1845$577$\815' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1823$615'.
No latch inferred for signal `\immdecoder_32.$func$\815$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1845$584$\815' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1823$615'.
No latch inferred for signal `\immdecoder_32.$func$\815$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1845$584$\a' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1823$615'.
No latch inferred for signal `\immdecoder_32.$func$\815$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1845$584$\b' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1823$615'.
No latch inferred for signal `\immdecoder_32.$func$\815$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1845$584$\s' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1823$615'.
No latch inferred for signal `\immdecoder_32.$func$\809$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1822$576$\809' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1800$608'.
No latch inferred for signal `\immdecoder_32.$func$\809$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1822$583$\809' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1800$608'.
No latch inferred for signal `\immdecoder_32.$func$\809$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1822$583$\a' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1800$608'.
No latch inferred for signal `\immdecoder_32.$func$\809$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1822$583$\b' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1800$608'.
No latch inferred for signal `\immdecoder_32.$func$\809$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1822$583$\s' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1800$608'.
No latch inferred for signal `\immdecoder_32.$func$\803$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1799$575$\803' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1777$601'.
No latch inferred for signal `\immdecoder_32.$func$\803$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1799$582$\803' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1777$601'.
No latch inferred for signal `\immdecoder_32.$func$\803$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1799$582$\a' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1777$601'.
No latch inferred for signal `\immdecoder_32.$func$\803$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1799$582$\b' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1777$601'.
No latch inferred for signal `\immdecoder_32.$func$\803$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1799$582$\s' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1777$601'.
No latch inferred for signal `\immdecoder_32.$func$\796$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1776$574$\796' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1754$594'.
No latch inferred for signal `\immdecoder_32.$func$\796$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1776$581$\796' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1754$594'.
No latch inferred for signal `\immdecoder_32.$func$\796$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1776$581$\a' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1754$594'.
No latch inferred for signal `\immdecoder_32.$func$\796$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1776$581$\b' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1754$594'.
No latch inferred for signal `\immdecoder_32.$func$\796$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1776$581$\s' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1754$594'.
No latch inferred for signal `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$func$\525$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1636$485$\525' from process `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1618$567'.
No latch inferred for signal `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$func$\525$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1636$485$\a' from process `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1618$567'.
No latch inferred for signal `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$func$\525$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1636$485$\b' from process `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1618$567'.
No latch inferred for signal `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$func$\525$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1636$485$\s' from process `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1618$567'.
Latch inferred for signal `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$func$\525$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1636$481$\525' from process `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1618$567': $auto$proc_dlatch.cc:409:proc_dlatch$1371
No latch inferred for signal `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$func$\458$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1592$484$\458' from process `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1574$560'.
No latch inferred for signal `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$func$\458$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1592$484$\a' from process `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1574$560'.
No latch inferred for signal `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$func$\458$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1592$484$\b' from process `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1574$560'.
No latch inferred for signal `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$func$\458$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1592$484$\s' from process `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1574$560'.
Latch inferred for signal `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$func$\458$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1592$480$\458' from process `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1574$560': $auto$proc_dlatch.cc:409:proc_dlatch$1400
No latch inferred for signal `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$func$\446$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1569$479$\446' from process `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1553$553'.
No latch inferred for signal `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$func$\446$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1569$483$\446' from process `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1553$553'.
No latch inferred for signal `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$func$\446$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1569$483$\a' from process `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1553$553'.
No latch inferred for signal `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$func$\446$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1569$483$\b' from process `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1553$553'.
No latch inferred for signal `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$func$\446$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1569$483$\s' from process `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1553$553'.
No latch inferred for signal `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$func$\435$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1549$478$\435' from process `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1533$546'.
No latch inferred for signal `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$func$\435$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1549$482$\435' from process `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1533$546'.
No latch inferred for signal `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$func$\435$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1549$482$\a' from process `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1533$546'.
No latch inferred for signal `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$func$\435$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1549$482$\b' from process `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1533$546'.
No latch inferred for signal `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$func$\435$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1549$482$\s' from process `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1533$546'.
No latch inferred for signal `\csrfile_32.$func$\876$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1367$399$\876' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1353$467'.
No latch inferred for signal `\csrfile_32.$func$\876$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1367$399$\a' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1353$467'.
No latch inferred for signal `\csrfile_32.$func$\876$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1367$399$\b' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1353$467'.
No latch inferred for signal `\csrfile_32.$func$\876$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1367$399$\s' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1353$467'.
Latch inferred for signal `\csrfile_32.$func$\876$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1367$396$\876' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1353$467': $auto$proc_dlatch.cc:409:proc_dlatch$1417
No latch inferred for signal `\csrfile_32.$func$\868$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1350$398$\868' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1336$460'.
No latch inferred for signal `\csrfile_32.$func$\868$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1350$398$\a' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1336$460'.
No latch inferred for signal `\csrfile_32.$func$\868$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1350$398$\b' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1336$460'.
No latch inferred for signal `\csrfile_32.$func$\868$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1350$398$\s' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1336$460'.
Latch inferred for signal `\csrfile_32.$func$\868$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1350$395$\868' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1336$460': $auto$proc_dlatch.cc:409:proc_dlatch$1434
No latch inferred for signal `\csrfile_32.$func$\1010$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1329$394$\1010' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1305$453'.
No latch inferred for signal `\csrfile_32.$func$\1010$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1329$397$\1010' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1305$453'.
No latch inferred for signal `\csrfile_32.$func$\1010$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1329$397$\a' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1305$453'.
No latch inferred for signal `\csrfile_32.$func$\1010$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1329$397$\b' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1305$453'.
No latch inferred for signal `\csrfile_32.$func$\1010$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1329$397$\s' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1305$453'.
No latch inferred for signal `\controlunit.$func$\92$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1214$101$\92' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1200$387'.
No latch inferred for signal `\controlunit.$func$\92$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1214$132$\92' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1200$387'.
No latch inferred for signal `\controlunit.$func$\92$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1214$132$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1200$387'.
No latch inferred for signal `\controlunit.$func$\92$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1214$132$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1200$387'.
No latch inferred for signal `\controlunit.$func$\92$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1214$132$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1200$387'.
No latch inferred for signal `\controlunit.$func$\84$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1197$100$\84' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1179$380'.
No latch inferred for signal `\controlunit.$func$\84$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1197$131$\84' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1179$380'.
No latch inferred for signal `\controlunit.$func$\84$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1197$131$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1179$380'.
No latch inferred for signal `\controlunit.$func$\84$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1197$131$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1179$380'.
No latch inferred for signal `\controlunit.$func$\84$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1197$131$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1179$380'.
No latch inferred for signal `\controlunit.$func$\362$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1156$130$\362' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1124$373'.
No latch inferred for signal `\controlunit.$func$\362$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1156$130$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1124$373'.
No latch inferred for signal `\controlunit.$func$\362$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1156$130$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1124$373'.
No latch inferred for signal `\controlunit.$func$\362$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1156$130$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1124$373'.
Latch inferred for signal `\controlunit.$func$\362$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1156$99$\362' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1124$373': $auto$proc_dlatch.cc:409:proc_dlatch$1445
No latch inferred for signal `\controlunit.$func$\361$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1123$98$\361' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1091$366'.
No latch inferred for signal `\controlunit.$func$\361$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1123$129$\361' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1091$366'.
No latch inferred for signal `\controlunit.$func$\361$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1123$129$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1091$366'.
No latch inferred for signal `\controlunit.$func$\361$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1123$129$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1091$366'.
No latch inferred for signal `\controlunit.$func$\361$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1123$129$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1091$366'.
No latch inferred for signal `\controlunit.$func$\349$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1090$97$\349' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1058$359'.
No latch inferred for signal `\controlunit.$func$\349$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1090$128$\349' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1058$359'.
No latch inferred for signal `\controlunit.$func$\349$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1090$128$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1058$359'.
No latch inferred for signal `\controlunit.$func$\349$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1090$128$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1058$359'.
No latch inferred for signal `\controlunit.$func$\349$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1090$128$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1058$359'.
No latch inferred for signal `\controlunit.$func$\337$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1057$96$\337' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1025$352'.
No latch inferred for signal `\controlunit.$func$\337$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1057$127$\337' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1025$352'.
No latch inferred for signal `\controlunit.$func$\337$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1057$127$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1025$352'.
No latch inferred for signal `\controlunit.$func$\337$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1057$127$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1025$352'.
No latch inferred for signal `\controlunit.$func$\337$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1057$127$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1025$352'.
No latch inferred for signal `\controlunit.$func$\325$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1024$95$\325' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:992$345'.
No latch inferred for signal `\controlunit.$func$\325$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1024$126$\325' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:992$345'.
No latch inferred for signal `\controlunit.$func$\325$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1024$126$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:992$345'.
No latch inferred for signal `\controlunit.$func$\325$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1024$126$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:992$345'.
No latch inferred for signal `\controlunit.$func$\325$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1024$126$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:992$345'.
No latch inferred for signal `\controlunit.$func$\313$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:991$94$\313' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:959$338'.
No latch inferred for signal `\controlunit.$func$\313$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:991$125$\313' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:959$338'.
No latch inferred for signal `\controlunit.$func$\313$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:991$125$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:959$338'.
No latch inferred for signal `\controlunit.$func$\313$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:991$125$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:959$338'.
No latch inferred for signal `\controlunit.$func$\313$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:991$125$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:959$338'.
No latch inferred for signal `\controlunit.$func$\301$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:958$93$\301' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:926$331'.
No latch inferred for signal `\controlunit.$func$\301$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:958$124$\301' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:926$331'.
No latch inferred for signal `\controlunit.$func$\301$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:958$124$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:926$331'.
No latch inferred for signal `\controlunit.$func$\301$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:958$124$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:926$331'.
No latch inferred for signal `\controlunit.$func$\301$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:958$124$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:926$331'.
No latch inferred for signal `\controlunit.$func$\289$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:925$92$\289' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:893$324'.
No latch inferred for signal `\controlunit.$func$\289$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:925$123$\289' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:893$324'.
No latch inferred for signal `\controlunit.$func$\289$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:925$123$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:893$324'.
No latch inferred for signal `\controlunit.$func$\289$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:925$123$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:893$324'.
No latch inferred for signal `\controlunit.$func$\289$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:925$123$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:893$324'.
No latch inferred for signal `\controlunit.$func$\276$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:892$91$\276' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:860$317'.
No latch inferred for signal `\controlunit.$func$\276$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:892$122$\276' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:860$317'.
No latch inferred for signal `\controlunit.$func$\276$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:892$122$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:860$317'.
No latch inferred for signal `\controlunit.$func$\276$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:892$122$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:860$317'.
No latch inferred for signal `\controlunit.$func$\276$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:892$122$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:860$317'.
No latch inferred for signal `\controlunit.$func$\264$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:859$90$\264' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:827$310'.
No latch inferred for signal `\controlunit.$func$\264$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:859$121$\264' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:827$310'.
No latch inferred for signal `\controlunit.$func$\264$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:859$121$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:827$310'.
No latch inferred for signal `\controlunit.$func$\264$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:859$121$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:827$310'.
No latch inferred for signal `\controlunit.$func$\264$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:859$121$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:827$310'.
No latch inferred for signal `\controlunit.$func$\255$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:826$89$\255' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:794$303'.
No latch inferred for signal `\controlunit.$func$\255$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:826$120$\255' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:794$303'.
No latch inferred for signal `\controlunit.$func$\255$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:826$120$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:794$303'.
No latch inferred for signal `\controlunit.$func$\255$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:826$120$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:794$303'.
No latch inferred for signal `\controlunit.$func$\255$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:826$120$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:794$303'.
No latch inferred for signal `\controlunit.$func$\242$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:793$88$\242' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:761$296'.
No latch inferred for signal `\controlunit.$func$\242$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:793$119$\242' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:761$296'.
No latch inferred for signal `\controlunit.$func$\242$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:793$119$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:761$296'.
No latch inferred for signal `\controlunit.$func$\242$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:793$119$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:761$296'.
No latch inferred for signal `\controlunit.$func$\242$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:793$119$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:761$296'.
No latch inferred for signal `\controlunit.$func$\229$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:760$87$\229' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:728$289'.
No latch inferred for signal `\controlunit.$func$\229$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:760$118$\229' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:728$289'.
No latch inferred for signal `\controlunit.$func$\229$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:760$118$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:728$289'.
No latch inferred for signal `\controlunit.$func$\229$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:760$118$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:728$289'.
No latch inferred for signal `\controlunit.$func$\229$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:760$118$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:728$289'.
No latch inferred for signal `\controlunit.$func$\217$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:727$86$\217' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:695$282'.
No latch inferred for signal `\controlunit.$func$\217$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:727$117$\217' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:695$282'.
No latch inferred for signal `\controlunit.$func$\217$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:727$117$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:695$282'.
No latch inferred for signal `\controlunit.$func$\217$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:727$117$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:695$282'.
No latch inferred for signal `\controlunit.$func$\217$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:727$117$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:695$282'.
No latch inferred for signal `\controlunit.$func$\205$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:694$85$\205' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:662$275'.
No latch inferred for signal `\controlunit.$func$\205$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:694$116$\205' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:662$275'.
No latch inferred for signal `\controlunit.$func$\205$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:694$116$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:662$275'.
No latch inferred for signal `\controlunit.$func$\205$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:694$116$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:662$275'.
No latch inferred for signal `\controlunit.$func$\205$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:694$116$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:662$275'.
No latch inferred for signal `\controlunit.$func$\191$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:660$84$\191' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:646$268'.
No latch inferred for signal `\controlunit.$func$\191$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:660$115$\191' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:646$268'.
No latch inferred for signal `\controlunit.$func$\191$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:660$115$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:646$268'.
No latch inferred for signal `\controlunit.$func$\191$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:660$115$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:646$268'.
No latch inferred for signal `\controlunit.$func$\191$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:660$115$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:646$268'.
No latch inferred for signal `\controlunit.$func$\189$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:645$83$\189' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:631$261'.
No latch inferred for signal `\controlunit.$func$\189$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:645$114$\189' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:631$261'.
No latch inferred for signal `\controlunit.$func$\189$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:645$114$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:631$261'.
No latch inferred for signal `\controlunit.$func$\189$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:645$114$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:631$261'.
No latch inferred for signal `\controlunit.$func$\189$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:645$114$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:631$261'.
No latch inferred for signal `\controlunit.$func$\187$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:630$82$\187' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:616$254'.
No latch inferred for signal `\controlunit.$func$\187$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:630$113$\187' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:616$254'.
No latch inferred for signal `\controlunit.$func$\187$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:630$113$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:616$254'.
No latch inferred for signal `\controlunit.$func$\187$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:630$113$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:616$254'.
No latch inferred for signal `\controlunit.$func$\187$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:630$113$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:616$254'.
No latch inferred for signal `\controlunit.$func$\185$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:615$81$\185' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:601$247'.
No latch inferred for signal `\controlunit.$func$\185$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:615$112$\185' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:601$247'.
No latch inferred for signal `\controlunit.$func$\185$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:615$112$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:601$247'.
No latch inferred for signal `\controlunit.$func$\185$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:615$112$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:601$247'.
No latch inferred for signal `\controlunit.$func$\185$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:615$112$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:601$247'.
No latch inferred for signal `\controlunit.$func$\183$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:600$80$\183' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:586$240'.
No latch inferred for signal `\controlunit.$func$\183$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:600$111$\183' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:586$240'.
No latch inferred for signal `\controlunit.$func$\183$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:600$111$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:586$240'.
No latch inferred for signal `\controlunit.$func$\183$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:600$111$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:586$240'.
No latch inferred for signal `\controlunit.$func$\183$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:600$111$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:586$240'.
No latch inferred for signal `\controlunit.$func$\181$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:585$79$\181' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:571$233'.
No latch inferred for signal `\controlunit.$func$\181$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:585$110$\181' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:571$233'.
No latch inferred for signal `\controlunit.$func$\181$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:585$110$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:571$233'.
No latch inferred for signal `\controlunit.$func$\181$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:585$110$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:571$233'.
No latch inferred for signal `\controlunit.$func$\181$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:585$110$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:571$233'.
No latch inferred for signal `\controlunit.$func$\178$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:570$78$\178' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:556$226'.
No latch inferred for signal `\controlunit.$func$\178$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:570$109$\178' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:556$226'.
No latch inferred for signal `\controlunit.$func$\178$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:570$109$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:556$226'.
No latch inferred for signal `\controlunit.$func$\178$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:570$109$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:556$226'.
No latch inferred for signal `\controlunit.$func$\178$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:570$109$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:556$226'.
No latch inferred for signal `\controlunit.$func$\175$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:555$77$\175' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:541$219'.
No latch inferred for signal `\controlunit.$func$\175$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:555$108$\175' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:541$219'.
No latch inferred for signal `\controlunit.$func$\175$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:555$108$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:541$219'.
No latch inferred for signal `\controlunit.$func$\175$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:555$108$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:541$219'.
No latch inferred for signal `\controlunit.$func$\175$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:555$108$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:541$219'.
No latch inferred for signal `\controlunit.$func$\168$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:539$76$\168' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:523$212'.
No latch inferred for signal `\controlunit.$func$\168$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:539$107$\168' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:523$212'.
No latch inferred for signal `\controlunit.$func$\168$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:539$107$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:523$212'.
No latch inferred for signal `\controlunit.$func$\168$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:539$107$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:523$212'.
No latch inferred for signal `\controlunit.$func$\168$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:539$107$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:523$212'.
No latch inferred for signal `\controlunit.$func$\164$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:522$75$\164' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:506$205'.
No latch inferred for signal `\controlunit.$func$\164$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:522$106$\164' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:506$205'.
No latch inferred for signal `\controlunit.$func$\164$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:522$106$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:506$205'.
No latch inferred for signal `\controlunit.$func$\164$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:522$106$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:506$205'.
No latch inferred for signal `\controlunit.$func$\164$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:522$106$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:506$205'.
No latch inferred for signal `\controlunit.$func$\160$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:505$74$\160' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:489$198'.
No latch inferred for signal `\controlunit.$func$\160$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:505$105$\160' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:489$198'.
No latch inferred for signal `\controlunit.$func$\160$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:505$105$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:489$198'.
No latch inferred for signal `\controlunit.$func$\160$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:505$105$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:489$198'.
No latch inferred for signal `\controlunit.$func$\160$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:505$105$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:489$198'.
No latch inferred for signal `\controlunit.$func$\156$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:488$73$\156' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:472$191'.
No latch inferred for signal `\controlunit.$func$\156$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:488$104$\156' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:472$191'.
No latch inferred for signal `\controlunit.$func$\156$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:488$104$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:472$191'.
No latch inferred for signal `\controlunit.$func$\156$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:488$104$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:472$191'.
No latch inferred for signal `\controlunit.$func$\156$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:488$104$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:472$191'.
No latch inferred for signal `\controlunit.$func$\152$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:471$72$\152' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:455$184'.
No latch inferred for signal `\controlunit.$func$\152$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:471$103$\152' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:455$184'.
No latch inferred for signal `\controlunit.$func$\152$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:471$103$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:455$184'.
No latch inferred for signal `\controlunit.$func$\152$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:471$103$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:455$184'.
No latch inferred for signal `\controlunit.$func$\152$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:471$103$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:455$184'.
No latch inferred for signal `\controlunit.$func$\139$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:450$71$\139' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:434$177'.
No latch inferred for signal `\controlunit.$func$\139$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:450$102$\139' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:434$177'.
No latch inferred for signal `\controlunit.$func$\139$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:450$102$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:434$177'.
No latch inferred for signal `\controlunit.$func$\139$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:450$102$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:434$177'.
No latch inferred for signal `\controlunit.$func$\139$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:450$102$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:434$177'.
No latch inferred for signal `\alu_32.$func$\1097$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:317$4$\1097' from process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:281$64'.
No latch inferred for signal `\alu_32.$func$\1097$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:317$8$\1097' from process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:281$64'.
No latch inferred for signal `\alu_32.$func$\1097$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:317$8$\a' from process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:281$64'.
No latch inferred for signal `\alu_32.$func$\1097$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:317$8$\b' from process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:281$64'.
No latch inferred for signal `\alu_32.$func$\1097$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:317$8$\s' from process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:281$64'.
No latch inferred for signal `\alu_32.$func$\1094$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:280$3$\1094' from process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:244$57'.
No latch inferred for signal `\alu_32.$func$\1094$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:280$7$\1094' from process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:244$57'.
No latch inferred for signal `\alu_32.$func$\1094$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:280$7$\a' from process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:244$57'.
No latch inferred for signal `\alu_32.$func$\1094$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:280$7$\b' from process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:244$57'.
No latch inferred for signal `\alu_32.$func$\1094$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:280$7$\s' from process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:244$57'.
No latch inferred for signal `\alu_32.$func$\1091$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:243$2$\1091' from process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:207$50'.
No latch inferred for signal `\alu_32.$func$\1091$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:243$6$\1091' from process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:207$50'.
No latch inferred for signal `\alu_32.$func$\1091$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:243$6$\a' from process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:207$50'.
No latch inferred for signal `\alu_32.$func$\1091$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:243$6$\b' from process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:207$50'.
No latch inferred for signal `\alu_32.$func$\1091$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:243$6$\s' from process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:207$50'.
No latch inferred for signal `\alu_32.$func$\1089$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:206$1$\1089' from process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:170$43'.
No latch inferred for signal `\alu_32.$func$\1089$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:206$5$\1089' from process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:170$43'.
No latch inferred for signal `\alu_32.$func$\1089$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:206$5$\a' from process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:170$43'.
No latch inferred for signal `\alu_32.$func$\1089$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:206$5$\b' from process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:170$43'.
No latch inferred for signal `\alu_32.$func$\1089$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:206$5$\s' from process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:170$43'.

3.2.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\registerfile_32.$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_DATA' using process `\registerfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2192$762'.
  created $dff cell `$procdff$1446' with positive edge clock.
Creating register for signal `\registerfile_32.$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN' using process `\registerfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2192$762'.
  created $dff cell `$procdff$1447' with positive edge clock.
Creating register for signal `\registerfile_32.$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_ADDR' using process `\registerfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2192$762'.
  created $dff cell `$procdff$1448' with positive edge clock.
Creating register for signal `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.\pc' using process `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2135$741'.
  created $dff cell `$procdff$1449' with positive edge clock.
Creating register for signal `\csrfile_32.\mstatus' using process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1411$447'.
  created $dff cell `$procdff$1450' with positive edge clock.
Creating register for signal `\csrfile_32.\mcause' using process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1404$441'.
  created $dff cell `$procdff$1451' with positive edge clock.
Creating register for signal `\csrfile_32.\mepc' using process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1396$434'.
  created $dff cell `$procdff$1452' with positive edge clock.
Creating register for signal `\csrfile_32.\meta_irq' using process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1388$427'.
  created $dff cell `$procdff$1453' with positive edge clock.
Creating register for signal `\csrfile_32.\mip' using process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1386$426'.
  created $dff cell `$procdff$1454' with positive edge clock.
Creating register for signal `\csrfile_32.\mie' using process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1384$425'.
  created $dff cell `$procdff$1455' with positive edge clock.
Creating register for signal `\csrfile_32.\mvect' using process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1375$417'.
  created $dff cell `$procdff$1456' with positive edge clock.

3.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\registerfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2192$762'.
Removing empty process `registerfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2192$762'.
Removing empty process `programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2129$754'.
Found and cleaned up 1 empty switch in `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2141$747'.
Removing empty process `programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2141$747'.
Removing empty process `programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2135$741'.
Found and cleaned up 1 empty switch in `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2093$730'.
Removing empty process `meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2093$730'.
Found and cleaned up 1 empty switch in `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2075$723'.
Removing empty process `meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2075$723'.
Found and cleaned up 1 empty switch in `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2054$716'.
Removing empty process `meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2054$716'.
Found and cleaned up 1 empty switch in `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2033$709'.
Removing empty process `meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2033$709'.
Found and cleaned up 1 empty switch in `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2015$702'.
Removing empty process `meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2015$702'.
Found and cleaned up 1 empty switch in `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1998$695'.
Removing empty process `meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1998$695'.
Found and cleaned up 1 empty switch in `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1981$688'.
Removing empty process `meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1981$688'.
Found and cleaned up 1 empty switch in `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1960$681'.
Removing empty process `meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1960$681'.
Found and cleaned up 1 empty switch in `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1892$636'.
Removing empty process `immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1892$636'.
Found and cleaned up 1 empty switch in `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1869$629'.
Removing empty process `immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1869$629'.
Found and cleaned up 1 empty switch in `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1846$622'.
Removing empty process `immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1846$622'.
Found and cleaned up 1 empty switch in `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1823$615'.
Removing empty process `immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1823$615'.
Found and cleaned up 1 empty switch in `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1800$608'.
Removing empty process `immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1800$608'.
Found and cleaned up 1 empty switch in `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1777$601'.
Removing empty process `immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1777$601'.
Found and cleaned up 1 empty switch in `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1754$594'.
Removing empty process `immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1754$594'.
Found and cleaned up 1 empty switch in `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1618$567'.
Removing empty process `datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1618$567'.
Found and cleaned up 1 empty switch in `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1574$560'.
Removing empty process `datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1574$560'.
Found and cleaned up 1 empty switch in `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1553$553'.
Removing empty process `datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1553$553'.
Found and cleaned up 1 empty switch in `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1533$546'.
Removing empty process `datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1533$546'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1299$477'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1298$476'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1297$475'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1296$474'.
Found and cleaned up 1 empty switch in `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1353$467'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1353$467'.
Found and cleaned up 1 empty switch in `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1336$460'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1336$460'.
Found and cleaned up 1 empty switch in `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1305$453'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1305$453'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1411$447'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1404$441'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1396$434'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1388$427'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1386$426'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1384$425'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1375$417'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1200$387'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1200$387'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1179$380'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1179$380'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1124$373'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1124$373'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1091$366'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1091$366'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1058$359'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1058$359'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1025$352'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1025$352'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:992$345'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:992$345'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:959$338'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:959$338'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:926$331'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:926$331'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:893$324'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:893$324'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:860$317'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:860$317'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:827$310'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:827$310'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:794$303'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:794$303'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:761$296'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:761$296'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:728$289'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:728$289'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:695$282'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:695$282'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:662$275'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:662$275'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:646$268'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:646$268'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:631$261'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:631$261'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:616$254'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:616$254'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:601$247'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:601$247'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:586$240'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:586$240'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:571$233'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:571$233'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:556$226'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:556$226'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:541$219'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:541$219'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:523$212'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:523$212'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:506$205'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:506$205'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:489$198'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:489$198'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:472$191'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:472$191'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:455$184'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:455$184'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:434$177'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:434$177'.
Found and cleaned up 1 empty switch in `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:281$64'.
Removing empty process `alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:281$64'.
Found and cleaned up 1 empty switch in `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:244$57'.
Removing empty process `alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:244$57'.
Found and cleaned up 1 empty switch in `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:207$50'.
Removing empty process `alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:207$50'.
Found and cleaned up 1 empty switch in `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:170$43'.
Removing empty process `alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:170$43'.
Cleaned up 59 empty switches.

3.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module registerfile_32.
<suppressed ~3 debug messages>
Optimizing module programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
<suppressed ~9 debug messages>
Optimizing module meminterface_32.
<suppressed ~52 debug messages>
Optimizing module immdecoder_32.
<suppressed ~1 debug messages>
Optimizing module datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
<suppressed ~17 debug messages>
Optimizing module csrfile_32.
<suppressed ~24 debug messages>
Optimizing module controlunit.
<suppressed ~12 debug messages>
Optimizing module alu_32.
<suppressed ~2 debug messages>
Optimizing module RISCV32I.

3.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \registerfile_32..
Finding unused cells or wires in module \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \RISCV32I..
Removed 8 unused cells and 1295 unused wires.
<suppressed ~16 debug messages>

3.5. Executing CHECK pass (checking for obvious problems).
checking module RISCV32I..
checking module alu_32..
checking module controlunit..
Warning: found logic loop in module controlunit:
    cell $procmux$1062 ($pmux)
    cell $procmux$915 ($pmux)
    cell $ternary$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1157$150 ($mux)
    wire \_16_ [0]
    wire \_51_ [0]
    wire \_65_ [0]
Warning: found logic loop in module controlunit:
    cell $procmux$1062 ($pmux)
    cell $procmux$915 ($pmux)
    cell $ternary$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1157$150 ($mux)
    wire \_16_ [0]
    wire \_51_ [1]
    wire \_65_ [0]
Warning: found logic loop in module controlunit:
    cell $procmux$1075 ($pmux)
    cell $procmux$934 ($pmux)
    cell $ternary$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1165$158 ($mux)
    wire \_49_
    wire \_64_
    wire \_73_
Warning: found logic loop in module controlunit:
    cell $procmux$1079 ($pmux)
    cell $procmux$947 ($pmux)
    cell $ternary$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1164$157 ($mux)
    wire \_48_
    wire \_63_
    wire \_72_
Warning: found logic loop in module controlunit:
    cell $procmux$1083 ($pmux)
    cell $procmux$960 ($pmux)
    cell $ternary$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1163$156 ($mux)
    wire \_47_
    wire \_62_
    wire \_71_
Warning: found logic loop in module controlunit:
    cell $procmux$1087 ($pmux)
    cell $procmux$973 ($mux)
    cell $ternary$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1162$155 ($mux)
    wire \_46_
    wire \_61_
    wire \_70_
Warning: found logic loop in module controlunit:
    cell $procmux$1091 ($pmux)
    cell $procmux$976 ($pmux)
    cell $ternary$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1161$154 ($mux)
    wire \_45_
    wire \_60_
    wire \_69_
Warning: found logic loop in module controlunit:
    cell $procmux$1095 ($pmux)
    cell $procmux$989 ($mux)
    cell $ternary$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1160$153 ($mux)
    wire \_44_
    wire \_59_
    wire \_68_
Warning: found logic loop in module controlunit:
    cell $procmux$1099 ($pmux)
    cell $procmux$999 ($pmux)
    cell $ternary$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1158$151 ($mux)
    wire \_43_
    wire \_57_
    wire \_66_
checking module csrfile_32..
checking module datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
checking module immdecoder_32..
checking module meminterface_32..
checking module programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
checking module registerfile_32..
found and reported 9 problems.

3.6. Executing OPT pass (performing simple optimizations).

3.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module controlunit.
Optimizing module csrfile_32.
Optimizing module datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Optimizing module registerfile_32.

3.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
<suppressed ~30 debug messages>
Finding identical cells in module `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6'.
<suppressed ~9 debug messages>
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
<suppressed ~51 debug messages>
Finding identical cells in module `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 30 cells.

3.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RISCV32I..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \controlunit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \csrfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \immdecoder_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \meminterface_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \registerfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~62 debug messages>

3.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RISCV32I.
  Optimizing cells in module \alu_32.
  Optimizing cells in module \controlunit.
    New ctrl vector for $pmux cell $procmux$1009: { \_03_ \_17_ $auto$opt_reduce.cc:132:opt_mux$1458 \_22_ \_23_ \_50_ }
    New ctrl vector for $pmux cell $procmux$1020: { $auto$opt_reduce.cc:132:opt_mux$1462 \_05_ \_17_ \_19_ $auto$opt_reduce.cc:132:opt_mux$1460 \_50_ }
    New ctrl vector for $pmux cell $procmux$1031: { $auto$opt_reduce.cc:132:opt_mux$1466 \_18_ $auto$opt_reduce.cc:132:opt_mux$1464 \_50_ }
    New ctrl vector for $pmux cell $procmux$1041: { $auto$opt_reduce.cc:132:opt_mux$1470 $auto$opt_reduce.cc:132:opt_mux$1468 \_50_ }
    New ctrl vector for $pmux cell $procmux$1052: { \_04_ $auto$opt_reduce.cc:132:opt_mux$1472 \_50_ }
    New ctrl vector for $pmux cell $procmux$1062: { \_05_ \_06_ \_17_ $auto$opt_reduce.cc:132:opt_mux$1474 \_50_ }
    New ctrl vector for $pmux cell $procmux$1107: $auto$opt_reduce.cc:132:opt_mux$1476
    New ctrl vector for $pmux cell $procmux$934: { $auto$opt_reduce.cc:132:opt_mux$1478 \_50_ }
    New ctrl vector for $pmux cell $procmux$947: { $auto$opt_reduce.cc:132:opt_mux$1480 \_50_ }
    New ctrl vector for $pmux cell $procmux$960: { $auto$opt_reduce.cc:132:opt_mux$1482 \_50_ }
    New ctrl vector for $pmux cell $procmux$976: { $auto$opt_reduce.cc:132:opt_mux$1484 \_50_ }
    New ctrl vector for $pmux cell $procmux$999: { $auto$opt_reduce.cc:132:opt_mux$1486 \_50_ }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1457: { \_06_ \_04_ \_18_ \_19_ }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1465: { \_06_ \_05_ }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1469: { \_06_ \_03_ \_04_ \_18_ \_19_ \_22_ }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1477: { \_06_ \_03_ \_05_ \_04_ \_17_ \_18_ \_19_ \_22_ \_23_ \_24_ }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1479: { \_06_ \_03_ \_05_ \_04_ \_17_ \_18_ \_19_ \_22_ \_23_ \_24_ }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1481: { \_06_ \_03_ \_05_ \_04_ \_17_ \_18_ \_19_ \_22_ \_23_ \_24_ }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1483: { \_06_ \_03_ \_05_ \_04_ \_17_ \_18_ \_19_ \_22_ \_23_ \_24_ }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1485: { \_06_ \_03_ \_05_ \_04_ \_18_ \_22_ \_23_ }
  Optimizing cells in module \controlunit.
  Optimizing cells in module \csrfile_32.
    New ctrl vector for $pmux cell $procmux$898: \_06_
    New ctrl vector for $pmux cell $procmux$902: \_01_
  Optimizing cells in module \csrfile_32.
  Optimizing cells in module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
    New ctrl vector for $pmux cell $procmux$876: { \_30_ \_31_ \_33_ }
    New ctrl vector for $pmux cell $procmux$882: { \_09_ \_10_ \_11_ }
  Optimizing cells in module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
  Optimizing cells in module \immdecoder_32.
    New ctrl vector for $pmux cell $procmux$820: { $auto$opt_reduce.cc:132:opt_mux$1488 \_05_ }
    New ctrl vector for $pmux cell $procmux$828: { \_03_ $auto$opt_reduce.cc:132:opt_mux$1490 \_05_ }
    New ctrl vector for $pmux cell $procmux$836: { $auto$opt_reduce.cc:132:opt_mux$1494 $auto$opt_reduce.cc:132:opt_mux$1492 \_05_ }
    New ctrl vector for $pmux cell $procmux$844: { $auto$opt_reduce.cc:132:opt_mux$1498 \_02_ \_04_ $auto$opt_reduce.cc:132:opt_mux$1496 }
    New ctrl vector for $pmux cell $procmux$852: { $auto$opt_reduce.cc:132:opt_mux$1502 $auto$opt_reduce.cc:132:opt_mux$1500 }
    New ctrl vector for $pmux cell $procmux$860: { $auto$opt_reduce.cc:132:opt_mux$1506 \_03_ $auto$opt_reduce.cc:132:opt_mux$1504 \_05_ }
    New ctrl vector for $pmux cell $procmux$868: { \_00_ \_01_ $auto$opt_reduce.cc:132:opt_mux$1508 \_05_ }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1487: { \_03_ \_00_ \_01_ \_02_ \_04_ }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1507: { \_03_ \_02_ \_04_ }
  Optimizing cells in module \immdecoder_32.
  Optimizing cells in module \meminterface_32.
    New ctrl vector for $pmux cell $procmux$787: \_06_
    New ctrl vector for $pmux cell $procmux$791: { \_01_ \_02_ \_03_ }
    New ctrl vector for $pmux cell $procmux$802: \mem_size [2]
    New ctrl vector for $pmux cell $procmux$806: \mem_addr [1]
    New ctrl vector for $pmux cell $procmux$810: \mem_size [2]
    New ctrl vector for $pmux cell $procmux$814: { \_01_ \_02_ \_03_ }
  Optimizing cells in module \meminterface_32.
  Optimizing cells in module \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
    New ctrl vector for $pmux cell $procmux$776: { \_3_ \_4_ \_5_ }
  Optimizing cells in module \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
  Optimizing cells in module \registerfile_32.
    Consolidated identical input bits for $mux cell $procmux$769:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN[31:0]$764
      New ports: A=1'0, B=1'1, Y=$0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN[31:0]$764 [0]
      New connections: $0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN[31:0]$764 [31:1] = { $0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN[31:0]$764 [0] $0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN[31:0]$764 [0] $0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN[31:0]$764 [0] $0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN[31:0]$764 [0] $0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN[31:0]$764 [0] $0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN[31:0]$764 [0] $0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN[31:0]$764 [0] $0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN[31:0]$764 [0] $0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN[31:0]$764 [0] $0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN[31:0]$764 [0] $0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN[31:0]$764 [0] $0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN[31:0]$764 [0] $0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN[31:0]$764 [0] $0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN[31:0]$764 [0] $0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN[31:0]$764 [0] $0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN[31:0]$764 [0] $0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN[31:0]$764 [0] $0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN[31:0]$764 [0] $0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN[31:0]$764 [0] $0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN[31:0]$764 [0] $0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN[31:0]$764 [0] $0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN[31:0]$764 [0] $0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN[31:0]$764 [0] $0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN[31:0]$764 [0] $0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN[31:0]$764 [0] $0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN[31:0]$764 [0] $0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN[31:0]$764 [0] $0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN[31:0]$764 [0] $0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN[31:0]$764 [0] $0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN[31:0]$764 [0] $0$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$755_EN[31:0]$764 [0] }
  Optimizing cells in module \registerfile_32.
Performed a total of 41 changes.

3.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\controlunit'.
<suppressed ~9 debug messages>
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6'.
Finding identical cells in module `\immdecoder_32'.
<suppressed ~6 debug messages>
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 5 cells.

3.6.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$proc_dlatch.cc:409:proc_dlatch$1417 ($dlatch) from module csrfile_32.
Removing $auto$proc_dlatch.cc:409:proc_dlatch$1434 ($dlatch) from module csrfile_32.
Removing $auto$proc_dlatch.cc:409:proc_dlatch$1279 ($dlatch) from module meminterface_32.
Removing $auto$proc_dlatch.cc:409:proc_dlatch$1296 ($dlatch) from module meminterface_32.
Removing $auto$proc_dlatch.cc:409:proc_dlatch$1313 ($dlatch) from module meminterface_32.
Removing $auto$proc_dlatch.cc:409:proc_dlatch$1233 ($dlatch) from module meminterface_32.
Replaced 6 DFF cells.

3.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \registerfile_32..
Removed 2 unused cells and 43 unused wires.
<suppressed ~7 debug messages>

3.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module controlunit.
Optimizing module csrfile_32.
<suppressed ~1 debug messages>
Optimizing module datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
<suppressed ~1 debug messages>
Optimizing module programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Optimizing module registerfile_32.

3.6.9. Rerunning OPT passes. (Maybe there is more to do..)

3.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RISCV32I..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \controlunit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \csrfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \immdecoder_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \meminterface_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \registerfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~58 debug messages>

3.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RISCV32I.
  Optimizing cells in module \alu_32.
  Optimizing cells in module \controlunit.
  Optimizing cells in module \csrfile_32.
  Optimizing cells in module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
  Optimizing cells in module \immdecoder_32.
  Optimizing cells in module \meminterface_32.
  Optimizing cells in module \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
  Optimizing cells in module \registerfile_32.
Performed a total of 0 changes.

3.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

3.6.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \registerfile_32..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

3.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module controlunit.
Optimizing module csrfile_32.
Optimizing module datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Optimizing module registerfile_32.

3.6.16. Rerunning OPT passes. (Maybe there is more to do..)

3.6.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RISCV32I..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \controlunit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \csrfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \immdecoder_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \meminterface_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \registerfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~58 debug messages>

3.6.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RISCV32I.
  Optimizing cells in module \alu_32.
  Optimizing cells in module \controlunit.
  Optimizing cells in module \csrfile_32.
  Optimizing cells in module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
  Optimizing cells in module \immdecoder_32.
  Optimizing cells in module \meminterface_32.
  Optimizing cells in module \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
  Optimizing cells in module \registerfile_32.
Performed a total of 0 changes.

3.6.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

3.6.20. Executing OPT_RMDFF pass (remove dff with constant values).

3.6.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \registerfile_32..

3.6.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module controlunit.
Optimizing module csrfile_32.
Optimizing module datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Optimizing module registerfile_32.

3.6.23. Finished OPT passes. (There is nothing left to do.)

3.7. Executing WREDUCE pass (reducing word size of cells).
Removed top 26 bits (of 31) from port B of cell alu_32.$shl$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:143$14 ($shl).
Removed top 3 bits (of 4) from port B of cell alu_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:144$15 ($eq).
Removed top 2 bits (of 4) from port B of cell alu_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:147$18 ($eq).
Removed top 2 bits (of 4) from port B of cell alu_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:152$23 ($eq).
Removed top 1 bits (of 4) from port B of cell alu_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:156$27 ($eq).
Removed top 26 bits (of 31) from port B of cell alu_32.$shr$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:157$28 ($shr).
Removed top 1 bits (of 4) from port B of cell alu_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:158$29 ($eq).
Removed top 26 bits (of 31) from port B of cell alu_32.$sshr$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:159$30 ($sshr).
Removed top 1 bits (of 4) from port B of cell alu_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:162$33 ($eq).
Removed top 1 bits (of 4) from port B of cell alu_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:164$35 ($eq).
Removed top 2 bits (of 7) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:425$135 ($eq).
Removed top 1 bits (of 7) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:426$136 ($eq).
Removed top 3 bits (of 7) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:427$137 ($eq).
Removed top 2 bits (of 4) from port B of cell controlunit.$or$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:430$140 ($or).
Removed top 1 bits (of 2) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:431$141 ($eq).
Removed top 2 bits (of 3) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:453$146 ($eq).
Removed top 1 bits (of 7) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1169$162 ($eq).
Removed top 2 bits (of 7) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1170$163 ($eq).
Removed top 1 bits (of 2) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1175$168 ($eq).
Removed top 5 bits (of 7) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1216$175 ($eq).
Removed top 1 bits (of 7) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1217$176 ($eq).
Removed top 2 bits (of 12) from port B of cell csrfile_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1303$400 ($eq).
Removed top 2 bits (of 12) from port B of cell csrfile_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1304$401 ($eq).
Removed top 26 bits (of 32) from port B of cell csrfile_32.$add$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1334$406 ($add).
Removed top 2 bits (of 12) from port B of cell csrfile_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1368$410 ($eq).
Removed top 2 bits (of 12) from port B of cell csrfile_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1390$428 ($eq).
Removed top 2 bits (of 12) from port B of cell csrfile_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1398$435 ($eq).
Removed top 2 bits (of 12) from port B of cell csrfile_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1406$442 ($eq).
Removed top 2 bits (of 12) from port B of cell csrfile_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1416$451 ($eq).
Removed top 1 bits (of 2) from port B of cell datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1532$488 ($eq).
Removed top 1 bits (of 2) from port B of cell datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1552$491 ($eq).
Removed top 1 bits (of 2) from port B of cell datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1571$493 ($eq).
Removed top 1 bits (of 2) from port B of cell datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1614$517 ($eq).
Removed top 1 bits (of 7) from port B of cell datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1643$527 ($eq).
Removed top 5 bits (of 7) from port B of cell datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1649$533 ($eq).
Removed cell datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$ternary$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1655$539 ($mux).
Removed top 2 bits (of 4) from mux cell datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$ternary$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1656$540 ($mux).
Removed top 2 bits (of 4) from wire datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6._50_.
Removed top 2 bits (of 3) from port B of cell immdecoder_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1749$589 ($eq).
Removed top 1 bits (of 3) from port B of cell immdecoder_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1750$590 ($eq).
Removed top 1 bits (of 3) from port B of cell immdecoder_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1751$591 ($eq).
Removed top 1 bits (of 2) from port B of cell meminterface_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1957$660 ($eq).
Removed top 1 bits (of 2) from port B of cell meminterface_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2031$670 ($eq).
Removed top 1 bits (of 2) from port B of cell programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$eq$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2137$742 ($eq).
Removed top 29 bits (of 32) from port B of cell programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.$add$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2160$746 ($add).
Removed cell registerfile_32.$procmux$771 ($mux).
Removed cell registerfile_32.$procmux$773 ($mux).
Removed top 31 bits (of 32) from FF cell registerfile_32.$procdff$1447 ($dff).

3.8. Executing PEEPOPT pass (run peephole optimizers).

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \registerfile_32..
Removed 0 unused cells and 4 unused wires.
<suppressed ~2 debug messages>

3.10. Executing TECHMAP pass (map to technology primitives).

3.10.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

3.10.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~704 debug messages>

3.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module RISCV32I:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module alu_32:
  creating $macc model for $add$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:138$9 ($add).
  creating $macc model for $sub$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:141$12 ($sub).
  creating $alu model for $macc $sub$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:141$12.
  creating $alu model for $macc $add$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:138$9.
  creating $alu model for $lt$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:145$16 ($lt): new $alu
  creating $alu model for $lt$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:150$21 ($lt): merged with $sub$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:141$12.
  creating $alu cell for $lt$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:145$16: $auto$alumacc.cc:474:replace_alu$1511
  creating $alu cell for $add$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:138$9: $auto$alumacc.cc:474:replace_alu$1518
  creating $alu cell for $sub$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:141$12, $lt$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:150$21: $auto$alumacc.cc:474:replace_alu$1521
  created 3 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module controlunit:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module csrfile_32:
  creating $macc model for $add$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1334$406 ($add).
  creating $alu model for $macc $add$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1334$406.
  creating $alu cell for $add$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1334$406: $auto$alumacc.cc:474:replace_alu$1526
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6:
  creating $macc model for $add$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1602$505 ($add).
  creating $alu model for $macc $add$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1602$505.
  creating $alu cell for $add$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1602$505: $auto$alumacc.cc:474:replace_alu$1529
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module immdecoder_32:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module meminterface_32:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6:
  creating $macc model for $add$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2160$746 ($add).
  creating $alu model for $macc $add$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2160$746.
  creating $alu cell for $add$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2160$746: $auto$alumacc.cc:474:replace_alu$1532
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module registerfile_32:
  created 0 $alu and 0 $macc cells.

3.12. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module alu_32 that may be considered for resource sharing.
  Analyzing resource sharing options for $sshr$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:159$30 ($sshr):
    Found 1 activation_patterns using ctrl signal \_22_.
    No candidates found.
  Analyzing resource sharing options for $shr$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:157$28 ($shr):
    Found 1 activation_patterns using ctrl signal \_20_.
    No candidates found.
  Analyzing resource sharing options for $shl$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:143$14 ($shl):
    Found 1 activation_patterns using ctrl signal \_06_.
    No candidates found.
Found 2 cells in module registerfile_32 that may be considered for resource sharing.
  Analyzing resource sharing options for $memrd$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2196$767 ($memrd):
    Found 1 activation_patterns using ctrl signal \_2_.
    Found 1 candidates: $memrd$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2195$766
    Analyzing resource sharing with $memrd$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2195$766 ($memrd):
      Found 1 activation_patterns using ctrl signal \_4_.
      Activation pattern for cell $memrd$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2196$767: \_2_ = 1'0
      Activation pattern for cell $memrd$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2195$766: \_4_ = 1'0
      Size of SAT problem: 2 cells, 27 variables, 51 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \_4_ \_2_ } = 2'00
  Analyzing resource sharing options for $memrd$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2195$766 ($memrd):
    Found 1 activation_patterns using ctrl signal \_4_.
    No candidates found.

3.13. Executing OPT pass (performing simple optimizations).

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
<suppressed ~1 debug messages>
Optimizing module controlunit.
Optimizing module csrfile_32.
Optimizing module datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Optimizing module registerfile_32.

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RISCV32I..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \controlunit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \csrfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \immdecoder_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \meminterface_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \registerfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~56 debug messages>

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RISCV32I.
  Optimizing cells in module \alu_32.
  Optimizing cells in module \controlunit.
  Optimizing cells in module \csrfile_32.
  Optimizing cells in module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
  Optimizing cells in module \immdecoder_32.
  Optimizing cells in module \meminterface_32.
  Optimizing cells in module \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
  Optimizing cells in module \registerfile_32.
Performed a total of 0 changes.

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

3.13.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \registerfile_32..
Removed 1 unused cells and 3 unused wires.
<suppressed ~2 debug messages>

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module controlunit.
Optimizing module csrfile_32.
Optimizing module datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Optimizing module registerfile_32.

3.13.9. Rerunning OPT passes. (Maybe there is more to do..)

3.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RISCV32I..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \controlunit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \csrfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \immdecoder_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \meminterface_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \registerfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~56 debug messages>

3.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RISCV32I.
  Optimizing cells in module \alu_32.
  Optimizing cells in module \controlunit.
  Optimizing cells in module \csrfile_32.
  Optimizing cells in module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
  Optimizing cells in module \immdecoder_32.
  Optimizing cells in module \meminterface_32.
  Optimizing cells in module \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
  Optimizing cells in module \registerfile_32.
Performed a total of 0 changes.

3.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

3.13.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \registerfile_32..

3.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module controlunit.
Optimizing module csrfile_32.
Optimizing module datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Optimizing module registerfile_32.

3.13.16. Finished OPT passes. (There is nothing left to do.)

3.14. Executing FSM pass (extract and optimize FSM).

3.14.1. Executing FSM_DETECT pass (finding FSMs in design).

3.14.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.14.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \registerfile_32..

3.14.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.14.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.14.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.14.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.15. Executing OPT pass (performing simple optimizations).

3.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module controlunit.
Optimizing module csrfile_32.
Optimizing module datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Optimizing module registerfile_32.

3.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

3.15.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \registerfile_32..

3.15.5. Finished fast OPT passes.

3.16. Executing MEMORY pass.

3.16.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$768' in module `\registerfile_32': merged $dff to cell.
Checking cell `$memrd$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2195$766' in module `\registerfile_32': no (compatible) $dff found.
Checking cell `$memrd$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2196$767' in module `\registerfile_32': no (compatible) $dff found.

3.16.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \registerfile_32..
Removed 5 unused cells and 5 unused wires.
<suppressed ~6 debug messages>

3.16.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \registerfile_32..

3.16.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\$mem$\654' in module `\registerfile_32':
  no cells found. removing memory.
Collecting $memrd, $memwr and $meminit for memory `\654' in module `\registerfile_32':
  $memwr$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2193$768 ($memwr)
  $memrd$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2196$767 ($memrd)
  $memrd$\654$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:2195$766 ($memrd)

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \registerfile_32..

3.18. Executing OPT pass (performing simple optimizations).

3.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
<suppressed ~6 debug messages>
Optimizing module controlunit.
<suppressed ~32 debug messages>
Optimizing module csrfile_32.
Optimizing module datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
<suppressed ~7 debug messages>
Optimizing module immdecoder_32.
<suppressed ~7 debug messages>
Optimizing module meminterface_32.
<suppressed ~2 debug messages>
Optimizing module programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Optimizing module registerfile_32.
<suppressed ~1 debug messages>

3.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

3.18.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \registerfile_32..
Removed 11 unused cells and 25 unused wires.
<suppressed ~17 debug messages>

3.18.5. Finished fast OPT passes.

3.19. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \654 in module \registerfile_32:
  created 32 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 62 $mux cells.
  write interface: 32 write mux blocks.

3.20. Executing OPT pass (performing simple optimizations).

3.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module controlunit.
Optimizing module csrfile_32.
Optimizing module datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Optimizing module registerfile_32.
<suppressed ~10 debug messages>

3.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

3.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RISCV32I..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \controlunit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \csrfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \immdecoder_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \meminterface_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \registerfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~81 debug messages>

3.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RISCV32I.
  Optimizing cells in module \alu_32.
  Optimizing cells in module \controlunit.
    Consolidated identical input bits for $pmux cell $procmux$1127:
      Old ports: A={ 2'11 \funct3 [2] 1'0 }, B=8'01101111, Y=\_31_
      New ports: A={ 1'1 \funct3 [2] 1'0 }, B=6'010111, Y={ \_31_ [3] \_31_ [1:0] }
      New connections: \_31_ [2] = 1'1
    Consolidated identical input bits for $mux cell $ternary$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:424$134:
      Old ports: A={ 1'0 \funct3 }, B={ \funct7 [3] \funct3 }, Y=\_21_
      New ports: A=1'0, B=\funct7 [3], Y=\_21_ [3]
      New connections: \_21_ [2:0] = \funct3
    Consolidated identical input bits for $mux cell $ternary$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:428$138:
      Old ports: A=2'00, B=2'10, Y=\_25_
      New ports: A=1'0, B=1'1, Y=\_25_ [1]
      New connections: \_25_ [0] = 1'0
  Optimizing cells in module \controlunit.
  Optimizing cells in module \csrfile_32.
  Optimizing cells in module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
    Consolidated identical input bits for $mux cell $ternary$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1656$540:
      Old ports: A=2'00, B=2'10, Y=\_50_
      New ports: A=1'0, B=1'1, Y=\_50_ [1]
      New connections: \_50_ [0] = 1'0
  Optimizing cells in module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
    Consolidated identical input bits for $mux cell $ternary$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1657$541:
      Old ports: A={ 2'01 \_50_ }, B=4'1011, Y=\_51_
      New ports: A={ 1'1 \_50_ [1] 1'0 }, B=3'011, Y=\_51_ [2:0]
      New connections: \_51_ [3] = \_51_ [0]
  Optimizing cells in module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
    Consolidated identical input bits for $mux cell $ternary$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1658$542:
      Old ports: A=\_51_, B=4'0010, Y=\_52_
      New ports: A=\_51_ [2:0], B=3'010, Y=\_52_ [2:0]
      New connections: \_52_ [3] = \_52_ [0]
  Optimizing cells in module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
    Consolidated identical input bits for $mux cell $ternary$/home/dadmin/Documents/tesis/dev/qflow/unpipelined/source/riscv32i.v:1659$543:
      Old ports: A=\_52_, B=4'0000, Y=\_53_
      New ports: A=\_52_ [2:0], B=3'000, Y=\_53_ [2:0]
      New connections: \_53_ [3] = \_53_ [0]
  Optimizing cells in module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
  Optimizing cells in module \immdecoder_32.
  Optimizing cells in module \meminterface_32.
    Consolidated identical input bits for $mux cell $procmux$802:
      Old ports: A={ \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] }, B=16'0000000000000000, Y=\halfword_size_load.extension
      New ports: A=\halfword_size_load.halfwordval [15], B=1'0, Y=\halfword_size_load.extension [0]
      New connections: \halfword_size_load.extension [15:1] = { \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] }
    Consolidated identical input bits for $mux cell $procmux$810:
      Old ports: A={ \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] }, B=24'000000000000000000000000, Y=\byte_size_load.extension
      New ports: A=\byte_size_load.byteval [7], B=1'0, Y=\byte_size_load.extension [0]
      New connections: \byte_size_load.extension [23:1] = { \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] }
  Optimizing cells in module \meminterface_32.
  Optimizing cells in module \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
  Optimizing cells in module \registerfile_32.
Performed a total of 9 changes.

3.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

3.20.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.20.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \registerfile_32..
Removed 0 unused cells and 101 unused wires.
<suppressed ~1 debug messages>

3.20.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module controlunit.
<suppressed ~2 debug messages>
Optimizing module csrfile_32.
Optimizing module datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
<suppressed ~1 debug messages>
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Optimizing module registerfile_32.

3.20.9. Rerunning OPT passes. (Maybe there is more to do..)

3.20.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RISCV32I..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \controlunit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \csrfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \immdecoder_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \meminterface_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \registerfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~81 debug messages>

3.20.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RISCV32I.
  Optimizing cells in module \alu_32.
  Optimizing cells in module \controlunit.
  Optimizing cells in module \csrfile_32.
  Optimizing cells in module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
  Optimizing cells in module \immdecoder_32.
  Optimizing cells in module \meminterface_32.
  Optimizing cells in module \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
  Optimizing cells in module \registerfile_32.
Performed a total of 0 changes.

3.20.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

3.20.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.20.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \registerfile_32..
Removed 0 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

3.20.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module controlunit.
Optimizing module csrfile_32.
Optimizing module datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Optimizing module registerfile_32.

3.20.16. Finished OPT passes. (There is nothing left to do.)

3.21. Executing TECHMAP pass (map to technology primitives).

3.21.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=5 for cells of type $pmux.
Using extmapper simplemap for cells of type $dlatch.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=2 for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$943af4e63d02cf420cf82d17400bd04ea07088b0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod\_90_alu\A_SIGNED=1\B_SIGNED=1\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=12 for cells of type $pmux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=6\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=7 for cells of type $pmux.
Using extmapper simplemap for cells of type $dff.
Using template $paramod\_90_pmux\WIDTH=11\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
No more expansions possible.
<suppressed ~3585 debug messages>

3.22. Executing OPT pass (performing simple optimizations).

3.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
<suppressed ~254 debug messages>
Optimizing module controlunit.
<suppressed ~156 debug messages>
Optimizing module csrfile_32.
<suppressed ~494 debug messages>
Optimizing module datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
<suppressed ~68 debug messages>
Optimizing module immdecoder_32.
<suppressed ~59 debug messages>
Optimizing module meminterface_32.
<suppressed ~8 debug messages>
Optimizing module programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
<suppressed ~192 debug messages>
Optimizing module registerfile_32.
<suppressed ~64 debug messages>

3.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
<suppressed ~1560 debug messages>
Finding identical cells in module `\controlunit'.
<suppressed ~282 debug messages>
Finding identical cells in module `\csrfile_32'.
<suppressed ~189 debug messages>
Finding identical cells in module `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6'.
<suppressed ~93 debug messages>
Finding identical cells in module `\immdecoder_32'.
<suppressed ~51 debug messages>
Finding identical cells in module `\meminterface_32'.
<suppressed ~60 debug messages>
Finding identical cells in module `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6'.
<suppressed ~6 debug messages>
Finding identical cells in module `\registerfile_32'.
Removed a total of 747 cells.

3.22.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \registerfile_32..
Removed 142 unused cells and 2054 unused wires.
<suppressed ~150 debug messages>

3.22.5. Finished fast OPT passes.

3.23. Executing ABC pass (technology mapping using ABC).

3.23.1. Extracting gate netlist of module `\RISCV32I' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

3.23.2. Extracting gate netlist of module `\alu_32' to `<abc-temp-dir>/input.blif'..
Extracted 1696 gates and 1766 wires to a netlist network with 68 inputs and 36 outputs.

3.23.2.1. Executing ABC.
Running ABC command: abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.2.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       27
ABC RESULTS:            ANDNOT cells:      116
ABC RESULTS:              AOI3 cells:       45
ABC RESULTS:              AOI4 cells:       57
ABC RESULTS:               MUX cells:      341
ABC RESULTS:              NAND cells:       89
ABC RESULTS:               NOR cells:       22
ABC RESULTS:               NOT cells:      135
ABC RESULTS:              OAI3 cells:       55
ABC RESULTS:              OAI4 cells:       97
ABC RESULTS:                OR cells:      203
ABC RESULTS:             ORNOT cells:       85
ABC RESULTS:              XNOR cells:       14
ABC RESULTS:               XOR cells:       68
ABC RESULTS:        internal signals:     1662
ABC RESULTS:           input signals:       68
ABC RESULTS:          output signals:       36
Removing temp directory.

3.23.3. Extracting gate netlist of module `\controlunit' to `<abc-temp-dir>/input.blif'..
Breaking loop using new signal $abcloop$17062: \_47_ -> \_62_
Breaking loop using new signal $abcloop$17063: \_48_ -> \_63_
Breaking loop using new signal $abcloop$17064: \_49_ -> \_64_
Extracted 219 gates and 242 wires to a netlist network with 21 inputs and 28 outputs.

3.23.3.1. Executing ABC.
Running ABC command: abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.3.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        3
ABC RESULTS:            ANDNOT cells:       28
ABC RESULTS:              AOI3 cells:        7
ABC RESULTS:              AOI4 cells:        5
ABC RESULTS:               MUX cells:        9
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               NOR cells:       14
ABC RESULTS:               NOT cells:       10
ABC RESULTS:              OAI3 cells:        5
ABC RESULTS:              OAI4 cells:        2
ABC RESULTS:                OR cells:       44
ABC RESULTS:             ORNOT cells:       17
ABC RESULTS:        internal signals:      193
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       28
Removing temp directory.

3.23.4. Extracting gate netlist of module `\csrfile_32' to `<abc-temp-dir>/input.blif'..
Extracted 575 gates and 756 wires to a netlist network with 179 inputs and 160 outputs.

3.23.4.1. Executing ABC.
Running ABC command: abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.4.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        4
ABC RESULTS:            ANDNOT cells:       52
ABC RESULTS:              AOI3 cells:       38
ABC RESULTS:              AOI4 cells:       29
ABC RESULTS:               MUX cells:      192
ABC RESULTS:              NAND cells:       22
ABC RESULTS:               NOR cells:        8
ABC RESULTS:               NOT cells:        7
ABC RESULTS:              OAI4 cells:        1
ABC RESULTS:                OR cells:       44
ABC RESULTS:             ORNOT cells:       38
ABC RESULTS:              XNOR cells:       13
ABC RESULTS:               XOR cells:       17
ABC RESULTS:        internal signals:      417
ABC RESULTS:           input signals:      179
ABC RESULTS:          output signals:      160
Removing temp directory.

3.23.5. Extracting gate netlist of module `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6' to `<abc-temp-dir>/input.blif'..
Extracted 786 gates and 1075 wires to a netlist network with 287 inputs and 137 outputs.

3.23.5.1. Executing ABC.
Running ABC command: abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.5.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       12
ABC RESULTS:            ANDNOT cells:       54
ABC RESULTS:              AOI3 cells:       25
ABC RESULTS:              AOI4 cells:       34
ABC RESULTS:               MUX cells:       98
ABC RESULTS:              NAND cells:       33
ABC RESULTS:               NOR cells:        9
ABC RESULTS:               NOT cells:      119
ABC RESULTS:              OAI3 cells:       27
ABC RESULTS:              OAI4 cells:       65
ABC RESULTS:                OR cells:       24
ABC RESULTS:             ORNOT cells:       50
ABC RESULTS:              XNOR cells:       22
ABC RESULTS:               XOR cells:       41
ABC RESULTS:        internal signals:      651
ABC RESULTS:           input signals:      287
ABC RESULTS:          output signals:      137
Removing temp directory.

3.23.6. Extracting gate netlist of module `\immdecoder_32' to `<abc-temp-dir>/input.blif'..
Extracted 93 gates and 123 wires to a netlist network with 28 inputs and 32 outputs.

3.23.6.1. Executing ABC.
Running ABC command: abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.6.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:       29
ABC RESULTS:               MUX cells:       27
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:        7
ABC RESULTS:              OAI3 cells:        5
ABC RESULTS:              OAI4 cells:        1
ABC RESULTS:                OR cells:        6
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:        internal signals:       63
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       32
Removing temp directory.

3.23.7. Extracting gate netlist of module `\meminterface_32' to `<abc-temp-dir>/input.blif'..
Extracted 553 gates and 664 wires to a netlist network with 109 inputs and 105 outputs.

3.23.7.1. Executing ABC.
Running ABC command: abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.7.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:       11
ABC RESULTS:              AOI4 cells:       64
ABC RESULTS:               MUX cells:       88
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               NOT cells:       57
ABC RESULTS:              OAI3 cells:       88
ABC RESULTS:              OAI4 cells:       16
ABC RESULTS:                OR cells:       18
ABC RESULTS:             ORNOT cells:       21
ABC RESULTS:        internal signals:      450
ABC RESULTS:           input signals:      109
ABC RESULTS:          output signals:      105
Removing temp directory.

3.23.8. Extracting gate netlist of module `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6' to `<abc-temp-dir>/input.blif'..
Extracted 318 gates and 482 wires to a netlist network with 163 inputs and 95 outputs.

3.23.8.1. Executing ABC.
Running ABC command: abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.8.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:       46
ABC RESULTS:              AOI4 cells:       32
ABC RESULTS:               MUX cells:       64
ABC RESULTS:              NAND cells:       16
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:       18
ABC RESULTS:             ORNOT cells:       34
ABC RESULTS:              XNOR cells:       12
ABC RESULTS:               XOR cells:       17
ABC RESULTS:        internal signals:      224
ABC RESULTS:           input signals:      163
ABC RESULTS:          output signals:       95
Removing temp directory.

3.23.9. Extracting gate netlist of module `\registerfile_32' to `<abc-temp-dir>/input.blif'..
Extracted 3170 gates and 4243 wires to a netlist network with 1072 inputs and 1088 outputs.

3.23.9.1. Executing ABC.
Running ABC command: abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.9.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:       99
ABC RESULTS:               MUX cells:     3008
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:        9
ABC RESULTS:                OR cells:       49
ABC RESULTS:             ORNOT cells:        5
ABC RESULTS:        internal signals:     2083
ABC RESULTS:           input signals:     1072
ABC RESULTS:          output signals:     1088
Removing temp directory.

3.24. Executing OPT pass (performing simple optimizations).

3.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
<suppressed ~120 debug messages>
Optimizing module controlunit.
<suppressed ~5 debug messages>
Optimizing module csrfile_32.
<suppressed ~25 debug messages>
Optimizing module datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Optimizing module immdecoder_32.
<suppressed ~1 debug messages>
Optimizing module meminterface_32.
Optimizing module programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Optimizing module registerfile_32.
<suppressed ~960 debug messages>

3.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

3.24.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \registerfile_32..
Removed 7 unused cells and 3896 unused wires.
<suppressed ~21 debug messages>

3.24.5. Finished fast OPT passes.

3.25. Executing HIERARCHY pass (managing design hierarchy).

3.25.1. Analyzing design hierarchy..
Top module:  \RISCV32I
Used module:     \controlunit
Used module:     \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6
Used module:         \alu_32
Used module:         \csrfile_32
Used module:         \immdecoder_32
Used module:         \meminterface_32
Used module:         \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6
Used module:         \registerfile_32

3.25.2. Analyzing design hierarchy..
Top module:  \RISCV32I
Used module:     \controlunit
Used module:     \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6
Used module:         \alu_32
Used module:         \csrfile_32
Used module:         \immdecoder_32
Used module:         \meminterface_32
Used module:         \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6
Used module:         \registerfile_32
Removed 0 unused modules.

3.26. Printing statistics.

=== RISCV32I ===

   Number of wires:                 31
   Number of wire bits:            299
   Number of public wires:          31
   Number of public wire bits:     299
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     controlunit                     1
     datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6      1

=== alu_32 ===

   Number of wires:               1326
   Number of wire bits:           1422
   Number of public wires:           8
   Number of public wire bits:     104
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1354
     $_ANDNOT_                     116
     $_AND_                         27
     $_AOI3_                        45
     $_AOI4_                        57
     $_MUX_                        341
     $_NAND_                        89
     $_NOR_                         22
     $_NOT_                        135
     $_OAI3_                        55
     $_OAI4_                        97
     $_ORNOT_                       85
     $_OR_                         203
     $_XNOR_                        14
     $_XOR_                         68

=== controlunit ===

   Number of wires:                155
   Number of wire bits:            175
   Number of public wires:          26
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                158
     $_ANDNOT_                      28
     $_AND_                          3
     $_AOI3_                         7
     $_AOI4_                         5
     $_DLATCH_P_                     1
     $_MUX_                          9
     $_NAND_                        13
     $_NOR_                         14
     $_NOT_                         10
     $_OAI3_                         5
     $_OAI4_                         2
     $_ORNOT_                       17
     $_OR_                          44

=== csrfile_32 ===

   Number of wires:                331
   Number of wire bits:            715
   Number of public wires:          27
   Number of public wire bits:     411
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                563
     $_ANDNOT_                      52
     $_AND_                          4
     $_AOI3_                        38
     $_AOI4_                        29
     $_DFF_P_                       99
     $_MUX_                        192
     $_NAND_                        22
     $_NOR_                          8
     $_NOT_                          6
     $_OAI4_                         1
     $_ORNOT_                       38
     $_OR_                          44
     $_XNOR_                        13
     $_XOR_                         17

=== datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6 ===

   Number of wires:                529
   Number of wire bits:           1203
   Number of public wires:          49
   Number of public wire bits:     692
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                652
     $_ANDNOT_                      54
     $_AND_                         12
     $_AOI3_                        25
     $_AOI4_                        34
     $_DLATCH_P_                    33
     $_MUX_                         98
     $_NAND_                        33
     $_NOR_                          9
     $_NOT_                        119
     $_OAI3_                        27
     $_OAI4_                        65
     $_ORNOT_                       50
     $_OR_                          24
     $_XNOR_                        22
     $_XOR_                         41
     alu_32                          1
     csrfile_32                      1
     immdecoder_32                   1
     meminterface_32                 1
     programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6      1
     registerfile_32                 1

=== immdecoder_32 ===

   Number of wires:                 59
   Number of wire bits:            116
   Number of public wires:           6
   Number of public wire bits:      63
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 85
     $_ANDNOT_                      29
     $_MUX_                         27
     $_NAND_                         7
     $_NOR_                          1
     $_NOT_                          7
     $_OAI3_                         5
     $_OAI4_                         1
     $_ORNOT_                        2
     $_OR_                           6

=== meminterface_32 ===

   Number of wires:                284
   Number of wire bits:            586
   Number of public wires:          11
   Number of public wire bits:     275
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                415
     $_ANDNOT_                      11
     $_AND_                          1
     $_AOI4_                        64
     $_DLATCH_P_                    40
     $_MUX_                         88
     $_NAND_                         9
     $_NOR_                          2
     $_NOT_                         57
     $_OAI3_                        88
     $_OAI4_                        16
     $_ORNOT_                       21
     $_OR_                          18

=== programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6 ===

   Number of wires:                164
   Number of wire bits:            475
   Number of public wires:          12
   Number of public wire bits:     292
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                309
     $_ANDNOT_                      46
     $_AND_                          2
     $_AOI4_                        32
     $_DFF_P_                       32
     $_DLATCH_P_                    32
     $_MUX_                         64
     $_NAND_                        16
     $_NOR_                          3
     $_NOT_                          1
     $_ORNOT_                       34
     $_OR_                          18
     $_XNOR_                        12
     $_XOR_                         17

=== registerfile_32 ===

   Number of wires:               3143
   Number of wire bits:           4240
   Number of public wires:          40
   Number of public wire bits:    1137
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4191
     $_ANDNOT_                      99
     $_DFF_P_                     1024
     $_MUX_                       3008
     $_NAND_                         2
     $_NOR_                          1
     $_NOT_                          3
     $_ORNOT_                        5
     $_OR_                          49

=== design hierarchy ===

   RISCV32I                          1
     controlunit                     1
     datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6      1
       alu_32                        1
       csrfile_32                    1
       immdecoder_32                 1
       meminterface_32               1
       programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6      1
       registerfile_32               1

   Number of wires:               6022
   Number of wire bits:           9231
   Number of public wires:         210
   Number of public wire bits:    3319
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7721
     $_ANDNOT_                     435
     $_AND_                         49
     $_AOI3_                       115
     $_AOI4_                       221
     $_DFF_P_                     1155
     $_DLATCH_P_                   106
     $_MUX_                       3827
     $_NAND_                       191
     $_NOR_                         60
     $_NOT_                        338
     $_OAI3_                       180
     $_OAI4_                       182
     $_ORNOT_                      252
     $_OR_                         406
     $_XNOR_                        61
     $_XOR_                        143

3.27. Executing CHECK pass (checking for obvious problems).
checking module RISCV32I..
checking module alu_32..
checking module controlunit..
Warning: found logic loop in module controlunit:
    cell $abc$17061$auto$blifparse.cc:371:parse_blif$17141 ($_NAND_)
    cell $abc$17061$auto$blifparse.cc:371:parse_blif$17142 ($_ANDNOT_)
    cell $abc$17061$auto$blifparse.cc:371:parse_blif$17156 ($_MUX_)
    wire $abc$17061$new_n126_
    wire \_47_
    wire \ecall
Warning: found logic loop in module controlunit:
    cell $abc$17061$auto$blifparse.cc:371:parse_blif$17143 ($_NAND_)
    cell $abc$17061$auto$blifparse.cc:371:parse_blif$17144 ($_ANDNOT_)
    cell $abc$17061$auto$blifparse.cc:371:parse_blif$17155 ($_MUX_)
    wire $abc$17061$new_n128_
    wire \_48_
    wire \ebreak
Warning: found logic loop in module controlunit:
    cell $abc$17061$auto$blifparse.cc:371:parse_blif$17145 ($_NOT_)
    cell $abc$17061$auto$blifparse.cc:371:parse_blif$17146 ($_AOI3_)
    cell $abc$17061$auto$blifparse.cc:371:parse_blif$17153 ($_MUX_)
    wire $abc$17061$new_n130_
    wire \_49_
    wire \ill_op
checking module csrfile_32..
checking module datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
checking module immdecoder_32..
checking module meminterface_32..
checking module programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
checking module registerfile_32..
found and reported 3 problems.

4. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFFNEGX1 (noninv, pins=3, area=384.00) is a direct match for cell type $_DFF_N_.
  cell DFFPOSX1 (noninv, pins=3, area=384.00) is a direct match for cell type $_DFF_P_.
  cell DFFSR (noninv, pins=5, area=704.00) is a direct match for cell type $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPP_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  create mapping for $_DFF_NN0_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NN1_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NP0_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_NP1_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_PN0_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PN1_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PP0_ from mapping for $_DFFSR_PPP_.
  create mapping for $_DFF_PP1_ from mapping for $_DFFSR_PPP_.
  final dff cell mappings:
    DFFNEGX1 _DFF_N_ (.CLK( C), .D( D), .Q( Q));
    DFFPOSX1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    DFFSR _DFF_NN0_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S( 1));
    DFFSR _DFF_NN1_ (.CLK(~C), .D( D), .Q( Q), .R( 1), .S( R));
    DFFSR _DFF_NP0_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S( 1));
    DFFSR _DFF_NP1_ (.CLK(~C), .D( D), .Q( Q), .R( 1), .S(~R));
    DFFSR _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( 1));
    DFFSR _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .R( 1), .S( R));
    DFFSR _DFF_PP0_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S( 1));
    DFFSR _DFF_PP1_ (.CLK( C), .D( D), .Q( Q), .R( 1), .S(~R));
    DFFSR _DFFSR_NNN_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_NNP_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_NPN_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_NPP_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S(~S));
    DFFSR _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_PNP_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_PPN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_PPP_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S(~S));
Mapping DFF cells in module `\RISCV32I':
Mapping DFF cells in module `\alu_32':
Mapping DFF cells in module `\controlunit':
Mapping DFF cells in module `\csrfile_32':
  mapped 99 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6':
Mapping DFF cells in module `\immdecoder_32':
Mapping DFF cells in module `\meminterface_32':
Mapping DFF cells in module `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6':
  mapped 32 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `\registerfile_32':
  mapped 1024 $_DFF_P_ cells to \DFFPOSX1 cells.

5. Executing OPT pass (performing simple optimizations).

5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module controlunit.
Optimizing module csrfile_32.
Optimizing module datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Optimizing module registerfile_32.

5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RISCV32I..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \controlunit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csrfile_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \immdecoder_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \meminterface_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \registerfile_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RISCV32I.
  Optimizing cells in module \alu_32.
  Optimizing cells in module \controlunit.
  Optimizing cells in module \csrfile_32.
  Optimizing cells in module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
  Optimizing cells in module \immdecoder_32.
  Optimizing cells in module \meminterface_32.
  Optimizing cells in module \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
  Optimizing cells in module \registerfile_32.
Performed a total of 0 changes.

5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

5.6. Executing OPT_RMDFF pass (remove dff with constant values).

5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6..
Finding unused cells or wires in module \registerfile_32..

5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module controlunit.
Optimizing module csrfile_32.
Optimizing module datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Optimizing module registerfile_32.

5.9. Finished OPT passes. (There is nothing left to do.)

6. Executing ABC pass (technology mapping using ABC).

6.1. Extracting gate netlist of module `\RISCV32I' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

6.2. Extracting gate netlist of module `\alu_32' to `<abc-temp-dir>/input.blif'..
Extracted 1354 gates and 1422 wires to a netlist network with 68 inputs and 36 outputs.

6.2.1. Executing ABC.
Running ABC command: /usr/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu035/osu035_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.38 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.2.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:       25
ABC RESULTS:           AOI21X1 cells:      196
ABC RESULTS:           AOI22X1 cells:       38
ABC RESULTS:             INVX1 cells:      182
ABC RESULTS:            MUX2X1 cells:       58
ABC RESULTS:           NAND2X1 cells:      325
ABC RESULTS:           NAND3X1 cells:      145
ABC RESULTS:            NOR2X1 cells:      183
ABC RESULTS:            NOR3X1 cells:       10
ABC RESULTS:           OAI21X1 cells:      397
ABC RESULTS:           OAI22X1 cells:       38
ABC RESULTS:             OR2X2 cells:       30
ABC RESULTS:           XNOR2X1 cells:       14
ABC RESULTS:            XOR2X1 cells:        1
ABC RESULTS:        internal signals:     1318
ABC RESULTS:           input signals:       68
ABC RESULTS:          output signals:       36
Removing temp directory.

6.3. Extracting gate netlist of module `\controlunit' to `<abc-temp-dir>/input.blif'..
Breaking loop using new signal $abcloop$23829: \_47_ -> $abc$17061$new_n126_
Breaking loop using new signal $abcloop$23830: \_48_ -> $abc$17061$new_n128_
Breaking loop using new signal $abcloop$23831: \_49_ -> $abc$17061$new_n130_
Extracted 157 gates and 178 wires to a netlist network with 21 inputs and 28 outputs.

6.3.1. Executing ABC.
Running ABC command: /usr/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu035/osu035_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.38 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.3.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:        3
ABC RESULTS:           AOI21X1 cells:        8
ABC RESULTS:           AOI22X1 cells:        5
ABC RESULTS:             INVX1 cells:       19
ABC RESULTS:            MUX2X1 cells:        1
ABC RESULTS:           NAND2X1 cells:       22
ABC RESULTS:           NAND3X1 cells:       17
ABC RESULTS:            NOR2X1 cells:       23
ABC RESULTS:            NOR3X1 cells:        6
ABC RESULTS:           OAI21X1 cells:       25
ABC RESULTS:             OR2X2 cells:        1
ABC RESULTS:           XNOR2X1 cells:        1
ABC RESULTS:        internal signals:      129
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       28
Removing temp directory.

6.4. Extracting gate netlist of module `\csrfile_32' to `<abc-temp-dir>/input.blif'..
Extracted 464 gates and 643 wires to a netlist network with 179 inputs and 160 outputs.

6.4.1. Executing ABC.
Running ABC command: /usr/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu035/osu035_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.01 sec
ABC: Memory =    0.38 MB. Time =     0.01 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.4.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:       10
ABC RESULTS:           AOI21X1 cells:       46
ABC RESULTS:           AOI22X1 cells:       33
ABC RESULTS:             INVX1 cells:      129
ABC RESULTS:            MUX2X1 cells:       31
ABC RESULTS:           NAND2X1 cells:       98
ABC RESULTS:           NAND3X1 cells:       52
ABC RESULTS:            NOR2X1 cells:       34
ABC RESULTS:            NOR3X1 cells:        5
ABC RESULTS:           OAI21X1 cells:      181
ABC RESULTS:           OAI22X1 cells:        5
ABC RESULTS:             OR2X2 cells:        5
ABC RESULTS:           XNOR2X1 cells:        4
ABC RESULTS:        internal signals:      304
ABC RESULTS:           input signals:      179
ABC RESULTS:          output signals:      160
Removing temp directory.

6.5. Extracting gate netlist of module `\datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6' to `<abc-temp-dir>/input.blif'..
Extracted 613 gates and 900 wires to a netlist network with 287 inputs and 137 outputs.

6.5.1. Executing ABC.
Running ABC command: /usr/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu035/osu035_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.38 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.5.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:       24
ABC RESULTS:           AOI21X1 cells:       26
ABC RESULTS:           AOI22X1 cells:       34
ABC RESULTS:             INVX1 cells:       54
ABC RESULTS:            MUX2X1 cells:        1
ABC RESULTS:           NAND2X1 cells:      310
ABC RESULTS:           NAND3X1 cells:      104
ABC RESULTS:            NOR2X1 cells:       84
ABC RESULTS:           OAI21X1 cells:       40
ABC RESULTS:             OR2X2 cells:       18
ABC RESULTS:           XNOR2X1 cells:       25
ABC RESULTS:            XOR2X1 cells:        9
ABC RESULTS:          _const1_ cells:        2
ABC RESULTS:        internal signals:      476
ABC RESULTS:           input signals:      287
ABC RESULTS:          output signals:      137
Removing temp directory.

6.6. Extracting gate netlist of module `\immdecoder_32' to `<abc-temp-dir>/input.blif'..
Extracted 85 gates and 113 wires to a netlist network with 28 inputs and 32 outputs.

6.6.1. Executing ABC.
Running ABC command: /usr/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu035/osu035_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.38 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.6.2. Re-integrating ABC results.
ABC RESULTS:           AOI21X1 cells:        1
ABC RESULTS:             INVX1 cells:       23
ABC RESULTS:            MUX2X1 cells:        1
ABC RESULTS:           NAND2X1 cells:        8
ABC RESULTS:           NAND3X1 cells:       32
ABC RESULTS:            NOR2X1 cells:        3
ABC RESULTS:           OAI21X1 cells:       25
ABC RESULTS:           OAI22X1 cells:        1
ABC RESULTS:             OR2X2 cells:        1
ABC RESULTS:        internal signals:       53
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       32
Removing temp directory.

6.7. Extracting gate netlist of module `\meminterface_32' to `<abc-temp-dir>/input.blif'..
Extracted 375 gates and 484 wires to a netlist network with 109 inputs and 105 outputs.

6.7.1. Executing ABC.
Running ABC command: /usr/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu035/osu035_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.38 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.7.2. Re-integrating ABC results.
ABC RESULTS:           AOI21X1 cells:        8
ABC RESULTS:           AOI22X1 cells:        8
ABC RESULTS:             INVX1 cells:       63
ABC RESULTS:            MUX2X1 cells:        8
ABC RESULTS:           NAND2X1 cells:      178
ABC RESULTS:           NAND3X1 cells:      114
ABC RESULTS:            NOR2X1 cells:        7
ABC RESULTS:           OAI21X1 cells:       72
ABC RESULTS:           OAI22X1 cells:        8
ABC RESULTS:          _const1_ cells:        1
ABC RESULTS:        internal signals:      270
ABC RESULTS:           input signals:      109
ABC RESULTS:          output signals:      105
Removing temp directory.

6.8. Extracting gate netlist of module `\programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6' to `<abc-temp-dir>/input.blif'..
Extracted 245 gates and 408 wires to a netlist network with 163 inputs and 95 outputs.

6.8.1. Executing ABC.
Running ABC command: /usr/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu035/osu035_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.01 sec
ABC: Memory =    0.38 MB. Time =     0.01 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.8.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:       19
ABC RESULTS:           AOI21X1 cells:       32
ABC RESULTS:           AOI22X1 cells:       29
ABC RESULTS:             INVX1 cells:       43
ABC RESULTS:           NAND2X1 cells:       90
ABC RESULTS:           NAND3X1 cells:       55
ABC RESULTS:            NOR2X1 cells:       57
ABC RESULTS:            NOR3X1 cells:        4
ABC RESULTS:           OAI21X1 cells:       19
ABC RESULTS:             OR2X2 cells:        7
ABC RESULTS:           XNOR2X1 cells:        8
ABC RESULTS:          _const1_ cells:        1
ABC RESULTS:        internal signals:      150
ABC RESULTS:           input signals:      163
ABC RESULTS:          output signals:       95
Removing temp directory.

6.9. Extracting gate netlist of module `\registerfile_32' to `<abc-temp-dir>/input.blif'..
Extracted 3167 gates and 4239 wires to a netlist network with 1072 inputs and 1088 outputs.

6.9.1. Executing ABC.
Running ABC command: /usr/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu035/osu035_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.38 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.9.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:        4
ABC RESULTS:           AOI21X1 cells:     1024
ABC RESULTS:           AOI22X1 cells:      116
ABC RESULTS:             BUFX2 cells:       32
ABC RESULTS:             INVX1 cells:      228
ABC RESULTS:            MUX2X1 cells:      318
ABC RESULTS:           NAND2X1 cells:      976
ABC RESULTS:           NAND3X1 cells:      345
ABC RESULTS:            NOR2X1 cells:      712
ABC RESULTS:           OAI21X1 cells:     1505
ABC RESULTS:           OAI22X1 cells:      230
ABC RESULTS:             OR2X2 cells:       10
ABC RESULTS:        internal signals:     2079
ABC RESULTS:           input signals:     1072
ABC RESULTS:          output signals:     1088
Removing temp directory.

7. Executing FLATTEN pass (flatten design).
Using template datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6 for cells of type datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Using template controlunit for cells of type controlunit.
Using template immdecoder_32 for cells of type immdecoder_32.
Using template registerfile_32 for cells of type registerfile_32.
Using template alu_32 for cells of type alu_32.
Using template csrfile_32 for cells of type csrfile_32.
Using template programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6 for cells of type programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Using template meminterface_32 for cells of type meminterface_32.
<suppressed ~8 debug messages>
No more expansions possible.
Deleting now unused module alu_32.
Deleting now unused module controlunit.
Deleting now unused module csrfile_32.
Deleting now unused module datapath_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Deleting now unused module immdecoder_32.
Deleting now unused module meminterface_32.
Deleting now unused module programcounter_32_b14a227a3c694ac3d0ad8c71b4ce4306403987f6.
Deleting now unused module registerfile_32.

8. Executing SETUNDEF pass (replace undef values with defined constants).
Removed 1 unused cells and 8506 unused wires.

9. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Don't map input port RISCV32I.CLK: Missing option -inpad.
Mapping port RISCV32I.DMEM_ADDR using BUFX2.
Don't map input port RISCV32I.DMEM_DATA_L: Missing option -inpad.
Mapping port RISCV32I.DMEM_DATA_S using BUFX2.
Mapping port RISCV32I.DMEM_WEN using BUFX2.
Mapping port RISCV32I.IMEM_ADDR using BUFX2.
Don't map input port RISCV32I.IMEM_DATA: Missing option -inpad.
Don't map input port RISCV32I.IRQ: Missing option -inpad.

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Removed a total of 0 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RISCV32I..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RISCV32I.
Performed a total of 0 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Removed a total of 0 cells.

10.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3200 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3209 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3210 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3211 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3212 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3213 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3214 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3215 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3216 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3217 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3218 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3219 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3220 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3221 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3222 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3223 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3224 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3225 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3226 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3227 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3228 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3229 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3230 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3231 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3232 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3233 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3234 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3235 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3236 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3237 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3238 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3239 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$3240 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10101 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10102 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10103 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10104 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10105 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10106 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10107 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10108 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10109 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10110 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10111 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10112 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10113 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10114 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10115 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10116 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10117 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10118 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10119 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10120 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10121 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10122 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10123 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10124 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10125 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10126 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10127 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10128 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10129 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10130 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10131 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10132 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10135 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10136 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10137 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10138 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10139 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10140 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10141 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$10142 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$10873 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$10874 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$10875 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$10876 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$10877 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$10878 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$10879 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$10880 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$10881 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$10882 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$10883 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$10884 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$10885 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$10886 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$10887 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$10888 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$10889 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$10890 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$10891 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$10892 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$10893 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$10894 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$10895 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$10896 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$10897 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$10898 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$10899 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$10900 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$10901 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$10902 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$10903 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$10904 ($_DLATCH_P_) from module RISCV32I.
Replaced 105 DFF cells.

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.

10.9. Rerunning OPT passes. (Maybe there is more to do..)

10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RISCV32I..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RISCV32I.
Performed a total of 0 changes.

10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Removed a total of 0 cells.

10.13. Executing OPT_RMDFF pass (remove dff with constant values).

10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..

10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.

10.16. Finished OPT passes. (There is nothing left to do.)

11. Executing Verilog backend.
Dumping module `\RISCV32I'.

12. Printing statistics.

=== RISCV32I ===

   Number of wires:               9007
   Number of wire bits:          10884
   Number of public wires:        9007
   Number of public wire bits:   10884
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              10811
     AND2X2                         85
     AOI21X1                      1341
     AOI22X1                       263
     BUFX2                         129
     DFFPOSX1                     1155
     INVX1                         741
     MUX2X1                        418
     NAND2X1                      2007
     NAND3X1                       864
     NOR2X1                       1103
     NOR3X1                         25
     OAI21X1                      2264
     OAI22X1                       282
     OR2X2                          72
     XNOR2X1                        52
     XOR2X1                         10

Warnings: 12 unique messages, 12 total
End of script. Logfile hash: 805206633d
CPU: user 6.29s system 0.04s, MEM: 89.11 MB total, 73.52 MB resident
Yosys 0.9 (git sha1 UNKNOWN, gcc 10.2.0 -march=x86-64 -mtune=generic -O2 -fno-plt -fPIC -Os)
Time spent: 30% 2x write_verilog (1 sec), 14% 21x opt_clean (0 sec), ...
Running getpowerground to determine power and ground net names.
getpowerground.tcl  /usr/share/qflow/tech/osu035/osu035_stdcells.lef
Running vlogFanout
vlogFanout -l 200 -c 30 -I RISCV32I_nofanout -s nullstring -p /usr/share/qflow/tech/osu035/osu035_stdcells.lib -b BUFX2,CLKBUF1 -i A,A -o Y,Y RISCV32I_mapped.v RISCV32I_sized.v

vlogFanout for qflow 1.4.87
Parsing library "osu035_stdcells"
End of library at line 6636
Lib Read:  Processed 6637 lines.
Top internal fanout is 342 (load 7816.22) from node _7300_,
driven by INVX1 with strength 102.797 (fF driven at latency 200)
Top fanout load-to-strength ratio is 76.0356 (latency = 15207.1 ps)
Top input node fanout is 1155 (load 46795.7) from node CLK.
0 gates exceed specified minimum load.
1302 buffers were added.
Warning 1: load of 155.285 is 1.51894 times greater than strongest gate NAND2X1
This warning will only be repeated for larger overload ratios.  Warning count reflects
the total number of overloaded nets.
Warning 10: load of 1393.88 is 1.66971 times greater than strongest gate INVX8
Warning 11: load of 1804.79 is 2.16194 times greater than strongest gate INVX8
Warning 17: load of 452.406 is 4.16252 times greater than strongest gate NOR2X1
Warning 19: load of 497.71 is 4.57935 times greater than strongest gate NOR2X1
Warning 21: load of 686.675 is 6.71682 times greater than strongest gate NAND2X1
Warning 31: load of 812.935 is 8.02147 times greater than strongest gate NAND3X1
Warning 138: load of 1020.36 is 10.0681 times greater than strongest gate NAND3X1
Warning 143: load of 1617.18 is 15.8187 times greater than strongest gate NAND2X1
Warning 245: load of 1794.46 is 17.7064 times greater than strongest gate NAND3X1
Warning 257: load of 2647.77 is 25.8996 times greater than strongest gate NAND2X1
Warning 258: load of 5315.05 is 51.9899 times greater than strongest gate NAND2X1
144 gates were changed.

Gate counts by drive strength:

	"1" gates	In: 10635    	Out: 10491    	-144
	"2" gates	In: 1478    	Out: 1564    	+86

469 gates exceed specified minimum load.
50 buffers were added.
0 gates were changed.

Gate counts by drive strength:

	"1" gates	In: 10645    	Out: 10501    	-144
	"2" gates	In: 1518    	Out: 1604    	+86

Number of gates changed: 50
Running vlog2Verilog for antenna cell mapping.
vlog2Verilog -c -p -v vdd -g gnd  -l /usr/share/qflow/tech/osu035/osu035_stdcells.lef 
   -o RISCV32I.v RISCV32I_sized.v

Generating RTL verilog and SPICE netlist file in directory
	 /home/dadmin/Documents/tesis/dev/qflow/unpipelined/synthesis
Files:
   Verilog: /home/dadmin/Documents/tesis/dev/qflow/unpipelined/synthesis/RISCV32I.rtl.v
   Verilog: /home/dadmin/Documents/tesis/dev/qflow/unpipelined/synthesis/RISCV32I.rtlnopwr.v
   Verilog: /home/dadmin/Documents/tesis/dev/qflow/unpipelined/synthesis/RISCV32I.rtlbb.v
   Spice:   /home/dadmin/Documents/tesis/dev/qflow/unpipelined/synthesis/RISCV32I.spc

Running vlog2Verilog.
vlog2Verilog -c -v vdd -g gnd  -l /usr/share/qflow/tech/osu035/osu035_stdcells.lef 
	-o RISCV32I.rtl.v
   RISCV32I.v
vlog2Verilog -c -p -v vdd -g gnd  -l /usr/share/qflow/tech/osu035/osu035_stdcells.lef 
	-o RISCV32I.rtlnopwr.v
   RISCV32I.v
/usr/share/qflow/bin/vlog2Verilog -c -p -b -n -v vdd -g gnd  -l /usr/share/qflow/tech/osu035/osu035_stdcells.lef
   -o RISCV32I.rtlbb.v
Running vlog2Spice.
vlog2Spice -i -l  /usr/share/qflow/tech/osu035/osu035_stdcells.sp -o RISCV32I.spc RISCV32I.rtl.v
Running spi2xspice.py
spi2xspice.py "/usr/share/qflow/tech/osu035/osu035_stdcells.lib" RISCV32I.spc RISCV32I.xspice

Synthesis script ended on dom 25 oct 2020 20:03:24 CST
