{"version":"1.1.0","info":[["/Users/sathvik.redrouthu/Desktop/ProcyonCorp/diann-solutions/VerilogEval/dataset_spec-to-rtl/Prob001/solution/TopModule.sv",[[[[[["TopModule",[[0,0],[2,2]],[[0,7],[0,16]],[],["module"]],[4,8]],[[["zero",[[1,4],[1,20]],[[1,16],[1,20]],["TopModule"],["port","wire"]]]]]]],null,0]],["/Users/sathvik.redrouthu/Desktop/ProcyonCorp/diann-solutions/VerilogEval/dataset_spec-to-rtl/Prob062/Prob062_bugs_mux2.sv",[[[[[["stimulus_gen",[[4,0],[10,2]],[[4,7],[4,19]],[],["module"]],[50,0]],[[["clk",[[5,1],[5,10]],[[5,7],[5,10]],["stimulus_gen"],["port","input"]],["sel",[[6,1],[6,17]],[[6,14],[6,17]],["stimulus_gen"],["port","logic"]],["a",[[7,1],[7,21]],[[7,20],[7,21]],["stimulus_gen"],["port","logic"]],["b",[[7,23],[7,24]],[[7,23],[7,24]],["stimulus_gen"],["port","a"]],["wavedrom_title",[[8,1],[8,33]],[[8,19],[8,33]],["stimulus_gen"],["port","reg"]],["wavedrom_enable",[[9,1],[9,27]],[[9,12],[9,27]],["stimulus_gen"],["port","reg"]]],[],[[[["wavedrom_start",[[17,1],[17,45]],[[17,6],[17,20]],["stimulus_gen"],["task"]],[18,7]],[[["title",[[17,21],[17,44]],[[17,34],[17,39]],["stimulus_gen","wavedrom_start"],["port","input"]]]]],[[["wavedrom_stop",[[20,1],[20,20]],[[20,6],[20,19]],["stimulus_gen"],["task"]],[22,7]],[]]]]],[[["tb",[[51,0],[51,12]],[[51,7],[51,9]],[],["module"]],[150,0]],[[["stats",[[53,1],[60,9]],[[60,3],[60,8]],["tb"],["typedef","#AnonymousStructUnion0"]],["stats1",[[62,1],[62,13]],[[62,7],[62,13]],["tb"],["variable","stats"]],["wavedrom_title",[[65,1],[65,27]],[[65,13],[65,27]],["tb"],["variable","wire"]],["wavedrom_enable",[[66,1],[66,21]],[[66,6],[66,21]],["tb"],["variable","wire"]],["wavedrom_hide_after_time",[[67,1],[67,29]],[[67,5],[67,29]],["tb"],["variable","int"]],["clk",[[69,1],[69,10]],[[69,5],[69,8]],["tb"],["variable","reg"]],["sel",[[73,1],[73,10]],[[73,7],[73,10]],["tb"],["variable","logic"]],["a",[[74,1],[74,14]],[[74,13],[74,14]],["tb"],["variable","logic"]],["b",[[75,1],[75,14]],[[75,13],[75,14]],["tb"],["variable","logic"]],["out_ref",[[76,1],[76,20]],[[76,13],[76,20]],["tb"],["variable","logic"]],["out_dut",[[77,1],[77,20]],[[77,13],[77,20]],["tb"],["variable","logic"]],["tb_match",[[85,1],[85,14]],[[85,6],[85,14]],["tb"],["variable","wire"]],["tb_mismatch",[[86,1],[86,29]],[[86,6],[86,17]],["tb"],["variable","wire"]],["stim1",[[88,1],[93,6]],[[88,14],[88,19]],["tb"],["instance","stimulus_gen"]],["good1",[[94,1],[98,17]],[[94,11],[94,16]],["tb"],["instance","RefModule"]],["top_module1",[[100,1],[104,17]],[[100,11],[100,22]],["tb"],["instance","TopModule"]],["strobe",[[107,1],[107,15]],[[107,5],[107,11]],["tb"],["variable","bit"]]],[],[[[["#AnonymousStructUnion0",[[53,9],[60,2]],[[53,9],[53,15]],["tb"],["struct"]],[60,1]],[[["errors",[[54,2],[54,12]],[[54,6],[54,12]],["tb","#AnonymousStructUnion0"],["struct_union_member"]],["errortime",[[55,2],[55,15]],[[55,6],[55,15]],["tb","#AnonymousStructUnion0"],["struct_union_member"]],["errors_out",[[56,2],[56,16]],[[56,6],[56,16]],["tb","#AnonymousStructUnion0"],["struct_union_member"]],["errortime_out",[[57,2],[57,19]],[[57,6],[57,19]],["tb","#AnonymousStructUnion0"],["struct_union_member"]],["clocks",[[59,2],[59,12]],[[59,6],[59,12]],["tb","#AnonymousStructUnion0"],["struct_union_member"]]]]],[[["wait_for_end_of_timestep",[[108,1],[108,31]],[[108,6],[108,30]],["tb"],["task"]],[113,7]],[]]]]]],null,null,null,[["OK",[[1,0],[2,0]],[[1,8],[1,10]],["source.systemverilog"],["macro"]],["INCORRECT",[[2,0],[4,0]],[[2,8],[2,17]],["source.systemverilog"],["macro"]]]],null,0]]]}