Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov 19 13:42:21 2020
| Host         : DESKTOP-TF4Q9RE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: vga_driver/vsync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10)
-------------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.169        0.000                      0                   82        0.185        0.000                      0                   82        4.500        0.000                       0                    56  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_in                {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                 16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0        5.169        0.000                      0                   82        0.185        0.000                      0                   82        4.500        0.000                       0                    52  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.169ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/green_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 1.740ns (38.728%)  route 2.753ns (61.272%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.419ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.612    -1.419    vga_driver/CLK
    SLICE_X58Y79         FDRE                                         r  vga_driver/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.963 r  vga_driver/pixel_row_reg[2]/Q
                         net (fo=4, routed)           0.859    -0.105    add_ball/leqOp_inferred__0/i__carry__0_1[0]
    SLICE_X59Y79         LUT4 (Prop_lut4_I1_O)        0.124     0.019 r  add_ball/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     0.019    add_ball/i__carry_i_7__0_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.569 r  add_ball/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.569    add_ball/geqOp_inferred__0/i__carry_n_0
    SLICE_X59Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.726 f  add_ball/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.445     1.172    vga_driver/CO[0]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.329     1.501 r  vga_driver/green_out_i_3/O
                         net (fo=1, routed)           0.670     2.171    vga_driver/green_out_i_3_n_0
    SLICE_X60Y82         LUT4 (Prop_lut4_I2_O)        0.124     2.295 r  vga_driver/green_out_i_1/O
                         net (fo=2, routed)           0.779     3.074    vga_driver/green_out0
    SLICE_X62Y87         FDRE                                         r  vga_driver/green_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.745 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.423 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.505     7.928    vga_driver/CLK
    SLICE_X62Y87         FDRE                                         r  vga_driver/green_out_reg/C
                         clock pessimism              0.624     8.552    
                         clock uncertainty           -0.243     8.309    
    SLICE_X62Y87         FDRE (Setup_fdre_C_D)       -0.067     8.242    vga_driver/green_out_reg
  -------------------------------------------------------------------
                         required time                          8.242    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 1.061ns (26.889%)  route 2.885ns (73.111%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.416ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.615    -1.416    vga_driver/CLK
    SLICE_X62Y81         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.960 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=6, routed)           0.885    -0.075    vga_driver/h_cnt_reg[10]
    SLICE_X62Y81         LUT3 (Prop_lut3_I0_O)        0.154     0.079 f  vga_driver/v_cnt[10]_i_6/O
                         net (fo=1, routed)           0.674     0.753    vga_driver/v_cnt[10]_i_6_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I5_O)        0.327     1.080 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.562     1.642    vga_driver/eqOp
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     1.766 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.764     2.530    vga_driver/v_cnt0
    SLICE_X62Y79         FDRE                                         r  vga_driver/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.745 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.423 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.498     7.921    vga_driver/CLK
    SLICE_X62Y79         FDRE                                         r  vga_driver/v_cnt_reg[10]/C
                         clock pessimism              0.638     8.559    
                         clock uncertainty           -0.243     8.316    
    SLICE_X62Y79         FDRE (Setup_fdre_C_R)       -0.429     7.887    vga_driver/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          7.887    
                         arrival time                          -2.530    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 1.061ns (26.889%)  route 2.885ns (73.111%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.416ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.615    -1.416    vga_driver/CLK
    SLICE_X62Y81         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.960 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=6, routed)           0.885    -0.075    vga_driver/h_cnt_reg[10]
    SLICE_X62Y81         LUT3 (Prop_lut3_I0_O)        0.154     0.079 f  vga_driver/v_cnt[10]_i_6/O
                         net (fo=1, routed)           0.674     0.753    vga_driver/v_cnt[10]_i_6_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I5_O)        0.327     1.080 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.562     1.642    vga_driver/eqOp
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     1.766 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.764     2.530    vga_driver/v_cnt0
    SLICE_X62Y79         FDRE                                         r  vga_driver/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.745 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.423 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.498     7.921    vga_driver/CLK
    SLICE_X62Y79         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism              0.638     8.559    
                         clock uncertainty           -0.243     8.316    
    SLICE_X62Y79         FDRE (Setup_fdre_C_R)       -0.429     7.887    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          7.887    
                         arrival time                          -2.530    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 1.061ns (26.919%)  route 2.880ns (73.081%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.416ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.615    -1.416    vga_driver/CLK
    SLICE_X62Y81         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.960 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=6, routed)           0.885    -0.075    vga_driver/h_cnt_reg[10]
    SLICE_X62Y81         LUT3 (Prop_lut3_I0_O)        0.154     0.079 f  vga_driver/v_cnt[10]_i_6/O
                         net (fo=1, routed)           0.674     0.753    vga_driver/v_cnt[10]_i_6_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I5_O)        0.327     1.080 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.562     1.642    vga_driver/eqOp
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     1.766 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.759     2.525    vga_driver/v_cnt0
    SLICE_X63Y79         FDRE                                         r  vga_driver/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.745 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.423 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.498     7.921    vga_driver/CLK
    SLICE_X63Y79         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
                         clock pessimism              0.638     8.559    
                         clock uncertainty           -0.243     8.316    
    SLICE_X63Y79         FDRE (Setup_fdre_C_R)       -0.429     7.887    vga_driver/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.887    
                         arrival time                          -2.525    
  -------------------------------------------------------------------
                         slack                                  5.362    

Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 1.061ns (26.919%)  route 2.880ns (73.081%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.416ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.615    -1.416    vga_driver/CLK
    SLICE_X62Y81         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.960 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=6, routed)           0.885    -0.075    vga_driver/h_cnt_reg[10]
    SLICE_X62Y81         LUT3 (Prop_lut3_I0_O)        0.154     0.079 f  vga_driver/v_cnt[10]_i_6/O
                         net (fo=1, routed)           0.674     0.753    vga_driver/v_cnt[10]_i_6_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I5_O)        0.327     1.080 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.562     1.642    vga_driver/eqOp
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     1.766 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.759     2.525    vga_driver/v_cnt0
    SLICE_X63Y79         FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.745 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.423 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.498     7.921    vga_driver/CLK
    SLICE_X63Y79         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.638     8.559    
                         clock uncertainty           -0.243     8.316    
    SLICE_X63Y79         FDRE (Setup_fdre_C_R)       -0.429     7.887    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.887    
                         arrival time                          -2.525    
  -------------------------------------------------------------------
                         slack                                  5.362    

Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 1.061ns (26.919%)  route 2.880ns (73.081%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.416ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.615    -1.416    vga_driver/CLK
    SLICE_X62Y81         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.960 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=6, routed)           0.885    -0.075    vga_driver/h_cnt_reg[10]
    SLICE_X62Y81         LUT3 (Prop_lut3_I0_O)        0.154     0.079 f  vga_driver/v_cnt[10]_i_6/O
                         net (fo=1, routed)           0.674     0.753    vga_driver/v_cnt[10]_i_6_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I5_O)        0.327     1.080 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.562     1.642    vga_driver/eqOp
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     1.766 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.759     2.525    vga_driver/v_cnt0
    SLICE_X63Y79         FDRE                                         r  vga_driver/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.745 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.423 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.498     7.921    vga_driver/CLK
    SLICE_X63Y79         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.638     8.559    
                         clock uncertainty           -0.243     8.316    
    SLICE_X63Y79         FDRE (Setup_fdre_C_R)       -0.429     7.887    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.887    
                         arrival time                          -2.525    
  -------------------------------------------------------------------
                         slack                                  5.362    

Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 1.061ns (26.919%)  route 2.880ns (73.081%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.416ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.615    -1.416    vga_driver/CLK
    SLICE_X62Y81         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.960 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=6, routed)           0.885    -0.075    vga_driver/h_cnt_reg[10]
    SLICE_X62Y81         LUT3 (Prop_lut3_I0_O)        0.154     0.079 f  vga_driver/v_cnt[10]_i_6/O
                         net (fo=1, routed)           0.674     0.753    vga_driver/v_cnt[10]_i_6_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I5_O)        0.327     1.080 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.562     1.642    vga_driver/eqOp
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     1.766 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.759     2.525    vga_driver/v_cnt0
    SLICE_X63Y79         FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.745 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.423 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.498     7.921    vga_driver/CLK
    SLICE_X63Y79         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.638     8.559    
                         clock uncertainty           -0.243     8.316    
    SLICE_X63Y79         FDRE (Setup_fdre_C_R)       -0.429     7.887    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.887    
                         arrival time                          -2.525    
  -------------------------------------------------------------------
                         slack                                  5.362    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/green_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 1.740ns (40.090%)  route 2.600ns (59.910%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.419ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.612    -1.419    vga_driver/CLK
    SLICE_X58Y79         FDRE                                         r  vga_driver/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.963 r  vga_driver/pixel_row_reg[2]/Q
                         net (fo=4, routed)           0.859    -0.105    add_ball/leqOp_inferred__0/i__carry__0_1[0]
    SLICE_X59Y79         LUT4 (Prop_lut4_I1_O)        0.124     0.019 r  add_ball/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     0.019    add_ball/i__carry_i_7__0_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.569 r  add_ball/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.569    add_ball/geqOp_inferred__0/i__carry_n_0
    SLICE_X59Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.726 f  add_ball/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.445     1.172    vga_driver/CO[0]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.329     1.501 r  vga_driver/green_out_i_3/O
                         net (fo=1, routed)           0.670     2.171    vga_driver/green_out_i_3_n_0
    SLICE_X60Y82         LUT4 (Prop_lut4_I2_O)        0.124     2.295 r  vga_driver/green_out_i_1/O
                         net (fo=2, routed)           0.626     2.921    vga_driver/green_out0
    SLICE_X60Y87         FDRE                                         r  vga_driver/green_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.745 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.423 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.504     7.927    vga_driver/CLK
    SLICE_X60Y87         FDRE                                         r  vga_driver/green_out_reg_lopt_replica/C
                         clock pessimism              0.638     8.565    
                         clock uncertainty           -0.243     8.322    
    SLICE_X60Y87         FDRE (Setup_fdre_C_D)       -0.031     8.291    vga_driver/green_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.291    
                         arrival time                          -2.921    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 1.061ns (28.690%)  route 2.637ns (71.310%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.416ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.615    -1.416    vga_driver/CLK
    SLICE_X62Y81         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.960 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=6, routed)           0.885    -0.075    vga_driver/h_cnt_reg[10]
    SLICE_X62Y81         LUT3 (Prop_lut3_I0_O)        0.154     0.079 f  vga_driver/v_cnt[10]_i_6/O
                         net (fo=1, routed)           0.674     0.753    vga_driver/v_cnt[10]_i_6_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I5_O)        0.327     1.080 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.562     1.642    vga_driver/eqOp
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     1.766 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.516     2.282    vga_driver/v_cnt0
    SLICE_X62Y80         FDRE                                         r  vga_driver/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.745 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.423 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.498     7.921    vga_driver/CLK
    SLICE_X62Y80         FDRE                                         r  vga_driver/v_cnt_reg[1]/C
                         clock pessimism              0.638     8.559    
                         clock uncertainty           -0.243     8.316    
    SLICE_X62Y80         FDRE (Setup_fdre_C_R)       -0.429     7.887    vga_driver/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.887    
                         arrival time                          -2.282    
  -------------------------------------------------------------------
                         slack                                  5.605    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 1.061ns (28.690%)  route 2.637ns (71.310%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.416ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.615    -1.416    vga_driver/CLK
    SLICE_X62Y81         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.960 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=6, routed)           0.885    -0.075    vga_driver/h_cnt_reg[10]
    SLICE_X62Y81         LUT3 (Prop_lut3_I0_O)        0.154     0.079 f  vga_driver/v_cnt[10]_i_6/O
                         net (fo=1, routed)           0.674     0.753    vga_driver/v_cnt[10]_i_6_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I5_O)        0.327     1.080 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.562     1.642    vga_driver/eqOp
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     1.766 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.516     2.282    vga_driver/v_cnt0
    SLICE_X62Y80         FDRE                                         r  vga_driver/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.967    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.745 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.423 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          1.498     7.921    vga_driver/CLK
    SLICE_X62Y80         FDRE                                         r  vga_driver/v_cnt_reg[6]/C
                         clock pessimism              0.638     8.559    
                         clock uncertainty           -0.243     8.316    
    SLICE_X62Y80         FDRE (Setup_fdre_C_R)       -0.429     7.887    vga_driver/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.887    
                         arrival time                          -2.282    
  -------------------------------------------------------------------
                         slack                                  5.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/h_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.132%)  route 0.104ns (35.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.586    -0.655    vga_driver/CLK
    SLICE_X63Y81         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=10, routed)          0.104    -0.410    vga_driver/h_cnt_reg[6]
    SLICE_X62Y81         LUT6 (Prop_lut6_I2_O)        0.045    -0.365 r  vga_driver/h_cnt[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.365    vga_driver/plusOp__0[10]
    SLICE_X62Y81         FDRE                                         r  vga_driver/h_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.854    -0.892    vga_driver/CLK
    SLICE_X62Y81         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
                         clock pessimism              0.251    -0.642    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.092    -0.550    vga_driver/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/pixel_col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.947%)  route 0.147ns (51.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.586    -0.655    vga_driver/CLK
    SLICE_X63Y81         FDRE                                         r  vga_driver/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  vga_driver/h_cnt_reg[5]/Q
                         net (fo=8, routed)           0.147    -0.367    vga_driver/h_cnt_reg[5]
    SLICE_X60Y81         FDRE                                         r  vga_driver/pixel_col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.853    -0.894    vga_driver/CLK
    SLICE_X60Y81         FDRE                                         r  vga_driver/pixel_col_reg[5]/C
                         clock pessimism              0.273    -0.622    
    SLICE_X60Y81         FDRE (Hold_fdre_C_D)         0.059    -0.563    vga_driver/pixel_col_reg[5]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/pixel_col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.596%)  route 0.155ns (52.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.585    -0.656    vga_driver/CLK
    SLICE_X61Y81         FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=11, routed)          0.155    -0.359    vga_driver/h_cnt_reg[0]
    SLICE_X61Y82         FDRE                                         r  vga_driver/pixel_col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.854    -0.893    vga_driver/CLK
    SLICE_X61Y82         FDRE                                         r  vga_driver/pixel_col_reg[0]/C
                         clock pessimism              0.253    -0.641    
    SLICE_X61Y82         FDRE (Hold_fdre_C_D)         0.070    -0.571    vga_driver/pixel_col_reg[0]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/v_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.581%)  route 0.155ns (45.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.584    -0.657    vga_driver/CLK
    SLICE_X61Y80         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=10, routed)          0.155    -0.361    vga_driver/v_cnt_reg[0]
    SLICE_X62Y80         LUT2 (Prop_lut2_I1_O)        0.045    -0.316 r  vga_driver/v_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    vga_driver/plusOp[1]
    SLICE_X62Y80         FDRE                                         r  vga_driver/v_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.853    -0.893    vga_driver/CLK
    SLICE_X62Y80         FDRE                                         r  vga_driver/v_cnt_reg[1]/C
                         clock pessimism              0.273    -0.621    
    SLICE_X62Y80         FDRE (Hold_fdre_C_D)         0.092    -0.529    vga_driver/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/pixel_col_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.280%)  route 0.170ns (54.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.586    -0.655    vga_driver/CLK
    SLICE_X63Y81         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=10, routed)          0.170    -0.343    vga_driver/h_cnt_reg[6]
    SLICE_X60Y81         FDRE                                         r  vga_driver/pixel_col_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.853    -0.894    vga_driver/CLK
    SLICE_X60Y81         FDRE                                         r  vga_driver/pixel_col_reg[6]/C
                         clock pessimism              0.273    -0.622    
    SLICE_X60Y81         FDRE (Hold_fdre_C_D)         0.052    -0.570    vga_driver/pixel_col_reg[6]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.411%)  route 0.144ns (43.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.584    -0.657    vga_driver/CLK
    SLICE_X63Y79         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=7, routed)           0.144    -0.372    vga_driver/v_cnt_reg[4]
    SLICE_X63Y79         LUT6 (Prop_lut6_I5_O)        0.045    -0.327 r  vga_driver/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    vga_driver/plusOp[5]
    SLICE_X63Y79         FDRE                                         r  vga_driver/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.852    -0.894    vga_driver/CLK
    SLICE_X63Y79         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.238    -0.657    
    SLICE_X63Y79         FDRE (Hold_fdre_C_D)         0.092    -0.565    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/pixel_row_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.743%)  route 0.197ns (58.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.585    -0.656    vga_driver/CLK
    SLICE_X62Y80         FDRE                                         r  vga_driver/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  vga_driver/v_cnt_reg[1]/Q
                         net (fo=10, routed)          0.197    -0.318    vga_driver/v_cnt_reg[1]
    SLICE_X58Y79         FDRE                                         r  vga_driver/pixel_row_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.850    -0.896    vga_driver/CLK
    SLICE_X58Y79         FDRE                                         r  vga_driver/pixel_row_reg[1]/C
                         clock pessimism              0.273    -0.624    
    SLICE_X58Y79         FDRE (Hold_fdre_C_D)         0.066    -0.558    vga_driver/pixel_row_reg[1]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/pixel_col_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.730%)  route 0.205ns (59.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.586    -0.655    vga_driver/CLK
    SLICE_X62Y81         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  vga_driver/h_cnt_reg[10]/Q
                         net (fo=6, routed)           0.205    -0.308    vga_driver/h_cnt_reg[10]
    SLICE_X59Y81         FDRE                                         r  vga_driver/pixel_col_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.853    -0.894    vga_driver/CLK
    SLICE_X59Y81         FDRE                                         r  vga_driver/pixel_col_reg[10]/C
                         clock pessimism              0.273    -0.622    
    SLICE_X59Y81         FDRE (Hold_fdre_C_D)         0.070    -0.552    vga_driver/pixel_col_reg[10]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/v_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.689%)  route 0.160ns (46.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.584    -0.657    vga_driver/CLK
    SLICE_X61Y80         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.516 f  vga_driver/v_cnt_reg[0]/Q
                         net (fo=10, routed)          0.160    -0.355    vga_driver/v_cnt_reg[0]
    SLICE_X61Y80         LUT6 (Prop_lut6_I5_O)        0.045    -0.310 r  vga_driver/v_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    vga_driver/v_cnt[0]_i_1_n_0
    SLICE_X61Y80         FDRE                                         r  vga_driver/v_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.851    -0.895    vga_driver/CLK
    SLICE_X61Y80         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
                         clock pessimism              0.239    -0.657    
    SLICE_X61Y80         FDRE (Hold_fdre_C_D)         0.091    -0.566    vga_driver/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.417%)  route 0.176ns (48.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.585    -0.656    vga_driver/CLK
    SLICE_X62Y80         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  vga_driver/v_cnt_reg[7]/Q
                         net (fo=9, routed)           0.176    -0.339    vga_driver/v_cnt_reg[7]
    SLICE_X62Y79         LUT6 (Prop_lut6_I1_O)        0.045    -0.294 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    vga_driver/plusOp[9]
    SLICE_X62Y79         FDRE                                         r  vga_driver/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=50, routed)          0.852    -0.894    vga_driver/CLK
    SLICE_X62Y79         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism              0.252    -0.643    
    SLICE_X62Y79         FDRE (Hold_fdre_C_D)         0.091    -0.552    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y87     vga_driver/green_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y87     vga_driver/green_out_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y81     vga_driver/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y81     vga_driver/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y81     vga_driver/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y81     vga_driver/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y81     vga_driver/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y81     vga_driver/h_cnt_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y81     vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y81     vga_driver/h_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y81     vga_driver/h_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y81     vga_driver/h_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y81     vga_driver/h_cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y81     vga_driver/h_cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y81     vga_driver/h_cnt_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y77     vga_driver/hsync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y82     vga_driver/pixel_col_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y82     vga_driver/pixel_col_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y87     vga_driver/green_out_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y81     vga_driver/h_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y81     vga_driver/h_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y81     vga_driver/h_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y81     vga_driver/h_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y81     vga_driver/pixel_col_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y81     vga_driver/pixel_col_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y81     vga_driver/pixel_col_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y81     vga_driver/pixel_col_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y81     vga_driver/pixel_col_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



