

================================================================
== Vitis HLS Report for 'spmv'
================================================================
* Date:           Fri Jul 18 12:11:08 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        SpMV_CSR
* Solution:       Standard (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.185 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L1      |        ?|        ?|         ?|          -|          -|     4|        no|
        | + L2     |        ?|        ?|        24|          -|          -|     ?|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    131|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|     810|    570|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    164|    -|
|Register         |        -|    -|     357|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|    1167|    865|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_13_no_dsp_1_U1  |fadd_32ns_32ns_32_13_no_dsp_1  |        0|   0|  611|  421|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U2  |fmul_32ns_32ns_32_8_max_dsp_1  |        0|   3|  199|  149|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                             |                               |        0|   3|  810|  570|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_258_p2          |         +|   0|  0|  71|          64|           1|
    |empty_9_fu_214_p2           |         +|   0|  0|  12|           5|           3|
    |indvars_iv_next6_fu_192_p2  |         +|   0|  0|  10|           3|           1|
    |icmp_ln10_fu_186_p2         |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln13_fu_243_p2         |      icmp|   0|  0|  29|          64|          64|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 131|         139|          73|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+-----+-----------+-----+-----------+
    |     Name    | LUT | Input Size| Bits| Total Bits|
    +-------------+-----+-----------+-----+-----------+
    |ap_NS_fsm    |  137|         29|    1|         29|
    |i_fu_62      |    9|          2|    3|          6|
    |k_1_reg_143  |    9|          2|   64|        128|
    |y0_reg_152   |    9|          2|   32|         64|
    +-------------+-----+-----------+-----+-----------+
    |Total        |  164|         35|  100|        227|
    +-------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln13_reg_339          |  64|   0|   64|          0|
    |ap_CS_fsm                 |  28|   0|   28|          0|
    |i_fu_62                   |   3|   0|    3|          0|
    |indvars_iv_next6_reg_301  |   3|   0|    3|          0|
    |k_1_reg_143               |  64|   0|   64|          0|
    |mul_reg_369               |  32|   0|   32|          0|
    |sext_ln13_1_reg_321       |  64|   0|   64|          0|
    |values_load_reg_344       |  32|   0|   32|          0|
    |x_load_reg_354            |  32|   0|   32|          0|
    |y0_reg_152                |  32|   0|   32|          0|
    |zext_ln10_reg_293         |   3|   0|   64|         61|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 357|   0|  418|         61|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|          spmv|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|          spmv|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|          spmv|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|          spmv|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|          spmv|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|          spmv|  return value|
|rowPtr_address0       |  out|    3|   ap_memory|        rowPtr|         array|
|rowPtr_ce0            |  out|    1|   ap_memory|        rowPtr|         array|
|rowPtr_q0             |   in|   32|   ap_memory|        rowPtr|         array|
|rowPtr_address1       |  out|    3|   ap_memory|        rowPtr|         array|
|rowPtr_ce1            |  out|    1|   ap_memory|        rowPtr|         array|
|rowPtr_q1             |   in|   32|   ap_memory|        rowPtr|         array|
|columnIndex_address0  |  out|    4|   ap_memory|   columnIndex|         array|
|columnIndex_ce0       |  out|    1|   ap_memory|   columnIndex|         array|
|columnIndex_q0        |   in|   32|   ap_memory|   columnIndex|         array|
|values_address0       |  out|    4|   ap_memory|        values|         array|
|values_ce0            |  out|    1|   ap_memory|        values|         array|
|values_q0             |   in|   32|   ap_memory|        values|         array|
|y_address0            |  out|    2|   ap_memory|             y|         array|
|y_ce0                 |  out|    1|   ap_memory|             y|         array|
|y_we0                 |  out|    1|   ap_memory|             y|         array|
|y_d0                  |  out|   32|   ap_memory|             y|         array|
|x_address0            |  out|    2|   ap_memory|             x|         array|
|x_ce0                 |  out|    1|   ap_memory|             x|         array|
|x_q0                  |   in|   32|   ap_memory|             x|         array|
+----------------------+-----+-----+------------+--------------+--------------+

