
ubuntu-preinstalled/uptime:     file format elf32-littlearm


Disassembly of section .init:

00000814 <.init>:
 814:	push	{r3, lr}
 818:	bl	c18 <abort@plt+0x2c0>
 81c:	pop	{r3, pc}

Disassembly of section .plt:

00000820 <__cxa_finalize@plt-0x14>:
 820:	push	{lr}		; (str lr, [sp, #-4]!)
 824:	ldr	lr, [pc, #4]	; 830 <__cxa_finalize@plt-0x4>
 828:	add	lr, pc, lr
 82c:	ldr	pc, [lr, #8]!
 830:	andeq	r1, r1, ip, lsr #14

00000834 <__cxa_finalize@plt>:
 834:	add	ip, pc, #0, 12
 838:	add	ip, ip, #69632	; 0x11000
 83c:	ldr	pc, [ip, #1836]!	; 0x72c

00000840 <ferror@plt>:
 840:	add	ip, pc, #0, 12
 844:	add	ip, ip, #69632	; 0x11000
 848:	ldr	pc, [ip, #1828]!	; 0x724

0000084c <_exit@plt>:
 84c:	add	ip, pc, #0, 12
 850:	add	ip, ip, #69632	; 0x11000
 854:	ldr	pc, [ip, #1820]!	; 0x71c

00000858 <print_uptime@plt>:
 858:	add	ip, pc, #0, 12
 85c:	add	ip, ip, #69632	; 0x11000
 860:	ldr	pc, [ip, #1812]!	; 0x714

00000864 <dcgettext@plt>:
 864:	add	ip, pc, #0, 12
 868:	add	ip, ip, #69632	; 0x11000
 86c:	ldr	pc, [ip, #1804]!	; 0x70c

00000870 <__stack_chk_fail@plt>:
 870:	add	ip, pc, #0, 12
 874:	add	ip, ip, #69632	; 0x11000
 878:	ldr	pc, [ip, #1796]!	; 0x704

0000087c <textdomain@plt>:
 87c:	add	ip, pc, #0, 12
 880:	add	ip, ip, #69632	; 0x11000
 884:	ldr	pc, [ip, #1788]!	; 0x6fc

00000888 <uptime@plt>:
 888:	add	ip, pc, #0, 12
 88c:	add	ip, ip, #69632	; 0x11000
 890:	ldr	pc, [ip, #1780]!	; 0x6f4

00000894 <gettimeofday@plt>:
 894:	add	ip, pc, #0, 12
 898:	add	ip, ip, #69632	; 0x11000
 89c:	ldr	pc, [ip, #1772]!	; 0x6ec

000008a0 <__fpending@plt>:
 8a0:	add	ip, pc, #0, 12
 8a4:	add	ip, ip, #69632	; 0x11000
 8a8:	ldr	pc, [ip, #1764]!	; 0x6e4

000008ac <error@plt>:
 8ac:	add	ip, pc, #0, 12
 8b0:	add	ip, ip, #69632	; 0x11000
 8b4:	ldr	pc, [ip, #1756]!	; 0x6dc

000008b8 <__libc_start_main@plt>:
 8b8:	add	ip, pc, #0, 12
 8bc:	add	ip, ip, #69632	; 0x11000
 8c0:	ldr	pc, [ip, #1748]!	; 0x6d4

000008c4 <localtime@plt>:
 8c4:	add	ip, pc, #0, 12
 8c8:	add	ip, ip, #69632	; 0x11000
 8cc:	ldr	pc, [ip, #1740]!	; 0x6cc

000008d0 <__gmon_start__@plt>:
 8d0:	add	ip, pc, #0, 12
 8d4:	add	ip, ip, #69632	; 0x11000
 8d8:	ldr	pc, [ip, #1732]!	; 0x6c4

000008dc <getopt_long@plt>:
 8dc:	add	ip, pc, #0, 12
 8e0:	add	ip, ip, #69632	; 0x11000
 8e4:	ldr	pc, [ip, #1724]!	; 0x6bc

000008e8 <exit@plt>:
 8e8:	add	ip, pc, #0, 12
 8ec:	add	ip, ip, #69632	; 0x11000
 8f0:	ldr	pc, [ip, #1716]!	; 0x6b4

000008f4 <__errno_location@plt>:
 8f4:	add	ip, pc, #0, 12
 8f8:	add	ip, ip, #69632	; 0x11000
 8fc:	ldr	pc, [ip, #1708]!	; 0x6ac

00000900 <__cxa_atexit@plt>:
 900:			; <UNDEFINED> instruction: 0xe7fd4778
 904:	add	ip, pc, #0, 12
 908:	add	ip, ip, #69632	; 0x11000
 90c:	ldr	pc, [ip, #1696]!	; 0x6a0

00000910 <__printf_chk@plt>:
 910:	add	ip, pc, #0, 12
 914:	add	ip, ip, #69632	; 0x11000
 918:	ldr	pc, [ip, #1688]!	; 0x698

0000091c <__fprintf_chk@plt>:
 91c:	add	ip, pc, #0, 12
 920:	add	ip, ip, #69632	; 0x11000
 924:	ldr	pc, [ip, #1680]!	; 0x690

00000928 <fclose@plt>:
 928:	add	ip, pc, #0, 12
 92c:	add	ip, ip, #69632	; 0x11000
 930:	ldr	pc, [ip, #1672]!	; 0x688

00000934 <setlocale@plt>:
 934:	add	ip, pc, #0, 12
 938:	add	ip, ip, #69632	; 0x11000
 93c:	ldr	pc, [ip, #1664]!	; 0x680

00000940 <bindtextdomain@plt>:
 940:	add	ip, pc, #0, 12
 944:	add	ip, ip, #69632	; 0x11000
 948:	ldr	pc, [ip, #1656]!	; 0x678

0000094c <fputs@plt>:
 94c:	add	ip, pc, #0, 12
 950:	add	ip, ip, #69632	; 0x11000
 954:	ldr	pc, [ip, #1648]!	; 0x670

00000958 <abort@plt>:
 958:	add	ip, pc, #0, 12
 95c:	add	ip, ip, #69632	; 0x11000
 960:	ldr	pc, [ip, #1640]!	; 0x668

Disassembly of section .text:

00000968 <.text>:
 968:	svcmi	0x00f0e92d
 96c:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
 970:	strmi	r8, [r6], -r2, lsl #22
 974:	andcs	r4, r6, r2, lsl #21
 978:	strcs	r4, [r0, -r2, lsl #23]
 97c:	cfstrsmi	mvf4, [r2], {122}	; 0x7a
 980:	stmibmi	r2, {r0, r1, r2, r3, r7, ip, sp, pc}
 984:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
 988:	ldrbtmi	r4, [r9], #-2689	; 0xfffff57f
 98c:	movwls	r6, #55323	; 0xd81b
 990:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
 994:			; <UNDEFINED> instruction: 0xf8df4b7f
 998:	ldrtmi	r8, [r9], r0, lsl #4
 99c:	andge	pc, r2, r4, asr r8	; <UNPREDICTABLE>
 9a0:	ldrbtmi	r5, [r8], #2275	; 0x8e3
 9a4:	ldrsblt	pc, [r4, #143]!	; 0x8f	; <UNPREDICTABLE>
 9a8:	ldrdcs	pc, [r0], -sl
 9ac:			; <UNDEFINED> instruction: 0x601a44fb
 9b0:	svc	0x00c0f7ff
 9b4:			; <UNDEFINED> instruction: 0x4640497a
 9b8:			; <UNDEFINED> instruction: 0xf7ff4479
 9bc:	strbmi	lr, [r0], -r2, asr #31
 9c0:	svc	0x005cf7ff
 9c4:			; <UNDEFINED> instruction: 0xf8df4b77
 9c8:	stmiapl	r0!, {r5, r6, r7, r8, pc}^
 9cc:			; <UNDEFINED> instruction: 0xf00044f8
 9d0:			; <UNDEFINED> instruction: 0x465bfa79
 9d4:	strtmi	r4, [r9], -r2, asr #12
 9d8:			; <UNDEFINED> instruction: 0xf8cd4630
 9dc:			; <UNDEFINED> instruction: 0xf7ff9000
 9e0:	mcrrne	15, 7, lr, r3, cr14
 9e4:	adchi	pc, fp, r0
 9e8:	smlsdcs	r1, r6, r8, r3
 9ec:	vtst.8	d2, d0, d13
 9f0:	movwge	r8, #8353	; 0x20a1
 9f4:	eorcs	pc, r0, r3, asr r8	; <UNPREDICTABLE>
 9f8:			; <UNDEFINED> instruction: 0x47184413
 9fc:	andeq	r0, r0, r1, lsl r1
 a00:	andeq	r0, r0, r9, lsr r1
 a04:	andeq	r0, r0, r9, lsr r1
 a08:	andeq	r0, r0, r9, lsr r1
 a0c:	andeq	r0, r0, r9, lsr r1
 a10:	andeq	r0, r0, r9, lsr r1
 a14:	andeq	r0, r0, r9, lsr r1
 a18:	andeq	r0, r0, r9, lsr r1
 a1c:	andeq	r0, r0, r9, lsr r1
 a20:	andeq	r0, r0, r9, lsr r1
 a24:	andeq	r0, r0, r9, lsr r1
 a28:	andeq	r0, r0, r9, lsr r1
 a2c:	andeq	r0, r0, r9, lsr r1
 a30:	andeq	r0, r0, r9, lsr r1
 a34:	andeq	r0, r0, r9, lsr r1
 a38:	andeq	r0, r0, r9, lsr r1
 a3c:	andeq	r0, r0, r9, lsr r1
 a40:	andeq	r0, r0, r9, lsr r1
 a44:	andeq	r0, r0, pc, lsr #2
 a48:	andeq	r0, r0, r9, lsr r1
 a4c:	andeq	r0, r0, r9, lsr r1
 a50:	andeq	r0, r0, r9, lsr r1
 a54:	andeq	r0, r0, r9, lsr r1
 a58:	andeq	r0, r0, r9, lsr r1
 a5c:	andeq	r0, r0, r9, lsr r1
 a60:	andeq	r0, r0, r9, lsr r1
 a64:			; <UNDEFINED> instruction: 0xffffffd7
 a68:	andeq	r0, r0, r9, lsr r1
 a6c:	andeq	r0, r0, r9, lsr r1
 a70:	andeq	r0, r0, r9, ror r0
 a74:	tstcs	r0, fp, lsl #16
 a78:	svc	0x000cf7ff
 a7c:	cmnle	sl, r0, lsl #16
 a80:	bvc	33c1fc <abort@plt+0x33b8a4>
 a84:	stmdage	r6, {r3, r8, fp, sp, pc}
 a88:	blvs	efc10c <abort@plt+0xefb7b4>
 a8c:	blvc	ff9fc574 <abort@plt+0xff9fbc1c>
 a90:	blhi	1bc4b4 <abort@plt+0x1bbb5c>
 a94:	bvc	2fc210 <abort@plt+0x2fb8b8>
 a98:	blvc	ff9fc580 <abort@plt+0xff9fbc28>
 a9c:	blhi	1fc384 <abort@plt+0x1fba2c>
 aa0:	mrc	7, 7, APSR_nzcv, cr2, cr15, {7}
 aa4:	subsle	r2, lr, r0, lsl #16
 aa8:	blvs	1bc124 <abort@plt+0x1bb7cc>
 aac:	cdp	8, 11, cr10, cr6, cr5, {0}
 ab0:	vadd.f64	d7, d8, d0
 ab4:	vsub.f64	d8, d8, d6
 ab8:	vmov.f64	d8, #215	; 0xbeb80000 -0.3593750
 abc:	vstr	d8, [sp, #800]	; 0x320
 ac0:			; <UNDEFINED> instruction: 0xf7ff8a05
 ac4:	strmi	lr, [r4], -r0, lsl #30
 ac8:	eorsle	r2, lr, r0, lsl #16
 acc:	andcs	r6, r1, r1, lsl #16
 ad0:	andcc	lr, r4, #212, 18	; 0x350000
 ad4:	strmi	r9, [r3], #-259	; 0xfffffefd
 ad8:	vadd.i8	q3, q1, <illegal reg q10.5>
 adc:	ldmdbmi	r3!, {r2, r3, r5, r6, r9, ip, sp, lr}
 ae0:	ldrbtmi	r9, [r9], #-1282	; 0xfffffafe
 ae4:	strls	r6, [r1, #-2213]	; 0xfffff75b
 ae8:	strls	r6, [r0], #-2276	; 0xfffff71c
 aec:	svc	0x0010f7ff
 af0:	blmi	9133b4 <abort@plt+0x912a5c>
 af4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
 af8:	blls	35ab68 <abort@plt+0x35a210>
 afc:	qsuble	r4, sl, r2
 b00:	andlt	r2, pc, r0
 b04:	blhi	bbe00 <abort@plt+0xbb4a8>
 b08:	svchi	0x00f0e8bd
 b0c:	andcs	r4, r5, #671744	; 0xa4000
 b10:	ldrbtmi	r2, [r9], #-0
 b14:	mcr	7, 5, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
 b18:			; <UNDEFINED> instruction: 0xf8da4b27
 b1c:	ldrbtmi	r2, [fp], #-0
 b20:	andcs	r4, r1, r1, lsl #12
 b24:	mrc	7, 7, APSR_nzcv, cr4, cr15, {7}
 b28:	blmi	93aab8 <abort@plt+0x93a160>
 b2c:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
 b30:			; <UNDEFINED> instruction: 0xf8d6f000
 b34:	stmiapl	r3!, {r1, r5, r8, r9, fp, lr}^
 b38:			; <UNDEFINED> instruction: 0xf0006818
 b3c:			; <UNDEFINED> instruction: 0x4638f8d1
 b40:	mcr	7, 4, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
 b44:			; <UNDEFINED> instruction: 0xf7ffe7d4
 b48:	bmi	7bc5a0 <abort@plt+0x7bbc48>
 b4c:	andcs	r4, r1, r1, lsl #12
 b50:			; <UNDEFINED> instruction: 0xf7ff447a
 b54:			; <UNDEFINED> instruction: 0xf7ffeeac
 b58:	bmi	6fc698 <abort@plt+0x6fbd40>
 b5c:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
 b60:			; <UNDEFINED> instruction: 0xf7ff2001
 b64:	bmi	67c5fc <abort@plt+0x67bca4>
 b68:	andcs	r4, r1, r1, lsl #12
 b6c:			; <UNDEFINED> instruction: 0xf7ff447a
 b70:	svclt	0x0000ee9e
 b74:	andhi	pc, r0, pc, lsr #7
 b78:	andeq	r0, r0, r0
 b7c:	smlawbmi	lr, r0, r4, r8
 b80:	ldrdeq	r1, [r1], -ip
 b84:	andeq	r0, r0, ip, ror r0
 b88:	ldrdeq	r1, [r1], -r2
 b8c:	andeq	r0, r0, sl, asr r5
 b90:	muleq	r0, ip, r0
 b94:	muleq	r0, r8, r0
 b98:	andeq	r0, r0, r6, asr r6
 b9c:	andeq	r1, r1, r4, asr r4
 ba0:	andeq	r0, r0, ip, lsr #12
 ba4:	andeq	r0, r0, r4, lsl #1
 ba8:	muleq	r0, ip, r6
 bac:	andeq	r0, r0, r6, asr #10
 bb0:	andeq	r1, r1, r4, ror #8
 bb4:	andeq	r0, r0, r6, lsr r5
 bb8:	andeq	r0, r0, r6, lsr r5
 bbc:	muleq	r0, r0, r0
 bc0:	andeq	r0, r0, r0, lsl #1
 bc4:	andeq	r0, r0, ip, asr #9
 bc8:	andeq	r0, r0, r8, lsr #9
 bcc:	andeq	r0, r0, r8, lsr #9
 bd0:	bleq	3cd14 <abort@plt+0x3c3bc>
 bd4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
 bd8:	strbtmi	fp, [sl], -r2, lsl #24
 bdc:	strlt	fp, [r1], #-1028	; 0xfffffbfc
 be0:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
 be4:	ldrmi	sl, [sl], #776	; 0x308
 be8:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
 bec:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
 bf0:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
 bf4:			; <UNDEFINED> instruction: 0xf85a4b06
 bf8:	stmdami	r6, {r0, r1, ip, sp}
 bfc:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 c00:	mrc	7, 2, APSR_nzcv, cr10, cr15, {7}
 c04:	mcr	7, 5, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
 c08:	andeq	r1, r1, r4, asr r3
 c0c:	andeq	r0, r0, r0, ror r0
 c10:	andeq	r0, r0, ip, lsl #1
 c14:	muleq	r0, r4, r0
 c18:	ldr	r3, [pc, #20]	; c34 <abort@plt+0x2dc>
 c1c:	ldr	r2, [pc, #20]	; c38 <abort@plt+0x2e0>
 c20:	add	r3, pc, r3
 c24:	ldr	r2, [r3, r2]
 c28:	cmp	r2, #0
 c2c:	bxeq	lr
 c30:	b	8d0 <__gmon_start__@plt>
 c34:	andeq	r1, r1, r4, lsr r3
 c38:	andeq	r0, r0, r8, lsl #1
 c3c:	blmi	1d2c5c <abort@plt+0x1d2304>
 c40:	bmi	1d1e28 <abort@plt+0x1d14d0>
 c44:	addmi	r4, r3, #2063597568	; 0x7b000000
 c48:	andle	r4, r3, sl, ror r4
 c4c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 c50:	ldrmi	fp, [r8, -r3, lsl #2]
 c54:	svclt	0x00004770
 c58:	andeq	r1, r1, r4, asr #7
 c5c:	andeq	r1, r1, r0, asr #7
 c60:	andeq	r1, r1, r0, lsl r3
 c64:	andeq	r0, r0, r8, ror r0
 c68:	stmdbmi	r9, {r3, fp, lr}
 c6c:	bmi	251e54 <abort@plt+0x2514fc>
 c70:	bne	251e5c <abort@plt+0x251504>
 c74:	svceq	0x00cb447a
 c78:			; <UNDEFINED> instruction: 0x01a1eb03
 c7c:	andle	r1, r3, r9, asr #32
 c80:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 c84:	ldrmi	fp, [r8, -r3, lsl #2]
 c88:	svclt	0x00004770
 c8c:	muleq	r1, r8, r3
 c90:	muleq	r1, r4, r3
 c94:	andeq	r1, r1, r4, ror #5
 c98:	andeq	r0, r0, r0, lsr #1
 c9c:	blmi	2ae0c4 <abort@plt+0x2ad76c>
 ca0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
 ca4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
 ca8:	blmi	26f25c <abort@plt+0x26e904>
 cac:	ldrdlt	r5, [r3, -r3]!
 cb0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
 cb4:			; <UNDEFINED> instruction: 0xf7ff6818
 cb8:			; <UNDEFINED> instruction: 0xf7ffedbe
 cbc:	blmi	1c0bc0 <abort@plt+0x1c0268>
 cc0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 cc4:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
 cc8:	andeq	r1, r1, r2, ror #6
 ccc:			; <UNDEFINED> instruction: 0x000112b4
 cd0:	andeq	r0, r0, r4, ror r0
 cd4:	andeq	r1, r1, lr, asr #6
 cd8:	andeq	r1, r1, r2, asr #6
 cdc:	svclt	0x0000e7c4
 ce0:	strmi	r4, [r4], -lr, lsr #18
 ce4:	andcs	fp, r5, #8, 10	; 0x2000000
 ce8:	andcs	r4, r0, r9, ror r4
 cec:	ldc	7, cr15, [sl, #1020]!	; 0x3fc
 cf0:			; <UNDEFINED> instruction: 0xf7ff4621
 cf4:	stmdbmi	sl!, {r2, r3, r5, r9, sl, fp, sp, lr, pc}
 cf8:	andcs	r2, r0, r5, lsl #4
 cfc:	cfstrsmi	mvf4, [r9, #-484]!	; 0xfffffe1c
 d00:	ldc	7, cr15, [r0, #1020]!	; 0x3fc
 d04:	ldrbtmi	r4, [sp], #-2856	; 0xfffff4d8
 d08:	stmiapl	fp!, {r0, r8, sp}^
 d0c:			; <UNDEFINED> instruction: 0x4602681b
 d10:			; <UNDEFINED> instruction: 0xf7ff4620
 d14:	stmdbmi	r5!, {r2, r9, sl, fp, sp, lr, pc}
 d18:	andcs	r2, r0, r5, lsl #4
 d1c:			; <UNDEFINED> instruction: 0xf7ff4479
 d20:	strtmi	lr, [r1], -r2, lsr #27
 d24:	mrc	7, 0, APSR_nzcv, cr2, cr15, {7}
 d28:	andcs	r4, r5, #540672	; 0x84000
 d2c:	ldrbtmi	r2, [r9], #-0
 d30:	ldc	7, cr15, [r8, #1020]	; 0x3fc
 d34:			; <UNDEFINED> instruction: 0xf7ff4621
 d38:	ldmdbmi	lr, {r1, r3, r9, sl, fp, sp, lr, pc}
 d3c:	andcs	r2, r0, r5, lsl #4
 d40:			; <UNDEFINED> instruction: 0xf7ff4479
 d44:			; <UNDEFINED> instruction: 0x4621ed90
 d48:	mcr	7, 0, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
 d4c:	andcs	r4, r5, #425984	; 0x68000
 d50:	ldrbtmi	r2, [r9], #-0
 d54:	stc	7, cr15, [r6, #1020]	; 0x3fc
 d58:			; <UNDEFINED> instruction: 0xf7ff4621
 d5c:	ldmdbmi	r7, {r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
 d60:	andcs	r2, r0, r5, lsl #4
 d64:			; <UNDEFINED> instruction: 0xf7ff4479
 d68:			; <UNDEFINED> instruction: 0x4621ed7e
 d6c:	stcl	7, cr15, [lr, #1020]!	; 0x3fc
 d70:	andcs	r4, r5, #311296	; 0x4c000
 d74:	ldrbtmi	r2, [r9], #-0
 d78:	ldcl	7, cr15, [r4, #-1020]!	; 0xfffffc04
 d7c:	tstcs	r1, r1, lsl fp
 d80:			; <UNDEFINED> instruction: 0x4602447b
 d84:			; <UNDEFINED> instruction: 0xf7ff4620
 d88:	blmi	3fc4b8 <abort@plt+0x3fbb60>
 d8c:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
 d90:	blx	fec07998 <abort@plt+0xfec07040>
 d94:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
 d98:	stc	7, cr15, [r6, #1020]!	; 0x3fc
 d9c:	strdeq	r0, [r0], -r4
 da0:	andeq	r0, r0, ip, ror #3
 da4:	andeq	r1, r1, r2, asr r2
 da8:	muleq	r0, ip, r0
 dac:	ldrdeq	r0, [r0], -ip
 db0:	ldrdeq	r0, [r0], -r6
 db4:	strdeq	r0, [r0], -r4
 db8:	andeq	r0, r0, lr, lsl #4
 dbc:	andeq	r0, r0, r0, lsr #4
 dc0:	andeq	r0, r0, r6, asr #4
 dc4:	andeq	r0, r0, r8, asr r2
 dc8:	andeq	r0, r0, r0, lsl #1
 dcc:			; <UNDEFINED> instruction: 0x4604b570
 dd0:	stcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
 dd4:	strtmi	r4, [r0], -r6, lsl #12
 dd8:	ldc	7, cr15, [r2, #-1020]!	; 0xfffffc04
 ddc:	strtmi	r4, [r0], -r5, lsl #12
 de0:	stc	7, cr15, [r2, #1020]!	; 0x3fc
 de4:	ldmdblt	r5, {r2, r9, sl, lr}^
 de8:	ldmiblt	r6, {r3, r4, r5, r8, ip, sp, pc}
 dec:	stc	7, cr15, [r2, #1020]	; 0x3fc
 df0:	stccc	8, cr6, [r9], {4}
 df4:			; <UNDEFINED> instruction: 0xf04fbf18
 df8:			; <UNDEFINED> instruction: 0x462034ff
 dfc:	stmdblt	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
 e00:	ldcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
 e04:	blcs	81ae18 <abort@plt+0x81a4c0>
 e08:	andvs	sp, r4, r3
 e0c:	ldrbtcc	pc, [pc], #79	; e14 <abort@plt+0x4bc>	; <UNPREDICTABLE>
 e10:			; <UNDEFINED> instruction: 0xf04fe7f3
 e14:	udf	#847	; 0x34f
 e18:	cfldr32mi	mvfx11, [r4], {56}	; 0x38
 e1c:	ldrbtmi	r4, [ip], #-2836	; 0xfffff4ec
 e20:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
 e24:			; <UNDEFINED> instruction: 0xffd2f7ff
 e28:			; <UNDEFINED> instruction: 0xf7ffb128
 e2c:	stmdavs	r3, {r2, r5, r6, r8, sl, fp, sp, lr, pc}
 e30:	blcs	81264c <abort@plt+0x811cf4>
 e34:	blmi	3f5260 <abort@plt+0x3f4908>
 e38:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
 e3c:			; <UNDEFINED> instruction: 0xffc6f7ff
 e40:			; <UNDEFINED> instruction: 0xbd38b900
 e44:			; <UNDEFINED> instruction: 0xf7ff2001
 e48:	stmdbmi	fp, {r1, r8, sl, fp, sp, lr, pc}
 e4c:	andcs	r2, r0, r5, lsl #4
 e50:			; <UNDEFINED> instruction: 0xf7ff4479
 e54:	bmi	27c27c <abort@plt+0x27b924>
 e58:	ldrbtmi	r6, [sl], #-2089	; 0xfffff7d7
 e5c:	andcs	r4, r0, r3, lsl #12
 e60:	stc	7, cr15, [r4, #-1020]!	; 0xfffffc04
 e64:			; <UNDEFINED> instruction: 0xf7ff2001
 e68:	svclt	0x0000ecf2
 e6c:	andeq	r1, r1, sl, lsr r1
 e70:	muleq	r0, r0, r0
 e74:	andeq	r0, r0, r0, lsl #1
 e78:	andeq	r0, r0, r0, asr #4
 e7c:	andeq	r0, r0, r2, asr #4
 e80:	mvnsmi	lr, #737280	; 0xb4000
 e84:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
 e88:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
 e8c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
 e90:	stcl	7, cr15, [r0], {255}	; 0xff
 e94:	blne	1d92090 <abort@plt+0x1d91738>
 e98:	strhle	r1, [sl], -r6
 e9c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
 ea0:	svccc	0x0004f855
 ea4:	strbmi	r3, [sl], -r1, lsl #8
 ea8:	ldrtmi	r4, [r8], -r1, asr #12
 eac:	adcmi	r4, r6, #152, 14	; 0x2600000
 eb0:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 eb4:	svclt	0x000083f8
 eb8:	andeq	r0, r1, lr, ror #30
 ebc:	andeq	r0, r1, r4, ror #30
 ec0:	svclt	0x00004770
 ec4:	tstcs	r0, r2, lsl #22
 ec8:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
 ecc:	ldclt	7, cr15, [r8, #-1020]	; 0xfffffc04
 ed0:	andeq	r1, r1, r8, lsr r1

Disassembly of section .fini:

00000ed4 <.fini>:
 ed4:	push	{r3, lr}
 ed8:	pop	{r3, pc}
