
*** Running vivado
    with args -log ALU_N_Bits.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU_N_Bits.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ALU_N_Bits.tcl -notrace
Command: synth_design -top ALU_N_Bits -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5680 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 356.387 ; gain = 100.828
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU_N_Bits' [C:/Users/Docencia/Desktop/Reyes-Nieves/VHDL-ALU/project_1.srcs/sources_1/new/ALU_N_Bits.vhd:43]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Docencia/Desktop/Reyes-Nieves/VHDL-ALU/project_1.srcs/sources_1/new/ALU.vhd:35' bound to instance 'U0' of component 'ALU' [C:/Users/Docencia/Desktop/Reyes-Nieves/VHDL-ALU/project_1.srcs/sources_1/new/ALU_N_Bits.vhd:98]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Docencia/Desktop/Reyes-Nieves/VHDL-ALU/project_1.srcs/sources_1/new/ALU.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [C:/Users/Docencia/Desktop/Reyes-Nieves/VHDL-ALU/project_1.srcs/sources_1/new/ALU.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Docencia/Desktop/Reyes-Nieves/VHDL-ALU/project_1.srcs/sources_1/new/ALU.vhd:35' bound to instance 'UI' of component 'ALU' [C:/Users/Docencia/Desktop/Reyes-Nieves/VHDL-ALU/project_1.srcs/sources_1/new/ALU_N_Bits.vhd:103]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Docencia/Desktop/Reyes-Nieves/VHDL-ALU/project_1.srcs/sources_1/new/ALU.vhd:35' bound to instance 'UI' of component 'ALU' [C:/Users/Docencia/Desktop/Reyes-Nieves/VHDL-ALU/project_1.srcs/sources_1/new/ALU_N_Bits.vhd:103]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Docencia/Desktop/Reyes-Nieves/VHDL-ALU/project_1.srcs/sources_1/new/ALU.vhd:35' bound to instance 'UI' of component 'ALU' [C:/Users/Docencia/Desktop/Reyes-Nieves/VHDL-ALU/project_1.srcs/sources_1/new/ALU_N_Bits.vhd:103]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Docencia/Desktop/Reyes-Nieves/VHDL-ALU/project_1.srcs/sources_1/new/ALU.vhd:35' bound to instance 'UI' of component 'ALU' [C:/Users/Docencia/Desktop/Reyes-Nieves/VHDL-ALU/project_1.srcs/sources_1/new/ALU_N_Bits.vhd:103]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Docencia/Desktop/Reyes-Nieves/VHDL-ALU/project_1.srcs/sources_1/new/ALU.vhd:35' bound to instance 'UI' of component 'ALU' [C:/Users/Docencia/Desktop/Reyes-Nieves/VHDL-ALU/project_1.srcs/sources_1/new/ALU_N_Bits.vhd:103]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Docencia/Desktop/Reyes-Nieves/VHDL-ALU/project_1.srcs/sources_1/new/ALU.vhd:35' bound to instance 'UI' of component 'ALU' [C:/Users/Docencia/Desktop/Reyes-Nieves/VHDL-ALU/project_1.srcs/sources_1/new/ALU_N_Bits.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'ALU_N_Bits' (2#1) [C:/Users/Docencia/Desktop/Reyes-Nieves/VHDL-ALU/project_1.srcs/sources_1/new/ALU_N_Bits.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 411.836 ; gain = 156.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 411.836 ; gain = 156.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 411.836 ; gain = 156.277
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Docencia/Desktop/Reyes-Nieves/VHDL-ALU/project_1.srcs/constrs_1/port_map.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [C:/Users/Docencia/Desktop/Reyes-Nieves/VHDL-ALU/project_1.srcs/constrs_1/port_map.xdc:67]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [C:/Users/Docencia/Desktop/Reyes-Nieves/VHDL-ALU/project_1.srcs/constrs_1/port_map.xdc:72]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [C:/Users/Docencia/Desktop/Reyes-Nieves/VHDL-ALU/project_1.srcs/constrs_1/port_map.xdc:77]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [C:/Users/Docencia/Desktop/Reyes-Nieves/VHDL-ALU/project_1.srcs/constrs_1/port_map.xdc:80]
Finished Parsing XDC File [C:/Users/Docencia/Desktop/Reyes-Nieves/VHDL-ALU/project_1.srcs/constrs_1/port_map.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Docencia/Desktop/Reyes-Nieves/VHDL-ALU/project_1.srcs/constrs_1/port_map.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ALU_N_Bits_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ALU_N_Bits_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 766.828 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 766.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 766.828 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 767.758 ; gain = 0.930
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 767.758 ; gain = 512.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 767.758 ; gain = 512.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 767.758 ; gain = 512.199
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "result" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'cout_reg' [C:/Users/Docencia/Desktop/Reyes-Nieves/VHDL-ALU/project_1.srcs/sources_1/new/ALU.vhd:56]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [C:/Users/Docencia/Desktop/Reyes-Nieves/VHDL-ALU/project_1.srcs/sources_1/new/ALU.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 767.758 ; gain = 512.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 70    
	   4 Input      1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ALUs[0].firstUnit.U0/cout_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ALUs[0].firstUnit.U0/result_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ALUs[1].otherUnitsI.UI/cout_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ALUs[2].otherUnitsI.UI/cout_reg )
WARNING: [Synth 8-3332] Sequential element (ALUs[0].firstUnit.U0/cout_reg) is unused and will be removed from module ALU_N_Bits.
WARNING: [Synth 8-3332] Sequential element (ALUs[0].firstUnit.U0/result_reg) is unused and will be removed from module ALU_N_Bits.
WARNING: [Synth 8-3332] Sequential element (ALUs[1].otherUnitsI.UI/cout_reg) is unused and will be removed from module ALU_N_Bits.
WARNING: [Synth 8-3332] Sequential element (ALUs[1].otherUnitsI.UI/result_reg) is unused and will be removed from module ALU_N_Bits.
WARNING: [Synth 8-3332] Sequential element (ALUs[2].otherUnitsI.UI/cout_reg) is unused and will be removed from module ALU_N_Bits.
WARNING: [Synth 8-3332] Sequential element (ALUs[2].otherUnitsI.UI/result_reg) is unused and will be removed from module ALU_N_Bits.
WARNING: [Synth 8-3332] Sequential element (ALUs[3].otherUnitsI.UI/result_reg) is unused and will be removed from module ALU_N_Bits.
WARNING: [Synth 8-3332] Sequential element (ALUs[4].otherUnitsI.UI/result_reg) is unused and will be removed from module ALU_N_Bits.
WARNING: [Synth 8-3332] Sequential element (ALUs[5].otherUnitsI.UI/result_reg) is unused and will be removed from module ALU_N_Bits.
WARNING: [Synth 8-3332] Sequential element (ALUs[6].otherUnitsI.UI/result_reg) is unused and will be removed from module ALU_N_Bits.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 767.758 ; gain = 512.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 767.758 ; gain = 512.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 767.758 ; gain = 512.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 777.375 ; gain = 521.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 777.375 ; gain = 521.816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 777.375 ; gain = 521.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 777.375 ; gain = 521.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 777.375 ; gain = 521.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 777.375 ; gain = 521.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 777.375 ; gain = 521.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     2|
|2     |LUT3 |     1|
|3     |LUT4 |     3|
|4     |LUT5 |     7|
|5     |LUT6 |     4|
|6     |LDCP |     4|
|7     |IBUF |    10|
|8     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------------------------+-------+------+
|      |Instance                   |Module |Cells |
+------+---------------------------+-------+------+
|1     |top                        |       |    39|
|2     |  \ALUs[3].otherUnitsI.UI  |ALU    |     7|
|3     |  \ALUs[4].otherUnitsI.UI  |ALU_0  |     4|
|4     |  \ALUs[5].otherUnitsI.UI  |ALU_1  |     4|
|5     |  \ALUs[6].otherUnitsI.UI  |ALU_2  |     3|
+------+---------------------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 777.375 ; gain = 521.816
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 777.375 ; gain = 165.895
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 777.375 ; gain = 521.816
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 789.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 789.410 ; gain = 540.508
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 789.410 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Docencia/Desktop/Reyes-Nieves/VHDL-ALU/project_1.runs/synth_2/ALU_N_Bits.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ALU_N_Bits_utilization_synth.rpt -pb ALU_N_Bits_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 23 14:45:01 2021...
