<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: cpu/simple/atomic.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_5b88adb71f510b14c9b9798eb184f4c2.html">simple</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">atomic.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="cpu_2simple_2atomic_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2012-2013, 2015, 2018 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Copyright (c) 2002-2005 The Regents of The University of Michigan</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Authors: Steve Reinhardt</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#ifndef __CPU_SIMPLE_ATOMIC_HH__</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define __CPU_SIMPLE_ATOMIC_HH__</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2simple_2base_8hh.html">cpu/simple/base.hh</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="simple_2exec__context_8hh.html">cpu/simple/exec_context.hh</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="request_8hh.html">mem/request.hh</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;params/AtomicSimpleCPU.hh&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="probe_8hh.html">sim/probe/probe.hh</a>&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html">   52</a></span>&#160;<span class="keyword">class </span><a class="code" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a> : <span class="keyword">public</span> <a class="code" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;{</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <a class="code" href="classAtomicSimpleCPU.html#a7316bea4bcc46803a8665d2b60c56cc3">AtomicSimpleCPU</a>(AtomicSimpleCPUParams *<a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>);</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classAtomicSimpleCPU.html#a3c8640f6983eb388f32f8f0fe8535845">~AtomicSimpleCPU</a>();</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classAtomicSimpleCPU.html#abcca4c7a7381b9a43e360095d00e77fc">init</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#aa018936369b93b23b343cca035a71f75">   63</a></span>&#160;    <a class="code" href="classEventFunctionWrapper.html">EventFunctionWrapper</a> <a class="code" href="classAtomicSimpleCPU.html#aa018936369b93b23b343cca035a71f75">tickEvent</a>;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#a247f5d16ecdf2e511bb6d8d1de8207d3">   65</a></span>&#160;    <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="classAtomicSimpleCPU.html#a247f5d16ecdf2e511bb6d8d1de8207d3">width</a>;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#a31dcb20025a91e42a4ae233e30e71854">   66</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classAtomicSimpleCPU.html#a31dcb20025a91e42a4ae233e30e71854">locked</a>;</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#a94a9cd780dfc57a462b5bbea1ec9943e">   67</a></span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code" href="classAtomicSimpleCPU.html#a94a9cd780dfc57a462b5bbea1ec9943e">simulate_data_stalls</a>;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#a95cf1c3c3394043b095a96474e4b02b6">   68</a></span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code" href="classAtomicSimpleCPU.html#a95cf1c3c3394043b095a96474e4b02b6">simulate_inst_stalls</a>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="comment">// main simulation loop (one cycle)</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classAtomicSimpleCPU.html#a3b5859c96b689d7c6e8d3df2d0bb1de5">tick</a>();</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#a824ac58201324e5fef7fe4b4af5a005d">   91</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classAtomicSimpleCPU.html#a824ac58201324e5fef7fe4b4af5a005d">isCpuDrained</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        <a class="code" href="classSimpleExecContext.html">SimpleExecContext</a> &amp;t_info = *<a class="code" href="classBaseSimpleCPU.html#a43ba4440d9215c866ba5365109d619f8">threadInfo</a>[<a class="code" href="classBaseSimpleCPU.html#ac1e34067d94e71e665ba8f5f6367d396">curThread</a>];</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        <span class="keywordflow">return</span> t_info.<a class="code" href="classSimpleExecContext.html#a26c815063cd41f10d1de46da0808d22f">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a369f26aa22c2840ca057533013f3fab4">microPC</a>() == 0 &amp;&amp;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;            !locked &amp;&amp;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;            !t_info.<a class="code" href="classSimpleExecContext.html#a634e9a35ce194811d8751286ecfa1100">stayAtPC</a>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    }</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classAtomicSimpleCPU.html#a16e6c729b7f554c3bab3962407064371">tryCompleteDrain</a>();</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classAtomicSimpleCPU.html#a561ce428a201cdac22b45f34996ae5db">sendPacket</a>(<a class="code" href="classMasterPort.html">MasterPort</a> &amp;port, <span class="keyword">const</span> <a class="code" href="classPacket.html">PacketPtr</a> &amp;pkt);</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU_1_1AtomicCPUPort.html">  114</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classAtomicSimpleCPU_1_1AtomicCPUPort.html">AtomicCPUPort</a> : <span class="keyword">public</span> <a class="code" href="classMasterPort.html">MasterPort</a></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    {</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU_1_1AtomicCPUPort.html#a13f4a2c0dd4e95702eb094bf5274598e">  119</a></span>&#160;        <a class="code" href="classAtomicSimpleCPU_1_1AtomicCPUPort.html#a13f4a2c0dd4e95702eb094bf5274598e">AtomicCPUPort</a>(<span class="keyword">const</span> std::string &amp;_name, <a class="code" href="classBaseSimpleCPU.html">BaseSimpleCPU</a>* _cpu)</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;            : <a class="code" href="classMasterPort.html">MasterPort</a>(_name, _cpu)</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        { }</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;      <span class="keyword">protected</span>:</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU_1_1AtomicCPUPort.html#a20389be3e19923cd4453a3efb9b8ff1b">  125</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classAtomicSimpleCPU_1_1AtomicCPUPort.html#a20389be3e19923cd4453a3efb9b8ff1b">recvTimingResp</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        {</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Atomic CPU doesn&#39;t expect recvTimingResp!\n&quot;</span>);</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        }</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU_1_1AtomicCPUPort.html#af272c1ee4e35ad9e783a64bc535d1b01">  131</a></span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classAtomicSimpleCPU_1_1AtomicCPUPort.html#af272c1ee4e35ad9e783a64bc535d1b01">recvReqRetry</a>()</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        {</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Atomic CPU doesn&#39;t expect recvRetry!\n&quot;</span>);</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        }</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    };</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU_1_1AtomicCPUDPort.html">  138</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classAtomicSimpleCPU_1_1AtomicCPUDPort.html">AtomicCPUDPort</a> : <span class="keyword">public</span> <a class="code" href="classAtomicSimpleCPU_1_1AtomicCPUPort.html">AtomicCPUPort</a></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    {</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU_1_1AtomicCPUDPort.html#a07392ff76f814a461e6e42ed211866cf">  142</a></span>&#160;        <a class="code" href="classAtomicSimpleCPU_1_1AtomicCPUDPort.html#a07392ff76f814a461e6e42ed211866cf">AtomicCPUDPort</a>(<span class="keyword">const</span> std::string &amp;_name, <a class="code" href="classBaseSimpleCPU.html">BaseSimpleCPU</a>* _cpu)</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;            : <a class="code" href="classAtomicSimpleCPU_1_1AtomicCPUPort.html">AtomicCPUPort</a>(_name, _cpu), cpu(_cpu)</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        {</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;            cacheBlockMask = ~(cpu-&gt;cacheLineSize() - 1);</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        }</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU_1_1AtomicCPUDPort.html#a9d55cb227ad4efd4dbf6e75d2eaa574f">  148</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classAtomicSimpleCPU_1_1AtomicCPUDPort.html#a9d55cb227ad4efd4dbf6e75d2eaa574f">isSnooping</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU_1_1AtomicCPUDPort.html#adc28f405e1506074caea8a90f5a4dbe2">  150</a></span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classAtomicSimpleCPU_1_1AtomicCPUDPort.html#adc28f405e1506074caea8a90f5a4dbe2">cacheBlockMask</a>;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;      <span class="keyword">protected</span>:</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU_1_1AtomicCPUDPort.html#a285eec3a0764aa206ac71403a4edf043">  152</a></span>&#160;        <a class="code" href="classBaseSimpleCPU.html">BaseSimpleCPU</a> *<a class="code" href="classAtomicSimpleCPU_1_1AtomicCPUDPort.html#a285eec3a0764aa206ac71403a4edf043">cpu</a>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classMasterPort.html#ae9af19d618fc96fe49a99f5f948502bf">recvAtomicSnoop</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classMasterPort.html#a8a8048eb710c0780a769ebc674976439">recvFunctionalSnoop</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    };</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#aa8a2cde648e8f9343a32795bcba5d65f">  159</a></span>&#160;    <a class="code" href="classAtomicSimpleCPU_1_1AtomicCPUPort.html">AtomicCPUPort</a> <a class="code" href="classAtomicSimpleCPU.html#aa8a2cde648e8f9343a32795bcba5d65f">icachePort</a>;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#af419ac9474d5e95ef0a431fa744676c0">  160</a></span>&#160;    <a class="code" href="classAtomicSimpleCPU_1_1AtomicCPUDPort.html">AtomicCPUDPort</a> <a class="code" href="classAtomicSimpleCPU.html#af419ac9474d5e95ef0a431fa744676c0">dcachePort</a>;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#a4bdf4bcc1e108dd1da46182dfa38eb85">  163</a></span>&#160;    <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> <a class="code" href="classAtomicSimpleCPU.html#a4bdf4bcc1e108dd1da46182dfa38eb85">ifetch_req</a>;</div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#a7907e7952a9daa598c189ff802cffc60">  164</a></span>&#160;    <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> <a class="code" href="classAtomicSimpleCPU.html#a7907e7952a9daa598c189ff802cffc60">data_read_req</a>;</div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#aa741ce64aa94873603c7c9c741cb47aa">  165</a></span>&#160;    <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> <a class="code" href="classAtomicSimpleCPU.html#aa741ce64aa94873603c7c9c741cb47aa">data_write_req</a>;</div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#a71590478b200055a2446a773822e6db7">  166</a></span>&#160;    <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> <a class="code" href="classAtomicSimpleCPU.html#a71590478b200055a2446a773822e6db7">data_amo_req</a>;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#a42f64c0d18992606b34c59a70c1fc9a6">  168</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classAtomicSimpleCPU.html#a42f64c0d18992606b34c59a70c1fc9a6">dcache_access</a>;</div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#a547478889037038166417a298d5cf430">  169</a></span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classAtomicSimpleCPU.html#a547478889037038166417a298d5cf430">dcache_latency</a>;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#a22f9182cede96ee6ffdd3759187ae105">  172</a></span>&#160;    <a class="code" href="classProbePointArg.html">ProbePointArg&lt;std::pair&lt;SimpleThread*, const StaticInstPtr&gt;</a>&gt; *<a class="code" href="classAtomicSimpleCPU.html#a22f9182cede96ee6ffdd3759187ae105">ppCommit</a>;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#a931310a983f38a6aae3fb5802a25cbd7">  177</a></span>&#160;    <a class="code" href="classPort.html">Port</a> &amp;<a class="code" href="classAtomicSimpleCPU.html#a931310a983f38a6aae3fb5802a25cbd7">getDataPort</a>()<span class="keyword"> override </span>{ <span class="keywordflow">return</span> <a class="code" href="classAtomicSimpleCPU.html#af419ac9474d5e95ef0a431fa744676c0">dcachePort</a>; }</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#adfd5f2ab4ac239ff0982986b33567c11">  180</a></span>&#160;    <a class="code" href="classPort.html">Port</a> &amp;<a class="code" href="classAtomicSimpleCPU.html#adfd5f2ab4ac239ff0982986b33567c11">getInstPort</a>()<span class="keyword"> override </span>{ <span class="keywordflow">return</span> <a class="code" href="classAtomicSimpleCPU.html#aa8a2cde648e8f9343a32795bcba5d65f">icachePort</a>; }</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classAtomicSimpleCPU.html#a2c4e7908a84dc8f6aa5bb952756e29e5">threadSnoop</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> sender);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <a class="code" href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043">DrainState</a> <a class="code" href="classAtomicSimpleCPU.html#a6b59bbf2feeb1a876ce9c0e35a84fd1d">drain</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classAtomicSimpleCPU.html#a578884688f3454d39803cff0425b15dc">drainResume</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classAtomicSimpleCPU.html#a6a7feadeef13c5394fdadf1b5b2b8887">switchOut</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classPort.html#a8c94a47998c9e7d2fab75f79682ffc16">takeOverFrom</a>(<a class="code" href="classBaseCPU.html">BaseCPU</a> *oldCPU) <span class="keyword">override</span>;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classAtomicSimpleCPU.html#a2dbd1be423aeb75590053c46441f17a7">verifyMemoryMode</a>() <span class="keyword">const override</span>;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classAtomicSimpleCPU.html#a47759956a7bf523e916a80694b0b15b2">activateContext</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> thread_num) <span class="keyword">override</span>;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classAtomicSimpleCPU.html#a5a6fb0066a7b317a7f0515b4c65e6cf2">suspendContext</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> thread_num) <span class="keyword">override</span>;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classAtomicSimpleCPU.html#a5257bc62869a580a7e9ba00f0bb845f7">genMemFragmentRequest</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a>&amp; req, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> frag_addr,</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                               <span class="keywordtype">int</span> size, <a class="code" href="classFlags.html">Request::Flags</a> flags,</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>&amp; byte_enable,</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                               <span class="keywordtype">int</span>&amp; frag_size, <span class="keywordtype">int</span>&amp; size_left) <span class="keyword">const</span>;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classAtomicSimpleCPU.html#a7adc2b69ff3c14e1567408118562d00d">readMem</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>, uint8_t *<a class="code" href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a>, <span class="keywordtype">unsigned</span> size,</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                  <a class="code" href="classFlags.html">Request::Flags</a> flags,</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                  <span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>&amp; byteEnable = <a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>())</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        <span class="keyword">override</span>;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classAtomicSimpleCPU.html#a50a9d9989e9731a6202600b117e77cfa">writeMem</a>(uint8_t *data, <span class="keywordtype">unsigned</span> size,</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                   <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr, <a class="code" href="classFlags.html">Request::Flags</a> flags, uint64_t *res,</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                   <span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>&amp; byteEnable = <a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>())</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        <span class="keyword">override</span>;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classAtomicSimpleCPU.html#acfa10df84812fafe3bedb41eac6c6bb9">amoMem</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr, uint8_t* data, <span class="keywordtype">unsigned</span> size,</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;                 <a class="code" href="classFlags.html">Request::Flags</a> flags, <a class="code" href="base_2types_8hh.html#acd8959954ccfa9c2fa52d5f65f90e270">AtomicOpFunctorPtr</a> amo_op) <span class="keyword">override</span>;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classAtomicSimpleCPU.html#aed8717359b1db87dd1bfca6b484d9f60">regProbePoints</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classMasterPort.html#a2391066114d659ce6e6b79b05692552f">printAddr</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>);</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;};</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#endif // __CPU_SIMPLE_ATOMIC_HH__</span></div><div class="ttc" id="classMasterPort_html"><div class="ttname"><a href="classMasterPort.html">MasterPort</a></div><div class="ttdoc">A MasterPort is a specialisation of a BaseMasterPort, which implements the default protocol for the t...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8hh_source.html#l00075">port.hh:75</a></div></div>
<div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_aa8a2cde648e8f9343a32795bcba5d65f"><div class="ttname"><a href="classAtomicSimpleCPU.html#aa8a2cde648e8f9343a32795bcba5d65f">AtomicSimpleCPU::icachePort</a></div><div class="ttdeci">AtomicCPUPort icachePort</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00159">atomic.hh:159</a></div></div>
<div class="ttc" id="classPort_html"><div class="ttname"><a href="classPort.html">Port</a></div><div class="ttdoc">Ports are used to interface objects to each other. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2port_8hh_source.html#l00060">port.hh:60</a></div></div>
<div class="ttc" id="simple_2exec__context_8hh_html"><div class="ttname"><a href="simple_2exec__context_8hh.html">exec_context.hh</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_1_1AtomicCPUDPort_html_adc28f405e1506074caea8a90f5a4dbe2"><div class="ttname"><a href="classAtomicSimpleCPU_1_1AtomicCPUDPort.html#adc28f405e1506074caea8a90f5a4dbe2">AtomicSimpleCPU::AtomicCPUDPort::cacheBlockMask</a></div><div class="ttdeci">Addr cacheBlockMask</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00150">atomic.hh:150</a></div></div>
<div class="ttc" id="classMasterPort_html_ae9af19d618fc96fe49a99f5f948502bf"><div class="ttname"><a href="classMasterPort.html#ae9af19d618fc96fe49a99f5f948502bf">MasterPort::recvAtomicSnoop</a></div><div class="ttdeci">Tick recvAtomicSnoop(PacketPtr pkt) override</div><div class="ttdoc">Default implementations. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8hh_source.html#l00224">port.hh:224</a></div></div>
<div class="ttc" id="probe_8hh_html"><div class="ttname"><a href="probe_8hh.html">probe.hh</a></div></div>
<div class="ttc" id="drain_8hh_html_ac9ed0d5c83a29cf8938316f174264043"><div class="ttname"><a href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043">DrainState</a></div><div class="ttdeci">DrainState</div><div class="ttdoc">Object drain/handover states. </div><div class="ttdef"><b>Definition:</b> <a href="drain_8hh_source.html#l00071">drain.hh:71</a></div></div>
<div class="ttc" id="classMasterPort_html_a8a8048eb710c0780a769ebc674976439"><div class="ttname"><a href="classMasterPort.html#a8a8048eb710c0780a769ebc674976439">MasterPort::recvFunctionalSnoop</a></div><div class="ttdeci">void recvFunctionalSnoop(PacketPtr pkt) override</div><div class="ttdoc">Receive a functional snoop request packet from the peer. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8hh_source.html#l00231">port.hh:231</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a634e9a35ce194811d8751286ecfa1100"><div class="ttname"><a href="classSimpleExecContext.html#a634e9a35ce194811d8751286ecfa1100">SimpleExecContext::stayAtPC</a></div><div class="ttdeci">bool stayAtPC</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00074">exec_context.hh:74</a></div></div>
<div class="ttc" id="request_8hh_html"><div class="ttname"><a href="request_8hh.html">request.hh</a></div><div class="ttdoc">Declaration of a request, the overall memory request consisting of the parts of the request that are ...</div></div>
<div class="ttc" id="request_8hh_html_a7b4f6e20c8b9ccdc4518bb61c20fc81c"><div class="ttname"><a href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a></div><div class="ttdeci">std::shared_ptr&lt; Request &gt; RequestPtr</div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00082">request.hh:82</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6f0a7b59bfa9544f3d21fb56433497cc"><div class="ttname"><a href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">ArmISA::a</a></div><div class="ttdeci">Bitfield&lt; 8 &gt; a</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00065">miscregs_types.hh:65</a></div></div>
<div class="ttc" id="classSimpleExecContext_html"><div class="ttname"><a href="classSimpleExecContext.html">SimpleExecContext</a></div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00061">exec_context.hh:61</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_aa018936369b93b23b343cca035a71f75"><div class="ttname"><a href="classAtomicSimpleCPU.html#aa018936369b93b23b343cca035a71f75">AtomicSimpleCPU::tickEvent</a></div><div class="ttdeci">EventFunctionWrapper tickEvent</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00063">atomic.hh:63</a></div></div>
<div class="ttc" id="inet_8hh_html_ae32b25ff633168fbdecd8d24293034cd"><div class="ttname"><a href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a></div><div class="ttdeci">ip6_addr_t addr</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00335">inet.hh:335</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_adfd5f2ab4ac239ff0982986b33567c11"><div class="ttname"><a href="classAtomicSimpleCPU.html#adfd5f2ab4ac239ff0982986b33567c11">AtomicSimpleCPU::getInstPort</a></div><div class="ttdeci">Port &amp; getInstPort() override</div><div class="ttdoc">Return a reference to the instruction port. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00180">atomic.hh:180</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a50a9d9989e9731a6202600b117e77cfa"><div class="ttname"><a href="classAtomicSimpleCPU.html#a50a9d9989e9731a6202600b117e77cfa">AtomicSimpleCPU::writeMem</a></div><div class="ttdeci">Fault writeMem(uint8_t *data, unsigned size, Addr addr, Request::Flags flags, uint64_t *res, const std::vector&lt; bool &gt; &amp;byteEnable=std::vector&lt; bool &gt;()) override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00454">atomic.cc:454</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_1_1AtomicCPUPort_html_af272c1ee4e35ad9e783a64bc535d1b01"><div class="ttname"><a href="classAtomicSimpleCPU_1_1AtomicCPUPort.html#af272c1ee4e35ad9e783a64bc535d1b01">AtomicSimpleCPU::AtomicCPUPort::recvReqRetry</a></div><div class="ttdeci">void recvReqRetry()</div><div class="ttdoc">Called by the peer if sendTimingReq was called on this peer (causing recvTimingReq to be called on th...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00131">atomic.hh:131</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_aa741ce64aa94873603c7c9c741cb47aa"><div class="ttname"><a href="classAtomicSimpleCPU.html#aa741ce64aa94873603c7c9c741cb47aa">AtomicSimpleCPU::data_write_req</a></div><div class="ttdeci">RequestPtr data_write_req</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00165">atomic.hh:165</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_1_1AtomicCPUPort_html"><div class="ttname"><a href="classAtomicSimpleCPU_1_1AtomicCPUPort.html">AtomicSimpleCPU::AtomicCPUPort</a></div><div class="ttdoc">An AtomicCPUPort overrides the default behaviour of the recvAtomicSnoop and ignores the packet instea...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00114">atomic.hh:114</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html_ac1e34067d94e71e665ba8f5f6367d396"><div class="ttname"><a href="classBaseSimpleCPU.html#ac1e34067d94e71e665ba8f5f6367d396">BaseSimpleCPU::curThread</a></div><div class="ttdeci">ThreadID curThread</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8hh_source.html#l00087">base.hh:87</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a931310a983f38a6aae3fb5802a25cbd7"><div class="ttname"><a href="classAtomicSimpleCPU.html#a931310a983f38a6aae3fb5802a25cbd7">AtomicSimpleCPU::getDataPort</a></div><div class="ttdeci">Port &amp; getDataPort() override</div><div class="ttdoc">Return a reference to the data port. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00177">atomic.hh:177</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a547478889037038166417a298d5cf430"><div class="ttname"><a href="classAtomicSimpleCPU.html#a547478889037038166417a298d5cf430">AtomicSimpleCPU::dcache_latency</a></div><div class="ttdeci">Tick dcache_latency</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00169">atomic.hh:169</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a578884688f3454d39803cff0425b15dc"><div class="ttname"><a href="classAtomicSimpleCPU.html#a578884688f3454d39803cff0425b15dc">AtomicSimpleCPU::drainResume</a></div><div class="ttdeci">void drainResume() override</div><div class="ttdoc">Resume execution after a successful drain. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00147">atomic.cc:147</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_1_1AtomicCPUDPort_html"><div class="ttname"><a href="classAtomicSimpleCPU_1_1AtomicCPUDPort.html">AtomicSimpleCPU::AtomicCPUDPort</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00138">atomic.hh:138</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector&lt; bool &gt;</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a42f64c0d18992606b34c59a70c1fc9a6"><div class="ttname"><a href="classAtomicSimpleCPU.html#a42f64c0d18992606b34c59a70c1fc9a6">AtomicSimpleCPU::dcache_access</a></div><div class="ttdeci">bool dcache_access</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00168">atomic.hh:168</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_1_1AtomicCPUDPort_html_a9d55cb227ad4efd4dbf6e75d2eaa574f"><div class="ttname"><a href="classAtomicSimpleCPU_1_1AtomicCPUDPort.html#a9d55cb227ad4efd4dbf6e75d2eaa574f">AtomicSimpleCPU::AtomicCPUDPort::isSnooping</a></div><div class="ttdeci">bool isSnooping() const</div><div class="ttdoc">Determine if this master port is snooping or not. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00148">atomic.hh:148</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a5257bc62869a580a7e9ba00f0bb845f7"><div class="ttname"><a href="classAtomicSimpleCPU.html#a5257bc62869a580a7e9ba00f0bb845f7">AtomicSimpleCPU::genMemFragmentRequest</a></div><div class="ttdeci">bool genMemFragmentRequest(const RequestPtr &amp;req, Addr frag_addr, int size, Request::Flags flags, const std::vector&lt; bool &gt; &amp;byte_enable, int &amp;frag_size, int &amp;size_left) const</div><div class="ttdoc">Helper function used to set up the request for a single fragment of a memory access. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00338">atomic.cc:338</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_1_1AtomicCPUPort_html_a20389be3e19923cd4453a3efb9b8ff1b"><div class="ttname"><a href="classAtomicSimpleCPU_1_1AtomicCPUPort.html#a20389be3e19923cd4453a3efb9b8ff1b">AtomicSimpleCPU::AtomicCPUPort::recvTimingResp</a></div><div class="ttdeci">bool recvTimingResp(PacketPtr pkt)</div><div class="ttdoc">Receive a timing response from the peer. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00125">atomic.hh:125</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_1_1AtomicCPUDPort_html_a07392ff76f814a461e6e42ed211866cf"><div class="ttname"><a href="classAtomicSimpleCPU_1_1AtomicCPUDPort.html#a07392ff76f814a461e6e42ed211866cf">AtomicSimpleCPU::AtomicCPUDPort::AtomicCPUDPort</a></div><div class="ttdeci">AtomicCPUDPort(const std::string &amp;_name, BaseSimpleCPU *_cpu)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00142">atomic.hh:142</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a95cf1c3c3394043b095a96474e4b02b6"><div class="ttname"><a href="classAtomicSimpleCPU.html#a95cf1c3c3394043b095a96474e4b02b6">AtomicSimpleCPU::simulate_inst_stalls</a></div><div class="ttdeci">const bool simulate_inst_stalls</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00068">atomic.hh:68</a></div></div>
<div class="ttc" id="classFlags_html"><div class="ttname"><a href="classFlags.html">Flags&lt; FlagsType &gt;</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a31dcb20025a91e42a4ae233e30e71854"><div class="ttname"><a href="classAtomicSimpleCPU.html#a31dcb20025a91e42a4ae233e30e71854">AtomicSimpleCPU::locked</a></div><div class="ttdeci">bool locked</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00066">atomic.hh:66</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a5c8ed81b7d238c9083e1037ba6d61643"><div class="ttname"><a href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="ttdeci">uint64_t Tick</div><div class="ttdoc">Tick count type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="base_2types_8hh_html_acd8959954ccfa9c2fa52d5f65f90e270"><div class="ttname"><a href="base_2types_8hh.html#acd8959954ccfa9c2fa52d5f65f90e270">AtomicOpFunctorPtr</a></div><div class="ttdeci">std::unique_ptr&lt; AtomicOpFunctor &gt; AtomicOpFunctorPtr</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00262">types.hh:262</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a3b5859c96b689d7c6e8d3df2d0bb1de5"><div class="ttname"><a href="classAtomicSimpleCPU.html#a3b5859c96b689d7c6e8d3df2d0bb1de5">AtomicSimpleCPU::tick</a></div><div class="ttdeci">void tick()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00633">atomic.cc:633</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a561ce428a201cdac22b45f34996ae5db"><div class="ttname"><a href="classAtomicSimpleCPU.html#a561ce428a201cdac22b45f34996ae5db">AtomicSimpleCPU::sendPacket</a></div><div class="ttdeci">virtual Tick sendPacket(MasterPort &amp;port, const PacketPtr &amp;pkt)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00278">atomic.cc:278</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a26c815063cd41f10d1de46da0808d22f"><div class="ttname"><a href="classSimpleExecContext.html#a26c815063cd41f10d1de46da0808d22f">SimpleExecContext::thread</a></div><div class="ttdeci">SimpleThread * thread</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00068">exec_context.hh:68</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_abcca4c7a7381b9a43e360095d00e77fc"><div class="ttname"><a href="classAtomicSimpleCPU.html#abcca4c7a7381b9a43e360095d00e77fc">AtomicSimpleCPU::init</a></div><div class="ttdeci">void init() override</div><div class="ttdoc">init() is called after all C++ SimObjects have been created and all ports are connected. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00068">atomic.cc:68</a></div></div>
<div class="ttc" id="classMasterPort_html_a2391066114d659ce6e6b79b05692552f"><div class="ttname"><a href="classMasterPort.html#a2391066114d659ce6e6b79b05692552f">MasterPort::printAddr</a></div><div class="ttdeci">void printAddr(Addr a)</div><div class="ttdoc">Inject a PrintReq for the given address to print the state of that address throughout the memory syst...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8cc_source.html#l00099">port.cc:99</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a7adc2b69ff3c14e1567408118562d00d"><div class="ttname"><a href="classAtomicSimpleCPU.html#a7adc2b69ff3c14e1567408118562d00d">AtomicSimpleCPU::readMem</a></div><div class="ttdeci">Fault readMem(Addr addr, uint8_t *data, unsigned size, Request::Flags flags, const std::vector&lt; bool &gt; &amp;byteEnable=std::vector&lt; bool &gt;()) override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00372">atomic.cc:372</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a3c8640f6983eb388f32f8f0fe8535845"><div class="ttname"><a href="classAtomicSimpleCPU.html#a3c8640f6983eb388f32f8f0fe8535845">AtomicSimpleCPU::~AtomicSimpleCPU</a></div><div class="ttdeci">virtual ~AtomicSimpleCPU()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00099">atomic.cc:99</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a22f9182cede96ee6ffdd3759187ae105"><div class="ttname"><a href="classAtomicSimpleCPU.html#a22f9182cede96ee6ffdd3759187ae105">AtomicSimpleCPU::ppCommit</a></div><div class="ttdeci">ProbePointArg&lt; std::pair&lt; SimpleThread *, const StaticInstPtr &gt; &gt; * ppCommit</div><div class="ttdoc">Probe Points. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00172">atomic.hh:172</a></div></div>
<div class="ttc" id="classPacket_html"><div class="ttname"><a href="classPacket.html">Packet</a></div><div class="ttdoc">A Packet is used to encapsulate a transfer between two objects in the memory system (e...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00255">packet.hh:255</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a6b59bbf2feeb1a876ce9c0e35a84fd1d"><div class="ttname"><a href="classAtomicSimpleCPU.html#a6b59bbf2feeb1a876ce9c0e35a84fd1d">AtomicSimpleCPU::drain</a></div><div class="ttdeci">DrainState drain() override</div><div class="ttdoc">Notify an object that it needs to drain its state. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00107">atomic.cc:107</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_acfa10df84812fafe3bedb41eac6c6bb9"><div class="ttname"><a href="classAtomicSimpleCPU.html#acfa10df84812fafe3bedb41eac6c6bb9">AtomicSimpleCPU::amoMem</a></div><div class="ttdeci">Fault amoMem(Addr addr, uint8_t *data, unsigned size, Request::Flags flags, AtomicOpFunctorPtr amo_op) override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00568">atomic.cc:568</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html"><div class="ttname"><a href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00052">atomic.hh:52</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a47759956a7bf523e916a80694b0b15b2"><div class="ttname"><a href="classAtomicSimpleCPU.html#a47759956a7bf523e916a80694b0b15b2">AtomicSimpleCPU::activateContext</a></div><div class="ttdeci">void activateContext(ThreadID thread_num) override</div><div class="ttdoc">Notify the CPU that the indicated context is now active. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00226">atomic.cc:226</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a6a7feadeef13c5394fdadf1b5b2b8887"><div class="ttname"><a href="classAtomicSimpleCPU.html#a6a7feadeef13c5394fdadf1b5b2b8887">AtomicSimpleCPU::switchOut</a></div><div class="ttdeci">void switchOut() override</div><div class="ttdoc">Prepare for another CPU to take over execution. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00197">atomic.cc:197</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ab39b1a4f9dad884694c7a74ed69e6a6b"><div class="ttname"><a href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a></div><div class="ttdeci">int16_t ThreadID</div><div class="ttdoc">Thread index/ID type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00227">types.hh:227</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a2c4e7908a84dc8f6aa5bb952756e29e5"><div class="ttname"><a href="classAtomicSimpleCPU.html#a2c4e7908a84dc8f6aa5bb952756e29e5">AtomicSimpleCPU::threadSnoop</a></div><div class="ttdeci">void threadSnoop(PacketPtr pkt, ThreadID sender)</div><div class="ttdoc">Perform snoop for other cpu-local thread contexts. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00129">atomic.cc:129</a></div></div>
<div class="ttc" id="classProbePointArg_html"><div class="ttname"><a href="classProbePointArg.html">ProbePointArg</a></div><div class="ttdoc">ProbePointArg generates a point for the class of Arg. </div><div class="ttdef"><b>Definition:</b> <a href="thermal__domain_8hh_source.html#l00052">thermal_domain.hh:52</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a7907e7952a9daa598c189ff802cffc60"><div class="ttname"><a href="classAtomicSimpleCPU.html#a7907e7952a9daa598c189ff802cffc60">AtomicSimpleCPU::data_read_req</a></div><div class="ttdeci">RequestPtr data_read_req</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00164">atomic.hh:164</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a824ac58201324e5fef7fe4b4af5a005d"><div class="ttname"><a href="classAtomicSimpleCPU.html#a824ac58201324e5fef7fe4b4af5a005d">AtomicSimpleCPU::isCpuDrained</a></div><div class="ttdeci">bool isCpuDrained() const</div><div class="ttdoc">Check if a system is in a drained state. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00091">atomic.hh:91</a></div></div>
<div class="ttc" id="classEventFunctionWrapper_html"><div class="ttname"><a href="classEventFunctionWrapper.html">EventFunctionWrapper</a></div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00819">eventq.hh:819</a></div></div>
<div class="ttc" id="classPort_html_a8c94a47998c9e7d2fab75f79682ffc16"><div class="ttname"><a href="classPort.html#a8c94a47998c9e7d2fab75f79682ffc16">Port::takeOverFrom</a></div><div class="ttdeci">void takeOverFrom(Port *old)</div><div class="ttdoc">A utility function to make it easier to swap out ports. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2port_8hh_source.html#l00132">port.hh:132</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a7316bea4bcc46803a8665d2b60c56cc3"><div class="ttname"><a href="classAtomicSimpleCPU.html#a7316bea4bcc46803a8665d2b60c56cc3">AtomicSimpleCPU::AtomicSimpleCPU</a></div><div class="ttdeci">AtomicSimpleCPU(AtomicSimpleCPUParams *params)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00079">atomic.cc:79</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html_a43ba4440d9215c866ba5365109d619f8"><div class="ttname"><a href="classBaseSimpleCPU.html#a43ba4440d9215c866ba5365109d619f8">BaseSimpleCPU::threadInfo</a></div><div class="ttdeci">std::vector&lt; SimpleExecContext * &gt; threadInfo</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8hh_source.html#l00102">base.hh:102</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a4bdf4bcc1e108dd1da46182dfa38eb85"><div class="ttname"><a href="classAtomicSimpleCPU.html#a4bdf4bcc1e108dd1da46182dfa38eb85">AtomicSimpleCPU::ifetch_req</a></div><div class="ttdeci">RequestPtr ifetch_req</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00163">atomic.hh:163</a></div></div>
<div class="ttc" id="classSimpleThread_html_a369f26aa22c2840ca057533013f3fab4"><div class="ttname"><a href="classSimpleThread.html#a369f26aa22c2840ca057533013f3fab4">SimpleThread::microPC</a></div><div class="ttdeci">MicroPC microPC() const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00563">simple_thread.hh:563</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a94a9cd780dfc57a462b5bbea1ec9943e"><div class="ttname"><a href="classAtomicSimpleCPU.html#a94a9cd780dfc57a462b5bbea1ec9943e">AtomicSimpleCPU::simulate_data_stalls</a></div><div class="ttdeci">const bool simulate_data_stalls</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00067">atomic.hh:67</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_1_1AtomicCPUDPort_html_a285eec3a0764aa206ac71403a4edf043"><div class="ttname"><a href="classAtomicSimpleCPU_1_1AtomicCPUDPort.html#a285eec3a0764aa206ac71403a4edf043">AtomicSimpleCPU::AtomicCPUDPort::cpu</a></div><div class="ttdeci">BaseSimpleCPU * cpu</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00152">atomic.hh:152</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a16e6c729b7f554c3bab3962407064371"><div class="ttname"><a href="classAtomicSimpleCPU.html#a16e6c729b7f554c3bab3962407064371">AtomicSimpleCPU::tryCompleteDrain</a></div><div class="ttdeci">bool tryCompleteDrain()</div><div class="ttdoc">Try to complete a drain request. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00180">atomic.cc:180</a></div></div>
<div class="ttc" id="classBaseCPU_html"><div class="ttname"><a href="classBaseCPU.html">BaseCPU</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__dummy_8hh_source.html#l00045">cpu_dummy.hh:45</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_1_1AtomicCPUPort_html_a13f4a2c0dd4e95702eb094bf5274598e"><div class="ttname"><a href="classAtomicSimpleCPU_1_1AtomicCPUPort.html#a13f4a2c0dd4e95702eb094bf5274598e">AtomicSimpleCPU::AtomicCPUPort::AtomicCPUPort</a></div><div class="ttdeci">AtomicCPUPort(const std::string &amp;_name, BaseSimpleCPU *_cpu)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00119">atomic.hh:119</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a2dbd1be423aeb75590053c46441f17a7"><div class="ttname"><a href="classAtomicSimpleCPU.html#a2dbd1be423aeb75590053c46441f17a7">AtomicSimpleCPU::verifyMemoryMode</a></div><div class="ttdeci">void verifyMemoryMode() const override</div><div class="ttdoc">Verify that the system is in a memory mode supported by the CPU. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00217">atomic.cc:217</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a71590478b200055a2446a773822e6db7"><div class="ttname"><a href="classAtomicSimpleCPU.html#a71590478b200055a2446a773822e6db7">AtomicSimpleCPU::data_amo_req</a></div><div class="ttdeci">RequestPtr data_amo_req</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00166">atomic.hh:166</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html"><div class="ttname"><a href="classBaseSimpleCPU.html">BaseSimpleCPU</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8hh_source.html#l00084">base.hh:84</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_aed8717359b1db87dd1bfca6b484d9f60"><div class="ttname"><a href="classAtomicSimpleCPU.html#aed8717359b1db87dd1bfca6b484d9f60">AtomicSimpleCPU::regProbePoints</a></div><div class="ttdeci">void regProbePoints() override</div><div class="ttdoc">Register probe points for this object. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00772">atomic.cc:772</a></div></div>
<div class="ttc" id="cpu_2simple_2base_8hh_html"><div class="ttname"><a href="cpu_2simple_2base_8hh.html">base.hh</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_af419ac9474d5e95ef0a431fa744676c0"><div class="ttname"><a href="classAtomicSimpleCPU.html#af419ac9474d5e95ef0a431fa744676c0">AtomicSimpleCPU::dcachePort</a></div><div class="ttdeci">AtomicCPUDPort dcachePort</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00160">atomic.hh:160</a></div></div>
<div class="ttc" id="circlebuf_8test_8cc_html_ac89b5786f65419c30c7a97e2d5c40fe9"><div class="ttname"><a href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a></div><div class="ttdeci">const char data[]</div><div class="ttdef"><b>Definition:</b> <a href="circlebuf_8test_8cc_source.html#l00044">circlebuf.test.cc:44</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="classBaseCPU_html_a258986ef5de8019c07bc338f1254e671"><div class="ttname"><a href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">BaseCPU::params</a></div><div class="ttdeci">const Params * params() const</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00311">base.hh:311</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a5a6fb0066a7b317a7f0515b4c65e6cf2"><div class="ttname"><a href="classAtomicSimpleCPU.html#a5a6fb0066a7b317a7f0515b4c65e6cf2">AtomicSimpleCPU::suspendContext</a></div><div class="ttdeci">void suspendContext(ThreadID thread_num) override</div><div class="ttdoc">Notify the CPU that the indicated context is now suspended. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00252">atomic.cc:252</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a247f5d16ecdf2e511bb6d8d1de8207d3"><div class="ttname"><a href="classAtomicSimpleCPU.html#a247f5d16ecdf2e511bb6d8d1de8207d3">AtomicSimpleCPU::width</a></div><div class="ttdeci">const int width</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00065">atomic.hh:65</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:07 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
