module rgrewallab10Verilog(input CLK);
endmodule