<stg><name>k2mm_Pipeline_lp3</name>


<trans_list>

<trans id="183" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:2 %zext_ln28_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln28

]]></Node>
<StgValue><ssdm name="zext_ln28_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha

]]></Node>
<StgValue><ssdm name="alpha_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %select_ln27_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %select_ln27

]]></Node>
<StgValue><ssdm name="select_ln27_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:5 %select_ln27_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln27_1

]]></Node>
<StgValue><ssdm name="select_ln27_1_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %tmp_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp

]]></Node>
<StgValue><ssdm name="tmp_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="7">
<![CDATA[
newFuncRoot:7 %zext_ln28_cast = zext i7 %zext_ln28_read

]]></Node>
<StgValue><ssdm name="zext_ln28_cast"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:8 %store_ln6 = store i7 0, i7 %k

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i32 %tmp_read, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.inc71

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc71:0 %k_1 = load i7 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc71:1 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %k_1, i32 6

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc71:2 %br_ln29 = br i1 %tmp_1, void %for.inc71.split, void %for.inc74.exitStub

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc71.split:4 %lshr_ln6_3 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %k_1, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln6_3"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
for.inc71.split:5 %tmp_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %select_ln27_1_read, i5 %lshr_ln6_3

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="11">
<![CDATA[
for.inc71.split:6 %zext_ln30 = zext i11 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc71.split:7 %buff_A_addr = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="buff_A_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc71.split:8 %buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="buff_A_1_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc71.split:9 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %k_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
for.inc71.split:10 %tmp_8 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_2, i6 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc71.split:11 %or_ln30_1 = or i7 %tmp_8, i7 %select_ln27_read

]]></Node>
<StgValue><ssdm name="or_ln30_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc71.split:12 %tmp_9 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %k_1, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
for.inc71.split:13 %tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %tmp_9, i7 %or_ln30_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="11">
<![CDATA[
for.inc71.split:14 %zext_ln30_1 = zext i11 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc71.split:15 %buff_B_addr = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_1

]]></Node>
<StgValue><ssdm name="buff_B_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc71.split:16 %buff_B_1_addr = getelementptr i32 %buff_B_1, i64 0, i64 %zext_ln30_1

]]></Node>
<StgValue><ssdm name="buff_B_1_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="11">
<![CDATA[
for.inc71.split:17 %buff_A_load = load i11 %buff_A_addr

]]></Node>
<StgValue><ssdm name="buff_A_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="11">
<![CDATA[
for.inc71.split:19 %buff_B_load = load i11 %buff_B_addr

]]></Node>
<StgValue><ssdm name="buff_B_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="11">
<![CDATA[
for.inc71.split:22 %buff_A_1_load = load i11 %buff_A_1_addr

]]></Node>
<StgValue><ssdm name="buff_A_1_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="11">
<![CDATA[
for.inc71.split:24 %buff_B_1_load = load i11 %buff_B_1_addr

]]></Node>
<StgValue><ssdm name="buff_B_1_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc71.split:27 %or_ln30 = or i5 %lshr_ln6_3, i5 1

]]></Node>
<StgValue><ssdm name="or_ln30"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
for.inc71.split:28 %tmp_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %select_ln27_1_read, i5 %or_ln30

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="11">
<![CDATA[
for.inc71.split:29 %zext_ln30_2 = zext i11 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln30_2"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc71.split:30 %buff_A_addr_1 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="buff_A_addr_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc71.split:31 %buff_A_1_addr_1 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="buff_A_1_addr_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
for.inc71.split:32 %tmp_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %or_ln30, i6 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc71.split:33 %add_ln30 = add i11 %tmp_4, i11 %zext_ln28_cast

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="11">
<![CDATA[
for.inc71.split:34 %zext_ln30_3 = zext i11 %add_ln30

]]></Node>
<StgValue><ssdm name="zext_ln30_3"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc71.split:35 %buff_B_addr_1 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_3

]]></Node>
<StgValue><ssdm name="buff_B_addr_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc71.split:36 %buff_B_1_addr_1 = getelementptr i32 %buff_B_1, i64 0, i64 %zext_ln30_3

]]></Node>
<StgValue><ssdm name="buff_B_1_addr_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="11">
<![CDATA[
for.inc71.split:37 %buff_A_load_1 = load i11 %buff_A_addr_1

]]></Node>
<StgValue><ssdm name="buff_A_load_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="11">
<![CDATA[
for.inc71.split:39 %buff_B_load_1 = load i11 %buff_B_addr_1

]]></Node>
<StgValue><ssdm name="buff_B_load_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="11">
<![CDATA[
for.inc71.split:42 %buff_A_1_load_1 = load i11 %buff_A_1_addr_1

]]></Node>
<StgValue><ssdm name="buff_A_1_load_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="11">
<![CDATA[
for.inc71.split:44 %buff_B_1_load_1 = load i11 %buff_B_1_addr_1

]]></Node>
<StgValue><ssdm name="buff_B_1_load_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc71.split:47 %add_ln29 = add i7 %k_1, i7 4

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc71.split:48 %store_ln6 = store i7 %add_ln29, i7 %k

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="74" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="11">
<![CDATA[
for.inc71.split:17 %buff_A_load = load i11 %buff_A_addr

]]></Node>
<StgValue><ssdm name="buff_A_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="11">
<![CDATA[
for.inc71.split:19 %buff_B_load = load i11 %buff_B_addr

]]></Node>
<StgValue><ssdm name="buff_B_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="11">
<![CDATA[
for.inc71.split:22 %buff_A_1_load = load i11 %buff_A_1_addr

]]></Node>
<StgValue><ssdm name="buff_A_1_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="11">
<![CDATA[
for.inc71.split:24 %buff_B_1_load = load i11 %buff_B_1_addr

]]></Node>
<StgValue><ssdm name="buff_B_1_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="11">
<![CDATA[
for.inc71.split:37 %buff_A_load_1 = load i11 %buff_A_addr_1

]]></Node>
<StgValue><ssdm name="buff_A_load_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="11">
<![CDATA[
for.inc71.split:39 %buff_B_load_1 = load i11 %buff_B_addr_1

]]></Node>
<StgValue><ssdm name="buff_B_load_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="11">
<![CDATA[
for.inc71.split:42 %buff_A_1_load_1 = load i11 %buff_A_1_addr_1

]]></Node>
<StgValue><ssdm name="buff_A_1_load_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="11">
<![CDATA[
for.inc71.split:44 %buff_B_1_load_1 = load i11 %buff_B_1_addr_1

]]></Node>
<StgValue><ssdm name="buff_B_1_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="82" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:18 %mul = fmul i32 %buff_A_load, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="83" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:18 %mul = fmul i32 %buff_A_load, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:23 %mul_1 = fmul i32 %buff_A_1_load, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="85" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:18 %mul = fmul i32 %buff_A_load, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:23 %mul_1 = fmul i32 %buff_A_1_load, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:38 %mul_2 = fmul i32 %buff_A_load_1, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="88" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:20 %mul2 = fmul i32 %mul, i32 %buff_B_load

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:23 %mul_1 = fmul i32 %buff_A_1_load, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:38 %mul_2 = fmul i32 %buff_A_load_1, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="91" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:20 %mul2 = fmul i32 %mul, i32 %buff_B_load

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:25 %mul66_1 = fmul i32 %mul_1, i32 %buff_B_1_load

]]></Node>
<StgValue><ssdm name="mul66_1"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:38 %mul_2 = fmul i32 %buff_A_load_1, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="94" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:20 %mul2 = fmul i32 %mul, i32 %buff_B_load

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:25 %mul66_1 = fmul i32 %mul_1, i32 %buff_B_1_load

]]></Node>
<StgValue><ssdm name="mul66_1"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:40 %mul66_2 = fmul i32 %mul_2, i32 %buff_B_load_1

]]></Node>
<StgValue><ssdm name="mul66_2"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc74.exitStub:0 %p_load8 = load i32 %empty

]]></Node>
<StgValue><ssdm name="p_load8"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc74.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out, i32 %p_load8

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0">
<![CDATA[
for.inc74.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc71.split:0 %p_load = load i32 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:21 %add = fadd i32 %p_load, i32 %mul2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:25 %mul66_1 = fmul i32 %mul_1, i32 %buff_B_1_load

]]></Node>
<StgValue><ssdm name="mul66_1"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:40 %mul66_2 = fmul i32 %mul_2, i32 %buff_B_load_1

]]></Node>
<StgValue><ssdm name="mul66_2"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:43 %mul_3 = fmul i32 %buff_A_1_load_1, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="102" st_id="10" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:21 %add = fadd i32 %p_load, i32 %mul2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:40 %mul66_2 = fmul i32 %mul_2, i32 %buff_B_load_1

]]></Node>
<StgValue><ssdm name="mul66_2"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:43 %mul_3 = fmul i32 %buff_A_1_load_1, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="105" st_id="11" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:21 %add = fadd i32 %p_load, i32 %mul2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:43 %mul_3 = fmul i32 %buff_A_1_load_1, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="107" st_id="12" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:21 %add = fadd i32 %p_load, i32 %mul2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:45 %mul66_3 = fmul i32 %mul_3, i32 %buff_B_1_load_1

]]></Node>
<StgValue><ssdm name="mul66_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="109" st_id="13" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:26 %add_1 = fadd i32 %add, i32 %mul66_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:45 %mul66_3 = fmul i32 %mul_3, i32 %buff_B_1_load_1

]]></Node>
<StgValue><ssdm name="mul66_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="111" st_id="14" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:26 %add_1 = fadd i32 %add, i32 %mul66_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:45 %mul66_3 = fmul i32 %mul_3, i32 %buff_B_1_load_1

]]></Node>
<StgValue><ssdm name="mul66_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="113" st_id="15" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:26 %add_1 = fadd i32 %add, i32 %mul66_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="114" st_id="16" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:26 %add_1 = fadd i32 %add, i32 %mul66_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="115" st_id="17" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:41 %add_2 = fadd i32 %add_1, i32 %mul66_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="116" st_id="18" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:41 %add_2 = fadd i32 %add_1, i32 %mul66_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="117" st_id="19" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:41 %add_2 = fadd i32 %add_1, i32 %mul66_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="118" st_id="20" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:41 %add_2 = fadd i32 %add_1, i32 %mul66_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="119" st_id="21" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:46 %add_3 = fadd i32 %add_2, i32 %mul66_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="120" st_id="22" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:46 %add_3 = fadd i32 %add_2, i32 %mul66_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="121" st_id="23" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:46 %add_3 = fadd i32 %add_2, i32 %mul66_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="122" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc71.split:1 %specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln10"/></StgValue>
</operation>

<operation id="123" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc71.split:2 %speclooptripcount_ln6 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln6"/></StgValue>
</operation>

<operation id="124" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc71.split:3 %specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln29"/></StgValue>
</operation>

<operation id="125" st_id="24" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc71.split:46 %add_3 = fadd i32 %add_2, i32 %mul66_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="126" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc71.split:49 %store_ln30 = store i32 %add_3, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="127" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
for.inc71.split:50 %br_ln29 = br void %for.inc71

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="184" name="tmp" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp"/></StgValue>
</port>
<port id="185" name="select_ln27_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="select_ln27_1"/></StgValue>
</port>
<port id="186" name="buff_A" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="187" name="buff_A_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_A_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="188" name="select_ln27" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="select_ln27"/></StgValue>
</port>
<port id="189" name="buff_B" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_B"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="190" name="buff_B_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_B_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="191" name="alpha" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="alpha"/></StgValue>
</port>
<port id="192" name="zext_ln28" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln28"/></StgValue>
</port>
<port id="193" name="p_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="195" from="StgValue_194" to="empty" fromId="194" toId="27">
</dataflow>
<dataflow id="196" from="StgValue_194" to="k" fromId="194" toId="28">
</dataflow>
<dataflow id="198" from="_ssdm_op_Read.ap_auto.i7" to="zext_ln28_read" fromId="197" toId="29">
</dataflow>
<dataflow id="199" from="zext_ln28" to="zext_ln28_read" fromId="192" toId="29">
</dataflow>
<dataflow id="201" from="_ssdm_op_Read.ap_auto.float" to="alpha_read" fromId="200" toId="30">
</dataflow>
<dataflow id="202" from="alpha" to="alpha_read" fromId="191" toId="30">
</dataflow>
<dataflow id="203" from="_ssdm_op_Read.ap_auto.i7" to="select_ln27_read" fromId="197" toId="31">
</dataflow>
<dataflow id="204" from="select_ln27" to="select_ln27_read" fromId="188" toId="31">
</dataflow>
<dataflow id="206" from="_ssdm_op_Read.ap_auto.i6" to="select_ln27_1_read" fromId="205" toId="32">
</dataflow>
<dataflow id="207" from="select_ln27_1" to="select_ln27_1_read" fromId="185" toId="32">
</dataflow>
<dataflow id="208" from="_ssdm_op_Read.ap_auto.float" to="tmp_read" fromId="200" toId="33">
</dataflow>
<dataflow id="209" from="tmp" to="tmp_read" fromId="184" toId="33">
</dataflow>
<dataflow id="210" from="zext_ln28_read" to="zext_ln28_cast" fromId="29" toId="34">
</dataflow>
<dataflow id="212" from="StgValue_211" to="store_ln6" fromId="211" toId="35">
</dataflow>
<dataflow id="213" from="k" to="store_ln6" fromId="28" toId="35">
</dataflow>
<dataflow id="214" from="tmp_read" to="store_ln0" fromId="33" toId="36">
</dataflow>
<dataflow id="215" from="empty" to="store_ln0" fromId="27" toId="36">
</dataflow>
<dataflow id="216" from="k" to="k_1" fromId="28" toId="38">
</dataflow>
<dataflow id="218" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp_1" fromId="217" toId="39">
</dataflow>
<dataflow id="219" from="k_1" to="tmp_1" fromId="38" toId="39">
</dataflow>
<dataflow id="221" from="StgValue_220" to="tmp_1" fromId="220" toId="39">
</dataflow>
<dataflow id="222" from="tmp_1" to="br_ln29" fromId="39" toId="40">
</dataflow>
<dataflow id="224" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln6_3" fromId="223" toId="41">
</dataflow>
<dataflow id="225" from="k_1" to="lshr_ln6_3" fromId="38" toId="41">
</dataflow>
<dataflow id="226" from="StgValue_194" to="lshr_ln6_3" fromId="194" toId="41">
</dataflow>
<dataflow id="228" from="StgValue_227" to="lshr_ln6_3" fromId="227" toId="41">
</dataflow>
<dataflow id="230" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="tmp_6" fromId="229" toId="42">
</dataflow>
<dataflow id="231" from="select_ln27_1_read" to="tmp_6" fromId="32" toId="42">
</dataflow>
<dataflow id="232" from="lshr_ln6_3" to="tmp_6" fromId="41" toId="42">
</dataflow>
<dataflow id="233" from="tmp_6" to="zext_ln30" fromId="42" toId="43">
</dataflow>
<dataflow id="234" from="buff_A" to="buff_A_addr" fromId="186" toId="44">
</dataflow>
<dataflow id="236" from="StgValue_235" to="buff_A_addr" fromId="235" toId="44">
</dataflow>
<dataflow id="237" from="zext_ln30" to="buff_A_addr" fromId="43" toId="44">
</dataflow>
<dataflow id="238" from="buff_A_1" to="buff_A_1_addr" fromId="187" toId="45">
</dataflow>
<dataflow id="239" from="StgValue_235" to="buff_A_1_addr" fromId="235" toId="45">
</dataflow>
<dataflow id="240" from="zext_ln30" to="buff_A_1_addr" fromId="43" toId="45">
</dataflow>
<dataflow id="241" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp_2" fromId="217" toId="46">
</dataflow>
<dataflow id="242" from="k_1" to="tmp_2" fromId="38" toId="46">
</dataflow>
<dataflow id="243" from="StgValue_194" to="tmp_2" fromId="194" toId="46">
</dataflow>
<dataflow id="245" from="_ssdm_op_BitConcatenate.i7.i1.i6" to="tmp_8" fromId="244" toId="47">
</dataflow>
<dataflow id="246" from="tmp_2" to="tmp_8" fromId="46" toId="47">
</dataflow>
<dataflow id="248" from="StgValue_247" to="tmp_8" fromId="247" toId="47">
</dataflow>
<dataflow id="249" from="tmp_8" to="or_ln30_1" fromId="47" toId="48">
</dataflow>
<dataflow id="250" from="select_ln27_read" to="or_ln30_1" fromId="31" toId="48">
</dataflow>
<dataflow id="252" from="_ssdm_op_PartSelect.i4.i7.i32.i32" to="tmp_9" fromId="251" toId="49">
</dataflow>
<dataflow id="253" from="k_1" to="tmp_9" fromId="38" toId="49">
</dataflow>
<dataflow id="255" from="StgValue_254" to="tmp_9" fromId="254" toId="49">
</dataflow>
<dataflow id="256" from="StgValue_227" to="tmp_9" fromId="227" toId="49">
</dataflow>
<dataflow id="258" from="_ssdm_op_BitConcatenate.i11.i4.i7" to="tmp_s" fromId="257" toId="50">
</dataflow>
<dataflow id="259" from="tmp_9" to="tmp_s" fromId="49" toId="50">
</dataflow>
<dataflow id="260" from="or_ln30_1" to="tmp_s" fromId="48" toId="50">
</dataflow>
<dataflow id="261" from="tmp_s" to="zext_ln30_1" fromId="50" toId="51">
</dataflow>
<dataflow id="262" from="buff_B" to="buff_B_addr" fromId="189" toId="52">
</dataflow>
<dataflow id="263" from="StgValue_235" to="buff_B_addr" fromId="235" toId="52">
</dataflow>
<dataflow id="264" from="zext_ln30_1" to="buff_B_addr" fromId="51" toId="52">
</dataflow>
<dataflow id="265" from="buff_B_1" to="buff_B_1_addr" fromId="190" toId="53">
</dataflow>
<dataflow id="266" from="StgValue_235" to="buff_B_1_addr" fromId="235" toId="53">
</dataflow>
<dataflow id="267" from="zext_ln30_1" to="buff_B_1_addr" fromId="51" toId="53">
</dataflow>
<dataflow id="268" from="buff_A_addr" to="buff_A_load" fromId="44" toId="54">
</dataflow>
<dataflow id="269" from="buff_B_addr" to="buff_B_load" fromId="52" toId="55">
</dataflow>
<dataflow id="270" from="buff_A_1_addr" to="buff_A_1_load" fromId="45" toId="56">
</dataflow>
<dataflow id="271" from="buff_B_1_addr" to="buff_B_1_load" fromId="53" toId="57">
</dataflow>
<dataflow id="272" from="lshr_ln6_3" to="or_ln30" fromId="41" toId="58">
</dataflow>
<dataflow id="274" from="StgValue_273" to="or_ln30" fromId="273" toId="58">
</dataflow>
<dataflow id="275" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="tmp_3" fromId="229" toId="59">
</dataflow>
<dataflow id="276" from="select_ln27_1_read" to="tmp_3" fromId="32" toId="59">
</dataflow>
<dataflow id="277" from="or_ln30" to="tmp_3" fromId="58" toId="59">
</dataflow>
<dataflow id="278" from="tmp_3" to="zext_ln30_2" fromId="59" toId="60">
</dataflow>
<dataflow id="279" from="buff_A" to="buff_A_addr_1" fromId="186" toId="61">
</dataflow>
<dataflow id="280" from="StgValue_235" to="buff_A_addr_1" fromId="235" toId="61">
</dataflow>
<dataflow id="281" from="zext_ln30_2" to="buff_A_addr_1" fromId="60" toId="61">
</dataflow>
<dataflow id="282" from="buff_A_1" to="buff_A_1_addr_1" fromId="187" toId="62">
</dataflow>
<dataflow id="283" from="StgValue_235" to="buff_A_1_addr_1" fromId="235" toId="62">
</dataflow>
<dataflow id="284" from="zext_ln30_2" to="buff_A_1_addr_1" fromId="60" toId="62">
</dataflow>
<dataflow id="286" from="_ssdm_op_BitConcatenate.i11.i5.i6" to="tmp_4" fromId="285" toId="63">
</dataflow>
<dataflow id="287" from="or_ln30" to="tmp_4" fromId="58" toId="63">
</dataflow>
<dataflow id="288" from="StgValue_247" to="tmp_4" fromId="247" toId="63">
</dataflow>
<dataflow id="289" from="tmp_4" to="add_ln30" fromId="63" toId="64">
</dataflow>
<dataflow id="290" from="zext_ln28_cast" to="add_ln30" fromId="34" toId="64">
</dataflow>
<dataflow id="291" from="add_ln30" to="zext_ln30_3" fromId="64" toId="65">
</dataflow>
<dataflow id="292" from="buff_B" to="buff_B_addr_1" fromId="189" toId="66">
</dataflow>
<dataflow id="293" from="StgValue_235" to="buff_B_addr_1" fromId="235" toId="66">
</dataflow>
<dataflow id="294" from="zext_ln30_3" to="buff_B_addr_1" fromId="65" toId="66">
</dataflow>
<dataflow id="295" from="buff_B_1" to="buff_B_1_addr_1" fromId="190" toId="67">
</dataflow>
<dataflow id="296" from="StgValue_235" to="buff_B_1_addr_1" fromId="235" toId="67">
</dataflow>
<dataflow id="297" from="zext_ln30_3" to="buff_B_1_addr_1" fromId="65" toId="67">
</dataflow>
<dataflow id="298" from="buff_A_addr_1" to="buff_A_load_1" fromId="61" toId="68">
</dataflow>
<dataflow id="299" from="buff_B_addr_1" to="buff_B_load_1" fromId="66" toId="69">
</dataflow>
<dataflow id="300" from="buff_A_1_addr_1" to="buff_A_1_load_1" fromId="62" toId="70">
</dataflow>
<dataflow id="301" from="buff_B_1_addr_1" to="buff_B_1_load_1" fromId="67" toId="71">
</dataflow>
<dataflow id="302" from="k_1" to="add_ln29" fromId="38" toId="72">
</dataflow>
<dataflow id="304" from="StgValue_303" to="add_ln29" fromId="303" toId="72">
</dataflow>
<dataflow id="305" from="add_ln29" to="store_ln6" fromId="72" toId="73">
</dataflow>
<dataflow id="306" from="k" to="store_ln6" fromId="28" toId="73">
</dataflow>
<dataflow id="307" from="buff_A_addr" to="buff_A_load" fromId="44" toId="74">
</dataflow>
<dataflow id="308" from="buff_B_addr" to="buff_B_load" fromId="52" toId="75">
</dataflow>
<dataflow id="309" from="buff_A_1_addr" to="buff_A_1_load" fromId="45" toId="76">
</dataflow>
<dataflow id="310" from="buff_B_1_addr" to="buff_B_1_load" fromId="53" toId="77">
</dataflow>
<dataflow id="311" from="buff_A_addr_1" to="buff_A_load_1" fromId="61" toId="78">
</dataflow>
<dataflow id="312" from="buff_B_addr_1" to="buff_B_load_1" fromId="66" toId="79">
</dataflow>
<dataflow id="313" from="buff_A_1_addr_1" to="buff_A_1_load_1" fromId="62" toId="80">
</dataflow>
<dataflow id="314" from="buff_B_1_addr_1" to="buff_B_1_load_1" fromId="67" toId="81">
</dataflow>
<dataflow id="315" from="buff_A_load" to="mul" fromId="74" toId="82">
</dataflow>
<dataflow id="316" from="alpha_read" to="mul" fromId="30" toId="82">
</dataflow>
<dataflow id="317" from="buff_A_load" to="mul" fromId="74" toId="83">
</dataflow>
<dataflow id="318" from="alpha_read" to="mul" fromId="30" toId="83">
</dataflow>
<dataflow id="319" from="buff_A_1_load" to="mul_1" fromId="76" toId="84">
</dataflow>
<dataflow id="320" from="alpha_read" to="mul_1" fromId="30" toId="84">
</dataflow>
<dataflow id="321" from="buff_A_load" to="mul" fromId="74" toId="85">
</dataflow>
<dataflow id="322" from="alpha_read" to="mul" fromId="30" toId="85">
</dataflow>
<dataflow id="323" from="buff_A_1_load" to="mul_1" fromId="76" toId="86">
</dataflow>
<dataflow id="324" from="alpha_read" to="mul_1" fromId="30" toId="86">
</dataflow>
<dataflow id="325" from="buff_A_load_1" to="mul_2" fromId="78" toId="87">
</dataflow>
<dataflow id="326" from="alpha_read" to="mul_2" fromId="30" toId="87">
</dataflow>
<dataflow id="327" from="mul" to="mul2" fromId="85" toId="88">
</dataflow>
<dataflow id="328" from="buff_B_load" to="mul2" fromId="75" toId="88">
</dataflow>
<dataflow id="329" from="buff_A_1_load" to="mul_1" fromId="76" toId="89">
</dataflow>
<dataflow id="330" from="alpha_read" to="mul_1" fromId="30" toId="89">
</dataflow>
<dataflow id="331" from="buff_A_load_1" to="mul_2" fromId="78" toId="90">
</dataflow>
<dataflow id="332" from="alpha_read" to="mul_2" fromId="30" toId="90">
</dataflow>
<dataflow id="333" from="mul" to="mul2" fromId="85" toId="91">
</dataflow>
<dataflow id="334" from="buff_B_load" to="mul2" fromId="75" toId="91">
</dataflow>
<dataflow id="335" from="mul_1" to="mul66_1" fromId="89" toId="92">
</dataflow>
<dataflow id="336" from="buff_B_1_load" to="mul66_1" fromId="77" toId="92">
</dataflow>
<dataflow id="337" from="buff_A_load_1" to="mul_2" fromId="78" toId="93">
</dataflow>
<dataflow id="338" from="alpha_read" to="mul_2" fromId="30" toId="93">
</dataflow>
<dataflow id="339" from="mul" to="mul2" fromId="85" toId="94">
</dataflow>
<dataflow id="340" from="buff_B_load" to="mul2" fromId="75" toId="94">
</dataflow>
<dataflow id="341" from="mul_1" to="mul66_1" fromId="89" toId="95">
</dataflow>
<dataflow id="342" from="buff_B_1_load" to="mul66_1" fromId="77" toId="95">
</dataflow>
<dataflow id="343" from="mul_2" to="mul66_2" fromId="93" toId="96">
</dataflow>
<dataflow id="344" from="buff_B_load_1" to="mul66_2" fromId="79" toId="96">
</dataflow>
<dataflow id="345" from="empty" to="p_load" fromId="27" toId="97">
</dataflow>
<dataflow id="346" from="p_load" to="add" fromId="97" toId="98">
</dataflow>
<dataflow id="347" from="mul2" to="add" fromId="94" toId="98">
</dataflow>
<dataflow id="348" from="mul_1" to="mul66_1" fromId="89" toId="99">
</dataflow>
<dataflow id="349" from="buff_B_1_load" to="mul66_1" fromId="77" toId="99">
</dataflow>
<dataflow id="350" from="mul_2" to="mul66_2" fromId="93" toId="100">
</dataflow>
<dataflow id="351" from="buff_B_load_1" to="mul66_2" fromId="79" toId="100">
</dataflow>
<dataflow id="352" from="buff_A_1_load_1" to="mul_3" fromId="80" toId="101">
</dataflow>
<dataflow id="353" from="alpha_read" to="mul_3" fromId="30" toId="101">
</dataflow>
<dataflow id="354" from="p_load" to="add" fromId="97" toId="102">
</dataflow>
<dataflow id="355" from="mul2" to="add" fromId="94" toId="102">
</dataflow>
<dataflow id="356" from="mul_2" to="mul66_2" fromId="93" toId="103">
</dataflow>
<dataflow id="357" from="buff_B_load_1" to="mul66_2" fromId="79" toId="103">
</dataflow>
<dataflow id="358" from="buff_A_1_load_1" to="mul_3" fromId="80" toId="104">
</dataflow>
<dataflow id="359" from="alpha_read" to="mul_3" fromId="30" toId="104">
</dataflow>
<dataflow id="360" from="p_load" to="add" fromId="97" toId="105">
</dataflow>
<dataflow id="361" from="mul2" to="add" fromId="94" toId="105">
</dataflow>
<dataflow id="362" from="buff_A_1_load_1" to="mul_3" fromId="80" toId="106">
</dataflow>
<dataflow id="363" from="alpha_read" to="mul_3" fromId="30" toId="106">
</dataflow>
<dataflow id="364" from="p_load" to="add" fromId="97" toId="107">
</dataflow>
<dataflow id="365" from="mul2" to="add" fromId="94" toId="107">
</dataflow>
<dataflow id="366" from="mul_3" to="mul66_3" fromId="106" toId="108">
</dataflow>
<dataflow id="367" from="buff_B_1_load_1" to="mul66_3" fromId="81" toId="108">
</dataflow>
<dataflow id="368" from="add" to="add_1" fromId="107" toId="109">
</dataflow>
<dataflow id="369" from="mul66_1" to="add_1" fromId="99" toId="109">
</dataflow>
<dataflow id="370" from="mul_3" to="mul66_3" fromId="106" toId="110">
</dataflow>
<dataflow id="371" from="buff_B_1_load_1" to="mul66_3" fromId="81" toId="110">
</dataflow>
<dataflow id="372" from="add" to="add_1" fromId="107" toId="111">
</dataflow>
<dataflow id="373" from="mul66_1" to="add_1" fromId="99" toId="111">
</dataflow>
<dataflow id="374" from="mul_3" to="mul66_3" fromId="106" toId="112">
</dataflow>
<dataflow id="375" from="buff_B_1_load_1" to="mul66_3" fromId="81" toId="112">
</dataflow>
<dataflow id="376" from="add" to="add_1" fromId="107" toId="113">
</dataflow>
<dataflow id="377" from="mul66_1" to="add_1" fromId="99" toId="113">
</dataflow>
<dataflow id="378" from="add" to="add_1" fromId="107" toId="114">
</dataflow>
<dataflow id="379" from="mul66_1" to="add_1" fromId="99" toId="114">
</dataflow>
<dataflow id="380" from="add_1" to="add_2" fromId="114" toId="115">
</dataflow>
<dataflow id="381" from="mul66_2" to="add_2" fromId="103" toId="115">
</dataflow>
<dataflow id="382" from="add_1" to="add_2" fromId="114" toId="116">
</dataflow>
<dataflow id="383" from="mul66_2" to="add_2" fromId="103" toId="116">
</dataflow>
<dataflow id="384" from="add_1" to="add_2" fromId="114" toId="117">
</dataflow>
<dataflow id="385" from="mul66_2" to="add_2" fromId="103" toId="117">
</dataflow>
<dataflow id="386" from="add_1" to="add_2" fromId="114" toId="118">
</dataflow>
<dataflow id="387" from="mul66_2" to="add_2" fromId="103" toId="118">
</dataflow>
<dataflow id="388" from="add_2" to="add_3" fromId="118" toId="119">
</dataflow>
<dataflow id="389" from="mul66_3" to="add_3" fromId="112" toId="119">
</dataflow>
<dataflow id="390" from="add_2" to="add_3" fromId="118" toId="120">
</dataflow>
<dataflow id="391" from="mul66_3" to="add_3" fromId="112" toId="120">
</dataflow>
<dataflow id="392" from="add_2" to="add_3" fromId="118" toId="121">
</dataflow>
<dataflow id="393" from="mul66_3" to="add_3" fromId="112" toId="121">
</dataflow>
<dataflow id="395" from="_ssdm_op_SpecPipeline" to="specpipeline_ln10" fromId="394" toId="122">
</dataflow>
<dataflow id="397" from="StgValue_396" to="specpipeline_ln10" fromId="396" toId="122">
</dataflow>
<dataflow id="399" from="StgValue_398" to="specpipeline_ln10" fromId="398" toId="122">
</dataflow>
<dataflow id="400" from="StgValue_398" to="specpipeline_ln10" fromId="398" toId="122">
</dataflow>
<dataflow id="401" from="StgValue_398" to="specpipeline_ln10" fromId="398" toId="122">
</dataflow>
<dataflow id="403" from="empty_1" to="specpipeline_ln10" fromId="402" toId="122">
</dataflow>
<dataflow id="405" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln6" fromId="404" toId="123">
</dataflow>
<dataflow id="407" from="StgValue_406" to="speclooptripcount_ln6" fromId="406" toId="123">
</dataflow>
<dataflow id="408" from="StgValue_406" to="speclooptripcount_ln6" fromId="406" toId="123">
</dataflow>
<dataflow id="409" from="StgValue_406" to="speclooptripcount_ln6" fromId="406" toId="123">
</dataflow>
<dataflow id="411" from="_ssdm_op_SpecLoopName" to="specloopname_ln29" fromId="410" toId="124">
</dataflow>
<dataflow id="413" from="empty_4" to="specloopname_ln29" fromId="412" toId="124">
</dataflow>
<dataflow id="414" from="add_2" to="add_3" fromId="118" toId="125">
</dataflow>
<dataflow id="415" from="mul66_3" to="add_3" fromId="112" toId="125">
</dataflow>
<dataflow id="416" from="add_3" to="store_ln30" fromId="125" toId="126">
</dataflow>
<dataflow id="417" from="empty" to="store_ln30" fromId="27" toId="126">
</dataflow>
<dataflow id="418" from="empty" to="p_load8" fromId="27" toId="128">
</dataflow>
<dataflow id="420" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="419" toId="129">
</dataflow>
<dataflow id="421" from="p_out" to="write_ln0" fromId="193" toId="129">
</dataflow>
<dataflow id="422" from="p_load8" to="write_ln0" fromId="128" toId="129">
</dataflow>
<dataflow id="423" from="tmp_1" to="StgValue_2" fromId="39" toId="2">
</dataflow>
<dataflow id="424" from="tmp_1" to="StgValue_3" fromId="39" toId="3">
</dataflow>
<dataflow id="425" from="tmp_1" to="StgValue_4" fromId="39" toId="4">
</dataflow>
<dataflow id="426" from="tmp_1" to="StgValue_5" fromId="39" toId="5">
</dataflow>
<dataflow id="427" from="tmp_1" to="StgValue_6" fromId="39" toId="6">
</dataflow>
<dataflow id="428" from="tmp_1" to="StgValue_7" fromId="39" toId="7">
</dataflow>
<dataflow id="429" from="tmp_1" to="StgValue_8" fromId="39" toId="8">
</dataflow>
<dataflow id="430" from="tmp_1" to="StgValue_9" fromId="39" toId="9">
</dataflow>
<dataflow id="431" from="tmp_1" to="StgValue_10" fromId="39" toId="10">
</dataflow>
<dataflow id="432" from="tmp_1" to="StgValue_11" fromId="39" toId="11">
</dataflow>
<dataflow id="433" from="tmp_1" to="StgValue_12" fromId="39" toId="12">
</dataflow>
<dataflow id="434" from="tmp_1" to="StgValue_13" fromId="39" toId="13">
</dataflow>
<dataflow id="435" from="tmp_1" to="StgValue_14" fromId="39" toId="14">
</dataflow>
<dataflow id="436" from="tmp_1" to="StgValue_15" fromId="39" toId="15">
</dataflow>
<dataflow id="437" from="tmp_1" to="StgValue_16" fromId="39" toId="16">
</dataflow>
<dataflow id="438" from="tmp_1" to="StgValue_17" fromId="39" toId="17">
</dataflow>
</dataflows>


</stg>
