WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500130 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5000130 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 46 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6251010 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 58 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6251010 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 14633221 heartbeat IPC: 1.038 cumulative IPC: 0.5965 (Simulation time: 00 hr 01 min 31 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 31431896 heartbeat IPC: 0.5953 cumulative IPC: 0.5957 (Simulation time: 00 hr 02 min 38 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 48152704 heartbeat IPC: 0.5981 cumulative IPC: 0.5966 (Simulation time: 00 hr 03 min 44 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 64961316 heartbeat IPC: 0.5949 cumulative IPC: 0.5961 (Simulation time: 00 hr 04 min 51 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 81811512 heartbeat IPC: 0.5935 cumulative IPC: 0.5955 (Simulation time: 00 hr 05 min 57 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 98671913 heartbeat IPC: 0.5931 cumulative IPC: 0.5951 (Simulation time: 00 hr 07 min 04 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv208.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000000 cycles: 115150450 heartbeat IPC: 0.6068 cumulative IPC: 0.5969 (Simulation time: 00 hr 08 min 10 sec)
Heartbeat CPU 0 instructions: 100000002 cycles: 131603376 heartbeat IPC: 0.6078 cumulative IPC: 0.5983 (Simulation time: 00 hr 09 min 16 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 148123561 heartbeat IPC: 0.6053 cumulative IPC: 0.5991 (Simulation time: 00 hr 10 min 22 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 164669235 heartbeat IPC: 0.6044 cumulative IPC: 0.5997 (Simulation time: 00 hr 11 min 28 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 166673259 cumulative IPC: 0.6 (Simulation time: 00 hr 12 min 00 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 166673259 cumulative IPC: 0.6 (Simulation time: 00 hr 12 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv208.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6 instructions: 100000002 cycles: 166673259
CPU 0 Branch Prediction Accuracy: 71.78% MPKI: 50.7 Average ROB Occupancy at Mispredict: 3.978
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.461
BRANCH_INDIRECT: 35.3
BRANCH_CONDITIONAL: 9.98
BRANCH_DIRECT_CALL: 1.58
BRANCH_INDIRECT_CALL: 2.13
BRANCH_RETURN: 1.22

L1D TOTAL        ACCESS:   34032950 HIT:   30011379 MISS:    4021571
L1D LOAD         ACCESS:   20574825 HIT:   18195914 MISS:    2378911
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13421195 HIT:   11814753 MISS:    1606442
L1D TRANSLATION  ACCESS:      36930 HIT:        712 MISS:      36218
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 10.03 cycles
L1I TOTAL        ACCESS:   12923703 HIT:    5114362 MISS:    7809341
L1I LOAD         ACCESS:   12923703 HIT:    5114362 MISS:    7809341
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 8.531 cycles
L2C TOTAL        ACCESS:    9810451 HIT:    9236395 MISS:     574056
L2C LOAD         ACCESS:    8124741 HIT:    7613265 MISS:     511476
L2C RFO          ACCESS:     580988 HIT:     557196 MISS:      23792
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    1068530 HIT:    1053175 MISS:      15355
L2C TRANSLATION  ACCESS:      36192 HIT:      12759 MISS:      23433
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 39.49 cycles
LLC TOTAL        ACCESS:     596563 HIT:     527723 MISS:      68840
LLC LOAD         ACCESS:     511476 HIT:     459393 MISS:      52083
LLC RFO          ACCESS:      23792 HIT:      19453 MISS:       4339
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      37862 HIT:      36632 MISS:       1230
LLC TRANSLATION  ACCESS:      23433 HIT:      12245 MISS:      11188
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 166 cycles
cpu0_DTLB TOTAL        ACCESS:   27160811 HIT:   25932349 MISS:    1228462
cpu0_DTLB LOAD         ACCESS:   27160811 HIT:   25932349 MISS:    1228462
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.929 cycles
cpu0_ITLB TOTAL        ACCESS:   11450554 HIT:    9251864 MISS:    2198690
cpu0_ITLB LOAD         ACCESS:   11450554 HIT:    9251864 MISS:    2198690
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.009 cycles
cpu0_STLB TOTAL        ACCESS:    2082182 HIT:    2056968 MISS:      25214
cpu0_STLB LOAD         ACCESS:    2082182 HIT:    2056968 MISS:      25214
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 138.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      24476
  ROW_BUFFER_MISS:      43134
 AVG DBUS CONGESTED CYCLE: 3.906
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        178
  FULL:        717
