This repository contains code for a MIPS single cycle architecture written in Verilog.
The architecture is assumed to be Big Endian.

An RTL schematic is also provided with the code.

The instructions implemented include:

* ADD
* ADDI
* ADDIU
* ADDU
* AND
* ANDI
* BEQ
* BGEZ
* BGEZAL
* BLTZ
* BLTZAL
* BNE
* J
* JAL
* JALR
* JR
* LB
* LBU
* LH
* LHU
* LUI
* LW
* NOR
* OR
* ORI
* SB
* SH
* SLL
* SLLV
* SLT
* SLTI
* SLTIU
* SLTU
* SRA
* SRAV
* SUB
* SUBU
* SW
* XOR
* XORI