# aclk {FREQ_HZ 100000000 CLK_DOMAIN board_util_ds_buf_0_0_IBUF_OUT PHASE 0.0}
# Clock Domain: board_util_ds_buf_0_0_IBUF_OUT
create_clock -name aclk -period 10.000 [get_ports aclk]
# Generated clocks
