0 1 1 the
1 2 2 dc
2 3 3 component
3 4 4 is
4 5 5 removed
5 6 6 from
6 7 7 a
7 8 8 detected
8 9 9 signal
9 10 10 by
10 11 11 the
11 12 12 capacitor
12 13 13 c.sub.1
13 14 14 ,
14 15 15 and
15 16 16 a
16 17 17 resulting
17 18 18 signal
18 19 19 is
19 20 20 supplied
20 21 21 to
21 22 22 the
22 23 23 dc
23 24 24 level
24 25 25 setting
25 26 26 circuit
26 27 27 4
27 28 28 .
28
