{
  "Top": "load",
  "RtlTop": "load",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    "DirectiveTcl": [
      "set_directive_array_reshape load ",
      "set_directive_array_reshape compute ",
      "set_directive_array_reshape load ",
      "set_directive_array_reshape compute ",
      "set_directive_array_partition load ",
      "set_directive_array_partition compute ",
      "set_directive_array_reshape compute ",
      "set_directive_array_reshape store "
    ],
    "DirectiveInfo": [
      "array_reshape load {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredinp_mem} {block positionBoolean0type} {factor 2} {dim 2}} {}",
      "array_reshape compute {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredinp_mem} {block positionBoolean0type} {factor 2} {dim 2}} {}",
      "array_reshape load {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredwgt_mem} {block positionBoolean0type} {factor 16} {dim 2}} {}",
      "array_reshape compute {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredwgt_mem} {block positionBoolean0type} {factor 16} {dim 2}} {}",
      "array_partition load {{partition positionBooleanCmd} {variable positionBooleanTextRequiredwgt_mem} {block positionBoolean0type} {factor 2} {dim 2}} {}",
      "array_partition compute {{partition positionBooleanCmd} {variable positionBooleanTextRequiredwgt_mem} {block positionBoolean0type} {factor 2} {dim 2}} {}",
      "array_reshape compute {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredout_mem} {block positionBoolean0type} {factor 2} {dim 2}} {}",
      "array_reshape store {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredout_mem} {block positionBoolean0type} {factor 2} {dim 2}} {}"
    ]
  },
  "Args": {
    "inputs": {
      "index": "0",
      "type": {
        "kinds": ["pointer"],
        "dataType": "ap_uint",
        "interfaceRef": "s_axi_CONTROL_BUS",
        "registerRefs": ["inputs_V"]
      }
    },
    "weights": {
      "index": "1",
      "type": {
        "kinds": ["pointer"],
        "dataType": "ap_uint",
        "interfaceRef": "s_axi_CONTROL_BUS",
        "registerRefs": ["weights_V"]
      }
    },
    "load_queue": {
      "index": "2",
      "type": {"dataType": "ap_uint"}
    },
    "g2l_dep_queue": {
      "index": "3",
      "type": {
        "dataType": "bool",
        "dataWidth": "1",
        "interfaceRef": "g2l_dep_queue_V",
        "portRef": "TDATA"
      }
    },
    "l2g_dep_queue": {
      "index": "4",
      "type": {
        "dataType": "bool",
        "dataWidth": "1",
        "interfaceRef": "l2g_dep_queue_V",
        "portRef": "TDATA"
      }
    },
    "inp_mem": {
      "index": "5",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_uint",
        "arraySizes": [
          "2048",
          "2"
        ],
        "interfaceRef": "inp_mem_V"
      }
    },
    "wgt_mem": {
      "index": "6",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_uint",
        "arraySizes": [
          "1024",
          "32"
        ]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "7",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "0.875"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 7.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "load",
    "Version": "1.0",
    "DisplayName": "Load",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["\/mnt\/e\/_AI\/tvm\/3rdparty\/vta-hw\/hardware\/xilinx\/..\/..\/hardware\/xilinx\/src\/vta.cc"],
    "Vhdl": [
      "impl\/vhdl\/load_CONTROL_BUS_s_axi.vhd",
      "impl\/vhdl\/load_data_port_m_axi.vhd",
      "impl\/vhdl\/load_mul_16s_4ns_bkb.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/reset_mem.vhd",
      "impl\/vhdl\/load.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/load_CONTROL_BUS_s_axi.v",
      "impl\/verilog\/load_data_port_m_axi.v",
      "impl\/verilog\/load_mul_16s_4ns_bkb.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/reset_mem.v",
      "impl\/verilog\/load.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/load_v1_0\/data\/load.mdd",
      "impl\/misc\/drivers\/load_v1_0\/data\/load.tcl",
      "impl\/misc\/drivers\/load_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/load_v1_0\/src\/xload.c",
      "impl\/misc\/drivers\/load_v1_0\/src\/xload.h",
      "impl\/misc\/drivers\/load_v1_0\/src\/xload_hw.h",
      "impl\/misc\/drivers\/load_v1_0\/src\/xload_linux.c",
      "impl\/misc\/drivers\/load_v1_0\/src\/xload_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/mnt\/e\/_AI\/tvm\/3rdparty\/vta-hw\/build\/hardware\/xilinx\/hls\/pynq_1x16_i8w8a32_15_15_18_17\/vta_load\/soln\/.autopilot\/db\/load.design.xml",
    "DebugDir": "\/mnt\/e\/_AI\/tvm\/3rdparty\/vta-hw\/build\/hardware\/xilinx\/hls\/pynq_1x16_i8w8a32_15_15_18_17\/vta_load\/soln\/.debug",
    "ProtoInst": ["\/mnt\/e\/_AI\/tvm\/3rdparty\/vta-hw\/build\/hardware\/xilinx\/hls\/pynq_1x16_i8w8a32_15_15_18_17\/vta_load\/soln\/.debug\/load.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_CONTROL_BUS m_axi_data_port load_queue_V_V g2l_dep_queue_V l2g_dep_queue_V",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "g2l_dep_queue_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "g2l_dep_queue_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "null",
          "Width": "1",
          "Bits": "8"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "8"}
    },
    "inp_mem_V": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "inp_mem_V",
      "mem_width": "128",
      "mem_depth": "1",
      "mem_ports": "a",
      "addr_width": "32",
      "we_width": "16",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "DIN": {
          "Type": "integer unsigned",
          "Width": "64",
          "Bits": "128"
        },
        "DOUT": {
          "Type": "integer unsigned",
          "Width": "64",
          "Bits": "128"
        }
      }
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "CONTROL_BUS",
      "bundle_role": "interrupt"
    },
    "l2g_dep_queue_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "l2g_dep_queue_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "null",
          "Width": "1",
          "Bits": "8"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "8"}
    },
    "load_queue_V_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "load_queue_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "128"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "128"}
    },
    "m_axi_data_port": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_data_port",
      "data_width": "64",
      "param_prefix": "C_M_AXI_DATA_PORT",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "offset_slave_name": "s_axi_CONTROL_BUS",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "64",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "64",
        "WID": "1",
        "WSTRB": "8",
        "WUSER": "1"
      }
    },
    "s_axi_CONTROL_BUS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_CONTROL_BUS",
      "param_prefix": "C_S_AXI_CONTROL_BUS",
      "addr_bits": "5",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "inputs_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of inputs_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inputs_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of inputs_V"
            }]
        },
        {
          "offset": "0x18",
          "name": "weights_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of weights_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weights_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of weights_V"
            }]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "5",
        "AWADDR": "5",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "wgt_mem_0_V": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "wgt_mem_0_V",
      "mem_width": "1024",
      "mem_depth": "1",
      "mem_ports": "a",
      "addr_width": "32",
      "we_width": "128",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "128"
        },
        "DIN": {
          "Type": "integer unsigned",
          "Width": "64",
          "Bits": "1024"
        },
        "DOUT": {
          "Type": "integer unsigned",
          "Width": "64",
          "Bits": "1024"
        }
      }
    },
    "wgt_mem_1_V": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "wgt_mem_1_V",
      "mem_width": "1024",
      "mem_depth": "1",
      "mem_ports": "a",
      "addr_width": "32",
      "we_width": "128",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "128"
        },
        "DIN": {
          "Type": "integer unsigned",
          "Width": "64",
          "Bits": "1024"
        },
        "DOUT": {
          "Type": "integer unsigned",
          "Width": "64",
          "Bits": "1024"
        }
      }
    }
  },
  "RtlPorts": {
    "s_axi_CONTROL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_CONTROL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CONTROL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_CONTROL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CONTROL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data_port_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data_port_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data_port_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_data_port_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data_port_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_data_port_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_data_port_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_data_port_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_data_port_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data_port_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_data_port_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data_port_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data_port_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data_port_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data_port_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data_port_WDATA": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_data_port_WSTRB": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_data_port_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data_port_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data_port_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data_port_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data_port_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data_port_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_data_port_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data_port_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_data_port_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_data_port_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_data_port_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_data_port_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data_port_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_data_port_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data_port_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data_port_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data_port_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data_port_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data_port_RDATA": {
      "dir": "in",
      "width": "64"
    },
    "m_axi_data_port_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data_port_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data_port_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data_port_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_data_port_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data_port_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data_port_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_data_port_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data_port_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "load_queue_V_V_TDATA": {
      "dir": "in",
      "width": "128"
    },
    "load_queue_V_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "load_queue_V_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "g2l_dep_queue_V_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "g2l_dep_queue_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "g2l_dep_queue_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "l2g_dep_queue_V_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "l2g_dep_queue_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "l2g_dep_queue_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "inp_mem_V_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "inp_mem_V_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "inp_mem_V_WEN_A": {
      "dir": "out",
      "width": "16"
    },
    "inp_mem_V_Din_A": {
      "dir": "out",
      "width": "128"
    },
    "inp_mem_V_Dout_A": {
      "dir": "in",
      "width": "128"
    },
    "inp_mem_V_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "inp_mem_V_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "wgt_mem_0_V_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "wgt_mem_0_V_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "wgt_mem_0_V_WEN_A": {
      "dir": "out",
      "width": "128"
    },
    "wgt_mem_0_V_Din_A": {
      "dir": "out",
      "width": "1024"
    },
    "wgt_mem_0_V_Dout_A": {
      "dir": "in",
      "width": "1024"
    },
    "wgt_mem_0_V_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "wgt_mem_0_V_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "wgt_mem_1_V_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "wgt_mem_1_V_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "wgt_mem_1_V_WEN_A": {
      "dir": "out",
      "width": "128"
    },
    "wgt_mem_1_V_Din_A": {
      "dir": "out",
      "width": "1024"
    },
    "wgt_mem_1_V_Dout_A": {
      "dir": "in",
      "width": "1024"
    },
    "wgt_mem_1_V_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "wgt_mem_1_V_Rst_A": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "load",
      "Instances": [{
          "ModuleName": "reset_mem",
          "InstanceName": "grp_reset_mem_fu_418"
        }]
    },
    "Info": {
      "reset_mem": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "reset_mem": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "65536",
          "PipelineIIMin": "1",
          "PipelineIIMax": "65536",
          "PipelineII": "1 ~ 65536",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "0.88",
          "Estimate": "2.566"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "65535",
            "Latency": "0 ~ 65535",
            "PipelineII": "",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "50",
          "LUT": "124",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "load": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "0.88",
          "Estimate": "9.275"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "memcpy.inp_mem.V.addr1.inputs.V",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "4"
              }]
          },
          {
            "Name": "Loop 2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "memcpy.wgt_mem.V.addr4.weights.V",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "2",
                "PipelineDepth": "4"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "4",
          "DSP48E": "0",
          "FF": "4241",
          "LUT": "18147",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "load",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-06-20 10:54:30 CST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
