{
  "module_name": "clk-mt7986-topckgen.c",
  "hash_id": "527ee69f925e5b5f18b7c9458f5b90d43a7d82b120e2f27426be11045467f3bf",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt7986-topckgen.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/mod_devicetable.h>\n#include <linux/platform_device.h>\n#include \"clk-mtk.h\"\n#include \"clk-gate.h\"\n#include \"clk-mux.h\"\n\n#include <dt-bindings/clock/mt7986-clk.h>\n#include <linux/clk.h>\n\nstatic DEFINE_SPINLOCK(mt7986_clk_lock);\n\nstatic const struct mtk_fixed_clk top_fixed_clks[] = {\n\tFIXED_CLK(CLK_TOP_XTAL, \"top_xtal\", \"clkxtal\", 40000000),\n\tFIXED_CLK(CLK_TOP_JTAG, \"top_jtag\", \"clkxtal\", 50000000),\n};\n\nstatic const struct mtk_fixed_factor top_divs[] = {\n\t \n\tFACTOR(CLK_TOP_XTAL_D2, \"top_xtal_d2\", \"top_xtal\", 1, 2),\n\tFACTOR(CLK_TOP_RTC_32K, \"top_rtc_32k\", \"top_xtal\", 1, 1250),\n\tFACTOR(CLK_TOP_RTC_32P7K, \"top_rtc_32p7k\", \"top_xtal\", 1, 1220),\n\t \n\tFACTOR(CLK_TOP_MPLL_D2, \"top_mpll_d2\", \"mpll\", 1, 2),\n\tFACTOR(CLK_TOP_MPLL_D4, \"top_mpll_d4\", \"mpll\", 1, 4),\n\tFACTOR(CLK_TOP_MPLL_D8, \"top_mpll_d8\", \"mpll\", 1, 8),\n\tFACTOR(CLK_TOP_MPLL_D8_D2, \"top_mpll_d8_d2\", \"mpll\", 1, 16),\n\tFACTOR(CLK_TOP_MPLL_D3_D2, \"top_mpll_d3_d2\", \"mpll\", 1, 6),\n\t \n\tFACTOR(CLK_TOP_MMPLL_D2, \"top_mmpll_d2\", \"mmpll\", 1, 2),\n\tFACTOR(CLK_TOP_MMPLL_D4, \"top_mmpll_d4\", \"mmpll\", 1, 4),\n\tFACTOR(CLK_TOP_MMPLL_D8, \"top_mmpll_d8\", \"mmpll\", 1, 8),\n\tFACTOR(CLK_TOP_MMPLL_D8_D2, \"top_mmpll_d8_d2\", \"mmpll\", 1, 16),\n\tFACTOR(CLK_TOP_MMPLL_D3_D8, \"top_mmpll_d3_d8\", \"mmpll\", 1, 24),\n\tFACTOR(CLK_TOP_MMPLL_U2PHY, \"top_mmpll_u2phy\", \"mmpll\", 1, 30),\n\t \n\tFACTOR(CLK_TOP_APLL2_D4, \"top_apll2_d4\", \"apll2\", 1, 4),\n\t \n\tFACTOR(CLK_TOP_NET1PLL_D4, \"top_net1pll_d4\", \"net1pll\", 1, 4),\n\tFACTOR(CLK_TOP_NET1PLL_D5, \"top_net1pll_d5\", \"net1pll\", 1, 5),\n\tFACTOR(CLK_TOP_NET1PLL_D5_D2, \"top_net1pll_d5_d2\", \"net1pll\", 1, 10),\n\tFACTOR(CLK_TOP_NET1PLL_D5_D4, \"top_net1pll_d5_d4\", \"net1pll\", 1, 20),\n\tFACTOR(CLK_TOP_NET1PLL_D8_D2, \"top_net1pll_d8_d2\", \"net1pll\", 1, 16),\n\tFACTOR(CLK_TOP_NET1PLL_D8_D4, \"top_net1pll_d8_d4\", \"net1pll\", 1, 32),\n\t \n\tFACTOR(CLK_TOP_NET2PLL_D4, \"top_net2pll_d4\", \"net2pll\", 1, 4),\n\tFACTOR(CLK_TOP_NET2PLL_D4_D2, \"top_net2pll_d4_d2\", \"net2pll\", 1, 8),\n\tFACTOR(CLK_TOP_NET2PLL_D3_D2, \"top_net2pll_d3_d2\", \"net2pll\", 1, 2),\n\t \n\tFACTOR(CLK_TOP_WEDMCUPLL_D5_D2, \"top_wedmcupll_d5_d2\", \"wedmcupll\", 1,\n\t       10),\n};\n\nstatic const char *const nfi1x_parents[] __initconst = { \"top_xtal\",\n\t\t\t\t\t\t\t \"top_mmpll_d8\",\n\t\t\t\t\t\t\t \"top_net1pll_d8_d2\",\n\t\t\t\t\t\t\t \"top_net2pll_d3_d2\",\n\t\t\t\t\t\t\t \"top_mpll_d4\",\n\t\t\t\t\t\t\t \"top_mmpll_d8_d2\",\n\t\t\t\t\t\t\t \"top_wedmcupll_d5_d2\",\n\t\t\t\t\t\t\t \"top_mpll_d8\" };\n\nstatic const char *const spinfi_parents[] __initconst = {\n\t\"top_xtal_d2\",     \"top_xtal\",\t\"top_net1pll_d5_d4\",\n\t\"top_mpll_d4\",     \"top_mmpll_d8_d2\", \"top_wedmcupll_d5_d2\",\n\t\"top_mmpll_d3_d8\", \"top_mpll_d8\"\n};\n\nstatic const char *const spi_parents[] __initconst = {\n\t\"top_xtal\",\t  \"top_mpll_d2\",\t\"top_mmpll_d8\",\n\t\"top_net1pll_d8_d2\", \"top_net2pll_d3_d2\",  \"top_net1pll_d5_d4\",\n\t\"top_mpll_d4\",       \"top_wedmcupll_d5_d2\"\n};\n\nstatic const char *const uart_parents[] __initconst = { \"top_xtal\",\n\t\t\t\t\t\t\t\"top_mpll_d8\",\n\t\t\t\t\t\t\t\"top_mpll_d8_d2\" };\n\nstatic const char *const pwm_parents[] __initconst = {\n\t\"top_xtal\", \"top_net1pll_d8_d2\", \"top_net1pll_d5_d4\", \"top_mpll_d4\"\n};\n\nstatic const char *const i2c_parents[] __initconst = {\n\t\"top_xtal\", \"top_net1pll_d5_d4\", \"top_mpll_d4\", \"top_net1pll_d8_d4\"\n};\n\nstatic const char *const pextp_tl_ck_parents[] __initconst = {\n\t\"top_xtal\", \"top_net1pll_d5_d4\", \"top_net2pll_d4_d2\", \"top_rtc_32k\"\n};\n\nstatic const char *const emmc_250m_parents[] __initconst = {\n\t\"top_xtal\", \"top_net1pll_d5_d2\"\n};\n\nstatic const char *const emmc_416m_parents[] __initconst = { \"top_xtal\",\n\t\t\t\t\t\t\t     \"mpll\" };\n\nstatic const char *const f_26m_adc_parents[] __initconst = { \"top_xtal\",\n\t\t\t\t\t\t\t     \"top_mpll_d8_d2\" };\n\nstatic const char *const dramc_md32_parents[] __initconst = { \"top_xtal\",\n\t\t\t\t\t\t\t      \"top_mpll_d2\" };\n\nstatic const char *const sysaxi_parents[] __initconst = { \"top_xtal\",\n\t\t\t\t\t\t\t  \"top_net1pll_d8_d2\",\n\t\t\t\t\t\t\t  \"top_net2pll_d4\" };\n\nstatic const char *const sysapb_parents[] __initconst = { \"top_xtal\",\n\t\t\t\t\t\t\t  \"top_mpll_d3_d2\",\n\t\t\t\t\t\t\t  \"top_net2pll_d4_d2\" };\n\nstatic const char *const arm_db_main_parents[] __initconst = {\n\t\"top_xtal\", \"top_net2pll_d3_d2\"\n};\n\nstatic const char *const arm_db_jtsel_parents[] __initconst = { \"top_jtag\",\n\t\t\t\t\t\t\t\t\"top_xtal\" };\n\nstatic const char *const netsys_parents[] __initconst = { \"top_xtal\",\n\t\t\t\t\t\t\t  \"top_mmpll_d4\" };\n\nstatic const char *const netsys_500m_parents[] __initconst = {\n\t\"top_xtal\", \"top_net1pll_d5\"\n};\n\nstatic const char *const netsys_mcu_parents[] __initconst = {\n\t\"top_xtal\", \"wedmcupll\", \"top_mmpll_d2\", \"top_net1pll_d4\",\n\t\"top_net1pll_d5\"\n};\n\nstatic const char *const netsys_2x_parents[] __initconst = {\n\t\"top_xtal\", \"net2pll\", \"wedmcupll\", \"top_mmpll_d2\"\n};\n\nstatic const char *const sgm_325m_parents[] __initconst = { \"top_xtal\",\n\t\t\t\t\t\t\t    \"sgmpll\" };\n\nstatic const char *const sgm_reg_parents[] __initconst = {\n\t\"top_xtal\", \"top_net1pll_d8_d4\"\n};\n\nstatic const char *const a1sys_parents[] __initconst = { \"top_xtal\",\n\t\t\t\t\t\t\t \"top_apll2_d4\" };\n\nstatic const char *const conn_mcusys_parents[] __initconst = { \"top_xtal\",\n\t\t\t\t\t\t\t       \"top_mmpll_d2\" };\n\nstatic const char *const eip_b_parents[] __initconst = { \"top_xtal\",\n\t\t\t\t\t\t\t \"net2pll\" };\n\nstatic const char *const aud_l_parents[] __initconst = { \"top_xtal\", \"apll2\",\n\t\t\t\t\t\t\t \"top_mpll_d8_d2\" };\n\nstatic const char *const a_tuner_parents[] __initconst = { \"top_xtal\",\n\t\t\t\t\t\t\t   \"top_apll2_d4\",\n\t\t\t\t\t\t\t   \"top_mpll_d8_d2\" };\n\nstatic const char *const u2u3_sys_parents[] __initconst = {\n\t\"top_xtal\", \"top_net1pll_d5_d4\"\n};\n\nstatic const char *const da_u2_refsel_parents[] __initconst = {\n\t\"top_xtal\", \"top_mmpll_u2phy\"\n};\n\nstatic const struct mtk_mux top_muxes[] = {\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_NFI1X_SEL, \"nfi1x_sel\", nfi1x_parents,\n\t\t\t     0x000, 0x004, 0x008, 0, 3, 7, 0x1C0, 0),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_SPINFI_SEL, \"spinfi_sel\", spinfi_parents,\n\t\t\t     0x000, 0x004, 0x008, 8, 3, 15, 0x1C0, 1),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_SPI_SEL, \"spi_sel\", spi_parents, 0x000,\n\t\t\t     0x004, 0x008, 16, 3, 23, 0x1C0, 2),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_SPIM_MST_SEL, \"spim_mst_sel\", spi_parents,\n\t\t\t     0x000, 0x004, 0x008, 24, 3, 31, 0x1C0, 3),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_UART_SEL, \"uart_sel\", uart_parents, 0x010,\n\t\t\t     0x014, 0x018, 0, 2, 7, 0x1C0, 4),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_PWM_SEL, \"pwm_sel\", pwm_parents, 0x010,\n\t\t\t     0x014, 0x018, 8, 2, 15, 0x1C0, 5),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_I2C_SEL, \"i2c_sel\", i2c_parents, 0x010,\n\t\t\t     0x014, 0x018, 16, 2, 23, 0x1C0, 6),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_PEXTP_TL_SEL, \"pextp_tl_ck_sel\",\n\t\t\t     pextp_tl_ck_parents, 0x010, 0x014, 0x018, 24, 2,\n\t\t\t     31, 0x1C0, 7),\n\t \n\tMUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_EMMC_250M_SEL, \"emmc_250m_sel\",\n\t\t\t\t   emmc_250m_parents, 0x020, 0x024, 0x028, 0, 1, 7,\n\t\t\t\t   0x1C0, 8, 0),\n\tMUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_EMMC_416M_SEL, \"emmc_416m_sel\",\n\t\t\t\t   emmc_416m_parents, 0x020, 0x024, 0x028, 8, 1, 15,\n\t\t\t\t   0x1C0, 9, 0),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_F_26M_ADC_SEL, \"f_26m_adc_sel\",\n\t\t\t     f_26m_adc_parents, 0x020, 0x024, 0x028, 16, 1, 23,\n\t\t\t     0x1C0, 10),\n\tMUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_DRAMC_SEL, \"dramc_sel\",\n\t\t\t\t   f_26m_adc_parents, 0x020, 0x024, 0x028,\n\t\t\t\t   24, 1, 31, 0x1C0, 11,\n\t\t\t\t   CLK_IS_CRITICAL | CLK_SET_RATE_PARENT),\n\t \n\tMUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_DRAMC_MD32_SEL, \"dramc_md32_sel\",\n\t\t\t\t   dramc_md32_parents, 0x030, 0x034, 0x038,\n\t\t\t\t   0, 1, 7, 0x1C0, 12,\n\t\t\t\t   CLK_IS_CRITICAL | CLK_SET_RATE_PARENT),\n\tMUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_SYSAXI_SEL, \"sysaxi_sel\",\n\t\t\t\t   sysaxi_parents, 0x030, 0x034, 0x038,\n\t\t\t\t   8, 2, 15, 0x1C0, 13,\n\t\t\t\t   CLK_IS_CRITICAL | CLK_SET_RATE_PARENT),\n\tMUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_SYSAPB_SEL, \"sysapb_sel\",\n\t\t\t\t   sysapb_parents, 0x030, 0x034, 0x038,\n\t\t\t\t   16, 2, 23, 0x1C0, 14,\n\t\t\t\t   CLK_IS_CRITICAL | CLK_SET_RATE_PARENT),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_ARM_DB_MAIN_SEL, \"arm_db_main_sel\",\n\t\t\t     arm_db_main_parents, 0x030, 0x034, 0x038, 24, 1,\n\t\t\t     31, 0x1C0, 15),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_ARM_DB_JTSEL, \"arm_db_jtsel\",\n\t\t\t     arm_db_jtsel_parents, 0x040, 0x044, 0x048, 0, 1, 7,\n\t\t\t     0x1C0, 16),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_NETSYS_SEL, \"netsys_sel\", netsys_parents,\n\t\t\t     0x040, 0x044, 0x048, 8, 1, 15, 0x1C0, 17),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_NETSYS_500M_SEL, \"netsys_500m_sel\",\n\t\t\t     netsys_500m_parents, 0x040, 0x044, 0x048, 16, 1,\n\t\t\t     23, 0x1C0, 18),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_NETSYS_MCU_SEL, \"netsys_mcu_sel\",\n\t\t\t     netsys_mcu_parents, 0x040, 0x044, 0x048, 24, 3, 31,\n\t\t\t     0x1C0, 19),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_NETSYS_2X_SEL, \"netsys_2x_sel\",\n\t\t\t     netsys_2x_parents, 0x050, 0x054, 0x058, 0, 2, 7,\n\t\t\t     0x1C0, 20),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_SGM_325M_SEL, \"sgm_325m_sel\",\n\t\t\t     sgm_325m_parents, 0x050, 0x054, 0x058, 8, 1, 15,\n\t\t\t     0x1C0, 21),\n\tMUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_SGM_REG_SEL, \"sgm_reg_sel\",\n\t\t\t\t   sgm_reg_parents, 0x050, 0x054, 0x058,\n\t\t\t\t   16, 1, 23, 0x1C0, 22,\n\t\t\t\t   CLK_IS_CRITICAL | CLK_SET_RATE_PARENT),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_A1SYS_SEL, \"a1sys_sel\", a1sys_parents,\n\t\t\t     0x050, 0x054, 0x058, 24, 1, 31, 0x1C0, 23),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_CONN_MCUSYS_SEL, \"conn_mcusys_sel\",\n\t\t\t     conn_mcusys_parents, 0x060, 0x064, 0x068, 0, 1, 7,\n\t\t\t     0x1C0, 24),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_EIP_B_SEL, \"eip_b_sel\", eip_b_parents,\n\t\t\t     0x060, 0x064, 0x068, 8, 1, 15, 0x1C0, 25),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_PCIE_PHY_SEL, \"pcie_phy_sel\",\n\t\t\t     f_26m_adc_parents, 0x060, 0x064, 0x068, 16, 1, 23,\n\t\t\t     0x1C0, 26),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_USB3_PHY_SEL, \"usb3_phy_sel\",\n\t\t\t     f_26m_adc_parents, 0x060, 0x064, 0x068, 24, 1, 31,\n\t\t\t     0x1C0, 27),\n\t \n\tMUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_F26M_SEL, \"csw_f26m_sel\",\n\t\t\t\t   f_26m_adc_parents, 0x070, 0x074, 0x078,\n\t\t\t\t   0, 1, 7, 0x1C0, 28,\n\t\t\t\t   CLK_IS_CRITICAL | CLK_SET_RATE_PARENT),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_AUD_L_SEL, \"aud_l_sel\", aud_l_parents,\n\t\t\t     0x070, 0x074, 0x078, 8, 2, 15, 0x1C0, 29),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_A_TUNER_SEL, \"a_tuner_sel\",\n\t\t\t     a_tuner_parents, 0x070, 0x074, 0x078, 16, 2, 23,\n\t\t\t     0x1C0, 30),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_U2U3_SEL, \"u2u3_sel\", f_26m_adc_parents,\n\t\t\t     0x070, 0x074, 0x078, 24, 1, 31, 0x1C4, 0),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_U2U3_SYS_SEL, \"u2u3_sys_sel\",\n\t\t\t     u2u3_sys_parents, 0x080, 0x084, 0x088, 0, 1, 7,\n\t\t\t     0x1C4, 1),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_U2U3_XHCI_SEL, \"u2u3_xhci_sel\",\n\t\t\t     u2u3_sys_parents, 0x080, 0x084, 0x088, 8, 1, 15,\n\t\t\t     0x1C4, 2),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_DA_U2_REFSEL, \"da_u2_refsel\",\n\t\t\t     da_u2_refsel_parents, 0x080, 0x084, 0x088, 16, 1,\n\t\t\t     23, 0x1C4, 3),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_DA_U2_CK_1P_SEL, \"da_u2_ck_1p_sel\",\n\t\t\t     da_u2_refsel_parents, 0x080, 0x084, 0x088, 24, 1,\n\t\t\t     31, 0x1C4, 4),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_AP2CNN_HOST_SEL, \"ap2cnn_host_sel\",\n\t\t\t     sgm_reg_parents, 0x090, 0x094, 0x098, 0, 1, 7,\n\t\t\t     0x1C4, 5),\n};\n\nstatic const struct mtk_clk_desc topck_desc = {\n\t.fixed_clks = top_fixed_clks,\n\t.num_fixed_clks = ARRAY_SIZE(top_fixed_clks),\n\t.factor_clks = top_divs,\n\t.num_factor_clks = ARRAY_SIZE(top_divs),\n\t.mux_clks = top_muxes,\n\t.num_mux_clks = ARRAY_SIZE(top_muxes),\n\t.clk_lock = &mt7986_clk_lock,\n};\n\nstatic const struct of_device_id of_match_clk_mt7986_topckgen[] = {\n\t{ .compatible = \"mediatek,mt7986-topckgen\", .data = &topck_desc },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt7986_topckgen);\n\nstatic struct platform_driver clk_mt7986_topckgen_drv = {\n\t.probe = mtk_clk_simple_probe,\n\t.remove_new = mtk_clk_simple_remove,\n\t.driver = {\n\t\t.name = \"clk-mt7986-topckgen\",\n\t\t.of_match_table = of_match_clk_mt7986_topckgen,\n\t},\n};\nmodule_platform_driver(clk_mt7986_topckgen_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}