// Seed: 3771847469
module module_0 (
    input uwire id_0
);
  wor id_2;
  assign module_1.id_8 = 0;
  tri id_3;
  always_comb if (1'b0 + id_2) id_3 = id_2 && 1;
endmodule
module module_1 (
    output tri0  id_0,
    output tri   id_1,
    output tri0  id_2,
    input  tri0  id_3,
    input  uwire id_4,
    input  tri   id_5,
    input  wire  id_6,
    output wor   id_7,
    input  wand  id_8,
    input  tri0  id_9
);
  wire id_11, id_12;
  module_0 modCall_1 (id_5);
  assign id_0 = 1;
  assign id_7 = 1 * 1'b0 - 1;
  time id_13 (id_11);
  xnor primCall (id_0, id_3, id_12, id_6);
endmodule
