Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Jan 16 10:39:00 2019
| Host         : TheShell running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.309        0.000                      0                   33        0.262        0.000                      0                   33        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.309        0.000                      0                   33        0.262        0.000                      0                   33        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 CLK_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 2.304ns (45.881%)  route 2.718ns (54.119%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.621     5.142    CLK_DIV/clk
    SLICE_X61Y87         FDRE                                         r  CLK_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  CLK_DIV/count_reg[1]/Q
                         net (fo=2, routed)           0.651     6.249    CLK_DIV/count_reg[1]
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.905 r  CLK_DIV/count0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.905    CLK_DIV/count0_carry_i_13_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.239 r  CLK_DIV/count0_carry_i_9/O[1]
                         net (fo=1, routed)           0.985     8.225    CLK_DIV/p_0_in[6]
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.303     8.528 r  CLK_DIV/count0_carry_i_2/O
                         net (fo=1, routed)           0.000     8.528    CLK_DIV/count0_carry_i_2_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.926 r  CLK_DIV/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.926    CLK_DIV/count0_carry_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.083 r  CLK_DIV/count0_carry__0/CO[1]
                         net (fo=17, routed)          1.081    10.164    CLK_DIV/clear
    SLICE_X61Y87         FDRE                                         r  CLK_DIV/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.504    14.845    CLK_DIV/clk
    SLICE_X61Y87         FDRE                                         r  CLK_DIV/count_reg[0]/C
                         clock pessimism              0.297    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X61Y87         FDRE (Setup_fdre_C_R)       -0.634    14.473    CLK_DIV/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                         -10.164    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 CLK_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 2.304ns (45.881%)  route 2.718ns (54.119%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.621     5.142    CLK_DIV/clk
    SLICE_X61Y87         FDRE                                         r  CLK_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  CLK_DIV/count_reg[1]/Q
                         net (fo=2, routed)           0.651     6.249    CLK_DIV/count_reg[1]
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.905 r  CLK_DIV/count0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.905    CLK_DIV/count0_carry_i_13_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.239 r  CLK_DIV/count0_carry_i_9/O[1]
                         net (fo=1, routed)           0.985     8.225    CLK_DIV/p_0_in[6]
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.303     8.528 r  CLK_DIV/count0_carry_i_2/O
                         net (fo=1, routed)           0.000     8.528    CLK_DIV/count0_carry_i_2_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.926 r  CLK_DIV/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.926    CLK_DIV/count0_carry_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.083 r  CLK_DIV/count0_carry__0/CO[1]
                         net (fo=17, routed)          1.081    10.164    CLK_DIV/clear
    SLICE_X61Y87         FDRE                                         r  CLK_DIV/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.504    14.845    CLK_DIV/clk
    SLICE_X61Y87         FDRE                                         r  CLK_DIV/count_reg[1]/C
                         clock pessimism              0.297    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X61Y87         FDRE (Setup_fdre_C_R)       -0.634    14.473    CLK_DIV/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                         -10.164    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 CLK_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 2.304ns (45.881%)  route 2.718ns (54.119%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.621     5.142    CLK_DIV/clk
    SLICE_X61Y87         FDRE                                         r  CLK_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  CLK_DIV/count_reg[1]/Q
                         net (fo=2, routed)           0.651     6.249    CLK_DIV/count_reg[1]
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.905 r  CLK_DIV/count0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.905    CLK_DIV/count0_carry_i_13_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.239 r  CLK_DIV/count0_carry_i_9/O[1]
                         net (fo=1, routed)           0.985     8.225    CLK_DIV/p_0_in[6]
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.303     8.528 r  CLK_DIV/count0_carry_i_2/O
                         net (fo=1, routed)           0.000     8.528    CLK_DIV/count0_carry_i_2_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.926 r  CLK_DIV/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.926    CLK_DIV/count0_carry_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.083 r  CLK_DIV/count0_carry__0/CO[1]
                         net (fo=17, routed)          1.081    10.164    CLK_DIV/clear
    SLICE_X61Y87         FDRE                                         r  CLK_DIV/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.504    14.845    CLK_DIV/clk
    SLICE_X61Y87         FDRE                                         r  CLK_DIV/count_reg[2]/C
                         clock pessimism              0.297    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X61Y87         FDRE (Setup_fdre_C_R)       -0.634    14.473    CLK_DIV/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                         -10.164    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 CLK_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 2.304ns (45.881%)  route 2.718ns (54.119%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.621     5.142    CLK_DIV/clk
    SLICE_X61Y87         FDRE                                         r  CLK_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  CLK_DIV/count_reg[1]/Q
                         net (fo=2, routed)           0.651     6.249    CLK_DIV/count_reg[1]
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.905 r  CLK_DIV/count0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.905    CLK_DIV/count0_carry_i_13_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.239 r  CLK_DIV/count0_carry_i_9/O[1]
                         net (fo=1, routed)           0.985     8.225    CLK_DIV/p_0_in[6]
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.303     8.528 r  CLK_DIV/count0_carry_i_2/O
                         net (fo=1, routed)           0.000     8.528    CLK_DIV/count0_carry_i_2_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.926 r  CLK_DIV/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.926    CLK_DIV/count0_carry_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.083 r  CLK_DIV/count0_carry__0/CO[1]
                         net (fo=17, routed)          1.081    10.164    CLK_DIV/clear
    SLICE_X61Y87         FDRE                                         r  CLK_DIV/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.504    14.845    CLK_DIV/clk
    SLICE_X61Y87         FDRE                                         r  CLK_DIV/count_reg[3]/C
                         clock pessimism              0.297    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X61Y87         FDRE (Setup_fdre_C_R)       -0.634    14.473    CLK_DIV/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                         -10.164    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.523ns  (required time - arrival time)
  Source:                 CLK_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 2.304ns (48.166%)  route 2.479ns (51.834%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.621     5.142    CLK_DIV/clk
    SLICE_X61Y87         FDRE                                         r  CLK_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  CLK_DIV/count_reg[1]/Q
                         net (fo=2, routed)           0.651     6.249    CLK_DIV/count_reg[1]
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.905 r  CLK_DIV/count0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.905    CLK_DIV/count0_carry_i_13_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.239 r  CLK_DIV/count0_carry_i_9/O[1]
                         net (fo=1, routed)           0.985     8.225    CLK_DIV/p_0_in[6]
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.303     8.528 r  CLK_DIV/count0_carry_i_2/O
                         net (fo=1, routed)           0.000     8.528    CLK_DIV/count0_carry_i_2_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.926 r  CLK_DIV/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.926    CLK_DIV/count0_carry_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.083 r  CLK_DIV/count0_carry__0/CO[1]
                         net (fo=17, routed)          0.843     9.925    CLK_DIV/clear
    SLICE_X61Y88         FDRE                                         r  CLK_DIV/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505    14.846    CLK_DIV/clk
    SLICE_X61Y88         FDRE                                         r  CLK_DIV/count_reg[4]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y88         FDRE (Setup_fdre_C_R)       -0.634    14.449    CLK_DIV/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  4.523    

Slack (MET) :             4.523ns  (required time - arrival time)
  Source:                 CLK_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 2.304ns (48.166%)  route 2.479ns (51.834%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.621     5.142    CLK_DIV/clk
    SLICE_X61Y87         FDRE                                         r  CLK_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  CLK_DIV/count_reg[1]/Q
                         net (fo=2, routed)           0.651     6.249    CLK_DIV/count_reg[1]
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.905 r  CLK_DIV/count0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.905    CLK_DIV/count0_carry_i_13_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.239 r  CLK_DIV/count0_carry_i_9/O[1]
                         net (fo=1, routed)           0.985     8.225    CLK_DIV/p_0_in[6]
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.303     8.528 r  CLK_DIV/count0_carry_i_2/O
                         net (fo=1, routed)           0.000     8.528    CLK_DIV/count0_carry_i_2_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.926 r  CLK_DIV/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.926    CLK_DIV/count0_carry_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.083 r  CLK_DIV/count0_carry__0/CO[1]
                         net (fo=17, routed)          0.843     9.925    CLK_DIV/clear
    SLICE_X61Y88         FDRE                                         r  CLK_DIV/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505    14.846    CLK_DIV/clk
    SLICE_X61Y88         FDRE                                         r  CLK_DIV/count_reg[5]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y88         FDRE (Setup_fdre_C_R)       -0.634    14.449    CLK_DIV/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  4.523    

Slack (MET) :             4.523ns  (required time - arrival time)
  Source:                 CLK_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 2.304ns (48.166%)  route 2.479ns (51.834%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.621     5.142    CLK_DIV/clk
    SLICE_X61Y87         FDRE                                         r  CLK_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  CLK_DIV/count_reg[1]/Q
                         net (fo=2, routed)           0.651     6.249    CLK_DIV/count_reg[1]
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.905 r  CLK_DIV/count0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.905    CLK_DIV/count0_carry_i_13_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.239 r  CLK_DIV/count0_carry_i_9/O[1]
                         net (fo=1, routed)           0.985     8.225    CLK_DIV/p_0_in[6]
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.303     8.528 r  CLK_DIV/count0_carry_i_2/O
                         net (fo=1, routed)           0.000     8.528    CLK_DIV/count0_carry_i_2_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.926 r  CLK_DIV/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.926    CLK_DIV/count0_carry_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.083 r  CLK_DIV/count0_carry__0/CO[1]
                         net (fo=17, routed)          0.843     9.925    CLK_DIV/clear
    SLICE_X61Y88         FDRE                                         r  CLK_DIV/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505    14.846    CLK_DIV/clk
    SLICE_X61Y88         FDRE                                         r  CLK_DIV/count_reg[6]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y88         FDRE (Setup_fdre_C_R)       -0.634    14.449    CLK_DIV/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  4.523    

Slack (MET) :             4.523ns  (required time - arrival time)
  Source:                 CLK_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 2.304ns (48.166%)  route 2.479ns (51.834%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.621     5.142    CLK_DIV/clk
    SLICE_X61Y87         FDRE                                         r  CLK_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  CLK_DIV/count_reg[1]/Q
                         net (fo=2, routed)           0.651     6.249    CLK_DIV/count_reg[1]
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.905 r  CLK_DIV/count0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.905    CLK_DIV/count0_carry_i_13_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.239 r  CLK_DIV/count0_carry_i_9/O[1]
                         net (fo=1, routed)           0.985     8.225    CLK_DIV/p_0_in[6]
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.303     8.528 r  CLK_DIV/count0_carry_i_2/O
                         net (fo=1, routed)           0.000     8.528    CLK_DIV/count0_carry_i_2_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.926 r  CLK_DIV/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.926    CLK_DIV/count0_carry_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.083 r  CLK_DIV/count0_carry__0/CO[1]
                         net (fo=17, routed)          0.843     9.925    CLK_DIV/clear
    SLICE_X61Y88         FDRE                                         r  CLK_DIV/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505    14.846    CLK_DIV/clk
    SLICE_X61Y88         FDRE                                         r  CLK_DIV/count_reg[7]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y88         FDRE (Setup_fdre_C_R)       -0.634    14.449    CLK_DIV/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  4.523    

Slack (MET) :             4.773ns  (required time - arrival time)
  Source:                 CLK_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 2.304ns (50.814%)  route 2.230ns (49.186%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.621     5.142    CLK_DIV/clk
    SLICE_X61Y87         FDRE                                         r  CLK_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  CLK_DIV/count_reg[1]/Q
                         net (fo=2, routed)           0.651     6.249    CLK_DIV/count_reg[1]
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.905 r  CLK_DIV/count0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.905    CLK_DIV/count0_carry_i_13_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.239 r  CLK_DIV/count0_carry_i_9/O[1]
                         net (fo=1, routed)           0.985     8.225    CLK_DIV/p_0_in[6]
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.303     8.528 r  CLK_DIV/count0_carry_i_2/O
                         net (fo=1, routed)           0.000     8.528    CLK_DIV/count0_carry_i_2_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.926 r  CLK_DIV/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.926    CLK_DIV/count0_carry_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.083 r  CLK_DIV/count0_carry__0/CO[1]
                         net (fo=17, routed)          0.594     9.676    CLK_DIV/clear
    SLICE_X61Y90         FDRE                                         r  CLK_DIV/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.506    14.847    CLK_DIV/clk
    SLICE_X61Y90         FDRE                                         r  CLK_DIV/count_reg[12]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y90         FDRE (Setup_fdre_C_R)       -0.634    14.450    CLK_DIV/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.450    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  4.773    

Slack (MET) :             4.773ns  (required time - arrival time)
  Source:                 CLK_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 2.304ns (50.814%)  route 2.230ns (49.186%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.621     5.142    CLK_DIV/clk
    SLICE_X61Y87         FDRE                                         r  CLK_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  CLK_DIV/count_reg[1]/Q
                         net (fo=2, routed)           0.651     6.249    CLK_DIV/count_reg[1]
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.905 r  CLK_DIV/count0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.905    CLK_DIV/count0_carry_i_13_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.239 r  CLK_DIV/count0_carry_i_9/O[1]
                         net (fo=1, routed)           0.985     8.225    CLK_DIV/p_0_in[6]
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.303     8.528 r  CLK_DIV/count0_carry_i_2/O
                         net (fo=1, routed)           0.000     8.528    CLK_DIV/count0_carry_i_2_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.926 r  CLK_DIV/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.926    CLK_DIV/count0_carry_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.083 r  CLK_DIV/count0_carry__0/CO[1]
                         net (fo=17, routed)          0.594     9.676    CLK_DIV/clear
    SLICE_X61Y90         FDRE                                         r  CLK_DIV/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.506    14.847    CLK_DIV/clk
    SLICE_X61Y90         FDRE                                         r  CLK_DIV/count_reg[13]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y90         FDRE (Setup_fdre_C_R)       -0.634    14.450    CLK_DIV/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.450    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  4.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 CLK_DIV/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.591     1.474    CLK_DIV/clk
    SLICE_X61Y90         FDRE                                         r  CLK_DIV/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  CLK_DIV/count_reg[15]/Q
                         net (fo=2, routed)           0.118     1.733    CLK_DIV/count_reg[15]
    SLICE_X61Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  CLK_DIV/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    CLK_DIV/count_reg[12]_i_1_n_4
    SLICE_X61Y90         FDRE                                         r  CLK_DIV/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.860     1.988    CLK_DIV/clk
    SLICE_X61Y90         FDRE                                         r  CLK_DIV/count_reg[15]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X61Y90         FDRE (Hold_fdre_C_D)         0.105     1.579    CLK_DIV/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 CLK_DIV/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.590     1.473    CLK_DIV/clk
    SLICE_X61Y89         FDRE                                         r  CLK_DIV/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  CLK_DIV/count_reg[11]/Q
                         net (fo=2, routed)           0.118     1.732    CLK_DIV/count_reg[11]
    SLICE_X61Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  CLK_DIV/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    CLK_DIV/count_reg[8]_i_1_n_4
    SLICE_X61Y89         FDRE                                         r  CLK_DIV/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.860     1.987    CLK_DIV/clk
    SLICE_X61Y89         FDRE                                         r  CLK_DIV/count_reg[11]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X61Y89         FDRE (Hold_fdre_C_D)         0.105     1.578    CLK_DIV/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 CLK_DIV/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.589     1.472    CLK_DIV/clk
    SLICE_X61Y87         FDRE                                         r  CLK_DIV/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  CLK_DIV/count_reg[3]/Q
                         net (fo=2, routed)           0.118     1.731    CLK_DIV/count_reg[3]
    SLICE_X61Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  CLK_DIV/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    CLK_DIV/count_reg[0]_i_1_n_4
    SLICE_X61Y87         FDRE                                         r  CLK_DIV/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.858     1.985    CLK_DIV/clk
    SLICE_X61Y87         FDRE                                         r  CLK_DIV/count_reg[3]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X61Y87         FDRE (Hold_fdre_C_D)         0.105     1.577    CLK_DIV/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 CLK_DIV/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.590     1.473    CLK_DIV/clk
    SLICE_X61Y88         FDRE                                         r  CLK_DIV/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  CLK_DIV/count_reg[7]/Q
                         net (fo=2, routed)           0.118     1.732    CLK_DIV/count_reg[7]
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  CLK_DIV/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    CLK_DIV/count_reg[4]_i_1_n_4
    SLICE_X61Y88         FDRE                                         r  CLK_DIV/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.860     1.987    CLK_DIV/clk
    SLICE_X61Y88         FDRE                                         r  CLK_DIV/count_reg[7]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X61Y88         FDRE (Hold_fdre_C_D)         0.105     1.578    CLK_DIV/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK_DIV/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.591     1.474    CLK_DIV/clk
    SLICE_X64Y89         FDRE                                         r  CLK_DIV/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  CLK_DIV/sclk_reg/Q
                         net (fo=2, routed)           0.175     1.814    CLK_DIV/SCLK_OBUF
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.045     1.859 r  CLK_DIV/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.859    CLK_DIV/sclk_i_1_n_0
    SLICE_X64Y89         FDRE                                         r  CLK_DIV/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.861     1.989    CLK_DIV/clk
    SLICE_X64Y89         FDRE                                         r  CLK_DIV/sclk_reg/C
                         clock pessimism             -0.515     1.474    
    SLICE_X64Y89         FDRE (Hold_fdre_C_D)         0.120     1.594    CLK_DIV/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 CLK_DIV/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.591     1.474    CLK_DIV/clk
    SLICE_X61Y90         FDRE                                         r  CLK_DIV/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  CLK_DIV/count_reg[12]/Q
                         net (fo=2, routed)           0.117     1.733    CLK_DIV/count_reg[12]
    SLICE_X61Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.848 r  CLK_DIV/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.848    CLK_DIV/count_reg[12]_i_1_n_7
    SLICE_X61Y90         FDRE                                         r  CLK_DIV/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.860     1.988    CLK_DIV/clk
    SLICE_X61Y90         FDRE                                         r  CLK_DIV/count_reg[12]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X61Y90         FDRE (Hold_fdre_C_D)         0.105     1.579    CLK_DIV/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 CLK_DIV/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.590     1.473    CLK_DIV/clk
    SLICE_X61Y88         FDRE                                         r  CLK_DIV/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  CLK_DIV/count_reg[4]/Q
                         net (fo=2, routed)           0.117     1.732    CLK_DIV/count_reg[4]
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  CLK_DIV/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    CLK_DIV/count_reg[4]_i_1_n_7
    SLICE_X61Y88         FDRE                                         r  CLK_DIV/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.860     1.987    CLK_DIV/clk
    SLICE_X61Y88         FDRE                                         r  CLK_DIV/count_reg[4]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X61Y88         FDRE (Hold_fdre_C_D)         0.105     1.578    CLK_DIV/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 CLK_DIV/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.590     1.473    CLK_DIV/clk
    SLICE_X61Y89         FDRE                                         r  CLK_DIV/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  CLK_DIV/count_reg[8]/Q
                         net (fo=2, routed)           0.117     1.732    CLK_DIV/count_reg[8]
    SLICE_X61Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  CLK_DIV/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    CLK_DIV/count_reg[8]_i_1_n_7
    SLICE_X61Y89         FDRE                                         r  CLK_DIV/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.860     1.987    CLK_DIV/clk
    SLICE_X61Y89         FDRE                                         r  CLK_DIV/count_reg[8]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X61Y89         FDRE (Hold_fdre_C_D)         0.105     1.578    CLK_DIV/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 CLK_DIV/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.591     1.474    CLK_DIV/clk
    SLICE_X61Y90         FDRE                                         r  CLK_DIV/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  CLK_DIV/count_reg[14]/Q
                         net (fo=2, routed)           0.122     1.737    CLK_DIV/count_reg[14]
    SLICE_X61Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  CLK_DIV/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    CLK_DIV/count_reg[12]_i_1_n_5
    SLICE_X61Y90         FDRE                                         r  CLK_DIV/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.860     1.988    CLK_DIV/clk
    SLICE_X61Y90         FDRE                                         r  CLK_DIV/count_reg[14]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X61Y90         FDRE (Hold_fdre_C_D)         0.105     1.579    CLK_DIV/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 CLK_DIV/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.590     1.473    CLK_DIV/clk
    SLICE_X61Y89         FDRE                                         r  CLK_DIV/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  CLK_DIV/count_reg[10]/Q
                         net (fo=2, routed)           0.122     1.736    CLK_DIV/count_reg[10]
    SLICE_X61Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.847 r  CLK_DIV/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    CLK_DIV/count_reg[8]_i_1_n_5
    SLICE_X61Y89         FDRE                                         r  CLK_DIV/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.860     1.987    CLK_DIV/clk
    SLICE_X61Y89         FDRE                                         r  CLK_DIV/count_reg[10]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X61Y89         FDRE (Hold_fdre_C_D)         0.105     1.578    CLK_DIV/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y87   CLK_DIV/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y89   CLK_DIV/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y89   CLK_DIV/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y90   CLK_DIV/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y90   CLK_DIV/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y90   CLK_DIV/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y90   CLK_DIV/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y87   CLK_DIV/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y87   CLK_DIV/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y89   CLK_DIV/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y89   CLK_DIV/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y90   CLK_DIV/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y90   CLK_DIV/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y90   CLK_DIV/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y90   CLK_DIV/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y88   CLK_DIV/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y88   CLK_DIV/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y88   CLK_DIV/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y88   CLK_DIV/count_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y87   CLK_DIV/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y89   CLK_DIV/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y89   CLK_DIV/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y90   CLK_DIV/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y90   CLK_DIV/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y90   CLK_DIV/count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y90   CLK_DIV/count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y87   CLK_DIV/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y87   CLK_DIV/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y87   CLK_DIV/count_reg[3]/C



