# compile vhdl design source files
vhdl blk_mem_gen_v8_3_1  "../../../Pipelining.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd"
vhdl xil_defaultlib  "../../../Pipelining.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd"

# Do not sort compile order
nosort
