Analysis & Synthesis report for tpcurrent
Fri Jan 31 01:50:16 2020
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |tpcurrent|AD7760:u_AD7760|current_sta
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Parameter Settings for User Entity Instance: pll_clk100:u_pll_clk10|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: AD7760:u_AD7760
 19. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 20. altpll Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "AD7760:u_AD7760"
 22. Port Connectivity Checks: "pll_clk100:u_pll_clk10"
 23. SignalTap II Logic Analyzer Settings
 24. Elapsed Time Per Partition
 25. Connections to In-System Debugging Instance "auto_signaltap_0"
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jan 31 01:50:16 2020       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; tpcurrent                                   ;
; Top-level Entity Name              ; tpcurrent                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 916                                         ;
;     Total combinational functions  ; 525                                         ;
;     Dedicated logic registers      ; 722                                         ;
; Total registers                    ; 722                                         ;
; Total pins                         ; 56                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 57,344                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; tpcurrent          ; tpcurrent          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                     ;
+------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                           ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                             ; Library ;
+------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+
; ipcore/pll_clk100.v                                        ; yes             ; User Wizard-Generated File             ; E:/FPGAProgramm/tpcurrent/par/ipcore/pll_clk100.v                                        ;         ;
; ../rtl/tpcurrent.v                                         ; yes             ; User Verilog HDL File                  ; E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v                                                ;         ;
; ../rtl/AD7760.v                                            ; yes             ; User Verilog HDL File                  ; E:/FPGAProgramm/tpcurrent/rtl/AD7760.v                                                   ;         ;
; altpll.tdf                                                 ; yes             ; Megafunction                           ; d:/altera/13.1standard/quartus/libraries/megafunctions/altpll.tdf                        ;         ;
; aglobal131.inc                                             ; yes             ; Megafunction                           ; d:/altera/13.1standard/quartus/libraries/megafunctions/aglobal131.inc                    ;         ;
; stratix_pll.inc                                            ; yes             ; Megafunction                           ; d:/altera/13.1standard/quartus/libraries/megafunctions/stratix_pll.inc                   ;         ;
; stratixii_pll.inc                                          ; yes             ; Megafunction                           ; d:/altera/13.1standard/quartus/libraries/megafunctions/stratixii_pll.inc                 ;         ;
; cycloneii_pll.inc                                          ; yes             ; Megafunction                           ; d:/altera/13.1standard/quartus/libraries/megafunctions/cycloneii_pll.inc                 ;         ;
; db/pll_clk100_altpll.v                                     ; yes             ; Auto-Generated Megafunction            ; E:/FPGAProgramm/tpcurrent/par/db/pll_clk100_altpll.v                                     ;         ;
; sld_signaltap.vhd                                          ; yes             ; Megafunction                           ; d:/altera/13.1standard/quartus/libraries/megafunctions/sld_signaltap.vhd                 ;         ;
; sld_signaltap_impl.vhd                                     ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1standard/quartus/libraries/megafunctions/sld_signaltap_impl.vhd            ;         ;
; sld_ela_control.vhd                                        ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1standard/quartus/libraries/megafunctions/sld_ela_control.vhd               ;         ;
; lpm_shiftreg.tdf                                           ; yes             ; Megafunction                           ; d:/altera/13.1standard/quartus/libraries/megafunctions/lpm_shiftreg.tdf                  ;         ;
; lpm_constant.inc                                           ; yes             ; Megafunction                           ; d:/altera/13.1standard/quartus/libraries/megafunctions/lpm_constant.inc                  ;         ;
; dffeea.inc                                                 ; yes             ; Megafunction                           ; d:/altera/13.1standard/quartus/libraries/megafunctions/dffeea.inc                        ;         ;
; sld_mbpmg.vhd                                              ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1standard/quartus/libraries/megafunctions/sld_mbpmg.vhd                     ;         ;
; sld_ela_trigger_flow_sel.tdf                               ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1standard/quartus/libraries/megafunctions/sld_ela_trigger_flow_sel.tdf      ;         ;
; db/sld_ela_trigger_flow_sel_ht31.tdf                       ; yes             ; Auto-Generated Megafunction            ; E:/FPGAProgramm/tpcurrent/par/db/sld_ela_trigger_flow_sel_ht31.tdf                       ;         ;
; db/sld_reserved_tpcurrent_auto_signaltap_0_flow_mgr_c90c.v ; yes             ; Encrypted Auto-Generated Megafunction  ; E:/FPGAProgramm/tpcurrent/par/db/sld_reserved_tpcurrent_auto_signaltap_0_flow_mgr_c90c.v ;         ;
; sld_buffer_manager.vhd                                     ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1standard/quartus/libraries/megafunctions/sld_buffer_manager.vhd            ;         ;
; altsyncram.tdf                                             ; yes             ; Megafunction                           ; d:/altera/13.1standard/quartus/libraries/megafunctions/altsyncram.tdf                    ;         ;
; stratix_ram_block.inc                                      ; yes             ; Megafunction                           ; d:/altera/13.1standard/quartus/libraries/megafunctions/stratix_ram_block.inc             ;         ;
; lpm_mux.inc                                                ; yes             ; Megafunction                           ; d:/altera/13.1standard/quartus/libraries/megafunctions/lpm_mux.inc                       ;         ;
; lpm_decode.inc                                             ; yes             ; Megafunction                           ; d:/altera/13.1standard/quartus/libraries/megafunctions/lpm_decode.inc                    ;         ;
; a_rdenreg.inc                                              ; yes             ; Megafunction                           ; d:/altera/13.1standard/quartus/libraries/megafunctions/a_rdenreg.inc                     ;         ;
; altrom.inc                                                 ; yes             ; Megafunction                           ; d:/altera/13.1standard/quartus/libraries/megafunctions/altrom.inc                        ;         ;
; altram.inc                                                 ; yes             ; Megafunction                           ; d:/altera/13.1standard/quartus/libraries/megafunctions/altram.inc                        ;         ;
; altdpram.inc                                               ; yes             ; Megafunction                           ; d:/altera/13.1standard/quartus/libraries/megafunctions/altdpram.inc                      ;         ;
; db/altsyncram_a124.tdf                                     ; yes             ; Auto-Generated Megafunction            ; E:/FPGAProgramm/tpcurrent/par/db/altsyncram_a124.tdf                                     ;         ;
; altdpram.tdf                                               ; yes             ; Megafunction                           ; d:/altera/13.1standard/quartus/libraries/megafunctions/altdpram.tdf                      ;         ;
; memmodes.inc                                               ; yes             ; Megafunction                           ; d:/altera/13.1standard/quartus/libraries/others/maxplus2/memmodes.inc                    ;         ;
; a_hdffe.inc                                                ; yes             ; Megafunction                           ; d:/altera/13.1standard/quartus/libraries/megafunctions/a_hdffe.inc                       ;         ;
; alt_le_rden_reg.inc                                        ; yes             ; Megafunction                           ; d:/altera/13.1standard/quartus/libraries/megafunctions/alt_le_rden_reg.inc               ;         ;
; altsyncram.inc                                             ; yes             ; Megafunction                           ; d:/altera/13.1standard/quartus/libraries/megafunctions/altsyncram.inc                    ;         ;
; lpm_mux.tdf                                                ; yes             ; Megafunction                           ; d:/altera/13.1standard/quartus/libraries/megafunctions/lpm_mux.tdf                       ;         ;
; muxlut.inc                                                 ; yes             ; Megafunction                           ; d:/altera/13.1standard/quartus/libraries/megafunctions/muxlut.inc                        ;         ;
; bypassff.inc                                               ; yes             ; Megafunction                           ; d:/altera/13.1standard/quartus/libraries/megafunctions/bypassff.inc                      ;         ;
; altshift.inc                                               ; yes             ; Megafunction                           ; d:/altera/13.1standard/quartus/libraries/megafunctions/altshift.inc                      ;         ;
; db/mux_rsc.tdf                                             ; yes             ; Auto-Generated Megafunction            ; E:/FPGAProgramm/tpcurrent/par/db/mux_rsc.tdf                                             ;         ;
; lpm_decode.tdf                                             ; yes             ; Megafunction                           ; d:/altera/13.1standard/quartus/libraries/megafunctions/lpm_decode.tdf                    ;         ;
; declut.inc                                                 ; yes             ; Megafunction                           ; d:/altera/13.1standard/quartus/libraries/megafunctions/declut.inc                        ;         ;
; lpm_compare.inc                                            ; yes             ; Megafunction                           ; d:/altera/13.1standard/quartus/libraries/megafunctions/lpm_compare.inc                   ;         ;
; db/decode_dvf.tdf                                          ; yes             ; Auto-Generated Megafunction            ; E:/FPGAProgramm/tpcurrent/par/db/decode_dvf.tdf                                          ;         ;
; lpm_counter.tdf                                            ; yes             ; Megafunction                           ; d:/altera/13.1standard/quartus/libraries/megafunctions/lpm_counter.tdf                   ;         ;
; lpm_add_sub.inc                                            ; yes             ; Megafunction                           ; d:/altera/13.1standard/quartus/libraries/megafunctions/lpm_add_sub.inc                   ;         ;
; cmpconst.inc                                               ; yes             ; Megafunction                           ; d:/altera/13.1standard/quartus/libraries/megafunctions/cmpconst.inc                      ;         ;
; lpm_counter.inc                                            ; yes             ; Megafunction                           ; d:/altera/13.1standard/quartus/libraries/megafunctions/lpm_counter.inc                   ;         ;
; alt_counter_stratix.inc                                    ; yes             ; Megafunction                           ; d:/altera/13.1standard/quartus/libraries/megafunctions/alt_counter_stratix.inc           ;         ;
; db/cntr_jgi.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/FPGAProgramm/tpcurrent/par/db/cntr_jgi.tdf                                            ;         ;
; db/cmpr_rgc.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/FPGAProgramm/tpcurrent/par/db/cmpr_rgc.tdf                                            ;         ;
; db/cntr_g9j.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/FPGAProgramm/tpcurrent/par/db/cntr_g9j.tdf                                            ;         ;
; db/cntr_egi.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/FPGAProgramm/tpcurrent/par/db/cntr_egi.tdf                                            ;         ;
; db/cntr_23j.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/FPGAProgramm/tpcurrent/par/db/cntr_23j.tdf                                            ;         ;
; db/cmpr_ngc.tdf                                            ; yes             ; Auto-Generated Megafunction            ; E:/FPGAProgramm/tpcurrent/par/db/cmpr_ngc.tdf                                            ;         ;
; sld_rom_sr.vhd                                             ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1standard/quartus/libraries/megafunctions/sld_rom_sr.vhd                    ;         ;
; sld_hub.vhd                                                ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1standard/quartus/libraries/megafunctions/sld_hub.vhd                       ;         ;
; sld_jtag_hub.vhd                                           ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1standard/quartus/libraries/megafunctions/sld_jtag_hub.vhd                  ;         ;
+------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 916                      ;
;                                             ;                          ;
; Total combinational functions               ; 525                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 180                      ;
;     -- 3 input functions                    ; 179                      ;
;     -- <=2 input functions                  ; 166                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 430                      ;
;     -- arithmetic mode                      ; 95                       ;
;                                             ;                          ;
; Total registers                             ; 722                      ;
;     -- Dedicated logic registers            ; 722                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 56                       ;
; Total memory bits                           ; 57344                    ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 440                      ;
; Total fan-out                               ; 4689                     ;
; Average fan-out                             ; 3.35                     ;
+---------------------------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                             ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |tpcurrent                                                                                              ; 525 (1)           ; 722 (0)      ; 57344       ; 0            ; 0       ; 0         ; 56   ; 0            ; |tpcurrent                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |AD7760:u_AD7760|                                                                                    ; 48 (48)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|AD7760:u_AD7760                                                                                                                                                                                                                                                                                                      ; work         ;
;    |pll_clk100:u_pll_clk10|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|pll_clk100:u_pll_clk10                                                                                                                                                                                                                                                                                               ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|pll_clk100:u_pll_clk10|altpll:altpll_component                                                                                                                                                                                                                                                                       ; work         ;
;          |pll_clk100_altpll:auto_generated|                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|pll_clk100:u_pll_clk10|altpll:altpll_component|pll_clk100_altpll:auto_generated                                                                                                                                                                                                                                      ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 122 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 121 (83)          ; 90 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 354 (1)           ; 611 (56)     ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 353 (0)           ; 555 (0)      ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 353 (87)          ; 555 (194)    ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 25 (0)            ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                               ; work         ;
;                   |mux_rsc:auto_generated|                                                              ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                          ; work         ;
;                |altsyncram_a124:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a124:auto_generated                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 86 (86)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 4 (1)             ; 92 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 0 (0)             ; 84 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 84 (84)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                            ; work         ;
;                |sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|                        ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity                                                                                                              ; work         ;
;                   |sld_ela_trigger_flow_sel_ht31:auto_generated|                                        ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_ht31:auto_generated                                                                 ; work         ;
;                      |sld_reserved_tpcurrent_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|                  ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_ht31:auto_generated|sld_reserved_tpcurrent_auto_signaltap_0_flow_mgr_c90c:mgl_prim1 ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 111 (9)           ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                               ; work         ;
;                   |cntr_jgi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                        ; work         ;
;                   |cntr_g9j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                              ; work         ;
;                   |cntr_egi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 28 (28)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 28           ; 2048         ; 28           ; 57344 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                 ; IP Include File                                                                          ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_ht31:auto_generated|sld_reserved_tpcurrent_auto_signaltap_0_flow_mgr_c90c:mgl_prim1 ; E:/FPGAProgramm/tpcurrent/par/db/sld_reserved_tpcurrent_auto_signaltap_0_flow_mgr_c90c.v ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |tpcurrent|pll_clk100:u_pll_clk10                                                                                                                                                                                                                                                                                               ; E:/FPGAProgramm/tpcurrent/par/ipcore/pll_clk100.v                                        ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tpcurrent|AD7760:u_AD7760|current_sta                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------+-----------------------+---------------------+-----------------------------------+-------------------------------+-----------------------------------+-------------------------------+-----------------------------------+-------------------------------+-----------------------------------+-------------------------------+---------------------+---------------------+--------------------+
; Name                              ; current_sta.WAIT_DRDY ; current_sta.COLLECT ; current_sta.WRITECONTROL2_VAL_END ; current_sta.WRITECONTROL2_VAL ; current_sta.WRITECONTROL2_ADR_END ; current_sta.WRITECONTROL2_ADR ; current_sta.WRITECONTROL1_VAL_END ; current_sta.WRITECONTROL1_VAL ; current_sta.WRITECONTROL1_ADR_END ; current_sta.WRITECONTROL1_ADR ; current_sta.WRESET2 ; current_sta.WRESET1 ; current_sta.STATE0 ;
+-----------------------------------+-----------------------+---------------------+-----------------------------------+-------------------------------+-----------------------------------+-------------------------------+-----------------------------------+-------------------------------+-----------------------------------+-------------------------------+---------------------+---------------------+--------------------+
; current_sta.STATE0                ; 0                     ; 0                   ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                   ; 0                   ; 0                  ;
; current_sta.WRESET1               ; 0                     ; 0                   ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                   ; 1                   ; 1                  ;
; current_sta.WRESET2               ; 0                     ; 0                   ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                                 ; 0                             ; 1                   ; 0                   ; 1                  ;
; current_sta.WRITECONTROL1_ADR     ; 0                     ; 0                   ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                                 ; 1                             ; 0                   ; 0                   ; 1                  ;
; current_sta.WRITECONTROL1_ADR_END ; 0                     ; 0                   ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                                 ; 0                             ; 1                                 ; 0                             ; 0                   ; 0                   ; 1                  ;
; current_sta.WRITECONTROL1_VAL     ; 0                     ; 0                   ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                                 ; 1                             ; 0                                 ; 0                             ; 0                   ; 0                   ; 1                  ;
; current_sta.WRITECONTROL1_VAL_END ; 0                     ; 0                   ; 0                                 ; 0                             ; 0                                 ; 0                             ; 1                                 ; 0                             ; 0                                 ; 0                             ; 0                   ; 0                   ; 1                  ;
; current_sta.WRITECONTROL2_ADR     ; 0                     ; 0                   ; 0                                 ; 0                             ; 0                                 ; 1                             ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                   ; 0                   ; 1                  ;
; current_sta.WRITECONTROL2_ADR_END ; 0                     ; 0                   ; 0                                 ; 0                             ; 1                                 ; 0                             ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                   ; 0                   ; 1                  ;
; current_sta.WRITECONTROL2_VAL     ; 0                     ; 0                   ; 0                                 ; 1                             ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                   ; 0                   ; 1                  ;
; current_sta.WRITECONTROL2_VAL_END ; 0                     ; 0                   ; 1                                 ; 0                             ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                   ; 0                   ; 1                  ;
; current_sta.COLLECT               ; 0                     ; 1                   ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                   ; 0                   ; 1                  ;
; current_sta.WAIT_DRDY             ; 1                     ; 0                   ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                   ; 0                   ; 1                  ;
+-----------------------------------+-----------------------+---------------------+-----------------------------------+-------------------------------+-----------------------------------+-------------------------------+-----------------------------------+-------------------------------+-----------------------------------+-------------------------------+---------------------+---------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                 ;
+----------------------------------------------------+---------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                   ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------------------------+------------------------+
; AD7760:u_AD7760|cs_n                               ; AD7760:u_AD7760|current_sta.WAIT_DRDY ; yes                    ;
; AD7760:u_AD7760|adcdata[0]                         ; AD7760:u_AD7760|WideOr17              ; yes                    ;
; AD7760:u_AD7760|adcdata[1]                         ; AD7760:u_AD7760|WideOr17              ; yes                    ;
; AD7760:u_AD7760|adcdata[5]                         ; AD7760:u_AD7760|WideOr17              ; yes                    ;
; AD7760:u_AD7760|r_n_w                              ; AD7760:u_AD7760|WideOr14              ; yes                    ;
; Number of user-specified and inferred latches = 5  ;                                       ;                        ;
+----------------------------------------------------+---------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AD7760:u_AD7760|current_sta~4                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                         ;
; AD7760:u_AD7760|current_sta~5                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                         ;
; AD7760:u_AD7760|current_sta~6                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                         ;
; AD7760:u_AD7760|current_sta~7                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                         ;
; Total Number of Removed Registers = 4                                                                                                                                                                                                                                                                                                           ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_ht31:auto_generated|sld_reserved_tpcurrent_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|post_fill_count_reg[0..10] ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_ht31:auto_generated|sld_reserved_tpcurrent_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|segment_trigger_reg[0]     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_ht31:auto_generated|sld_reserved_tpcurrent_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|use_post_fill_count_reg[0] ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                               ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10]                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                                                                                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                                                                                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                                                                                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                                                                                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                                                                                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                                                                                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                                                                                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                                                                                                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                                                                                                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                                                                                                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 39                                                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 722   ;
; Number of registers using Synchronous Clear  ; 49    ;
; Number of registers using Synchronous Load   ; 64    ;
; Number of registers using Asynchronous Clear ; 301   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 394   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 16                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |tpcurrent|AD7760:u_AD7760|time_cnt[0]                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |tpcurrent|AD7760:u_AD7760|rest_cnt[0]                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                     ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |tpcurrent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tpcurrent|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |tpcurrent|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |tpcurrent|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                               ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |tpcurrent|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                           ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |tpcurrent|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |tpcurrent|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_clk100:u_pll_clk10|altpll:altpll_component ;
+-------------------------------+------------------------------+------------------------------+
; Parameter Name                ; Value                        ; Type                         ;
+-------------------------------+------------------------------+------------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                      ;
; PLL_TYPE                      ; AUTO                         ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_clk100 ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                      ;
; LOCK_HIGH                     ; 1                            ; Untyped                      ;
; LOCK_LOW                      ; 1                            ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                      ;
; SKIP_VCO                      ; OFF                          ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                      ;
; BANDWIDTH                     ; 0                            ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                      ;
; DOWN_SPREAD                   ; 0                            ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                      ;
; CLK1_MULTIPLY_BY              ; 1                            ; Signed Integer               ;
; CLK0_MULTIPLY_BY              ; 2                            ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                      ;
; CLK1_DIVIDE_BY                ; 5                            ; Signed Integer               ;
; CLK0_DIVIDE_BY                ; 1                            ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK1_DUTY_CYCLE               ; 50                           ; Signed Integer               ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                      ;
; DPA_DIVIDER                   ; 0                            ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                      ;
; VCO_MIN                       ; 0                            ; Untyped                      ;
; VCO_MAX                       ; 0                            ; Untyped                      ;
; VCO_CENTER                    ; 0                            ; Untyped                      ;
; PFD_MIN                       ; 0                            ; Untyped                      ;
; PFD_MAX                       ; 0                            ; Untyped                      ;
; M_INITIAL                     ; 0                            ; Untyped                      ;
; M                             ; 0                            ; Untyped                      ;
; N                             ; 1                            ; Untyped                      ;
; M2                            ; 1                            ; Untyped                      ;
; N2                            ; 1                            ; Untyped                      ;
; SS                            ; 1                            ; Untyped                      ;
; C0_HIGH                       ; 0                            ; Untyped                      ;
; C1_HIGH                       ; 0                            ; Untyped                      ;
; C2_HIGH                       ; 0                            ; Untyped                      ;
; C3_HIGH                       ; 0                            ; Untyped                      ;
; C4_HIGH                       ; 0                            ; Untyped                      ;
; C5_HIGH                       ; 0                            ; Untyped                      ;
; C6_HIGH                       ; 0                            ; Untyped                      ;
; C7_HIGH                       ; 0                            ; Untyped                      ;
; C8_HIGH                       ; 0                            ; Untyped                      ;
; C9_HIGH                       ; 0                            ; Untyped                      ;
; C0_LOW                        ; 0                            ; Untyped                      ;
; C1_LOW                        ; 0                            ; Untyped                      ;
; C2_LOW                        ; 0                            ; Untyped                      ;
; C3_LOW                        ; 0                            ; Untyped                      ;
; C4_LOW                        ; 0                            ; Untyped                      ;
; C5_LOW                        ; 0                            ; Untyped                      ;
; C6_LOW                        ; 0                            ; Untyped                      ;
; C7_LOW                        ; 0                            ; Untyped                      ;
; C8_LOW                        ; 0                            ; Untyped                      ;
; C9_LOW                        ; 0                            ; Untyped                      ;
; C0_INITIAL                    ; 0                            ; Untyped                      ;
; C1_INITIAL                    ; 0                            ; Untyped                      ;
; C2_INITIAL                    ; 0                            ; Untyped                      ;
; C3_INITIAL                    ; 0                            ; Untyped                      ;
; C4_INITIAL                    ; 0                            ; Untyped                      ;
; C5_INITIAL                    ; 0                            ; Untyped                      ;
; C6_INITIAL                    ; 0                            ; Untyped                      ;
; C7_INITIAL                    ; 0                            ; Untyped                      ;
; C8_INITIAL                    ; 0                            ; Untyped                      ;
; C9_INITIAL                    ; 0                            ; Untyped                      ;
; C0_MODE                       ; BYPASS                       ; Untyped                      ;
; C1_MODE                       ; BYPASS                       ; Untyped                      ;
; C2_MODE                       ; BYPASS                       ; Untyped                      ;
; C3_MODE                       ; BYPASS                       ; Untyped                      ;
; C4_MODE                       ; BYPASS                       ; Untyped                      ;
; C5_MODE                       ; BYPASS                       ; Untyped                      ;
; C6_MODE                       ; BYPASS                       ; Untyped                      ;
; C7_MODE                       ; BYPASS                       ; Untyped                      ;
; C8_MODE                       ; BYPASS                       ; Untyped                      ;
; C9_MODE                       ; BYPASS                       ; Untyped                      ;
; C0_PH                         ; 0                            ; Untyped                      ;
; C1_PH                         ; 0                            ; Untyped                      ;
; C2_PH                         ; 0                            ; Untyped                      ;
; C3_PH                         ; 0                            ; Untyped                      ;
; C4_PH                         ; 0                            ; Untyped                      ;
; C5_PH                         ; 0                            ; Untyped                      ;
; C6_PH                         ; 0                            ; Untyped                      ;
; C7_PH                         ; 0                            ; Untyped                      ;
; C8_PH                         ; 0                            ; Untyped                      ;
; C9_PH                         ; 0                            ; Untyped                      ;
; L0_HIGH                       ; 1                            ; Untyped                      ;
; L1_HIGH                       ; 1                            ; Untyped                      ;
; G0_HIGH                       ; 1                            ; Untyped                      ;
; G1_HIGH                       ; 1                            ; Untyped                      ;
; G2_HIGH                       ; 1                            ; Untyped                      ;
; G3_HIGH                       ; 1                            ; Untyped                      ;
; E0_HIGH                       ; 1                            ; Untyped                      ;
; E1_HIGH                       ; 1                            ; Untyped                      ;
; E2_HIGH                       ; 1                            ; Untyped                      ;
; E3_HIGH                       ; 1                            ; Untyped                      ;
; L0_LOW                        ; 1                            ; Untyped                      ;
; L1_LOW                        ; 1                            ; Untyped                      ;
; G0_LOW                        ; 1                            ; Untyped                      ;
; G1_LOW                        ; 1                            ; Untyped                      ;
; G2_LOW                        ; 1                            ; Untyped                      ;
; G3_LOW                        ; 1                            ; Untyped                      ;
; E0_LOW                        ; 1                            ; Untyped                      ;
; E1_LOW                        ; 1                            ; Untyped                      ;
; E2_LOW                        ; 1                            ; Untyped                      ;
; E3_LOW                        ; 1                            ; Untyped                      ;
; L0_INITIAL                    ; 1                            ; Untyped                      ;
; L1_INITIAL                    ; 1                            ; Untyped                      ;
; G0_INITIAL                    ; 1                            ; Untyped                      ;
; G1_INITIAL                    ; 1                            ; Untyped                      ;
; G2_INITIAL                    ; 1                            ; Untyped                      ;
; G3_INITIAL                    ; 1                            ; Untyped                      ;
; E0_INITIAL                    ; 1                            ; Untyped                      ;
; E1_INITIAL                    ; 1                            ; Untyped                      ;
; E2_INITIAL                    ; 1                            ; Untyped                      ;
; E3_INITIAL                    ; 1                            ; Untyped                      ;
; L0_MODE                       ; BYPASS                       ; Untyped                      ;
; L1_MODE                       ; BYPASS                       ; Untyped                      ;
; G0_MODE                       ; BYPASS                       ; Untyped                      ;
; G1_MODE                       ; BYPASS                       ; Untyped                      ;
; G2_MODE                       ; BYPASS                       ; Untyped                      ;
; G3_MODE                       ; BYPASS                       ; Untyped                      ;
; E0_MODE                       ; BYPASS                       ; Untyped                      ;
; E1_MODE                       ; BYPASS                       ; Untyped                      ;
; E2_MODE                       ; BYPASS                       ; Untyped                      ;
; E3_MODE                       ; BYPASS                       ; Untyped                      ;
; L0_PH                         ; 0                            ; Untyped                      ;
; L1_PH                         ; 0                            ; Untyped                      ;
; G0_PH                         ; 0                            ; Untyped                      ;
; G1_PH                         ; 0                            ; Untyped                      ;
; G2_PH                         ; 0                            ; Untyped                      ;
; G3_PH                         ; 0                            ; Untyped                      ;
; E0_PH                         ; 0                            ; Untyped                      ;
; E1_PH                         ; 0                            ; Untyped                      ;
; E2_PH                         ; 0                            ; Untyped                      ;
; E3_PH                         ; 0                            ; Untyped                      ;
; M_PH                          ; 0                            ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; CLK0_COUNTER                  ; G0                           ; Untyped                      ;
; CLK1_COUNTER                  ; G0                           ; Untyped                      ;
; CLK2_COUNTER                  ; G0                           ; Untyped                      ;
; CLK3_COUNTER                  ; G0                           ; Untyped                      ;
; CLK4_COUNTER                  ; G0                           ; Untyped                      ;
; CLK5_COUNTER                  ; G0                           ; Untyped                      ;
; CLK6_COUNTER                  ; E0                           ; Untyped                      ;
; CLK7_COUNTER                  ; E1                           ; Untyped                      ;
; CLK8_COUNTER                  ; E2                           ; Untyped                      ;
; CLK9_COUNTER                  ; E3                           ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                      ;
; M_TIME_DELAY                  ; 0                            ; Untyped                      ;
; N_TIME_DELAY                  ; 0                            ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                      ;
; VCO_POST_SCALE                ; 0                            ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                      ;
; PORT_CLK1                     ; PORT_USED                    ; Untyped                      ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                      ;
; PORT_ARESET                   ; PORT_USED                    ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_LOCKED                   ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                      ;
; CBXI_PARAMETER                ; pll_clk100_altpll            ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                      ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                      ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE               ;
+-------------------------------+------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AD7760:u_AD7760 ;
+-----------------------+------------------+-------------------+
; Parameter Name        ; Value            ; Type              ;
+-----------------------+------------------+-------------------+
; CONTROL1_MOD_VALE     ; 0000000000000000 ; Unsigned Binary   ;
; CONTROL2_MOD_VALE     ; 0000000000100010 ; Unsigned Binary   ;
; CONTROL1_ADDRESS      ; 0000000000000001 ; Unsigned Binary   ;
; CONTROL2_ADDRESS      ; 0000000000000010 ; Unsigned Binary   ;
; MCLKFREQUENT          ; 10000000         ; Signed Integer    ;
; STATE0                ; 0000             ; Unsigned Binary   ;
; WRESET1               ; 0001             ; Unsigned Binary   ;
; WRESET2               ; 0010             ; Unsigned Binary   ;
; WRITECONTROL1_ADR     ; 0011             ; Unsigned Binary   ;
; WRITECONTROL1_ADR_END ; 0100             ; Unsigned Binary   ;
; WRITECONTROL1_VAL     ; 0101             ; Unsigned Binary   ;
; WRITECONTROL1_VAL_END ; 0110             ; Unsigned Binary   ;
; WRITECONTROL2_ADR     ; 0111             ; Unsigned Binary   ;
; WRITECONTROL2_ADR_END ; 1000             ; Unsigned Binary   ;
; WRITECONTROL2_VAL     ; 1001             ; Unsigned Binary   ;
; WRITECONTROL2_VAL_END ; 1010             ; Unsigned Binary   ;
; WAIT_SIX_MCLK         ; 1011             ; Unsigned Binary   ;
; COLLECT               ; 1100             ; Unsigned Binary   ;
; WAIT_DRDY             ; 1101             ; Unsigned Binary   ;
+-----------------------+------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                        ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                               ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                       ; String         ;
; sld_node_info                                   ; 805334528                                                                                           ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                   ; Signed Integer ;
; sld_data_bits                                   ; 28                                                                                                  ; Untyped        ;
; sld_trigger_bits                                ; 28                                                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                  ; Signed Integer ;
; sld_node_crc_hiword                             ; 57647                                                                                               ; Untyped        ;
; sld_node_crc_loword                             ; 50702                                                                                               ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                   ; Signed Integer ;
; sld_sample_depth                                ; 2048                                                                                                ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                ; Untyped        ;
; sld_state_bits                                  ; 2                                                                                                   ; Untyped        ;
; sld_buffer_full_stop                            ; 0                                                                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                ; String         ;
; sld_inversion_mask_length                       ; 99                                                                                                  ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                   ; Untyped        ;
; sld_state_flow_mgr_entity                       ; sld_reserved_tpcurrent_auto_signaltap_0_flow_mgr_c90c                                               ; Untyped        ;
; sld_state_flow_use_generated                    ; 1                                                                                                   ; Untyped        ;
; sld_current_resource_width                      ; 0                                                                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                   ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                   ;
+-------------------------------+------------------------------------------------+
; Name                          ; Value                                          ;
+-------------------------------+------------------------------------------------+
; Number of entity instances    ; 1                                              ;
; Entity Instance               ; pll_clk100:u_pll_clk10|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
+-------------------------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AD7760:u_AD7760"                                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; wrreq ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_clk100:u_pll_clk10"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 28                  ; 28               ; 2048         ; 1        ; continuous             ; state-based          ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
; Top                            ; 00:00:00     ;
+--------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                       ;
+-------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------+---------+
; Name                                ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                   ; Details ;
+-------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------+---------+
; AD7760:u_AD7760|command             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; command                             ; N/A     ;
; AD7760:u_AD7760|command             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; command                             ; N/A     ;
; AD7760:u_AD7760|current_sta.COLLECT ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AD7760:u_AD7760|current_sta.COLLECT ; N/A     ;
; AD7760:u_AD7760|current_sta.COLLECT ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AD7760:u_AD7760|current_sta.COLLECT ; N/A     ;
; AD7760:u_AD7760|rest_cnt[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AD7760:u_AD7760|rest_cnt[0]         ; N/A     ;
; AD7760:u_AD7760|rest_cnt[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AD7760:u_AD7760|rest_cnt[0]         ; N/A     ;
; AD7760:u_AD7760|rest_cnt[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AD7760:u_AD7760|rest_cnt[1]         ; N/A     ;
; AD7760:u_AD7760|rest_cnt[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AD7760:u_AD7760|rest_cnt[1]         ; N/A     ;
; AD7760:u_AD7760|time_cnt[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AD7760:u_AD7760|time_cnt[0]         ; N/A     ;
; AD7760:u_AD7760|time_cnt[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AD7760:u_AD7760|time_cnt[0]         ; N/A     ;
; AD7760:u_AD7760|time_cnt[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AD7760:u_AD7760|time_cnt[1]         ; N/A     ;
; AD7760:u_AD7760|time_cnt[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AD7760:u_AD7760|time_cnt[1]         ; N/A     ;
; AD7760:u_AD7760|time_cnt[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AD7760:u_AD7760|time_cnt[2]         ; N/A     ;
; AD7760:u_AD7760|time_cnt[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AD7760:u_AD7760|time_cnt[2]         ; N/A     ;
; AD7760:u_AD7760|time_cnt[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AD7760:u_AD7760|time_cnt[3]         ; N/A     ;
; AD7760:u_AD7760|time_cnt[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AD7760:u_AD7760|time_cnt[3]         ; N/A     ;
; AD7760:u_AD7760|time_cnt[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AD7760:u_AD7760|time_cnt[4]         ; N/A     ;
; AD7760:u_AD7760|time_cnt[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AD7760:u_AD7760|time_cnt[4]         ; N/A     ;
; adcdata[0]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AD7760:u_AD7760|adcdata[0]          ; N/A     ;
; adcdata[0]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AD7760:u_AD7760|adcdata[0]          ; N/A     ;
; adcdata[10]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                ; N/A     ;
; adcdata[10]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                ; N/A     ;
; adcdata[11]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                ; N/A     ;
; adcdata[11]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                ; N/A     ;
; adcdata[12]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                ; N/A     ;
; adcdata[12]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                ; N/A     ;
; adcdata[13]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                ; N/A     ;
; adcdata[13]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                ; N/A     ;
; adcdata[14]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                ; N/A     ;
; adcdata[14]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                ; N/A     ;
; adcdata[15]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                ; N/A     ;
; adcdata[15]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                ; N/A     ;
; adcdata[1]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AD7760:u_AD7760|adcdata[1]          ; N/A     ;
; adcdata[1]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AD7760:u_AD7760|adcdata[1]          ; N/A     ;
; adcdata[2]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                ; N/A     ;
; adcdata[2]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                ; N/A     ;
; adcdata[3]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                ; N/A     ;
; adcdata[3]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                ; N/A     ;
; adcdata[4]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                ; N/A     ;
; adcdata[4]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                ; N/A     ;
; adcdata[5]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AD7760:u_AD7760|adcdata[5]          ; N/A     ;
; adcdata[5]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AD7760:u_AD7760|adcdata[5]          ; N/A     ;
; adcdata[6]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                ; N/A     ;
; adcdata[6]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                ; N/A     ;
; adcdata[7]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                ; N/A     ;
; adcdata[7]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                ; N/A     ;
; adcdata[8]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                ; N/A     ;
; adcdata[8]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                ; N/A     ;
; adcdata[9]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                ; N/A     ;
; adcdata[9]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                ; N/A     ;
; cs_n                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AD7760:u_AD7760|cs_n                ; N/A     ;
; cs_n                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AD7760:u_AD7760|cs_n                ; N/A     ;
; drdy_n                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drdy_n                              ; N/A     ;
; drdy_n                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; drdy_n                              ; N/A     ;
; r_n_w                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AD7760:u_AD7760|r_n_w               ; N/A     ;
; r_n_w                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AD7760:u_AD7760|r_n_w               ; N/A     ;
; sys_clk50                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sys_clk50                           ; N/A     ;
+-------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Jan 31 01:50:08 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tpcurrent -c tpcurrent
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/pll_clk100.v
    Info (12023): Found entity 1: pll_clk100
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/fifo.v
    Info (12023): Found entity 1: fifo
Warning (12019): Can't analyze file -- file ../rtl/uart_rev_fpga.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaprogramm/tpcurrent/rtl/tpcurrent.v
    Info (12023): Found entity 1: tpcurrent
Warning (10885): Verilog HDL Attribute warning at AD7760.v(51): synthesis attribute "noprune" with value "1" has no object and is ignored
Warning (10885): Verilog HDL Attribute warning at AD7760.v(52): synthesis attribute "noprune" with value "1" has no object and is ignored
Warning (10885): Verilog HDL Attribute warning at AD7760.v(53): synthesis attribute "noprune" with value "1" has no object and is ignored
Warning (10885): Verilog HDL Attribute warning at AD7760.v(54): synthesis attribute "noprune" with value "1" has no object and is ignored
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaprogramm/tpcurrent/rtl/ad7760.v
    Info (12023): Found entity 1: AD7760
Info (12127): Elaborating entity "tpcurrent" for the top level hierarchy
Warning (10034): Output port "o_fifo" at tpcurrent.v(12) has no driver
Warning (10034): Output port "dac_data" at tpcurrent.v(15) has no driver
Warning (10034): Output port "tx_data" at tpcurrent.v(11) has no driver
Info (12128): Elaborating entity "pll_clk100" for hierarchy "pll_clk100:u_pll_clk10"
Info (12128): Elaborating entity "altpll" for hierarchy "pll_clk100:u_pll_clk10|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll_clk100:u_pll_clk10|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll_clk100:u_pll_clk10|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_clk100"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_clk100_altpll.v
    Info (12023): Found entity 1: pll_clk100_altpll
Info (12128): Elaborating entity "pll_clk100_altpll" for hierarchy "pll_clk100:u_pll_clk10|altpll:altpll_component|pll_clk100_altpll:auto_generated"
Info (12128): Elaborating entity "AD7760" for hierarchy "AD7760:u_AD7760"
Warning (10036): Verilog HDL or VHDL warning at AD7760.v(58): object "ready_data_flg" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at AD7760.v(76): truncated value with size 2 to match size of target (1)
Warning (10240): Verilog HDL Always Construct warning at AD7760.v(228): inferring latch(es) for variable "o_rest_n", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at AD7760.v(228): inferring latch(es) for variable "cs_n", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at AD7760.v(228): inferring latch(es) for variable "r_n_w", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at AD7760.v(228): inferring latch(es) for variable "adcdata", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at AD7760.v(228): inferring latch(es) for variable "wrreq", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "wrreq" at AD7760.v(228)
Info (10041): Inferred latch for "adcdata[0]" at AD7760.v(228)
Info (10041): Inferred latch for "adcdata[1]" at AD7760.v(228)
Info (10041): Inferred latch for "adcdata[2]" at AD7760.v(228)
Info (10041): Inferred latch for "adcdata[3]" at AD7760.v(228)
Info (10041): Inferred latch for "adcdata[4]" at AD7760.v(228)
Info (10041): Inferred latch for "adcdata[5]" at AD7760.v(228)
Info (10041): Inferred latch for "adcdata[6]" at AD7760.v(228)
Info (10041): Inferred latch for "adcdata[7]" at AD7760.v(228)
Info (10041): Inferred latch for "adcdata[8]" at AD7760.v(228)
Info (10041): Inferred latch for "adcdata[9]" at AD7760.v(228)
Info (10041): Inferred latch for "adcdata[10]" at AD7760.v(228)
Info (10041): Inferred latch for "adcdata[11]" at AD7760.v(228)
Info (10041): Inferred latch for "adcdata[12]" at AD7760.v(228)
Info (10041): Inferred latch for "adcdata[13]" at AD7760.v(228)
Info (10041): Inferred latch for "adcdata[14]" at AD7760.v(228)
Info (10041): Inferred latch for "adcdata[15]" at AD7760.v(228)
Info (10041): Inferred latch for "r_n_w" at AD7760.v(228)
Info (10041): Inferred latch for "cs_n" at AD7760.v(228)
Info (10041): Inferred latch for "o_rest_n" at AD7760.v(228)
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_ht31.tdf
    Info (12023): Found entity 1: sld_ela_trigger_flow_sel_ht31
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_tpcurrent_auto_signaltap_0_flow_mgr_c90c.v
    Info (12023): Found entity 1: sld_reserved_tpcurrent_auto_signaltap_0_flow_mgr_c90c
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a124.tdf
    Info (12023): Found entity 1: altsyncram_a124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf
    Info (12023): Found entity 1: cntr_jgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "drdy_n" has no driver
Warning (13012): Latch AD7760:u_AD7760|adcdata[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AD7760:u_AD7760|current_sta.WRITECONTROL1_ADR
Warning (13012): Latch AD7760:u_AD7760|adcdata[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AD7760:u_AD7760|current_sta.WRITECONTROL2_ADR
Warning (13012): Latch AD7760:u_AD7760|adcdata[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AD7760:u_AD7760|current_sta.WRITECONTROL2_VAL
Warning (13012): Latch AD7760:u_AD7760|r_n_w has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AD7760:u_AD7760|current_sta.COLLECT
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "adcdata[2]" is stuck at GND
    Warning (13410): Pin "adcdata[3]" is stuck at GND
    Warning (13410): Pin "adcdata[4]" is stuck at GND
    Warning (13410): Pin "adcdata[6]" is stuck at GND
    Warning (13410): Pin "adcdata[7]" is stuck at GND
    Warning (13410): Pin "adcdata[8]" is stuck at GND
    Warning (13410): Pin "adcdata[9]" is stuck at GND
    Warning (13410): Pin "adcdata[10]" is stuck at GND
    Warning (13410): Pin "adcdata[11]" is stuck at GND
    Warning (13410): Pin "adcdata[12]" is stuck at GND
    Warning (13410): Pin "adcdata[13]" is stuck at GND
    Warning (13410): Pin "adcdata[14]" is stuck at GND
    Warning (13410): Pin "adcdata[15]" is stuck at GND
    Warning (13410): Pin "rest_n" is stuck at VCC
    Warning (13410): Pin "tx_data" is stuck at GND
    Warning (13410): Pin "o_fifo[0]" is stuck at GND
    Warning (13410): Pin "o_fifo[1]" is stuck at GND
    Warning (13410): Pin "o_fifo[2]" is stuck at GND
    Warning (13410): Pin "o_fifo[3]" is stuck at GND
    Warning (13410): Pin "o_fifo[4]" is stuck at GND
    Warning (13410): Pin "o_fifo[5]" is stuck at GND
    Warning (13410): Pin "o_fifo[6]" is stuck at GND
    Warning (13410): Pin "o_fifo[7]" is stuck at GND
    Warning (13410): Pin "o_fifo[8]" is stuck at GND
    Warning (13410): Pin "o_fifo[9]" is stuck at GND
    Warning (13410): Pin "o_fifo[10]" is stuck at GND
    Warning (13410): Pin "o_fifo[11]" is stuck at GND
    Warning (13410): Pin "o_fifo[12]" is stuck at GND
    Warning (13410): Pin "o_fifo[13]" is stuck at GND
    Warning (13410): Pin "o_fifo[14]" is stuck at GND
    Warning (13410): Pin "o_fifo[15]" is stuck at GND
    Warning (13410): Pin "dac_data[0]" is stuck at GND
    Warning (13410): Pin "dac_data[1]" is stuck at GND
    Warning (13410): Pin "dac_data[2]" is stuck at GND
    Warning (13410): Pin "dac_data[3]" is stuck at GND
    Warning (13410): Pin "dac_data[4]" is stuck at GND
    Warning (13410): Pin "dac_data[5]" is stuck at GND
    Warning (13410): Pin "dac_data[6]" is stuck at GND
    Warning (13410): Pin "dac_data[7]" is stuck at GND
    Warning (13410): Pin "dac_data[8]" is stuck at GND
    Warning (13410): Pin "dac_data[9]" is stuck at GND
    Warning (13410): Pin "dac_data[10]" is stuck at GND
    Warning (13410): Pin "dac_data[11]" is stuck at GND
    Warning (13410): Pin "dac_data[12]" is stuck at GND
    Warning (13410): Pin "dac_data[13]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (18057): The assignment to disallow NOT gate push-back on register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff" is ignored
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 57 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "pll_clk100:u_pll_clk10|altpll:altpll_component|pll_clk100_altpll:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected
Warning (15899): PLL "pll_clk100:u_pll_clk10|altpll:altpll_component|pll_clk100_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rx_data"
Info (21057): Implemented 1030 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 52 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 940 logic cells
    Info (21064): Implemented 28 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 78 warnings
    Info: Peak virtual memory: 4743 megabytes
    Info: Processing ended: Fri Jan 31 01:50:16 2020
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07


