#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: C:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: DESKTOP-FLDUJ87
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Wed Aug 20 05:34:57 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/led_display.pds'.
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v(line number: 19)] Analyzing module hc595_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_seg_ctrl.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_seg_ctrl.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_seg_ctrl.v(line number: 1)] Analyzing module led_display_seg_ctrl (library work)
W: Verilog-2006: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_seg_ctrl.v(line number: 16)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_seg_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_top.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_top.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_top.v(line number: 1)] Analyzing module led_diaplay_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_top.v successfully.
I: Module "led_diaplay_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.604s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_top.v(line number: 1)] Elaborating module led_diaplay_top
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_top.v(line number: 10)] Elaborating instance hc595_ctrl_inst
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v(line number: 19)] Elaborating module hc595_ctrl
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_top.v(line number: 22)] Elaborating instance led_display_seg_ctrl_inst
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_seg_ctrl.v(line number: 1)] Elaborating module led_display_seg_ctrl
I: Module instance {led_diaplay_top/led_display_seg_ctrl_inst} parameter value:
    NUM = 32'b00000000000000000000000000100000
    MODE = 32'b00000000000000000000000000000000
    CNT_100Hz = 32'b00000000000000000010000011110101
Executing : rtl-elaborate successfully. Time elapsed: 0.189s wall, 0.141s user + 0.031s system = 0.172s CPU (91.1%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.407s wall, 0.344s user + 0.016s system = 0.359s CPU (88.3%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v(line number: 46)] Removed register node hc595_ctrl_inst/data[13] that is stuck at constant 1.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v(line number: 46)] Removed register node hc595_ctrl_inst/data[14] that is stuck at constant 1.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v(line number: 46)] Removed register node hc595_ctrl_inst/data[15] that is stuck at constant 1.
Executing : rtl-infer successfully. Time elapsed: 2.301s wall, 2.234s user + 0.031s system = 2.266s CPU (98.4%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.075s wall, 0.062s user + 0.000s system = 0.062s CPU (83.5%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.465s wall, 0.469s user + 0.000s system = 0.469s CPU (100.8%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.025s wall, 0.031s user + 0.000s system = 0.031s CPU (125.4%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N54_0 (bmsREDOR).
I: Constant propagation done on N54_1 (bmsREDOR).
I: Constant propagation done on N54_2 (bmsREDOR).
I: Constant propagation done on N54_3 (bmsREDOR).
I: Constant propagation done on N54_4 (bmsREDOR).
I: Constant propagation done on N54_5 (bmsREDOR).
I: Constant propagation done on N54_6 (bmsREDOR).
I: Constant propagation done on N54_7 (bmsREDOR).
I: Constant propagation done on N60_0 (bmsREDOR).
I: Constant propagation done on N60_1 (bmsREDOR).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 1.142s wall, 1.109s user + 0.000s system = 1.109s CPU (97.1%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:9s
Action compile: CPU time elapsed is 0h:0m:5s
Action compile: Process CPU time elapsed is 0h:0m:5s
Current time: Wed Aug 20 05:35:05 2025
Action compile: Peak memory pool usage is 174 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:9s
Action from compile to compile: Total CPU time elapsed is 0h:0m:5s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:5s
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/led_display.pds'.
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.

C: SDC-2025: Clock source 'n:clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name led_diaplay_top|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name led_diaplay_top|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group led_diaplay_top|clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group led_diaplay_top|clk successfully.
Start pre-mapping.
I: Constant propagation done on hc595_ctrl_inst/N87 (bmsWIDEINV).
I: Constant propagation done on hc595_ctrl_inst/N88 (bmsWIDEINV).
I: Constant propagation done on hc595_ctrl_inst/N89 (bmsWIDEINV).
I: Constant propagation done on hc595_ctrl_inst/N90 (bmsWIDEINV).
I: Constant propagation done on hc595_ctrl_inst/N91 (bmsWIDEINV).
I: Constant propagation done on hc595_ctrl_inst/N92 (bmsWIDEINV).
I: Constant propagation done on hc595_ctrl_inst/N93 (bmsWIDEINV).
I: Constant propagation done on hc595_ctrl_inst/N94 (bmsWIDEINV).
I: Constant propagation done on hc595_ctrl_inst/N95 (bmsWIDEINV).
I: Constant propagation done on hc595_ctrl_inst/N96 (bmsWIDEINV).
I: Removed bmsDECODER inst ND6 that is redundant to ND5
I: Removed bmsPMUX inst N40_1 that is redundant to N34_1
Executing : pre-mapping successfully. Time elapsed: 0.248s wall, 0.141s user + 0.047s system = 0.188s CPU (75.5%)

Start mod-gen.
W: Removed bmsWIDEDFFCPE inst led_display_seg_ctrl_inst/seg[7] that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst hc595_ctrl_inst/data[7] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst led_display_seg_ctrl_inst/cnt[31:0] at 14 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.206s wall, 0.188s user + 0.000s system = 0.188s CPU (90.9%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.054s wall, 0.047s user + 0.016s system = 0.062s CPU (116.8%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_seg_ctrl_inst/cnt[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v(line number:46)] register hc595_ctrl_inst/data[0] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v(line number:46)] register hc595_ctrl_inst/data[1] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v(line number:46)] register hc595_ctrl_inst/data[2] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v(line number:46)] register hc595_ctrl_inst/data[3] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v(line number:46)] register hc595_ctrl_inst/data[4] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v(line number:46)] register hc595_ctrl_inst/data[5] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v(line number:46)] register hc595_ctrl_inst/data[6] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v(line number:46)] register hc595_ctrl_inst/data[8] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v(line number:46)] register hc595_ctrl_inst/data[9] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v(line number:46)] register hc595_ctrl_inst/data[10] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v(line number:46)] register hc595_ctrl_inst/data[11] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v(line number:46)] register hc595_ctrl_inst/data[12] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_seg_ctrl.v(line number:97)] register led_display_seg_ctrl_inst/seg[1] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_seg_ctrl.v(line number:97)] register led_display_seg_ctrl_inst/seg[2] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_seg_ctrl.v(line number:97)] register led_display_seg_ctrl_inst/seg[0] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_seg_ctrl.v(line number:97)] register led_display_seg_ctrl_inst/seg[6] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_seg_ctrl.v(line number:97)] register led_display_seg_ctrl_inst/seg[3] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_seg_ctrl.v(line number:97)] register led_display_seg_ctrl_inst/seg[4] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
C: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_seg_ctrl.v(line number:97)] register led_display_seg_ctrl_inst/seg[5] has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.126s wall, 0.094s user + 0.031s system = 0.125s CPU (99.3%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.021s wall, 0.016s user + 0.000s system = 0.016s CPU (75.8%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                    20 uses
GTP_DFF_CE                   48 uses
GTP_DLATCH_C                 19 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      1 use
GTP_LUT2                     13 uses
GTP_LUT3                     13 uses
GTP_LUT4                     16 uses
GTP_LUT5                     12 uses
GTP_LUT6                     26 uses
GTP_LUT6CARRY                13 uses
GTP_LUT6D                     6 uses
GTP_MUX2LUT7                  2 uses

I/O ports: 5
GTP_INBUF                   2 uses
GTP_OUTBUF                  3 uses

Mapping Summary:
Total LUTs: 100 of 66600 (0.15%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 100
Total Registers: 68 of 133200 (0.05%)
Total Latches: 19

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 5 of 300 (1.67%)


Overview of Control Sets:

Number of unique control sets : 61

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 58       | 0                 58
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 2        | 0                 2
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 20
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                20
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                48
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             19
  YES            NO              0
  YES            YES             0
************************************************

Design 'led_diaplay_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to led_diaplay_top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp_1/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp_2/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp_3/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp_4/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp_5/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp_6/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp_7/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp_8/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp_9/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp_10/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp_11/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_seg_ctrl_inst/seg_cp/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_seg_ctrl_inst/seg_cp_1/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_seg_ctrl_inst/seg_cp_2/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_seg_ctrl_inst/seg_cp_3/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_seg_ctrl_inst/seg_cp_4/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_seg_ctrl_inst/seg_cp_5/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_seg_ctrl_inst/seg_cp_6/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'rck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ser' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rstn' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:10s
Action synthesize: CPU time elapsed is 0h:0m:7s
Action synthesize: Process CPU time elapsed is 0h:0m:7s
Current time: Wed Aug 20 05:35:14 2025
Action synthesize: Peak memory pool usage is 334 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:19s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:12s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:12s
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/led_display.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Flattening design 'led_diaplay_top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance hc595_ctrl_inst/cnt_4[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: led_display_seg_ctrl_inst/N6_1_1/gateop, insts:13.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 240           | 0                  
| FF                    | 87       | 133200        | 1                  
| LUT                   | 100      | 66600         | 1                  
| Distributed RAM       | 0        | 19900         | 0                  
| DRM                   | 0        | 155           | 0                  
| IO                    | 5        | 300           | 2                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 24            | 0                  
| HSSTLP                | 0        | 2             | 0                  
| GPLL                  | 0        | 6             | 0                  
| PPLL                  | 0        | 6             | 0                  
| DDRPHY_CPD            | 0        | 12            | 0                  
| HCKB                  | 0        | 96            | 0                  
| IOCKB                 | 0        | 24            | 0                  
| MRCKB                 | 0        | 12            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 6             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 48            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.00 sec.

Design 'led_diaplay_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/device_map/led_diaplay_top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:11s
Action dev_map: CPU time elapsed is 0h:0m:8s
Action dev_map: Process CPU time elapsed is 0h:0m:8s
Current time: Wed Aug 20 05:35:24 2025
Action dev_map: Peak memory pool usage is 322 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:30s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:20s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:20s
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/led_display.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {rck} LOC=V14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {rck} LOC=V14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {sck} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {sck} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {ser} LOC=W21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {ser} LOC=W21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.36 sec
Worst slack after clock region global placement is 998175
Wirelength after clock region global placement is 701 and checksum is 1912591EB7BA13E7.
1st GP placement takes 2.42 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_215_624.
Clock placement takes 0.08 sec.

Wirelength after Pre Global Placement is 701 and checksum is 1912591EB7BA13E7.
Pre global placement takes 3.05 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_ibuf/opit_1 on IOLHR_16_1080.
Placed fixed group with base inst rck_obuf/opit_1 on IOLHR_16_18.
Placed fixed group with base inst rstn_ibuf/opit_1 on IOLHR_16_990.
Placed fixed group with base inst sck_obuf/opit_1 on IOLHR_16_24.
Placed fixed group with base inst ser_obuf/opit_1 on IOLHR_16_132.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_215_624.
Placed fixed instance BKCL_auto_0 on BKCL_1_952.
Placed fixed instance BKCL_auto_1 on BKCL_1_34.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 994235.
	2 iterations finished.
	Final slack 995369.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 998169
2nd GP placement takes 0.25 sec.

Wirelength after global placement is 720 and checksum is 12CE6665BB032365.
Global placement takes 0.25 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 58 LUT6 in collection, pack success:12
Packing LUT6D takes 0.02 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 747 and checksum is A563DEAE53B4B795.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 994235.
	2 iterations finished.
	Final slack 995266.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 998283
3rd GP placement takes 0.25 sec.

Wirelength after post global placement is 707 and checksum is B977E77AAE3DCA4E.
Packing LUT6D started.
I: LUT6D pack result: There are 34 LUT6 in collection, pack success:0
Packing LUT6D takes 0.00 sec.
Post global placement takes 0.27 sec.

Phase 4 Legalization started.
The average distance in LP is 0.978723.
Wirelength after legalization is 1116 and checksum is F24E9BCBFBF8BB27.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997513.
Replication placement takes 0.09 sec.

Wirelength after replication placement is 1116 and checksum is F24E9BCBFBF8BB27.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 997513, TNS before detailed placement is 0. 
Worst slack after detailed placement is 997513, TNS after detailed placement is 0. 
Swapping placement takes 0.00 sec.

Wirelength after detailed placement is 1116 and checksum is F24E9BCBFBF8BB27.
Timing-driven detailed placement takes 0.09 sec.

Worst slack is 997513, TNS after placement is 0.
Placement done.
Total placement takes 3.70 sec.
Finished placement.

Routing started.
Building routing graph takes 3.53 sec.
Worst slack is 997513, TNS before global route is 0.
Processing design graph takes 0.80 sec.
Total memory for routing:
	215.956302 M.
Total nets for routing : 219.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 4 processed 4 nets, it takes 0.02 sec.
Global routing takes 0.09 sec.
Total 226 subnets.
    forward max bucket size 107 , backward 17.
        Unrouted nets 111 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.031250 sec.
    forward max bucket size 33 , backward 16.
        Unrouted nets 91 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.015625 sec.
    forward max bucket size 36 , backward 19.
        Unrouted nets 57 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.015625 sec.
    forward max bucket size 37 , backward 21.
        Unrouted nets 50 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 40 , backward 21.
        Unrouted nets 28 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 36 , backward 21.
        Unrouted nets 21 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 39 , backward 22.
        Unrouted nets 17 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 25 , backward 15.
        Unrouted nets 8 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 21.
        Unrouted nets 5 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 20.
        Unrouted nets 7 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 30 , backward 18.
        Unrouted nets 2 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 6.
        Unrouted nets 0 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
Detailed routing takes 11 iterations
I: Design net hc595_ctrl_inst/N134 is routed by general path.
C: Route-2036: The clock path from hc595_ctrl_inst/N134_inv/gateop:L6 to hc595_ctrl_inst/data_cp/opit_0:CLK is routed by SRB.
I: Design net hc595_ctrl_inst/N167 is routed by general path.
C: Route-2036: The clock path from hc595_ctrl_inst/N167/gateop:L6 to hc595_ctrl_inst/data_cp_10/opit_0:CLK is routed by SRB.
I: Design net hc595_ctrl_inst/N146 is routed by general path.
C: Route-2036: The clock path from hc595_ctrl_inst/N146_inv/gateop:L6 to hc595_ctrl_inst/data_cp_4/opit_0:CLK is routed by SRB.
I: Design net hc595_ctrl_inst/N158 is routed by general path.
C: Route-2036: The clock path from hc595_ctrl_inst/N158/gateop:L6 to hc595_ctrl_inst/data_cp_7/opit_0:CLK is routed by SRB.
I: Design net led_display_seg_ctrl_inst/N14558 is routed by general path.
C: Route-2036: The clock path from led_display_seg_ctrl_inst/N14558/LUT6_inst:L6 to led_display_seg_ctrl_inst/seg_cp_6/opit_0:CLK is routed by SRB.
I: Design net led_display_seg_ctrl_inst/N14549 is routed by general path.
C: Route-2036: The clock path from led_display_seg_ctrl_inst/N14549_inv/LUT6_inst:L6 to led_display_seg_ctrl_inst/seg_cp_1/opit_0:CLK is routed by SRB.
I: Design net led_display_seg_ctrl_inst/N14543 is routed by general path.
C: Route-2036: The clock path from led_display_seg_ctrl_inst/N14543/LUT6_inst:L6 to led_display_seg_ctrl_inst/seg_cp_2/opit_0:CLK is routed by SRB.
I: Design net led_display_seg_ctrl_inst/N14546 is routed by general path.
C: Route-2036: The clock path from led_display_seg_ctrl_inst/N14546/LUT6_inst:L6 to led_display_seg_ctrl_inst/seg_cp/opit_0:CLK is routed by SRB.
I: Design net led_display_seg_ctrl_inst/N14552 is routed by general path.
C: Route-2036: The clock path from led_display_seg_ctrl_inst/N14552/LUT6_inst:L6 to led_display_seg_ctrl_inst/seg_cp_4/opit_0:CLK is routed by SRB.
I: Design net hc595_ctrl_inst/N170 is routed by general path.
C: Route-2036: The clock path from hc595_ctrl_inst/N170/gateop:L6 to hc595_ctrl_inst/data_cp_11/opit_0:CLK is routed by SRB.
I: Design net hc595_ctrl_inst/N149 is routed by general path.
C: Route-2036: The clock path from hc595_ctrl_inst/N149_inv/gateop:L6 to hc595_ctrl_inst/data_cp_5/opit_0:CLK is routed by SRB.
I: Design net hc595_ctrl_inst/N161 is routed by general path.
C: Route-2036: The clock path from hc595_ctrl_inst/N161/gateop:L6 to hc595_ctrl_inst/data_cp_8/opit_0:CLK is routed by SRB.
I: Design net hc595_ctrl_inst/N137 is routed by general path.
C: Route-2036: The clock path from hc595_ctrl_inst/N137_inv/gateop:L6 to hc595_ctrl_inst/data_cp_1/opit_0:CLK is routed by SRB.
I: Design net hc595_ctrl_inst/N143 is routed by general path.
C: Route-2036: The clock path from hc595_ctrl_inst/N143_inv/gateop:L6 to hc595_ctrl_inst/data_cp_3/opit_0:CLK is routed by SRB.
I: Design net led_display_seg_ctrl_inst/N14561 is routed by general path.
C: Route-2036: The clock path from led_display_seg_ctrl_inst/N14561/LUT6_inst:L6 to led_display_seg_ctrl_inst/seg_cp_3/opit_0:CLK is routed by SRB.
I: Design net led_display_seg_ctrl_inst/N14555 is routed by general path.
C: Route-2036: The clock path from led_display_seg_ctrl_inst/N14555/LUT6_inst:L6 to led_display_seg_ctrl_inst/seg_cp_5/opit_0:CLK is routed by SRB.
I: Design net hc595_ctrl_inst/N152 is routed by general path.
C: Route-2036: The clock path from hc595_ctrl_inst/N152_inv/gateop:L6 to hc595_ctrl_inst/data_cp_6/opit_0:CLK is routed by SRB.
I: Design net hc595_ctrl_inst/N164 is routed by general path.
C: Route-2036: The clock path from hc595_ctrl_inst/N164/gateop:L6 to hc595_ctrl_inst/data_cp_9/opit_0:CLK is routed by SRB.
Detailed routing takes 0.14 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.09 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 1401.
Cleanup routing takes 0.05 sec.
Routing done.
Total routing takes 5.59 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 240           | 0                  
| Use of BKCL                 | 2        | 6             | 34                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 43       | 11675         | 1                  
|   FF                        | 61       | 93400         | 1                  
|   LUT                       | 73       | 46700         | 1                  
|   LUT-FF pairs              | 34       | 46700         | 1                  
| Use of CLMS                 | 26       | 4975          | 1                  
|   FF                        | 26       | 39800         | 1                  
|   LUT                       | 15       | 19900         | 1                  
|   LUT-FF pairs              | 5        | 19900         | 1                  
|   Distributed RAM           | 0        | 19900         | 0                  
| Use of DDRPHY_CPD           | 0        | 12            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 6             | 0                  
| Use of DDR_PHY              | 0        | 24            | 0                  
| Use of DRM                  | 0        | 155           | 0                  
| Use of GPLL                 | 0        | 6             | 0                  
| Use of GSEB                 | 0        | 218           | 0                  
| Use of HARD0                | 36       | 10550         | 1                  
| Use of HCKB                 | 1        | 96            | 2                  
|  HCKB dataused              | 0        | 96            | 0                  
| Use of HCKMUX_TEST          | 0        | 8             | 0                  
| Use of HSSTLP               | 0        | 2             | 0                  
| Use of IO                   | 5        | 300           | 2                  
|   IOBD                      | 4        | 144           | 3                  
|   IOBS                      | 1        | 156           | 1                  
| Use of IOCKB                | 0        | 24            | 0                  
| Use of IOCKMUX_TEST         | 0        | 6             | 0                  
| Use of IOLHR                | 5        | 300           | 2                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 12            | 0                  
| Use of MRCKMUX_TEST         | 0        | 6             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 12            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                  
| Use of PPLL                 | 0        | 6             | 0                  
| Use of PREGMUXC_TEST        | 0        | 4             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                  
| Use of RCKB                 | 0        | 24            | 0                  
|  RCKB dataused              | 0        | 24            | 0                  
| Use of RCKMUX_TEST          | 0        | 6             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 12            | 0                  
| Use of SFB                  | 0        | 2225          | 0                  
| Use of SPAD                 | 0        | 8             | 0                  
| Use of TSERDES              | 0        | 48            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'led_diaplay_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:29s
Action pnr: CPU time elapsed is 0h:0m:23s
Action pnr: Process CPU time elapsed is 0h:0m:23s
Current time: Wed Aug 20 05:35:52 2025
Action pnr: Peak memory pool usage is 1,121 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:59s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:43s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:43s
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/led_display.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp_1/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp_2/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp_3/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp_4/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp_5/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp_6/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp_7/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp_8/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp_9/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp_10/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hc595_ctrl_inst/data_cp_11/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_seg_ctrl_inst/seg_cp/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_seg_ctrl_inst/seg_cp_1/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_seg_ctrl_inst/seg_cp_2/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_seg_ctrl_inst/seg_cp_3/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_seg_ctrl_inst/seg_cp_4/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_seg_ctrl_inst/seg_cp_5/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_seg_ctrl_inst/seg_cp_6/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'rck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ser' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rstn' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:16s
Action report_timing: CPU time elapsed is 0h:0m:13s
Action report_timing: Process CPU time elapsed is 0h:0m:13s
Current time: Wed Aug 20 05:36:08 2025
Action report_timing: Peak memory pool usage is 1,057 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:1m:15s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:56s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:56s
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/led_display.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.046875 sec.
Generating architecture configuration.
C: Bitstream-2001: SCBV has not been set. Please set SCBV value based on PCB board, where is in configuration tab of bit stream options.
The bitstream file is "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/generate_bitstream/led_diaplay_top.sbit"
Generate programming file takes 4.062500 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:18s
Action gen_bit_stream: CPU time elapsed is 0h:0m:15s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:15s
Current time: Wed Aug 20 05:36:25 2025
Action gen_bit_stream: Peak memory pool usage is 1,070 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:1m:33s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:1m:11s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:1m:11s
