// Seed: 400116360
module module_0;
  wire id_1;
  id_2 :
  assert property (@(posedge id_2) 1)
  else $display(1'd0);
  wand id_4 = id_3;
  tri1 id_5;
  always @(posedge id_3 or posedge 1) id_5 = 1;
  wire id_6;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1
);
  wire id_3 = 1;
  tri1 id_4 = 1;
  module_0();
endmodule
module module_0 (
    input uwire id_0,
    output uwire id_1,
    input wor module_2,
    input tri id_3,
    output tri1 id_4,
    input tri id_5,
    input wire id_6,
    input tri1 id_7,
    output supply1 id_8,
    output uwire id_9,
    output wor id_10,
    output tri id_11,
    output tri id_12,
    input supply0 id_13,
    input uwire id_14,
    output wand id_15,
    input supply0 id_16,
    output supply0 id_17,
    input tri id_18,
    input uwire id_19,
    output tri0 id_20,
    input tri1 id_21,
    input tri0 id_22,
    input tri0 id_23,
    input supply1 id_24,
    input tri0 id_25,
    input tri0 id_26,
    output wand id_27
);
endmodule
module module_3 (
    input  wire  id_0,
    output wire  id_1,
    output uwire id_2
);
  wire id_4;
  wire id_5;
  module_2(
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1
  );
endmodule
