static T_1 int F_1 ( unsigned char * V_1 , unsigned int V_2 , unsigned char V_3 )\r\n{\r\nunsigned V_4 ;\r\nunsigned long V_5 = 0 ;\r\nF_2 ( F_3 ( L_1 , V_2 ) ) ;\r\nif ( V_6 <= 3 ) {\r\nif ( V_2 > 65536 )\r\nV_2 = 65536 ;\r\nV_4 = 65536 - ( ( ( unsigned ) V_1 ) & 0xFFFF ) ;\r\n} else {\r\nif ( V_2 > ( 65536 << 1 ) )\r\nV_2 = ( 65536 << 1 ) ;\r\nV_4 = ( 65536 << 1 ) - ( ( ( unsigned ) V_1 ) & 0x1FFFF ) ;\r\n}\r\nif ( V_2 > V_4 )\r\nV_2 = V_4 ;\r\nF_2 ( F_3 ( L_2 , V_2 ) ) ;\r\nif ( ( V_2 & 1 ) || ( ( ( unsigned ) V_1 ) & 1 ) )\r\nF_4 ( L_3 ) ;\r\nV_5 = F_5 () ;\r\nF_6 ( V_6 ) ;\r\nF_7 ( V_6 ) ;\r\nF_8 ( V_6 , ( long ) V_1 ) ;\r\nF_9 ( V_6 , V_2 ) ;\r\nF_10 ( V_6 , V_3 ) ;\r\nF_11 ( V_6 ) ;\r\nF_12 ( V_5 ) ;\r\nreturn V_2 ;\r\n}\r\nstatic T_1 int F_13 ( unsigned char * V_7 , unsigned int V_2 )\r\n{\r\nreturn F_1 ( V_7 , V_2 , V_8 ) ;\r\n}\r\nstatic T_1 int F_14 ( unsigned char * V_7 , unsigned int V_2 )\r\n{\r\nreturn F_1 ( V_7 , V_2 , V_9 ) ;\r\n}\r\nstatic T_1 int F_15 ( void )\r\n{\r\nregister int V_10 ;\r\nunsigned long V_5 ;\r\nV_5 = F_5 () ;\r\nF_7 ( V_6 ) ;\r\nV_10 = F_16 ( V_6 ) ;\r\nF_12 ( V_5 ) ;\r\nreturn V_10 ;\r\n}\r\nstatic T_1 int F_17 ( unsigned char * V_11 , unsigned int V_12 )\r\n{\r\nint V_13 ;\r\nint V_14 ;\r\nV_15 ;\r\nwhile ( V_12 ) {\r\nV_13 = F_18 ( V_16 ) ;\r\nif ( V_13 & 0x80 )\r\nreturn 0 ;\r\nswitch ( V_13 & 0x1e ) {\r\ndefault:\r\ncase 0x10 :\r\nV_14 = 0 ;\r\nbreak;\r\ncase 0x0 :\r\nV_14 = 1 ;\r\nbreak;\r\ncase 0x8 :\r\nV_14 = 42 ;\r\nbreak;\r\ncase 0xc :\r\nV_14 = 84 ;\r\nbreak;\r\ncase 0xe :\r\nV_14 = 128 ;\r\nbreak;\r\n}\r\nif ( ( V_13 & 0x40 ) && V_14 == 0 ) {\r\nreturn 0 ;\r\n}\r\nif ( V_14 ) {\r\nif ( V_14 > V_12 )\r\nV_14 = V_12 ;\r\nif ( V_17 && V_14 > 3 ) {\r\nF_19 ( V_18 , V_11 , V_14 >> 2 ) ;\r\nV_11 += V_14 & 0xfc ;\r\nV_12 -= V_14 & 0xfc ;\r\n} else {\r\nwhile ( V_14 -- ) {\r\n* V_11 ++ = F_18 ( V_18 ) ;\r\nV_12 -- ;\r\n}\r\n}\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic T_1 int F_20 ( unsigned char * V_11 , unsigned int V_12 )\r\n{\r\nint V_13 = 0 ;\r\nint V_14 ;\r\nV_15 ;\r\nwhile ( V_12 && ! ( V_13 & 0x40 ) ) {\r\nV_13 = F_18 ( V_16 ) ;\r\nif ( V_13 & 0x80 )\r\nreturn 0 ;\r\nswitch ( V_13 & 0x1e ) {\r\ncase 0x10 :\r\nV_14 = 128 ;\r\nbreak;\r\ncase 0x0 :\r\nV_14 = 84 ;\r\nbreak;\r\ncase 0x8 :\r\nV_14 = 42 ;\r\nbreak;\r\ncase 0xc :\r\nV_14 = 1 ;\r\nbreak;\r\ndefault:\r\ncase 0xe :\r\nV_14 = 0 ;\r\nbreak;\r\n}\r\nif ( V_14 ) {\r\nif ( V_14 > V_12 )\r\nV_14 = V_12 ;\r\nif ( V_17 && V_14 > 3 ) {\r\nF_21 ( V_18 , V_11 , V_14 >> 2 ) ;\r\nV_11 += V_14 & 0xfc ;\r\nV_12 -= V_14 & 0xfc ;\r\n} else {\r\nwhile ( V_14 -- ) {\r\nF_22 ( * V_11 ++ , V_18 ) ;\r\nV_12 -- ;\r\n}\r\n}\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int T_2 F_23 ( struct V_19 * V_20 )\r\n{\r\nint V_21 = 0 ;\r\nstruct V_22 * V_23 = NULL ;\r\n#ifndef F_24\r\nint V_13 ;\r\n#endif\r\n#if V_24\r\nint V_25 , V_26 ;\r\nV_27 = 0 ;\r\nfor ( V_25 = 0 ; V_25 < V_28 && ! V_27 ; V_25 ++ )\r\nfor ( V_26 = 0 ; ( V_26 < V_29 ) && ! V_27 ; V_26 ++ )\r\nif ( ! memcmp ( ( void * ) V_30 [ V_25 ] + V_31 [ V_26 ] . V_32 , ( void * ) V_31 [ V_26 ] . V_33 , ( int ) V_31 [ V_26 ] . V_34 ) )\r\nV_27 = V_30 [ V_25 ] ;\r\nif ( ! V_27 ) {\r\nF_3 ( L_4 ) ;\r\nreturn 0 ;\r\n}\r\nF_25 (printk(L_5, (unsigned int) bios_base);\r\n) ;\r\n#endif\r\n#ifdef F_24\r\nif ( ! F_26 ( V_35 , 0x10 , L_6 ) )\r\nV_35 = 0 ;\r\n#else\r\nif ( V_35 ) {\r\nif ( ! F_26 ( V_35 , 0x10 , L_6 ) )\r\nV_35 = 0 ;\r\n} else {\r\nfor ( V_13 = 0 ; V_13 < V_36 && ! V_35 ; V_13 ++ ) {\r\nif ( ! F_26 ( V_37 [ V_13 ] , 0x10 , L_6 ) ) {\r\nF_25 ( F_3 ( L_7 , V_37 [ V_13 ] ) ) ;\r\n} else {\r\nF_2 ( F_3 ( L_8 , V_37 [ V_13 ] ) ) ;\r\nF_22 ( V_38 , V_37 [ V_13 ] + 0x0d ) ;\r\nif ( ( F_18 ( V_37 [ V_13 ] + 0x0e ) ^ F_18 ( V_37 [ V_13 ] + 0x0e ) ) == 7 && ( F_18 ( V_37 [ V_13 ] + 0x0e ) ^ F_18 ( V_37 [ V_13 ] + 0x0e ) ) == 7 && ( F_18 ( V_37 [ V_13 ] + 0x0e ) & 0xf8 ) == 0x58 ) {\r\nV_35 = V_37 [ V_13 ] ;\r\nF_2 ( F_3 ( L_9 ) ) ;\r\nF_2 ( F_3 ( L_10 , V_35 ) ) ;\r\nbreak;\r\n}\r\nF_27 ( V_37 [ V_13 ] , 0x10 ) ;\r\n}\r\n}\r\n}\r\n#endif\r\nif ( ! V_35 ) {\r\nF_3 ( L_11 ) ;\r\nreturn 0 ;\r\n}\r\nF_25 ( F_3 ( L_12 ) ) ;\r\nF_28 () ;\r\nF_29 () ;\r\n#ifndef F_30\r\nif ( V_39 < 0 ) {\r\nV_39 = F_31 () ;\r\nif ( V_39 < 0 ) {\r\nF_3 ( L_13 , V_39 ) ;\r\ngoto V_40;\r\n}\r\n}\r\n#endif\r\nF_25 ( F_3 ( L_14 , V_35 ) ) ;\r\nV_21 = 1 ;\r\nV_20 -> V_41 = L_6 ;\r\nV_23 = F_32 ( V_20 , 0 ) ;\r\nif ( ! V_23 ) {\r\nF_3 ( L_15 ) ;\r\ngoto V_40;\r\n}\r\nif ( V_39 > 0 ) {\r\nif ( F_33 ( V_39 , V_42 , 0 , L_6 , V_23 ) ) {\r\nF_3 ( L_16 , V_39 ) ;\r\ngoto V_43;\r\n}\r\nV_20 -> V_44 = 1 ;\r\nF_25 ( F_3 ( L_17 , V_39 ) ) ;\r\n} else if ( V_39 == 0 ) {\r\nV_20 -> V_44 = 0 ;\r\nF_25 ( F_3 ( L_18 ) ) ;\r\nF_3 ( L_19 ) ;\r\nF_3 ( L_20 ) ;\r\n#if V_45\r\nF_3 ( L_21 ) ;\r\n#endif\r\ngoto V_43;\r\n} else {\r\nF_25 ( F_3 ( L_22 ) ) ;\r\ngoto V_43;\r\n}\r\n#if V_45\r\nV_6 = V_46 ;\r\nif ( F_34 ( V_6 , L_6 ) != 0 ) {\r\nF_3 ( L_23 , V_6 ) ;\r\ngoto V_47;\r\n}\r\nF_25 ( F_3 ( L_24 , V_6 ) ) ;\r\n#endif\r\nV_23 -> V_48 = V_39 ;\r\nV_23 -> V_49 = V_35 ;\r\nV_23 -> V_50 = 0x10 ;\r\n#if V_45\r\nV_23 -> V_51 = V_6 ;\r\n#endif\r\n#if V_45\r\nsprintf ( V_52 , L_25 , V_35 , V_39 , V_6 ) ;\r\n#else\r\nsprintf ( V_52 , L_26 , V_35 , V_39 , V_17 ? L_27 : L_28 ) ;\r\n#endif\r\nreturn ( V_21 ) ;\r\n#if V_45\r\nV_47:\r\nif ( V_39 )\r\nF_35 ( V_39 , V_23 ) ;\r\n#endif\r\nV_43:\r\nF_36 ( V_23 ) ;\r\nV_40:\r\nF_27 ( V_35 , 0x10 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_37 ( struct V_22 * V_53 )\r\n{\r\nif ( V_53 -> V_48 )\r\nF_35 ( V_53 -> V_48 , NULL ) ;\r\n#ifdef V_45\r\nif ( V_53 -> V_54 != 0xff )\r\nF_38 ( V_53 -> V_54 ) ;\r\n#endif\r\nif ( V_53 -> V_49 && V_53 -> V_50 )\r\nF_27 ( V_53 -> V_49 , V_53 -> V_50 ) ;\r\nF_36 ( V_53 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_2 F_39 ( char * V_55 )\r\n{\r\nstatic T_3 V_56 = 0 ;\r\nT_3 V_13 ;\r\nint V_57 [ 4 ] ;\r\nF_25 (printk(L_29);\r\n) ;\r\nif ( V_56 >= V_36 - 1 ) {\r\nF_3 ( L_30 ) ;\r\nreturn 0 ;\r\n}\r\nF_40 ( V_55 , 4 , V_57 ) ;\r\nif ( V_57 [ 0 ] < 1 || V_57 [ 0 ] > 3 ) {\r\nF_3 ( L_31 ) ;\r\nF_3 ( L_32 ) ;\r\nreturn 0 ;\r\n}\r\nfor ( V_13 = 0 ; V_13 < V_36 && ! V_35 ; V_13 ++ )\r\nif ( V_37 [ V_13 ] == V_57 [ 1 ] ) {\r\nV_35 = V_57 [ 1 ] ;\r\nF_25 (printk(L_33, port_base);\r\n)\r\n}\r\nif ( ! V_35 ) {\r\nF_3 ( L_34 , V_57 [ 1 ] ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_57 [ 0 ] > 1 ) {\r\nif ( V_57 [ 2 ] == 0 ) {\r\nV_39 = 0 ;\r\nF_25 (printk(L_35, irq_level);\r\n)\r\n} else\r\nfor ( V_13 = 0 ; V_13 < V_58 && V_39 < 0 ; V_13 ++ )\r\nif ( V_59 [ V_13 ] == V_57 [ 2 ] ) {\r\nV_39 = V_57 [ 2 ] ;\r\nF_25 (printk(L_35, port_base);\r\n)\r\n}\r\nif ( V_39 < 0 )\r\nF_3 ( L_36 , V_57 [ 2 ] ) ;\r\n}\r\nif ( V_57 [ 0 ] > 2 )\r\nV_17 = V_57 [ 3 ] ;\r\nF_25 (printk(L_37, port_base, irq_level, fast_pio);)\r\nreturn 1 ;\r\n}\r\nstatic const char * F_41 ( struct V_22 * V_60 )\r\n{\r\nF_25 ( F_3 ( L_38 ) ) ;\r\nreturn ( V_52 ) ;\r\n}\r\nstatic int F_42 ( T_4 * V_61 , void (* F_43) ( T_4 * ) )\r\n{\r\nint V_13 ;\r\nF_2 ( F_3 ( L_39 ) ) ;\r\nF_25 ( F_3 ( L_40 , V_61 -> V_62 [ 0 ] , V_61 -> V_63 , V_61 -> V_64 , V_61 -> V_65 , F_44 ( V_61 ) ) ) ;\r\n#if 0\r\nVDEB(for (i = 0; i < SCpnt->cmd_len; i++)\r\nprintk("cmd[%d]=%02x ", i, SCpnt->cmnd[i]));\r\nVDEB(printk("\n"));\r\n#endif\r\nV_66 = V_61 ;\r\nV_66 -> V_67 = F_43 ;\r\nV_66 -> V_68 . V_69 = V_70 ;\r\nV_66 -> V_68 . V_71 = 0 ;\r\nV_66 -> V_68 . V_72 = 0 ;\r\nV_73 ;\r\nF_22 ( F_45 ( V_61 ) , V_74 ) ;\r\nF_22 ( V_75 , V_76 ) ;\r\nfor ( V_13 = 0 ; V_13 < V_61 -> V_63 ; V_13 ++ ) {\r\nF_22 ( V_61 -> V_62 [ V_13 ] , V_77 ) ;\r\n}\r\nF_22 ( V_78 , V_76 ) ;\r\nF_46 ( 1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_47 ( struct V_79 * V_80 ,\r\nstruct V_81 * V_82 ,\r\nT_5 V_83 , int * V_84 )\r\n{\r\nint V_85 ;\r\nF_25 ( F_3 ( L_41 ) ) ;\r\nV_85 = V_83 ;\r\nV_84 [ 0 ] = 64 ;\r\nV_84 [ 1 ] = 32 ;\r\nV_84 [ 2 ] = V_85 >> 11 ;\r\nif ( V_84 [ 2 ] > 1024 ) {\r\nV_84 [ 0 ] = 255 ;\r\nV_84 [ 1 ] = 63 ;\r\nV_84 [ 2 ] = V_85 / ( 255 * 63 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic T_6 V_42 ( int V_86 , void * V_87 )\r\n{\r\nunsigned long V_5 ;\r\nstruct V_22 * V_82 = V_87 ;\r\nF_48 ( V_82 -> V_88 , V_5 ) ;\r\nF_49 ( V_87 ) ;\r\nF_50 ( V_82 -> V_88 , V_5 ) ;\r\nreturn V_89 ;\r\n}\r\nstatic void F_49 ( void * V_87 )\r\n{\r\nF_25 (unsigned char fifo_size;\r\n)\r\nF_25 (unsigned char seq_reg;\r\n)\r\nunsigned char V_90 , V_91 ;\r\n#if V_92\r\nunsigned char V_93 ;\r\nstruct V_94 * V_95 ;\r\nint V_13 ;\r\n#endif\r\nF_2 ( F_3 ( L_42 ) ) ;\r\n#if V_92\r\nV_15 ;\r\nV_93 = F_18 ( V_16 ) ;\r\n#endif\r\nV_73 ;\r\nV_90 = F_18 ( V_96 ) ;\r\nF_25 ( V_97 = F_18 ( V_98 ) ) ;\r\nV_91 = F_18 ( V_99 ) ;\r\nF_25 ( V_100 = F_18 ( V_101 ) & 0x1f ) ;\r\n#if V_102\r\nF_3 ( L_43 , V_90 , V_97 , V_91 , V_100 ) ;\r\n#if ( V_45 )\r\nF_3 ( L_44 ) ;\r\n#else\r\nF_3 ( L_45 , V_93 ) ;\r\n#endif\r\n#endif\r\nif ( V_91 & 0x80 ) {\r\nF_46 ( 3 ) ;\r\nF_25 ( F_3 ( L_46 ) ) ;\r\nV_66 -> V_68 . V_69 = V_103 ;\r\nV_66 -> V_104 = V_105 << 16 ;\r\nV_66 -> V_67 ( V_66 ) ;\r\nreturn;\r\n}\r\n#if V_92\r\nif ( V_93 & 0x80 ) {\r\nF_3 ( L_47 ) ;\r\nV_66 -> V_68 . V_69 = V_103 ;\r\nV_66 -> V_104 = V_106 << 16 ;\r\nV_66 -> V_67 ( V_66 ) ;\r\nreturn;\r\n}\r\n#endif\r\nif ( V_90 & 0x20 ) {\r\nF_3 ( L_48 ) ;\r\nV_66 -> V_68 . V_69 = V_103 ;\r\nV_66 -> V_104 = V_107 << 16 ;\r\nV_66 -> V_67 ( V_66 ) ;\r\nreturn;\r\n}\r\nif ( V_90 & 0x40 ) {\r\nF_3 ( L_49 ) ;\r\nV_66 -> V_68 . V_69 = V_103 ;\r\nV_66 -> V_104 = V_106 << 16 ;\r\nV_66 -> V_67 ( V_66 ) ;\r\nreturn;\r\n}\r\nif ( V_91 & 0x20 ) {\r\nF_25 ( F_3 ( L_50 ) ) ;\r\nif ( V_66 -> V_68 . V_69 != V_108 ) {\r\nV_66 -> V_104 = V_109 << 16 ;\r\n} else {\r\nV_66 -> V_104 = ( V_66 -> V_68 . V_71 & 0xff )\r\n| ( ( V_66 -> V_68 . V_72 & 0xff ) << 8 ) | ( V_110 << 16 ) ;\r\n}\r\nF_46 ( 0 ) ;\r\nV_66 -> V_68 . V_69 = V_103 ;\r\nV_66 -> V_67 ( V_66 ) ;\r\nreturn;\r\n}\r\nswitch ( V_90 & 0x07 ) {\r\ncase 0x00 :\r\nif ( V_91 & 0x10 ) {\r\nF_46 ( 5 ) ;\r\nV_66 -> V_68 . V_69 = V_111 ;\r\nF_2 ( F_3 ( L_51 ) ) ;\r\nF_22 ( V_75 , V_76 ) ;\r\nF_51 ( F_44 ( V_66 ) ) ;\r\n#if V_45\r\nF_13 ( F_52 ( V_66 ) ,\r\nF_53 ( V_66 ) ) ;\r\n#endif\r\nF_22 ( V_112 | V_113 , V_76 ) ;\r\n#if V_92\r\nF_54 (current_SC, sg, scsi_sg_count(current_SC), i) {\r\nF_20 ( F_55 ( V_95 ) , V_95 -> V_114 ) ;\r\n}\r\nV_73 ;\r\n#endif\r\n}\r\nbreak;\r\ncase 0x01 :\r\nif ( V_91 & 0x10 ) {\r\nF_46 ( 6 ) ;\r\nV_66 -> V_68 . V_69 = V_115 ;\r\nF_2 ( F_3 ( L_52 ) ) ;\r\nF_22 ( V_75 , V_76 ) ;\r\nF_51 ( F_44 ( V_66 ) ) ;\r\n#if V_45\r\nF_14 ( F_52 ( V_66 ) ,\r\nF_53 ( V_66 ) ) ;\r\n#endif\r\nF_22 ( V_112 | V_113 , V_76 ) ;\r\n#if V_92\r\nF_54 (current_SC, sg, scsi_sg_count(current_SC), i) {\r\nF_17 ( F_55 ( V_95 ) , V_95 -> V_114 ) ;\r\n}\r\nV_73 ;\r\n#endif\r\n}\r\nbreak;\r\ncase 0x02 :\r\nV_66 -> V_68 . V_69 = V_70 ;\r\nF_3 ( L_53 ) ;\r\nbreak;\r\ncase 0x03 :\r\nF_46 ( 7 ) ;\r\nV_66 -> V_68 . V_69 = V_116 ;\r\nF_2 ( F_3 ( L_54 ) ) ;\r\nF_22 ( V_75 , V_76 ) ;\r\nF_22 ( V_117 , V_76 ) ;\r\nbreak;\r\ncase 0x04 :\r\ncase 0x05 :\r\nF_3 ( L_55 ) ;\r\nbreak;\r\ncase 0x06 :\r\nF_25 ( F_3 ( L_56 ) ) ;\r\nV_66 -> V_68 . V_69 = V_118 ;\r\nF_22 ( V_119 , V_76 ) ;\r\nF_22 ( V_120 , V_76 ) ;\r\nbreak;\r\ncase 0x07 :\r\nF_46 ( 4 ) ;\r\nF_2 ( F_3 ( L_57 ) ) ;\r\nV_66 -> V_68 . V_69 = V_108 ;\r\nV_66 -> V_68 . V_71 = F_18 ( V_77 ) ;\r\nV_66 -> V_68 . V_72 = F_18 ( V_77 ) ;\r\nF_2 ( F_3 ( L_58 , F_18 ( V_101 ) & 0x1f ) ) ;\r\nF_25 ( F_3 ( L_59 , V_66 -> V_68 . V_71 , V_66 -> V_68 . V_72 ) ) ;\r\nif ( V_66 -> V_68 . V_72 == V_121 || V_66 -> V_68 . V_72 == V_122 ) {\r\nF_22 ( V_119 , V_76 ) ;\r\nF_25 ( F_3 ( L_60 ) ) ;\r\n}\r\nF_22 ( V_120 , V_76 ) ;\r\nbreak;\r\n}\r\n}\r\nstatic int F_31 ( void )\r\n{\r\nint V_123 , V_48 ;\r\nunsigned long V_13 ;\r\nF_18 ( V_99 ) ;\r\nV_123 = F_56 () ;\r\nV_73 ;\r\nF_22 ( 0xff , V_76 ) ;\r\nV_13 = V_124 + V_125 ;\r\nwhile ( F_57 ( V_13 , V_124 ) && ! ( F_18 ( V_96 ) & 0x80 ) )\r\nF_58 () ;\r\nif ( F_59 ( V_13 , V_124 ) ) {\r\nF_60 ( V_123 ) ;\r\nreturn - 1 ;\r\n}\r\nV_48 = F_60 ( V_123 ) ;\r\nF_22 ( V_126 , V_76 ) ;\r\nF_22 ( V_127 , V_76 ) ;\r\nF_29 () ;\r\nreturn V_48 ;\r\n}\r\nstatic void F_29 ( void )\r\n{\r\nV_15 ;\r\n#if V_45\r\nF_22 ( 0x00 , V_16 ) ;\r\n#else\r\nF_22 ( 0x01 , V_16 ) ;\r\n#endif\r\nF_22 ( 0x00 , V_128 ) ;\r\nF_22 ( V_129 , V_130 ) ;\r\nF_22 ( V_131 , V_132 ) ;\r\nF_22 ( V_133 , V_134 ) ;\r\nF_22 ( V_135 , V_136 ) ;\r\nF_22 ( 0x05 , V_137 ) ;\r\nF_22 ( 0x9C , V_138 ) ;\r\nF_22 ( 0x05 , V_139 ) ;\r\nF_22 ( V_140 , V_141 ) ;\r\n}\r\nstatic void T_2 F_28 ( void )\r\n{\r\nV_142 = ( V_35 + 0x00 ) ;\r\nV_143 = ( V_35 + 0x01 ) ;\r\nV_77 = ( V_35 + 0x02 ) ;\r\nV_76 = ( V_35 + 0x03 ) ;\r\nV_96 = ( V_35 + 0x04 ) ;\r\nV_74 = ( V_35 + 0x04 ) ;\r\nV_99 = ( V_35 + 0x05 ) ;\r\nV_138 = ( V_35 + 0x05 ) ;\r\nV_98 = ( V_35 + 0x06 ) ;\r\nV_139 = ( V_35 + 0x06 ) ;\r\nV_101 = ( V_35 + 0x07 ) ;\r\nV_141 = ( V_35 + 0x07 ) ;\r\nV_136 = ( V_35 + 0x08 ) ;\r\nV_137 = ( V_35 + 0x09 ) ;\r\nV_134 = ( V_35 + 0x0B ) ;\r\nV_132 = ( V_35 + 0x0C ) ;\r\nV_130 = ( V_35 + 0x0D ) ;\r\nV_144 = ( V_35 + 0x0E ) ;\r\nV_18 = ( V_35 + 0x04 ) ;\r\nV_16 = ( V_35 + 0x08 ) ;\r\nV_128 = ( V_35 + 0x0B ) ;\r\nV_145 = ( V_35 + 0x0D ) ;\r\n}
