============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Mar 19 2025  04:21:47 pm
  Module:                 ripple_carry_adder_16bit
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (6661 ps) Path Delay Check
     Startpoint: (F) A[1]
       Endpoint: (R) S[15]

                   Capture    Launch  
      Path Delay:+    8000         -  
      Drv Adjust:+       0         0  
         Arrival:=    8000            
                                      
   Required Time:=    8000            
       Data Path:-    1339            
           Slack:=    6661            

Exceptions/Constraints:
  max_delay             8000            constraint_fa.sdc_line_61 

#-------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  A[1]                                -       -      F     (arrival)      1  4.9  1000     0       0    (-,-) 
  full_adder_loop[1].FA/g89__5107/CO  -       B->CO  F     ADDFX2         1  4.6    43   301     301    (-,-) 
  full_adder_loop[2].FA/g89__6260/CO  -       CI->CO F     ADDFX2         1  4.6    43    65     366    (-,-) 
  full_adder_loop[3].FA/g89__4319/CO  -       CI->CO F     ADDFX2         1  4.6    43    65     432    (-,-) 
  full_adder_loop[4].FA/g89__8428/CO  -       CI->CO F     ADDFX2         1  4.6    43    65     497    (-,-) 
  full_adder_loop[5].FA/g89__5526/CO  -       CI->CO F     ADDFX2         1  4.6    43    65     563    (-,-) 
  full_adder_loop[6].FA/g89__6783/CO  -       CI->CO F     ADDFX2         1  4.6    43    65     628    (-,-) 
  full_adder_loop[7].FA/g89__3680/CO  -       CI->CO F     ADDFX2         1  4.6    43    65     694    (-,-) 
  full_adder_loop[8].FA/g89__1617/CO  -       CI->CO F     ADDFX2         1  4.6    43    65     759    (-,-) 
  full_adder_loop[9].FA/g89__2802/CO  -       CI->CO F     ADDFX2         1  4.6    43    65     824    (-,-) 
  full_adder_loop[10].FA/g89__1705/CO -       CI->CO F     ADDFX2         1  4.6    43    65     890    (-,-) 
  full_adder_loop[11].FA/g89__5122/CO -       CI->CO F     ADDFX2         1  4.6    43    65     955    (-,-) 
  full_adder_loop[12].FA/g89__8246/CO -       CI->CO F     ADDFX2         1  4.6    43    65    1020    (-,-) 
  full_adder_loop[13].FA/g89__7098/CO -       CI->CO F     ADDFX2         1  4.6    43    65    1086    (-,-) 
  full_adder_loop[14].FA/g89__6131/CO -       CI->CO F     ADDFX2         1  4.6    43    65    1151    (-,-) 
  full_adder_loop[15].FA/g89__1881/S  -       CI->S  R     ADDFX2         1 53.9   202   187    1339    (-,-) 
  S[15]                               <<<     -      R     (port)         -    -     -     0    1339    (-,-) 
#-------------------------------------------------------------------------------------------------------------

