{"vcs1":{"timestamp_begin":1769602801.738460056, "rt":7.70, "ut":7.34, "st":0.21}}
{"vcselab":{"timestamp_begin":1769602809.490526754, "rt":0.30, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769602809.825153043, "rt":0.24, "ut":0.15, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769602801.339193083}
{"VCS_COMP_START_TIME": 1769602801.339193083}
{"VCS_COMP_END_TIME": 1769602810.131305695}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 354228}}
{"vcselab": {"peak_mem": 173712}}
