INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'MSI' on host 'desktop-3c6qemk' (Windows NT_amd64 version 6.2) on Wed Jan 31 01:06:40 +0000 2024
INFO: [HLS 200-10] In directory 'C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator'
Sourcing Tcl script 'C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/cosim.tcl'
INFO: [HLS 200-1510] Running: source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/cosim.tcl
INFO: [HLS 200-1510] Running: open_project first_accel 
INFO: [HLS 200-10] Opening project 'C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel'.
INFO: [HLS 200-1510] Running: set_top matprod 
INFO: [HLS 200-1510] Running: add_files first_accel/matprod.cpp 
INFO: [HLS 200-10] Adding design file 'first_accel/matprod.cpp' to the project
INFO: [HLS 200-1510] Running: add_files first_accel/matprod.h 
INFO: [HLS 200-10] Adding design file 'first_accel/matprod.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb first_accel/tb_matprod.cpp -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'first_accel/tb_matprod.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
Running Dispatch Server on port: 56720
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2022.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling tb_matprod.cpp_pre.cpp.tb.cpp
   Compiling matprod.cpp_pre.cpp.tb.cpp
   Compiling apatb_matprod.cpp
   Compiling apatb_matprod_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
  -87   -21    86   107 
  -84    41  -125   -95 
   59   111   -33   -33 
  -52   124  -112   108 

   62    84   109   -47 
 -122   -59   -51    25 
  -91    14   -47   -27 
  -45  -123   -36   -77 

   sw dot product: 0
sw/hw dot product: 15663.000000
-15473 -18026 -16306 -6997 
 5440   460 -1952 15663 
-5396  2004  3509  3434 
-13020 -26536 -10616   252 

-15473 -18026 -16306 -6997 
 5440   460 -1952 15663 
-5396  2004  3509  3434 
-13020 -26536 -10616   252 

INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 394.895 ; gain = 45.645
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'matprod_fadd_32ns_32ns_32_4_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'matprod_fadd_32ns_32ns_32_4_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'matprod_fadd_32ns_32ns_32_4_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'matprod_fmul_32ns_32ns_32_2_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'matprod_fmul_32ns_32ns_32_2_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'matprod_fmul_32ns_32ns_32_2_max_dsp_1_ip'...
INFO: [Common 17-206] Exiting Vivado at Wed Jan 31 01:07:11 2024...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Users\MSI\Rui\MSc_Dissertation\SoC\accelerator\first_accel\solution1\sim\verilog>set PATH= 

C:\Users\MSI\Rui\MSc_Dissertation\SoC\accelerator\first_accel\solution1\sim\verilog>call C:/Xilinx/Vivado/2022.2/bin/xelab xil_defaultlib.apatb_matprod_top glbl -Oenable_linking_all_libraries  -prj matprod.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib "ieee_proposed=./ieee_proposed" -s matprod -debug wave 
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_matprod_top glbl -Oenable_linking_all_libraries -prj matprod.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s matprod -debug wave 
Multi-threading is on. Using 18 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/ip/xil_defaultlib/matprod_fadd_32ns_32ns_32_4_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_fadd_32ns_32ns_32_4_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/ip/xil_defaultlib/matprod_fmul_32ns_32ns_32_2_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_fmul_32ns_32ns_32_2_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/AESL_axi_slave_BUS1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_BUS1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/matprod.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_matprod_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/matprod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/matprod_BUS1_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_BUS1_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/matprod_fadd_32ns_32ns_32_4_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_fadd_32ns_32ns_32_4_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/matprod_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/matprod_fmul_32ns_32ns_32_2_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_fmul_32ns_32ns_32_2_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/matprod_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/matprod_m1_buffer_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_m1_buffer_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/matprod_mac_muladd_10s_10s_10ns_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/matprod_matprod_Pipeline_VITIS_LOOP_23_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_VITIS_LOOP_23_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/matprod_matprod_Pipeline_VITIS_LOOP_24_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_VITIS_LOOP_24_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/matprod_matprod_Pipeline_VITIS_LOOP_28_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_VITIS_LOOP_28_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/matprod_matprod_Pipeline_VITIS_LOOP_37_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_VITIS_LOOP_37_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/matprod_mul_10s_10s_10_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mul_10s_10s_10_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/matprod_mul_32ns_32ns_64_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mul_32ns_32ns_64_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/matprod_mul_32s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mul_32s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_pkg
Compiling package floating_point_v7_1_15.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.matprod_m1_buffer_RAM_AUTO_1R1W
Compiling module xil_defaultlib.matprod_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_VITIS_L...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_VITIS_L...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_15.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_15.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_15.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.matprod_fadd_32ns_32ns_32_4_full...
Compiling module xil_defaultlib.matprod_fadd_32ns_32ns_32_4_full...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_15.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_15.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_15.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.matprod_fmul_32ns_32ns_32_2_max_...
Compiling module xil_defaultlib.matprod_fmul_32ns_32ns_32_2_max_...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_VITIS_L...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_VITIS_L...
Compiling module xil_defaultlib.matprod_BUS1_s_axi
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_store(NUM_WRI...
Compiling module xil_defaultlib.matprod_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.matprod_gmem_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_throttle(CONS...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_write(CONSERV...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_read(C_USER_V...
Compiling module xil_defaultlib.matprod_gmem_m_axi(CONSERVATIVE=...
Compiling module xil_defaultlib.matprod_mul_32s_32s_32_1_1(NUM_S...
Compiling module xil_defaultlib.matprod_mul_32ns_32ns_64_1_1(NUM...
Compiling module xil_defaultlib.matprod_mul_10s_10s_10_1_1(NUM_S...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10ns_...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10ns_...
Compiling module xil_defaultlib.matprod
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_BUS1
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=31)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_matprod_top
Compiling module work.glbl
Built simulation snapshot matprod

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/matprod/xsim_script.tcl
# xsim {matprod} -view {{matprod_dataflow_ana.wcfg}} -tclbatch {matprod.tcl} -protoinst {matprod.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file matprod.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_matprod_top/AESL_inst_matprod//AESL_inst_matprod_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_matprod_top/AESL_inst_matprod/grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189/grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_matprod_top/AESL_inst_matprod/grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198/grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_matprod_top/AESL_inst_matprod/grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207/grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_matprod_top/AESL_inst_matprod/grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219/grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_activity
Time resolution is 1 ps
open_wave_config matprod_dataflow_ana.wcfg
source matprod.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set m1__m2__m3_group [add_wave_group m1__m2__m3(axi_master) -into $cinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $m1__m2__m3_group]
## set wdata_group [add_wave_group "Write Channel" -into $m1__m2__m3_group]
## set ctrl_group [add_wave_group "Handshakes" -into $m1__m2__m3_group]
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set m1__m2__m3__N1__N2__N3__return_group [add_wave_group m1__m2__m3__N1__N2__N3__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_matprod_top/AESL_inst_matprod/interrupt -into $m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/s_axi_BUS1_BRESP -into $m1__m2__m3__N1__N2__N3__return_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/s_axi_BUS1_BREADY -into $m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/s_axi_BUS1_BVALID -into $m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/s_axi_BUS1_RRESP -into $m1__m2__m3__N1__N2__N3__return_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/s_axi_BUS1_RDATA -into $m1__m2__m3__N1__N2__N3__return_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/s_axi_BUS1_RREADY -into $m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/s_axi_BUS1_RVALID -into $m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/s_axi_BUS1_ARREADY -into $m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/s_axi_BUS1_ARVALID -into $m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/s_axi_BUS1_ARADDR -into $m1__m2__m3__N1__N2__N3__return_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/s_axi_BUS1_WSTRB -into $m1__m2__m3__N1__N2__N3__return_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/s_axi_BUS1_WDATA -into $m1__m2__m3__N1__N2__N3__return_group -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/s_axi_BUS1_WREADY -into $m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/s_axi_BUS1_WVALID -into $m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/s_axi_BUS1_AWREADY -into $m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/s_axi_BUS1_AWVALID -into $m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/AESL_inst_matprod/s_axi_BUS1_AWADDR -into $m1__m2__m3__N1__N2__N3__return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_matprod_top/AESL_inst_matprod/ap_done -into $blocksiggroup
## add_wave /apatb_matprod_top/AESL_inst_matprod/ap_idle -into $blocksiggroup
## add_wave /apatb_matprod_top/AESL_inst_matprod/ap_ready -into $blocksiggroup
## add_wave /apatb_matprod_top/AESL_inst_matprod/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_matprod_top/AESL_inst_matprod/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_matprod_top/AESL_inst_matprod/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_matprod_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_matprod_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_matprod_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_matprod_top/LENGTH_N1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_matprod_top/LENGTH_N2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_matprod_top/LENGTH_N3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_matprod_top/LENGTH_gmem -into $tb_portdepth_group -radix hex
## add_wave /apatb_matprod_top/LENGTH_m1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_matprod_top/LENGTH_m2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_matprod_top/LENGTH_m3 -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_m1__m2__m3_group [add_wave_group m1__m2__m3(axi_master) -into $tbcinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $tb_m1__m2__m3_group]
## set wdata_group [add_wave_group "Write Channel" -into $tb_m1__m2__m3_group]
## set ctrl_group [add_wave_group "Handshakes" -into $tb_m1__m2__m3_group]
## add_wave /apatb_matprod_top/gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_matprod_top/gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_matprod_top/gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_matprod_top/gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_matprod_top/gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_matprod_top/gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_matprod_top/gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_matprod_top/gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_matprod_top/gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_matprod_top/gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_matprod_top/gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_matprod_top/gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_matprod_top/gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_matprod_top/gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_matprod_top/gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_matprod_top/gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_matprod_top/gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set tb_m1__m2__m3__N1__N2__N3__return_group [add_wave_group m1__m2__m3__N1__N2__N3__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_matprod_top/BUS1_INTERRUPT -into $tb_m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/BUS1_BRESP -into $tb_m1__m2__m3__N1__N2__N3__return_group -radix hex
## add_wave /apatb_matprod_top/BUS1_BREADY -into $tb_m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/BUS1_BVALID -into $tb_m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/BUS1_RRESP -into $tb_m1__m2__m3__N1__N2__N3__return_group -radix hex
## add_wave /apatb_matprod_top/BUS1_RDATA -into $tb_m1__m2__m3__N1__N2__N3__return_group -radix hex
## add_wave /apatb_matprod_top/BUS1_RREADY -into $tb_m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/BUS1_RVALID -into $tb_m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/BUS1_ARREADY -into $tb_m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/BUS1_ARVALID -into $tb_m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/BUS1_ARADDR -into $tb_m1__m2__m3__N1__N2__N3__return_group -radix hex
## add_wave /apatb_matprod_top/BUS1_WSTRB -into $tb_m1__m2__m3__N1__N2__N3__return_group -radix hex
## add_wave /apatb_matprod_top/BUS1_WDATA -into $tb_m1__m2__m3__N1__N2__N3__return_group -radix hex
## add_wave /apatb_matprod_top/BUS1_WREADY -into $tb_m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/BUS1_WVALID -into $tb_m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/BUS1_AWREADY -into $tb_m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/BUS1_AWVALID -into $tb_m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex
## add_wave /apatb_matprod_top/BUS1_AWADDR -into $tb_m1__m2__m3__N1__N2__N3__return_group -radix hex
## save_wave_config matprod.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "150000"
// RTL Simulation : 1 / 1 [n/a] @ "10350000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 10470 ns : File "C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/matprod.autotb.v" Line 448
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jan 31 01:07:26 2024...
INFO: [COSIM 212-316] Starting C post checking ...
  -87   -21    86   107 
  -84    41  -125   -95 
   59   111   -33   -33 
  -52   124  -112   108 

   62    84   109   -47 
 -122   -59   -51    25 
  -91    14   -47   -27 
  -45  -123   -36   -77 

   sw dot product: 0
sw/hw dot product: 15663.000000
-15473 -18026 -16306 -6997 
 5440   460 -1952 15663 
-5396  2004  3509  3434 
-13020 -26536 -10616   252 

-15473 -18026 -16306 -6997 
 5440   460 -1952 15663 
-5396  2004  3509  3434 
-13020 -26536 -10616   252 

INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 36.631 seconds; current allocated memory: 7.492 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 47.904 seconds; peak allocated memory: 112.949 MB.
