// Seed: 3926201789
module module_0 (
    output tri0 id_0
);
  logic [-1 : 1] id_2;
  ;
  parameter id_3 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd70
) (
    output logic id_0,
    output tri1 id_1,
    input wor id_2,
    output supply1 id_3,
    input wor id_4,
    input tri1 _id_5,
    input wor id_6,
    output tri1 id_7
);
  wire id_9;
  always id_0 <= -1'b0;
  wire [id_5 : 1] id_10;
  wire id_11;
  wire id_12;
  module_0 modCall_1 (id_7);
endmodule
