#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2042780 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2042910 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0x203af40 .functor NOT 1, L_0x20715e0, C4<0>, C4<0>, C4<0>;
L_0x203b800 .functor XOR 2, L_0x2071270, L_0x2071310, C4<00>, C4<00>;
L_0x20714d0 .functor XOR 2, L_0x203b800, L_0x2071400, C4<00>, C4<00>;
v0x206e9e0_0 .net *"_ivl_10", 1 0, L_0x2071400;  1 drivers
v0x206eae0_0 .net *"_ivl_12", 1 0, L_0x20714d0;  1 drivers
v0x206ebc0_0 .net *"_ivl_2", 1 0, L_0x20711d0;  1 drivers
v0x206ec80_0 .net *"_ivl_4", 1 0, L_0x2071270;  1 drivers
v0x206ed60_0 .net *"_ivl_6", 1 0, L_0x2071310;  1 drivers
v0x206ee90_0 .net *"_ivl_8", 1 0, L_0x203b800;  1 drivers
v0x206ef70_0 .var "clk", 0 0;
v0x206f010_0 .net "in", 2 0, v0x206d230_0;  1 drivers
v0x206f0b0_0 .net "out_dut", 1 0, L_0x2070690;  1 drivers
v0x206f170_0 .net "out_ref", 1 0, L_0x206ff10;  1 drivers
v0x206f240_0 .var/2u "stats1", 159 0;
v0x206f300_0 .var/2u "strobe", 0 0;
v0x206f3c0_0 .net "tb_match", 0 0, L_0x20715e0;  1 drivers
v0x206f480_0 .net "tb_mismatch", 0 0, L_0x203af40;  1 drivers
v0x206f540_0 .net "wavedrom_enable", 0 0, v0x206d2f0_0;  1 drivers
v0x206f610_0 .net "wavedrom_title", 511 0, v0x206d390_0;  1 drivers
L_0x20711d0 .concat [ 2 0 0 0], L_0x206ff10;
L_0x2071270 .concat [ 2 0 0 0], L_0x206ff10;
L_0x2071310 .concat [ 2 0 0 0], L_0x2070690;
L_0x2071400 .concat [ 2 0 0 0], L_0x206ff10;
L_0x20715e0 .cmp/eeq 2, L_0x20711d0, L_0x20714d0;
S_0x2042aa0 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0x2042910;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 2 "out";
v0x203b1b0_0 .net *"_ivl_1", 0 0, L_0x206f740;  1 drivers
L_0x7f5dda4ef060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x203b250_0 .net *"_ivl_11", 0 0, L_0x7f5dda4ef060;  1 drivers
v0x202f0b0_0 .net *"_ivl_12", 1 0, L_0x206fbb0;  1 drivers
v0x206c160_0 .net *"_ivl_15", 0 0, L_0x206fcf0;  1 drivers
v0x206c240_0 .net *"_ivl_16", 1 0, L_0x206fdd0;  1 drivers
L_0x7f5dda4ef0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x206c370_0 .net *"_ivl_19", 0 0, L_0x7f5dda4ef0a8;  1 drivers
v0x206c450_0 .net *"_ivl_2", 1 0, L_0x206f8a0;  1 drivers
L_0x7f5dda4ef018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x206c530_0 .net *"_ivl_5", 0 0, L_0x7f5dda4ef018;  1 drivers
v0x206c610_0 .net *"_ivl_7", 0 0, L_0x206f970;  1 drivers
v0x206c6f0_0 .net *"_ivl_8", 1 0, L_0x206fa10;  1 drivers
v0x206c7d0_0 .net "in", 2 0, v0x206d230_0;  alias, 1 drivers
v0x206c8b0_0 .net "out", 1 0, L_0x206ff10;  alias, 1 drivers
L_0x206f740 .part v0x206d230_0, 0, 1;
L_0x206f8a0 .concat [ 1 1 0 0], L_0x206f740, L_0x7f5dda4ef018;
L_0x206f970 .part v0x206d230_0, 1, 1;
L_0x206fa10 .concat [ 1 1 0 0], L_0x206f970, L_0x7f5dda4ef060;
L_0x206fbb0 .arith/sum 2, L_0x206f8a0, L_0x206fa10;
L_0x206fcf0 .part v0x206d230_0, 2, 1;
L_0x206fdd0 .concat [ 1 1 0 0], L_0x206fcf0, L_0x7f5dda4ef0a8;
L_0x206ff10 .arith/sum 2, L_0x206fbb0, L_0x206fdd0;
S_0x206c9f0 .scope module, "stim1" "stimulus_gen" 3 84, 3 14 0, S_0x2042910;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 3 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x206d170_0 .net "clk", 0 0, v0x206ef70_0;  1 drivers
v0x206d230_0 .var "in", 2 0;
v0x206d2f0_0 .var "wavedrom_enable", 0 0;
v0x206d390_0 .var "wavedrom_title", 511 0;
E_0x203ebc0/0 .event negedge, v0x206d170_0;
E_0x203ebc0/1 .event posedge, v0x206d170_0;
E_0x203ebc0 .event/or E_0x203ebc0/0, E_0x203ebc0/1;
E_0x203e830 .event negedge, v0x206d170_0;
E_0x203ec00 .event posedge, v0x206d170_0;
S_0x206cc70 .scope task, "wavedrom_start" "wavedrom_start" 3 25, 3 25 0, S_0x206c9f0;
 .timescale -12 -12;
v0x206ce70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x206cf70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 28, 3 28 0, S_0x206c9f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x206d4d0 .scope module, "top_module1" "top_module" 3 92, 4 1 0, S_0x2042910;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 2 "out";
L_0x202efe0 .functor AND 1, L_0x2070810, L_0x2070a40, C4<1>, C4<1>;
L_0x2043240 .functor AND 1, L_0x202efe0, L_0x2070de0, C4<1>, C4<1>;
L_0x2070d70 .functor AND 1, L_0x2043240, L_0x2070fc0, C4<1>, C4<1>;
v0x206d700_0 .net *"_ivl_10", 0 0, L_0x2070550;  1 drivers
v0x206d800_0 .net *"_ivl_16", 0 0, L_0x2070810;  1 drivers
v0x206d8e0_0 .net *"_ivl_18", 0 0, L_0x20708b0;  1 drivers
v0x206d9a0_0 .net *"_ivl_20", 0 0, L_0x20709a0;  1 drivers
v0x206da80_0 .net *"_ivl_21", 0 0, L_0x2070a40;  1 drivers
v0x206dbb0_0 .net *"_ivl_23", 0 0, L_0x202efe0;  1 drivers
v0x206dc90_0 .net *"_ivl_26", 0 0, L_0x2070c30;  1 drivers
v0x206dd70_0 .net *"_ivl_28", 0 0, L_0x2070cd0;  1 drivers
v0x206de50_0 .net *"_ivl_29", 0 0, L_0x2070de0;  1 drivers
v0x206dfc0_0 .net *"_ivl_3", 0 0, L_0x20700f0;  1 drivers
v0x206e0a0_0 .net *"_ivl_31", 0 0, L_0x2043240;  1 drivers
v0x206e180_0 .net *"_ivl_34", 0 0, L_0x2070fc0;  1 drivers
v0x206e260_0 .net *"_ivl_35", 0 0, L_0x2070d70;  1 drivers
v0x206e340_0 .net *"_ivl_5", 0 0, L_0x2070190;  1 drivers
v0x206e420_0 .net *"_ivl_6", 0 0, L_0x2070340;  1 drivers
v0x206e500_0 .net *"_ivl_9", 0 0, L_0x2070480;  1 drivers
v0x206e5e0_0 .net "in", 2 0, v0x206d230_0;  alias, 1 drivers
v0x206e6a0_0 .net "out", 1 0, L_0x2070690;  alias, 1 drivers
L_0x20700f0 .part v0x206d230_0, 2, 1;
L_0x2070190 .part v0x206d230_0, 1, 1;
L_0x2070340 .arith/sum 1, L_0x20700f0, L_0x2070190;
L_0x2070480 .part v0x206d230_0, 0, 1;
L_0x2070550 .arith/sum 1, L_0x2070340, L_0x2070480;
L_0x2070690 .concat8 [ 1 1 0 0], L_0x2070d70, L_0x2070550;
L_0x2070810 .part v0x206d230_0, 2, 1;
L_0x20708b0 .part v0x206d230_0, 1, 1;
L_0x20709a0 .part v0x206d230_0, 1, 1;
L_0x2070a40 .arith/sum 1, L_0x20708b0, L_0x20709a0;
L_0x2070c30 .part v0x206d230_0, 0, 1;
L_0x2070cd0 .part v0x206d230_0, 2, 1;
L_0x2070de0 .arith/sum 1, L_0x2070c30, L_0x2070cd0;
L_0x2070fc0 .part v0x206d230_0, 0, 1;
S_0x206e7e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 98, 3 98 0, S_0x2042910;
 .timescale -12 -12;
E_0x20299f0 .event anyedge, v0x206f300_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x206f300_0;
    %nor/r;
    %assign/vec4 v0x206f300_0, 0;
    %wait E_0x20299f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x206c9f0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x206d230_0, 0;
    %wait E_0x203e830;
    %pushi/vec4 9, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x203ec00;
    %load/vec4 v0x206d230_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x206d230_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x203e830;
    %fork TD_tb.stim1.wavedrom_stop, S_0x206cf70;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x203ebc0;
    %vpi_func 3 43 "$random" 32 {0 0 0};
    %pad/s 3;
    %assign/vec4 v0x206d230_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2042910;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x206ef70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x206f300_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2042910;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x206ef70_0;
    %inv;
    %store/vec4 v0x206ef70_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2042910;
T_6 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0x206d170_0, v0x206f480_0, v0x206f010_0, v0x206f170_0, v0x206f0b0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2042910;
T_7 ;
    %load/vec4 v0x206f240_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x206f240_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x206f240_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x206f240_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x206f240_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 111 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x206f240_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x206f240_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2042910;
T_8 ;
    %wait E_0x203ebc0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x206f240_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x206f240_0, 4, 32;
    %load/vec4 v0x206f3c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x206f240_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 123 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x206f240_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x206f240_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x206f240_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x206f170_0;
    %load/vec4 v0x206f170_0;
    %load/vec4 v0x206f0b0_0;
    %xor;
    %load/vec4 v0x206f170_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x206f240_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 127 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x206f240_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x206f240_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x206f240_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/popcount3/popcount3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/popcount3/iter0/response21/top_module.sv";
