Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 01a23979ec294e449318540b2c2d9113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_driver_7seg_8digits_behav xil_defaultlib.tb_driver_7seg_8digits -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=2)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [\cnt_up_down(g_cnt_width=3)\]
Compiling architecture behavioral of entity xil_defaultlib.char_7seg [char_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=1)\]
Compiling architecture behavioral of entity xil_defaultlib.states_1 [states_1_default]
Compiling architecture behavioral of entity xil_defaultlib.driver_7seg_8digits [driver_7seg_8digits_default]
Compiling architecture testbench of entity xil_defaultlib.tb_driver_7seg_8digits
Built simulation snapshot tb_driver_7seg_8digits_behav
