module dff_2bit_r (clk, reset_n, d, q);
	input clk, reset_n;
	input [1:0] d;
	output reg [1:0] q;
	
	always @(posedge clk or negedge reset_n)
		begin
			if(~reset_n) q<=2'b0;
			else q<=d;
		
		end
		
endmodule