
drone_swarn_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009c6c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000068c  08009d80  08009d80  00019d80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a40c  0800a40c  000202dc  2**0
                  CONTENTS
  4 .ARM          00000000  0800a40c  0800a40c  000202dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a40c  0800a40c  000202dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a40c  0800a40c  0001a40c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a410  0800a410  0001a410  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002dc  20000000  0800a414  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000030c  200002dc  0800a6f0  000202dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005e8  0800a6f0  000205e8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000202dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000129bd  00000000  00000000  00020305  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002483  00000000  00000000  00032cc2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011e8  00000000  00000000  00035148  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001118  00000000  00000000  00036330  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a0aa  00000000  00000000  00037448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000141b8  00000000  00000000  000514f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009158e  00000000  00000000  000656aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f6c38  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000060e4  00000000  00000000  000f6c88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200002dc 	.word	0x200002dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08009d64 	.word	0x08009d64

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200002e0 	.word	0x200002e0
 800014c:	08009d64 	.word	0x08009d64

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_fcmpun>:
 80010d0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010d4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80010d8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010dc:	d102      	bne.n	80010e4 <__aeabi_fcmpun+0x14>
 80010de:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010e2:	d108      	bne.n	80010f6 <__aeabi_fcmpun+0x26>
 80010e4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010e8:	d102      	bne.n	80010f0 <__aeabi_fcmpun+0x20>
 80010ea:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010ee:	d102      	bne.n	80010f6 <__aeabi_fcmpun+0x26>
 80010f0:	f04f 0000 	mov.w	r0, #0
 80010f4:	4770      	bx	lr
 80010f6:	f04f 0001 	mov.w	r0, #1
 80010fa:	4770      	bx	lr

080010fc <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void __io_putchar(int ch) {
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
//	ITM_SendChar(ch) ;
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8001104:	1d39      	adds	r1, r7, #4
 8001106:	f04f 33ff 	mov.w	r3, #4294967295
 800110a:	2201      	movs	r2, #1
 800110c:	4803      	ldr	r0, [pc, #12]	; (800111c <__io_putchar+0x20>)
 800110e:	f004 fa18 	bl	8005542 <HAL_UART_Transmit>
}
 8001112:	bf00      	nop
 8001114:	3708      	adds	r7, #8
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	2000047c 	.word	0x2000047c

08001120 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001124:	f000 fd98 	bl	8001c58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001128:	f000 f842 	bl	80011b0 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
HAL_Init();
 800112c:	f000 fd94 	bl	8001c58 <HAL_Init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001130:	f000 fa7a 	bl	8001628 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001134:	f000 f87e 	bl	8001234 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8001138:	f000 fa4c 	bl	80015d4 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 800113c:	f000 f8e0 	bl	8001300 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001140:	f000 f9e0 	bl	8001504 <MX_TIM3_Init>
  MX_TIM2_Init();
 8001144:	f000 f988 	bl	8001458 <MX_TIM2_Init>
  MX_SPI1_Init();
 8001148:	f000 f8a4 	bl	8001294 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  HAL_Init();
 800114c:	f000 fd84 	bl	8001c58 <HAL_Init>

//  fc_powerup();

   Self_test_mpu6050(&hi2c1) ;
 8001150:	4811      	ldr	r0, [pc, #68]	; (8001198 <main+0x78>)
 8001152:	f004 fb75 	bl	8005840 <Self_test_mpu6050>
   Mpu6050_Init(&hi2c1) ;			//initalise gyroscope
 8001156:	4810      	ldr	r0, [pc, #64]	; (8001198 <main+0x78>)
 8001158:	f004 fdf2 	bl	8005d40 <Mpu6050_Init>
   gyro_calibrate(&hi2c1,  &Gyro_Calib);
 800115c:	490f      	ldr	r1, [pc, #60]	; (800119c <main+0x7c>)
 800115e:	480e      	ldr	r0, [pc, #56]	; (8001198 <main+0x78>)
 8001160:	f004 ff42 	bl	8005fe8 <gyro_calibrate>

   HAL_TIM_Base_Init(&htim2) ;
 8001164:	480e      	ldr	r0, [pc, #56]	; (80011a0 <main+0x80>)
 8001166:	f003 fa99 	bl	800469c <HAL_TIM_Base_Init>
   HAL_TIM_Base_Start_IT(&htim2) ;
 800116a:	480d      	ldr	r0, [pc, #52]	; (80011a0 <main+0x80>)
 800116c:	f003 faee 	bl	800474c <HAL_TIM_Base_Start_IT>
//
//   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
//   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
//   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
//   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
   Sx1278_Init(&hspi1);
 8001170:	480c      	ldr	r0, [pc, #48]	; (80011a4 <main+0x84>)
 8001172:	f005 facc 	bl	800670e <Sx1278_Init>
    /* USER CODE BEGIN 3 */
//get_gyro(&hi2c1, &Gyro_Data, &Gyro_Calib) ;
//get_Accl(&hi2c1, &Accl_Data) ;
//
//printf(" %0.2lf , %0.2lf , %0.2lf ,%0.2lf , %0.2lf , %0.2lf \r" , Gyro_Data.pitch , Gyro_Data.roll, Gyro_Data.yaw , Accl_Data.pitch , Accl_Data.roll, Accl_Data.yaw);
		 Sx1278_send(&hspi1, tx_data, 254) ;
 8001176:	22fe      	movs	r2, #254	; 0xfe
 8001178:	490b      	ldr	r1, [pc, #44]	; (80011a8 <main+0x88>)
 800117a:	480a      	ldr	r0, [pc, #40]	; (80011a4 <main+0x84>)
 800117c:	f005 fb52 	bl	8006824 <Sx1278_send>
		 Sx1278_start_rx(&hspi1) ;
 8001180:	4808      	ldr	r0, [pc, #32]	; (80011a4 <main+0x84>)
 8001182:	f005 faf3 	bl	800676c <Sx1278_start_rx>
		 HAL_Delay(200) ;
 8001186:	20c8      	movs	r0, #200	; 0xc8
 8001188:	f000 fdc8 	bl	8001d1c <HAL_Delay>
		 Sx1278_recieve(&hspi1 , rx_data) ;
 800118c:	4907      	ldr	r1, [pc, #28]	; (80011ac <main+0x8c>)
 800118e:	4805      	ldr	r0, [pc, #20]	; (80011a4 <main+0x84>)
 8001190:	f005 faf8 	bl	8006784 <Sx1278_recieve>
		 Sx1278_send(&hspi1, tx_data, 254) ;
 8001194:	e7ef      	b.n	8001176 <main+0x56>
 8001196:	bf00      	nop
 8001198:	200002f8 	.word	0x200002f8
 800119c:	200004c4 	.word	0x200004c4
 80011a0:	200003ec 	.word	0x200003ec
 80011a4:	2000034c 	.word	0x2000034c
 80011a8:	20000000 	.word	0x20000000
 80011ac:	200004d0 	.word	0x200004d0

080011b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b090      	sub	sp, #64	; 0x40
 80011b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011b6:	f107 0318 	add.w	r3, r7, #24
 80011ba:	2228      	movs	r2, #40	; 0x28
 80011bc:	2100      	movs	r1, #0
 80011be:	4618      	mov	r0, r3
 80011c0:	f005 fbb4 	bl	800692c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011c4:	1d3b      	adds	r3, r7, #4
 80011c6:	2200      	movs	r2, #0
 80011c8:	601a      	str	r2, [r3, #0]
 80011ca:	605a      	str	r2, [r3, #4]
 80011cc:	609a      	str	r2, [r3, #8]
 80011ce:	60da      	str	r2, [r3, #12]
 80011d0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011d2:	2302      	movs	r3, #2
 80011d4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011d6:	2301      	movs	r3, #1
 80011d8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011da:	2310      	movs	r3, #16
 80011dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011de:	2302      	movs	r3, #2
 80011e0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80011e2:	2300      	movs	r3, #0
 80011e4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80011e6:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80011ea:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011ec:	f107 0318 	add.w	r3, r7, #24
 80011f0:	4618      	mov	r0, r3
 80011f2:	f002 f8bb 	bl	800336c <HAL_RCC_OscConfig>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80011fc:	f000 fa5d 	bl	80016ba <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001200:	230f      	movs	r3, #15
 8001202:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001204:	2302      	movs	r3, #2
 8001206:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001208:	2300      	movs	r3, #0
 800120a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800120c:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001210:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001212:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001216:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001218:	1d3b      	adds	r3, r7, #4
 800121a:	2102      	movs	r1, #2
 800121c:	4618      	mov	r0, r3
 800121e:	f002 fb27 	bl	8003870 <HAL_RCC_ClockConfig>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d001      	beq.n	800122c <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8001228:	f000 fa47 	bl	80016ba <Error_Handler>
  }
}
 800122c:	bf00      	nop
 800122e:	3740      	adds	r7, #64	; 0x40
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}

08001234 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001238:	4b13      	ldr	r3, [pc, #76]	; (8001288 <MX_I2C1_Init+0x54>)
 800123a:	4a14      	ldr	r2, [pc, #80]	; (800128c <MX_I2C1_Init+0x58>)
 800123c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800123e:	4b12      	ldr	r3, [pc, #72]	; (8001288 <MX_I2C1_Init+0x54>)
 8001240:	4a13      	ldr	r2, [pc, #76]	; (8001290 <MX_I2C1_Init+0x5c>)
 8001242:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_16_9;
 8001244:	4b10      	ldr	r3, [pc, #64]	; (8001288 <MX_I2C1_Init+0x54>)
 8001246:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800124a:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800124c:	4b0e      	ldr	r3, [pc, #56]	; (8001288 <MX_I2C1_Init+0x54>)
 800124e:	2200      	movs	r2, #0
 8001250:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001252:	4b0d      	ldr	r3, [pc, #52]	; (8001288 <MX_I2C1_Init+0x54>)
 8001254:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001258:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800125a:	4b0b      	ldr	r3, [pc, #44]	; (8001288 <MX_I2C1_Init+0x54>)
 800125c:	2200      	movs	r2, #0
 800125e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001260:	4b09      	ldr	r3, [pc, #36]	; (8001288 <MX_I2C1_Init+0x54>)
 8001262:	2200      	movs	r2, #0
 8001264:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001266:	4b08      	ldr	r3, [pc, #32]	; (8001288 <MX_I2C1_Init+0x54>)
 8001268:	2200      	movs	r2, #0
 800126a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800126c:	4b06      	ldr	r3, [pc, #24]	; (8001288 <MX_I2C1_Init+0x54>)
 800126e:	2200      	movs	r2, #0
 8001270:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001272:	4805      	ldr	r0, [pc, #20]	; (8001288 <MX_I2C1_Init+0x54>)
 8001274:	f001 f820 	bl	80022b8 <HAL_I2C_Init>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 800127e:	f000 fa1c 	bl	80016ba <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001282:	bf00      	nop
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	200002f8 	.word	0x200002f8
 800128c:	40005400 	.word	0x40005400
 8001290:	00061a80 	.word	0x00061a80

08001294 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001298:	4b17      	ldr	r3, [pc, #92]	; (80012f8 <MX_SPI1_Init+0x64>)
 800129a:	4a18      	ldr	r2, [pc, #96]	; (80012fc <MX_SPI1_Init+0x68>)
 800129c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800129e:	4b16      	ldr	r3, [pc, #88]	; (80012f8 <MX_SPI1_Init+0x64>)
 80012a0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80012a4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80012a6:	4b14      	ldr	r3, [pc, #80]	; (80012f8 <MX_SPI1_Init+0x64>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80012ac:	4b12      	ldr	r3, [pc, #72]	; (80012f8 <MX_SPI1_Init+0x64>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012b2:	4b11      	ldr	r3, [pc, #68]	; (80012f8 <MX_SPI1_Init+0x64>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012b8:	4b0f      	ldr	r3, [pc, #60]	; (80012f8 <MX_SPI1_Init+0x64>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80012be:	4b0e      	ldr	r3, [pc, #56]	; (80012f8 <MX_SPI1_Init+0x64>)
 80012c0:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80012c4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80012c6:	4b0c      	ldr	r3, [pc, #48]	; (80012f8 <MX_SPI1_Init+0x64>)
 80012c8:	2208      	movs	r2, #8
 80012ca:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012cc:	4b0a      	ldr	r3, [pc, #40]	; (80012f8 <MX_SPI1_Init+0x64>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80012d2:	4b09      	ldr	r3, [pc, #36]	; (80012f8 <MX_SPI1_Init+0x64>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012d8:	4b07      	ldr	r3, [pc, #28]	; (80012f8 <MX_SPI1_Init+0x64>)
 80012da:	2200      	movs	r2, #0
 80012dc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80012de:	4b06      	ldr	r3, [pc, #24]	; (80012f8 <MX_SPI1_Init+0x64>)
 80012e0:	220a      	movs	r2, #10
 80012e2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80012e4:	4804      	ldr	r0, [pc, #16]	; (80012f8 <MX_SPI1_Init+0x64>)
 80012e6:	f002 fc51 	bl	8003b8c <HAL_SPI_Init>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80012f0:	f000 f9e3 	bl	80016ba <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80012f4:	bf00      	nop
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	2000034c 	.word	0x2000034c
 80012fc:	40013000 	.word	0x40013000

08001300 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b092      	sub	sp, #72	; 0x48
 8001304:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001306:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800130a:	2200      	movs	r2, #0
 800130c:	601a      	str	r2, [r3, #0]
 800130e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001310:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001314:	2200      	movs	r2, #0
 8001316:	601a      	str	r2, [r3, #0]
 8001318:	605a      	str	r2, [r3, #4]
 800131a:	609a      	str	r2, [r3, #8]
 800131c:	60da      	str	r2, [r3, #12]
 800131e:	611a      	str	r2, [r3, #16]
 8001320:	615a      	str	r2, [r3, #20]
 8001322:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001324:	1d3b      	adds	r3, r7, #4
 8001326:	2220      	movs	r2, #32
 8001328:	2100      	movs	r1, #0
 800132a:	4618      	mov	r0, r3
 800132c:	f005 fafe 	bl	800692c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001330:	4b47      	ldr	r3, [pc, #284]	; (8001450 <MX_TIM1_Init+0x150>)
 8001332:	4a48      	ldr	r2, [pc, #288]	; (8001454 <MX_TIM1_Init+0x154>)
 8001334:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 100;
 8001336:	4b46      	ldr	r3, [pc, #280]	; (8001450 <MX_TIM1_Init+0x150>)
 8001338:	2264      	movs	r2, #100	; 0x64
 800133a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800133c:	4b44      	ldr	r3, [pc, #272]	; (8001450 <MX_TIM1_Init+0x150>)
 800133e:	2200      	movs	r2, #0
 8001340:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 6400;
 8001342:	4b43      	ldr	r3, [pc, #268]	; (8001450 <MX_TIM1_Init+0x150>)
 8001344:	f44f 52c8 	mov.w	r2, #6400	; 0x1900
 8001348:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800134a:	4b41      	ldr	r3, [pc, #260]	; (8001450 <MX_TIM1_Init+0x150>)
 800134c:	2200      	movs	r2, #0
 800134e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001350:	4b3f      	ldr	r3, [pc, #252]	; (8001450 <MX_TIM1_Init+0x150>)
 8001352:	2200      	movs	r2, #0
 8001354:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001356:	4b3e      	ldr	r3, [pc, #248]	; (8001450 <MX_TIM1_Init+0x150>)
 8001358:	2200      	movs	r2, #0
 800135a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800135c:	483c      	ldr	r0, [pc, #240]	; (8001450 <MX_TIM1_Init+0x150>)
 800135e:	f003 fa96 	bl	800488e <HAL_TIM_PWM_Init>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d001      	beq.n	800136c <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001368:	f000 f9a7 	bl	80016ba <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800136c:	2300      	movs	r3, #0
 800136e:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001370:	2300      	movs	r3, #0
 8001372:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001374:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001378:	4619      	mov	r1, r3
 800137a:	4835      	ldr	r0, [pc, #212]	; (8001450 <MX_TIM1_Init+0x150>)
 800137c:	f003 ffd0 	bl	8005320 <HAL_TIMEx_MasterConfigSynchronization>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001386:	f000 f998 	bl	80016ba <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800138a:	2360      	movs	r3, #96	; 0x60
 800138c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800138e:	2300      	movs	r3, #0
 8001390:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001392:	2300      	movs	r3, #0
 8001394:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001396:	2300      	movs	r3, #0
 8001398:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800139a:	2300      	movs	r3, #0
 800139c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800139e:	2300      	movs	r3, #0
 80013a0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80013a2:	2300      	movs	r3, #0
 80013a4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013aa:	2200      	movs	r2, #0
 80013ac:	4619      	mov	r1, r3
 80013ae:	4828      	ldr	r0, [pc, #160]	; (8001450 <MX_TIM1_Init+0x150>)
 80013b0:	f003 fcc2 	bl	8004d38 <HAL_TIM_PWM_ConfigChannel>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 80013ba:	f000 f97e 	bl	80016ba <Error_Handler>
  }
  sConfigOC.Pulse = 6400;
 80013be:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 80013c2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80013c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013c8:	2204      	movs	r2, #4
 80013ca:	4619      	mov	r1, r3
 80013cc:	4820      	ldr	r0, [pc, #128]	; (8001450 <MX_TIM1_Init+0x150>)
 80013ce:	f003 fcb3 	bl	8004d38 <HAL_TIM_PWM_ConfigChannel>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 80013d8:	f000 f96f 	bl	80016ba <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 80013dc:	2300      	movs	r3, #0
 80013de:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80013e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013e4:	2208      	movs	r2, #8
 80013e6:	4619      	mov	r1, r3
 80013e8:	4819      	ldr	r0, [pc, #100]	; (8001450 <MX_TIM1_Init+0x150>)
 80013ea:	f003 fca5 	bl	8004d38 <HAL_TIM_PWM_ConfigChannel>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d001      	beq.n	80013f8 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80013f4:	f000 f961 	bl	80016ba <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80013f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013fc:	220c      	movs	r2, #12
 80013fe:	4619      	mov	r1, r3
 8001400:	4813      	ldr	r0, [pc, #76]	; (8001450 <MX_TIM1_Init+0x150>)
 8001402:	f003 fc99 	bl	8004d38 <HAL_TIM_PWM_ConfigChannel>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 800140c:	f000 f955 	bl	80016ba <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001410:	2300      	movs	r3, #0
 8001412:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001414:	2300      	movs	r3, #0
 8001416:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001418:	2300      	movs	r3, #0
 800141a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800141c:	2300      	movs	r3, #0
 800141e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001420:	2300      	movs	r3, #0
 8001422:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001424:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001428:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800142a:	2300      	movs	r3, #0
 800142c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800142e:	1d3b      	adds	r3, r7, #4
 8001430:	4619      	mov	r1, r3
 8001432:	4807      	ldr	r0, [pc, #28]	; (8001450 <MX_TIM1_Init+0x150>)
 8001434:	f003 ffd2 	bl	80053dc <HAL_TIMEx_ConfigBreakDeadTime>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 800143e:	f000 f93c 	bl	80016ba <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001442:	4803      	ldr	r0, [pc, #12]	; (8001450 <MX_TIM1_Init+0x150>)
 8001444:	f000 fa4a 	bl	80018dc <HAL_TIM_MspPostInit>

}
 8001448:	bf00      	nop
 800144a:	3748      	adds	r7, #72	; 0x48
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}
 8001450:	200003a4 	.word	0x200003a4
 8001454:	40012c00 	.word	0x40012c00

08001458 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b08a      	sub	sp, #40	; 0x28
 800145c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800145e:	f107 0320 	add.w	r3, r7, #32
 8001462:	2200      	movs	r2, #0
 8001464:	601a      	str	r2, [r3, #0]
 8001466:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001468:	1d3b      	adds	r3, r7, #4
 800146a:	2200      	movs	r2, #0
 800146c:	601a      	str	r2, [r3, #0]
 800146e:	605a      	str	r2, [r3, #4]
 8001470:	609a      	str	r2, [r3, #8]
 8001472:	60da      	str	r2, [r3, #12]
 8001474:	611a      	str	r2, [r3, #16]
 8001476:	615a      	str	r2, [r3, #20]
 8001478:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800147a:	4b21      	ldr	r3, [pc, #132]	; (8001500 <MX_TIM2_Init+0xa8>)
 800147c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001480:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 100;
 8001482:	4b1f      	ldr	r3, [pc, #124]	; (8001500 <MX_TIM2_Init+0xa8>)
 8001484:	2264      	movs	r2, #100	; 0x64
 8001486:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001488:	4b1d      	ldr	r3, [pc, #116]	; (8001500 <MX_TIM2_Init+0xa8>)
 800148a:	2200      	movs	r2, #0
 800148c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 6400;
 800148e:	4b1c      	ldr	r3, [pc, #112]	; (8001500 <MX_TIM2_Init+0xa8>)
 8001490:	f44f 52c8 	mov.w	r2, #6400	; 0x1900
 8001494:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001496:	4b1a      	ldr	r3, [pc, #104]	; (8001500 <MX_TIM2_Init+0xa8>)
 8001498:	2200      	movs	r2, #0
 800149a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800149c:	4b18      	ldr	r3, [pc, #96]	; (8001500 <MX_TIM2_Init+0xa8>)
 800149e:	2200      	movs	r2, #0
 80014a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 80014a2:	4817      	ldr	r0, [pc, #92]	; (8001500 <MX_TIM2_Init+0xa8>)
 80014a4:	f003 f9a4 	bl	80047f0 <HAL_TIM_OC_Init>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d001      	beq.n	80014b2 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80014ae:	f000 f904 	bl	80016ba <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014b2:	2300      	movs	r3, #0
 80014b4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014b6:	2300      	movs	r3, #0
 80014b8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014ba:	f107 0320 	add.w	r3, r7, #32
 80014be:	4619      	mov	r1, r3
 80014c0:	480f      	ldr	r0, [pc, #60]	; (8001500 <MX_TIM2_Init+0xa8>)
 80014c2:	f003 ff2d 	bl	8005320 <HAL_TIMEx_MasterConfigSynchronization>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d001      	beq.n	80014d0 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 80014cc:	f000 f8f5 	bl	80016ba <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80014d0:	2300      	movs	r3, #0
 80014d2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80014d4:	2300      	movs	r3, #0
 80014d6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014d8:	2300      	movs	r3, #0
 80014da:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014dc:	2300      	movs	r3, #0
 80014de:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014e0:	1d3b      	adds	r3, r7, #4
 80014e2:	2200      	movs	r2, #0
 80014e4:	4619      	mov	r1, r3
 80014e6:	4806      	ldr	r0, [pc, #24]	; (8001500 <MX_TIM2_Init+0xa8>)
 80014e8:	f003 fbca 	bl	8004c80 <HAL_TIM_OC_ConfigChannel>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d001      	beq.n	80014f6 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 80014f2:	f000 f8e2 	bl	80016ba <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80014f6:	bf00      	nop
 80014f8:	3728      	adds	r7, #40	; 0x28
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	200003ec 	.word	0x200003ec

08001504 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b08a      	sub	sp, #40	; 0x28
 8001508:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800150a:	f107 0320 	add.w	r3, r7, #32
 800150e:	2200      	movs	r2, #0
 8001510:	601a      	str	r2, [r3, #0]
 8001512:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001514:	1d3b      	adds	r3, r7, #4
 8001516:	2200      	movs	r2, #0
 8001518:	601a      	str	r2, [r3, #0]
 800151a:	605a      	str	r2, [r3, #4]
 800151c:	609a      	str	r2, [r3, #8]
 800151e:	60da      	str	r2, [r3, #12]
 8001520:	611a      	str	r2, [r3, #16]
 8001522:	615a      	str	r2, [r3, #20]
 8001524:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001526:	4b29      	ldr	r3, [pc, #164]	; (80015cc <MX_TIM3_Init+0xc8>)
 8001528:	4a29      	ldr	r2, [pc, #164]	; (80015d0 <MX_TIM3_Init+0xcc>)
 800152a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 100;
 800152c:	4b27      	ldr	r3, [pc, #156]	; (80015cc <MX_TIM3_Init+0xc8>)
 800152e:	2264      	movs	r2, #100	; 0x64
 8001530:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001532:	4b26      	ldr	r3, [pc, #152]	; (80015cc <MX_TIM3_Init+0xc8>)
 8001534:	2200      	movs	r2, #0
 8001536:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 32000;
 8001538:	4b24      	ldr	r3, [pc, #144]	; (80015cc <MX_TIM3_Init+0xc8>)
 800153a:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 800153e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001540:	4b22      	ldr	r3, [pc, #136]	; (80015cc <MX_TIM3_Init+0xc8>)
 8001542:	2200      	movs	r2, #0
 8001544:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001546:	4b21      	ldr	r3, [pc, #132]	; (80015cc <MX_TIM3_Init+0xc8>)
 8001548:	2200      	movs	r2, #0
 800154a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800154c:	481f      	ldr	r0, [pc, #124]	; (80015cc <MX_TIM3_Init+0xc8>)
 800154e:	f003 f99e 	bl	800488e <HAL_TIM_PWM_Init>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d001      	beq.n	800155c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001558:	f000 f8af 	bl	80016ba <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800155c:	2300      	movs	r3, #0
 800155e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001560:	2300      	movs	r3, #0
 8001562:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001564:	f107 0320 	add.w	r3, r7, #32
 8001568:	4619      	mov	r1, r3
 800156a:	4818      	ldr	r0, [pc, #96]	; (80015cc <MX_TIM3_Init+0xc8>)
 800156c:	f003 fed8 	bl	8005320 <HAL_TIMEx_MasterConfigSynchronization>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d001      	beq.n	800157a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001576:	f000 f8a0 	bl	80016ba <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800157a:	2360      	movs	r3, #96	; 0x60
 800157c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 16000;
 800157e:	f44f 537a 	mov.w	r3, #16000	; 0x3e80
 8001582:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001584:	2300      	movs	r3, #0
 8001586:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001588:	2300      	movs	r3, #0
 800158a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800158c:	1d3b      	adds	r3, r7, #4
 800158e:	2208      	movs	r2, #8
 8001590:	4619      	mov	r1, r3
 8001592:	480e      	ldr	r0, [pc, #56]	; (80015cc <MX_TIM3_Init+0xc8>)
 8001594:	f003 fbd0 	bl	8004d38 <HAL_TIM_PWM_ConfigChannel>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d001      	beq.n	80015a2 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 800159e:	f000 f88c 	bl	80016ba <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 80015a2:	2300      	movs	r3, #0
 80015a4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80015a6:	1d3b      	adds	r3, r7, #4
 80015a8:	220c      	movs	r2, #12
 80015aa:	4619      	mov	r1, r3
 80015ac:	4807      	ldr	r0, [pc, #28]	; (80015cc <MX_TIM3_Init+0xc8>)
 80015ae:	f003 fbc3 	bl	8004d38 <HAL_TIM_PWM_ConfigChannel>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d001      	beq.n	80015bc <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 80015b8:	f000 f87f 	bl	80016ba <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80015bc:	4803      	ldr	r0, [pc, #12]	; (80015cc <MX_TIM3_Init+0xc8>)
 80015be:	f000 f98d 	bl	80018dc <HAL_TIM_MspPostInit>

}
 80015c2:	bf00      	nop
 80015c4:	3728      	adds	r7, #40	; 0x28
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	20000434 	.word	0x20000434
 80015d0:	40000400 	.word	0x40000400

080015d4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80015d8:	4b11      	ldr	r3, [pc, #68]	; (8001620 <MX_USART2_UART_Init+0x4c>)
 80015da:	4a12      	ldr	r2, [pc, #72]	; (8001624 <MX_USART2_UART_Init+0x50>)
 80015dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80015de:	4b10      	ldr	r3, [pc, #64]	; (8001620 <MX_USART2_UART_Init+0x4c>)
 80015e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80015e6:	4b0e      	ldr	r3, [pc, #56]	; (8001620 <MX_USART2_UART_Init+0x4c>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80015ec:	4b0c      	ldr	r3, [pc, #48]	; (8001620 <MX_USART2_UART_Init+0x4c>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80015f2:	4b0b      	ldr	r3, [pc, #44]	; (8001620 <MX_USART2_UART_Init+0x4c>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80015f8:	4b09      	ldr	r3, [pc, #36]	; (8001620 <MX_USART2_UART_Init+0x4c>)
 80015fa:	220c      	movs	r2, #12
 80015fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015fe:	4b08      	ldr	r3, [pc, #32]	; (8001620 <MX_USART2_UART_Init+0x4c>)
 8001600:	2200      	movs	r2, #0
 8001602:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001604:	4b06      	ldr	r3, [pc, #24]	; (8001620 <MX_USART2_UART_Init+0x4c>)
 8001606:	2200      	movs	r2, #0
 8001608:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800160a:	4805      	ldr	r0, [pc, #20]	; (8001620 <MX_USART2_UART_Init+0x4c>)
 800160c:	f003 ff49 	bl	80054a2 <HAL_UART_Init>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001616:	f000 f850 	bl	80016ba <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800161a:	bf00      	nop
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	2000047c 	.word	0x2000047c
 8001624:	40004400 	.word	0x40004400

08001628 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b086      	sub	sp, #24
 800162c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800162e:	f107 0308 	add.w	r3, r7, #8
 8001632:	2200      	movs	r2, #0
 8001634:	601a      	str	r2, [r3, #0]
 8001636:	605a      	str	r2, [r3, #4]
 8001638:	609a      	str	r2, [r3, #8]
 800163a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800163c:	4b18      	ldr	r3, [pc, #96]	; (80016a0 <MX_GPIO_Init+0x78>)
 800163e:	699b      	ldr	r3, [r3, #24]
 8001640:	4a17      	ldr	r2, [pc, #92]	; (80016a0 <MX_GPIO_Init+0x78>)
 8001642:	f043 0304 	orr.w	r3, r3, #4
 8001646:	6193      	str	r3, [r2, #24]
 8001648:	4b15      	ldr	r3, [pc, #84]	; (80016a0 <MX_GPIO_Init+0x78>)
 800164a:	699b      	ldr	r3, [r3, #24]
 800164c:	f003 0304 	and.w	r3, r3, #4
 8001650:	607b      	str	r3, [r7, #4]
 8001652:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001654:	4b12      	ldr	r3, [pc, #72]	; (80016a0 <MX_GPIO_Init+0x78>)
 8001656:	699b      	ldr	r3, [r3, #24]
 8001658:	4a11      	ldr	r2, [pc, #68]	; (80016a0 <MX_GPIO_Init+0x78>)
 800165a:	f043 0308 	orr.w	r3, r3, #8
 800165e:	6193      	str	r3, [r2, #24]
 8001660:	4b0f      	ldr	r3, [pc, #60]	; (80016a0 <MX_GPIO_Init+0x78>)
 8001662:	699b      	ldr	r3, [r3, #24]
 8001664:	f003 0308 	and.w	r3, r3, #8
 8001668:	603b      	str	r3, [r7, #0]
 800166a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800166c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001670:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001672:	2300      	movs	r3, #0
 8001674:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001676:	2300      	movs	r3, #0
 8001678:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800167a:	f107 0308 	add.w	r3, r7, #8
 800167e:	4619      	mov	r1, r3
 8001680:	4808      	ldr	r0, [pc, #32]	; (80016a4 <MX_GPIO_Init+0x7c>)
 8001682:	f000 fc7d 	bl	8001f80 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001686:	2301      	movs	r3, #1
 8001688:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800168a:	f107 0308 	add.w	r3, r7, #8
 800168e:	4619      	mov	r1, r3
 8001690:	4804      	ldr	r0, [pc, #16]	; (80016a4 <MX_GPIO_Init+0x7c>)
 8001692:	f000 fc75 	bl	8001f80 <HAL_GPIO_Init>

/* USER CODE END MX_GPIO_Init_2 */
}
 8001696:	bf00      	nop
 8001698:	3718      	adds	r7, #24
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	40021000 	.word	0x40021000
 80016a4:	40010c00 	.word	0x40010c00

080016a8 <HAL_TIM_PeriodElapsedCallback>:
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 , RESET) ;
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1 , RESET) ;

}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]


}
 80016b0:	bf00      	nop
 80016b2:	370c      	adds	r7, #12
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bc80      	pop	{r7}
 80016b8:	4770      	bx	lr

080016ba <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016ba:	b480      	push	{r7}
 80016bc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016be:	b672      	cpsid	i
}
 80016c0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016c2:	e7fe      	b.n	80016c2 <Error_Handler+0x8>

080016c4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	b083      	sub	sp, #12
 80016c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80016ca:	4b0e      	ldr	r3, [pc, #56]	; (8001704 <HAL_MspInit+0x40>)
 80016cc:	699b      	ldr	r3, [r3, #24]
 80016ce:	4a0d      	ldr	r2, [pc, #52]	; (8001704 <HAL_MspInit+0x40>)
 80016d0:	f043 0301 	orr.w	r3, r3, #1
 80016d4:	6193      	str	r3, [r2, #24]
 80016d6:	4b0b      	ldr	r3, [pc, #44]	; (8001704 <HAL_MspInit+0x40>)
 80016d8:	699b      	ldr	r3, [r3, #24]
 80016da:	f003 0301 	and.w	r3, r3, #1
 80016de:	607b      	str	r3, [r7, #4]
 80016e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016e2:	4b08      	ldr	r3, [pc, #32]	; (8001704 <HAL_MspInit+0x40>)
 80016e4:	69db      	ldr	r3, [r3, #28]
 80016e6:	4a07      	ldr	r2, [pc, #28]	; (8001704 <HAL_MspInit+0x40>)
 80016e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016ec:	61d3      	str	r3, [r2, #28]
 80016ee:	4b05      	ldr	r3, [pc, #20]	; (8001704 <HAL_MspInit+0x40>)
 80016f0:	69db      	ldr	r3, [r3, #28]
 80016f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016f6:	603b      	str	r3, [r7, #0]
 80016f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016fa:	bf00      	nop
 80016fc:	370c      	adds	r7, #12
 80016fe:	46bd      	mov	sp, r7
 8001700:	bc80      	pop	{r7}
 8001702:	4770      	bx	lr
 8001704:	40021000 	.word	0x40021000

08001708 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b088      	sub	sp, #32
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001710:	f107 0310 	add.w	r3, r7, #16
 8001714:	2200      	movs	r2, #0
 8001716:	601a      	str	r2, [r3, #0]
 8001718:	605a      	str	r2, [r3, #4]
 800171a:	609a      	str	r2, [r3, #8]
 800171c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4a15      	ldr	r2, [pc, #84]	; (8001778 <HAL_I2C_MspInit+0x70>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d123      	bne.n	8001770 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001728:	4b14      	ldr	r3, [pc, #80]	; (800177c <HAL_I2C_MspInit+0x74>)
 800172a:	699b      	ldr	r3, [r3, #24]
 800172c:	4a13      	ldr	r2, [pc, #76]	; (800177c <HAL_I2C_MspInit+0x74>)
 800172e:	f043 0308 	orr.w	r3, r3, #8
 8001732:	6193      	str	r3, [r2, #24]
 8001734:	4b11      	ldr	r3, [pc, #68]	; (800177c <HAL_I2C_MspInit+0x74>)
 8001736:	699b      	ldr	r3, [r3, #24]
 8001738:	f003 0308 	and.w	r3, r3, #8
 800173c:	60fb      	str	r3, [r7, #12]
 800173e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001740:	23c0      	movs	r3, #192	; 0xc0
 8001742:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001744:	2312      	movs	r3, #18
 8001746:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001748:	2303      	movs	r3, #3
 800174a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800174c:	f107 0310 	add.w	r3, r7, #16
 8001750:	4619      	mov	r1, r3
 8001752:	480b      	ldr	r0, [pc, #44]	; (8001780 <HAL_I2C_MspInit+0x78>)
 8001754:	f000 fc14 	bl	8001f80 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001758:	4b08      	ldr	r3, [pc, #32]	; (800177c <HAL_I2C_MspInit+0x74>)
 800175a:	69db      	ldr	r3, [r3, #28]
 800175c:	4a07      	ldr	r2, [pc, #28]	; (800177c <HAL_I2C_MspInit+0x74>)
 800175e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001762:	61d3      	str	r3, [r2, #28]
 8001764:	4b05      	ldr	r3, [pc, #20]	; (800177c <HAL_I2C_MspInit+0x74>)
 8001766:	69db      	ldr	r3, [r3, #28]
 8001768:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800176c:	60bb      	str	r3, [r7, #8]
 800176e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001770:	bf00      	nop
 8001772:	3720      	adds	r7, #32
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}
 8001778:	40005400 	.word	0x40005400
 800177c:	40021000 	.word	0x40021000
 8001780:	40010c00 	.word	0x40010c00

08001784 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b088      	sub	sp, #32
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800178c:	f107 0310 	add.w	r3, r7, #16
 8001790:	2200      	movs	r2, #0
 8001792:	601a      	str	r2, [r3, #0]
 8001794:	605a      	str	r2, [r3, #4]
 8001796:	609a      	str	r2, [r3, #8]
 8001798:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4a21      	ldr	r2, [pc, #132]	; (8001824 <HAL_SPI_MspInit+0xa0>)
 80017a0:	4293      	cmp	r3, r2
 80017a2:	d13b      	bne.n	800181c <HAL_SPI_MspInit+0x98>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80017a4:	4b20      	ldr	r3, [pc, #128]	; (8001828 <HAL_SPI_MspInit+0xa4>)
 80017a6:	699b      	ldr	r3, [r3, #24]
 80017a8:	4a1f      	ldr	r2, [pc, #124]	; (8001828 <HAL_SPI_MspInit+0xa4>)
 80017aa:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80017ae:	6193      	str	r3, [r2, #24]
 80017b0:	4b1d      	ldr	r3, [pc, #116]	; (8001828 <HAL_SPI_MspInit+0xa4>)
 80017b2:	699b      	ldr	r3, [r3, #24]
 80017b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80017b8:	60fb      	str	r3, [r7, #12]
 80017ba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017bc:	4b1a      	ldr	r3, [pc, #104]	; (8001828 <HAL_SPI_MspInit+0xa4>)
 80017be:	699b      	ldr	r3, [r3, #24]
 80017c0:	4a19      	ldr	r2, [pc, #100]	; (8001828 <HAL_SPI_MspInit+0xa4>)
 80017c2:	f043 0304 	orr.w	r3, r3, #4
 80017c6:	6193      	str	r3, [r2, #24]
 80017c8:	4b17      	ldr	r3, [pc, #92]	; (8001828 <HAL_SPI_MspInit+0xa4>)
 80017ca:	699b      	ldr	r3, [r3, #24]
 80017cc:	f003 0304 	and.w	r3, r3, #4
 80017d0:	60bb      	str	r3, [r7, #8]
 80017d2:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80017d4:	2310      	movs	r3, #16
 80017d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017d8:	2302      	movs	r3, #2
 80017da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017dc:	2302      	movs	r3, #2
 80017de:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017e0:	f107 0310 	add.w	r3, r7, #16
 80017e4:	4619      	mov	r1, r3
 80017e6:	4811      	ldr	r0, [pc, #68]	; (800182c <HAL_SPI_MspInit+0xa8>)
 80017e8:	f000 fbca 	bl	8001f80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80017ec:	23a0      	movs	r3, #160	; 0xa0
 80017ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017f0:	2302      	movs	r3, #2
 80017f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017f4:	2303      	movs	r3, #3
 80017f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f8:	f107 0310 	add.w	r3, r7, #16
 80017fc:	4619      	mov	r1, r3
 80017fe:	480b      	ldr	r0, [pc, #44]	; (800182c <HAL_SPI_MspInit+0xa8>)
 8001800:	f000 fbbe 	bl	8001f80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001804:	2340      	movs	r3, #64	; 0x40
 8001806:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001808:	2300      	movs	r3, #0
 800180a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180c:	2300      	movs	r3, #0
 800180e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001810:	f107 0310 	add.w	r3, r7, #16
 8001814:	4619      	mov	r1, r3
 8001816:	4805      	ldr	r0, [pc, #20]	; (800182c <HAL_SPI_MspInit+0xa8>)
 8001818:	f000 fbb2 	bl	8001f80 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800181c:	bf00      	nop
 800181e:	3720      	adds	r7, #32
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}
 8001824:	40013000 	.word	0x40013000
 8001828:	40021000 	.word	0x40021000
 800182c:	40010800 	.word	0x40010800

08001830 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001830:	b480      	push	{r7}
 8001832:	b085      	sub	sp, #20
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a12      	ldr	r2, [pc, #72]	; (8001888 <HAL_TIM_PWM_MspInit+0x58>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d10c      	bne.n	800185c <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001842:	4b12      	ldr	r3, [pc, #72]	; (800188c <HAL_TIM_PWM_MspInit+0x5c>)
 8001844:	699b      	ldr	r3, [r3, #24]
 8001846:	4a11      	ldr	r2, [pc, #68]	; (800188c <HAL_TIM_PWM_MspInit+0x5c>)
 8001848:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800184c:	6193      	str	r3, [r2, #24]
 800184e:	4b0f      	ldr	r3, [pc, #60]	; (800188c <HAL_TIM_PWM_MspInit+0x5c>)
 8001850:	699b      	ldr	r3, [r3, #24]
 8001852:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001856:	60fb      	str	r3, [r7, #12]
 8001858:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800185a:	e010      	b.n	800187e <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM3)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a0b      	ldr	r2, [pc, #44]	; (8001890 <HAL_TIM_PWM_MspInit+0x60>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d10b      	bne.n	800187e <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001866:	4b09      	ldr	r3, [pc, #36]	; (800188c <HAL_TIM_PWM_MspInit+0x5c>)
 8001868:	69db      	ldr	r3, [r3, #28]
 800186a:	4a08      	ldr	r2, [pc, #32]	; (800188c <HAL_TIM_PWM_MspInit+0x5c>)
 800186c:	f043 0302 	orr.w	r3, r3, #2
 8001870:	61d3      	str	r3, [r2, #28]
 8001872:	4b06      	ldr	r3, [pc, #24]	; (800188c <HAL_TIM_PWM_MspInit+0x5c>)
 8001874:	69db      	ldr	r3, [r3, #28]
 8001876:	f003 0302 	and.w	r3, r3, #2
 800187a:	60bb      	str	r3, [r7, #8]
 800187c:	68bb      	ldr	r3, [r7, #8]
}
 800187e:	bf00      	nop
 8001880:	3714      	adds	r7, #20
 8001882:	46bd      	mov	sp, r7
 8001884:	bc80      	pop	{r7}
 8001886:	4770      	bx	lr
 8001888:	40012c00 	.word	0x40012c00
 800188c:	40021000 	.word	0x40021000
 8001890:	40000400 	.word	0x40000400

08001894 <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b084      	sub	sp, #16
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM2)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018a4:	d113      	bne.n	80018ce <HAL_TIM_OC_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80018a6:	4b0c      	ldr	r3, [pc, #48]	; (80018d8 <HAL_TIM_OC_MspInit+0x44>)
 80018a8:	69db      	ldr	r3, [r3, #28]
 80018aa:	4a0b      	ldr	r2, [pc, #44]	; (80018d8 <HAL_TIM_OC_MspInit+0x44>)
 80018ac:	f043 0301 	orr.w	r3, r3, #1
 80018b0:	61d3      	str	r3, [r2, #28]
 80018b2:	4b09      	ldr	r3, [pc, #36]	; (80018d8 <HAL_TIM_OC_MspInit+0x44>)
 80018b4:	69db      	ldr	r3, [r3, #28]
 80018b6:	f003 0301 	and.w	r3, r3, #1
 80018ba:	60fb      	str	r3, [r7, #12]
 80018bc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80018be:	2200      	movs	r2, #0
 80018c0:	2100      	movs	r1, #0
 80018c2:	201c      	movs	r0, #28
 80018c4:	f000 fb25 	bl	8001f12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80018c8:	201c      	movs	r0, #28
 80018ca:	f000 fb3e 	bl	8001f4a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80018ce:	bf00      	nop
 80018d0:	3710      	adds	r7, #16
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	40021000 	.word	0x40021000

080018dc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b088      	sub	sp, #32
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e4:	f107 0310 	add.w	r3, r7, #16
 80018e8:	2200      	movs	r2, #0
 80018ea:	601a      	str	r2, [r3, #0]
 80018ec:	605a      	str	r2, [r3, #4]
 80018ee:	609a      	str	r2, [r3, #8]
 80018f0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4a1f      	ldr	r2, [pc, #124]	; (8001974 <HAL_TIM_MspPostInit+0x98>)
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d119      	bne.n	8001930 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018fc:	4b1e      	ldr	r3, [pc, #120]	; (8001978 <HAL_TIM_MspPostInit+0x9c>)
 80018fe:	699b      	ldr	r3, [r3, #24]
 8001900:	4a1d      	ldr	r2, [pc, #116]	; (8001978 <HAL_TIM_MspPostInit+0x9c>)
 8001902:	f043 0304 	orr.w	r3, r3, #4
 8001906:	6193      	str	r3, [r2, #24]
 8001908:	4b1b      	ldr	r3, [pc, #108]	; (8001978 <HAL_TIM_MspPostInit+0x9c>)
 800190a:	699b      	ldr	r3, [r3, #24]
 800190c:	f003 0304 	and.w	r3, r3, #4
 8001910:	60fb      	str	r3, [r7, #12]
 8001912:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8001914:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8001918:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800191a:	2302      	movs	r3, #2
 800191c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800191e:	2302      	movs	r3, #2
 8001920:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001922:	f107 0310 	add.w	r3, r7, #16
 8001926:	4619      	mov	r1, r3
 8001928:	4814      	ldr	r0, [pc, #80]	; (800197c <HAL_TIM_MspPostInit+0xa0>)
 800192a:	f000 fb29 	bl	8001f80 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800192e:	e01c      	b.n	800196a <HAL_TIM_MspPostInit+0x8e>
  else if(htim->Instance==TIM3)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4a12      	ldr	r2, [pc, #72]	; (8001980 <HAL_TIM_MspPostInit+0xa4>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d117      	bne.n	800196a <HAL_TIM_MspPostInit+0x8e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800193a:	4b0f      	ldr	r3, [pc, #60]	; (8001978 <HAL_TIM_MspPostInit+0x9c>)
 800193c:	699b      	ldr	r3, [r3, #24]
 800193e:	4a0e      	ldr	r2, [pc, #56]	; (8001978 <HAL_TIM_MspPostInit+0x9c>)
 8001940:	f043 0308 	orr.w	r3, r3, #8
 8001944:	6193      	str	r3, [r2, #24]
 8001946:	4b0c      	ldr	r3, [pc, #48]	; (8001978 <HAL_TIM_MspPostInit+0x9c>)
 8001948:	699b      	ldr	r3, [r3, #24]
 800194a:	f003 0308 	and.w	r3, r3, #8
 800194e:	60bb      	str	r3, [r7, #8]
 8001950:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001952:	2303      	movs	r3, #3
 8001954:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001956:	2302      	movs	r3, #2
 8001958:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800195a:	2302      	movs	r3, #2
 800195c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800195e:	f107 0310 	add.w	r3, r7, #16
 8001962:	4619      	mov	r1, r3
 8001964:	4807      	ldr	r0, [pc, #28]	; (8001984 <HAL_TIM_MspPostInit+0xa8>)
 8001966:	f000 fb0b 	bl	8001f80 <HAL_GPIO_Init>
}
 800196a:	bf00      	nop
 800196c:	3720      	adds	r7, #32
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	40012c00 	.word	0x40012c00
 8001978:	40021000 	.word	0x40021000
 800197c:	40010800 	.word	0x40010800
 8001980:	40000400 	.word	0x40000400
 8001984:	40010c00 	.word	0x40010c00

08001988 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b088      	sub	sp, #32
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001990:	f107 0310 	add.w	r3, r7, #16
 8001994:	2200      	movs	r2, #0
 8001996:	601a      	str	r2, [r3, #0]
 8001998:	605a      	str	r2, [r3, #4]
 800199a:	609a      	str	r2, [r3, #8]
 800199c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	4a1b      	ldr	r2, [pc, #108]	; (8001a10 <HAL_UART_MspInit+0x88>)
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d12f      	bne.n	8001a08 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019a8:	4b1a      	ldr	r3, [pc, #104]	; (8001a14 <HAL_UART_MspInit+0x8c>)
 80019aa:	69db      	ldr	r3, [r3, #28]
 80019ac:	4a19      	ldr	r2, [pc, #100]	; (8001a14 <HAL_UART_MspInit+0x8c>)
 80019ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019b2:	61d3      	str	r3, [r2, #28]
 80019b4:	4b17      	ldr	r3, [pc, #92]	; (8001a14 <HAL_UART_MspInit+0x8c>)
 80019b6:	69db      	ldr	r3, [r3, #28]
 80019b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019bc:	60fb      	str	r3, [r7, #12]
 80019be:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019c0:	4b14      	ldr	r3, [pc, #80]	; (8001a14 <HAL_UART_MspInit+0x8c>)
 80019c2:	699b      	ldr	r3, [r3, #24]
 80019c4:	4a13      	ldr	r2, [pc, #76]	; (8001a14 <HAL_UART_MspInit+0x8c>)
 80019c6:	f043 0304 	orr.w	r3, r3, #4
 80019ca:	6193      	str	r3, [r2, #24]
 80019cc:	4b11      	ldr	r3, [pc, #68]	; (8001a14 <HAL_UART_MspInit+0x8c>)
 80019ce:	699b      	ldr	r3, [r3, #24]
 80019d0:	f003 0304 	and.w	r3, r3, #4
 80019d4:	60bb      	str	r3, [r7, #8]
 80019d6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80019d8:	2304      	movs	r3, #4
 80019da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019dc:	2302      	movs	r3, #2
 80019de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019e0:	2303      	movs	r3, #3
 80019e2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019e4:	f107 0310 	add.w	r3, r7, #16
 80019e8:	4619      	mov	r1, r3
 80019ea:	480b      	ldr	r0, [pc, #44]	; (8001a18 <HAL_UART_MspInit+0x90>)
 80019ec:	f000 fac8 	bl	8001f80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80019f0:	2308      	movs	r3, #8
 80019f2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019f4:	2300      	movs	r3, #0
 80019f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f8:	2300      	movs	r3, #0
 80019fa:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019fc:	f107 0310 	add.w	r3, r7, #16
 8001a00:	4619      	mov	r1, r3
 8001a02:	4805      	ldr	r0, [pc, #20]	; (8001a18 <HAL_UART_MspInit+0x90>)
 8001a04:	f000 fabc 	bl	8001f80 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001a08:	bf00      	nop
 8001a0a:	3720      	adds	r7, #32
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	40004400 	.word	0x40004400
 8001a14:	40021000 	.word	0x40021000
 8001a18:	40010800 	.word	0x40010800

08001a1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a20:	e7fe      	b.n	8001a20 <NMI_Handler+0x4>

08001a22 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a22:	b480      	push	{r7}
 8001a24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a26:	e7fe      	b.n	8001a26 <HardFault_Handler+0x4>

08001a28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a2c:	e7fe      	b.n	8001a2c <MemManage_Handler+0x4>

08001a2e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a2e:	b480      	push	{r7}
 8001a30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a32:	e7fe      	b.n	8001a32 <BusFault_Handler+0x4>

08001a34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a38:	e7fe      	b.n	8001a38 <UsageFault_Handler+0x4>

08001a3a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a3a:	b480      	push	{r7}
 8001a3c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a3e:	bf00      	nop
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bc80      	pop	{r7}
 8001a44:	4770      	bx	lr

08001a46 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a46:	b480      	push	{r7}
 8001a48:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a4a:	bf00      	nop
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bc80      	pop	{r7}
 8001a50:	4770      	bx	lr

08001a52 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a52:	b480      	push	{r7}
 8001a54:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a56:	bf00      	nop
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bc80      	pop	{r7}
 8001a5c:	4770      	bx	lr

08001a5e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a62:	f000 f93f 	bl	8001ce4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a66:	bf00      	nop
 8001a68:	bd80      	pop	{r7, pc}
	...

08001a6c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001a70:	4802      	ldr	r0, [pc, #8]	; (8001a7c <TIM2_IRQHandler+0x10>)
 8001a72:	f002 fffd 	bl	8004a70 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001a76:	bf00      	nop
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	200003ec 	.word	0x200003ec

08001a80 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  return 1;
 8001a84:	2301      	movs	r3, #1
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bc80      	pop	{r7}
 8001a8c:	4770      	bx	lr

08001a8e <_kill>:

int _kill(int pid, int sig)
{
 8001a8e:	b580      	push	{r7, lr}
 8001a90:	b082      	sub	sp, #8
 8001a92:	af00      	add	r7, sp, #0
 8001a94:	6078      	str	r0, [r7, #4]
 8001a96:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a98:	f004 ff1e 	bl	80068d8 <__errno>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2216      	movs	r2, #22
 8001aa0:	601a      	str	r2, [r3, #0]
  return -1;
 8001aa2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3708      	adds	r7, #8
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}

08001aae <_exit>:

void _exit (int status)
{
 8001aae:	b580      	push	{r7, lr}
 8001ab0:	b082      	sub	sp, #8
 8001ab2:	af00      	add	r7, sp, #0
 8001ab4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ab6:	f04f 31ff 	mov.w	r1, #4294967295
 8001aba:	6878      	ldr	r0, [r7, #4]
 8001abc:	f7ff ffe7 	bl	8001a8e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001ac0:	e7fe      	b.n	8001ac0 <_exit+0x12>

08001ac2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ac2:	b580      	push	{r7, lr}
 8001ac4:	b086      	sub	sp, #24
 8001ac6:	af00      	add	r7, sp, #0
 8001ac8:	60f8      	str	r0, [r7, #12]
 8001aca:	60b9      	str	r1, [r7, #8]
 8001acc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ace:	2300      	movs	r3, #0
 8001ad0:	617b      	str	r3, [r7, #20]
 8001ad2:	e00a      	b.n	8001aea <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ad4:	f3af 8000 	nop.w
 8001ad8:	4601      	mov	r1, r0
 8001ada:	68bb      	ldr	r3, [r7, #8]
 8001adc:	1c5a      	adds	r2, r3, #1
 8001ade:	60ba      	str	r2, [r7, #8]
 8001ae0:	b2ca      	uxtb	r2, r1
 8001ae2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	3301      	adds	r3, #1
 8001ae8:	617b      	str	r3, [r7, #20]
 8001aea:	697a      	ldr	r2, [r7, #20]
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	429a      	cmp	r2, r3
 8001af0:	dbf0      	blt.n	8001ad4 <_read+0x12>
  }

  return len;
 8001af2:	687b      	ldr	r3, [r7, #4]
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	3718      	adds	r7, #24
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}

08001afc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b086      	sub	sp, #24
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	60f8      	str	r0, [r7, #12]
 8001b04:	60b9      	str	r1, [r7, #8]
 8001b06:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b08:	2300      	movs	r3, #0
 8001b0a:	617b      	str	r3, [r7, #20]
 8001b0c:	e009      	b.n	8001b22 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b0e:	68bb      	ldr	r3, [r7, #8]
 8001b10:	1c5a      	adds	r2, r3, #1
 8001b12:	60ba      	str	r2, [r7, #8]
 8001b14:	781b      	ldrb	r3, [r3, #0]
 8001b16:	4618      	mov	r0, r3
 8001b18:	f7ff faf0 	bl	80010fc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b1c:	697b      	ldr	r3, [r7, #20]
 8001b1e:	3301      	adds	r3, #1
 8001b20:	617b      	str	r3, [r7, #20]
 8001b22:	697a      	ldr	r2, [r7, #20]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	429a      	cmp	r2, r3
 8001b28:	dbf1      	blt.n	8001b0e <_write+0x12>
  }
  return len;
 8001b2a:	687b      	ldr	r3, [r7, #4]
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	3718      	adds	r7, #24
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}

08001b34 <_close>:

int _close(int file)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b083      	sub	sp, #12
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b3c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	370c      	adds	r7, #12
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bc80      	pop	{r7}
 8001b48:	4770      	bx	lr

08001b4a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b4a:	b480      	push	{r7}
 8001b4c:	b083      	sub	sp, #12
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	6078      	str	r0, [r7, #4]
 8001b52:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b5a:	605a      	str	r2, [r3, #4]
  return 0;
 8001b5c:	2300      	movs	r3, #0
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	370c      	adds	r7, #12
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bc80      	pop	{r7}
 8001b66:	4770      	bx	lr

08001b68 <_isatty>:

int _isatty(int file)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b083      	sub	sp, #12
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b70:	2301      	movs	r3, #1
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	370c      	adds	r7, #12
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bc80      	pop	{r7}
 8001b7a:	4770      	bx	lr

08001b7c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b085      	sub	sp, #20
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	60f8      	str	r0, [r7, #12]
 8001b84:	60b9      	str	r1, [r7, #8]
 8001b86:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b88:	2300      	movs	r3, #0
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3714      	adds	r7, #20
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bc80      	pop	{r7}
 8001b92:	4770      	bx	lr

08001b94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b086      	sub	sp, #24
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b9c:	4a14      	ldr	r2, [pc, #80]	; (8001bf0 <_sbrk+0x5c>)
 8001b9e:	4b15      	ldr	r3, [pc, #84]	; (8001bf4 <_sbrk+0x60>)
 8001ba0:	1ad3      	subs	r3, r2, r3
 8001ba2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ba8:	4b13      	ldr	r3, [pc, #76]	; (8001bf8 <_sbrk+0x64>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d102      	bne.n	8001bb6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bb0:	4b11      	ldr	r3, [pc, #68]	; (8001bf8 <_sbrk+0x64>)
 8001bb2:	4a12      	ldr	r2, [pc, #72]	; (8001bfc <_sbrk+0x68>)
 8001bb4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bb6:	4b10      	ldr	r3, [pc, #64]	; (8001bf8 <_sbrk+0x64>)
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	4413      	add	r3, r2
 8001bbe:	693a      	ldr	r2, [r7, #16]
 8001bc0:	429a      	cmp	r2, r3
 8001bc2:	d207      	bcs.n	8001bd4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bc4:	f004 fe88 	bl	80068d8 <__errno>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	220c      	movs	r2, #12
 8001bcc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bce:	f04f 33ff 	mov.w	r3, #4294967295
 8001bd2:	e009      	b.n	8001be8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bd4:	4b08      	ldr	r3, [pc, #32]	; (8001bf8 <_sbrk+0x64>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bda:	4b07      	ldr	r3, [pc, #28]	; (8001bf8 <_sbrk+0x64>)
 8001bdc:	681a      	ldr	r2, [r3, #0]
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	4413      	add	r3, r2
 8001be2:	4a05      	ldr	r2, [pc, #20]	; (8001bf8 <_sbrk+0x64>)
 8001be4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001be6:	68fb      	ldr	r3, [r7, #12]
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	3718      	adds	r7, #24
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	20005000 	.word	0x20005000
 8001bf4:	00000400 	.word	0x00000400
 8001bf8:	200005d0 	.word	0x200005d0
 8001bfc:	200005e8 	.word	0x200005e8

08001c00 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c04:	bf00      	nop
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bc80      	pop	{r7}
 8001c0a:	4770      	bx	lr

08001c0c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c0c:	f7ff fff8 	bl	8001c00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c10:	480b      	ldr	r0, [pc, #44]	; (8001c40 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001c12:	490c      	ldr	r1, [pc, #48]	; (8001c44 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001c14:	4a0c      	ldr	r2, [pc, #48]	; (8001c48 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001c16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c18:	e002      	b.n	8001c20 <LoopCopyDataInit>

08001c1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c1e:	3304      	adds	r3, #4

08001c20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c24:	d3f9      	bcc.n	8001c1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c26:	4a09      	ldr	r2, [pc, #36]	; (8001c4c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001c28:	4c09      	ldr	r4, [pc, #36]	; (8001c50 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c2c:	e001      	b.n	8001c32 <LoopFillZerobss>

08001c2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c30:	3204      	adds	r2, #4

08001c32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c34:	d3fb      	bcc.n	8001c2e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c36:	f004 fe55 	bl	80068e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c3a:	f7ff fa71 	bl	8001120 <main>
  bx lr
 8001c3e:	4770      	bx	lr
  ldr r0, =_sdata
 8001c40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c44:	200002dc 	.word	0x200002dc
  ldr r2, =_sidata
 8001c48:	0800a414 	.word	0x0800a414
  ldr r2, =_sbss
 8001c4c:	200002dc 	.word	0x200002dc
  ldr r4, =_ebss
 8001c50:	200005e8 	.word	0x200005e8

08001c54 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c54:	e7fe      	b.n	8001c54 <ADC1_2_IRQHandler>
	...

08001c58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c5c:	4b08      	ldr	r3, [pc, #32]	; (8001c80 <HAL_Init+0x28>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a07      	ldr	r2, [pc, #28]	; (8001c80 <HAL_Init+0x28>)
 8001c62:	f043 0310 	orr.w	r3, r3, #16
 8001c66:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c68:	2003      	movs	r0, #3
 8001c6a:	f000 f947 	bl	8001efc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c6e:	200f      	movs	r0, #15
 8001c70:	f000 f808 	bl	8001c84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c74:	f7ff fd26 	bl	80016c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c78:	2300      	movs	r3, #0
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	40022000 	.word	0x40022000

08001c84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c8c:	4b12      	ldr	r3, [pc, #72]	; (8001cd8 <HAL_InitTick+0x54>)
 8001c8e:	681a      	ldr	r2, [r3, #0]
 8001c90:	4b12      	ldr	r3, [pc, #72]	; (8001cdc <HAL_InitTick+0x58>)
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	4619      	mov	r1, r3
 8001c96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f000 f95f 	bl	8001f66 <HAL_SYSTICK_Config>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d001      	beq.n	8001cb2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	e00e      	b.n	8001cd0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	2b0f      	cmp	r3, #15
 8001cb6:	d80a      	bhi.n	8001cce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cb8:	2200      	movs	r2, #0
 8001cba:	6879      	ldr	r1, [r7, #4]
 8001cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8001cc0:	f000 f927 	bl	8001f12 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001cc4:	4a06      	ldr	r2, [pc, #24]	; (8001ce0 <HAL_InitTick+0x5c>)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	e000      	b.n	8001cd0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cce:	2301      	movs	r3, #1
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	3708      	adds	r7, #8
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	20000100 	.word	0x20000100
 8001cdc:	20000108 	.word	0x20000108
 8001ce0:	20000104 	.word	0x20000104

08001ce4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ce8:	4b05      	ldr	r3, [pc, #20]	; (8001d00 <HAL_IncTick+0x1c>)
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	461a      	mov	r2, r3
 8001cee:	4b05      	ldr	r3, [pc, #20]	; (8001d04 <HAL_IncTick+0x20>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4413      	add	r3, r2
 8001cf4:	4a03      	ldr	r2, [pc, #12]	; (8001d04 <HAL_IncTick+0x20>)
 8001cf6:	6013      	str	r3, [r2, #0]
}
 8001cf8:	bf00      	nop
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bc80      	pop	{r7}
 8001cfe:	4770      	bx	lr
 8001d00:	20000108 	.word	0x20000108
 8001d04:	200005d4 	.word	0x200005d4

08001d08 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d0c:	4b02      	ldr	r3, [pc, #8]	; (8001d18 <HAL_GetTick+0x10>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bc80      	pop	{r7}
 8001d16:	4770      	bx	lr
 8001d18:	200005d4 	.word	0x200005d4

08001d1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b084      	sub	sp, #16
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d24:	f7ff fff0 	bl	8001d08 <HAL_GetTick>
 8001d28:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d34:	d005      	beq.n	8001d42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d36:	4b0a      	ldr	r3, [pc, #40]	; (8001d60 <HAL_Delay+0x44>)
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	461a      	mov	r2, r3
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	4413      	add	r3, r2
 8001d40:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d42:	bf00      	nop
 8001d44:	f7ff ffe0 	bl	8001d08 <HAL_GetTick>
 8001d48:	4602      	mov	r2, r0
 8001d4a:	68bb      	ldr	r3, [r7, #8]
 8001d4c:	1ad3      	subs	r3, r2, r3
 8001d4e:	68fa      	ldr	r2, [r7, #12]
 8001d50:	429a      	cmp	r2, r3
 8001d52:	d8f7      	bhi.n	8001d44 <HAL_Delay+0x28>
  {
  }
}
 8001d54:	bf00      	nop
 8001d56:	bf00      	nop
 8001d58:	3710      	adds	r7, #16
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	20000108 	.word	0x20000108

08001d64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b085      	sub	sp, #20
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	f003 0307 	and.w	r3, r3, #7
 8001d72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d74:	4b0c      	ldr	r3, [pc, #48]	; (8001da8 <__NVIC_SetPriorityGrouping+0x44>)
 8001d76:	68db      	ldr	r3, [r3, #12]
 8001d78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d7a:	68ba      	ldr	r2, [r7, #8]
 8001d7c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d80:	4013      	ands	r3, r2
 8001d82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d88:	68bb      	ldr	r3, [r7, #8]
 8001d8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d8c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d96:	4a04      	ldr	r2, [pc, #16]	; (8001da8 <__NVIC_SetPriorityGrouping+0x44>)
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	60d3      	str	r3, [r2, #12]
}
 8001d9c:	bf00      	nop
 8001d9e:	3714      	adds	r7, #20
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bc80      	pop	{r7}
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop
 8001da8:	e000ed00 	.word	0xe000ed00

08001dac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001db0:	4b04      	ldr	r3, [pc, #16]	; (8001dc4 <__NVIC_GetPriorityGrouping+0x18>)
 8001db2:	68db      	ldr	r3, [r3, #12]
 8001db4:	0a1b      	lsrs	r3, r3, #8
 8001db6:	f003 0307 	and.w	r3, r3, #7
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bc80      	pop	{r7}
 8001dc0:	4770      	bx	lr
 8001dc2:	bf00      	nop
 8001dc4:	e000ed00 	.word	0xe000ed00

08001dc8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b083      	sub	sp, #12
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	4603      	mov	r3, r0
 8001dd0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	db0b      	blt.n	8001df2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001dda:	79fb      	ldrb	r3, [r7, #7]
 8001ddc:	f003 021f 	and.w	r2, r3, #31
 8001de0:	4906      	ldr	r1, [pc, #24]	; (8001dfc <__NVIC_EnableIRQ+0x34>)
 8001de2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001de6:	095b      	lsrs	r3, r3, #5
 8001de8:	2001      	movs	r0, #1
 8001dea:	fa00 f202 	lsl.w	r2, r0, r2
 8001dee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001df2:	bf00      	nop
 8001df4:	370c      	adds	r7, #12
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bc80      	pop	{r7}
 8001dfa:	4770      	bx	lr
 8001dfc:	e000e100 	.word	0xe000e100

08001e00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b083      	sub	sp, #12
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	4603      	mov	r3, r0
 8001e08:	6039      	str	r1, [r7, #0]
 8001e0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	db0a      	blt.n	8001e2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	b2da      	uxtb	r2, r3
 8001e18:	490c      	ldr	r1, [pc, #48]	; (8001e4c <__NVIC_SetPriority+0x4c>)
 8001e1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e1e:	0112      	lsls	r2, r2, #4
 8001e20:	b2d2      	uxtb	r2, r2
 8001e22:	440b      	add	r3, r1
 8001e24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e28:	e00a      	b.n	8001e40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	b2da      	uxtb	r2, r3
 8001e2e:	4908      	ldr	r1, [pc, #32]	; (8001e50 <__NVIC_SetPriority+0x50>)
 8001e30:	79fb      	ldrb	r3, [r7, #7]
 8001e32:	f003 030f 	and.w	r3, r3, #15
 8001e36:	3b04      	subs	r3, #4
 8001e38:	0112      	lsls	r2, r2, #4
 8001e3a:	b2d2      	uxtb	r2, r2
 8001e3c:	440b      	add	r3, r1
 8001e3e:	761a      	strb	r2, [r3, #24]
}
 8001e40:	bf00      	nop
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bc80      	pop	{r7}
 8001e48:	4770      	bx	lr
 8001e4a:	bf00      	nop
 8001e4c:	e000e100 	.word	0xe000e100
 8001e50:	e000ed00 	.word	0xe000ed00

08001e54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b089      	sub	sp, #36	; 0x24
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	60f8      	str	r0, [r7, #12]
 8001e5c:	60b9      	str	r1, [r7, #8]
 8001e5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	f003 0307 	and.w	r3, r3, #7
 8001e66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e68:	69fb      	ldr	r3, [r7, #28]
 8001e6a:	f1c3 0307 	rsb	r3, r3, #7
 8001e6e:	2b04      	cmp	r3, #4
 8001e70:	bf28      	it	cs
 8001e72:	2304      	movcs	r3, #4
 8001e74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e76:	69fb      	ldr	r3, [r7, #28]
 8001e78:	3304      	adds	r3, #4
 8001e7a:	2b06      	cmp	r3, #6
 8001e7c:	d902      	bls.n	8001e84 <NVIC_EncodePriority+0x30>
 8001e7e:	69fb      	ldr	r3, [r7, #28]
 8001e80:	3b03      	subs	r3, #3
 8001e82:	e000      	b.n	8001e86 <NVIC_EncodePriority+0x32>
 8001e84:	2300      	movs	r3, #0
 8001e86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e88:	f04f 32ff 	mov.w	r2, #4294967295
 8001e8c:	69bb      	ldr	r3, [r7, #24]
 8001e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e92:	43da      	mvns	r2, r3
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	401a      	ands	r2, r3
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e9c:	f04f 31ff 	mov.w	r1, #4294967295
 8001ea0:	697b      	ldr	r3, [r7, #20]
 8001ea2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ea6:	43d9      	mvns	r1, r3
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001eac:	4313      	orrs	r3, r2
         );
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	3724      	adds	r7, #36	; 0x24
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bc80      	pop	{r7}
 8001eb6:	4770      	bx	lr

08001eb8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b082      	sub	sp, #8
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	3b01      	subs	r3, #1
 8001ec4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ec8:	d301      	bcc.n	8001ece <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001eca:	2301      	movs	r3, #1
 8001ecc:	e00f      	b.n	8001eee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ece:	4a0a      	ldr	r2, [pc, #40]	; (8001ef8 <SysTick_Config+0x40>)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	3b01      	subs	r3, #1
 8001ed4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ed6:	210f      	movs	r1, #15
 8001ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8001edc:	f7ff ff90 	bl	8001e00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ee0:	4b05      	ldr	r3, [pc, #20]	; (8001ef8 <SysTick_Config+0x40>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ee6:	4b04      	ldr	r3, [pc, #16]	; (8001ef8 <SysTick_Config+0x40>)
 8001ee8:	2207      	movs	r2, #7
 8001eea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001eec:	2300      	movs	r3, #0
}
 8001eee:	4618      	mov	r0, r3
 8001ef0:	3708      	adds	r7, #8
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	e000e010 	.word	0xe000e010

08001efc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b082      	sub	sp, #8
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f04:	6878      	ldr	r0, [r7, #4]
 8001f06:	f7ff ff2d 	bl	8001d64 <__NVIC_SetPriorityGrouping>
}
 8001f0a:	bf00      	nop
 8001f0c:	3708      	adds	r7, #8
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}

08001f12 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f12:	b580      	push	{r7, lr}
 8001f14:	b086      	sub	sp, #24
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	4603      	mov	r3, r0
 8001f1a:	60b9      	str	r1, [r7, #8]
 8001f1c:	607a      	str	r2, [r7, #4]
 8001f1e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f20:	2300      	movs	r3, #0
 8001f22:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f24:	f7ff ff42 	bl	8001dac <__NVIC_GetPriorityGrouping>
 8001f28:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f2a:	687a      	ldr	r2, [r7, #4]
 8001f2c:	68b9      	ldr	r1, [r7, #8]
 8001f2e:	6978      	ldr	r0, [r7, #20]
 8001f30:	f7ff ff90 	bl	8001e54 <NVIC_EncodePriority>
 8001f34:	4602      	mov	r2, r0
 8001f36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f3a:	4611      	mov	r1, r2
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f7ff ff5f 	bl	8001e00 <__NVIC_SetPriority>
}
 8001f42:	bf00      	nop
 8001f44:	3718      	adds	r7, #24
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}

08001f4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f4a:	b580      	push	{r7, lr}
 8001f4c:	b082      	sub	sp, #8
 8001f4e:	af00      	add	r7, sp, #0
 8001f50:	4603      	mov	r3, r0
 8001f52:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f7ff ff35 	bl	8001dc8 <__NVIC_EnableIRQ>
}
 8001f5e:	bf00      	nop
 8001f60:	3708      	adds	r7, #8
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}

08001f66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f66:	b580      	push	{r7, lr}
 8001f68:	b082      	sub	sp, #8
 8001f6a:	af00      	add	r7, sp, #0
 8001f6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f6e:	6878      	ldr	r0, [r7, #4]
 8001f70:	f7ff ffa2 	bl	8001eb8 <SysTick_Config>
 8001f74:	4603      	mov	r3, r0
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	3708      	adds	r7, #8
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}
	...

08001f80 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b08b      	sub	sp, #44	; 0x2c
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
 8001f88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f92:	e169      	b.n	8002268 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001f94:	2201      	movs	r2, #1
 8001f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f98:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	69fa      	ldr	r2, [r7, #28]
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001fa8:	69ba      	ldr	r2, [r7, #24]
 8001faa:	69fb      	ldr	r3, [r7, #28]
 8001fac:	429a      	cmp	r2, r3
 8001fae:	f040 8158 	bne.w	8002262 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	4a9a      	ldr	r2, [pc, #616]	; (8002220 <HAL_GPIO_Init+0x2a0>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d05e      	beq.n	800207a <HAL_GPIO_Init+0xfa>
 8001fbc:	4a98      	ldr	r2, [pc, #608]	; (8002220 <HAL_GPIO_Init+0x2a0>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d875      	bhi.n	80020ae <HAL_GPIO_Init+0x12e>
 8001fc2:	4a98      	ldr	r2, [pc, #608]	; (8002224 <HAL_GPIO_Init+0x2a4>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d058      	beq.n	800207a <HAL_GPIO_Init+0xfa>
 8001fc8:	4a96      	ldr	r2, [pc, #600]	; (8002224 <HAL_GPIO_Init+0x2a4>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d86f      	bhi.n	80020ae <HAL_GPIO_Init+0x12e>
 8001fce:	4a96      	ldr	r2, [pc, #600]	; (8002228 <HAL_GPIO_Init+0x2a8>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d052      	beq.n	800207a <HAL_GPIO_Init+0xfa>
 8001fd4:	4a94      	ldr	r2, [pc, #592]	; (8002228 <HAL_GPIO_Init+0x2a8>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d869      	bhi.n	80020ae <HAL_GPIO_Init+0x12e>
 8001fda:	4a94      	ldr	r2, [pc, #592]	; (800222c <HAL_GPIO_Init+0x2ac>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d04c      	beq.n	800207a <HAL_GPIO_Init+0xfa>
 8001fe0:	4a92      	ldr	r2, [pc, #584]	; (800222c <HAL_GPIO_Init+0x2ac>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d863      	bhi.n	80020ae <HAL_GPIO_Init+0x12e>
 8001fe6:	4a92      	ldr	r2, [pc, #584]	; (8002230 <HAL_GPIO_Init+0x2b0>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d046      	beq.n	800207a <HAL_GPIO_Init+0xfa>
 8001fec:	4a90      	ldr	r2, [pc, #576]	; (8002230 <HAL_GPIO_Init+0x2b0>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d85d      	bhi.n	80020ae <HAL_GPIO_Init+0x12e>
 8001ff2:	2b12      	cmp	r3, #18
 8001ff4:	d82a      	bhi.n	800204c <HAL_GPIO_Init+0xcc>
 8001ff6:	2b12      	cmp	r3, #18
 8001ff8:	d859      	bhi.n	80020ae <HAL_GPIO_Init+0x12e>
 8001ffa:	a201      	add	r2, pc, #4	; (adr r2, 8002000 <HAL_GPIO_Init+0x80>)
 8001ffc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002000:	0800207b 	.word	0x0800207b
 8002004:	08002055 	.word	0x08002055
 8002008:	08002067 	.word	0x08002067
 800200c:	080020a9 	.word	0x080020a9
 8002010:	080020af 	.word	0x080020af
 8002014:	080020af 	.word	0x080020af
 8002018:	080020af 	.word	0x080020af
 800201c:	080020af 	.word	0x080020af
 8002020:	080020af 	.word	0x080020af
 8002024:	080020af 	.word	0x080020af
 8002028:	080020af 	.word	0x080020af
 800202c:	080020af 	.word	0x080020af
 8002030:	080020af 	.word	0x080020af
 8002034:	080020af 	.word	0x080020af
 8002038:	080020af 	.word	0x080020af
 800203c:	080020af 	.word	0x080020af
 8002040:	080020af 	.word	0x080020af
 8002044:	0800205d 	.word	0x0800205d
 8002048:	08002071 	.word	0x08002071
 800204c:	4a79      	ldr	r2, [pc, #484]	; (8002234 <HAL_GPIO_Init+0x2b4>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d013      	beq.n	800207a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002052:	e02c      	b.n	80020ae <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	68db      	ldr	r3, [r3, #12]
 8002058:	623b      	str	r3, [r7, #32]
          break;
 800205a:	e029      	b.n	80020b0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	68db      	ldr	r3, [r3, #12]
 8002060:	3304      	adds	r3, #4
 8002062:	623b      	str	r3, [r7, #32]
          break;
 8002064:	e024      	b.n	80020b0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	68db      	ldr	r3, [r3, #12]
 800206a:	3308      	adds	r3, #8
 800206c:	623b      	str	r3, [r7, #32]
          break;
 800206e:	e01f      	b.n	80020b0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	68db      	ldr	r3, [r3, #12]
 8002074:	330c      	adds	r3, #12
 8002076:	623b      	str	r3, [r7, #32]
          break;
 8002078:	e01a      	b.n	80020b0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d102      	bne.n	8002088 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002082:	2304      	movs	r3, #4
 8002084:	623b      	str	r3, [r7, #32]
          break;
 8002086:	e013      	b.n	80020b0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	689b      	ldr	r3, [r3, #8]
 800208c:	2b01      	cmp	r3, #1
 800208e:	d105      	bne.n	800209c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002090:	2308      	movs	r3, #8
 8002092:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	69fa      	ldr	r2, [r7, #28]
 8002098:	611a      	str	r2, [r3, #16]
          break;
 800209a:	e009      	b.n	80020b0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800209c:	2308      	movs	r3, #8
 800209e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	69fa      	ldr	r2, [r7, #28]
 80020a4:	615a      	str	r2, [r3, #20]
          break;
 80020a6:	e003      	b.n	80020b0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80020a8:	2300      	movs	r3, #0
 80020aa:	623b      	str	r3, [r7, #32]
          break;
 80020ac:	e000      	b.n	80020b0 <HAL_GPIO_Init+0x130>
          break;
 80020ae:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80020b0:	69bb      	ldr	r3, [r7, #24]
 80020b2:	2bff      	cmp	r3, #255	; 0xff
 80020b4:	d801      	bhi.n	80020ba <HAL_GPIO_Init+0x13a>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	e001      	b.n	80020be <HAL_GPIO_Init+0x13e>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	3304      	adds	r3, #4
 80020be:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80020c0:	69bb      	ldr	r3, [r7, #24]
 80020c2:	2bff      	cmp	r3, #255	; 0xff
 80020c4:	d802      	bhi.n	80020cc <HAL_GPIO_Init+0x14c>
 80020c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020c8:	009b      	lsls	r3, r3, #2
 80020ca:	e002      	b.n	80020d2 <HAL_GPIO_Init+0x152>
 80020cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ce:	3b08      	subs	r3, #8
 80020d0:	009b      	lsls	r3, r3, #2
 80020d2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80020d4:	697b      	ldr	r3, [r7, #20]
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	210f      	movs	r1, #15
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	fa01 f303 	lsl.w	r3, r1, r3
 80020e0:	43db      	mvns	r3, r3
 80020e2:	401a      	ands	r2, r3
 80020e4:	6a39      	ldr	r1, [r7, #32]
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	fa01 f303 	lsl.w	r3, r1, r3
 80020ec:	431a      	orrs	r2, r3
 80020ee:	697b      	ldr	r3, [r7, #20]
 80020f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	f000 80b1 	beq.w	8002262 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002100:	4b4d      	ldr	r3, [pc, #308]	; (8002238 <HAL_GPIO_Init+0x2b8>)
 8002102:	699b      	ldr	r3, [r3, #24]
 8002104:	4a4c      	ldr	r2, [pc, #304]	; (8002238 <HAL_GPIO_Init+0x2b8>)
 8002106:	f043 0301 	orr.w	r3, r3, #1
 800210a:	6193      	str	r3, [r2, #24]
 800210c:	4b4a      	ldr	r3, [pc, #296]	; (8002238 <HAL_GPIO_Init+0x2b8>)
 800210e:	699b      	ldr	r3, [r3, #24]
 8002110:	f003 0301 	and.w	r3, r3, #1
 8002114:	60bb      	str	r3, [r7, #8]
 8002116:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002118:	4a48      	ldr	r2, [pc, #288]	; (800223c <HAL_GPIO_Init+0x2bc>)
 800211a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800211c:	089b      	lsrs	r3, r3, #2
 800211e:	3302      	adds	r3, #2
 8002120:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002124:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002128:	f003 0303 	and.w	r3, r3, #3
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	220f      	movs	r2, #15
 8002130:	fa02 f303 	lsl.w	r3, r2, r3
 8002134:	43db      	mvns	r3, r3
 8002136:	68fa      	ldr	r2, [r7, #12]
 8002138:	4013      	ands	r3, r2
 800213a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	4a40      	ldr	r2, [pc, #256]	; (8002240 <HAL_GPIO_Init+0x2c0>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d013      	beq.n	800216c <HAL_GPIO_Init+0x1ec>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	4a3f      	ldr	r2, [pc, #252]	; (8002244 <HAL_GPIO_Init+0x2c4>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d00d      	beq.n	8002168 <HAL_GPIO_Init+0x1e8>
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	4a3e      	ldr	r2, [pc, #248]	; (8002248 <HAL_GPIO_Init+0x2c8>)
 8002150:	4293      	cmp	r3, r2
 8002152:	d007      	beq.n	8002164 <HAL_GPIO_Init+0x1e4>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	4a3d      	ldr	r2, [pc, #244]	; (800224c <HAL_GPIO_Init+0x2cc>)
 8002158:	4293      	cmp	r3, r2
 800215a:	d101      	bne.n	8002160 <HAL_GPIO_Init+0x1e0>
 800215c:	2303      	movs	r3, #3
 800215e:	e006      	b.n	800216e <HAL_GPIO_Init+0x1ee>
 8002160:	2304      	movs	r3, #4
 8002162:	e004      	b.n	800216e <HAL_GPIO_Init+0x1ee>
 8002164:	2302      	movs	r3, #2
 8002166:	e002      	b.n	800216e <HAL_GPIO_Init+0x1ee>
 8002168:	2301      	movs	r3, #1
 800216a:	e000      	b.n	800216e <HAL_GPIO_Init+0x1ee>
 800216c:	2300      	movs	r3, #0
 800216e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002170:	f002 0203 	and.w	r2, r2, #3
 8002174:	0092      	lsls	r2, r2, #2
 8002176:	4093      	lsls	r3, r2
 8002178:	68fa      	ldr	r2, [r7, #12]
 800217a:	4313      	orrs	r3, r2
 800217c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800217e:	492f      	ldr	r1, [pc, #188]	; (800223c <HAL_GPIO_Init+0x2bc>)
 8002180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002182:	089b      	lsrs	r3, r3, #2
 8002184:	3302      	adds	r3, #2
 8002186:	68fa      	ldr	r2, [r7, #12]
 8002188:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002194:	2b00      	cmp	r3, #0
 8002196:	d006      	beq.n	80021a6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002198:	4b2d      	ldr	r3, [pc, #180]	; (8002250 <HAL_GPIO_Init+0x2d0>)
 800219a:	689a      	ldr	r2, [r3, #8]
 800219c:	492c      	ldr	r1, [pc, #176]	; (8002250 <HAL_GPIO_Init+0x2d0>)
 800219e:	69bb      	ldr	r3, [r7, #24]
 80021a0:	4313      	orrs	r3, r2
 80021a2:	608b      	str	r3, [r1, #8]
 80021a4:	e006      	b.n	80021b4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80021a6:	4b2a      	ldr	r3, [pc, #168]	; (8002250 <HAL_GPIO_Init+0x2d0>)
 80021a8:	689a      	ldr	r2, [r3, #8]
 80021aa:	69bb      	ldr	r3, [r7, #24]
 80021ac:	43db      	mvns	r3, r3
 80021ae:	4928      	ldr	r1, [pc, #160]	; (8002250 <HAL_GPIO_Init+0x2d0>)
 80021b0:	4013      	ands	r3, r2
 80021b2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d006      	beq.n	80021ce <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80021c0:	4b23      	ldr	r3, [pc, #140]	; (8002250 <HAL_GPIO_Init+0x2d0>)
 80021c2:	68da      	ldr	r2, [r3, #12]
 80021c4:	4922      	ldr	r1, [pc, #136]	; (8002250 <HAL_GPIO_Init+0x2d0>)
 80021c6:	69bb      	ldr	r3, [r7, #24]
 80021c8:	4313      	orrs	r3, r2
 80021ca:	60cb      	str	r3, [r1, #12]
 80021cc:	e006      	b.n	80021dc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80021ce:	4b20      	ldr	r3, [pc, #128]	; (8002250 <HAL_GPIO_Init+0x2d0>)
 80021d0:	68da      	ldr	r2, [r3, #12]
 80021d2:	69bb      	ldr	r3, [r7, #24]
 80021d4:	43db      	mvns	r3, r3
 80021d6:	491e      	ldr	r1, [pc, #120]	; (8002250 <HAL_GPIO_Init+0x2d0>)
 80021d8:	4013      	ands	r3, r2
 80021da:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d006      	beq.n	80021f6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80021e8:	4b19      	ldr	r3, [pc, #100]	; (8002250 <HAL_GPIO_Init+0x2d0>)
 80021ea:	685a      	ldr	r2, [r3, #4]
 80021ec:	4918      	ldr	r1, [pc, #96]	; (8002250 <HAL_GPIO_Init+0x2d0>)
 80021ee:	69bb      	ldr	r3, [r7, #24]
 80021f0:	4313      	orrs	r3, r2
 80021f2:	604b      	str	r3, [r1, #4]
 80021f4:	e006      	b.n	8002204 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80021f6:	4b16      	ldr	r3, [pc, #88]	; (8002250 <HAL_GPIO_Init+0x2d0>)
 80021f8:	685a      	ldr	r2, [r3, #4]
 80021fa:	69bb      	ldr	r3, [r7, #24]
 80021fc:	43db      	mvns	r3, r3
 80021fe:	4914      	ldr	r1, [pc, #80]	; (8002250 <HAL_GPIO_Init+0x2d0>)
 8002200:	4013      	ands	r3, r2
 8002202:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800220c:	2b00      	cmp	r3, #0
 800220e:	d021      	beq.n	8002254 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002210:	4b0f      	ldr	r3, [pc, #60]	; (8002250 <HAL_GPIO_Init+0x2d0>)
 8002212:	681a      	ldr	r2, [r3, #0]
 8002214:	490e      	ldr	r1, [pc, #56]	; (8002250 <HAL_GPIO_Init+0x2d0>)
 8002216:	69bb      	ldr	r3, [r7, #24]
 8002218:	4313      	orrs	r3, r2
 800221a:	600b      	str	r3, [r1, #0]
 800221c:	e021      	b.n	8002262 <HAL_GPIO_Init+0x2e2>
 800221e:	bf00      	nop
 8002220:	10320000 	.word	0x10320000
 8002224:	10310000 	.word	0x10310000
 8002228:	10220000 	.word	0x10220000
 800222c:	10210000 	.word	0x10210000
 8002230:	10120000 	.word	0x10120000
 8002234:	10110000 	.word	0x10110000
 8002238:	40021000 	.word	0x40021000
 800223c:	40010000 	.word	0x40010000
 8002240:	40010800 	.word	0x40010800
 8002244:	40010c00 	.word	0x40010c00
 8002248:	40011000 	.word	0x40011000
 800224c:	40011400 	.word	0x40011400
 8002250:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002254:	4b0b      	ldr	r3, [pc, #44]	; (8002284 <HAL_GPIO_Init+0x304>)
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	69bb      	ldr	r3, [r7, #24]
 800225a:	43db      	mvns	r3, r3
 800225c:	4909      	ldr	r1, [pc, #36]	; (8002284 <HAL_GPIO_Init+0x304>)
 800225e:	4013      	ands	r3, r2
 8002260:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002264:	3301      	adds	r3, #1
 8002266:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	681a      	ldr	r2, [r3, #0]
 800226c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800226e:	fa22 f303 	lsr.w	r3, r2, r3
 8002272:	2b00      	cmp	r3, #0
 8002274:	f47f ae8e 	bne.w	8001f94 <HAL_GPIO_Init+0x14>
  }
}
 8002278:	bf00      	nop
 800227a:	bf00      	nop
 800227c:	372c      	adds	r7, #44	; 0x2c
 800227e:	46bd      	mov	sp, r7
 8002280:	bc80      	pop	{r7}
 8002282:	4770      	bx	lr
 8002284:	40010400 	.word	0x40010400

08002288 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002288:	b480      	push	{r7}
 800228a:	b083      	sub	sp, #12
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
 8002290:	460b      	mov	r3, r1
 8002292:	807b      	strh	r3, [r7, #2]
 8002294:	4613      	mov	r3, r2
 8002296:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002298:	787b      	ldrb	r3, [r7, #1]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d003      	beq.n	80022a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800229e:	887a      	ldrh	r2, [r7, #2]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80022a4:	e003      	b.n	80022ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80022a6:	887b      	ldrh	r3, [r7, #2]
 80022a8:	041a      	lsls	r2, r3, #16
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	611a      	str	r2, [r3, #16]
}
 80022ae:	bf00      	nop
 80022b0:	370c      	adds	r7, #12
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bc80      	pop	{r7}
 80022b6:	4770      	bx	lr

080022b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d101      	bne.n	80022ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	e12b      	b.n	8002522 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d106      	bne.n	80022e4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2200      	movs	r2, #0
 80022da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80022de:	6878      	ldr	r0, [r7, #4]
 80022e0:	f7ff fa12 	bl	8001708 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2224      	movs	r2, #36	; 0x24
 80022e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	681a      	ldr	r2, [r3, #0]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f022 0201 	bic.w	r2, r2, #1
 80022fa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800230a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800231a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800231c:	f001 fbf0 	bl	8003b00 <HAL_RCC_GetPCLK1Freq>
 8002320:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	4a81      	ldr	r2, [pc, #516]	; (800252c <HAL_I2C_Init+0x274>)
 8002328:	4293      	cmp	r3, r2
 800232a:	d807      	bhi.n	800233c <HAL_I2C_Init+0x84>
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	4a80      	ldr	r2, [pc, #512]	; (8002530 <HAL_I2C_Init+0x278>)
 8002330:	4293      	cmp	r3, r2
 8002332:	bf94      	ite	ls
 8002334:	2301      	movls	r3, #1
 8002336:	2300      	movhi	r3, #0
 8002338:	b2db      	uxtb	r3, r3
 800233a:	e006      	b.n	800234a <HAL_I2C_Init+0x92>
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	4a7d      	ldr	r2, [pc, #500]	; (8002534 <HAL_I2C_Init+0x27c>)
 8002340:	4293      	cmp	r3, r2
 8002342:	bf94      	ite	ls
 8002344:	2301      	movls	r3, #1
 8002346:	2300      	movhi	r3, #0
 8002348:	b2db      	uxtb	r3, r3
 800234a:	2b00      	cmp	r3, #0
 800234c:	d001      	beq.n	8002352 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e0e7      	b.n	8002522 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	4a78      	ldr	r2, [pc, #480]	; (8002538 <HAL_I2C_Init+0x280>)
 8002356:	fba2 2303 	umull	r2, r3, r2, r3
 800235a:	0c9b      	lsrs	r3, r3, #18
 800235c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	68ba      	ldr	r2, [r7, #8]
 800236e:	430a      	orrs	r2, r1
 8002370:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	6a1b      	ldr	r3, [r3, #32]
 8002378:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	4a6a      	ldr	r2, [pc, #424]	; (800252c <HAL_I2C_Init+0x274>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d802      	bhi.n	800238c <HAL_I2C_Init+0xd4>
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	3301      	adds	r3, #1
 800238a:	e009      	b.n	80023a0 <HAL_I2C_Init+0xe8>
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002392:	fb02 f303 	mul.w	r3, r2, r3
 8002396:	4a69      	ldr	r2, [pc, #420]	; (800253c <HAL_I2C_Init+0x284>)
 8002398:	fba2 2303 	umull	r2, r3, r2, r3
 800239c:	099b      	lsrs	r3, r3, #6
 800239e:	3301      	adds	r3, #1
 80023a0:	687a      	ldr	r2, [r7, #4]
 80023a2:	6812      	ldr	r2, [r2, #0]
 80023a4:	430b      	orrs	r3, r1
 80023a6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	69db      	ldr	r3, [r3, #28]
 80023ae:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80023b2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	495c      	ldr	r1, [pc, #368]	; (800252c <HAL_I2C_Init+0x274>)
 80023bc:	428b      	cmp	r3, r1
 80023be:	d819      	bhi.n	80023f4 <HAL_I2C_Init+0x13c>
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	1e59      	subs	r1, r3, #1
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	005b      	lsls	r3, r3, #1
 80023ca:	fbb1 f3f3 	udiv	r3, r1, r3
 80023ce:	1c59      	adds	r1, r3, #1
 80023d0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80023d4:	400b      	ands	r3, r1
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d00a      	beq.n	80023f0 <HAL_I2C_Init+0x138>
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	1e59      	subs	r1, r3, #1
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	005b      	lsls	r3, r3, #1
 80023e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80023e8:	3301      	adds	r3, #1
 80023ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023ee:	e051      	b.n	8002494 <HAL_I2C_Init+0x1dc>
 80023f0:	2304      	movs	r3, #4
 80023f2:	e04f      	b.n	8002494 <HAL_I2C_Init+0x1dc>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d111      	bne.n	8002420 <HAL_I2C_Init+0x168>
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	1e58      	subs	r0, r3, #1
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6859      	ldr	r1, [r3, #4]
 8002404:	460b      	mov	r3, r1
 8002406:	005b      	lsls	r3, r3, #1
 8002408:	440b      	add	r3, r1
 800240a:	fbb0 f3f3 	udiv	r3, r0, r3
 800240e:	3301      	adds	r3, #1
 8002410:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002414:	2b00      	cmp	r3, #0
 8002416:	bf0c      	ite	eq
 8002418:	2301      	moveq	r3, #1
 800241a:	2300      	movne	r3, #0
 800241c:	b2db      	uxtb	r3, r3
 800241e:	e012      	b.n	8002446 <HAL_I2C_Init+0x18e>
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	1e58      	subs	r0, r3, #1
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6859      	ldr	r1, [r3, #4]
 8002428:	460b      	mov	r3, r1
 800242a:	009b      	lsls	r3, r3, #2
 800242c:	440b      	add	r3, r1
 800242e:	0099      	lsls	r1, r3, #2
 8002430:	440b      	add	r3, r1
 8002432:	fbb0 f3f3 	udiv	r3, r0, r3
 8002436:	3301      	adds	r3, #1
 8002438:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800243c:	2b00      	cmp	r3, #0
 800243e:	bf0c      	ite	eq
 8002440:	2301      	moveq	r3, #1
 8002442:	2300      	movne	r3, #0
 8002444:	b2db      	uxtb	r3, r3
 8002446:	2b00      	cmp	r3, #0
 8002448:	d001      	beq.n	800244e <HAL_I2C_Init+0x196>
 800244a:	2301      	movs	r3, #1
 800244c:	e022      	b.n	8002494 <HAL_I2C_Init+0x1dc>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	689b      	ldr	r3, [r3, #8]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d10e      	bne.n	8002474 <HAL_I2C_Init+0x1bc>
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	1e58      	subs	r0, r3, #1
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6859      	ldr	r1, [r3, #4]
 800245e:	460b      	mov	r3, r1
 8002460:	005b      	lsls	r3, r3, #1
 8002462:	440b      	add	r3, r1
 8002464:	fbb0 f3f3 	udiv	r3, r0, r3
 8002468:	3301      	adds	r3, #1
 800246a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800246e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002472:	e00f      	b.n	8002494 <HAL_I2C_Init+0x1dc>
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	1e58      	subs	r0, r3, #1
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6859      	ldr	r1, [r3, #4]
 800247c:	460b      	mov	r3, r1
 800247e:	009b      	lsls	r3, r3, #2
 8002480:	440b      	add	r3, r1
 8002482:	0099      	lsls	r1, r3, #2
 8002484:	440b      	add	r3, r1
 8002486:	fbb0 f3f3 	udiv	r3, r0, r3
 800248a:	3301      	adds	r3, #1
 800248c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002490:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002494:	6879      	ldr	r1, [r7, #4]
 8002496:	6809      	ldr	r1, [r1, #0]
 8002498:	4313      	orrs	r3, r2
 800249a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	69da      	ldr	r2, [r3, #28]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6a1b      	ldr	r3, [r3, #32]
 80024ae:	431a      	orrs	r2, r3
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	430a      	orrs	r2, r1
 80024b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80024c2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80024c6:	687a      	ldr	r2, [r7, #4]
 80024c8:	6911      	ldr	r1, [r2, #16]
 80024ca:	687a      	ldr	r2, [r7, #4]
 80024cc:	68d2      	ldr	r2, [r2, #12]
 80024ce:	4311      	orrs	r1, r2
 80024d0:	687a      	ldr	r2, [r7, #4]
 80024d2:	6812      	ldr	r2, [r2, #0]
 80024d4:	430b      	orrs	r3, r1
 80024d6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	68db      	ldr	r3, [r3, #12]
 80024de:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	695a      	ldr	r2, [r3, #20]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	699b      	ldr	r3, [r3, #24]
 80024ea:	431a      	orrs	r2, r3
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	430a      	orrs	r2, r1
 80024f2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f042 0201 	orr.w	r2, r2, #1
 8002502:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2200      	movs	r2, #0
 8002508:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2220      	movs	r2, #32
 800250e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2200      	movs	r2, #0
 8002516:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2200      	movs	r2, #0
 800251c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002520:	2300      	movs	r3, #0
}
 8002522:	4618      	mov	r0, r3
 8002524:	3710      	adds	r7, #16
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	000186a0 	.word	0x000186a0
 8002530:	001e847f 	.word	0x001e847f
 8002534:	003d08ff 	.word	0x003d08ff
 8002538:	431bde83 	.word	0x431bde83
 800253c:	10624dd3 	.word	0x10624dd3

08002540 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b088      	sub	sp, #32
 8002544:	af02      	add	r7, sp, #8
 8002546:	60f8      	str	r0, [r7, #12]
 8002548:	4608      	mov	r0, r1
 800254a:	4611      	mov	r1, r2
 800254c:	461a      	mov	r2, r3
 800254e:	4603      	mov	r3, r0
 8002550:	817b      	strh	r3, [r7, #10]
 8002552:	460b      	mov	r3, r1
 8002554:	813b      	strh	r3, [r7, #8]
 8002556:	4613      	mov	r3, r2
 8002558:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800255a:	f7ff fbd5 	bl	8001d08 <HAL_GetTick>
 800255e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002566:	b2db      	uxtb	r3, r3
 8002568:	2b20      	cmp	r3, #32
 800256a:	f040 80d9 	bne.w	8002720 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	9300      	str	r3, [sp, #0]
 8002572:	2319      	movs	r3, #25
 8002574:	2201      	movs	r2, #1
 8002576:	496d      	ldr	r1, [pc, #436]	; (800272c <HAL_I2C_Mem_Write+0x1ec>)
 8002578:	68f8      	ldr	r0, [r7, #12]
 800257a:	f000 fcc1 	bl	8002f00 <I2C_WaitOnFlagUntilTimeout>
 800257e:	4603      	mov	r3, r0
 8002580:	2b00      	cmp	r3, #0
 8002582:	d001      	beq.n	8002588 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002584:	2302      	movs	r3, #2
 8002586:	e0cc      	b.n	8002722 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800258e:	2b01      	cmp	r3, #1
 8002590:	d101      	bne.n	8002596 <HAL_I2C_Mem_Write+0x56>
 8002592:	2302      	movs	r3, #2
 8002594:	e0c5      	b.n	8002722 <HAL_I2C_Mem_Write+0x1e2>
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	2201      	movs	r2, #1
 800259a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f003 0301 	and.w	r3, r3, #1
 80025a8:	2b01      	cmp	r3, #1
 80025aa:	d007      	beq.n	80025bc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f042 0201 	orr.w	r2, r2, #1
 80025ba:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	681a      	ldr	r2, [r3, #0]
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80025ca:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	2221      	movs	r2, #33	; 0x21
 80025d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	2240      	movs	r2, #64	; 0x40
 80025d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	2200      	movs	r2, #0
 80025e0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	6a3a      	ldr	r2, [r7, #32]
 80025e6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80025ec:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025f2:	b29a      	uxth	r2, r3
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	4a4d      	ldr	r2, [pc, #308]	; (8002730 <HAL_I2C_Mem_Write+0x1f0>)
 80025fc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80025fe:	88f8      	ldrh	r0, [r7, #6]
 8002600:	893a      	ldrh	r2, [r7, #8]
 8002602:	8979      	ldrh	r1, [r7, #10]
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	9301      	str	r3, [sp, #4]
 8002608:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800260a:	9300      	str	r3, [sp, #0]
 800260c:	4603      	mov	r3, r0
 800260e:	68f8      	ldr	r0, [r7, #12]
 8002610:	f000 faf8 	bl	8002c04 <I2C_RequestMemoryWrite>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d052      	beq.n	80026c0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	e081      	b.n	8002722 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800261e:	697a      	ldr	r2, [r7, #20]
 8002620:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002622:	68f8      	ldr	r0, [r7, #12]
 8002624:	f000 fd86 	bl	8003134 <I2C_WaitOnTXEFlagUntilTimeout>
 8002628:	4603      	mov	r3, r0
 800262a:	2b00      	cmp	r3, #0
 800262c:	d00d      	beq.n	800264a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002632:	2b04      	cmp	r3, #4
 8002634:	d107      	bne.n	8002646 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	681a      	ldr	r2, [r3, #0]
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002644:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e06b      	b.n	8002722 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800264e:	781a      	ldrb	r2, [r3, #0]
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800265a:	1c5a      	adds	r2, r3, #1
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002664:	3b01      	subs	r3, #1
 8002666:	b29a      	uxth	r2, r3
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002670:	b29b      	uxth	r3, r3
 8002672:	3b01      	subs	r3, #1
 8002674:	b29a      	uxth	r2, r3
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	695b      	ldr	r3, [r3, #20]
 8002680:	f003 0304 	and.w	r3, r3, #4
 8002684:	2b04      	cmp	r3, #4
 8002686:	d11b      	bne.n	80026c0 <HAL_I2C_Mem_Write+0x180>
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800268c:	2b00      	cmp	r3, #0
 800268e:	d017      	beq.n	80026c0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002694:	781a      	ldrb	r2, [r3, #0]
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026a0:	1c5a      	adds	r2, r3, #1
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026aa:	3b01      	subs	r3, #1
 80026ac:	b29a      	uxth	r2, r3
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026b6:	b29b      	uxth	r3, r3
 80026b8:	3b01      	subs	r3, #1
 80026ba:	b29a      	uxth	r2, r3
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d1aa      	bne.n	800261e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026c8:	697a      	ldr	r2, [r7, #20]
 80026ca:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80026cc:	68f8      	ldr	r0, [r7, #12]
 80026ce:	f000 fd79 	bl	80031c4 <I2C_WaitOnBTFFlagUntilTimeout>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d00d      	beq.n	80026f4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026dc:	2b04      	cmp	r3, #4
 80026de:	d107      	bne.n	80026f0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	681a      	ldr	r2, [r3, #0]
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026ee:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80026f0:	2301      	movs	r3, #1
 80026f2:	e016      	b.n	8002722 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002702:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	2220      	movs	r2, #32
 8002708:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	2200      	movs	r2, #0
 8002710:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	2200      	movs	r2, #0
 8002718:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800271c:	2300      	movs	r3, #0
 800271e:	e000      	b.n	8002722 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002720:	2302      	movs	r3, #2
  }
}
 8002722:	4618      	mov	r0, r3
 8002724:	3718      	adds	r7, #24
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	00100002 	.word	0x00100002
 8002730:	ffff0000 	.word	0xffff0000

08002734 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b08c      	sub	sp, #48	; 0x30
 8002738:	af02      	add	r7, sp, #8
 800273a:	60f8      	str	r0, [r7, #12]
 800273c:	4608      	mov	r0, r1
 800273e:	4611      	mov	r1, r2
 8002740:	461a      	mov	r2, r3
 8002742:	4603      	mov	r3, r0
 8002744:	817b      	strh	r3, [r7, #10]
 8002746:	460b      	mov	r3, r1
 8002748:	813b      	strh	r3, [r7, #8]
 800274a:	4613      	mov	r3, r2
 800274c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800274e:	2300      	movs	r3, #0
 8002750:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002752:	f7ff fad9 	bl	8001d08 <HAL_GetTick>
 8002756:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800275e:	b2db      	uxtb	r3, r3
 8002760:	2b20      	cmp	r3, #32
 8002762:	f040 8244 	bne.w	8002bee <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002768:	9300      	str	r3, [sp, #0]
 800276a:	2319      	movs	r3, #25
 800276c:	2201      	movs	r2, #1
 800276e:	4982      	ldr	r1, [pc, #520]	; (8002978 <HAL_I2C_Mem_Read+0x244>)
 8002770:	68f8      	ldr	r0, [r7, #12]
 8002772:	f000 fbc5 	bl	8002f00 <I2C_WaitOnFlagUntilTimeout>
 8002776:	4603      	mov	r3, r0
 8002778:	2b00      	cmp	r3, #0
 800277a:	d001      	beq.n	8002780 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 800277c:	2302      	movs	r3, #2
 800277e:	e237      	b.n	8002bf0 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002786:	2b01      	cmp	r3, #1
 8002788:	d101      	bne.n	800278e <HAL_I2C_Mem_Read+0x5a>
 800278a:	2302      	movs	r3, #2
 800278c:	e230      	b.n	8002bf0 <HAL_I2C_Mem_Read+0x4bc>
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	2201      	movs	r2, #1
 8002792:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f003 0301 	and.w	r3, r3, #1
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d007      	beq.n	80027b4 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	681a      	ldr	r2, [r3, #0]
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f042 0201 	orr.w	r2, r2, #1
 80027b2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	681a      	ldr	r2, [r3, #0]
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80027c2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	2222      	movs	r2, #34	; 0x22
 80027c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	2240      	movs	r2, #64	; 0x40
 80027d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	2200      	movs	r2, #0
 80027d8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80027de:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80027e4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027ea:	b29a      	uxth	r2, r3
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	4a62      	ldr	r2, [pc, #392]	; (800297c <HAL_I2C_Mem_Read+0x248>)
 80027f4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80027f6:	88f8      	ldrh	r0, [r7, #6]
 80027f8:	893a      	ldrh	r2, [r7, #8]
 80027fa:	8979      	ldrh	r1, [r7, #10]
 80027fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027fe:	9301      	str	r3, [sp, #4]
 8002800:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002802:	9300      	str	r3, [sp, #0]
 8002804:	4603      	mov	r3, r0
 8002806:	68f8      	ldr	r0, [r7, #12]
 8002808:	f000 fa92 	bl	8002d30 <I2C_RequestMemoryRead>
 800280c:	4603      	mov	r3, r0
 800280e:	2b00      	cmp	r3, #0
 8002810:	d001      	beq.n	8002816 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8002812:	2301      	movs	r3, #1
 8002814:	e1ec      	b.n	8002bf0 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800281a:	2b00      	cmp	r3, #0
 800281c:	d113      	bne.n	8002846 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800281e:	2300      	movs	r3, #0
 8002820:	61fb      	str	r3, [r7, #28]
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	695b      	ldr	r3, [r3, #20]
 8002828:	61fb      	str	r3, [r7, #28]
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	699b      	ldr	r3, [r3, #24]
 8002830:	61fb      	str	r3, [r7, #28]
 8002832:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	681a      	ldr	r2, [r3, #0]
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002842:	601a      	str	r2, [r3, #0]
 8002844:	e1c0      	b.n	8002bc8 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800284a:	2b01      	cmp	r3, #1
 800284c:	d11e      	bne.n	800288c <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	681a      	ldr	r2, [r3, #0]
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800285c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800285e:	b672      	cpsid	i
}
 8002860:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002862:	2300      	movs	r3, #0
 8002864:	61bb      	str	r3, [r7, #24]
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	695b      	ldr	r3, [r3, #20]
 800286c:	61bb      	str	r3, [r7, #24]
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	699b      	ldr	r3, [r3, #24]
 8002874:	61bb      	str	r3, [r7, #24]
 8002876:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	681a      	ldr	r2, [r3, #0]
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002886:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002888:	b662      	cpsie	i
}
 800288a:	e035      	b.n	80028f8 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002890:	2b02      	cmp	r3, #2
 8002892:	d11e      	bne.n	80028d2 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	681a      	ldr	r2, [r3, #0]
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80028a2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80028a4:	b672      	cpsid	i
}
 80028a6:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80028a8:	2300      	movs	r3, #0
 80028aa:	617b      	str	r3, [r7, #20]
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	695b      	ldr	r3, [r3, #20]
 80028b2:	617b      	str	r3, [r7, #20]
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	699b      	ldr	r3, [r3, #24]
 80028ba:	617b      	str	r3, [r7, #20]
 80028bc:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80028cc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80028ce:	b662      	cpsie	i
}
 80028d0:	e012      	b.n	80028f8 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	681a      	ldr	r2, [r3, #0]
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80028e0:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80028e2:	2300      	movs	r3, #0
 80028e4:	613b      	str	r3, [r7, #16]
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	695b      	ldr	r3, [r3, #20]
 80028ec:	613b      	str	r3, [r7, #16]
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	699b      	ldr	r3, [r3, #24]
 80028f4:	613b      	str	r3, [r7, #16]
 80028f6:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80028f8:	e166      	b.n	8002bc8 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028fe:	2b03      	cmp	r3, #3
 8002900:	f200 811f 	bhi.w	8002b42 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002908:	2b01      	cmp	r3, #1
 800290a:	d123      	bne.n	8002954 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800290c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800290e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002910:	68f8      	ldr	r0, [r7, #12]
 8002912:	f000 fc9f 	bl	8003254 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002916:	4603      	mov	r3, r0
 8002918:	2b00      	cmp	r3, #0
 800291a:	d001      	beq.n	8002920 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 800291c:	2301      	movs	r3, #1
 800291e:	e167      	b.n	8002bf0 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	691a      	ldr	r2, [r3, #16]
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800292a:	b2d2      	uxtb	r2, r2
 800292c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002932:	1c5a      	adds	r2, r3, #1
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800293c:	3b01      	subs	r3, #1
 800293e:	b29a      	uxth	r2, r3
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002948:	b29b      	uxth	r3, r3
 800294a:	3b01      	subs	r3, #1
 800294c:	b29a      	uxth	r2, r3
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002952:	e139      	b.n	8002bc8 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002958:	2b02      	cmp	r3, #2
 800295a:	d152      	bne.n	8002a02 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800295c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800295e:	9300      	str	r3, [sp, #0]
 8002960:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002962:	2200      	movs	r2, #0
 8002964:	4906      	ldr	r1, [pc, #24]	; (8002980 <HAL_I2C_Mem_Read+0x24c>)
 8002966:	68f8      	ldr	r0, [r7, #12]
 8002968:	f000 faca 	bl	8002f00 <I2C_WaitOnFlagUntilTimeout>
 800296c:	4603      	mov	r3, r0
 800296e:	2b00      	cmp	r3, #0
 8002970:	d008      	beq.n	8002984 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	e13c      	b.n	8002bf0 <HAL_I2C_Mem_Read+0x4bc>
 8002976:	bf00      	nop
 8002978:	00100002 	.word	0x00100002
 800297c:	ffff0000 	.word	0xffff0000
 8002980:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002984:	b672      	cpsid	i
}
 8002986:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002996:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	691a      	ldr	r2, [r3, #16]
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029a2:	b2d2      	uxtb	r2, r2
 80029a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029aa:	1c5a      	adds	r2, r3, #1
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029b4:	3b01      	subs	r3, #1
 80029b6:	b29a      	uxth	r2, r3
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029c0:	b29b      	uxth	r3, r3
 80029c2:	3b01      	subs	r3, #1
 80029c4:	b29a      	uxth	r2, r3
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80029ca:	b662      	cpsie	i
}
 80029cc:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	691a      	ldr	r2, [r3, #16]
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029d8:	b2d2      	uxtb	r2, r2
 80029da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e0:	1c5a      	adds	r2, r3, #1
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029ea:	3b01      	subs	r3, #1
 80029ec:	b29a      	uxth	r2, r3
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029f6:	b29b      	uxth	r3, r3
 80029f8:	3b01      	subs	r3, #1
 80029fa:	b29a      	uxth	r2, r3
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002a00:	e0e2      	b.n	8002bc8 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a04:	9300      	str	r3, [sp, #0]
 8002a06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a08:	2200      	movs	r2, #0
 8002a0a:	497b      	ldr	r1, [pc, #492]	; (8002bf8 <HAL_I2C_Mem_Read+0x4c4>)
 8002a0c:	68f8      	ldr	r0, [r7, #12]
 8002a0e:	f000 fa77 	bl	8002f00 <I2C_WaitOnFlagUntilTimeout>
 8002a12:	4603      	mov	r3, r0
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d001      	beq.n	8002a1c <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e0e9      	b.n	8002bf0 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a2a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002a2c:	b672      	cpsid	i
}
 8002a2e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	691a      	ldr	r2, [r3, #16]
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a3a:	b2d2      	uxtb	r2, r2
 8002a3c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a42:	1c5a      	adds	r2, r3, #1
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a4c:	3b01      	subs	r3, #1
 8002a4e:	b29a      	uxth	r2, r3
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a58:	b29b      	uxth	r3, r3
 8002a5a:	3b01      	subs	r3, #1
 8002a5c:	b29a      	uxth	r2, r3
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002a62:	4b66      	ldr	r3, [pc, #408]	; (8002bfc <HAL_I2C_Mem_Read+0x4c8>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	08db      	lsrs	r3, r3, #3
 8002a68:	4a65      	ldr	r2, [pc, #404]	; (8002c00 <HAL_I2C_Mem_Read+0x4cc>)
 8002a6a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a6e:	0a1a      	lsrs	r2, r3, #8
 8002a70:	4613      	mov	r3, r2
 8002a72:	009b      	lsls	r3, r3, #2
 8002a74:	4413      	add	r3, r2
 8002a76:	00da      	lsls	r2, r3, #3
 8002a78:	1ad3      	subs	r3, r2, r3
 8002a7a:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002a7c:	6a3b      	ldr	r3, [r7, #32]
 8002a7e:	3b01      	subs	r3, #1
 8002a80:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8002a82:	6a3b      	ldr	r3, [r7, #32]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d118      	bne.n	8002aba <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	2220      	movs	r2, #32
 8002a92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	2200      	movs	r2, #0
 8002a9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa2:	f043 0220 	orr.w	r2, r3, #32
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002aaa:	b662      	cpsie	i
}
 8002aac:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	e09a      	b.n	8002bf0 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	695b      	ldr	r3, [r3, #20]
 8002ac0:	f003 0304 	and.w	r3, r3, #4
 8002ac4:	2b04      	cmp	r3, #4
 8002ac6:	d1d9      	bne.n	8002a7c <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ad6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	691a      	ldr	r2, [r3, #16]
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae2:	b2d2      	uxtb	r2, r2
 8002ae4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aea:	1c5a      	adds	r2, r3, #1
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002af4:	3b01      	subs	r3, #1
 8002af6:	b29a      	uxth	r2, r3
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b00:	b29b      	uxth	r3, r3
 8002b02:	3b01      	subs	r3, #1
 8002b04:	b29a      	uxth	r2, r3
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002b0a:	b662      	cpsie	i
}
 8002b0c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	691a      	ldr	r2, [r3, #16]
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b18:	b2d2      	uxtb	r2, r2
 8002b1a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b20:	1c5a      	adds	r2, r3, #1
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b2a:	3b01      	subs	r3, #1
 8002b2c:	b29a      	uxth	r2, r3
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b36:	b29b      	uxth	r3, r3
 8002b38:	3b01      	subs	r3, #1
 8002b3a:	b29a      	uxth	r2, r3
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002b40:	e042      	b.n	8002bc8 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b44:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002b46:	68f8      	ldr	r0, [r7, #12]
 8002b48:	f000 fb84 	bl	8003254 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d001      	beq.n	8002b56 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	e04c      	b.n	8002bf0 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	691a      	ldr	r2, [r3, #16]
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b60:	b2d2      	uxtb	r2, r2
 8002b62:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b68:	1c5a      	adds	r2, r3, #1
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b72:	3b01      	subs	r3, #1
 8002b74:	b29a      	uxth	r2, r3
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b7e:	b29b      	uxth	r3, r3
 8002b80:	3b01      	subs	r3, #1
 8002b82:	b29a      	uxth	r2, r3
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	695b      	ldr	r3, [r3, #20]
 8002b8e:	f003 0304 	and.w	r3, r3, #4
 8002b92:	2b04      	cmp	r3, #4
 8002b94:	d118      	bne.n	8002bc8 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	691a      	ldr	r2, [r3, #16]
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ba0:	b2d2      	uxtb	r2, r2
 8002ba2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ba8:	1c5a      	adds	r2, r3, #1
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bb2:	3b01      	subs	r3, #1
 8002bb4:	b29a      	uxth	r2, r3
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bbe:	b29b      	uxth	r3, r3
 8002bc0:	3b01      	subs	r3, #1
 8002bc2:	b29a      	uxth	r2, r3
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	f47f ae94 	bne.w	80028fa <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	2220      	movs	r2, #32
 8002bd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	2200      	movs	r2, #0
 8002be6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002bea:	2300      	movs	r3, #0
 8002bec:	e000      	b.n	8002bf0 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 8002bee:	2302      	movs	r3, #2
  }
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	3728      	adds	r7, #40	; 0x28
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}
 8002bf8:	00010004 	.word	0x00010004
 8002bfc:	20000100 	.word	0x20000100
 8002c00:	14f8b589 	.word	0x14f8b589

08002c04 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b088      	sub	sp, #32
 8002c08:	af02      	add	r7, sp, #8
 8002c0a:	60f8      	str	r0, [r7, #12]
 8002c0c:	4608      	mov	r0, r1
 8002c0e:	4611      	mov	r1, r2
 8002c10:	461a      	mov	r2, r3
 8002c12:	4603      	mov	r3, r0
 8002c14:	817b      	strh	r3, [r7, #10]
 8002c16:	460b      	mov	r3, r1
 8002c18:	813b      	strh	r3, [r7, #8]
 8002c1a:	4613      	mov	r3, r2
 8002c1c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c2c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c30:	9300      	str	r3, [sp, #0]
 8002c32:	6a3b      	ldr	r3, [r7, #32]
 8002c34:	2200      	movs	r2, #0
 8002c36:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002c3a:	68f8      	ldr	r0, [r7, #12]
 8002c3c:	f000 f960 	bl	8002f00 <I2C_WaitOnFlagUntilTimeout>
 8002c40:	4603      	mov	r3, r0
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d00d      	beq.n	8002c62 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c50:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c54:	d103      	bne.n	8002c5e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c5c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002c5e:	2303      	movs	r3, #3
 8002c60:	e05f      	b.n	8002d22 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002c62:	897b      	ldrh	r3, [r7, #10]
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	461a      	mov	r2, r3
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002c70:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c74:	6a3a      	ldr	r2, [r7, #32]
 8002c76:	492d      	ldr	r1, [pc, #180]	; (8002d2c <I2C_RequestMemoryWrite+0x128>)
 8002c78:	68f8      	ldr	r0, [r7, #12]
 8002c7a:	f000 f9bb 	bl	8002ff4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d001      	beq.n	8002c88 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002c84:	2301      	movs	r3, #1
 8002c86:	e04c      	b.n	8002d22 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c88:	2300      	movs	r3, #0
 8002c8a:	617b      	str	r3, [r7, #20]
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	695b      	ldr	r3, [r3, #20]
 8002c92:	617b      	str	r3, [r7, #20]
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	699b      	ldr	r3, [r3, #24]
 8002c9a:	617b      	str	r3, [r7, #20]
 8002c9c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ca0:	6a39      	ldr	r1, [r7, #32]
 8002ca2:	68f8      	ldr	r0, [r7, #12]
 8002ca4:	f000 fa46 	bl	8003134 <I2C_WaitOnTXEFlagUntilTimeout>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d00d      	beq.n	8002cca <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb2:	2b04      	cmp	r3, #4
 8002cb4:	d107      	bne.n	8002cc6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cc4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e02b      	b.n	8002d22 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002cca:	88fb      	ldrh	r3, [r7, #6]
 8002ccc:	2b01      	cmp	r3, #1
 8002cce:	d105      	bne.n	8002cdc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002cd0:	893b      	ldrh	r3, [r7, #8]
 8002cd2:	b2da      	uxtb	r2, r3
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	611a      	str	r2, [r3, #16]
 8002cda:	e021      	b.n	8002d20 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002cdc:	893b      	ldrh	r3, [r7, #8]
 8002cde:	0a1b      	lsrs	r3, r3, #8
 8002ce0:	b29b      	uxth	r3, r3
 8002ce2:	b2da      	uxtb	r2, r3
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cec:	6a39      	ldr	r1, [r7, #32]
 8002cee:	68f8      	ldr	r0, [r7, #12]
 8002cf0:	f000 fa20 	bl	8003134 <I2C_WaitOnTXEFlagUntilTimeout>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d00d      	beq.n	8002d16 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cfe:	2b04      	cmp	r3, #4
 8002d00:	d107      	bne.n	8002d12 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d10:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	e005      	b.n	8002d22 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002d16:	893b      	ldrh	r3, [r7, #8]
 8002d18:	b2da      	uxtb	r2, r3
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002d20:	2300      	movs	r3, #0
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	3718      	adds	r7, #24
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	00010002 	.word	0x00010002

08002d30 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b088      	sub	sp, #32
 8002d34:	af02      	add	r7, sp, #8
 8002d36:	60f8      	str	r0, [r7, #12]
 8002d38:	4608      	mov	r0, r1
 8002d3a:	4611      	mov	r1, r2
 8002d3c:	461a      	mov	r2, r3
 8002d3e:	4603      	mov	r3, r0
 8002d40:	817b      	strh	r3, [r7, #10]
 8002d42:	460b      	mov	r3, r1
 8002d44:	813b      	strh	r3, [r7, #8]
 8002d46:	4613      	mov	r3, r2
 8002d48:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	681a      	ldr	r2, [r3, #0]
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002d58:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	681a      	ldr	r2, [r3, #0]
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002d68:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d6c:	9300      	str	r3, [sp, #0]
 8002d6e:	6a3b      	ldr	r3, [r7, #32]
 8002d70:	2200      	movs	r2, #0
 8002d72:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002d76:	68f8      	ldr	r0, [r7, #12]
 8002d78:	f000 f8c2 	bl	8002f00 <I2C_WaitOnFlagUntilTimeout>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d00d      	beq.n	8002d9e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d8c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d90:	d103      	bne.n	8002d9a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d98:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002d9a:	2303      	movs	r3, #3
 8002d9c:	e0aa      	b.n	8002ef4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002d9e:	897b      	ldrh	r3, [r7, #10]
 8002da0:	b2db      	uxtb	r3, r3
 8002da2:	461a      	mov	r2, r3
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002dac:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002db0:	6a3a      	ldr	r2, [r7, #32]
 8002db2:	4952      	ldr	r1, [pc, #328]	; (8002efc <I2C_RequestMemoryRead+0x1cc>)
 8002db4:	68f8      	ldr	r0, [r7, #12]
 8002db6:	f000 f91d 	bl	8002ff4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d001      	beq.n	8002dc4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e097      	b.n	8002ef4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	617b      	str	r3, [r7, #20]
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	695b      	ldr	r3, [r3, #20]
 8002dce:	617b      	str	r3, [r7, #20]
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	699b      	ldr	r3, [r3, #24]
 8002dd6:	617b      	str	r3, [r7, #20]
 8002dd8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002dda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ddc:	6a39      	ldr	r1, [r7, #32]
 8002dde:	68f8      	ldr	r0, [r7, #12]
 8002de0:	f000 f9a8 	bl	8003134 <I2C_WaitOnTXEFlagUntilTimeout>
 8002de4:	4603      	mov	r3, r0
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d00d      	beq.n	8002e06 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dee:	2b04      	cmp	r3, #4
 8002df0:	d107      	bne.n	8002e02 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e00:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e076      	b.n	8002ef4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002e06:	88fb      	ldrh	r3, [r7, #6]
 8002e08:	2b01      	cmp	r3, #1
 8002e0a:	d105      	bne.n	8002e18 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002e0c:	893b      	ldrh	r3, [r7, #8]
 8002e0e:	b2da      	uxtb	r2, r3
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	611a      	str	r2, [r3, #16]
 8002e16:	e021      	b.n	8002e5c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002e18:	893b      	ldrh	r3, [r7, #8]
 8002e1a:	0a1b      	lsrs	r3, r3, #8
 8002e1c:	b29b      	uxth	r3, r3
 8002e1e:	b2da      	uxtb	r2, r3
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e28:	6a39      	ldr	r1, [r7, #32]
 8002e2a:	68f8      	ldr	r0, [r7, #12]
 8002e2c:	f000 f982 	bl	8003134 <I2C_WaitOnTXEFlagUntilTimeout>
 8002e30:	4603      	mov	r3, r0
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d00d      	beq.n	8002e52 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e3a:	2b04      	cmp	r3, #4
 8002e3c:	d107      	bne.n	8002e4e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	681a      	ldr	r2, [r3, #0]
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e4c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e050      	b.n	8002ef4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002e52:	893b      	ldrh	r3, [r7, #8]
 8002e54:	b2da      	uxtb	r2, r3
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e5e:	6a39      	ldr	r1, [r7, #32]
 8002e60:	68f8      	ldr	r0, [r7, #12]
 8002e62:	f000 f967 	bl	8003134 <I2C_WaitOnTXEFlagUntilTimeout>
 8002e66:	4603      	mov	r3, r0
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d00d      	beq.n	8002e88 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e70:	2b04      	cmp	r3, #4
 8002e72:	d107      	bne.n	8002e84 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e82:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e035      	b.n	8002ef4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e96:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e9a:	9300      	str	r3, [sp, #0]
 8002e9c:	6a3b      	ldr	r3, [r7, #32]
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002ea4:	68f8      	ldr	r0, [r7, #12]
 8002ea6:	f000 f82b 	bl	8002f00 <I2C_WaitOnFlagUntilTimeout>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d00d      	beq.n	8002ecc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002eba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ebe:	d103      	bne.n	8002ec8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ec6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002ec8:	2303      	movs	r3, #3
 8002eca:	e013      	b.n	8002ef4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002ecc:	897b      	ldrh	r3, [r7, #10]
 8002ece:	b2db      	uxtb	r3, r3
 8002ed0:	f043 0301 	orr.w	r3, r3, #1
 8002ed4:	b2da      	uxtb	r2, r3
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ede:	6a3a      	ldr	r2, [r7, #32]
 8002ee0:	4906      	ldr	r1, [pc, #24]	; (8002efc <I2C_RequestMemoryRead+0x1cc>)
 8002ee2:	68f8      	ldr	r0, [r7, #12]
 8002ee4:	f000 f886 	bl	8002ff4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d001      	beq.n	8002ef2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e000      	b.n	8002ef4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002ef2:	2300      	movs	r3, #0
}
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	3718      	adds	r7, #24
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bd80      	pop	{r7, pc}
 8002efc:	00010002 	.word	0x00010002

08002f00 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b084      	sub	sp, #16
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	60f8      	str	r0, [r7, #12]
 8002f08:	60b9      	str	r1, [r7, #8]
 8002f0a:	603b      	str	r3, [r7, #0]
 8002f0c:	4613      	mov	r3, r2
 8002f0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f10:	e048      	b.n	8002fa4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f18:	d044      	beq.n	8002fa4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f1a:	f7fe fef5 	bl	8001d08 <HAL_GetTick>
 8002f1e:	4602      	mov	r2, r0
 8002f20:	69bb      	ldr	r3, [r7, #24]
 8002f22:	1ad3      	subs	r3, r2, r3
 8002f24:	683a      	ldr	r2, [r7, #0]
 8002f26:	429a      	cmp	r2, r3
 8002f28:	d302      	bcc.n	8002f30 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d139      	bne.n	8002fa4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002f30:	68bb      	ldr	r3, [r7, #8]
 8002f32:	0c1b      	lsrs	r3, r3, #16
 8002f34:	b2db      	uxtb	r3, r3
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d10d      	bne.n	8002f56 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	695b      	ldr	r3, [r3, #20]
 8002f40:	43da      	mvns	r2, r3
 8002f42:	68bb      	ldr	r3, [r7, #8]
 8002f44:	4013      	ands	r3, r2
 8002f46:	b29b      	uxth	r3, r3
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	bf0c      	ite	eq
 8002f4c:	2301      	moveq	r3, #1
 8002f4e:	2300      	movne	r3, #0
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	461a      	mov	r2, r3
 8002f54:	e00c      	b.n	8002f70 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	699b      	ldr	r3, [r3, #24]
 8002f5c:	43da      	mvns	r2, r3
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	4013      	ands	r3, r2
 8002f62:	b29b      	uxth	r3, r3
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	bf0c      	ite	eq
 8002f68:	2301      	moveq	r3, #1
 8002f6a:	2300      	movne	r3, #0
 8002f6c:	b2db      	uxtb	r3, r3
 8002f6e:	461a      	mov	r2, r3
 8002f70:	79fb      	ldrb	r3, [r7, #7]
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d116      	bne.n	8002fa4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2220      	movs	r2, #32
 8002f80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	2200      	movs	r2, #0
 8002f88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f90:	f043 0220 	orr.w	r2, r3, #32
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e023      	b.n	8002fec <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	0c1b      	lsrs	r3, r3, #16
 8002fa8:	b2db      	uxtb	r3, r3
 8002faa:	2b01      	cmp	r3, #1
 8002fac:	d10d      	bne.n	8002fca <I2C_WaitOnFlagUntilTimeout+0xca>
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	695b      	ldr	r3, [r3, #20]
 8002fb4:	43da      	mvns	r2, r3
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	4013      	ands	r3, r2
 8002fba:	b29b      	uxth	r3, r3
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	bf0c      	ite	eq
 8002fc0:	2301      	moveq	r3, #1
 8002fc2:	2300      	movne	r3, #0
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	461a      	mov	r2, r3
 8002fc8:	e00c      	b.n	8002fe4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	699b      	ldr	r3, [r3, #24]
 8002fd0:	43da      	mvns	r2, r3
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	b29b      	uxth	r3, r3
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	bf0c      	ite	eq
 8002fdc:	2301      	moveq	r3, #1
 8002fde:	2300      	movne	r3, #0
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	461a      	mov	r2, r3
 8002fe4:	79fb      	ldrb	r3, [r7, #7]
 8002fe6:	429a      	cmp	r2, r3
 8002fe8:	d093      	beq.n	8002f12 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002fea:	2300      	movs	r3, #0
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	3710      	adds	r7, #16
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}

08002ff4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b084      	sub	sp, #16
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	60f8      	str	r0, [r7, #12]
 8002ffc:	60b9      	str	r1, [r7, #8]
 8002ffe:	607a      	str	r2, [r7, #4]
 8003000:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003002:	e071      	b.n	80030e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	695b      	ldr	r3, [r3, #20]
 800300a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800300e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003012:	d123      	bne.n	800305c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003022:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800302c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2200      	movs	r2, #0
 8003032:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	2220      	movs	r2, #32
 8003038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	2200      	movs	r2, #0
 8003040:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003048:	f043 0204 	orr.w	r2, r3, #4
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	2200      	movs	r2, #0
 8003054:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003058:	2301      	movs	r3, #1
 800305a:	e067      	b.n	800312c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003062:	d041      	beq.n	80030e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003064:	f7fe fe50 	bl	8001d08 <HAL_GetTick>
 8003068:	4602      	mov	r2, r0
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	687a      	ldr	r2, [r7, #4]
 8003070:	429a      	cmp	r2, r3
 8003072:	d302      	bcc.n	800307a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d136      	bne.n	80030e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	0c1b      	lsrs	r3, r3, #16
 800307e:	b2db      	uxtb	r3, r3
 8003080:	2b01      	cmp	r3, #1
 8003082:	d10c      	bne.n	800309e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	695b      	ldr	r3, [r3, #20]
 800308a:	43da      	mvns	r2, r3
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	4013      	ands	r3, r2
 8003090:	b29b      	uxth	r3, r3
 8003092:	2b00      	cmp	r3, #0
 8003094:	bf14      	ite	ne
 8003096:	2301      	movne	r3, #1
 8003098:	2300      	moveq	r3, #0
 800309a:	b2db      	uxtb	r3, r3
 800309c:	e00b      	b.n	80030b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	699b      	ldr	r3, [r3, #24]
 80030a4:	43da      	mvns	r2, r3
 80030a6:	68bb      	ldr	r3, [r7, #8]
 80030a8:	4013      	ands	r3, r2
 80030aa:	b29b      	uxth	r3, r3
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	bf14      	ite	ne
 80030b0:	2301      	movne	r3, #1
 80030b2:	2300      	moveq	r3, #0
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d016      	beq.n	80030e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	2200      	movs	r2, #0
 80030be:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	2220      	movs	r2, #32
 80030c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	2200      	movs	r2, #0
 80030cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d4:	f043 0220 	orr.w	r2, r3, #32
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	2200      	movs	r2, #0
 80030e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	e021      	b.n	800312c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	0c1b      	lsrs	r3, r3, #16
 80030ec:	b2db      	uxtb	r3, r3
 80030ee:	2b01      	cmp	r3, #1
 80030f0:	d10c      	bne.n	800310c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	695b      	ldr	r3, [r3, #20]
 80030f8:	43da      	mvns	r2, r3
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	4013      	ands	r3, r2
 80030fe:	b29b      	uxth	r3, r3
 8003100:	2b00      	cmp	r3, #0
 8003102:	bf14      	ite	ne
 8003104:	2301      	movne	r3, #1
 8003106:	2300      	moveq	r3, #0
 8003108:	b2db      	uxtb	r3, r3
 800310a:	e00b      	b.n	8003124 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	699b      	ldr	r3, [r3, #24]
 8003112:	43da      	mvns	r2, r3
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	4013      	ands	r3, r2
 8003118:	b29b      	uxth	r3, r3
 800311a:	2b00      	cmp	r3, #0
 800311c:	bf14      	ite	ne
 800311e:	2301      	movne	r3, #1
 8003120:	2300      	moveq	r3, #0
 8003122:	b2db      	uxtb	r3, r3
 8003124:	2b00      	cmp	r3, #0
 8003126:	f47f af6d 	bne.w	8003004 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800312a:	2300      	movs	r3, #0
}
 800312c:	4618      	mov	r0, r3
 800312e:	3710      	adds	r7, #16
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}

08003134 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b084      	sub	sp, #16
 8003138:	af00      	add	r7, sp, #0
 800313a:	60f8      	str	r0, [r7, #12]
 800313c:	60b9      	str	r1, [r7, #8]
 800313e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003140:	e034      	b.n	80031ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003142:	68f8      	ldr	r0, [r7, #12]
 8003144:	f000 f8e3 	bl	800330e <I2C_IsAcknowledgeFailed>
 8003148:	4603      	mov	r3, r0
 800314a:	2b00      	cmp	r3, #0
 800314c:	d001      	beq.n	8003152 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	e034      	b.n	80031bc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003152:	68bb      	ldr	r3, [r7, #8]
 8003154:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003158:	d028      	beq.n	80031ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800315a:	f7fe fdd5 	bl	8001d08 <HAL_GetTick>
 800315e:	4602      	mov	r2, r0
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	1ad3      	subs	r3, r2, r3
 8003164:	68ba      	ldr	r2, [r7, #8]
 8003166:	429a      	cmp	r2, r3
 8003168:	d302      	bcc.n	8003170 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800316a:	68bb      	ldr	r3, [r7, #8]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d11d      	bne.n	80031ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	695b      	ldr	r3, [r3, #20]
 8003176:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800317a:	2b80      	cmp	r3, #128	; 0x80
 800317c:	d016      	beq.n	80031ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2200      	movs	r2, #0
 8003182:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	2220      	movs	r2, #32
 8003188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	2200      	movs	r2, #0
 8003190:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003198:	f043 0220 	orr.w	r2, r3, #32
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	2200      	movs	r2, #0
 80031a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	e007      	b.n	80031bc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	695b      	ldr	r3, [r3, #20]
 80031b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031b6:	2b80      	cmp	r3, #128	; 0x80
 80031b8:	d1c3      	bne.n	8003142 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80031ba:	2300      	movs	r3, #0
}
 80031bc:	4618      	mov	r0, r3
 80031be:	3710      	adds	r7, #16
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}

080031c4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b084      	sub	sp, #16
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	60f8      	str	r0, [r7, #12]
 80031cc:	60b9      	str	r1, [r7, #8]
 80031ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80031d0:	e034      	b.n	800323c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80031d2:	68f8      	ldr	r0, [r7, #12]
 80031d4:	f000 f89b 	bl	800330e <I2C_IsAcknowledgeFailed>
 80031d8:	4603      	mov	r3, r0
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d001      	beq.n	80031e2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e034      	b.n	800324c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031e2:	68bb      	ldr	r3, [r7, #8]
 80031e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031e8:	d028      	beq.n	800323c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031ea:	f7fe fd8d 	bl	8001d08 <HAL_GetTick>
 80031ee:	4602      	mov	r2, r0
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	1ad3      	subs	r3, r2, r3
 80031f4:	68ba      	ldr	r2, [r7, #8]
 80031f6:	429a      	cmp	r2, r3
 80031f8:	d302      	bcc.n	8003200 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d11d      	bne.n	800323c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	695b      	ldr	r3, [r3, #20]
 8003206:	f003 0304 	and.w	r3, r3, #4
 800320a:	2b04      	cmp	r3, #4
 800320c:	d016      	beq.n	800323c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	2200      	movs	r2, #0
 8003212:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2220      	movs	r2, #32
 8003218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	2200      	movs	r2, #0
 8003220:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003228:	f043 0220 	orr.w	r2, r3, #32
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2200      	movs	r2, #0
 8003234:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003238:	2301      	movs	r3, #1
 800323a:	e007      	b.n	800324c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	695b      	ldr	r3, [r3, #20]
 8003242:	f003 0304 	and.w	r3, r3, #4
 8003246:	2b04      	cmp	r3, #4
 8003248:	d1c3      	bne.n	80031d2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800324a:	2300      	movs	r3, #0
}
 800324c:	4618      	mov	r0, r3
 800324e:	3710      	adds	r7, #16
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}

08003254 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b084      	sub	sp, #16
 8003258:	af00      	add	r7, sp, #0
 800325a:	60f8      	str	r0, [r7, #12]
 800325c:	60b9      	str	r1, [r7, #8]
 800325e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003260:	e049      	b.n	80032f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	695b      	ldr	r3, [r3, #20]
 8003268:	f003 0310 	and.w	r3, r3, #16
 800326c:	2b10      	cmp	r3, #16
 800326e:	d119      	bne.n	80032a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f06f 0210 	mvn.w	r2, #16
 8003278:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	2200      	movs	r2, #0
 800327e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	2220      	movs	r2, #32
 8003284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	2200      	movs	r2, #0
 800328c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2200      	movs	r2, #0
 800329c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80032a0:	2301      	movs	r3, #1
 80032a2:	e030      	b.n	8003306 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032a4:	f7fe fd30 	bl	8001d08 <HAL_GetTick>
 80032a8:	4602      	mov	r2, r0
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	1ad3      	subs	r3, r2, r3
 80032ae:	68ba      	ldr	r2, [r7, #8]
 80032b0:	429a      	cmp	r2, r3
 80032b2:	d302      	bcc.n	80032ba <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80032b4:	68bb      	ldr	r3, [r7, #8]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d11d      	bne.n	80032f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	695b      	ldr	r3, [r3, #20]
 80032c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032c4:	2b40      	cmp	r3, #64	; 0x40
 80032c6:	d016      	beq.n	80032f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2200      	movs	r2, #0
 80032cc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	2220      	movs	r2, #32
 80032d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2200      	movs	r2, #0
 80032da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e2:	f043 0220 	orr.w	r2, r3, #32
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	2200      	movs	r2, #0
 80032ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	e007      	b.n	8003306 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	695b      	ldr	r3, [r3, #20]
 80032fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003300:	2b40      	cmp	r3, #64	; 0x40
 8003302:	d1ae      	bne.n	8003262 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003304:	2300      	movs	r3, #0
}
 8003306:	4618      	mov	r0, r3
 8003308:	3710      	adds	r7, #16
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}

0800330e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800330e:	b480      	push	{r7}
 8003310:	b083      	sub	sp, #12
 8003312:	af00      	add	r7, sp, #0
 8003314:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	695b      	ldr	r3, [r3, #20]
 800331c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003320:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003324:	d11b      	bne.n	800335e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800332e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2200      	movs	r2, #0
 8003334:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2220      	movs	r2, #32
 800333a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2200      	movs	r2, #0
 8003342:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800334a:	f043 0204 	orr.w	r2, r3, #4
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2200      	movs	r2, #0
 8003356:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	e000      	b.n	8003360 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800335e:	2300      	movs	r3, #0
}
 8003360:	4618      	mov	r0, r3
 8003362:	370c      	adds	r7, #12
 8003364:	46bd      	mov	sp, r7
 8003366:	bc80      	pop	{r7}
 8003368:	4770      	bx	lr
	...

0800336c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b086      	sub	sp, #24
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d101      	bne.n	800337e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800337a:	2301      	movs	r3, #1
 800337c:	e272      	b.n	8003864 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f003 0301 	and.w	r3, r3, #1
 8003386:	2b00      	cmp	r3, #0
 8003388:	f000 8087 	beq.w	800349a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800338c:	4b92      	ldr	r3, [pc, #584]	; (80035d8 <HAL_RCC_OscConfig+0x26c>)
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	f003 030c 	and.w	r3, r3, #12
 8003394:	2b04      	cmp	r3, #4
 8003396:	d00c      	beq.n	80033b2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003398:	4b8f      	ldr	r3, [pc, #572]	; (80035d8 <HAL_RCC_OscConfig+0x26c>)
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	f003 030c 	and.w	r3, r3, #12
 80033a0:	2b08      	cmp	r3, #8
 80033a2:	d112      	bne.n	80033ca <HAL_RCC_OscConfig+0x5e>
 80033a4:	4b8c      	ldr	r3, [pc, #560]	; (80035d8 <HAL_RCC_OscConfig+0x26c>)
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033b0:	d10b      	bne.n	80033ca <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033b2:	4b89      	ldr	r3, [pc, #548]	; (80035d8 <HAL_RCC_OscConfig+0x26c>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d06c      	beq.n	8003498 <HAL_RCC_OscConfig+0x12c>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d168      	bne.n	8003498 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	e24c      	b.n	8003864 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033d2:	d106      	bne.n	80033e2 <HAL_RCC_OscConfig+0x76>
 80033d4:	4b80      	ldr	r3, [pc, #512]	; (80035d8 <HAL_RCC_OscConfig+0x26c>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a7f      	ldr	r2, [pc, #508]	; (80035d8 <HAL_RCC_OscConfig+0x26c>)
 80033da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033de:	6013      	str	r3, [r2, #0]
 80033e0:	e02e      	b.n	8003440 <HAL_RCC_OscConfig+0xd4>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d10c      	bne.n	8003404 <HAL_RCC_OscConfig+0x98>
 80033ea:	4b7b      	ldr	r3, [pc, #492]	; (80035d8 <HAL_RCC_OscConfig+0x26c>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4a7a      	ldr	r2, [pc, #488]	; (80035d8 <HAL_RCC_OscConfig+0x26c>)
 80033f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80033f4:	6013      	str	r3, [r2, #0]
 80033f6:	4b78      	ldr	r3, [pc, #480]	; (80035d8 <HAL_RCC_OscConfig+0x26c>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a77      	ldr	r2, [pc, #476]	; (80035d8 <HAL_RCC_OscConfig+0x26c>)
 80033fc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003400:	6013      	str	r3, [r2, #0]
 8003402:	e01d      	b.n	8003440 <HAL_RCC_OscConfig+0xd4>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800340c:	d10c      	bne.n	8003428 <HAL_RCC_OscConfig+0xbc>
 800340e:	4b72      	ldr	r3, [pc, #456]	; (80035d8 <HAL_RCC_OscConfig+0x26c>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a71      	ldr	r2, [pc, #452]	; (80035d8 <HAL_RCC_OscConfig+0x26c>)
 8003414:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003418:	6013      	str	r3, [r2, #0]
 800341a:	4b6f      	ldr	r3, [pc, #444]	; (80035d8 <HAL_RCC_OscConfig+0x26c>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a6e      	ldr	r2, [pc, #440]	; (80035d8 <HAL_RCC_OscConfig+0x26c>)
 8003420:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003424:	6013      	str	r3, [r2, #0]
 8003426:	e00b      	b.n	8003440 <HAL_RCC_OscConfig+0xd4>
 8003428:	4b6b      	ldr	r3, [pc, #428]	; (80035d8 <HAL_RCC_OscConfig+0x26c>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a6a      	ldr	r2, [pc, #424]	; (80035d8 <HAL_RCC_OscConfig+0x26c>)
 800342e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003432:	6013      	str	r3, [r2, #0]
 8003434:	4b68      	ldr	r3, [pc, #416]	; (80035d8 <HAL_RCC_OscConfig+0x26c>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a67      	ldr	r2, [pc, #412]	; (80035d8 <HAL_RCC_OscConfig+0x26c>)
 800343a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800343e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d013      	beq.n	8003470 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003448:	f7fe fc5e 	bl	8001d08 <HAL_GetTick>
 800344c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800344e:	e008      	b.n	8003462 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003450:	f7fe fc5a 	bl	8001d08 <HAL_GetTick>
 8003454:	4602      	mov	r2, r0
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	1ad3      	subs	r3, r2, r3
 800345a:	2b64      	cmp	r3, #100	; 0x64
 800345c:	d901      	bls.n	8003462 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800345e:	2303      	movs	r3, #3
 8003460:	e200      	b.n	8003864 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003462:	4b5d      	ldr	r3, [pc, #372]	; (80035d8 <HAL_RCC_OscConfig+0x26c>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800346a:	2b00      	cmp	r3, #0
 800346c:	d0f0      	beq.n	8003450 <HAL_RCC_OscConfig+0xe4>
 800346e:	e014      	b.n	800349a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003470:	f7fe fc4a 	bl	8001d08 <HAL_GetTick>
 8003474:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003476:	e008      	b.n	800348a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003478:	f7fe fc46 	bl	8001d08 <HAL_GetTick>
 800347c:	4602      	mov	r2, r0
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	1ad3      	subs	r3, r2, r3
 8003482:	2b64      	cmp	r3, #100	; 0x64
 8003484:	d901      	bls.n	800348a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003486:	2303      	movs	r3, #3
 8003488:	e1ec      	b.n	8003864 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800348a:	4b53      	ldr	r3, [pc, #332]	; (80035d8 <HAL_RCC_OscConfig+0x26c>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003492:	2b00      	cmp	r3, #0
 8003494:	d1f0      	bne.n	8003478 <HAL_RCC_OscConfig+0x10c>
 8003496:	e000      	b.n	800349a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003498:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 0302 	and.w	r3, r3, #2
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d063      	beq.n	800356e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80034a6:	4b4c      	ldr	r3, [pc, #304]	; (80035d8 <HAL_RCC_OscConfig+0x26c>)
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	f003 030c 	and.w	r3, r3, #12
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d00b      	beq.n	80034ca <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80034b2:	4b49      	ldr	r3, [pc, #292]	; (80035d8 <HAL_RCC_OscConfig+0x26c>)
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	f003 030c 	and.w	r3, r3, #12
 80034ba:	2b08      	cmp	r3, #8
 80034bc:	d11c      	bne.n	80034f8 <HAL_RCC_OscConfig+0x18c>
 80034be:	4b46      	ldr	r3, [pc, #280]	; (80035d8 <HAL_RCC_OscConfig+0x26c>)
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d116      	bne.n	80034f8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034ca:	4b43      	ldr	r3, [pc, #268]	; (80035d8 <HAL_RCC_OscConfig+0x26c>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f003 0302 	and.w	r3, r3, #2
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d005      	beq.n	80034e2 <HAL_RCC_OscConfig+0x176>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	691b      	ldr	r3, [r3, #16]
 80034da:	2b01      	cmp	r3, #1
 80034dc:	d001      	beq.n	80034e2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	e1c0      	b.n	8003864 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034e2:	4b3d      	ldr	r3, [pc, #244]	; (80035d8 <HAL_RCC_OscConfig+0x26c>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	695b      	ldr	r3, [r3, #20]
 80034ee:	00db      	lsls	r3, r3, #3
 80034f0:	4939      	ldr	r1, [pc, #228]	; (80035d8 <HAL_RCC_OscConfig+0x26c>)
 80034f2:	4313      	orrs	r3, r2
 80034f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034f6:	e03a      	b.n	800356e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	691b      	ldr	r3, [r3, #16]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d020      	beq.n	8003542 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003500:	4b36      	ldr	r3, [pc, #216]	; (80035dc <HAL_RCC_OscConfig+0x270>)
 8003502:	2201      	movs	r2, #1
 8003504:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003506:	f7fe fbff 	bl	8001d08 <HAL_GetTick>
 800350a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800350c:	e008      	b.n	8003520 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800350e:	f7fe fbfb 	bl	8001d08 <HAL_GetTick>
 8003512:	4602      	mov	r2, r0
 8003514:	693b      	ldr	r3, [r7, #16]
 8003516:	1ad3      	subs	r3, r2, r3
 8003518:	2b02      	cmp	r3, #2
 800351a:	d901      	bls.n	8003520 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800351c:	2303      	movs	r3, #3
 800351e:	e1a1      	b.n	8003864 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003520:	4b2d      	ldr	r3, [pc, #180]	; (80035d8 <HAL_RCC_OscConfig+0x26c>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f003 0302 	and.w	r3, r3, #2
 8003528:	2b00      	cmp	r3, #0
 800352a:	d0f0      	beq.n	800350e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800352c:	4b2a      	ldr	r3, [pc, #168]	; (80035d8 <HAL_RCC_OscConfig+0x26c>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	695b      	ldr	r3, [r3, #20]
 8003538:	00db      	lsls	r3, r3, #3
 800353a:	4927      	ldr	r1, [pc, #156]	; (80035d8 <HAL_RCC_OscConfig+0x26c>)
 800353c:	4313      	orrs	r3, r2
 800353e:	600b      	str	r3, [r1, #0]
 8003540:	e015      	b.n	800356e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003542:	4b26      	ldr	r3, [pc, #152]	; (80035dc <HAL_RCC_OscConfig+0x270>)
 8003544:	2200      	movs	r2, #0
 8003546:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003548:	f7fe fbde 	bl	8001d08 <HAL_GetTick>
 800354c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800354e:	e008      	b.n	8003562 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003550:	f7fe fbda 	bl	8001d08 <HAL_GetTick>
 8003554:	4602      	mov	r2, r0
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	1ad3      	subs	r3, r2, r3
 800355a:	2b02      	cmp	r3, #2
 800355c:	d901      	bls.n	8003562 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800355e:	2303      	movs	r3, #3
 8003560:	e180      	b.n	8003864 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003562:	4b1d      	ldr	r3, [pc, #116]	; (80035d8 <HAL_RCC_OscConfig+0x26c>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f003 0302 	and.w	r3, r3, #2
 800356a:	2b00      	cmp	r3, #0
 800356c:	d1f0      	bne.n	8003550 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f003 0308 	and.w	r3, r3, #8
 8003576:	2b00      	cmp	r3, #0
 8003578:	d03a      	beq.n	80035f0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	699b      	ldr	r3, [r3, #24]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d019      	beq.n	80035b6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003582:	4b17      	ldr	r3, [pc, #92]	; (80035e0 <HAL_RCC_OscConfig+0x274>)
 8003584:	2201      	movs	r2, #1
 8003586:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003588:	f7fe fbbe 	bl	8001d08 <HAL_GetTick>
 800358c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800358e:	e008      	b.n	80035a2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003590:	f7fe fbba 	bl	8001d08 <HAL_GetTick>
 8003594:	4602      	mov	r2, r0
 8003596:	693b      	ldr	r3, [r7, #16]
 8003598:	1ad3      	subs	r3, r2, r3
 800359a:	2b02      	cmp	r3, #2
 800359c:	d901      	bls.n	80035a2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800359e:	2303      	movs	r3, #3
 80035a0:	e160      	b.n	8003864 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035a2:	4b0d      	ldr	r3, [pc, #52]	; (80035d8 <HAL_RCC_OscConfig+0x26c>)
 80035a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035a6:	f003 0302 	and.w	r3, r3, #2
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d0f0      	beq.n	8003590 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80035ae:	2001      	movs	r0, #1
 80035b0:	f000 face 	bl	8003b50 <RCC_Delay>
 80035b4:	e01c      	b.n	80035f0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035b6:	4b0a      	ldr	r3, [pc, #40]	; (80035e0 <HAL_RCC_OscConfig+0x274>)
 80035b8:	2200      	movs	r2, #0
 80035ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035bc:	f7fe fba4 	bl	8001d08 <HAL_GetTick>
 80035c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035c2:	e00f      	b.n	80035e4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035c4:	f7fe fba0 	bl	8001d08 <HAL_GetTick>
 80035c8:	4602      	mov	r2, r0
 80035ca:	693b      	ldr	r3, [r7, #16]
 80035cc:	1ad3      	subs	r3, r2, r3
 80035ce:	2b02      	cmp	r3, #2
 80035d0:	d908      	bls.n	80035e4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80035d2:	2303      	movs	r3, #3
 80035d4:	e146      	b.n	8003864 <HAL_RCC_OscConfig+0x4f8>
 80035d6:	bf00      	nop
 80035d8:	40021000 	.word	0x40021000
 80035dc:	42420000 	.word	0x42420000
 80035e0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035e4:	4b92      	ldr	r3, [pc, #584]	; (8003830 <HAL_RCC_OscConfig+0x4c4>)
 80035e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035e8:	f003 0302 	and.w	r3, r3, #2
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d1e9      	bne.n	80035c4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f003 0304 	and.w	r3, r3, #4
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	f000 80a6 	beq.w	800374a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035fe:	2300      	movs	r3, #0
 8003600:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003602:	4b8b      	ldr	r3, [pc, #556]	; (8003830 <HAL_RCC_OscConfig+0x4c4>)
 8003604:	69db      	ldr	r3, [r3, #28]
 8003606:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800360a:	2b00      	cmp	r3, #0
 800360c:	d10d      	bne.n	800362a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800360e:	4b88      	ldr	r3, [pc, #544]	; (8003830 <HAL_RCC_OscConfig+0x4c4>)
 8003610:	69db      	ldr	r3, [r3, #28]
 8003612:	4a87      	ldr	r2, [pc, #540]	; (8003830 <HAL_RCC_OscConfig+0x4c4>)
 8003614:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003618:	61d3      	str	r3, [r2, #28]
 800361a:	4b85      	ldr	r3, [pc, #532]	; (8003830 <HAL_RCC_OscConfig+0x4c4>)
 800361c:	69db      	ldr	r3, [r3, #28]
 800361e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003622:	60bb      	str	r3, [r7, #8]
 8003624:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003626:	2301      	movs	r3, #1
 8003628:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800362a:	4b82      	ldr	r3, [pc, #520]	; (8003834 <HAL_RCC_OscConfig+0x4c8>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003632:	2b00      	cmp	r3, #0
 8003634:	d118      	bne.n	8003668 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003636:	4b7f      	ldr	r3, [pc, #508]	; (8003834 <HAL_RCC_OscConfig+0x4c8>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a7e      	ldr	r2, [pc, #504]	; (8003834 <HAL_RCC_OscConfig+0x4c8>)
 800363c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003640:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003642:	f7fe fb61 	bl	8001d08 <HAL_GetTick>
 8003646:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003648:	e008      	b.n	800365c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800364a:	f7fe fb5d 	bl	8001d08 <HAL_GetTick>
 800364e:	4602      	mov	r2, r0
 8003650:	693b      	ldr	r3, [r7, #16]
 8003652:	1ad3      	subs	r3, r2, r3
 8003654:	2b64      	cmp	r3, #100	; 0x64
 8003656:	d901      	bls.n	800365c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003658:	2303      	movs	r3, #3
 800365a:	e103      	b.n	8003864 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800365c:	4b75      	ldr	r3, [pc, #468]	; (8003834 <HAL_RCC_OscConfig+0x4c8>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003664:	2b00      	cmp	r3, #0
 8003666:	d0f0      	beq.n	800364a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	68db      	ldr	r3, [r3, #12]
 800366c:	2b01      	cmp	r3, #1
 800366e:	d106      	bne.n	800367e <HAL_RCC_OscConfig+0x312>
 8003670:	4b6f      	ldr	r3, [pc, #444]	; (8003830 <HAL_RCC_OscConfig+0x4c4>)
 8003672:	6a1b      	ldr	r3, [r3, #32]
 8003674:	4a6e      	ldr	r2, [pc, #440]	; (8003830 <HAL_RCC_OscConfig+0x4c4>)
 8003676:	f043 0301 	orr.w	r3, r3, #1
 800367a:	6213      	str	r3, [r2, #32]
 800367c:	e02d      	b.n	80036da <HAL_RCC_OscConfig+0x36e>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	68db      	ldr	r3, [r3, #12]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d10c      	bne.n	80036a0 <HAL_RCC_OscConfig+0x334>
 8003686:	4b6a      	ldr	r3, [pc, #424]	; (8003830 <HAL_RCC_OscConfig+0x4c4>)
 8003688:	6a1b      	ldr	r3, [r3, #32]
 800368a:	4a69      	ldr	r2, [pc, #420]	; (8003830 <HAL_RCC_OscConfig+0x4c4>)
 800368c:	f023 0301 	bic.w	r3, r3, #1
 8003690:	6213      	str	r3, [r2, #32]
 8003692:	4b67      	ldr	r3, [pc, #412]	; (8003830 <HAL_RCC_OscConfig+0x4c4>)
 8003694:	6a1b      	ldr	r3, [r3, #32]
 8003696:	4a66      	ldr	r2, [pc, #408]	; (8003830 <HAL_RCC_OscConfig+0x4c4>)
 8003698:	f023 0304 	bic.w	r3, r3, #4
 800369c:	6213      	str	r3, [r2, #32]
 800369e:	e01c      	b.n	80036da <HAL_RCC_OscConfig+0x36e>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	68db      	ldr	r3, [r3, #12]
 80036a4:	2b05      	cmp	r3, #5
 80036a6:	d10c      	bne.n	80036c2 <HAL_RCC_OscConfig+0x356>
 80036a8:	4b61      	ldr	r3, [pc, #388]	; (8003830 <HAL_RCC_OscConfig+0x4c4>)
 80036aa:	6a1b      	ldr	r3, [r3, #32]
 80036ac:	4a60      	ldr	r2, [pc, #384]	; (8003830 <HAL_RCC_OscConfig+0x4c4>)
 80036ae:	f043 0304 	orr.w	r3, r3, #4
 80036b2:	6213      	str	r3, [r2, #32]
 80036b4:	4b5e      	ldr	r3, [pc, #376]	; (8003830 <HAL_RCC_OscConfig+0x4c4>)
 80036b6:	6a1b      	ldr	r3, [r3, #32]
 80036b8:	4a5d      	ldr	r2, [pc, #372]	; (8003830 <HAL_RCC_OscConfig+0x4c4>)
 80036ba:	f043 0301 	orr.w	r3, r3, #1
 80036be:	6213      	str	r3, [r2, #32]
 80036c0:	e00b      	b.n	80036da <HAL_RCC_OscConfig+0x36e>
 80036c2:	4b5b      	ldr	r3, [pc, #364]	; (8003830 <HAL_RCC_OscConfig+0x4c4>)
 80036c4:	6a1b      	ldr	r3, [r3, #32]
 80036c6:	4a5a      	ldr	r2, [pc, #360]	; (8003830 <HAL_RCC_OscConfig+0x4c4>)
 80036c8:	f023 0301 	bic.w	r3, r3, #1
 80036cc:	6213      	str	r3, [r2, #32]
 80036ce:	4b58      	ldr	r3, [pc, #352]	; (8003830 <HAL_RCC_OscConfig+0x4c4>)
 80036d0:	6a1b      	ldr	r3, [r3, #32]
 80036d2:	4a57      	ldr	r2, [pc, #348]	; (8003830 <HAL_RCC_OscConfig+0x4c4>)
 80036d4:	f023 0304 	bic.w	r3, r3, #4
 80036d8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	68db      	ldr	r3, [r3, #12]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d015      	beq.n	800370e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036e2:	f7fe fb11 	bl	8001d08 <HAL_GetTick>
 80036e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036e8:	e00a      	b.n	8003700 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036ea:	f7fe fb0d 	bl	8001d08 <HAL_GetTick>
 80036ee:	4602      	mov	r2, r0
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	1ad3      	subs	r3, r2, r3
 80036f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d901      	bls.n	8003700 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80036fc:	2303      	movs	r3, #3
 80036fe:	e0b1      	b.n	8003864 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003700:	4b4b      	ldr	r3, [pc, #300]	; (8003830 <HAL_RCC_OscConfig+0x4c4>)
 8003702:	6a1b      	ldr	r3, [r3, #32]
 8003704:	f003 0302 	and.w	r3, r3, #2
 8003708:	2b00      	cmp	r3, #0
 800370a:	d0ee      	beq.n	80036ea <HAL_RCC_OscConfig+0x37e>
 800370c:	e014      	b.n	8003738 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800370e:	f7fe fafb 	bl	8001d08 <HAL_GetTick>
 8003712:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003714:	e00a      	b.n	800372c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003716:	f7fe faf7 	bl	8001d08 <HAL_GetTick>
 800371a:	4602      	mov	r2, r0
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	1ad3      	subs	r3, r2, r3
 8003720:	f241 3288 	movw	r2, #5000	; 0x1388
 8003724:	4293      	cmp	r3, r2
 8003726:	d901      	bls.n	800372c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003728:	2303      	movs	r3, #3
 800372a:	e09b      	b.n	8003864 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800372c:	4b40      	ldr	r3, [pc, #256]	; (8003830 <HAL_RCC_OscConfig+0x4c4>)
 800372e:	6a1b      	ldr	r3, [r3, #32]
 8003730:	f003 0302 	and.w	r3, r3, #2
 8003734:	2b00      	cmp	r3, #0
 8003736:	d1ee      	bne.n	8003716 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003738:	7dfb      	ldrb	r3, [r7, #23]
 800373a:	2b01      	cmp	r3, #1
 800373c:	d105      	bne.n	800374a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800373e:	4b3c      	ldr	r3, [pc, #240]	; (8003830 <HAL_RCC_OscConfig+0x4c4>)
 8003740:	69db      	ldr	r3, [r3, #28]
 8003742:	4a3b      	ldr	r2, [pc, #236]	; (8003830 <HAL_RCC_OscConfig+0x4c4>)
 8003744:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003748:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	69db      	ldr	r3, [r3, #28]
 800374e:	2b00      	cmp	r3, #0
 8003750:	f000 8087 	beq.w	8003862 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003754:	4b36      	ldr	r3, [pc, #216]	; (8003830 <HAL_RCC_OscConfig+0x4c4>)
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	f003 030c 	and.w	r3, r3, #12
 800375c:	2b08      	cmp	r3, #8
 800375e:	d061      	beq.n	8003824 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	69db      	ldr	r3, [r3, #28]
 8003764:	2b02      	cmp	r3, #2
 8003766:	d146      	bne.n	80037f6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003768:	4b33      	ldr	r3, [pc, #204]	; (8003838 <HAL_RCC_OscConfig+0x4cc>)
 800376a:	2200      	movs	r2, #0
 800376c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800376e:	f7fe facb 	bl	8001d08 <HAL_GetTick>
 8003772:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003774:	e008      	b.n	8003788 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003776:	f7fe fac7 	bl	8001d08 <HAL_GetTick>
 800377a:	4602      	mov	r2, r0
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	1ad3      	subs	r3, r2, r3
 8003780:	2b02      	cmp	r3, #2
 8003782:	d901      	bls.n	8003788 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003784:	2303      	movs	r3, #3
 8003786:	e06d      	b.n	8003864 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003788:	4b29      	ldr	r3, [pc, #164]	; (8003830 <HAL_RCC_OscConfig+0x4c4>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003790:	2b00      	cmp	r3, #0
 8003792:	d1f0      	bne.n	8003776 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6a1b      	ldr	r3, [r3, #32]
 8003798:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800379c:	d108      	bne.n	80037b0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800379e:	4b24      	ldr	r3, [pc, #144]	; (8003830 <HAL_RCC_OscConfig+0x4c4>)
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	689b      	ldr	r3, [r3, #8]
 80037aa:	4921      	ldr	r1, [pc, #132]	; (8003830 <HAL_RCC_OscConfig+0x4c4>)
 80037ac:	4313      	orrs	r3, r2
 80037ae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80037b0:	4b1f      	ldr	r3, [pc, #124]	; (8003830 <HAL_RCC_OscConfig+0x4c4>)
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6a19      	ldr	r1, [r3, #32]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037c0:	430b      	orrs	r3, r1
 80037c2:	491b      	ldr	r1, [pc, #108]	; (8003830 <HAL_RCC_OscConfig+0x4c4>)
 80037c4:	4313      	orrs	r3, r2
 80037c6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037c8:	4b1b      	ldr	r3, [pc, #108]	; (8003838 <HAL_RCC_OscConfig+0x4cc>)
 80037ca:	2201      	movs	r2, #1
 80037cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037ce:	f7fe fa9b 	bl	8001d08 <HAL_GetTick>
 80037d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80037d4:	e008      	b.n	80037e8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037d6:	f7fe fa97 	bl	8001d08 <HAL_GetTick>
 80037da:	4602      	mov	r2, r0
 80037dc:	693b      	ldr	r3, [r7, #16]
 80037de:	1ad3      	subs	r3, r2, r3
 80037e0:	2b02      	cmp	r3, #2
 80037e2:	d901      	bls.n	80037e8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80037e4:	2303      	movs	r3, #3
 80037e6:	e03d      	b.n	8003864 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80037e8:	4b11      	ldr	r3, [pc, #68]	; (8003830 <HAL_RCC_OscConfig+0x4c4>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d0f0      	beq.n	80037d6 <HAL_RCC_OscConfig+0x46a>
 80037f4:	e035      	b.n	8003862 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037f6:	4b10      	ldr	r3, [pc, #64]	; (8003838 <HAL_RCC_OscConfig+0x4cc>)
 80037f8:	2200      	movs	r2, #0
 80037fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037fc:	f7fe fa84 	bl	8001d08 <HAL_GetTick>
 8003800:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003802:	e008      	b.n	8003816 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003804:	f7fe fa80 	bl	8001d08 <HAL_GetTick>
 8003808:	4602      	mov	r2, r0
 800380a:	693b      	ldr	r3, [r7, #16]
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	2b02      	cmp	r3, #2
 8003810:	d901      	bls.n	8003816 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003812:	2303      	movs	r3, #3
 8003814:	e026      	b.n	8003864 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003816:	4b06      	ldr	r3, [pc, #24]	; (8003830 <HAL_RCC_OscConfig+0x4c4>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800381e:	2b00      	cmp	r3, #0
 8003820:	d1f0      	bne.n	8003804 <HAL_RCC_OscConfig+0x498>
 8003822:	e01e      	b.n	8003862 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	69db      	ldr	r3, [r3, #28]
 8003828:	2b01      	cmp	r3, #1
 800382a:	d107      	bne.n	800383c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	e019      	b.n	8003864 <HAL_RCC_OscConfig+0x4f8>
 8003830:	40021000 	.word	0x40021000
 8003834:	40007000 	.word	0x40007000
 8003838:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800383c:	4b0b      	ldr	r3, [pc, #44]	; (800386c <HAL_RCC_OscConfig+0x500>)
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6a1b      	ldr	r3, [r3, #32]
 800384c:	429a      	cmp	r2, r3
 800384e:	d106      	bne.n	800385e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800385a:	429a      	cmp	r2, r3
 800385c:	d001      	beq.n	8003862 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800385e:	2301      	movs	r3, #1
 8003860:	e000      	b.n	8003864 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003862:	2300      	movs	r3, #0
}
 8003864:	4618      	mov	r0, r3
 8003866:	3718      	adds	r7, #24
 8003868:	46bd      	mov	sp, r7
 800386a:	bd80      	pop	{r7, pc}
 800386c:	40021000 	.word	0x40021000

08003870 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b084      	sub	sp, #16
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
 8003878:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d101      	bne.n	8003884 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	e0d0      	b.n	8003a26 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003884:	4b6a      	ldr	r3, [pc, #424]	; (8003a30 <HAL_RCC_ClockConfig+0x1c0>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0307 	and.w	r3, r3, #7
 800388c:	683a      	ldr	r2, [r7, #0]
 800388e:	429a      	cmp	r2, r3
 8003890:	d910      	bls.n	80038b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003892:	4b67      	ldr	r3, [pc, #412]	; (8003a30 <HAL_RCC_ClockConfig+0x1c0>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f023 0207 	bic.w	r2, r3, #7
 800389a:	4965      	ldr	r1, [pc, #404]	; (8003a30 <HAL_RCC_ClockConfig+0x1c0>)
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	4313      	orrs	r3, r2
 80038a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038a2:	4b63      	ldr	r3, [pc, #396]	; (8003a30 <HAL_RCC_ClockConfig+0x1c0>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f003 0307 	and.w	r3, r3, #7
 80038aa:	683a      	ldr	r2, [r7, #0]
 80038ac:	429a      	cmp	r2, r3
 80038ae:	d001      	beq.n	80038b4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80038b0:	2301      	movs	r3, #1
 80038b2:	e0b8      	b.n	8003a26 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f003 0302 	and.w	r3, r3, #2
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d020      	beq.n	8003902 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f003 0304 	and.w	r3, r3, #4
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d005      	beq.n	80038d8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80038cc:	4b59      	ldr	r3, [pc, #356]	; (8003a34 <HAL_RCC_ClockConfig+0x1c4>)
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	4a58      	ldr	r2, [pc, #352]	; (8003a34 <HAL_RCC_ClockConfig+0x1c4>)
 80038d2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80038d6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 0308 	and.w	r3, r3, #8
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d005      	beq.n	80038f0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80038e4:	4b53      	ldr	r3, [pc, #332]	; (8003a34 <HAL_RCC_ClockConfig+0x1c4>)
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	4a52      	ldr	r2, [pc, #328]	; (8003a34 <HAL_RCC_ClockConfig+0x1c4>)
 80038ea:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80038ee:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038f0:	4b50      	ldr	r3, [pc, #320]	; (8003a34 <HAL_RCC_ClockConfig+0x1c4>)
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	689b      	ldr	r3, [r3, #8]
 80038fc:	494d      	ldr	r1, [pc, #308]	; (8003a34 <HAL_RCC_ClockConfig+0x1c4>)
 80038fe:	4313      	orrs	r3, r2
 8003900:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f003 0301 	and.w	r3, r3, #1
 800390a:	2b00      	cmp	r3, #0
 800390c:	d040      	beq.n	8003990 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	2b01      	cmp	r3, #1
 8003914:	d107      	bne.n	8003926 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003916:	4b47      	ldr	r3, [pc, #284]	; (8003a34 <HAL_RCC_ClockConfig+0x1c4>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800391e:	2b00      	cmp	r3, #0
 8003920:	d115      	bne.n	800394e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	e07f      	b.n	8003a26 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	2b02      	cmp	r3, #2
 800392c:	d107      	bne.n	800393e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800392e:	4b41      	ldr	r3, [pc, #260]	; (8003a34 <HAL_RCC_ClockConfig+0x1c4>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003936:	2b00      	cmp	r3, #0
 8003938:	d109      	bne.n	800394e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	e073      	b.n	8003a26 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800393e:	4b3d      	ldr	r3, [pc, #244]	; (8003a34 <HAL_RCC_ClockConfig+0x1c4>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f003 0302 	and.w	r3, r3, #2
 8003946:	2b00      	cmp	r3, #0
 8003948:	d101      	bne.n	800394e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e06b      	b.n	8003a26 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800394e:	4b39      	ldr	r3, [pc, #228]	; (8003a34 <HAL_RCC_ClockConfig+0x1c4>)
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	f023 0203 	bic.w	r2, r3, #3
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	4936      	ldr	r1, [pc, #216]	; (8003a34 <HAL_RCC_ClockConfig+0x1c4>)
 800395c:	4313      	orrs	r3, r2
 800395e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003960:	f7fe f9d2 	bl	8001d08 <HAL_GetTick>
 8003964:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003966:	e00a      	b.n	800397e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003968:	f7fe f9ce 	bl	8001d08 <HAL_GetTick>
 800396c:	4602      	mov	r2, r0
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	1ad3      	subs	r3, r2, r3
 8003972:	f241 3288 	movw	r2, #5000	; 0x1388
 8003976:	4293      	cmp	r3, r2
 8003978:	d901      	bls.n	800397e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800397a:	2303      	movs	r3, #3
 800397c:	e053      	b.n	8003a26 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800397e:	4b2d      	ldr	r3, [pc, #180]	; (8003a34 <HAL_RCC_ClockConfig+0x1c4>)
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f003 020c 	and.w	r2, r3, #12
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	009b      	lsls	r3, r3, #2
 800398c:	429a      	cmp	r2, r3
 800398e:	d1eb      	bne.n	8003968 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003990:	4b27      	ldr	r3, [pc, #156]	; (8003a30 <HAL_RCC_ClockConfig+0x1c0>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f003 0307 	and.w	r3, r3, #7
 8003998:	683a      	ldr	r2, [r7, #0]
 800399a:	429a      	cmp	r2, r3
 800399c:	d210      	bcs.n	80039c0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800399e:	4b24      	ldr	r3, [pc, #144]	; (8003a30 <HAL_RCC_ClockConfig+0x1c0>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f023 0207 	bic.w	r2, r3, #7
 80039a6:	4922      	ldr	r1, [pc, #136]	; (8003a30 <HAL_RCC_ClockConfig+0x1c0>)
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	4313      	orrs	r3, r2
 80039ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039ae:	4b20      	ldr	r3, [pc, #128]	; (8003a30 <HAL_RCC_ClockConfig+0x1c0>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 0307 	and.w	r3, r3, #7
 80039b6:	683a      	ldr	r2, [r7, #0]
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d001      	beq.n	80039c0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	e032      	b.n	8003a26 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f003 0304 	and.w	r3, r3, #4
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d008      	beq.n	80039de <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039cc:	4b19      	ldr	r3, [pc, #100]	; (8003a34 <HAL_RCC_ClockConfig+0x1c4>)
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	68db      	ldr	r3, [r3, #12]
 80039d8:	4916      	ldr	r1, [pc, #88]	; (8003a34 <HAL_RCC_ClockConfig+0x1c4>)
 80039da:	4313      	orrs	r3, r2
 80039dc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f003 0308 	and.w	r3, r3, #8
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d009      	beq.n	80039fe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80039ea:	4b12      	ldr	r3, [pc, #72]	; (8003a34 <HAL_RCC_ClockConfig+0x1c4>)
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	691b      	ldr	r3, [r3, #16]
 80039f6:	00db      	lsls	r3, r3, #3
 80039f8:	490e      	ldr	r1, [pc, #56]	; (8003a34 <HAL_RCC_ClockConfig+0x1c4>)
 80039fa:	4313      	orrs	r3, r2
 80039fc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80039fe:	f000 f821 	bl	8003a44 <HAL_RCC_GetSysClockFreq>
 8003a02:	4602      	mov	r2, r0
 8003a04:	4b0b      	ldr	r3, [pc, #44]	; (8003a34 <HAL_RCC_ClockConfig+0x1c4>)
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	091b      	lsrs	r3, r3, #4
 8003a0a:	f003 030f 	and.w	r3, r3, #15
 8003a0e:	490a      	ldr	r1, [pc, #40]	; (8003a38 <HAL_RCC_ClockConfig+0x1c8>)
 8003a10:	5ccb      	ldrb	r3, [r1, r3]
 8003a12:	fa22 f303 	lsr.w	r3, r2, r3
 8003a16:	4a09      	ldr	r2, [pc, #36]	; (8003a3c <HAL_RCC_ClockConfig+0x1cc>)
 8003a18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003a1a:	4b09      	ldr	r3, [pc, #36]	; (8003a40 <HAL_RCC_ClockConfig+0x1d0>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f7fe f930 	bl	8001c84 <HAL_InitTick>

  return HAL_OK;
 8003a24:	2300      	movs	r3, #0
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	3710      	adds	r7, #16
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}
 8003a2e:	bf00      	nop
 8003a30:	40022000 	.word	0x40022000
 8003a34:	40021000 	.word	0x40021000
 8003a38:	08009ff0 	.word	0x08009ff0
 8003a3c:	20000100 	.word	0x20000100
 8003a40:	20000104 	.word	0x20000104

08003a44 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a44:	b480      	push	{r7}
 8003a46:	b087      	sub	sp, #28
 8003a48:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	60fb      	str	r3, [r7, #12]
 8003a4e:	2300      	movs	r3, #0
 8003a50:	60bb      	str	r3, [r7, #8]
 8003a52:	2300      	movs	r3, #0
 8003a54:	617b      	str	r3, [r7, #20]
 8003a56:	2300      	movs	r3, #0
 8003a58:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003a5e:	4b1e      	ldr	r3, [pc, #120]	; (8003ad8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	f003 030c 	and.w	r3, r3, #12
 8003a6a:	2b04      	cmp	r3, #4
 8003a6c:	d002      	beq.n	8003a74 <HAL_RCC_GetSysClockFreq+0x30>
 8003a6e:	2b08      	cmp	r3, #8
 8003a70:	d003      	beq.n	8003a7a <HAL_RCC_GetSysClockFreq+0x36>
 8003a72:	e027      	b.n	8003ac4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003a74:	4b19      	ldr	r3, [pc, #100]	; (8003adc <HAL_RCC_GetSysClockFreq+0x98>)
 8003a76:	613b      	str	r3, [r7, #16]
      break;
 8003a78:	e027      	b.n	8003aca <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	0c9b      	lsrs	r3, r3, #18
 8003a7e:	f003 030f 	and.w	r3, r3, #15
 8003a82:	4a17      	ldr	r2, [pc, #92]	; (8003ae0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003a84:	5cd3      	ldrb	r3, [r2, r3]
 8003a86:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d010      	beq.n	8003ab4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003a92:	4b11      	ldr	r3, [pc, #68]	; (8003ad8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	0c5b      	lsrs	r3, r3, #17
 8003a98:	f003 0301 	and.w	r3, r3, #1
 8003a9c:	4a11      	ldr	r2, [pc, #68]	; (8003ae4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003a9e:	5cd3      	ldrb	r3, [r2, r3]
 8003aa0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	4a0d      	ldr	r2, [pc, #52]	; (8003adc <HAL_RCC_GetSysClockFreq+0x98>)
 8003aa6:	fb03 f202 	mul.w	r2, r3, r2
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ab0:	617b      	str	r3, [r7, #20]
 8003ab2:	e004      	b.n	8003abe <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	4a0c      	ldr	r2, [pc, #48]	; (8003ae8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003ab8:	fb02 f303 	mul.w	r3, r2, r3
 8003abc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003abe:	697b      	ldr	r3, [r7, #20]
 8003ac0:	613b      	str	r3, [r7, #16]
      break;
 8003ac2:	e002      	b.n	8003aca <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003ac4:	4b05      	ldr	r3, [pc, #20]	; (8003adc <HAL_RCC_GetSysClockFreq+0x98>)
 8003ac6:	613b      	str	r3, [r7, #16]
      break;
 8003ac8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003aca:	693b      	ldr	r3, [r7, #16]
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	371c      	adds	r7, #28
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bc80      	pop	{r7}
 8003ad4:	4770      	bx	lr
 8003ad6:	bf00      	nop
 8003ad8:	40021000 	.word	0x40021000
 8003adc:	007a1200 	.word	0x007a1200
 8003ae0:	0800a008 	.word	0x0800a008
 8003ae4:	0800a018 	.word	0x0800a018
 8003ae8:	003d0900 	.word	0x003d0900

08003aec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003aec:	b480      	push	{r7}
 8003aee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003af0:	4b02      	ldr	r3, [pc, #8]	; (8003afc <HAL_RCC_GetHCLKFreq+0x10>)
 8003af2:	681b      	ldr	r3, [r3, #0]
}
 8003af4:	4618      	mov	r0, r3
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bc80      	pop	{r7}
 8003afa:	4770      	bx	lr
 8003afc:	20000100 	.word	0x20000100

08003b00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003b04:	f7ff fff2 	bl	8003aec <HAL_RCC_GetHCLKFreq>
 8003b08:	4602      	mov	r2, r0
 8003b0a:	4b05      	ldr	r3, [pc, #20]	; (8003b20 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	0a1b      	lsrs	r3, r3, #8
 8003b10:	f003 0307 	and.w	r3, r3, #7
 8003b14:	4903      	ldr	r1, [pc, #12]	; (8003b24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b16:	5ccb      	ldrb	r3, [r1, r3]
 8003b18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	bd80      	pop	{r7, pc}
 8003b20:	40021000 	.word	0x40021000
 8003b24:	0800a000 	.word	0x0800a000

08003b28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003b2c:	f7ff ffde 	bl	8003aec <HAL_RCC_GetHCLKFreq>
 8003b30:	4602      	mov	r2, r0
 8003b32:	4b05      	ldr	r3, [pc, #20]	; (8003b48 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	0adb      	lsrs	r3, r3, #11
 8003b38:	f003 0307 	and.w	r3, r3, #7
 8003b3c:	4903      	ldr	r1, [pc, #12]	; (8003b4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b3e:	5ccb      	ldrb	r3, [r1, r3]
 8003b40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b44:	4618      	mov	r0, r3
 8003b46:	bd80      	pop	{r7, pc}
 8003b48:	40021000 	.word	0x40021000
 8003b4c:	0800a000 	.word	0x0800a000

08003b50 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b085      	sub	sp, #20
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003b58:	4b0a      	ldr	r3, [pc, #40]	; (8003b84 <RCC_Delay+0x34>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a0a      	ldr	r2, [pc, #40]	; (8003b88 <RCC_Delay+0x38>)
 8003b5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b62:	0a5b      	lsrs	r3, r3, #9
 8003b64:	687a      	ldr	r2, [r7, #4]
 8003b66:	fb02 f303 	mul.w	r3, r2, r3
 8003b6a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003b6c:	bf00      	nop
  }
  while (Delay --);
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	1e5a      	subs	r2, r3, #1
 8003b72:	60fa      	str	r2, [r7, #12]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d1f9      	bne.n	8003b6c <RCC_Delay+0x1c>
}
 8003b78:	bf00      	nop
 8003b7a:	bf00      	nop
 8003b7c:	3714      	adds	r7, #20
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bc80      	pop	{r7}
 8003b82:	4770      	bx	lr
 8003b84:	20000100 	.word	0x20000100
 8003b88:	10624dd3 	.word	0x10624dd3

08003b8c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b082      	sub	sp, #8
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d101      	bne.n	8003b9e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e076      	b.n	8003c8c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d108      	bne.n	8003bb8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003bae:	d009      	beq.n	8003bc4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	61da      	str	r2, [r3, #28]
 8003bb6:	e005      	b.n	8003bc4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003bd0:	b2db      	uxtb	r3, r3
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d106      	bne.n	8003be4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	f7fd fdd0 	bl	8001784 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2202      	movs	r2, #2
 8003be8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003bfa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003c0c:	431a      	orrs	r2, r3
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	68db      	ldr	r3, [r3, #12]
 8003c12:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c16:	431a      	orrs	r2, r3
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	691b      	ldr	r3, [r3, #16]
 8003c1c:	f003 0302 	and.w	r3, r3, #2
 8003c20:	431a      	orrs	r2, r3
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	695b      	ldr	r3, [r3, #20]
 8003c26:	f003 0301 	and.w	r3, r3, #1
 8003c2a:	431a      	orrs	r2, r3
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	699b      	ldr	r3, [r3, #24]
 8003c30:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c34:	431a      	orrs	r2, r3
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	69db      	ldr	r3, [r3, #28]
 8003c3a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003c3e:	431a      	orrs	r2, r3
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6a1b      	ldr	r3, [r3, #32]
 8003c44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c48:	ea42 0103 	orr.w	r1, r2, r3
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c50:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	430a      	orrs	r2, r1
 8003c5a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	699b      	ldr	r3, [r3, #24]
 8003c60:	0c1a      	lsrs	r2, r3, #16
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f002 0204 	and.w	r2, r2, #4
 8003c6a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	69da      	ldr	r2, [r3, #28]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c7a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2201      	movs	r2, #1
 8003c86:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003c8a:	2300      	movs	r3, #0
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	3708      	adds	r7, #8
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}

08003c94 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b088      	sub	sp, #32
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	60f8      	str	r0, [r7, #12]
 8003c9c:	60b9      	str	r1, [r7, #8]
 8003c9e:	603b      	str	r3, [r7, #0]
 8003ca0:	4613      	mov	r3, r2
 8003ca2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003cae:	2b01      	cmp	r3, #1
 8003cb0:	d101      	bne.n	8003cb6 <HAL_SPI_Transmit+0x22>
 8003cb2:	2302      	movs	r3, #2
 8003cb4:	e12d      	b.n	8003f12 <HAL_SPI_Transmit+0x27e>
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	2201      	movs	r2, #1
 8003cba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003cbe:	f7fe f823 	bl	8001d08 <HAL_GetTick>
 8003cc2:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003cc4:	88fb      	ldrh	r3, [r7, #6]
 8003cc6:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003cce:	b2db      	uxtb	r3, r3
 8003cd0:	2b01      	cmp	r3, #1
 8003cd2:	d002      	beq.n	8003cda <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003cd4:	2302      	movs	r3, #2
 8003cd6:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003cd8:	e116      	b.n	8003f08 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8003cda:	68bb      	ldr	r3, [r7, #8]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d002      	beq.n	8003ce6 <HAL_SPI_Transmit+0x52>
 8003ce0:	88fb      	ldrh	r3, [r7, #6]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d102      	bne.n	8003cec <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003cea:	e10d      	b.n	8003f08 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2203      	movs	r2, #3
 8003cf0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	68ba      	ldr	r2, [r7, #8]
 8003cfe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	88fa      	ldrh	r2, [r7, #6]
 8003d04:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	88fa      	ldrh	r2, [r7, #6]
 8003d0a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2200      	movs	r2, #0
 8003d16:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2200      	movs	r2, #0
 8003d22:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2200      	movs	r2, #0
 8003d28:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	689b      	ldr	r3, [r3, #8]
 8003d2e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d32:	d10f      	bne.n	8003d54 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d42:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d52:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d5e:	2b40      	cmp	r3, #64	; 0x40
 8003d60:	d007      	beq.n	8003d72 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	681a      	ldr	r2, [r3, #0]
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003d70:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	68db      	ldr	r3, [r3, #12]
 8003d76:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d7a:	d14f      	bne.n	8003e1c <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d002      	beq.n	8003d8a <HAL_SPI_Transmit+0xf6>
 8003d84:	8afb      	ldrh	r3, [r7, #22]
 8003d86:	2b01      	cmp	r3, #1
 8003d88:	d142      	bne.n	8003e10 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d8e:	881a      	ldrh	r2, [r3, #0]
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d9a:	1c9a      	adds	r2, r3, #2
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003da4:	b29b      	uxth	r3, r3
 8003da6:	3b01      	subs	r3, #1
 8003da8:	b29a      	uxth	r2, r3
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003dae:	e02f      	b.n	8003e10 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	689b      	ldr	r3, [r3, #8]
 8003db6:	f003 0302 	and.w	r3, r3, #2
 8003dba:	2b02      	cmp	r3, #2
 8003dbc:	d112      	bne.n	8003de4 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc2:	881a      	ldrh	r2, [r3, #0]
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dce:	1c9a      	adds	r2, r3, #2
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003dd8:	b29b      	uxth	r3, r3
 8003dda:	3b01      	subs	r3, #1
 8003ddc:	b29a      	uxth	r2, r3
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	86da      	strh	r2, [r3, #54]	; 0x36
 8003de2:	e015      	b.n	8003e10 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003de4:	f7fd ff90 	bl	8001d08 <HAL_GetTick>
 8003de8:	4602      	mov	r2, r0
 8003dea:	69bb      	ldr	r3, [r7, #24]
 8003dec:	1ad3      	subs	r3, r2, r3
 8003dee:	683a      	ldr	r2, [r7, #0]
 8003df0:	429a      	cmp	r2, r3
 8003df2:	d803      	bhi.n	8003dfc <HAL_SPI_Transmit+0x168>
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dfa:	d102      	bne.n	8003e02 <HAL_SPI_Transmit+0x16e>
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d106      	bne.n	8003e10 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8003e02:	2303      	movs	r3, #3
 8003e04:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	2201      	movs	r2, #1
 8003e0a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003e0e:	e07b      	b.n	8003f08 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e14:	b29b      	uxth	r3, r3
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d1ca      	bne.n	8003db0 <HAL_SPI_Transmit+0x11c>
 8003e1a:	e050      	b.n	8003ebe <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d002      	beq.n	8003e2a <HAL_SPI_Transmit+0x196>
 8003e24:	8afb      	ldrh	r3, [r7, #22]
 8003e26:	2b01      	cmp	r3, #1
 8003e28:	d144      	bne.n	8003eb4 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	330c      	adds	r3, #12
 8003e34:	7812      	ldrb	r2, [r2, #0]
 8003e36:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e3c:	1c5a      	adds	r2, r3, #1
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e46:	b29b      	uxth	r3, r3
 8003e48:	3b01      	subs	r3, #1
 8003e4a:	b29a      	uxth	r2, r3
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003e50:	e030      	b.n	8003eb4 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	f003 0302 	and.w	r3, r3, #2
 8003e5c:	2b02      	cmp	r3, #2
 8003e5e:	d113      	bne.n	8003e88 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	330c      	adds	r3, #12
 8003e6a:	7812      	ldrb	r2, [r2, #0]
 8003e6c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e72:	1c5a      	adds	r2, r3, #1
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e7c:	b29b      	uxth	r3, r3
 8003e7e:	3b01      	subs	r3, #1
 8003e80:	b29a      	uxth	r2, r3
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	86da      	strh	r2, [r3, #54]	; 0x36
 8003e86:	e015      	b.n	8003eb4 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003e88:	f7fd ff3e 	bl	8001d08 <HAL_GetTick>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	69bb      	ldr	r3, [r7, #24]
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	683a      	ldr	r2, [r7, #0]
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d803      	bhi.n	8003ea0 <HAL_SPI_Transmit+0x20c>
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e9e:	d102      	bne.n	8003ea6 <HAL_SPI_Transmit+0x212>
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d106      	bne.n	8003eb4 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8003ea6:	2303      	movs	r3, #3
 8003ea8:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	2201      	movs	r2, #1
 8003eae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003eb2:	e029      	b.n	8003f08 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003eb8:	b29b      	uxth	r3, r3
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d1c9      	bne.n	8003e52 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003ebe:	69ba      	ldr	r2, [r7, #24]
 8003ec0:	6839      	ldr	r1, [r7, #0]
 8003ec2:	68f8      	ldr	r0, [r7, #12]
 8003ec4:	f000 fbcc 	bl	8004660 <SPI_EndRxTxTransaction>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d002      	beq.n	8003ed4 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	2220      	movs	r2, #32
 8003ed2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	689b      	ldr	r3, [r3, #8]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d10a      	bne.n	8003ef2 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003edc:	2300      	movs	r3, #0
 8003ede:	613b      	str	r3, [r7, #16]
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	68db      	ldr	r3, [r3, #12]
 8003ee6:	613b      	str	r3, [r7, #16]
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	613b      	str	r3, [r7, #16]
 8003ef0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d002      	beq.n	8003f00 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8003efa:	2301      	movs	r3, #1
 8003efc:	77fb      	strb	r3, [r7, #31]
 8003efe:	e003      	b.n	8003f08 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	2201      	movs	r2, #1
 8003f04:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003f10:	7ffb      	ldrb	r3, [r7, #31]
}
 8003f12:	4618      	mov	r0, r3
 8003f14:	3720      	adds	r7, #32
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd80      	pop	{r7, pc}

08003f1a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f1a:	b580      	push	{r7, lr}
 8003f1c:	b088      	sub	sp, #32
 8003f1e:	af02      	add	r7, sp, #8
 8003f20:	60f8      	str	r0, [r7, #12]
 8003f22:	60b9      	str	r1, [r7, #8]
 8003f24:	603b      	str	r3, [r7, #0]
 8003f26:	4613      	mov	r3, r2
 8003f28:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	d002      	beq.n	8003f40 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8003f3a:	2302      	movs	r3, #2
 8003f3c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003f3e:	e0fb      	b.n	8004138 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	685b      	ldr	r3, [r3, #4]
 8003f44:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003f48:	d112      	bne.n	8003f70 <HAL_SPI_Receive+0x56>
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	689b      	ldr	r3, [r3, #8]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d10e      	bne.n	8003f70 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2204      	movs	r2, #4
 8003f56:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003f5a:	88fa      	ldrh	r2, [r7, #6]
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	9300      	str	r3, [sp, #0]
 8003f60:	4613      	mov	r3, r2
 8003f62:	68ba      	ldr	r2, [r7, #8]
 8003f64:	68b9      	ldr	r1, [r7, #8]
 8003f66:	68f8      	ldr	r0, [r7, #12]
 8003f68:	f000 f8ef 	bl	800414a <HAL_SPI_TransmitReceive>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	e0e8      	b.n	8004142 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003f76:	2b01      	cmp	r3, #1
 8003f78:	d101      	bne.n	8003f7e <HAL_SPI_Receive+0x64>
 8003f7a:	2302      	movs	r3, #2
 8003f7c:	e0e1      	b.n	8004142 <HAL_SPI_Receive+0x228>
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2201      	movs	r2, #1
 8003f82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003f86:	f7fd febf 	bl	8001d08 <HAL_GetTick>
 8003f8a:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d002      	beq.n	8003f98 <HAL_SPI_Receive+0x7e>
 8003f92:	88fb      	ldrh	r3, [r7, #6]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d102      	bne.n	8003f9e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003f98:	2301      	movs	r3, #1
 8003f9a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003f9c:	e0cc      	b.n	8004138 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	2204      	movs	r2, #4
 8003fa2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	68ba      	ldr	r2, [r7, #8]
 8003fb0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	88fa      	ldrh	r2, [r7, #6]
 8003fb6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	88fa      	ldrh	r2, [r7, #6]
 8003fbc:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	689b      	ldr	r3, [r3, #8]
 8003fe0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003fe4:	d10f      	bne.n	8004006 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ff4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004004:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004010:	2b40      	cmp	r3, #64	; 0x40
 8004012:	d007      	beq.n	8004024 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004022:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	68db      	ldr	r3, [r3, #12]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d16a      	bne.n	8004102 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800402c:	e032      	b.n	8004094 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	689b      	ldr	r3, [r3, #8]
 8004034:	f003 0301 	and.w	r3, r3, #1
 8004038:	2b01      	cmp	r3, #1
 800403a:	d115      	bne.n	8004068 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f103 020c 	add.w	r2, r3, #12
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004048:	7812      	ldrb	r2, [r2, #0]
 800404a:	b2d2      	uxtb	r2, r2
 800404c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004052:	1c5a      	adds	r2, r3, #1
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800405c:	b29b      	uxth	r3, r3
 800405e:	3b01      	subs	r3, #1
 8004060:	b29a      	uxth	r2, r3
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004066:	e015      	b.n	8004094 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004068:	f7fd fe4e 	bl	8001d08 <HAL_GetTick>
 800406c:	4602      	mov	r2, r0
 800406e:	693b      	ldr	r3, [r7, #16]
 8004070:	1ad3      	subs	r3, r2, r3
 8004072:	683a      	ldr	r2, [r7, #0]
 8004074:	429a      	cmp	r2, r3
 8004076:	d803      	bhi.n	8004080 <HAL_SPI_Receive+0x166>
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800407e:	d102      	bne.n	8004086 <HAL_SPI_Receive+0x16c>
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d106      	bne.n	8004094 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8004086:	2303      	movs	r3, #3
 8004088:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	2201      	movs	r2, #1
 800408e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8004092:	e051      	b.n	8004138 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004098:	b29b      	uxth	r3, r3
 800409a:	2b00      	cmp	r3, #0
 800409c:	d1c7      	bne.n	800402e <HAL_SPI_Receive+0x114>
 800409e:	e035      	b.n	800410c <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	f003 0301 	and.w	r3, r3, #1
 80040aa:	2b01      	cmp	r3, #1
 80040ac:	d113      	bne.n	80040d6 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	68da      	ldr	r2, [r3, #12]
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040b8:	b292      	uxth	r2, r2
 80040ba:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040c0:	1c9a      	adds	r2, r3, #2
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040ca:	b29b      	uxth	r3, r3
 80040cc:	3b01      	subs	r3, #1
 80040ce:	b29a      	uxth	r2, r3
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80040d4:	e015      	b.n	8004102 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80040d6:	f7fd fe17 	bl	8001d08 <HAL_GetTick>
 80040da:	4602      	mov	r2, r0
 80040dc:	693b      	ldr	r3, [r7, #16]
 80040de:	1ad3      	subs	r3, r2, r3
 80040e0:	683a      	ldr	r2, [r7, #0]
 80040e2:	429a      	cmp	r2, r3
 80040e4:	d803      	bhi.n	80040ee <HAL_SPI_Receive+0x1d4>
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040ec:	d102      	bne.n	80040f4 <HAL_SPI_Receive+0x1da>
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d106      	bne.n	8004102 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 80040f4:	2303      	movs	r3, #3
 80040f6:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	2201      	movs	r2, #1
 80040fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8004100:	e01a      	b.n	8004138 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004106:	b29b      	uxth	r3, r3
 8004108:	2b00      	cmp	r3, #0
 800410a:	d1c9      	bne.n	80040a0 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800410c:	693a      	ldr	r2, [r7, #16]
 800410e:	6839      	ldr	r1, [r7, #0]
 8004110:	68f8      	ldr	r0, [r7, #12]
 8004112:	f000 fa53 	bl	80045bc <SPI_EndRxTransaction>
 8004116:	4603      	mov	r3, r0
 8004118:	2b00      	cmp	r3, #0
 800411a:	d002      	beq.n	8004122 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2220      	movs	r2, #32
 8004120:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004126:	2b00      	cmp	r3, #0
 8004128:	d002      	beq.n	8004130 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	75fb      	strb	r3, [r7, #23]
 800412e:	e003      	b.n	8004138 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	2201      	movs	r2, #1
 8004134:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	2200      	movs	r2, #0
 800413c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004140:	7dfb      	ldrb	r3, [r7, #23]
}
 8004142:	4618      	mov	r0, r3
 8004144:	3718      	adds	r7, #24
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}

0800414a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800414a:	b580      	push	{r7, lr}
 800414c:	b08c      	sub	sp, #48	; 0x30
 800414e:	af00      	add	r7, sp, #0
 8004150:	60f8      	str	r0, [r7, #12]
 8004152:	60b9      	str	r1, [r7, #8]
 8004154:	607a      	str	r2, [r7, #4]
 8004156:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004158:	2301      	movs	r3, #1
 800415a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800415c:	2300      	movs	r3, #0
 800415e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004168:	2b01      	cmp	r3, #1
 800416a:	d101      	bne.n	8004170 <HAL_SPI_TransmitReceive+0x26>
 800416c:	2302      	movs	r3, #2
 800416e:	e198      	b.n	80044a2 <HAL_SPI_TransmitReceive+0x358>
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	2201      	movs	r2, #1
 8004174:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004178:	f7fd fdc6 	bl	8001d08 <HAL_GetTick>
 800417c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004184:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800418e:	887b      	ldrh	r3, [r7, #2]
 8004190:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004192:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004196:	2b01      	cmp	r3, #1
 8004198:	d00f      	beq.n	80041ba <HAL_SPI_TransmitReceive+0x70>
 800419a:	69fb      	ldr	r3, [r7, #28]
 800419c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80041a0:	d107      	bne.n	80041b2 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	689b      	ldr	r3, [r3, #8]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d103      	bne.n	80041b2 <HAL_SPI_TransmitReceive+0x68>
 80041aa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80041ae:	2b04      	cmp	r3, #4
 80041b0:	d003      	beq.n	80041ba <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80041b2:	2302      	movs	r3, #2
 80041b4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80041b8:	e16d      	b.n	8004496 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d005      	beq.n	80041cc <HAL_SPI_TransmitReceive+0x82>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d002      	beq.n	80041cc <HAL_SPI_TransmitReceive+0x82>
 80041c6:	887b      	ldrh	r3, [r7, #2]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d103      	bne.n	80041d4 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80041cc:	2301      	movs	r3, #1
 80041ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80041d2:	e160      	b.n	8004496 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80041da:	b2db      	uxtb	r3, r3
 80041dc:	2b04      	cmp	r3, #4
 80041de:	d003      	beq.n	80041e8 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2205      	movs	r2, #5
 80041e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2200      	movs	r2, #0
 80041ec:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	687a      	ldr	r2, [r7, #4]
 80041f2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	887a      	ldrh	r2, [r7, #2]
 80041f8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	887a      	ldrh	r2, [r7, #2]
 80041fe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	68ba      	ldr	r2, [r7, #8]
 8004204:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	887a      	ldrh	r2, [r7, #2]
 800420a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	887a      	ldrh	r2, [r7, #2]
 8004210:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	2200      	movs	r2, #0
 8004216:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2200      	movs	r2, #0
 800421c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004228:	2b40      	cmp	r3, #64	; 0x40
 800422a:	d007      	beq.n	800423c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	681a      	ldr	r2, [r3, #0]
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800423a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	68db      	ldr	r3, [r3, #12]
 8004240:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004244:	d17c      	bne.n	8004340 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d002      	beq.n	8004254 <HAL_SPI_TransmitReceive+0x10a>
 800424e:	8b7b      	ldrh	r3, [r7, #26]
 8004250:	2b01      	cmp	r3, #1
 8004252:	d16a      	bne.n	800432a <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004258:	881a      	ldrh	r2, [r3, #0]
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004264:	1c9a      	adds	r2, r3, #2
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800426e:	b29b      	uxth	r3, r3
 8004270:	3b01      	subs	r3, #1
 8004272:	b29a      	uxth	r2, r3
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004278:	e057      	b.n	800432a <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	f003 0302 	and.w	r3, r3, #2
 8004284:	2b02      	cmp	r3, #2
 8004286:	d11b      	bne.n	80042c0 <HAL_SPI_TransmitReceive+0x176>
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800428c:	b29b      	uxth	r3, r3
 800428e:	2b00      	cmp	r3, #0
 8004290:	d016      	beq.n	80042c0 <HAL_SPI_TransmitReceive+0x176>
 8004292:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004294:	2b01      	cmp	r3, #1
 8004296:	d113      	bne.n	80042c0 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800429c:	881a      	ldrh	r2, [r3, #0]
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042a8:	1c9a      	adds	r2, r3, #2
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80042b2:	b29b      	uxth	r3, r3
 80042b4:	3b01      	subs	r3, #1
 80042b6:	b29a      	uxth	r2, r3
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80042bc:	2300      	movs	r3, #0
 80042be:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	689b      	ldr	r3, [r3, #8]
 80042c6:	f003 0301 	and.w	r3, r3, #1
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d119      	bne.n	8004302 <HAL_SPI_TransmitReceive+0x1b8>
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042d2:	b29b      	uxth	r3, r3
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d014      	beq.n	8004302 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	68da      	ldr	r2, [r3, #12]
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042e2:	b292      	uxth	r2, r2
 80042e4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042ea:	1c9a      	adds	r2, r3, #2
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042f4:	b29b      	uxth	r3, r3
 80042f6:	3b01      	subs	r3, #1
 80042f8:	b29a      	uxth	r2, r3
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80042fe:	2301      	movs	r3, #1
 8004300:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004302:	f7fd fd01 	bl	8001d08 <HAL_GetTick>
 8004306:	4602      	mov	r2, r0
 8004308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800430a:	1ad3      	subs	r3, r2, r3
 800430c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800430e:	429a      	cmp	r2, r3
 8004310:	d80b      	bhi.n	800432a <HAL_SPI_TransmitReceive+0x1e0>
 8004312:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004314:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004318:	d007      	beq.n	800432a <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 800431a:	2303      	movs	r3, #3
 800431c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2201      	movs	r2, #1
 8004324:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8004328:	e0b5      	b.n	8004496 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800432e:	b29b      	uxth	r3, r3
 8004330:	2b00      	cmp	r3, #0
 8004332:	d1a2      	bne.n	800427a <HAL_SPI_TransmitReceive+0x130>
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004338:	b29b      	uxth	r3, r3
 800433a:	2b00      	cmp	r3, #0
 800433c:	d19d      	bne.n	800427a <HAL_SPI_TransmitReceive+0x130>
 800433e:	e080      	b.n	8004442 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d002      	beq.n	800434e <HAL_SPI_TransmitReceive+0x204>
 8004348:	8b7b      	ldrh	r3, [r7, #26]
 800434a:	2b01      	cmp	r3, #1
 800434c:	d16f      	bne.n	800442e <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	330c      	adds	r3, #12
 8004358:	7812      	ldrb	r2, [r2, #0]
 800435a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004360:	1c5a      	adds	r2, r3, #1
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800436a:	b29b      	uxth	r3, r3
 800436c:	3b01      	subs	r3, #1
 800436e:	b29a      	uxth	r2, r3
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004374:	e05b      	b.n	800442e <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	689b      	ldr	r3, [r3, #8]
 800437c:	f003 0302 	and.w	r3, r3, #2
 8004380:	2b02      	cmp	r3, #2
 8004382:	d11c      	bne.n	80043be <HAL_SPI_TransmitReceive+0x274>
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004388:	b29b      	uxth	r3, r3
 800438a:	2b00      	cmp	r3, #0
 800438c:	d017      	beq.n	80043be <HAL_SPI_TransmitReceive+0x274>
 800438e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004390:	2b01      	cmp	r3, #1
 8004392:	d114      	bne.n	80043be <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	330c      	adds	r3, #12
 800439e:	7812      	ldrb	r2, [r2, #0]
 80043a0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043a6:	1c5a      	adds	r2, r3, #1
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043b0:	b29b      	uxth	r3, r3
 80043b2:	3b01      	subs	r3, #1
 80043b4:	b29a      	uxth	r2, r3
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80043ba:	2300      	movs	r3, #0
 80043bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	f003 0301 	and.w	r3, r3, #1
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	d119      	bne.n	8004400 <HAL_SPI_TransmitReceive+0x2b6>
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043d0:	b29b      	uxth	r3, r3
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d014      	beq.n	8004400 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	68da      	ldr	r2, [r3, #12]
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043e0:	b2d2      	uxtb	r2, r2
 80043e2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043e8:	1c5a      	adds	r2, r3, #1
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043f2:	b29b      	uxth	r3, r3
 80043f4:	3b01      	subs	r3, #1
 80043f6:	b29a      	uxth	r2, r3
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80043fc:	2301      	movs	r3, #1
 80043fe:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004400:	f7fd fc82 	bl	8001d08 <HAL_GetTick>
 8004404:	4602      	mov	r2, r0
 8004406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004408:	1ad3      	subs	r3, r2, r3
 800440a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800440c:	429a      	cmp	r2, r3
 800440e:	d803      	bhi.n	8004418 <HAL_SPI_TransmitReceive+0x2ce>
 8004410:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004412:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004416:	d102      	bne.n	800441e <HAL_SPI_TransmitReceive+0x2d4>
 8004418:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800441a:	2b00      	cmp	r3, #0
 800441c:	d107      	bne.n	800442e <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 800441e:	2303      	movs	r3, #3
 8004420:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2201      	movs	r2, #1
 8004428:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 800442c:	e033      	b.n	8004496 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004432:	b29b      	uxth	r3, r3
 8004434:	2b00      	cmp	r3, #0
 8004436:	d19e      	bne.n	8004376 <HAL_SPI_TransmitReceive+0x22c>
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800443c:	b29b      	uxth	r3, r3
 800443e:	2b00      	cmp	r3, #0
 8004440:	d199      	bne.n	8004376 <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004442:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004444:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004446:	68f8      	ldr	r0, [r7, #12]
 8004448:	f000 f90a 	bl	8004660 <SPI_EndRxTxTransaction>
 800444c:	4603      	mov	r3, r0
 800444e:	2b00      	cmp	r3, #0
 8004450:	d006      	beq.n	8004460 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8004452:	2301      	movs	r3, #1
 8004454:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	2220      	movs	r2, #32
 800445c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800445e:	e01a      	b.n	8004496 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d10a      	bne.n	800447e <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004468:	2300      	movs	r3, #0
 800446a:	617b      	str	r3, [r7, #20]
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	68db      	ldr	r3, [r3, #12]
 8004472:	617b      	str	r3, [r7, #20]
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	617b      	str	r3, [r7, #20]
 800447c:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004482:	2b00      	cmp	r3, #0
 8004484:	d003      	beq.n	800448e <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8004486:	2301      	movs	r3, #1
 8004488:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800448c:	e003      	b.n	8004496 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	2201      	movs	r2, #1
 8004492:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2200      	movs	r2, #0
 800449a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800449e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80044a2:	4618      	mov	r0, r3
 80044a4:	3730      	adds	r7, #48	; 0x30
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}
	...

080044ac <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b088      	sub	sp, #32
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	60f8      	str	r0, [r7, #12]
 80044b4:	60b9      	str	r1, [r7, #8]
 80044b6:	603b      	str	r3, [r7, #0]
 80044b8:	4613      	mov	r3, r2
 80044ba:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80044bc:	f7fd fc24 	bl	8001d08 <HAL_GetTick>
 80044c0:	4602      	mov	r2, r0
 80044c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044c4:	1a9b      	subs	r3, r3, r2
 80044c6:	683a      	ldr	r2, [r7, #0]
 80044c8:	4413      	add	r3, r2
 80044ca:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80044cc:	f7fd fc1c 	bl	8001d08 <HAL_GetTick>
 80044d0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80044d2:	4b39      	ldr	r3, [pc, #228]	; (80045b8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	015b      	lsls	r3, r3, #5
 80044d8:	0d1b      	lsrs	r3, r3, #20
 80044da:	69fa      	ldr	r2, [r7, #28]
 80044dc:	fb02 f303 	mul.w	r3, r2, r3
 80044e0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80044e2:	e054      	b.n	800458e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044ea:	d050      	beq.n	800458e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80044ec:	f7fd fc0c 	bl	8001d08 <HAL_GetTick>
 80044f0:	4602      	mov	r2, r0
 80044f2:	69bb      	ldr	r3, [r7, #24]
 80044f4:	1ad3      	subs	r3, r2, r3
 80044f6:	69fa      	ldr	r2, [r7, #28]
 80044f8:	429a      	cmp	r2, r3
 80044fa:	d902      	bls.n	8004502 <SPI_WaitFlagStateUntilTimeout+0x56>
 80044fc:	69fb      	ldr	r3, [r7, #28]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d13d      	bne.n	800457e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	685a      	ldr	r2, [r3, #4]
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004510:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800451a:	d111      	bne.n	8004540 <SPI_WaitFlagStateUntilTimeout+0x94>
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	689b      	ldr	r3, [r3, #8]
 8004520:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004524:	d004      	beq.n	8004530 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	689b      	ldr	r3, [r3, #8]
 800452a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800452e:	d107      	bne.n	8004540 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	681a      	ldr	r2, [r3, #0]
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800453e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004544:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004548:	d10f      	bne.n	800456a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	681a      	ldr	r2, [r3, #0]
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004558:	601a      	str	r2, [r3, #0]
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004568:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	2201      	movs	r2, #1
 800456e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2200      	movs	r2, #0
 8004576:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800457a:	2303      	movs	r3, #3
 800457c:	e017      	b.n	80045ae <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800457e:	697b      	ldr	r3, [r7, #20]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d101      	bne.n	8004588 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004584:	2300      	movs	r3, #0
 8004586:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	3b01      	subs	r3, #1
 800458c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	689a      	ldr	r2, [r3, #8]
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	4013      	ands	r3, r2
 8004598:	68ba      	ldr	r2, [r7, #8]
 800459a:	429a      	cmp	r2, r3
 800459c:	bf0c      	ite	eq
 800459e:	2301      	moveq	r3, #1
 80045a0:	2300      	movne	r3, #0
 80045a2:	b2db      	uxtb	r3, r3
 80045a4:	461a      	mov	r2, r3
 80045a6:	79fb      	ldrb	r3, [r7, #7]
 80045a8:	429a      	cmp	r2, r3
 80045aa:	d19b      	bne.n	80044e4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80045ac:	2300      	movs	r3, #0
}
 80045ae:	4618      	mov	r0, r3
 80045b0:	3720      	adds	r7, #32
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd80      	pop	{r7, pc}
 80045b6:	bf00      	nop
 80045b8:	20000100 	.word	0x20000100

080045bc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b086      	sub	sp, #24
 80045c0:	af02      	add	r7, sp, #8
 80045c2:	60f8      	str	r0, [r7, #12]
 80045c4:	60b9      	str	r1, [r7, #8]
 80045c6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80045d0:	d111      	bne.n	80045f6 <SPI_EndRxTransaction+0x3a>
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	689b      	ldr	r3, [r3, #8]
 80045d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80045da:	d004      	beq.n	80045e6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045e4:	d107      	bne.n	80045f6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	681a      	ldr	r2, [r3, #0]
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80045f4:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80045fe:	d117      	bne.n	8004630 <SPI_EndRxTransaction+0x74>
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	689b      	ldr	r3, [r3, #8]
 8004604:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004608:	d112      	bne.n	8004630 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	9300      	str	r3, [sp, #0]
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	2200      	movs	r2, #0
 8004612:	2101      	movs	r1, #1
 8004614:	68f8      	ldr	r0, [r7, #12]
 8004616:	f7ff ff49 	bl	80044ac <SPI_WaitFlagStateUntilTimeout>
 800461a:	4603      	mov	r3, r0
 800461c:	2b00      	cmp	r3, #0
 800461e:	d01a      	beq.n	8004656 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004624:	f043 0220 	orr.w	r2, r3, #32
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800462c:	2303      	movs	r3, #3
 800462e:	e013      	b.n	8004658 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	9300      	str	r3, [sp, #0]
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	2200      	movs	r2, #0
 8004638:	2180      	movs	r1, #128	; 0x80
 800463a:	68f8      	ldr	r0, [r7, #12]
 800463c:	f7ff ff36 	bl	80044ac <SPI_WaitFlagStateUntilTimeout>
 8004640:	4603      	mov	r3, r0
 8004642:	2b00      	cmp	r3, #0
 8004644:	d007      	beq.n	8004656 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800464a:	f043 0220 	orr.w	r2, r3, #32
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004652:	2303      	movs	r3, #3
 8004654:	e000      	b.n	8004658 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8004656:	2300      	movs	r3, #0
}
 8004658:	4618      	mov	r0, r3
 800465a:	3710      	adds	r7, #16
 800465c:	46bd      	mov	sp, r7
 800465e:	bd80      	pop	{r7, pc}

08004660 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b086      	sub	sp, #24
 8004664:	af02      	add	r7, sp, #8
 8004666:	60f8      	str	r0, [r7, #12]
 8004668:	60b9      	str	r1, [r7, #8]
 800466a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	9300      	str	r3, [sp, #0]
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	2200      	movs	r2, #0
 8004674:	2180      	movs	r1, #128	; 0x80
 8004676:	68f8      	ldr	r0, [r7, #12]
 8004678:	f7ff ff18 	bl	80044ac <SPI_WaitFlagStateUntilTimeout>
 800467c:	4603      	mov	r3, r0
 800467e:	2b00      	cmp	r3, #0
 8004680:	d007      	beq.n	8004692 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004686:	f043 0220 	orr.w	r2, r3, #32
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800468e:	2303      	movs	r3, #3
 8004690:	e000      	b.n	8004694 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8004692:	2300      	movs	r3, #0
}
 8004694:	4618      	mov	r0, r3
 8004696:	3710      	adds	r7, #16
 8004698:	46bd      	mov	sp, r7
 800469a:	bd80      	pop	{r7, pc}

0800469c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b082      	sub	sp, #8
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d101      	bne.n	80046ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80046aa:	2301      	movs	r3, #1
 80046ac:	e041      	b.n	8004732 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046b4:	b2db      	uxtb	r3, r3
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d106      	bne.n	80046c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2200      	movs	r2, #0
 80046be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	f000 f839 	bl	800473a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2202      	movs	r2, #2
 80046cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681a      	ldr	r2, [r3, #0]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	3304      	adds	r3, #4
 80046d8:	4619      	mov	r1, r3
 80046da:	4610      	mov	r0, r2
 80046dc:	f000 fc12 	bl	8004f04 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2201      	movs	r2, #1
 80046e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2201      	movs	r2, #1
 80046ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2201      	movs	r2, #1
 80046f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2201      	movs	r2, #1
 80046fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2201      	movs	r2, #1
 8004704:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2201      	movs	r2, #1
 800470c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2201      	movs	r2, #1
 8004714:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2201      	movs	r2, #1
 800471c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2201      	movs	r2, #1
 8004724:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2201      	movs	r2, #1
 800472c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004730:	2300      	movs	r3, #0
}
 8004732:	4618      	mov	r0, r3
 8004734:	3708      	adds	r7, #8
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}

0800473a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800473a:	b480      	push	{r7}
 800473c:	b083      	sub	sp, #12
 800473e:	af00      	add	r7, sp, #0
 8004740:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004742:	bf00      	nop
 8004744:	370c      	adds	r7, #12
 8004746:	46bd      	mov	sp, r7
 8004748:	bc80      	pop	{r7}
 800474a:	4770      	bx	lr

0800474c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800474c:	b480      	push	{r7}
 800474e:	b085      	sub	sp, #20
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800475a:	b2db      	uxtb	r3, r3
 800475c:	2b01      	cmp	r3, #1
 800475e:	d001      	beq.n	8004764 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004760:	2301      	movs	r3, #1
 8004762:	e03a      	b.n	80047da <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2202      	movs	r2, #2
 8004768:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	68da      	ldr	r2, [r3, #12]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f042 0201 	orr.w	r2, r2, #1
 800477a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a18      	ldr	r2, [pc, #96]	; (80047e4 <HAL_TIM_Base_Start_IT+0x98>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d00e      	beq.n	80047a4 <HAL_TIM_Base_Start_IT+0x58>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800478e:	d009      	beq.n	80047a4 <HAL_TIM_Base_Start_IT+0x58>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a14      	ldr	r2, [pc, #80]	; (80047e8 <HAL_TIM_Base_Start_IT+0x9c>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d004      	beq.n	80047a4 <HAL_TIM_Base_Start_IT+0x58>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a13      	ldr	r2, [pc, #76]	; (80047ec <HAL_TIM_Base_Start_IT+0xa0>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d111      	bne.n	80047c8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	f003 0307 	and.w	r3, r3, #7
 80047ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	2b06      	cmp	r3, #6
 80047b4:	d010      	beq.n	80047d8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	681a      	ldr	r2, [r3, #0]
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f042 0201 	orr.w	r2, r2, #1
 80047c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047c6:	e007      	b.n	80047d8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f042 0201 	orr.w	r2, r2, #1
 80047d6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80047d8:	2300      	movs	r3, #0
}
 80047da:	4618      	mov	r0, r3
 80047dc:	3714      	adds	r7, #20
 80047de:	46bd      	mov	sp, r7
 80047e0:	bc80      	pop	{r7}
 80047e2:	4770      	bx	lr
 80047e4:	40012c00 	.word	0x40012c00
 80047e8:	40000400 	.word	0x40000400
 80047ec:	40000800 	.word	0x40000800

080047f0 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b082      	sub	sp, #8
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d101      	bne.n	8004802 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	e041      	b.n	8004886 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004808:	b2db      	uxtb	r3, r3
 800480a:	2b00      	cmp	r3, #0
 800480c:	d106      	bne.n	800481c <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2200      	movs	r2, #0
 8004812:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004816:	6878      	ldr	r0, [r7, #4]
 8004818:	f7fd f83c 	bl	8001894 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2202      	movs	r2, #2
 8004820:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681a      	ldr	r2, [r3, #0]
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	3304      	adds	r3, #4
 800482c:	4619      	mov	r1, r3
 800482e:	4610      	mov	r0, r2
 8004830:	f000 fb68 	bl	8004f04 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2201      	movs	r2, #1
 8004838:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2201      	movs	r2, #1
 8004840:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2201      	movs	r2, #1
 8004848:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2201      	movs	r2, #1
 8004850:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2201      	movs	r2, #1
 8004858:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2201      	movs	r2, #1
 8004860:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2201      	movs	r2, #1
 8004868:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2201      	movs	r2, #1
 8004870:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2201      	movs	r2, #1
 8004878:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2201      	movs	r2, #1
 8004880:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004884:	2300      	movs	r3, #0
}
 8004886:	4618      	mov	r0, r3
 8004888:	3708      	adds	r7, #8
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}

0800488e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800488e:	b580      	push	{r7, lr}
 8004890:	b082      	sub	sp, #8
 8004892:	af00      	add	r7, sp, #0
 8004894:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d101      	bne.n	80048a0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800489c:	2301      	movs	r3, #1
 800489e:	e041      	b.n	8004924 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048a6:	b2db      	uxtb	r3, r3
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d106      	bne.n	80048ba <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2200      	movs	r2, #0
 80048b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80048b4:	6878      	ldr	r0, [r7, #4]
 80048b6:	f7fc ffbb 	bl	8001830 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2202      	movs	r2, #2
 80048be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	3304      	adds	r3, #4
 80048ca:	4619      	mov	r1, r3
 80048cc:	4610      	mov	r0, r2
 80048ce:	f000 fb19 	bl	8004f04 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2201      	movs	r2, #1
 80048d6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2201      	movs	r2, #1
 80048de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2201      	movs	r2, #1
 80048e6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2201      	movs	r2, #1
 80048ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2201      	movs	r2, #1
 80048f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2201      	movs	r2, #1
 80048fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2201      	movs	r2, #1
 8004906:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2201      	movs	r2, #1
 800490e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2201      	movs	r2, #1
 8004916:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2201      	movs	r2, #1
 800491e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004922:	2300      	movs	r3, #0
}
 8004924:	4618      	mov	r0, r3
 8004926:	3708      	adds	r7, #8
 8004928:	46bd      	mov	sp, r7
 800492a:	bd80      	pop	{r7, pc}

0800492c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b084      	sub	sp, #16
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
 8004934:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d109      	bne.n	8004950 <HAL_TIM_PWM_Start+0x24>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004942:	b2db      	uxtb	r3, r3
 8004944:	2b01      	cmp	r3, #1
 8004946:	bf14      	ite	ne
 8004948:	2301      	movne	r3, #1
 800494a:	2300      	moveq	r3, #0
 800494c:	b2db      	uxtb	r3, r3
 800494e:	e022      	b.n	8004996 <HAL_TIM_PWM_Start+0x6a>
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	2b04      	cmp	r3, #4
 8004954:	d109      	bne.n	800496a <HAL_TIM_PWM_Start+0x3e>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800495c:	b2db      	uxtb	r3, r3
 800495e:	2b01      	cmp	r3, #1
 8004960:	bf14      	ite	ne
 8004962:	2301      	movne	r3, #1
 8004964:	2300      	moveq	r3, #0
 8004966:	b2db      	uxtb	r3, r3
 8004968:	e015      	b.n	8004996 <HAL_TIM_PWM_Start+0x6a>
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	2b08      	cmp	r3, #8
 800496e:	d109      	bne.n	8004984 <HAL_TIM_PWM_Start+0x58>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004976:	b2db      	uxtb	r3, r3
 8004978:	2b01      	cmp	r3, #1
 800497a:	bf14      	ite	ne
 800497c:	2301      	movne	r3, #1
 800497e:	2300      	moveq	r3, #0
 8004980:	b2db      	uxtb	r3, r3
 8004982:	e008      	b.n	8004996 <HAL_TIM_PWM_Start+0x6a>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800498a:	b2db      	uxtb	r3, r3
 800498c:	2b01      	cmp	r3, #1
 800498e:	bf14      	ite	ne
 8004990:	2301      	movne	r3, #1
 8004992:	2300      	moveq	r3, #0
 8004994:	b2db      	uxtb	r3, r3
 8004996:	2b00      	cmp	r3, #0
 8004998:	d001      	beq.n	800499e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	e05e      	b.n	8004a5c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d104      	bne.n	80049ae <HAL_TIM_PWM_Start+0x82>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2202      	movs	r2, #2
 80049a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80049ac:	e013      	b.n	80049d6 <HAL_TIM_PWM_Start+0xaa>
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	2b04      	cmp	r3, #4
 80049b2:	d104      	bne.n	80049be <HAL_TIM_PWM_Start+0x92>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2202      	movs	r2, #2
 80049b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80049bc:	e00b      	b.n	80049d6 <HAL_TIM_PWM_Start+0xaa>
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	2b08      	cmp	r3, #8
 80049c2:	d104      	bne.n	80049ce <HAL_TIM_PWM_Start+0xa2>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2202      	movs	r2, #2
 80049c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80049cc:	e003      	b.n	80049d6 <HAL_TIM_PWM_Start+0xaa>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2202      	movs	r2, #2
 80049d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	2201      	movs	r2, #1
 80049dc:	6839      	ldr	r1, [r7, #0]
 80049de:	4618      	mov	r0, r3
 80049e0:	f000 fc7a 	bl	80052d8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4a1e      	ldr	r2, [pc, #120]	; (8004a64 <HAL_TIM_PWM_Start+0x138>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d107      	bne.n	80049fe <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80049fc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a18      	ldr	r2, [pc, #96]	; (8004a64 <HAL_TIM_PWM_Start+0x138>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d00e      	beq.n	8004a26 <HAL_TIM_PWM_Start+0xfa>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a10:	d009      	beq.n	8004a26 <HAL_TIM_PWM_Start+0xfa>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4a14      	ldr	r2, [pc, #80]	; (8004a68 <HAL_TIM_PWM_Start+0x13c>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d004      	beq.n	8004a26 <HAL_TIM_PWM_Start+0xfa>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4a12      	ldr	r2, [pc, #72]	; (8004a6c <HAL_TIM_PWM_Start+0x140>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d111      	bne.n	8004a4a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	689b      	ldr	r3, [r3, #8]
 8004a2c:	f003 0307 	and.w	r3, r3, #7
 8004a30:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	2b06      	cmp	r3, #6
 8004a36:	d010      	beq.n	8004a5a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	681a      	ldr	r2, [r3, #0]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f042 0201 	orr.w	r2, r2, #1
 8004a46:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a48:	e007      	b.n	8004a5a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	681a      	ldr	r2, [r3, #0]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f042 0201 	orr.w	r2, r2, #1
 8004a58:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a5a:	2300      	movs	r3, #0
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	3710      	adds	r7, #16
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}
 8004a64:	40012c00 	.word	0x40012c00
 8004a68:	40000400 	.word	0x40000400
 8004a6c:	40000800 	.word	0x40000800

08004a70 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b082      	sub	sp, #8
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	691b      	ldr	r3, [r3, #16]
 8004a7e:	f003 0302 	and.w	r3, r3, #2
 8004a82:	2b02      	cmp	r3, #2
 8004a84:	d122      	bne.n	8004acc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	68db      	ldr	r3, [r3, #12]
 8004a8c:	f003 0302 	and.w	r3, r3, #2
 8004a90:	2b02      	cmp	r3, #2
 8004a92:	d11b      	bne.n	8004acc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f06f 0202 	mvn.w	r2, #2
 8004a9c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2201      	movs	r2, #1
 8004aa2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	699b      	ldr	r3, [r3, #24]
 8004aaa:	f003 0303 	and.w	r3, r3, #3
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d003      	beq.n	8004aba <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004ab2:	6878      	ldr	r0, [r7, #4]
 8004ab4:	f000 fa0b 	bl	8004ece <HAL_TIM_IC_CaptureCallback>
 8004ab8:	e005      	b.n	8004ac6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004aba:	6878      	ldr	r0, [r7, #4]
 8004abc:	f000 f9fe 	bl	8004ebc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ac0:	6878      	ldr	r0, [r7, #4]
 8004ac2:	f000 fa0d 	bl	8004ee0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	691b      	ldr	r3, [r3, #16]
 8004ad2:	f003 0304 	and.w	r3, r3, #4
 8004ad6:	2b04      	cmp	r3, #4
 8004ad8:	d122      	bne.n	8004b20 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	68db      	ldr	r3, [r3, #12]
 8004ae0:	f003 0304 	and.w	r3, r3, #4
 8004ae4:	2b04      	cmp	r3, #4
 8004ae6:	d11b      	bne.n	8004b20 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f06f 0204 	mvn.w	r2, #4
 8004af0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2202      	movs	r2, #2
 8004af6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	699b      	ldr	r3, [r3, #24]
 8004afe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d003      	beq.n	8004b0e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	f000 f9e1 	bl	8004ece <HAL_TIM_IC_CaptureCallback>
 8004b0c:	e005      	b.n	8004b1a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b0e:	6878      	ldr	r0, [r7, #4]
 8004b10:	f000 f9d4 	bl	8004ebc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b14:	6878      	ldr	r0, [r7, #4]
 8004b16:	f000 f9e3 	bl	8004ee0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	691b      	ldr	r3, [r3, #16]
 8004b26:	f003 0308 	and.w	r3, r3, #8
 8004b2a:	2b08      	cmp	r3, #8
 8004b2c:	d122      	bne.n	8004b74 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	68db      	ldr	r3, [r3, #12]
 8004b34:	f003 0308 	and.w	r3, r3, #8
 8004b38:	2b08      	cmp	r3, #8
 8004b3a:	d11b      	bne.n	8004b74 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f06f 0208 	mvn.w	r2, #8
 8004b44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2204      	movs	r2, #4
 8004b4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	69db      	ldr	r3, [r3, #28]
 8004b52:	f003 0303 	and.w	r3, r3, #3
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d003      	beq.n	8004b62 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f000 f9b7 	bl	8004ece <HAL_TIM_IC_CaptureCallback>
 8004b60:	e005      	b.n	8004b6e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f000 f9aa 	bl	8004ebc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b68:	6878      	ldr	r0, [r7, #4]
 8004b6a:	f000 f9b9 	bl	8004ee0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2200      	movs	r2, #0
 8004b72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	691b      	ldr	r3, [r3, #16]
 8004b7a:	f003 0310 	and.w	r3, r3, #16
 8004b7e:	2b10      	cmp	r3, #16
 8004b80:	d122      	bne.n	8004bc8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	68db      	ldr	r3, [r3, #12]
 8004b88:	f003 0310 	and.w	r3, r3, #16
 8004b8c:	2b10      	cmp	r3, #16
 8004b8e:	d11b      	bne.n	8004bc8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f06f 0210 	mvn.w	r2, #16
 8004b98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2208      	movs	r2, #8
 8004b9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	69db      	ldr	r3, [r3, #28]
 8004ba6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d003      	beq.n	8004bb6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	f000 f98d 	bl	8004ece <HAL_TIM_IC_CaptureCallback>
 8004bb4:	e005      	b.n	8004bc2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bb6:	6878      	ldr	r0, [r7, #4]
 8004bb8:	f000 f980 	bl	8004ebc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bbc:	6878      	ldr	r0, [r7, #4]
 8004bbe:	f000 f98f 	bl	8004ee0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	691b      	ldr	r3, [r3, #16]
 8004bce:	f003 0301 	and.w	r3, r3, #1
 8004bd2:	2b01      	cmp	r3, #1
 8004bd4:	d10e      	bne.n	8004bf4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	68db      	ldr	r3, [r3, #12]
 8004bdc:	f003 0301 	and.w	r3, r3, #1
 8004be0:	2b01      	cmp	r3, #1
 8004be2:	d107      	bne.n	8004bf4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f06f 0201 	mvn.w	r2, #1
 8004bec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004bee:	6878      	ldr	r0, [r7, #4]
 8004bf0:	f7fc fd5a 	bl	80016a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	691b      	ldr	r3, [r3, #16]
 8004bfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bfe:	2b80      	cmp	r3, #128	; 0x80
 8004c00:	d10e      	bne.n	8004c20 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	68db      	ldr	r3, [r3, #12]
 8004c08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c0c:	2b80      	cmp	r3, #128	; 0x80
 8004c0e:	d107      	bne.n	8004c20 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004c18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004c1a:	6878      	ldr	r0, [r7, #4]
 8004c1c:	f000 fc38 	bl	8005490 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	691b      	ldr	r3, [r3, #16]
 8004c26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c2a:	2b40      	cmp	r3, #64	; 0x40
 8004c2c:	d10e      	bne.n	8004c4c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	68db      	ldr	r3, [r3, #12]
 8004c34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c38:	2b40      	cmp	r3, #64	; 0x40
 8004c3a:	d107      	bne.n	8004c4c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004c44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004c46:	6878      	ldr	r0, [r7, #4]
 8004c48:	f000 f953 	bl	8004ef2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	691b      	ldr	r3, [r3, #16]
 8004c52:	f003 0320 	and.w	r3, r3, #32
 8004c56:	2b20      	cmp	r3, #32
 8004c58:	d10e      	bne.n	8004c78 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	68db      	ldr	r3, [r3, #12]
 8004c60:	f003 0320 	and.w	r3, r3, #32
 8004c64:	2b20      	cmp	r3, #32
 8004c66:	d107      	bne.n	8004c78 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f06f 0220 	mvn.w	r2, #32
 8004c70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004c72:	6878      	ldr	r0, [r7, #4]
 8004c74:	f000 fc03 	bl	800547e <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c78:	bf00      	nop
 8004c7a:	3708      	adds	r7, #8
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	bd80      	pop	{r7, pc}

08004c80 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b086      	sub	sp, #24
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	60f8      	str	r0, [r7, #12]
 8004c88:	60b9      	str	r1, [r7, #8]
 8004c8a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c96:	2b01      	cmp	r3, #1
 8004c98:	d101      	bne.n	8004c9e <HAL_TIM_OC_ConfigChannel+0x1e>
 8004c9a:	2302      	movs	r3, #2
 8004c9c:	e048      	b.n	8004d30 <HAL_TIM_OC_ConfigChannel+0xb0>
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	2201      	movs	r2, #1
 8004ca2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2b0c      	cmp	r3, #12
 8004caa:	d839      	bhi.n	8004d20 <HAL_TIM_OC_ConfigChannel+0xa0>
 8004cac:	a201      	add	r2, pc, #4	; (adr r2, 8004cb4 <HAL_TIM_OC_ConfigChannel+0x34>)
 8004cae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cb2:	bf00      	nop
 8004cb4:	08004ce9 	.word	0x08004ce9
 8004cb8:	08004d21 	.word	0x08004d21
 8004cbc:	08004d21 	.word	0x08004d21
 8004cc0:	08004d21 	.word	0x08004d21
 8004cc4:	08004cf7 	.word	0x08004cf7
 8004cc8:	08004d21 	.word	0x08004d21
 8004ccc:	08004d21 	.word	0x08004d21
 8004cd0:	08004d21 	.word	0x08004d21
 8004cd4:	08004d05 	.word	0x08004d05
 8004cd8:	08004d21 	.word	0x08004d21
 8004cdc:	08004d21 	.word	0x08004d21
 8004ce0:	08004d21 	.word	0x08004d21
 8004ce4:	08004d13 	.word	0x08004d13
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	68b9      	ldr	r1, [r7, #8]
 8004cee:	4618      	mov	r0, r3
 8004cf0:	f000 f96a 	bl	8004fc8 <TIM_OC1_SetConfig>
      break;
 8004cf4:	e017      	b.n	8004d26 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	68b9      	ldr	r1, [r7, #8]
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	f000 f9c9 	bl	8005094 <TIM_OC2_SetConfig>
      break;
 8004d02:	e010      	b.n	8004d26 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	68b9      	ldr	r1, [r7, #8]
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	f000 fa2c 	bl	8005168 <TIM_OC3_SetConfig>
      break;
 8004d10:	e009      	b.n	8004d26 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	68b9      	ldr	r1, [r7, #8]
 8004d18:	4618      	mov	r0, r3
 8004d1a:	f000 fa8f 	bl	800523c <TIM_OC4_SetConfig>
      break;
 8004d1e:	e002      	b.n	8004d26 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8004d20:	2301      	movs	r3, #1
 8004d22:	75fb      	strb	r3, [r7, #23]
      break;
 8004d24:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004d2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	3718      	adds	r7, #24
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd80      	pop	{r7, pc}

08004d38 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b086      	sub	sp, #24
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	60f8      	str	r0, [r7, #12]
 8004d40:	60b9      	str	r1, [r7, #8]
 8004d42:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d44:	2300      	movs	r3, #0
 8004d46:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d4e:	2b01      	cmp	r3, #1
 8004d50:	d101      	bne.n	8004d56 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004d52:	2302      	movs	r3, #2
 8004d54:	e0ae      	b.n	8004eb4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	2201      	movs	r2, #1
 8004d5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2b0c      	cmp	r3, #12
 8004d62:	f200 809f 	bhi.w	8004ea4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004d66:	a201      	add	r2, pc, #4	; (adr r2, 8004d6c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004d68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d6c:	08004da1 	.word	0x08004da1
 8004d70:	08004ea5 	.word	0x08004ea5
 8004d74:	08004ea5 	.word	0x08004ea5
 8004d78:	08004ea5 	.word	0x08004ea5
 8004d7c:	08004de1 	.word	0x08004de1
 8004d80:	08004ea5 	.word	0x08004ea5
 8004d84:	08004ea5 	.word	0x08004ea5
 8004d88:	08004ea5 	.word	0x08004ea5
 8004d8c:	08004e23 	.word	0x08004e23
 8004d90:	08004ea5 	.word	0x08004ea5
 8004d94:	08004ea5 	.word	0x08004ea5
 8004d98:	08004ea5 	.word	0x08004ea5
 8004d9c:	08004e63 	.word	0x08004e63
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	68b9      	ldr	r1, [r7, #8]
 8004da6:	4618      	mov	r0, r3
 8004da8:	f000 f90e 	bl	8004fc8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	699a      	ldr	r2, [r3, #24]
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f042 0208 	orr.w	r2, r2, #8
 8004dba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	699a      	ldr	r2, [r3, #24]
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f022 0204 	bic.w	r2, r2, #4
 8004dca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	6999      	ldr	r1, [r3, #24]
 8004dd2:	68bb      	ldr	r3, [r7, #8]
 8004dd4:	691a      	ldr	r2, [r3, #16]
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	430a      	orrs	r2, r1
 8004ddc:	619a      	str	r2, [r3, #24]
      break;
 8004dde:	e064      	b.n	8004eaa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	68b9      	ldr	r1, [r7, #8]
 8004de6:	4618      	mov	r0, r3
 8004de8:	f000 f954 	bl	8005094 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	699a      	ldr	r2, [r3, #24]
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004dfa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	699a      	ldr	r2, [r3, #24]
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e0a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	6999      	ldr	r1, [r3, #24]
 8004e12:	68bb      	ldr	r3, [r7, #8]
 8004e14:	691b      	ldr	r3, [r3, #16]
 8004e16:	021a      	lsls	r2, r3, #8
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	430a      	orrs	r2, r1
 8004e1e:	619a      	str	r2, [r3, #24]
      break;
 8004e20:	e043      	b.n	8004eaa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	68b9      	ldr	r1, [r7, #8]
 8004e28:	4618      	mov	r0, r3
 8004e2a:	f000 f99d 	bl	8005168 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	69da      	ldr	r2, [r3, #28]
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f042 0208 	orr.w	r2, r2, #8
 8004e3c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	69da      	ldr	r2, [r3, #28]
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f022 0204 	bic.w	r2, r2, #4
 8004e4c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	69d9      	ldr	r1, [r3, #28]
 8004e54:	68bb      	ldr	r3, [r7, #8]
 8004e56:	691a      	ldr	r2, [r3, #16]
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	430a      	orrs	r2, r1
 8004e5e:	61da      	str	r2, [r3, #28]
      break;
 8004e60:	e023      	b.n	8004eaa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	68b9      	ldr	r1, [r7, #8]
 8004e68:	4618      	mov	r0, r3
 8004e6a:	f000 f9e7 	bl	800523c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	69da      	ldr	r2, [r3, #28]
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e7c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	69da      	ldr	r2, [r3, #28]
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e8c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	69d9      	ldr	r1, [r3, #28]
 8004e94:	68bb      	ldr	r3, [r7, #8]
 8004e96:	691b      	ldr	r3, [r3, #16]
 8004e98:	021a      	lsls	r2, r3, #8
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	430a      	orrs	r2, r1
 8004ea0:	61da      	str	r2, [r3, #28]
      break;
 8004ea2:	e002      	b.n	8004eaa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	75fb      	strb	r3, [r7, #23]
      break;
 8004ea8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	2200      	movs	r2, #0
 8004eae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004eb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	3718      	adds	r7, #24
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	bd80      	pop	{r7, pc}

08004ebc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b083      	sub	sp, #12
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004ec4:	bf00      	nop
 8004ec6:	370c      	adds	r7, #12
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bc80      	pop	{r7}
 8004ecc:	4770      	bx	lr

08004ece <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004ece:	b480      	push	{r7}
 8004ed0:	b083      	sub	sp, #12
 8004ed2:	af00      	add	r7, sp, #0
 8004ed4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004ed6:	bf00      	nop
 8004ed8:	370c      	adds	r7, #12
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bc80      	pop	{r7}
 8004ede:	4770      	bx	lr

08004ee0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	b083      	sub	sp, #12
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004ee8:	bf00      	nop
 8004eea:	370c      	adds	r7, #12
 8004eec:	46bd      	mov	sp, r7
 8004eee:	bc80      	pop	{r7}
 8004ef0:	4770      	bx	lr

08004ef2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004ef2:	b480      	push	{r7}
 8004ef4:	b083      	sub	sp, #12
 8004ef6:	af00      	add	r7, sp, #0
 8004ef8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004efa:	bf00      	nop
 8004efc:	370c      	adds	r7, #12
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bc80      	pop	{r7}
 8004f02:	4770      	bx	lr

08004f04 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b085      	sub	sp, #20
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
 8004f0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	4a29      	ldr	r2, [pc, #164]	; (8004fbc <TIM_Base_SetConfig+0xb8>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d00b      	beq.n	8004f34 <TIM_Base_SetConfig+0x30>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f22:	d007      	beq.n	8004f34 <TIM_Base_SetConfig+0x30>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	4a26      	ldr	r2, [pc, #152]	; (8004fc0 <TIM_Base_SetConfig+0xbc>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d003      	beq.n	8004f34 <TIM_Base_SetConfig+0x30>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	4a25      	ldr	r2, [pc, #148]	; (8004fc4 <TIM_Base_SetConfig+0xc0>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d108      	bne.n	8004f46 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f3a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	68fa      	ldr	r2, [r7, #12]
 8004f42:	4313      	orrs	r3, r2
 8004f44:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	4a1c      	ldr	r2, [pc, #112]	; (8004fbc <TIM_Base_SetConfig+0xb8>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d00b      	beq.n	8004f66 <TIM_Base_SetConfig+0x62>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f54:	d007      	beq.n	8004f66 <TIM_Base_SetConfig+0x62>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	4a19      	ldr	r2, [pc, #100]	; (8004fc0 <TIM_Base_SetConfig+0xbc>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d003      	beq.n	8004f66 <TIM_Base_SetConfig+0x62>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	4a18      	ldr	r2, [pc, #96]	; (8004fc4 <TIM_Base_SetConfig+0xc0>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d108      	bne.n	8004f78 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	68db      	ldr	r3, [r3, #12]
 8004f72:	68fa      	ldr	r2, [r7, #12]
 8004f74:	4313      	orrs	r3, r2
 8004f76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	695b      	ldr	r3, [r3, #20]
 8004f82:	4313      	orrs	r3, r2
 8004f84:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	68fa      	ldr	r2, [r7, #12]
 8004f8a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	689a      	ldr	r2, [r3, #8]
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	681a      	ldr	r2, [r3, #0]
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	4a07      	ldr	r2, [pc, #28]	; (8004fbc <TIM_Base_SetConfig+0xb8>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d103      	bne.n	8004fac <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	691a      	ldr	r2, [r3, #16]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	615a      	str	r2, [r3, #20]
}
 8004fb2:	bf00      	nop
 8004fb4:	3714      	adds	r7, #20
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bc80      	pop	{r7}
 8004fba:	4770      	bx	lr
 8004fbc:	40012c00 	.word	0x40012c00
 8004fc0:	40000400 	.word	0x40000400
 8004fc4:	40000800 	.word	0x40000800

08004fc8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004fc8:	b480      	push	{r7}
 8004fca:	b087      	sub	sp, #28
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
 8004fd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6a1b      	ldr	r3, [r3, #32]
 8004fd6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6a1b      	ldr	r3, [r3, #32]
 8004fdc:	f023 0201 	bic.w	r2, r3, #1
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	699b      	ldr	r3, [r3, #24]
 8004fee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ff6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	f023 0303 	bic.w	r3, r3, #3
 8004ffe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	68fa      	ldr	r2, [r7, #12]
 8005006:	4313      	orrs	r3, r2
 8005008:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800500a:	697b      	ldr	r3, [r7, #20]
 800500c:	f023 0302 	bic.w	r3, r3, #2
 8005010:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	689b      	ldr	r3, [r3, #8]
 8005016:	697a      	ldr	r2, [r7, #20]
 8005018:	4313      	orrs	r3, r2
 800501a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	4a1c      	ldr	r2, [pc, #112]	; (8005090 <TIM_OC1_SetConfig+0xc8>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d10c      	bne.n	800503e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	f023 0308 	bic.w	r3, r3, #8
 800502a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	68db      	ldr	r3, [r3, #12]
 8005030:	697a      	ldr	r2, [r7, #20]
 8005032:	4313      	orrs	r3, r2
 8005034:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005036:	697b      	ldr	r3, [r7, #20]
 8005038:	f023 0304 	bic.w	r3, r3, #4
 800503c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	4a13      	ldr	r2, [pc, #76]	; (8005090 <TIM_OC1_SetConfig+0xc8>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d111      	bne.n	800506a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800504c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800504e:	693b      	ldr	r3, [r7, #16]
 8005050:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005054:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	695b      	ldr	r3, [r3, #20]
 800505a:	693a      	ldr	r2, [r7, #16]
 800505c:	4313      	orrs	r3, r2
 800505e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	699b      	ldr	r3, [r3, #24]
 8005064:	693a      	ldr	r2, [r7, #16]
 8005066:	4313      	orrs	r3, r2
 8005068:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	693a      	ldr	r2, [r7, #16]
 800506e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	68fa      	ldr	r2, [r7, #12]
 8005074:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	685a      	ldr	r2, [r3, #4]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	697a      	ldr	r2, [r7, #20]
 8005082:	621a      	str	r2, [r3, #32]
}
 8005084:	bf00      	nop
 8005086:	371c      	adds	r7, #28
 8005088:	46bd      	mov	sp, r7
 800508a:	bc80      	pop	{r7}
 800508c:	4770      	bx	lr
 800508e:	bf00      	nop
 8005090:	40012c00 	.word	0x40012c00

08005094 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005094:	b480      	push	{r7}
 8005096:	b087      	sub	sp, #28
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
 800509c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6a1b      	ldr	r3, [r3, #32]
 80050a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6a1b      	ldr	r3, [r3, #32]
 80050a8:	f023 0210 	bic.w	r2, r3, #16
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	699b      	ldr	r3, [r3, #24]
 80050ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80050c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	021b      	lsls	r3, r3, #8
 80050d2:	68fa      	ldr	r2, [r7, #12]
 80050d4:	4313      	orrs	r3, r2
 80050d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	f023 0320 	bic.w	r3, r3, #32
 80050de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	011b      	lsls	r3, r3, #4
 80050e6:	697a      	ldr	r2, [r7, #20]
 80050e8:	4313      	orrs	r3, r2
 80050ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	4a1d      	ldr	r2, [pc, #116]	; (8005164 <TIM_OC2_SetConfig+0xd0>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d10d      	bne.n	8005110 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80050fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	68db      	ldr	r3, [r3, #12]
 8005100:	011b      	lsls	r3, r3, #4
 8005102:	697a      	ldr	r2, [r7, #20]
 8005104:	4313      	orrs	r3, r2
 8005106:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005108:	697b      	ldr	r3, [r7, #20]
 800510a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800510e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	4a14      	ldr	r2, [pc, #80]	; (8005164 <TIM_OC2_SetConfig+0xd0>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d113      	bne.n	8005140 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005118:	693b      	ldr	r3, [r7, #16]
 800511a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800511e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005120:	693b      	ldr	r3, [r7, #16]
 8005122:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005126:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	695b      	ldr	r3, [r3, #20]
 800512c:	009b      	lsls	r3, r3, #2
 800512e:	693a      	ldr	r2, [r7, #16]
 8005130:	4313      	orrs	r3, r2
 8005132:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	699b      	ldr	r3, [r3, #24]
 8005138:	009b      	lsls	r3, r3, #2
 800513a:	693a      	ldr	r2, [r7, #16]
 800513c:	4313      	orrs	r3, r2
 800513e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	693a      	ldr	r2, [r7, #16]
 8005144:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	68fa      	ldr	r2, [r7, #12]
 800514a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	685a      	ldr	r2, [r3, #4]
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	697a      	ldr	r2, [r7, #20]
 8005158:	621a      	str	r2, [r3, #32]
}
 800515a:	bf00      	nop
 800515c:	371c      	adds	r7, #28
 800515e:	46bd      	mov	sp, r7
 8005160:	bc80      	pop	{r7}
 8005162:	4770      	bx	lr
 8005164:	40012c00 	.word	0x40012c00

08005168 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005168:	b480      	push	{r7}
 800516a:	b087      	sub	sp, #28
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
 8005170:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6a1b      	ldr	r3, [r3, #32]
 8005176:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6a1b      	ldr	r3, [r3, #32]
 800517c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	685b      	ldr	r3, [r3, #4]
 8005188:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	69db      	ldr	r3, [r3, #28]
 800518e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005196:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	f023 0303 	bic.w	r3, r3, #3
 800519e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	68fa      	ldr	r2, [r7, #12]
 80051a6:	4313      	orrs	r3, r2
 80051a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80051b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	689b      	ldr	r3, [r3, #8]
 80051b6:	021b      	lsls	r3, r3, #8
 80051b8:	697a      	ldr	r2, [r7, #20]
 80051ba:	4313      	orrs	r3, r2
 80051bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	4a1d      	ldr	r2, [pc, #116]	; (8005238 <TIM_OC3_SetConfig+0xd0>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d10d      	bne.n	80051e2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80051c6:	697b      	ldr	r3, [r7, #20]
 80051c8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80051cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	021b      	lsls	r3, r3, #8
 80051d4:	697a      	ldr	r2, [r7, #20]
 80051d6:	4313      	orrs	r3, r2
 80051d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80051da:	697b      	ldr	r3, [r7, #20]
 80051dc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80051e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	4a14      	ldr	r2, [pc, #80]	; (8005238 <TIM_OC3_SetConfig+0xd0>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d113      	bne.n	8005212 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80051ea:	693b      	ldr	r3, [r7, #16]
 80051ec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80051f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80051f2:	693b      	ldr	r3, [r7, #16]
 80051f4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80051f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	695b      	ldr	r3, [r3, #20]
 80051fe:	011b      	lsls	r3, r3, #4
 8005200:	693a      	ldr	r2, [r7, #16]
 8005202:	4313      	orrs	r3, r2
 8005204:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	699b      	ldr	r3, [r3, #24]
 800520a:	011b      	lsls	r3, r3, #4
 800520c:	693a      	ldr	r2, [r7, #16]
 800520e:	4313      	orrs	r3, r2
 8005210:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	693a      	ldr	r2, [r7, #16]
 8005216:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	68fa      	ldr	r2, [r7, #12]
 800521c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	685a      	ldr	r2, [r3, #4]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	697a      	ldr	r2, [r7, #20]
 800522a:	621a      	str	r2, [r3, #32]
}
 800522c:	bf00      	nop
 800522e:	371c      	adds	r7, #28
 8005230:	46bd      	mov	sp, r7
 8005232:	bc80      	pop	{r7}
 8005234:	4770      	bx	lr
 8005236:	bf00      	nop
 8005238:	40012c00 	.word	0x40012c00

0800523c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800523c:	b480      	push	{r7}
 800523e:	b087      	sub	sp, #28
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
 8005244:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6a1b      	ldr	r3, [r3, #32]
 800524a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6a1b      	ldr	r3, [r3, #32]
 8005250:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	685b      	ldr	r3, [r3, #4]
 800525c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	69db      	ldr	r3, [r3, #28]
 8005262:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800526a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005272:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	021b      	lsls	r3, r3, #8
 800527a:	68fa      	ldr	r2, [r7, #12]
 800527c:	4313      	orrs	r3, r2
 800527e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005280:	693b      	ldr	r3, [r7, #16]
 8005282:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005286:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	689b      	ldr	r3, [r3, #8]
 800528c:	031b      	lsls	r3, r3, #12
 800528e:	693a      	ldr	r2, [r7, #16]
 8005290:	4313      	orrs	r3, r2
 8005292:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	4a0f      	ldr	r2, [pc, #60]	; (80052d4 <TIM_OC4_SetConfig+0x98>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d109      	bne.n	80052b0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800529c:	697b      	ldr	r3, [r7, #20]
 800529e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80052a2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	695b      	ldr	r3, [r3, #20]
 80052a8:	019b      	lsls	r3, r3, #6
 80052aa:	697a      	ldr	r2, [r7, #20]
 80052ac:	4313      	orrs	r3, r2
 80052ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	697a      	ldr	r2, [r7, #20]
 80052b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	68fa      	ldr	r2, [r7, #12]
 80052ba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	685a      	ldr	r2, [r3, #4]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	693a      	ldr	r2, [r7, #16]
 80052c8:	621a      	str	r2, [r3, #32]
}
 80052ca:	bf00      	nop
 80052cc:	371c      	adds	r7, #28
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bc80      	pop	{r7}
 80052d2:	4770      	bx	lr
 80052d4:	40012c00 	.word	0x40012c00

080052d8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80052d8:	b480      	push	{r7}
 80052da:	b087      	sub	sp, #28
 80052dc:	af00      	add	r7, sp, #0
 80052de:	60f8      	str	r0, [r7, #12]
 80052e0:	60b9      	str	r1, [r7, #8]
 80052e2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	f003 031f 	and.w	r3, r3, #31
 80052ea:	2201      	movs	r2, #1
 80052ec:	fa02 f303 	lsl.w	r3, r2, r3
 80052f0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	6a1a      	ldr	r2, [r3, #32]
 80052f6:	697b      	ldr	r3, [r7, #20]
 80052f8:	43db      	mvns	r3, r3
 80052fa:	401a      	ands	r2, r3
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	6a1a      	ldr	r2, [r3, #32]
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	f003 031f 	and.w	r3, r3, #31
 800530a:	6879      	ldr	r1, [r7, #4]
 800530c:	fa01 f303 	lsl.w	r3, r1, r3
 8005310:	431a      	orrs	r2, r3
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	621a      	str	r2, [r3, #32]
}
 8005316:	bf00      	nop
 8005318:	371c      	adds	r7, #28
 800531a:	46bd      	mov	sp, r7
 800531c:	bc80      	pop	{r7}
 800531e:	4770      	bx	lr

08005320 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005320:	b480      	push	{r7}
 8005322:	b085      	sub	sp, #20
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
 8005328:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005330:	2b01      	cmp	r3, #1
 8005332:	d101      	bne.n	8005338 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005334:	2302      	movs	r3, #2
 8005336:	e046      	b.n	80053c6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2201      	movs	r2, #1
 800533c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2202      	movs	r2, #2
 8005344:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	685b      	ldr	r3, [r3, #4]
 800534e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	689b      	ldr	r3, [r3, #8]
 8005356:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800535e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	68fa      	ldr	r2, [r7, #12]
 8005366:	4313      	orrs	r3, r2
 8005368:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	68fa      	ldr	r2, [r7, #12]
 8005370:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	4a16      	ldr	r2, [pc, #88]	; (80053d0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d00e      	beq.n	800539a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005384:	d009      	beq.n	800539a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4a12      	ldr	r2, [pc, #72]	; (80053d4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800538c:	4293      	cmp	r3, r2
 800538e:	d004      	beq.n	800539a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	4a10      	ldr	r2, [pc, #64]	; (80053d8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d10c      	bne.n	80053b4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800539a:	68bb      	ldr	r3, [r7, #8]
 800539c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80053a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	68ba      	ldr	r2, [r7, #8]
 80053a8:	4313      	orrs	r3, r2
 80053aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	68ba      	ldr	r2, [r7, #8]
 80053b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2201      	movs	r2, #1
 80053b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2200      	movs	r2, #0
 80053c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80053c4:	2300      	movs	r3, #0
}
 80053c6:	4618      	mov	r0, r3
 80053c8:	3714      	adds	r7, #20
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bc80      	pop	{r7}
 80053ce:	4770      	bx	lr
 80053d0:	40012c00 	.word	0x40012c00
 80053d4:	40000400 	.word	0x40000400
 80053d8:	40000800 	.word	0x40000800

080053dc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80053dc:	b480      	push	{r7}
 80053de:	b085      	sub	sp, #20
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
 80053e4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80053e6:	2300      	movs	r3, #0
 80053e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053f0:	2b01      	cmp	r3, #1
 80053f2:	d101      	bne.n	80053f8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80053f4:	2302      	movs	r3, #2
 80053f6:	e03d      	b.n	8005474 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2201      	movs	r2, #1
 80053fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	68db      	ldr	r3, [r3, #12]
 800540a:	4313      	orrs	r3, r2
 800540c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	689b      	ldr	r3, [r3, #8]
 8005418:	4313      	orrs	r3, r2
 800541a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	685b      	ldr	r3, [r3, #4]
 8005426:	4313      	orrs	r3, r2
 8005428:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4313      	orrs	r3, r2
 8005436:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	691b      	ldr	r3, [r3, #16]
 8005442:	4313      	orrs	r3, r2
 8005444:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	695b      	ldr	r3, [r3, #20]
 8005450:	4313      	orrs	r3, r2
 8005452:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	69db      	ldr	r3, [r3, #28]
 800545e:	4313      	orrs	r3, r2
 8005460:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	68fa      	ldr	r2, [r7, #12]
 8005468:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2200      	movs	r2, #0
 800546e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005472:	2300      	movs	r3, #0
}
 8005474:	4618      	mov	r0, r3
 8005476:	3714      	adds	r7, #20
 8005478:	46bd      	mov	sp, r7
 800547a:	bc80      	pop	{r7}
 800547c:	4770      	bx	lr

0800547e <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800547e:	b480      	push	{r7}
 8005480:	b083      	sub	sp, #12
 8005482:	af00      	add	r7, sp, #0
 8005484:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005486:	bf00      	nop
 8005488:	370c      	adds	r7, #12
 800548a:	46bd      	mov	sp, r7
 800548c:	bc80      	pop	{r7}
 800548e:	4770      	bx	lr

08005490 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005490:	b480      	push	{r7}
 8005492:	b083      	sub	sp, #12
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005498:	bf00      	nop
 800549a:	370c      	adds	r7, #12
 800549c:	46bd      	mov	sp, r7
 800549e:	bc80      	pop	{r7}
 80054a0:	4770      	bx	lr

080054a2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80054a2:	b580      	push	{r7, lr}
 80054a4:	b082      	sub	sp, #8
 80054a6:	af00      	add	r7, sp, #0
 80054a8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d101      	bne.n	80054b4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80054b0:	2301      	movs	r3, #1
 80054b2:	e042      	b.n	800553a <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80054ba:	b2db      	uxtb	r3, r3
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d106      	bne.n	80054ce <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2200      	movs	r2, #0
 80054c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80054c8:	6878      	ldr	r0, [r7, #4]
 80054ca:	f7fc fa5d 	bl	8001988 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2224      	movs	r2, #36	; 0x24
 80054d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	68da      	ldr	r2, [r3, #12]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80054e4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80054e6:	6878      	ldr	r0, [r7, #4]
 80054e8:	f000 f91c 	bl	8005724 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	691a      	ldr	r2, [r3, #16]
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80054fa:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	695a      	ldr	r2, [r3, #20]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800550a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	68da      	ldr	r2, [r3, #12]
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800551a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2200      	movs	r2, #0
 8005520:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2220      	movs	r2, #32
 8005526:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2220      	movs	r2, #32
 800552e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2200      	movs	r2, #0
 8005536:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005538:	2300      	movs	r3, #0
}
 800553a:	4618      	mov	r0, r3
 800553c:	3708      	adds	r7, #8
 800553e:	46bd      	mov	sp, r7
 8005540:	bd80      	pop	{r7, pc}

08005542 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005542:	b580      	push	{r7, lr}
 8005544:	b08a      	sub	sp, #40	; 0x28
 8005546:	af02      	add	r7, sp, #8
 8005548:	60f8      	str	r0, [r7, #12]
 800554a:	60b9      	str	r1, [r7, #8]
 800554c:	603b      	str	r3, [r7, #0]
 800554e:	4613      	mov	r3, r2
 8005550:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005552:	2300      	movs	r3, #0
 8005554:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800555c:	b2db      	uxtb	r3, r3
 800555e:	2b20      	cmp	r3, #32
 8005560:	d16d      	bne.n	800563e <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8005562:	68bb      	ldr	r3, [r7, #8]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d002      	beq.n	800556e <HAL_UART_Transmit+0x2c>
 8005568:	88fb      	ldrh	r3, [r7, #6]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d101      	bne.n	8005572 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800556e:	2301      	movs	r3, #1
 8005570:	e066      	b.n	8005640 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	2200      	movs	r2, #0
 8005576:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2221      	movs	r2, #33	; 0x21
 800557c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005580:	f7fc fbc2 	bl	8001d08 <HAL_GetTick>
 8005584:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	88fa      	ldrh	r2, [r7, #6]
 800558a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	88fa      	ldrh	r2, [r7, #6]
 8005590:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	689b      	ldr	r3, [r3, #8]
 8005596:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800559a:	d108      	bne.n	80055ae <HAL_UART_Transmit+0x6c>
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	691b      	ldr	r3, [r3, #16]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d104      	bne.n	80055ae <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80055a4:	2300      	movs	r3, #0
 80055a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80055a8:	68bb      	ldr	r3, [r7, #8]
 80055aa:	61bb      	str	r3, [r7, #24]
 80055ac:	e003      	b.n	80055b6 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80055b2:	2300      	movs	r3, #0
 80055b4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80055b6:	e02a      	b.n	800560e <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	9300      	str	r3, [sp, #0]
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	2200      	movs	r2, #0
 80055c0:	2180      	movs	r1, #128	; 0x80
 80055c2:	68f8      	ldr	r0, [r7, #12]
 80055c4:	f000 f840 	bl	8005648 <UART_WaitOnFlagUntilTimeout>
 80055c8:	4603      	mov	r3, r0
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d001      	beq.n	80055d2 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80055ce:	2303      	movs	r3, #3
 80055d0:	e036      	b.n	8005640 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80055d2:	69fb      	ldr	r3, [r7, #28]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d10b      	bne.n	80055f0 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80055d8:	69bb      	ldr	r3, [r7, #24]
 80055da:	881b      	ldrh	r3, [r3, #0]
 80055dc:	461a      	mov	r2, r3
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80055e6:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80055e8:	69bb      	ldr	r3, [r7, #24]
 80055ea:	3302      	adds	r3, #2
 80055ec:	61bb      	str	r3, [r7, #24]
 80055ee:	e007      	b.n	8005600 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80055f0:	69fb      	ldr	r3, [r7, #28]
 80055f2:	781a      	ldrb	r2, [r3, #0]
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80055fa:	69fb      	ldr	r3, [r7, #28]
 80055fc:	3301      	adds	r3, #1
 80055fe:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005604:	b29b      	uxth	r3, r3
 8005606:	3b01      	subs	r3, #1
 8005608:	b29a      	uxth	r2, r3
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005612:	b29b      	uxth	r3, r3
 8005614:	2b00      	cmp	r3, #0
 8005616:	d1cf      	bne.n	80055b8 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	9300      	str	r3, [sp, #0]
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	2200      	movs	r2, #0
 8005620:	2140      	movs	r1, #64	; 0x40
 8005622:	68f8      	ldr	r0, [r7, #12]
 8005624:	f000 f810 	bl	8005648 <UART_WaitOnFlagUntilTimeout>
 8005628:	4603      	mov	r3, r0
 800562a:	2b00      	cmp	r3, #0
 800562c:	d001      	beq.n	8005632 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 800562e:	2303      	movs	r3, #3
 8005630:	e006      	b.n	8005640 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	2220      	movs	r2, #32
 8005636:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 800563a:	2300      	movs	r3, #0
 800563c:	e000      	b.n	8005640 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800563e:	2302      	movs	r3, #2
  }
}
 8005640:	4618      	mov	r0, r3
 8005642:	3720      	adds	r7, #32
 8005644:	46bd      	mov	sp, r7
 8005646:	bd80      	pop	{r7, pc}

08005648 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b090      	sub	sp, #64	; 0x40
 800564c:	af00      	add	r7, sp, #0
 800564e:	60f8      	str	r0, [r7, #12]
 8005650:	60b9      	str	r1, [r7, #8]
 8005652:	603b      	str	r3, [r7, #0]
 8005654:	4613      	mov	r3, r2
 8005656:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005658:	e050      	b.n	80056fc <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800565a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800565c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005660:	d04c      	beq.n	80056fc <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005662:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005664:	2b00      	cmp	r3, #0
 8005666:	d007      	beq.n	8005678 <UART_WaitOnFlagUntilTimeout+0x30>
 8005668:	f7fc fb4e 	bl	8001d08 <HAL_GetTick>
 800566c:	4602      	mov	r2, r0
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	1ad3      	subs	r3, r2, r3
 8005672:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005674:	429a      	cmp	r2, r3
 8005676:	d241      	bcs.n	80056fc <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	330c      	adds	r3, #12
 800567e:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005682:	e853 3f00 	ldrex	r3, [r3]
 8005686:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800568a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800568e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	330c      	adds	r3, #12
 8005696:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005698:	637a      	str	r2, [r7, #52]	; 0x34
 800569a:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800569c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800569e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80056a0:	e841 2300 	strex	r3, r2, [r1]
 80056a4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80056a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d1e5      	bne.n	8005678 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	3314      	adds	r3, #20
 80056b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056b4:	697b      	ldr	r3, [r7, #20]
 80056b6:	e853 3f00 	ldrex	r3, [r3]
 80056ba:	613b      	str	r3, [r7, #16]
   return(result);
 80056bc:	693b      	ldr	r3, [r7, #16]
 80056be:	f023 0301 	bic.w	r3, r3, #1
 80056c2:	63bb      	str	r3, [r7, #56]	; 0x38
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	3314      	adds	r3, #20
 80056ca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80056cc:	623a      	str	r2, [r7, #32]
 80056ce:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056d0:	69f9      	ldr	r1, [r7, #28]
 80056d2:	6a3a      	ldr	r2, [r7, #32]
 80056d4:	e841 2300 	strex	r3, r2, [r1]
 80056d8:	61bb      	str	r3, [r7, #24]
   return(result);
 80056da:	69bb      	ldr	r3, [r7, #24]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d1e5      	bne.n	80056ac <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	2220      	movs	r2, #32
 80056e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	2220      	movs	r2, #32
 80056ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2200      	movs	r2, #0
 80056f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80056f8:	2303      	movs	r3, #3
 80056fa:	e00f      	b.n	800571c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	681a      	ldr	r2, [r3, #0]
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	4013      	ands	r3, r2
 8005706:	68ba      	ldr	r2, [r7, #8]
 8005708:	429a      	cmp	r2, r3
 800570a:	bf0c      	ite	eq
 800570c:	2301      	moveq	r3, #1
 800570e:	2300      	movne	r3, #0
 8005710:	b2db      	uxtb	r3, r3
 8005712:	461a      	mov	r2, r3
 8005714:	79fb      	ldrb	r3, [r7, #7]
 8005716:	429a      	cmp	r2, r3
 8005718:	d09f      	beq.n	800565a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800571a:	2300      	movs	r3, #0
}
 800571c:	4618      	mov	r0, r3
 800571e:	3740      	adds	r7, #64	; 0x40
 8005720:	46bd      	mov	sp, r7
 8005722:	bd80      	pop	{r7, pc}

08005724 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b084      	sub	sp, #16
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	691b      	ldr	r3, [r3, #16]
 8005732:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	68da      	ldr	r2, [r3, #12]
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	430a      	orrs	r2, r1
 8005740:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	689a      	ldr	r2, [r3, #8]
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	691b      	ldr	r3, [r3, #16]
 800574a:	431a      	orrs	r2, r3
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	695b      	ldr	r3, [r3, #20]
 8005750:	4313      	orrs	r3, r2
 8005752:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	68db      	ldr	r3, [r3, #12]
 800575a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800575e:	f023 030c 	bic.w	r3, r3, #12
 8005762:	687a      	ldr	r2, [r7, #4]
 8005764:	6812      	ldr	r2, [r2, #0]
 8005766:	68b9      	ldr	r1, [r7, #8]
 8005768:	430b      	orrs	r3, r1
 800576a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	695b      	ldr	r3, [r3, #20]
 8005772:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	699a      	ldr	r2, [r3, #24]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	430a      	orrs	r2, r1
 8005780:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	4a2c      	ldr	r2, [pc, #176]	; (8005838 <UART_SetConfig+0x114>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d103      	bne.n	8005794 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800578c:	f7fe f9cc 	bl	8003b28 <HAL_RCC_GetPCLK2Freq>
 8005790:	60f8      	str	r0, [r7, #12]
 8005792:	e002      	b.n	800579a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005794:	f7fe f9b4 	bl	8003b00 <HAL_RCC_GetPCLK1Freq>
 8005798:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800579a:	68fa      	ldr	r2, [r7, #12]
 800579c:	4613      	mov	r3, r2
 800579e:	009b      	lsls	r3, r3, #2
 80057a0:	4413      	add	r3, r2
 80057a2:	009a      	lsls	r2, r3, #2
 80057a4:	441a      	add	r2, r3
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	685b      	ldr	r3, [r3, #4]
 80057aa:	009b      	lsls	r3, r3, #2
 80057ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80057b0:	4a22      	ldr	r2, [pc, #136]	; (800583c <UART_SetConfig+0x118>)
 80057b2:	fba2 2303 	umull	r2, r3, r2, r3
 80057b6:	095b      	lsrs	r3, r3, #5
 80057b8:	0119      	lsls	r1, r3, #4
 80057ba:	68fa      	ldr	r2, [r7, #12]
 80057bc:	4613      	mov	r3, r2
 80057be:	009b      	lsls	r3, r3, #2
 80057c0:	4413      	add	r3, r2
 80057c2:	009a      	lsls	r2, r3, #2
 80057c4:	441a      	add	r2, r3
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	009b      	lsls	r3, r3, #2
 80057cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80057d0:	4b1a      	ldr	r3, [pc, #104]	; (800583c <UART_SetConfig+0x118>)
 80057d2:	fba3 0302 	umull	r0, r3, r3, r2
 80057d6:	095b      	lsrs	r3, r3, #5
 80057d8:	2064      	movs	r0, #100	; 0x64
 80057da:	fb00 f303 	mul.w	r3, r0, r3
 80057de:	1ad3      	subs	r3, r2, r3
 80057e0:	011b      	lsls	r3, r3, #4
 80057e2:	3332      	adds	r3, #50	; 0x32
 80057e4:	4a15      	ldr	r2, [pc, #84]	; (800583c <UART_SetConfig+0x118>)
 80057e6:	fba2 2303 	umull	r2, r3, r2, r3
 80057ea:	095b      	lsrs	r3, r3, #5
 80057ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80057f0:	4419      	add	r1, r3
 80057f2:	68fa      	ldr	r2, [r7, #12]
 80057f4:	4613      	mov	r3, r2
 80057f6:	009b      	lsls	r3, r3, #2
 80057f8:	4413      	add	r3, r2
 80057fa:	009a      	lsls	r2, r3, #2
 80057fc:	441a      	add	r2, r3
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	009b      	lsls	r3, r3, #2
 8005804:	fbb2 f2f3 	udiv	r2, r2, r3
 8005808:	4b0c      	ldr	r3, [pc, #48]	; (800583c <UART_SetConfig+0x118>)
 800580a:	fba3 0302 	umull	r0, r3, r3, r2
 800580e:	095b      	lsrs	r3, r3, #5
 8005810:	2064      	movs	r0, #100	; 0x64
 8005812:	fb00 f303 	mul.w	r3, r0, r3
 8005816:	1ad3      	subs	r3, r2, r3
 8005818:	011b      	lsls	r3, r3, #4
 800581a:	3332      	adds	r3, #50	; 0x32
 800581c:	4a07      	ldr	r2, [pc, #28]	; (800583c <UART_SetConfig+0x118>)
 800581e:	fba2 2303 	umull	r2, r3, r2, r3
 8005822:	095b      	lsrs	r3, r3, #5
 8005824:	f003 020f 	and.w	r2, r3, #15
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	440a      	add	r2, r1
 800582e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005830:	bf00      	nop
 8005832:	3710      	adds	r7, #16
 8005834:	46bd      	mov	sp, r7
 8005836:	bd80      	pop	{r7, pc}
 8005838:	40013800 	.word	0x40013800
 800583c:	51eb851f 	.word	0x51eb851f

08005840 <Self_test_mpu6050>:
#include "mpu6050_driver.h"
#define DEBUG_mpu 0
extern UART_HandleTypeDef huart2;
extern TIM_HandleTypeDef htim3;

void Self_test_mpu6050(I2C_HandleTypeDef *hi2c) {
 8005840:	b580      	push	{r7, lr}
 8005842:	b092      	sub	sp, #72	; 0x48
 8005844:	af04      	add	r7, sp, #16
 8005846:	6078      	str	r0, [r7, #4]

	 uint8_t data[4] = {0} ;
 8005848:	2300      	movs	r3, #0
 800584a:	62fb      	str	r3, [r7, #44]	; 0x2c
	 uint8_t  Gyro_ST[3] = {0};
 800584c:	4bc8      	ldr	r3, [pc, #800]	; (8005b70 <Self_test_mpu6050+0x330>)
 800584e:	881b      	ldrh	r3, [r3, #0]
 8005850:	853b      	strh	r3, [r7, #40]	; 0x28
 8005852:	2300      	movs	r3, #0
 8005854:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	 uint8_t  ACCL_ST[3] = {0} ;
 8005858:	4bc5      	ldr	r3, [pc, #788]	; (8005b70 <Self_test_mpu6050+0x330>)
 800585a:	881b      	ldrh	r3, [r3, #0]
 800585c:	84bb      	strh	r3, [r7, #36]	; 0x24
 800585e:	2300      	movs	r3, #0
 8005860:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	 float Gyro_FT[3] = {0} ;
 8005864:	f107 0318 	add.w	r3, r7, #24
 8005868:	2200      	movs	r2, #0
 800586a:	601a      	str	r2, [r3, #0]
 800586c:	605a      	str	r2, [r3, #4]
 800586e:	609a      	str	r2, [r3, #8]
	 float Accl_FT[3] = {0} ;
 8005870:	f107 030c 	add.w	r3, r7, #12
 8005874:	2200      	movs	r2, #0
 8005876:	601a      	str	r2, [r3, #0]
 8005878:	605a      	str	r2, [r3, #4]
 800587a:	609a      	str	r2, [r3, #8]

	 // begin test
	 data[0] = 0xE0;
 800587c:	23e0      	movs	r3, #224	; 0xe0
 800587e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	 HAL_I2C_Mem_Write(hi2c, MPU_ADDR, GYRO_CONFIG, 1,&data[0] , 1, HAL_MAX_DELAY); // enable gyro self test
 8005882:	f04f 33ff 	mov.w	r3, #4294967295
 8005886:	9302      	str	r3, [sp, #8]
 8005888:	2301      	movs	r3, #1
 800588a:	9301      	str	r3, [sp, #4]
 800588c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005890:	9300      	str	r3, [sp, #0]
 8005892:	2301      	movs	r3, #1
 8005894:	221b      	movs	r2, #27
 8005896:	21d0      	movs	r1, #208	; 0xd0
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	f7fc fe51 	bl	8002540 <HAL_I2C_Mem_Write>
	 data[0] = 0xF0 ;
 800589e:	23f0      	movs	r3, #240	; 0xf0
 80058a0:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	 HAL_I2C_Mem_Write(hi2c, MPU_ADDR, ACCEL_CONFIG, 1,&data[0] , 1, HAL_MAX_DELAY); // enable accel self test
 80058a4:	f04f 33ff 	mov.w	r3, #4294967295
 80058a8:	9302      	str	r3, [sp, #8]
 80058aa:	2301      	movs	r3, #1
 80058ac:	9301      	str	r3, [sp, #4]
 80058ae:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80058b2:	9300      	str	r3, [sp, #0]
 80058b4:	2301      	movs	r3, #1
 80058b6:	221c      	movs	r2, #28
 80058b8:	21d0      	movs	r1, #208	; 0xd0
 80058ba:	6878      	ldr	r0, [r7, #4]
 80058bc:	f7fc fe40 	bl	8002540 <HAL_I2C_Mem_Write>
	 HAL_Delay(150) ;
 80058c0:	2096      	movs	r0, #150	; 0x96
 80058c2:	f7fc fa2b 	bl	8001d1c <HAL_Delay>
	 HAL_I2C_Mem_Read(hi2c, MPU_ADDR, SELF_TEST_X, 1, &data[0], 1, HAL_MAX_DELAY) ;
 80058c6:	f04f 33ff 	mov.w	r3, #4294967295
 80058ca:	9302      	str	r3, [sp, #8]
 80058cc:	2301      	movs	r3, #1
 80058ce:	9301      	str	r3, [sp, #4]
 80058d0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80058d4:	9300      	str	r3, [sp, #0]
 80058d6:	2301      	movs	r3, #1
 80058d8:	220d      	movs	r2, #13
 80058da:	21d0      	movs	r1, #208	; 0xd0
 80058dc:	6878      	ldr	r0, [r7, #4]
 80058de:	f7fc ff29 	bl	8002734 <HAL_I2C_Mem_Read>
	 HAL_I2C_Mem_Read(hi2c, MPU_ADDR, SELF_TEST_Y, 1, &data[1], 1, HAL_MAX_DELAY) ;
 80058e2:	f04f 33ff 	mov.w	r3, #4294967295
 80058e6:	9302      	str	r3, [sp, #8]
 80058e8:	2301      	movs	r3, #1
 80058ea:	9301      	str	r3, [sp, #4]
 80058ec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80058f0:	3301      	adds	r3, #1
 80058f2:	9300      	str	r3, [sp, #0]
 80058f4:	2301      	movs	r3, #1
 80058f6:	220e      	movs	r2, #14
 80058f8:	21d0      	movs	r1, #208	; 0xd0
 80058fa:	6878      	ldr	r0, [r7, #4]
 80058fc:	f7fc ff1a 	bl	8002734 <HAL_I2C_Mem_Read>
	 HAL_I2C_Mem_Read(hi2c, MPU_ADDR, SELF_TEST_Z, 1, &data[2], 1, HAL_MAX_DELAY) ;
 8005900:	f04f 33ff 	mov.w	r3, #4294967295
 8005904:	9302      	str	r3, [sp, #8]
 8005906:	2301      	movs	r3, #1
 8005908:	9301      	str	r3, [sp, #4]
 800590a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800590e:	3302      	adds	r3, #2
 8005910:	9300      	str	r3, [sp, #0]
 8005912:	2301      	movs	r3, #1
 8005914:	220f      	movs	r2, #15
 8005916:	21d0      	movs	r1, #208	; 0xd0
 8005918:	6878      	ldr	r0, [r7, #4]
 800591a:	f7fc ff0b 	bl	8002734 <HAL_I2C_Mem_Read>
	 HAL_I2C_Mem_Read(hi2c, MPU_ADDR, SELF_TEST_A, 1, &data[3], 1, HAL_MAX_DELAY) ;
 800591e:	f04f 33ff 	mov.w	r3, #4294967295
 8005922:	9302      	str	r3, [sp, #8]
 8005924:	2301      	movs	r3, #1
 8005926:	9301      	str	r3, [sp, #4]
 8005928:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800592c:	3303      	adds	r3, #3
 800592e:	9300      	str	r3, [sp, #0]
 8005930:	2301      	movs	r3, #1
 8005932:	2210      	movs	r2, #16
 8005934:	21d0      	movs	r1, #208	; 0xd0
 8005936:	6878      	ldr	r0, [r7, #4]
 8005938:	f7fc fefc 	bl	8002734 <HAL_I2C_Mem_Read>

	 Gyro_ST[0] = (data[0] & 0x1F) ;	// X
 800593c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005940:	f003 031f 	and.w	r3, r3, #31
 8005944:	b2db      	uxtb	r3, r3
 8005946:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	 Gyro_ST[1] = (data[1] & 0x1F) ;	// Y
 800594a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800594e:	f003 031f 	and.w	r3, r3, #31
 8005952:	b2db      	uxtb	r3, r3
 8005954:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	 Gyro_ST[2] = (data[2] & 0x1F) ;	// Z
 8005958:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800595c:	f003 031f 	and.w	r3, r3, #31
 8005960:	b2db      	uxtb	r3, r3
 8005962:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a

	 ACCL_ST[0] = (((data[0] &  0xE0 ) >> 3) | ((data[3] & 0x30 ) >> 4));	//X
 8005966:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800596a:	10db      	asrs	r3, r3, #3
 800596c:	b25b      	sxtb	r3, r3
 800596e:	f003 031c 	and.w	r3, r3, #28
 8005972:	b25a      	sxtb	r2, r3
 8005974:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005978:	111b      	asrs	r3, r3, #4
 800597a:	b25b      	sxtb	r3, r3
 800597c:	f003 0303 	and.w	r3, r3, #3
 8005980:	b25b      	sxtb	r3, r3
 8005982:	4313      	orrs	r3, r2
 8005984:	b25b      	sxtb	r3, r3
 8005986:	b2db      	uxtb	r3, r3
 8005988:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	 ACCL_ST[1] = (((data[1] &  0xE0 ) >> 3) | ((data[3] & 0x0C ) >> 2));	//Y
 800598c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8005990:	10db      	asrs	r3, r3, #3
 8005992:	b25b      	sxtb	r3, r3
 8005994:	f003 031c 	and.w	r3, r3, #28
 8005998:	b25a      	sxtb	r2, r3
 800599a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800599e:	109b      	asrs	r3, r3, #2
 80059a0:	b25b      	sxtb	r3, r3
 80059a2:	f003 0303 	and.w	r3, r3, #3
 80059a6:	b25b      	sxtb	r3, r3
 80059a8:	4313      	orrs	r3, r2
 80059aa:	b25b      	sxtb	r3, r3
 80059ac:	b2db      	uxtb	r3, r3
 80059ae:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	 ACCL_ST[2] = (((data[2] &  0xE0 ) >> 3) | ((data[3] & 0x03 ) >> 0)); //Z
 80059b2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80059b6:	10db      	asrs	r3, r3, #3
 80059b8:	b25b      	sxtb	r3, r3
 80059ba:	f003 031c 	and.w	r3, r3, #28
 80059be:	b25a      	sxtb	r2, r3
 80059c0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80059c4:	b25b      	sxtb	r3, r3
 80059c6:	f003 0303 	and.w	r3, r3, #3
 80059ca:	b25b      	sxtb	r3, r3
 80059cc:	4313      	orrs	r3, r2
 80059ce:	b25b      	sxtb	r3, r3
 80059d0:	b2db      	uxtb	r3, r3
 80059d2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	printf("ACC_ST[0] %u \n" , ACCL_ST[0]) ;
	printf("ACC_ST[1] %u \n" , ACCL_ST[1]) ;
	printf("ACC_ST[2] %u \n" , ACCL_ST[3]) ;
#endif

	Gyro_FT[0] = 25.0*131.0*(powf(1.406,Gyro_ST[0]) - 1.0) ;
 80059d6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80059da:	4618      	mov	r0, r3
 80059dc:	f7fb f95a 	bl	8000c94 <__aeabi_ui2f>
 80059e0:	4603      	mov	r3, r0
 80059e2:	4619      	mov	r1, r3
 80059e4:	4863      	ldr	r0, [pc, #396]	; (8005b74 <Self_test_mpu6050+0x334>)
 80059e6:	f003 fd41 	bl	800946c <powf>
 80059ea:	4603      	mov	r3, r0
 80059ec:	4618      	mov	r0, r3
 80059ee:	f7fa fd1b 	bl	8000428 <__aeabi_f2d>
 80059f2:	f04f 0200 	mov.w	r2, #0
 80059f6:	4b60      	ldr	r3, [pc, #384]	; (8005b78 <Self_test_mpu6050+0x338>)
 80059f8:	f7fa fbb6 	bl	8000168 <__aeabi_dsub>
 80059fc:	4602      	mov	r2, r0
 80059fe:	460b      	mov	r3, r1
 8005a00:	4610      	mov	r0, r2
 8005a02:	4619      	mov	r1, r3
 8005a04:	a354      	add	r3, pc, #336	; (adr r3, 8005b58 <Self_test_mpu6050+0x318>)
 8005a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a0a:	f7fa fd65 	bl	80004d8 <__aeabi_dmul>
 8005a0e:	4602      	mov	r2, r0
 8005a10:	460b      	mov	r3, r1
 8005a12:	4610      	mov	r0, r2
 8005a14:	4619      	mov	r1, r3
 8005a16:	f7fb f837 	bl	8000a88 <__aeabi_d2f>
 8005a1a:	4603      	mov	r3, r0
 8005a1c:	61bb      	str	r3, [r7, #24]
	Gyro_FT[1] = -25.0*131.0*(powf(1.406,Gyro_ST[1]) - 1.0) ;
 8005a1e:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8005a22:	4618      	mov	r0, r3
 8005a24:	f7fb f936 	bl	8000c94 <__aeabi_ui2f>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	4619      	mov	r1, r3
 8005a2c:	4851      	ldr	r0, [pc, #324]	; (8005b74 <Self_test_mpu6050+0x334>)
 8005a2e:	f003 fd1d 	bl	800946c <powf>
 8005a32:	4603      	mov	r3, r0
 8005a34:	4618      	mov	r0, r3
 8005a36:	f7fa fcf7 	bl	8000428 <__aeabi_f2d>
 8005a3a:	f04f 0200 	mov.w	r2, #0
 8005a3e:	4b4e      	ldr	r3, [pc, #312]	; (8005b78 <Self_test_mpu6050+0x338>)
 8005a40:	f7fa fb92 	bl	8000168 <__aeabi_dsub>
 8005a44:	4602      	mov	r2, r0
 8005a46:	460b      	mov	r3, r1
 8005a48:	4610      	mov	r0, r2
 8005a4a:	4619      	mov	r1, r3
 8005a4c:	a344      	add	r3, pc, #272	; (adr r3, 8005b60 <Self_test_mpu6050+0x320>)
 8005a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a52:	f7fa fd41 	bl	80004d8 <__aeabi_dmul>
 8005a56:	4602      	mov	r2, r0
 8005a58:	460b      	mov	r3, r1
 8005a5a:	4610      	mov	r0, r2
 8005a5c:	4619      	mov	r1, r3
 8005a5e:	f7fb f813 	bl	8000a88 <__aeabi_d2f>
 8005a62:	4603      	mov	r3, r0
 8005a64:	61fb      	str	r3, [r7, #28]
	Gyro_FT[2] = 25.0*131.0*(powf(1.406,Gyro_ST[2]) - 1.0) ;
 8005a66:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	f7fb f912 	bl	8000c94 <__aeabi_ui2f>
 8005a70:	4603      	mov	r3, r0
 8005a72:	4619      	mov	r1, r3
 8005a74:	483f      	ldr	r0, [pc, #252]	; (8005b74 <Self_test_mpu6050+0x334>)
 8005a76:	f003 fcf9 	bl	800946c <powf>
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	f7fa fcd3 	bl	8000428 <__aeabi_f2d>
 8005a82:	f04f 0200 	mov.w	r2, #0
 8005a86:	4b3c      	ldr	r3, [pc, #240]	; (8005b78 <Self_test_mpu6050+0x338>)
 8005a88:	f7fa fb6e 	bl	8000168 <__aeabi_dsub>
 8005a8c:	4602      	mov	r2, r0
 8005a8e:	460b      	mov	r3, r1
 8005a90:	4610      	mov	r0, r2
 8005a92:	4619      	mov	r1, r3
 8005a94:	a330      	add	r3, pc, #192	; (adr r3, 8005b58 <Self_test_mpu6050+0x318>)
 8005a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a9a:	f7fa fd1d 	bl	80004d8 <__aeabi_dmul>
 8005a9e:	4602      	mov	r2, r0
 8005aa0:	460b      	mov	r3, r1
 8005aa2:	4610      	mov	r0, r2
 8005aa4:	4619      	mov	r1, r3
 8005aa6:	f7fa ffef 	bl	8000a88 <__aeabi_d2f>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	623b      	str	r3, [r7, #32]

	Accl_FT[0] = 4096.0*0.34*(powf((0.92/0.34) ,
							  ((ACCL_ST[0] - 1.0)/(30)))); ;
 8005aae:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	f7fa fca6 	bl	8000404 <__aeabi_i2d>
 8005ab8:	f04f 0200 	mov.w	r2, #0
 8005abc:	4b2e      	ldr	r3, [pc, #184]	; (8005b78 <Self_test_mpu6050+0x338>)
 8005abe:	f7fa fb53 	bl	8000168 <__aeabi_dsub>
 8005ac2:	4602      	mov	r2, r0
 8005ac4:	460b      	mov	r3, r1
 8005ac6:	4610      	mov	r0, r2
 8005ac8:	4619      	mov	r1, r3
 8005aca:	f04f 0200 	mov.w	r2, #0
 8005ace:	4b2b      	ldr	r3, [pc, #172]	; (8005b7c <Self_test_mpu6050+0x33c>)
 8005ad0:	f7fa fe2c 	bl	800072c <__aeabi_ddiv>
 8005ad4:	4602      	mov	r2, r0
 8005ad6:	460b      	mov	r3, r1
	Accl_FT[0] = 4096.0*0.34*(powf((0.92/0.34) ,
 8005ad8:	4610      	mov	r0, r2
 8005ada:	4619      	mov	r1, r3
 8005adc:	f7fa ffd4 	bl	8000a88 <__aeabi_d2f>
 8005ae0:	4603      	mov	r3, r0
 8005ae2:	4619      	mov	r1, r3
 8005ae4:	4826      	ldr	r0, [pc, #152]	; (8005b80 <Self_test_mpu6050+0x340>)
 8005ae6:	f003 fcc1 	bl	800946c <powf>
 8005aea:	4603      	mov	r3, r0
 8005aec:	4618      	mov	r0, r3
 8005aee:	f7fa fc9b 	bl	8000428 <__aeabi_f2d>
 8005af2:	a31d      	add	r3, pc, #116	; (adr r3, 8005b68 <Self_test_mpu6050+0x328>)
 8005af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005af8:	f7fa fcee 	bl	80004d8 <__aeabi_dmul>
 8005afc:	4602      	mov	r2, r0
 8005afe:	460b      	mov	r3, r1
 8005b00:	4610      	mov	r0, r2
 8005b02:	4619      	mov	r1, r3
 8005b04:	f7fa ffc0 	bl	8000a88 <__aeabi_d2f>
 8005b08:	4603      	mov	r3, r0
 8005b0a:	60fb      	str	r3, [r7, #12]
	Accl_FT[1] = 4096.0*0.34*(powf((0.92/0.34 ),
							  ((ACCL_ST[1] - 1.0)/(30))));
 8005b0c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8005b10:	4618      	mov	r0, r3
 8005b12:	f7fa fc77 	bl	8000404 <__aeabi_i2d>
 8005b16:	f04f 0200 	mov.w	r2, #0
 8005b1a:	4b17      	ldr	r3, [pc, #92]	; (8005b78 <Self_test_mpu6050+0x338>)
 8005b1c:	f7fa fb24 	bl	8000168 <__aeabi_dsub>
 8005b20:	4602      	mov	r2, r0
 8005b22:	460b      	mov	r3, r1
 8005b24:	4610      	mov	r0, r2
 8005b26:	4619      	mov	r1, r3
 8005b28:	f04f 0200 	mov.w	r2, #0
 8005b2c:	4b13      	ldr	r3, [pc, #76]	; (8005b7c <Self_test_mpu6050+0x33c>)
 8005b2e:	f7fa fdfd 	bl	800072c <__aeabi_ddiv>
 8005b32:	4602      	mov	r2, r0
 8005b34:	460b      	mov	r3, r1
	Accl_FT[1] = 4096.0*0.34*(powf((0.92/0.34 ),
 8005b36:	4610      	mov	r0, r2
 8005b38:	4619      	mov	r1, r3
 8005b3a:	f7fa ffa5 	bl	8000a88 <__aeabi_d2f>
 8005b3e:	4603      	mov	r3, r0
 8005b40:	4619      	mov	r1, r3
 8005b42:	480f      	ldr	r0, [pc, #60]	; (8005b80 <Self_test_mpu6050+0x340>)
 8005b44:	f003 fc92 	bl	800946c <powf>
 8005b48:	4603      	mov	r3, r0
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	f7fa fc6c 	bl	8000428 <__aeabi_f2d>
 8005b50:	e018      	b.n	8005b84 <Self_test_mpu6050+0x344>
 8005b52:	bf00      	nop
 8005b54:	f3af 8000 	nop.w
 8005b58:	00000000 	.word	0x00000000
 8005b5c:	40a99600 	.word	0x40a99600
 8005b60:	00000000 	.word	0x00000000
 8005b64:	c0a99600 	.word	0xc0a99600
 8005b68:	5c28f5c3 	.word	0x5c28f5c3
 8005b6c:	4095c28f 	.word	0x4095c28f
 8005b70:	08009db8 	.word	0x08009db8
 8005b74:	3fb3f7cf 	.word	0x3fb3f7cf
 8005b78:	3ff00000 	.word	0x3ff00000
 8005b7c:	403e0000 	.word	0x403e0000
 8005b80:	402d2d2d 	.word	0x402d2d2d
 8005b84:	a366      	add	r3, pc, #408	; (adr r3, 8005d20 <Self_test_mpu6050+0x4e0>)
 8005b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b8a:	f7fa fca5 	bl	80004d8 <__aeabi_dmul>
 8005b8e:	4602      	mov	r2, r0
 8005b90:	460b      	mov	r3, r1
 8005b92:	4610      	mov	r0, r2
 8005b94:	4619      	mov	r1, r3
 8005b96:	f7fa ff77 	bl	8000a88 <__aeabi_d2f>
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	613b      	str	r3, [r7, #16]
	Accl_FT[2] = 4096.0*0.34*(powf((0.92/0.34) ,
							  ((ACCL_ST[2] - 1.0)/(30)))) ;
 8005b9e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	f7fa fc2e 	bl	8000404 <__aeabi_i2d>
 8005ba8:	f04f 0200 	mov.w	r2, #0
 8005bac:	4b5e      	ldr	r3, [pc, #376]	; (8005d28 <Self_test_mpu6050+0x4e8>)
 8005bae:	f7fa fadb 	bl	8000168 <__aeabi_dsub>
 8005bb2:	4602      	mov	r2, r0
 8005bb4:	460b      	mov	r3, r1
 8005bb6:	4610      	mov	r0, r2
 8005bb8:	4619      	mov	r1, r3
 8005bba:	f04f 0200 	mov.w	r2, #0
 8005bbe:	4b5b      	ldr	r3, [pc, #364]	; (8005d2c <Self_test_mpu6050+0x4ec>)
 8005bc0:	f7fa fdb4 	bl	800072c <__aeabi_ddiv>
 8005bc4:	4602      	mov	r2, r0
 8005bc6:	460b      	mov	r3, r1
	Accl_FT[2] = 4096.0*0.34*(powf((0.92/0.34) ,
 8005bc8:	4610      	mov	r0, r2
 8005bca:	4619      	mov	r1, r3
 8005bcc:	f7fa ff5c 	bl	8000a88 <__aeabi_d2f>
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	4619      	mov	r1, r3
 8005bd4:	4856      	ldr	r0, [pc, #344]	; (8005d30 <Self_test_mpu6050+0x4f0>)
 8005bd6:	f003 fc49 	bl	800946c <powf>
 8005bda:	4603      	mov	r3, r0
 8005bdc:	4618      	mov	r0, r3
 8005bde:	f7fa fc23 	bl	8000428 <__aeabi_f2d>
 8005be2:	a34f      	add	r3, pc, #316	; (adr r3, 8005d20 <Self_test_mpu6050+0x4e0>)
 8005be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005be8:	f7fa fc76 	bl	80004d8 <__aeabi_dmul>
 8005bec:	4602      	mov	r2, r0
 8005bee:	460b      	mov	r3, r1
 8005bf0:	4610      	mov	r0, r2
 8005bf2:	4619      	mov	r1, r3
 8005bf4:	f7fa ff48 	bl	8000a88 <__aeabi_d2f>
 8005bf8:	4603      	mov	r3, r0
 8005bfa:	617b      	str	r3, [r7, #20]
	printf("ACC_FT[0] %f \n" , Accl_FT[0]) ;
	printf("ACC_FT[1] %f \n" , Accl_FT[1]) ;
	printf("ACC_FT[2] %f \n" , Accl_FT[3]) ;
#endif

	float temp = 0 ;
 8005bfc:	f04f 0300 	mov.w	r3, #0
 8005c00:	633b      	str	r3, [r7, #48]	; 0x30
	for (uint8_t i = 0; i < 3; i++ ) {
 8005c02:	2300      	movs	r3, #0
 8005c04:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8005c08:	e03a      	b.n	8005c80 <Self_test_mpu6050+0x440>
	temp = (100 + ((( Gyro_ST[i]- Gyro_FT[i] )/ Gyro_FT[i] )*100 ));
 8005c0a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005c0e:	3338      	adds	r3, #56	; 0x38
 8005c10:	443b      	add	r3, r7
 8005c12:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8005c16:	4618      	mov	r0, r3
 8005c18:	f7fb f840 	bl	8000c9c <__aeabi_i2f>
 8005c1c:	4602      	mov	r2, r0
 8005c1e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005c22:	009b      	lsls	r3, r3, #2
 8005c24:	3338      	adds	r3, #56	; 0x38
 8005c26:	443b      	add	r3, r7
 8005c28:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8005c2c:	4619      	mov	r1, r3
 8005c2e:	4610      	mov	r0, r2
 8005c30:	f7fa ff7e 	bl	8000b30 <__aeabi_fsub>
 8005c34:	4603      	mov	r3, r0
 8005c36:	461a      	mov	r2, r3
 8005c38:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005c3c:	009b      	lsls	r3, r3, #2
 8005c3e:	3338      	adds	r3, #56	; 0x38
 8005c40:	443b      	add	r3, r7
 8005c42:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8005c46:	4619      	mov	r1, r3
 8005c48:	4610      	mov	r0, r2
 8005c4a:	f7fb f92f 	bl	8000eac <__aeabi_fdiv>
 8005c4e:	4603      	mov	r3, r0
 8005c50:	4938      	ldr	r1, [pc, #224]	; (8005d34 <Self_test_mpu6050+0x4f4>)
 8005c52:	4618      	mov	r0, r3
 8005c54:	f7fb f876 	bl	8000d44 <__aeabi_fmul>
 8005c58:	4603      	mov	r3, r0
 8005c5a:	4936      	ldr	r1, [pc, #216]	; (8005d34 <Self_test_mpu6050+0x4f4>)
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	f7fa ff69 	bl	8000b34 <__addsf3>
 8005c62:	4603      	mov	r3, r0
 8005c64:	633b      	str	r3, [r7, #48]	; 0x30
	printf("testing result Gyro %f \n", temp) ;
 8005c66:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005c68:	f7fa fbde 	bl	8000428 <__aeabi_f2d>
 8005c6c:	4602      	mov	r2, r0
 8005c6e:	460b      	mov	r3, r1
 8005c70:	4831      	ldr	r0, [pc, #196]	; (8005d38 <Self_test_mpu6050+0x4f8>)
 8005c72:	f001 fac3 	bl	80071fc <iprintf>
	for (uint8_t i = 0; i < 3; i++ ) {
 8005c76:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005c7a:	3301      	adds	r3, #1
 8005c7c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8005c80:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005c84:	2b02      	cmp	r3, #2
 8005c86:	d9c0      	bls.n	8005c0a <Self_test_mpu6050+0x3ca>
	}
temp = 0 ;
 8005c88:	f04f 0300 	mov.w	r3, #0
 8005c8c:	633b      	str	r3, [r7, #48]	; 0x30
	for (uint8_t i = 0; i < 3; i++ ) {
 8005c8e:	2300      	movs	r3, #0
 8005c90:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8005c94:	e03a      	b.n	8005d0c <Self_test_mpu6050+0x4cc>

	temp = (100 + ((( ACCL_ST[i]- Accl_FT[i] )/ Accl_FT[i] )*100 ));
 8005c96:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005c9a:	3338      	adds	r3, #56	; 0x38
 8005c9c:	443b      	add	r3, r7
 8005c9e:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	f7fa fffa 	bl	8000c9c <__aeabi_i2f>
 8005ca8:	4602      	mov	r2, r0
 8005caa:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005cae:	009b      	lsls	r3, r3, #2
 8005cb0:	3338      	adds	r3, #56	; 0x38
 8005cb2:	443b      	add	r3, r7
 8005cb4:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8005cb8:	4619      	mov	r1, r3
 8005cba:	4610      	mov	r0, r2
 8005cbc:	f7fa ff38 	bl	8000b30 <__aeabi_fsub>
 8005cc0:	4603      	mov	r3, r0
 8005cc2:	461a      	mov	r2, r3
 8005cc4:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005cc8:	009b      	lsls	r3, r3, #2
 8005cca:	3338      	adds	r3, #56	; 0x38
 8005ccc:	443b      	add	r3, r7
 8005cce:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8005cd2:	4619      	mov	r1, r3
 8005cd4:	4610      	mov	r0, r2
 8005cd6:	f7fb f8e9 	bl	8000eac <__aeabi_fdiv>
 8005cda:	4603      	mov	r3, r0
 8005cdc:	4915      	ldr	r1, [pc, #84]	; (8005d34 <Self_test_mpu6050+0x4f4>)
 8005cde:	4618      	mov	r0, r3
 8005ce0:	f7fb f830 	bl	8000d44 <__aeabi_fmul>
 8005ce4:	4603      	mov	r3, r0
 8005ce6:	4913      	ldr	r1, [pc, #76]	; (8005d34 <Self_test_mpu6050+0x4f4>)
 8005ce8:	4618      	mov	r0, r3
 8005cea:	f7fa ff23 	bl	8000b34 <__addsf3>
 8005cee:	4603      	mov	r3, r0
 8005cf0:	633b      	str	r3, [r7, #48]	; 0x30
	printf("testing result Accl %f \n", temp) ;
 8005cf2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005cf4:	f7fa fb98 	bl	8000428 <__aeabi_f2d>
 8005cf8:	4602      	mov	r2, r0
 8005cfa:	460b      	mov	r3, r1
 8005cfc:	480f      	ldr	r0, [pc, #60]	; (8005d3c <Self_test_mpu6050+0x4fc>)
 8005cfe:	f001 fa7d 	bl	80071fc <iprintf>
	for (uint8_t i = 0; i < 3; i++ ) {
 8005d02:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005d06:	3301      	adds	r3, #1
 8005d08:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8005d0c:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005d10:	2b02      	cmp	r3, #2
 8005d12:	d9c0      	bls.n	8005c96 <Self_test_mpu6050+0x456>
	}
}
 8005d14:	bf00      	nop
 8005d16:	bf00      	nop
 8005d18:	3738      	adds	r7, #56	; 0x38
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	bd80      	pop	{r7, pc}
 8005d1e:	bf00      	nop
 8005d20:	5c28f5c3 	.word	0x5c28f5c3
 8005d24:	4095c28f 	.word	0x4095c28f
 8005d28:	3ff00000 	.word	0x3ff00000
 8005d2c:	403e0000 	.word	0x403e0000
 8005d30:	402d2d2d 	.word	0x402d2d2d
 8005d34:	42c80000 	.word	0x42c80000
 8005d38:	08009d80 	.word	0x08009d80
 8005d3c:	08009d9c 	.word	0x08009d9c

08005d40 <Mpu6050_Init>:

void Mpu6050_Init(I2C_HandleTypeDef *hi2c ){
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b088      	sub	sp, #32
 8005d44:	af04      	add	r7, sp, #16
 8005d46:	6078      	str	r0, [r7, #4]
uint8_t data = 0x00;
 8005d48:	2300      	movs	r3, #0
 8005d4a:	73fb      	strb	r3, [r7, #15]

//who am I
data = MPU_DATASHEET_ADDR ;
 8005d4c:	2368      	movs	r3, #104	; 0x68
 8005d4e:	73fb      	strb	r3, [r7, #15]
HAL_I2C_Mem_Read(hi2c, MPU_ADDR, WHO_AM_I, 1, &data, 1, HAL_MAX_DELAY) ;
 8005d50:	f04f 33ff 	mov.w	r3, #4294967295
 8005d54:	9302      	str	r3, [sp, #8]
 8005d56:	2301      	movs	r3, #1
 8005d58:	9301      	str	r3, [sp, #4]
 8005d5a:	f107 030f 	add.w	r3, r7, #15
 8005d5e:	9300      	str	r3, [sp, #0]
 8005d60:	2301      	movs	r3, #1
 8005d62:	2275      	movs	r2, #117	; 0x75
 8005d64:	21d0      	movs	r1, #208	; 0xd0
 8005d66:	6878      	ldr	r0, [r7, #4]
 8005d68:	f7fc fce4 	bl	8002734 <HAL_I2C_Mem_Read>
if (data != MPU_DATASHEET_ADDR) {
 8005d6c:	7bfb      	ldrb	r3, [r7, #15]
 8005d6e:	2b68      	cmp	r3, #104	; 0x68
 8005d70:	d003      	beq.n	8005d7a <Mpu6050_Init+0x3a>
	printf("who am i error \n");
 8005d72:	488f      	ldr	r0, [pc, #572]	; (8005fb0 <Mpu6050_Init+0x270>)
 8005d74:	f001 fac8 	bl	8007308 <puts>
 8005d78:	e007      	b.n	8005d8a <Mpu6050_Init+0x4a>
}else if (data == MPU_DATASHEET_ADDR ) {
 8005d7a:	7bfb      	ldrb	r3, [r7, #15]
 8005d7c:	2b68      	cmp	r3, #104	; 0x68
 8005d7e:	d104      	bne.n	8005d8a <Mpu6050_Init+0x4a>
	printf("who am I value : %x \n", data) ;
 8005d80:	7bfb      	ldrb	r3, [r7, #15]
 8005d82:	4619      	mov	r1, r3
 8005d84:	488b      	ldr	r0, [pc, #556]	; (8005fb4 <Mpu6050_Init+0x274>)
 8005d86:	f001 fa39 	bl	80071fc <iprintf>
}

// power mannagment 1
data = 0x01 ;
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	73fb      	strb	r3, [r7, #15]
HAL_I2C_Mem_Write(hi2c, MPU_ADDR, PWR_MGMT_1, 1, &data, 1, HAL_MAX_DELAY) ;
 8005d8e:	f04f 33ff 	mov.w	r3, #4294967295
 8005d92:	9302      	str	r3, [sp, #8]
 8005d94:	2301      	movs	r3, #1
 8005d96:	9301      	str	r3, [sp, #4]
 8005d98:	f107 030f 	add.w	r3, r7, #15
 8005d9c:	9300      	str	r3, [sp, #0]
 8005d9e:	2301      	movs	r3, #1
 8005da0:	226b      	movs	r2, #107	; 0x6b
 8005da2:	21d0      	movs	r1, #208	; 0xd0
 8005da4:	6878      	ldr	r0, [r7, #4]
 8005da6:	f7fc fbcb 	bl	8002540 <HAL_I2C_Mem_Write>
HAL_I2C_Mem_Read(hi2c, MPU_ADDR, PWR_MGMT_1, 1, &data, 1, HAL_MAX_DELAY) ;
 8005daa:	f04f 33ff 	mov.w	r3, #4294967295
 8005dae:	9302      	str	r3, [sp, #8]
 8005db0:	2301      	movs	r3, #1
 8005db2:	9301      	str	r3, [sp, #4]
 8005db4:	f107 030f 	add.w	r3, r7, #15
 8005db8:	9300      	str	r3, [sp, #0]
 8005dba:	2301      	movs	r3, #1
 8005dbc:	226b      	movs	r2, #107	; 0x6b
 8005dbe:	21d0      	movs	r1, #208	; 0xd0
 8005dc0:	6878      	ldr	r0, [r7, #4]
 8005dc2:	f7fc fcb7 	bl	8002734 <HAL_I2C_Mem_Read>
if (data != 0x01) {
 8005dc6:	7bfb      	ldrb	r3, [r7, #15]
 8005dc8:	2b01      	cmp	r3, #1
 8005dca:	d003      	beq.n	8005dd4 <Mpu6050_Init+0x94>
	printf("pwr_mgmt1 error \n");
 8005dcc:	487a      	ldr	r0, [pc, #488]	; (8005fb8 <Mpu6050_Init+0x278>)
 8005dce:	f001 fa9b 	bl	8007308 <puts>
 8005dd2:	e007      	b.n	8005de4 <Mpu6050_Init+0xa4>
}else if (data == 0x01 ) {
 8005dd4:	7bfb      	ldrb	r3, [r7, #15]
 8005dd6:	2b01      	cmp	r3, #1
 8005dd8:	d104      	bne.n	8005de4 <Mpu6050_Init+0xa4>
	printf("pwr_mgmt1 value : %d \n", data) ;
 8005dda:	7bfb      	ldrb	r3, [r7, #15]
 8005ddc:	4619      	mov	r1, r3
 8005dde:	4877      	ldr	r0, [pc, #476]	; (8005fbc <Mpu6050_Init+0x27c>)
 8005de0:	f001 fa0c 	bl	80071fc <iprintf>
}


// Configuration CONFIG 0x1A 26
data = 0x01;
 8005de4:	2301      	movs	r3, #1
 8005de6:	73fb      	strb	r3, [r7, #15]
HAL_I2C_Mem_Write(hi2c, MPU_ADDR, CONFIG, 1, &data, 1, HAL_MAX_DELAY) ;
 8005de8:	f04f 33ff 	mov.w	r3, #4294967295
 8005dec:	9302      	str	r3, [sp, #8]
 8005dee:	2301      	movs	r3, #1
 8005df0:	9301      	str	r3, [sp, #4]
 8005df2:	f107 030f 	add.w	r3, r7, #15
 8005df6:	9300      	str	r3, [sp, #0]
 8005df8:	2301      	movs	r3, #1
 8005dfa:	221a      	movs	r2, #26
 8005dfc:	21d0      	movs	r1, #208	; 0xd0
 8005dfe:	6878      	ldr	r0, [r7, #4]
 8005e00:	f7fc fb9e 	bl	8002540 <HAL_I2C_Mem_Write>
HAL_I2C_Mem_Read(hi2c, MPU_ADDR, CONFIG, 1, &data, 1, HAL_MAX_DELAY) ;
 8005e04:	f04f 33ff 	mov.w	r3, #4294967295
 8005e08:	9302      	str	r3, [sp, #8]
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	9301      	str	r3, [sp, #4]
 8005e0e:	f107 030f 	add.w	r3, r7, #15
 8005e12:	9300      	str	r3, [sp, #0]
 8005e14:	2301      	movs	r3, #1
 8005e16:	221a      	movs	r2, #26
 8005e18:	21d0      	movs	r1, #208	; 0xd0
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f7fc fc8a 	bl	8002734 <HAL_I2C_Mem_Read>

if (data != 0x01) {
 8005e20:	7bfb      	ldrb	r3, [r7, #15]
 8005e22:	2b01      	cmp	r3, #1
 8005e24:	d003      	beq.n	8005e2e <Mpu6050_Init+0xee>
	printf("config error \n");
 8005e26:	4866      	ldr	r0, [pc, #408]	; (8005fc0 <Mpu6050_Init+0x280>)
 8005e28:	f001 fa6e 	bl	8007308 <puts>
 8005e2c:	e007      	b.n	8005e3e <Mpu6050_Init+0xfe>
}else if (data == 0x01 ) {
 8005e2e:	7bfb      	ldrb	r3, [r7, #15]
 8005e30:	2b01      	cmp	r3, #1
 8005e32:	d104      	bne.n	8005e3e <Mpu6050_Init+0xfe>
	printf("config value : %d \n", data) ;
 8005e34:	7bfb      	ldrb	r3, [r7, #15]
 8005e36:	4619      	mov	r1, r3
 8005e38:	4862      	ldr	r0, [pc, #392]	; (8005fc4 <Mpu6050_Init+0x284>)
 8005e3a:	f001 f9df 	bl	80071fc <iprintf>
}

// Sample rate divider
data = 0x04;
 8005e3e:	2304      	movs	r3, #4
 8005e40:	73fb      	strb	r3, [r7, #15]
HAL_I2C_Mem_Write(hi2c, MPU_ADDR, SMPLRT_DIV, 1, &data, 1, HAL_MAX_DELAY) ;
 8005e42:	f04f 33ff 	mov.w	r3, #4294967295
 8005e46:	9302      	str	r3, [sp, #8]
 8005e48:	2301      	movs	r3, #1
 8005e4a:	9301      	str	r3, [sp, #4]
 8005e4c:	f107 030f 	add.w	r3, r7, #15
 8005e50:	9300      	str	r3, [sp, #0]
 8005e52:	2301      	movs	r3, #1
 8005e54:	2219      	movs	r2, #25
 8005e56:	21d0      	movs	r1, #208	; 0xd0
 8005e58:	6878      	ldr	r0, [r7, #4]
 8005e5a:	f7fc fb71 	bl	8002540 <HAL_I2C_Mem_Write>
HAL_I2C_Mem_Read(hi2c, MPU_ADDR, SMPLRT_DIV, 1, &data, 1, HAL_MAX_DELAY) ;
 8005e5e:	f04f 33ff 	mov.w	r3, #4294967295
 8005e62:	9302      	str	r3, [sp, #8]
 8005e64:	2301      	movs	r3, #1
 8005e66:	9301      	str	r3, [sp, #4]
 8005e68:	f107 030f 	add.w	r3, r7, #15
 8005e6c:	9300      	str	r3, [sp, #0]
 8005e6e:	2301      	movs	r3, #1
 8005e70:	2219      	movs	r2, #25
 8005e72:	21d0      	movs	r1, #208	; 0xd0
 8005e74:	6878      	ldr	r0, [r7, #4]
 8005e76:	f7fc fc5d 	bl	8002734 <HAL_I2C_Mem_Read>

if (data != 0x04) {
 8005e7a:	7bfb      	ldrb	r3, [r7, #15]
 8005e7c:	2b04      	cmp	r3, #4
 8005e7e:	d003      	beq.n	8005e88 <Mpu6050_Init+0x148>
	printf("sample rate divider error \n");
 8005e80:	4851      	ldr	r0, [pc, #324]	; (8005fc8 <Mpu6050_Init+0x288>)
 8005e82:	f001 fa41 	bl	8007308 <puts>
 8005e86:	e007      	b.n	8005e98 <Mpu6050_Init+0x158>
}else if (data == 0x04 ) {
 8005e88:	7bfb      	ldrb	r3, [r7, #15]
 8005e8a:	2b04      	cmp	r3, #4
 8005e8c:	d104      	bne.n	8005e98 <Mpu6050_Init+0x158>
	printf("sample rate divider value : %d \n", data) ;
 8005e8e:	7bfb      	ldrb	r3, [r7, #15]
 8005e90:	4619      	mov	r1, r3
 8005e92:	484e      	ldr	r0, [pc, #312]	; (8005fcc <Mpu6050_Init+0x28c>)
 8005e94:	f001 f9b2 	bl	80071fc <iprintf>
}


// Gyro Config
data = 0x08;
 8005e98:	2308      	movs	r3, #8
 8005e9a:	73fb      	strb	r3, [r7, #15]
HAL_I2C_Mem_Write(hi2c, MPU_ADDR, GYRO_CONFIG, 1, &data, 1, HAL_MAX_DELAY) ;
 8005e9c:	f04f 33ff 	mov.w	r3, #4294967295
 8005ea0:	9302      	str	r3, [sp, #8]
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	9301      	str	r3, [sp, #4]
 8005ea6:	f107 030f 	add.w	r3, r7, #15
 8005eaa:	9300      	str	r3, [sp, #0]
 8005eac:	2301      	movs	r3, #1
 8005eae:	221b      	movs	r2, #27
 8005eb0:	21d0      	movs	r1, #208	; 0xd0
 8005eb2:	6878      	ldr	r0, [r7, #4]
 8005eb4:	f7fc fb44 	bl	8002540 <HAL_I2C_Mem_Write>
HAL_I2C_Mem_Read(hi2c, MPU_ADDR, GYRO_CONFIG, 1, &data, 1, HAL_MAX_DELAY) ;
 8005eb8:	f04f 33ff 	mov.w	r3, #4294967295
 8005ebc:	9302      	str	r3, [sp, #8]
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	9301      	str	r3, [sp, #4]
 8005ec2:	f107 030f 	add.w	r3, r7, #15
 8005ec6:	9300      	str	r3, [sp, #0]
 8005ec8:	2301      	movs	r3, #1
 8005eca:	221b      	movs	r2, #27
 8005ecc:	21d0      	movs	r1, #208	; 0xd0
 8005ece:	6878      	ldr	r0, [r7, #4]
 8005ed0:	f7fc fc30 	bl	8002734 <HAL_I2C_Mem_Read>

if (data != 0x08) {
 8005ed4:	7bfb      	ldrb	r3, [r7, #15]
 8005ed6:	2b08      	cmp	r3, #8
 8005ed8:	d003      	beq.n	8005ee2 <Mpu6050_Init+0x1a2>
	printf("Gyro config error \n ");
 8005eda:	483d      	ldr	r0, [pc, #244]	; (8005fd0 <Mpu6050_Init+0x290>)
 8005edc:	f001 f98e 	bl	80071fc <iprintf>
 8005ee0:	e007      	b.n	8005ef2 <Mpu6050_Init+0x1b2>
}else if (data == 0x08 ) {
 8005ee2:	7bfb      	ldrb	r3, [r7, #15]
 8005ee4:	2b08      	cmp	r3, #8
 8005ee6:	d104      	bne.n	8005ef2 <Mpu6050_Init+0x1b2>
	printf("gyro config value : %d \n", data) ;
 8005ee8:	7bfb      	ldrb	r3, [r7, #15]
 8005eea:	4619      	mov	r1, r3
 8005eec:	4839      	ldr	r0, [pc, #228]	; (8005fd4 <Mpu6050_Init+0x294>)
 8005eee:	f001 f985 	bl	80071fc <iprintf>
}

// Accl Config
data = 0x00;
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	73fb      	strb	r3, [r7, #15]
HAL_I2C_Mem_Write(hi2c, MPU_ADDR, ACCEL_CONFIG, 1, &data, 1, HAL_MAX_DELAY) ;
 8005ef6:	f04f 33ff 	mov.w	r3, #4294967295
 8005efa:	9302      	str	r3, [sp, #8]
 8005efc:	2301      	movs	r3, #1
 8005efe:	9301      	str	r3, [sp, #4]
 8005f00:	f107 030f 	add.w	r3, r7, #15
 8005f04:	9300      	str	r3, [sp, #0]
 8005f06:	2301      	movs	r3, #1
 8005f08:	221c      	movs	r2, #28
 8005f0a:	21d0      	movs	r1, #208	; 0xd0
 8005f0c:	6878      	ldr	r0, [r7, #4]
 8005f0e:	f7fc fb17 	bl	8002540 <HAL_I2C_Mem_Write>
HAL_I2C_Mem_Read(hi2c, MPU_ADDR, ACCEL_CONFIG, 1, &data, 1, HAL_MAX_DELAY) ;
 8005f12:	f04f 33ff 	mov.w	r3, #4294967295
 8005f16:	9302      	str	r3, [sp, #8]
 8005f18:	2301      	movs	r3, #1
 8005f1a:	9301      	str	r3, [sp, #4]
 8005f1c:	f107 030f 	add.w	r3, r7, #15
 8005f20:	9300      	str	r3, [sp, #0]
 8005f22:	2301      	movs	r3, #1
 8005f24:	221c      	movs	r2, #28
 8005f26:	21d0      	movs	r1, #208	; 0xd0
 8005f28:	6878      	ldr	r0, [r7, #4]
 8005f2a:	f7fc fc03 	bl	8002734 <HAL_I2C_Mem_Read>

if (data != 0x00) {
 8005f2e:	7bfb      	ldrb	r3, [r7, #15]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d003      	beq.n	8005f3c <Mpu6050_Init+0x1fc>
	printf("Accl config error \n");
 8005f34:	4828      	ldr	r0, [pc, #160]	; (8005fd8 <Mpu6050_Init+0x298>)
 8005f36:	f001 f9e7 	bl	8007308 <puts>
 8005f3a:	e007      	b.n	8005f4c <Mpu6050_Init+0x20c>
}else if (data == 0x00 ) {
 8005f3c:	7bfb      	ldrb	r3, [r7, #15]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d104      	bne.n	8005f4c <Mpu6050_Init+0x20c>
	printf("Accl config value : %d \n", data) ;
 8005f42:	7bfb      	ldrb	r3, [r7, #15]
 8005f44:	4619      	mov	r1, r3
 8005f46:	4825      	ldr	r0, [pc, #148]	; (8005fdc <Mpu6050_Init+0x29c>)
 8005f48:	f001 f958 	bl	80071fc <iprintf>
}

// signal path reset
data = 0x07 ;
 8005f4c:	2307      	movs	r3, #7
 8005f4e:	73fb      	strb	r3, [r7, #15]
HAL_I2C_Mem_Write(hi2c, MPU_ADDR, SIGNAL_PATH_RESET, 1, &data, 1, HAL_MAX_DELAY) ;
 8005f50:	f04f 33ff 	mov.w	r3, #4294967295
 8005f54:	9302      	str	r3, [sp, #8]
 8005f56:	2301      	movs	r3, #1
 8005f58:	9301      	str	r3, [sp, #4]
 8005f5a:	f107 030f 	add.w	r3, r7, #15
 8005f5e:	9300      	str	r3, [sp, #0]
 8005f60:	2301      	movs	r3, #1
 8005f62:	2268      	movs	r2, #104	; 0x68
 8005f64:	21d0      	movs	r1, #208	; 0xd0
 8005f66:	6878      	ldr	r0, [r7, #4]
 8005f68:	f7fc faea 	bl	8002540 <HAL_I2C_Mem_Write>
HAL_I2C_Mem_Read(hi2c, MPU_ADDR, SIGNAL_PATH_RESET, 1, &data, 1, HAL_MAX_DELAY) ;
 8005f6c:	f04f 33ff 	mov.w	r3, #4294967295
 8005f70:	9302      	str	r3, [sp, #8]
 8005f72:	2301      	movs	r3, #1
 8005f74:	9301      	str	r3, [sp, #4]
 8005f76:	f107 030f 	add.w	r3, r7, #15
 8005f7a:	9300      	str	r3, [sp, #0]
 8005f7c:	2301      	movs	r3, #1
 8005f7e:	2268      	movs	r2, #104	; 0x68
 8005f80:	21d0      	movs	r1, #208	; 0xd0
 8005f82:	6878      	ldr	r0, [r7, #4]
 8005f84:	f7fc fbd6 	bl	8002734 <HAL_I2C_Mem_Read>
if (data != 0x07) {
 8005f88:	7bfb      	ldrb	r3, [r7, #15]
 8005f8a:	2b07      	cmp	r3, #7
 8005f8c:	d003      	beq.n	8005f96 <Mpu6050_Init+0x256>
	printf("(ignore) signal path reset error cannot read write only \n");
 8005f8e:	4814      	ldr	r0, [pc, #80]	; (8005fe0 <Mpu6050_Init+0x2a0>)
 8005f90:	f001 f9ba 	bl	8007308 <puts>
}else if (data == 0x07 ) {
	printf("signal path reset value : %d \n", data) ;
}

}
 8005f94:	e007      	b.n	8005fa6 <Mpu6050_Init+0x266>
}else if (data == 0x07 ) {
 8005f96:	7bfb      	ldrb	r3, [r7, #15]
 8005f98:	2b07      	cmp	r3, #7
 8005f9a:	d104      	bne.n	8005fa6 <Mpu6050_Init+0x266>
	printf("signal path reset value : %d \n", data) ;
 8005f9c:	7bfb      	ldrb	r3, [r7, #15]
 8005f9e:	4619      	mov	r1, r3
 8005fa0:	4810      	ldr	r0, [pc, #64]	; (8005fe4 <Mpu6050_Init+0x2a4>)
 8005fa2:	f001 f92b 	bl	80071fc <iprintf>
}
 8005fa6:	bf00      	nop
 8005fa8:	3710      	adds	r7, #16
 8005faa:	46bd      	mov	sp, r7
 8005fac:	bd80      	pop	{r7, pc}
 8005fae:	bf00      	nop
 8005fb0:	08009dbc 	.word	0x08009dbc
 8005fb4:	08009dcc 	.word	0x08009dcc
 8005fb8:	08009de4 	.word	0x08009de4
 8005fbc:	08009df8 	.word	0x08009df8
 8005fc0:	08009e10 	.word	0x08009e10
 8005fc4:	08009e20 	.word	0x08009e20
 8005fc8:	08009e34 	.word	0x08009e34
 8005fcc:	08009e50 	.word	0x08009e50
 8005fd0:	08009e74 	.word	0x08009e74
 8005fd4:	08009e8c 	.word	0x08009e8c
 8005fd8:	08009ea8 	.word	0x08009ea8
 8005fdc:	08009ebc 	.word	0x08009ebc
 8005fe0:	08009ed8 	.word	0x08009ed8
 8005fe4:	08009f14 	.word	0x08009f14

08005fe8 <gyro_calibrate>:
	printf("[DEBUG] pitch: %0.1lf ,roll=  %0.1lf ,yaw=  %0.1lf \n" , Gyro_Data->pitch , Gyro_Data->roll, Gyro_Data->yaw);
#endif

}

void gyro_calibrate (I2C_HandleTypeDef *hi2c , MPU_Gyro_calib_t * Calib_Data){
 8005fe8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005fec:	b094      	sub	sp, #80	; 0x50
 8005fee:	af04      	add	r7, sp, #16
 8005ff0:	6078      	str	r0, [r7, #4]
 8005ff2:	6039      	str	r1, [r7, #0]
	uint8_t data [6];
	int16_t gyro_x = 0 ;
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	84bb      	strh	r3, [r7, #36]	; 0x24
	int16_t gyro_y = 0 ;
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	847b      	strh	r3, [r7, #34]	; 0x22
	int16_t gyro_z = 0 ;
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	843b      	strh	r3, [r7, #32]

	float pitch , yaw , roll ;
	double pitch_cal =  0, yaw_cal =  0, roll_cal = 0;
 8006000:	f04f 0200 	mov.w	r2, #0
 8006004:	f04f 0300 	mov.w	r3, #0
 8006008:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 800600c:	f04f 0200 	mov.w	r2, #0
 8006010:	f04f 0300 	mov.w	r3, #0
 8006014:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8006018:	f04f 0200 	mov.w	r2, #0
 800601c:	f04f 0300 	mov.w	r3, #0
 8006020:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	__HAL_TIM_SET_COMPARE(&htim3 , TIM_CHANNEL_4 ,16000  );
 8006024:	4b8a      	ldr	r3, [pc, #552]	; (8006250 <gyro_calibrate+0x268>)
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 800602c:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4) ;
 800602e:	210c      	movs	r1, #12
 8006030:	4887      	ldr	r0, [pc, #540]	; (8006250 <gyro_calibrate+0x268>)
 8006032:	f7fe fc7b 	bl	800492c <HAL_TIM_PWM_Start>
	printf("/////////// CALIBRATING GYRO \\\\\\\\\\\\\\\\\\\\ \n") ;
 8006036:	4887      	ldr	r0, [pc, #540]	; (8006254 <gyro_calibrate+0x26c>)
 8006038:	f001 f966 	bl	8007308 <puts>
	for (uint16_t i = 0; i  < 4000 ; i++) {
 800603c:	2300      	movs	r3, #0
 800603e:	84fb      	strh	r3, [r7, #38]	; 0x26
 8006040:	e085      	b.n	800614e <gyro_calibrate+0x166>

		// needed to communicate with i2c based devices like gyroscope mpu6050
	   HAL_I2C_Mem_Read(hi2c, MPU_ADDR,GYRO_XOUT_H , 1, data, 6, HAL_MAX_DELAY) ;
 8006042:	f04f 33ff 	mov.w	r3, #4294967295
 8006046:	9302      	str	r3, [sp, #8]
 8006048:	2306      	movs	r3, #6
 800604a:	9301      	str	r3, [sp, #4]
 800604c:	f107 030c 	add.w	r3, r7, #12
 8006050:	9300      	str	r3, [sp, #0]
 8006052:	2301      	movs	r3, #1
 8006054:	2243      	movs	r2, #67	; 0x43
 8006056:	21d0      	movs	r1, #208	; 0xd0
 8006058:	6878      	ldr	r0, [r7, #4]
 800605a:	f7fc fb6b 	bl	8002734 <HAL_I2C_Mem_Read>

	   gyro_x = data[0] << 8 | data[1] ;
 800605e:	7b3b      	ldrb	r3, [r7, #12]
 8006060:	021b      	lsls	r3, r3, #8
 8006062:	b21a      	sxth	r2, r3
 8006064:	7b7b      	ldrb	r3, [r7, #13]
 8006066:	b21b      	sxth	r3, r3
 8006068:	4313      	orrs	r3, r2
 800606a:	84bb      	strh	r3, [r7, #36]	; 0x24
	   gyro_y = data[2] << 8 | data[3] ;
 800606c:	7bbb      	ldrb	r3, [r7, #14]
 800606e:	021b      	lsls	r3, r3, #8
 8006070:	b21a      	sxth	r2, r3
 8006072:	7bfb      	ldrb	r3, [r7, #15]
 8006074:	b21b      	sxth	r3, r3
 8006076:	4313      	orrs	r3, r2
 8006078:	847b      	strh	r3, [r7, #34]	; 0x22
	   gyro_z = data[4] << 8 | data[5] ;
 800607a:	7c3b      	ldrb	r3, [r7, #16]
 800607c:	021b      	lsls	r3, r3, #8
 800607e:	b21a      	sxth	r2, r3
 8006080:	7c7b      	ldrb	r3, [r7, #17]
 8006082:	b21b      	sxth	r3, r3
 8006084:	4313      	orrs	r3, r2
 8006086:	843b      	strh	r3, [r7, #32]

	   pitch = gyro_x  / 65.5 ; // change in x
 8006088:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 800608c:	4618      	mov	r0, r3
 800608e:	f7fa f9b9 	bl	8000404 <__aeabi_i2d>
 8006092:	a36d      	add	r3, pc, #436	; (adr r3, 8006248 <gyro_calibrate+0x260>)
 8006094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006098:	f7fa fb48 	bl	800072c <__aeabi_ddiv>
 800609c:	4602      	mov	r2, r0
 800609e:	460b      	mov	r3, r1
 80060a0:	4610      	mov	r0, r2
 80060a2:	4619      	mov	r1, r3
 80060a4:	f7fa fcf0 	bl	8000a88 <__aeabi_d2f>
 80060a8:	4603      	mov	r3, r0
 80060aa:	61fb      	str	r3, [r7, #28]
	   roll  = gyro_y  / 65.5 ;	// change in y
 80060ac:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80060b0:	4618      	mov	r0, r3
 80060b2:	f7fa f9a7 	bl	8000404 <__aeabi_i2d>
 80060b6:	a364      	add	r3, pc, #400	; (adr r3, 8006248 <gyro_calibrate+0x260>)
 80060b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060bc:	f7fa fb36 	bl	800072c <__aeabi_ddiv>
 80060c0:	4602      	mov	r2, r0
 80060c2:	460b      	mov	r3, r1
 80060c4:	4610      	mov	r0, r2
 80060c6:	4619      	mov	r1, r3
 80060c8:	f7fa fcde 	bl	8000a88 <__aeabi_d2f>
 80060cc:	4603      	mov	r3, r0
 80060ce:	61bb      	str	r3, [r7, #24]
	   yaw   = gyro_z  / 65.5 ;	// change in z
 80060d0:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80060d4:	4618      	mov	r0, r3
 80060d6:	f7fa f995 	bl	8000404 <__aeabi_i2d>
 80060da:	a35b      	add	r3, pc, #364	; (adr r3, 8006248 <gyro_calibrate+0x260>)
 80060dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060e0:	f7fa fb24 	bl	800072c <__aeabi_ddiv>
 80060e4:	4602      	mov	r2, r0
 80060e6:	460b      	mov	r3, r1
 80060e8:	4610      	mov	r0, r2
 80060ea:	4619      	mov	r1, r3
 80060ec:	f7fa fccc 	bl	8000a88 <__aeabi_d2f>
 80060f0:	4603      	mov	r3, r0
 80060f2:	617b      	str	r3, [r7, #20]

	   pitch_cal += pitch ;  // this means pitch_cal = pitch + pitch_cal
 80060f4:	69f8      	ldr	r0, [r7, #28]
 80060f6:	f7fa f997 	bl	8000428 <__aeabi_f2d>
 80060fa:	4602      	mov	r2, r0
 80060fc:	460b      	mov	r3, r1
 80060fe:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006102:	f7fa f833 	bl	800016c <__adddf3>
 8006106:	4602      	mov	r2, r0
 8006108:	460b      	mov	r3, r1
 800610a:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	   roll_cal += roll ;
 800610e:	69b8      	ldr	r0, [r7, #24]
 8006110:	f7fa f98a 	bl	8000428 <__aeabi_f2d>
 8006114:	4602      	mov	r2, r0
 8006116:	460b      	mov	r3, r1
 8006118:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800611c:	f7fa f826 	bl	800016c <__adddf3>
 8006120:	4602      	mov	r2, r0
 8006122:	460b      	mov	r3, r1
 8006124:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	   yaw_cal += yaw ;
 8006128:	6978      	ldr	r0, [r7, #20]
 800612a:	f7fa f97d 	bl	8000428 <__aeabi_f2d>
 800612e:	4602      	mov	r2, r0
 8006130:	460b      	mov	r3, r1
 8006132:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8006136:	f7fa f819 	bl	800016c <__adddf3>
 800613a:	4602      	mov	r2, r0
 800613c:	460b      	mov	r3, r1
 800613e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	   HAL_Delay(1) ;
 8006142:	2001      	movs	r0, #1
 8006144:	f7fb fdea 	bl	8001d1c <HAL_Delay>
	for (uint16_t i = 0; i  < 4000 ; i++) {
 8006148:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800614a:	3301      	adds	r3, #1
 800614c:	84fb      	strh	r3, [r7, #38]	; 0x26
 800614e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006150:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8006154:	f4ff af75 	bcc.w	8006042 <gyro_calibrate+0x5a>
	}

	// taking average
	pitch_cal = pitch_cal/ 4000  ;
 8006158:	f04f 0200 	mov.w	r2, #0
 800615c:	4b3e      	ldr	r3, [pc, #248]	; (8006258 <gyro_calibrate+0x270>)
 800615e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006162:	f7fa fae3 	bl	800072c <__aeabi_ddiv>
 8006166:	4602      	mov	r2, r0
 8006168:	460b      	mov	r3, r1
 800616a:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	roll_cal  = roll_cal / 4000  ;
 800616e:	f04f 0200 	mov.w	r2, #0
 8006172:	4b39      	ldr	r3, [pc, #228]	; (8006258 <gyro_calibrate+0x270>)
 8006174:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8006178:	f7fa fad8 	bl	800072c <__aeabi_ddiv>
 800617c:	4602      	mov	r2, r0
 800617e:	460b      	mov	r3, r1
 8006180:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	yaw_cal   = yaw_cal  / 4000  ;
 8006184:	f04f 0200 	mov.w	r2, #0
 8006188:	4b33      	ldr	r3, [pc, #204]	; (8006258 <gyro_calibrate+0x270>)
 800618a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800618e:	f7fa facd 	bl	800072c <__aeabi_ddiv>
 8006192:	4602      	mov	r2, r0
 8006194:	460b      	mov	r3, r1
 8006196:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	printf("cal values are  %lf , %lf , %lf \n" , pitch_cal , roll_cal , yaw_cal);
 800619a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800619e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80061a2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80061a6:	e9cd 2300 	strd	r2, r3, [sp]
 80061aa:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80061ae:	482b      	ldr	r0, [pc, #172]	; (800625c <gyro_calibrate+0x274>)
 80061b0:	f001 f824 	bl	80071fc <iprintf>

	Calib_Data->pitch = pitch_cal ;
 80061b4:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80061b8:	f7fa fc66 	bl	8000a88 <__aeabi_d2f>
 80061bc:	4602      	mov	r2, r0
 80061be:	683b      	ldr	r3, [r7, #0]
 80061c0:	601a      	str	r2, [r3, #0]
	Calib_Data->roll  = roll_cal;
 80061c2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80061c6:	f7fa fc5f 	bl	8000a88 <__aeabi_d2f>
 80061ca:	4602      	mov	r2, r0
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	605a      	str	r2, [r3, #4]
	Calib_Data->yaw   = yaw_cal;
 80061d0:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80061d4:	f7fa fc58 	bl	8000a88 <__aeabi_d2f>
 80061d8:	4602      	mov	r2, r0
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	609a      	str	r2, [r3, #8]

	printf("cal values are =  pitch : %lf ,roll: %lf ,yaw: %lf \n" , Calib_Data->pitch ,Calib_Data->roll , Calib_Data->yaw);
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4618      	mov	r0, r3
 80061e4:	f7fa f920 	bl	8000428 <__aeabi_f2d>
 80061e8:	4680      	mov	r8, r0
 80061ea:	4689      	mov	r9, r1
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	4618      	mov	r0, r3
 80061f2:	f7fa f919 	bl	8000428 <__aeabi_f2d>
 80061f6:	4604      	mov	r4, r0
 80061f8:	460d      	mov	r5, r1
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	689b      	ldr	r3, [r3, #8]
 80061fe:	4618      	mov	r0, r3
 8006200:	f7fa f912 	bl	8000428 <__aeabi_f2d>
 8006204:	4602      	mov	r2, r0
 8006206:	460b      	mov	r3, r1
 8006208:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800620c:	e9cd 4500 	strd	r4, r5, [sp]
 8006210:	4642      	mov	r2, r8
 8006212:	464b      	mov	r3, r9
 8006214:	4812      	ldr	r0, [pc, #72]	; (8006260 <gyro_calibrate+0x278>)
 8006216:	f000 fff1 	bl	80071fc <iprintf>

	__HAL_TIM_SET_COMPARE(&htim3 , TIM_CHANNEL_4 ,0);
 800621a:	4b0d      	ldr	r3, [pc, #52]	; (8006250 <gyro_calibrate+0x268>)
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	2200      	movs	r2, #0
 8006220:	641a      	str	r2, [r3, #64]	; 0x40

	__HAL_TIM_SET_COMPARE(&htim3 , TIM_CHANNEL_3 ,32000);
 8006222:	4b0b      	ldr	r3, [pc, #44]	; (8006250 <gyro_calibrate+0x268>)
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 800622a:	63da      	str	r2, [r3, #60]	; 0x3c
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3) ;
 800622c:	2108      	movs	r1, #8
 800622e:	4808      	ldr	r0, [pc, #32]	; (8006250 <gyro_calibrate+0x268>)
 8006230:	f7fe fb7c 	bl	800492c <HAL_TIM_PWM_Start>
printf("/////////////// DONE GYRO CALIBRATION \\\\\\\\\\\\\\\\\\\\ \n") ;
 8006234:	480b      	ldr	r0, [pc, #44]	; (8006264 <gyro_calibrate+0x27c>)
 8006236:	f001 f867 	bl	8007308 <puts>

	}
	printf("[DEBUG] ///////// SAMPLE DATA END \\\\\\\\\\\ \n") ;
#endif

}
 800623a:	bf00      	nop
 800623c:	3740      	adds	r7, #64	; 0x40
 800623e:	46bd      	mov	sp, r7
 8006240:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006244:	f3af 8000 	nop.w
 8006248:	00000000 	.word	0x00000000
 800624c:	40506000 	.word	0x40506000
 8006250:	20000434 	.word	0x20000434
 8006254:	08009f34 	.word	0x08009f34
 8006258:	40af4000 	.word	0x40af4000
 800625c:	08009f60 	.word	0x08009f60
 8006260:	08009f84 	.word	0x08009f84
 8006264:	08009fbc 	.word	0x08009fbc

08006268 <Sx1278_spiwrite>:
 */

#include "lora_sx1278.h"


void Sx1278_spiwrite(SPI_HandleTypeDef *hspi1 , uint8_t LoRa_Addr, uint8_t* data ,uint8_t length ){
 8006268:	b580      	push	{r7, lr}
 800626a:	b086      	sub	sp, #24
 800626c:	af00      	add	r7, sp, #0
 800626e:	60f8      	str	r0, [r7, #12]
 8006270:	607a      	str	r2, [r7, #4]
 8006272:	461a      	mov	r2, r3
 8006274:	460b      	mov	r3, r1
 8006276:	72fb      	strb	r3, [r7, #11]
 8006278:	4613      	mov	r3, r2
 800627a:	72bb      	strb	r3, [r7, #10]
LoRa_Addr = LoRa_Addr | 0x80 ;
 800627c:	7afb      	ldrb	r3, [r7, #11]
 800627e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006282:	b2db      	uxtb	r3, r3
 8006284:	72fb      	strb	r3, [r7, #11]
HAL_SPI_Transmit(hspi1 , &LoRa_Addr , 1, HAL_MAX_DELAY);
 8006286:	f107 010b 	add.w	r1, r7, #11
 800628a:	f04f 33ff 	mov.w	r3, #4294967295
 800628e:	2201      	movs	r2, #1
 8006290:	68f8      	ldr	r0, [r7, #12]
 8006292:	f7fd fcff 	bl	8003c94 <HAL_SPI_Transmit>

for (uint8_t i = 0;  i < length; i++) {
 8006296:	2300      	movs	r3, #0
 8006298:	75fb      	strb	r3, [r7, #23]
 800629a:	e00c      	b.n	80062b6 <Sx1278_spiwrite+0x4e>
HAL_SPI_Transmit(hspi1, data, 1, HAL_MAX_DELAY) ;
 800629c:	f04f 33ff 	mov.w	r3, #4294967295
 80062a0:	2201      	movs	r2, #1
 80062a2:	6879      	ldr	r1, [r7, #4]
 80062a4:	68f8      	ldr	r0, [r7, #12]
 80062a6:	f7fd fcf5 	bl	8003c94 <HAL_SPI_Transmit>
data++ ;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	3301      	adds	r3, #1
 80062ae:	607b      	str	r3, [r7, #4]
for (uint8_t i = 0;  i < length; i++) {
 80062b0:	7dfb      	ldrb	r3, [r7, #23]
 80062b2:	3301      	adds	r3, #1
 80062b4:	75fb      	strb	r3, [r7, #23]
 80062b6:	7dfa      	ldrb	r2, [r7, #23]
 80062b8:	7abb      	ldrb	r3, [r7, #10]
 80062ba:	429a      	cmp	r2, r3
 80062bc:	d3ee      	bcc.n	800629c <Sx1278_spiwrite+0x34>
}

__HAL_SPI_DISABLE(hspi1) ;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	681a      	ldr	r2, [r3, #0]
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80062cc:	601a      	str	r2, [r3, #0]
}
 80062ce:	bf00      	nop
 80062d0:	3718      	adds	r7, #24
 80062d2:	46bd      	mov	sp, r7
 80062d4:	bd80      	pop	{r7, pc}

080062d6 <Sx1278_spiread>:

void Sx1278_spiread(SPI_HandleTypeDef *hspi1 , uint8_t LoRa_Addr , uint8_t* data ,uint8_t length ){
 80062d6:	b580      	push	{r7, lr}
 80062d8:	b086      	sub	sp, #24
 80062da:	af00      	add	r7, sp, #0
 80062dc:	60f8      	str	r0, [r7, #12]
 80062de:	607a      	str	r2, [r7, #4]
 80062e0:	461a      	mov	r2, r3
 80062e2:	460b      	mov	r3, r1
 80062e4:	72fb      	strb	r3, [r7, #11]
 80062e6:	4613      	mov	r3, r2
 80062e8:	72bb      	strb	r3, [r7, #10]

	LoRa_Addr = LoRa_Addr & 0x7F;
 80062ea:	7afb      	ldrb	r3, [r7, #11]
 80062ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80062f0:	b2db      	uxtb	r3, r3
 80062f2:	72fb      	strb	r3, [r7, #11]
	HAL_SPI_Transmit(hspi1 , &LoRa_Addr , 1, HAL_MAX_DELAY);
 80062f4:	f107 010b 	add.w	r1, r7, #11
 80062f8:	f04f 33ff 	mov.w	r3, #4294967295
 80062fc:	2201      	movs	r2, #1
 80062fe:	68f8      	ldr	r0, [r7, #12]
 8006300:	f7fd fcc8 	bl	8003c94 <HAL_SPI_Transmit>

	for (uint8_t i = 0;  i < length; i++) {
 8006304:	2300      	movs	r3, #0
 8006306:	75fb      	strb	r3, [r7, #23]
 8006308:	e00c      	b.n	8006324 <Sx1278_spiread+0x4e>
	HAL_SPI_Receive(hspi1, data, 1, HAL_MAX_DELAY) ;
 800630a:	f04f 33ff 	mov.w	r3, #4294967295
 800630e:	2201      	movs	r2, #1
 8006310:	6879      	ldr	r1, [r7, #4]
 8006312:	68f8      	ldr	r0, [r7, #12]
 8006314:	f7fd fe01 	bl	8003f1a <HAL_SPI_Receive>
		data++ ;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	3301      	adds	r3, #1
 800631c:	607b      	str	r3, [r7, #4]
	for (uint8_t i = 0;  i < length; i++) {
 800631e:	7dfb      	ldrb	r3, [r7, #23]
 8006320:	3301      	adds	r3, #1
 8006322:	75fb      	strb	r3, [r7, #23]
 8006324:	7dfa      	ldrb	r2, [r7, #23]
 8006326:	7abb      	ldrb	r3, [r7, #10]
 8006328:	429a      	cmp	r2, r3
 800632a:	d3ee      	bcc.n	800630a <Sx1278_spiread+0x34>
	}

	__HAL_SPI_DISABLE(hspi1) ;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	681a      	ldr	r2, [r3, #0]
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800633a:	601a      	str	r2, [r3, #0]

}
 800633c:	bf00      	nop
 800633e:	3718      	adds	r7, #24
 8006340:	46bd      	mov	sp, r7
 8006342:	bd80      	pop	{r7, pc}

08006344 <LoRa_reset>:
static void LoRa_reset (){
 8006344:	b580      	push	{r7, lr}
 8006346:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, SET) ;
 8006348:	2201      	movs	r2, #1
 800634a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800634e:	4808      	ldr	r0, [pc, #32]	; (8006370 <LoRa_reset+0x2c>)
 8006350:	f7fb ff9a 	bl	8002288 <HAL_GPIO_WritePin>
	HAL_Delay(10) ;
 8006354:	200a      	movs	r0, #10
 8006356:	f7fb fce1 	bl	8001d1c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET) ;
 800635a:	2200      	movs	r2, #0
 800635c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006360:	4803      	ldr	r0, [pc, #12]	; (8006370 <LoRa_reset+0x2c>)
 8006362:	f7fb ff91 	bl	8002288 <HAL_GPIO_WritePin>
	HAL_Delay(10) ;
 8006366:	200a      	movs	r0, #10
 8006368:	f7fb fcd8 	bl	8001d1c <HAL_Delay>

}
 800636c:	bf00      	nop
 800636e:	bd80      	pop	{r7, pc}
 8006370:	40010c00 	.word	0x40010c00

08006374 <Setmode>:
static void Setmode (SPI_HandleTypeDef *hspi1 , uint8_t mode){
 8006374:	b580      	push	{r7, lr}
 8006376:	b084      	sub	sp, #16
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
 800637c:	460b      	mov	r3, r1
 800637e:	70fb      	strb	r3, [r7, #3]
	uint8_t temp = 0 ;
 8006380:	2300      	movs	r3, #0
 8006382:	73fb      	strb	r3, [r7, #15]
	Sx1278_spiread(hspi1, LR_RegOpMode,&temp , 1) ;
 8006384:	f107 020f 	add.w	r2, r7, #15
 8006388:	2301      	movs	r3, #1
 800638a:	2101      	movs	r1, #1
 800638c:	6878      	ldr	r0, [r7, #4]
 800638e:	f7ff ffa2 	bl	80062d6 <Sx1278_spiread>

	if (mode == STATE_SLEEP) {
 8006392:	78fb      	ldrb	r3, [r7, #3]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d102      	bne.n	800639e <Setmode+0x2a>
		temp = temp | STATE_SLEEP ;
 8006398:	7bfb      	ldrb	r3, [r7, #15]
 800639a:	73fb      	strb	r3, [r7, #15]
 800639c:	e03d      	b.n	800641a <Setmode+0xa6>
	}else if (mode == STATE_STDBY) {
 800639e:	78fb      	ldrb	r3, [r7, #3]
 80063a0:	2b01      	cmp	r3, #1
 80063a2:	d105      	bne.n	80063b0 <Setmode+0x3c>
		temp = temp | STATE_STDBY ;
 80063a4:	7bfb      	ldrb	r3, [r7, #15]
 80063a6:	f043 0301 	orr.w	r3, r3, #1
 80063aa:	b2db      	uxtb	r3, r3
 80063ac:	73fb      	strb	r3, [r7, #15]
 80063ae:	e034      	b.n	800641a <Setmode+0xa6>
	}else if (mode == STATE_FSTX) {
 80063b0:	78fb      	ldrb	r3, [r7, #3]
 80063b2:	2b02      	cmp	r3, #2
 80063b4:	d105      	bne.n	80063c2 <Setmode+0x4e>
		temp = temp | STATE_FSTX ;
 80063b6:	7bfb      	ldrb	r3, [r7, #15]
 80063b8:	f043 0302 	orr.w	r3, r3, #2
 80063bc:	b2db      	uxtb	r3, r3
 80063be:	73fb      	strb	r3, [r7, #15]
 80063c0:	e02b      	b.n	800641a <Setmode+0xa6>
	}else if (mode == STATE_TX ) {
 80063c2:	78fb      	ldrb	r3, [r7, #3]
 80063c4:	2b03      	cmp	r3, #3
 80063c6:	d105      	bne.n	80063d4 <Setmode+0x60>
		temp = temp | STATE_TX ;
 80063c8:	7bfb      	ldrb	r3, [r7, #15]
 80063ca:	f043 0303 	orr.w	r3, r3, #3
 80063ce:	b2db      	uxtb	r3, r3
 80063d0:	73fb      	strb	r3, [r7, #15]
 80063d2:	e022      	b.n	800641a <Setmode+0xa6>
	}else if (mode == STATE_FSRX) {
 80063d4:	78fb      	ldrb	r3, [r7, #3]
 80063d6:	2b04      	cmp	r3, #4
 80063d8:	d105      	bne.n	80063e6 <Setmode+0x72>
		temp = temp | STATE_FSRX ;
 80063da:	7bfb      	ldrb	r3, [r7, #15]
 80063dc:	f043 0304 	orr.w	r3, r3, #4
 80063e0:	b2db      	uxtb	r3, r3
 80063e2:	73fb      	strb	r3, [r7, #15]
 80063e4:	e019      	b.n	800641a <Setmode+0xa6>
	}else if (mode == STATE_RXCONTINUOUS) {
 80063e6:	78fb      	ldrb	r3, [r7, #3]
 80063e8:	2b05      	cmp	r3, #5
 80063ea:	d105      	bne.n	80063f8 <Setmode+0x84>
		temp = temp | STATE_RXCONTINUOUS ;
 80063ec:	7bfb      	ldrb	r3, [r7, #15]
 80063ee:	f043 0305 	orr.w	r3, r3, #5
 80063f2:	b2db      	uxtb	r3, r3
 80063f4:	73fb      	strb	r3, [r7, #15]
 80063f6:	e010      	b.n	800641a <Setmode+0xa6>
	}else if (mode == STATE_RXSINGLE) {
 80063f8:	78fb      	ldrb	r3, [r7, #3]
 80063fa:	2b06      	cmp	r3, #6
 80063fc:	d105      	bne.n	800640a <Setmode+0x96>
		temp = temp | STATE_RXSINGLE ;
 80063fe:	7bfb      	ldrb	r3, [r7, #15]
 8006400:	f043 0306 	orr.w	r3, r3, #6
 8006404:	b2db      	uxtb	r3, r3
 8006406:	73fb      	strb	r3, [r7, #15]
 8006408:	e007      	b.n	800641a <Setmode+0xa6>
	}else if (mode == STATE_CAD) {
 800640a:	78fb      	ldrb	r3, [r7, #3]
 800640c:	2b07      	cmp	r3, #7
 800640e:	d104      	bne.n	800641a <Setmode+0xa6>
		temp = temp | STATE_CAD ;
 8006410:	7bfb      	ldrb	r3, [r7, #15]
 8006412:	f043 0307 	orr.w	r3, r3, #7
 8006416:	b2db      	uxtb	r3, r3
 8006418:	73fb      	strb	r3, [r7, #15]
	}
	// go to sleep here
	Sx1278_spiwrite(hspi1, LR_RegOpMode, &temp, 1) ;
 800641a:	f107 020f 	add.w	r2, r7, #15
 800641e:	2301      	movs	r3, #1
 8006420:	2101      	movs	r1, #1
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f7ff ff20 	bl	8006268 <Sx1278_spiwrite>

}
 8006428:	bf00      	nop
 800642a:	3710      	adds	r7, #16
 800642c:	46bd      	mov	sp, r7
 800642e:	bd80      	pop	{r7, pc}

08006430 <set_spreadingfactor>:

static void set_spreadingfactor(SPI_HandleTypeDef *hspi1){
 8006430:	b580      	push	{r7, lr}
 8006432:	b084      	sub	sp, #16
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
	uint8_t temp = 0x03 ;
 8006438:	2303      	movs	r3, #3
 800643a:	73fb      	strb	r3, [r7, #15]
	Sx1278_spiwrite(hspi1, 0x31 ,&temp , 1) ;
 800643c:	f107 020f 	add.w	r2, r7, #15
 8006440:	2301      	movs	r3, #1
 8006442:	2131      	movs	r1, #49	; 0x31
 8006444:	6878      	ldr	r0, [r7, #4]
 8006446:	f7ff ff0f 	bl	8006268 <Sx1278_spiwrite>
	temp = 0x0A ;
 800644a:	230a      	movs	r3, #10
 800644c:	73fb      	strb	r3, [r7, #15]
	Sx1278_spiwrite(hspi1, 0x37 ,&temp , 1) ;
 800644e:	f107 020f 	add.w	r2, r7, #15
 8006452:	2301      	movs	r3, #1
 8006454:	2137      	movs	r1, #55	; 0x37
 8006456:	6878      	ldr	r0, [r7, #4]
 8006458:	f7ff ff06 	bl	8006268 <Sx1278_spiwrite>

	// read the value of the config2 reg
	Sx1278_spiread(hspi1, LR_RegModemConfig2, &temp, 1) ;
 800645c:	f107 020f 	add.w	r2, r7, #15
 8006460:	2301      	movs	r3, #1
 8006462:	211e      	movs	r1, #30
 8006464:	6878      	ldr	r0, [r7, #4]
 8006466:	f7ff ff36 	bl	80062d6 <Sx1278_spiread>
	temp = ((temp & 0x0F ) | (7 << 4)) ;
 800646a:	7bfb      	ldrb	r3, [r7, #15]
 800646c:	b25b      	sxtb	r3, r3
 800646e:	f003 030f 	and.w	r3, r3, #15
 8006472:	b25b      	sxtb	r3, r3
 8006474:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8006478:	b25b      	sxtb	r3, r3
 800647a:	b2db      	uxtb	r3, r3
 800647c:	73fb      	strb	r3, [r7, #15]
	Sx1278_spiwrite(hspi1, LR_RegModemConfig2, &temp, 1) ;
 800647e:	f107 020f 	add.w	r2, r7, #15
 8006482:	2301      	movs	r3, #1
 8006484:	211e      	movs	r1, #30
 8006486:	6878      	ldr	r0, [r7, #4]
 8006488:	f7ff feee 	bl	8006268 <Sx1278_spiwrite>

}
 800648c:	bf00      	nop
 800648e:	3710      	adds	r7, #16
 8006490:	46bd      	mov	sp, r7
 8006492:	bd80      	pop	{r7, pc}

08006494 <set_errorcoding>:

static void set_errorcoding(SPI_HandleTypeDef *hspi1){
 8006494:	b580      	push	{r7, lr}
 8006496:	b084      	sub	sp, #16
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
	uint8_t temp = 0 ;
 800649c:	2300      	movs	r3, #0
 800649e:	73fb      	strb	r3, [r7, #15]
	Sx1278_spiread(hspi1, LR_RegModemConfig1, &temp, 1) ;
 80064a0:	f107 020f 	add.w	r2, r7, #15
 80064a4:	2301      	movs	r3, #1
 80064a6:	211d      	movs	r1, #29
 80064a8:	6878      	ldr	r0, [r7, #4]
 80064aa:	f7ff ff14 	bl	80062d6 <Sx1278_spiread>
	temp = ((temp & 0xF1)|(1<<1)) ;
 80064ae:	7bfb      	ldrb	r3, [r7, #15]
 80064b0:	b25b      	sxtb	r3, r3
 80064b2:	f023 030e 	bic.w	r3, r3, #14
 80064b6:	b25b      	sxtb	r3, r3
 80064b8:	f043 0302 	orr.w	r3, r3, #2
 80064bc:	b25b      	sxtb	r3, r3
 80064be:	b2db      	uxtb	r3, r3
 80064c0:	73fb      	strb	r3, [r7, #15]
	Sx1278_spiread(hspi1, LR_RegModemConfig1, &temp, 1) ;
 80064c2:	f107 020f 	add.w	r2, r7, #15
 80064c6:	2301      	movs	r3, #1
 80064c8:	211d      	movs	r1, #29
 80064ca:	6878      	ldr	r0, [r7, #4]
 80064cc:	f7ff ff03 	bl	80062d6 <Sx1278_spiread>

}
 80064d0:	bf00      	nop
 80064d2:	3710      	adds	r7, #16
 80064d4:	46bd      	mov	sp, r7
 80064d6:	bd80      	pop	{r7, pc}

080064d8 <set_frequency>:

static void set_frequency(SPI_HandleTypeDef *hspi1){
 80064d8:	b580      	push	{r7, lr}
 80064da:	b084      	sub	sp, #16
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
// for 433mhz ;
	uint32_t freq = 0x00806c ;
 80064e0:	f248 036c 	movw	r3, #32876	; 0x806c
 80064e4:	60fb      	str	r3, [r7, #12]
	Sx1278_spiwrite(hspi1, LR_RegFrMsb, (uint8_t*)&freq, 3) ;
 80064e6:	f107 020c 	add.w	r2, r7, #12
 80064ea:	2303      	movs	r3, #3
 80064ec:	2106      	movs	r1, #6
 80064ee:	6878      	ldr	r0, [r7, #4]
 80064f0:	f7ff feba 	bl	8006268 <Sx1278_spiwrite>
}
 80064f4:	bf00      	nop
 80064f6:	3710      	adds	r7, #16
 80064f8:	46bd      	mov	sp, r7
 80064fa:	bd80      	pop	{r7, pc}

080064fc <set_sync>:

static void set_sync(SPI_HandleTypeDef *hspi1){
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b084      	sub	sp, #16
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
	uint8_t temp = 0x44 ;
 8006504:	2344      	movs	r3, #68	; 0x44
 8006506:	73fb      	strb	r3, [r7, #15]
	Sx1278_spiwrite(hspi1, RegSyncWord, &temp, 1);
 8006508:	f107 020f 	add.w	r2, r7, #15
 800650c:	2301      	movs	r3, #1
 800650e:	2139      	movs	r1, #57	; 0x39
 8006510:	6878      	ldr	r0, [r7, #4]
 8006512:	f7ff fea9 	bl	8006268 <Sx1278_spiwrite>
}
 8006516:	bf00      	nop
 8006518:	3710      	adds	r7, #16
 800651a:	46bd      	mov	sp, r7
 800651c:	bd80      	pop	{r7, pc}

0800651e <setcrc>:

static void setcrc(SPI_HandleTypeDef *hspi1){
 800651e:	b580      	push	{r7, lr}
 8006520:	b084      	sub	sp, #16
 8006522:	af00      	add	r7, sp, #0
 8006524:	6078      	str	r0, [r7, #4]
	uint8_t temp = 0 ;
 8006526:	2300      	movs	r3, #0
 8006528:	73fb      	strb	r3, [r7, #15]
	Sx1278_spiread(hspi1, LR_RegModemConfig2, &temp, 1) ;
 800652a:	f107 020f 	add.w	r2, r7, #15
 800652e:	2301      	movs	r3, #1
 8006530:	211e      	movs	r1, #30
 8006532:	6878      	ldr	r0, [r7, #4]
 8006534:	f7ff fecf 	bl	80062d6 <Sx1278_spiread>
	temp = ((temp & 0xF5)|(1<<1)) ;
 8006538:	7bfb      	ldrb	r3, [r7, #15]
 800653a:	b25b      	sxtb	r3, r3
 800653c:	f023 030a 	bic.w	r3, r3, #10
 8006540:	b25b      	sxtb	r3, r3
 8006542:	f043 0302 	orr.w	r3, r3, #2
 8006546:	b25b      	sxtb	r3, r3
 8006548:	b2db      	uxtb	r3, r3
 800654a:	73fb      	strb	r3, [r7, #15]
	Sx1278_spiwrite(hspi1, LR_RegModemConfig2, &temp, 1) ;
 800654c:	f107 020f 	add.w	r2, r7, #15
 8006550:	2301      	movs	r3, #1
 8006552:	211e      	movs	r1, #30
 8006554:	6878      	ldr	r0, [r7, #4]
 8006556:	f7ff fe87 	bl	8006268 <Sx1278_spiwrite>

}
 800655a:	bf00      	nop
 800655c:	3710      	adds	r7, #16
 800655e:	46bd      	mov	sp, r7
 8006560:	bd80      	pop	{r7, pc}

08006562 <set_bandwidth>:

static void set_bandwidth(SPI_HandleTypeDef *hspi1){
 8006562:	b580      	push	{r7, lr}
 8006564:	b084      	sub	sp, #16
 8006566:	af00      	add	r7, sp, #0
 8006568:	6078      	str	r0, [r7, #4]
	uint8_t temp = 0 ;
 800656a:	2300      	movs	r3, #0
 800656c:	73fb      	strb	r3, [r7, #15]
	Sx1278_spiread(hspi1, LR_RegModemConfig1, &temp, 1) ;
 800656e:	f107 020f 	add.w	r2, r7, #15
 8006572:	2301      	movs	r3, #1
 8006574:	211d      	movs	r1, #29
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	f7ff fead 	bl	80062d6 <Sx1278_spiread>
	temp = ((temp & 0x0F)|(1<<7)) ;
 800657c:	7bfb      	ldrb	r3, [r7, #15]
 800657e:	b25b      	sxtb	r3, r3
 8006580:	f003 030f 	and.w	r3, r3, #15
 8006584:	b25b      	sxtb	r3, r3
 8006586:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800658a:	b25b      	sxtb	r3, r3
 800658c:	b2db      	uxtb	r3, r3
 800658e:	73fb      	strb	r3, [r7, #15]
	Sx1278_spiwrite(hspi1, LR_RegModemConfig1, &temp, 1) ;
 8006590:	f107 020f 	add.w	r2, r7, #15
 8006594:	2301      	movs	r3, #1
 8006596:	211d      	movs	r1, #29
 8006598:	6878      	ldr	r0, [r7, #4]
 800659a:	f7ff fe65 	bl	8006268 <Sx1278_spiwrite>

}
 800659e:	bf00      	nop
 80065a0:	3710      	adds	r7, #16
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}

080065a6 <set_headermode>:

static void set_headermode(SPI_HandleTypeDef *hspi1) {
 80065a6:	b580      	push	{r7, lr}
 80065a8:	b084      	sub	sp, #16
 80065aa:	af00      	add	r7, sp, #0
 80065ac:	6078      	str	r0, [r7, #4]
	uint8_t temp = 0 ;
 80065ae:	2300      	movs	r3, #0
 80065b0:	73fb      	strb	r3, [r7, #15]
	Sx1278_spiread(hspi1, LR_RegModemConfig1, &temp, 1) ;
 80065b2:	f107 020f 	add.w	r2, r7, #15
 80065b6:	2301      	movs	r3, #1
 80065b8:	211d      	movs	r1, #29
 80065ba:	6878      	ldr	r0, [r7, #4]
 80065bc:	f7ff fe8b 	bl	80062d6 <Sx1278_spiread>
	temp = ((temp & 0xFE)|(1<<0)) ;
 80065c0:	7bfb      	ldrb	r3, [r7, #15]
 80065c2:	f043 0301 	orr.w	r3, r3, #1
 80065c6:	b2db      	uxtb	r3, r3
 80065c8:	73fb      	strb	r3, [r7, #15]
	Sx1278_spiwrite(hspi1, LR_RegModemConfig1, &temp, 1) ;
 80065ca:	f107 020f 	add.w	r2, r7, #15
 80065ce:	2301      	movs	r3, #1
 80065d0:	211d      	movs	r1, #29
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f7ff fe48 	bl	8006268 <Sx1278_spiwrite>

}
 80065d8:	bf00      	nop
 80065da:	3710      	adds	r7, #16
 80065dc:	46bd      	mov	sp, r7
 80065de:	bd80      	pop	{r7, pc}

080065e0 <set_symbTimeout>:

static void set_symbTimeout(SPI_HandleTypeDef *hspi1){
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b084      	sub	sp, #16
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
	uint8_t temp = 0 ;
 80065e8:	2300      	movs	r3, #0
 80065ea:	73fb      	strb	r3, [r7, #15]
	Sx1278_spiread(hspi1, LR_RegModemConfig2, &temp, 1) ;
 80065ec:	f107 020f 	add.w	r2, r7, #15
 80065f0:	2301      	movs	r3, #1
 80065f2:	211e      	movs	r1, #30
 80065f4:	6878      	ldr	r0, [r7, #4]
 80065f6:	f7ff fe6e 	bl	80062d6 <Sx1278_spiread>
	// for bits 8-9
	temp = ((temp & 0xFE)|(3<<0)) ;
 80065fa:	7bfb      	ldrb	r3, [r7, #15]
 80065fc:	f043 0303 	orr.w	r3, r3, #3
 8006600:	b2db      	uxtb	r3, r3
 8006602:	73fb      	strb	r3, [r7, #15]
	Sx1278_spiwrite(hspi1, LR_RegModemConfig2, &temp, 1) ;
 8006604:	f107 020f 	add.w	r2, r7, #15
 8006608:	2301      	movs	r3, #1
 800660a:	211e      	movs	r1, #30
 800660c:	6878      	ldr	r0, [r7, #4]
 800660e:	f7ff fe2b 	bl	8006268 <Sx1278_spiwrite>

	Sx1278_spiread(hspi1, LR_RegSymbTimeoutLsb, &temp, 1) ;
 8006612:	f107 020f 	add.w	r2, r7, #15
 8006616:	2301      	movs	r3, #1
 8006618:	211f      	movs	r1, #31
 800661a:	6878      	ldr	r0, [r7, #4]
 800661c:	f7ff fe5b 	bl	80062d6 <Sx1278_spiread>
	// for bits 0-7
	temp = ((temp & 0x00)|(0xFF));
 8006620:	23ff      	movs	r3, #255	; 0xff
 8006622:	73fb      	strb	r3, [r7, #15]
	Sx1278_spiwrite(hspi1, LR_RegSymbTimeoutLsb, &temp, 1) ;
 8006624:	f107 020f 	add.w	r2, r7, #15
 8006628:	2301      	movs	r3, #1
 800662a:	211f      	movs	r1, #31
 800662c:	6878      	ldr	r0, [r7, #4]
 800662e:	f7ff fe1b 	bl	8006268 <Sx1278_spiwrite>

}
 8006632:	bf00      	nop
 8006634:	3710      	adds	r7, #16
 8006636:	46bd      	mov	sp, r7
 8006638:	bd80      	pop	{r7, pc}

0800663a <set_payloadlength>:

static void set_payloadlength(SPI_HandleTypeDef *hspi1) {
 800663a:	b580      	push	{r7, lr}
 800663c:	b084      	sub	sp, #16
 800663e:	af00      	add	r7, sp, #0
 8006640:	6078      	str	r0, [r7, #4]
	uint8_t temp = 128 ;
 8006642:	2380      	movs	r3, #128	; 0x80
 8006644:	73fb      	strb	r3, [r7, #15]
	Sx1278_spiwrite(hspi1, LR_RegPayloadLength, &temp, 1) ;
 8006646:	f107 020f 	add.w	r2, r7, #15
 800664a:	2301      	movs	r3, #1
 800664c:	2122      	movs	r1, #34	; 0x22
 800664e:	6878      	ldr	r0, [r7, #4]
 8006650:	f7ff fe0a 	bl	8006268 <Sx1278_spiwrite>
}
 8006654:	bf00      	nop
 8006656:	3710      	adds	r7, #16
 8006658:	46bd      	mov	sp, r7
 800665a:	bd80      	pop	{r7, pc}

0800665c <set_lowdatarateoptimise>:

static void set_lowdatarateoptimise(SPI_HandleTypeDef *hspi1) {
 800665c:	b580      	push	{r7, lr}
 800665e:	b084      	sub	sp, #16
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
	uint8_t temp = 0 ;
 8006664:	2300      	movs	r3, #0
 8006666:	73fb      	strb	r3, [r7, #15]
	Sx1278_spiread(hspi1, LR_RegModemConfig3, &temp, 1) ;
 8006668:	f107 020f 	add.w	r2, r7, #15
 800666c:	2301      	movs	r3, #1
 800666e:	2126      	movs	r1, #38	; 0x26
 8006670:	6878      	ldr	r0, [r7, #4]
 8006672:	f7ff fe30 	bl	80062d6 <Sx1278_spiread>
	temp = ((temp & 0xF7)|(1<<3)) ;
 8006676:	7bfb      	ldrb	r3, [r7, #15]
 8006678:	f043 0308 	orr.w	r3, r3, #8
 800667c:	b2db      	uxtb	r3, r3
 800667e:	73fb      	strb	r3, [r7, #15]
	Sx1278_spiwrite(hspi1, LR_RegModemConfig3, &temp, 1) ;
 8006680:	f107 020f 	add.w	r2, r7, #15
 8006684:	2301      	movs	r3, #1
 8006686:	2126      	movs	r1, #38	; 0x26
 8006688:	6878      	ldr	r0, [r7, #4]
 800668a:	f7ff fded 	bl	8006268 <Sx1278_spiwrite>
}
 800668e:	bf00      	nop
 8006690:	3710      	adds	r7, #16
 8006692:	46bd      	mov	sp, r7
 8006694:	bd80      	pop	{r7, pc}

08006696 <goto_lora>:

static void goto_lora(SPI_HandleTypeDef *hspi1){
 8006696:	b580      	push	{r7, lr}
 8006698:	b084      	sub	sp, #16
 800669a:	af00      	add	r7, sp, #0
 800669c:	6078      	str	r0, [r7, #4]
	uint8_t temp = 0 ;
 800669e:	2300      	movs	r3, #0
 80066a0:	73fb      	strb	r3, [r7, #15]
	// got to sleep mode
	Setmode(hspi1, STATE_SLEEP) ;
 80066a2:	2100      	movs	r1, #0
 80066a4:	6878      	ldr	r0, [r7, #4]
 80066a6:	f7ff fe65 	bl	8006374 <Setmode>
	Sx1278_spiread(hspi1, LR_RegOpMode,&temp , 1) ;
 80066aa:	f107 020f 	add.w	r2, r7, #15
 80066ae:	2301      	movs	r3, #1
 80066b0:	2101      	movs	r1, #1
 80066b2:	6878      	ldr	r0, [r7, #4]
 80066b4:	f7ff fe0f 	bl	80062d6 <Sx1278_spiread>
	// enable the lora mode
	temp = temp | (0x80) ;
 80066b8:	7bfb      	ldrb	r3, [r7, #15]
 80066ba:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80066be:	b2db      	uxtb	r3, r3
 80066c0:	73fb      	strb	r3, [r7, #15]
	// emable low frequencyy mode
	temp = temp | (0x08) ;
 80066c2:	7bfb      	ldrb	r3, [r7, #15]
 80066c4:	f043 0308 	orr.w	r3, r3, #8
 80066c8:	b2db      	uxtb	r3, r3
 80066ca:	73fb      	strb	r3, [r7, #15]
	// using the lora moderm with low fre here
	Sx1278_spiwrite(hspi1, LR_RegOpMode, &temp, 1) ;
 80066cc:	f107 020f 	add.w	r2, r7, #15
 80066d0:	2301      	movs	r3, #1
 80066d2:	2101      	movs	r1, #1
 80066d4:	6878      	ldr	r0, [r7, #4]
 80066d6:	f7ff fdc7 	bl	8006268 <Sx1278_spiwrite>
	// go to standby mode
	Setmode(hspi1, STATE_STDBY) ;
 80066da:	2101      	movs	r1, #1
 80066dc:	6878      	ldr	r0, [r7, #4]
 80066de:	f7ff fe49 	bl	8006374 <Setmode>
	// do the diomapping
	temp = 0x00 ;
 80066e2:	2300      	movs	r3, #0
 80066e4:	73fb      	strb	r3, [r7, #15]
	Sx1278_spiwrite(hspi1, REG_LR_DIOMAPPING1, &temp, 1) ;
 80066e6:	f107 020f 	add.w	r2, r7, #15
 80066ea:	2301      	movs	r3, #1
 80066ec:	2140      	movs	r1, #64	; 0x40
 80066ee:	6878      	ldr	r0, [r7, #4]
 80066f0:	f7ff fdba 	bl	8006268 <Sx1278_spiwrite>
	temp = 0x00 ;
 80066f4:	2300      	movs	r3, #0
 80066f6:	73fb      	strb	r3, [r7, #15]
	Sx1278_spiwrite(hspi1, REG_LR_DIOMAPPING2, &temp, 1) ;
 80066f8:	f107 020f 	add.w	r2, r7, #15
 80066fc:	2301      	movs	r3, #1
 80066fe:	2141      	movs	r1, #65	; 0x41
 8006700:	6878      	ldr	r0, [r7, #4]
 8006702:	f7ff fdb1 	bl	8006268 <Sx1278_spiwrite>

}
 8006706:	bf00      	nop
 8006708:	3710      	adds	r7, #16
 800670a:	46bd      	mov	sp, r7
 800670c:	bd80      	pop	{r7, pc}

0800670e <Sx1278_Init>:

void Sx1278_Init(SPI_HandleTypeDef *hspi1 ){
 800670e:	b580      	push	{r7, lr}
 8006710:	b082      	sub	sp, #8
 8006712:	af00      	add	r7, sp, #0
 8006714:	6078      	str	r0, [r7, #4]

// Reset the lora module over gpio pin
LoRa_reset();
 8006716:	f7ff fe15 	bl	8006344 <LoRa_reset>
// go into lora mode
goto_lora(hspi1) ;
 800671a:	6878      	ldr	r0, [r7, #4]
 800671c:	f7ff ffbb 	bl	8006696 <goto_lora>
// set the frequency
set_frequency(hspi1);
 8006720:	6878      	ldr	r0, [r7, #4]
 8006722:	f7ff fed9 	bl	80064d8 <set_frequency>
// set the sync word
set_sync(hspi1) ;
 8006726:	6878      	ldr	r0, [r7, #4]
 8006728:	f7ff fee8 	bl	80064fc <set_sync>
// set the spreading factor
set_spreadingfactor(hspi1) ;
 800672c:	6878      	ldr	r0, [r7, #4]
 800672e:	f7ff fe7f 	bl	8006430 <set_spreadingfactor>
// set the error coding
set_errorcoding(hspi1) ;
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	f7ff feae 	bl	8006494 <set_errorcoding>
// set the crc setting
setcrc(hspi1) ;
 8006738:	6878      	ldr	r0, [r7, #4]
 800673a:	f7ff fef0 	bl	800651e <setcrc>
// set bandwidth
set_bandwidth (hspi1) ;
 800673e:	6878      	ldr	r0, [r7, #4]
 8006740:	f7ff ff0f 	bl	8006562 <set_bandwidth>
// set headermode
set_headermode(hspi1) ;
 8006744:	6878      	ldr	r0, [r7, #4]
 8006746:	f7ff ff2e 	bl	80065a6 <set_headermode>
// set symboltimeout
set_symbTimeout(hspi1);
 800674a:	6878      	ldr	r0, [r7, #4]
 800674c:	f7ff ff48 	bl	80065e0 <set_symbTimeout>
// set payloadlength
set_payloadlength(hspi1) ;
 8006750:	6878      	ldr	r0, [r7, #4]
 8006752:	f7ff ff72 	bl	800663a <set_payloadlength>
// set datarate optimization
set_lowdatarateoptimise(hspi1) ;
 8006756:	6878      	ldr	r0, [r7, #4]
 8006758:	f7ff ff80 	bl	800665c <set_lowdatarateoptimise>
// set set to standby mode
Setmode(hspi1, STATE_STDBY) ;
 800675c:	2101      	movs	r1, #1
 800675e:	6878      	ldr	r0, [r7, #4]
 8006760:	f7ff fe08 	bl	8006374 <Setmode>
}
 8006764:	bf00      	nop
 8006766:	3708      	adds	r7, #8
 8006768:	46bd      	mov	sp, r7
 800676a:	bd80      	pop	{r7, pc}

0800676c <Sx1278_start_rx>:
//uint8_t temp = 0 ;
//Sx1278_spiwrite(hspi1,LR_RegIrqFlagsMask, &temp, 1);
//
//
// }
void Sx1278_start_rx(SPI_HandleTypeDef *hspi1 ){
 800676c:	b580      	push	{r7, lr}
 800676e:	b082      	sub	sp, #8
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
	// got to rxcontinous mode
	Setmode(hspi1, STATE_RXCONTINUOUS) ;
 8006774:	2105      	movs	r1, #5
 8006776:	6878      	ldr	r0, [r7, #4]
 8006778:	f7ff fdfc 	bl	8006374 <Setmode>

}
 800677c:	bf00      	nop
 800677e:	3708      	adds	r7, #8
 8006780:	46bd      	mov	sp, r7
 8006782:	bd80      	pop	{r7, pc}

08006784 <Sx1278_recieve>:
void Sx1278_recieve(SPI_HandleTypeDef *hspi1 , uint8_t *buff){
 8006784:	b580      	push	{r7, lr}
 8006786:	b084      	sub	sp, #16
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
 800678c:	6039      	str	r1, [r7, #0]
	uint8_t temp = 0 ;
 800678e:	2300      	movs	r3, #0
 8006790:	73bb      	strb	r3, [r7, #14]
	// got to standdby mode
	Setmode(hspi1, STATE_STDBY) ;
 8006792:	2101      	movs	r1, #1
 8006794:	6878      	ldr	r0, [r7, #4]
 8006796:	f7ff fded 	bl	8006374 <Setmode>
	// read the irq flags
	Sx1278_spiread(hspi1, LR_RegIrqFlags, &temp, 1) ;
 800679a:	f107 020e 	add.w	r2, r7, #14
 800679e:	2301      	movs	r3, #1
 80067a0:	2112      	movs	r1, #18
 80067a2:	6878      	ldr	r0, [r7, #4]
 80067a4:	f7ff fd97 	bl	80062d6 <Sx1278_spiread>
	if ((temp & 0x40 ) != 0 ){
 80067a8:	7bbb      	ldrb	r3, [r7, #14]
 80067aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d030      	beq.n	8006814 <Sx1278_recieve+0x90>
		temp = 0xff ;
 80067b2:	23ff      	movs	r3, #255	; 0xff
 80067b4:	73bb      	strb	r3, [r7, #14]
		Sx1278_spiwrite(hspi1, LR_RegIrqFlags, &temp, 1) ;
 80067b6:	f107 020e 	add.w	r2, r7, #14
 80067ba:	2301      	movs	r3, #1
 80067bc:	2112      	movs	r1, #18
 80067be:	6878      	ldr	r0, [r7, #4]
 80067c0:	f7ff fd52 	bl	8006268 <Sx1278_spiwrite>
		// set the rx fifo buffer adddr
		Sx1278_spiread(hspi1, LR_RegFifoRxCurrentaddr, &temp, 1) ;
 80067c4:	f107 020e 	add.w	r2, r7, #14
 80067c8:	2301      	movs	r3, #1
 80067ca:	2110      	movs	r1, #16
 80067cc:	6878      	ldr	r0, [r7, #4]
 80067ce:	f7ff fd82 	bl	80062d6 <Sx1278_spiread>
		// write the value of rx buffer addr to main addr pointer
		Sx1278_spiwrite(hspi1, LR_RegFifoAddrPtr, &temp, 1) ;
 80067d2:	f107 020e 	add.w	r2, r7, #14
 80067d6:	2301      	movs	r3, #1
 80067d8:	210d      	movs	r1, #13
 80067da:	6878      	ldr	r0, [r7, #4]
 80067dc:	f7ff fd44 	bl	8006268 <Sx1278_spiwrite>
		// read the payload length recieved
		Sx1278_spiread(hspi1, LR_RegPayloadLength, &temp, 1) ;
 80067e0:	f107 020e 	add.w	r2, r7, #14
 80067e4:	2301      	movs	r3, #1
 80067e6:	2122      	movs	r1, #34	; 0x22
 80067e8:	6878      	ldr	r0, [r7, #4]
 80067ea:	f7ff fd74 	bl	80062d6 <Sx1278_spiread>

		for (uint8_t i = 0; i < temp ; i++) {
 80067ee:	2300      	movs	r3, #0
 80067f0:	73fb      	strb	r3, [r7, #15]
 80067f2:	e00b      	b.n	800680c <Sx1278_recieve+0x88>
				Sx1278_spiread(hspi1, LR_RegFifo, buff, 1) ;
 80067f4:	2301      	movs	r3, #1
 80067f6:	683a      	ldr	r2, [r7, #0]
 80067f8:	2100      	movs	r1, #0
 80067fa:	6878      	ldr	r0, [r7, #4]
 80067fc:	f7ff fd6b 	bl	80062d6 <Sx1278_spiread>
				buff++ ;
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	3301      	adds	r3, #1
 8006804:	603b      	str	r3, [r7, #0]
		for (uint8_t i = 0; i < temp ; i++) {
 8006806:	7bfb      	ldrb	r3, [r7, #15]
 8006808:	3301      	adds	r3, #1
 800680a:	73fb      	strb	r3, [r7, #15]
 800680c:	7bbb      	ldrb	r3, [r7, #14]
 800680e:	7bfa      	ldrb	r2, [r7, #15]
 8006810:	429a      	cmp	r2, r3
 8006812:	d3ef      	bcc.n	80067f4 <Sx1278_recieve+0x70>
		}
	}
	Setmode(hspi1, STATE_RXCONTINUOUS) ;
 8006814:	2105      	movs	r1, #5
 8006816:	6878      	ldr	r0, [r7, #4]
 8006818:	f7ff fdac 	bl	8006374 <Setmode>
	return  ;
 800681c:	bf00      	nop
}
 800681e:	3710      	adds	r7, #16
 8006820:	46bd      	mov	sp, r7
 8006822:	bd80      	pop	{r7, pc}

08006824 <Sx1278_send>:

void Sx1278_send(SPI_HandleTypeDef *hspi1 , uint8_t *buff , uint8_t length){
 8006824:	b580      	push	{r7, lr}
 8006826:	b086      	sub	sp, #24
 8006828:	af00      	add	r7, sp, #0
 800682a:	60f8      	str	r0, [r7, #12]
 800682c:	60b9      	str	r1, [r7, #8]
 800682e:	4613      	mov	r3, r2
 8006830:	71fb      	strb	r3, [r7, #7]
uint8_t temp = 0;
 8006832:	2300      	movs	r3, #0
 8006834:	757b      	strb	r3, [r7, #21]
uint16_t timeout = 1000 ;
 8006836:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800683a:	82fb      	strh	r3, [r7, #22]
// got to standby mode
Setmode(hspi1, STATE_STDBY) ;
 800683c:	2101      	movs	r1, #1
 800683e:	68f8      	ldr	r0, [r7, #12]
 8006840:	f7ff fd98 	bl	8006374 <Setmode>
// read the fifotxbaseaddr
Sx1278_spiread(hspi1, LR_RegFifoTxBaseAddr, &temp, 1) ;
 8006844:	f107 0215 	add.w	r2, r7, #21
 8006848:	2301      	movs	r3, #1
 800684a:	210e      	movs	r1, #14
 800684c:	68f8      	ldr	r0, [r7, #12]
 800684e:	f7ff fd42 	bl	80062d6 <Sx1278_spiread>
// modify the fifo addr pointer
Sx1278_spiread(hspi1, LR_RegFifoAddrPtr, &temp, 1) ;
 8006852:	f107 0215 	add.w	r2, r7, #21
 8006856:	2301      	movs	r3, #1
 8006858:	210d      	movs	r1, #13
 800685a:	68f8      	ldr	r0, [r7, #12]
 800685c:	f7ff fd3b 	bl	80062d6 <Sx1278_spiread>
// put the amount of data you want to transmitt
temp = length ;
 8006860:	79fb      	ldrb	r3, [r7, #7]
 8006862:	757b      	strb	r3, [r7, #21]
Sx1278_spiread(hspi1, LR_RegPayloadLength, &temp, 1) ;
 8006864:	f107 0215 	add.w	r2, r7, #21
 8006868:	2301      	movs	r3, #1
 800686a:	2122      	movs	r1, #34	; 0x22
 800686c:	68f8      	ldr	r0, [r7, #12]
 800686e:	f7ff fd32 	bl	80062d6 <Sx1278_spiread>
// write to the fifo buffer
Sx1278_spiread(hspi1, LR_RegFifo, buff, length) ;
 8006872:	79fb      	ldrb	r3, [r7, #7]
 8006874:	68ba      	ldr	r2, [r7, #8]
 8006876:	2100      	movs	r1, #0
 8006878:	68f8      	ldr	r0, [r7, #12]
 800687a:	f7ff fd2c 	bl	80062d6 <Sx1278_spiread>

while(1){
	 Sx1278_spiread(hspi1, LR_RegIrqFlags, &temp, 1);
 800687e:	f107 0215 	add.w	r2, r7, #21
 8006882:	2301      	movs	r3, #1
 8006884:	2112      	movs	r1, #18
 8006886:	68f8      	ldr	r0, [r7, #12]
 8006888:	f7ff fd25 	bl	80062d6 <Sx1278_spiread>
	if((temp & 0x08)!=0){
 800688c:	7d7b      	ldrb	r3, [r7, #21]
 800688e:	f003 0308 	and.w	r3, r3, #8
 8006892:	2b00      	cmp	r3, #0
 8006894:	d00d      	beq.n	80068b2 <Sx1278_send+0x8e>
		temp = 0xff ;
 8006896:	23ff      	movs	r3, #255	; 0xff
 8006898:	757b      	strb	r3, [r7, #21]
		Sx1278_spiwrite(hspi1, LR_RegIrqFlags, &temp, 1);
 800689a:	f107 0215 	add.w	r2, r7, #21
 800689e:	2301      	movs	r3, #1
 80068a0:	2112      	movs	r1, #18
 80068a2:	68f8      	ldr	r0, [r7, #12]
 80068a4:	f7ff fce0 	bl	8006268 <Sx1278_spiwrite>
		Setmode(hspi1, STATE_STDBY) ;
 80068a8:	2101      	movs	r1, #1
 80068aa:	68f8      	ldr	r0, [r7, #12]
 80068ac:	f7ff fd62 	bl	8006374 <Setmode>
		return ;
 80068b0:	e00e      	b.n	80068d0 <Sx1278_send+0xac>
	}
	else{
		if(--timeout==0){
 80068b2:	8afb      	ldrh	r3, [r7, #22]
 80068b4:	3b01      	subs	r3, #1
 80068b6:	82fb      	strh	r3, [r7, #22]
 80068b8:	8afb      	ldrh	r3, [r7, #22]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d104      	bne.n	80068c8 <Sx1278_send+0xa4>
			Setmode(hspi1, STATE_STDBY) ;
 80068be:	2101      	movs	r1, #1
 80068c0:	68f8      	ldr	r0, [r7, #12]
 80068c2:	f7ff fd57 	bl	8006374 <Setmode>
			return ;
 80068c6:	e003      	b.n	80068d0 <Sx1278_send+0xac>
		}
	}
	HAL_Delay(1);
 80068c8:	2001      	movs	r0, #1
 80068ca:	f7fb fa27 	bl	8001d1c <HAL_Delay>
	 Sx1278_spiread(hspi1, LR_RegIrqFlags, &temp, 1);
 80068ce:	e7d6      	b.n	800687e <Sx1278_send+0x5a>
}

}
 80068d0:	3718      	adds	r7, #24
 80068d2:	46bd      	mov	sp, r7
 80068d4:	bd80      	pop	{r7, pc}
	...

080068d8 <__errno>:
 80068d8:	4b01      	ldr	r3, [pc, #4]	; (80068e0 <__errno+0x8>)
 80068da:	6818      	ldr	r0, [r3, #0]
 80068dc:	4770      	bx	lr
 80068de:	bf00      	nop
 80068e0:	2000010c 	.word	0x2000010c

080068e4 <__libc_init_array>:
 80068e4:	b570      	push	{r4, r5, r6, lr}
 80068e6:	2600      	movs	r6, #0
 80068e8:	4d0c      	ldr	r5, [pc, #48]	; (800691c <__libc_init_array+0x38>)
 80068ea:	4c0d      	ldr	r4, [pc, #52]	; (8006920 <__libc_init_array+0x3c>)
 80068ec:	1b64      	subs	r4, r4, r5
 80068ee:	10a4      	asrs	r4, r4, #2
 80068f0:	42a6      	cmp	r6, r4
 80068f2:	d109      	bne.n	8006908 <__libc_init_array+0x24>
 80068f4:	f003 fa36 	bl	8009d64 <_init>
 80068f8:	2600      	movs	r6, #0
 80068fa:	4d0a      	ldr	r5, [pc, #40]	; (8006924 <__libc_init_array+0x40>)
 80068fc:	4c0a      	ldr	r4, [pc, #40]	; (8006928 <__libc_init_array+0x44>)
 80068fe:	1b64      	subs	r4, r4, r5
 8006900:	10a4      	asrs	r4, r4, #2
 8006902:	42a6      	cmp	r6, r4
 8006904:	d105      	bne.n	8006912 <__libc_init_array+0x2e>
 8006906:	bd70      	pop	{r4, r5, r6, pc}
 8006908:	f855 3b04 	ldr.w	r3, [r5], #4
 800690c:	4798      	blx	r3
 800690e:	3601      	adds	r6, #1
 8006910:	e7ee      	b.n	80068f0 <__libc_init_array+0xc>
 8006912:	f855 3b04 	ldr.w	r3, [r5], #4
 8006916:	4798      	blx	r3
 8006918:	3601      	adds	r6, #1
 800691a:	e7f2      	b.n	8006902 <__libc_init_array+0x1e>
 800691c:	0800a40c 	.word	0x0800a40c
 8006920:	0800a40c 	.word	0x0800a40c
 8006924:	0800a40c 	.word	0x0800a40c
 8006928:	0800a410 	.word	0x0800a410

0800692c <memset>:
 800692c:	4603      	mov	r3, r0
 800692e:	4402      	add	r2, r0
 8006930:	4293      	cmp	r3, r2
 8006932:	d100      	bne.n	8006936 <memset+0xa>
 8006934:	4770      	bx	lr
 8006936:	f803 1b01 	strb.w	r1, [r3], #1
 800693a:	e7f9      	b.n	8006930 <memset+0x4>

0800693c <__cvt>:
 800693c:	2b00      	cmp	r3, #0
 800693e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006942:	461f      	mov	r7, r3
 8006944:	bfbb      	ittet	lt
 8006946:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800694a:	461f      	movlt	r7, r3
 800694c:	2300      	movge	r3, #0
 800694e:	232d      	movlt	r3, #45	; 0x2d
 8006950:	b088      	sub	sp, #32
 8006952:	4614      	mov	r4, r2
 8006954:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006956:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006958:	7013      	strb	r3, [r2, #0]
 800695a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800695c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8006960:	f023 0820 	bic.w	r8, r3, #32
 8006964:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006968:	d005      	beq.n	8006976 <__cvt+0x3a>
 800696a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800696e:	d100      	bne.n	8006972 <__cvt+0x36>
 8006970:	3501      	adds	r5, #1
 8006972:	2302      	movs	r3, #2
 8006974:	e000      	b.n	8006978 <__cvt+0x3c>
 8006976:	2303      	movs	r3, #3
 8006978:	aa07      	add	r2, sp, #28
 800697a:	9204      	str	r2, [sp, #16]
 800697c:	aa06      	add	r2, sp, #24
 800697e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006982:	e9cd 3500 	strd	r3, r5, [sp]
 8006986:	4622      	mov	r2, r4
 8006988:	463b      	mov	r3, r7
 800698a:	f000 fe11 	bl	80075b0 <_dtoa_r>
 800698e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006992:	4606      	mov	r6, r0
 8006994:	d102      	bne.n	800699c <__cvt+0x60>
 8006996:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006998:	07db      	lsls	r3, r3, #31
 800699a:	d522      	bpl.n	80069e2 <__cvt+0xa6>
 800699c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80069a0:	eb06 0905 	add.w	r9, r6, r5
 80069a4:	d110      	bne.n	80069c8 <__cvt+0x8c>
 80069a6:	7833      	ldrb	r3, [r6, #0]
 80069a8:	2b30      	cmp	r3, #48	; 0x30
 80069aa:	d10a      	bne.n	80069c2 <__cvt+0x86>
 80069ac:	2200      	movs	r2, #0
 80069ae:	2300      	movs	r3, #0
 80069b0:	4620      	mov	r0, r4
 80069b2:	4639      	mov	r1, r7
 80069b4:	f7f9 fff8 	bl	80009a8 <__aeabi_dcmpeq>
 80069b8:	b918      	cbnz	r0, 80069c2 <__cvt+0x86>
 80069ba:	f1c5 0501 	rsb	r5, r5, #1
 80069be:	f8ca 5000 	str.w	r5, [sl]
 80069c2:	f8da 3000 	ldr.w	r3, [sl]
 80069c6:	4499      	add	r9, r3
 80069c8:	2200      	movs	r2, #0
 80069ca:	2300      	movs	r3, #0
 80069cc:	4620      	mov	r0, r4
 80069ce:	4639      	mov	r1, r7
 80069d0:	f7f9 ffea 	bl	80009a8 <__aeabi_dcmpeq>
 80069d4:	b108      	cbz	r0, 80069da <__cvt+0x9e>
 80069d6:	f8cd 901c 	str.w	r9, [sp, #28]
 80069da:	2230      	movs	r2, #48	; 0x30
 80069dc:	9b07      	ldr	r3, [sp, #28]
 80069de:	454b      	cmp	r3, r9
 80069e0:	d307      	bcc.n	80069f2 <__cvt+0xb6>
 80069e2:	4630      	mov	r0, r6
 80069e4:	9b07      	ldr	r3, [sp, #28]
 80069e6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80069e8:	1b9b      	subs	r3, r3, r6
 80069ea:	6013      	str	r3, [r2, #0]
 80069ec:	b008      	add	sp, #32
 80069ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069f2:	1c59      	adds	r1, r3, #1
 80069f4:	9107      	str	r1, [sp, #28]
 80069f6:	701a      	strb	r2, [r3, #0]
 80069f8:	e7f0      	b.n	80069dc <__cvt+0xa0>

080069fa <__exponent>:
 80069fa:	4603      	mov	r3, r0
 80069fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80069fe:	2900      	cmp	r1, #0
 8006a00:	f803 2b02 	strb.w	r2, [r3], #2
 8006a04:	bfb6      	itet	lt
 8006a06:	222d      	movlt	r2, #45	; 0x2d
 8006a08:	222b      	movge	r2, #43	; 0x2b
 8006a0a:	4249      	neglt	r1, r1
 8006a0c:	2909      	cmp	r1, #9
 8006a0e:	7042      	strb	r2, [r0, #1]
 8006a10:	dd2b      	ble.n	8006a6a <__exponent+0x70>
 8006a12:	f10d 0407 	add.w	r4, sp, #7
 8006a16:	46a4      	mov	ip, r4
 8006a18:	270a      	movs	r7, #10
 8006a1a:	fb91 f6f7 	sdiv	r6, r1, r7
 8006a1e:	460a      	mov	r2, r1
 8006a20:	46a6      	mov	lr, r4
 8006a22:	fb07 1516 	mls	r5, r7, r6, r1
 8006a26:	2a63      	cmp	r2, #99	; 0x63
 8006a28:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8006a2c:	4631      	mov	r1, r6
 8006a2e:	f104 34ff 	add.w	r4, r4, #4294967295
 8006a32:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006a36:	dcf0      	bgt.n	8006a1a <__exponent+0x20>
 8006a38:	3130      	adds	r1, #48	; 0x30
 8006a3a:	f1ae 0502 	sub.w	r5, lr, #2
 8006a3e:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006a42:	4629      	mov	r1, r5
 8006a44:	1c44      	adds	r4, r0, #1
 8006a46:	4561      	cmp	r1, ip
 8006a48:	d30a      	bcc.n	8006a60 <__exponent+0x66>
 8006a4a:	f10d 0209 	add.w	r2, sp, #9
 8006a4e:	eba2 020e 	sub.w	r2, r2, lr
 8006a52:	4565      	cmp	r5, ip
 8006a54:	bf88      	it	hi
 8006a56:	2200      	movhi	r2, #0
 8006a58:	4413      	add	r3, r2
 8006a5a:	1a18      	subs	r0, r3, r0
 8006a5c:	b003      	add	sp, #12
 8006a5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a60:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006a64:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006a68:	e7ed      	b.n	8006a46 <__exponent+0x4c>
 8006a6a:	2330      	movs	r3, #48	; 0x30
 8006a6c:	3130      	adds	r1, #48	; 0x30
 8006a6e:	7083      	strb	r3, [r0, #2]
 8006a70:	70c1      	strb	r1, [r0, #3]
 8006a72:	1d03      	adds	r3, r0, #4
 8006a74:	e7f1      	b.n	8006a5a <__exponent+0x60>
	...

08006a78 <_printf_float>:
 8006a78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a7c:	b091      	sub	sp, #68	; 0x44
 8006a7e:	460c      	mov	r4, r1
 8006a80:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8006a84:	4616      	mov	r6, r2
 8006a86:	461f      	mov	r7, r3
 8006a88:	4605      	mov	r5, r0
 8006a8a:	f001 fd33 	bl	80084f4 <_localeconv_r>
 8006a8e:	6803      	ldr	r3, [r0, #0]
 8006a90:	4618      	mov	r0, r3
 8006a92:	9309      	str	r3, [sp, #36]	; 0x24
 8006a94:	f7f9 fb5c 	bl	8000150 <strlen>
 8006a98:	2300      	movs	r3, #0
 8006a9a:	930e      	str	r3, [sp, #56]	; 0x38
 8006a9c:	f8d8 3000 	ldr.w	r3, [r8]
 8006aa0:	900a      	str	r0, [sp, #40]	; 0x28
 8006aa2:	3307      	adds	r3, #7
 8006aa4:	f023 0307 	bic.w	r3, r3, #7
 8006aa8:	f103 0208 	add.w	r2, r3, #8
 8006aac:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006ab0:	f8d4 b000 	ldr.w	fp, [r4]
 8006ab4:	f8c8 2000 	str.w	r2, [r8]
 8006ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006abc:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006ac0:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8006ac4:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8006ac8:	930b      	str	r3, [sp, #44]	; 0x2c
 8006aca:	f04f 32ff 	mov.w	r2, #4294967295
 8006ace:	4640      	mov	r0, r8
 8006ad0:	4b9c      	ldr	r3, [pc, #624]	; (8006d44 <_printf_float+0x2cc>)
 8006ad2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006ad4:	f7f9 ff9a 	bl	8000a0c <__aeabi_dcmpun>
 8006ad8:	bb70      	cbnz	r0, 8006b38 <_printf_float+0xc0>
 8006ada:	f04f 32ff 	mov.w	r2, #4294967295
 8006ade:	4640      	mov	r0, r8
 8006ae0:	4b98      	ldr	r3, [pc, #608]	; (8006d44 <_printf_float+0x2cc>)
 8006ae2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006ae4:	f7f9 ff74 	bl	80009d0 <__aeabi_dcmple>
 8006ae8:	bb30      	cbnz	r0, 8006b38 <_printf_float+0xc0>
 8006aea:	2200      	movs	r2, #0
 8006aec:	2300      	movs	r3, #0
 8006aee:	4640      	mov	r0, r8
 8006af0:	4651      	mov	r1, sl
 8006af2:	f7f9 ff63 	bl	80009bc <__aeabi_dcmplt>
 8006af6:	b110      	cbz	r0, 8006afe <_printf_float+0x86>
 8006af8:	232d      	movs	r3, #45	; 0x2d
 8006afa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006afe:	4b92      	ldr	r3, [pc, #584]	; (8006d48 <_printf_float+0x2d0>)
 8006b00:	4892      	ldr	r0, [pc, #584]	; (8006d4c <_printf_float+0x2d4>)
 8006b02:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006b06:	bf94      	ite	ls
 8006b08:	4698      	movls	r8, r3
 8006b0a:	4680      	movhi	r8, r0
 8006b0c:	2303      	movs	r3, #3
 8006b0e:	f04f 0a00 	mov.w	sl, #0
 8006b12:	6123      	str	r3, [r4, #16]
 8006b14:	f02b 0304 	bic.w	r3, fp, #4
 8006b18:	6023      	str	r3, [r4, #0]
 8006b1a:	4633      	mov	r3, r6
 8006b1c:	4621      	mov	r1, r4
 8006b1e:	4628      	mov	r0, r5
 8006b20:	9700      	str	r7, [sp, #0]
 8006b22:	aa0f      	add	r2, sp, #60	; 0x3c
 8006b24:	f000 f9d4 	bl	8006ed0 <_printf_common>
 8006b28:	3001      	adds	r0, #1
 8006b2a:	f040 8090 	bne.w	8006c4e <_printf_float+0x1d6>
 8006b2e:	f04f 30ff 	mov.w	r0, #4294967295
 8006b32:	b011      	add	sp, #68	; 0x44
 8006b34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b38:	4642      	mov	r2, r8
 8006b3a:	4653      	mov	r3, sl
 8006b3c:	4640      	mov	r0, r8
 8006b3e:	4651      	mov	r1, sl
 8006b40:	f7f9 ff64 	bl	8000a0c <__aeabi_dcmpun>
 8006b44:	b148      	cbz	r0, 8006b5a <_printf_float+0xe2>
 8006b46:	f1ba 0f00 	cmp.w	sl, #0
 8006b4a:	bfb8      	it	lt
 8006b4c:	232d      	movlt	r3, #45	; 0x2d
 8006b4e:	4880      	ldr	r0, [pc, #512]	; (8006d50 <_printf_float+0x2d8>)
 8006b50:	bfb8      	it	lt
 8006b52:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006b56:	4b7f      	ldr	r3, [pc, #508]	; (8006d54 <_printf_float+0x2dc>)
 8006b58:	e7d3      	b.n	8006b02 <_printf_float+0x8a>
 8006b5a:	6863      	ldr	r3, [r4, #4]
 8006b5c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8006b60:	1c5a      	adds	r2, r3, #1
 8006b62:	d142      	bne.n	8006bea <_printf_float+0x172>
 8006b64:	2306      	movs	r3, #6
 8006b66:	6063      	str	r3, [r4, #4]
 8006b68:	2200      	movs	r2, #0
 8006b6a:	9206      	str	r2, [sp, #24]
 8006b6c:	aa0e      	add	r2, sp, #56	; 0x38
 8006b6e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8006b72:	aa0d      	add	r2, sp, #52	; 0x34
 8006b74:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8006b78:	9203      	str	r2, [sp, #12]
 8006b7a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8006b7e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006b82:	6023      	str	r3, [r4, #0]
 8006b84:	6863      	ldr	r3, [r4, #4]
 8006b86:	4642      	mov	r2, r8
 8006b88:	9300      	str	r3, [sp, #0]
 8006b8a:	4628      	mov	r0, r5
 8006b8c:	4653      	mov	r3, sl
 8006b8e:	910b      	str	r1, [sp, #44]	; 0x2c
 8006b90:	f7ff fed4 	bl	800693c <__cvt>
 8006b94:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006b96:	4680      	mov	r8, r0
 8006b98:	2947      	cmp	r1, #71	; 0x47
 8006b9a:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006b9c:	d108      	bne.n	8006bb0 <_printf_float+0x138>
 8006b9e:	1cc8      	adds	r0, r1, #3
 8006ba0:	db02      	blt.n	8006ba8 <_printf_float+0x130>
 8006ba2:	6863      	ldr	r3, [r4, #4]
 8006ba4:	4299      	cmp	r1, r3
 8006ba6:	dd40      	ble.n	8006c2a <_printf_float+0x1b2>
 8006ba8:	f1a9 0902 	sub.w	r9, r9, #2
 8006bac:	fa5f f989 	uxtb.w	r9, r9
 8006bb0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006bb4:	d81f      	bhi.n	8006bf6 <_printf_float+0x17e>
 8006bb6:	464a      	mov	r2, r9
 8006bb8:	3901      	subs	r1, #1
 8006bba:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006bbe:	910d      	str	r1, [sp, #52]	; 0x34
 8006bc0:	f7ff ff1b 	bl	80069fa <__exponent>
 8006bc4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006bc6:	4682      	mov	sl, r0
 8006bc8:	1813      	adds	r3, r2, r0
 8006bca:	2a01      	cmp	r2, #1
 8006bcc:	6123      	str	r3, [r4, #16]
 8006bce:	dc02      	bgt.n	8006bd6 <_printf_float+0x15e>
 8006bd0:	6822      	ldr	r2, [r4, #0]
 8006bd2:	07d2      	lsls	r2, r2, #31
 8006bd4:	d501      	bpl.n	8006bda <_printf_float+0x162>
 8006bd6:	3301      	adds	r3, #1
 8006bd8:	6123      	str	r3, [r4, #16]
 8006bda:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d09b      	beq.n	8006b1a <_printf_float+0xa2>
 8006be2:	232d      	movs	r3, #45	; 0x2d
 8006be4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006be8:	e797      	b.n	8006b1a <_printf_float+0xa2>
 8006bea:	2947      	cmp	r1, #71	; 0x47
 8006bec:	d1bc      	bne.n	8006b68 <_printf_float+0xf0>
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d1ba      	bne.n	8006b68 <_printf_float+0xf0>
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	e7b7      	b.n	8006b66 <_printf_float+0xee>
 8006bf6:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8006bfa:	d118      	bne.n	8006c2e <_printf_float+0x1b6>
 8006bfc:	2900      	cmp	r1, #0
 8006bfe:	6863      	ldr	r3, [r4, #4]
 8006c00:	dd0b      	ble.n	8006c1a <_printf_float+0x1a2>
 8006c02:	6121      	str	r1, [r4, #16]
 8006c04:	b913      	cbnz	r3, 8006c0c <_printf_float+0x194>
 8006c06:	6822      	ldr	r2, [r4, #0]
 8006c08:	07d0      	lsls	r0, r2, #31
 8006c0a:	d502      	bpl.n	8006c12 <_printf_float+0x19a>
 8006c0c:	3301      	adds	r3, #1
 8006c0e:	440b      	add	r3, r1
 8006c10:	6123      	str	r3, [r4, #16]
 8006c12:	f04f 0a00 	mov.w	sl, #0
 8006c16:	65a1      	str	r1, [r4, #88]	; 0x58
 8006c18:	e7df      	b.n	8006bda <_printf_float+0x162>
 8006c1a:	b913      	cbnz	r3, 8006c22 <_printf_float+0x1aa>
 8006c1c:	6822      	ldr	r2, [r4, #0]
 8006c1e:	07d2      	lsls	r2, r2, #31
 8006c20:	d501      	bpl.n	8006c26 <_printf_float+0x1ae>
 8006c22:	3302      	adds	r3, #2
 8006c24:	e7f4      	b.n	8006c10 <_printf_float+0x198>
 8006c26:	2301      	movs	r3, #1
 8006c28:	e7f2      	b.n	8006c10 <_printf_float+0x198>
 8006c2a:	f04f 0967 	mov.w	r9, #103	; 0x67
 8006c2e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c30:	4299      	cmp	r1, r3
 8006c32:	db05      	blt.n	8006c40 <_printf_float+0x1c8>
 8006c34:	6823      	ldr	r3, [r4, #0]
 8006c36:	6121      	str	r1, [r4, #16]
 8006c38:	07d8      	lsls	r0, r3, #31
 8006c3a:	d5ea      	bpl.n	8006c12 <_printf_float+0x19a>
 8006c3c:	1c4b      	adds	r3, r1, #1
 8006c3e:	e7e7      	b.n	8006c10 <_printf_float+0x198>
 8006c40:	2900      	cmp	r1, #0
 8006c42:	bfcc      	ite	gt
 8006c44:	2201      	movgt	r2, #1
 8006c46:	f1c1 0202 	rsble	r2, r1, #2
 8006c4a:	4413      	add	r3, r2
 8006c4c:	e7e0      	b.n	8006c10 <_printf_float+0x198>
 8006c4e:	6823      	ldr	r3, [r4, #0]
 8006c50:	055a      	lsls	r2, r3, #21
 8006c52:	d407      	bmi.n	8006c64 <_printf_float+0x1ec>
 8006c54:	6923      	ldr	r3, [r4, #16]
 8006c56:	4642      	mov	r2, r8
 8006c58:	4631      	mov	r1, r6
 8006c5a:	4628      	mov	r0, r5
 8006c5c:	47b8      	blx	r7
 8006c5e:	3001      	adds	r0, #1
 8006c60:	d12b      	bne.n	8006cba <_printf_float+0x242>
 8006c62:	e764      	b.n	8006b2e <_printf_float+0xb6>
 8006c64:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006c68:	f240 80dd 	bls.w	8006e26 <_printf_float+0x3ae>
 8006c6c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006c70:	2200      	movs	r2, #0
 8006c72:	2300      	movs	r3, #0
 8006c74:	f7f9 fe98 	bl	80009a8 <__aeabi_dcmpeq>
 8006c78:	2800      	cmp	r0, #0
 8006c7a:	d033      	beq.n	8006ce4 <_printf_float+0x26c>
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	4631      	mov	r1, r6
 8006c80:	4628      	mov	r0, r5
 8006c82:	4a35      	ldr	r2, [pc, #212]	; (8006d58 <_printf_float+0x2e0>)
 8006c84:	47b8      	blx	r7
 8006c86:	3001      	adds	r0, #1
 8006c88:	f43f af51 	beq.w	8006b2e <_printf_float+0xb6>
 8006c8c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006c90:	429a      	cmp	r2, r3
 8006c92:	db02      	blt.n	8006c9a <_printf_float+0x222>
 8006c94:	6823      	ldr	r3, [r4, #0]
 8006c96:	07d8      	lsls	r0, r3, #31
 8006c98:	d50f      	bpl.n	8006cba <_printf_float+0x242>
 8006c9a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006c9e:	4631      	mov	r1, r6
 8006ca0:	4628      	mov	r0, r5
 8006ca2:	47b8      	blx	r7
 8006ca4:	3001      	adds	r0, #1
 8006ca6:	f43f af42 	beq.w	8006b2e <_printf_float+0xb6>
 8006caa:	f04f 0800 	mov.w	r8, #0
 8006cae:	f104 091a 	add.w	r9, r4, #26
 8006cb2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006cb4:	3b01      	subs	r3, #1
 8006cb6:	4543      	cmp	r3, r8
 8006cb8:	dc09      	bgt.n	8006cce <_printf_float+0x256>
 8006cba:	6823      	ldr	r3, [r4, #0]
 8006cbc:	079b      	lsls	r3, r3, #30
 8006cbe:	f100 8102 	bmi.w	8006ec6 <_printf_float+0x44e>
 8006cc2:	68e0      	ldr	r0, [r4, #12]
 8006cc4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006cc6:	4298      	cmp	r0, r3
 8006cc8:	bfb8      	it	lt
 8006cca:	4618      	movlt	r0, r3
 8006ccc:	e731      	b.n	8006b32 <_printf_float+0xba>
 8006cce:	2301      	movs	r3, #1
 8006cd0:	464a      	mov	r2, r9
 8006cd2:	4631      	mov	r1, r6
 8006cd4:	4628      	mov	r0, r5
 8006cd6:	47b8      	blx	r7
 8006cd8:	3001      	adds	r0, #1
 8006cda:	f43f af28 	beq.w	8006b2e <_printf_float+0xb6>
 8006cde:	f108 0801 	add.w	r8, r8, #1
 8006ce2:	e7e6      	b.n	8006cb2 <_printf_float+0x23a>
 8006ce4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	dc38      	bgt.n	8006d5c <_printf_float+0x2e4>
 8006cea:	2301      	movs	r3, #1
 8006cec:	4631      	mov	r1, r6
 8006cee:	4628      	mov	r0, r5
 8006cf0:	4a19      	ldr	r2, [pc, #100]	; (8006d58 <_printf_float+0x2e0>)
 8006cf2:	47b8      	blx	r7
 8006cf4:	3001      	adds	r0, #1
 8006cf6:	f43f af1a 	beq.w	8006b2e <_printf_float+0xb6>
 8006cfa:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006cfe:	4313      	orrs	r3, r2
 8006d00:	d102      	bne.n	8006d08 <_printf_float+0x290>
 8006d02:	6823      	ldr	r3, [r4, #0]
 8006d04:	07d9      	lsls	r1, r3, #31
 8006d06:	d5d8      	bpl.n	8006cba <_printf_float+0x242>
 8006d08:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006d0c:	4631      	mov	r1, r6
 8006d0e:	4628      	mov	r0, r5
 8006d10:	47b8      	blx	r7
 8006d12:	3001      	adds	r0, #1
 8006d14:	f43f af0b 	beq.w	8006b2e <_printf_float+0xb6>
 8006d18:	f04f 0900 	mov.w	r9, #0
 8006d1c:	f104 0a1a 	add.w	sl, r4, #26
 8006d20:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d22:	425b      	negs	r3, r3
 8006d24:	454b      	cmp	r3, r9
 8006d26:	dc01      	bgt.n	8006d2c <_printf_float+0x2b4>
 8006d28:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d2a:	e794      	b.n	8006c56 <_printf_float+0x1de>
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	4652      	mov	r2, sl
 8006d30:	4631      	mov	r1, r6
 8006d32:	4628      	mov	r0, r5
 8006d34:	47b8      	blx	r7
 8006d36:	3001      	adds	r0, #1
 8006d38:	f43f aef9 	beq.w	8006b2e <_printf_float+0xb6>
 8006d3c:	f109 0901 	add.w	r9, r9, #1
 8006d40:	e7ee      	b.n	8006d20 <_printf_float+0x2a8>
 8006d42:	bf00      	nop
 8006d44:	7fefffff 	.word	0x7fefffff
 8006d48:	0800a020 	.word	0x0800a020
 8006d4c:	0800a024 	.word	0x0800a024
 8006d50:	0800a02c 	.word	0x0800a02c
 8006d54:	0800a028 	.word	0x0800a028
 8006d58:	0800a030 	.word	0x0800a030
 8006d5c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006d5e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006d60:	429a      	cmp	r2, r3
 8006d62:	bfa8      	it	ge
 8006d64:	461a      	movge	r2, r3
 8006d66:	2a00      	cmp	r2, #0
 8006d68:	4691      	mov	r9, r2
 8006d6a:	dc37      	bgt.n	8006ddc <_printf_float+0x364>
 8006d6c:	f04f 0b00 	mov.w	fp, #0
 8006d70:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d74:	f104 021a 	add.w	r2, r4, #26
 8006d78:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006d7c:	ebaa 0309 	sub.w	r3, sl, r9
 8006d80:	455b      	cmp	r3, fp
 8006d82:	dc33      	bgt.n	8006dec <_printf_float+0x374>
 8006d84:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006d88:	429a      	cmp	r2, r3
 8006d8a:	db3b      	blt.n	8006e04 <_printf_float+0x38c>
 8006d8c:	6823      	ldr	r3, [r4, #0]
 8006d8e:	07da      	lsls	r2, r3, #31
 8006d90:	d438      	bmi.n	8006e04 <_printf_float+0x38c>
 8006d92:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d94:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006d96:	eba3 020a 	sub.w	r2, r3, sl
 8006d9a:	eba3 0901 	sub.w	r9, r3, r1
 8006d9e:	4591      	cmp	r9, r2
 8006da0:	bfa8      	it	ge
 8006da2:	4691      	movge	r9, r2
 8006da4:	f1b9 0f00 	cmp.w	r9, #0
 8006da8:	dc34      	bgt.n	8006e14 <_printf_float+0x39c>
 8006daa:	f04f 0800 	mov.w	r8, #0
 8006dae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006db2:	f104 0a1a 	add.w	sl, r4, #26
 8006db6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006dba:	1a9b      	subs	r3, r3, r2
 8006dbc:	eba3 0309 	sub.w	r3, r3, r9
 8006dc0:	4543      	cmp	r3, r8
 8006dc2:	f77f af7a 	ble.w	8006cba <_printf_float+0x242>
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	4652      	mov	r2, sl
 8006dca:	4631      	mov	r1, r6
 8006dcc:	4628      	mov	r0, r5
 8006dce:	47b8      	blx	r7
 8006dd0:	3001      	adds	r0, #1
 8006dd2:	f43f aeac 	beq.w	8006b2e <_printf_float+0xb6>
 8006dd6:	f108 0801 	add.w	r8, r8, #1
 8006dda:	e7ec      	b.n	8006db6 <_printf_float+0x33e>
 8006ddc:	4613      	mov	r3, r2
 8006dde:	4631      	mov	r1, r6
 8006de0:	4642      	mov	r2, r8
 8006de2:	4628      	mov	r0, r5
 8006de4:	47b8      	blx	r7
 8006de6:	3001      	adds	r0, #1
 8006de8:	d1c0      	bne.n	8006d6c <_printf_float+0x2f4>
 8006dea:	e6a0      	b.n	8006b2e <_printf_float+0xb6>
 8006dec:	2301      	movs	r3, #1
 8006dee:	4631      	mov	r1, r6
 8006df0:	4628      	mov	r0, r5
 8006df2:	920b      	str	r2, [sp, #44]	; 0x2c
 8006df4:	47b8      	blx	r7
 8006df6:	3001      	adds	r0, #1
 8006df8:	f43f ae99 	beq.w	8006b2e <_printf_float+0xb6>
 8006dfc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006dfe:	f10b 0b01 	add.w	fp, fp, #1
 8006e02:	e7b9      	b.n	8006d78 <_printf_float+0x300>
 8006e04:	4631      	mov	r1, r6
 8006e06:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e0a:	4628      	mov	r0, r5
 8006e0c:	47b8      	blx	r7
 8006e0e:	3001      	adds	r0, #1
 8006e10:	d1bf      	bne.n	8006d92 <_printf_float+0x31a>
 8006e12:	e68c      	b.n	8006b2e <_printf_float+0xb6>
 8006e14:	464b      	mov	r3, r9
 8006e16:	4631      	mov	r1, r6
 8006e18:	4628      	mov	r0, r5
 8006e1a:	eb08 020a 	add.w	r2, r8, sl
 8006e1e:	47b8      	blx	r7
 8006e20:	3001      	adds	r0, #1
 8006e22:	d1c2      	bne.n	8006daa <_printf_float+0x332>
 8006e24:	e683      	b.n	8006b2e <_printf_float+0xb6>
 8006e26:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006e28:	2a01      	cmp	r2, #1
 8006e2a:	dc01      	bgt.n	8006e30 <_printf_float+0x3b8>
 8006e2c:	07db      	lsls	r3, r3, #31
 8006e2e:	d537      	bpl.n	8006ea0 <_printf_float+0x428>
 8006e30:	2301      	movs	r3, #1
 8006e32:	4642      	mov	r2, r8
 8006e34:	4631      	mov	r1, r6
 8006e36:	4628      	mov	r0, r5
 8006e38:	47b8      	blx	r7
 8006e3a:	3001      	adds	r0, #1
 8006e3c:	f43f ae77 	beq.w	8006b2e <_printf_float+0xb6>
 8006e40:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e44:	4631      	mov	r1, r6
 8006e46:	4628      	mov	r0, r5
 8006e48:	47b8      	blx	r7
 8006e4a:	3001      	adds	r0, #1
 8006e4c:	f43f ae6f 	beq.w	8006b2e <_printf_float+0xb6>
 8006e50:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006e54:	2200      	movs	r2, #0
 8006e56:	2300      	movs	r3, #0
 8006e58:	f7f9 fda6 	bl	80009a8 <__aeabi_dcmpeq>
 8006e5c:	b9d8      	cbnz	r0, 8006e96 <_printf_float+0x41e>
 8006e5e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e60:	f108 0201 	add.w	r2, r8, #1
 8006e64:	3b01      	subs	r3, #1
 8006e66:	4631      	mov	r1, r6
 8006e68:	4628      	mov	r0, r5
 8006e6a:	47b8      	blx	r7
 8006e6c:	3001      	adds	r0, #1
 8006e6e:	d10e      	bne.n	8006e8e <_printf_float+0x416>
 8006e70:	e65d      	b.n	8006b2e <_printf_float+0xb6>
 8006e72:	2301      	movs	r3, #1
 8006e74:	464a      	mov	r2, r9
 8006e76:	4631      	mov	r1, r6
 8006e78:	4628      	mov	r0, r5
 8006e7a:	47b8      	blx	r7
 8006e7c:	3001      	adds	r0, #1
 8006e7e:	f43f ae56 	beq.w	8006b2e <_printf_float+0xb6>
 8006e82:	f108 0801 	add.w	r8, r8, #1
 8006e86:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e88:	3b01      	subs	r3, #1
 8006e8a:	4543      	cmp	r3, r8
 8006e8c:	dcf1      	bgt.n	8006e72 <_printf_float+0x3fa>
 8006e8e:	4653      	mov	r3, sl
 8006e90:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006e94:	e6e0      	b.n	8006c58 <_printf_float+0x1e0>
 8006e96:	f04f 0800 	mov.w	r8, #0
 8006e9a:	f104 091a 	add.w	r9, r4, #26
 8006e9e:	e7f2      	b.n	8006e86 <_printf_float+0x40e>
 8006ea0:	2301      	movs	r3, #1
 8006ea2:	4642      	mov	r2, r8
 8006ea4:	e7df      	b.n	8006e66 <_printf_float+0x3ee>
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	464a      	mov	r2, r9
 8006eaa:	4631      	mov	r1, r6
 8006eac:	4628      	mov	r0, r5
 8006eae:	47b8      	blx	r7
 8006eb0:	3001      	adds	r0, #1
 8006eb2:	f43f ae3c 	beq.w	8006b2e <_printf_float+0xb6>
 8006eb6:	f108 0801 	add.w	r8, r8, #1
 8006eba:	68e3      	ldr	r3, [r4, #12]
 8006ebc:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006ebe:	1a5b      	subs	r3, r3, r1
 8006ec0:	4543      	cmp	r3, r8
 8006ec2:	dcf0      	bgt.n	8006ea6 <_printf_float+0x42e>
 8006ec4:	e6fd      	b.n	8006cc2 <_printf_float+0x24a>
 8006ec6:	f04f 0800 	mov.w	r8, #0
 8006eca:	f104 0919 	add.w	r9, r4, #25
 8006ece:	e7f4      	b.n	8006eba <_printf_float+0x442>

08006ed0 <_printf_common>:
 8006ed0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ed4:	4616      	mov	r6, r2
 8006ed6:	4699      	mov	r9, r3
 8006ed8:	688a      	ldr	r2, [r1, #8]
 8006eda:	690b      	ldr	r3, [r1, #16]
 8006edc:	4607      	mov	r7, r0
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	bfb8      	it	lt
 8006ee2:	4613      	movlt	r3, r2
 8006ee4:	6033      	str	r3, [r6, #0]
 8006ee6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006eea:	460c      	mov	r4, r1
 8006eec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006ef0:	b10a      	cbz	r2, 8006ef6 <_printf_common+0x26>
 8006ef2:	3301      	adds	r3, #1
 8006ef4:	6033      	str	r3, [r6, #0]
 8006ef6:	6823      	ldr	r3, [r4, #0]
 8006ef8:	0699      	lsls	r1, r3, #26
 8006efa:	bf42      	ittt	mi
 8006efc:	6833      	ldrmi	r3, [r6, #0]
 8006efe:	3302      	addmi	r3, #2
 8006f00:	6033      	strmi	r3, [r6, #0]
 8006f02:	6825      	ldr	r5, [r4, #0]
 8006f04:	f015 0506 	ands.w	r5, r5, #6
 8006f08:	d106      	bne.n	8006f18 <_printf_common+0x48>
 8006f0a:	f104 0a19 	add.w	sl, r4, #25
 8006f0e:	68e3      	ldr	r3, [r4, #12]
 8006f10:	6832      	ldr	r2, [r6, #0]
 8006f12:	1a9b      	subs	r3, r3, r2
 8006f14:	42ab      	cmp	r3, r5
 8006f16:	dc28      	bgt.n	8006f6a <_printf_common+0x9a>
 8006f18:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006f1c:	1e13      	subs	r3, r2, #0
 8006f1e:	6822      	ldr	r2, [r4, #0]
 8006f20:	bf18      	it	ne
 8006f22:	2301      	movne	r3, #1
 8006f24:	0692      	lsls	r2, r2, #26
 8006f26:	d42d      	bmi.n	8006f84 <_printf_common+0xb4>
 8006f28:	4649      	mov	r1, r9
 8006f2a:	4638      	mov	r0, r7
 8006f2c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006f30:	47c0      	blx	r8
 8006f32:	3001      	adds	r0, #1
 8006f34:	d020      	beq.n	8006f78 <_printf_common+0xa8>
 8006f36:	6823      	ldr	r3, [r4, #0]
 8006f38:	68e5      	ldr	r5, [r4, #12]
 8006f3a:	f003 0306 	and.w	r3, r3, #6
 8006f3e:	2b04      	cmp	r3, #4
 8006f40:	bf18      	it	ne
 8006f42:	2500      	movne	r5, #0
 8006f44:	6832      	ldr	r2, [r6, #0]
 8006f46:	f04f 0600 	mov.w	r6, #0
 8006f4a:	68a3      	ldr	r3, [r4, #8]
 8006f4c:	bf08      	it	eq
 8006f4e:	1aad      	subeq	r5, r5, r2
 8006f50:	6922      	ldr	r2, [r4, #16]
 8006f52:	bf08      	it	eq
 8006f54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	bfc4      	itt	gt
 8006f5c:	1a9b      	subgt	r3, r3, r2
 8006f5e:	18ed      	addgt	r5, r5, r3
 8006f60:	341a      	adds	r4, #26
 8006f62:	42b5      	cmp	r5, r6
 8006f64:	d11a      	bne.n	8006f9c <_printf_common+0xcc>
 8006f66:	2000      	movs	r0, #0
 8006f68:	e008      	b.n	8006f7c <_printf_common+0xac>
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	4652      	mov	r2, sl
 8006f6e:	4649      	mov	r1, r9
 8006f70:	4638      	mov	r0, r7
 8006f72:	47c0      	blx	r8
 8006f74:	3001      	adds	r0, #1
 8006f76:	d103      	bne.n	8006f80 <_printf_common+0xb0>
 8006f78:	f04f 30ff 	mov.w	r0, #4294967295
 8006f7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f80:	3501      	adds	r5, #1
 8006f82:	e7c4      	b.n	8006f0e <_printf_common+0x3e>
 8006f84:	2030      	movs	r0, #48	; 0x30
 8006f86:	18e1      	adds	r1, r4, r3
 8006f88:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006f8c:	1c5a      	adds	r2, r3, #1
 8006f8e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006f92:	4422      	add	r2, r4
 8006f94:	3302      	adds	r3, #2
 8006f96:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006f9a:	e7c5      	b.n	8006f28 <_printf_common+0x58>
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	4622      	mov	r2, r4
 8006fa0:	4649      	mov	r1, r9
 8006fa2:	4638      	mov	r0, r7
 8006fa4:	47c0      	blx	r8
 8006fa6:	3001      	adds	r0, #1
 8006fa8:	d0e6      	beq.n	8006f78 <_printf_common+0xa8>
 8006faa:	3601      	adds	r6, #1
 8006fac:	e7d9      	b.n	8006f62 <_printf_common+0x92>
	...

08006fb0 <_printf_i>:
 8006fb0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006fb4:	7e0f      	ldrb	r7, [r1, #24]
 8006fb6:	4691      	mov	r9, r2
 8006fb8:	2f78      	cmp	r7, #120	; 0x78
 8006fba:	4680      	mov	r8, r0
 8006fbc:	460c      	mov	r4, r1
 8006fbe:	469a      	mov	sl, r3
 8006fc0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006fc2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006fc6:	d807      	bhi.n	8006fd8 <_printf_i+0x28>
 8006fc8:	2f62      	cmp	r7, #98	; 0x62
 8006fca:	d80a      	bhi.n	8006fe2 <_printf_i+0x32>
 8006fcc:	2f00      	cmp	r7, #0
 8006fce:	f000 80d9 	beq.w	8007184 <_printf_i+0x1d4>
 8006fd2:	2f58      	cmp	r7, #88	; 0x58
 8006fd4:	f000 80a4 	beq.w	8007120 <_printf_i+0x170>
 8006fd8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006fdc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006fe0:	e03a      	b.n	8007058 <_printf_i+0xa8>
 8006fe2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006fe6:	2b15      	cmp	r3, #21
 8006fe8:	d8f6      	bhi.n	8006fd8 <_printf_i+0x28>
 8006fea:	a101      	add	r1, pc, #4	; (adr r1, 8006ff0 <_printf_i+0x40>)
 8006fec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006ff0:	08007049 	.word	0x08007049
 8006ff4:	0800705d 	.word	0x0800705d
 8006ff8:	08006fd9 	.word	0x08006fd9
 8006ffc:	08006fd9 	.word	0x08006fd9
 8007000:	08006fd9 	.word	0x08006fd9
 8007004:	08006fd9 	.word	0x08006fd9
 8007008:	0800705d 	.word	0x0800705d
 800700c:	08006fd9 	.word	0x08006fd9
 8007010:	08006fd9 	.word	0x08006fd9
 8007014:	08006fd9 	.word	0x08006fd9
 8007018:	08006fd9 	.word	0x08006fd9
 800701c:	0800716b 	.word	0x0800716b
 8007020:	0800708d 	.word	0x0800708d
 8007024:	0800714d 	.word	0x0800714d
 8007028:	08006fd9 	.word	0x08006fd9
 800702c:	08006fd9 	.word	0x08006fd9
 8007030:	0800718d 	.word	0x0800718d
 8007034:	08006fd9 	.word	0x08006fd9
 8007038:	0800708d 	.word	0x0800708d
 800703c:	08006fd9 	.word	0x08006fd9
 8007040:	08006fd9 	.word	0x08006fd9
 8007044:	08007155 	.word	0x08007155
 8007048:	682b      	ldr	r3, [r5, #0]
 800704a:	1d1a      	adds	r2, r3, #4
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	602a      	str	r2, [r5, #0]
 8007050:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007054:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007058:	2301      	movs	r3, #1
 800705a:	e0a4      	b.n	80071a6 <_printf_i+0x1f6>
 800705c:	6820      	ldr	r0, [r4, #0]
 800705e:	6829      	ldr	r1, [r5, #0]
 8007060:	0606      	lsls	r6, r0, #24
 8007062:	f101 0304 	add.w	r3, r1, #4
 8007066:	d50a      	bpl.n	800707e <_printf_i+0xce>
 8007068:	680e      	ldr	r6, [r1, #0]
 800706a:	602b      	str	r3, [r5, #0]
 800706c:	2e00      	cmp	r6, #0
 800706e:	da03      	bge.n	8007078 <_printf_i+0xc8>
 8007070:	232d      	movs	r3, #45	; 0x2d
 8007072:	4276      	negs	r6, r6
 8007074:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007078:	230a      	movs	r3, #10
 800707a:	485e      	ldr	r0, [pc, #376]	; (80071f4 <_printf_i+0x244>)
 800707c:	e019      	b.n	80070b2 <_printf_i+0x102>
 800707e:	680e      	ldr	r6, [r1, #0]
 8007080:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007084:	602b      	str	r3, [r5, #0]
 8007086:	bf18      	it	ne
 8007088:	b236      	sxthne	r6, r6
 800708a:	e7ef      	b.n	800706c <_printf_i+0xbc>
 800708c:	682b      	ldr	r3, [r5, #0]
 800708e:	6820      	ldr	r0, [r4, #0]
 8007090:	1d19      	adds	r1, r3, #4
 8007092:	6029      	str	r1, [r5, #0]
 8007094:	0601      	lsls	r1, r0, #24
 8007096:	d501      	bpl.n	800709c <_printf_i+0xec>
 8007098:	681e      	ldr	r6, [r3, #0]
 800709a:	e002      	b.n	80070a2 <_printf_i+0xf2>
 800709c:	0646      	lsls	r6, r0, #25
 800709e:	d5fb      	bpl.n	8007098 <_printf_i+0xe8>
 80070a0:	881e      	ldrh	r6, [r3, #0]
 80070a2:	2f6f      	cmp	r7, #111	; 0x6f
 80070a4:	bf0c      	ite	eq
 80070a6:	2308      	moveq	r3, #8
 80070a8:	230a      	movne	r3, #10
 80070aa:	4852      	ldr	r0, [pc, #328]	; (80071f4 <_printf_i+0x244>)
 80070ac:	2100      	movs	r1, #0
 80070ae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80070b2:	6865      	ldr	r5, [r4, #4]
 80070b4:	2d00      	cmp	r5, #0
 80070b6:	bfa8      	it	ge
 80070b8:	6821      	ldrge	r1, [r4, #0]
 80070ba:	60a5      	str	r5, [r4, #8]
 80070bc:	bfa4      	itt	ge
 80070be:	f021 0104 	bicge.w	r1, r1, #4
 80070c2:	6021      	strge	r1, [r4, #0]
 80070c4:	b90e      	cbnz	r6, 80070ca <_printf_i+0x11a>
 80070c6:	2d00      	cmp	r5, #0
 80070c8:	d04d      	beq.n	8007166 <_printf_i+0x1b6>
 80070ca:	4615      	mov	r5, r2
 80070cc:	fbb6 f1f3 	udiv	r1, r6, r3
 80070d0:	fb03 6711 	mls	r7, r3, r1, r6
 80070d4:	5dc7      	ldrb	r7, [r0, r7]
 80070d6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80070da:	4637      	mov	r7, r6
 80070dc:	42bb      	cmp	r3, r7
 80070de:	460e      	mov	r6, r1
 80070e0:	d9f4      	bls.n	80070cc <_printf_i+0x11c>
 80070e2:	2b08      	cmp	r3, #8
 80070e4:	d10b      	bne.n	80070fe <_printf_i+0x14e>
 80070e6:	6823      	ldr	r3, [r4, #0]
 80070e8:	07de      	lsls	r6, r3, #31
 80070ea:	d508      	bpl.n	80070fe <_printf_i+0x14e>
 80070ec:	6923      	ldr	r3, [r4, #16]
 80070ee:	6861      	ldr	r1, [r4, #4]
 80070f0:	4299      	cmp	r1, r3
 80070f2:	bfde      	ittt	le
 80070f4:	2330      	movle	r3, #48	; 0x30
 80070f6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80070fa:	f105 35ff 	addle.w	r5, r5, #4294967295
 80070fe:	1b52      	subs	r2, r2, r5
 8007100:	6122      	str	r2, [r4, #16]
 8007102:	464b      	mov	r3, r9
 8007104:	4621      	mov	r1, r4
 8007106:	4640      	mov	r0, r8
 8007108:	f8cd a000 	str.w	sl, [sp]
 800710c:	aa03      	add	r2, sp, #12
 800710e:	f7ff fedf 	bl	8006ed0 <_printf_common>
 8007112:	3001      	adds	r0, #1
 8007114:	d14c      	bne.n	80071b0 <_printf_i+0x200>
 8007116:	f04f 30ff 	mov.w	r0, #4294967295
 800711a:	b004      	add	sp, #16
 800711c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007120:	4834      	ldr	r0, [pc, #208]	; (80071f4 <_printf_i+0x244>)
 8007122:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007126:	6829      	ldr	r1, [r5, #0]
 8007128:	6823      	ldr	r3, [r4, #0]
 800712a:	f851 6b04 	ldr.w	r6, [r1], #4
 800712e:	6029      	str	r1, [r5, #0]
 8007130:	061d      	lsls	r5, r3, #24
 8007132:	d514      	bpl.n	800715e <_printf_i+0x1ae>
 8007134:	07df      	lsls	r7, r3, #31
 8007136:	bf44      	itt	mi
 8007138:	f043 0320 	orrmi.w	r3, r3, #32
 800713c:	6023      	strmi	r3, [r4, #0]
 800713e:	b91e      	cbnz	r6, 8007148 <_printf_i+0x198>
 8007140:	6823      	ldr	r3, [r4, #0]
 8007142:	f023 0320 	bic.w	r3, r3, #32
 8007146:	6023      	str	r3, [r4, #0]
 8007148:	2310      	movs	r3, #16
 800714a:	e7af      	b.n	80070ac <_printf_i+0xfc>
 800714c:	6823      	ldr	r3, [r4, #0]
 800714e:	f043 0320 	orr.w	r3, r3, #32
 8007152:	6023      	str	r3, [r4, #0]
 8007154:	2378      	movs	r3, #120	; 0x78
 8007156:	4828      	ldr	r0, [pc, #160]	; (80071f8 <_printf_i+0x248>)
 8007158:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800715c:	e7e3      	b.n	8007126 <_printf_i+0x176>
 800715e:	0659      	lsls	r1, r3, #25
 8007160:	bf48      	it	mi
 8007162:	b2b6      	uxthmi	r6, r6
 8007164:	e7e6      	b.n	8007134 <_printf_i+0x184>
 8007166:	4615      	mov	r5, r2
 8007168:	e7bb      	b.n	80070e2 <_printf_i+0x132>
 800716a:	682b      	ldr	r3, [r5, #0]
 800716c:	6826      	ldr	r6, [r4, #0]
 800716e:	1d18      	adds	r0, r3, #4
 8007170:	6961      	ldr	r1, [r4, #20]
 8007172:	6028      	str	r0, [r5, #0]
 8007174:	0635      	lsls	r5, r6, #24
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	d501      	bpl.n	800717e <_printf_i+0x1ce>
 800717a:	6019      	str	r1, [r3, #0]
 800717c:	e002      	b.n	8007184 <_printf_i+0x1d4>
 800717e:	0670      	lsls	r0, r6, #25
 8007180:	d5fb      	bpl.n	800717a <_printf_i+0x1ca>
 8007182:	8019      	strh	r1, [r3, #0]
 8007184:	2300      	movs	r3, #0
 8007186:	4615      	mov	r5, r2
 8007188:	6123      	str	r3, [r4, #16]
 800718a:	e7ba      	b.n	8007102 <_printf_i+0x152>
 800718c:	682b      	ldr	r3, [r5, #0]
 800718e:	2100      	movs	r1, #0
 8007190:	1d1a      	adds	r2, r3, #4
 8007192:	602a      	str	r2, [r5, #0]
 8007194:	681d      	ldr	r5, [r3, #0]
 8007196:	6862      	ldr	r2, [r4, #4]
 8007198:	4628      	mov	r0, r5
 800719a:	f001 fa1f 	bl	80085dc <memchr>
 800719e:	b108      	cbz	r0, 80071a4 <_printf_i+0x1f4>
 80071a0:	1b40      	subs	r0, r0, r5
 80071a2:	6060      	str	r0, [r4, #4]
 80071a4:	6863      	ldr	r3, [r4, #4]
 80071a6:	6123      	str	r3, [r4, #16]
 80071a8:	2300      	movs	r3, #0
 80071aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80071ae:	e7a8      	b.n	8007102 <_printf_i+0x152>
 80071b0:	462a      	mov	r2, r5
 80071b2:	4649      	mov	r1, r9
 80071b4:	4640      	mov	r0, r8
 80071b6:	6923      	ldr	r3, [r4, #16]
 80071b8:	47d0      	blx	sl
 80071ba:	3001      	adds	r0, #1
 80071bc:	d0ab      	beq.n	8007116 <_printf_i+0x166>
 80071be:	6823      	ldr	r3, [r4, #0]
 80071c0:	079b      	lsls	r3, r3, #30
 80071c2:	d413      	bmi.n	80071ec <_printf_i+0x23c>
 80071c4:	68e0      	ldr	r0, [r4, #12]
 80071c6:	9b03      	ldr	r3, [sp, #12]
 80071c8:	4298      	cmp	r0, r3
 80071ca:	bfb8      	it	lt
 80071cc:	4618      	movlt	r0, r3
 80071ce:	e7a4      	b.n	800711a <_printf_i+0x16a>
 80071d0:	2301      	movs	r3, #1
 80071d2:	4632      	mov	r2, r6
 80071d4:	4649      	mov	r1, r9
 80071d6:	4640      	mov	r0, r8
 80071d8:	47d0      	blx	sl
 80071da:	3001      	adds	r0, #1
 80071dc:	d09b      	beq.n	8007116 <_printf_i+0x166>
 80071de:	3501      	adds	r5, #1
 80071e0:	68e3      	ldr	r3, [r4, #12]
 80071e2:	9903      	ldr	r1, [sp, #12]
 80071e4:	1a5b      	subs	r3, r3, r1
 80071e6:	42ab      	cmp	r3, r5
 80071e8:	dcf2      	bgt.n	80071d0 <_printf_i+0x220>
 80071ea:	e7eb      	b.n	80071c4 <_printf_i+0x214>
 80071ec:	2500      	movs	r5, #0
 80071ee:	f104 0619 	add.w	r6, r4, #25
 80071f2:	e7f5      	b.n	80071e0 <_printf_i+0x230>
 80071f4:	0800a032 	.word	0x0800a032
 80071f8:	0800a043 	.word	0x0800a043

080071fc <iprintf>:
 80071fc:	b40f      	push	{r0, r1, r2, r3}
 80071fe:	4b0a      	ldr	r3, [pc, #40]	; (8007228 <iprintf+0x2c>)
 8007200:	b513      	push	{r0, r1, r4, lr}
 8007202:	681c      	ldr	r4, [r3, #0]
 8007204:	b124      	cbz	r4, 8007210 <iprintf+0x14>
 8007206:	69a3      	ldr	r3, [r4, #24]
 8007208:	b913      	cbnz	r3, 8007210 <iprintf+0x14>
 800720a:	4620      	mov	r0, r4
 800720c:	f001 f8d4 	bl	80083b8 <__sinit>
 8007210:	ab05      	add	r3, sp, #20
 8007212:	4620      	mov	r0, r4
 8007214:	9a04      	ldr	r2, [sp, #16]
 8007216:	68a1      	ldr	r1, [r4, #8]
 8007218:	9301      	str	r3, [sp, #4]
 800721a:	f001 fe95 	bl	8008f48 <_vfiprintf_r>
 800721e:	b002      	add	sp, #8
 8007220:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007224:	b004      	add	sp, #16
 8007226:	4770      	bx	lr
 8007228:	2000010c 	.word	0x2000010c

0800722c <_puts_r>:
 800722c:	b570      	push	{r4, r5, r6, lr}
 800722e:	460e      	mov	r6, r1
 8007230:	4605      	mov	r5, r0
 8007232:	b118      	cbz	r0, 800723c <_puts_r+0x10>
 8007234:	6983      	ldr	r3, [r0, #24]
 8007236:	b90b      	cbnz	r3, 800723c <_puts_r+0x10>
 8007238:	f001 f8be 	bl	80083b8 <__sinit>
 800723c:	69ab      	ldr	r3, [r5, #24]
 800723e:	68ac      	ldr	r4, [r5, #8]
 8007240:	b913      	cbnz	r3, 8007248 <_puts_r+0x1c>
 8007242:	4628      	mov	r0, r5
 8007244:	f001 f8b8 	bl	80083b8 <__sinit>
 8007248:	4b2c      	ldr	r3, [pc, #176]	; (80072fc <_puts_r+0xd0>)
 800724a:	429c      	cmp	r4, r3
 800724c:	d120      	bne.n	8007290 <_puts_r+0x64>
 800724e:	686c      	ldr	r4, [r5, #4]
 8007250:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007252:	07db      	lsls	r3, r3, #31
 8007254:	d405      	bmi.n	8007262 <_puts_r+0x36>
 8007256:	89a3      	ldrh	r3, [r4, #12]
 8007258:	0598      	lsls	r0, r3, #22
 800725a:	d402      	bmi.n	8007262 <_puts_r+0x36>
 800725c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800725e:	f001 f94e 	bl	80084fe <__retarget_lock_acquire_recursive>
 8007262:	89a3      	ldrh	r3, [r4, #12]
 8007264:	0719      	lsls	r1, r3, #28
 8007266:	d51d      	bpl.n	80072a4 <_puts_r+0x78>
 8007268:	6923      	ldr	r3, [r4, #16]
 800726a:	b1db      	cbz	r3, 80072a4 <_puts_r+0x78>
 800726c:	3e01      	subs	r6, #1
 800726e:	68a3      	ldr	r3, [r4, #8]
 8007270:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007274:	3b01      	subs	r3, #1
 8007276:	60a3      	str	r3, [r4, #8]
 8007278:	bb39      	cbnz	r1, 80072ca <_puts_r+0x9e>
 800727a:	2b00      	cmp	r3, #0
 800727c:	da38      	bge.n	80072f0 <_puts_r+0xc4>
 800727e:	4622      	mov	r2, r4
 8007280:	210a      	movs	r1, #10
 8007282:	4628      	mov	r0, r5
 8007284:	f000 f848 	bl	8007318 <__swbuf_r>
 8007288:	3001      	adds	r0, #1
 800728a:	d011      	beq.n	80072b0 <_puts_r+0x84>
 800728c:	250a      	movs	r5, #10
 800728e:	e011      	b.n	80072b4 <_puts_r+0x88>
 8007290:	4b1b      	ldr	r3, [pc, #108]	; (8007300 <_puts_r+0xd4>)
 8007292:	429c      	cmp	r4, r3
 8007294:	d101      	bne.n	800729a <_puts_r+0x6e>
 8007296:	68ac      	ldr	r4, [r5, #8]
 8007298:	e7da      	b.n	8007250 <_puts_r+0x24>
 800729a:	4b1a      	ldr	r3, [pc, #104]	; (8007304 <_puts_r+0xd8>)
 800729c:	429c      	cmp	r4, r3
 800729e:	bf08      	it	eq
 80072a0:	68ec      	ldreq	r4, [r5, #12]
 80072a2:	e7d5      	b.n	8007250 <_puts_r+0x24>
 80072a4:	4621      	mov	r1, r4
 80072a6:	4628      	mov	r0, r5
 80072a8:	f000 f888 	bl	80073bc <__swsetup_r>
 80072ac:	2800      	cmp	r0, #0
 80072ae:	d0dd      	beq.n	800726c <_puts_r+0x40>
 80072b0:	f04f 35ff 	mov.w	r5, #4294967295
 80072b4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80072b6:	07da      	lsls	r2, r3, #31
 80072b8:	d405      	bmi.n	80072c6 <_puts_r+0x9a>
 80072ba:	89a3      	ldrh	r3, [r4, #12]
 80072bc:	059b      	lsls	r3, r3, #22
 80072be:	d402      	bmi.n	80072c6 <_puts_r+0x9a>
 80072c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80072c2:	f001 f91d 	bl	8008500 <__retarget_lock_release_recursive>
 80072c6:	4628      	mov	r0, r5
 80072c8:	bd70      	pop	{r4, r5, r6, pc}
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	da04      	bge.n	80072d8 <_puts_r+0xac>
 80072ce:	69a2      	ldr	r2, [r4, #24]
 80072d0:	429a      	cmp	r2, r3
 80072d2:	dc06      	bgt.n	80072e2 <_puts_r+0xb6>
 80072d4:	290a      	cmp	r1, #10
 80072d6:	d004      	beq.n	80072e2 <_puts_r+0xb6>
 80072d8:	6823      	ldr	r3, [r4, #0]
 80072da:	1c5a      	adds	r2, r3, #1
 80072dc:	6022      	str	r2, [r4, #0]
 80072de:	7019      	strb	r1, [r3, #0]
 80072e0:	e7c5      	b.n	800726e <_puts_r+0x42>
 80072e2:	4622      	mov	r2, r4
 80072e4:	4628      	mov	r0, r5
 80072e6:	f000 f817 	bl	8007318 <__swbuf_r>
 80072ea:	3001      	adds	r0, #1
 80072ec:	d1bf      	bne.n	800726e <_puts_r+0x42>
 80072ee:	e7df      	b.n	80072b0 <_puts_r+0x84>
 80072f0:	250a      	movs	r5, #10
 80072f2:	6823      	ldr	r3, [r4, #0]
 80072f4:	1c5a      	adds	r2, r3, #1
 80072f6:	6022      	str	r2, [r4, #0]
 80072f8:	701d      	strb	r5, [r3, #0]
 80072fa:	e7db      	b.n	80072b4 <_puts_r+0x88>
 80072fc:	0800a104 	.word	0x0800a104
 8007300:	0800a124 	.word	0x0800a124
 8007304:	0800a0e4 	.word	0x0800a0e4

08007308 <puts>:
 8007308:	4b02      	ldr	r3, [pc, #8]	; (8007314 <puts+0xc>)
 800730a:	4601      	mov	r1, r0
 800730c:	6818      	ldr	r0, [r3, #0]
 800730e:	f7ff bf8d 	b.w	800722c <_puts_r>
 8007312:	bf00      	nop
 8007314:	2000010c 	.word	0x2000010c

08007318 <__swbuf_r>:
 8007318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800731a:	460e      	mov	r6, r1
 800731c:	4614      	mov	r4, r2
 800731e:	4605      	mov	r5, r0
 8007320:	b118      	cbz	r0, 800732a <__swbuf_r+0x12>
 8007322:	6983      	ldr	r3, [r0, #24]
 8007324:	b90b      	cbnz	r3, 800732a <__swbuf_r+0x12>
 8007326:	f001 f847 	bl	80083b8 <__sinit>
 800732a:	4b21      	ldr	r3, [pc, #132]	; (80073b0 <__swbuf_r+0x98>)
 800732c:	429c      	cmp	r4, r3
 800732e:	d12b      	bne.n	8007388 <__swbuf_r+0x70>
 8007330:	686c      	ldr	r4, [r5, #4]
 8007332:	69a3      	ldr	r3, [r4, #24]
 8007334:	60a3      	str	r3, [r4, #8]
 8007336:	89a3      	ldrh	r3, [r4, #12]
 8007338:	071a      	lsls	r2, r3, #28
 800733a:	d52f      	bpl.n	800739c <__swbuf_r+0x84>
 800733c:	6923      	ldr	r3, [r4, #16]
 800733e:	b36b      	cbz	r3, 800739c <__swbuf_r+0x84>
 8007340:	6923      	ldr	r3, [r4, #16]
 8007342:	6820      	ldr	r0, [r4, #0]
 8007344:	b2f6      	uxtb	r6, r6
 8007346:	1ac0      	subs	r0, r0, r3
 8007348:	6963      	ldr	r3, [r4, #20]
 800734a:	4637      	mov	r7, r6
 800734c:	4283      	cmp	r3, r0
 800734e:	dc04      	bgt.n	800735a <__swbuf_r+0x42>
 8007350:	4621      	mov	r1, r4
 8007352:	4628      	mov	r0, r5
 8007354:	f000 ff9c 	bl	8008290 <_fflush_r>
 8007358:	bb30      	cbnz	r0, 80073a8 <__swbuf_r+0x90>
 800735a:	68a3      	ldr	r3, [r4, #8]
 800735c:	3001      	adds	r0, #1
 800735e:	3b01      	subs	r3, #1
 8007360:	60a3      	str	r3, [r4, #8]
 8007362:	6823      	ldr	r3, [r4, #0]
 8007364:	1c5a      	adds	r2, r3, #1
 8007366:	6022      	str	r2, [r4, #0]
 8007368:	701e      	strb	r6, [r3, #0]
 800736a:	6963      	ldr	r3, [r4, #20]
 800736c:	4283      	cmp	r3, r0
 800736e:	d004      	beq.n	800737a <__swbuf_r+0x62>
 8007370:	89a3      	ldrh	r3, [r4, #12]
 8007372:	07db      	lsls	r3, r3, #31
 8007374:	d506      	bpl.n	8007384 <__swbuf_r+0x6c>
 8007376:	2e0a      	cmp	r6, #10
 8007378:	d104      	bne.n	8007384 <__swbuf_r+0x6c>
 800737a:	4621      	mov	r1, r4
 800737c:	4628      	mov	r0, r5
 800737e:	f000 ff87 	bl	8008290 <_fflush_r>
 8007382:	b988      	cbnz	r0, 80073a8 <__swbuf_r+0x90>
 8007384:	4638      	mov	r0, r7
 8007386:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007388:	4b0a      	ldr	r3, [pc, #40]	; (80073b4 <__swbuf_r+0x9c>)
 800738a:	429c      	cmp	r4, r3
 800738c:	d101      	bne.n	8007392 <__swbuf_r+0x7a>
 800738e:	68ac      	ldr	r4, [r5, #8]
 8007390:	e7cf      	b.n	8007332 <__swbuf_r+0x1a>
 8007392:	4b09      	ldr	r3, [pc, #36]	; (80073b8 <__swbuf_r+0xa0>)
 8007394:	429c      	cmp	r4, r3
 8007396:	bf08      	it	eq
 8007398:	68ec      	ldreq	r4, [r5, #12]
 800739a:	e7ca      	b.n	8007332 <__swbuf_r+0x1a>
 800739c:	4621      	mov	r1, r4
 800739e:	4628      	mov	r0, r5
 80073a0:	f000 f80c 	bl	80073bc <__swsetup_r>
 80073a4:	2800      	cmp	r0, #0
 80073a6:	d0cb      	beq.n	8007340 <__swbuf_r+0x28>
 80073a8:	f04f 37ff 	mov.w	r7, #4294967295
 80073ac:	e7ea      	b.n	8007384 <__swbuf_r+0x6c>
 80073ae:	bf00      	nop
 80073b0:	0800a104 	.word	0x0800a104
 80073b4:	0800a124 	.word	0x0800a124
 80073b8:	0800a0e4 	.word	0x0800a0e4

080073bc <__swsetup_r>:
 80073bc:	4b32      	ldr	r3, [pc, #200]	; (8007488 <__swsetup_r+0xcc>)
 80073be:	b570      	push	{r4, r5, r6, lr}
 80073c0:	681d      	ldr	r5, [r3, #0]
 80073c2:	4606      	mov	r6, r0
 80073c4:	460c      	mov	r4, r1
 80073c6:	b125      	cbz	r5, 80073d2 <__swsetup_r+0x16>
 80073c8:	69ab      	ldr	r3, [r5, #24]
 80073ca:	b913      	cbnz	r3, 80073d2 <__swsetup_r+0x16>
 80073cc:	4628      	mov	r0, r5
 80073ce:	f000 fff3 	bl	80083b8 <__sinit>
 80073d2:	4b2e      	ldr	r3, [pc, #184]	; (800748c <__swsetup_r+0xd0>)
 80073d4:	429c      	cmp	r4, r3
 80073d6:	d10f      	bne.n	80073f8 <__swsetup_r+0x3c>
 80073d8:	686c      	ldr	r4, [r5, #4]
 80073da:	89a3      	ldrh	r3, [r4, #12]
 80073dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80073e0:	0719      	lsls	r1, r3, #28
 80073e2:	d42c      	bmi.n	800743e <__swsetup_r+0x82>
 80073e4:	06dd      	lsls	r5, r3, #27
 80073e6:	d411      	bmi.n	800740c <__swsetup_r+0x50>
 80073e8:	2309      	movs	r3, #9
 80073ea:	6033      	str	r3, [r6, #0]
 80073ec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80073f0:	f04f 30ff 	mov.w	r0, #4294967295
 80073f4:	81a3      	strh	r3, [r4, #12]
 80073f6:	e03e      	b.n	8007476 <__swsetup_r+0xba>
 80073f8:	4b25      	ldr	r3, [pc, #148]	; (8007490 <__swsetup_r+0xd4>)
 80073fa:	429c      	cmp	r4, r3
 80073fc:	d101      	bne.n	8007402 <__swsetup_r+0x46>
 80073fe:	68ac      	ldr	r4, [r5, #8]
 8007400:	e7eb      	b.n	80073da <__swsetup_r+0x1e>
 8007402:	4b24      	ldr	r3, [pc, #144]	; (8007494 <__swsetup_r+0xd8>)
 8007404:	429c      	cmp	r4, r3
 8007406:	bf08      	it	eq
 8007408:	68ec      	ldreq	r4, [r5, #12]
 800740a:	e7e6      	b.n	80073da <__swsetup_r+0x1e>
 800740c:	0758      	lsls	r0, r3, #29
 800740e:	d512      	bpl.n	8007436 <__swsetup_r+0x7a>
 8007410:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007412:	b141      	cbz	r1, 8007426 <__swsetup_r+0x6a>
 8007414:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007418:	4299      	cmp	r1, r3
 800741a:	d002      	beq.n	8007422 <__swsetup_r+0x66>
 800741c:	4630      	mov	r0, r6
 800741e:	f001 fc8f 	bl	8008d40 <_free_r>
 8007422:	2300      	movs	r3, #0
 8007424:	6363      	str	r3, [r4, #52]	; 0x34
 8007426:	89a3      	ldrh	r3, [r4, #12]
 8007428:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800742c:	81a3      	strh	r3, [r4, #12]
 800742e:	2300      	movs	r3, #0
 8007430:	6063      	str	r3, [r4, #4]
 8007432:	6923      	ldr	r3, [r4, #16]
 8007434:	6023      	str	r3, [r4, #0]
 8007436:	89a3      	ldrh	r3, [r4, #12]
 8007438:	f043 0308 	orr.w	r3, r3, #8
 800743c:	81a3      	strh	r3, [r4, #12]
 800743e:	6923      	ldr	r3, [r4, #16]
 8007440:	b94b      	cbnz	r3, 8007456 <__swsetup_r+0x9a>
 8007442:	89a3      	ldrh	r3, [r4, #12]
 8007444:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007448:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800744c:	d003      	beq.n	8007456 <__swsetup_r+0x9a>
 800744e:	4621      	mov	r1, r4
 8007450:	4630      	mov	r0, r6
 8007452:	f001 f87b 	bl	800854c <__smakebuf_r>
 8007456:	89a0      	ldrh	r0, [r4, #12]
 8007458:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800745c:	f010 0301 	ands.w	r3, r0, #1
 8007460:	d00a      	beq.n	8007478 <__swsetup_r+0xbc>
 8007462:	2300      	movs	r3, #0
 8007464:	60a3      	str	r3, [r4, #8]
 8007466:	6963      	ldr	r3, [r4, #20]
 8007468:	425b      	negs	r3, r3
 800746a:	61a3      	str	r3, [r4, #24]
 800746c:	6923      	ldr	r3, [r4, #16]
 800746e:	b943      	cbnz	r3, 8007482 <__swsetup_r+0xc6>
 8007470:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007474:	d1ba      	bne.n	80073ec <__swsetup_r+0x30>
 8007476:	bd70      	pop	{r4, r5, r6, pc}
 8007478:	0781      	lsls	r1, r0, #30
 800747a:	bf58      	it	pl
 800747c:	6963      	ldrpl	r3, [r4, #20]
 800747e:	60a3      	str	r3, [r4, #8]
 8007480:	e7f4      	b.n	800746c <__swsetup_r+0xb0>
 8007482:	2000      	movs	r0, #0
 8007484:	e7f7      	b.n	8007476 <__swsetup_r+0xba>
 8007486:	bf00      	nop
 8007488:	2000010c 	.word	0x2000010c
 800748c:	0800a104 	.word	0x0800a104
 8007490:	0800a124 	.word	0x0800a124
 8007494:	0800a0e4 	.word	0x0800a0e4

08007498 <quorem>:
 8007498:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800749c:	6903      	ldr	r3, [r0, #16]
 800749e:	690c      	ldr	r4, [r1, #16]
 80074a0:	4607      	mov	r7, r0
 80074a2:	42a3      	cmp	r3, r4
 80074a4:	f2c0 8082 	blt.w	80075ac <quorem+0x114>
 80074a8:	3c01      	subs	r4, #1
 80074aa:	f100 0514 	add.w	r5, r0, #20
 80074ae:	f101 0814 	add.w	r8, r1, #20
 80074b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80074b6:	9301      	str	r3, [sp, #4]
 80074b8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80074bc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80074c0:	3301      	adds	r3, #1
 80074c2:	429a      	cmp	r2, r3
 80074c4:	fbb2 f6f3 	udiv	r6, r2, r3
 80074c8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80074cc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80074d0:	d331      	bcc.n	8007536 <quorem+0x9e>
 80074d2:	f04f 0e00 	mov.w	lr, #0
 80074d6:	4640      	mov	r0, r8
 80074d8:	46ac      	mov	ip, r5
 80074da:	46f2      	mov	sl, lr
 80074dc:	f850 2b04 	ldr.w	r2, [r0], #4
 80074e0:	b293      	uxth	r3, r2
 80074e2:	fb06 e303 	mla	r3, r6, r3, lr
 80074e6:	0c12      	lsrs	r2, r2, #16
 80074e8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80074ec:	b29b      	uxth	r3, r3
 80074ee:	fb06 e202 	mla	r2, r6, r2, lr
 80074f2:	ebaa 0303 	sub.w	r3, sl, r3
 80074f6:	f8dc a000 	ldr.w	sl, [ip]
 80074fa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80074fe:	fa1f fa8a 	uxth.w	sl, sl
 8007502:	4453      	add	r3, sl
 8007504:	f8dc a000 	ldr.w	sl, [ip]
 8007508:	b292      	uxth	r2, r2
 800750a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800750e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007512:	b29b      	uxth	r3, r3
 8007514:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007518:	4581      	cmp	r9, r0
 800751a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800751e:	f84c 3b04 	str.w	r3, [ip], #4
 8007522:	d2db      	bcs.n	80074dc <quorem+0x44>
 8007524:	f855 300b 	ldr.w	r3, [r5, fp]
 8007528:	b92b      	cbnz	r3, 8007536 <quorem+0x9e>
 800752a:	9b01      	ldr	r3, [sp, #4]
 800752c:	3b04      	subs	r3, #4
 800752e:	429d      	cmp	r5, r3
 8007530:	461a      	mov	r2, r3
 8007532:	d32f      	bcc.n	8007594 <quorem+0xfc>
 8007534:	613c      	str	r4, [r7, #16]
 8007536:	4638      	mov	r0, r7
 8007538:	f001 faea 	bl	8008b10 <__mcmp>
 800753c:	2800      	cmp	r0, #0
 800753e:	db25      	blt.n	800758c <quorem+0xf4>
 8007540:	4628      	mov	r0, r5
 8007542:	f04f 0c00 	mov.w	ip, #0
 8007546:	3601      	adds	r6, #1
 8007548:	f858 1b04 	ldr.w	r1, [r8], #4
 800754c:	f8d0 e000 	ldr.w	lr, [r0]
 8007550:	b28b      	uxth	r3, r1
 8007552:	ebac 0303 	sub.w	r3, ip, r3
 8007556:	fa1f f28e 	uxth.w	r2, lr
 800755a:	4413      	add	r3, r2
 800755c:	0c0a      	lsrs	r2, r1, #16
 800755e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007562:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007566:	b29b      	uxth	r3, r3
 8007568:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800756c:	45c1      	cmp	r9, r8
 800756e:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007572:	f840 3b04 	str.w	r3, [r0], #4
 8007576:	d2e7      	bcs.n	8007548 <quorem+0xb0>
 8007578:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800757c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007580:	b922      	cbnz	r2, 800758c <quorem+0xf4>
 8007582:	3b04      	subs	r3, #4
 8007584:	429d      	cmp	r5, r3
 8007586:	461a      	mov	r2, r3
 8007588:	d30a      	bcc.n	80075a0 <quorem+0x108>
 800758a:	613c      	str	r4, [r7, #16]
 800758c:	4630      	mov	r0, r6
 800758e:	b003      	add	sp, #12
 8007590:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007594:	6812      	ldr	r2, [r2, #0]
 8007596:	3b04      	subs	r3, #4
 8007598:	2a00      	cmp	r2, #0
 800759a:	d1cb      	bne.n	8007534 <quorem+0x9c>
 800759c:	3c01      	subs	r4, #1
 800759e:	e7c6      	b.n	800752e <quorem+0x96>
 80075a0:	6812      	ldr	r2, [r2, #0]
 80075a2:	3b04      	subs	r3, #4
 80075a4:	2a00      	cmp	r2, #0
 80075a6:	d1f0      	bne.n	800758a <quorem+0xf2>
 80075a8:	3c01      	subs	r4, #1
 80075aa:	e7eb      	b.n	8007584 <quorem+0xec>
 80075ac:	2000      	movs	r0, #0
 80075ae:	e7ee      	b.n	800758e <quorem+0xf6>

080075b0 <_dtoa_r>:
 80075b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075b4:	4616      	mov	r6, r2
 80075b6:	461f      	mov	r7, r3
 80075b8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80075ba:	b099      	sub	sp, #100	; 0x64
 80075bc:	4605      	mov	r5, r0
 80075be:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80075c2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80075c6:	b974      	cbnz	r4, 80075e6 <_dtoa_r+0x36>
 80075c8:	2010      	movs	r0, #16
 80075ca:	f000 ffff 	bl	80085cc <malloc>
 80075ce:	4602      	mov	r2, r0
 80075d0:	6268      	str	r0, [r5, #36]	; 0x24
 80075d2:	b920      	cbnz	r0, 80075de <_dtoa_r+0x2e>
 80075d4:	21ea      	movs	r1, #234	; 0xea
 80075d6:	4ba8      	ldr	r3, [pc, #672]	; (8007878 <_dtoa_r+0x2c8>)
 80075d8:	48a8      	ldr	r0, [pc, #672]	; (800787c <_dtoa_r+0x2cc>)
 80075da:	f001 fe4b 	bl	8009274 <__assert_func>
 80075de:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80075e2:	6004      	str	r4, [r0, #0]
 80075e4:	60c4      	str	r4, [r0, #12]
 80075e6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80075e8:	6819      	ldr	r1, [r3, #0]
 80075ea:	b151      	cbz	r1, 8007602 <_dtoa_r+0x52>
 80075ec:	685a      	ldr	r2, [r3, #4]
 80075ee:	2301      	movs	r3, #1
 80075f0:	4093      	lsls	r3, r2
 80075f2:	604a      	str	r2, [r1, #4]
 80075f4:	608b      	str	r3, [r1, #8]
 80075f6:	4628      	mov	r0, r5
 80075f8:	f001 f84c 	bl	8008694 <_Bfree>
 80075fc:	2200      	movs	r2, #0
 80075fe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007600:	601a      	str	r2, [r3, #0]
 8007602:	1e3b      	subs	r3, r7, #0
 8007604:	bfaf      	iteee	ge
 8007606:	2300      	movge	r3, #0
 8007608:	2201      	movlt	r2, #1
 800760a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800760e:	9305      	strlt	r3, [sp, #20]
 8007610:	bfa8      	it	ge
 8007612:	f8c8 3000 	strge.w	r3, [r8]
 8007616:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800761a:	4b99      	ldr	r3, [pc, #612]	; (8007880 <_dtoa_r+0x2d0>)
 800761c:	bfb8      	it	lt
 800761e:	f8c8 2000 	strlt.w	r2, [r8]
 8007622:	ea33 0309 	bics.w	r3, r3, r9
 8007626:	d119      	bne.n	800765c <_dtoa_r+0xac>
 8007628:	f242 730f 	movw	r3, #9999	; 0x270f
 800762c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800762e:	6013      	str	r3, [r2, #0]
 8007630:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007634:	4333      	orrs	r3, r6
 8007636:	f000 857f 	beq.w	8008138 <_dtoa_r+0xb88>
 800763a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800763c:	b953      	cbnz	r3, 8007654 <_dtoa_r+0xa4>
 800763e:	4b91      	ldr	r3, [pc, #580]	; (8007884 <_dtoa_r+0x2d4>)
 8007640:	e022      	b.n	8007688 <_dtoa_r+0xd8>
 8007642:	4b91      	ldr	r3, [pc, #580]	; (8007888 <_dtoa_r+0x2d8>)
 8007644:	9303      	str	r3, [sp, #12]
 8007646:	3308      	adds	r3, #8
 8007648:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800764a:	6013      	str	r3, [r2, #0]
 800764c:	9803      	ldr	r0, [sp, #12]
 800764e:	b019      	add	sp, #100	; 0x64
 8007650:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007654:	4b8b      	ldr	r3, [pc, #556]	; (8007884 <_dtoa_r+0x2d4>)
 8007656:	9303      	str	r3, [sp, #12]
 8007658:	3303      	adds	r3, #3
 800765a:	e7f5      	b.n	8007648 <_dtoa_r+0x98>
 800765c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007660:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8007664:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007668:	2200      	movs	r2, #0
 800766a:	2300      	movs	r3, #0
 800766c:	f7f9 f99c 	bl	80009a8 <__aeabi_dcmpeq>
 8007670:	4680      	mov	r8, r0
 8007672:	b158      	cbz	r0, 800768c <_dtoa_r+0xdc>
 8007674:	2301      	movs	r3, #1
 8007676:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007678:	6013      	str	r3, [r2, #0]
 800767a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800767c:	2b00      	cmp	r3, #0
 800767e:	f000 8558 	beq.w	8008132 <_dtoa_r+0xb82>
 8007682:	4882      	ldr	r0, [pc, #520]	; (800788c <_dtoa_r+0x2dc>)
 8007684:	6018      	str	r0, [r3, #0]
 8007686:	1e43      	subs	r3, r0, #1
 8007688:	9303      	str	r3, [sp, #12]
 800768a:	e7df      	b.n	800764c <_dtoa_r+0x9c>
 800768c:	ab16      	add	r3, sp, #88	; 0x58
 800768e:	9301      	str	r3, [sp, #4]
 8007690:	ab17      	add	r3, sp, #92	; 0x5c
 8007692:	9300      	str	r3, [sp, #0]
 8007694:	4628      	mov	r0, r5
 8007696:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800769a:	f001 fae1 	bl	8008c60 <__d2b>
 800769e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80076a2:	4683      	mov	fp, r0
 80076a4:	2c00      	cmp	r4, #0
 80076a6:	d07f      	beq.n	80077a8 <_dtoa_r+0x1f8>
 80076a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80076ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80076ae:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80076b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80076b6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80076ba:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80076be:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80076c2:	2200      	movs	r2, #0
 80076c4:	4b72      	ldr	r3, [pc, #456]	; (8007890 <_dtoa_r+0x2e0>)
 80076c6:	f7f8 fd4f 	bl	8000168 <__aeabi_dsub>
 80076ca:	a365      	add	r3, pc, #404	; (adr r3, 8007860 <_dtoa_r+0x2b0>)
 80076cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076d0:	f7f8 ff02 	bl	80004d8 <__aeabi_dmul>
 80076d4:	a364      	add	r3, pc, #400	; (adr r3, 8007868 <_dtoa_r+0x2b8>)
 80076d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076da:	f7f8 fd47 	bl	800016c <__adddf3>
 80076de:	4606      	mov	r6, r0
 80076e0:	4620      	mov	r0, r4
 80076e2:	460f      	mov	r7, r1
 80076e4:	f7f8 fe8e 	bl	8000404 <__aeabi_i2d>
 80076e8:	a361      	add	r3, pc, #388	; (adr r3, 8007870 <_dtoa_r+0x2c0>)
 80076ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076ee:	f7f8 fef3 	bl	80004d8 <__aeabi_dmul>
 80076f2:	4602      	mov	r2, r0
 80076f4:	460b      	mov	r3, r1
 80076f6:	4630      	mov	r0, r6
 80076f8:	4639      	mov	r1, r7
 80076fa:	f7f8 fd37 	bl	800016c <__adddf3>
 80076fe:	4606      	mov	r6, r0
 8007700:	460f      	mov	r7, r1
 8007702:	f7f9 f999 	bl	8000a38 <__aeabi_d2iz>
 8007706:	2200      	movs	r2, #0
 8007708:	4682      	mov	sl, r0
 800770a:	2300      	movs	r3, #0
 800770c:	4630      	mov	r0, r6
 800770e:	4639      	mov	r1, r7
 8007710:	f7f9 f954 	bl	80009bc <__aeabi_dcmplt>
 8007714:	b148      	cbz	r0, 800772a <_dtoa_r+0x17a>
 8007716:	4650      	mov	r0, sl
 8007718:	f7f8 fe74 	bl	8000404 <__aeabi_i2d>
 800771c:	4632      	mov	r2, r6
 800771e:	463b      	mov	r3, r7
 8007720:	f7f9 f942 	bl	80009a8 <__aeabi_dcmpeq>
 8007724:	b908      	cbnz	r0, 800772a <_dtoa_r+0x17a>
 8007726:	f10a 3aff 	add.w	sl, sl, #4294967295
 800772a:	f1ba 0f16 	cmp.w	sl, #22
 800772e:	d858      	bhi.n	80077e2 <_dtoa_r+0x232>
 8007730:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007734:	4b57      	ldr	r3, [pc, #348]	; (8007894 <_dtoa_r+0x2e4>)
 8007736:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800773a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800773e:	f7f9 f93d 	bl	80009bc <__aeabi_dcmplt>
 8007742:	2800      	cmp	r0, #0
 8007744:	d04f      	beq.n	80077e6 <_dtoa_r+0x236>
 8007746:	2300      	movs	r3, #0
 8007748:	f10a 3aff 	add.w	sl, sl, #4294967295
 800774c:	930f      	str	r3, [sp, #60]	; 0x3c
 800774e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007750:	1b1c      	subs	r4, r3, r4
 8007752:	1e63      	subs	r3, r4, #1
 8007754:	9309      	str	r3, [sp, #36]	; 0x24
 8007756:	bf49      	itett	mi
 8007758:	f1c4 0301 	rsbmi	r3, r4, #1
 800775c:	2300      	movpl	r3, #0
 800775e:	9306      	strmi	r3, [sp, #24]
 8007760:	2300      	movmi	r3, #0
 8007762:	bf54      	ite	pl
 8007764:	9306      	strpl	r3, [sp, #24]
 8007766:	9309      	strmi	r3, [sp, #36]	; 0x24
 8007768:	f1ba 0f00 	cmp.w	sl, #0
 800776c:	db3d      	blt.n	80077ea <_dtoa_r+0x23a>
 800776e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007770:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8007774:	4453      	add	r3, sl
 8007776:	9309      	str	r3, [sp, #36]	; 0x24
 8007778:	2300      	movs	r3, #0
 800777a:	930a      	str	r3, [sp, #40]	; 0x28
 800777c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800777e:	2b09      	cmp	r3, #9
 8007780:	f200 808c 	bhi.w	800789c <_dtoa_r+0x2ec>
 8007784:	2b05      	cmp	r3, #5
 8007786:	bfc4      	itt	gt
 8007788:	3b04      	subgt	r3, #4
 800778a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800778c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800778e:	bfc8      	it	gt
 8007790:	2400      	movgt	r4, #0
 8007792:	f1a3 0302 	sub.w	r3, r3, #2
 8007796:	bfd8      	it	le
 8007798:	2401      	movle	r4, #1
 800779a:	2b03      	cmp	r3, #3
 800779c:	f200 808a 	bhi.w	80078b4 <_dtoa_r+0x304>
 80077a0:	e8df f003 	tbb	[pc, r3]
 80077a4:	5b4d4f2d 	.word	0x5b4d4f2d
 80077a8:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80077ac:	441c      	add	r4, r3
 80077ae:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80077b2:	2b20      	cmp	r3, #32
 80077b4:	bfc3      	ittte	gt
 80077b6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80077ba:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80077be:	fa09 f303 	lslgt.w	r3, r9, r3
 80077c2:	f1c3 0320 	rsble	r3, r3, #32
 80077c6:	bfc6      	itte	gt
 80077c8:	fa26 f000 	lsrgt.w	r0, r6, r0
 80077cc:	4318      	orrgt	r0, r3
 80077ce:	fa06 f003 	lslle.w	r0, r6, r3
 80077d2:	f7f8 fe07 	bl	80003e4 <__aeabi_ui2d>
 80077d6:	2301      	movs	r3, #1
 80077d8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80077dc:	3c01      	subs	r4, #1
 80077de:	9313      	str	r3, [sp, #76]	; 0x4c
 80077e0:	e76f      	b.n	80076c2 <_dtoa_r+0x112>
 80077e2:	2301      	movs	r3, #1
 80077e4:	e7b2      	b.n	800774c <_dtoa_r+0x19c>
 80077e6:	900f      	str	r0, [sp, #60]	; 0x3c
 80077e8:	e7b1      	b.n	800774e <_dtoa_r+0x19e>
 80077ea:	9b06      	ldr	r3, [sp, #24]
 80077ec:	eba3 030a 	sub.w	r3, r3, sl
 80077f0:	9306      	str	r3, [sp, #24]
 80077f2:	f1ca 0300 	rsb	r3, sl, #0
 80077f6:	930a      	str	r3, [sp, #40]	; 0x28
 80077f8:	2300      	movs	r3, #0
 80077fa:	930e      	str	r3, [sp, #56]	; 0x38
 80077fc:	e7be      	b.n	800777c <_dtoa_r+0x1cc>
 80077fe:	2300      	movs	r3, #0
 8007800:	930b      	str	r3, [sp, #44]	; 0x2c
 8007802:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007804:	2b00      	cmp	r3, #0
 8007806:	dc58      	bgt.n	80078ba <_dtoa_r+0x30a>
 8007808:	f04f 0901 	mov.w	r9, #1
 800780c:	464b      	mov	r3, r9
 800780e:	f8cd 9020 	str.w	r9, [sp, #32]
 8007812:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8007816:	2200      	movs	r2, #0
 8007818:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800781a:	6042      	str	r2, [r0, #4]
 800781c:	2204      	movs	r2, #4
 800781e:	f102 0614 	add.w	r6, r2, #20
 8007822:	429e      	cmp	r6, r3
 8007824:	6841      	ldr	r1, [r0, #4]
 8007826:	d94e      	bls.n	80078c6 <_dtoa_r+0x316>
 8007828:	4628      	mov	r0, r5
 800782a:	f000 fef3 	bl	8008614 <_Balloc>
 800782e:	9003      	str	r0, [sp, #12]
 8007830:	2800      	cmp	r0, #0
 8007832:	d14c      	bne.n	80078ce <_dtoa_r+0x31e>
 8007834:	4602      	mov	r2, r0
 8007836:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800783a:	4b17      	ldr	r3, [pc, #92]	; (8007898 <_dtoa_r+0x2e8>)
 800783c:	e6cc      	b.n	80075d8 <_dtoa_r+0x28>
 800783e:	2301      	movs	r3, #1
 8007840:	e7de      	b.n	8007800 <_dtoa_r+0x250>
 8007842:	2300      	movs	r3, #0
 8007844:	930b      	str	r3, [sp, #44]	; 0x2c
 8007846:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007848:	eb0a 0903 	add.w	r9, sl, r3
 800784c:	f109 0301 	add.w	r3, r9, #1
 8007850:	2b01      	cmp	r3, #1
 8007852:	9308      	str	r3, [sp, #32]
 8007854:	bfb8      	it	lt
 8007856:	2301      	movlt	r3, #1
 8007858:	e7dd      	b.n	8007816 <_dtoa_r+0x266>
 800785a:	2301      	movs	r3, #1
 800785c:	e7f2      	b.n	8007844 <_dtoa_r+0x294>
 800785e:	bf00      	nop
 8007860:	636f4361 	.word	0x636f4361
 8007864:	3fd287a7 	.word	0x3fd287a7
 8007868:	8b60c8b3 	.word	0x8b60c8b3
 800786c:	3fc68a28 	.word	0x3fc68a28
 8007870:	509f79fb 	.word	0x509f79fb
 8007874:	3fd34413 	.word	0x3fd34413
 8007878:	0800a061 	.word	0x0800a061
 800787c:	0800a078 	.word	0x0800a078
 8007880:	7ff00000 	.word	0x7ff00000
 8007884:	0800a05d 	.word	0x0800a05d
 8007888:	0800a054 	.word	0x0800a054
 800788c:	0800a031 	.word	0x0800a031
 8007890:	3ff80000 	.word	0x3ff80000
 8007894:	0800a1c8 	.word	0x0800a1c8
 8007898:	0800a0d3 	.word	0x0800a0d3
 800789c:	2401      	movs	r4, #1
 800789e:	2300      	movs	r3, #0
 80078a0:	940b      	str	r4, [sp, #44]	; 0x2c
 80078a2:	9322      	str	r3, [sp, #136]	; 0x88
 80078a4:	f04f 39ff 	mov.w	r9, #4294967295
 80078a8:	2200      	movs	r2, #0
 80078aa:	2312      	movs	r3, #18
 80078ac:	f8cd 9020 	str.w	r9, [sp, #32]
 80078b0:	9223      	str	r2, [sp, #140]	; 0x8c
 80078b2:	e7b0      	b.n	8007816 <_dtoa_r+0x266>
 80078b4:	2301      	movs	r3, #1
 80078b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80078b8:	e7f4      	b.n	80078a4 <_dtoa_r+0x2f4>
 80078ba:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 80078be:	464b      	mov	r3, r9
 80078c0:	f8cd 9020 	str.w	r9, [sp, #32]
 80078c4:	e7a7      	b.n	8007816 <_dtoa_r+0x266>
 80078c6:	3101      	adds	r1, #1
 80078c8:	6041      	str	r1, [r0, #4]
 80078ca:	0052      	lsls	r2, r2, #1
 80078cc:	e7a7      	b.n	800781e <_dtoa_r+0x26e>
 80078ce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80078d0:	9a03      	ldr	r2, [sp, #12]
 80078d2:	601a      	str	r2, [r3, #0]
 80078d4:	9b08      	ldr	r3, [sp, #32]
 80078d6:	2b0e      	cmp	r3, #14
 80078d8:	f200 80a8 	bhi.w	8007a2c <_dtoa_r+0x47c>
 80078dc:	2c00      	cmp	r4, #0
 80078de:	f000 80a5 	beq.w	8007a2c <_dtoa_r+0x47c>
 80078e2:	f1ba 0f00 	cmp.w	sl, #0
 80078e6:	dd34      	ble.n	8007952 <_dtoa_r+0x3a2>
 80078e8:	4a9a      	ldr	r2, [pc, #616]	; (8007b54 <_dtoa_r+0x5a4>)
 80078ea:	f00a 030f 	and.w	r3, sl, #15
 80078ee:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80078f2:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80078f6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80078fa:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80078fe:	ea4f 142a 	mov.w	r4, sl, asr #4
 8007902:	d016      	beq.n	8007932 <_dtoa_r+0x382>
 8007904:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007908:	4b93      	ldr	r3, [pc, #588]	; (8007b58 <_dtoa_r+0x5a8>)
 800790a:	2703      	movs	r7, #3
 800790c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007910:	f7f8 ff0c 	bl	800072c <__aeabi_ddiv>
 8007914:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007918:	f004 040f 	and.w	r4, r4, #15
 800791c:	4e8e      	ldr	r6, [pc, #568]	; (8007b58 <_dtoa_r+0x5a8>)
 800791e:	b954      	cbnz	r4, 8007936 <_dtoa_r+0x386>
 8007920:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007924:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007928:	f7f8 ff00 	bl	800072c <__aeabi_ddiv>
 800792c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007930:	e029      	b.n	8007986 <_dtoa_r+0x3d6>
 8007932:	2702      	movs	r7, #2
 8007934:	e7f2      	b.n	800791c <_dtoa_r+0x36c>
 8007936:	07e1      	lsls	r1, r4, #31
 8007938:	d508      	bpl.n	800794c <_dtoa_r+0x39c>
 800793a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800793e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007942:	f7f8 fdc9 	bl	80004d8 <__aeabi_dmul>
 8007946:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800794a:	3701      	adds	r7, #1
 800794c:	1064      	asrs	r4, r4, #1
 800794e:	3608      	adds	r6, #8
 8007950:	e7e5      	b.n	800791e <_dtoa_r+0x36e>
 8007952:	f000 80a5 	beq.w	8007aa0 <_dtoa_r+0x4f0>
 8007956:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800795a:	f1ca 0400 	rsb	r4, sl, #0
 800795e:	4b7d      	ldr	r3, [pc, #500]	; (8007b54 <_dtoa_r+0x5a4>)
 8007960:	f004 020f 	and.w	r2, r4, #15
 8007964:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800796c:	f7f8 fdb4 	bl	80004d8 <__aeabi_dmul>
 8007970:	2702      	movs	r7, #2
 8007972:	2300      	movs	r3, #0
 8007974:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007978:	4e77      	ldr	r6, [pc, #476]	; (8007b58 <_dtoa_r+0x5a8>)
 800797a:	1124      	asrs	r4, r4, #4
 800797c:	2c00      	cmp	r4, #0
 800797e:	f040 8084 	bne.w	8007a8a <_dtoa_r+0x4da>
 8007982:	2b00      	cmp	r3, #0
 8007984:	d1d2      	bne.n	800792c <_dtoa_r+0x37c>
 8007986:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007988:	2b00      	cmp	r3, #0
 800798a:	f000 808b 	beq.w	8007aa4 <_dtoa_r+0x4f4>
 800798e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007992:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007996:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800799a:	2200      	movs	r2, #0
 800799c:	4b6f      	ldr	r3, [pc, #444]	; (8007b5c <_dtoa_r+0x5ac>)
 800799e:	f7f9 f80d 	bl	80009bc <__aeabi_dcmplt>
 80079a2:	2800      	cmp	r0, #0
 80079a4:	d07e      	beq.n	8007aa4 <_dtoa_r+0x4f4>
 80079a6:	9b08      	ldr	r3, [sp, #32]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d07b      	beq.n	8007aa4 <_dtoa_r+0x4f4>
 80079ac:	f1b9 0f00 	cmp.w	r9, #0
 80079b0:	dd38      	ble.n	8007a24 <_dtoa_r+0x474>
 80079b2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80079b6:	2200      	movs	r2, #0
 80079b8:	4b69      	ldr	r3, [pc, #420]	; (8007b60 <_dtoa_r+0x5b0>)
 80079ba:	f7f8 fd8d 	bl	80004d8 <__aeabi_dmul>
 80079be:	464c      	mov	r4, r9
 80079c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80079c4:	f10a 38ff 	add.w	r8, sl, #4294967295
 80079c8:	3701      	adds	r7, #1
 80079ca:	4638      	mov	r0, r7
 80079cc:	f7f8 fd1a 	bl	8000404 <__aeabi_i2d>
 80079d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079d4:	f7f8 fd80 	bl	80004d8 <__aeabi_dmul>
 80079d8:	2200      	movs	r2, #0
 80079da:	4b62      	ldr	r3, [pc, #392]	; (8007b64 <_dtoa_r+0x5b4>)
 80079dc:	f7f8 fbc6 	bl	800016c <__adddf3>
 80079e0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80079e4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80079e8:	9611      	str	r6, [sp, #68]	; 0x44
 80079ea:	2c00      	cmp	r4, #0
 80079ec:	d15d      	bne.n	8007aaa <_dtoa_r+0x4fa>
 80079ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079f2:	2200      	movs	r2, #0
 80079f4:	4b5c      	ldr	r3, [pc, #368]	; (8007b68 <_dtoa_r+0x5b8>)
 80079f6:	f7f8 fbb7 	bl	8000168 <__aeabi_dsub>
 80079fa:	4602      	mov	r2, r0
 80079fc:	460b      	mov	r3, r1
 80079fe:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007a02:	4633      	mov	r3, r6
 8007a04:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007a06:	f7f8 fff7 	bl	80009f8 <__aeabi_dcmpgt>
 8007a0a:	2800      	cmp	r0, #0
 8007a0c:	f040 829c 	bne.w	8007f48 <_dtoa_r+0x998>
 8007a10:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a14:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007a16:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007a1a:	f7f8 ffcf 	bl	80009bc <__aeabi_dcmplt>
 8007a1e:	2800      	cmp	r0, #0
 8007a20:	f040 8290 	bne.w	8007f44 <_dtoa_r+0x994>
 8007a24:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8007a28:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007a2c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	f2c0 8152 	blt.w	8007cd8 <_dtoa_r+0x728>
 8007a34:	f1ba 0f0e 	cmp.w	sl, #14
 8007a38:	f300 814e 	bgt.w	8007cd8 <_dtoa_r+0x728>
 8007a3c:	4b45      	ldr	r3, [pc, #276]	; (8007b54 <_dtoa_r+0x5a4>)
 8007a3e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007a42:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007a46:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8007a4a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	f280 80db 	bge.w	8007c08 <_dtoa_r+0x658>
 8007a52:	9b08      	ldr	r3, [sp, #32]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	f300 80d7 	bgt.w	8007c08 <_dtoa_r+0x658>
 8007a5a:	f040 8272 	bne.w	8007f42 <_dtoa_r+0x992>
 8007a5e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007a62:	2200      	movs	r2, #0
 8007a64:	4b40      	ldr	r3, [pc, #256]	; (8007b68 <_dtoa_r+0x5b8>)
 8007a66:	f7f8 fd37 	bl	80004d8 <__aeabi_dmul>
 8007a6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a6e:	f7f8 ffb9 	bl	80009e4 <__aeabi_dcmpge>
 8007a72:	9c08      	ldr	r4, [sp, #32]
 8007a74:	4626      	mov	r6, r4
 8007a76:	2800      	cmp	r0, #0
 8007a78:	f040 8248 	bne.w	8007f0c <_dtoa_r+0x95c>
 8007a7c:	2331      	movs	r3, #49	; 0x31
 8007a7e:	9f03      	ldr	r7, [sp, #12]
 8007a80:	f10a 0a01 	add.w	sl, sl, #1
 8007a84:	f807 3b01 	strb.w	r3, [r7], #1
 8007a88:	e244      	b.n	8007f14 <_dtoa_r+0x964>
 8007a8a:	07e2      	lsls	r2, r4, #31
 8007a8c:	d505      	bpl.n	8007a9a <_dtoa_r+0x4ea>
 8007a8e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007a92:	f7f8 fd21 	bl	80004d8 <__aeabi_dmul>
 8007a96:	2301      	movs	r3, #1
 8007a98:	3701      	adds	r7, #1
 8007a9a:	1064      	asrs	r4, r4, #1
 8007a9c:	3608      	adds	r6, #8
 8007a9e:	e76d      	b.n	800797c <_dtoa_r+0x3cc>
 8007aa0:	2702      	movs	r7, #2
 8007aa2:	e770      	b.n	8007986 <_dtoa_r+0x3d6>
 8007aa4:	46d0      	mov	r8, sl
 8007aa6:	9c08      	ldr	r4, [sp, #32]
 8007aa8:	e78f      	b.n	80079ca <_dtoa_r+0x41a>
 8007aaa:	9903      	ldr	r1, [sp, #12]
 8007aac:	4b29      	ldr	r3, [pc, #164]	; (8007b54 <_dtoa_r+0x5a4>)
 8007aae:	4421      	add	r1, r4
 8007ab0:	9112      	str	r1, [sp, #72]	; 0x48
 8007ab2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007ab4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007ab8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8007abc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007ac0:	2900      	cmp	r1, #0
 8007ac2:	d055      	beq.n	8007b70 <_dtoa_r+0x5c0>
 8007ac4:	2000      	movs	r0, #0
 8007ac6:	4929      	ldr	r1, [pc, #164]	; (8007b6c <_dtoa_r+0x5bc>)
 8007ac8:	f7f8 fe30 	bl	800072c <__aeabi_ddiv>
 8007acc:	463b      	mov	r3, r7
 8007ace:	4632      	mov	r2, r6
 8007ad0:	f7f8 fb4a 	bl	8000168 <__aeabi_dsub>
 8007ad4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007ad8:	9f03      	ldr	r7, [sp, #12]
 8007ada:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ade:	f7f8 ffab 	bl	8000a38 <__aeabi_d2iz>
 8007ae2:	4604      	mov	r4, r0
 8007ae4:	f7f8 fc8e 	bl	8000404 <__aeabi_i2d>
 8007ae8:	4602      	mov	r2, r0
 8007aea:	460b      	mov	r3, r1
 8007aec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007af0:	f7f8 fb3a 	bl	8000168 <__aeabi_dsub>
 8007af4:	4602      	mov	r2, r0
 8007af6:	460b      	mov	r3, r1
 8007af8:	3430      	adds	r4, #48	; 0x30
 8007afa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007afe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007b02:	f807 4b01 	strb.w	r4, [r7], #1
 8007b06:	f7f8 ff59 	bl	80009bc <__aeabi_dcmplt>
 8007b0a:	2800      	cmp	r0, #0
 8007b0c:	d174      	bne.n	8007bf8 <_dtoa_r+0x648>
 8007b0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b12:	2000      	movs	r0, #0
 8007b14:	4911      	ldr	r1, [pc, #68]	; (8007b5c <_dtoa_r+0x5ac>)
 8007b16:	f7f8 fb27 	bl	8000168 <__aeabi_dsub>
 8007b1a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007b1e:	f7f8 ff4d 	bl	80009bc <__aeabi_dcmplt>
 8007b22:	2800      	cmp	r0, #0
 8007b24:	f040 80b7 	bne.w	8007c96 <_dtoa_r+0x6e6>
 8007b28:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007b2a:	429f      	cmp	r7, r3
 8007b2c:	f43f af7a 	beq.w	8007a24 <_dtoa_r+0x474>
 8007b30:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007b34:	2200      	movs	r2, #0
 8007b36:	4b0a      	ldr	r3, [pc, #40]	; (8007b60 <_dtoa_r+0x5b0>)
 8007b38:	f7f8 fcce 	bl	80004d8 <__aeabi_dmul>
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007b42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b46:	4b06      	ldr	r3, [pc, #24]	; (8007b60 <_dtoa_r+0x5b0>)
 8007b48:	f7f8 fcc6 	bl	80004d8 <__aeabi_dmul>
 8007b4c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007b50:	e7c3      	b.n	8007ada <_dtoa_r+0x52a>
 8007b52:	bf00      	nop
 8007b54:	0800a1c8 	.word	0x0800a1c8
 8007b58:	0800a1a0 	.word	0x0800a1a0
 8007b5c:	3ff00000 	.word	0x3ff00000
 8007b60:	40240000 	.word	0x40240000
 8007b64:	401c0000 	.word	0x401c0000
 8007b68:	40140000 	.word	0x40140000
 8007b6c:	3fe00000 	.word	0x3fe00000
 8007b70:	4630      	mov	r0, r6
 8007b72:	4639      	mov	r1, r7
 8007b74:	f7f8 fcb0 	bl	80004d8 <__aeabi_dmul>
 8007b78:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007b7a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007b7e:	9c03      	ldr	r4, [sp, #12]
 8007b80:	9314      	str	r3, [sp, #80]	; 0x50
 8007b82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b86:	f7f8 ff57 	bl	8000a38 <__aeabi_d2iz>
 8007b8a:	9015      	str	r0, [sp, #84]	; 0x54
 8007b8c:	f7f8 fc3a 	bl	8000404 <__aeabi_i2d>
 8007b90:	4602      	mov	r2, r0
 8007b92:	460b      	mov	r3, r1
 8007b94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b98:	f7f8 fae6 	bl	8000168 <__aeabi_dsub>
 8007b9c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007b9e:	4606      	mov	r6, r0
 8007ba0:	3330      	adds	r3, #48	; 0x30
 8007ba2:	f804 3b01 	strb.w	r3, [r4], #1
 8007ba6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007ba8:	460f      	mov	r7, r1
 8007baa:	429c      	cmp	r4, r3
 8007bac:	f04f 0200 	mov.w	r2, #0
 8007bb0:	d124      	bne.n	8007bfc <_dtoa_r+0x64c>
 8007bb2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007bb6:	4bb0      	ldr	r3, [pc, #704]	; (8007e78 <_dtoa_r+0x8c8>)
 8007bb8:	f7f8 fad8 	bl	800016c <__adddf3>
 8007bbc:	4602      	mov	r2, r0
 8007bbe:	460b      	mov	r3, r1
 8007bc0:	4630      	mov	r0, r6
 8007bc2:	4639      	mov	r1, r7
 8007bc4:	f7f8 ff18 	bl	80009f8 <__aeabi_dcmpgt>
 8007bc8:	2800      	cmp	r0, #0
 8007bca:	d163      	bne.n	8007c94 <_dtoa_r+0x6e4>
 8007bcc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007bd0:	2000      	movs	r0, #0
 8007bd2:	49a9      	ldr	r1, [pc, #676]	; (8007e78 <_dtoa_r+0x8c8>)
 8007bd4:	f7f8 fac8 	bl	8000168 <__aeabi_dsub>
 8007bd8:	4602      	mov	r2, r0
 8007bda:	460b      	mov	r3, r1
 8007bdc:	4630      	mov	r0, r6
 8007bde:	4639      	mov	r1, r7
 8007be0:	f7f8 feec 	bl	80009bc <__aeabi_dcmplt>
 8007be4:	2800      	cmp	r0, #0
 8007be6:	f43f af1d 	beq.w	8007a24 <_dtoa_r+0x474>
 8007bea:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8007bec:	1e7b      	subs	r3, r7, #1
 8007bee:	9314      	str	r3, [sp, #80]	; 0x50
 8007bf0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8007bf4:	2b30      	cmp	r3, #48	; 0x30
 8007bf6:	d0f8      	beq.n	8007bea <_dtoa_r+0x63a>
 8007bf8:	46c2      	mov	sl, r8
 8007bfa:	e03b      	b.n	8007c74 <_dtoa_r+0x6c4>
 8007bfc:	4b9f      	ldr	r3, [pc, #636]	; (8007e7c <_dtoa_r+0x8cc>)
 8007bfe:	f7f8 fc6b 	bl	80004d8 <__aeabi_dmul>
 8007c02:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007c06:	e7bc      	b.n	8007b82 <_dtoa_r+0x5d2>
 8007c08:	9f03      	ldr	r7, [sp, #12]
 8007c0a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8007c0e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007c12:	4640      	mov	r0, r8
 8007c14:	4649      	mov	r1, r9
 8007c16:	f7f8 fd89 	bl	800072c <__aeabi_ddiv>
 8007c1a:	f7f8 ff0d 	bl	8000a38 <__aeabi_d2iz>
 8007c1e:	4604      	mov	r4, r0
 8007c20:	f7f8 fbf0 	bl	8000404 <__aeabi_i2d>
 8007c24:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007c28:	f7f8 fc56 	bl	80004d8 <__aeabi_dmul>
 8007c2c:	4602      	mov	r2, r0
 8007c2e:	460b      	mov	r3, r1
 8007c30:	4640      	mov	r0, r8
 8007c32:	4649      	mov	r1, r9
 8007c34:	f7f8 fa98 	bl	8000168 <__aeabi_dsub>
 8007c38:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8007c3c:	f807 6b01 	strb.w	r6, [r7], #1
 8007c40:	9e03      	ldr	r6, [sp, #12]
 8007c42:	f8dd c020 	ldr.w	ip, [sp, #32]
 8007c46:	1bbe      	subs	r6, r7, r6
 8007c48:	45b4      	cmp	ip, r6
 8007c4a:	4602      	mov	r2, r0
 8007c4c:	460b      	mov	r3, r1
 8007c4e:	d136      	bne.n	8007cbe <_dtoa_r+0x70e>
 8007c50:	f7f8 fa8c 	bl	800016c <__adddf3>
 8007c54:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007c58:	4680      	mov	r8, r0
 8007c5a:	4689      	mov	r9, r1
 8007c5c:	f7f8 fecc 	bl	80009f8 <__aeabi_dcmpgt>
 8007c60:	bb58      	cbnz	r0, 8007cba <_dtoa_r+0x70a>
 8007c62:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007c66:	4640      	mov	r0, r8
 8007c68:	4649      	mov	r1, r9
 8007c6a:	f7f8 fe9d 	bl	80009a8 <__aeabi_dcmpeq>
 8007c6e:	b108      	cbz	r0, 8007c74 <_dtoa_r+0x6c4>
 8007c70:	07e1      	lsls	r1, r4, #31
 8007c72:	d422      	bmi.n	8007cba <_dtoa_r+0x70a>
 8007c74:	4628      	mov	r0, r5
 8007c76:	4659      	mov	r1, fp
 8007c78:	f000 fd0c 	bl	8008694 <_Bfree>
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	703b      	strb	r3, [r7, #0]
 8007c80:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007c82:	f10a 0001 	add.w	r0, sl, #1
 8007c86:	6018      	str	r0, [r3, #0]
 8007c88:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	f43f acde 	beq.w	800764c <_dtoa_r+0x9c>
 8007c90:	601f      	str	r7, [r3, #0]
 8007c92:	e4db      	b.n	800764c <_dtoa_r+0x9c>
 8007c94:	4627      	mov	r7, r4
 8007c96:	463b      	mov	r3, r7
 8007c98:	461f      	mov	r7, r3
 8007c9a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c9e:	2a39      	cmp	r2, #57	; 0x39
 8007ca0:	d107      	bne.n	8007cb2 <_dtoa_r+0x702>
 8007ca2:	9a03      	ldr	r2, [sp, #12]
 8007ca4:	429a      	cmp	r2, r3
 8007ca6:	d1f7      	bne.n	8007c98 <_dtoa_r+0x6e8>
 8007ca8:	2230      	movs	r2, #48	; 0x30
 8007caa:	9903      	ldr	r1, [sp, #12]
 8007cac:	f108 0801 	add.w	r8, r8, #1
 8007cb0:	700a      	strb	r2, [r1, #0]
 8007cb2:	781a      	ldrb	r2, [r3, #0]
 8007cb4:	3201      	adds	r2, #1
 8007cb6:	701a      	strb	r2, [r3, #0]
 8007cb8:	e79e      	b.n	8007bf8 <_dtoa_r+0x648>
 8007cba:	46d0      	mov	r8, sl
 8007cbc:	e7eb      	b.n	8007c96 <_dtoa_r+0x6e6>
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	4b6e      	ldr	r3, [pc, #440]	; (8007e7c <_dtoa_r+0x8cc>)
 8007cc2:	f7f8 fc09 	bl	80004d8 <__aeabi_dmul>
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	2300      	movs	r3, #0
 8007cca:	4680      	mov	r8, r0
 8007ccc:	4689      	mov	r9, r1
 8007cce:	f7f8 fe6b 	bl	80009a8 <__aeabi_dcmpeq>
 8007cd2:	2800      	cmp	r0, #0
 8007cd4:	d09b      	beq.n	8007c0e <_dtoa_r+0x65e>
 8007cd6:	e7cd      	b.n	8007c74 <_dtoa_r+0x6c4>
 8007cd8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007cda:	2a00      	cmp	r2, #0
 8007cdc:	f000 80d0 	beq.w	8007e80 <_dtoa_r+0x8d0>
 8007ce0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007ce2:	2a01      	cmp	r2, #1
 8007ce4:	f300 80ae 	bgt.w	8007e44 <_dtoa_r+0x894>
 8007ce8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007cea:	2a00      	cmp	r2, #0
 8007cec:	f000 80a6 	beq.w	8007e3c <_dtoa_r+0x88c>
 8007cf0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007cf4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007cf6:	9f06      	ldr	r7, [sp, #24]
 8007cf8:	9a06      	ldr	r2, [sp, #24]
 8007cfa:	2101      	movs	r1, #1
 8007cfc:	441a      	add	r2, r3
 8007cfe:	9206      	str	r2, [sp, #24]
 8007d00:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d02:	4628      	mov	r0, r5
 8007d04:	441a      	add	r2, r3
 8007d06:	9209      	str	r2, [sp, #36]	; 0x24
 8007d08:	f000 fd7a 	bl	8008800 <__i2b>
 8007d0c:	4606      	mov	r6, r0
 8007d0e:	2f00      	cmp	r7, #0
 8007d10:	dd0c      	ble.n	8007d2c <_dtoa_r+0x77c>
 8007d12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	dd09      	ble.n	8007d2c <_dtoa_r+0x77c>
 8007d18:	42bb      	cmp	r3, r7
 8007d1a:	bfa8      	it	ge
 8007d1c:	463b      	movge	r3, r7
 8007d1e:	9a06      	ldr	r2, [sp, #24]
 8007d20:	1aff      	subs	r7, r7, r3
 8007d22:	1ad2      	subs	r2, r2, r3
 8007d24:	9206      	str	r2, [sp, #24]
 8007d26:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d28:	1ad3      	subs	r3, r2, r3
 8007d2a:	9309      	str	r3, [sp, #36]	; 0x24
 8007d2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d2e:	b1f3      	cbz	r3, 8007d6e <_dtoa_r+0x7be>
 8007d30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	f000 80a8 	beq.w	8007e88 <_dtoa_r+0x8d8>
 8007d38:	2c00      	cmp	r4, #0
 8007d3a:	dd10      	ble.n	8007d5e <_dtoa_r+0x7ae>
 8007d3c:	4631      	mov	r1, r6
 8007d3e:	4622      	mov	r2, r4
 8007d40:	4628      	mov	r0, r5
 8007d42:	f000 fe1b 	bl	800897c <__pow5mult>
 8007d46:	465a      	mov	r2, fp
 8007d48:	4601      	mov	r1, r0
 8007d4a:	4606      	mov	r6, r0
 8007d4c:	4628      	mov	r0, r5
 8007d4e:	f000 fd6d 	bl	800882c <__multiply>
 8007d52:	4680      	mov	r8, r0
 8007d54:	4659      	mov	r1, fp
 8007d56:	4628      	mov	r0, r5
 8007d58:	f000 fc9c 	bl	8008694 <_Bfree>
 8007d5c:	46c3      	mov	fp, r8
 8007d5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d60:	1b1a      	subs	r2, r3, r4
 8007d62:	d004      	beq.n	8007d6e <_dtoa_r+0x7be>
 8007d64:	4659      	mov	r1, fp
 8007d66:	4628      	mov	r0, r5
 8007d68:	f000 fe08 	bl	800897c <__pow5mult>
 8007d6c:	4683      	mov	fp, r0
 8007d6e:	2101      	movs	r1, #1
 8007d70:	4628      	mov	r0, r5
 8007d72:	f000 fd45 	bl	8008800 <__i2b>
 8007d76:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007d78:	4604      	mov	r4, r0
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	f340 8086 	ble.w	8007e8c <_dtoa_r+0x8dc>
 8007d80:	461a      	mov	r2, r3
 8007d82:	4601      	mov	r1, r0
 8007d84:	4628      	mov	r0, r5
 8007d86:	f000 fdf9 	bl	800897c <__pow5mult>
 8007d8a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007d8c:	4604      	mov	r4, r0
 8007d8e:	2b01      	cmp	r3, #1
 8007d90:	dd7f      	ble.n	8007e92 <_dtoa_r+0x8e2>
 8007d92:	f04f 0800 	mov.w	r8, #0
 8007d96:	6923      	ldr	r3, [r4, #16]
 8007d98:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007d9c:	6918      	ldr	r0, [r3, #16]
 8007d9e:	f000 fce1 	bl	8008764 <__hi0bits>
 8007da2:	f1c0 0020 	rsb	r0, r0, #32
 8007da6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007da8:	4418      	add	r0, r3
 8007daa:	f010 001f 	ands.w	r0, r0, #31
 8007dae:	f000 8092 	beq.w	8007ed6 <_dtoa_r+0x926>
 8007db2:	f1c0 0320 	rsb	r3, r0, #32
 8007db6:	2b04      	cmp	r3, #4
 8007db8:	f340 808a 	ble.w	8007ed0 <_dtoa_r+0x920>
 8007dbc:	f1c0 001c 	rsb	r0, r0, #28
 8007dc0:	9b06      	ldr	r3, [sp, #24]
 8007dc2:	4407      	add	r7, r0
 8007dc4:	4403      	add	r3, r0
 8007dc6:	9306      	str	r3, [sp, #24]
 8007dc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dca:	4403      	add	r3, r0
 8007dcc:	9309      	str	r3, [sp, #36]	; 0x24
 8007dce:	9b06      	ldr	r3, [sp, #24]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	dd05      	ble.n	8007de0 <_dtoa_r+0x830>
 8007dd4:	4659      	mov	r1, fp
 8007dd6:	461a      	mov	r2, r3
 8007dd8:	4628      	mov	r0, r5
 8007dda:	f000 fe29 	bl	8008a30 <__lshift>
 8007dde:	4683      	mov	fp, r0
 8007de0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	dd05      	ble.n	8007df2 <_dtoa_r+0x842>
 8007de6:	4621      	mov	r1, r4
 8007de8:	461a      	mov	r2, r3
 8007dea:	4628      	mov	r0, r5
 8007dec:	f000 fe20 	bl	8008a30 <__lshift>
 8007df0:	4604      	mov	r4, r0
 8007df2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d070      	beq.n	8007eda <_dtoa_r+0x92a>
 8007df8:	4621      	mov	r1, r4
 8007dfa:	4658      	mov	r0, fp
 8007dfc:	f000 fe88 	bl	8008b10 <__mcmp>
 8007e00:	2800      	cmp	r0, #0
 8007e02:	da6a      	bge.n	8007eda <_dtoa_r+0x92a>
 8007e04:	2300      	movs	r3, #0
 8007e06:	4659      	mov	r1, fp
 8007e08:	220a      	movs	r2, #10
 8007e0a:	4628      	mov	r0, r5
 8007e0c:	f000 fc64 	bl	80086d8 <__multadd>
 8007e10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e12:	4683      	mov	fp, r0
 8007e14:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	f000 8194 	beq.w	8008146 <_dtoa_r+0xb96>
 8007e1e:	4631      	mov	r1, r6
 8007e20:	2300      	movs	r3, #0
 8007e22:	220a      	movs	r2, #10
 8007e24:	4628      	mov	r0, r5
 8007e26:	f000 fc57 	bl	80086d8 <__multadd>
 8007e2a:	f1b9 0f00 	cmp.w	r9, #0
 8007e2e:	4606      	mov	r6, r0
 8007e30:	f300 8093 	bgt.w	8007f5a <_dtoa_r+0x9aa>
 8007e34:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007e36:	2b02      	cmp	r3, #2
 8007e38:	dc57      	bgt.n	8007eea <_dtoa_r+0x93a>
 8007e3a:	e08e      	b.n	8007f5a <_dtoa_r+0x9aa>
 8007e3c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007e3e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007e42:	e757      	b.n	8007cf4 <_dtoa_r+0x744>
 8007e44:	9b08      	ldr	r3, [sp, #32]
 8007e46:	1e5c      	subs	r4, r3, #1
 8007e48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e4a:	42a3      	cmp	r3, r4
 8007e4c:	bfb7      	itett	lt
 8007e4e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007e50:	1b1c      	subge	r4, r3, r4
 8007e52:	1ae2      	sublt	r2, r4, r3
 8007e54:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8007e56:	bfbe      	ittt	lt
 8007e58:	940a      	strlt	r4, [sp, #40]	; 0x28
 8007e5a:	189b      	addlt	r3, r3, r2
 8007e5c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8007e5e:	9b08      	ldr	r3, [sp, #32]
 8007e60:	bfb8      	it	lt
 8007e62:	2400      	movlt	r4, #0
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	bfbb      	ittet	lt
 8007e68:	9b06      	ldrlt	r3, [sp, #24]
 8007e6a:	9a08      	ldrlt	r2, [sp, #32]
 8007e6c:	9f06      	ldrge	r7, [sp, #24]
 8007e6e:	1a9f      	sublt	r7, r3, r2
 8007e70:	bfac      	ite	ge
 8007e72:	9b08      	ldrge	r3, [sp, #32]
 8007e74:	2300      	movlt	r3, #0
 8007e76:	e73f      	b.n	8007cf8 <_dtoa_r+0x748>
 8007e78:	3fe00000 	.word	0x3fe00000
 8007e7c:	40240000 	.word	0x40240000
 8007e80:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007e82:	9f06      	ldr	r7, [sp, #24]
 8007e84:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8007e86:	e742      	b.n	8007d0e <_dtoa_r+0x75e>
 8007e88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007e8a:	e76b      	b.n	8007d64 <_dtoa_r+0x7b4>
 8007e8c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007e8e:	2b01      	cmp	r3, #1
 8007e90:	dc19      	bgt.n	8007ec6 <_dtoa_r+0x916>
 8007e92:	9b04      	ldr	r3, [sp, #16]
 8007e94:	b9bb      	cbnz	r3, 8007ec6 <_dtoa_r+0x916>
 8007e96:	9b05      	ldr	r3, [sp, #20]
 8007e98:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007e9c:	b99b      	cbnz	r3, 8007ec6 <_dtoa_r+0x916>
 8007e9e:	9b05      	ldr	r3, [sp, #20]
 8007ea0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007ea4:	0d1b      	lsrs	r3, r3, #20
 8007ea6:	051b      	lsls	r3, r3, #20
 8007ea8:	b183      	cbz	r3, 8007ecc <_dtoa_r+0x91c>
 8007eaa:	f04f 0801 	mov.w	r8, #1
 8007eae:	9b06      	ldr	r3, [sp, #24]
 8007eb0:	3301      	adds	r3, #1
 8007eb2:	9306      	str	r3, [sp, #24]
 8007eb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007eb6:	3301      	adds	r3, #1
 8007eb8:	9309      	str	r3, [sp, #36]	; 0x24
 8007eba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	f47f af6a 	bne.w	8007d96 <_dtoa_r+0x7e6>
 8007ec2:	2001      	movs	r0, #1
 8007ec4:	e76f      	b.n	8007da6 <_dtoa_r+0x7f6>
 8007ec6:	f04f 0800 	mov.w	r8, #0
 8007eca:	e7f6      	b.n	8007eba <_dtoa_r+0x90a>
 8007ecc:	4698      	mov	r8, r3
 8007ece:	e7f4      	b.n	8007eba <_dtoa_r+0x90a>
 8007ed0:	f43f af7d 	beq.w	8007dce <_dtoa_r+0x81e>
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	301c      	adds	r0, #28
 8007ed8:	e772      	b.n	8007dc0 <_dtoa_r+0x810>
 8007eda:	9b08      	ldr	r3, [sp, #32]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	dc36      	bgt.n	8007f4e <_dtoa_r+0x99e>
 8007ee0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007ee2:	2b02      	cmp	r3, #2
 8007ee4:	dd33      	ble.n	8007f4e <_dtoa_r+0x99e>
 8007ee6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007eea:	f1b9 0f00 	cmp.w	r9, #0
 8007eee:	d10d      	bne.n	8007f0c <_dtoa_r+0x95c>
 8007ef0:	4621      	mov	r1, r4
 8007ef2:	464b      	mov	r3, r9
 8007ef4:	2205      	movs	r2, #5
 8007ef6:	4628      	mov	r0, r5
 8007ef8:	f000 fbee 	bl	80086d8 <__multadd>
 8007efc:	4601      	mov	r1, r0
 8007efe:	4604      	mov	r4, r0
 8007f00:	4658      	mov	r0, fp
 8007f02:	f000 fe05 	bl	8008b10 <__mcmp>
 8007f06:	2800      	cmp	r0, #0
 8007f08:	f73f adb8 	bgt.w	8007a7c <_dtoa_r+0x4cc>
 8007f0c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007f0e:	9f03      	ldr	r7, [sp, #12]
 8007f10:	ea6f 0a03 	mvn.w	sl, r3
 8007f14:	f04f 0800 	mov.w	r8, #0
 8007f18:	4621      	mov	r1, r4
 8007f1a:	4628      	mov	r0, r5
 8007f1c:	f000 fbba 	bl	8008694 <_Bfree>
 8007f20:	2e00      	cmp	r6, #0
 8007f22:	f43f aea7 	beq.w	8007c74 <_dtoa_r+0x6c4>
 8007f26:	f1b8 0f00 	cmp.w	r8, #0
 8007f2a:	d005      	beq.n	8007f38 <_dtoa_r+0x988>
 8007f2c:	45b0      	cmp	r8, r6
 8007f2e:	d003      	beq.n	8007f38 <_dtoa_r+0x988>
 8007f30:	4641      	mov	r1, r8
 8007f32:	4628      	mov	r0, r5
 8007f34:	f000 fbae 	bl	8008694 <_Bfree>
 8007f38:	4631      	mov	r1, r6
 8007f3a:	4628      	mov	r0, r5
 8007f3c:	f000 fbaa 	bl	8008694 <_Bfree>
 8007f40:	e698      	b.n	8007c74 <_dtoa_r+0x6c4>
 8007f42:	2400      	movs	r4, #0
 8007f44:	4626      	mov	r6, r4
 8007f46:	e7e1      	b.n	8007f0c <_dtoa_r+0x95c>
 8007f48:	46c2      	mov	sl, r8
 8007f4a:	4626      	mov	r6, r4
 8007f4c:	e596      	b.n	8007a7c <_dtoa_r+0x4cc>
 8007f4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f50:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	f000 80fd 	beq.w	8008154 <_dtoa_r+0xba4>
 8007f5a:	2f00      	cmp	r7, #0
 8007f5c:	dd05      	ble.n	8007f6a <_dtoa_r+0x9ba>
 8007f5e:	4631      	mov	r1, r6
 8007f60:	463a      	mov	r2, r7
 8007f62:	4628      	mov	r0, r5
 8007f64:	f000 fd64 	bl	8008a30 <__lshift>
 8007f68:	4606      	mov	r6, r0
 8007f6a:	f1b8 0f00 	cmp.w	r8, #0
 8007f6e:	d05c      	beq.n	800802a <_dtoa_r+0xa7a>
 8007f70:	4628      	mov	r0, r5
 8007f72:	6871      	ldr	r1, [r6, #4]
 8007f74:	f000 fb4e 	bl	8008614 <_Balloc>
 8007f78:	4607      	mov	r7, r0
 8007f7a:	b928      	cbnz	r0, 8007f88 <_dtoa_r+0x9d8>
 8007f7c:	4602      	mov	r2, r0
 8007f7e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007f82:	4b7f      	ldr	r3, [pc, #508]	; (8008180 <_dtoa_r+0xbd0>)
 8007f84:	f7ff bb28 	b.w	80075d8 <_dtoa_r+0x28>
 8007f88:	6932      	ldr	r2, [r6, #16]
 8007f8a:	f106 010c 	add.w	r1, r6, #12
 8007f8e:	3202      	adds	r2, #2
 8007f90:	0092      	lsls	r2, r2, #2
 8007f92:	300c      	adds	r0, #12
 8007f94:	f000 fb30 	bl	80085f8 <memcpy>
 8007f98:	2201      	movs	r2, #1
 8007f9a:	4639      	mov	r1, r7
 8007f9c:	4628      	mov	r0, r5
 8007f9e:	f000 fd47 	bl	8008a30 <__lshift>
 8007fa2:	46b0      	mov	r8, r6
 8007fa4:	4606      	mov	r6, r0
 8007fa6:	9b03      	ldr	r3, [sp, #12]
 8007fa8:	3301      	adds	r3, #1
 8007faa:	9308      	str	r3, [sp, #32]
 8007fac:	9b03      	ldr	r3, [sp, #12]
 8007fae:	444b      	add	r3, r9
 8007fb0:	930a      	str	r3, [sp, #40]	; 0x28
 8007fb2:	9b04      	ldr	r3, [sp, #16]
 8007fb4:	f003 0301 	and.w	r3, r3, #1
 8007fb8:	9309      	str	r3, [sp, #36]	; 0x24
 8007fba:	9b08      	ldr	r3, [sp, #32]
 8007fbc:	4621      	mov	r1, r4
 8007fbe:	3b01      	subs	r3, #1
 8007fc0:	4658      	mov	r0, fp
 8007fc2:	9304      	str	r3, [sp, #16]
 8007fc4:	f7ff fa68 	bl	8007498 <quorem>
 8007fc8:	4603      	mov	r3, r0
 8007fca:	4641      	mov	r1, r8
 8007fcc:	3330      	adds	r3, #48	; 0x30
 8007fce:	9006      	str	r0, [sp, #24]
 8007fd0:	4658      	mov	r0, fp
 8007fd2:	930b      	str	r3, [sp, #44]	; 0x2c
 8007fd4:	f000 fd9c 	bl	8008b10 <__mcmp>
 8007fd8:	4632      	mov	r2, r6
 8007fda:	4681      	mov	r9, r0
 8007fdc:	4621      	mov	r1, r4
 8007fde:	4628      	mov	r0, r5
 8007fe0:	f000 fdb2 	bl	8008b48 <__mdiff>
 8007fe4:	68c2      	ldr	r2, [r0, #12]
 8007fe6:	4607      	mov	r7, r0
 8007fe8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007fea:	bb02      	cbnz	r2, 800802e <_dtoa_r+0xa7e>
 8007fec:	4601      	mov	r1, r0
 8007fee:	4658      	mov	r0, fp
 8007ff0:	f000 fd8e 	bl	8008b10 <__mcmp>
 8007ff4:	4602      	mov	r2, r0
 8007ff6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ff8:	4639      	mov	r1, r7
 8007ffa:	4628      	mov	r0, r5
 8007ffc:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8008000:	f000 fb48 	bl	8008694 <_Bfree>
 8008004:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008006:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008008:	9f08      	ldr	r7, [sp, #32]
 800800a:	ea43 0102 	orr.w	r1, r3, r2
 800800e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008010:	430b      	orrs	r3, r1
 8008012:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008014:	d10d      	bne.n	8008032 <_dtoa_r+0xa82>
 8008016:	2b39      	cmp	r3, #57	; 0x39
 8008018:	d029      	beq.n	800806e <_dtoa_r+0xabe>
 800801a:	f1b9 0f00 	cmp.w	r9, #0
 800801e:	dd01      	ble.n	8008024 <_dtoa_r+0xa74>
 8008020:	9b06      	ldr	r3, [sp, #24]
 8008022:	3331      	adds	r3, #49	; 0x31
 8008024:	9a04      	ldr	r2, [sp, #16]
 8008026:	7013      	strb	r3, [r2, #0]
 8008028:	e776      	b.n	8007f18 <_dtoa_r+0x968>
 800802a:	4630      	mov	r0, r6
 800802c:	e7b9      	b.n	8007fa2 <_dtoa_r+0x9f2>
 800802e:	2201      	movs	r2, #1
 8008030:	e7e2      	b.n	8007ff8 <_dtoa_r+0xa48>
 8008032:	f1b9 0f00 	cmp.w	r9, #0
 8008036:	db06      	blt.n	8008046 <_dtoa_r+0xa96>
 8008038:	9922      	ldr	r1, [sp, #136]	; 0x88
 800803a:	ea41 0909 	orr.w	r9, r1, r9
 800803e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008040:	ea59 0101 	orrs.w	r1, r9, r1
 8008044:	d120      	bne.n	8008088 <_dtoa_r+0xad8>
 8008046:	2a00      	cmp	r2, #0
 8008048:	ddec      	ble.n	8008024 <_dtoa_r+0xa74>
 800804a:	4659      	mov	r1, fp
 800804c:	2201      	movs	r2, #1
 800804e:	4628      	mov	r0, r5
 8008050:	9308      	str	r3, [sp, #32]
 8008052:	f000 fced 	bl	8008a30 <__lshift>
 8008056:	4621      	mov	r1, r4
 8008058:	4683      	mov	fp, r0
 800805a:	f000 fd59 	bl	8008b10 <__mcmp>
 800805e:	2800      	cmp	r0, #0
 8008060:	9b08      	ldr	r3, [sp, #32]
 8008062:	dc02      	bgt.n	800806a <_dtoa_r+0xaba>
 8008064:	d1de      	bne.n	8008024 <_dtoa_r+0xa74>
 8008066:	07da      	lsls	r2, r3, #31
 8008068:	d5dc      	bpl.n	8008024 <_dtoa_r+0xa74>
 800806a:	2b39      	cmp	r3, #57	; 0x39
 800806c:	d1d8      	bne.n	8008020 <_dtoa_r+0xa70>
 800806e:	2339      	movs	r3, #57	; 0x39
 8008070:	9a04      	ldr	r2, [sp, #16]
 8008072:	7013      	strb	r3, [r2, #0]
 8008074:	463b      	mov	r3, r7
 8008076:	461f      	mov	r7, r3
 8008078:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800807c:	3b01      	subs	r3, #1
 800807e:	2a39      	cmp	r2, #57	; 0x39
 8008080:	d050      	beq.n	8008124 <_dtoa_r+0xb74>
 8008082:	3201      	adds	r2, #1
 8008084:	701a      	strb	r2, [r3, #0]
 8008086:	e747      	b.n	8007f18 <_dtoa_r+0x968>
 8008088:	2a00      	cmp	r2, #0
 800808a:	dd03      	ble.n	8008094 <_dtoa_r+0xae4>
 800808c:	2b39      	cmp	r3, #57	; 0x39
 800808e:	d0ee      	beq.n	800806e <_dtoa_r+0xabe>
 8008090:	3301      	adds	r3, #1
 8008092:	e7c7      	b.n	8008024 <_dtoa_r+0xa74>
 8008094:	9a08      	ldr	r2, [sp, #32]
 8008096:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008098:	f802 3c01 	strb.w	r3, [r2, #-1]
 800809c:	428a      	cmp	r2, r1
 800809e:	d02a      	beq.n	80080f6 <_dtoa_r+0xb46>
 80080a0:	4659      	mov	r1, fp
 80080a2:	2300      	movs	r3, #0
 80080a4:	220a      	movs	r2, #10
 80080a6:	4628      	mov	r0, r5
 80080a8:	f000 fb16 	bl	80086d8 <__multadd>
 80080ac:	45b0      	cmp	r8, r6
 80080ae:	4683      	mov	fp, r0
 80080b0:	f04f 0300 	mov.w	r3, #0
 80080b4:	f04f 020a 	mov.w	r2, #10
 80080b8:	4641      	mov	r1, r8
 80080ba:	4628      	mov	r0, r5
 80080bc:	d107      	bne.n	80080ce <_dtoa_r+0xb1e>
 80080be:	f000 fb0b 	bl	80086d8 <__multadd>
 80080c2:	4680      	mov	r8, r0
 80080c4:	4606      	mov	r6, r0
 80080c6:	9b08      	ldr	r3, [sp, #32]
 80080c8:	3301      	adds	r3, #1
 80080ca:	9308      	str	r3, [sp, #32]
 80080cc:	e775      	b.n	8007fba <_dtoa_r+0xa0a>
 80080ce:	f000 fb03 	bl	80086d8 <__multadd>
 80080d2:	4631      	mov	r1, r6
 80080d4:	4680      	mov	r8, r0
 80080d6:	2300      	movs	r3, #0
 80080d8:	220a      	movs	r2, #10
 80080da:	4628      	mov	r0, r5
 80080dc:	f000 fafc 	bl	80086d8 <__multadd>
 80080e0:	4606      	mov	r6, r0
 80080e2:	e7f0      	b.n	80080c6 <_dtoa_r+0xb16>
 80080e4:	f1b9 0f00 	cmp.w	r9, #0
 80080e8:	bfcc      	ite	gt
 80080ea:	464f      	movgt	r7, r9
 80080ec:	2701      	movle	r7, #1
 80080ee:	f04f 0800 	mov.w	r8, #0
 80080f2:	9a03      	ldr	r2, [sp, #12]
 80080f4:	4417      	add	r7, r2
 80080f6:	4659      	mov	r1, fp
 80080f8:	2201      	movs	r2, #1
 80080fa:	4628      	mov	r0, r5
 80080fc:	9308      	str	r3, [sp, #32]
 80080fe:	f000 fc97 	bl	8008a30 <__lshift>
 8008102:	4621      	mov	r1, r4
 8008104:	4683      	mov	fp, r0
 8008106:	f000 fd03 	bl	8008b10 <__mcmp>
 800810a:	2800      	cmp	r0, #0
 800810c:	dcb2      	bgt.n	8008074 <_dtoa_r+0xac4>
 800810e:	d102      	bne.n	8008116 <_dtoa_r+0xb66>
 8008110:	9b08      	ldr	r3, [sp, #32]
 8008112:	07db      	lsls	r3, r3, #31
 8008114:	d4ae      	bmi.n	8008074 <_dtoa_r+0xac4>
 8008116:	463b      	mov	r3, r7
 8008118:	461f      	mov	r7, r3
 800811a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800811e:	2a30      	cmp	r2, #48	; 0x30
 8008120:	d0fa      	beq.n	8008118 <_dtoa_r+0xb68>
 8008122:	e6f9      	b.n	8007f18 <_dtoa_r+0x968>
 8008124:	9a03      	ldr	r2, [sp, #12]
 8008126:	429a      	cmp	r2, r3
 8008128:	d1a5      	bne.n	8008076 <_dtoa_r+0xac6>
 800812a:	2331      	movs	r3, #49	; 0x31
 800812c:	f10a 0a01 	add.w	sl, sl, #1
 8008130:	e779      	b.n	8008026 <_dtoa_r+0xa76>
 8008132:	4b14      	ldr	r3, [pc, #80]	; (8008184 <_dtoa_r+0xbd4>)
 8008134:	f7ff baa8 	b.w	8007688 <_dtoa_r+0xd8>
 8008138:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800813a:	2b00      	cmp	r3, #0
 800813c:	f47f aa81 	bne.w	8007642 <_dtoa_r+0x92>
 8008140:	4b11      	ldr	r3, [pc, #68]	; (8008188 <_dtoa_r+0xbd8>)
 8008142:	f7ff baa1 	b.w	8007688 <_dtoa_r+0xd8>
 8008146:	f1b9 0f00 	cmp.w	r9, #0
 800814a:	dc03      	bgt.n	8008154 <_dtoa_r+0xba4>
 800814c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800814e:	2b02      	cmp	r3, #2
 8008150:	f73f aecb 	bgt.w	8007eea <_dtoa_r+0x93a>
 8008154:	9f03      	ldr	r7, [sp, #12]
 8008156:	4621      	mov	r1, r4
 8008158:	4658      	mov	r0, fp
 800815a:	f7ff f99d 	bl	8007498 <quorem>
 800815e:	9a03      	ldr	r2, [sp, #12]
 8008160:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008164:	f807 3b01 	strb.w	r3, [r7], #1
 8008168:	1aba      	subs	r2, r7, r2
 800816a:	4591      	cmp	r9, r2
 800816c:	ddba      	ble.n	80080e4 <_dtoa_r+0xb34>
 800816e:	4659      	mov	r1, fp
 8008170:	2300      	movs	r3, #0
 8008172:	220a      	movs	r2, #10
 8008174:	4628      	mov	r0, r5
 8008176:	f000 faaf 	bl	80086d8 <__multadd>
 800817a:	4683      	mov	fp, r0
 800817c:	e7eb      	b.n	8008156 <_dtoa_r+0xba6>
 800817e:	bf00      	nop
 8008180:	0800a0d3 	.word	0x0800a0d3
 8008184:	0800a030 	.word	0x0800a030
 8008188:	0800a054 	.word	0x0800a054

0800818c <__sflush_r>:
 800818c:	898a      	ldrh	r2, [r1, #12]
 800818e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008190:	4605      	mov	r5, r0
 8008192:	0710      	lsls	r0, r2, #28
 8008194:	460c      	mov	r4, r1
 8008196:	d457      	bmi.n	8008248 <__sflush_r+0xbc>
 8008198:	684b      	ldr	r3, [r1, #4]
 800819a:	2b00      	cmp	r3, #0
 800819c:	dc04      	bgt.n	80081a8 <__sflush_r+0x1c>
 800819e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	dc01      	bgt.n	80081a8 <__sflush_r+0x1c>
 80081a4:	2000      	movs	r0, #0
 80081a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80081a8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80081aa:	2e00      	cmp	r6, #0
 80081ac:	d0fa      	beq.n	80081a4 <__sflush_r+0x18>
 80081ae:	2300      	movs	r3, #0
 80081b0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80081b4:	682f      	ldr	r7, [r5, #0]
 80081b6:	602b      	str	r3, [r5, #0]
 80081b8:	d032      	beq.n	8008220 <__sflush_r+0x94>
 80081ba:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80081bc:	89a3      	ldrh	r3, [r4, #12]
 80081be:	075a      	lsls	r2, r3, #29
 80081c0:	d505      	bpl.n	80081ce <__sflush_r+0x42>
 80081c2:	6863      	ldr	r3, [r4, #4]
 80081c4:	1ac0      	subs	r0, r0, r3
 80081c6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80081c8:	b10b      	cbz	r3, 80081ce <__sflush_r+0x42>
 80081ca:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80081cc:	1ac0      	subs	r0, r0, r3
 80081ce:	2300      	movs	r3, #0
 80081d0:	4602      	mov	r2, r0
 80081d2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80081d4:	4628      	mov	r0, r5
 80081d6:	6a21      	ldr	r1, [r4, #32]
 80081d8:	47b0      	blx	r6
 80081da:	1c43      	adds	r3, r0, #1
 80081dc:	89a3      	ldrh	r3, [r4, #12]
 80081de:	d106      	bne.n	80081ee <__sflush_r+0x62>
 80081e0:	6829      	ldr	r1, [r5, #0]
 80081e2:	291d      	cmp	r1, #29
 80081e4:	d82c      	bhi.n	8008240 <__sflush_r+0xb4>
 80081e6:	4a29      	ldr	r2, [pc, #164]	; (800828c <__sflush_r+0x100>)
 80081e8:	40ca      	lsrs	r2, r1
 80081ea:	07d6      	lsls	r6, r2, #31
 80081ec:	d528      	bpl.n	8008240 <__sflush_r+0xb4>
 80081ee:	2200      	movs	r2, #0
 80081f0:	6062      	str	r2, [r4, #4]
 80081f2:	6922      	ldr	r2, [r4, #16]
 80081f4:	04d9      	lsls	r1, r3, #19
 80081f6:	6022      	str	r2, [r4, #0]
 80081f8:	d504      	bpl.n	8008204 <__sflush_r+0x78>
 80081fa:	1c42      	adds	r2, r0, #1
 80081fc:	d101      	bne.n	8008202 <__sflush_r+0x76>
 80081fe:	682b      	ldr	r3, [r5, #0]
 8008200:	b903      	cbnz	r3, 8008204 <__sflush_r+0x78>
 8008202:	6560      	str	r0, [r4, #84]	; 0x54
 8008204:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008206:	602f      	str	r7, [r5, #0]
 8008208:	2900      	cmp	r1, #0
 800820a:	d0cb      	beq.n	80081a4 <__sflush_r+0x18>
 800820c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008210:	4299      	cmp	r1, r3
 8008212:	d002      	beq.n	800821a <__sflush_r+0x8e>
 8008214:	4628      	mov	r0, r5
 8008216:	f000 fd93 	bl	8008d40 <_free_r>
 800821a:	2000      	movs	r0, #0
 800821c:	6360      	str	r0, [r4, #52]	; 0x34
 800821e:	e7c2      	b.n	80081a6 <__sflush_r+0x1a>
 8008220:	6a21      	ldr	r1, [r4, #32]
 8008222:	2301      	movs	r3, #1
 8008224:	4628      	mov	r0, r5
 8008226:	47b0      	blx	r6
 8008228:	1c41      	adds	r1, r0, #1
 800822a:	d1c7      	bne.n	80081bc <__sflush_r+0x30>
 800822c:	682b      	ldr	r3, [r5, #0]
 800822e:	2b00      	cmp	r3, #0
 8008230:	d0c4      	beq.n	80081bc <__sflush_r+0x30>
 8008232:	2b1d      	cmp	r3, #29
 8008234:	d001      	beq.n	800823a <__sflush_r+0xae>
 8008236:	2b16      	cmp	r3, #22
 8008238:	d101      	bne.n	800823e <__sflush_r+0xb2>
 800823a:	602f      	str	r7, [r5, #0]
 800823c:	e7b2      	b.n	80081a4 <__sflush_r+0x18>
 800823e:	89a3      	ldrh	r3, [r4, #12]
 8008240:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008244:	81a3      	strh	r3, [r4, #12]
 8008246:	e7ae      	b.n	80081a6 <__sflush_r+0x1a>
 8008248:	690f      	ldr	r7, [r1, #16]
 800824a:	2f00      	cmp	r7, #0
 800824c:	d0aa      	beq.n	80081a4 <__sflush_r+0x18>
 800824e:	0793      	lsls	r3, r2, #30
 8008250:	bf18      	it	ne
 8008252:	2300      	movne	r3, #0
 8008254:	680e      	ldr	r6, [r1, #0]
 8008256:	bf08      	it	eq
 8008258:	694b      	ldreq	r3, [r1, #20]
 800825a:	1bf6      	subs	r6, r6, r7
 800825c:	600f      	str	r7, [r1, #0]
 800825e:	608b      	str	r3, [r1, #8]
 8008260:	2e00      	cmp	r6, #0
 8008262:	dd9f      	ble.n	80081a4 <__sflush_r+0x18>
 8008264:	4633      	mov	r3, r6
 8008266:	463a      	mov	r2, r7
 8008268:	4628      	mov	r0, r5
 800826a:	6a21      	ldr	r1, [r4, #32]
 800826c:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8008270:	47e0      	blx	ip
 8008272:	2800      	cmp	r0, #0
 8008274:	dc06      	bgt.n	8008284 <__sflush_r+0xf8>
 8008276:	89a3      	ldrh	r3, [r4, #12]
 8008278:	f04f 30ff 	mov.w	r0, #4294967295
 800827c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008280:	81a3      	strh	r3, [r4, #12]
 8008282:	e790      	b.n	80081a6 <__sflush_r+0x1a>
 8008284:	4407      	add	r7, r0
 8008286:	1a36      	subs	r6, r6, r0
 8008288:	e7ea      	b.n	8008260 <__sflush_r+0xd4>
 800828a:	bf00      	nop
 800828c:	20400001 	.word	0x20400001

08008290 <_fflush_r>:
 8008290:	b538      	push	{r3, r4, r5, lr}
 8008292:	690b      	ldr	r3, [r1, #16]
 8008294:	4605      	mov	r5, r0
 8008296:	460c      	mov	r4, r1
 8008298:	b913      	cbnz	r3, 80082a0 <_fflush_r+0x10>
 800829a:	2500      	movs	r5, #0
 800829c:	4628      	mov	r0, r5
 800829e:	bd38      	pop	{r3, r4, r5, pc}
 80082a0:	b118      	cbz	r0, 80082aa <_fflush_r+0x1a>
 80082a2:	6983      	ldr	r3, [r0, #24]
 80082a4:	b90b      	cbnz	r3, 80082aa <_fflush_r+0x1a>
 80082a6:	f000 f887 	bl	80083b8 <__sinit>
 80082aa:	4b14      	ldr	r3, [pc, #80]	; (80082fc <_fflush_r+0x6c>)
 80082ac:	429c      	cmp	r4, r3
 80082ae:	d11b      	bne.n	80082e8 <_fflush_r+0x58>
 80082b0:	686c      	ldr	r4, [r5, #4]
 80082b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d0ef      	beq.n	800829a <_fflush_r+0xa>
 80082ba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80082bc:	07d0      	lsls	r0, r2, #31
 80082be:	d404      	bmi.n	80082ca <_fflush_r+0x3a>
 80082c0:	0599      	lsls	r1, r3, #22
 80082c2:	d402      	bmi.n	80082ca <_fflush_r+0x3a>
 80082c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80082c6:	f000 f91a 	bl	80084fe <__retarget_lock_acquire_recursive>
 80082ca:	4628      	mov	r0, r5
 80082cc:	4621      	mov	r1, r4
 80082ce:	f7ff ff5d 	bl	800818c <__sflush_r>
 80082d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80082d4:	4605      	mov	r5, r0
 80082d6:	07da      	lsls	r2, r3, #31
 80082d8:	d4e0      	bmi.n	800829c <_fflush_r+0xc>
 80082da:	89a3      	ldrh	r3, [r4, #12]
 80082dc:	059b      	lsls	r3, r3, #22
 80082de:	d4dd      	bmi.n	800829c <_fflush_r+0xc>
 80082e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80082e2:	f000 f90d 	bl	8008500 <__retarget_lock_release_recursive>
 80082e6:	e7d9      	b.n	800829c <_fflush_r+0xc>
 80082e8:	4b05      	ldr	r3, [pc, #20]	; (8008300 <_fflush_r+0x70>)
 80082ea:	429c      	cmp	r4, r3
 80082ec:	d101      	bne.n	80082f2 <_fflush_r+0x62>
 80082ee:	68ac      	ldr	r4, [r5, #8]
 80082f0:	e7df      	b.n	80082b2 <_fflush_r+0x22>
 80082f2:	4b04      	ldr	r3, [pc, #16]	; (8008304 <_fflush_r+0x74>)
 80082f4:	429c      	cmp	r4, r3
 80082f6:	bf08      	it	eq
 80082f8:	68ec      	ldreq	r4, [r5, #12]
 80082fa:	e7da      	b.n	80082b2 <_fflush_r+0x22>
 80082fc:	0800a104 	.word	0x0800a104
 8008300:	0800a124 	.word	0x0800a124
 8008304:	0800a0e4 	.word	0x0800a0e4

08008308 <std>:
 8008308:	2300      	movs	r3, #0
 800830a:	b510      	push	{r4, lr}
 800830c:	4604      	mov	r4, r0
 800830e:	e9c0 3300 	strd	r3, r3, [r0]
 8008312:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008316:	6083      	str	r3, [r0, #8]
 8008318:	8181      	strh	r1, [r0, #12]
 800831a:	6643      	str	r3, [r0, #100]	; 0x64
 800831c:	81c2      	strh	r2, [r0, #14]
 800831e:	6183      	str	r3, [r0, #24]
 8008320:	4619      	mov	r1, r3
 8008322:	2208      	movs	r2, #8
 8008324:	305c      	adds	r0, #92	; 0x5c
 8008326:	f7fe fb01 	bl	800692c <memset>
 800832a:	4b05      	ldr	r3, [pc, #20]	; (8008340 <std+0x38>)
 800832c:	6224      	str	r4, [r4, #32]
 800832e:	6263      	str	r3, [r4, #36]	; 0x24
 8008330:	4b04      	ldr	r3, [pc, #16]	; (8008344 <std+0x3c>)
 8008332:	62a3      	str	r3, [r4, #40]	; 0x28
 8008334:	4b04      	ldr	r3, [pc, #16]	; (8008348 <std+0x40>)
 8008336:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008338:	4b04      	ldr	r3, [pc, #16]	; (800834c <std+0x44>)
 800833a:	6323      	str	r3, [r4, #48]	; 0x30
 800833c:	bd10      	pop	{r4, pc}
 800833e:	bf00      	nop
 8008340:	080091c9 	.word	0x080091c9
 8008344:	080091eb 	.word	0x080091eb
 8008348:	08009223 	.word	0x08009223
 800834c:	08009247 	.word	0x08009247

08008350 <_cleanup_r>:
 8008350:	4901      	ldr	r1, [pc, #4]	; (8008358 <_cleanup_r+0x8>)
 8008352:	f000 b8af 	b.w	80084b4 <_fwalk_reent>
 8008356:	bf00      	nop
 8008358:	08008291 	.word	0x08008291

0800835c <__sfmoreglue>:
 800835c:	2268      	movs	r2, #104	; 0x68
 800835e:	b570      	push	{r4, r5, r6, lr}
 8008360:	1e4d      	subs	r5, r1, #1
 8008362:	4355      	muls	r5, r2
 8008364:	460e      	mov	r6, r1
 8008366:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800836a:	f000 fd51 	bl	8008e10 <_malloc_r>
 800836e:	4604      	mov	r4, r0
 8008370:	b140      	cbz	r0, 8008384 <__sfmoreglue+0x28>
 8008372:	2100      	movs	r1, #0
 8008374:	e9c0 1600 	strd	r1, r6, [r0]
 8008378:	300c      	adds	r0, #12
 800837a:	60a0      	str	r0, [r4, #8]
 800837c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008380:	f7fe fad4 	bl	800692c <memset>
 8008384:	4620      	mov	r0, r4
 8008386:	bd70      	pop	{r4, r5, r6, pc}

08008388 <__sfp_lock_acquire>:
 8008388:	4801      	ldr	r0, [pc, #4]	; (8008390 <__sfp_lock_acquire+0x8>)
 800838a:	f000 b8b8 	b.w	80084fe <__retarget_lock_acquire_recursive>
 800838e:	bf00      	nop
 8008390:	200005d9 	.word	0x200005d9

08008394 <__sfp_lock_release>:
 8008394:	4801      	ldr	r0, [pc, #4]	; (800839c <__sfp_lock_release+0x8>)
 8008396:	f000 b8b3 	b.w	8008500 <__retarget_lock_release_recursive>
 800839a:	bf00      	nop
 800839c:	200005d9 	.word	0x200005d9

080083a0 <__sinit_lock_acquire>:
 80083a0:	4801      	ldr	r0, [pc, #4]	; (80083a8 <__sinit_lock_acquire+0x8>)
 80083a2:	f000 b8ac 	b.w	80084fe <__retarget_lock_acquire_recursive>
 80083a6:	bf00      	nop
 80083a8:	200005da 	.word	0x200005da

080083ac <__sinit_lock_release>:
 80083ac:	4801      	ldr	r0, [pc, #4]	; (80083b4 <__sinit_lock_release+0x8>)
 80083ae:	f000 b8a7 	b.w	8008500 <__retarget_lock_release_recursive>
 80083b2:	bf00      	nop
 80083b4:	200005da 	.word	0x200005da

080083b8 <__sinit>:
 80083b8:	b510      	push	{r4, lr}
 80083ba:	4604      	mov	r4, r0
 80083bc:	f7ff fff0 	bl	80083a0 <__sinit_lock_acquire>
 80083c0:	69a3      	ldr	r3, [r4, #24]
 80083c2:	b11b      	cbz	r3, 80083cc <__sinit+0x14>
 80083c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80083c8:	f7ff bff0 	b.w	80083ac <__sinit_lock_release>
 80083cc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80083d0:	6523      	str	r3, [r4, #80]	; 0x50
 80083d2:	4b13      	ldr	r3, [pc, #76]	; (8008420 <__sinit+0x68>)
 80083d4:	4a13      	ldr	r2, [pc, #76]	; (8008424 <__sinit+0x6c>)
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	62a2      	str	r2, [r4, #40]	; 0x28
 80083da:	42a3      	cmp	r3, r4
 80083dc:	bf08      	it	eq
 80083de:	2301      	moveq	r3, #1
 80083e0:	4620      	mov	r0, r4
 80083e2:	bf08      	it	eq
 80083e4:	61a3      	streq	r3, [r4, #24]
 80083e6:	f000 f81f 	bl	8008428 <__sfp>
 80083ea:	6060      	str	r0, [r4, #4]
 80083ec:	4620      	mov	r0, r4
 80083ee:	f000 f81b 	bl	8008428 <__sfp>
 80083f2:	60a0      	str	r0, [r4, #8]
 80083f4:	4620      	mov	r0, r4
 80083f6:	f000 f817 	bl	8008428 <__sfp>
 80083fa:	2200      	movs	r2, #0
 80083fc:	2104      	movs	r1, #4
 80083fe:	60e0      	str	r0, [r4, #12]
 8008400:	6860      	ldr	r0, [r4, #4]
 8008402:	f7ff ff81 	bl	8008308 <std>
 8008406:	2201      	movs	r2, #1
 8008408:	2109      	movs	r1, #9
 800840a:	68a0      	ldr	r0, [r4, #8]
 800840c:	f7ff ff7c 	bl	8008308 <std>
 8008410:	2202      	movs	r2, #2
 8008412:	2112      	movs	r1, #18
 8008414:	68e0      	ldr	r0, [r4, #12]
 8008416:	f7ff ff77 	bl	8008308 <std>
 800841a:	2301      	movs	r3, #1
 800841c:	61a3      	str	r3, [r4, #24]
 800841e:	e7d1      	b.n	80083c4 <__sinit+0xc>
 8008420:	0800a01c 	.word	0x0800a01c
 8008424:	08008351 	.word	0x08008351

08008428 <__sfp>:
 8008428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800842a:	4607      	mov	r7, r0
 800842c:	f7ff ffac 	bl	8008388 <__sfp_lock_acquire>
 8008430:	4b1e      	ldr	r3, [pc, #120]	; (80084ac <__sfp+0x84>)
 8008432:	681e      	ldr	r6, [r3, #0]
 8008434:	69b3      	ldr	r3, [r6, #24]
 8008436:	b913      	cbnz	r3, 800843e <__sfp+0x16>
 8008438:	4630      	mov	r0, r6
 800843a:	f7ff ffbd 	bl	80083b8 <__sinit>
 800843e:	3648      	adds	r6, #72	; 0x48
 8008440:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008444:	3b01      	subs	r3, #1
 8008446:	d503      	bpl.n	8008450 <__sfp+0x28>
 8008448:	6833      	ldr	r3, [r6, #0]
 800844a:	b30b      	cbz	r3, 8008490 <__sfp+0x68>
 800844c:	6836      	ldr	r6, [r6, #0]
 800844e:	e7f7      	b.n	8008440 <__sfp+0x18>
 8008450:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008454:	b9d5      	cbnz	r5, 800848c <__sfp+0x64>
 8008456:	4b16      	ldr	r3, [pc, #88]	; (80084b0 <__sfp+0x88>)
 8008458:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800845c:	60e3      	str	r3, [r4, #12]
 800845e:	6665      	str	r5, [r4, #100]	; 0x64
 8008460:	f000 f84c 	bl	80084fc <__retarget_lock_init_recursive>
 8008464:	f7ff ff96 	bl	8008394 <__sfp_lock_release>
 8008468:	2208      	movs	r2, #8
 800846a:	4629      	mov	r1, r5
 800846c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008470:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008474:	6025      	str	r5, [r4, #0]
 8008476:	61a5      	str	r5, [r4, #24]
 8008478:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800847c:	f7fe fa56 	bl	800692c <memset>
 8008480:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008484:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008488:	4620      	mov	r0, r4
 800848a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800848c:	3468      	adds	r4, #104	; 0x68
 800848e:	e7d9      	b.n	8008444 <__sfp+0x1c>
 8008490:	2104      	movs	r1, #4
 8008492:	4638      	mov	r0, r7
 8008494:	f7ff ff62 	bl	800835c <__sfmoreglue>
 8008498:	4604      	mov	r4, r0
 800849a:	6030      	str	r0, [r6, #0]
 800849c:	2800      	cmp	r0, #0
 800849e:	d1d5      	bne.n	800844c <__sfp+0x24>
 80084a0:	f7ff ff78 	bl	8008394 <__sfp_lock_release>
 80084a4:	230c      	movs	r3, #12
 80084a6:	603b      	str	r3, [r7, #0]
 80084a8:	e7ee      	b.n	8008488 <__sfp+0x60>
 80084aa:	bf00      	nop
 80084ac:	0800a01c 	.word	0x0800a01c
 80084b0:	ffff0001 	.word	0xffff0001

080084b4 <_fwalk_reent>:
 80084b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084b8:	4606      	mov	r6, r0
 80084ba:	4688      	mov	r8, r1
 80084bc:	2700      	movs	r7, #0
 80084be:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80084c2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80084c6:	f1b9 0901 	subs.w	r9, r9, #1
 80084ca:	d505      	bpl.n	80084d8 <_fwalk_reent+0x24>
 80084cc:	6824      	ldr	r4, [r4, #0]
 80084ce:	2c00      	cmp	r4, #0
 80084d0:	d1f7      	bne.n	80084c2 <_fwalk_reent+0xe>
 80084d2:	4638      	mov	r0, r7
 80084d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084d8:	89ab      	ldrh	r3, [r5, #12]
 80084da:	2b01      	cmp	r3, #1
 80084dc:	d907      	bls.n	80084ee <_fwalk_reent+0x3a>
 80084de:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80084e2:	3301      	adds	r3, #1
 80084e4:	d003      	beq.n	80084ee <_fwalk_reent+0x3a>
 80084e6:	4629      	mov	r1, r5
 80084e8:	4630      	mov	r0, r6
 80084ea:	47c0      	blx	r8
 80084ec:	4307      	orrs	r7, r0
 80084ee:	3568      	adds	r5, #104	; 0x68
 80084f0:	e7e9      	b.n	80084c6 <_fwalk_reent+0x12>
	...

080084f4 <_localeconv_r>:
 80084f4:	4800      	ldr	r0, [pc, #0]	; (80084f8 <_localeconv_r+0x4>)
 80084f6:	4770      	bx	lr
 80084f8:	20000260 	.word	0x20000260

080084fc <__retarget_lock_init_recursive>:
 80084fc:	4770      	bx	lr

080084fe <__retarget_lock_acquire_recursive>:
 80084fe:	4770      	bx	lr

08008500 <__retarget_lock_release_recursive>:
 8008500:	4770      	bx	lr

08008502 <__swhatbuf_r>:
 8008502:	b570      	push	{r4, r5, r6, lr}
 8008504:	460e      	mov	r6, r1
 8008506:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800850a:	4614      	mov	r4, r2
 800850c:	2900      	cmp	r1, #0
 800850e:	461d      	mov	r5, r3
 8008510:	b096      	sub	sp, #88	; 0x58
 8008512:	da08      	bge.n	8008526 <__swhatbuf_r+0x24>
 8008514:	2200      	movs	r2, #0
 8008516:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800851a:	602a      	str	r2, [r5, #0]
 800851c:	061a      	lsls	r2, r3, #24
 800851e:	d410      	bmi.n	8008542 <__swhatbuf_r+0x40>
 8008520:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008524:	e00e      	b.n	8008544 <__swhatbuf_r+0x42>
 8008526:	466a      	mov	r2, sp
 8008528:	f000 fee4 	bl	80092f4 <_fstat_r>
 800852c:	2800      	cmp	r0, #0
 800852e:	dbf1      	blt.n	8008514 <__swhatbuf_r+0x12>
 8008530:	9a01      	ldr	r2, [sp, #4]
 8008532:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008536:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800853a:	425a      	negs	r2, r3
 800853c:	415a      	adcs	r2, r3
 800853e:	602a      	str	r2, [r5, #0]
 8008540:	e7ee      	b.n	8008520 <__swhatbuf_r+0x1e>
 8008542:	2340      	movs	r3, #64	; 0x40
 8008544:	2000      	movs	r0, #0
 8008546:	6023      	str	r3, [r4, #0]
 8008548:	b016      	add	sp, #88	; 0x58
 800854a:	bd70      	pop	{r4, r5, r6, pc}

0800854c <__smakebuf_r>:
 800854c:	898b      	ldrh	r3, [r1, #12]
 800854e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008550:	079d      	lsls	r5, r3, #30
 8008552:	4606      	mov	r6, r0
 8008554:	460c      	mov	r4, r1
 8008556:	d507      	bpl.n	8008568 <__smakebuf_r+0x1c>
 8008558:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800855c:	6023      	str	r3, [r4, #0]
 800855e:	6123      	str	r3, [r4, #16]
 8008560:	2301      	movs	r3, #1
 8008562:	6163      	str	r3, [r4, #20]
 8008564:	b002      	add	sp, #8
 8008566:	bd70      	pop	{r4, r5, r6, pc}
 8008568:	466a      	mov	r2, sp
 800856a:	ab01      	add	r3, sp, #4
 800856c:	f7ff ffc9 	bl	8008502 <__swhatbuf_r>
 8008570:	9900      	ldr	r1, [sp, #0]
 8008572:	4605      	mov	r5, r0
 8008574:	4630      	mov	r0, r6
 8008576:	f000 fc4b 	bl	8008e10 <_malloc_r>
 800857a:	b948      	cbnz	r0, 8008590 <__smakebuf_r+0x44>
 800857c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008580:	059a      	lsls	r2, r3, #22
 8008582:	d4ef      	bmi.n	8008564 <__smakebuf_r+0x18>
 8008584:	f023 0303 	bic.w	r3, r3, #3
 8008588:	f043 0302 	orr.w	r3, r3, #2
 800858c:	81a3      	strh	r3, [r4, #12]
 800858e:	e7e3      	b.n	8008558 <__smakebuf_r+0xc>
 8008590:	4b0d      	ldr	r3, [pc, #52]	; (80085c8 <__smakebuf_r+0x7c>)
 8008592:	62b3      	str	r3, [r6, #40]	; 0x28
 8008594:	89a3      	ldrh	r3, [r4, #12]
 8008596:	6020      	str	r0, [r4, #0]
 8008598:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800859c:	81a3      	strh	r3, [r4, #12]
 800859e:	9b00      	ldr	r3, [sp, #0]
 80085a0:	6120      	str	r0, [r4, #16]
 80085a2:	6163      	str	r3, [r4, #20]
 80085a4:	9b01      	ldr	r3, [sp, #4]
 80085a6:	b15b      	cbz	r3, 80085c0 <__smakebuf_r+0x74>
 80085a8:	4630      	mov	r0, r6
 80085aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80085ae:	f000 feb3 	bl	8009318 <_isatty_r>
 80085b2:	b128      	cbz	r0, 80085c0 <__smakebuf_r+0x74>
 80085b4:	89a3      	ldrh	r3, [r4, #12]
 80085b6:	f023 0303 	bic.w	r3, r3, #3
 80085ba:	f043 0301 	orr.w	r3, r3, #1
 80085be:	81a3      	strh	r3, [r4, #12]
 80085c0:	89a0      	ldrh	r0, [r4, #12]
 80085c2:	4305      	orrs	r5, r0
 80085c4:	81a5      	strh	r5, [r4, #12]
 80085c6:	e7cd      	b.n	8008564 <__smakebuf_r+0x18>
 80085c8:	08008351 	.word	0x08008351

080085cc <malloc>:
 80085cc:	4b02      	ldr	r3, [pc, #8]	; (80085d8 <malloc+0xc>)
 80085ce:	4601      	mov	r1, r0
 80085d0:	6818      	ldr	r0, [r3, #0]
 80085d2:	f000 bc1d 	b.w	8008e10 <_malloc_r>
 80085d6:	bf00      	nop
 80085d8:	2000010c 	.word	0x2000010c

080085dc <memchr>:
 80085dc:	4603      	mov	r3, r0
 80085de:	b510      	push	{r4, lr}
 80085e0:	b2c9      	uxtb	r1, r1
 80085e2:	4402      	add	r2, r0
 80085e4:	4293      	cmp	r3, r2
 80085e6:	4618      	mov	r0, r3
 80085e8:	d101      	bne.n	80085ee <memchr+0x12>
 80085ea:	2000      	movs	r0, #0
 80085ec:	e003      	b.n	80085f6 <memchr+0x1a>
 80085ee:	7804      	ldrb	r4, [r0, #0]
 80085f0:	3301      	adds	r3, #1
 80085f2:	428c      	cmp	r4, r1
 80085f4:	d1f6      	bne.n	80085e4 <memchr+0x8>
 80085f6:	bd10      	pop	{r4, pc}

080085f8 <memcpy>:
 80085f8:	440a      	add	r2, r1
 80085fa:	4291      	cmp	r1, r2
 80085fc:	f100 33ff 	add.w	r3, r0, #4294967295
 8008600:	d100      	bne.n	8008604 <memcpy+0xc>
 8008602:	4770      	bx	lr
 8008604:	b510      	push	{r4, lr}
 8008606:	f811 4b01 	ldrb.w	r4, [r1], #1
 800860a:	4291      	cmp	r1, r2
 800860c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008610:	d1f9      	bne.n	8008606 <memcpy+0xe>
 8008612:	bd10      	pop	{r4, pc}

08008614 <_Balloc>:
 8008614:	b570      	push	{r4, r5, r6, lr}
 8008616:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008618:	4604      	mov	r4, r0
 800861a:	460d      	mov	r5, r1
 800861c:	b976      	cbnz	r6, 800863c <_Balloc+0x28>
 800861e:	2010      	movs	r0, #16
 8008620:	f7ff ffd4 	bl	80085cc <malloc>
 8008624:	4602      	mov	r2, r0
 8008626:	6260      	str	r0, [r4, #36]	; 0x24
 8008628:	b920      	cbnz	r0, 8008634 <_Balloc+0x20>
 800862a:	2166      	movs	r1, #102	; 0x66
 800862c:	4b17      	ldr	r3, [pc, #92]	; (800868c <_Balloc+0x78>)
 800862e:	4818      	ldr	r0, [pc, #96]	; (8008690 <_Balloc+0x7c>)
 8008630:	f000 fe20 	bl	8009274 <__assert_func>
 8008634:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008638:	6006      	str	r6, [r0, #0]
 800863a:	60c6      	str	r6, [r0, #12]
 800863c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800863e:	68f3      	ldr	r3, [r6, #12]
 8008640:	b183      	cbz	r3, 8008664 <_Balloc+0x50>
 8008642:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008644:	68db      	ldr	r3, [r3, #12]
 8008646:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800864a:	b9b8      	cbnz	r0, 800867c <_Balloc+0x68>
 800864c:	2101      	movs	r1, #1
 800864e:	fa01 f605 	lsl.w	r6, r1, r5
 8008652:	1d72      	adds	r2, r6, #5
 8008654:	4620      	mov	r0, r4
 8008656:	0092      	lsls	r2, r2, #2
 8008658:	f000 fb5e 	bl	8008d18 <_calloc_r>
 800865c:	b160      	cbz	r0, 8008678 <_Balloc+0x64>
 800865e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008662:	e00e      	b.n	8008682 <_Balloc+0x6e>
 8008664:	2221      	movs	r2, #33	; 0x21
 8008666:	2104      	movs	r1, #4
 8008668:	4620      	mov	r0, r4
 800866a:	f000 fb55 	bl	8008d18 <_calloc_r>
 800866e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008670:	60f0      	str	r0, [r6, #12]
 8008672:	68db      	ldr	r3, [r3, #12]
 8008674:	2b00      	cmp	r3, #0
 8008676:	d1e4      	bne.n	8008642 <_Balloc+0x2e>
 8008678:	2000      	movs	r0, #0
 800867a:	bd70      	pop	{r4, r5, r6, pc}
 800867c:	6802      	ldr	r2, [r0, #0]
 800867e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008682:	2300      	movs	r3, #0
 8008684:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008688:	e7f7      	b.n	800867a <_Balloc+0x66>
 800868a:	bf00      	nop
 800868c:	0800a061 	.word	0x0800a061
 8008690:	0800a144 	.word	0x0800a144

08008694 <_Bfree>:
 8008694:	b570      	push	{r4, r5, r6, lr}
 8008696:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008698:	4605      	mov	r5, r0
 800869a:	460c      	mov	r4, r1
 800869c:	b976      	cbnz	r6, 80086bc <_Bfree+0x28>
 800869e:	2010      	movs	r0, #16
 80086a0:	f7ff ff94 	bl	80085cc <malloc>
 80086a4:	4602      	mov	r2, r0
 80086a6:	6268      	str	r0, [r5, #36]	; 0x24
 80086a8:	b920      	cbnz	r0, 80086b4 <_Bfree+0x20>
 80086aa:	218a      	movs	r1, #138	; 0x8a
 80086ac:	4b08      	ldr	r3, [pc, #32]	; (80086d0 <_Bfree+0x3c>)
 80086ae:	4809      	ldr	r0, [pc, #36]	; (80086d4 <_Bfree+0x40>)
 80086b0:	f000 fde0 	bl	8009274 <__assert_func>
 80086b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80086b8:	6006      	str	r6, [r0, #0]
 80086ba:	60c6      	str	r6, [r0, #12]
 80086bc:	b13c      	cbz	r4, 80086ce <_Bfree+0x3a>
 80086be:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80086c0:	6862      	ldr	r2, [r4, #4]
 80086c2:	68db      	ldr	r3, [r3, #12]
 80086c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80086c8:	6021      	str	r1, [r4, #0]
 80086ca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80086ce:	bd70      	pop	{r4, r5, r6, pc}
 80086d0:	0800a061 	.word	0x0800a061
 80086d4:	0800a144 	.word	0x0800a144

080086d8 <__multadd>:
 80086d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086dc:	4607      	mov	r7, r0
 80086de:	460c      	mov	r4, r1
 80086e0:	461e      	mov	r6, r3
 80086e2:	2000      	movs	r0, #0
 80086e4:	690d      	ldr	r5, [r1, #16]
 80086e6:	f101 0c14 	add.w	ip, r1, #20
 80086ea:	f8dc 3000 	ldr.w	r3, [ip]
 80086ee:	3001      	adds	r0, #1
 80086f0:	b299      	uxth	r1, r3
 80086f2:	fb02 6101 	mla	r1, r2, r1, r6
 80086f6:	0c1e      	lsrs	r6, r3, #16
 80086f8:	0c0b      	lsrs	r3, r1, #16
 80086fa:	fb02 3306 	mla	r3, r2, r6, r3
 80086fe:	b289      	uxth	r1, r1
 8008700:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008704:	4285      	cmp	r5, r0
 8008706:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800870a:	f84c 1b04 	str.w	r1, [ip], #4
 800870e:	dcec      	bgt.n	80086ea <__multadd+0x12>
 8008710:	b30e      	cbz	r6, 8008756 <__multadd+0x7e>
 8008712:	68a3      	ldr	r3, [r4, #8]
 8008714:	42ab      	cmp	r3, r5
 8008716:	dc19      	bgt.n	800874c <__multadd+0x74>
 8008718:	6861      	ldr	r1, [r4, #4]
 800871a:	4638      	mov	r0, r7
 800871c:	3101      	adds	r1, #1
 800871e:	f7ff ff79 	bl	8008614 <_Balloc>
 8008722:	4680      	mov	r8, r0
 8008724:	b928      	cbnz	r0, 8008732 <__multadd+0x5a>
 8008726:	4602      	mov	r2, r0
 8008728:	21b5      	movs	r1, #181	; 0xb5
 800872a:	4b0c      	ldr	r3, [pc, #48]	; (800875c <__multadd+0x84>)
 800872c:	480c      	ldr	r0, [pc, #48]	; (8008760 <__multadd+0x88>)
 800872e:	f000 fda1 	bl	8009274 <__assert_func>
 8008732:	6922      	ldr	r2, [r4, #16]
 8008734:	f104 010c 	add.w	r1, r4, #12
 8008738:	3202      	adds	r2, #2
 800873a:	0092      	lsls	r2, r2, #2
 800873c:	300c      	adds	r0, #12
 800873e:	f7ff ff5b 	bl	80085f8 <memcpy>
 8008742:	4621      	mov	r1, r4
 8008744:	4638      	mov	r0, r7
 8008746:	f7ff ffa5 	bl	8008694 <_Bfree>
 800874a:	4644      	mov	r4, r8
 800874c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008750:	3501      	adds	r5, #1
 8008752:	615e      	str	r6, [r3, #20]
 8008754:	6125      	str	r5, [r4, #16]
 8008756:	4620      	mov	r0, r4
 8008758:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800875c:	0800a0d3 	.word	0x0800a0d3
 8008760:	0800a144 	.word	0x0800a144

08008764 <__hi0bits>:
 8008764:	0c02      	lsrs	r2, r0, #16
 8008766:	0412      	lsls	r2, r2, #16
 8008768:	4603      	mov	r3, r0
 800876a:	b9ca      	cbnz	r2, 80087a0 <__hi0bits+0x3c>
 800876c:	0403      	lsls	r3, r0, #16
 800876e:	2010      	movs	r0, #16
 8008770:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008774:	bf04      	itt	eq
 8008776:	021b      	lsleq	r3, r3, #8
 8008778:	3008      	addeq	r0, #8
 800877a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800877e:	bf04      	itt	eq
 8008780:	011b      	lsleq	r3, r3, #4
 8008782:	3004      	addeq	r0, #4
 8008784:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008788:	bf04      	itt	eq
 800878a:	009b      	lsleq	r3, r3, #2
 800878c:	3002      	addeq	r0, #2
 800878e:	2b00      	cmp	r3, #0
 8008790:	db05      	blt.n	800879e <__hi0bits+0x3a>
 8008792:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8008796:	f100 0001 	add.w	r0, r0, #1
 800879a:	bf08      	it	eq
 800879c:	2020      	moveq	r0, #32
 800879e:	4770      	bx	lr
 80087a0:	2000      	movs	r0, #0
 80087a2:	e7e5      	b.n	8008770 <__hi0bits+0xc>

080087a4 <__lo0bits>:
 80087a4:	6803      	ldr	r3, [r0, #0]
 80087a6:	4602      	mov	r2, r0
 80087a8:	f013 0007 	ands.w	r0, r3, #7
 80087ac:	d00b      	beq.n	80087c6 <__lo0bits+0x22>
 80087ae:	07d9      	lsls	r1, r3, #31
 80087b0:	d421      	bmi.n	80087f6 <__lo0bits+0x52>
 80087b2:	0798      	lsls	r0, r3, #30
 80087b4:	bf49      	itett	mi
 80087b6:	085b      	lsrmi	r3, r3, #1
 80087b8:	089b      	lsrpl	r3, r3, #2
 80087ba:	2001      	movmi	r0, #1
 80087bc:	6013      	strmi	r3, [r2, #0]
 80087be:	bf5c      	itt	pl
 80087c0:	2002      	movpl	r0, #2
 80087c2:	6013      	strpl	r3, [r2, #0]
 80087c4:	4770      	bx	lr
 80087c6:	b299      	uxth	r1, r3
 80087c8:	b909      	cbnz	r1, 80087ce <__lo0bits+0x2a>
 80087ca:	2010      	movs	r0, #16
 80087cc:	0c1b      	lsrs	r3, r3, #16
 80087ce:	b2d9      	uxtb	r1, r3
 80087d0:	b909      	cbnz	r1, 80087d6 <__lo0bits+0x32>
 80087d2:	3008      	adds	r0, #8
 80087d4:	0a1b      	lsrs	r3, r3, #8
 80087d6:	0719      	lsls	r1, r3, #28
 80087d8:	bf04      	itt	eq
 80087da:	091b      	lsreq	r3, r3, #4
 80087dc:	3004      	addeq	r0, #4
 80087de:	0799      	lsls	r1, r3, #30
 80087e0:	bf04      	itt	eq
 80087e2:	089b      	lsreq	r3, r3, #2
 80087e4:	3002      	addeq	r0, #2
 80087e6:	07d9      	lsls	r1, r3, #31
 80087e8:	d403      	bmi.n	80087f2 <__lo0bits+0x4e>
 80087ea:	085b      	lsrs	r3, r3, #1
 80087ec:	f100 0001 	add.w	r0, r0, #1
 80087f0:	d003      	beq.n	80087fa <__lo0bits+0x56>
 80087f2:	6013      	str	r3, [r2, #0]
 80087f4:	4770      	bx	lr
 80087f6:	2000      	movs	r0, #0
 80087f8:	4770      	bx	lr
 80087fa:	2020      	movs	r0, #32
 80087fc:	4770      	bx	lr
	...

08008800 <__i2b>:
 8008800:	b510      	push	{r4, lr}
 8008802:	460c      	mov	r4, r1
 8008804:	2101      	movs	r1, #1
 8008806:	f7ff ff05 	bl	8008614 <_Balloc>
 800880a:	4602      	mov	r2, r0
 800880c:	b928      	cbnz	r0, 800881a <__i2b+0x1a>
 800880e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008812:	4b04      	ldr	r3, [pc, #16]	; (8008824 <__i2b+0x24>)
 8008814:	4804      	ldr	r0, [pc, #16]	; (8008828 <__i2b+0x28>)
 8008816:	f000 fd2d 	bl	8009274 <__assert_func>
 800881a:	2301      	movs	r3, #1
 800881c:	6144      	str	r4, [r0, #20]
 800881e:	6103      	str	r3, [r0, #16]
 8008820:	bd10      	pop	{r4, pc}
 8008822:	bf00      	nop
 8008824:	0800a0d3 	.word	0x0800a0d3
 8008828:	0800a144 	.word	0x0800a144

0800882c <__multiply>:
 800882c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008830:	4691      	mov	r9, r2
 8008832:	690a      	ldr	r2, [r1, #16]
 8008834:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008838:	460c      	mov	r4, r1
 800883a:	429a      	cmp	r2, r3
 800883c:	bfbe      	ittt	lt
 800883e:	460b      	movlt	r3, r1
 8008840:	464c      	movlt	r4, r9
 8008842:	4699      	movlt	r9, r3
 8008844:	6927      	ldr	r7, [r4, #16]
 8008846:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800884a:	68a3      	ldr	r3, [r4, #8]
 800884c:	6861      	ldr	r1, [r4, #4]
 800884e:	eb07 060a 	add.w	r6, r7, sl
 8008852:	42b3      	cmp	r3, r6
 8008854:	b085      	sub	sp, #20
 8008856:	bfb8      	it	lt
 8008858:	3101      	addlt	r1, #1
 800885a:	f7ff fedb 	bl	8008614 <_Balloc>
 800885e:	b930      	cbnz	r0, 800886e <__multiply+0x42>
 8008860:	4602      	mov	r2, r0
 8008862:	f240 115d 	movw	r1, #349	; 0x15d
 8008866:	4b43      	ldr	r3, [pc, #268]	; (8008974 <__multiply+0x148>)
 8008868:	4843      	ldr	r0, [pc, #268]	; (8008978 <__multiply+0x14c>)
 800886a:	f000 fd03 	bl	8009274 <__assert_func>
 800886e:	f100 0514 	add.w	r5, r0, #20
 8008872:	462b      	mov	r3, r5
 8008874:	2200      	movs	r2, #0
 8008876:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800887a:	4543      	cmp	r3, r8
 800887c:	d321      	bcc.n	80088c2 <__multiply+0x96>
 800887e:	f104 0314 	add.w	r3, r4, #20
 8008882:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008886:	f109 0314 	add.w	r3, r9, #20
 800888a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800888e:	9202      	str	r2, [sp, #8]
 8008890:	1b3a      	subs	r2, r7, r4
 8008892:	3a15      	subs	r2, #21
 8008894:	f022 0203 	bic.w	r2, r2, #3
 8008898:	3204      	adds	r2, #4
 800889a:	f104 0115 	add.w	r1, r4, #21
 800889e:	428f      	cmp	r7, r1
 80088a0:	bf38      	it	cc
 80088a2:	2204      	movcc	r2, #4
 80088a4:	9201      	str	r2, [sp, #4]
 80088a6:	9a02      	ldr	r2, [sp, #8]
 80088a8:	9303      	str	r3, [sp, #12]
 80088aa:	429a      	cmp	r2, r3
 80088ac:	d80c      	bhi.n	80088c8 <__multiply+0x9c>
 80088ae:	2e00      	cmp	r6, #0
 80088b0:	dd03      	ble.n	80088ba <__multiply+0x8e>
 80088b2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d059      	beq.n	800896e <__multiply+0x142>
 80088ba:	6106      	str	r6, [r0, #16]
 80088bc:	b005      	add	sp, #20
 80088be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088c2:	f843 2b04 	str.w	r2, [r3], #4
 80088c6:	e7d8      	b.n	800887a <__multiply+0x4e>
 80088c8:	f8b3 a000 	ldrh.w	sl, [r3]
 80088cc:	f1ba 0f00 	cmp.w	sl, #0
 80088d0:	d023      	beq.n	800891a <__multiply+0xee>
 80088d2:	46a9      	mov	r9, r5
 80088d4:	f04f 0c00 	mov.w	ip, #0
 80088d8:	f104 0e14 	add.w	lr, r4, #20
 80088dc:	f85e 2b04 	ldr.w	r2, [lr], #4
 80088e0:	f8d9 1000 	ldr.w	r1, [r9]
 80088e4:	fa1f fb82 	uxth.w	fp, r2
 80088e8:	b289      	uxth	r1, r1
 80088ea:	fb0a 110b 	mla	r1, sl, fp, r1
 80088ee:	4461      	add	r1, ip
 80088f0:	f8d9 c000 	ldr.w	ip, [r9]
 80088f4:	0c12      	lsrs	r2, r2, #16
 80088f6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80088fa:	fb0a c202 	mla	r2, sl, r2, ip
 80088fe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008902:	b289      	uxth	r1, r1
 8008904:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008908:	4577      	cmp	r7, lr
 800890a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800890e:	f849 1b04 	str.w	r1, [r9], #4
 8008912:	d8e3      	bhi.n	80088dc <__multiply+0xb0>
 8008914:	9a01      	ldr	r2, [sp, #4]
 8008916:	f845 c002 	str.w	ip, [r5, r2]
 800891a:	9a03      	ldr	r2, [sp, #12]
 800891c:	3304      	adds	r3, #4
 800891e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008922:	f1b9 0f00 	cmp.w	r9, #0
 8008926:	d020      	beq.n	800896a <__multiply+0x13e>
 8008928:	46ae      	mov	lr, r5
 800892a:	f04f 0a00 	mov.w	sl, #0
 800892e:	6829      	ldr	r1, [r5, #0]
 8008930:	f104 0c14 	add.w	ip, r4, #20
 8008934:	f8bc b000 	ldrh.w	fp, [ip]
 8008938:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800893c:	b289      	uxth	r1, r1
 800893e:	fb09 220b 	mla	r2, r9, fp, r2
 8008942:	4492      	add	sl, r2
 8008944:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008948:	f84e 1b04 	str.w	r1, [lr], #4
 800894c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008950:	f8be 1000 	ldrh.w	r1, [lr]
 8008954:	0c12      	lsrs	r2, r2, #16
 8008956:	fb09 1102 	mla	r1, r9, r2, r1
 800895a:	4567      	cmp	r7, ip
 800895c:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008960:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008964:	d8e6      	bhi.n	8008934 <__multiply+0x108>
 8008966:	9a01      	ldr	r2, [sp, #4]
 8008968:	50a9      	str	r1, [r5, r2]
 800896a:	3504      	adds	r5, #4
 800896c:	e79b      	b.n	80088a6 <__multiply+0x7a>
 800896e:	3e01      	subs	r6, #1
 8008970:	e79d      	b.n	80088ae <__multiply+0x82>
 8008972:	bf00      	nop
 8008974:	0800a0d3 	.word	0x0800a0d3
 8008978:	0800a144 	.word	0x0800a144

0800897c <__pow5mult>:
 800897c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008980:	4615      	mov	r5, r2
 8008982:	f012 0203 	ands.w	r2, r2, #3
 8008986:	4606      	mov	r6, r0
 8008988:	460f      	mov	r7, r1
 800898a:	d007      	beq.n	800899c <__pow5mult+0x20>
 800898c:	4c25      	ldr	r4, [pc, #148]	; (8008a24 <__pow5mult+0xa8>)
 800898e:	3a01      	subs	r2, #1
 8008990:	2300      	movs	r3, #0
 8008992:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008996:	f7ff fe9f 	bl	80086d8 <__multadd>
 800899a:	4607      	mov	r7, r0
 800899c:	10ad      	asrs	r5, r5, #2
 800899e:	d03d      	beq.n	8008a1c <__pow5mult+0xa0>
 80089a0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80089a2:	b97c      	cbnz	r4, 80089c4 <__pow5mult+0x48>
 80089a4:	2010      	movs	r0, #16
 80089a6:	f7ff fe11 	bl	80085cc <malloc>
 80089aa:	4602      	mov	r2, r0
 80089ac:	6270      	str	r0, [r6, #36]	; 0x24
 80089ae:	b928      	cbnz	r0, 80089bc <__pow5mult+0x40>
 80089b0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80089b4:	4b1c      	ldr	r3, [pc, #112]	; (8008a28 <__pow5mult+0xac>)
 80089b6:	481d      	ldr	r0, [pc, #116]	; (8008a2c <__pow5mult+0xb0>)
 80089b8:	f000 fc5c 	bl	8009274 <__assert_func>
 80089bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80089c0:	6004      	str	r4, [r0, #0]
 80089c2:	60c4      	str	r4, [r0, #12]
 80089c4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80089c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80089cc:	b94c      	cbnz	r4, 80089e2 <__pow5mult+0x66>
 80089ce:	f240 2171 	movw	r1, #625	; 0x271
 80089d2:	4630      	mov	r0, r6
 80089d4:	f7ff ff14 	bl	8008800 <__i2b>
 80089d8:	2300      	movs	r3, #0
 80089da:	4604      	mov	r4, r0
 80089dc:	f8c8 0008 	str.w	r0, [r8, #8]
 80089e0:	6003      	str	r3, [r0, #0]
 80089e2:	f04f 0900 	mov.w	r9, #0
 80089e6:	07eb      	lsls	r3, r5, #31
 80089e8:	d50a      	bpl.n	8008a00 <__pow5mult+0x84>
 80089ea:	4639      	mov	r1, r7
 80089ec:	4622      	mov	r2, r4
 80089ee:	4630      	mov	r0, r6
 80089f0:	f7ff ff1c 	bl	800882c <__multiply>
 80089f4:	4680      	mov	r8, r0
 80089f6:	4639      	mov	r1, r7
 80089f8:	4630      	mov	r0, r6
 80089fa:	f7ff fe4b 	bl	8008694 <_Bfree>
 80089fe:	4647      	mov	r7, r8
 8008a00:	106d      	asrs	r5, r5, #1
 8008a02:	d00b      	beq.n	8008a1c <__pow5mult+0xa0>
 8008a04:	6820      	ldr	r0, [r4, #0]
 8008a06:	b938      	cbnz	r0, 8008a18 <__pow5mult+0x9c>
 8008a08:	4622      	mov	r2, r4
 8008a0a:	4621      	mov	r1, r4
 8008a0c:	4630      	mov	r0, r6
 8008a0e:	f7ff ff0d 	bl	800882c <__multiply>
 8008a12:	6020      	str	r0, [r4, #0]
 8008a14:	f8c0 9000 	str.w	r9, [r0]
 8008a18:	4604      	mov	r4, r0
 8008a1a:	e7e4      	b.n	80089e6 <__pow5mult+0x6a>
 8008a1c:	4638      	mov	r0, r7
 8008a1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a22:	bf00      	nop
 8008a24:	0800a290 	.word	0x0800a290
 8008a28:	0800a061 	.word	0x0800a061
 8008a2c:	0800a144 	.word	0x0800a144

08008a30 <__lshift>:
 8008a30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a34:	460c      	mov	r4, r1
 8008a36:	4607      	mov	r7, r0
 8008a38:	4691      	mov	r9, r2
 8008a3a:	6923      	ldr	r3, [r4, #16]
 8008a3c:	6849      	ldr	r1, [r1, #4]
 8008a3e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008a42:	68a3      	ldr	r3, [r4, #8]
 8008a44:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008a48:	f108 0601 	add.w	r6, r8, #1
 8008a4c:	42b3      	cmp	r3, r6
 8008a4e:	db0b      	blt.n	8008a68 <__lshift+0x38>
 8008a50:	4638      	mov	r0, r7
 8008a52:	f7ff fddf 	bl	8008614 <_Balloc>
 8008a56:	4605      	mov	r5, r0
 8008a58:	b948      	cbnz	r0, 8008a6e <__lshift+0x3e>
 8008a5a:	4602      	mov	r2, r0
 8008a5c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008a60:	4b29      	ldr	r3, [pc, #164]	; (8008b08 <__lshift+0xd8>)
 8008a62:	482a      	ldr	r0, [pc, #168]	; (8008b0c <__lshift+0xdc>)
 8008a64:	f000 fc06 	bl	8009274 <__assert_func>
 8008a68:	3101      	adds	r1, #1
 8008a6a:	005b      	lsls	r3, r3, #1
 8008a6c:	e7ee      	b.n	8008a4c <__lshift+0x1c>
 8008a6e:	2300      	movs	r3, #0
 8008a70:	f100 0114 	add.w	r1, r0, #20
 8008a74:	f100 0210 	add.w	r2, r0, #16
 8008a78:	4618      	mov	r0, r3
 8008a7a:	4553      	cmp	r3, sl
 8008a7c:	db37      	blt.n	8008aee <__lshift+0xbe>
 8008a7e:	6920      	ldr	r0, [r4, #16]
 8008a80:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008a84:	f104 0314 	add.w	r3, r4, #20
 8008a88:	f019 091f 	ands.w	r9, r9, #31
 8008a8c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008a90:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008a94:	d02f      	beq.n	8008af6 <__lshift+0xc6>
 8008a96:	468a      	mov	sl, r1
 8008a98:	f04f 0c00 	mov.w	ip, #0
 8008a9c:	f1c9 0e20 	rsb	lr, r9, #32
 8008aa0:	681a      	ldr	r2, [r3, #0]
 8008aa2:	fa02 f209 	lsl.w	r2, r2, r9
 8008aa6:	ea42 020c 	orr.w	r2, r2, ip
 8008aaa:	f84a 2b04 	str.w	r2, [sl], #4
 8008aae:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ab2:	4298      	cmp	r0, r3
 8008ab4:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008ab8:	d8f2      	bhi.n	8008aa0 <__lshift+0x70>
 8008aba:	1b03      	subs	r3, r0, r4
 8008abc:	3b15      	subs	r3, #21
 8008abe:	f023 0303 	bic.w	r3, r3, #3
 8008ac2:	3304      	adds	r3, #4
 8008ac4:	f104 0215 	add.w	r2, r4, #21
 8008ac8:	4290      	cmp	r0, r2
 8008aca:	bf38      	it	cc
 8008acc:	2304      	movcc	r3, #4
 8008ace:	f841 c003 	str.w	ip, [r1, r3]
 8008ad2:	f1bc 0f00 	cmp.w	ip, #0
 8008ad6:	d001      	beq.n	8008adc <__lshift+0xac>
 8008ad8:	f108 0602 	add.w	r6, r8, #2
 8008adc:	3e01      	subs	r6, #1
 8008ade:	4638      	mov	r0, r7
 8008ae0:	4621      	mov	r1, r4
 8008ae2:	612e      	str	r6, [r5, #16]
 8008ae4:	f7ff fdd6 	bl	8008694 <_Bfree>
 8008ae8:	4628      	mov	r0, r5
 8008aea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008aee:	f842 0f04 	str.w	r0, [r2, #4]!
 8008af2:	3301      	adds	r3, #1
 8008af4:	e7c1      	b.n	8008a7a <__lshift+0x4a>
 8008af6:	3904      	subs	r1, #4
 8008af8:	f853 2b04 	ldr.w	r2, [r3], #4
 8008afc:	4298      	cmp	r0, r3
 8008afe:	f841 2f04 	str.w	r2, [r1, #4]!
 8008b02:	d8f9      	bhi.n	8008af8 <__lshift+0xc8>
 8008b04:	e7ea      	b.n	8008adc <__lshift+0xac>
 8008b06:	bf00      	nop
 8008b08:	0800a0d3 	.word	0x0800a0d3
 8008b0c:	0800a144 	.word	0x0800a144

08008b10 <__mcmp>:
 8008b10:	4603      	mov	r3, r0
 8008b12:	690a      	ldr	r2, [r1, #16]
 8008b14:	6900      	ldr	r0, [r0, #16]
 8008b16:	b530      	push	{r4, r5, lr}
 8008b18:	1a80      	subs	r0, r0, r2
 8008b1a:	d10d      	bne.n	8008b38 <__mcmp+0x28>
 8008b1c:	3314      	adds	r3, #20
 8008b1e:	3114      	adds	r1, #20
 8008b20:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008b24:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008b28:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008b2c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008b30:	4295      	cmp	r5, r2
 8008b32:	d002      	beq.n	8008b3a <__mcmp+0x2a>
 8008b34:	d304      	bcc.n	8008b40 <__mcmp+0x30>
 8008b36:	2001      	movs	r0, #1
 8008b38:	bd30      	pop	{r4, r5, pc}
 8008b3a:	42a3      	cmp	r3, r4
 8008b3c:	d3f4      	bcc.n	8008b28 <__mcmp+0x18>
 8008b3e:	e7fb      	b.n	8008b38 <__mcmp+0x28>
 8008b40:	f04f 30ff 	mov.w	r0, #4294967295
 8008b44:	e7f8      	b.n	8008b38 <__mcmp+0x28>
	...

08008b48 <__mdiff>:
 8008b48:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b4c:	460d      	mov	r5, r1
 8008b4e:	4607      	mov	r7, r0
 8008b50:	4611      	mov	r1, r2
 8008b52:	4628      	mov	r0, r5
 8008b54:	4614      	mov	r4, r2
 8008b56:	f7ff ffdb 	bl	8008b10 <__mcmp>
 8008b5a:	1e06      	subs	r6, r0, #0
 8008b5c:	d111      	bne.n	8008b82 <__mdiff+0x3a>
 8008b5e:	4631      	mov	r1, r6
 8008b60:	4638      	mov	r0, r7
 8008b62:	f7ff fd57 	bl	8008614 <_Balloc>
 8008b66:	4602      	mov	r2, r0
 8008b68:	b928      	cbnz	r0, 8008b76 <__mdiff+0x2e>
 8008b6a:	f240 2132 	movw	r1, #562	; 0x232
 8008b6e:	4b3a      	ldr	r3, [pc, #232]	; (8008c58 <__mdiff+0x110>)
 8008b70:	483a      	ldr	r0, [pc, #232]	; (8008c5c <__mdiff+0x114>)
 8008b72:	f000 fb7f 	bl	8009274 <__assert_func>
 8008b76:	2301      	movs	r3, #1
 8008b78:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008b7c:	4610      	mov	r0, r2
 8008b7e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b82:	bfa4      	itt	ge
 8008b84:	4623      	movge	r3, r4
 8008b86:	462c      	movge	r4, r5
 8008b88:	4638      	mov	r0, r7
 8008b8a:	6861      	ldr	r1, [r4, #4]
 8008b8c:	bfa6      	itte	ge
 8008b8e:	461d      	movge	r5, r3
 8008b90:	2600      	movge	r6, #0
 8008b92:	2601      	movlt	r6, #1
 8008b94:	f7ff fd3e 	bl	8008614 <_Balloc>
 8008b98:	4602      	mov	r2, r0
 8008b9a:	b918      	cbnz	r0, 8008ba4 <__mdiff+0x5c>
 8008b9c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008ba0:	4b2d      	ldr	r3, [pc, #180]	; (8008c58 <__mdiff+0x110>)
 8008ba2:	e7e5      	b.n	8008b70 <__mdiff+0x28>
 8008ba4:	f102 0814 	add.w	r8, r2, #20
 8008ba8:	46c2      	mov	sl, r8
 8008baa:	f04f 0c00 	mov.w	ip, #0
 8008bae:	6927      	ldr	r7, [r4, #16]
 8008bb0:	60c6      	str	r6, [r0, #12]
 8008bb2:	692e      	ldr	r6, [r5, #16]
 8008bb4:	f104 0014 	add.w	r0, r4, #20
 8008bb8:	f105 0914 	add.w	r9, r5, #20
 8008bbc:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8008bc0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008bc4:	3410      	adds	r4, #16
 8008bc6:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8008bca:	f859 3b04 	ldr.w	r3, [r9], #4
 8008bce:	fa1f f18b 	uxth.w	r1, fp
 8008bd2:	448c      	add	ip, r1
 8008bd4:	b299      	uxth	r1, r3
 8008bd6:	0c1b      	lsrs	r3, r3, #16
 8008bd8:	ebac 0101 	sub.w	r1, ip, r1
 8008bdc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008be0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008be4:	b289      	uxth	r1, r1
 8008be6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008bea:	454e      	cmp	r6, r9
 8008bec:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008bf0:	f84a 3b04 	str.w	r3, [sl], #4
 8008bf4:	d8e7      	bhi.n	8008bc6 <__mdiff+0x7e>
 8008bf6:	1b73      	subs	r3, r6, r5
 8008bf8:	3b15      	subs	r3, #21
 8008bfa:	f023 0303 	bic.w	r3, r3, #3
 8008bfe:	3515      	adds	r5, #21
 8008c00:	3304      	adds	r3, #4
 8008c02:	42ae      	cmp	r6, r5
 8008c04:	bf38      	it	cc
 8008c06:	2304      	movcc	r3, #4
 8008c08:	4418      	add	r0, r3
 8008c0a:	4443      	add	r3, r8
 8008c0c:	461e      	mov	r6, r3
 8008c0e:	4605      	mov	r5, r0
 8008c10:	4575      	cmp	r5, lr
 8008c12:	d30e      	bcc.n	8008c32 <__mdiff+0xea>
 8008c14:	f10e 0103 	add.w	r1, lr, #3
 8008c18:	1a09      	subs	r1, r1, r0
 8008c1a:	f021 0103 	bic.w	r1, r1, #3
 8008c1e:	3803      	subs	r0, #3
 8008c20:	4586      	cmp	lr, r0
 8008c22:	bf38      	it	cc
 8008c24:	2100      	movcc	r1, #0
 8008c26:	4419      	add	r1, r3
 8008c28:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8008c2c:	b18b      	cbz	r3, 8008c52 <__mdiff+0x10a>
 8008c2e:	6117      	str	r7, [r2, #16]
 8008c30:	e7a4      	b.n	8008b7c <__mdiff+0x34>
 8008c32:	f855 8b04 	ldr.w	r8, [r5], #4
 8008c36:	fa1f f188 	uxth.w	r1, r8
 8008c3a:	4461      	add	r1, ip
 8008c3c:	140c      	asrs	r4, r1, #16
 8008c3e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008c42:	b289      	uxth	r1, r1
 8008c44:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008c48:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8008c4c:	f846 1b04 	str.w	r1, [r6], #4
 8008c50:	e7de      	b.n	8008c10 <__mdiff+0xc8>
 8008c52:	3f01      	subs	r7, #1
 8008c54:	e7e8      	b.n	8008c28 <__mdiff+0xe0>
 8008c56:	bf00      	nop
 8008c58:	0800a0d3 	.word	0x0800a0d3
 8008c5c:	0800a144 	.word	0x0800a144

08008c60 <__d2b>:
 8008c60:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8008c64:	2101      	movs	r1, #1
 8008c66:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8008c6a:	4690      	mov	r8, r2
 8008c6c:	461d      	mov	r5, r3
 8008c6e:	f7ff fcd1 	bl	8008614 <_Balloc>
 8008c72:	4604      	mov	r4, r0
 8008c74:	b930      	cbnz	r0, 8008c84 <__d2b+0x24>
 8008c76:	4602      	mov	r2, r0
 8008c78:	f240 310a 	movw	r1, #778	; 0x30a
 8008c7c:	4b24      	ldr	r3, [pc, #144]	; (8008d10 <__d2b+0xb0>)
 8008c7e:	4825      	ldr	r0, [pc, #148]	; (8008d14 <__d2b+0xb4>)
 8008c80:	f000 faf8 	bl	8009274 <__assert_func>
 8008c84:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8008c88:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8008c8c:	bb2d      	cbnz	r5, 8008cda <__d2b+0x7a>
 8008c8e:	9301      	str	r3, [sp, #4]
 8008c90:	f1b8 0300 	subs.w	r3, r8, #0
 8008c94:	d026      	beq.n	8008ce4 <__d2b+0x84>
 8008c96:	4668      	mov	r0, sp
 8008c98:	9300      	str	r3, [sp, #0]
 8008c9a:	f7ff fd83 	bl	80087a4 <__lo0bits>
 8008c9e:	9900      	ldr	r1, [sp, #0]
 8008ca0:	b1f0      	cbz	r0, 8008ce0 <__d2b+0x80>
 8008ca2:	9a01      	ldr	r2, [sp, #4]
 8008ca4:	f1c0 0320 	rsb	r3, r0, #32
 8008ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8008cac:	430b      	orrs	r3, r1
 8008cae:	40c2      	lsrs	r2, r0
 8008cb0:	6163      	str	r3, [r4, #20]
 8008cb2:	9201      	str	r2, [sp, #4]
 8008cb4:	9b01      	ldr	r3, [sp, #4]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	bf14      	ite	ne
 8008cba:	2102      	movne	r1, #2
 8008cbc:	2101      	moveq	r1, #1
 8008cbe:	61a3      	str	r3, [r4, #24]
 8008cc0:	6121      	str	r1, [r4, #16]
 8008cc2:	b1c5      	cbz	r5, 8008cf6 <__d2b+0x96>
 8008cc4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008cc8:	4405      	add	r5, r0
 8008cca:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008cce:	603d      	str	r5, [r7, #0]
 8008cd0:	6030      	str	r0, [r6, #0]
 8008cd2:	4620      	mov	r0, r4
 8008cd4:	b002      	add	sp, #8
 8008cd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cda:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008cde:	e7d6      	b.n	8008c8e <__d2b+0x2e>
 8008ce0:	6161      	str	r1, [r4, #20]
 8008ce2:	e7e7      	b.n	8008cb4 <__d2b+0x54>
 8008ce4:	a801      	add	r0, sp, #4
 8008ce6:	f7ff fd5d 	bl	80087a4 <__lo0bits>
 8008cea:	2101      	movs	r1, #1
 8008cec:	9b01      	ldr	r3, [sp, #4]
 8008cee:	6121      	str	r1, [r4, #16]
 8008cf0:	6163      	str	r3, [r4, #20]
 8008cf2:	3020      	adds	r0, #32
 8008cf4:	e7e5      	b.n	8008cc2 <__d2b+0x62>
 8008cf6:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8008cfa:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008cfe:	6038      	str	r0, [r7, #0]
 8008d00:	6918      	ldr	r0, [r3, #16]
 8008d02:	f7ff fd2f 	bl	8008764 <__hi0bits>
 8008d06:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8008d0a:	6031      	str	r1, [r6, #0]
 8008d0c:	e7e1      	b.n	8008cd2 <__d2b+0x72>
 8008d0e:	bf00      	nop
 8008d10:	0800a0d3 	.word	0x0800a0d3
 8008d14:	0800a144 	.word	0x0800a144

08008d18 <_calloc_r>:
 8008d18:	b570      	push	{r4, r5, r6, lr}
 8008d1a:	fba1 5402 	umull	r5, r4, r1, r2
 8008d1e:	b934      	cbnz	r4, 8008d2e <_calloc_r+0x16>
 8008d20:	4629      	mov	r1, r5
 8008d22:	f000 f875 	bl	8008e10 <_malloc_r>
 8008d26:	4606      	mov	r6, r0
 8008d28:	b928      	cbnz	r0, 8008d36 <_calloc_r+0x1e>
 8008d2a:	4630      	mov	r0, r6
 8008d2c:	bd70      	pop	{r4, r5, r6, pc}
 8008d2e:	220c      	movs	r2, #12
 8008d30:	2600      	movs	r6, #0
 8008d32:	6002      	str	r2, [r0, #0]
 8008d34:	e7f9      	b.n	8008d2a <_calloc_r+0x12>
 8008d36:	462a      	mov	r2, r5
 8008d38:	4621      	mov	r1, r4
 8008d3a:	f7fd fdf7 	bl	800692c <memset>
 8008d3e:	e7f4      	b.n	8008d2a <_calloc_r+0x12>

08008d40 <_free_r>:
 8008d40:	b538      	push	{r3, r4, r5, lr}
 8008d42:	4605      	mov	r5, r0
 8008d44:	2900      	cmp	r1, #0
 8008d46:	d040      	beq.n	8008dca <_free_r+0x8a>
 8008d48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d4c:	1f0c      	subs	r4, r1, #4
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	bfb8      	it	lt
 8008d52:	18e4      	addlt	r4, r4, r3
 8008d54:	f000 fb14 	bl	8009380 <__malloc_lock>
 8008d58:	4a1c      	ldr	r2, [pc, #112]	; (8008dcc <_free_r+0x8c>)
 8008d5a:	6813      	ldr	r3, [r2, #0]
 8008d5c:	b933      	cbnz	r3, 8008d6c <_free_r+0x2c>
 8008d5e:	6063      	str	r3, [r4, #4]
 8008d60:	6014      	str	r4, [r2, #0]
 8008d62:	4628      	mov	r0, r5
 8008d64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d68:	f000 bb10 	b.w	800938c <__malloc_unlock>
 8008d6c:	42a3      	cmp	r3, r4
 8008d6e:	d908      	bls.n	8008d82 <_free_r+0x42>
 8008d70:	6820      	ldr	r0, [r4, #0]
 8008d72:	1821      	adds	r1, r4, r0
 8008d74:	428b      	cmp	r3, r1
 8008d76:	bf01      	itttt	eq
 8008d78:	6819      	ldreq	r1, [r3, #0]
 8008d7a:	685b      	ldreq	r3, [r3, #4]
 8008d7c:	1809      	addeq	r1, r1, r0
 8008d7e:	6021      	streq	r1, [r4, #0]
 8008d80:	e7ed      	b.n	8008d5e <_free_r+0x1e>
 8008d82:	461a      	mov	r2, r3
 8008d84:	685b      	ldr	r3, [r3, #4]
 8008d86:	b10b      	cbz	r3, 8008d8c <_free_r+0x4c>
 8008d88:	42a3      	cmp	r3, r4
 8008d8a:	d9fa      	bls.n	8008d82 <_free_r+0x42>
 8008d8c:	6811      	ldr	r1, [r2, #0]
 8008d8e:	1850      	adds	r0, r2, r1
 8008d90:	42a0      	cmp	r0, r4
 8008d92:	d10b      	bne.n	8008dac <_free_r+0x6c>
 8008d94:	6820      	ldr	r0, [r4, #0]
 8008d96:	4401      	add	r1, r0
 8008d98:	1850      	adds	r0, r2, r1
 8008d9a:	4283      	cmp	r3, r0
 8008d9c:	6011      	str	r1, [r2, #0]
 8008d9e:	d1e0      	bne.n	8008d62 <_free_r+0x22>
 8008da0:	6818      	ldr	r0, [r3, #0]
 8008da2:	685b      	ldr	r3, [r3, #4]
 8008da4:	4401      	add	r1, r0
 8008da6:	6011      	str	r1, [r2, #0]
 8008da8:	6053      	str	r3, [r2, #4]
 8008daa:	e7da      	b.n	8008d62 <_free_r+0x22>
 8008dac:	d902      	bls.n	8008db4 <_free_r+0x74>
 8008dae:	230c      	movs	r3, #12
 8008db0:	602b      	str	r3, [r5, #0]
 8008db2:	e7d6      	b.n	8008d62 <_free_r+0x22>
 8008db4:	6820      	ldr	r0, [r4, #0]
 8008db6:	1821      	adds	r1, r4, r0
 8008db8:	428b      	cmp	r3, r1
 8008dba:	bf01      	itttt	eq
 8008dbc:	6819      	ldreq	r1, [r3, #0]
 8008dbe:	685b      	ldreq	r3, [r3, #4]
 8008dc0:	1809      	addeq	r1, r1, r0
 8008dc2:	6021      	streq	r1, [r4, #0]
 8008dc4:	6063      	str	r3, [r4, #4]
 8008dc6:	6054      	str	r4, [r2, #4]
 8008dc8:	e7cb      	b.n	8008d62 <_free_r+0x22>
 8008dca:	bd38      	pop	{r3, r4, r5, pc}
 8008dcc:	200005dc 	.word	0x200005dc

08008dd0 <sbrk_aligned>:
 8008dd0:	b570      	push	{r4, r5, r6, lr}
 8008dd2:	4e0e      	ldr	r6, [pc, #56]	; (8008e0c <sbrk_aligned+0x3c>)
 8008dd4:	460c      	mov	r4, r1
 8008dd6:	6831      	ldr	r1, [r6, #0]
 8008dd8:	4605      	mov	r5, r0
 8008dda:	b911      	cbnz	r1, 8008de2 <sbrk_aligned+0x12>
 8008ddc:	f000 f9e4 	bl	80091a8 <_sbrk_r>
 8008de0:	6030      	str	r0, [r6, #0]
 8008de2:	4621      	mov	r1, r4
 8008de4:	4628      	mov	r0, r5
 8008de6:	f000 f9df 	bl	80091a8 <_sbrk_r>
 8008dea:	1c43      	adds	r3, r0, #1
 8008dec:	d00a      	beq.n	8008e04 <sbrk_aligned+0x34>
 8008dee:	1cc4      	adds	r4, r0, #3
 8008df0:	f024 0403 	bic.w	r4, r4, #3
 8008df4:	42a0      	cmp	r0, r4
 8008df6:	d007      	beq.n	8008e08 <sbrk_aligned+0x38>
 8008df8:	1a21      	subs	r1, r4, r0
 8008dfa:	4628      	mov	r0, r5
 8008dfc:	f000 f9d4 	bl	80091a8 <_sbrk_r>
 8008e00:	3001      	adds	r0, #1
 8008e02:	d101      	bne.n	8008e08 <sbrk_aligned+0x38>
 8008e04:	f04f 34ff 	mov.w	r4, #4294967295
 8008e08:	4620      	mov	r0, r4
 8008e0a:	bd70      	pop	{r4, r5, r6, pc}
 8008e0c:	200005e0 	.word	0x200005e0

08008e10 <_malloc_r>:
 8008e10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e14:	1ccd      	adds	r5, r1, #3
 8008e16:	f025 0503 	bic.w	r5, r5, #3
 8008e1a:	3508      	adds	r5, #8
 8008e1c:	2d0c      	cmp	r5, #12
 8008e1e:	bf38      	it	cc
 8008e20:	250c      	movcc	r5, #12
 8008e22:	2d00      	cmp	r5, #0
 8008e24:	4607      	mov	r7, r0
 8008e26:	db01      	blt.n	8008e2c <_malloc_r+0x1c>
 8008e28:	42a9      	cmp	r1, r5
 8008e2a:	d905      	bls.n	8008e38 <_malloc_r+0x28>
 8008e2c:	230c      	movs	r3, #12
 8008e2e:	2600      	movs	r6, #0
 8008e30:	603b      	str	r3, [r7, #0]
 8008e32:	4630      	mov	r0, r6
 8008e34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e38:	4e2e      	ldr	r6, [pc, #184]	; (8008ef4 <_malloc_r+0xe4>)
 8008e3a:	f000 faa1 	bl	8009380 <__malloc_lock>
 8008e3e:	6833      	ldr	r3, [r6, #0]
 8008e40:	461c      	mov	r4, r3
 8008e42:	bb34      	cbnz	r4, 8008e92 <_malloc_r+0x82>
 8008e44:	4629      	mov	r1, r5
 8008e46:	4638      	mov	r0, r7
 8008e48:	f7ff ffc2 	bl	8008dd0 <sbrk_aligned>
 8008e4c:	1c43      	adds	r3, r0, #1
 8008e4e:	4604      	mov	r4, r0
 8008e50:	d14d      	bne.n	8008eee <_malloc_r+0xde>
 8008e52:	6834      	ldr	r4, [r6, #0]
 8008e54:	4626      	mov	r6, r4
 8008e56:	2e00      	cmp	r6, #0
 8008e58:	d140      	bne.n	8008edc <_malloc_r+0xcc>
 8008e5a:	6823      	ldr	r3, [r4, #0]
 8008e5c:	4631      	mov	r1, r6
 8008e5e:	4638      	mov	r0, r7
 8008e60:	eb04 0803 	add.w	r8, r4, r3
 8008e64:	f000 f9a0 	bl	80091a8 <_sbrk_r>
 8008e68:	4580      	cmp	r8, r0
 8008e6a:	d13a      	bne.n	8008ee2 <_malloc_r+0xd2>
 8008e6c:	6821      	ldr	r1, [r4, #0]
 8008e6e:	3503      	adds	r5, #3
 8008e70:	1a6d      	subs	r5, r5, r1
 8008e72:	f025 0503 	bic.w	r5, r5, #3
 8008e76:	3508      	adds	r5, #8
 8008e78:	2d0c      	cmp	r5, #12
 8008e7a:	bf38      	it	cc
 8008e7c:	250c      	movcc	r5, #12
 8008e7e:	4638      	mov	r0, r7
 8008e80:	4629      	mov	r1, r5
 8008e82:	f7ff ffa5 	bl	8008dd0 <sbrk_aligned>
 8008e86:	3001      	adds	r0, #1
 8008e88:	d02b      	beq.n	8008ee2 <_malloc_r+0xd2>
 8008e8a:	6823      	ldr	r3, [r4, #0]
 8008e8c:	442b      	add	r3, r5
 8008e8e:	6023      	str	r3, [r4, #0]
 8008e90:	e00e      	b.n	8008eb0 <_malloc_r+0xa0>
 8008e92:	6822      	ldr	r2, [r4, #0]
 8008e94:	1b52      	subs	r2, r2, r5
 8008e96:	d41e      	bmi.n	8008ed6 <_malloc_r+0xc6>
 8008e98:	2a0b      	cmp	r2, #11
 8008e9a:	d916      	bls.n	8008eca <_malloc_r+0xba>
 8008e9c:	1961      	adds	r1, r4, r5
 8008e9e:	42a3      	cmp	r3, r4
 8008ea0:	6025      	str	r5, [r4, #0]
 8008ea2:	bf18      	it	ne
 8008ea4:	6059      	strne	r1, [r3, #4]
 8008ea6:	6863      	ldr	r3, [r4, #4]
 8008ea8:	bf08      	it	eq
 8008eaa:	6031      	streq	r1, [r6, #0]
 8008eac:	5162      	str	r2, [r4, r5]
 8008eae:	604b      	str	r3, [r1, #4]
 8008eb0:	4638      	mov	r0, r7
 8008eb2:	f104 060b 	add.w	r6, r4, #11
 8008eb6:	f000 fa69 	bl	800938c <__malloc_unlock>
 8008eba:	f026 0607 	bic.w	r6, r6, #7
 8008ebe:	1d23      	adds	r3, r4, #4
 8008ec0:	1af2      	subs	r2, r6, r3
 8008ec2:	d0b6      	beq.n	8008e32 <_malloc_r+0x22>
 8008ec4:	1b9b      	subs	r3, r3, r6
 8008ec6:	50a3      	str	r3, [r4, r2]
 8008ec8:	e7b3      	b.n	8008e32 <_malloc_r+0x22>
 8008eca:	6862      	ldr	r2, [r4, #4]
 8008ecc:	42a3      	cmp	r3, r4
 8008ece:	bf0c      	ite	eq
 8008ed0:	6032      	streq	r2, [r6, #0]
 8008ed2:	605a      	strne	r2, [r3, #4]
 8008ed4:	e7ec      	b.n	8008eb0 <_malloc_r+0xa0>
 8008ed6:	4623      	mov	r3, r4
 8008ed8:	6864      	ldr	r4, [r4, #4]
 8008eda:	e7b2      	b.n	8008e42 <_malloc_r+0x32>
 8008edc:	4634      	mov	r4, r6
 8008ede:	6876      	ldr	r6, [r6, #4]
 8008ee0:	e7b9      	b.n	8008e56 <_malloc_r+0x46>
 8008ee2:	230c      	movs	r3, #12
 8008ee4:	4638      	mov	r0, r7
 8008ee6:	603b      	str	r3, [r7, #0]
 8008ee8:	f000 fa50 	bl	800938c <__malloc_unlock>
 8008eec:	e7a1      	b.n	8008e32 <_malloc_r+0x22>
 8008eee:	6025      	str	r5, [r4, #0]
 8008ef0:	e7de      	b.n	8008eb0 <_malloc_r+0xa0>
 8008ef2:	bf00      	nop
 8008ef4:	200005dc 	.word	0x200005dc

08008ef8 <__sfputc_r>:
 8008ef8:	6893      	ldr	r3, [r2, #8]
 8008efa:	b410      	push	{r4}
 8008efc:	3b01      	subs	r3, #1
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	6093      	str	r3, [r2, #8]
 8008f02:	da07      	bge.n	8008f14 <__sfputc_r+0x1c>
 8008f04:	6994      	ldr	r4, [r2, #24]
 8008f06:	42a3      	cmp	r3, r4
 8008f08:	db01      	blt.n	8008f0e <__sfputc_r+0x16>
 8008f0a:	290a      	cmp	r1, #10
 8008f0c:	d102      	bne.n	8008f14 <__sfputc_r+0x1c>
 8008f0e:	bc10      	pop	{r4}
 8008f10:	f7fe ba02 	b.w	8007318 <__swbuf_r>
 8008f14:	6813      	ldr	r3, [r2, #0]
 8008f16:	1c58      	adds	r0, r3, #1
 8008f18:	6010      	str	r0, [r2, #0]
 8008f1a:	7019      	strb	r1, [r3, #0]
 8008f1c:	4608      	mov	r0, r1
 8008f1e:	bc10      	pop	{r4}
 8008f20:	4770      	bx	lr

08008f22 <__sfputs_r>:
 8008f22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f24:	4606      	mov	r6, r0
 8008f26:	460f      	mov	r7, r1
 8008f28:	4614      	mov	r4, r2
 8008f2a:	18d5      	adds	r5, r2, r3
 8008f2c:	42ac      	cmp	r4, r5
 8008f2e:	d101      	bne.n	8008f34 <__sfputs_r+0x12>
 8008f30:	2000      	movs	r0, #0
 8008f32:	e007      	b.n	8008f44 <__sfputs_r+0x22>
 8008f34:	463a      	mov	r2, r7
 8008f36:	4630      	mov	r0, r6
 8008f38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f3c:	f7ff ffdc 	bl	8008ef8 <__sfputc_r>
 8008f40:	1c43      	adds	r3, r0, #1
 8008f42:	d1f3      	bne.n	8008f2c <__sfputs_r+0xa>
 8008f44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008f48 <_vfiprintf_r>:
 8008f48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f4c:	460d      	mov	r5, r1
 8008f4e:	4614      	mov	r4, r2
 8008f50:	4698      	mov	r8, r3
 8008f52:	4606      	mov	r6, r0
 8008f54:	b09d      	sub	sp, #116	; 0x74
 8008f56:	b118      	cbz	r0, 8008f60 <_vfiprintf_r+0x18>
 8008f58:	6983      	ldr	r3, [r0, #24]
 8008f5a:	b90b      	cbnz	r3, 8008f60 <_vfiprintf_r+0x18>
 8008f5c:	f7ff fa2c 	bl	80083b8 <__sinit>
 8008f60:	4b89      	ldr	r3, [pc, #548]	; (8009188 <_vfiprintf_r+0x240>)
 8008f62:	429d      	cmp	r5, r3
 8008f64:	d11b      	bne.n	8008f9e <_vfiprintf_r+0x56>
 8008f66:	6875      	ldr	r5, [r6, #4]
 8008f68:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f6a:	07d9      	lsls	r1, r3, #31
 8008f6c:	d405      	bmi.n	8008f7a <_vfiprintf_r+0x32>
 8008f6e:	89ab      	ldrh	r3, [r5, #12]
 8008f70:	059a      	lsls	r2, r3, #22
 8008f72:	d402      	bmi.n	8008f7a <_vfiprintf_r+0x32>
 8008f74:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008f76:	f7ff fac2 	bl	80084fe <__retarget_lock_acquire_recursive>
 8008f7a:	89ab      	ldrh	r3, [r5, #12]
 8008f7c:	071b      	lsls	r3, r3, #28
 8008f7e:	d501      	bpl.n	8008f84 <_vfiprintf_r+0x3c>
 8008f80:	692b      	ldr	r3, [r5, #16]
 8008f82:	b9eb      	cbnz	r3, 8008fc0 <_vfiprintf_r+0x78>
 8008f84:	4629      	mov	r1, r5
 8008f86:	4630      	mov	r0, r6
 8008f88:	f7fe fa18 	bl	80073bc <__swsetup_r>
 8008f8c:	b1c0      	cbz	r0, 8008fc0 <_vfiprintf_r+0x78>
 8008f8e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f90:	07dc      	lsls	r4, r3, #31
 8008f92:	d50e      	bpl.n	8008fb2 <_vfiprintf_r+0x6a>
 8008f94:	f04f 30ff 	mov.w	r0, #4294967295
 8008f98:	b01d      	add	sp, #116	; 0x74
 8008f9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f9e:	4b7b      	ldr	r3, [pc, #492]	; (800918c <_vfiprintf_r+0x244>)
 8008fa0:	429d      	cmp	r5, r3
 8008fa2:	d101      	bne.n	8008fa8 <_vfiprintf_r+0x60>
 8008fa4:	68b5      	ldr	r5, [r6, #8]
 8008fa6:	e7df      	b.n	8008f68 <_vfiprintf_r+0x20>
 8008fa8:	4b79      	ldr	r3, [pc, #484]	; (8009190 <_vfiprintf_r+0x248>)
 8008faa:	429d      	cmp	r5, r3
 8008fac:	bf08      	it	eq
 8008fae:	68f5      	ldreq	r5, [r6, #12]
 8008fb0:	e7da      	b.n	8008f68 <_vfiprintf_r+0x20>
 8008fb2:	89ab      	ldrh	r3, [r5, #12]
 8008fb4:	0598      	lsls	r0, r3, #22
 8008fb6:	d4ed      	bmi.n	8008f94 <_vfiprintf_r+0x4c>
 8008fb8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008fba:	f7ff faa1 	bl	8008500 <__retarget_lock_release_recursive>
 8008fbe:	e7e9      	b.n	8008f94 <_vfiprintf_r+0x4c>
 8008fc0:	2300      	movs	r3, #0
 8008fc2:	9309      	str	r3, [sp, #36]	; 0x24
 8008fc4:	2320      	movs	r3, #32
 8008fc6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008fca:	2330      	movs	r3, #48	; 0x30
 8008fcc:	f04f 0901 	mov.w	r9, #1
 8008fd0:	f8cd 800c 	str.w	r8, [sp, #12]
 8008fd4:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8009194 <_vfiprintf_r+0x24c>
 8008fd8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008fdc:	4623      	mov	r3, r4
 8008fde:	469a      	mov	sl, r3
 8008fe0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008fe4:	b10a      	cbz	r2, 8008fea <_vfiprintf_r+0xa2>
 8008fe6:	2a25      	cmp	r2, #37	; 0x25
 8008fe8:	d1f9      	bne.n	8008fde <_vfiprintf_r+0x96>
 8008fea:	ebba 0b04 	subs.w	fp, sl, r4
 8008fee:	d00b      	beq.n	8009008 <_vfiprintf_r+0xc0>
 8008ff0:	465b      	mov	r3, fp
 8008ff2:	4622      	mov	r2, r4
 8008ff4:	4629      	mov	r1, r5
 8008ff6:	4630      	mov	r0, r6
 8008ff8:	f7ff ff93 	bl	8008f22 <__sfputs_r>
 8008ffc:	3001      	adds	r0, #1
 8008ffe:	f000 80aa 	beq.w	8009156 <_vfiprintf_r+0x20e>
 8009002:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009004:	445a      	add	r2, fp
 8009006:	9209      	str	r2, [sp, #36]	; 0x24
 8009008:	f89a 3000 	ldrb.w	r3, [sl]
 800900c:	2b00      	cmp	r3, #0
 800900e:	f000 80a2 	beq.w	8009156 <_vfiprintf_r+0x20e>
 8009012:	2300      	movs	r3, #0
 8009014:	f04f 32ff 	mov.w	r2, #4294967295
 8009018:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800901c:	f10a 0a01 	add.w	sl, sl, #1
 8009020:	9304      	str	r3, [sp, #16]
 8009022:	9307      	str	r3, [sp, #28]
 8009024:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009028:	931a      	str	r3, [sp, #104]	; 0x68
 800902a:	4654      	mov	r4, sl
 800902c:	2205      	movs	r2, #5
 800902e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009032:	4858      	ldr	r0, [pc, #352]	; (8009194 <_vfiprintf_r+0x24c>)
 8009034:	f7ff fad2 	bl	80085dc <memchr>
 8009038:	9a04      	ldr	r2, [sp, #16]
 800903a:	b9d8      	cbnz	r0, 8009074 <_vfiprintf_r+0x12c>
 800903c:	06d1      	lsls	r1, r2, #27
 800903e:	bf44      	itt	mi
 8009040:	2320      	movmi	r3, #32
 8009042:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009046:	0713      	lsls	r3, r2, #28
 8009048:	bf44      	itt	mi
 800904a:	232b      	movmi	r3, #43	; 0x2b
 800904c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009050:	f89a 3000 	ldrb.w	r3, [sl]
 8009054:	2b2a      	cmp	r3, #42	; 0x2a
 8009056:	d015      	beq.n	8009084 <_vfiprintf_r+0x13c>
 8009058:	4654      	mov	r4, sl
 800905a:	2000      	movs	r0, #0
 800905c:	f04f 0c0a 	mov.w	ip, #10
 8009060:	9a07      	ldr	r2, [sp, #28]
 8009062:	4621      	mov	r1, r4
 8009064:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009068:	3b30      	subs	r3, #48	; 0x30
 800906a:	2b09      	cmp	r3, #9
 800906c:	d94e      	bls.n	800910c <_vfiprintf_r+0x1c4>
 800906e:	b1b0      	cbz	r0, 800909e <_vfiprintf_r+0x156>
 8009070:	9207      	str	r2, [sp, #28]
 8009072:	e014      	b.n	800909e <_vfiprintf_r+0x156>
 8009074:	eba0 0308 	sub.w	r3, r0, r8
 8009078:	fa09 f303 	lsl.w	r3, r9, r3
 800907c:	4313      	orrs	r3, r2
 800907e:	46a2      	mov	sl, r4
 8009080:	9304      	str	r3, [sp, #16]
 8009082:	e7d2      	b.n	800902a <_vfiprintf_r+0xe2>
 8009084:	9b03      	ldr	r3, [sp, #12]
 8009086:	1d19      	adds	r1, r3, #4
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	9103      	str	r1, [sp, #12]
 800908c:	2b00      	cmp	r3, #0
 800908e:	bfbb      	ittet	lt
 8009090:	425b      	neglt	r3, r3
 8009092:	f042 0202 	orrlt.w	r2, r2, #2
 8009096:	9307      	strge	r3, [sp, #28]
 8009098:	9307      	strlt	r3, [sp, #28]
 800909a:	bfb8      	it	lt
 800909c:	9204      	strlt	r2, [sp, #16]
 800909e:	7823      	ldrb	r3, [r4, #0]
 80090a0:	2b2e      	cmp	r3, #46	; 0x2e
 80090a2:	d10c      	bne.n	80090be <_vfiprintf_r+0x176>
 80090a4:	7863      	ldrb	r3, [r4, #1]
 80090a6:	2b2a      	cmp	r3, #42	; 0x2a
 80090a8:	d135      	bne.n	8009116 <_vfiprintf_r+0x1ce>
 80090aa:	9b03      	ldr	r3, [sp, #12]
 80090ac:	3402      	adds	r4, #2
 80090ae:	1d1a      	adds	r2, r3, #4
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	9203      	str	r2, [sp, #12]
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	bfb8      	it	lt
 80090b8:	f04f 33ff 	movlt.w	r3, #4294967295
 80090bc:	9305      	str	r3, [sp, #20]
 80090be:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8009198 <_vfiprintf_r+0x250>
 80090c2:	2203      	movs	r2, #3
 80090c4:	4650      	mov	r0, sl
 80090c6:	7821      	ldrb	r1, [r4, #0]
 80090c8:	f7ff fa88 	bl	80085dc <memchr>
 80090cc:	b140      	cbz	r0, 80090e0 <_vfiprintf_r+0x198>
 80090ce:	2340      	movs	r3, #64	; 0x40
 80090d0:	eba0 000a 	sub.w	r0, r0, sl
 80090d4:	fa03 f000 	lsl.w	r0, r3, r0
 80090d8:	9b04      	ldr	r3, [sp, #16]
 80090da:	3401      	adds	r4, #1
 80090dc:	4303      	orrs	r3, r0
 80090de:	9304      	str	r3, [sp, #16]
 80090e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090e4:	2206      	movs	r2, #6
 80090e6:	482d      	ldr	r0, [pc, #180]	; (800919c <_vfiprintf_r+0x254>)
 80090e8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80090ec:	f7ff fa76 	bl	80085dc <memchr>
 80090f0:	2800      	cmp	r0, #0
 80090f2:	d03f      	beq.n	8009174 <_vfiprintf_r+0x22c>
 80090f4:	4b2a      	ldr	r3, [pc, #168]	; (80091a0 <_vfiprintf_r+0x258>)
 80090f6:	bb1b      	cbnz	r3, 8009140 <_vfiprintf_r+0x1f8>
 80090f8:	9b03      	ldr	r3, [sp, #12]
 80090fa:	3307      	adds	r3, #7
 80090fc:	f023 0307 	bic.w	r3, r3, #7
 8009100:	3308      	adds	r3, #8
 8009102:	9303      	str	r3, [sp, #12]
 8009104:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009106:	443b      	add	r3, r7
 8009108:	9309      	str	r3, [sp, #36]	; 0x24
 800910a:	e767      	b.n	8008fdc <_vfiprintf_r+0x94>
 800910c:	460c      	mov	r4, r1
 800910e:	2001      	movs	r0, #1
 8009110:	fb0c 3202 	mla	r2, ip, r2, r3
 8009114:	e7a5      	b.n	8009062 <_vfiprintf_r+0x11a>
 8009116:	2300      	movs	r3, #0
 8009118:	f04f 0c0a 	mov.w	ip, #10
 800911c:	4619      	mov	r1, r3
 800911e:	3401      	adds	r4, #1
 8009120:	9305      	str	r3, [sp, #20]
 8009122:	4620      	mov	r0, r4
 8009124:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009128:	3a30      	subs	r2, #48	; 0x30
 800912a:	2a09      	cmp	r2, #9
 800912c:	d903      	bls.n	8009136 <_vfiprintf_r+0x1ee>
 800912e:	2b00      	cmp	r3, #0
 8009130:	d0c5      	beq.n	80090be <_vfiprintf_r+0x176>
 8009132:	9105      	str	r1, [sp, #20]
 8009134:	e7c3      	b.n	80090be <_vfiprintf_r+0x176>
 8009136:	4604      	mov	r4, r0
 8009138:	2301      	movs	r3, #1
 800913a:	fb0c 2101 	mla	r1, ip, r1, r2
 800913e:	e7f0      	b.n	8009122 <_vfiprintf_r+0x1da>
 8009140:	ab03      	add	r3, sp, #12
 8009142:	9300      	str	r3, [sp, #0]
 8009144:	462a      	mov	r2, r5
 8009146:	4630      	mov	r0, r6
 8009148:	4b16      	ldr	r3, [pc, #88]	; (80091a4 <_vfiprintf_r+0x25c>)
 800914a:	a904      	add	r1, sp, #16
 800914c:	f7fd fc94 	bl	8006a78 <_printf_float>
 8009150:	4607      	mov	r7, r0
 8009152:	1c78      	adds	r0, r7, #1
 8009154:	d1d6      	bne.n	8009104 <_vfiprintf_r+0x1bc>
 8009156:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009158:	07d9      	lsls	r1, r3, #31
 800915a:	d405      	bmi.n	8009168 <_vfiprintf_r+0x220>
 800915c:	89ab      	ldrh	r3, [r5, #12]
 800915e:	059a      	lsls	r2, r3, #22
 8009160:	d402      	bmi.n	8009168 <_vfiprintf_r+0x220>
 8009162:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009164:	f7ff f9cc 	bl	8008500 <__retarget_lock_release_recursive>
 8009168:	89ab      	ldrh	r3, [r5, #12]
 800916a:	065b      	lsls	r3, r3, #25
 800916c:	f53f af12 	bmi.w	8008f94 <_vfiprintf_r+0x4c>
 8009170:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009172:	e711      	b.n	8008f98 <_vfiprintf_r+0x50>
 8009174:	ab03      	add	r3, sp, #12
 8009176:	9300      	str	r3, [sp, #0]
 8009178:	462a      	mov	r2, r5
 800917a:	4630      	mov	r0, r6
 800917c:	4b09      	ldr	r3, [pc, #36]	; (80091a4 <_vfiprintf_r+0x25c>)
 800917e:	a904      	add	r1, sp, #16
 8009180:	f7fd ff16 	bl	8006fb0 <_printf_i>
 8009184:	e7e4      	b.n	8009150 <_vfiprintf_r+0x208>
 8009186:	bf00      	nop
 8009188:	0800a104 	.word	0x0800a104
 800918c:	0800a124 	.word	0x0800a124
 8009190:	0800a0e4 	.word	0x0800a0e4
 8009194:	0800a29c 	.word	0x0800a29c
 8009198:	0800a2a2 	.word	0x0800a2a2
 800919c:	0800a2a6 	.word	0x0800a2a6
 80091a0:	08006a79 	.word	0x08006a79
 80091a4:	08008f23 	.word	0x08008f23

080091a8 <_sbrk_r>:
 80091a8:	b538      	push	{r3, r4, r5, lr}
 80091aa:	2300      	movs	r3, #0
 80091ac:	4d05      	ldr	r5, [pc, #20]	; (80091c4 <_sbrk_r+0x1c>)
 80091ae:	4604      	mov	r4, r0
 80091b0:	4608      	mov	r0, r1
 80091b2:	602b      	str	r3, [r5, #0]
 80091b4:	f7f8 fcee 	bl	8001b94 <_sbrk>
 80091b8:	1c43      	adds	r3, r0, #1
 80091ba:	d102      	bne.n	80091c2 <_sbrk_r+0x1a>
 80091bc:	682b      	ldr	r3, [r5, #0]
 80091be:	b103      	cbz	r3, 80091c2 <_sbrk_r+0x1a>
 80091c0:	6023      	str	r3, [r4, #0]
 80091c2:	bd38      	pop	{r3, r4, r5, pc}
 80091c4:	200005e4 	.word	0x200005e4

080091c8 <__sread>:
 80091c8:	b510      	push	{r4, lr}
 80091ca:	460c      	mov	r4, r1
 80091cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091d0:	f000 f8e2 	bl	8009398 <_read_r>
 80091d4:	2800      	cmp	r0, #0
 80091d6:	bfab      	itete	ge
 80091d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80091da:	89a3      	ldrhlt	r3, [r4, #12]
 80091dc:	181b      	addge	r3, r3, r0
 80091de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80091e2:	bfac      	ite	ge
 80091e4:	6563      	strge	r3, [r4, #84]	; 0x54
 80091e6:	81a3      	strhlt	r3, [r4, #12]
 80091e8:	bd10      	pop	{r4, pc}

080091ea <__swrite>:
 80091ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091ee:	461f      	mov	r7, r3
 80091f0:	898b      	ldrh	r3, [r1, #12]
 80091f2:	4605      	mov	r5, r0
 80091f4:	05db      	lsls	r3, r3, #23
 80091f6:	460c      	mov	r4, r1
 80091f8:	4616      	mov	r6, r2
 80091fa:	d505      	bpl.n	8009208 <__swrite+0x1e>
 80091fc:	2302      	movs	r3, #2
 80091fe:	2200      	movs	r2, #0
 8009200:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009204:	f000 f898 	bl	8009338 <_lseek_r>
 8009208:	89a3      	ldrh	r3, [r4, #12]
 800920a:	4632      	mov	r2, r6
 800920c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009210:	81a3      	strh	r3, [r4, #12]
 8009212:	4628      	mov	r0, r5
 8009214:	463b      	mov	r3, r7
 8009216:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800921a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800921e:	f000 b817 	b.w	8009250 <_write_r>

08009222 <__sseek>:
 8009222:	b510      	push	{r4, lr}
 8009224:	460c      	mov	r4, r1
 8009226:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800922a:	f000 f885 	bl	8009338 <_lseek_r>
 800922e:	1c43      	adds	r3, r0, #1
 8009230:	89a3      	ldrh	r3, [r4, #12]
 8009232:	bf15      	itete	ne
 8009234:	6560      	strne	r0, [r4, #84]	; 0x54
 8009236:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800923a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800923e:	81a3      	strheq	r3, [r4, #12]
 8009240:	bf18      	it	ne
 8009242:	81a3      	strhne	r3, [r4, #12]
 8009244:	bd10      	pop	{r4, pc}

08009246 <__sclose>:
 8009246:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800924a:	f000 b831 	b.w	80092b0 <_close_r>
	...

08009250 <_write_r>:
 8009250:	b538      	push	{r3, r4, r5, lr}
 8009252:	4604      	mov	r4, r0
 8009254:	4608      	mov	r0, r1
 8009256:	4611      	mov	r1, r2
 8009258:	2200      	movs	r2, #0
 800925a:	4d05      	ldr	r5, [pc, #20]	; (8009270 <_write_r+0x20>)
 800925c:	602a      	str	r2, [r5, #0]
 800925e:	461a      	mov	r2, r3
 8009260:	f7f8 fc4c 	bl	8001afc <_write>
 8009264:	1c43      	adds	r3, r0, #1
 8009266:	d102      	bne.n	800926e <_write_r+0x1e>
 8009268:	682b      	ldr	r3, [r5, #0]
 800926a:	b103      	cbz	r3, 800926e <_write_r+0x1e>
 800926c:	6023      	str	r3, [r4, #0]
 800926e:	bd38      	pop	{r3, r4, r5, pc}
 8009270:	200005e4 	.word	0x200005e4

08009274 <__assert_func>:
 8009274:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009276:	4614      	mov	r4, r2
 8009278:	461a      	mov	r2, r3
 800927a:	4b09      	ldr	r3, [pc, #36]	; (80092a0 <__assert_func+0x2c>)
 800927c:	4605      	mov	r5, r0
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	68d8      	ldr	r0, [r3, #12]
 8009282:	b14c      	cbz	r4, 8009298 <__assert_func+0x24>
 8009284:	4b07      	ldr	r3, [pc, #28]	; (80092a4 <__assert_func+0x30>)
 8009286:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800928a:	9100      	str	r1, [sp, #0]
 800928c:	462b      	mov	r3, r5
 800928e:	4906      	ldr	r1, [pc, #24]	; (80092a8 <__assert_func+0x34>)
 8009290:	f000 f81e 	bl	80092d0 <fiprintf>
 8009294:	f000 f89f 	bl	80093d6 <abort>
 8009298:	4b04      	ldr	r3, [pc, #16]	; (80092ac <__assert_func+0x38>)
 800929a:	461c      	mov	r4, r3
 800929c:	e7f3      	b.n	8009286 <__assert_func+0x12>
 800929e:	bf00      	nop
 80092a0:	2000010c 	.word	0x2000010c
 80092a4:	0800a2ad 	.word	0x0800a2ad
 80092a8:	0800a2ba 	.word	0x0800a2ba
 80092ac:	0800a2e8 	.word	0x0800a2e8

080092b0 <_close_r>:
 80092b0:	b538      	push	{r3, r4, r5, lr}
 80092b2:	2300      	movs	r3, #0
 80092b4:	4d05      	ldr	r5, [pc, #20]	; (80092cc <_close_r+0x1c>)
 80092b6:	4604      	mov	r4, r0
 80092b8:	4608      	mov	r0, r1
 80092ba:	602b      	str	r3, [r5, #0]
 80092bc:	f7f8 fc3a 	bl	8001b34 <_close>
 80092c0:	1c43      	adds	r3, r0, #1
 80092c2:	d102      	bne.n	80092ca <_close_r+0x1a>
 80092c4:	682b      	ldr	r3, [r5, #0]
 80092c6:	b103      	cbz	r3, 80092ca <_close_r+0x1a>
 80092c8:	6023      	str	r3, [r4, #0]
 80092ca:	bd38      	pop	{r3, r4, r5, pc}
 80092cc:	200005e4 	.word	0x200005e4

080092d0 <fiprintf>:
 80092d0:	b40e      	push	{r1, r2, r3}
 80092d2:	b503      	push	{r0, r1, lr}
 80092d4:	4601      	mov	r1, r0
 80092d6:	ab03      	add	r3, sp, #12
 80092d8:	4805      	ldr	r0, [pc, #20]	; (80092f0 <fiprintf+0x20>)
 80092da:	f853 2b04 	ldr.w	r2, [r3], #4
 80092de:	6800      	ldr	r0, [r0, #0]
 80092e0:	9301      	str	r3, [sp, #4]
 80092e2:	f7ff fe31 	bl	8008f48 <_vfiprintf_r>
 80092e6:	b002      	add	sp, #8
 80092e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80092ec:	b003      	add	sp, #12
 80092ee:	4770      	bx	lr
 80092f0:	2000010c 	.word	0x2000010c

080092f4 <_fstat_r>:
 80092f4:	b538      	push	{r3, r4, r5, lr}
 80092f6:	2300      	movs	r3, #0
 80092f8:	4d06      	ldr	r5, [pc, #24]	; (8009314 <_fstat_r+0x20>)
 80092fa:	4604      	mov	r4, r0
 80092fc:	4608      	mov	r0, r1
 80092fe:	4611      	mov	r1, r2
 8009300:	602b      	str	r3, [r5, #0]
 8009302:	f7f8 fc22 	bl	8001b4a <_fstat>
 8009306:	1c43      	adds	r3, r0, #1
 8009308:	d102      	bne.n	8009310 <_fstat_r+0x1c>
 800930a:	682b      	ldr	r3, [r5, #0]
 800930c:	b103      	cbz	r3, 8009310 <_fstat_r+0x1c>
 800930e:	6023      	str	r3, [r4, #0]
 8009310:	bd38      	pop	{r3, r4, r5, pc}
 8009312:	bf00      	nop
 8009314:	200005e4 	.word	0x200005e4

08009318 <_isatty_r>:
 8009318:	b538      	push	{r3, r4, r5, lr}
 800931a:	2300      	movs	r3, #0
 800931c:	4d05      	ldr	r5, [pc, #20]	; (8009334 <_isatty_r+0x1c>)
 800931e:	4604      	mov	r4, r0
 8009320:	4608      	mov	r0, r1
 8009322:	602b      	str	r3, [r5, #0]
 8009324:	f7f8 fc20 	bl	8001b68 <_isatty>
 8009328:	1c43      	adds	r3, r0, #1
 800932a:	d102      	bne.n	8009332 <_isatty_r+0x1a>
 800932c:	682b      	ldr	r3, [r5, #0]
 800932e:	b103      	cbz	r3, 8009332 <_isatty_r+0x1a>
 8009330:	6023      	str	r3, [r4, #0]
 8009332:	bd38      	pop	{r3, r4, r5, pc}
 8009334:	200005e4 	.word	0x200005e4

08009338 <_lseek_r>:
 8009338:	b538      	push	{r3, r4, r5, lr}
 800933a:	4604      	mov	r4, r0
 800933c:	4608      	mov	r0, r1
 800933e:	4611      	mov	r1, r2
 8009340:	2200      	movs	r2, #0
 8009342:	4d05      	ldr	r5, [pc, #20]	; (8009358 <_lseek_r+0x20>)
 8009344:	602a      	str	r2, [r5, #0]
 8009346:	461a      	mov	r2, r3
 8009348:	f7f8 fc18 	bl	8001b7c <_lseek>
 800934c:	1c43      	adds	r3, r0, #1
 800934e:	d102      	bne.n	8009356 <_lseek_r+0x1e>
 8009350:	682b      	ldr	r3, [r5, #0]
 8009352:	b103      	cbz	r3, 8009356 <_lseek_r+0x1e>
 8009354:	6023      	str	r3, [r4, #0]
 8009356:	bd38      	pop	{r3, r4, r5, pc}
 8009358:	200005e4 	.word	0x200005e4

0800935c <__ascii_mbtowc>:
 800935c:	b082      	sub	sp, #8
 800935e:	b901      	cbnz	r1, 8009362 <__ascii_mbtowc+0x6>
 8009360:	a901      	add	r1, sp, #4
 8009362:	b142      	cbz	r2, 8009376 <__ascii_mbtowc+0x1a>
 8009364:	b14b      	cbz	r3, 800937a <__ascii_mbtowc+0x1e>
 8009366:	7813      	ldrb	r3, [r2, #0]
 8009368:	600b      	str	r3, [r1, #0]
 800936a:	7812      	ldrb	r2, [r2, #0]
 800936c:	1e10      	subs	r0, r2, #0
 800936e:	bf18      	it	ne
 8009370:	2001      	movne	r0, #1
 8009372:	b002      	add	sp, #8
 8009374:	4770      	bx	lr
 8009376:	4610      	mov	r0, r2
 8009378:	e7fb      	b.n	8009372 <__ascii_mbtowc+0x16>
 800937a:	f06f 0001 	mvn.w	r0, #1
 800937e:	e7f8      	b.n	8009372 <__ascii_mbtowc+0x16>

08009380 <__malloc_lock>:
 8009380:	4801      	ldr	r0, [pc, #4]	; (8009388 <__malloc_lock+0x8>)
 8009382:	f7ff b8bc 	b.w	80084fe <__retarget_lock_acquire_recursive>
 8009386:	bf00      	nop
 8009388:	200005d8 	.word	0x200005d8

0800938c <__malloc_unlock>:
 800938c:	4801      	ldr	r0, [pc, #4]	; (8009394 <__malloc_unlock+0x8>)
 800938e:	f7ff b8b7 	b.w	8008500 <__retarget_lock_release_recursive>
 8009392:	bf00      	nop
 8009394:	200005d8 	.word	0x200005d8

08009398 <_read_r>:
 8009398:	b538      	push	{r3, r4, r5, lr}
 800939a:	4604      	mov	r4, r0
 800939c:	4608      	mov	r0, r1
 800939e:	4611      	mov	r1, r2
 80093a0:	2200      	movs	r2, #0
 80093a2:	4d05      	ldr	r5, [pc, #20]	; (80093b8 <_read_r+0x20>)
 80093a4:	602a      	str	r2, [r5, #0]
 80093a6:	461a      	mov	r2, r3
 80093a8:	f7f8 fb8b 	bl	8001ac2 <_read>
 80093ac:	1c43      	adds	r3, r0, #1
 80093ae:	d102      	bne.n	80093b6 <_read_r+0x1e>
 80093b0:	682b      	ldr	r3, [r5, #0]
 80093b2:	b103      	cbz	r3, 80093b6 <_read_r+0x1e>
 80093b4:	6023      	str	r3, [r4, #0]
 80093b6:	bd38      	pop	{r3, r4, r5, pc}
 80093b8:	200005e4 	.word	0x200005e4

080093bc <__ascii_wctomb>:
 80093bc:	4603      	mov	r3, r0
 80093be:	4608      	mov	r0, r1
 80093c0:	b141      	cbz	r1, 80093d4 <__ascii_wctomb+0x18>
 80093c2:	2aff      	cmp	r2, #255	; 0xff
 80093c4:	d904      	bls.n	80093d0 <__ascii_wctomb+0x14>
 80093c6:	228a      	movs	r2, #138	; 0x8a
 80093c8:	f04f 30ff 	mov.w	r0, #4294967295
 80093cc:	601a      	str	r2, [r3, #0]
 80093ce:	4770      	bx	lr
 80093d0:	2001      	movs	r0, #1
 80093d2:	700a      	strb	r2, [r1, #0]
 80093d4:	4770      	bx	lr

080093d6 <abort>:
 80093d6:	2006      	movs	r0, #6
 80093d8:	b508      	push	{r3, lr}
 80093da:	f000 f82b 	bl	8009434 <raise>
 80093de:	2001      	movs	r0, #1
 80093e0:	f7f8 fb65 	bl	8001aae <_exit>

080093e4 <_raise_r>:
 80093e4:	291f      	cmp	r1, #31
 80093e6:	b538      	push	{r3, r4, r5, lr}
 80093e8:	4604      	mov	r4, r0
 80093ea:	460d      	mov	r5, r1
 80093ec:	d904      	bls.n	80093f8 <_raise_r+0x14>
 80093ee:	2316      	movs	r3, #22
 80093f0:	6003      	str	r3, [r0, #0]
 80093f2:	f04f 30ff 	mov.w	r0, #4294967295
 80093f6:	bd38      	pop	{r3, r4, r5, pc}
 80093f8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80093fa:	b112      	cbz	r2, 8009402 <_raise_r+0x1e>
 80093fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009400:	b94b      	cbnz	r3, 8009416 <_raise_r+0x32>
 8009402:	4620      	mov	r0, r4
 8009404:	f000 f830 	bl	8009468 <_getpid_r>
 8009408:	462a      	mov	r2, r5
 800940a:	4601      	mov	r1, r0
 800940c:	4620      	mov	r0, r4
 800940e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009412:	f000 b817 	b.w	8009444 <_kill_r>
 8009416:	2b01      	cmp	r3, #1
 8009418:	d00a      	beq.n	8009430 <_raise_r+0x4c>
 800941a:	1c59      	adds	r1, r3, #1
 800941c:	d103      	bne.n	8009426 <_raise_r+0x42>
 800941e:	2316      	movs	r3, #22
 8009420:	6003      	str	r3, [r0, #0]
 8009422:	2001      	movs	r0, #1
 8009424:	e7e7      	b.n	80093f6 <_raise_r+0x12>
 8009426:	2400      	movs	r4, #0
 8009428:	4628      	mov	r0, r5
 800942a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800942e:	4798      	blx	r3
 8009430:	2000      	movs	r0, #0
 8009432:	e7e0      	b.n	80093f6 <_raise_r+0x12>

08009434 <raise>:
 8009434:	4b02      	ldr	r3, [pc, #8]	; (8009440 <raise+0xc>)
 8009436:	4601      	mov	r1, r0
 8009438:	6818      	ldr	r0, [r3, #0]
 800943a:	f7ff bfd3 	b.w	80093e4 <_raise_r>
 800943e:	bf00      	nop
 8009440:	2000010c 	.word	0x2000010c

08009444 <_kill_r>:
 8009444:	b538      	push	{r3, r4, r5, lr}
 8009446:	2300      	movs	r3, #0
 8009448:	4d06      	ldr	r5, [pc, #24]	; (8009464 <_kill_r+0x20>)
 800944a:	4604      	mov	r4, r0
 800944c:	4608      	mov	r0, r1
 800944e:	4611      	mov	r1, r2
 8009450:	602b      	str	r3, [r5, #0]
 8009452:	f7f8 fb1c 	bl	8001a8e <_kill>
 8009456:	1c43      	adds	r3, r0, #1
 8009458:	d102      	bne.n	8009460 <_kill_r+0x1c>
 800945a:	682b      	ldr	r3, [r5, #0]
 800945c:	b103      	cbz	r3, 8009460 <_kill_r+0x1c>
 800945e:	6023      	str	r3, [r4, #0]
 8009460:	bd38      	pop	{r3, r4, r5, pc}
 8009462:	bf00      	nop
 8009464:	200005e4 	.word	0x200005e4

08009468 <_getpid_r>:
 8009468:	f7f8 bb0a 	b.w	8001a80 <_getpid>

0800946c <powf>:
 800946c:	b570      	push	{r4, r5, r6, lr}
 800946e:	460c      	mov	r4, r1
 8009470:	4606      	mov	r6, r0
 8009472:	f000 f849 	bl	8009508 <__ieee754_powf>
 8009476:	4621      	mov	r1, r4
 8009478:	4605      	mov	r5, r0
 800947a:	4620      	mov	r0, r4
 800947c:	f7f7 fe28 	bl	80010d0 <__aeabi_fcmpun>
 8009480:	bb68      	cbnz	r0, 80094de <powf+0x72>
 8009482:	2100      	movs	r1, #0
 8009484:	4630      	mov	r0, r6
 8009486:	f7f7 fdf1 	bl	800106c <__aeabi_fcmpeq>
 800948a:	b190      	cbz	r0, 80094b2 <powf+0x46>
 800948c:	2100      	movs	r1, #0
 800948e:	4620      	mov	r0, r4
 8009490:	f7f7 fdec 	bl	800106c <__aeabi_fcmpeq>
 8009494:	2800      	cmp	r0, #0
 8009496:	d133      	bne.n	8009500 <powf+0x94>
 8009498:	4620      	mov	r0, r4
 800949a:	f000 fc0e 	bl	8009cba <finitef>
 800949e:	b1f0      	cbz	r0, 80094de <powf+0x72>
 80094a0:	2100      	movs	r1, #0
 80094a2:	4620      	mov	r0, r4
 80094a4:	f7f7 fdec 	bl	8001080 <__aeabi_fcmplt>
 80094a8:	b1c8      	cbz	r0, 80094de <powf+0x72>
 80094aa:	f7fd fa15 	bl	80068d8 <__errno>
 80094ae:	2322      	movs	r3, #34	; 0x22
 80094b0:	e014      	b.n	80094dc <powf+0x70>
 80094b2:	4628      	mov	r0, r5
 80094b4:	f000 fc01 	bl	8009cba <finitef>
 80094b8:	b998      	cbnz	r0, 80094e2 <powf+0x76>
 80094ba:	4630      	mov	r0, r6
 80094bc:	f000 fbfd 	bl	8009cba <finitef>
 80094c0:	b178      	cbz	r0, 80094e2 <powf+0x76>
 80094c2:	4620      	mov	r0, r4
 80094c4:	f000 fbf9 	bl	8009cba <finitef>
 80094c8:	b158      	cbz	r0, 80094e2 <powf+0x76>
 80094ca:	4629      	mov	r1, r5
 80094cc:	4628      	mov	r0, r5
 80094ce:	f7f7 fdff 	bl	80010d0 <__aeabi_fcmpun>
 80094d2:	2800      	cmp	r0, #0
 80094d4:	d0e9      	beq.n	80094aa <powf+0x3e>
 80094d6:	f7fd f9ff 	bl	80068d8 <__errno>
 80094da:	2321      	movs	r3, #33	; 0x21
 80094dc:	6003      	str	r3, [r0, #0]
 80094de:	4628      	mov	r0, r5
 80094e0:	bd70      	pop	{r4, r5, r6, pc}
 80094e2:	2100      	movs	r1, #0
 80094e4:	4628      	mov	r0, r5
 80094e6:	f7f7 fdc1 	bl	800106c <__aeabi_fcmpeq>
 80094ea:	2800      	cmp	r0, #0
 80094ec:	d0f7      	beq.n	80094de <powf+0x72>
 80094ee:	4630      	mov	r0, r6
 80094f0:	f000 fbe3 	bl	8009cba <finitef>
 80094f4:	2800      	cmp	r0, #0
 80094f6:	d0f2      	beq.n	80094de <powf+0x72>
 80094f8:	4620      	mov	r0, r4
 80094fa:	f000 fbde 	bl	8009cba <finitef>
 80094fe:	e7d3      	b.n	80094a8 <powf+0x3c>
 8009500:	f04f 557e 	mov.w	r5, #1065353216	; 0x3f800000
 8009504:	e7eb      	b.n	80094de <powf+0x72>
	...

08009508 <__ieee754_powf>:
 8009508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800950c:	f031 4a00 	bics.w	sl, r1, #2147483648	; 0x80000000
 8009510:	4681      	mov	r9, r0
 8009512:	460f      	mov	r7, r1
 8009514:	4680      	mov	r8, r0
 8009516:	460c      	mov	r4, r1
 8009518:	b087      	sub	sp, #28
 800951a:	d10d      	bne.n	8009538 <__ieee754_powf+0x30>
 800951c:	f480 0880 	eor.w	r8, r0, #4194304	; 0x400000
 8009520:	ea4f 0848 	mov.w	r8, r8, lsl #1
 8009524:	f518 0f00 	cmn.w	r8, #8388608	; 0x800000
 8009528:	f240 8338 	bls.w	8009b9c <__ieee754_powf+0x694>
 800952c:	4639      	mov	r1, r7
 800952e:	4648      	mov	r0, r9
 8009530:	f7f7 fb00 	bl	8000b34 <__addsf3>
 8009534:	4601      	mov	r1, r0
 8009536:	e040      	b.n	80095ba <__ieee754_powf+0xb2>
 8009538:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 800953c:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8009540:	dcf4      	bgt.n	800952c <__ieee754_powf+0x24>
 8009542:	f1ba 4fff 	cmp.w	sl, #2139095040	; 0x7f800000
 8009546:	dd08      	ble.n	800955a <__ieee754_powf+0x52>
 8009548:	f1b0 5f7e 	cmp.w	r0, #1065353216	; 0x3f800000
 800954c:	d1ee      	bne.n	800952c <__ieee754_powf+0x24>
 800954e:	f481 0480 	eor.w	r4, r1, #4194304	; 0x400000
 8009552:	0064      	lsls	r4, r4, #1
 8009554:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 8009558:	e7e6      	b.n	8009528 <__ieee754_powf+0x20>
 800955a:	2800      	cmp	r0, #0
 800955c:	da20      	bge.n	80095a0 <__ieee754_powf+0x98>
 800955e:	f1ba 4f97 	cmp.w	sl, #1266679808	; 0x4b800000
 8009562:	da2e      	bge.n	80095c2 <__ieee754_powf+0xba>
 8009564:	f1ba 5f7e 	cmp.w	sl, #1065353216	; 0x3f800000
 8009568:	f2c0 831d 	blt.w	8009ba6 <__ieee754_powf+0x69e>
 800956c:	ea4f 53ea 	mov.w	r3, sl, asr #23
 8009570:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8009574:	fa4a f503 	asr.w	r5, sl, r3
 8009578:	fa05 f303 	lsl.w	r3, r5, r3
 800957c:	4553      	cmp	r3, sl
 800957e:	f040 8312 	bne.w	8009ba6 <__ieee754_powf+0x69e>
 8009582:	f005 0501 	and.w	r5, r5, #1
 8009586:	f1c5 0502 	rsb	r5, r5, #2
 800958a:	f1ba 5f7e 	cmp.w	sl, #1065353216	; 0x3f800000
 800958e:	d120      	bne.n	80095d2 <__ieee754_powf+0xca>
 8009590:	2c00      	cmp	r4, #0
 8009592:	4649      	mov	r1, r9
 8009594:	da11      	bge.n	80095ba <__ieee754_powf+0xb2>
 8009596:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800959a:	f7f7 fc87 	bl	8000eac <__aeabi_fdiv>
 800959e:	e7c9      	b.n	8009534 <__ieee754_powf+0x2c>
 80095a0:	2500      	movs	r5, #0
 80095a2:	f1ba 4fff 	cmp.w	sl, #2139095040	; 0x7f800000
 80095a6:	d1f0      	bne.n	800958a <__ieee754_powf+0x82>
 80095a8:	f1b6 5f7e 	cmp.w	r6, #1065353216	; 0x3f800000
 80095ac:	f000 82f6 	beq.w	8009b9c <__ieee754_powf+0x694>
 80095b0:	dd09      	ble.n	80095c6 <__ieee754_powf+0xbe>
 80095b2:	2c00      	cmp	r4, #0
 80095b4:	f2c0 82f5 	blt.w	8009ba2 <__ieee754_powf+0x69a>
 80095b8:	4639      	mov	r1, r7
 80095ba:	4608      	mov	r0, r1
 80095bc:	b007      	add	sp, #28
 80095be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095c2:	2502      	movs	r5, #2
 80095c4:	e7ed      	b.n	80095a2 <__ieee754_powf+0x9a>
 80095c6:	2c00      	cmp	r4, #0
 80095c8:	f280 82eb 	bge.w	8009ba2 <__ieee754_powf+0x69a>
 80095cc:	f107 4100 	add.w	r1, r7, #2147483648	; 0x80000000
 80095d0:	e7f3      	b.n	80095ba <__ieee754_powf+0xb2>
 80095d2:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 80095d6:	d104      	bne.n	80095e2 <__ieee754_powf+0xda>
 80095d8:	4649      	mov	r1, r9
 80095da:	4648      	mov	r0, r9
 80095dc:	f7f7 fbb2 	bl	8000d44 <__aeabi_fmul>
 80095e0:	e7a8      	b.n	8009534 <__ieee754_powf+0x2c>
 80095e2:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 80095e6:	4648      	mov	r0, r9
 80095e8:	d107      	bne.n	80095fa <__ieee754_powf+0xf2>
 80095ea:	f1b8 0f00 	cmp.w	r8, #0
 80095ee:	db04      	blt.n	80095fa <__ieee754_powf+0xf2>
 80095f0:	b007      	add	sp, #28
 80095f2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095f6:	f000 baef 	b.w	8009bd8 <__ieee754_sqrtf>
 80095fa:	f000 fb5b 	bl	8009cb4 <fabsf>
 80095fe:	4601      	mov	r1, r0
 8009600:	b126      	cbz	r6, 800960c <__ieee754_powf+0x104>
 8009602:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 8009606:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 800960a:	d118      	bne.n	800963e <__ieee754_powf+0x136>
 800960c:	2c00      	cmp	r4, #0
 800960e:	da04      	bge.n	800961a <__ieee754_powf+0x112>
 8009610:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8009614:	f7f7 fc4a 	bl	8000eac <__aeabi_fdiv>
 8009618:	4601      	mov	r1, r0
 800961a:	f1b8 0f00 	cmp.w	r8, #0
 800961e:	dacc      	bge.n	80095ba <__ieee754_powf+0xb2>
 8009620:	f1a6 567e 	sub.w	r6, r6, #1065353216	; 0x3f800000
 8009624:	ea56 0305 	orrs.w	r3, r6, r5
 8009628:	d104      	bne.n	8009634 <__ieee754_powf+0x12c>
 800962a:	4608      	mov	r0, r1
 800962c:	f7f7 fa80 	bl	8000b30 <__aeabi_fsub>
 8009630:	4601      	mov	r1, r0
 8009632:	e7b2      	b.n	800959a <__ieee754_powf+0x92>
 8009634:	2d01      	cmp	r5, #1
 8009636:	d1c0      	bne.n	80095ba <__ieee754_powf+0xb2>
 8009638:	f101 4000 	add.w	r0, r1, #2147483648	; 0x80000000
 800963c:	e77a      	b.n	8009534 <__ieee754_powf+0x2c>
 800963e:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 8009642:	3b01      	subs	r3, #1
 8009644:	9302      	str	r3, [sp, #8]
 8009646:	432b      	orrs	r3, r5
 8009648:	d101      	bne.n	800964e <__ieee754_powf+0x146>
 800964a:	4649      	mov	r1, r9
 800964c:	e7ed      	b.n	800962a <__ieee754_powf+0x122>
 800964e:	f1ba 4f9a 	cmp.w	sl, #1291845632	; 0x4d000000
 8009652:	f340 809f 	ble.w	8009794 <__ieee754_powf+0x28c>
 8009656:	4b48      	ldr	r3, [pc, #288]	; (8009778 <__ieee754_powf+0x270>)
 8009658:	429e      	cmp	r6, r3
 800965a:	dc07      	bgt.n	800966c <__ieee754_powf+0x164>
 800965c:	2c00      	cmp	r4, #0
 800965e:	da0a      	bge.n	8009676 <__ieee754_powf+0x16e>
 8009660:	2000      	movs	r0, #0
 8009662:	b007      	add	sp, #28
 8009664:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009668:	f000 bb20 	b.w	8009cac <__math_oflowf>
 800966c:	4b43      	ldr	r3, [pc, #268]	; (800977c <__ieee754_powf+0x274>)
 800966e:	429e      	cmp	r6, r3
 8009670:	dd07      	ble.n	8009682 <__ieee754_powf+0x17a>
 8009672:	2c00      	cmp	r4, #0
 8009674:	dcf4      	bgt.n	8009660 <__ieee754_powf+0x158>
 8009676:	2000      	movs	r0, #0
 8009678:	b007      	add	sp, #28
 800967a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800967e:	f000 bb11 	b.w	8009ca4 <__math_uflowf>
 8009682:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8009686:	f7f7 fa53 	bl	8000b30 <__aeabi_fsub>
 800968a:	493d      	ldr	r1, [pc, #244]	; (8009780 <__ieee754_powf+0x278>)
 800968c:	4606      	mov	r6, r0
 800968e:	f7f7 fb59 	bl	8000d44 <__aeabi_fmul>
 8009692:	493c      	ldr	r1, [pc, #240]	; (8009784 <__ieee754_powf+0x27c>)
 8009694:	4680      	mov	r8, r0
 8009696:	4630      	mov	r0, r6
 8009698:	f7f7 fb54 	bl	8000d44 <__aeabi_fmul>
 800969c:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
 80096a0:	4681      	mov	r9, r0
 80096a2:	4630      	mov	r0, r6
 80096a4:	f7f7 fb4e 	bl	8000d44 <__aeabi_fmul>
 80096a8:	4601      	mov	r1, r0
 80096aa:	4837      	ldr	r0, [pc, #220]	; (8009788 <__ieee754_powf+0x280>)
 80096ac:	f7f7 fa40 	bl	8000b30 <__aeabi_fsub>
 80096b0:	4631      	mov	r1, r6
 80096b2:	f7f7 fb47 	bl	8000d44 <__aeabi_fmul>
 80096b6:	4601      	mov	r1, r0
 80096b8:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 80096bc:	f7f7 fa38 	bl	8000b30 <__aeabi_fsub>
 80096c0:	4631      	mov	r1, r6
 80096c2:	4682      	mov	sl, r0
 80096c4:	4630      	mov	r0, r6
 80096c6:	f7f7 fb3d 	bl	8000d44 <__aeabi_fmul>
 80096ca:	4601      	mov	r1, r0
 80096cc:	4650      	mov	r0, sl
 80096ce:	f7f7 fb39 	bl	8000d44 <__aeabi_fmul>
 80096d2:	492e      	ldr	r1, [pc, #184]	; (800978c <__ieee754_powf+0x284>)
 80096d4:	f7f7 fb36 	bl	8000d44 <__aeabi_fmul>
 80096d8:	4601      	mov	r1, r0
 80096da:	4648      	mov	r0, r9
 80096dc:	f7f7 fa28 	bl	8000b30 <__aeabi_fsub>
 80096e0:	4601      	mov	r1, r0
 80096e2:	4606      	mov	r6, r0
 80096e4:	4640      	mov	r0, r8
 80096e6:	f7f7 fa25 	bl	8000b34 <__addsf3>
 80096ea:	f420 697f 	bic.w	r9, r0, #4080	; 0xff0
 80096ee:	f029 090f 	bic.w	r9, r9, #15
 80096f2:	4641      	mov	r1, r8
 80096f4:	4648      	mov	r0, r9
 80096f6:	f7f7 fa1b 	bl	8000b30 <__aeabi_fsub>
 80096fa:	4601      	mov	r1, r0
 80096fc:	4630      	mov	r0, r6
 80096fe:	f7f7 fa17 	bl	8000b30 <__aeabi_fsub>
 8009702:	f424 647f 	bic.w	r4, r4, #4080	; 0xff0
 8009706:	9b02      	ldr	r3, [sp, #8]
 8009708:	3d01      	subs	r5, #1
 800970a:	f024 040f 	bic.w	r4, r4, #15
 800970e:	432b      	orrs	r3, r5
 8009710:	4606      	mov	r6, r0
 8009712:	4621      	mov	r1, r4
 8009714:	4638      	mov	r0, r7
 8009716:	bf14      	ite	ne
 8009718:	f04f 557e 	movne.w	r5, #1065353216	; 0x3f800000
 800971c:	4d1c      	ldreq	r5, [pc, #112]	; (8009790 <__ieee754_powf+0x288>)
 800971e:	f7f7 fa07 	bl	8000b30 <__aeabi_fsub>
 8009722:	4649      	mov	r1, r9
 8009724:	f7f7 fb0e 	bl	8000d44 <__aeabi_fmul>
 8009728:	4639      	mov	r1, r7
 800972a:	4680      	mov	r8, r0
 800972c:	4630      	mov	r0, r6
 800972e:	f7f7 fb09 	bl	8000d44 <__aeabi_fmul>
 8009732:	4601      	mov	r1, r0
 8009734:	4640      	mov	r0, r8
 8009736:	f7f7 f9fd 	bl	8000b34 <__addsf3>
 800973a:	4621      	mov	r1, r4
 800973c:	4606      	mov	r6, r0
 800973e:	4648      	mov	r0, r9
 8009740:	f7f7 fb00 	bl	8000d44 <__aeabi_fmul>
 8009744:	4601      	mov	r1, r0
 8009746:	4607      	mov	r7, r0
 8009748:	4681      	mov	r9, r0
 800974a:	4630      	mov	r0, r6
 800974c:	f7f7 f9f2 	bl	8000b34 <__addsf3>
 8009750:	2800      	cmp	r0, #0
 8009752:	4682      	mov	sl, r0
 8009754:	4680      	mov	r8, r0
 8009756:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 800975a:	f340 8201 	ble.w	8009b60 <__ieee754_powf+0x658>
 800975e:	f1b4 4f86 	cmp.w	r4, #1124073472	; 0x43000000
 8009762:	f340 814f 	ble.w	8009a04 <__ieee754_powf+0x4fc>
 8009766:	2100      	movs	r1, #0
 8009768:	4628      	mov	r0, r5
 800976a:	f7f7 fc89 	bl	8001080 <__aeabi_fcmplt>
 800976e:	3800      	subs	r0, #0
 8009770:	bf18      	it	ne
 8009772:	2001      	movne	r0, #1
 8009774:	e775      	b.n	8009662 <__ieee754_powf+0x15a>
 8009776:	bf00      	nop
 8009778:	3f7ffff3 	.word	0x3f7ffff3
 800977c:	3f800007 	.word	0x3f800007
 8009780:	3fb8aa00 	.word	0x3fb8aa00
 8009784:	36eca570 	.word	0x36eca570
 8009788:	3eaaaaab 	.word	0x3eaaaaab
 800978c:	3fb8aa3b 	.word	0x3fb8aa3b
 8009790:	bf800000 	.word	0xbf800000
 8009794:	f018 4fff 	tst.w	r8, #2139095040	; 0x7f800000
 8009798:	f040 8111 	bne.w	80099be <__ieee754_powf+0x4b6>
 800979c:	f04f 4197 	mov.w	r1, #1266679808	; 0x4b800000
 80097a0:	f7f7 fad0 	bl	8000d44 <__aeabi_fmul>
 80097a4:	f06f 0217 	mvn.w	r2, #23
 80097a8:	4606      	mov	r6, r0
 80097aa:	15f3      	asrs	r3, r6, #23
 80097ac:	3b7f      	subs	r3, #127	; 0x7f
 80097ae:	4413      	add	r3, r2
 80097b0:	9301      	str	r3, [sp, #4]
 80097b2:	4b85      	ldr	r3, [pc, #532]	; (80099c8 <__ieee754_powf+0x4c0>)
 80097b4:	f3c6 0016 	ubfx	r0, r6, #0, #23
 80097b8:	4298      	cmp	r0, r3
 80097ba:	f040 567e 	orr.w	r6, r0, #1065353216	; 0x3f800000
 80097be:	dd08      	ble.n	80097d2 <__ieee754_powf+0x2ca>
 80097c0:	4b82      	ldr	r3, [pc, #520]	; (80099cc <__ieee754_powf+0x4c4>)
 80097c2:	4298      	cmp	r0, r3
 80097c4:	f340 80fd 	ble.w	80099c2 <__ieee754_powf+0x4ba>
 80097c8:	9b01      	ldr	r3, [sp, #4]
 80097ca:	f5a6 0600 	sub.w	r6, r6, #8388608	; 0x800000
 80097ce:	3301      	adds	r3, #1
 80097d0:	9301      	str	r3, [sp, #4]
 80097d2:	2300      	movs	r3, #0
 80097d4:	9300      	str	r3, [sp, #0]
 80097d6:	9900      	ldr	r1, [sp, #0]
 80097d8:	4a7d      	ldr	r2, [pc, #500]	; (80099d0 <__ieee754_powf+0x4c8>)
 80097da:	4630      	mov	r0, r6
 80097dc:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80097e0:	9603      	str	r6, [sp, #12]
 80097e2:	4611      	mov	r1, r2
 80097e4:	9205      	str	r2, [sp, #20]
 80097e6:	f7f7 f9a3 	bl	8000b30 <__aeabi_fsub>
 80097ea:	9a05      	ldr	r2, [sp, #20]
 80097ec:	9b03      	ldr	r3, [sp, #12]
 80097ee:	4683      	mov	fp, r0
 80097f0:	4619      	mov	r1, r3
 80097f2:	4610      	mov	r0, r2
 80097f4:	9203      	str	r2, [sp, #12]
 80097f6:	9304      	str	r3, [sp, #16]
 80097f8:	f7f7 f99c 	bl	8000b34 <__addsf3>
 80097fc:	4601      	mov	r1, r0
 80097fe:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8009802:	f7f7 fb53 	bl	8000eac <__aeabi_fdiv>
 8009806:	4682      	mov	sl, r0
 8009808:	4601      	mov	r1, r0
 800980a:	4658      	mov	r0, fp
 800980c:	f7f7 fa9a 	bl	8000d44 <__aeabi_fmul>
 8009810:	1076      	asrs	r6, r6, #1
 8009812:	9b00      	ldr	r3, [sp, #0]
 8009814:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 8009818:	f420 697f 	bic.w	r9, r0, #4080	; 0xff0
 800981c:	f506 2680 	add.w	r6, r6, #262144	; 0x40000
 8009820:	f029 090f 	bic.w	r9, r9, #15
 8009824:	eb06 5643 	add.w	r6, r6, r3, lsl #21
 8009828:	4680      	mov	r8, r0
 800982a:	4631      	mov	r1, r6
 800982c:	4648      	mov	r0, r9
 800982e:	f7f7 fa89 	bl	8000d44 <__aeabi_fmul>
 8009832:	4601      	mov	r1, r0
 8009834:	4658      	mov	r0, fp
 8009836:	f7f7 f97b 	bl	8000b30 <__aeabi_fsub>
 800983a:	9a03      	ldr	r2, [sp, #12]
 800983c:	4683      	mov	fp, r0
 800983e:	4611      	mov	r1, r2
 8009840:	4630      	mov	r0, r6
 8009842:	f7f7 f975 	bl	8000b30 <__aeabi_fsub>
 8009846:	9b04      	ldr	r3, [sp, #16]
 8009848:	4601      	mov	r1, r0
 800984a:	4618      	mov	r0, r3
 800984c:	f7f7 f970 	bl	8000b30 <__aeabi_fsub>
 8009850:	4649      	mov	r1, r9
 8009852:	f7f7 fa77 	bl	8000d44 <__aeabi_fmul>
 8009856:	4601      	mov	r1, r0
 8009858:	4658      	mov	r0, fp
 800985a:	f7f7 f969 	bl	8000b30 <__aeabi_fsub>
 800985e:	4651      	mov	r1, sl
 8009860:	f7f7 fa70 	bl	8000d44 <__aeabi_fmul>
 8009864:	4641      	mov	r1, r8
 8009866:	4682      	mov	sl, r0
 8009868:	4640      	mov	r0, r8
 800986a:	f7f7 fa6b 	bl	8000d44 <__aeabi_fmul>
 800986e:	4606      	mov	r6, r0
 8009870:	4958      	ldr	r1, [pc, #352]	; (80099d4 <__ieee754_powf+0x4cc>)
 8009872:	f7f7 fa67 	bl	8000d44 <__aeabi_fmul>
 8009876:	4958      	ldr	r1, [pc, #352]	; (80099d8 <__ieee754_powf+0x4d0>)
 8009878:	f7f7 f95c 	bl	8000b34 <__addsf3>
 800987c:	4631      	mov	r1, r6
 800987e:	f7f7 fa61 	bl	8000d44 <__aeabi_fmul>
 8009882:	4956      	ldr	r1, [pc, #344]	; (80099dc <__ieee754_powf+0x4d4>)
 8009884:	f7f7 f956 	bl	8000b34 <__addsf3>
 8009888:	4631      	mov	r1, r6
 800988a:	f7f7 fa5b 	bl	8000d44 <__aeabi_fmul>
 800988e:	4954      	ldr	r1, [pc, #336]	; (80099e0 <__ieee754_powf+0x4d8>)
 8009890:	f7f7 f950 	bl	8000b34 <__addsf3>
 8009894:	4631      	mov	r1, r6
 8009896:	f7f7 fa55 	bl	8000d44 <__aeabi_fmul>
 800989a:	4952      	ldr	r1, [pc, #328]	; (80099e4 <__ieee754_powf+0x4dc>)
 800989c:	f7f7 f94a 	bl	8000b34 <__addsf3>
 80098a0:	4631      	mov	r1, r6
 80098a2:	f7f7 fa4f 	bl	8000d44 <__aeabi_fmul>
 80098a6:	4950      	ldr	r1, [pc, #320]	; (80099e8 <__ieee754_powf+0x4e0>)
 80098a8:	f7f7 f944 	bl	8000b34 <__addsf3>
 80098ac:	4631      	mov	r1, r6
 80098ae:	4683      	mov	fp, r0
 80098b0:	4630      	mov	r0, r6
 80098b2:	f7f7 fa47 	bl	8000d44 <__aeabi_fmul>
 80098b6:	4601      	mov	r1, r0
 80098b8:	4658      	mov	r0, fp
 80098ba:	f7f7 fa43 	bl	8000d44 <__aeabi_fmul>
 80098be:	4606      	mov	r6, r0
 80098c0:	4649      	mov	r1, r9
 80098c2:	4640      	mov	r0, r8
 80098c4:	f7f7 f936 	bl	8000b34 <__addsf3>
 80098c8:	4651      	mov	r1, sl
 80098ca:	f7f7 fa3b 	bl	8000d44 <__aeabi_fmul>
 80098ce:	4631      	mov	r1, r6
 80098d0:	f7f7 f930 	bl	8000b34 <__addsf3>
 80098d4:	4649      	mov	r1, r9
 80098d6:	4683      	mov	fp, r0
 80098d8:	4648      	mov	r0, r9
 80098da:	f7f7 fa33 	bl	8000d44 <__aeabi_fmul>
 80098de:	4943      	ldr	r1, [pc, #268]	; (80099ec <__ieee754_powf+0x4e4>)
 80098e0:	9003      	str	r0, [sp, #12]
 80098e2:	f7f7 f927 	bl	8000b34 <__addsf3>
 80098e6:	4659      	mov	r1, fp
 80098e8:	f7f7 f924 	bl	8000b34 <__addsf3>
 80098ec:	f420 667f 	bic.w	r6, r0, #4080	; 0xff0
 80098f0:	f026 060f 	bic.w	r6, r6, #15
 80098f4:	4631      	mov	r1, r6
 80098f6:	4648      	mov	r0, r9
 80098f8:	f7f7 fa24 	bl	8000d44 <__aeabi_fmul>
 80098fc:	493b      	ldr	r1, [pc, #236]	; (80099ec <__ieee754_powf+0x4e4>)
 80098fe:	4681      	mov	r9, r0
 8009900:	4630      	mov	r0, r6
 8009902:	f7f7 f915 	bl	8000b30 <__aeabi_fsub>
 8009906:	9b03      	ldr	r3, [sp, #12]
 8009908:	4619      	mov	r1, r3
 800990a:	f7f7 f911 	bl	8000b30 <__aeabi_fsub>
 800990e:	4601      	mov	r1, r0
 8009910:	4658      	mov	r0, fp
 8009912:	f7f7 f90d 	bl	8000b30 <__aeabi_fsub>
 8009916:	4641      	mov	r1, r8
 8009918:	f7f7 fa14 	bl	8000d44 <__aeabi_fmul>
 800991c:	4631      	mov	r1, r6
 800991e:	4680      	mov	r8, r0
 8009920:	4650      	mov	r0, sl
 8009922:	f7f7 fa0f 	bl	8000d44 <__aeabi_fmul>
 8009926:	4601      	mov	r1, r0
 8009928:	4640      	mov	r0, r8
 800992a:	f7f7 f903 	bl	8000b34 <__addsf3>
 800992e:	4682      	mov	sl, r0
 8009930:	4601      	mov	r1, r0
 8009932:	4648      	mov	r0, r9
 8009934:	f7f7 f8fe 	bl	8000b34 <__addsf3>
 8009938:	f420 667f 	bic.w	r6, r0, #4080	; 0xff0
 800993c:	f026 060f 	bic.w	r6, r6, #15
 8009940:	4630      	mov	r0, r6
 8009942:	492b      	ldr	r1, [pc, #172]	; (80099f0 <__ieee754_powf+0x4e8>)
 8009944:	f7f7 f9fe 	bl	8000d44 <__aeabi_fmul>
 8009948:	4649      	mov	r1, r9
 800994a:	4680      	mov	r8, r0
 800994c:	4630      	mov	r0, r6
 800994e:	f7f7 f8ef 	bl	8000b30 <__aeabi_fsub>
 8009952:	4601      	mov	r1, r0
 8009954:	4650      	mov	r0, sl
 8009956:	f7f7 f8eb 	bl	8000b30 <__aeabi_fsub>
 800995a:	4926      	ldr	r1, [pc, #152]	; (80099f4 <__ieee754_powf+0x4ec>)
 800995c:	f7f7 f9f2 	bl	8000d44 <__aeabi_fmul>
 8009960:	4925      	ldr	r1, [pc, #148]	; (80099f8 <__ieee754_powf+0x4f0>)
 8009962:	4681      	mov	r9, r0
 8009964:	4630      	mov	r0, r6
 8009966:	f7f7 f9ed 	bl	8000d44 <__aeabi_fmul>
 800996a:	4601      	mov	r1, r0
 800996c:	4648      	mov	r0, r9
 800996e:	f7f7 f8e1 	bl	8000b34 <__addsf3>
 8009972:	4b22      	ldr	r3, [pc, #136]	; (80099fc <__ieee754_powf+0x4f4>)
 8009974:	9a00      	ldr	r2, [sp, #0]
 8009976:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800997a:	f7f7 f8db 	bl	8000b34 <__addsf3>
 800997e:	4606      	mov	r6, r0
 8009980:	9801      	ldr	r0, [sp, #4]
 8009982:	f7f7 f98b 	bl	8000c9c <__aeabi_i2f>
 8009986:	4682      	mov	sl, r0
 8009988:	4b1d      	ldr	r3, [pc, #116]	; (8009a00 <__ieee754_powf+0x4f8>)
 800998a:	9a00      	ldr	r2, [sp, #0]
 800998c:	4631      	mov	r1, r6
 800998e:	f853 b022 	ldr.w	fp, [r3, r2, lsl #2]
 8009992:	4640      	mov	r0, r8
 8009994:	f7f7 f8ce 	bl	8000b34 <__addsf3>
 8009998:	4659      	mov	r1, fp
 800999a:	f7f7 f8cb 	bl	8000b34 <__addsf3>
 800999e:	4651      	mov	r1, sl
 80099a0:	f7f7 f8c8 	bl	8000b34 <__addsf3>
 80099a4:	f420 697f 	bic.w	r9, r0, #4080	; 0xff0
 80099a8:	f029 090f 	bic.w	r9, r9, #15
 80099ac:	4651      	mov	r1, sl
 80099ae:	4648      	mov	r0, r9
 80099b0:	f7f7 f8be 	bl	8000b30 <__aeabi_fsub>
 80099b4:	4659      	mov	r1, fp
 80099b6:	f7f7 f8bb 	bl	8000b30 <__aeabi_fsub>
 80099ba:	4641      	mov	r1, r8
 80099bc:	e69b      	b.n	80096f6 <__ieee754_powf+0x1ee>
 80099be:	2200      	movs	r2, #0
 80099c0:	e6f3      	b.n	80097aa <__ieee754_powf+0x2a2>
 80099c2:	2301      	movs	r3, #1
 80099c4:	e706      	b.n	80097d4 <__ieee754_powf+0x2cc>
 80099c6:	bf00      	nop
 80099c8:	001cc471 	.word	0x001cc471
 80099cc:	005db3d6 	.word	0x005db3d6
 80099d0:	0800a3f4 	.word	0x0800a3f4
 80099d4:	3e53f142 	.word	0x3e53f142
 80099d8:	3e6c3255 	.word	0x3e6c3255
 80099dc:	3e8ba305 	.word	0x3e8ba305
 80099e0:	3eaaaaab 	.word	0x3eaaaaab
 80099e4:	3edb6db7 	.word	0x3edb6db7
 80099e8:	3f19999a 	.word	0x3f19999a
 80099ec:	40400000 	.word	0x40400000
 80099f0:	3f763800 	.word	0x3f763800
 80099f4:	3f76384f 	.word	0x3f76384f
 80099f8:	369dc3a0 	.word	0x369dc3a0
 80099fc:	0800a404 	.word	0x0800a404
 8009a00:	0800a3fc 	.word	0x0800a3fc
 8009a04:	f040 80c2 	bne.w	8009b8c <__ieee754_powf+0x684>
 8009a08:	4968      	ldr	r1, [pc, #416]	; (8009bac <__ieee754_powf+0x6a4>)
 8009a0a:	4630      	mov	r0, r6
 8009a0c:	f7f7 f892 	bl	8000b34 <__addsf3>
 8009a10:	4639      	mov	r1, r7
 8009a12:	4681      	mov	r9, r0
 8009a14:	4650      	mov	r0, sl
 8009a16:	f7f7 f88b 	bl	8000b30 <__aeabi_fsub>
 8009a1a:	4601      	mov	r1, r0
 8009a1c:	4648      	mov	r0, r9
 8009a1e:	f7f7 fb4d 	bl	80010bc <__aeabi_fcmpgt>
 8009a22:	2800      	cmp	r0, #0
 8009a24:	f47f ae9f 	bne.w	8009766 <__ieee754_powf+0x25e>
 8009a28:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8009a2c:	15e4      	asrs	r4, r4, #23
 8009a2e:	3c7e      	subs	r4, #126	; 0x7e
 8009a30:	4123      	asrs	r3, r4
 8009a32:	4443      	add	r3, r8
 8009a34:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8009a38:	495d      	ldr	r1, [pc, #372]	; (8009bb0 <__ieee754_powf+0x6a8>)
 8009a3a:	3a7f      	subs	r2, #127	; 0x7f
 8009a3c:	f3c3 0416 	ubfx	r4, r3, #0, #23
 8009a40:	4111      	asrs	r1, r2
 8009a42:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
 8009a46:	f1c2 0217 	rsb	r2, r2, #23
 8009a4a:	4114      	asrs	r4, r2
 8009a4c:	f1b8 0f00 	cmp.w	r8, #0
 8009a50:	4638      	mov	r0, r7
 8009a52:	ea23 0101 	bic.w	r1, r3, r1
 8009a56:	bfb8      	it	lt
 8009a58:	4264      	neglt	r4, r4
 8009a5a:	f7f7 f869 	bl	8000b30 <__aeabi_fsub>
 8009a5e:	4681      	mov	r9, r0
 8009a60:	4631      	mov	r1, r6
 8009a62:	4648      	mov	r0, r9
 8009a64:	f7f7 f866 	bl	8000b34 <__addsf3>
 8009a68:	f420 677f 	bic.w	r7, r0, #4080	; 0xff0
 8009a6c:	f027 070f 	bic.w	r7, r7, #15
 8009a70:	4638      	mov	r0, r7
 8009a72:	4950      	ldr	r1, [pc, #320]	; (8009bb4 <__ieee754_powf+0x6ac>)
 8009a74:	f7f7 f966 	bl	8000d44 <__aeabi_fmul>
 8009a78:	4649      	mov	r1, r9
 8009a7a:	4680      	mov	r8, r0
 8009a7c:	4638      	mov	r0, r7
 8009a7e:	f7f7 f857 	bl	8000b30 <__aeabi_fsub>
 8009a82:	4601      	mov	r1, r0
 8009a84:	4630      	mov	r0, r6
 8009a86:	f7f7 f853 	bl	8000b30 <__aeabi_fsub>
 8009a8a:	494b      	ldr	r1, [pc, #300]	; (8009bb8 <__ieee754_powf+0x6b0>)
 8009a8c:	f7f7 f95a 	bl	8000d44 <__aeabi_fmul>
 8009a90:	494a      	ldr	r1, [pc, #296]	; (8009bbc <__ieee754_powf+0x6b4>)
 8009a92:	4606      	mov	r6, r0
 8009a94:	4638      	mov	r0, r7
 8009a96:	f7f7 f955 	bl	8000d44 <__aeabi_fmul>
 8009a9a:	4601      	mov	r1, r0
 8009a9c:	4630      	mov	r0, r6
 8009a9e:	f7f7 f849 	bl	8000b34 <__addsf3>
 8009aa2:	4607      	mov	r7, r0
 8009aa4:	4601      	mov	r1, r0
 8009aa6:	4640      	mov	r0, r8
 8009aa8:	f7f7 f844 	bl	8000b34 <__addsf3>
 8009aac:	4641      	mov	r1, r8
 8009aae:	4606      	mov	r6, r0
 8009ab0:	f7f7 f83e 	bl	8000b30 <__aeabi_fsub>
 8009ab4:	4601      	mov	r1, r0
 8009ab6:	4638      	mov	r0, r7
 8009ab8:	f7f7 f83a 	bl	8000b30 <__aeabi_fsub>
 8009abc:	4631      	mov	r1, r6
 8009abe:	4680      	mov	r8, r0
 8009ac0:	4630      	mov	r0, r6
 8009ac2:	f7f7 f93f 	bl	8000d44 <__aeabi_fmul>
 8009ac6:	4607      	mov	r7, r0
 8009ac8:	493d      	ldr	r1, [pc, #244]	; (8009bc0 <__ieee754_powf+0x6b8>)
 8009aca:	f7f7 f93b 	bl	8000d44 <__aeabi_fmul>
 8009ace:	493d      	ldr	r1, [pc, #244]	; (8009bc4 <__ieee754_powf+0x6bc>)
 8009ad0:	f7f7 f82e 	bl	8000b30 <__aeabi_fsub>
 8009ad4:	4639      	mov	r1, r7
 8009ad6:	f7f7 f935 	bl	8000d44 <__aeabi_fmul>
 8009ada:	493b      	ldr	r1, [pc, #236]	; (8009bc8 <__ieee754_powf+0x6c0>)
 8009adc:	f7f7 f82a 	bl	8000b34 <__addsf3>
 8009ae0:	4639      	mov	r1, r7
 8009ae2:	f7f7 f92f 	bl	8000d44 <__aeabi_fmul>
 8009ae6:	4939      	ldr	r1, [pc, #228]	; (8009bcc <__ieee754_powf+0x6c4>)
 8009ae8:	f7f7 f822 	bl	8000b30 <__aeabi_fsub>
 8009aec:	4639      	mov	r1, r7
 8009aee:	f7f7 f929 	bl	8000d44 <__aeabi_fmul>
 8009af2:	4937      	ldr	r1, [pc, #220]	; (8009bd0 <__ieee754_powf+0x6c8>)
 8009af4:	f7f7 f81e 	bl	8000b34 <__addsf3>
 8009af8:	4639      	mov	r1, r7
 8009afa:	f7f7 f923 	bl	8000d44 <__aeabi_fmul>
 8009afe:	4601      	mov	r1, r0
 8009b00:	4630      	mov	r0, r6
 8009b02:	f7f7 f815 	bl	8000b30 <__aeabi_fsub>
 8009b06:	4607      	mov	r7, r0
 8009b08:	4601      	mov	r1, r0
 8009b0a:	4630      	mov	r0, r6
 8009b0c:	f7f7 f91a 	bl	8000d44 <__aeabi_fmul>
 8009b10:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8009b14:	4681      	mov	r9, r0
 8009b16:	4638      	mov	r0, r7
 8009b18:	f7f7 f80a 	bl	8000b30 <__aeabi_fsub>
 8009b1c:	4601      	mov	r1, r0
 8009b1e:	4648      	mov	r0, r9
 8009b20:	f7f7 f9c4 	bl	8000eac <__aeabi_fdiv>
 8009b24:	4641      	mov	r1, r8
 8009b26:	4607      	mov	r7, r0
 8009b28:	4630      	mov	r0, r6
 8009b2a:	f7f7 f90b 	bl	8000d44 <__aeabi_fmul>
 8009b2e:	4641      	mov	r1, r8
 8009b30:	f7f7 f800 	bl	8000b34 <__addsf3>
 8009b34:	4601      	mov	r1, r0
 8009b36:	4638      	mov	r0, r7
 8009b38:	f7f6 fffa 	bl	8000b30 <__aeabi_fsub>
 8009b3c:	4631      	mov	r1, r6
 8009b3e:	f7f6 fff7 	bl	8000b30 <__aeabi_fsub>
 8009b42:	4601      	mov	r1, r0
 8009b44:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8009b48:	f7f6 fff2 	bl	8000b30 <__aeabi_fsub>
 8009b4c:	eb00 53c4 	add.w	r3, r0, r4, lsl #23
 8009b50:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009b54:	da20      	bge.n	8009b98 <__ieee754_powf+0x690>
 8009b56:	4621      	mov	r1, r4
 8009b58:	f000 f8b8 	bl	8009ccc <scalbnf>
 8009b5c:	4629      	mov	r1, r5
 8009b5e:	e53d      	b.n	80095dc <__ieee754_powf+0xd4>
 8009b60:	4b1c      	ldr	r3, [pc, #112]	; (8009bd4 <__ieee754_powf+0x6cc>)
 8009b62:	429c      	cmp	r4, r3
 8009b64:	dd07      	ble.n	8009b76 <__ieee754_powf+0x66e>
 8009b66:	2100      	movs	r1, #0
 8009b68:	4628      	mov	r0, r5
 8009b6a:	f7f7 fa89 	bl	8001080 <__aeabi_fcmplt>
 8009b6e:	3800      	subs	r0, #0
 8009b70:	bf18      	it	ne
 8009b72:	2001      	movne	r0, #1
 8009b74:	e580      	b.n	8009678 <__ieee754_powf+0x170>
 8009b76:	d109      	bne.n	8009b8c <__ieee754_powf+0x684>
 8009b78:	4639      	mov	r1, r7
 8009b7a:	f7f6 ffd9 	bl	8000b30 <__aeabi_fsub>
 8009b7e:	4631      	mov	r1, r6
 8009b80:	f7f7 fa92 	bl	80010a8 <__aeabi_fcmpge>
 8009b84:	2800      	cmp	r0, #0
 8009b86:	f43f af4f 	beq.w	8009a28 <__ieee754_powf+0x520>
 8009b8a:	e7ec      	b.n	8009b66 <__ieee754_powf+0x65e>
 8009b8c:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 8009b90:	f73f af4a 	bgt.w	8009a28 <__ieee754_powf+0x520>
 8009b94:	2400      	movs	r4, #0
 8009b96:	e763      	b.n	8009a60 <__ieee754_powf+0x558>
 8009b98:	4618      	mov	r0, r3
 8009b9a:	e7df      	b.n	8009b5c <__ieee754_powf+0x654>
 8009b9c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8009ba0:	e50b      	b.n	80095ba <__ieee754_powf+0xb2>
 8009ba2:	2100      	movs	r1, #0
 8009ba4:	e509      	b.n	80095ba <__ieee754_powf+0xb2>
 8009ba6:	2500      	movs	r5, #0
 8009ba8:	e4ef      	b.n	800958a <__ieee754_powf+0x82>
 8009baa:	bf00      	nop
 8009bac:	3338aa3c 	.word	0x3338aa3c
 8009bb0:	007fffff 	.word	0x007fffff
 8009bb4:	3f317200 	.word	0x3f317200
 8009bb8:	3f317218 	.word	0x3f317218
 8009bbc:	35bfbe8c 	.word	0x35bfbe8c
 8009bc0:	3331bb4c 	.word	0x3331bb4c
 8009bc4:	35ddea0e 	.word	0x35ddea0e
 8009bc8:	388ab355 	.word	0x388ab355
 8009bcc:	3b360b61 	.word	0x3b360b61
 8009bd0:	3e2aaaab 	.word	0x3e2aaaab
 8009bd4:	43160000 	.word	0x43160000

08009bd8 <__ieee754_sqrtf>:
 8009bd8:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 8009bdc:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8009be0:	b570      	push	{r4, r5, r6, lr}
 8009be2:	4603      	mov	r3, r0
 8009be4:	4604      	mov	r4, r0
 8009be6:	d309      	bcc.n	8009bfc <__ieee754_sqrtf+0x24>
 8009be8:	4601      	mov	r1, r0
 8009bea:	f7f7 f8ab 	bl	8000d44 <__aeabi_fmul>
 8009bee:	4601      	mov	r1, r0
 8009bf0:	4620      	mov	r0, r4
 8009bf2:	f7f6 ff9f 	bl	8000b34 <__addsf3>
 8009bf6:	4604      	mov	r4, r0
 8009bf8:	4620      	mov	r0, r4
 8009bfa:	bd70      	pop	{r4, r5, r6, pc}
 8009bfc:	2a00      	cmp	r2, #0
 8009bfe:	d0fb      	beq.n	8009bf8 <__ieee754_sqrtf+0x20>
 8009c00:	2800      	cmp	r0, #0
 8009c02:	da06      	bge.n	8009c12 <__ieee754_sqrtf+0x3a>
 8009c04:	4601      	mov	r1, r0
 8009c06:	f7f6 ff93 	bl	8000b30 <__aeabi_fsub>
 8009c0a:	4601      	mov	r1, r0
 8009c0c:	f7f7 f94e 	bl	8000eac <__aeabi_fdiv>
 8009c10:	e7f1      	b.n	8009bf6 <__ieee754_sqrtf+0x1e>
 8009c12:	f010 42ff 	ands.w	r2, r0, #2139095040	; 0x7f800000
 8009c16:	ea4f 51e0 	mov.w	r1, r0, asr #23
 8009c1a:	d029      	beq.n	8009c70 <__ieee754_sqrtf+0x98>
 8009c1c:	f3c3 0216 	ubfx	r2, r3, #0, #23
 8009c20:	07cb      	lsls	r3, r1, #31
 8009c22:	f04f 0300 	mov.w	r3, #0
 8009c26:	f1a1 007f 	sub.w	r0, r1, #127	; 0x7f
 8009c2a:	f04f 0419 	mov.w	r4, #25
 8009c2e:	461e      	mov	r6, r3
 8009c30:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8009c34:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8009c38:	bf58      	it	pl
 8009c3a:	0052      	lslpl	r2, r2, #1
 8009c3c:	1040      	asrs	r0, r0, #1
 8009c3e:	0052      	lsls	r2, r2, #1
 8009c40:	1875      	adds	r5, r6, r1
 8009c42:	4295      	cmp	r5, r2
 8009c44:	bfde      	ittt	le
 8009c46:	186e      	addle	r6, r5, r1
 8009c48:	1b52      	suble	r2, r2, r5
 8009c4a:	185b      	addle	r3, r3, r1
 8009c4c:	3c01      	subs	r4, #1
 8009c4e:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8009c52:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8009c56:	d1f3      	bne.n	8009c40 <__ieee754_sqrtf+0x68>
 8009c58:	b112      	cbz	r2, 8009c60 <__ieee754_sqrtf+0x88>
 8009c5a:	3301      	adds	r3, #1
 8009c5c:	f023 0301 	bic.w	r3, r3, #1
 8009c60:	105c      	asrs	r4, r3, #1
 8009c62:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 8009c66:	eb04 54c0 	add.w	r4, r4, r0, lsl #23
 8009c6a:	e7c5      	b.n	8009bf8 <__ieee754_sqrtf+0x20>
 8009c6c:	005b      	lsls	r3, r3, #1
 8009c6e:	3201      	adds	r2, #1
 8009c70:	0218      	lsls	r0, r3, #8
 8009c72:	d5fb      	bpl.n	8009c6c <__ieee754_sqrtf+0x94>
 8009c74:	3a01      	subs	r2, #1
 8009c76:	1a89      	subs	r1, r1, r2
 8009c78:	e7d0      	b.n	8009c1c <__ieee754_sqrtf+0x44>

08009c7a <with_errnof>:
 8009c7a:	b538      	push	{r3, r4, r5, lr}
 8009c7c:	4604      	mov	r4, r0
 8009c7e:	460d      	mov	r5, r1
 8009c80:	f7fc fe2a 	bl	80068d8 <__errno>
 8009c84:	6005      	str	r5, [r0, #0]
 8009c86:	4620      	mov	r0, r4
 8009c88:	bd38      	pop	{r3, r4, r5, pc}

08009c8a <xflowf>:
 8009c8a:	b508      	push	{r3, lr}
 8009c8c:	b140      	cbz	r0, 8009ca0 <xflowf+0x16>
 8009c8e:	f101 4000 	add.w	r0, r1, #2147483648	; 0x80000000
 8009c92:	f7f7 f857 	bl	8000d44 <__aeabi_fmul>
 8009c96:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8009c9a:	2122      	movs	r1, #34	; 0x22
 8009c9c:	f7ff bfed 	b.w	8009c7a <with_errnof>
 8009ca0:	4608      	mov	r0, r1
 8009ca2:	e7f6      	b.n	8009c92 <xflowf+0x8>

08009ca4 <__math_uflowf>:
 8009ca4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
 8009ca8:	f7ff bfef 	b.w	8009c8a <xflowf>

08009cac <__math_oflowf>:
 8009cac:	f04f 41e0 	mov.w	r1, #1879048192	; 0x70000000
 8009cb0:	f7ff bfeb 	b.w	8009c8a <xflowf>

08009cb4 <fabsf>:
 8009cb4:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8009cb8:	4770      	bx	lr

08009cba <finitef>:
 8009cba:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8009cbe:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8009cc2:	bfac      	ite	ge
 8009cc4:	2000      	movge	r0, #0
 8009cc6:	2001      	movlt	r0, #1
 8009cc8:	4770      	bx	lr
	...

08009ccc <scalbnf>:
 8009ccc:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8009cd0:	b538      	push	{r3, r4, r5, lr}
 8009cd2:	4603      	mov	r3, r0
 8009cd4:	460d      	mov	r5, r1
 8009cd6:	4604      	mov	r4, r0
 8009cd8:	d02a      	beq.n	8009d30 <scalbnf+0x64>
 8009cda:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8009cde:	d304      	bcc.n	8009cea <scalbnf+0x1e>
 8009ce0:	4601      	mov	r1, r0
 8009ce2:	f7f6 ff27 	bl	8000b34 <__addsf3>
 8009ce6:	4603      	mov	r3, r0
 8009ce8:	e022      	b.n	8009d30 <scalbnf+0x64>
 8009cea:	f010 4fff 	tst.w	r0, #2139095040	; 0x7f800000
 8009cee:	d117      	bne.n	8009d20 <scalbnf+0x54>
 8009cf0:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 8009cf4:	f7f7 f826 	bl	8000d44 <__aeabi_fmul>
 8009cf8:	4a17      	ldr	r2, [pc, #92]	; (8009d58 <scalbnf+0x8c>)
 8009cfa:	4603      	mov	r3, r0
 8009cfc:	4295      	cmp	r5, r2
 8009cfe:	db0b      	blt.n	8009d18 <scalbnf+0x4c>
 8009d00:	4604      	mov	r4, r0
 8009d02:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8009d06:	3a19      	subs	r2, #25
 8009d08:	442a      	add	r2, r5
 8009d0a:	2afe      	cmp	r2, #254	; 0xfe
 8009d0c:	dd0a      	ble.n	8009d24 <scalbnf+0x58>
 8009d0e:	4913      	ldr	r1, [pc, #76]	; (8009d5c <scalbnf+0x90>)
 8009d10:	4618      	mov	r0, r3
 8009d12:	f361 001e 	bfi	r0, r1, #0, #31
 8009d16:	e000      	b.n	8009d1a <scalbnf+0x4e>
 8009d18:	4911      	ldr	r1, [pc, #68]	; (8009d60 <scalbnf+0x94>)
 8009d1a:	f7f7 f813 	bl	8000d44 <__aeabi_fmul>
 8009d1e:	e7e2      	b.n	8009ce6 <scalbnf+0x1a>
 8009d20:	0dd2      	lsrs	r2, r2, #23
 8009d22:	e7f1      	b.n	8009d08 <scalbnf+0x3c>
 8009d24:	2a00      	cmp	r2, #0
 8009d26:	dd05      	ble.n	8009d34 <scalbnf+0x68>
 8009d28:	f024 40ff 	bic.w	r0, r4, #2139095040	; 0x7f800000
 8009d2c:	ea40 53c2 	orr.w	r3, r0, r2, lsl #23
 8009d30:	4618      	mov	r0, r3
 8009d32:	bd38      	pop	{r3, r4, r5, pc}
 8009d34:	f112 0f16 	cmn.w	r2, #22
 8009d38:	da05      	bge.n	8009d46 <scalbnf+0x7a>
 8009d3a:	f24c 3250 	movw	r2, #50000	; 0xc350
 8009d3e:	4295      	cmp	r5, r2
 8009d40:	dce5      	bgt.n	8009d0e <scalbnf+0x42>
 8009d42:	4907      	ldr	r1, [pc, #28]	; (8009d60 <scalbnf+0x94>)
 8009d44:	e7e4      	b.n	8009d10 <scalbnf+0x44>
 8009d46:	3219      	adds	r2, #25
 8009d48:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
 8009d4c:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
 8009d50:	ea44 50c2 	orr.w	r0, r4, r2, lsl #23
 8009d54:	e7e1      	b.n	8009d1a <scalbnf+0x4e>
 8009d56:	bf00      	nop
 8009d58:	ffff3cb0 	.word	0xffff3cb0
 8009d5c:	7149f2ca 	.word	0x7149f2ca
 8009d60:	0da24260 	.word	0x0da24260

08009d64 <_init>:
 8009d64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d66:	bf00      	nop
 8009d68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d6a:	bc08      	pop	{r3}
 8009d6c:	469e      	mov	lr, r3
 8009d6e:	4770      	bx	lr

08009d70 <_fini>:
 8009d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d72:	bf00      	nop
 8009d74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d76:	bc08      	pop	{r3}
 8009d78:	469e      	mov	lr, r3
 8009d7a:	4770      	bx	lr
