Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Jul 12 21:28:13 2023
| Host         : desktop02 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
| Design       : fpga
| Device       : xcu250-figd2104-2-e
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 65
+-----------+------------------+-------------------------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                                         | Violations |
+-----------+------------------+-------------------------------------------------------------------------------------+------------+
| TIMING-54 | Critical Warning | Scoped false path, clock group or max delay datapath only constraint between clocks | 1          |
| LUTAR-1   | Warning          | LUT drives async reset alert                                                        | 20         |
| SYNTH-15  | Warning          | Byte wide write enable not inferred                                                 | 8          |
| TIMING-9  | Warning          | Unknown CDC Logic                                                                   | 1          |
| XDCH-2    | Warning          | Same min and max delay values on IO port                                            | 34         |
| CLKC-56   | Advisory         | MMCME4 with global clock driver has no LOC                                          | 1          |
+-----------+------------------+-------------------------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-54#1 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped Clock Group timing constraint is set between clocks pcie_mgt_refclk_1 and pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O (see constraint position 583 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell clk_mmcm_inst_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) clk_mmcm_inst/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/intclk_rrst_n_r[4]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[0]/CLR,
pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/CLR,
pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/CLR,
pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/CLR
pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE,
pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE,
pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE,
pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE,
pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE,
pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE,
pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE,
pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE,
pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE,
pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE,
pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE,
pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE,
pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE,
pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE,
pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE
 (the first 15 of 80 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/bufg_gt_userclk_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_3/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/sys_or_hot_rst_pclk_inst_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) pcie4_uscale_plus_inst/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[0]/PRE,
pcie4_uscale_plus_inst/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[1]/PRE,
pcie4_uscale_plus_inst/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[0]/PRE
pcie4_uscale_plus_inst/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/user_reset_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) pcie4_uscale_plus_inst/inst/user_reset_cdc/arststages_ff_reg[0]/PRE,
pcie4_uscale_plus_inst/inst/user_reset_cdc/arststages_ff_reg[1]/PRE
pcie4_uscale_plus_inst/inst/user_reset_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell qsfp0_cmac_inst/gty_ch_1/sync_reg[3]_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) qsfp0_cmac_inst/sync_reset_rx_ptp_rst_inst/sync_reg_reg[0]/PRE,
qsfp0_cmac_inst/sync_reset_rx_ptp_rst_inst/sync_reg_reg[1]/PRE,
qsfp0_cmac_inst/sync_reset_rx_ptp_rst_inst/sync_reg_reg[2]/PRE
qsfp0_cmac_inst/sync_reset_rx_ptp_rst_inst/sync_reg_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell qsfp0_cmac_inst/gty_ch_1/sync_reset_rx_reset_inst/sync_reg[0]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) qsfp0_cmac_inst/gty_ch_4/sync_reset_rx_reset_inst/sync_reg_reg[0]/PRE,
qsfp0_cmac_inst/gty_ch_4/sync_reset_rx_reset_inst/sync_reg_reg[1]/PRE,
qsfp0_cmac_inst/gty_ch_4/sync_reset_rx_reset_inst/sync_reg_reg[2]/PRE
qsfp0_cmac_inst/gty_ch_4/sync_reset_rx_reset_inst/sync_reg_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell qsfp0_cmac_inst/gty_ch_1/sync_reset_rx_reset_inst/sync_reg[3]_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) qsfp0_cmac_inst/gty_ch_1/sync_reset_rx_reset_inst/sync_reg_reg[0]/PRE,
qsfp0_cmac_inst/gty_ch_1/sync_reset_rx_reset_inst/sync_reg_reg[1]/PRE,
qsfp0_cmac_inst/gty_ch_1/sync_reset_rx_reset_inst/sync_reg_reg[2]/PRE
qsfp0_cmac_inst/gty_ch_1/sync_reset_rx_reset_inst/sync_reg_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell qsfp0_cmac_inst/gty_ch_1/sync_reset_tx_reset_inst/sync_reg[0]_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) qsfp0_cmac_inst/gty_ch_4/sync_reset_tx_reset_inst/sync_reg_reg[0]/PRE,
qsfp0_cmac_inst/gty_ch_4/sync_reset_tx_reset_inst/sync_reg_reg[1]/PRE,
qsfp0_cmac_inst/gty_ch_4/sync_reset_tx_reset_inst/sync_reg_reg[2]/PRE
qsfp0_cmac_inst/gty_ch_4/sync_reset_tx_reset_inst/sync_reg_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell qsfp0_cmac_inst/gty_ch_2/sync_reg[3]_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) qsfp0_cmac_inst/sync_reset_rx_rst_inst/sync_reg_reg[0]/PRE,
qsfp0_cmac_inst/sync_reset_rx_rst_inst/sync_reg_reg[1]/PRE,
qsfp0_cmac_inst/sync_reset_rx_rst_inst/sync_reg_reg[2]/PRE
qsfp0_cmac_inst/sync_reset_rx_rst_inst/sync_reg_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell qsfp0_cmac_inst/gty_ch_2/sync_reg[3]_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) qsfp0_cmac_inst/sync_reset_tx_rst_inst/sync_reg_reg[0]/PRE,
qsfp0_cmac_inst/sync_reset_tx_rst_inst/sync_reg_reg[1]/PRE,
qsfp0_cmac_inst/sync_reset_tx_rst_inst/sync_reg_reg[2]/PRE
qsfp0_cmac_inst/sync_reset_tx_rst_inst/sync_reg_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell qsfp1_cmac_inst/gty_ch_1/sync_reg[3]_i_1__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) qsfp1_cmac_inst/sync_reset_rx_ptp_rst_inst/sync_reg_reg[0]/PRE,
qsfp1_cmac_inst/sync_reset_rx_ptp_rst_inst/sync_reg_reg[1]/PRE,
qsfp1_cmac_inst/sync_reset_rx_ptp_rst_inst/sync_reg_reg[2]/PRE
qsfp1_cmac_inst/sync_reset_rx_ptp_rst_inst/sync_reg_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell qsfp1_cmac_inst/gty_ch_1/sync_reset_rx_reset_inst/sync_reg[0]_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) qsfp1_cmac_inst/gty_ch_4/sync_reset_rx_reset_inst/sync_reg_reg[0]/PRE,
qsfp1_cmac_inst/gty_ch_4/sync_reset_rx_reset_inst/sync_reg_reg[1]/PRE,
qsfp1_cmac_inst/gty_ch_4/sync_reset_rx_reset_inst/sync_reg_reg[2]/PRE
qsfp1_cmac_inst/gty_ch_4/sync_reset_rx_reset_inst/sync_reg_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell qsfp1_cmac_inst/gty_ch_1/sync_reset_rx_reset_inst/sync_reg[3]_i_1__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) qsfp1_cmac_inst/gty_ch_1/sync_reset_rx_reset_inst/sync_reg_reg[0]/PRE,
qsfp1_cmac_inst/gty_ch_1/sync_reset_rx_reset_inst/sync_reg_reg[1]/PRE,
qsfp1_cmac_inst/gty_ch_1/sync_reset_rx_reset_inst/sync_reg_reg[2]/PRE
qsfp1_cmac_inst/gty_ch_1/sync_reset_rx_reset_inst/sync_reg_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell qsfp1_cmac_inst/gty_ch_1/sync_reset_tx_reset_inst/sync_reg[0]_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) qsfp1_cmac_inst/gty_ch_4/sync_reset_tx_reset_inst/sync_reg_reg[0]/PRE,
qsfp1_cmac_inst/gty_ch_4/sync_reset_tx_reset_inst/sync_reg_reg[1]/PRE,
qsfp1_cmac_inst/gty_ch_4/sync_reset_tx_reset_inst/sync_reg_reg[2]/PRE
qsfp1_cmac_inst/gty_ch_4/sync_reset_tx_reset_inst/sync_reg_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell qsfp1_cmac_inst/gty_ch_2/sync_reg[3]_i_1__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) qsfp1_cmac_inst/sync_reset_rx_rst_inst/sync_reg_reg[0]/PRE,
qsfp1_cmac_inst/sync_reset_rx_rst_inst/sync_reg_reg[1]/PRE,
qsfp1_cmac_inst/sync_reset_rx_rst_inst/sync_reg_reg[2]/PRE
qsfp1_cmac_inst/sync_reset_rx_rst_inst/sync_reg_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell qsfp1_cmac_inst/gty_ch_2/sync_reg[3]_i_1__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) qsfp1_cmac_inst/sync_reset_tx_rst_inst/sync_reg_reg[0]/PRE,
qsfp1_cmac_inst/sync_reset_tx_rst_inst/sync_reg_reg[1]/PRE,
qsfp1_cmac_inst/sync_reset_tx_rst_inst/sync_reg_reg[2]/PRE
qsfp1_cmac_inst/sync_reset_tx_rst_inst/sync_reg_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell sync_reset_125mhz_inst/sync_reg[3]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) qsfp0_cmac_inst/gty_ch_1/sync_reset_tx_reset_inst/sync_reg_reg[0]/PRE,
qsfp0_cmac_inst/gty_ch_1/sync_reset_tx_reset_inst/sync_reg_reg[1]/PRE,
qsfp0_cmac_inst/gty_ch_1/sync_reset_tx_reset_inst/sync_reg_reg[2]/PRE
qsfp0_cmac_inst/gty_ch_1/sync_reset_tx_reset_inst/sync_reg_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell sync_reset_125mhz_inst/sync_reg[3]_i_1__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) qsfp1_cmac_inst/gty_ch_1/sync_reset_tx_reset_inst/sync_reg_reg[0]/PRE,
qsfp1_cmac_inst/gty_ch_1/sync_reset_tx_reset_inst/sync_reg_reg[1]/PRE,
qsfp1_cmac_inst/gty_ch_1/sync_reset_tx_reset_inst/sync_reg_reg[2]/PRE
qsfp1_cmac_inst/gty_ch_1/sync_reset_tx_reset_inst/sync_reg_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-15#1 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/queue_ram_reg_0_bram_0 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#2 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/queue_ram_reg_0_bram_1 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#3 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/queue_ram_reg_1_bram_0 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#4 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/queue_ram_reg_1_bram_1 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#5 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/queue_ram_reg_0_bram_0 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#6 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/queue_ram_reg_0_bram_1 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#7 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/queue_ram_reg_1_bram_0 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#8 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/queue_ram_reg_1_bram_1 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'i2c_scl' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {i2c_sda i2c_scl}]
/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc (Line: 185)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'i2c_sda' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {i2c_sda i2c_scl}]
/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc (Line: 185)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'msp_gpio[0]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {{msp_gpio[*]} msp_uart_rxd}]
/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc (Line: 88)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'msp_gpio[1]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {{msp_gpio[*]} msp_uart_rxd}]
/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc (Line: 88)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'msp_gpio[2]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {{msp_gpio[*]} msp_uart_rxd}]
/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc (Line: 88)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'msp_gpio[3]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {{msp_gpio[*]} msp_uart_rxd}]
/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc (Line: 88)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'msp_uart_rxd' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {{msp_gpio[*]} msp_uart_rxd}]
/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc (Line: 88)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'pcie_reset_n' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports pcie_reset_n]
/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc (Line: 260)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'qsfp0_intl' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {qsfp0_modprsl qsfp0_intl}]
/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc (Line: 132)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'qsfp0_modprsl' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {qsfp0_modprsl qsfp0_intl}]
/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc (Line: 132)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'qsfp1_intl' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {qsfp1_modprsl qsfp1_intl}]
/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc (Line: 175)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'qsfp1_modprsl' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {qsfp1_modprsl qsfp1_intl}]
/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc (Line: 175)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sw[0]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {sw[*]}]
/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc (Line: 66)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sw[1]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {sw[*]}]
/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc (Line: 66)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sw[2]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {sw[*]}]
/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc (Line: 66)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sw[3]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {sw[*]}]
/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc (Line: 66)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'i2c_scl' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {i2c_sda i2c_scl}]
/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc (Line: 183)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'i2c_sda' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {i2c_sda i2c_scl}]
/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc (Line: 183)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {led[*]}]
/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc (Line: 51)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {led[*]}]
/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc (Line: 51)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led[2]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {led[*]}]
/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc (Line: 51)
Related violations: <none>

XDCH-2#22 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'msp_uart_txd' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports msp_uart_txd]
/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc (Line: 86)
Related violations: <none>

XDCH-2#23 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'qsfp0_fs[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {qsfp0_modsell qsfp0_resetl qsfp0_lpmode qsfp0_refclk_reset {qsfp0_fs[*]}}]
/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc (Line: 130)
Related violations: <none>

XDCH-2#24 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'qsfp0_fs[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {qsfp0_modsell qsfp0_resetl qsfp0_lpmode qsfp0_refclk_reset {qsfp0_fs[*]}}]
/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc (Line: 130)
Related violations: <none>

XDCH-2#25 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'qsfp0_lpmode' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {qsfp0_modsell qsfp0_resetl qsfp0_lpmode qsfp0_refclk_reset {qsfp0_fs[*]}}]
/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc (Line: 130)
Related violations: <none>

XDCH-2#26 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'qsfp0_modsell' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {qsfp0_modsell qsfp0_resetl qsfp0_lpmode qsfp0_refclk_reset {qsfp0_fs[*]}}]
/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc (Line: 130)
Related violations: <none>

XDCH-2#27 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'qsfp0_refclk_reset' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {qsfp0_modsell qsfp0_resetl qsfp0_lpmode qsfp0_refclk_reset {qsfp0_fs[*]}}]
/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc (Line: 130)
Related violations: <none>

XDCH-2#28 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'qsfp0_resetl' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {qsfp0_modsell qsfp0_resetl qsfp0_lpmode qsfp0_refclk_reset {qsfp0_fs[*]}}]
/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc (Line: 130)
Related violations: <none>

XDCH-2#29 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'qsfp1_fs[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {qsfp1_modsell qsfp1_resetl qsfp1_lpmode qsfp1_refclk_reset {qsfp1_fs[*]}}]
/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc (Line: 173)
Related violations: <none>

XDCH-2#30 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'qsfp1_fs[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {qsfp1_modsell qsfp1_resetl qsfp1_lpmode qsfp1_refclk_reset {qsfp1_fs[*]}}]
/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc (Line: 173)
Related violations: <none>

XDCH-2#31 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'qsfp1_lpmode' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {qsfp1_modsell qsfp1_resetl qsfp1_lpmode qsfp1_refclk_reset {qsfp1_fs[*]}}]
/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc (Line: 173)
Related violations: <none>

XDCH-2#32 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'qsfp1_modsell' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {qsfp1_modsell qsfp1_resetl qsfp1_lpmode qsfp1_refclk_reset {qsfp1_fs[*]}}]
/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc (Line: 173)
Related violations: <none>

XDCH-2#33 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'qsfp1_refclk_reset' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {qsfp1_modsell qsfp1_resetl qsfp1_lpmode qsfp1_refclk_reset {qsfp1_fs[*]}}]
/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc (Line: 173)
Related violations: <none>

XDCH-2#34 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'qsfp1_resetl' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {qsfp1_modsell qsfp1_resetl qsfp1_lpmode qsfp1_refclk_reset {qsfp1_fs[*]}}]
/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc (Line: 173)
Related violations: <none>

CLKC-56#1 Advisory
MMCME4 with global clock driver has no LOC  
The MMCME4_ADV cell clk_mmcm_inst CLKIN1 or CLKIN2 pin is driven by global Clock buffer(s) bufg_gt_qsfp0_mgt_refclk_1_inst and does not have a LOC constraint. It is recommended to LOC the MMCM and use the CLOCK_DEDICATED_ROUTE constraint on the net(s) driven by the global Clock buffer(s).
Related violations: <none>


