Loading db file '/mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/lib/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Updating design information... (UID-85)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : UART_receiver
Version: K-2015.06
Date   : Fri Mar 10 02:02:09 2023
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/lib/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
UART_receiver          tsmc13_wl30       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
UART_receiver                          7.33e-03 6.09e-03 1.99e+06 1.54e-02 100.0
  U_stop_bit_checker (stop_bit_checker)
                                          0.000 1.44e-04 4.51e+04 1.89e-04   1.2
  U_parity_bit_checker (parity_bit_checker)
                                       3.86e-05 1.59e-04 1.47e+05 3.44e-04   2.2
  U_start_bit_checker (start_bit_checker)
                                       8.59e-07 1.46e-04 1.79e+04 1.65e-04   1.1
  U_edge_counter (edge_counter)        1.64e-03 1.30e-03 1.73e+05 3.12e-03  20.2
  U_deserializer (deserializer)        2.90e-07 1.15e-03 3.77e+05 1.53e-03   9.9
  U_data_sampler (data_sampler)        2.98e-03 1.61e-03 6.82e+05 5.27e-03  34.2
  U_UART_receiver_FSM (UART_receiver_FSM)
                                       1.80e-03 1.52e-03 4.99e+05 3.82e-03  24.8
1
