OpenROAD b7631451350809842e4fb0c635c3f3ed7f6b270f 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 4180 5600
[INFO GPL-0005] CoreAreaUxUy: 980020 980000
[INFO GPL-0006] NumInstances: 61784
[INFO GPL-0007] NumPlaceInstances: 60388
[INFO GPL-0008] NumFixedInstances: 1396
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 61343
[INFO GPL-0011] NumPins: 195913
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 984200 984200
[INFO GPL-0014] CoreAreaLxLy: 4180 5600
[INFO GPL-0015] CoreAreaUxUy: 980020 980000
[INFO GPL-0016] CoreArea: 950858496000
[INFO GPL-0017] NonPlaceInstsArea: 1485344000
[INFO GPL-0018] PlaceInstsArea: 360693872000
[INFO GPL-0019] Util(%): 37.99
[INFO GPL-0020] StdInstsArea: 360693872000
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00459585 HPWL: 1108474046
[InitialPlace]  Iter: 2 CG residual: 0.00150518 HPWL: 564177163
[InitialPlace]  Iter: 3 CG residual: 0.00185702 HPWL: 544630523
[InitialPlace]  Iter: 4 CG residual: 0.00080667 HPWL: 529414623
[InitialPlace]  Iter: 5 CG residual: 0.00049798 HPWL: 511578056
[InitialPlace]  Iter: 6 CG residual: 0.00033325 HPWL: 494006295
[InitialPlace]  Iter: 7 CG residual: 0.00019594 HPWL: 479767884
[InitialPlace]  Iter: 8 CG residual: 0.00019850 HPWL: 469591584
[InitialPlace]  Iter: 9 CG residual: 0.00013258 HPWL: 463935046
[InitialPlace]  Iter: 10 CG residual: 0.00014880 HPWL: 460352298
[InitialPlace]  Iter: 11 CG residual: 0.00010663 HPWL: 457670711
[InitialPlace]  Iter: 12 CG residual: 0.00009830 HPWL: 455453700
[InitialPlace]  Iter: 13 CG residual: 0.00008155 HPWL: 453345369
[InitialPlace]  Iter: 14 CG residual: 0.00009945 HPWL: 451887172
[InitialPlace]  Iter: 15 CG residual: 0.00010983 HPWL: 450366148
[InitialPlace]  Iter: 16 CG residual: 0.00007286 HPWL: 448881270
[InitialPlace]  Iter: 17 CG residual: 0.00007484 HPWL: 447680730
[InitialPlace]  Iter: 18 CG residual: 0.00008311 HPWL: 446295034
[InitialPlace]  Iter: 19 CG residual: 0.00006330 HPWL: 445013544
[InitialPlace]  Iter: 20 CG residual: 0.00041064 HPWL: 443664557
[INFO GPL-0031] FillerInit: NumGCells: 96505
[INFO GPL-0032] FillerInit: NumGNets: 61343
[INFO GPL-0033] FillerInit: NumGPins: 195913
[INFO GPL-0023] TargetDensity: 0.60
[INFO GPL-0024] AveragePlaceInstArea: 5972939
[INFO GPL-0025] IdealBinArea: 9954898
[INFO GPL-0026] IdealBinCnt: 95516
[INFO GPL-0027] TotalBinArea: 950858496000
[INFO GPL-0028] BinCnt: 256 256
[INFO GPL-0029] BinSize: 3812 3807
[INFO GPL-0030] NumBins: 65536
[NesterovSolve] Iter: 1 overflow: 0.975692 HPWL: 141763060
[NesterovSolve] Iter: 10 overflow: 0.957676 HPWL: 183681945
[NesterovSolve] Iter: 20 overflow: 0.954556 HPWL: 215404134
[NesterovSolve] Iter: 30 overflow: 0.953799 HPWL: 231159473
[NesterovSolve] Iter: 40 overflow: 0.953328 HPWL: 235566707
[NesterovSolve] Iter: 50 overflow: 0.953752 HPWL: 234597311
[NesterovSolve] Iter: 60 overflow: 0.954044 HPWL: 231551227
[NesterovSolve] Iter: 70 overflow: 0.95458 HPWL: 229392689
[NesterovSolve] Iter: 80 overflow: 0.954877 HPWL: 228868853
[NesterovSolve] Iter: 90 overflow: 0.954739 HPWL: 228420155
[NesterovSolve] Iter: 100 overflow: 0.955017 HPWL: 227183316
[NesterovSolve] Iter: 110 overflow: 0.955415 HPWL: 225664405
[NesterovSolve] Iter: 120 overflow: 0.955537 HPWL: 224568062
[NesterovSolve] Iter: 130 overflow: 0.955432 HPWL: 224312286
[NesterovSolve] Iter: 140 overflow: 0.955645 HPWL: 225093571
[NesterovSolve] Iter: 150 overflow: 0.955048 HPWL: 226272820
[NesterovSolve] Iter: 160 overflow: 0.95415 HPWL: 227870028
[NesterovSolve] Iter: 170 overflow: 0.952667 HPWL: 230772364
[NesterovSolve] Iter: 180 overflow: 0.950068 HPWL: 235542963
[NesterovSolve] Iter: 190 overflow: 0.94598 HPWL: 242379779
[NesterovSolve] Iter: 200 overflow: 0.940218 HPWL: 252396051
[NesterovSolve] Iter: 210 overflow: 0.93425 HPWL: 269009611
[NesterovSolve] Iter: 220 overflow: 0.926578 HPWL: 296126030
[NesterovSolve] Iter: 230 overflow: 0.916791 HPWL: 335132374
[NesterovSolve] Iter: 240 overflow: 0.9046 HPWL: 382484733
[NesterovSolve] Iter: 250 overflow: 0.890447 HPWL: 434605276
[NesterovSolve] Iter: 260 overflow: 0.872967 HPWL: 479021747
[NesterovSolve] Iter: 270 overflow: 0.852133 HPWL: 509901783
[NesterovSolve] Iter: 280 overflow: 0.828173 HPWL: 568803098
[NesterovSolve] Iter: 290 overflow: 0.802901 HPWL: 622857520
[INFO GPL-0100] worst slack -1.13e-10
[INFO GPL-0103] Weighted 7360 nets.
[NesterovSolve] Iter: 300 overflow: 0.776594 HPWL: 641912764
[NesterovSolve] Iter: 310 overflow: 0.758044 HPWL: 638739363
[NesterovSolve] Iter: 320 overflow: 0.71813 HPWL: 676051135
[NesterovSolve] Iter: 330 overflow: 0.678659 HPWL: 720435733
[NesterovSolve] Iter: 340 overflow: 0.633841 HPWL: 749746722
[INFO GPL-0100] worst slack -4.43e-10
[INFO GPL-0103] Weighted 7360 nets.
[NesterovSolve] Snapshot saved at iter = 346
[NesterovSolve] Iter: 350 overflow: 0.585036 HPWL: 770857749
[NesterovSolve] Iter: 360 overflow: 0.535814 HPWL: 784909046
[NesterovSolve] Iter: 370 overflow: 0.483247 HPWL: 789227170
[INFO GPL-0100] worst slack -3.45e-10
[INFO GPL-0103] Weighted 7359 nets.
[NesterovSolve] Iter: 380 overflow: 0.427817 HPWL: 781697524
[NesterovSolve] Iter: 390 overflow: 0.368213 HPWL: 770239513
[NesterovSolve] Iter: 400 overflow: 0.321632 HPWL: 758659672
[NesterovSolve] Iter: 410 overflow: 0.288192 HPWL: 748358224
[INFO GPL-0100] worst slack -2.23e-10
[INFO GPL-0103] Weighted 7357 nets.
[NesterovSolve] Iter: 420 overflow: 0.25559 HPWL: 741920806
[NesterovSolve] Iter: 430 overflow: 0.226973 HPWL: 735824100
[INFO GPL-0100] worst slack -2.06e-10
[INFO GPL-0103] Weighted 7355 nets.
[NesterovSolve] Iter: 440 overflow: 0.199192 HPWL: 731832457
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 4200 4200
[INFO GPL-0038] TileCnt: 234 234
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 54756
[INFO GPL-0063] TotalRouteOverflowH2: 1.0666669607162476
[INFO GPL-0064] TotalRouteOverflowV2: 0.0
[INFO GPL-0065] OverflowTileCnt2: 7
[INFO GPL-0066] 0.5%RC: 1.0013502113426789
[INFO GPL-0067] 1.0%RC: 1.0006751056713394
[INFO GPL-0068] 2.0%RC: 1.0003375528356697
[INFO GPL-0069] 5.0%RC: 1.0001350382277143
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.0010127
[NesterovSolve] Iter: 450 overflow: 0.175053 HPWL: 729292253
[NesterovSolve] Iter: 460 overflow: 0.153463 HPWL: 728793884
[INFO GPL-0100] worst slack -2.01e-10
[INFO GPL-0103] Weighted 7359 nets.
[NesterovSolve] Iter: 470 overflow: 0.135783 HPWL: 729143497
[NesterovSolve] Iter: 480 overflow: 0.118014 HPWL: 730511894
[NesterovSolve] Iter: 490 overflow: 0.103664 HPWL: 733018095
[NesterovSolve] Finished with Overflow: 0.098687

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -6247.72

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -11.37

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -11.37

==========================================================================
global place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[9].sub_unit_i/_2413_/G ^
   0.46
gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_531_/CK ^
   0.00      0.00       0.46


==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/_130_
          (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   546 1296.93                           rst_ni (net)
                  0.93    0.76    1.06 ^ gen_decoderX_units[0].decoder/_130_/RN (DFFR_X1)
                                  1.06   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_decoderX_units[0].decoder/_130_/CK (DFFR_X1)
                          1.34    1.34   library removal time
                                  1.34   data required time
-----------------------------------------------------------------------------
                                  1.34   data required time
                                 -1.06   data arrival time
-----------------------------------------------------------------------------
                                 -0.28   slack (VIOLATED)


Startpoint: encoder/gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2409_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: encoder/gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2376_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v encoder/gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2409_/GN (DLL_X1)
                  0.01    0.04    1.54 ^ encoder/gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2409_/Q (DLL_X1)
     1    0.98                           encoder/gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[1].cg_i.en_latch (net)
                  0.01    0.00    1.54 ^ encoder/gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2376_/A2 (AND2_X1)
                                  1.54   data arrival time

                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                          0.00    1.50   clock reconvergence pessimism
                                  1.50 v encoder/gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2376_/A1 (AND2_X1)
                          0.00    1.50   clock gating hold time
                                  1.50   data required time
-----------------------------------------------------------------------------
                                  1.50   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: encoder/gen_encoder_units[1].encoder_unit/_516_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: encoder/gen_encoder_units[1].encoder_unit/_517_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ encoder/gen_encoder_units[1].encoder_unit/_516_/CK (DFFR_X1)
                  0.01    0.07    0.07 ^ encoder/gen_encoder_units[1].encoder_unit/_516_/QN (DFFR_X1)
     2    2.66                           encoder/gen_encoder_units[1].encoder_unit/_001_ (net)
                  0.01    0.00    0.07 ^ encoder/gen_encoder_units[1].encoder_unit/_388_/A2 (OR2_X1)
                  0.01    0.03    0.09 ^ encoder/gen_encoder_units[1].encoder_unit/_388_/ZN (OR2_X1)
     1    1.77                           encoder/gen_encoder_units[1].encoder_unit/_123_ (net)
                  0.01    0.00    0.09 ^ encoder/gen_encoder_units[1].encoder_unit/_389_/A (INV_X1)
                  0.00    0.01    0.10 v encoder/gen_encoder_units[1].encoder_unit/_389_/ZN (INV_X1)
     1    1.11                           encoder/gen_encoder_units[1].encoder_unit/k_addr_n[2] (net)
                  0.00    0.00    0.10 v encoder/gen_encoder_units[1].encoder_unit/_517_/D (DFFR_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ encoder/gen_encoder_units[1].encoder_unit/_517_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/_130_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   546 1296.93                           rst_ni (net)
                  0.93    0.76    1.06 ^ gen_decoderX_units[0].decoder/_130_/RN (DFFR_X1)
                                  1.06   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_decoderX_units[0].decoder/_130_/CK (DFFR_X1)
                         -0.16    2.84   library recovery time
                                  2.84   data required time
-----------------------------------------------------------------------------
                                  2.84   data required time
                                 -1.06   data arrival time
-----------------------------------------------------------------------------
                                  1.78   slack (MET)


Startpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2925_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2379_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2925_/GN (DLL_X1)
                  0.01    0.07    1.57 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2925_/Q (DLL_X1)
     1    3.53                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/gen_cg_word_iter[9].cg_i.en_latch (net)
                  0.01    0.00    1.57 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2379_/A2 (AND2_X1)
                                  1.57   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2379_/A1 (AND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: encoder/_279_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_544_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ encoder/_279_/CK (DFFR_X1)
                  7.96    7.22    7.22 ^ encoder/_279_/Q (DFFR_X1)
  1874 3950.37                           c_addr_enc_o[0] (net)
                  8.82    2.90   10.12 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1298_/A2 (NOR2_X2)
                  2.81    3.43   13.55 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1298_/ZN (NOR2_X2)
    64  127.01                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0939_ (net)
                  2.81    0.01   13.56 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2196_/A1 (NAND3_X1)
                  0.43    0.39   13.95 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2196_/ZN (NAND3_X1)
     1    1.74                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0663_ (net)
                  0.43    0.00   13.95 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2197_/A2 (NAND2_X1)
                  0.05    0.01   13.96 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2197_/ZN (NAND2_X1)
     1    1.73                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0664_ (net)
                  0.05    0.00   13.96 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2198_/A2 (NOR2_X1)
                  0.03    0.05   14.01 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2198_/ZN (NOR2_X1)
     1    3.09                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0665_ (net)
                  0.03    0.00   14.01 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2206_/A1 (NAND2_X1)
                  0.01    0.02   14.03 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2206_/ZN (NAND2_X1)
     1    1.79                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0673_ (net)
                  0.01    0.00   14.03 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2207_/A2 (NOR2_X1)
                  0.03    0.04   14.08 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2207_/ZN (NOR2_X1)
     1    4.84                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0674_ (net)
                  0.03    0.00   14.08 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2239_/A1 (NAND3_X1)
                  0.02    0.03   14.10 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2239_/ZN (NAND3_X1)
     1    2.64                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read_outputs_subunits[125] (net)
                  0.02    0.00   14.10 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1071_/A2 (NAND2_X1)
                  0.01    0.02   14.12 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1071_/ZN (NAND2_X1)
     1    2.20                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0482_ (net)
                  0.01    0.00   14.12 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1072_/A2 (NAND2_X1)
                  0.01    0.02   14.14 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1072_/ZN (NAND2_X1)
     1    3.66                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0483_ (net)
                  0.01    0.00   14.14 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1076_/A1 (NOR2_X1)
                  0.06    0.07   14.21 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1076_/ZN (NOR2_X1)
     1   10.75                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0487_ (net)
                  0.06    0.00   14.21 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1077_/A2 (AND2_X1)
                  0.01    0.04   14.26 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1077_/ZN (AND2_X1)
     1    2.18                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0488_ (net)
                  0.01    0.00   14.26 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1097_/A1 (NAND2_X1)
                  0.01    0.02   14.27 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1097_/ZN (NAND2_X1)
     1    3.25                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o[13] (net)
                  0.01    0.00   14.27 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_379_/A2 (NAND2_X1)
                  0.06    0.03   14.30 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_379_/ZN (NAND2_X1)
     1    4.23                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_096_ (net)
                  0.06    0.00   14.30 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_380_/A (INV_X1)
                  0.02    0.02   14.32 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_380_/ZN (INV_X1)
     1    5.57                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o_n[13] (net)
                  0.02    0.00   14.32 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_544_/D (DFFR_X1)
                                 14.32   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_544_/CK (DFFR_X1)
                         -0.04    2.96   library setup time
                                  2.96   data required time
-----------------------------------------------------------------------------
                                  2.96   data required time
                                -14.32   data arrival time
-----------------------------------------------------------------------------
                                -11.37   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/_130_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   546 1296.93                           rst_ni (net)
                  0.93    0.76    1.06 ^ gen_decoderX_units[0].decoder/_130_/RN (DFFR_X1)
                                  1.06   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_decoderX_units[0].decoder/_130_/CK (DFFR_X1)
                         -0.16    2.84   library recovery time
                                  2.84   data required time
-----------------------------------------------------------------------------
                                  2.84   data required time
                                 -1.06   data arrival time
-----------------------------------------------------------------------------
                                  1.78   slack (MET)


Startpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2925_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2379_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2925_/GN (DLL_X1)
                  0.01    0.07    1.57 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2925_/Q (DLL_X1)
     1    3.53                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/gen_cg_word_iter[9].cg_i.en_latch (net)
                  0.01    0.00    1.57 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2379_/A2 (AND2_X1)
                                  1.57   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2379_/A1 (AND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: encoder/_279_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_544_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ encoder/_279_/CK (DFFR_X1)
                  7.96    7.22    7.22 ^ encoder/_279_/Q (DFFR_X1)
  1874 3950.37                           c_addr_enc_o[0] (net)
                  8.82    2.90   10.12 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1298_/A2 (NOR2_X2)
                  2.81    3.43   13.55 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1298_/ZN (NOR2_X2)
    64  127.01                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0939_ (net)
                  2.81    0.01   13.56 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2196_/A1 (NAND3_X1)
                  0.43    0.39   13.95 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2196_/ZN (NAND3_X1)
     1    1.74                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0663_ (net)
                  0.43    0.00   13.95 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2197_/A2 (NAND2_X1)
                  0.05    0.01   13.96 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2197_/ZN (NAND2_X1)
     1    1.73                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0664_ (net)
                  0.05    0.00   13.96 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2198_/A2 (NOR2_X1)
                  0.03    0.05   14.01 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2198_/ZN (NOR2_X1)
     1    3.09                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0665_ (net)
                  0.03    0.00   14.01 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2206_/A1 (NAND2_X1)
                  0.01    0.02   14.03 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2206_/ZN (NAND2_X1)
     1    1.79                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0673_ (net)
                  0.01    0.00   14.03 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2207_/A2 (NOR2_X1)
                  0.03    0.04   14.08 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2207_/ZN (NOR2_X1)
     1    4.84                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0674_ (net)
                  0.03    0.00   14.08 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2239_/A1 (NAND3_X1)
                  0.02    0.03   14.10 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2239_/ZN (NAND3_X1)
     1    2.64                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read_outputs_subunits[125] (net)
                  0.02    0.00   14.10 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1071_/A2 (NAND2_X1)
                  0.01    0.02   14.12 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1071_/ZN (NAND2_X1)
     1    2.20                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0482_ (net)
                  0.01    0.00   14.12 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1072_/A2 (NAND2_X1)
                  0.01    0.02   14.14 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1072_/ZN (NAND2_X1)
     1    3.66                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0483_ (net)
                  0.01    0.00   14.14 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1076_/A1 (NOR2_X1)
                  0.06    0.07   14.21 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1076_/ZN (NOR2_X1)
     1   10.75                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0487_ (net)
                  0.06    0.00   14.21 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1077_/A2 (AND2_X1)
                  0.01    0.04   14.26 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1077_/ZN (AND2_X1)
     1    2.18                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0488_ (net)
                  0.01    0.00   14.26 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1097_/A1 (NAND2_X1)
                  0.01    0.02   14.27 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1097_/ZN (NAND2_X1)
     1    3.25                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o[13] (net)
                  0.01    0.00   14.27 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_379_/A2 (NAND2_X1)
                  0.06    0.03   14.30 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_379_/ZN (NAND2_X1)
     1    4.23                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_096_ (net)
                  0.06    0.00   14.30 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_380_/A (INV_X1)
                  0.02    0.02   14.32 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_380_/ZN (INV_X1)
     1    5.57                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o_n[13] (net)
                  0.02    0.00   14.32 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_544_/D (DFFR_X1)
                                 14.32   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_544_/CK (DFFR_X1)
                         -0.04    2.96   library setup time
                                  2.96   data required time
-----------------------------------------------------------------------------
                                  2.96   data required time
                                -14.32   data arrival time
-----------------------------------------------------------------------------
                                -11.37   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.25e-02   1.99e-03   5.70e-04   2.51e-02  53.7%
Combinational          5.35e-03   1.54e-02   8.99e-04   2.17e-02  46.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.79e-02   1.74e-02   1.47e-03   4.67e-02 100.0%
                          59.6%      37.2%       3.1%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 90545 u^2 38% utilization.

Elapsed time: 4:35.21[h:]min:sec. CPU time: user 274.53 sys 0.62 (99%). Peak memory: 718268KB.
