// Seed: 104831662
module module_0 (
    output id_0,
    output id_1,
    input  id_2,
    input  id_3
);
  logic id_4;
  assign id_4 = id_2;
  initial begin
    #1;
    id_1 <= 1;
    if (1 ** 1 - id_2) id_0 <= 1;
  end
  logic id_5;
endmodule
