Reading OpenROAD database at '/home/nakanomiku/DigitalDesign/freq_psc/runs/RUN_2024-10-28_14-46-53/41-openroad-repairantennas/1-diodeinsertion/freq_psc.odb'…
Reading library file at '/home/nakanomiku/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/mr1ix0gwjfwmikfqyrq536nwhj83f0zp-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1
[INFO] Setting input delay to: 1
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   freq_psc
Die area:                 ( 0 0 ) ( 100190 110910 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     646
Number of terminals:      37
Number of snets:          2
Number of nets:           511

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 164.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 17099.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 1826.
[INFO DRT-0033] via shape region query size = 165.
[INFO DRT-0033] met2 shape region query size = 109.
[INFO DRT-0033] via2 shape region query size = 132.
[INFO DRT-0033] met3 shape region query size = 124.
[INFO DRT-0033] via3 shape region query size = 132.
[INFO DRT-0033] met4 shape region query size = 37.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 615 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 158 unique inst patterns.
[INFO DRT-0084]   Complete 248 groups.
#scanned instances     = 646
#unique  instances     = 164
#stdCellGenAp          = 4608
#stdCellValidPlanarAp  = 32
#stdCellValidViaAp     = 3587
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1670
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:32, elapsed time = 00:00:02, memory = 143.35 (MB), peak = 143.35 (MB)

[INFO DRT-0157] Number of guides:     3241

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 14 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 16 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1205.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 890.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 431.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 27.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1637 vertical wires in 1 frboxes and 917 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 137 vertical wires in 1 frboxes and 250 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 152.12 (MB), peak = 152.12 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 152.12 (MB), peak = 152.12 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 165.33 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 157.60 (MB).
    Completing 30% with 21 violations.
    elapsed time = 00:00:02, memory = 161.77 (MB).
    Completing 40% with 75 violations.
    elapsed time = 00:00:02, memory = 179.04 (MB).
    Completing 50% with 75 violations.
    elapsed time = 00:00:04, memory = 182.91 (MB).
    Completing 60% with 87 violations.
    elapsed time = 00:00:06, memory = 183.62 (MB).
[INFO DRT-0199]   Number of violations = 141.
Viol/Layer         li1   met1    via   met2   met3
Metal Spacing        4     26      0     13      9
Min Hole             0      1      0      0      0
Recheck              0     10      0      1      0
Short                0     74      1      2      0
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:06, memory = 544.42 (MB), peak = 544.42 (MB)
Total wire length = 8168 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4360 um.
Total wire length on LAYER met2 = 3659 um.
Total wire length on LAYER met3 = 136 um.
Total wire length on LAYER met4 = 12 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3209.
Up-via summary (total 3209):

-----------------------
 FR_MASTERSLICE       0
            li1    1637
           met1    1541
           met2      29
           met3       2
           met4       0
-----------------------
                   3209


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 141 violations.
    elapsed time = 00:00:00, memory = 553.18 (MB).
    Completing 20% with 141 violations.
    elapsed time = 00:00:00, memory = 554.73 (MB).
    Completing 30% with 141 violations.
    elapsed time = 00:00:00, memory = 557.31 (MB).
    Completing 40% with 141 violations.
    elapsed time = 00:00:00, memory = 557.82 (MB).
    Completing 50% with 134 violations.
    elapsed time = 00:00:00, memory = 315.89 (MB).
    Completing 60% with 134 violations.
    elapsed time = 00:00:01, memory = 321.30 (MB).
    Completing 70% with 132 violations.
    elapsed time = 00:00:01, memory = 321.30 (MB).
    Completing 80% with 132 violations.
    elapsed time = 00:00:02, memory = 321.30 (MB).
    Completing 90% with 127 violations.
    elapsed time = 00:00:03, memory = 321.53 (MB).
    Completing 100% with 63 violations.
    elapsed time = 00:00:03, memory = 321.53 (MB).
[INFO DRT-0199]   Number of violations = 63.
Viol/Layer        met1   met2   met3
Metal Spacing       13      3      9
Short               38      0      0
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:03, memory = 594.55 (MB), peak = 594.55 (MB)
Total wire length = 8085 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4310 um.
Total wire length on LAYER met2 = 3632 um.
Total wire length on LAYER met3 = 129 um.
Total wire length on LAYER met4 = 12 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3194.
Up-via summary (total 3194):

-----------------------
 FR_MASTERSLICE       0
            li1    1637
           met1    1526
           met2      29
           met3       2
           met4       0
-----------------------
                   3194


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 63 violations.
    elapsed time = 00:00:00, memory = 594.55 (MB).
    Completing 20% with 63 violations.
    elapsed time = 00:00:00, memory = 594.55 (MB).
    Completing 30% with 63 violations.
    elapsed time = 00:00:00, memory = 620.07 (MB).
    Completing 40% with 63 violations.
    elapsed time = 00:00:00, memory = 626.00 (MB).
    Completing 50% with 62 violations.
    elapsed time = 00:00:00, memory = 626.00 (MB).
    Completing 60% with 62 violations.
    elapsed time = 00:00:02, memory = 626.00 (MB).
    Completing 70% with 66 violations.
    elapsed time = 00:00:02, memory = 352.98 (MB).
    Completing 80% with 66 violations.
    elapsed time = 00:00:03, memory = 352.98 (MB).
    Completing 90% with 58 violations.
    elapsed time = 00:00:05, memory = 367.41 (MB).
    Completing 100% with 67 violations.
    elapsed time = 00:00:05, memory = 367.41 (MB).
[INFO DRT-0199]   Number of violations = 67.
Viol/Layer        met1   met2
Metal Spacing       13      2
Short               49      3
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:05, memory = 640.43 (MB), peak = 640.43 (MB)
Total wire length = 8152 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4355 um.
Total wire length on LAYER met2 = 3643 um.
Total wire length on LAYER met3 = 152 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3180.
Up-via summary (total 3180):

-----------------------
 FR_MASTERSLICE       0
            li1    1637
           met1    1514
           met2      29
           met3       0
           met4       0
-----------------------
                   3180


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 67 violations.
    elapsed time = 00:00:00, memory = 640.43 (MB).
    Completing 20% with 67 violations.
    elapsed time = 00:00:01, memory = 673.69 (MB).
    Completing 30% with 50 violations.
    elapsed time = 00:00:01, memory = 689.41 (MB).
    Completing 40% with 42 violations.
    elapsed time = 00:00:01, memory = 689.41 (MB).
    Completing 50% with 42 violations.
    elapsed time = 00:00:05, memory = 694.05 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:05, memory = 695.86 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:05, memory = 695.86 (MB), peak = 695.86 (MB)
Total wire length = 8148 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4230 um.
Total wire length on LAYER met2 = 3661 um.
Total wire length on LAYER met3 = 255 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3213.
Up-via summary (total 3213):

-----------------------
 FR_MASTERSLICE       0
            li1    1637
           met1    1531
           met2      45
           met3       0
           met4       0
-----------------------
                   3213


[INFO DRT-0198] Complete detail routing.
Total wire length = 8148 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4230 um.
Total wire length on LAYER met2 = 3661 um.
Total wire length on LAYER met3 = 255 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3213.
Up-via summary (total 3213):

-----------------------
 FR_MASTERSLICE       0
            li1    1637
           met1    1531
           met2      45
           met3       0
           met4       0
-----------------------
                   3213


[INFO DRT-0267] cpu time = 00:01:14, elapsed time = 00:00:22, memory = 695.86 (MB), peak = 695.86 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                64     240.23
  Tap cell                                102     127.62
  Clock buffer                              7     146.39
  Timing Repair Buffer                     53     362.85
  Inverter                                 66     247.74
  Clock inverter                            1      30.03
  Sequential cell                          33     855.82
  Multi-Input combinational cell          320    2467.37
  Total                                   646    4478.04
Writing OpenROAD database to '/home/nakanomiku/DigitalDesign/freq_psc/runs/RUN_2024-10-28_14-46-53/43-openroad-detailedrouting/freq_psc.odb'…
Writing netlist to '/home/nakanomiku/DigitalDesign/freq_psc/runs/RUN_2024-10-28_14-46-53/43-openroad-detailedrouting/freq_psc.nl.v'…
Writing powered netlist to '/home/nakanomiku/DigitalDesign/freq_psc/runs/RUN_2024-10-28_14-46-53/43-openroad-detailedrouting/freq_psc.pnl.v'…
Writing layout to '/home/nakanomiku/DigitalDesign/freq_psc/runs/RUN_2024-10-28_14-46-53/43-openroad-detailedrouting/freq_psc.def'…
Writing timing constraints to '/home/nakanomiku/DigitalDesign/freq_psc/runs/RUN_2024-10-28_14-46-53/43-openroad-detailedrouting/freq_psc.sdc'…
