#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov 28 13:06:09 2024
# Process ID: 11188
# Current directory: D:/Vivado/_DATN/FFT/FFT_update
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23240 D:\Vivado\_DATN\FFT\FFT_update\FFT_update.xpr
# Log file: D:/Vivado/_DATN/FFT/FFT_update/vivado.log
# Journal file: D:/Vivado/_DATN/FFT/FFT_update\vivado.jou
# Running On: DESKTOP-GLV9KF3, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 4, Host memory: 16957 MB
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/_DATN/FFT/FFT_update/FFT_update.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/new/DDS_IP.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/new/FFT_control.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/new/DDS_FFT.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1078.469 ; gain = 261.387
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name dds_compiler -vendor xilinx.com -library ip -version 6.0 -module_name dds_compiler_0
set_property -dict [list \
  CONFIG.DATA_Has_TLAST {Not_Required} \
  CONFIG.Frequency_Resolution {381.4697266} \
  CONFIG.Has_ARESETn {true} \
  CONFIG.Has_Phase_Out {false} \
  CONFIG.Latency {8} \
  CONFIG.M_DATA_Has_TUSER {Not_Required} \
  CONFIG.Noise_Shaping {Auto} \
  CONFIG.Output_Frequency1 {0} \
  CONFIG.Output_Selection {Sine} \
  CONFIG.Output_Width {16} \
  CONFIG.PINC1 {0} \
  CONFIG.Phase_Increment {Programmable} \
  CONFIG.Phase_Width {18} \
  CONFIG.S_PHASE_Has_TUSER {Not_Required} \
  CONFIG.Spurious_Free_Dynamic_Range {96} \
] [get_ips dds_compiler_0]
generate_target {instantiation_template} [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dds_compiler_0'...
generate_target all [get_files  d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dds_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dds_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'dds_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'dds_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dds_compiler_0'...
catch { config_ip_cache -export [get_ips -all dds_compiler_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dds_compiler_0
export_ip_user_files -of_objects [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
launch_runs dds_compiler_0_synth_1 -jobs 4 -scripts_only
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dds_compiler_0
export_simulation -of_objects [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -directory D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files -ipstatic_source_dir D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/modelsim} {questa=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/questa} {riviera=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/riviera} {activehdl=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name dds_compiler -vendor xilinx.com -library ip -version 6.0 -module_name dds_compiler_1
set_property -dict [list \
  CONFIG.DATA_Has_TLAST {Not_Required} \
  CONFIG.Frequency_Resolution {381.4697266} \
  CONFIG.Has_ARESETn {true} \
  CONFIG.Has_Phase_Out {false} \
  CONFIG.Latency {8} \
  CONFIG.M_DATA_Has_TUSER {Not_Required} \
  CONFIG.Noise_Shaping {Auto} \
  CONFIG.Output_Frequency1 {0} \
  CONFIG.Output_Selection {Cosine} \
  CONFIG.Output_Width {16} \
  CONFIG.PINC1 {0} \
  CONFIG.Phase_Increment {Programmable} \
  CONFIG.Phase_Width {18} \
  CONFIG.S_PHASE_Has_TUSER {Not_Required} \
  CONFIG.Spurious_Free_Dynamic_Range {96} \
] [get_ips dds_compiler_1]
generate_target {instantiation_template} [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dds_compiler_1'...
generate_target all [get_files  d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dds_compiler_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dds_compiler_1'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'dds_compiler_1'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'dds_compiler_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dds_compiler_1'...
catch { config_ip_cache -export [get_ips -all dds_compiler_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dds_compiler_1
export_ip_user_files -of_objects [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci]
launch_runs dds_compiler_1_synth_1 -jobs 4 -scripts_only
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dds_compiler_1
export_simulation -of_objects [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci] -directory D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files -ipstatic_source_dir D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/modelsim} {questa=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/questa} {riviera=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/riviera} {activehdl=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name dds_compiler -vendor xilinx.com -library ip -version 6.0 -module_name dds_compiler_2
set_property -dict [list \
  CONFIG.DATA_Has_TLAST {Not_Required} \
  CONFIG.Frequency_Resolution {381.4697266} \
  CONFIG.Has_ARESETn {true} \
  CONFIG.Has_Phase_Out {false} \
  CONFIG.Has_TREADY {true} \
  CONFIG.Latency {14} \
  CONFIG.M_DATA_Has_TUSER {Not_Required} \
  CONFIG.Noise_Shaping {Auto} \
  CONFIG.Output_Frequency1 {0} \
  CONFIG.Output_Selection {Cosine} \
  CONFIG.Output_Width {16} \
  CONFIG.PINC1 {0} \
  CONFIG.Phase_Increment {Programmable} \
  CONFIG.Phase_Width {18} \
  CONFIG.S_PHASE_Has_TUSER {Not_Required} \
  CONFIG.Spurious_Free_Dynamic_Range {96} \
] [get_ips dds_compiler_2]
generate_target {instantiation_template} [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_2/dds_compiler_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dds_compiler_2'...
generate_target all [get_files  d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_2/dds_compiler_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dds_compiler_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dds_compiler_2'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'dds_compiler_2'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'dds_compiler_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dds_compiler_2'...
catch { config_ip_cache -export [get_ips -all dds_compiler_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dds_compiler_2
export_ip_user_files -of_objects [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_2/dds_compiler_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_2/dds_compiler_2.xci]
launch_runs dds_compiler_2_synth_1 -jobs 4 -scripts_only
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dds_compiler_2
export_simulation -of_objects [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_2/dds_compiler_2.xci] -directory D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files -ipstatic_source_dir D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/modelsim} {questa=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/questa} {riviera=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/riviera} {activehdl=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name xfft -vendor xilinx.com -library ip -version 9.1 -module_name xfft_0
set_property -dict [list \
  CONFIG.aresetn {true} \
  CONFIG.implementation_options {pipelined_streaming_io} \
  CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {3} \
  CONFIG.output_ordering {natural_order} \
  CONFIG.scaling_options {unscaled} \
  CONFIG.target_clock_frequency {100} \
  CONFIG.xk_index {true} \
] [get_ips xfft_0]
generate_target {instantiation_template} [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/xfft_0/xfft_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xfft_0'...
generate_target all [get_files  d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/xfft_0/xfft_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xfft_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xfft_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'xfft_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'xfft_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xfft_0'...
catch { config_ip_cache -export [get_ips -all xfft_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: xfft_0
export_ip_user_files -of_objects [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/xfft_0/xfft_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/xfft_0/xfft_0.xci]
launch_runs xfft_0_synth_1 -jobs 4 -scripts_only
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: xfft_0
export_simulation -of_objects [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/xfft_0/xfft_0.xci] -directory D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files -ipstatic_source_dir D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/modelsim} {questa=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/questa} {riviera=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/riviera} {activehdl=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_bd_design "FFT_update"
Wrote  : <D:\Vivado\_DATN\FFT\FFT_update\FFT_update.srcs\sources_1\bd\FFT_update\FFT_update.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PS7-6]  LVCMOS33 (3.3V) is not supported for RGMII interface in Ethernet0. Recommendation is to use 1.8/2.5V IO.
CRITICAL WARNING: [PS7-6]  LVCMOS33 (3.3V) is not supported for RGMII interface in Ethernet0. Recommendation is to use 1.8/2.5V IO.
CRITICAL WARNING: [PS7-6]  LVCMOS33 (3.3V) is not supported for RGMII interface in Ethernet0. Recommendation is to use 1.8/2.5V IO.
set_property -dict [list \
  CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
  CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
  CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} \
  CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
  CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \
  CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
  CONFIG.PCW_MIO_16_SLEW {fast} \
  CONFIG.PCW_MIO_17_SLEW {fast} \
  CONFIG.PCW_MIO_18_SLEW {fast} \
  CONFIG.PCW_MIO_19_SLEW {fast} \
  CONFIG.PCW_MIO_20_SLEW {fast} \
  CONFIG.PCW_MIO_21_SLEW {fast} \
  CONFIG.PCW_MIO_22_SLEW {fast} \
  CONFIG.PCW_MIO_23_SLEW {fast} \
  CONFIG.PCW_MIO_24_SLEW {fast} \
  CONFIG.PCW_MIO_25_SLEW {fast} \
  CONFIG.PCW_MIO_26_SLEW {fast} \
  CONFIG.PCW_MIO_27_SLEW {fast} \
  CONFIG.PCW_MIO_52_SLEW {fast} \
  CONFIG.PCW_MIO_53_SLEW {fast} \
  CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \
  CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
  CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} \
  CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} \
] [get_bd_cells processing_system7_0]
WARNING: [Boardtcl 53-1] No current board_part set.
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
set_property  ip_repo_paths  D:/Vivado/_DATN/FFT/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/_DATN/FFT/ip_repo'.
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado\_DATN\FFT\FFT_update\FFT_update.srcs\sources_1\new\DDS_IP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado\_DATN\FFT\FFT_update\FFT_update.srcs\sources_1\new\DDS_FFT.v:]
ERROR: [Common 17-180] Spawn failed: No error
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myFFT:1.0 myFFT_0
endgroup
create_bd_cell -type module -reference DDS_FFT DDS_FFT_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/_DATN/FFT/ip_repo'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list \
  CONFIG.C_MONITOR_TYPE {Native} \
  CONFIG.C_NUM_OF_PROBES {6} \
  CONFIG.C_PROBE0_WIDTH {48} \
  CONFIG.C_PROBE1_WIDTH {10} \
  CONFIG.C_PROBE3_WIDTH {18} \
  CONFIG.C_PROBE4_WIDTH {18} \
  CONFIG.C_PROBE5_WIDTH {18} \
] [get_bd_cells ila_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins DDS_FFT_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ila_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/myFFT_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins myFFT_0/S00_AXI]
Slave segment '/myFFT_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
endgroup
regenerate_bd_layout
connect_bd_net [get_bd_pins DDS_FFT_0/dds_phase_incr_0] [get_bd_pins myFFT_0/dds_phase_incr_1]
delete_bd_objs [get_bd_nets myFFT_0_dds_phase_incr_1]
connect_bd_net [get_bd_pins myFFT_0/dds_phase_incr_0] [get_bd_pins DDS_FFT_0/dds_phase_incr_0]
connect_bd_net [get_bd_pins DDS_FFT_0/dds_phase_incr_1] [get_bd_pins myFFT_0/dds_phase_incr_1]
connect_bd_net [get_bd_pins myFFT_0/dds_phase_incr_2] [get_bd_pins DDS_FFT_0/dds_phase_incr_2]
connect_bd_net [get_bd_pins DDS_FFT_0/cnt_read] [get_bd_pins myFFT_0/cnt_read]
connect_bd_net [get_bd_pins DDS_FFT_0/fft_m_data_tvalid] [get_bd_pins myFFT_0/fft_m_data_tvalid]
connect_bd_net [get_bd_pins DDS_FFT_0/m_valid] [get_bd_pins myFFT_0/m_valid]
connect_bd_net [get_bd_pins myFFT_0/psd_avg_read] [get_bd_pins DDS_FFT_0/psd_avg_read]
connect_bd_net [get_bd_pins ila_0/probe0] [get_bd_pins DDS_FFT_0/psd_avg_read]
connect_bd_net [get_bd_pins ila_0/probe1] [get_bd_pins myFFT_0/cnt_read]
connect_bd_net [get_bd_pins ila_0/probe2] [get_bd_pins DDS_FFT_0/m_valid]
connect_bd_net [get_bd_pins ila_0/probe3] [get_bd_pins myFFT_0/dds_phase_incr_0]
connect_bd_net [get_bd_pins ila_0/probe4] [get_bd_pins myFFT_0/dds_phase_incr_1]
connect_bd_net [get_bd_pins ila_0/probe5] [get_bd_pins myFFT_0/dds_phase_incr_2]
connect_bd_net [get_bd_pins DDS_FFT_0/rst_n] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
regenerate_bd_layout
save_bd_design
Wrote  : <D:\Vivado\_DATN\FFT\FFT_update\FFT_update.srcs\sources_1\bd\FFT_update\FFT_update.bd> 
Wrote  : <D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/ui/bd_111de174.ui> 
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1681.117 ; gain = 0.000
make_wrapper -files [get_files D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd] -top
INFO: [BD 41-1662] The design 'FFT_update.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\Vivado\_DATN\FFT\FFT_update\FFT_update.srcs\sources_1\bd\FFT_update\FFT_update.bd> 
Wrote  : <D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/ui/bd_111de174.ui> 
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/synth/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/sim/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/hdl/FFT_update_wrapper.v
make_wrapper: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1904.883 ; gain = 208.520
add_files -norecurse d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/hdl/FFT_update_wrapper.v
update_compile_order -fileset sources_1
validate_bd_design -force
make_wrapper -files [get_files D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd] -top
INFO: [BD 41-1662] The design 'FFT_update.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\Vivado\_DATN\FFT\FFT_update\FFT_update.srcs\sources_1\bd\FFT_update\FFT_update.bd> 
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/synth/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/sim/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/hdl/FFT_update_wrapper.v
set_property top FFT_update_wrapper [current_fileset]
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: xfft_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dds_compiler_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dds_compiler_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dds_compiler_0
INFO: [BD 41-1662] The design 'FFT_update.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/synth/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/sim/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/hdl/FFT_update_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myFFT_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DDS_FFT_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_ila_0_0/FFT_update_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/hw_handoff/FFT_update.hwh
Generated Hardware Definition File D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/synth/FFT_update.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP FFT_update_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP FFT_update_ila_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP FFT_update_myFFT_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP FFT_update_rst_ps7_0_100M_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: FFT_update_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: FFT_update_ila_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: FFT_update_myFFT_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: FFT_update_rst_ps7_0_100M_0
[Thu Nov 28 13:26:54 2024] Launched dds_compiler_0_synth_1, dds_compiler_1_synth_1, dds_compiler_2_synth_1, xfft_0_synth_1, FFT_update_processing_system7_0_0_synth_1, FFT_update_myFFT_0_0_synth_1, FFT_update_DDS_FFT_0_0_synth_1, FFT_update_rst_ps7_0_100M_0_synth_1, FFT_update_ila_0_0_synth_1, FFT_update_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
dds_compiler_0_synth_1: D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/dds_compiler_0_synth_1/runme.log
dds_compiler_1_synth_1: D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/dds_compiler_1_synth_1/runme.log
dds_compiler_2_synth_1: D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/dds_compiler_2_synth_1/runme.log
xfft_0_synth_1: D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/xfft_0_synth_1/runme.log
FFT_update_processing_system7_0_0_synth_1: D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/FFT_update_processing_system7_0_0_synth_1/runme.log
FFT_update_myFFT_0_0_synth_1: D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/FFT_update_myFFT_0_0_synth_1/runme.log
FFT_update_DDS_FFT_0_0_synth_1: D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/FFT_update_DDS_FFT_0_0_synth_1/runme.log
FFT_update_rst_ps7_0_100M_0_synth_1: D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/FFT_update_rst_ps7_0_100M_0_synth_1/runme.log
FFT_update_ila_0_0_synth_1: D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/FFT_update_ila_0_0_synth_1/runme.log
FFT_update_auto_pc_0_synth_1: D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/FFT_update_auto_pc_0_synth_1/runme.log
synth_1: D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/synth_1/runme.log
[Thu Nov 28 13:26:55 2024] Launched impl_1...
Run output will be captured here: D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 1964.098 ; gain = 47.605
update_module_reference FFT_update_DDS_FFT_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/_DATN/FFT/ip_repo'.
Upgrading 'D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd'
INFO: [IP_Flow 19-3420] Updated FFT_update_DDS_FFT_0_0 to use current project options
Wrote  : <D:\Vivado\_DATN\FFT\FFT_update\FFT_update.srcs\sources_1\bd\FFT_update\FFT_update.bd> 
Wrote  : <D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/ui/bd_111de174.ui> 
update_module_reference FFT_update_DDS_FFT_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/_DATN/FFT/ip_repo'.
Upgrading 'D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd'
INFO: [IP_Flow 19-3420] Updated FFT_update_DDS_FFT_0_0 to use current project options
Wrote  : <D:\Vivado\_DATN\FFT\FFT_update\FFT_update.srcs\sources_1\bd\FFT_update\FFT_update.bd> 
Wrote  : <D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/ui/bd_111de174.ui> 
update_module_reference FFT_update_DDS_FFT_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/_DATN/FFT/ip_repo'.
Upgrading 'D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd'
INFO: [IP_Flow 19-3420] Updated FFT_update_DDS_FFT_0_0 to use current project options
Wrote  : <D:\Vivado\_DATN\FFT\FFT_update\FFT_update.srcs\sources_1\bd\FFT_update\FFT_update.bd> 
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
regenerate_bd_layout
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
validate_bd_design -force
make_wrapper -files [get_files D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd] -top
INFO: [BD 41-1662] The design 'FFT_update.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\Vivado\_DATN\FFT\FFT_update\FFT_update.srcs\sources_1\bd\FFT_update\FFT_update.bd> 
Wrote  : <D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/ui/bd_111de174.ui> 
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/synth/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/sim/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/hdl/FFT_update_wrapper.v
make_wrapper -files [get_files D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd] -top
INFO: [BD 41-1662] The design 'FFT_update.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/synth/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/sim/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/hdl/FFT_update_wrapper.v
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/synth_1/FFT_update_wrapper.dcp to D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/xfft_0/xfft_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_2/dds_compiler_2.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci' is already up-to-date
INFO: [BD 41-1662] The design 'FFT_update.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/ui/bd_111de174.ui> 
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/synth/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/sim/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/hdl/FFT_update_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block DDS_FFT_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/hw_handoff/FFT_update.hwh
Generated Hardware Definition File D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/synth/FFT_update.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: FFT_update_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry e709134231174772 to dir: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/ip/2022.2/e/7/e709134231174772/FFT_update_auto_pc_0.dcp to d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/ip/2022.2/e/7/e709134231174772/FFT_update_auto_pc_0_sim_netlist.v to d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/ip/2022.2/e/7/e709134231174772/FFT_update_auto_pc_0_sim_netlist.vhdl to d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/ip/2022.2/e/7/e709134231174772/FFT_update_auto_pc_0_stub.v to d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/ip/2022.2/e/7/e709134231174772/FFT_update_auto_pc_0_stub.vhdl to d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP FFT_update_auto_pc_0, cache-ID = e709134231174772; cache size = 32.450 MB.
[Thu Nov 28 13:59:14 2024] Launched FFT_update_DDS_FFT_0_0_synth_1, synth_1...
Run output will be captured here:
FFT_update_DDS_FFT_0_0_synth_1: D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/FFT_update_DDS_FFT_0_0_synth_1/runme.log
synth_1: D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/synth_1/runme.log
[Thu Nov 28 13:59:14 2024] Launched impl_1...
Run output will be captured here: D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2065.773 ; gain = 0.000
set_property -dict [list \
  CONFIG.Has_TREADY {false} \
  CONFIG.Latency {8} \
] [get_ips dds_compiler_2]
generate_target all [get_files  d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_2/dds_compiler_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dds_compiler_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dds_compiler_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dds_compiler_2'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'dds_compiler_2'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'dds_compiler_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dds_compiler_2'...
catch { config_ip_cache -export [get_ips -all dds_compiler_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dds_compiler_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 3286213d27a6c125 to dir: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/ip/dds_compiler_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/ip/2022.2/3/2/3286213d27a6c125/dds_compiler_1.dcp to d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/ip/dds_compiler_2/dds_compiler_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/ip/dds_compiler_2/dds_compiler_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/ip/2022.2/3/2/3286213d27a6c125/dds_compiler_1_sim_netlist.v to d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/ip/dds_compiler_2/dds_compiler_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/ip/dds_compiler_2/dds_compiler_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/ip/2022.2/3/2/3286213d27a6c125/dds_compiler_1_sim_netlist.vhdl to d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/ip/dds_compiler_2/dds_compiler_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/ip/dds_compiler_2/dds_compiler_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/ip/2022.2/3/2/3286213d27a6c125/dds_compiler_1_stub.v to d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/ip/dds_compiler_2/dds_compiler_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/ip/dds_compiler_2/dds_compiler_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/ip/2022.2/3/2/3286213d27a6c125/dds_compiler_1_stub.vhdl to d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/ip/dds_compiler_2/dds_compiler_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/ip/dds_compiler_2/dds_compiler_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dds_compiler_2, cache-ID = 3286213d27a6c125; cache size = 32.450 MB.
catch { [ delete_ip_run [get_ips -all dds_compiler_2] ] }
INFO: [Project 1-386] Moving file 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_2/dds_compiler_2.xci' from fileset 'dds_compiler_2' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_2/dds_compiler_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_2/dds_compiler_2.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_2/dds_compiler_2.xci'
export_simulation -of_objects [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_2/dds_compiler_2.xci] -directory D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files -ipstatic_source_dir D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/modelsim} {questa=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/questa} {riviera=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/riviera} {activehdl=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
regenerate_bd_layout
validate_bd_design -force
delete_bd_objs [get_bd_nets DDS_FFT_0_fft_m_data_tvalid] [get_bd_cells DDS_FFT_0]
open_bd_design {D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd}
update_compile_order -fileset sources_1
open_bd_design {D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd}
open_bd_design {D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd}
create_bd_cell -type module -reference DDS_FFT DDS_FFT_0
connect_bd_net [get_bd_pins DDS_FFT_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins DDS_FFT_0/rst_n] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins DDS_FFT_0/dds_phase_incr_0] [get_bd_pins myFFT_0/dds_phase_incr_0]
connect_bd_net [get_bd_pins DDS_FFT_0/dds_phase_incr_1] [get_bd_pins myFFT_0/dds_phase_incr_1]
connect_bd_net [get_bd_pins DDS_FFT_0/dds_phase_incr_2] [get_bd_pins myFFT_0/dds_phase_incr_2]
connect_bd_net [get_bd_pins DDS_FFT_0/cnt_read] [get_bd_pins myFFT_0/cnt_read]
connect_bd_net [get_bd_pins DDS_FFT_0/fft_m_data_tvalid] [get_bd_pins myFFT_0/fft_m_data_tvalid]
connect_bd_net [get_bd_pins DDS_FFT_0/m_valid] [get_bd_pins myFFT_0/psd_avg_read]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins DDS_FFT_0/m_valid] [get_bd_pins myFFT_0/psd_avg_read]'
connect_bd_net [get_bd_pins DDS_FFT_0/m_valid] [get_bd_pins myFFT_0/m_valid]
connect_bd_net [get_bd_pins DDS_FFT_0/psd_avg_read] [get_bd_pins myFFT_0/psd_avg_read]
regenerate_bd_layout
validate_bd_design
validate_bd_design -force
make_wrapper -files [get_files D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd] -top
INFO: [BD 41-1662] The design 'FFT_update.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\Vivado\_DATN\FFT\FFT_update\FFT_update.srcs\sources_1\bd\FFT_update\FFT_update.bd> 
Wrote  : <D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/ui/bd_111de174.ui> 
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/synth/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/sim/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/hdl/FFT_update_wrapper.v
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd] -top
INFO: [BD 41-1662] The design 'FFT_update.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/synth/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/sim/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/hdl/FFT_update_wrapper.v
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/utils_1/imports/synth_1/FFT_update_wrapper.dcp with file D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/synth_1/FFT_update_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_2/dds_compiler_2.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/xfft_0/xfft_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_2/dds_compiler_2.xci' is already up-to-date
INFO: [BD 41-1662] The design 'FFT_update.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/synth/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/sim/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/hdl/FFT_update_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DDS_FFT_0 .
Exporting to file D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/hw_handoff/FFT_update.hwh
Generated Hardware Definition File D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/synth/FFT_update.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: FFT_update_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry e709134231174772 to dir: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/ip/2022.2/e/7/e709134231174772/FFT_update_auto_pc_0.dcp to d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/ip/2022.2/e/7/e709134231174772/FFT_update_auto_pc_0_sim_netlist.v to d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/ip/2022.2/e/7/e709134231174772/FFT_update_auto_pc_0_sim_netlist.vhdl to d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/ip/2022.2/e/7/e709134231174772/FFT_update_auto_pc_0_stub.v to d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/ip/2022.2/e/7/e709134231174772/FFT_update_auto_pc_0_stub.vhdl to d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP FFT_update_auto_pc_0, cache-ID = e709134231174772; cache size = 32.450 MB.
[Thu Nov 28 14:10:05 2024] Launched FFT_update_DDS_FFT_0_1_synth_1, synth_1...
Run output will be captured here:
FFT_update_DDS_FFT_0_1_synth_1: D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/FFT_update_DDS_FFT_0_1_synth_1/runme.log
synth_1: D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/synth_1/runme.log
[Thu Nov 28 14:10:05 2024] Launched impl_1...
Run output will be captured here: D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2135.242 ; gain = 5.891
open_hw_manager
write_hw_platform -fixed -include_bit -force -file D:/Vivado/_DATN/FFT/FFT_update/FFT_update_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/Vivado/_DATN/FFT/FFT_update/FFT_update_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/Vivado/_DATN/FFT/FFT_update/FFT_update_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2022.2/data/embeddedsw) loading 3 seconds
write_hw_platform: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2273.961 ; gain = 138.719
update_module_reference FFT_update_DDS_FFT_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/_DATN/FFT/ip_repo'.
Upgrading 'D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd'
INFO: [IP_Flow 19-3420] Updated FFT_update_DDS_FFT_0_1 to use current project options
Wrote  : <D:\Vivado\_DATN\FFT\FFT_update\FFT_update.srcs\sources_1\bd\FFT_update\FFT_update.bd> 
Wrote  : <D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/ui/bd_111de174.ui> 
delete_bd_objs [get_bd_nets DDS_FFT_0_fft_m_data_tvalid] [get_bd_cells DDS_FFT_0]
update_compile_order -fileset sources_1
create_bd_cell -type module -reference DDS_FFT DDS_FFT_0
connect_bd_net [get_bd_pins DDS_FFT_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins DDS_FFT_0/rst_n] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins DDS_FFT_0/dds_phase_incr_0] [get_bd_pins myFFT_0/dds_phase_incr_0]
connect_bd_net [get_bd_pins DDS_FFT_0/dds_phase_incr_1] [get_bd_pins myFFT_0/dds_phase_incr_1]
connect_bd_net [get_bd_pins DDS_FFT_0/dds_phase_incr_2] [get_bd_pins myFFT_0/dds_phase_incr_2]
connect_bd_net [get_bd_pins DDS_FFT_0/cnt_read] [get_bd_pins myFFT_0/cnt_read]
connect_bd_net [get_bd_pins DDS_FFT_0/fft_m_data_tvalid] [get_bd_pins myFFT_0/fft_m_data_tvalid]
connect_bd_net [get_bd_pins DDS_FFT_0/m_valid] [get_bd_pins myFFT_0/m_valid]
connect_bd_net [get_bd_pins DDS_FFT_0/psd_avg_read] [get_bd_pins myFFT_0/psd_avg_read]
regenerate_bd_layout
validate_bd_design
validate_bd_design -force
make_wrapper -files [get_files D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd] -top
INFO: [BD 41-1662] The design 'FFT_update.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\Vivado\_DATN\FFT\FFT_update\FFT_update.srcs\sources_1\bd\FFT_update\FFT_update.bd> 
Wrote  : <D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/ui/bd_111de174.ui> 
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/synth/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/sim/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/hdl/FFT_update_wrapper.v
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd] -top
INFO: [BD 41-1662] The design 'FFT_update.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/synth/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/sim/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/hdl/FFT_update_wrapper.v
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/utils_1/imports/synth_1/FFT_update_wrapper.dcp with file D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/synth_1/FFT_update_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_2/dds_compiler_2.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/xfft_0/xfft_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_2/dds_compiler_2.xci' is already up-to-date
INFO: [BD 41-1662] The design 'FFT_update.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/synth/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/sim/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/hdl/FFT_update_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DDS_FFT_0 .
Exporting to file D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/hw_handoff/FFT_update.hwh
Generated Hardware Definition File D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/synth/FFT_update.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: FFT_update_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry e709134231174772 to dir: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/ip/2022.2/e/7/e709134231174772/FFT_update_auto_pc_0.dcp to d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/ip/2022.2/e/7/e709134231174772/FFT_update_auto_pc_0_sim_netlist.v to d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/ip/2022.2/e/7/e709134231174772/FFT_update_auto_pc_0_sim_netlist.vhdl to d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/ip/2022.2/e/7/e709134231174772/FFT_update_auto_pc_0_stub.v to d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/ip/2022.2/e/7/e709134231174772/FFT_update_auto_pc_0_stub.vhdl to d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP FFT_update_auto_pc_0, cache-ID = e709134231174772; cache size = 32.450 MB.
[Thu Nov 28 14:42:24 2024] Launched FFT_update_DDS_FFT_0_2_synth_1, synth_1...
Run output will be captured here:
FFT_update_DDS_FFT_0_2_synth_1: D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/FFT_update_DDS_FFT_0_2_synth_1/runme.log
synth_1: D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/synth_1/runme.log
[Thu Nov 28 14:42:24 2024] Launched impl_1...
Run output will be captured here: D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 2291.387 ; gain = 0.000
write_hw_platform -fixed -include_bit -force -file D:/Vivado/_DATN/FFT/FFT_update/FFT_update_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/Vivado/_DATN/FFT/FFT_update/FFT_update_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/Vivado/_DATN/FFT/FFT_update/FFT_update_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2336.902 ; gain = 45.516
open_bd_design {D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd}
set_property CONFIG.Amplitude_Mode {Unit_Circle} [get_ips dds_compiler_0]
generate_target all [get_files  d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dds_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dds_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dds_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'dds_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'dds_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dds_compiler_0'...
catch { config_ip_cache -export [get_ips -all dds_compiler_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dds_compiler_0
export_ip_user_files -of_objects [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -no_script -sync -force -quiet
reset_run dds_compiler_0_synth_1
launch_runs dds_compiler_0_synth_1 -jobs 4 -scripts_only
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dds_compiler_0
export_simulation -of_objects [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -directory D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files -ipstatic_source_dir D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/modelsim} {questa=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/questa} {riviera=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/riviera} {activehdl=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property CONFIG.Amplitude_Mode {Unit_Circle} [get_ips dds_compiler_1]
generate_target all [get_files  d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dds_compiler_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dds_compiler_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dds_compiler_1'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'dds_compiler_1'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'dds_compiler_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dds_compiler_1'...
catch { config_ip_cache -export [get_ips -all dds_compiler_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dds_compiler_1
export_ip_user_files -of_objects [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci] -no_script -sync -force -quiet
reset_run dds_compiler_1_synth_1
launch_runs dds_compiler_1_synth_1 -jobs 4 -scripts_only
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dds_compiler_1
export_simulation -of_objects [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci] -directory D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files -ipstatic_source_dir D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/modelsim} {questa=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/questa} {riviera=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/riviera} {activehdl=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property CONFIG.Amplitude_Mode {Unit_Circle} [get_ips dds_compiler_2]
generate_target all [get_files  d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_2/dds_compiler_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dds_compiler_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dds_compiler_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dds_compiler_2'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'dds_compiler_2'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'dds_compiler_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dds_compiler_2'...
catch { config_ip_cache -export [get_ips -all dds_compiler_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dds_compiler_2
export_ip_user_files -of_objects [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_2/dds_compiler_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_2/dds_compiler_2.xci]
launch_runs dds_compiler_2_synth_1 -jobs 4 -scripts_only
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dds_compiler_2
export_simulation -of_objects [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_2/dds_compiler_2.xci] -directory D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files -ipstatic_source_dir D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/modelsim} {questa=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/questa} {riviera=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/riviera} {activehdl=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_module_reference FFT_update_DDS_FFT_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/_DATN/FFT/ip_repo'.
Upgrading 'D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd'
INFO: [IP_Flow 19-3420] Updated FFT_update_DDS_FFT_0_2 to use current project options
Wrote  : <D:\Vivado\_DATN\FFT\FFT_update\FFT_update.srcs\sources_1\bd\FFT_update\FFT_update.bd> 
Wrote  : <D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/ui/bd_111de174.ui> 
update_module_reference FFT_update_DDS_FFT_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/_DATN/FFT/ip_repo'.
Upgrading 'D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd'
INFO: [IP_Flow 19-3420] Updated FFT_update_DDS_FFT_0_2 to use current project options
Wrote  : <D:\Vivado\_DATN\FFT\FFT_update\FFT_update.srcs\sources_1\bd\FFT_update\FFT_update.bd> 
update_module_reference FFT_update_DDS_FFT_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/_DATN/FFT/ip_repo'.
Upgrading 'D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd'
INFO: [IP_Flow 19-3420] Updated FFT_update_DDS_FFT_0_2 to use current project options
Wrote  : <D:\Vivado\_DATN\FFT\FFT_update\FFT_update.srcs\sources_1\bd\FFT_update\FFT_update.bd> 
validate_bd_design
update_module_reference FFT_update_DDS_FFT_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/_DATN/FFT/ip_repo'.
Upgrading 'D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd'
INFO: [IP_Flow 19-3420] Updated FFT_update_DDS_FFT_0_2 to use current project options
Wrote  : <D:\Vivado\_DATN\FFT\FFT_update\FFT_update.srcs\sources_1\bd\FFT_update\FFT_update.bd> 
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd] -top
INFO: [BD 41-1662] The design 'FFT_update.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\Vivado\_DATN\FFT\FFT_update\FFT_update.srcs\sources_1\bd\FFT_update\FFT_update.bd> 
Wrote  : <D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/ui/bd_111de174.ui> 
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/synth/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/sim/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/hdl/FFT_update_wrapper.v
make_wrapper -files [get_files D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd] -top
INFO: [BD 41-1662] The design 'FFT_update.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/synth/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/sim/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/hdl/FFT_update_wrapper.v
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/utils_1/imports/synth_1/FFT_update_wrapper.dcp with file D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/synth_1/FFT_update_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/xfft_0/xfft_0.xci' is already up-to-date
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dds_compiler_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dds_compiler_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dds_compiler_0
INFO: [BD 41-1662] The design 'FFT_update.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/synth/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/sim/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/hdl/FFT_update_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block DDS_FFT_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/hw_handoff/FFT_update.hwh
Generated Hardware Definition File D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/synth/FFT_update.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: FFT_update_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry e709134231174772 to dir: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/ip/2022.2/e/7/e709134231174772/FFT_update_auto_pc_0.dcp to d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/ip/2022.2/e/7/e709134231174772/FFT_update_auto_pc_0_sim_netlist.v to d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/ip/2022.2/e/7/e709134231174772/FFT_update_auto_pc_0_sim_netlist.vhdl to d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/ip/2022.2/e/7/e709134231174772/FFT_update_auto_pc_0_stub.v to d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/ip/2022.2/e/7/e709134231174772/FFT_update_auto_pc_0_stub.vhdl to d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP FFT_update_auto_pc_0, cache-ID = e709134231174772; cache size = 32.450 MB.
[Thu Nov 28 15:05:06 2024] Launched dds_compiler_0_synth_1, dds_compiler_1_synth_1, dds_compiler_2_synth_1, FFT_update_DDS_FFT_0_2_synth_1, synth_1...
Run output will be captured here:
dds_compiler_0_synth_1: D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/dds_compiler_0_synth_1/runme.log
dds_compiler_1_synth_1: D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/dds_compiler_1_synth_1/runme.log
dds_compiler_2_synth_1: D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/dds_compiler_2_synth_1/runme.log
FFT_update_DDS_FFT_0_2_synth_1: D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/FFT_update_DDS_FFT_0_2_synth_1/runme.log
synth_1: D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/synth_1/runme.log
[Thu Nov 28 15:05:06 2024] Launched impl_1...
Run output will be captured here: D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2465.328 ; gain = 0.000
write_hw_platform -fixed -include_bit -force -file D:/Vivado/_DATN/FFT/FFT_update/FFT_update_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/Vivado/_DATN/FFT/FFT_update/FFT_update_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/Vivado/_DATN/FFT/FFT_update/FFT_update_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2485.520 ; gain = 20.191
open_bd_design {D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd}
ipx::edit_ip_in_project -upgrade true -name myFFT_v1_0_project -directory D:/Vivado/_DATN/FFT/FFT_update/FFT_update.tmp/myFFT_v1_0_project d:/Vivado/_DATN/FFT/ip_repo/myFFT_1_0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2542.320 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/_DATN/FFT/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2542.320 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/Vivado/_DATN/FFT/ip_repo/myFFT_1_0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/Vivado/_DATN/FFT/ip_repo/myFFT_1_0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Vivado/_DATN/FFT/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Vivado/_DATN/FFT/ip_repo'
delete_bd_objs [get_bd_nets DDS_FFT_0_fft_m_data_tvalid] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells myFFT_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myFFT:1.0 myFFT_0
endgroup
set_property location {2.5 765 -91} [get_bd_cells myFFT_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/myFFT_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins myFFT_0/S00_AXI]
Slave segment '/myFFT_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
regenerate_bd_layout
connect_bd_net [get_bd_pins myFFT_0/dds_phase_incr_0] [get_bd_pins ila_0/probe3]
connect_bd_net [get_bd_pins myFFT_0/dds_phase_incr_1] [get_bd_pins ila_0/probe4]
update_module_reference FFT_update_DDS_FFT_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/_DATN/FFT/ip_repo'.
Upgrading 'D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd'
INFO: [IP_Flow 19-3420] Updated FFT_update_DDS_FFT_0_2 to use current project options
WARNING: [BD 41-597] NET <myFFT_0_cnt_read> has no source
WARNING: [BD 41-597] NET <myFFT_0_dds_phase_incr_2> has no source
Wrote  : <D:\Vivado\_DATN\FFT\FFT_update\FFT_update.srcs\sources_1\bd\FFT_update\FFT_update.bd> 
Wrote  : <D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/ui/bd_111de174.ui> 
create_bd_cell -type module -reference DDS_FFT DDS_FFT_1
delete_bd_objs [get_bd_cells DDS_FFT_1]
save_bd_design
WARNING: [BD 41-597] NET <myFFT_0_cnt_read> has no source
WARNING: [BD 41-597] NET <myFFT_0_dds_phase_incr_2> has no source
Wrote  : <D:\Vivado\_DATN\FFT\FFT_update\FFT_update.srcs\sources_1\bd\FFT_update\FFT_update.bd> 
Wrote  : <D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/ui/bd_111de174.ui> 
open_bd_design {D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd}
update_module_reference {FFT_update_DDS_FFT_0_2 FFT_update_DDS_FFT_1_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/_DATN/FFT/ip_repo'.
Upgrading 'D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd'
INFO: [IP_Flow 19-3420] Updated FFT_update_DDS_FFT_0_2 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pos_radar'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'FFT_update_DDS_FFT_0_2'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'FFT_update_DDS_FFT_0_2' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <myFFT_0_cnt_read> has no source
WARNING: [BD 41-597] NET <myFFT_0_dds_phase_incr_2> has no source
Wrote  : <D:\Vivado\_DATN\FFT\FFT_update\FFT_update.srcs\sources_1\bd\FFT_update\FFT_update.bd> 
Wrote  : <D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/ui/bd_111de174.ui> 
connect_bd_net [get_bd_pins DDS_FFT_0/pos_radar] [get_bd_pins myFFT_0/pos_radar]
connect_bd_net [get_bd_pins myFFT_0/cnt_read] [get_bd_pins DDS_FFT_0/cnt_read]
connect_bd_net [get_bd_pins myFFT_0/dds_phase_incr_2] [get_bd_pins ila_0/probe5]
connect_bd_net [get_bd_pins myFFT_0/fft_m_data_tvalid] [get_bd_pins DDS_FFT_0/fft_m_data_tvalid]
connect_bd_net [get_bd_pins myFFT_0/m_valid] [get_bd_pins DDS_FFT_0/m_valid]
connect_bd_net [get_bd_pins myFFT_0/psd_avg_read] [get_bd_pins DDS_FFT_0/psd_avg_read]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list \
  CONFIG.C_NUM_OF_PROBES {7} \
  CONFIG.C_PROBE6_WIDTH {3} \
] [get_bd_cells ila_0]
endgroup
connect_bd_net [get_bd_pins ila_0/probe6] [get_bd_pins myFFT_0/pos_radar]
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd] -top
INFO: [BD 41-1662] The design 'FFT_update.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\Vivado\_DATN\FFT\FFT_update\FFT_update.srcs\sources_1\bd\FFT_update\FFT_update.bd> 
Wrote  : <D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/ui/bd_111de174.ui> 
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/synth/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/sim/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/hdl/FFT_update_wrapper.v
validate_bd_design -force
make_wrapper -files [get_files D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd] -top
INFO: [BD 41-1662] The design 'FFT_update.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\Vivado\_DATN\FFT\FFT_update\FFT_update.srcs\sources_1\bd\FFT_update\FFT_update.bd> 
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/synth/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/sim/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/hdl/FFT_update_wrapper.v
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/utils_1/imports/synth_1/FFT_update_wrapper.dcp with file D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/synth_1/FFT_update_wrapper.dcp
reset_run FFT_update_ila_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/xfft_0/xfft_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_2/dds_compiler_2.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci' is already up-to-date
INFO: [BD 41-1662] The design 'FFT_update.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/synth/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/sim/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/hdl/FFT_update_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_ila_0_0/FFT_update_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DDS_FFT_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myFFT_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/hw_handoff/FFT_update.hwh
Generated Hardware Definition File D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/synth/FFT_update.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP FFT_update_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP FFT_update_ila_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP FFT_update_myFFT_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: FFT_update_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry e709134231174772 to dir: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/ip/2022.2/e/7/e709134231174772/FFT_update_auto_pc_0.dcp to d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/ip/2022.2/e/7/e709134231174772/FFT_update_auto_pc_0_sim_netlist.v to d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/ip/2022.2/e/7/e709134231174772/FFT_update_auto_pc_0_sim_netlist.vhdl to d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/ip/2022.2/e/7/e709134231174772/FFT_update_auto_pc_0_stub.v to d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/ip/2022.2/e/7/e709134231174772/FFT_update_auto_pc_0_stub.vhdl to d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP FFT_update_auto_pc_0, cache-ID = e709134231174772; cache size = 33.793 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: FFT_update_ila_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: FFT_update_myFFT_0_1
[Fri Nov 29 03:08:27 2024] Launched FFT_update_ila_0_0_synth_1, FFT_update_myFFT_0_1_synth_1, FFT_update_DDS_FFT_0_2_synth_1, synth_1...
Run output will be captured here:
FFT_update_ila_0_0_synth_1: D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/FFT_update_ila_0_0_synth_1/runme.log
FFT_update_myFFT_0_1_synth_1: D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/FFT_update_myFFT_0_1_synth_1/runme.log
FFT_update_DDS_FFT_0_2_synth_1: D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/FFT_update_DDS_FFT_0_2_synth_1/runme.log
synth_1: D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/synth_1/runme.log
[Fri Nov 29 03:08:27 2024] Launched impl_1...
Run output will be captured here: D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 2605.039 ; gain = 0.000
write_hw_platform -fixed -include_bit -force -file D:/Vivado/_DATN/FFT/FFT_update/FFT_update_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/Vivado/_DATN/FFT/FFT_update/FFT_update_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/Vivado/_DATN/FFT/FFT_update/FFT_update_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2690.547 ; gain = 85.508
regenerate_bd_layout
update_module_reference FFT_update_DDS_FFT_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/_DATN/FFT/ip_repo'.
Upgrading 'D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd'
INFO: [IP_Flow 19-3420] Updated FFT_update_DDS_FFT_0_2 to use current project options
Wrote  : <D:\Vivado\_DATN\FFT\FFT_update\FFT_update.srcs\sources_1\bd\FFT_update\FFT_update.bd> 
Wrote  : <D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/ui/bd_111de174.ui> 
regenerate_bd_layout
update_module_reference FFT_update_DDS_FFT_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/_DATN/FFT/ip_repo'.
Upgrading 'D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd'
INFO: [IP_Flow 19-3420] Updated FFT_update_DDS_FFT_0_2 to use current project options
Wrote  : <D:\Vivado\_DATN\FFT\FFT_update\FFT_update.srcs\sources_1\bd\FFT_update\FFT_update.bd> 
Wrote  : <D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/ui/bd_111de174.ui> 
regenerate_bd_layout
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2708.844 ; gain = 0.000
update_module_reference FFT_update_DDS_FFT_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/_DATN/FFT/ip_repo'.
Upgrading 'D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd'
INFO: [IP_Flow 19-3420] Updated FFT_update_DDS_FFT_0_2 to use current project options
Wrote  : <D:\Vivado\_DATN\FFT\FFT_update\FFT_update.srcs\sources_1\bd\FFT_update\FFT_update.bd> 
update_module_reference FFT_update_DDS_FFT_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/_DATN/FFT/ip_repo'.
Upgrading 'D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd'
INFO: [IP_Flow 19-3420] Updated FFT_update_DDS_FFT_0_2 to use current project options
Wrote  : <D:\Vivado\_DATN\FFT\FFT_update\FFT_update.srcs\sources_1\bd\FFT_update\FFT_update.bd> 
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2709.859 ; gain = 0.000
update_module_reference FFT_update_DDS_FFT_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/_DATN/FFT/ip_repo'.
Upgrading 'D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd'
INFO: [IP_Flow 19-3420] Updated FFT_update_DDS_FFT_0_2 to use current project options
Wrote  : <D:\Vivado\_DATN\FFT\FFT_update\FFT_update.srcs\sources_1\bd\FFT_update\FFT_update.bd> 
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2709.859 ; gain = 0.000
make_wrapper -files [get_files D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd] -top
INFO: [BD 41-1662] The design 'FFT_update.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\Vivado\_DATN\FFT\FFT_update\FFT_update.srcs\sources_1\bd\FFT_update\FFT_update.bd> 
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/synth/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/sim/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/hdl/FFT_update_wrapper.v
make_wrapper -files [get_files D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd] -top
INFO: [BD 41-1662] The design 'FFT_update.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/synth/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/sim/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/hdl/FFT_update_wrapper.v
make_wrapper -files [get_files D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd] -top
INFO: [BD 41-1662] The design 'FFT_update.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/synth/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/sim/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/hdl/FFT_update_wrapper.v
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/utils_1/imports/synth_1/FFT_update_wrapper.dcp with file D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/synth_1/FFT_update_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/xfft_0/xfft_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_2/dds_compiler_2.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci' is already up-to-date
INFO: [BD 41-1662] The design 'FFT_update.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/synth/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/sim/FFT_update.v
Verilog Output written to : D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/hdl/FFT_update_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block DDS_FFT_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/hw_handoff/FFT_update.hwh
Generated Hardware Definition File D:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/synth/FFT_update.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: FFT_update_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry e709134231174772 to dir: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/ip/2022.2/e/7/e709134231174772/FFT_update_auto_pc_0.dcp to d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/ip/2022.2/e/7/e709134231174772/FFT_update_auto_pc_0_sim_netlist.v to d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/ip/2022.2/e/7/e709134231174772/FFT_update_auto_pc_0_sim_netlist.vhdl to d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/ip/2022.2/e/7/e709134231174772/FFT_update_auto_pc_0_stub.v to d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/ip/2022.2/e/7/e709134231174772/FFT_update_auto_pc_0_stub.vhdl to d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP FFT_update_auto_pc_0, cache-ID = e709134231174772; cache size = 42.093 MB.
[Fri Nov 29 13:49:19 2024] Launched FFT_update_DDS_FFT_0_2_synth_1, synth_1...
Run output will be captured here:
FFT_update_DDS_FFT_0_2_synth_1: D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/FFT_update_DDS_FFT_0_2_synth_1/runme.log
synth_1: D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/synth_1/runme.log
[Fri Nov 29 13:49:19 2024] Launched impl_1...
Run output will be captured here: D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 2709.859 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_DDS_FFT_0_2/FFT_update_DDS_FFT_0_2.dcp' for cell 'FFT_update_i/DDS_FFT_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_ila_0_0/FFT_update_ila_0_0.dcp' for cell 'FFT_update_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_myFFT_0_1/FFT_update_myFFT_0_1.dcp' for cell 'FFT_update_i/myFFT_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_processing_system7_0_0/FFT_update_processing_system7_0_0.dcp' for cell 'FFT_update_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_rst_ps7_0_100M_0/FFT_update_rst_ps7_0_100M_0.dcp' for cell 'FFT_update_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_auto_pc_0/FFT_update_auto_pc_0.dcp' for cell 'FFT_update_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.dcp' for cell 'FFT_update_i/DDS_FFT_0/inst/dds0/inst_dds_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/ip/dds_compiler_1/dds_compiler_1.dcp' for cell 'FFT_update_i/DDS_FFT_0/inst/dds1/inst_dds_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/ip/dds_compiler_2/dds_compiler_2.dcp' for cell 'FFT_update_i/DDS_FFT_0/inst/dds2/inst_dds_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/ip/xfft_0/xfft_0.dcp' for cell 'FFT_update_i/DDS_FFT_0/inst/dut/u_fft'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.705 . Memory (MB): peak = 2754.797 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 926 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: FFT_update_i/ila_0 UUID: 9fc5c67b-4334-528b-a708-0502e47d98ed 
Parsing XDC File [d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_processing_system7_0_0/FFT_update_processing_system7_0_0.xdc] for cell 'FFT_update_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_processing_system7_0_0/FFT_update_processing_system7_0_0.xdc] for cell 'FFT_update_i/processing_system7_0/inst'
Parsing XDC File [d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'FFT_update_i/ila_0/inst'
Finished Parsing XDC File [d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'FFT_update_i/ila_0/inst'
Parsing XDC File [d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'FFT_update_i/ila_0/inst'
Finished Parsing XDC File [d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'FFT_update_i/ila_0/inst'
Parsing XDC File [d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_rst_ps7_0_100M_0/FFT_update_rst_ps7_0_100M_0_board.xdc] for cell 'FFT_update_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_rst_ps7_0_100M_0/FFT_update_rst_ps7_0_100M_0_board.xdc] for cell 'FFT_update_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_rst_ps7_0_100M_0/FFT_update_rst_ps7_0_100M_0.xdc] for cell 'FFT_update_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/ip/FFT_update_rst_ps7_0_100M_0/FFT_update_rst_ps7_0_100M_0.xdc] for cell 'FFT_update_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2910.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 355 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 104 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 220 instances
  RAM64X1S => RAM64X1S (RAMS64E): 31 instances

open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 3019.227 ; gain = 309.367
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 3589.055 ; gain = 562.047
write_hw_platform -fixed -include_bit -force -file D:/Vivado/_DATN/FFT/FFT_update/FFT_update_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/Vivado/_DATN/FFT/FFT_update/FFT_update_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/Vivado/_DATN/FFT/FFT_update/FFT_update_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3827.555 ; gain = 172.355
write_hw_platform -fixed -include_bit -force -file D:/Vivado/_DATN/FFT/FFT_update/FFT_update_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/Vivado/_DATN/FFT/FFT_update/FFT_update_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/Vivado/_DATN/FFT/FFT_update/FFT_update_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3845.375 ; gain = 17.820
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-06:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 5813.598 ; gain = 1945.293
set_property PROGRAM.FILE {D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/impl_1/FFT_update_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/impl_1/FFT_update_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/impl_1/FFT_update_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {FFT_update_i/myFFT_0_pos_radar} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Nov-30 15:05:02
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Nov-30 15:05:02
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/Vivado/_DATN/FFT/FFT_update/FFT_update.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Nov-30 15:05:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Nov-30 15:05:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/Vivado/_DATN/FFT/FFT_update/FFT_update.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq3'bXXX [get_hw_probes FFT_update_i/myFFT_0_pos_radar -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq3'u0 [get_hw_probes FFT_update_i/myFFT_0_pos_radar -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq3'u1 [get_hw_probes FFT_update_i/myFFT_0_pos_radar -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Nov-30 15:06:56
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2024-Nov-30 15:06:57
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Nov-30 15:06:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Nov-30 15:06:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/Vivado/_DATN/FFT/FFT_update/FFT_update.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Nov-30 17:55:14
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Nov-30 17:55:14
ERROR: [Common 17-49] Internal Data Exception: Assertion failed:r:/wall1/workspaces/wall523/sub/HEAD/src/shared/labtools/la/LTDHWProbeUtils.cxx:332:class HDDCProbeData __cdecl LTDHWProbeUtils::getProbeILAData(class HDDCProbeInterface *,class ILAData::AbstractILAData *):sampleCount == bitset.size()
save_wave_config {D:/Vivado/_DATN/FFT/FFT_update/FFT_update.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 30 18:15:53 2024...
