
*** Running vivado
    with args -log instr_ram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source instr_ram.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source instr_ram.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP instr_ram, cache-ID = 7f782f081cbb657b.
INFO: [Common 17-206] Exiting Vivado at Thu Dec  3 12:25:12 2020...
