// Seed: 2806069846
module module_0 (
    input uwire id_0,
    output wor id_1,
    input supply1 id_2,
    output tri id_3,
    output wor id_4,
    output tri0 id_5
);
  assign id_3 = id_0;
  logic [7:0] id_7;
  wire id_8;
  tri1 id_9 = 1;
  assign id_7[1] = 1;
endmodule
module module_1 (
    input  wand id_0
    , id_5,
    output wire id_1,
    inout  wire id_2,
    input  tri  id_3
);
  wire id_6;
  id_7(
      id_1, 1, id_2
  ); module_0(
      id_3, id_1, id_0, id_2, id_2, id_2
  );
endmodule
