Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Aug 23 10:54:53 2019
| Host         : MXGUA05NBC18560 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_spi_master_control_sets_placed.rpt
| Design       : top_spi_master
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              71 |           30 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              46 |           12 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+------------------------------------+------------------+------------------+----------------+
|  wires[clk]    | SPI_CTRL/FSM_onehot_state_reg[0]_0 | SEND_COMM/rst    |                1 |              2 |
|  wires[clk]    | SPI_CTRL/E[0]                      | SEND_COMM/rst    |                1 |              8 |
|  clk_IBUF_BUFG |                                    | SEND_COMM/rst    |               13 |             29 |
|  wires[clk]    | SEND_COMM/cnt_comm                 | SEND_COMM/rst    |               10 |             36 |
|  wires[clk]    |                                    | SEND_COMM/rst    |               17 |             42 |
+----------------+------------------------------------+------------------+------------------+----------------+


