#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Feb  6 22:15:48 2020
# Process ID: 11752
# Current directory: E:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.runs/impl_1
# Command line: vivado.exe -log ddr3_hdmi.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ddr3_hdmi.tcl -notrace
# Log file: E:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.runs/impl_1/ddr3_hdmi.vdi
# Journal file: E:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source ddr3_hdmi.tcl -notrace
Command: link_design -top ddr3_hdmi -part xc7a75tfgg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 573 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a75tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/ila_hdmi_buffer/ila_v6_2/constraints/ila_impl.xdc] for cell 'inst_ila_ddr/inst'
Finished Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/ila_hdmi_buffer/ila_v6_2/constraints/ila_impl.xdc] for cell 'inst_ila_ddr/inst'
Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/ila_hdmi_buffer/ila_v6_2/constraints/ila.xdc] for cell 'inst_ila_ddr/inst'
Finished Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/ila_hdmi_buffer/ila_v6_2/constraints/ila.xdc] for cell 'inst_ila_ddr/inst'
Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/ila_64bit/ila_v6_2/constraints/ila_impl.xdc] for cell 'inst_bit8to128/inst_ila_uart_buffer/inst'
Finished Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/ila_64bit/ila_v6_2/constraints/ila_impl.xdc] for cell 'inst_bit8to128/inst_ila_uart_buffer/inst'
Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/ila_64bit/ila_v6_2/constraints/ila.xdc] for cell 'inst_bit8to128/inst_ila_uart_buffer/inst'
Finished Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/ila_64bit/ila_v6_2/constraints/ila.xdc] for cell 'inst_bit8to128/inst_ila_uart_buffer/inst'
Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/asfifo_wr16x1024_rd128x128/asfifo_wr16x1024_rd128x128.xdc] for cell 'inst_bit8to128/inst_uart_fifo/U0'
Finished Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/asfifo_wr16x1024_rd128x128/asfifo_wr16x1024_rd128x128.xdc] for cell 'inst_bit8to128/inst_uart_fifo/U0'
Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/hdmi_buffer_fifo/hdmi_buffer_fifo.xdc] for cell 'inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0'
Finished Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/hdmi_buffer_fifo/hdmi_buffer_fifo.xdc] for cell 'inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0'
Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/rd_data_fifo/rd_data_fifo.xdc] for cell 'inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0'
Finished Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/rd_data_fifo/rd_data_fifo.xdc] for cell 'inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0'
Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0'
Finished Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0'
Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'inst_wr_cmd_fifo_ctrl/inst_wr_cmd_fifo/U0'
Finished Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'inst_wr_cmd_fifo_ctrl/inst_wr_cmd_fifo/U0'
Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/wr_data_fifo/wr_data_fifo.xdc] for cell 'inst_wr_data_fifo_ctrl/inst_wr_data_fifo/U0'
Finished Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/wr_data_fifo/wr_data_fifo.xdc] for cell 'inst_wr_data_fifo_ctrl/inst_wr_data_fifo/U0'
Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/constraints/ddr3_ctrl.xdc] for cell 'u_ddr3_ctrl'
Finished Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/constraints/ddr3_ctrl.xdc] for cell 'u_ddr3_ctrl'
Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/hdmi_clk_gen/hdmi_clk_gen_board.xdc] for cell 'inst_hdmi_clk_gen/inst'
Finished Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/hdmi_clk_gen/hdmi_clk_gen_board.xdc] for cell 'inst_hdmi_clk_gen/inst'
Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/hdmi_clk_gen/hdmi_clk_gen.xdc] for cell 'inst_hdmi_clk_gen/inst'
Finished Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/hdmi_clk_gen/hdmi_clk_gen.xdc] for cell 'inst_hdmi_clk_gen/inst'
Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen_board.xdc] for cell 'inst_ddr3_clk_gen/inst'
Finished Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen_board.xdc] for cell 'inst_ddr3_clk_gen/inst'
Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.xdc] for cell 'inst_ddr3_clk_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1407.594 ; gain = 562.402
Finished Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.xdc] for cell 'inst_ddr3_clk_gen/inst'
Parsing XDC File [E:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/constrs_1/new/top_pin.xdc]
Finished Parsing XDC File [E:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/constrs_1/new/top_pin.xdc]
Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/asfifo_wr16x1024_rd128x128/asfifo_wr16x1024_rd128x128_clocks.xdc] for cell 'inst_bit8to128/inst_uart_fifo/U0'
Finished Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/asfifo_wr16x1024_rd128x128/asfifo_wr16x1024_rd128x128_clocks.xdc] for cell 'inst_bit8to128/inst_uart_fifo/U0'
Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/hdmi_buffer_fifo/hdmi_buffer_fifo_clocks.xdc] for cell 'inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0'
Finished Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/hdmi_buffer_fifo/hdmi_buffer_fifo_clocks.xdc] for cell 'inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0'
Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/rd_data_fifo/rd_data_fifo_clocks.xdc] for cell 'inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0'
Finished Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/rd_data_fifo/rd_data_fifo_clocks.xdc] for cell 'inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0'
Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0'
Finished Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0'
Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'inst_wr_cmd_fifo_ctrl/inst_wr_cmd_fifo/U0'
Finished Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'inst_wr_cmd_fifo_ctrl/inst_wr_cmd_fifo/U0'
Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/wr_data_fifo/wr_data_fifo_clocks.xdc] for cell 'inst_wr_data_fifo_ctrl/inst_wr_data_fifo/U0'
Finished Parsing XDC File [e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/wr_data_fifo/wr_data_fifo_clocks.xdc] for cell 'inst_wr_data_fifo_ctrl/inst_wr_data_fifo/U0'
Sourcing Tcl File [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_wr_data_fifo_ctrl/inst_wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_wr_data_fifo_ctrl/inst_wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_wr_data_fifo_ctrl/inst_wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_wr_data_fifo_ctrl/inst_wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_wr_cmd_fifo_ctrl/inst_wr_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_wr_cmd_fifo_ctrl/inst_wr_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_wr_cmd_fifo_ctrl/inst_wr_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_wr_cmd_fifo_ctrl/inst_wr_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_bit8to128/inst_uart_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst_bit8to128/inst_uart_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst_bit8to128/inst_uart_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_bit8to128/inst_uart_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_bit8to128/inst_uart_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst_bit8to128/inst_uart_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst_bit8to128/inst_uart_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_bit8to128/inst_uart_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 259 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 104 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  OBUFDS => OBUFDS: 4 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 132 instances

11 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1409.098 ; gain = 993.914
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.880 . Memory (MB): peak = 1409.098 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13db5172f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1409.098 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "a188db9937a540da".
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1409.098 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 21def030a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1409.098 ; gain = 0.000

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 212dce60e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1409.098 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 192d55393

Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1409.098 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 22 cells and removed 84 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1dd226548

Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1409.098 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 226 cells

Phase 5 BUFG optimization
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 5 BUFG optimization | Checksum: 198b37cf2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1409.098 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 22bbe7d41

Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1409.098 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1da4e84d6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1409.098 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1409.098 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 26cd0dd90

Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1409.098 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.326 | TNS=-307.938 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 13 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 0 Total Ports: 26
Ending PowerOpt Patch Enables Task | Checksum: 23c455afe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 1801.523 ; gain = 0.000
Ending Power Optimization Task | Checksum: 23c455afe

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1801.523 ; gain = 392.426

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 23c455afe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1801.523 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1801.523 ; gain = 392.426
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1801.523 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.runs/impl_1/ddr3_hdmi_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ddr3_hdmi_drc_opted.rpt -pb ddr3_hdmi_drc_opted.pb -rpx ddr3_hdmi_drc_opted.rpx
Command: report_drc -file ddr3_hdmi_drc_opted.rpt -pb ddr3_hdmi_drc_opted.pb -rpx ddr3_hdmi_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.runs/impl_1/ddr3_hdmi_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rd_en_i) which is driven by a register (inst_hdmi_dis/inst_VGA_TIMING/po_de_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rd_en_i) which is driven by a register (inst_hdmi_dis/inst_VGA_TIMING/po_de_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1801.523 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18e81e583

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1801.523 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1801.523 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19428e26e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1801.523 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 210a1dd90

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1801.523 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 210a1dd90

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1801.523 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 210a1dd90

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1801.523 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 253f7726c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1801.523 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1801.523 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 22999ae07

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 1801.523 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1b6193b97

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 1801.523 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b6193b97

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 1801.523 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a0e2a2a4

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 1801.523 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2476a9c2c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 1801.523 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 25393daad

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 1801.523 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 25393daad

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 1801.523 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 206445234

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 1801.523 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1c552ab46

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 1801.523 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1a8328511

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 1801.523 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1a8328511

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1801.523 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1cc6c55be

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 1801.523 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1cc6c55be

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 1801.523 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11baa1e31

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 11baa1e31

Time (s): cpu = 00:00:52 ; elapsed = 00:00:35 . Memory (MB): peak = 1801.523 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.605. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: feed3386

Time (s): cpu = 00:01:03 ; elapsed = 00:00:48 . Memory (MB): peak = 1801.523 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: feed3386

Time (s): cpu = 00:01:03 ; elapsed = 00:00:48 . Memory (MB): peak = 1801.523 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: feed3386

Time (s): cpu = 00:01:04 ; elapsed = 00:00:48 . Memory (MB): peak = 1801.523 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: feed3386

Time (s): cpu = 00:01:04 ; elapsed = 00:00:49 . Memory (MB): peak = 1801.523 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: bc38cd58

Time (s): cpu = 00:01:04 ; elapsed = 00:00:49 . Memory (MB): peak = 1801.523 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: bc38cd58

Time (s): cpu = 00:01:04 ; elapsed = 00:00:49 . Memory (MB): peak = 1801.523 ; gain = 0.000
Ending Placer Task | Checksum: 7be43df6

Time (s): cpu = 00:01:04 ; elapsed = 00:00:49 . Memory (MB): peak = 1801.523 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:07 ; elapsed = 00:00:51 . Memory (MB): peak = 1801.523 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1801.523 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.runs/impl_1/ddr3_hdmi_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ddr3_hdmi_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1801.523 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ddr3_hdmi_utilization_placed.rpt -pb ddr3_hdmi_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.227 . Memory (MB): peak = 1801.523 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ddr3_hdmi_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1801.523 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 2d851f9b ConstDB: 0 ShapeSum: 4e5f1e5b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8e593e31

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1801.523 ; gain = 0.000
Post Restoration Checksum: NetGraph: accf796 NumContArr: 838c469b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8e593e31

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1801.523 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8e593e31

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1801.523 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8e593e31

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1801.523 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17b396fbd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1801.523 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.390 | TNS=-315.367| WHS=-1.222 | THS=-901.203|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 2091cfa5b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1801.523 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.390 | TNS=-315.291| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 2541faf7d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1801.523 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 1ae640068

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1801.523 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1bccf6385

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 1801.523 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1161
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.475 | TNS=-319.212| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 10afe2aa3

Time (s): cpu = 00:01:46 ; elapsed = 00:01:22 . Memory (MB): peak = 1817.863 ; gain = 16.340

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.820 | TNS=-337.151| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 12dbeaa0f

Time (s): cpu = 00:01:47 ; elapsed = 00:01:22 . Memory (MB): peak = 1817.863 ; gain = 16.340
Phase 4 Rip-up And Reroute | Checksum: 12dbeaa0f

Time (s): cpu = 00:01:47 ; elapsed = 00:01:22 . Memory (MB): peak = 1817.863 ; gain = 16.340

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 13805f4b7

Time (s): cpu = 00:01:48 ; elapsed = 00:01:22 . Memory (MB): peak = 1817.863 ; gain = 16.340
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.475 | TNS=-319.212| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 11bce17c6

Time (s): cpu = 00:01:49 ; elapsed = 00:01:23 . Memory (MB): peak = 1817.863 ; gain = 16.340

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 11bce17c6

Time (s): cpu = 00:01:49 ; elapsed = 00:01:23 . Memory (MB): peak = 1817.863 ; gain = 16.340
Phase 5 Delay and Skew Optimization | Checksum: 11bce17c6

Time (s): cpu = 00:01:49 ; elapsed = 00:01:23 . Memory (MB): peak = 1817.863 ; gain = 16.340

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 178cfa7b1

Time (s): cpu = 00:01:50 ; elapsed = 00:01:24 . Memory (MB): peak = 1817.863 ; gain = 16.340
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.475 | TNS=-319.212| WHS=-0.455 | THS=-0.872 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: c14a0b1e

Time (s): cpu = 00:01:50 ; elapsed = 00:01:24 . Memory (MB): peak = 1817.863 ; gain = 16.340
Phase 6.1 Hold Fix Iter | Checksum: c14a0b1e

Time (s): cpu = 00:01:50 ; elapsed = 00:01:24 . Memory (MB): peak = 1817.863 ; gain = 16.340

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.475 | TNS=-319.212| WHS=-0.455 | THS=-0.872 |

Phase 6.2 Additional Hold Fix | Checksum: 131f7edbe

Time (s): cpu = 00:01:52 ; elapsed = 00:01:25 . Memory (MB): peak = 1817.863 ; gain = 16.340
WARNING: [Route 35-468] The router encountered 8 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	inst_hdmi_buffer/state[0]_i_1/I3
	inst_hdmi_buffer/state[1]_i_1/I4
	inst_hdmi_buffer/state[2]_i_1/I4
	inst_hdmi_buffer/state[2]_i_2/I0
	inst_hdmi_buffer/rd_start_r_i_3/I0
	inst_hdmi_buffer/state[2]_i_2/I1
	inst_hdmi_buffer/state[2]_i_3/I3
	inst_hdmi_buffer/rd_start_r_i_1/I5

Phase 6 Post Hold Fix | Checksum: 103191c55

Time (s): cpu = 00:01:53 ; elapsed = 00:01:26 . Memory (MB): peak = 1817.863 ; gain = 16.340

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.22388 %
  Global Horizontal Routing Utilization  = 2.79092 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: ba8fdd44

Time (s): cpu = 00:01:53 ; elapsed = 00:01:26 . Memory (MB): peak = 1817.863 ; gain = 16.340

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ba8fdd44

Time (s): cpu = 00:01:53 ; elapsed = 00:01:26 . Memory (MB): peak = 1817.863 ; gain = 16.340

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: fcad8c1d

Time (s): cpu = 00:01:54 ; elapsed = 00:01:28 . Memory (MB): peak = 1817.863 ; gain = 16.340
WARNING: [Route 35-419] Router was unable to fix hold violation on pin inst_bit8to128/inst_ila_uart_buffer/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8/D driven by global clock buffer BUFGCTRL_X0Y4.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin inst_bit8to128/inst_ila_uart_buffer/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[46]/D driven by global clock buffer BUFGCTRL_X0Y4.
Resolution: Run report_timing_summary to analyze the hold violations.

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 138b9918d

Time (s): cpu = 00:01:55 ; elapsed = 00:01:28 . Memory (MB): peak = 1817.863 ; gain = 16.340
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.475 | TNS=-319.212| WHS=-0.455 | THS=-0.872 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 138b9918d

Time (s): cpu = 00:01:55 ; elapsed = 00:01:28 . Memory (MB): peak = 1817.863 ; gain = 16.340
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:56 ; elapsed = 00:01:28 . Memory (MB): peak = 1817.863 ; gain = 16.340

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:00 ; elapsed = 00:01:31 . Memory (MB): peak = 1817.863 ; gain = 16.340
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1817.863 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.runs/impl_1/ddr3_hdmi_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ddr3_hdmi_drc_routed.rpt -pb ddr3_hdmi_drc_routed.pb -rpx ddr3_hdmi_drc_routed.rpx
Command: report_drc -file ddr3_hdmi_drc_routed.rpt -pb ddr3_hdmi_drc_routed.pb -rpx ddr3_hdmi_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.runs/impl_1/ddr3_hdmi_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ddr3_hdmi_methodology_drc_routed.rpt -pb ddr3_hdmi_methodology_drc_routed.pb -rpx ddr3_hdmi_methodology_drc_routed.rpx
Command: report_methodology -file ddr3_hdmi_methodology_drc_routed.rpt -pb ddr3_hdmi_methodology_drc_routed.pb -rpx ddr3_hdmi_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.runs/impl_1/ddr3_hdmi_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1817.863 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file ddr3_hdmi_power_routed.rpt -pb ddr3_hdmi_power_summary_routed.pb -rpx ddr3_hdmi_power_routed.rpx
Command: report_power -file ddr3_hdmi_power_routed.rpt -pb ddr3_hdmi_power_summary_routed.pb -rpx ddr3_hdmi_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
100 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1859.730 ; gain = 41.867
INFO: [runtcl-4] Executing : report_route_status -file ddr3_hdmi_route_status.rpt -pb ddr3_hdmi_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ddr3_hdmi_timing_summary_routed.rpt -pb ddr3_hdmi_timing_summary_routed.pb -rpx ddr3_hdmi_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ddr3_hdmi_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file ddr3_hdmi_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ddr3_hdmi_bus_skew_routed.rpt -pb ddr3_hdmi_bus_skew_routed.pb -rpx ddr3_hdmi_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force ddr3_hdmi.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out on the u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rd_en_i) which is driven by a register (inst_hdmi_dis/inst_VGA_TIMING/po_de_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rd_en_i) which is driven by a register (inst_hdmi_dis/inst_VGA_TIMING/po_de_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 55 net(s) have no routable loads. The problem bus(es) and/or net(s) are inst_bit8to128/inst_uart_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, inst_wr_cmd_fifo_ctrl/inst_wr_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, inst_wr_data_fifo_ctrl/inst_wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], inst_bit8to128/inst_uart_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]... and (the first 15 of 53 listed).
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (inst_bit8to128/inst_uart_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (inst_bit8to128/inst_uart_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 7 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ddr3_hdmi.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 16 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2311.184 ; gain = 445.297
INFO: [Common 17-206] Exiting Vivado at Thu Feb  6 22:20:23 2020...
