<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:34:22.755+0200" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:34:04.743+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;&#xA;Phase 1 Build RT Design | Checksum: 118259114&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:02:51 ; elapsed = 00:02:05 . Memory (MB): peak = 2345.016 ; gain = 475.176&#xD;&#xA;Post Restoration Checksum: NetGraph: 6dc304e9 NumContArr: aa628c2b Constraints: 0 Timing: 0&#xD;&#xA;&#xD;&#xA;Phase 2 Router Initialization&#xD;&#xA;&#xD;&#xA;Phase 2.1 Create Timer&#xD;&#xA;Phase 2.1 Create Timer | Checksum: 118259114&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:02:51 ; elapsed = 00:02:05 . Memory (MB): peak = 2345.016 ; gain = 475.176&#xD;&#xA;&#xD;&#xA;Phase 2.2 Fix Topology Constraints&#xD;&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 118259114&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:02:51 ; elapsed = 00:02:05 . Memory (MB): peak = 2345.016 ; gain = 475.176&#xD;&#xA;&#xD;&#xA;Phase 2.3 Pre Route Cleanup&#xD;&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 118259114&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:02:51 ; elapsed = 00:02:05 . Memory (MB): peak = 2345.016 ; gain = 475.176&#xD;&#xA; Number of Nodes with overlaps = 0&#xD;&#xA;&#xD;&#xA;Phase 2.4 Update Timing&#xD;&#xA;Phase 2.4 Update Timing | Checksum: 14cd07810&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:02:56 ; elapsed = 00:02:09 . Memory (MB): peak = 2371.609 ; gain = 501.770" projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:33:34.065+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:34.380+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_ctrl_start&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_ctrl_start&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:34.341+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:34.298+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[63]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[63]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:34.246+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[43]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[43]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:34.225+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[57]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[57]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:34.202+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[58]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[58]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:34.176+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[59]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[59]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:34.153+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[60]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[60]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:34.118+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[53]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[53]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:34.093+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[54]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[54]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:34.056+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[56]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[56]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:33.999+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[55]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[55]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:33.977+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[61]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[61]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:33.933+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[62]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[62]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:33.849+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[52]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[52]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:33.776+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:33.751+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:33.727+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:33.688+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:33.666+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:33.559+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:33.455+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:33.432+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:33.384+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:33.366+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:33.332+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:33.284+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[38]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[38]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:33.227+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:33.204+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:33.185+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:33.166+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:33.090+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:33.017+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:32.994+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:32.930+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:32.910+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:32.890+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:32.869+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[39]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[39]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:32.796+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:32.766+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:32.727+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[49]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[49]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:32.647+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[50]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[50]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:32.565+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[36]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[36]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:32.528+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[37]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[37]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:32.461+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:32.422+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:32.350+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[46]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[46]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:32.281+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[44]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[44]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:32.261+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[45]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[45]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:32.221+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[47]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[47]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:32.196+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[48]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[48]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:32.132+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:32.113+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:32.067+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:32.028+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:32.008+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[35]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[35]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:31.986+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[34]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[34]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:31.965+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[33]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[33]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:31.940+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[32]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[32]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:31.874+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:31.849+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[42]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[42]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:31.808+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[40]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[40]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:31.738+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[41]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[41]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:31.720+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[51]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[51]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:31.669+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:31:31.615+0200" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:30:25.045+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. &#xD;&#xA;Current IP cache path is C:/Users/caner/OneDrive/Documents/GitHub/DSDM-Project/Vivado_HLS/hotbm_log/solution1/impl/verilog/project.cache/ip &#xD;&#xA;Command: opt_design&#xD;&#xA;Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'" projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:30:14.845+0200" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xA;report_timing_summary: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1750.961 ; gain = 791.645&#xD;&#xA;Contents of report file './report/logd_timing_synth.rpt' is as follows:&#xD;&#xA;Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;------------------------------------------------------------------------------------&#xD;&#xA;| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018&#xD;&#xA;| Date         : Thu May 30 19:28:59 2019&#xD;&#xA;| Host         : DESKTOP-65QNE4G running 64-bit major release  (build 9200)&#xD;&#xA;| Command      : report_timing_summary -file ./report/logd_timing_synth.rpt&#xD;&#xA;| Design       : bd_0_wrapper&#xD;&#xA;| Device       : 7vx690t-ffg1761&#xD;&#xA;| Speed File   : -2  PRODUCTION 1.11 2014-09-11&#xD;&#xA;------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Timing Summary Report&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Timer Settings&#xD;&#xA;| --------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;  Enable Multi Corner Analysis               :  Yes&#xD;&#xA;  Enable Pessimism Removal                   :  Yes&#xD;&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xD;&#xA;  Enable Input Delay Default Clock           :  No&#xD;&#xA;  Enable Preset / Clear Arcs                 :  No&#xD;&#xA;  Disable Flight Delays                      :  No&#xD;&#xA;  Ignore I/O Paths                           :  No&#xD;&#xA;  Timing Early Launch at Borrowing Latches   :  false&#xD;&#xA;&#xD;&#xA;  Corner  Analyze    Analyze    &#xD;&#xA;  Name    Max Paths  Min Paths  &#xD;&#xA;  ------  ---------  ---------  &#xD;&#xA;  Slow    Yes        Yes        &#xD;&#xA;  Fast    Yes        Yes        &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;check_timing report&#xD;&#xA;&#xD;&#xA;Table of Contents&#xD;&#xA;-----------------&#xD;&#xA;1. checking no_clock&#xD;&#xA;2. checking constant_clock&#xD;&#xA;3. checking pulse_width_clock&#xD;&#xA;4. checking unconstrained_internal_endpoints&#xD;&#xA;5. checking no_input_delay&#xD;&#xA;6. checking no_output_delay&#xD;&#xA;7. checking multiple_clock&#xD;&#xA;8. checking generated_clocks&#xD;&#xA;9. checking loops&#xD;&#xA;10. checking partial_input_delay&#xD;&#xA;11. checking partial_output_delay&#xD;&#xA;12. checking latch_loops&#xD;&#xA;&#xD;&#xA;1. checking no_clock&#xD;&#xA;--------------------&#xD;&#xA; There are 0 register/latch pins with no clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;2. checking constant_clock&#xD;&#xA;--------------------------&#xD;&#xA; There are 0 register/latch pins with constant_clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;3. checking pulse_width_clock&#xD;&#xA;-----------------------------&#xD;&#xA; There are 0 register/latch pins which need pulse_width check&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;4. checking unconstrained_internal_endpoints&#xD;&#xA;--------------------------------------------&#xD;&#xA; There are 0 pins that are not constrained for maximum delay.&#xD;&#xA;&#xD;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;5. checking no_input_delay&#xD;&#xA;--------------------------&#xD;&#xA; There are 66 input ports with no input delay specified. (HIGH)&#xD;&#xA;&#xD;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;6. checking no_output_delay&#xD;&#xA;---------------------------&#xD;&#xA; There are 67 ports with no output delay specified. (HIGH)&#xD;&#xA;&#xD;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xD;&#xA;&#xD;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;7. checking multiple_clock&#xD;&#xA;--------------------------&#xD;&#xA; There are 0 register/latch pins with multiple clocks.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;8. checking generated_clocks&#xD;&#xA;----------------------------&#xD;&#xA; There are 0 generated clocks that are not connected to a clock source.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;9. checking loops&#xD;&#xA;-----------------&#xD;&#xA; There are 0 combinational loops in the design.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;10. checking partial_input_delay&#xD;&#xA;--------------------------------&#xD;&#xA; There are 0 input ports with partial input delay specified.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;11. checking partial_output_delay&#xD;&#xA;---------------------------------&#xD;&#xA; There are 0 ports with partial output delay specified.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;12. checking latch_loops&#xD;&#xA;------------------------&#xD;&#xA; There are 0 combinational latch loops in the design through latch input&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Design Timing Summary&#xD;&#xA;| ---------------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xD;&#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xD;&#xA;      2.696        0.000                      0                 6298        0.176        0.000                      0                 6298        4.650        0.000                       0                  2698  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;All user specified timing constraints are met.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Clock Summary&#xD;&#xA;| -------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Clock   Waveform(ns)       Period(ns)      Frequency(MHz)&#xD;&#xA;-----   ------------       ----------      --------------&#xD;&#xA;ap_clk  {0.000 5.000}      10.000          100.000         &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Intra Clock Table&#xD;&#xA;| -----------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xD;&#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xD;&#xA;ap_clk              2.696        0.000                      0                 6298        0.176        0.000                      0                 6298        4.650        0.000                       0                  2698  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Inter Clock Table&#xD;&#xA;| -----------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xD;&#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Other Path Groups Table&#xD;&#xA;| -----------------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xD;&#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Timing Details&#xD;&#xA;| --------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;---------------------------------------------------------------------------------------------------&#xD;&#xA;From Clock:  ap_clk&#xD;&#xA;  To Clock:  ap_clk&#xD;&#xA;&#xD;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        2.696ns,  Total Violation        0.000ns&#xD;&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns&#xD;&#xA;PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns&#xD;&#xA;---------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Max Delay Paths&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Slack (MET) :             2.696ns  (required time - arrival time)&#xD;&#xA;  Source:                 bd_0_i/hls_inst/inst/Z2o2_full_fu_1752_p2__1/CLK&#xD;&#xA;                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Destination:            bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[57]/D&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Path Group:             ap_clk&#xD;&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xD;&#xA;  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)&#xD;&#xA;  Data Path Delay:        7.317ns  (logic 6.414ns (87.654%)  route 0.903ns (12.346%))&#xD;&#xA;  Logic Levels:           24  (CARRY4=20 DSP48E1=1 LUT2=3)&#xD;&#xA;  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)&#xD;&#xA;    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) &#xD;&#xA;    Source Clock Delay      (SCD):    0.537ns&#xD;&#xA;    Clock Pessimism Removal (CPR):    0.000ns&#xD;&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xD;&#xA;    Total System Jitter     (TSJ):    0.071ns&#xD;&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xD;&#xA;    Discrete Jitter          (DJ):    0.000ns&#xD;&#xA;    Phase Error              (PE):    0.000ns&#xD;&#xA;&#xD;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=2723, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk&#xD;&#xA;                         DSP48E1                                      r  bd_0_i/hls_inst/inst/Z2o2_full_fu_1752_p2__1/CLK&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])&#xD;&#xA;                                                      3.001     3.538 r  bd_0_i/hls_inst/inst/Z2o2_full_fu_1752_p2__1/PCOUT[47]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     3.538    bd_0_i/hls_inst/inst/Z2o2_full_fu_1752_p2__1_n_106&#xD;&#xA;                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])&#xD;&#xA;                                                      1.077     4.615 r  bd_0_i/hls_inst/inst/Z2o2_full_fu_1752_p2__2/P[0]&#xD;&#xA;                         net (fo=2, unplaced)         0.466     5.081    bd_0_i/hls_inst/inst/Z2o2_full_fu_1752_p2__2_n_105&#xD;&#xA;                         LUT2 (Prop_lut2_I0_O)        0.043     5.124 r  bd_0_i/hls_inst/inst/Z2o2_small_reg_3864[4]_i_17/O&#xD;&#xA;                         net (fo=1, unplaced)         0.000     5.124    bd_0_i/hls_inst/inst/Z2o2_small_reg_3864[4]_i_17_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_S[1]_CO[3])&#xD;&#xA;                                                      0.256     5.380 r  bd_0_i/hls_inst/inst/Z2o2_small_reg_3864_reg[4]_i_10/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     5.380    bd_0_i/hls_inst/inst/Z2o2_small_reg_3864_reg[4]_i_10_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.054     5.434 r  bd_0_i/hls_inst/inst/Z2o2_small_reg_3864_reg[4]_i_5/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     5.434    bd_0_i/hls_inst/inst/Z2o2_small_reg_3864_reg[4]_i_5_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.054     5.488 r  bd_0_i/hls_inst/inst/Z2o2_small_reg_3864_reg[4]_i_4/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     5.488    bd_0_i/hls_inst/inst/Z2o2_small_reg_3864_reg[4]_i_4_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.054     5.542 r  bd_0_i/hls_inst/inst/Z2o2_small_reg_3864_reg[8]_i_5/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     5.542    bd_0_i/hls_inst/inst/Z2o2_small_reg_3864_reg[8]_i_5_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.054     5.596 r  bd_0_i/hls_inst/inst/Z2o2_small_reg_3864_reg[10]_i_5/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     5.596    bd_0_i/hls_inst/inst/Z2o2_small_reg_3864_reg[10]_i_5_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.054     5.650 r  bd_0_i/hls_inst/inst/Z2o2_small_reg_3864_reg[12]_i_4/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     5.650    bd_0_i/hls_inst/inst/Z2o2_small_reg_3864_reg[12]_i_4_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.054     5.704 r  bd_0_i/hls_inst/inst/Z2o2_small_reg_3864_reg[20]_i_4/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     5.704    bd_0_i/hls_inst/inst/Z2o2_small_reg_3864_reg[20]_i_4_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.054     5.758 r  bd_0_i/hls_inst/inst/Z2o2_small_reg_3864_reg[30]_i_9/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     5.758    bd_0_i/hls_inst/inst/Z2o2_small_reg_3864_reg[30]_i_9_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.054     5.812 r  bd_0_i/hls_inst/inst/Z2o2_small_reg_3864_reg[30]_i_6/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     5.812    bd_0_i/hls_inst/inst/Z2o2_small_reg_3864_reg[30]_i_6_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_O[1])&#xD;&#xA;                                                      0.173     5.985 r  bd_0_i/hls_inst/inst/Z2o2_small_reg_3864_reg[30]_i_4/O[1]&#xD;&#xA;                         net (fo=9, unplaced)         0.230     6.215    bd_0_i/hls_inst/inst/Z2o2_cast_fu_1758_p4[27]&#xD;&#xA;                         LUT2 (Prop_lut2_I1_O)        0.125     6.340 r  bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853[27]_i_9/O&#xD;&#xA;                         net (fo=1, unplaced)         0.000     6.340    bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853[27]_i_9_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_S[1]_CO[3])&#xD;&#xA;                                                      0.256     6.596 r  bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[27]_i_6/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     6.596    bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[27]_i_6_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.054     6.650 r  bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[31]_i_6/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     6.650    bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[31]_i_6_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.054     6.704 r  bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[35]_i_6/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     6.704    bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[35]_i_6_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.054     6.758 r  bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[39]_i_6/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     6.758    bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[39]_i_6_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.054     6.812 r  bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[43]_i_6/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     6.812    bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[43]_i_6_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.054     6.866 r  bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[47]_i_6/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     6.866    bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[47]_i_6_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.054     6.920 r  bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[51]_i_6/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     6.920    bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[51]_i_6_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_O[1])&#xD;&#xA;                                                      0.173     7.093 r  bd_0_i/hls_inst/inst/tmp_256_reg_3858_reg[0]_i_4/O[1]&#xD;&#xA;                         net (fo=3, unplaced)         0.207     7.300    bd_0_i/hls_inst/inst/Log1p_normal_fu_1782_p2[53]&#xD;&#xA;                         LUT2 (Prop_lut2_I1_O)        0.125     7.425 r  bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853[55]_i_3/O&#xD;&#xA;                         net (fo=1, unplaced)         0.000     7.425    bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853[55]_i_3_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_S[1]_CO[3])&#xD;&#xA;                                                      0.256     7.681 r  bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[55]_i_1/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     7.681    bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[55]_i_1_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_O[1])&#xD;&#xA;                                                      0.173     7.854 r  bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[59]_i_1/O[1]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     7.854    bd_0_i/hls_inst/inst/LogF_normal_L_2_fu_1800_p2[57]&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[57]/D&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;&#xD;&#xA;                         (clock ap_clk rise edge)    10.000    10.000 r  &#xD;&#xA;                                                      0.000    10.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=2723, unset)         0.510    10.510    bd_0_i/hls_inst/inst/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[57]/C&#xD;&#xA;                         clock pessimism              0.000    10.510    &#xD;&#xA;                         clock uncertainty           -0.035    10.475    &#xD;&#xA;                         FDRE (Setup_fdre_C_D)        0.076    10.551    bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[57]&#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         required time                         10.551    &#xD;&#xA;                         arrival time                          -7.854    &#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         slack                                  2.696    &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Min Delay Paths&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Slack (MET) :             0.176ns  (arrival time - required time)&#xD;&#xA;  Source:                 bd_0_i/hls_inst/inst/tmp_201_reg_3926_reg[19]/C&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Destination:            bd_0_i/hls_inst/inst/Log_normal_H_reg_3970_reg[19]/D&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Path Group:             ap_clk&#xD;&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xD;&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xD;&#xA;  Data Path Delay:        0.277ns  (logic 0.182ns (65.771%)  route 0.095ns (34.229%))&#xD;&#xA;  Logic Levels:           1  (LUT3=1)&#xD;&#xA;  Clock Path Skew:        0.014ns (DCD - SCD - CPR)&#xD;&#xA;    Destination Clock Delay (DCD):    0.280ns&#xD;&#xA;    Source Clock Delay      (SCD):    0.266ns&#xD;&#xA;    Clock Pessimism Removal (CPR):    -0.000ns&#xD;&#xA;&#xD;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=2723, unset)         0.266     0.266    bd_0_i/hls_inst/inst/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_201_reg_3926_reg[19]/C&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/tmp_201_reg_3926_reg[19]/Q&#xD;&#xA;                         net (fo=1, unplaced)         0.095     0.479    bd_0_i/hls_inst/inst/tmp_201_reg_3926[19]&#xD;&#xA;                         LUT3 (Prop_lut3_I2_O)        0.064     0.543 r  bd_0_i/hls_inst/inst/Log_normal_H_reg_3970[19]_i_1/O&#xD;&#xA;                         net (fo=3, unplaced)         0.000     0.543    bd_0_i/hls_inst/inst/tmp_259_fu_2738_p4[3]&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/Log_normal_H_reg_3970_reg[19]/D&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=2723, unset)         0.280     0.280    bd_0_i/hls_inst/inst/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/Log_normal_H_reg_3970_reg[19]/C&#xD;&#xA;                         clock pessimism              0.000     0.280    &#xD;&#xA;                         FDRE (Hold_fdre_C_D)         0.087     0.367    bd_0_i/hls_inst/inst/Log_normal_H_reg_3970_reg[19]&#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         required time                         -0.367    &#xD;&#xA;                         arrival time                           0.543    &#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         slack                                  0.176    &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Pulse Width Checks&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Clock Name:         ap_clk&#xD;&#xA;Waveform(ns):       { 0.000 5.000 }&#xD;&#xA;Period(ns):         10.000&#xD;&#xA;Sources:            { ap_clk }&#xD;&#xA;&#xD;&#xA;Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xD;&#xA;Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.000      7.228                bd_0_i/hls_inst/inst/grp_range_red_fu_448/p_0_out__1/CLK&#xD;&#xA;Low Pulse Width   Slow    FDRE/C       n/a            0.350         5.000       4.650                bd_0_i/hls_inst/inst/A_reg_3790_reg[0]/C&#xD;&#xA;High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650                bd_0_i/hls_inst/inst/A_reg_3790_reg[0]/C&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1751.152 ; gain = 0.000" projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:28:59.772+0200" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraints selected for write.&#xD;&#xA;Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened." projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:28:17.610+0200" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 926.684 ; gain = 622.117&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 976.266 ; gain = 671.699&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Timing Optimization&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 976.340 ; gain = 671.773&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Technology Mapping&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 985.945 ; gain = 681.379&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 985.945 ; gain = 681.379&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Instances&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 985.945 ; gain = 681.379&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Rebuilding User Hierarchy&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 985.945 ; gain = 681.379&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Ports&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 985.945 ; gain = 681.379&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 985.945 ; gain = 681.379&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Nets&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 985.945 ; gain = 681.379&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Writing Synthesis Report&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report BlackBoxes: &#xD;&#xA;+------+----------------+----------+&#xD;&#xA;|      |BlackBox name   |Instances |&#xD;&#xA;+------+----------------+----------+&#xD;&#xA;|1     |bd_0_hls_inst_0 |         1|&#xD;&#xA;+------+----------------+----------+&#xD;&#xA;&#xD;&#xA;Report Cell Usage: &#xD;&#xA;+------+----------------+------+&#xD;&#xA;|      |Cell            |Count |&#xD;&#xA;+------+----------------+------+&#xD;&#xA;|1     |bd_0_hls_inst_0 |     1|&#xD;&#xA;+------+----------------+------+&#xD;&#xA;&#xD;&#xA;Report Instance Areas: &#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;|      |Instance |Module |Cells |&#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;|1     |top      |       |    67|&#xD;&#xA;|2     |  bd_0_i |bd_0   |    67|&#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 985.945 ; gain = 681.379&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.&#xD;&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 985.945 ; gain = 215.223&#xD;&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 985.945 ; gain = 681.379" projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:28:12.553+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. &#xD;&#xA;Current IP cache path is c:/Users/caner/OneDrive/Documents/GitHub/DSDM-Project/Vivado_HLS/hotbm_log/solution1/impl/verilog/project.cache/ip &#xD;&#xA;Command: synth_design -top bd_0_wrapper -part xc7vx690tffg1761-2 -mode out_of_context&#xD;&#xA;Starting synth_design&#xD;&#xA;Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'" projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:27:17.041+0200" type="Warning"/>
        <logs message="WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.&#xD;&#xA;&#x9;CLK_DOMAIN=bd_0_ap_clk_0 &#xD;&#xA;Wrote  : &lt;C:\Users\caner\OneDrive\Documents\GitHub\DSDM-Project\Vivado_HLS\hotbm_log\solution1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> &#xD;&#xA;VHDL Output written to : C:/Users/caner/OneDrive/Documents/GitHub/DSDM-Project/Vivado_HLS/hotbm_log/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v&#xD;&#xA;VHDL Output written to : C:/Users/caner/OneDrive/Documents/GitHub/DSDM-Project/Vivado_HLS/hotbm_log/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v&#xD;&#xA;VHDL Output written to : C:/Users/caner/OneDrive/Documents/GitHub/DSDM-Project/Vivado_HLS/hotbm_log/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v&#xD;&#xA;Using BD top: bd_0_wrapper" projectName="hotbm_log" solutionName="solution1" date="2019-05-30T19:24:09.397+0200" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
