<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="PAR">
        <Message>
            <ID>61001101</ID>
            <Severity>Warning</Severity>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>OSCInst0_SEDSTDBY</Dynamic>
            <Navigation>OSCInst0_SEDSTDBY</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>1</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD276 :&quot;C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd&quot;:2297:8:2297:15|Map for port sedstdby of component osch not found</Dynamic>
            <Navigation>CD276</Navigation>
            <Navigation>C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Map for port sedstdby of component osch not found</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD603 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd&quot;:180:46:180:51|Variable adress read before being assigned? This may cause a simulation mismatch</Dynamic>
            <Navigation>CD603</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd</Navigation>
            <Navigation>180</Navigation>
            <Navigation>46</Navigation>
            <Navigation>180</Navigation>
            <Navigation>51</Navigation>
            <Navigation>Variable adress read before being assigned? This may cause a simulation mismatch </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD603 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd&quot;:181:46:181:51|Variable adress read before being assigned? This may cause a simulation mismatch</Dynamic>
            <Navigation>CD603</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd</Navigation>
            <Navigation>181</Navigation>
            <Navigation>46</Navigation>
            <Navigation>181</Navigation>
            <Navigation>51</Navigation>
            <Navigation>Variable adress read before being assigned? This may cause a simulation mismatch </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD603 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd&quot;:182:46:182:51|Variable adress read before being assigned? This may cause a simulation mismatch</Dynamic>
            <Navigation>CD603</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd</Navigation>
            <Navigation>182</Navigation>
            <Navigation>46</Navigation>
            <Navigation>182</Navigation>
            <Navigation>51</Navigation>
            <Navigation>Variable adress read before being assigned? This may cause a simulation mismatch </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD603 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd&quot;:183:46:183:51|Variable adress read before being assigned? This may cause a simulation mismatch</Dynamic>
            <Navigation>CD603</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd</Navigation>
            <Navigation>183</Navigation>
            <Navigation>46</Navigation>
            <Navigation>183</Navigation>
            <Navigation>51</Navigation>
            <Navigation>Variable adress read before being assigned? This may cause a simulation mismatch </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD603 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd&quot;:184:46:184:51|Variable adress read before being assigned? This may cause a simulation mismatch</Dynamic>
            <Navigation>CD603</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd</Navigation>
            <Navigation>184</Navigation>
            <Navigation>46</Navigation>
            <Navigation>184</Navigation>
            <Navigation>51</Navigation>
            <Navigation>Variable adress read before being assigned? This may cause a simulation mismatch </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD603 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd&quot;:185:46:185:51|Variable adress read before being assigned? This may cause a simulation mismatch</Dynamic>
            <Navigation>CD603</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd</Navigation>
            <Navigation>185</Navigation>
            <Navigation>46</Navigation>
            <Navigation>185</Navigation>
            <Navigation>51</Navigation>
            <Navigation>Variable adress read before being assigned? This may cause a simulation mismatch </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD603 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd&quot;:186:46:186:51|Variable adress read before being assigned? This may cause a simulation mismatch</Dynamic>
            <Navigation>CD603</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd</Navigation>
            <Navigation>186</Navigation>
            <Navigation>46</Navigation>
            <Navigation>186</Navigation>
            <Navigation>51</Navigation>
            <Navigation>Variable adress read before being assigned? This may cause a simulation mismatch </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD603 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd&quot;:187:46:187:51|Variable adress read before being assigned? This may cause a simulation mismatch</Dynamic>
            <Navigation>CD603</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd</Navigation>
            <Navigation>187</Navigation>
            <Navigation>46</Navigation>
            <Navigation>187</Navigation>
            <Navigation>51</Navigation>
            <Navigation>Variable adress read before being assigned? This may cause a simulation mismatch </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD603 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd&quot;:188:46:188:51|Variable adress read before being assigned? This may cause a simulation mismatch</Dynamic>
            <Navigation>CD603</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd</Navigation>
            <Navigation>188</Navigation>
            <Navigation>46</Navigation>
            <Navigation>188</Navigation>
            <Navigation>51</Navigation>
            <Navigation>Variable adress read before being assigned? This may cause a simulation mismatch </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD603 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd&quot;:189:46:189:51|Variable adress read before being assigned? This may cause a simulation mismatch</Dynamic>
            <Navigation>CD603</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd</Navigation>
            <Navigation>189</Navigation>
            <Navigation>46</Navigation>
            <Navigation>189</Navigation>
            <Navigation>51</Navigation>
            <Navigation>Variable adress read before being assigned? This may cause a simulation mismatch </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD603 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd&quot;:190:46:190:51|Variable adress read before being assigned? This may cause a simulation mismatch</Dynamic>
            <Navigation>CD603</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd</Navigation>
            <Navigation>190</Navigation>
            <Navigation>46</Navigation>
            <Navigation>190</Navigation>
            <Navigation>51</Navigation>
            <Navigation>Variable adress read before being assigned? This may cause a simulation mismatch </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD603 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd&quot;:191:46:191:51|Variable adress read before being assigned? This may cause a simulation mismatch</Dynamic>
            <Navigation>CD603</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd</Navigation>
            <Navigation>191</Navigation>
            <Navigation>46</Navigation>
            <Navigation>191</Navigation>
            <Navigation>51</Navigation>
            <Navigation>Variable adress read before being assigned? This may cause a simulation mismatch </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD603 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd&quot;:192:46:192:51|Variable adress read before being assigned? This may cause a simulation mismatch</Dynamic>
            <Navigation>CD603</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd</Navigation>
            <Navigation>192</Navigation>
            <Navigation>46</Navigation>
            <Navigation>192</Navigation>
            <Navigation>51</Navigation>
            <Navigation>Variable adress read before being assigned? This may cause a simulation mismatch </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD603 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd&quot;:193:46:193:51|Variable adress read before being assigned? This may cause a simulation mismatch</Dynamic>
            <Navigation>CD603</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd</Navigation>
            <Navigation>193</Navigation>
            <Navigation>46</Navigation>
            <Navigation>193</Navigation>
            <Navigation>51</Navigation>
            <Navigation>Variable adress read before being assigned? This may cause a simulation mismatch </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD603 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd&quot;:194:46:194:51|Variable adress read before being assigned? This may cause a simulation mismatch</Dynamic>
            <Navigation>CD603</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd</Navigation>
            <Navigation>194</Navigation>
            <Navigation>46</Navigation>
            <Navigation>194</Navigation>
            <Navigation>51</Navigation>
            <Navigation>Variable adress read before being assigned? This may cause a simulation mismatch </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD603 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd&quot;:195:46:195:51|Variable adress read before being assigned? This may cause a simulation mismatch</Dynamic>
            <Navigation>CD603</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd</Navigation>
            <Navigation>195</Navigation>
            <Navigation>46</Navigation>
            <Navigation>195</Navigation>
            <Navigation>51</Navigation>
            <Navigation>Variable adress read before being assigned? This may cause a simulation mismatch </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG296 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd&quot;:176:10:176:16|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Dynamic>
            <Navigation>CG296</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd</Navigation>
            <Navigation>176</Navigation>
            <Navigation>10</Navigation>
            <Navigation>176</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd&quot;:180:72:180:77|Referenced variable onduty is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd</Navigation>
            <Navigation>180</Navigation>
            <Navigation>72</Navigation>
            <Navigation>180</Navigation>
            <Navigation>77</Navigation>
            <Navigation>Referenced variable onduty is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd&quot;:180:46:180:51|Referenced variable adress is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd</Navigation>
            <Navigation>180</Navigation>
            <Navigation>46</Navigation>
            <Navigation>180</Navigation>
            <Navigation>51</Navigation>
            <Navigation>Referenced variable adress is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD638 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd&quot;:45:7:45:12|Signal ClkArr_0 is undriven. Either assign the signal a value or remove the signal declaration.</Dynamic>
            <Navigation>CD638</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd</Navigation>
            <Navigation>45</Navigation>
            <Navigation>7</Navigation>
            <Navigation>45</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Signal ClkArr_0 is undriven. Either assign the signal a value or remove the signal declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD638 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd&quot;:45:7:45:12|Signal ClkArr_8 is undriven. Either assign the signal a value or remove the signal declaration.</Dynamic>
            <Navigation>CD638</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd</Navigation>
            <Navigation>45</Navigation>
            <Navigation>7</Navigation>
            <Navigation>45</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Signal ClkArr_8 is undriven. Either assign the signal a value or remove the signal declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD638 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd&quot;:45:7:45:12|Signal ClkArr_9 is undriven. Either assign the signal a value or remove the signal declaration.</Dynamic>
            <Navigation>CD638</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd</Navigation>
            <Navigation>45</Navigation>
            <Navigation>7</Navigation>
            <Navigation>45</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Signal ClkArr_9 is undriven. Either assign the signal a value or remove the signal declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD638 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd&quot;:45:7:45:12|Signal ClkArr_10 is undriven. Either assign the signal a value or remove the signal declaration.</Dynamic>
            <Navigation>CD638</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd</Navigation>
            <Navigation>45</Navigation>
            <Navigation>7</Navigation>
            <Navigation>45</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Signal ClkArr_10 is undriven. Either assign the signal a value or remove the signal declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD638 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd&quot;:45:7:45:12|Signal ClkArr_11 is undriven. Either assign the signal a value or remove the signal declaration.</Dynamic>
            <Navigation>CD638</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd</Navigation>
            <Navigation>45</Navigation>
            <Navigation>7</Navigation>
            <Navigation>45</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Signal ClkArr_11 is undriven. Either assign the signal a value or remove the signal declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD638 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd&quot;:45:7:45:12|Signal ClkArr_12 is undriven. Either assign the signal a value or remove the signal declaration.</Dynamic>
            <Navigation>CD638</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd</Navigation>
            <Navigation>45</Navigation>
            <Navigation>7</Navigation>
            <Navigation>45</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Signal ClkArr_12 is undriven. Either assign the signal a value or remove the signal declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD638 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd&quot;:45:7:45:12|Signal ClkArr_13 is undriven. Either assign the signal a value or remove the signal declaration.</Dynamic>
            <Navigation>CD638</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd</Navigation>
            <Navigation>45</Navigation>
            <Navigation>7</Navigation>
            <Navigation>45</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Signal ClkArr_13 is undriven. Either assign the signal a value or remove the signal declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD638 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd&quot;:45:7:45:12|Signal ClkArr_14 is undriven. Either assign the signal a value or remove the signal declaration.</Dynamic>
            <Navigation>CD638</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd</Navigation>
            <Navigation>45</Navigation>
            <Navigation>7</Navigation>
            <Navigation>45</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Signal ClkArr_14 is undriven. Either assign the signal a value or remove the signal declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD638 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd&quot;:45:7:45:12|Signal ClkArr_15 is undriven. Either assign the signal a value or remove the signal declaration.</Dynamic>
            <Navigation>CD638</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd</Navigation>
            <Navigation>45</Navigation>
            <Navigation>7</Navigation>
            <Navigation>45</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Signal ClkArr_15 is undriven. Either assign the signal a value or remove the signal declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD638 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd&quot;:45:7:45:12|Signal ClkArr_16 is undriven. Either assign the signal a value or remove the signal declaration.</Dynamic>
            <Navigation>CD638</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd</Navigation>
            <Navigation>45</Navigation>
            <Navigation>7</Navigation>
            <Navigation>45</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Signal ClkArr_16 is undriven. Either assign the signal a value or remove the signal declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd&quot;:91:2:91:3|Pruning register bits 7 to 1 of onDuty(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd</Navigation>
            <Navigation>91</Navigation>
            <Navigation>2</Navigation>
            <Navigation>91</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Pruning register bits 7 to 1 of onDuty(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\asdf1\documents\digitaldesign\proyecto3erparcial\pwm.vhd&quot;:65:1:65:2|Found inferred clock Marquezina|Clock_inferred_clock which controls 269 sequential elements including waspressed. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\asdf1\documents\digitaldesign\proyecto3erparcial\pwm.vhd</Navigation>
            <Navigation>65</Navigation>
            <Navigation>1</Navigation>
            <Navigation>65</Navigation>
            <Navigation>2</Navigation>
            <Navigation>Found inferred clock Marquezina|Clock_inferred_clock which controls 269 sequential elements including waspressed. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock Marquezina|Clock_inferred_clock with period 22.56ns. Please declare a user-defined clock on object &quot;n:Clock&quot;</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock Marquezina|Clock_inferred_clock with period 22.56ns. Please declare a user-defined clock on object &quot;n:Clock&quot;</Navigation>
        </Message>
    </Task>
</BaliMessageLog>