// Seed: 1603623433
module module_0 (
    output tri   id_0,
    input  tri   id_1,
    input  uwire id_2
);
  wire id_4;
  wire id_5;
  wire [-1 : 1] id_6;
  assign module_2.id_3 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd50
) (
    input uwire id_0
    , id_6,
    output supply1 id_1,
    output tri1 id_2,
    input wor _id_3,
    output uwire id_4
);
  wire [id_3 : -1] id_7;
  logic id_8;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_0
  );
endmodule
module module_2 (
    input  wire  id_0,
    input  uwire id_1,
    output tri1  id_2,
    output tri1  id_3,
    input  wire  id_4,
    input  tri   id_5
);
  wire id_7;
  assign id_7 = id_7;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5
  );
  wire id_8;
  assign id_3 = id_0;
  wire id_9;
endmodule
