#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu May 13 16:20:48 2021
# Process ID: 17256
# Current directory: C:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.runs/design_1_AXI_BTI_0_0_synth_1
# Command line: vivado.exe -log design_1_AXI_BTI_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_AXI_BTI_0_0.tcl
# Log file: C:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.runs/design_1_AXI_BTI_0_0_synth_1/design_1_AXI_BTI_0_0.vds
# Journal file: C:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.runs/design_1_AXI_BTI_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_AXI_BTI_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Tutorials/Vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_AXI_BTI_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16528
WARNING: [Synth 8-992] frequency_counter_wire is already implicitly declared earlier [c:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.srcs/sources_1/bd/design_1/ipshared/f6aa/hdl/AXI_BTI_v1_0.v:78]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1015.238 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_AXI_BTI_0_0' [c:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.srcs/sources_1/bd/design_1/ip/design_1_AXI_BTI_0_0/synth/design_1_AXI_BTI_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'AXI_BTI_v1_0' [c:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.srcs/sources_1/bd/design_1/ipshared/f6aa/hdl/AXI_BTI_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter num_stages bound to: 7 - type: integer 
	Parameter num_oscillators bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LUT6_NOT' [c:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.srcs/sources_1/bd/design_1/ipshared/f6aa/hdl/LUT6_NOT.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:39343]
	Parameter INIT bound to: 64'b0101010101010101010101010101010101010101010101010101010101010101 
INFO: [Synth 8-6155] done synthesizing module 'LUT6' (1#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:39343]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_NOT' (2#1) [c:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.srcs/sources_1/bd/design_1/ipshared/f6aa/hdl/LUT6_NOT.v:1]
INFO: [Synth 8-6157] synthesizing module 'one2two' [c:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.srcs/sources_1/bd/design_1/ipshared/f6aa/hdl/one2two.v:23]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:39389]
	Parameter INIT bound to: 64'b1010101010101010101010101010101010101010101010101010101010101010 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (3#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:39389]
INFO: [Synth 8-6155] done synthesizing module 'one2two' (4#1) [c:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.srcs/sources_1/bd/design_1/ipshared/f6aa/hdl/one2two.v:23]
WARNING: [Synth 8-7071] port 'output1' of module 'one2two' is unconnected for instance 'nolabel_line97' [c:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.srcs/sources_1/bd/design_1/ipshared/f6aa/hdl/AXI_BTI_v1_0.v:97]
WARNING: [Synth 8-7023] instance 'nolabel_line97' of module 'one2two' has 3 connections declared, but only 2 given [c:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.srcs/sources_1/bd/design_1/ipshared/f6aa/hdl/AXI_BTI_v1_0.v:97]
WARNING: [Synth 8-7071] port 'output1' of module 'one2two' is unconnected for instance 'nolabel_line97' [c:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.srcs/sources_1/bd/design_1/ipshared/f6aa/hdl/AXI_BTI_v1_0.v:97]
WARNING: [Synth 8-7023] instance 'nolabel_line97' of module 'one2two' has 3 connections declared, but only 2 given [c:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.srcs/sources_1/bd/design_1/ipshared/f6aa/hdl/AXI_BTI_v1_0.v:97]
WARNING: [Synth 8-7071] port 'output1' of module 'one2two' is unconnected for instance 'nolabel_line97' [c:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.srcs/sources_1/bd/design_1/ipshared/f6aa/hdl/AXI_BTI_v1_0.v:97]
WARNING: [Synth 8-7023] instance 'nolabel_line97' of module 'one2two' has 3 connections declared, but only 2 given [c:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.srcs/sources_1/bd/design_1/ipshared/f6aa/hdl/AXI_BTI_v1_0.v:97]
INFO: [Synth 8-6157] synthesizing module 'AXI_BTI_v1_0_S00_AXI' [c:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.srcs/sources_1/bd/design_1/ipshared/f6aa/hdl/AXI_BTI_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.srcs/sources_1/bd/design_1/ipshared/f6aa/hdl/AXI_BTI_v1_0_S00_AXI.v:287]
INFO: [Synth 8-226] default block is never used [c:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.srcs/sources_1/bd/design_1/ipshared/f6aa/hdl/AXI_BTI_v1_0_S00_AXI.v:652]
INFO: [Synth 8-6155] done synthesizing module 'AXI_BTI_v1_0_S00_AXI' (5#1) [c:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.srcs/sources_1/bd/design_1/ipshared/f6aa/hdl/AXI_BTI_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'frequency_counter' [c:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.srcs/sources_1/bd/design_1/ipshared/f6aa/hdl/frequency_counter.v:23]
	Parameter num_counters bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'frequency_counter' (6#1) [c:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.srcs/sources_1/bd/design_1/ipshared/f6aa/hdl/frequency_counter.v:23]
WARNING: [Synth 8-689] width (1024) of port connection 'freq' does not match port width (96) of module 'frequency_counter' [c:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.srcs/sources_1/bd/design_1/ipshared/f6aa/hdl/AXI_BTI_v1_0.v:109]
INFO: [Synth 8-6155] done synthesizing module 'AXI_BTI_v1_0' (7#1) [c:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.srcs/sources_1/bd/design_1/ipshared/f6aa/hdl/AXI_BTI_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_AXI_BTI_0_0' (8#1) [c:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.srcs/sources_1/bd/design_1/ip/design_1_AXI_BTI_0_0/synth/design_1_AXI_BTI_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.238 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1015.238 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1025.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1025.910 ; gain = 0.141
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1025.910 ; gain = 10.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1025.910 ; gain = 10.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1025.910 ; gain = 10.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1025.910 ; gain = 10.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
+---Registers : 
	               96 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1025.910 ; gain = 10.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1025.910 ; gain = 10.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1025.910 ; gain = 10.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1025.910 ; gain = 10.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1029.215 ; gain = 13.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1029.215 ; gain = 13.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1029.215 ; gain = 13.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1029.215 ; gain = 13.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1029.215 ; gain = 13.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1029.215 ; gain = 13.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    40|
|2     |LUT1   |   935|
|3     |LUT2   |     2|
|4     |LUT3   |     2|
|5     |LUT4   |     9|
|6     |LUT5   |     6|
|7     |LUT6   |   349|
|9     |MUXF7  |   128|
|10    |FDRE   |   269|
|11    |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1029.215 ; gain = 13.977
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1029.215 ; gain = 3.305
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1029.215 ; gain = 13.977
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1029.215 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 171 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1041.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1041.344 ; gain = 26.105
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.runs/design_1_AXI_BTI_0_0_synth_1/design_1_AXI_BTI_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_AXI_BTI_0_0, cache-ID = eceaaa61e6f67480
INFO: [Coretcl 2-1174] Renamed 27 cell refs.
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.runs/design_1_AXI_BTI_0_0_synth_1/design_1_AXI_BTI_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_AXI_BTI_0_0_utilization_synth.rpt -pb design_1_AXI_BTI_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 13 16:21:28 2021...
