DW_SPI_RXFLR	,	V_23
"fail to start queue (%d)\n"	,	L_28
DW_SPI_DR	,	V_55
"%s\n"	,	L_20
chip_select	,	V_41
dma_addr_t	,	V_120
SPI_TMOD_TR	,	V_92
dma_width	,	V_81
SPI_TMOD_TO	,	V_94
min3	,	F_18
len	,	V_9
dev	,	V_14
dw_spi_remove_host	,	F_53
SPI_INT_RXOI	,	V_63
tx_end	,	V_45
dma_stop	,	V_103
dw_spi_regs_ops	,	V_34
gpio_is_valid	,	F_39
spi_message	,	V_102
devm_spi_register_master	,	F_51
cur_msg	,	V_58
"CTRL1: \t\t0x%08x\n"	,	L_4
__user	,	T_2
dw_spi_irq	,	F_30
SPI_FRF_OFFSET	,	V_87
EIO	,	V_60
"CTRL0: \t\t0x%08x\n"	,	L_3
chip_info	,	V_105
loff_t	,	T_4
rx_end	,	V_49
SPI_CS_HIGH	,	V_114
dma_addr	,	V_119
"problem registering spi master\n"	,	L_27
dw_spi_suspend_host	,	F_54
"DMARDLR: \t0x%08x\n"	,	L_17
paddr	,	V_121
of_node	,	V_137
GFP_KERNEL	,	V_12
dw_spi_setup	,	F_37
device	,	V_115
SPI_CPOL	,	V_127
spi_master_get_devdata	,	F_13
max_freq	,	V_85
dws	,	V_6
ssize_t	,	T_1
IRQ_NONE	,	V_71
DW_SPI_SSIENR	,	V_17
rx	,	V_50
controller_data	,	V_106
spi_umask_intr	,	F_29
DW_SPI_SR	,	V_24
transfer_one	,	V_135
DW_SPI_CTRL0	,	V_15
DW_SPI_CTRL1	,	V_16
num_chipselect	,	V_130
fifo_len	,	V_48
DW_SPI_IMR	,	V_25
chip	,	V_39
dw_spi_cleanup	,	F_41
u8	,	V_54
tx_left	,	V_42
irq	,	V_68
"BAUDR: \t\t0x%08x\n"	,	L_7
err_dma_exit	,	V_139
spi_device	,	V_35
spi_master_suspend	,	F_55
buf	,	V_8
txw	,	V_53
spi_master_set_devdata	,	F_50
DW_SPI_DMACR	,	V_27
dma_mapped	,	V_80
"SER: \t\t0x%08x\n"	,	L_6
tx_buf	,	V_82
tmode	,	V_90
tx	,	V_46
rxtx_gap	,	V_44
dev_dbg	,	F_43
cs_gpio	,	V_113
clk_div	,	V_77
irq_status	,	V_61
max_speed_hz	,	V_109
SPI_LOOP	,	V_111
interrupt_transfer	,	F_27
ret	,	V_10
"TXFLR: \t\t0x%08x\n"	,	L_10
"DMA init failed\n"	,	L_26
tx_threshold	,	V_108
spi_get_ctldata	,	F_14
count	,	V_3
transfer_handler	,	V_72
dw_spi_handle_err	,	F_36
DW_SPI_TXFLTR	,	V_20
"SSIENR: \t0x%08x\n"	,	L_5
handle_err	,	V_136
name	,	V_122
txlevel	,	V_76
rx_max	,	F_19
DW_SPI_DMATDLR	,	V_28
dw_writer	,	F_21
can_dma	,	V_96
rx_threshold	,	V_107
BUG_ON	,	F_45
dw_writel	,	F_15
SPI_TMOD_RO	,	V_93
speed	,	V_78
SPI_BPW_MASK	,	F_48
dev_err	,	F_25
"=================================\n"	,	L_2
debugfs_create_dir	,	F_8
kzalloc	,	F_2
rx_left	,	V_51
spi_master_resume	,	F_57
"%s registers:\n"	,	L_1
fifo	,	V_116
simple_read_from_buffer	,	F_5
cs_control	,	V_40
spi_finalize_current_transfer	,	F_26
poll_transfer	,	F_31
dma_exit	,	V_140
BIT	,	F_16
rxw	,	V_56
speed_hz	,	V_84
spi_set_ctldata	,	F_38
SPI_SRL_OFFSET	,	V_112
setup	,	V_132
dw_spi_add_host	,	F_44
err_free_master	,	V_125
ENOMEM	,	V_31
dma_transfer	,	V_101
"TXFTLR: \t0x%08x\n"	,	L_8
SPI_REGS_BUFSIZE	,	V_11
"Detected FIFO size: %u bytes\n"	,	L_23
bus_num	,	V_123
spi_master_put	,	F_52
int_error_stop	,	F_23
dma_setup	,	V_99
spi_master	,	V_70
spi_reset_chip	,	F_24
enable	,	V_37
SPI_CPHA	,	V_128
dma_init	,	V_138
"RXFLR: \t\t0x%08x\n"	,	L_11
dw_spi_resume_host	,	F_56
DW_SPI_ISR	,	V_26
cur_msg_mapped	,	V_97
"RXFTLR: \t0x%08x\n"	,	L_9
spi_hw_init	,	F_42
IRQ_HANDLED	,	V_66
imask	,	V_75
DW_SPI_ICR	,	V_65
dw_spi_transfer_one	,	F_33
SPI_MODE_OFFSET	,	V_89
SSI_MOTO_SPI	,	V_117
tx_room	,	V_43
status	,	V_59
"SR: \t\t0x%08x\n"	,	L_12
"ISR: \t\t0x%08x\n"	,	L_14
debugfs_remove_recursive	,	F_11
private_data	,	V_7
kfree	,	F_6
debugfs_create_file	,	F_9
poll_mode	,	V_100
file	,	V_1
mode_bits	,	V_126
bits_per_word	,	V_86
chip_data	,	V_38
u16	,	T_6
SPI_INT_TXOI	,	V_62
dw_spi	,	V_5
DW_SPI_DMARDLR	,	V_29
spi_enable_chip	,	F_34
gpio_direction_output	,	F_40
max	,	V_52
SPI_INT_RXUI	,	V_64
dw_readl	,	F_4
"DMATDLR: \t0x%08x\n"	,	L_16
DW_SPI_TXFLR	,	V_22
set_cs	,	V_134
EINVAL	,	V_110
"dw_spi%d"	,	L_24
"IMR: \t\t0x%08x\n"	,	L_13
"registers"	,	L_19
dw_spi_chip	,	V_104
DW_SPI_RXFLTR	,	V_21
msg	,	V_57
debugfs	,	V_30
spi_mask_intr	,	F_28
size_t	,	T_3
mode	,	V_88
SPI_TMOD_MASK	,	V_95
num_cs	,	V_131
tx_max	,	F_17
dw_spi_show_regs	,	F_1
u32	,	T_5
SPI_INT_TXEI	,	V_67
"dw_spi"	,	L_18
dma_ops	,	V_98
cr0	,	V_79
S_IRUGO	,	V_33
spi_transfer	,	V_73
rx_buf	,	V_83
S_IFREG	,	V_32
spi	,	V_36
transfer	,	V_74
SPI_TMOD_OFFSET	,	V_91
cleanup	,	V_133
"can not get IRQ\n"	,	L_25
dw_spi_debugfs_remove	,	F_10
DW_SPI_SER	,	V_18
ppos	,	V_4
dw_spi_set_cs	,	F_12
dma_inited	,	V_118
IRQF_SHARED	,	V_124
user_buf	,	V_2
DW_SPI_BAUDR	,	V_19
dev_name	,	F_3
spi_set_clk	,	F_35
irqreturn_t	,	T_7
dev_warn	,	F_49
dw_spi_debugfs_init	,	F_7
"interrupt_transfer: fifo overrun/underrun"	,	L_21
bits_per_word_mask	,	V_129
master	,	V_13
dev_id	,	V_69
dw_reader	,	F_22
min_t	,	F_20
"No max speed HZ parameter\n"	,	L_22
"DMACR: \t\t0x%08x\n"	,	L_15
n_bytes	,	V_47
cpu_relax	,	F_32
spi_alloc_master	,	F_46
devm_request_irq	,	F_47
