{"vcs1":{"timestamp_begin":1698770916.457513662, "rt":0.33, "ut":0.14, "st":0.11}}
{"vcselab":{"timestamp_begin":1698770916.837378281, "rt":0.28, "ut":0.16, "st":0.06}}
{"link":{"timestamp_begin":1698770917.156076069, "rt":0.34, "ut":0.12, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698770916.118846566}
{"VCS_COMP_START_TIME": 1698770916.118846566}
{"VCS_COMP_END_TIME": 1698770917.555703506}
{"VCS_USER_OPTIONS": "-q -nc -sverilog uart.sv TB.sv"}
{"vcs1": {"peak_mem": 337660}}
{"stitch_vcselab": {"peak_mem": 222556}}
