{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 25 08:59:58 2015 " "Info: Processing started: Fri Dec 25 08:59:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cmos_fpga_vga -c cmos_fpga_vga " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cmos_fpga_vga -c cmos_fpga_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmos_fpga_vga_bak/src/udp_ip/udp_send.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/udp_ip/udp_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_send " "Info: Found entity 1: udp_send" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmos_fpga_vga_bak/src/udp_ip/udp_receive.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/udp_ip/udp_receive.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_receive " "Info: Found entity 1: udp_receive" {  } { { "../src/udp_ip/udp_receive.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_receive.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmos_fpga_vga_bak/src/udp_ip/udp_para.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file /cmos_fpga_vga_bak/src/udp_ip/udp_para.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmos_fpga_vga_bak/src/udp_ip/udp.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/udp_ip/udp.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp " "Info: Found entity 1: udp" {  } { { "../src/udp_ip/udp.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmos_fpga_vga_bak/src/udp_ip/sys_reset.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/udp_ip/sys_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_reset " "Info: Found entity 1: sys_reset" {  } { { "../src/udp_ip/sys_reset.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/sys_reset.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmos_fpga_vga_bak/src/udp_ip/fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/udp_ip/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Info: Found entity 1: fifo" {  } { { "../src/udp_ip/fifo.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/fifo.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmos_fpga_vga_bak/src/udp_ip/crc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/udp_ip/crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc " "Info: Found entity 1: crc" {  } { { "../src/udp_ip/crc.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/crc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmos_fpga_vga_bak/src/udp_ip/check_sum.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/udp_ip/check_sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 checksum " "Info: Found entity 1: checksum" {  } { { "../src/udp_ip/check_sum.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/check_sum.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmos_fpga_vga_bak/core/sdram_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/core/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Info: Found entity 1: sdram_pll" {  } { { "../core/sdram_pll.v" "" { Text "J:/cmos_fpga_vga_bak/core/sdram_pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmos_fpga_vga_bak/src/sdram_ip/wrfifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/sdram_ip/wrfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrfifo " "Info: Found entity 1: wrfifo" {  } { { "../src/sdram_ip/wrfifo.v" "" { Text "J:/cmos_fpga_vga_bak/src/sdram_ip/wrfifo.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmos_fpga_vga_bak/src/sdram_ip/sdram_wr_data.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/sdram_ip/sdram_wr_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_wr_data " "Info: Found entity 1: sdram_wr_data" {  } { { "../src/sdram_ip/sdram_wr_data.v" "" { Text "J:/cmos_fpga_vga_bak/src/sdram_ip/sdram_wr_data.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmos_fpga_vga_bak/src/sdram_ip/sdram_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/sdram_ip/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Info: Found entity 1: sdram_top" {  } { { "../src/sdram_ip/sdram_top.v" "" { Text "J:/cmos_fpga_vga_bak/src/sdram_ip/sdram_top.v" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmos_fpga_vga_bak/src/sdram_ip/sdram_para.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file /cmos_fpga_vga_bak/src/sdram_ip/sdram_para.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmos_fpga_vga_bak/src/sdram_ip/sdram_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/sdram_ip/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Info: Found entity 1: sdram_ctrl" {  } { { "../src/sdram_ip/sdram_ctrl.v" "" { Text "J:/cmos_fpga_vga_bak/src/sdram_ip/sdram_ctrl.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmos_fpga_vga_bak/src/sdram_ip/sdram_cmd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/sdram_ip/sdram_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cmd " "Info: Found entity 1: sdram_cmd" {  } { { "../src/sdram_ip/sdram_cmd.v" "" { Text "J:/cmos_fpga_vga_bak/src/sdram_ip/sdram_cmd.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmos_fpga_vga_bak/src/sdram_ip/sdram_2fifo_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/sdram_ip/sdram_2fifo_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_2fifo_top " "Info: Found entity 1: sdram_2fifo_top" {  } { { "../src/sdram_ip/sdram_2fifo_top.v" "" { Text "J:/cmos_fpga_vga_bak/src/sdram_ip/sdram_2fifo_top.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmos_fpga_vga_bak/src/sdram_ip/sdbank_switch.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/sdram_ip/sdbank_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdbank_switch " "Info: Found entity 1: sdbank_switch" {  } { { "../src/sdram_ip/sdbank_switch.v" "" { Text "J:/cmos_fpga_vga_bak/src/sdram_ip/sdbank_switch.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmos_fpga_vga_bak/src/sdram_ip/rdfifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/sdram_ip/rdfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdfifo " "Info: Found entity 1: rdfifo" {  } { { "../src/sdram_ip/rdfifo.v" "" { Text "J:/cmos_fpga_vga_bak/src/sdram_ip/rdfifo.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmos_fpga_vga_bak/src/sdram_ip/dcfifo_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/sdram_ip/dcfifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ctrl " "Info: Found entity 1: dcfifo_ctrl" {  } { { "../src/sdram_ip/dcfifo_ctrl.v" "" { Text "J:/cmos_fpga_vga_bak/src/sdram_ip/dcfifo_ctrl.v" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmos_fpga_vga_bak/src/ov7670_ip/i2c_ov7670_config.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/ov7670_ip/i2c_ov7670_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_OV7670_Config " "Info: Found entity 1: I2C_OV7670_Config" {  } { { "../src/ov7670_ip/I2C_OV7670_Config.v" "" { Text "J:/cmos_fpga_vga_bak/src/ov7670_ip/I2C_OV7670_Config.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmos_fpga_vga_bak/src/ov7670_ip/i2c_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/ov7670_ip/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Info: Found entity 1: I2C_Controller" {  } { { "../src/ov7670_ip/I2C_Controller.v" "" { Text "J:/cmos_fpga_vga_bak/src/ov7670_ip/I2C_Controller.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmos_fpga_vga_bak/src/ov7670_ip/i2c_av_config.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/ov7670_ip/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Info: Found entity 1: I2C_AV_Config" {  } { { "../src/ov7670_ip/I2C_AV_Config.v" "" { Text "J:/cmos_fpga_vga_bak/src/ov7670_ip/I2C_AV_Config.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmos_fpga_vga_bak/src/ov7670_ip/cmos_capture.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/ov7670_ip/cmos_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMOS_Capture " "Info: Found entity 1: CMOS_Capture" {  } { { "../src/ov7670_ip/CMOS_Capture.v" "" { Text "J:/cmos_fpga_vga_bak/src/ov7670_ip/CMOS_Capture.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmos_fpga_vga_bak/src/lcd_ip/lcd_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/lcd_ip/lcd_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_top " "Info: Found entity 1: lcd_top" {  } { { "../src/lcd_ip/lcd_top.v" "" { Text "J:/cmos_fpga_vga_bak/src/lcd_ip/lcd_top.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmos_fpga_vga_bak/src/lcd_ip/lcd_para.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file /cmos_fpga_vga_bak/src/lcd_ip/lcd_para.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmos_fpga_vga_bak/src/lcd_ip/lcd_driver.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/lcd_ip/lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Info: Found entity 1: lcd_driver" {  } { { "../src/lcd_ip/lcd_driver.v" "" { Text "J:/cmos_fpga_vga_bak/src/lcd_ip/lcd_driver.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmos_fpga_vga_bak/src/system_ctrl.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file /cmos_fpga_vga_bak/src/system_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_ctrl " "Info: Found entity 1: system_ctrl" {  } { { "../src/system_ctrl.v" "" { Text "J:/cmos_fpga_vga_bak/src/system_ctrl.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 system_delay " "Info: Found entity 2: system_delay" {  } { { "../src/system_ctrl.v" "" { Text "J:/cmos_fpga_vga_bak/src/system_ctrl.v" 95 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmos_fpga_vga_bak/src/cmos_fpga_vga.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/cmos_fpga_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos_fpga_vga " "Info: Found entity 1: cmos_fpga_vga" {  } { { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "en udp.v(101) " "Warning (10236): Verilog HDL Implicit Net warning at udp.v(101): created implicit net for \"en\"" {  } { { "../src/udp_ip/udp.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp.v" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cmos_fpga_vga " "Info: Elaborating entity \"cmos_fpga_vga\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_ctrl system_ctrl:u_system_ctrl " "Info: Elaborating entity \"system_ctrl\" for hierarchy \"system_ctrl:u_system_ctrl\"" {  } { { "../src/cmos_fpga_vga.v" "u_system_ctrl" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_delay system_ctrl:u_system_ctrl\|system_delay:u_system_delay " "Info: Elaborating entity \"system_delay\" for hierarchy \"system_ctrl:u_system_ctrl\|system_delay:u_system_delay\"" {  } { { "../src/system_ctrl.v" "u_system_delay" { Text "J:/cmos_fpga_vga_bak/src/system_ctrl.v" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll " "Info: Elaborating entity \"sdram_pll\" for hierarchy \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\"" {  } { { "../src/system_ctrl.v" "u_sdram_pll" { Text "J:/cmos_fpga_vga_bak/src/system_ctrl.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\"" {  } { { "../core/sdram_pll.v" "altpll_component" { Text "J:/cmos_fpga_vga_bak/core/sdram_pll.v" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\"" {  } { { "../core/sdram_pll.v" "" { Text "J:/cmos_fpga_vga_bak/core/sdram_pll.v" 111 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component " "Info: Instantiated megafunction \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info: Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Info: Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Info: Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Info: Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 5 " "Info: Parameter \"clk2_multiply_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -3000 " "Info: Parameter \"clk2_phase_shift\" = \"-3000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sdram_pll " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sdram_pll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../core/sdram_pll.v" "" { Text "J:/cmos_fpga_vga_bak/core/sdram_pll.v" 111 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_2fifo_top sdram_2fifo_top:u_sdram_2fifo_top " "Info: Elaborating entity \"sdram_2fifo_top\" for hierarchy \"sdram_2fifo_top:u_sdram_2fifo_top\"" {  } { { "../src/cmos_fpga_vga.v" "u_sdram_2fifo_top" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 127 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop " "Info: Elaborating entity \"sdram_top\" for hierarchy \"sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\"" {  } { { "../src/sdram_ip/sdram_2fifo_top.v" "u_sdramtop" { Text "J:/cmos_fpga_vga_bak/src/sdram_ip/sdram_2fifo_top.v" 114 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001 " "Info: Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\"" {  } { { "../src/sdram_ip/sdram_top.v" "module_001" { Text "J:/cmos_fpga_vga_bak/src/sdram_ip/sdram_top.v" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_ctrl.v(242) " "Info (10264): Verilog HDL Case Statement information at sdram_ctrl.v(242): all case item expressions in this case statement are onehot" {  } { { "../src/sdram_ip/sdram_ctrl.v" "" { Text "J:/cmos_fpga_vga_bak/src/sdram_ip/sdram_ctrl.v" 242 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cmd sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_cmd:module_002 " "Info: Elaborating entity \"sdram_cmd\" for hierarchy \"sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_cmd:module_002\"" {  } { { "../src/sdram_ip/sdram_top.v" "module_002" { Text "J:/cmos_fpga_vga_bak/src/sdram_ip/sdram_top.v" 112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_wr_data sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_wr_data:module_003 " "Info: Elaborating entity \"sdram_wr_data\" for hierarchy \"sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_wr_data:module_003\"" {  } { { "../src/sdram_ip/sdram_top.v" "module_003" { Text "J:/cmos_fpga_vga_bak/src/sdram_ip/sdram_top.v" 123 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ctrl sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl " "Info: Elaborating entity \"dcfifo_ctrl\" for hierarchy \"sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\"" {  } { { "../src/sdram_ip/sdram_2fifo_top.v" "u_dcfifo_ctrl" { Text "J:/cmos_fpga_vga_bak/src/sdram_ip/sdram_2fifo_top.v" 158 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrfifo sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo " "Info: Elaborating entity \"wrfifo\" for hierarchy \"sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\"" {  } { { "../src/sdram_ip/dcfifo_ctrl.v" "u_wrfifo" { Text "J:/cmos_fpga_vga_bak/src/sdram_ip/dcfifo_ctrl.v" 246 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "../src/sdram_ip/wrfifo.v" "dcfifo_component" { Text "J:/cmos_fpga_vga_bak/src/sdram_ip/wrfifo.v" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "../src/sdram_ip/wrfifo.v" "" { Text "J:/cmos_fpga_vga_bak/src/sdram_ip/wrfifo.v" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Info: Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Info: Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Info: Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Info: Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Info: Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../src/sdram_ip/wrfifo.v" "" { Text "J:/cmos_fpga_vga_bak/src/sdram_ip/wrfifo.v" 83 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks " "Warning: Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "db/dcfifo_3in1.tdf" "" { Text "J:/cmos_fpga_vga_bak/dev/db/dcfifo_3in1.tdf" 193 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_3in1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_3in1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_3in1 " "Info: Found entity 1: dcfifo_3in1" {  } { { "db/dcfifo_3in1.tdf" "" { Text "J:/cmos_fpga_vga_bak/dev/db/dcfifo_3in1.tdf" 42 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_3in1 sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_3in1:auto_generated " "Info: Elaborating entity \"dcfifo_3in1\" for hierarchy \"sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_3in1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Info: Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "J:/cmos_fpga_vga_bak/dev/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_3in1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_3in1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_3in1.tdf" "rdptr_g_gray2bin" { Text "J:/cmos_fpga_vga_bak/dev/db/dcfifo_3in1.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Info: Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "J:/cmos_fpga_vga_bak/dev/db/a_graycounter_677.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_3in1:auto_generated\|a_graycounter_677:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_677\" for hierarchy \"sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_3in1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_3in1.tdf" "rdptr_g1p" { Text "J:/cmos_fpga_vga_bak/dev/db/dcfifo_3in1.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Info: Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "J:/cmos_fpga_vga_bak/dev/db/a_graycounter_2lc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_3in1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_2lc\" for hierarchy \"sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_3in1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_3in1.tdf" "wrptr_g1p" { Text "J:/cmos_fpga_vga_bak/dev/db/dcfifo_3in1.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6i51.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6i51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6i51 " "Info: Found entity 1: altsyncram_6i51" {  } { { "db/altsyncram_6i51.tdf" "" { Text "J:/cmos_fpga_vga_bak/dev/db/altsyncram_6i51.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6i51 sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_3in1:auto_generated\|altsyncram_6i51:fifo_ram " "Info: Elaborating entity \"altsyncram_6i51\" for hierarchy \"sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_3in1:auto_generated\|altsyncram_6i51:fifo_ram\"" {  } { { "db/dcfifo_3in1.tdf" "fifo_ram" { Text "J:/cmos_fpga_vga_bak/dev/db/dcfifo_3in1.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Info: Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "J:/cmos_fpga_vga_bak/dev/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_3in1:auto_generated\|dffpipe_pe9:rs_brp " "Info: Elaborating entity \"dffpipe_pe9\" for hierarchy \"sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_3in1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_3in1.tdf" "rs_brp" { Text "J:/cmos_fpga_vga_bak/dev/db/dcfifo_3in1.tdf" 75 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Info: Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "J:/cmos_fpga_vga_bak/dev/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_3in1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_3in1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\"" {  } { { "db/dcfifo_3in1.tdf" "rs_dgwp" { Text "J:/cmos_fpga_vga_bak/dev/db/dcfifo_3in1.tdf" 77 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Info: Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "J:/cmos_fpga_vga_bak/dev/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_3in1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_qe9:dffpipe11 " "Info: Elaborating entity \"dffpipe_qe9\" for hierarchy \"sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_3in1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_qe9:dffpipe11\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe11" { Text "J:/cmos_fpga_vga_bak/dev/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_3in1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_3in1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_3in1.tdf" "ws_dgrp" { Text "J:/cmos_fpga_vga_bak/dev/db/dcfifo_3in1.tdf" 78 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Info: Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "J:/cmos_fpga_vga_bak/dev/db/cmpr_c66.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_3in1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb " "Info: Elaborating entity \"cmpr_c66\" for hierarchy \"sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_3in1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_3in1.tdf" "rdempty_eq_comp1_lsb" { Text "J:/cmos_fpga_vga_bak/dev/db/dcfifo_3in1.tdf" 82 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Info: Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "J:/cmos_fpga_vga_bak/dev/db/cmpr_b66.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_3in1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb " "Info: Elaborating entity \"cmpr_b66\" for hierarchy \"sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_3in1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_3in1.tdf" "rdempty_eq_comp1_msb" { Text "J:/cmos_fpga_vga_bak/dev/db/dcfifo_3in1.tdf" 83 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Info: Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "J:/cmos_fpga_vga_bak/dev/db/mux_j28.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_3in1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Info: Elaborating entity \"mux_j28\" for hierarchy \"sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_3in1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_3in1.tdf" "rdemp_eq_comp_lsb_mux" { Text "J:/cmos_fpga_vga_bak/dev/db/dcfifo_3in1.tdf" 90 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdfifo sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo " "Info: Elaborating entity \"rdfifo\" for hierarchy \"sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\"" {  } { { "../src/sdram_ip/dcfifo_ctrl.v" "u_rdfifo" { Text "J:/cmos_fpga_vga_bak/src/sdram_ip/dcfifo_ctrl.v" 264 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "../src/sdram_ip/rdfifo.v" "dcfifo_component" { Text "J:/cmos_fpga_vga_bak/src/sdram_ip/rdfifo.v" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "../src/sdram_ip/rdfifo.v" "" { Text "J:/cmos_fpga_vga_bak/src/sdram_ip/rdfifo.v" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Info: Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Info: Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Info: Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Info: Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Info: Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../src/sdram_ip/rdfifo.v" "" { Text "J:/cmos_fpga_vga_bak/src/sdram_ip/rdfifo.v" 83 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_min1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_min1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_min1 " "Info: Found entity 1: dcfifo_min1" {  } { { "db/dcfifo_min1.tdf" "" { Text "J:/cmos_fpga_vga_bak/dev/db/dcfifo_min1.tdf" 44 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_min1 sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_min1:auto_generated " "Info: Elaborating entity \"dcfifo_min1\" for hierarchy \"sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_min1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_e98.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e98.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_e98 " "Info: Found entity 1: alt_synch_pipe_e98" {  } { { "db/alt_synch_pipe_e98.tdf" "" { Text "J:/cmos_fpga_vga_bak/dev/db/alt_synch_pipe_e98.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_e98 sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_min1:auto_generated\|alt_synch_pipe_e98:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_e98\" for hierarchy \"sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_min1:auto_generated\|alt_synch_pipe_e98:rs_dgwp\"" {  } { { "db/dcfifo_min1.tdf" "rs_dgwp" { Text "J:/cmos_fpga_vga_bak/dev/db/dcfifo_min1.tdf" 77 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Info: Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "J:/cmos_fpga_vga_bak/dev/db/alt_synch_pipe_0e8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_min1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_min1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\"" {  } { { "db/dcfifo_min1.tdf" "ws_dgrp" { Text "J:/cmos_fpga_vga_bak/dev/db/dcfifo_min1.tdf" 80 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Info: Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "J:/cmos_fpga_vga_bak/dev/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_min1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe4 " "Info: Elaborating entity \"dffpipe_re9\" for hierarchy \"sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_min1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe4\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe4" { Text "J:/cmos_fpga_vga_bak/dev/db/alt_synch_pipe_0e8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdbank_switch sdbank_switch:u_sdbank_switch " "Info: Elaborating entity \"sdbank_switch\" for hierarchy \"sdbank_switch:u_sdbank_switch\"" {  } { { "../src/cmos_fpga_vga.v" "u_sdbank_switch" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u_I2C_AV_Config " "Info: Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u_I2C_AV_Config\"" {  } { { "../src/cmos_fpga_vga.v" "u_I2C_AV_Config" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 167 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_OV7670_Config I2C_AV_Config:u_I2C_AV_Config\|I2C_OV7670_Config:u_I2C_OV7670_Config " "Info: Elaborating entity \"I2C_OV7670_Config\" for hierarchy \"I2C_AV_Config:u_I2C_AV_Config\|I2C_OV7670_Config:u_I2C_OV7670_Config\"" {  } { { "../src/ov7670_ip/I2C_AV_Config.v" "u_I2C_OV7670_Config" { Text "J:/cmos_fpga_vga_bak/src/ov7670_ip/I2C_AV_Config.v" 138 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:u_I2C_AV_Config\|I2C_Controller:u0 " "Info: Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:u_I2C_AV_Config\|I2C_Controller:u0\"" {  } { { "../src/ov7670_ip/I2C_AV_Config.v" "u0" { Text "J:/cmos_fpga_vga_bak/src/ov7670_ip/I2C_AV_Config.v" 157 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMOS_Capture CMOS_Capture:u_CMOS_Capture " "Info: Elaborating entity \"CMOS_Capture\" for hierarchy \"CMOS_Capture:u_CMOS_Capture\"" {  } { { "../src/cmos_fpga_vga.v" "u_CMOS_Capture" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 190 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_top lcd_top:u_lcd_top " "Info: Elaborating entity \"lcd_top\" for hierarchy \"lcd_top:u_lcd_top\"" {  } { { "../src/cmos_fpga_vga.v" "u_lcd_top" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver lcd_top:u_lcd_top\|lcd_driver:u_lcd_driver " "Info: Elaborating entity \"lcd_driver\" for hierarchy \"lcd_top:u_lcd_top\|lcd_driver:u_lcd_driver\"" {  } { { "../src/lcd_ip/lcd_top.v" "u_lcd_driver" { Text "J:/cmos_fpga_vga_bak/src/lcd_ip/lcd_top.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp udp:udp " "Info: Elaborating entity \"udp\" for hierarchy \"udp:udp\"" {  } { { "../src/cmos_fpga_vga.v" "udp" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 237 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 udp.v(129) " "Warning (10230): Verilog HDL assignment warning at udp.v(129): truncated value with size 4 to match size of target (3)" {  } { { "../src/udp_ip/udp.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sys_data_r udp.v(114) " "Warning (10240): Verilog HDL Always Construct warning at udp.v(114): inferring latch(es) for variable \"sys_data_r\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/udp_ip/udp.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sys_data_r\[12\] udp.v(114) " "Info (10041): Inferred latch for \"sys_data_r\[12\]\" at udp.v(114)" {  } { { "../src/udp_ip/udp.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_reset udp:udp\|sys_reset:sys_reset_send " "Info: Elaborating entity \"sys_reset\" for hierarchy \"udp:udp\|sys_reset:sys_reset_send\"" {  } { { "../src/udp_ip/udp.v" "sys_reset_send" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_send udp:udp\|udp_send:udp_send_top " "Info: Elaborating entity \"udp_send\" for hierarchy \"udp:udp\|udp_send:udp_send_top\"" {  } { { "../src/udp_ip/udp.v" "udp_send_top" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 4 udp_send.v(83) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(83): truncated value with size 64 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 udp_send.v(87) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(87): truncated value with size 32 to match size of target (10)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 4 udp_send.v(101) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(101): truncated value with size 48 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 4 udp_send.v(105) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(105): truncated value with size 48 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 udp_send.v(125) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(125): truncated value with size 32 to match size of target (16)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 udp_send.v(135) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(135): truncated value with size 8 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 udp_send.v(136) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(136): truncated value with size 8 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 udp_send.v(137) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(137): truncated value with size 32 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 udp_send.v(138) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(138): truncated value with size 32 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 udp_send.v(139) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(139): truncated value with size 32 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 udp_send.v(140) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(140): truncated value with size 32 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 udp_send.v(141) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(141): truncated value with size 32 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 udp_send.v(142) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(142): truncated value with size 32 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 udp_send.v(143) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(143): truncated value with size 32 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 udp_send.v(144) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(144): truncated value with size 32 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 4 udp_send.v(145) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(145): truncated value with size 13 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 4 udp_send.v(146) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(146): truncated value with size 13 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 4 udp_send.v(147) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(147): truncated value with size 13 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 4 udp_send.v(148) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(148): truncated value with size 13 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 udp_send.v(149) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(149): truncated value with size 8 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 udp_send.v(150) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(150): truncated value with size 8 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 udp_send.v(151) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(151): truncated value with size 8 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 udp_send.v(152) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(152): truncated value with size 8 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 udp_send.v(153) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(153): truncated value with size 16 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 udp_send.v(154) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(154): truncated value with size 16 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 udp_send.v(155) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(155): truncated value with size 16 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 udp_send.v(156) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(156): truncated value with size 16 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 udp_send.v(157) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(157): truncated value with size 32 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 udp_send.v(158) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(158): truncated value with size 32 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 udp_send.v(159) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(159): truncated value with size 32 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 udp_send.v(160) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(160): truncated value with size 32 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 udp_send.v(161) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(161): truncated value with size 32 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 udp_send.v(162) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(162): truncated value with size 32 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 udp_send.v(163) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(163): truncated value with size 32 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 udp_send.v(164) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(164): truncated value with size 32 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 udp_send.v(165) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(165): truncated value with size 32 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 udp_send.v(166) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(166): truncated value with size 32 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 udp_send.v(167) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(167): truncated value with size 32 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 udp_send.v(168) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(168): truncated value with size 32 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 udp_send.v(169) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(169): truncated value with size 32 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 udp_send.v(170) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(170): truncated value with size 32 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 udp_send.v(171) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(171): truncated value with size 32 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 udp_send.v(173) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(173): truncated value with size 32 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 udp_send.v(183) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(183): truncated value with size 16 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 udp_send.v(184) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(184): truncated value with size 16 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 udp_send.v(185) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(185): truncated value with size 16 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 udp_send.v(186) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(186): truncated value with size 16 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 udp_send.v(187) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(187): truncated value with size 16 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 udp_send.v(188) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(188): truncated value with size 16 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 udp_send.v(189) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(189): truncated value with size 16 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 udp_send.v(190) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(190): truncated value with size 16 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 udp_send.v(191) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(191): truncated value with size 16 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 udp_send.v(192) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(192): truncated value with size 16 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 udp_send.v(193) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(193): truncated value with size 16 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 udp_send.v(194) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(194): truncated value with size 16 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 udp_send.v(199) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(199): truncated value with size 32 to match size of target (10)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 udp_send.v(207) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(207): truncated value with size 32 to match size of target (4)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 udp_send.v(248) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(248): truncated value with size 32 to match size of target (10)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 udp_send.v(256) " "Warning (10230): Verilog HDL assignment warning at udp_send.v(256): truncated value with size 32 to match size of target (10)" {  } { { "../src/udp_ip/udp_send.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc udp:udp\|udp_send:udp_send_top\|crc:crc1 " "Info: Elaborating entity \"crc\" for hierarchy \"udp:udp\|udp_send:udp_send_top\|crc:crc1\"" {  } { { "../src/udp_ip/udp_send.v" "crc1" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_clk crc.v(46) " "Warning (10036): Verilog HDL or VHDL warning at crc.v(46): object \"n_clk\" assigned a value but never read" {  } { { "../src/udp_ip/crc.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/crc.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checksum udp:udp\|udp_send:udp_send_top\|checksum:checksum1 " "Info: Elaborating entity \"checksum\" for hierarchy \"udp:udp\|udp_send:udp_send_top\|checksum:checksum1\"" {  } { { "../src/udp_ip/udp_send.v" "checksum1" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v" 350 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 check_sum.v(13) " "Warning (10230): Verilog HDL assignment warning at check_sum.v(13): truncated value with size 32 to match size of target (16)" {  } { { "../src/udp_ip/check_sum.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/check_sum.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 check_sum.v(14) " "Warning (10230): Verilog HDL assignment warning at check_sum.v(14): truncated value with size 32 to match size of target (16)" {  } { { "../src/udp_ip/check_sum.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/check_sum.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 check_sum.v(15) " "Warning (10230): Verilog HDL assignment warning at check_sum.v(15): truncated value with size 32 to match size of target (16)" {  } { { "../src/udp_ip/check_sum.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/check_sum.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 check_sum.v(16) " "Warning (10230): Verilog HDL assignment warning at check_sum.v(16): truncated value with size 32 to match size of target (16)" {  } { { "../src/udp_ip/check_sum.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/check_sum.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_receive udp:udp\|udp_receive:udp_receive_top " "Info: Elaborating entity \"udp_receive\" for hierarchy \"udp:udp\|udp_receive:udp_receive_top\"" {  } { { "../src/udp_ip/udp.v" "udp_receive_top" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp.v" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 udp_receive.v(178) " "Warning (10230): Verilog HDL assignment warning at udp_receive.v(178): truncated value with size 32 to match size of target (10)" {  } { { "../src/udp_ip/udp_receive.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_receive.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 udp_receive.v(186) " "Warning (10230): Verilog HDL assignment warning at udp_receive.v(186): truncated value with size 32 to match size of target (10)" {  } { { "../src/udp_ip/udp_receive.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_receive.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 udp_receive.v(201) " "Warning (10230): Verilog HDL assignment warning at udp_receive.v(201): truncated value with size 32 to match size of target (10)" {  } { { "../src/udp_ip/udp_receive.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_receive.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo udp:udp\|fifo:fifo1 " "Info: Elaborating entity \"fifo\" for hierarchy \"udp:udp\|fifo:fifo1\"" {  } { { "../src/udp_ip/udp.v" "fifo1" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp.v" 170 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo udp:udp\|fifo:fifo1\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"udp:udp\|fifo:fifo1\|dcfifo:dcfifo_component\"" {  } { { "../src/udp_ip/fifo.v" "dcfifo_component" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/fifo.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "udp:udp\|fifo:fifo1\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"udp:udp\|fifo:fifo1\|dcfifo:dcfifo_component\"" {  } { { "../src/udp_ip/fifo.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/fifo.v" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "udp:udp\|fifo:fifo1\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"udp:udp\|fifo:fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Info: Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Info: Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Info: Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Info: Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../src/udp_ip/fifo.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/fifo.v" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_6mf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_6mf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_6mf1 " "Info: Found entity 1: dcfifo_6mf1" {  } { { "db/dcfifo_6mf1.tdf" "" { Text "J:/cmos_fpga_vga_bak/dev/db/dcfifo_6mf1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_6mf1 udp:udp\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_6mf1:auto_generated " "Info: Elaborating entity \"dcfifo_6mf1\" for hierarchy \"udp:udp\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_6mf1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_4p6.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_4p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_4p6 " "Info: Found entity 1: a_graycounter_4p6" {  } { { "db/a_graycounter_4p6.tdf" "" { Text "J:/cmos_fpga_vga_bak/dev/db/a_graycounter_4p6.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_4p6 udp:udp\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_6mf1:auto_generated\|a_graycounter_4p6:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_4p6\" for hierarchy \"udp:udp\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_6mf1:auto_generated\|a_graycounter_4p6:rdptr_g1p\"" {  } { { "db/dcfifo_6mf1.tdf" "rdptr_g1p" { Text "J:/cmos_fpga_vga_bak/dev/db/dcfifo_6mf1.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_07c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_07c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_07c " "Info: Found entity 1: a_graycounter_07c" {  } { { "db/a_graycounter_07c.tdf" "" { Text "J:/cmos_fpga_vga_bak/dev/db/a_graycounter_07c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_07c udp:udp\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_6mf1:auto_generated\|a_graycounter_07c:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_07c\" for hierarchy \"udp:udp\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_6mf1:auto_generated\|a_graycounter_07c:wrptr_g1p\"" {  } { { "db/dcfifo_6mf1.tdf" "wrptr_g1p" { Text "J:/cmos_fpga_vga_bak/dev/db/dcfifo_6mf1.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ru.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7ru.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ru " "Info: Found entity 1: altsyncram_7ru" {  } { { "db/altsyncram_7ru.tdf" "" { Text "J:/cmos_fpga_vga_bak/dev/db/altsyncram_7ru.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ru udp:udp\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_6mf1:auto_generated\|altsyncram_7ru:fifo_ram " "Info: Elaborating entity \"altsyncram_7ru\" for hierarchy \"udp:udp\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_6mf1:auto_generated\|altsyncram_7ru:fifo_ram\"" {  } { { "db/dcfifo_6mf1.tdf" "fifo_ram" { Text "J:/cmos_fpga_vga_bak/dev/db/dcfifo_6mf1.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_c7d.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_c7d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_c7d " "Info: Found entity 1: alt_synch_pipe_c7d" {  } { { "db/alt_synch_pipe_c7d.tdf" "" { Text "J:/cmos_fpga_vga_bak/dev/db/alt_synch_pipe_c7d.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_c7d udp:udp\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_6mf1:auto_generated\|alt_synch_pipe_c7d:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_c7d\" for hierarchy \"udp:udp\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_6mf1:auto_generated\|alt_synch_pipe_c7d:rs_dgwp\"" {  } { { "db/dcfifo_6mf1.tdf" "rs_dgwp" { Text "J:/cmos_fpga_vga_bak/dev/db/dcfifo_6mf1.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b09.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b09 " "Info: Found entity 1: dffpipe_b09" {  } { { "db/dffpipe_b09.tdf" "" { Text "J:/cmos_fpga_vga_bak/dev/db/dffpipe_b09.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b09 udp:udp\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_6mf1:auto_generated\|alt_synch_pipe_c7d:rs_dgwp\|dffpipe_b09:dffpipe12 " "Info: Elaborating entity \"dffpipe_b09\" for hierarchy \"udp:udp\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_6mf1:auto_generated\|alt_synch_pipe_c7d:rs_dgwp\|dffpipe_b09:dffpipe12\"" {  } { { "db/alt_synch_pipe_c7d.tdf" "dffpipe12" { Text "J:/cmos_fpga_vga_bak/dev/db/alt_synch_pipe_c7d.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_d7d.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d7d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_d7d " "Info: Found entity 1: alt_synch_pipe_d7d" {  } { { "db/alt_synch_pipe_d7d.tdf" "" { Text "J:/cmos_fpga_vga_bak/dev/db/alt_synch_pipe_d7d.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_d7d udp:udp\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_6mf1:auto_generated\|alt_synch_pipe_d7d:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_d7d\" for hierarchy \"udp:udp\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_6mf1:auto_generated\|alt_synch_pipe_d7d:ws_dgrp\"" {  } { { "db/dcfifo_6mf1.tdf" "ws_dgrp" { Text "J:/cmos_fpga_vga_bak/dev/db/dcfifo_6mf1.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c09.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c09 " "Info: Found entity 1: dffpipe_c09" {  } { { "db/dffpipe_c09.tdf" "" { Text "J:/cmos_fpga_vga_bak/dev/db/dffpipe_c09.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c09 udp:udp\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_6mf1:auto_generated\|alt_synch_pipe_d7d:ws_dgrp\|dffpipe_c09:dffpipe15 " "Info: Elaborating entity \"dffpipe_c09\" for hierarchy \"udp:udp\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_6mf1:auto_generated\|alt_synch_pipe_d7d:ws_dgrp\|dffpipe_c09:dffpipe15\"" {  } { { "db/alt_synch_pipe_d7d.tdf" "dffpipe15" { Text "J:/cmos_fpga_vga_bak/dev/db/alt_synch_pipe_d7d.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Info: Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "J:/cmos_fpga_vga_bak/dev/db/cmpr_o76.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 udp:udp\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_6mf1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Info: Elaborating entity \"cmpr_o76\" for hierarchy \"udp:udp\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_6mf1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_6mf1.tdf" "rdempty_eq_comp" { Text "J:/cmos_fpga_vga_bak/dev/db/dcfifo_6mf1.tdf" 59 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "Warning: 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../src/sdram_ip/sdram_cmd.v" "" { Text "J:/cmos_fpga_vga_bak/src/sdram_ip/sdram_cmd.v" 71 -1 0 } } { "../src/ov7670_ip/I2C_Controller.v" "" { Text "J:/cmos_fpga_vga_bak/src/ov7670_ip/I2C_Controller.v" 24 -1 0 } } { "db/dcfifo_min1.tdf" "" { Text "J:/cmos_fpga_vga_bak/dev/db/dcfifo_min1.tdf" 62 2 0 } } { "db/dcfifo_min1.tdf" "" { Text "J:/cmos_fpga_vga_bak/dev/db/dcfifo_min1.tdf" 66 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "J:/cmos_fpga_vga_bak/dev/db/a_graycounter_677.tdf" 32 2 0 } } { "../src/udp_ip/crc.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/crc.v" 53 -1 0 } } { "../src/udp_ip/udp_receive.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_receive.v" 50 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "J:/cmos_fpga_vga_bak/dev/db/a_graycounter_2lc.tdf" 32 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "J:/cmos_fpga_vga_bak/dev/db/a_graycounter_677.tdf" 46 2 0 } } { "../src/ov7670_ip/I2C_Controller.v" "" { Text "J:/cmos_fpga_vga_bak/src/ov7670_ip/I2C_Controller.v" 57 -1 0 } } { "../src/ov7670_ip/I2C_Controller.v" "" { Text "J:/cmos_fpga_vga_bak/src/ov7670_ip/I2C_Controller.v" 56 -1 0 } } { "../src/ov7670_ip/I2C_Controller.v" "" { Text "J:/cmos_fpga_vga_bak/src/ov7670_ip/I2C_Controller.v" 23 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "J:/cmos_fpga_vga_bak/dev/db/a_graycounter_2lc.tdf" 46 2 0 } } { "db/dcfifo_3in1.tdf" "" { Text "J:/cmos_fpga_vga_bak/dev/db/dcfifo_3in1.tdf" 60 2 0 } } { "db/dcfifo_3in1.tdf" "" { Text "J:/cmos_fpga_vga_bak/dev/db/dcfifo_3in1.tdf" 64 2 0 } } { "../src/ov7670_ip/CMOS_Capture.v" "" { Text "J:/cmos_fpga_vga_bak/src/ov7670_ip/CMOS_Capture.v" 35 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_udqm GND " "Warning (13410): Pin \"sdram_udqm\" is stuck at GND" {  } { { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_ldqm GND " "Warning (13410): Pin \"sdram_ldqm\" is stuck at GND" {  } { { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_sync GND " "Warning (13410): Pin \"lcd_sync\" is stuck at GND" {  } { { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_red\[0\] GND " "Warning (13410): Pin \"lcd_red\[0\]\" is stuck at GND" {  } { { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_red\[1\] GND " "Warning (13410): Pin \"lcd_red\[1\]\" is stuck at GND" {  } { { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_red\[2\] GND " "Warning (13410): Pin \"lcd_red\[2\]\" is stuck at GND" {  } { { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_red\[3\] GND " "Warning (13410): Pin \"lcd_red\[3\]\" is stuck at GND" {  } { { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_red\[4\] GND " "Warning (13410): Pin \"lcd_red\[4\]\" is stuck at GND" {  } { { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_green\[0\] GND " "Warning (13410): Pin \"lcd_green\[0\]\" is stuck at GND" {  } { { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_green\[1\] GND " "Warning (13410): Pin \"lcd_green\[1\]\" is stuck at GND" {  } { { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_green\[2\] GND " "Warning (13410): Pin \"lcd_green\[2\]\" is stuck at GND" {  } { { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_green\[3\] GND " "Warning (13410): Pin \"lcd_green\[3\]\" is stuck at GND" {  } { { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blue\[0\] GND " "Warning (13410): Pin \"lcd_blue\[0\]\" is stuck at GND" {  } { { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blue\[1\] GND " "Warning (13410): Pin \"lcd_blue\[1\]\" is stuck at GND" {  } { { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blue\[2\] GND " "Warning (13410): Pin \"lcd_blue\[2\]\" is stuck at GND" {  } { { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blue\[3\] GND " "Warning (13410): Pin \"lcd_blue\[3\]\" is stuck at GND" {  } { { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blue\[4\] GND " "Warning (13410): Pin \"lcd_blue\[4\]\" is stuck at GND" {  } { { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_rst_n VCC " "Warning (13410): Pin \"cmos_rst_n\" is stuck at VCC" {  } { { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_pwdn GND " "Warning (13410): Pin \"cmos_pwdn\" is stuck at GND" {  } { { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "phy_rst_n VCC " "Warning (13410): Pin \"phy_rst_n\" is stuck at VCC" {  } { { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 27 " "Info: 27 registers lost all their fanouts during netlist optimizations. The first 27 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_min1:auto_generated\|dffpipe_pe9:ws_bwp\|dffe10a\[10\] " "Info: Register \"sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_min1:auto_generated\|dffpipe_pe9:ws_bwp\|dffe10a\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_min1:auto_generated\|dffpipe_pe9:ws_bwp\|dffe10a\[9\] " "Info: Register \"sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_min1:auto_generated\|dffpipe_pe9:ws_bwp\|dffe10a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_min1:auto_generated\|dffpipe_pe9:ws_brp\|dffe10a\[10\] " "Info: Register \"sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_min1:auto_generated\|dffpipe_pe9:ws_brp\|dffe10a\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_min1:auto_generated\|dffpipe_pe9:ws_brp\|dffe10a\[9\] " "Info: Register \"sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_min1:auto_generated\|dffpipe_pe9:ws_brp\|dffe10a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_3in1:auto_generated\|dffpipe_pe9:rs_bwp\|dffe10a\[10\] " "Info: Register \"sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_3in1:auto_generated\|dffpipe_pe9:rs_bwp\|dffe10a\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_3in1:auto_generated\|dffpipe_pe9:rs_bwp\|dffe10a\[9\] " "Info: Register \"sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_3in1:auto_generated\|dffpipe_pe9:rs_bwp\|dffe10a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_3in1:auto_generated\|dffpipe_pe9:rs_brp\|dffe10a\[10\] " "Info: Register \"sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_3in1:auto_generated\|dffpipe_pe9:rs_brp\|dffe10a\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_3in1:auto_generated\|dffpipe_pe9:rs_brp\|dffe10a\[9\] " "Info: Register \"sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_3in1:auto_generated\|dffpipe_pe9:rs_brp\|dffe10a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "udp:udp\|udp_receive:udp_receive_top\|r_state~11 " "Info: Register \"udp:udp\|udp_receive:udp_receive_top\|r_state~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "udp:udp\|udp_receive:udp_receive_top\|r_state~12 " "Info: Register \"udp:udp\|udp_receive:udp_receive_top\|r_state~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "udp:udp\|udp_receive:udp_receive_top\|r_state~13 " "Info: Register \"udp:udp\|udp_receive:udp_receive_top\|r_state~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "udp:udp\|udp_send:udp_send_top\|s_state~14 " "Info: Register \"udp:udp\|udp_send:udp_send_top\|s_state~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "udp:udp\|udp_send:udp_send_top\|s_state~15 " "Info: Register \"udp:udp\|udp_send:udp_send_top\|s_state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "udp:udp\|udp_send:udp_send_top\|s_state~16 " "Info: Register \"udp:udp\|udp_send:udp_send_top\|s_state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "udp:udp\|udp_send:udp_send_top\|s_state~17 " "Info: Register \"udp:udp\|udp_send:udp_send_top\|s_state~17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdbank_switch:u_sdbank_switch\|state_read~2 " "Info: Register \"sdbank_switch:u_sdbank_switch\|state_read~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdbank_switch:u_sdbank_switch\|state_read~3 " "Info: Register \"sdbank_switch:u_sdbank_switch\|state_read~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdbank_switch:u_sdbank_switch\|state_write~2 " "Info: Register \"sdbank_switch:u_sdbank_switch\|state_write~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdbank_switch:u_sdbank_switch\|state_write~3 " "Info: Register \"sdbank_switch:u_sdbank_switch\|state_write~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|work_state_r~4 " "Info: Register \"sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|work_state_r~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|work_state_r~5 " "Info: Register \"sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|work_state_r~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|work_state_r~6 " "Info: Register \"sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|work_state_r~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|work_state_r~7 " "Info: Register \"sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|work_state_r~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|init_state_r~5 " "Info: Register \"sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|init_state_r~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|init_state_r~6 " "Info: Register \"sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|init_state_r~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|init_state_r~7 " "Info: Register \"sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|init_state_r~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|init_state_r~8 " "Info: Register \"sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|init_state_r~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|pll " "Info: Adding node \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|pll\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2453 " "Info: Implemented 2453 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Info: Implemented 21 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Info: Implemented 75 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Info: Implemented 17 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2303 " "Info: Implemented 2303 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "36 " "Info: Implemented 36 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "278 " "Info: Peak virtual memory: 278 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 25 09:00:19 2015 " "Info: Processing ended: Fri Dec 25 09:00:19 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Info: Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Info: Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 25 09:00:21 2015 " "Info: Processing started: Fri Dec 25 09:00:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cmos_fpga_vga -c cmos_fpga_vga " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off cmos_fpga_vga -c cmos_fpga_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "cmos_fpga_vga EP4CE10F17C8 " "Info: Selected device EP4CE10F17C8 for design \"cmos_fpga_vga\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|pll Cyclone IV E PLL " "Info: Implemented PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk0 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk1 5 2 0 0 " "Info: Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk2 5 2 -135 -3000 " "Info: Implementing clock multiplication of 5, clock division of 2, and phase shift of -135 degrees (-3000 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Info: Device EP4CE6F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Info: Device EP4CE15F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Info: Device EP4CE22F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Info: Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 5117 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 5119 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Info: Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 5121 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Info: Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 5123 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 113 " "Critical Warning: No exact pin location assignment(s) for 15 pins of 113 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_sync " "Info: Pin lcd_sync not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { lcd_sync } } } { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 25 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_sync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 198 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_red\[0\] " "Info: Pin lcd_red\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { lcd_red[0] } } } { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 27 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_red[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 131 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_red\[1\] " "Info: Pin lcd_red\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { lcd_red[1] } } } { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 27 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_red[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 132 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_red\[2\] " "Info: Pin lcd_red\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { lcd_red[2] } } } { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 27 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_red[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 133 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_red\[3\] " "Info: Pin lcd_red\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { lcd_red[3] } } } { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 27 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_red[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 134 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_red\[4\] " "Info: Pin lcd_red\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { lcd_red[4] } } } { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 27 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_red[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 135 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_green\[0\] " "Info: Pin lcd_green\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { lcd_green[0] } } } { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 28 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_green[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 141 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_green\[1\] " "Info: Pin lcd_green\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { lcd_green[1] } } } { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 28 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_green[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 142 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_green\[2\] " "Info: Pin lcd_green\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { lcd_green[2] } } } { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 28 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_green[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 143 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_green\[3\] " "Info: Pin lcd_green\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { lcd_green[3] } } } { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 28 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_green[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 144 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_blue\[0\] " "Info: Pin lcd_blue\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { lcd_blue[0] } } } { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 29 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_blue[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 151 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_blue\[1\] " "Info: Pin lcd_blue\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { lcd_blue[1] } } } { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 29 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_blue[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 152 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_blue\[2\] " "Info: Pin lcd_blue\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { lcd_blue[2] } } } { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 29 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_blue[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 153 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_blue\[3\] " "Info: Pin lcd_blue\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { lcd_blue[3] } } } { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 29 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_blue[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 154 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_blue\[4\] " "Info: Pin lcd_blue\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { lcd_blue[4] } } } { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 29 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_blue[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 155 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3in1 " "Info: Entity dcfifo_3in1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_6mf1 " "Info: Entity dcfifo_6mf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_min1 " "Info: Entity dcfifo_min1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cmos_fpga_vga.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'cmos_fpga_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info: No user constrained generated clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_tx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_tx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_tx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_tx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_tx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_tx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_tx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_tx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_tx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_tx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_tx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_tx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_tx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_tx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_tx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_tx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_tx\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_tx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_tx\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_tx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_tx\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_tx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_tx\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_tx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_tx\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_tx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_tx\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_tx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_tx\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_tx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_tx\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_tx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node clk_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 5 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 5085 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1) " "Info: Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 1607 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1) " "Info: Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 1607 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 1607 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "phy_clk_rx~input (placed in PIN T15 (DIFFIO_B20n, DQS0B/CQ1B,DPCLK3)) " "Info: Automatically promoted node phy_clk_rx~input (placed in PIN T15 (DIFFIO_B20n, DQS0B/CQ1B,DPCLK3))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 45 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { phy_clk_rx~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 5089 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN B3 (DIFFIO_T2p, DQS1T/CQ1T#,DPCLK7)) " "Info: Automatically promoted node rst_n~input (placed in PIN B3 (DIFFIO_T2p, DQS1T/CQ1T#,DPCLK7))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "udp:udp\|sys_reset:sys_reset_send\|sys_rst_nr " "Info: Destination node udp:udp\|sys_reset:sys_reset_send\|sys_rst_nr" {  } { { "../src/udp_ip/sys_reset.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/sys_reset.v" 11 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { udp:udp|sys_reset:sys_reset_send|sys_rst_nr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 951 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "udp:udp\|sys_reset:sys_reset_send\|sys_rst_n~0 " "Info: Destination node udp:udp\|sys_reset:sys_reset_send\|sys_rst_n~0" {  } { { "../src/udp_ip/sys_reset.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/sys_reset.v" 9 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { udp:udp|sys_reset:sys_reset_send|sys_rst_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 3075 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "udp:udp\|sys_reset:sys_reset_rec\|sys_rst_nr " "Info: Destination node udp:udp\|sys_reset:sys_reset_rec\|sys_rst_nr" {  } { { "../src/udp_ip/sys_reset.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/sys_reset.v" 11 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { udp:udp|sys_reset:sys_reset_rec|sys_rst_nr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 1663 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "udp:udp\|sys_reset:sys_reset_rec\|sys_rst_n~0 " "Info: Destination node udp:udp\|sys_reset:sys_reset_rec\|sys_rst_n~0" {  } { { "../src/udp_ip/sys_reset.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/sys_reset.v" 9 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { udp:udp|sys_reset:sys_reset_rec|sys_rst_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 3267 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 6 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 5088 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sysrst_nr2  " "Info: Automatically promoted node system_ctrl:u_system_ctrl\|sysrst_nr2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|comb~0 " "Info: Destination node sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|comb~0" {  } { { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 2093 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~0 " "Info: Destination node comb~0" {  } { { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 2149 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|sys_r_wn~1 " "Info: Destination node sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|sys_r_wn~1" {  } { { "../src/sdram_ip/sdram_ctrl.v" "" { Text "J:/cmos_fpga_vga_bak/src/sdram_ip/sdram_ctrl.v" 50 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 2750 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdbank_switch:u_sdbank_switch\|state_read.001 " "Info: Destination node sdbank_switch:u_sdbank_switch\|state_read.001" {  } { { "../src/sdram_ip/sdbank_switch.v" "" { Text "J:/cmos_fpga_vga_bak/src/sdram_ip/sdbank_switch.v" 90 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdbank_switch:u_sdbank_switch|state_read.001 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 1159 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdbank_switch:u_sdbank_switch\|state_read.100 " "Info: Destination node sdbank_switch:u_sdbank_switch\|state_read.100" {  } { { "../src/sdram_ip/sdbank_switch.v" "" { Text "J:/cmos_fpga_vga_bak/src/sdram_ip/sdbank_switch.v" 90 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdbank_switch:u_sdbank_switch|state_read.100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 1154 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdbank_switch:u_sdbank_switch\|state_read.011 " "Info: Destination node sdbank_switch:u_sdbank_switch\|state_read.011" {  } { { "../src/sdram_ip/sdbank_switch.v" "" { Text "J:/cmos_fpga_vga_bak/src/sdram_ip/sdbank_switch.v" 90 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdbank_switch:u_sdbank_switch|state_read.011 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 1145 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdbank_switch:u_sdbank_switch\|state_write.001 " "Info: Destination node sdbank_switch:u_sdbank_switch\|state_write.001" {  } { { "../src/sdram_ip/sdbank_switch.v" "" { Text "J:/cmos_fpga_vga_bak/src/sdram_ip/sdbank_switch.v" 51 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdbank_switch:u_sdbank_switch|state_write.001 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 1148 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdbank_switch:u_sdbank_switch\|state_write.100 " "Info: Destination node sdbank_switch:u_sdbank_switch\|state_write.100" {  } { { "../src/sdram_ip/sdbank_switch.v" "" { Text "J:/cmos_fpga_vga_bak/src/sdram_ip/sdbank_switch.v" 51 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdbank_switch:u_sdbank_switch|state_write.100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 1157 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdbank_switch:u_sdbank_switch\|state_write.011 " "Info: Destination node sdbank_switch:u_sdbank_switch\|state_write.011" {  } { { "../src/sdram_ip/sdbank_switch.v" "" { Text "J:/cmos_fpga_vga_bak/src/sdram_ip/sdbank_switch.v" 51 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdbank_switch:u_sdbank_switch|state_write.011 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 1150 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdbank_switch:u_sdbank_switch\|state_read.000 " "Info: Destination node sdbank_switch:u_sdbank_switch\|state_read.000" {  } { { "../src/sdram_ip/sdbank_switch.v" "" { Text "J:/cmos_fpga_vga_bak/src/sdram_ip/sdbank_switch.v" 90 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdbank_switch:u_sdbank_switch|state_read.000 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 1158 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../src/system_ctrl.v" "" { Text "J:/cmos_fpga_vga_bak/src/system_ctrl.v" 84 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sysrst_nr2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 1651 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "udp:udp\|sys_reset:sys_reset_rec\|sys_rst_n  " "Info: Automatically promoted node udp:udp\|sys_reset:sys_reset_rec\|sys_rst_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "udp:udp\|udp_receive:udp_receive_top\|dst_ip\[0\]~0 " "Info: Destination node udp:udp\|udp_receive:udp_receive_top\|dst_ip\[0\]~0" {  } { { "../src/udp_ip/udp_receive.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_receive.v" 50 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { udp:udp|udp_receive:udp_receive_top|dst_ip[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 3265 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "udp:udp\|udp_receive:udp_receive_top\|dst_mac_r\[0\]~0 " "Info: Destination node udp:udp\|udp_receive:udp_receive_top\|dst_mac_r\[0\]~0" {  } { { "../src/udp_ip/udp_receive.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_receive.v" 50 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { udp:udp|udp_receive:udp_receive_top|dst_mac_r[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 3266 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "udp:udp\|udp_receive:udp_receive_top\|fifo_data\[0\]~0 " "Info: Destination node udp:udp\|udp_receive:udp_receive_top\|fifo_data\[0\]~0" {  } { { "../src/udp_ip/udp_receive.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_receive.v" 50 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { udp:udp|udp_receive:udp_receive_top|fifo_data[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 3409 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "udp:udp\|udp_receive:udp_receive_top\|arp~0 " "Info: Destination node udp:udp\|udp_receive:udp_receive_top\|arp~0" {  } { { "../src/udp_ip/udp_receive.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/udp_receive.v" 16 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { udp:udp|udp_receive:udp_receive_top|arp~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 3469 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../src/udp_ip/sys_reset.v" "" { Text "J:/cmos_fpga_vga_bak/src/udp_ip/sys_reset.v" 9 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { udp:udp|sys_reset:sys_reset_rec|sys_rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/cmos_fpga_vga_bak/dev/" { { 0 { 0 ""} 0 1662 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "15 unused 2.5V 0 15 0 " "Info: Number of I/O pins in group: 15 (unused VREF, 2.5V VCCIO, 0 input, 15 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 12 5 " "Info: I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  5 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 10 9 " "Info: I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  9 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 13 13 " "Info: I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 15 12 " "Info: I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 22 3 " "Info: I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 22 total pin(s) used --  3 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 8 6 " "Info: I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 12 14 " "Info: I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 10 16 " "Info: I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|pll clk\[0\] lcd_dclk~output " "Warning: PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"lcd_dclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "../core/sdram_pll.v" "" { Text "J:/cmos_fpga_vga_bak/core/sdram_pll.v" 111 0 0 } } { "../src/system_ctrl.v" "" { Text "J:/cmos_fpga_vga_bak/src/system_ctrl.v" 68 0 0 } } { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 70 0 0 } } { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 22 0 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|pll clk\[0\] cmos_xclk~output " "Warning: PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"cmos_xclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "../core/sdram_pll.v" "" { Text "J:/cmos_fpga_vga_bak/core/sdram_pll.v" 111 0 0 } } { "../src/system_ctrl.v" "" { Text "J:/cmos_fpga_vga_bak/src/system_ctrl.v" 68 0 0 } } { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 70 0 0 } } { "../src/cmos_fpga_vga.v" "" { Text "J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v" 37 0 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "beep " "Warning: Node \"beep\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "beep" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ds1302_ce " "Warning: Node \"ds1302_ce\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ds1302_ce" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ds1302_sclk " "Warning: Node \"ds1302_sclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ds1302_sclk" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ds1302_sda " "Warning: Node \"ds1302_sda\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ds1302_sda" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rx " "Warning: Node \"rx\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "rx" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[12\] " "Warning: Node \"sdram_addr\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_addr\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tx " "Warning: Node \"tx\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "tx" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info: Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X11_Y0 X22_Y11 " "Info: Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "J:/cmos_fpga_vga_bak/dev/cmos_fpga_vga.fit.smsg " "Info: Generated suppressed messages file J:/cmos_fpga_vga_bak/dev/cmos_fpga_vga.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "369 " "Info: Peak virtual memory: 369 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 25 09:00:33 2015 " "Info: Processing ended: Fri Dec 25 09:00:33 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 25 09:00:34 2015 " "Info: Processing started: Fri Dec 25 09:00:34 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cmos_fpga_vga -c cmos_fpga_vga " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off cmos_fpga_vga -c cmos_fpga_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCPT_ASSEMBLER_DISABLED_IN_EVAL_MODE" "" "Warning: Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" {  } {  } 0 0 "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 25 09:00:35 2015 " "Info: Processing ended: Fri Dec 25 09:00:35 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 25 09:00:34 2015 " "Info: Processing started: Fri Dec 25 09:00:34 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cmos_fpga_vga -c cmos_fpga_vga " "Info: Command: quartus_sta cmos_fpga_vga -c cmos_fpga_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3in1 " "Info: Entity dcfifo_3in1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_6mf1 " "Info: Entity dcfifo_6mf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_min1 " "Info: Entity dcfifo_min1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cmos_fpga_vga.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'cmos_fpga_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "Info: No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_50 clk_50 " "Info: create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_50 clk_50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\} " "Info: create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\} " "Info: create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -phase -135.00 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[2\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[2\]\} " "Info: create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -phase -135.00 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[2\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cmos_pclk cmos_pclk " "Info: create_clock -period 1.000 -name cmos_pclk cmos_pclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name phy_clk_tx phy_clk_tx " "Info: create_clock -period 1.000 -name phy_clk_tx phy_clk_tx" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name phy_clk_rx phy_clk_rx " "Info: create_clock -period 1.000 -name phy_clk_rx phy_clk_rx" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_tx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_tx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_tx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_tx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_tx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_tx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_tx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_tx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_tx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_tx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_tx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_tx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_tx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_tx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_tx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_tx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_tx\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_tx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_tx\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_tx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_tx\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_tx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_tx\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_tx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_tx\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_tx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_tx\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_tx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_tx\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_tx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_tx\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_tx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.618 " "Info: Worst-case setup slack is -12.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.618      -966.941 phy_clk_tx  " "Info:   -12.618      -966.941 phy_clk_tx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.592     -1291.044 phy_clk_rx  " "Info:    -6.592     -1291.044 phy_clk_rx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.403      -174.241 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info:    -5.403      -174.241 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.209       -83.984 cmos_pclk  " "Info:    -2.209       -83.984 cmos_pclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.321         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info:     1.321         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.229         0.000 clk_50  " "Info:    14.229         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.230 " "Info: Worst-case hold slack is -0.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.230        -2.427 cmos_pclk  " "Info:    -0.230        -2.427 cmos_pclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info:     0.376         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417         0.000 phy_clk_tx  " "Info:     0.417         0.000 phy_clk_tx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442         0.000 phy_clk_rx  " "Info:     0.442         0.000 phy_clk_rx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info:     0.444         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 clk_50  " "Info:     0.452         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.052 " "Info: Worst-case recovery slack is -3.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.052        -6.104 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info:    -3.052        -6.104 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.343      -311.431 phy_clk_rx  " "Info:    -2.343      -311.431 phy_clk_rx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.144      -125.008 phy_clk_tx  " "Info:    -2.144      -125.008 phy_clk_tx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.152       -23.058 cmos_pclk  " "Info:    -1.152       -23.058 cmos_pclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.549         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info:     1.549         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.725         0.000 clk_50  " "Info:    17.725         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.001 " "Info: Worst-case removal slack is -0.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.001        -0.010 cmos_pclk  " "Info:    -0.001        -0.010 cmos_pclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.191         0.000 clk_50  " "Info:     1.191         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.258         0.000 phy_clk_tx  " "Info:     1.258         0.000 phy_clk_tx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.073         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info:     2.073         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.766         0.000 phy_clk_rx  " "Info:     2.766         0.000 phy_clk_rx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.230         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info:     3.230         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Info: Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -427.476 phy_clk_rx  " "Info:    -3.201      -427.476 phy_clk_rx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -276.256 phy_clk_tx  " "Info:    -3.201      -276.256 phy_clk_tx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -86.272 cmos_pclk  " "Info:    -3.000       -86.272 cmos_pclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.718         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info:     3.718         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.783         0.000 clk_50  " "Info:     9.783         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.717         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info:    19.717         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Info: Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Info: Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_tx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_tx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_tx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_tx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_tx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_tx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_tx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_tx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_tx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_tx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_tx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_tx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_tx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_tx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_tx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_tx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_tx\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_tx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_tx\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_tx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_tx\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_tx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_tx\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_tx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_tx\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_tx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_tx\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_tx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_tx\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_tx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_tx\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_tx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.556 " "Info: Worst-case setup slack is -11.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.556      -903.417 phy_clk_tx  " "Info:   -11.556      -903.417 phy_clk_tx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.031     -1196.800 phy_clk_rx  " "Info:    -6.031     -1196.800 phy_clk_rx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.959      -159.194 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info:    -4.959      -159.194 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.962       -73.019 cmos_pclk  " "Info:    -1.962       -73.019 cmos_pclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.708         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info:     1.708         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.564         0.000 clk_50  " "Info:    14.564         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.287 " "Info: Worst-case hold slack is -0.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.287        -2.648 cmos_pclk  " "Info:    -0.287        -2.648 cmos_pclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303         0.000 phy_clk_tx  " "Info:     0.303         0.000 phy_clk_tx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info:     0.360         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 clk_50  " "Info:     0.401         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 phy_clk_rx  " "Info:     0.401         0.000 phy_clk_rx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info:     0.401         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.428 " "Info: Worst-case recovery slack is -2.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.428        -4.856 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info:    -2.428        -4.856 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.055      -273.048 phy_clk_rx  " "Info:    -2.055      -273.048 phy_clk_rx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.948      -113.576 phy_clk_tx  " "Info:    -1.948      -113.576 phy_clk_tx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.169       -20.342 cmos_pclk  " "Info:    -1.169       -20.342 cmos_pclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.996         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info:     1.996         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.877         0.000 clk_50  " "Info:    17.877         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.061 " "Info: Worst-case removal slack is -0.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.061        -0.842 cmos_pclk  " "Info:    -0.061        -0.842 cmos_pclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.095         0.000 clk_50  " "Info:     1.095         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.112         0.000 phy_clk_tx  " "Info:     1.112         0.000 phy_clk_tx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.883         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info:     1.883         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.482         0.000 phy_clk_rx  " "Info:     2.482         0.000 phy_clk_rx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.904         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info:     2.904         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Info: Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -427.476 phy_clk_rx  " "Info:    -3.201      -427.476 phy_clk_rx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -277.896 phy_clk_tx  " "Info:    -3.201      -277.896 phy_clk_tx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -86.272 cmos_pclk  " "Info:    -3.000       -86.272 cmos_pclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.716         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info:     3.716         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.772         0.000 clk_50  " "Info:     9.772         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.716         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info:    19.716         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Info: Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Info: Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_tx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_tx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_tx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_tx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_tx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_tx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_tx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_tx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_tx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_tx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_tx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_tx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_tx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_tx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_tx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_tx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_tx\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_tx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_tx\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_tx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_tx\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_tx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_tx\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_tx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_tx\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_tx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_tx\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_tx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_tx\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_tx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_tx\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_tx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -rise_to \[get_clocks \{phy_clk_rx\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{phy_clk_rx\}\] -fall_to \[get_clocks \{phy_clk_rx\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.960 " "Info: Worst-case setup slack is -4.960" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.960      -343.766 phy_clk_tx  " "Info:    -4.960      -343.766 phy_clk_tx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.556      -443.587 phy_clk_rx  " "Info:    -2.556      -443.587 phy_clk_rx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.884       -59.555 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info:    -1.884       -59.555 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.119       -43.222 cmos_pclk  " "Info:    -1.119       -43.222 cmos_pclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.029         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info:     5.029         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.564         0.000 clk_50  " "Info:    17.564         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.246 " "Info: Worst-case hold slack is -0.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.246        -3.103 cmos_pclk  " "Info:    -0.246        -3.103 cmos_pclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info:     0.121         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info:     0.152         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154         0.000 phy_clk_rx  " "Info:     0.154         0.000 phy_clk_rx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172         0.000 phy_clk_tx  " "Info:     0.172         0.000 phy_clk_tx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 clk_50  " "Info:     0.186         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.552 " "Info: Worst-case recovery slack is -0.552" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.552       -73.265 phy_clk_rx  " "Info:    -0.552       -73.265 phy_clk_rx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.475       -21.561 phy_clk_tx  " "Info:    -0.475       -21.561 phy_clk_tx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115         0.000 cmos_pclk  " "Info:     0.115         0.000 cmos_pclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.735         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info:     0.735         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.077         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info:     5.077         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.961         0.000 clk_50  " "Info:    18.961         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.079 " "Info: Worst-case removal slack is -0.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.079        -1.718 cmos_pclk  " "Info:    -0.079        -1.718 cmos_pclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506         0.000 clk_50  " "Info:     0.506         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.521         0.000 phy_clk_tx  " "Info:     0.521         0.000 phy_clk_tx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.905         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info:     0.905         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.223         0.000 phy_clk_rx  " "Info:     1.223         0.000 phy_clk_rx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.422         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info:     1.422         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -304.512 phy_clk_rx  " "Info:    -3.000      -304.512 phy_clk_rx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -210.937 phy_clk_tx  " "Info:    -3.000      -210.937 phy_clk_tx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -67.861 cmos_pclk  " "Info:    -3.000       -67.861 cmos_pclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.734         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info:     3.734         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.435         0.000 clk_50  " "Info:     9.435         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.734         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info:    19.734         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Info: Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Info: Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "301 " "Info: Peak virtual memory: 301 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 25 09:00:44 2015 " "Info: Processing ended: Fri Dec 25 09:00:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 25 09:00:45 2015 " "Info: Processing started: Fri Dec 25 09:00:45 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cmos_fpga_vga -c cmos_fpga_vga " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off cmos_fpga_vga -c cmos_fpga_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_GENERATED_NON_HIERARCHICAL_SIMULATION_NETLIST" "" "Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" {  } {  } 0 0 "Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos_fpga_vga_8_1200mv_85c_slow.vo J:/cmos_fpga_vga_bak/dev/simulation/modelsim/ simulation " "Info: Generated file cmos_fpga_vga_8_1200mv_85c_slow.vo in folder \"J:/cmos_fpga_vga_bak/dev/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos_fpga_vga_8_1200mv_0c_slow.vo J:/cmos_fpga_vga_bak/dev/simulation/modelsim/ simulation " "Info: Generated file cmos_fpga_vga_8_1200mv_0c_slow.vo in folder \"J:/cmos_fpga_vga_bak/dev/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos_fpga_vga_min_1200mv_0c_fast.vo J:/cmos_fpga_vga_bak/dev/simulation/modelsim/ simulation " "Info: Generated file cmos_fpga_vga_min_1200mv_0c_fast.vo in folder \"J:/cmos_fpga_vga_bak/dev/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos_fpga_vga.vo J:/cmos_fpga_vga_bak/dev/simulation/modelsim/ simulation " "Info: Generated file cmos_fpga_vga.vo in folder \"J:/cmos_fpga_vga_bak/dev/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos_fpga_vga_8_1200mv_85c_v_slow.sdo J:/cmos_fpga_vga_bak/dev/simulation/modelsim/ simulation " "Info: Generated file cmos_fpga_vga_8_1200mv_85c_v_slow.sdo in folder \"J:/cmos_fpga_vga_bak/dev/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos_fpga_vga_8_1200mv_0c_v_slow.sdo J:/cmos_fpga_vga_bak/dev/simulation/modelsim/ simulation " "Info: Generated file cmos_fpga_vga_8_1200mv_0c_v_slow.sdo in folder \"J:/cmos_fpga_vga_bak/dev/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos_fpga_vga_min_1200mv_0c_v_fast.sdo J:/cmos_fpga_vga_bak/dev/simulation/modelsim/ simulation " "Info: Generated file cmos_fpga_vga_min_1200mv_0c_v_fast.sdo in folder \"J:/cmos_fpga_vga_bak/dev/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos_fpga_vga_v.sdo J:/cmos_fpga_vga_bak/dev/simulation/modelsim/ simulation " "Info: Generated file cmos_fpga_vga_v.sdo in folder \"J:/cmos_fpga_vga_bak/dev/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Info: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 25 09:00:50 2015 " "Info: Processing ended: Fri Dec 25 09:00:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 0 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 113 s " "Info: Quartus II Full Compilation was successful. 0 errors, 113 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
