
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 100000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/sonqo/Desktop/Diplom/traces_gap/bfs-10.trace.gz
CPU 0 Bimodal branch predictor
CPU 0 STLB from_file prefetcher(simple)

Warmup complete CPU 0 instructions: 1000001 cycles: 517683 (Simulation time: 0 hr 0 min 0 sec) 

Heartbeat CPU 0 instructions: 10000002 cycles: 30667279 heartbeat IPC: 0.326081 cumulative IPC: 0.298512 (Simulation time: 0 hr 0 min 11 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 66021476 heartbeat IPC: 0.282852 cumulative IPC: 0.29006 (Simulation time: 0 hr 0 min 26 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 101219979 heartbeat IPC: 0.284103 cumulative IPC: 0.287978 (Simulation time: 0 hr 0 min 41 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 136368246 heartbeat IPC: 0.284509 cumulative IPC: 0.28708 (Simulation time: 0 hr 0 min 55 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 171564960 heartbeat IPC: 0.284117 cumulative IPC: 0.286471 (Simulation time: 0 hr 1 min 10 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 216072270 heartbeat IPC: 0.224682 cumulative IPC: 0.273713 (Simulation time: 0 hr 1 min 26 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 269015817 heartbeat IPC: 0.18888 cumulative IPC: 0.256985 (Simulation time: 0 hr 1 min 44 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 310420319 heartbeat IPC: 0.24152 cumulative IPC: 0.254919 (Simulation time: 0 hr 1 min 57 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 322208703 heartbeat IPC: 0.848293 cumulative IPC: 0.276663 (Simulation time: 0 hr 2 min 3 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 338794809 heartbeat IPC: 0.602914 cumulative IPC: 0.292659 (Simulation time: 0 hr 2 min 14 sec) 
Finished CPU 0 instructions: 100000000 cycles: 341551571 cumulative IPC: 0.292782 (Simulation time: 0 hr 2 min 15 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.292782 instructions: 100000000 cycles: 341551571
L1D TOTAL     ACCESS:   20953634  HIT:   17182247  MISS:    3771387
L1D LOAD      ACCESS:   18401201  HIT:   14722226  MISS:    3678975
L1D RFO       ACCESS:    2552433  HIT:    2460021  MISS:      92412
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
  real:          0  fills:          0
L1D AVERAGE MISS LATENCY: 66.2809 cycles
L1I TOTAL     ACCESS:   28782317  HIT:   28782265  MISS:         52
L1I LOAD      ACCESS:   28782317  HIT:   28782265  MISS:         52
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
  real:          0  fills:          0
L1I AVERAGE MISS LATENCY: 214.385 cycles
L2C TOTAL     ACCESS:    4003676  HIT:    2477243  MISS:    1526433
L2C LOAD      ACCESS:    3679027  HIT:    2239400  MISS:    1439627
L2C RFO       ACCESS:      92412  HIT:       5611  MISS:      86801
L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L2C WRITEBACK ACCESS:     232237  HIT:     232232  MISS:          5
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
  real:          0  fills:          0
L2C AVERAGE MISS LATENCY: 133.033 cycles
ITLB TOTAL     ACCESS:   19830713  HIT:   19830712  MISS:          1
ITLB LOAD      ACCESS:   19830713  HIT:   19830712  MISS:          1
ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
  real:          0  fills:          0
ITLB AVERAGE MISS LATENCY: 233 cycles
DTLB TOTAL     ACCESS:   21306366  HIT:   21224211  MISS:      82155
DTLB LOAD      ACCESS:   18711143  HIT:   18631053  MISS:      80090
DTLB RFO       ACCESS:    2595223  HIT:    2593158  MISS:       2065
DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
  real:          0  fills:          0
DTLB AVERAGE MISS LATENCY: 108.103 cycles
STLB TOTAL     ACCESS:      82156  HIT:      10898  MISS:      71258
STLB LOAD      ACCESS:      80091  HIT:      10066  MISS:      70025
STLB RFO       ACCESS:       2065  HIT:        832  MISS:       1233
STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
STLB PREFETCH  REQUESTED:      64447  ISSUED:      39161  USEFUL:          0  USELESS:          0
  real:      36649  fills:          0
STLB AVERAGE MISS LATENCY: 110.723 cycles
LLC TOTAL     ACCESS:    1750840  HIT:     249249  MISS:    1501591
LLC LOAD      ACCESS:    1439627  HIT:      27678  MISS:    1411949
LLC RFO       ACCESS:      86801  HIT:        327  MISS:      86474
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     224412  HIT:     221244  MISS:       3168
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
  real:          0  fills:          0
LLC AVERAGE MISS LATENCY: 116.309 cycles
Major fault: 0 Minor fault: 27079

*******************************************
CPU 0 STLB -- Sequential L2-TLB Prefetcher final stats
*******************************************

-------------------------------------------
D-STLB MISSES: 71257
I-STLB MISSES: 1
-------------------------------------------

-------------------------------------------
PQ hits: 38752
PQ misses: 32505
-------------------------------------------

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     701216  ROW_BUFFER_MISS:     797206
 DBUS_CONGESTED:      85088
 WQ ROW_BUFFER_HIT:      75239  ROW_BUFFER_MISS:     141120  FULL:          0

 AVG_CONGESTED_CYCLE: 4

CPU 0 Branch Prediction Accuracy: 85.9708% MPKI: 30.3935 Average ROB Occupancy at Mispredict: 9.79659

Branch types
NOT_BRANCH: 78335520 78.3355%
BRANCH_DIRECT_JUMP: 3686 0.003686%
BRANCH_INDIRECT: 1 1e-06%
BRANCH_CONDITIONAL: 21660579 21.6606%
BRANCH_DIRECT_CALL: 104 0.000104%
BRANCH_INDIRECT_CALL: 3 3e-06%
BRANCH_RETURN: 107 0.000107%
BRANCH_OTHER: 0 0%

