18:21:54
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.

File Dependency file is up to date.  It will not be rewritten.

VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.main 
@W: CD434 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":42:12:42:22|Signal clock_12mhz in the sensitivity list is not used in the process
@W: CG296 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":42:4:42:10|Incomplete sensitivity list - assuming completeness
@W: CG290 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":53:12:53:12|Referenced variable y is not in sensitivity list
@W: CG290 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":45:12:45:12|Referenced variable x is not in sensitivity list
Post processing for work.simplevga.main
@W: CL117 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":38:42:38:42|Latch generated from process for signal y(9 downto 0); possible missing assignment in an if or case statement.
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":72:8:72:9|Found combinational loop at x[0]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":72:8:72:9|Found combinational loop at x[1]
@W: FX105 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":72:12:72:19|Found combinational loop at un11_x
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":72:8:72:9|Found combinational loop at x[2]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":72:8:72:9|Found combinational loop at x[3]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":72:8:72:9|Found combinational loop at x[4]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":72:8:72:9|Found combinational loop at x[5]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":72:8:72:9|Found combinational loop at x[6]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":72:8:72:9|Found combinational loop at x[7]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":72:8:72:9|Found combinational loop at x[8]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":72:8:72:9|Found combinational loop at x[9]
@W: CL159 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:8:7:18|Input clock_12MHz is unused

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 27 18:21:56 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view main as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view main as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 27 18:21:56 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 27 18:21:56 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view main as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view main as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 27 18:21:58 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 60MB)

Warning: Found 11 combinational loops!
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:12:72:19|Found combinational loop during mapping at net un11_x
1) instance un11_x (view:work.SimpleVGA(main)), output net "un11_x" in work.SimpleVGA(main)
    net        un11_x
    input  pin x[9:0]/SEL
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[7]
    net        x[7]
    input  pin un2_x[56]/I[0]
    instance   un2_x[56] (cell inv)
    output pin un2_x[56]/OUT[0]
    net        un2_x[56]
    input  pin un11_x/I[0]
    instance   un11_x (cell and)
    output pin un11_x/OUT
    net        un11_x
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[0]
2) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[0]" in work.SimpleVGA(main)
    net        x[0]
    input  pin un16_x[23:32]/D0[0]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[7]
    net        un16_x[25]
    input  pin x[9:0]/A[7]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[7]
    net        x[7]
    input  pin un2_x[56]/I[0]
    instance   un2_x[56] (cell inv)
    output pin un2_x[56]/OUT[0]
    net        un2_x[56]
    input  pin un11_x/I[0]
    instance   un11_x (cell and)
    output pin un11_x/OUT
    net        un11_x
    input  pin x[9:0]/SEL
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[0]
    net        x[0]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[1]
3) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[1]" in work.SimpleVGA(main)
    net        x[1]
    input  pin un16_x[23:32]/D0[1]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[1]
    net        un16_x[31]
    input  pin x[9:0]/A[1]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[1]
    net        x[1]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[2]
4) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[2]" in work.SimpleVGA(main)
    net        x[2]
    input  pin un16_x[23:32]/D0[2]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[2]
    net        un16_x[30]
    input  pin x[9:0]/A[2]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[2]
    net        x[2]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[3]
5) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[3]" in work.SimpleVGA(main)
    net        x[3]
    input  pin un16_x[23:32]/D0[3]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[3]
    net        un16_x[29]
    input  pin x[9:0]/A[3]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[3]
    net        x[3]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[4]
6) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[4]" in work.SimpleVGA(main)
    net        x[4]
    input  pin un16_x[23:32]/D0[4]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[4]
    net        un16_x[28]
    input  pin x[9:0]/A[4]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[4]
    net        x[4]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[5]
7) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[5]" in work.SimpleVGA(main)
    net        x[5]
    input  pin un16_x[23:32]/D0[5]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[5]
    net        un16_x[27]
    input  pin x[9:0]/A[5]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[5]
    net        x[5]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[6]
8) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[6]" in work.SimpleVGA(main)
    net        x[6]
    input  pin un16_x[23:32]/D0[6]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[6]
    net        un16_x[26]
    input  pin x[9:0]/A[6]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[6]
    net        x[6]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[7]
9) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[7]" in work.SimpleVGA(main)
    net        x[7]
    input  pin un16_x[23:32]/D0[7]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[7]
    net        un16_x[25]
    input  pin x[9:0]/A[7]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[7]
    net        x[7]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[8]
10) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[8]" in work.SimpleVGA(main)
    net        x[8]
    input  pin un16_x[23:32]/D0[8]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[8]
    net        un16_x[24]
    input  pin x[9:0]/A[8]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[8]
    net        x[8]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[9]
11) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[9]" in work.SimpleVGA(main)
    net        x[9]
    input  pin un16_x[23:32]/D0[9]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[9]
    net        un16_x[23]
    input  pin x[9:0]/A[9]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[9]
    net        x[9]
End of loops
@W: MT462 :"u:\simplevga_icestick\simplevga.vhdl":72:12:72:19|Net un11_x appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)



@S |Clock Summary
****************

Start      Requested     Requested     Clock      Clock          
Clock      Frequency     Period        Type       Group          
-----------------------------------------------------------------
System     260.7 MHz     3.835         system     system_clkgroup
=================================================================

@W: MT531 :"u:\simplevga_icestick\simplevga.vhdl":38:42:38:42|Found signal identified as System clock which controls 10 sequential elements including y[9:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 43MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 27 18:21:59 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 11 combinational loops!
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:12:72:19|Found combinational loop during mapping at net N_12
1) instance un11_x (view:work.SimpleVGA(main)), output net "N_12" in work.SimpleVGA(main)
    net        N_12
    input  pin x[9:0]/SEL
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[7]
    net        x[7]
    input  pin un2_x[56]/I[0]
    instance   un2_x[56] (cell inv)
    output pin un2_x[56]/OUT[0]
    net        un2_x[56]
    input  pin un11_x/I[0]
    instance   un11_x (cell and)
    output pin un11_x/OUT
    net        N_12
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[0]
2) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[0]" in work.SimpleVGA(main)
    net        x[0]
    input  pin un16_x[23:32]/D0[0]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[7]
    net        un16_x[25]
    input  pin x[9:0]/A[7]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[7]
    net        x[7]
    input  pin un2_x[56]/I[0]
    instance   un2_x[56] (cell inv)
    output pin un2_x[56]/OUT[0]
    net        un2_x[56]
    input  pin un11_x/I[0]
    instance   un11_x (cell and)
    output pin un11_x/OUT
    net        N_12
    input  pin x[9:0]/SEL
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[0]
    net        x[0]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[1]
3) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[1]" in work.SimpleVGA(main)
    net        x[1]
    input  pin un16_x[23:32]/D0[1]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[1]
    net        un16_x[31]
    input  pin x[9:0]/A[1]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[1]
    net        x[1]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[2]
4) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[2]" in work.SimpleVGA(main)
    net        x[2]
    input  pin un16_x[23:32]/D0[2]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[2]
    net        un16_x[30]
    input  pin x[9:0]/A[2]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[2]
    net        x[2]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[3]
5) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[3]" in work.SimpleVGA(main)
    net        x[3]
    input  pin un16_x[23:32]/D0[3]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[3]
    net        un16_x[29]
    input  pin x[9:0]/A[3]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[3]
    net        x[3]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[4]
6) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[4]" in work.SimpleVGA(main)
    net        x[4]
    input  pin un16_x[23:32]/D0[4]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[4]
    net        un16_x[28]
    input  pin x[9:0]/A[4]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[4]
    net        x[4]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[5]
7) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[5]" in work.SimpleVGA(main)
    net        x[5]
    input  pin un16_x[23:32]/D0[5]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[5]
    net        un16_x[27]
    input  pin x[9:0]/A[5]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[5]
    net        x[5]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[6]
8) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[6]" in work.SimpleVGA(main)
    net        x[6]
    input  pin un16_x[23:32]/D0[6]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[6]
    net        un16_x[26]
    input  pin x[9:0]/A[6]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[6]
    net        x[6]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[7]
9) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[7]" in work.SimpleVGA(main)
    net        x[7]
    input  pin un16_x[23:32]/D0[7]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[7]
    net        un16_x[25]
    input  pin x[9:0]/A[7]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[7]
    net        x[7]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[8]
10) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[8]" in work.SimpleVGA(main)
    net        x[8]
    input  pin un16_x[23:32]/D0[8]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[8]
    net        un16_x[24]
    input  pin x[9:0]/A[8]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[8]
    net        x[8]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[9]
11) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[9]" in work.SimpleVGA(main)
    net        x[9]
    input  pin un16_x[23:32]/D0[9]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[9]
    net        un16_x[23]
    input  pin x[9:0]/A[9]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[9]
    net        x[9]
End of loops
@W: MT462 :"u:\simplevga_icestick\simplevga.vhdl":72:12:72:19|Net N_12 appears to be an unidentified clock source. Assuming default frequency. 
@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 78MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":60:45:60:52|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":60:23:60:30|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -2.28ns		 132 /         0
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -2.28ns		 131 /         0
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -2.28ns		 131 /         0
------------------------------------------------------------


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 78MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

Warning: Found 27 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net un16_x_cry_8_c_RNI_13
1) instance un16_x_cry_8_c_RNI_12 (view:work.SimpleVGA(main)), output net "un16_x_cry_8_c_RNI_13" in work.SimpleVGA(main)
    net        un16_x_cry_8_c_RNI_13
    input  pin un16_x_cry_8_c_RNI_7/I0
    instance   un16_x_cry_8_c_RNI_7 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_7/O
    net        un16_x_axb_1
    input  pin un16_x_cry_8_c_RNI_12/I1
    instance   un16_x_cry_8_c_RNI_12 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_12/O
    net        un16_x_cry_8_c_RNI_13
@W: BN137 :|Found combinational loop during mapping at net N_57_4
2) instance un16_x_cry_1_c_RNIIC421 (view:work.SimpleVGA(main)), output net "N_57_4" in work.SimpleVGA(main)
    net        N_57_4
    input  pin un16_x_cry_8_c_RNI/I0
    instance   un16_x_cry_8_c_RNI (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI/O
    net        N_57_iso_i
    input  pin un16_x_cry_8_c_RNI_7/I1
    instance   un16_x_cry_8_c_RNI_7 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_7/O
    net        un16_x_axb_1
    input  pin un16_x_cry_8_c_RNI_12/I1
    instance   un16_x_cry_8_c_RNI_12 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_12/O
    net        un16_x_cry_8_c_RNI_13
    input  pin un16_x_cry_8_c_RNI_8/I0
    instance   un16_x_cry_8_c_RNI_8 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_8/O
    net        N_57_6_1
    input  pin un16_x_cry_1_c_RNI1GUP/I0
    instance   un16_x_cry_1_c_RNI1GUP (cell SB_LUT4)
    output pin un16_x_cry_1_c_RNI1GUP/O
    net        N_57_6
    input  pin un16_x_cry_1_c_RNIIC421/I0
    instance   un16_x_cry_1_c_RNIIC421 (cell SB_LUT4)
    output pin un16_x_cry_1_c_RNIIC421/O
    net        N_57_4
@W: BN137 :|Found combinational loop during mapping at net N_57_iso_i
3) instance un16_x_cry_8_c_RNI (view:work.SimpleVGA(main)), output net "N_57_iso_i" in work.SimpleVGA(main)
    net        N_57_iso_i
    input  pin un16_x_cry_7_c_RNI635D/I0
    instance   un16_x_cry_7_c_RNI635D (cell SB_LUT4)
    output pin un16_x_cry_7_c_RNI635D/O
    net        x[8]
    input  pin un16_x_cry_8_c_RNI/I1
    instance   un16_x_cry_8_c_RNI (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI/O
    net        N_57_iso_i
@W: BN137 :|Found combinational loop during mapping at net x[8]
4) instance un16_x_cry_7_c_RNI635D (view:work.SimpleVGA(main)), output net "x[8]" in work.SimpleVGA(main)
    net        x[8]
    input  pin un16_x_cry_7_c_RNI635D/I1
    instance   un16_x_cry_7_c_RNI635D (cell SB_LUT4)
    output pin un16_x_cry_7_c_RNI635D/O
    net        x[8]
@W: BN137 :|Found combinational loop during mapping at net x[0]
5) instance un16_x_cry_8_c_RNI_9 (view:work.SimpleVGA(main)), output net "x[0]" in work.SimpleVGA(main)
    net        x[0]
    input  pin un16_x_cry_8_c_RNI_9/I1
    instance   un16_x_cry_8_c_RNI_9 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_9/O
    net        x[0]
@W: BN137 :|Found combinational loop during mapping at net un16_x_axb_1
6) instance un16_x_cry_8_c_RNI_7 (view:work.SimpleVGA(main)), output net "un16_x_axb_1" in work.SimpleVGA(main)
    net        un16_x_axb_1
    input  pin un16_x_cry_1_c/I0
    instance   un16_x_cry_1_c (cell SB_CARRY)
    output pin un16_x_cry_1_c/CO
    net        un16_x_cry_1
    input  pin un16_x_cry_2_c/CI
    instance   un16_x_cry_2_c (cell SB_CARRY)
    output pin un16_x_cry_2_c/CO
    net        un16_x_cry_2
    input  pin un16_x_cry_3_0_c/CI
    instance   un16_x_cry_3_0_c (cell SB_CARRY)
    output pin un16_x_cry_3_0_c/CO
    net        un16_x_cry_3
    input  pin un16_x_cry_4_c/CI
    instance   un16_x_cry_4_c (cell SB_CARRY)
    output pin un16_x_cry_4_c/CO
    net        un16_x_cry_4
    input  pin un16_x_cry_5_c/CI
    instance   un16_x_cry_5_c (cell SB_CARRY)
    output pin un16_x_cry_5_c/CO
    net        un16_x_cry_5
    input  pin un16_x_cry_6_c/CI
    instance   un16_x_cry_6_c (cell SB_CARRY)
    output pin un16_x_cry_6_c/CO
    net        un16_x_cry_6
    input  pin un16_x_cry_7_c/CI
    instance   un16_x_cry_7_c (cell SB_CARRY)
    output pin un16_x_cry_7_c/CO
    net        un16_x_cry_7
    input  pin un16_x_cry_7_c_RNI635D/I3
    instance   un16_x_cry_7_c_RNI635D (cell SB_LUT4)
    output pin un16_x_cry_7_c_RNI635D/O
    net        x[8]
    input  pin un16_x_cry_8_c_RNI/I1
    instance   un16_x_cry_8_c_RNI (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI/O
    net        N_57_iso_i
    input  pin un16_x_cry_8_c_RNI_7/I1
    instance   un16_x_cry_8_c_RNI_7 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_7/O
    net        un16_x_axb_1
@W: BN137 :|Found combinational loop during mapping at net un16_x_axb_2
7) instance un16_x_cry_1_c_RNI0NUC_0 (view:work.SimpleVGA(main)), output net "un16_x_axb_2" in work.SimpleVGA(main)
    net        un16_x_axb_2
    input  pin un16_x_cry_1_c_RNI0NUC/I1
    instance   un16_x_cry_1_c_RNI0NUC (cell SB_LUT4)
    output pin un16_x_cry_1_c_RNI0NUC/O
    net        un16_x_cry_1_c_RNI0NUC
    input  pin un16_x_cry_1_c_RNI0NUC_0/I0
    instance   un16_x_cry_1_c_RNI0NUC_0 (cell SB_LUT4)
    output pin un16_x_cry_1_c_RNI0NUC_0/O
    net        un16_x_axb_2
@W: BN137 :|Found combinational loop during mapping at net un16_x_cry_2_c_RNI1PVC_1
8) instance un16_x_cry_2_c_RNI1PVC_0 (view:work.SimpleVGA(main)), output net "un16_x_cry_2_c_RNI1PVC_1" in work.SimpleVGA(main)
    net        un16_x_cry_2_c_RNI1PVC_1
    input  pin un16_x_cry_2_c_RNI1PVC/I2
    instance   un16_x_cry_2_c_RNI1PVC (cell SB_LUT4)
    output pin un16_x_cry_2_c_RNI1PVC/O
    net        un16_x_cry_2_c_RNI1PVC
    input  pin un16_x_cry_2_c_RNI1PVC_0/I1
    instance   un16_x_cry_2_c_RNI1PVC_0 (cell SB_LUT4)
    output pin un16_x_cry_2_c_RNI1PVC_0/O
    net        un16_x_cry_2_c_RNI1PVC_1
@W: BN137 :|Found combinational loop during mapping at net un16_x_axb_4
9) instance un16_x_cry_3_0_c_RNIHS58_1 (view:work.SimpleVGA(main)), output net "un16_x_axb_4" in work.SimpleVGA(main)
    net        un16_x_axb_4
    input  pin un16_x_cry_3_0_c_RNIHS58/I1
    instance   un16_x_cry_3_0_c_RNIHS58 (cell SB_LUT4)
    output pin un16_x_cry_3_0_c_RNIHS58/O
    net        un16_x_cry_3_0_c_RNIHS58
    input  pin un16_x_cry_3_0_c_RNIHS58_1/I1
    instance   un16_x_cry_3_0_c_RNIHS58_1 (cell SB_LUT4)
    output pin un16_x_cry_3_0_c_RNIHS58_1/O
    net        un16_x_axb_4
@W: BN137 :|Found combinational loop during mapping at net x[5]
10) instance un16_x_cry_4_c_RNI3T1D (view:work.SimpleVGA(main)), output net "x[5]" in work.SimpleVGA(main)
    net        x[5]
    input  pin un16_x_cry_4_c_RNI3T1D/I1
    instance   un16_x_cry_4_c_RNI3T1D (cell SB_LUT4)
    output pin un16_x_cry_4_c_RNI3T1D/O
    net        x[5]
@W: BN137 :|Found combinational loop during mapping at net x[6]
11) instance un16_x_cry_5_c_RNI4V2D (view:work.SimpleVGA(main)), output net "x[6]" in work.SimpleVGA(main)
    net        x[6]
    input  pin un16_x_cry_5_c_RNI4V2D/I1
    instance   un16_x_cry_5_c_RNI4V2D (cell SB_LUT4)
    output pin un16_x_cry_5_c_RNI4V2D/O
    net        x[6]
@W: BN137 :|Found combinational loop during mapping at net x[7]
12) instance un16_x_cry_6_c_RNI514D (view:work.SimpleVGA(main)), output net "x[7]" in work.SimpleVGA(main)
    net        x[7]
    input  pin un16_x_cry_6_c_RNI514D/I1
    instance   un16_x_cry_6_c_RNI514D (cell SB_LUT4)
    output pin un16_x_cry_6_c_RNI514D/O
    net        x[7]
@W: BN137 :|Found combinational loop during mapping at net x[9]
13) instance un16_x_cry_8_c_RNI756D (view:work.SimpleVGA(main)), output net "x[9]" in work.SimpleVGA(main)
    net        x[9]
    input  pin un16_x_cry_8_c_RNI756D/I0
    instance   un16_x_cry_8_c_RNI756D (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI756D/O
    net        x[9]
@W: BN137 :|Found combinational loop during mapping at net y[2]
14) instance un4_y_cry_1_c_RNIEBBB_1 (view:work.SimpleVGA(main)), output net "y[2]" in work.SimpleVGA(main)
    net        y[2]
    input  pin un4_y_cry_1_c_RNIEBBB_1/I1
    instance   un4_y_cry_1_c_RNIEBBB_1 (cell SB_LUT4)
    output pin un4_y_cry_1_c_RNIEBBB_1/O
    net        y[2]
@W: BN137 :|Found combinational loop during mapping at net y[0]
15) instance un16_x_cry_8_c_RNI_3 (view:work.SimpleVGA(main)), output net "y[0]" in work.SimpleVGA(main)
    net        y[0]
    input  pin un16_x_cry_8_c_RNI_3/I1
    instance   un16_x_cry_8_c_RNI_3 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_3/O
    net        y[0]
@W: BN137 :|Found combinational loop during mapping at net y_3[0]
16) instance un4_y_cry_4_c_RNI_2 (view:work.SimpleVGA(main)), output net "y_3[0]" in work.SimpleVGA(main)
    net        y_3[0]
    input  pin un16_x_cry_8_c_RNI_3/I2
    instance   un16_x_cry_8_c_RNI_3 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_3/O
    net        y[0]
    input  pin un4_y_cry_1_c/CI
    instance   un4_y_cry_1_c (cell SB_CARRY)
    output pin un4_y_cry_1_c/CO
    net        un4_y_cry_1
    input  pin un4_y_cry_1_c_RNIEBBB/I3
    instance   un4_y_cry_1_c_RNIEBBB (cell SB_LUT4)
    output pin un4_y_cry_1_c_RNIEBBB/O
    net        un4_y_cry_1_c_RNIEBBB
    input  pin un4_y_cry_1_c_RNIEBBB_0/I0
    instance   un4_y_cry_1_c_RNIEBBB_0 (cell SB_LUT4)
    output pin un4_y_cry_1_c_RNIEBBB_0/O
    net        y_3[2]
    input  pin un4_y_cry_1_c_RNIEBBB_1/I2
    instance   un4_y_cry_1_c_RNIEBBB_1 (cell SB_LUT4)
    output pin un4_y_cry_1_c_RNIEBBB_1/O
    net        y[2]
    input  pin un4_y_cry_2_c_RNI/I0
    instance   un4_y_cry_2_c_RNI (cell SB_LUT4)
    output pin un4_y_cry_2_c_RNI/O
    net        un13_x_4
    input  pin un4_y_cry_4_c_RNI_2/I0
    instance   un4_y_cry_4_c_RNI_2 (cell SB_LUT4)
    output pin un4_y_cry_4_c_RNI_2/O
    net        y_3[0]
@W: BN137 :|Found combinational loop during mapping at net y[1]
17) instance un16_x_cry_8_c_RNI_4 (view:work.SimpleVGA(main)), output net "y[1]" in work.SimpleVGA(main)
    net        y[1]
    input  pin un16_x_cry_8_c_RNI_4/I0
    instance   un16_x_cry_8_c_RNI_4 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_4/O
    net        y[1]
@W: BN137 :|Found combinational loop during mapping at net un13_x_4
18) instance un4_y_cry_2_c_RNI (view:work.SimpleVGA(main)), output net "un13_x_4" in work.SimpleVGA(main)
    net        un13_x_4
    input  pin un4_y_cry_1_c_RNIEBBB_0/I1
    instance   un4_y_cry_1_c_RNIEBBB_0 (cell SB_LUT4)
    output pin un4_y_cry_1_c_RNIEBBB_0/O
    net        y_3[2]
    input  pin un4_y_cry_1_c_RNIEBBB_1/I2
    instance   un4_y_cry_1_c_RNIEBBB_1 (cell SB_LUT4)
    output pin un4_y_cry_1_c_RNIEBBB_1/O
    net        y[2]
    input  pin un4_y_cry_2_c_RNI/I0
    instance   un4_y_cry_2_c_RNI (cell SB_LUT4)
    output pin un4_y_cry_2_c_RNI/O
    net        un13_x_4
@W: BN137 :|Found combinational loop during mapping at net y[4]
19) instance un4_y_cry_3_c_RNI (view:work.SimpleVGA(main)), output net "y[4]" in work.SimpleVGA(main)
    net        y[4]
    input  pin un4_y_cry_3_c_RNI/I1
    instance   un4_y_cry_3_c_RNI (cell SB_LUT4)
    output pin un4_y_cry_3_c_RNI/O
    net        y[4]
@W: BN137 :|Found combinational loop during mapping at net y[3]
20) instance un4_y_cry_2_c_RNIFDCB_1 (view:work.SimpleVGA(main)), output net "y[3]" in work.SimpleVGA(main)
    net        y[3]
    input  pin un4_y_cry_2_c_RNIFDCB_1/I1
    instance   un4_y_cry_2_c_RNIFDCB_1 (cell SB_LUT4)
    output pin un4_y_cry_2_c_RNIFDCB_1/O
    net        y[3]
@W: BN137 :|Found combinational loop during mapping at net un13_x_5
21) instance un4_y_cry_3_c_RNI_1 (view:work.SimpleVGA(main)), output net "un13_x_5" in work.SimpleVGA(main)
    net        un13_x_5
    input  pin un4_y_cry_2_c_RNIFDCB_0/I2
    instance   un4_y_cry_2_c_RNIFDCB_0 (cell SB_LUT4)
    output pin un4_y_cry_2_c_RNIFDCB_0/O
    net        y_3[3]
    input  pin un4_y_cry_2_c_RNIFDCB_1/I2
    instance   un4_y_cry_2_c_RNIFDCB_1 (cell SB_LUT4)
    output pin un4_y_cry_2_c_RNIFDCB_1/O
    net        y[3]
    input  pin un4_y_cry_3_c/I0
    instance   un4_y_cry_3_c (cell SB_CARRY)
    output pin un4_y_cry_3_c/CO
    net        un4_y_cry_3
    input  pin un4_y_cry_3_c_RNI/I3
    instance   un4_y_cry_3_c_RNI (cell SB_LUT4)
    output pin un4_y_cry_3_c_RNI/O
    net        y[4]
    input  pin un4_y_cry_3_c_RNI_1/I2
    instance   un4_y_cry_3_c_RNI_1 (cell SB_LUT4)
    output pin un4_y_cry_3_c_RNI_1/O
    net        un13_x_5
@W: BN137 :|Found combinational loop during mapping at net y[5]
22) instance un4_y_cry_4_c_RNIHHEB (view:work.SimpleVGA(main)), output net "y[5]" in work.SimpleVGA(main)
    net        y[5]
    input  pin un4_y_cry_4_c_RNIHHEB/I1
    instance   un4_y_cry_4_c_RNIHHEB (cell SB_LUT4)
    output pin un4_y_cry_4_c_RNIHHEB/O
    net        y[5]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":77:21:77:25|Found combinational loop during mapping at net un4_y_cry_3
23) instance un4_y_cry_3_c (view:work.SimpleVGA(main)), output net "un4_y_cry_3" in work.SimpleVGA(main)
    net        un4_y_cry_3
    input  pin un4_y_cry_4_c/CI
    instance   un4_y_cry_4_c (cell SB_CARRY)
    output pin un4_y_cry_4_c/CO
    net        un4_y_cry_4
    input  pin un4_y_cry_4_c_RNIHHEB/I3
    instance   un4_y_cry_4_c_RNIHHEB (cell SB_LUT4)
    output pin un4_y_cry_4_c_RNIHHEB/O
    net        y[5]
    input  pin un4_y_cry_4_c_RNI_0/I0
    instance   un4_y_cry_4_c_RNI_0 (cell SB_LUT4)
    output pin un4_y_cry_4_c_RNI_0/O
    net        un13_x_6
    input  pin un4_y_cry_2_c_RNIFDCB_0/I3
    instance   un4_y_cry_2_c_RNIFDCB_0 (cell SB_LUT4)
    output pin un4_y_cry_2_c_RNIFDCB_0/O
    net        y_3[3]
    input  pin un4_y_cry_2_c_RNIFDCB_1/I2
    instance   un4_y_cry_2_c_RNIFDCB_1 (cell SB_LUT4)
    output pin un4_y_cry_2_c_RNIFDCB_1/O
    net        y[3]
    input  pin un4_y_cry_3_c/I0
    instance   un4_y_cry_3_c (cell SB_CARRY)
    output pin un4_y_cry_3_c/CO
    net        un4_y_cry_3
@W: BN137 :|Found combinational loop during mapping at net y[6]
24) instance un4_y_cry_5_c_RNIIJFB (view:work.SimpleVGA(main)), output net "y[6]" in work.SimpleVGA(main)
    net        y[6]
    input  pin un4_y_cry_5_c_RNIIJFB/I1
    instance   un4_y_cry_5_c_RNIIJFB (cell SB_LUT4)
    output pin un4_y_cry_5_c_RNIIJFB/O
    net        y[6]
@W: BN137 :|Found combinational loop during mapping at net y[7]
25) instance un4_y_cry_6_c_RNIJLGB (view:work.SimpleVGA(main)), output net "y[7]" in work.SimpleVGA(main)
    net        y[7]
    input  pin un4_y_cry_6_c_RNIJLGB/I1
    instance   un4_y_cry_6_c_RNIJLGB (cell SB_LUT4)
    output pin un4_y_cry_6_c_RNIJLGB/O
    net        y[7]
@W: BN137 :|Found combinational loop during mapping at net y[8]
26) instance un4_y_cry_7_c_RNIKNHB (view:work.SimpleVGA(main)), output net "y[8]" in work.SimpleVGA(main)
    net        y[8]
    input  pin un4_y_cry_7_c_RNIKNHB/I1
    instance   un4_y_cry_7_c_RNIKNHB (cell SB_LUT4)
    output pin un4_y_cry_7_c_RNIKNHB/O
    net        y[8]
@W: BN137 :|Found combinational loop during mapping at net y[9]
27) instance un4_y_cry_8_c_RNILPIB_1 (view:work.SimpleVGA(main)), output net "y[9]" in work.SimpleVGA(main)
    net        y[9]
    input  pin un4_y_cry_8_c_RNILPIB_1/I1
    instance   un4_y_cry_8_c_RNILPIB_1 (cell SB_LUT4)
    output pin un4_y_cry_8_c_RNILPIB_1/O
    net        y[9]
End of loops


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Wed May 27 18:22:03 2015
#


Top view:               SimpleVGA
Requested Frequency:    236.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        77 uses
SB_LUT4         135 uses

I/O ports: 4
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

Mapping Summary:
Total  LUTs: 135 (10%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 135 = 135 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 37MB peak: 79MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Wed May 27 18:22:03 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 1 (sec)
edif parser succeed.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	135
    Number of DFFs      	:	0
    Number of Carrys    	:	77
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	6
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_LC_15/in1" to pin "un16_x_cry_1_c_RNI0NUC_LC_15/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_0_LC_16/in1" to pin "un16_x_cry_1_c_RNI0NUC_0_LC_16/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_17/in2" to pin "un16_x_cry_1_c_RNI1GUP_LC_17/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_2_c_RNI1PVC_LC_19/in2" to pin "un16_x_cry_2_c_RNI1PVC_LC_19/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_18/in3" to pin "un16_x_cry_1_c_RNIIC421_LC_18/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_0_c_RNIHS58_LC_21/in1" to pin "un16_x_cry_3_0_c_RNIHS58_LC_21/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_18/in1" to pin "un16_x_cry_1_c_RNIIC421_LC_18/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_4_c_RNI3T1D_LC_26/in1" to pin "un16_x_cry_4_c_RNI3T1D_LC_26/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_18/in2" to pin "un16_x_cry_1_c_RNIIC421_LC_18/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI4V2D_LC_28/in1" to pin "un16_x_cry_5_c_RNI4V2D_LC_28/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_LC_30/in1" to pin "un16_x_cry_6_c_RNI514D_LC_30/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_7_c_RNI635D_LC_32/in1" to pin "un16_x_cry_7_c_RNI635D_LC_32/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_33/in3" to pin "un16_x_cry_8_c_RNI_LC_33/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI756D_LC_34/in0" to pin "un16_x_cry_8_c_RNI756D_LC_34/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_3_LC_38/in1" to pin "un16_x_cry_8_c_RNI_3_LC_38/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_4_LC_39/in0" to pin "un16_x_cry_8_c_RNI_4_LC_39/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_112/in0" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_112/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_112/in1" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_112/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_0_LC_116/in1" to pin "un4_y_cry_2_c_RNIFDCB_0_LC_116/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_3_LC_38/in2" to pin "un16_x_cry_8_c_RNI_3_LC_38/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_119/in3" to pin "un4_y_cry_3_c_RNI_1_LC_119/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_0_LC_132/in0" to pin "un4_y_cry_8_c_RNILPIB_0_LC_132/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_1_LC_133/in1" to pin "un4_y_cry_8_c_RNILPIB_1_LC_133/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_LC_115/in1" to pin "un4_y_cry_2_c_RNIFDCB_LC_115/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_LC_118/in1" to pin "un4_y_cry_3_c_RNI_LC_118/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNIHHEB_LC_121/in1" to pin "un4_y_cry_4_c_RNIHHEB_LC_121/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_112/in3" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_112/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_0_LC_116/in3" to pin "un4_y_cry_2_c_RNIFDCB_0_LC_116/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_5_c_RNIIJFB_LC_126/in1" to pin "un4_y_cry_5_c_RNIIJFB_LC_126/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_6_c_RNIJLGB_LC_127/in1" to pin "un4_y_cry_6_c_RNIJLGB_LC_127/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_7_c_RNIKNHB_LC_129/in1" to pin "un4_y_cry_7_c_RNIKNHB_LC_129/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_119/in2" to pin "un4_y_cry_3_c_RNI_1_LC_119/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_1_LC_117/in1" to pin "un4_y_cry_2_c_RNIFDCB_1_LC_117/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_1_LC_113/in1" to pin "un4_y_cry_1_c_RNIEBBB_1_LC_113/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_33/in1" to pin "un16_x_cry_8_c_RNI_LC_33/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_33/in2" to pin "un16_x_cry_8_c_RNI_LC_33/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_7_LC_40/in0" to pin "un16_x_cry_8_c_RNI_7_LC_40/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_17/in0" to pin "un16_x_cry_1_c_RNI1GUP_LC_17/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_LC_15/in3" to pin "un16_x_cry_1_c_RNI0NUC_LC_15/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_LC_15/carryin" to pin "un16_x_cry_1_c_RNI0NUC_LC_15/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_9_LC_42/in1" to pin "un16_x_cry_8_c_RNI_9_LC_42/lcout" to break the combinatorial loop
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of LUTs      	:	142
    Number of DFFs      	:	0
    Number of Carrys    	:	77

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	81
        CARRY Only       	:	16
        LUT with CARRY   	:	61
    LogicCells                  :	158/1280
    PLBs                        :	26/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 3.4 (sec)

Final Design Statistics
    Number of LUTs      	:	142
    Number of DFFs      	:	0
    Number of Carrys    	:	77
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	158/1280
    PLBs                        :	29/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/96
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 4.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 218
used logic cells: 158
Warning: LUT cascading ignored at 7,4,5
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 218
used logic cells: 158
Warning: LUT cascading ignored at 7,4,5
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_LC_9_9_0/in0" to pin "un4_y_cry_8_c_RNILPIB_LC_9_9_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_1_LC_9_6_4/in1" to pin "un4_y_cry_8_c_RNILPIB_1_LC_9_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_LC_9_9_0/in3" to pin "un4_y_cry_8_c_RNILPIB_LC_9_9_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_7_c_RNIKNHB_LC_9_8_7/in1" to pin "un4_y_cry_7_c_RNIKNHB_LC_9_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_LC_9_8_1/carryin" to pin "un4_y_cry_1_c_RNIEBBB_LC_9_8_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/in0" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_4_LC_9_6_7/in0" to pin "un16_x_cry_8_c_RNI_4_LC_9_6_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/in1" to pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNI_2_LC_9_6_5/in1" to pin "un4_y_cry_4_c_RNI_2_LC_9_6_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/in2" to pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_LC_9_8_2/in1" to pin "un4_y_cry_2_c_RNIFDCB_LC_9_8_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_0_LC_9_6_2/in0" to pin "un4_y_cry_2_c_RNIFDCB_0_LC_9_6_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_1_LC_8_6_7/in1" to pin "un4_y_cry_2_c_RNIFDCB_1_LC_8_6_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNI_2_LC_9_6_5/in0" to pin "un4_y_cry_4_c_RNI_2_LC_9_6_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/in1" to pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_0_LC_9_6_2/in1" to pin "un4_y_cry_2_c_RNIFDCB_0_LC_9_6_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/in1" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_3_LC_9_6_6/in1" to pin "un16_x_cry_8_c_RNI_3_LC_9_6_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNI_2_LC_9_6_5/in3" to pin "un4_y_cry_4_c_RNI_2_LC_9_6_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/in0" to pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/in3" to pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/in3" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_6_c_RNIJLGB_LC_9_8_6/in1" to pin "un4_y_cry_6_c_RNIJLGB_LC_9_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_5_c_RNIIJFB_LC_9_8_5/in1" to pin "un4_y_cry_5_c_RNIIJFB_LC_9_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNIHHEB_LC_9_8_4/in1" to pin "un4_y_cry_4_c_RNIHHEB_LC_9_8_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_LC_9_8_3/in1" to pin "un4_y_cry_3_c_RNI_LC_9_8_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/in2" to pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_1_LC_9_7_4/in1" to pin "un4_y_cry_1_c_RNIEBBB_1_LC_9_7_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_9_LC_7_4_5/in1" to pin "un16_x_cry_8_c_RNI_9_LC_7_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_7_3_3/in3" to pin "un16_x_cry_8_c_RNI_LC_7_3_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_9_LC_7_4_5/in0" to pin "un16_x_cry_8_c_RNI_9_LC_7_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/in3" to pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/in2" to pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_2_c_RNI1PVC_LC_6_3_2/in2" to pin "un16_x_cry_2_c_RNI1PVC_LC_6_3_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/in3" to pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_2_c_RNI1PVC_0_LC_6_4_5/in1" to pin "un16_x_cry_2_c_RNI1PVC_0_LC_6_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_8_LC_6_4_4/in1" to pin "un16_x_cry_8_c_RNI_8_LC_6_4_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_0_c_RNIHS58_LC_6_3_3/in1" to pin "un16_x_cry_3_0_c_RNIHS58_LC_6_3_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_0_c_RNIHS58_1_LC_6_4_3/in1" to pin "un16_x_cry_3_0_c_RNIHS58_1_LC_6_4_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_8_LC_6_4_4/in0" to pin "un16_x_cry_8_c_RNI_8_LC_6_4_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_7_LC_6_4_1/in0" to pin "un16_x_cry_8_c_RNI_7_LC_6_4_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_LC_6_3_1/carryin" to pin "un16_x_cry_1_c_RNI0NUC_LC_6_3_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_0_LC_7_3_4/in0" to pin "un16_x_cry_1_c_RNI0NUC_0_LC_7_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/in1" to pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI756D_LC_6_4_0/in2" to pin "un16_x_cry_8_c_RNI756D_LC_6_4_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_7_3_3/in1" to pin "un16_x_cry_8_c_RNI_LC_7_3_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_7_3_3/in1" to pin "un16_x_cry_8_c_RNI_LC_7_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_7_c_RNI635D_LC_6_3_7/in1" to pin "un16_x_cry_7_c_RNI635D_LC_6_3_7/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_7_c_RNI635D_LC_6_3_7/in1" to pin "un16_x_cry_7_c_RNI635D_LC_6_3_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_7_3_3/in2" to pin "un16_x_cry_8_c_RNI_LC_7_3_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_7_3_3/in2" to pin "un16_x_cry_8_c_RNI_LC_7_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_LC_6_3_6/in1" to pin "un16_x_cry_6_c_RNI514D_LC_6_3_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_LC_6_3_6/in1" to pin "un16_x_cry_6_c_RNI514D_LC_6_3_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/in2" to pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI4V2D_LC_6_3_5/in1" to pin "un16_x_cry_5_c_RNI4V2D_LC_6_3_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI4V2D_LC_6_3_5/in1" to pin "un16_x_cry_5_c_RNI4V2D_LC_6_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/in1" to pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_4_c_RNI3T1D_LC_6_3_4/in1" to pin "un16_x_cry_4_c_RNI3T1D_LC_6_3_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_4_c_RNI3T1D_LC_6_3_4/in1" to pin "un16_x_cry_4_c_RNI3T1D_LC_6_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI756D_LC_6_4_0/in0" to pin "un16_x_cry_8_c_RNI756D_LC_6_4_0/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 225 
I1212: Iteration  1 :   105 unrouted : 0 seconds
I1212: Iteration  2 :     6 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_1_LC_9_7_4/in3" to pin "un4_y_cry_1_c_RNIEBBB_1_LC_9_7_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_LC_9_9_0/in3" to pin "un4_y_cry_8_c_RNILPIB_LC_9_9_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_7_c_RNIKNHB_LC_9_8_7/in1" to pin "un4_y_cry_7_c_RNIKNHB_LC_9_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/in1" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_1_LC_8_6_7/in0" to pin "un4_y_cry_2_c_RNIFDCB_1_LC_8_6_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/in0" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/in2" to pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_0_LC_9_6_2/in2" to pin "un4_y_cry_2_c_RNIFDCB_0_LC_9_6_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_4_LC_9_6_7/in0" to pin "un16_x_cry_8_c_RNI_4_LC_9_6_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/in3" to pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_0_LC_9_6_2/in3" to pin "un4_y_cry_2_c_RNIFDCB_0_LC_9_6_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNI_2_LC_9_6_5/in0" to pin "un4_y_cry_4_c_RNI_2_LC_9_6_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/in0" to pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_LC_9_8_1/carryin" to pin "un4_y_cry_1_c_RNIEBBB_LC_9_8_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/in3" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_3_LC_9_6_6/in3" to pin "un16_x_cry_8_c_RNI_3_LC_9_6_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNI_2_LC_9_6_5/in2" to pin "un4_y_cry_4_c_RNI_2_LC_9_6_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/in2" to pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_LC_9_8_2/in1" to pin "un4_y_cry_2_c_RNIFDCB_LC_9_8_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_0_LC_9_6_2/in1" to pin "un4_y_cry_2_c_RNIFDCB_0_LC_9_6_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/in1" to pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_6_c_RNIJLGB_LC_9_8_6/in1" to pin "un4_y_cry_6_c_RNIJLGB_LC_9_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_5_c_RNIIJFB_LC_9_8_5/in1" to pin "un4_y_cry_5_c_RNIIJFB_LC_9_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNIHHEB_LC_9_8_4/in1" to pin "un4_y_cry_4_c_RNIHHEB_LC_9_8_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_LC_9_8_3/in1" to pin "un4_y_cry_3_c_RNI_LC_9_8_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/in0" to pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_1_LC_9_6_4/in3" to pin "un4_y_cry_8_c_RNILPIB_1_LC_9_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_LC_9_9_0/in0" to pin "un4_y_cry_8_c_RNILPIB_LC_9_9_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_9_LC_7_4_5/in0" to pin "un16_x_cry_8_c_RNI_9_LC_7_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_12_LC_6_4_2/in2" to pin "un16_x_cry_8_c_RNI_12_LC_6_4_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI756D_LC_6_4_0/in1" to pin "un16_x_cry_8_c_RNI756D_LC_6_4_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_LC_6_3_1/in1" to pin "un16_x_cry_1_c_RNI0NUC_LC_6_3_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_0_LC_7_3_4/in1" to pin "un16_x_cry_1_c_RNI0NUC_0_LC_7_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_7_3_3/in2" to pin "un16_x_cry_8_c_RNI_LC_7_3_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/in2" to pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/in1" to pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_9_LC_7_4_5/in3" to pin "un16_x_cry_8_c_RNI_9_LC_7_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_4_c_RNI3T1D_LC_6_3_4/in1" to pin "un16_x_cry_4_c_RNI3T1D_LC_6_3_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_4_c_RNI3T1D_LC_6_3_4/in1" to pin "un16_x_cry_4_c_RNI3T1D_LC_6_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/in3" to pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_LC_6_3_6/in1" to pin "un16_x_cry_6_c_RNI514D_LC_6_3_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_LC_6_3_6/in1" to pin "un16_x_cry_6_c_RNI514D_LC_6_3_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_7_3_3/in3" to pin "un16_x_cry_8_c_RNI_LC_7_3_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_7_3_3/in3" to pin "un16_x_cry_8_c_RNI_LC_7_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI4V2D_LC_6_3_5/in1" to pin "un16_x_cry_5_c_RNI4V2D_LC_6_3_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI4V2D_LC_6_3_5/in1" to pin "un16_x_cry_5_c_RNI4V2D_LC_6_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/in0" to pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_7_c_RNI635D_LC_6_3_7/in1" to pin "un16_x_cry_7_c_RNI635D_LC_6_3_7/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_7_c_RNI635D_LC_6_3_7/in1" to pin "un16_x_cry_7_c_RNI635D_LC_6_3_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_7_3_3/in0" to pin "un16_x_cry_8_c_RNI_LC_7_3_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_7_3_3/in0" to pin "un16_x_cry_8_c_RNI_LC_7_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_2_c_RNI1PVC_LC_6_3_2/in1" to pin "un16_x_cry_2_c_RNI1PVC_LC_6_3_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/in0" to pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_2_c_RNI1PVC_0_LC_6_4_5/in1" to pin "un16_x_cry_2_c_RNI1PVC_0_LC_6_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_0_c_RNIHS58_LC_6_3_3/in1" to pin "un16_x_cry_3_0_c_RNIHS58_LC_6_3_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_0_c_RNIHS58_1_LC_6_4_3/in0" to pin "un16_x_cry_3_0_c_RNIHS58_1_LC_6_4_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI756D_LC_6_4_0/in0" to pin "un16_x_cry_8_c_RNI756D_LC_6_4_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_7_LC_6_4_1/in3" to pin "un16_x_cry_8_c_RNI_7_LC_6_4_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/in3" to pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/lcout" to break the combinatorial loop
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 4 (sec)
bitmap succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 229
used logic cells: 158
Warning: LUT cascading ignored at 7,4,5
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	135
    Number of DFFs      	:	0
    Number of Carrys    	:	77
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	6
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_LC_15/in1" to pin "un16_x_cry_1_c_RNI0NUC_LC_15/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_0_LC_16/in1" to pin "un16_x_cry_1_c_RNI0NUC_0_LC_16/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_17/in2" to pin "un16_x_cry_1_c_RNI1GUP_LC_17/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_2_c_RNI1PVC_LC_19/in2" to pin "un16_x_cry_2_c_RNI1PVC_LC_19/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_18/in3" to pin "un16_x_cry_1_c_RNIIC421_LC_18/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_0_c_RNIHS58_LC_21/in1" to pin "un16_x_cry_3_0_c_RNIHS58_LC_21/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_18/in1" to pin "un16_x_cry_1_c_RNIIC421_LC_18/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_4_c_RNI3T1D_LC_26/in1" to pin "un16_x_cry_4_c_RNI3T1D_LC_26/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_18/in2" to pin "un16_x_cry_1_c_RNIIC421_LC_18/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI4V2D_LC_28/in1" to pin "un16_x_cry_5_c_RNI4V2D_LC_28/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_LC_30/in1" to pin "un16_x_cry_6_c_RNI514D_LC_30/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_7_c_RNI635D_LC_32/in1" to pin "un16_x_cry_7_c_RNI635D_LC_32/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_33/in3" to pin "un16_x_cry_8_c_RNI_LC_33/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI756D_LC_34/in0" to pin "un16_x_cry_8_c_RNI756D_LC_34/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_3_LC_38/in1" to pin "un16_x_cry_8_c_RNI_3_LC_38/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_4_LC_39/in0" to pin "un16_x_cry_8_c_RNI_4_LC_39/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_112/in0" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_112/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_112/in1" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_112/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_0_LC_116/in1" to pin "un4_y_cry_2_c_RNIFDCB_0_LC_116/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_3_LC_38/in2" to pin "un16_x_cry_8_c_RNI_3_LC_38/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_119/in3" to pin "un4_y_cry_3_c_RNI_1_LC_119/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_0_LC_132/in0" to pin "un4_y_cry_8_c_RNILPIB_0_LC_132/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_1_LC_133/in1" to pin "un4_y_cry_8_c_RNILPIB_1_LC_133/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_LC_115/in1" to pin "un4_y_cry_2_c_RNIFDCB_LC_115/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_LC_118/in1" to pin "un4_y_cry_3_c_RNI_LC_118/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNIHHEB_LC_121/in1" to pin "un4_y_cry_4_c_RNIHHEB_LC_121/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_112/in3" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_112/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_0_LC_116/in3" to pin "un4_y_cry_2_c_RNIFDCB_0_LC_116/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_5_c_RNIIJFB_LC_126/in1" to pin "un4_y_cry_5_c_RNIIJFB_LC_126/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_6_c_RNIJLGB_LC_127/in1" to pin "un4_y_cry_6_c_RNIJLGB_LC_127/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_7_c_RNIKNHB_LC_129/in1" to pin "un4_y_cry_7_c_RNIKNHB_LC_129/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_119/in2" to pin "un4_y_cry_3_c_RNI_1_LC_119/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_1_LC_117/in1" to pin "un4_y_cry_2_c_RNIFDCB_1_LC_117/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_1_LC_113/in1" to pin "un4_y_cry_1_c_RNIEBBB_1_LC_113/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_33/in1" to pin "un16_x_cry_8_c_RNI_LC_33/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_33/in2" to pin "un16_x_cry_8_c_RNI_LC_33/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_7_LC_40/in0" to pin "un16_x_cry_8_c_RNI_7_LC_40/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_17/in0" to pin "un16_x_cry_1_c_RNI1GUP_LC_17/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_LC_15/in3" to pin "un16_x_cry_1_c_RNI0NUC_LC_15/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_LC_15/carryin" to pin "un16_x_cry_1_c_RNI0NUC_LC_15/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_9_LC_42/in1" to pin "un16_x_cry_8_c_RNI_9_LC_42/lcout" to break the combinatorial loop
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of LUTs      	:	142
    Number of DFFs      	:	0
    Number of Carrys    	:	77

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	81
        CARRY Only       	:	16
        LUT with CARRY   	:	61
    LogicCells                  :	158/1280
    PLBs                        :	26/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 3.4 (sec)

Final Design Statistics
    Number of LUTs      	:	142
    Number of DFFs      	:	0
    Number of Carrys    	:	77
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	158/1280
    PLBs                        :	29/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/96
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 4.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 218
used logic cells: 158
Warning: LUT cascading ignored at 7,4,5
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 218
used logic cells: 158
Warning: LUT cascading ignored at 7,4,5
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_LC_9_9_0/in0" to pin "un4_y_cry_8_c_RNILPIB_LC_9_9_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_1_LC_9_6_4/in1" to pin "un4_y_cry_8_c_RNILPIB_1_LC_9_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_LC_9_9_0/in3" to pin "un4_y_cry_8_c_RNILPIB_LC_9_9_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_7_c_RNIKNHB_LC_9_8_7/in1" to pin "un4_y_cry_7_c_RNIKNHB_LC_9_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_LC_9_8_1/carryin" to pin "un4_y_cry_1_c_RNIEBBB_LC_9_8_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/in0" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_4_LC_9_6_7/in0" to pin "un16_x_cry_8_c_RNI_4_LC_9_6_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/in1" to pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNI_2_LC_9_6_5/in1" to pin "un4_y_cry_4_c_RNI_2_LC_9_6_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/in2" to pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_LC_9_8_2/in1" to pin "un4_y_cry_2_c_RNIFDCB_LC_9_8_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_0_LC_9_6_2/in0" to pin "un4_y_cry_2_c_RNIFDCB_0_LC_9_6_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_1_LC_8_6_7/in1" to pin "un4_y_cry_2_c_RNIFDCB_1_LC_8_6_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNI_2_LC_9_6_5/in0" to pin "un4_y_cry_4_c_RNI_2_LC_9_6_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/in1" to pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_0_LC_9_6_2/in1" to pin "un4_y_cry_2_c_RNIFDCB_0_LC_9_6_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/in1" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_3_LC_9_6_6/in1" to pin "un16_x_cry_8_c_RNI_3_LC_9_6_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNI_2_LC_9_6_5/in3" to pin "un4_y_cry_4_c_RNI_2_LC_9_6_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/in0" to pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/in3" to pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/in3" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_6_c_RNIJLGB_LC_9_8_6/in1" to pin "un4_y_cry_6_c_RNIJLGB_LC_9_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_5_c_RNIIJFB_LC_9_8_5/in1" to pin "un4_y_cry_5_c_RNIIJFB_LC_9_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNIHHEB_LC_9_8_4/in1" to pin "un4_y_cry_4_c_RNIHHEB_LC_9_8_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_LC_9_8_3/in1" to pin "un4_y_cry_3_c_RNI_LC_9_8_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/in2" to pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_1_LC_9_7_4/in1" to pin "un4_y_cry_1_c_RNIEBBB_1_LC_9_7_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_9_LC_7_4_5/in1" to pin "un16_x_cry_8_c_RNI_9_LC_7_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_7_3_3/in3" to pin "un16_x_cry_8_c_RNI_LC_7_3_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_9_LC_7_4_5/in0" to pin "un16_x_cry_8_c_RNI_9_LC_7_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/in3" to pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/in2" to pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_2_c_RNI1PVC_LC_6_3_2/in2" to pin "un16_x_cry_2_c_RNI1PVC_LC_6_3_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/in3" to pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_2_c_RNI1PVC_0_LC_6_4_5/in1" to pin "un16_x_cry_2_c_RNI1PVC_0_LC_6_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_8_LC_6_4_4/in1" to pin "un16_x_cry_8_c_RNI_8_LC_6_4_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_0_c_RNIHS58_LC_6_3_3/in1" to pin "un16_x_cry_3_0_c_RNIHS58_LC_6_3_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_0_c_RNIHS58_1_LC_6_4_3/in1" to pin "un16_x_cry_3_0_c_RNIHS58_1_LC_6_4_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_8_LC_6_4_4/in0" to pin "un16_x_cry_8_c_RNI_8_LC_6_4_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_7_LC_6_4_1/in0" to pin "un16_x_cry_8_c_RNI_7_LC_6_4_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_LC_6_3_1/carryin" to pin "un16_x_cry_1_c_RNI0NUC_LC_6_3_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_0_LC_7_3_4/in0" to pin "un16_x_cry_1_c_RNI0NUC_0_LC_7_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/in1" to pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI756D_LC_6_4_0/in2" to pin "un16_x_cry_8_c_RNI756D_LC_6_4_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_7_3_3/in1" to pin "un16_x_cry_8_c_RNI_LC_7_3_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_7_3_3/in1" to pin "un16_x_cry_8_c_RNI_LC_7_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_7_c_RNI635D_LC_6_3_7/in1" to pin "un16_x_cry_7_c_RNI635D_LC_6_3_7/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_7_c_RNI635D_LC_6_3_7/in1" to pin "un16_x_cry_7_c_RNI635D_LC_6_3_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_7_3_3/in2" to pin "un16_x_cry_8_c_RNI_LC_7_3_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_7_3_3/in2" to pin "un16_x_cry_8_c_RNI_LC_7_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_LC_6_3_6/in1" to pin "un16_x_cry_6_c_RNI514D_LC_6_3_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_LC_6_3_6/in1" to pin "un16_x_cry_6_c_RNI514D_LC_6_3_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/in2" to pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI4V2D_LC_6_3_5/in1" to pin "un16_x_cry_5_c_RNI4V2D_LC_6_3_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI4V2D_LC_6_3_5/in1" to pin "un16_x_cry_5_c_RNI4V2D_LC_6_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/in1" to pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_4_c_RNI3T1D_LC_6_3_4/in1" to pin "un16_x_cry_4_c_RNI3T1D_LC_6_3_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_4_c_RNI3T1D_LC_6_3_4/in1" to pin "un16_x_cry_4_c_RNI3T1D_LC_6_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI756D_LC_6_4_0/in0" to pin "un16_x_cry_8_c_RNI756D_LC_6_4_0/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 225 
I1212: Iteration  1 :   105 unrouted : 0 seconds
I1212: Iteration  2 :     6 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_1_LC_9_7_4/in3" to pin "un4_y_cry_1_c_RNIEBBB_1_LC_9_7_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_LC_9_9_0/in3" to pin "un4_y_cry_8_c_RNILPIB_LC_9_9_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_7_c_RNIKNHB_LC_9_8_7/in1" to pin "un4_y_cry_7_c_RNIKNHB_LC_9_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/in1" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_1_LC_8_6_7/in0" to pin "un4_y_cry_2_c_RNIFDCB_1_LC_8_6_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/in0" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/in2" to pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_0_LC_9_6_2/in2" to pin "un4_y_cry_2_c_RNIFDCB_0_LC_9_6_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_4_LC_9_6_7/in0" to pin "un16_x_cry_8_c_RNI_4_LC_9_6_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/in3" to pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_0_LC_9_6_2/in3" to pin "un4_y_cry_2_c_RNIFDCB_0_LC_9_6_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNI_2_LC_9_6_5/in0" to pin "un4_y_cry_4_c_RNI_2_LC_9_6_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/in0" to pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_LC_9_8_1/carryin" to pin "un4_y_cry_1_c_RNIEBBB_LC_9_8_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/in3" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_3_LC_9_6_6/in3" to pin "un16_x_cry_8_c_RNI_3_LC_9_6_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNI_2_LC_9_6_5/in2" to pin "un4_y_cry_4_c_RNI_2_LC_9_6_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/in2" to pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_LC_9_8_2/in1" to pin "un4_y_cry_2_c_RNIFDCB_LC_9_8_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_0_LC_9_6_2/in1" to pin "un4_y_cry_2_c_RNIFDCB_0_LC_9_6_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/in1" to pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_6_c_RNIJLGB_LC_9_8_6/in1" to pin "un4_y_cry_6_c_RNIJLGB_LC_9_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_5_c_RNIIJFB_LC_9_8_5/in1" to pin "un4_y_cry_5_c_RNIIJFB_LC_9_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNIHHEB_LC_9_8_4/in1" to pin "un4_y_cry_4_c_RNIHHEB_LC_9_8_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_LC_9_8_3/in1" to pin "un4_y_cry_3_c_RNI_LC_9_8_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/in0" to pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_1_LC_9_6_4/in3" to pin "un4_y_cry_8_c_RNILPIB_1_LC_9_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_LC_9_9_0/in0" to pin "un4_y_cry_8_c_RNILPIB_LC_9_9_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_9_LC_7_4_5/in0" to pin "un16_x_cry_8_c_RNI_9_LC_7_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_12_LC_6_4_2/in2" to pin "un16_x_cry_8_c_RNI_12_LC_6_4_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI756D_LC_6_4_0/in1" to pin "un16_x_cry_8_c_RNI756D_LC_6_4_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_LC_6_3_1/in1" to pin "un16_x_cry_1_c_RNI0NUC_LC_6_3_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_0_LC_7_3_4/in1" to pin "un16_x_cry_1_c_RNI0NUC_0_LC_7_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_7_3_3/in2" to pin "un16_x_cry_8_c_RNI_LC_7_3_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/in2" to pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/in1" to pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_9_LC_7_4_5/in3" to pin "un16_x_cry_8_c_RNI_9_LC_7_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_4_c_RNI3T1D_LC_6_3_4/in1" to pin "un16_x_cry_4_c_RNI3T1D_LC_6_3_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_4_c_RNI3T1D_LC_6_3_4/in1" to pin "un16_x_cry_4_c_RNI3T1D_LC_6_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/in3" to pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_LC_6_3_6/in1" to pin "un16_x_cry_6_c_RNI514D_LC_6_3_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_LC_6_3_6/in1" to pin "un16_x_cry_6_c_RNI514D_LC_6_3_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_7_3_3/in3" to pin "un16_x_cry_8_c_RNI_LC_7_3_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_7_3_3/in3" to pin "un16_x_cry_8_c_RNI_LC_7_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI4V2D_LC_6_3_5/in1" to pin "un16_x_cry_5_c_RNI4V2D_LC_6_3_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI4V2D_LC_6_3_5/in1" to pin "un16_x_cry_5_c_RNI4V2D_LC_6_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/in0" to pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_7_c_RNI635D_LC_6_3_7/in1" to pin "un16_x_cry_7_c_RNI635D_LC_6_3_7/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_7_c_RNI635D_LC_6_3_7/in1" to pin "un16_x_cry_7_c_RNI635D_LC_6_3_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_7_3_3/in0" to pin "un16_x_cry_8_c_RNI_LC_7_3_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_7_3_3/in0" to pin "un16_x_cry_8_c_RNI_LC_7_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_2_c_RNI1PVC_LC_6_3_2/in1" to pin "un16_x_cry_2_c_RNI1PVC_LC_6_3_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/in0" to pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_2_c_RNI1PVC_0_LC_6_4_5/in1" to pin "un16_x_cry_2_c_RNI1PVC_0_LC_6_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_0_c_RNIHS58_LC_6_3_3/in1" to pin "un16_x_cry_3_0_c_RNIHS58_LC_6_3_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_0_c_RNIHS58_1_LC_6_4_3/in0" to pin "un16_x_cry_3_0_c_RNIHS58_1_LC_6_4_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI756D_LC_6_4_0/in0" to pin "un16_x_cry_8_c_RNI756D_LC_6_4_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_7_LC_6_4_1/in3" to pin "un16_x_cry_8_c_RNI_7_LC_6_4_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/in3" to pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/lcout" to break the combinatorial loop
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 4 (sec)
bitmap succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 229
used logic cells: 158
Warning: LUT cascading ignored at 7,4,5
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	135
    Number of DFFs      	:	0
    Number of Carrys    	:	77
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	6
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_LC_15/in1" to pin "un16_x_cry_1_c_RNI0NUC_LC_15/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_0_LC_16/in1" to pin "un16_x_cry_1_c_RNI0NUC_0_LC_16/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_17/in2" to pin "un16_x_cry_1_c_RNI1GUP_LC_17/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_2_c_RNI1PVC_LC_19/in2" to pin "un16_x_cry_2_c_RNI1PVC_LC_19/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_18/in3" to pin "un16_x_cry_1_c_RNIIC421_LC_18/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_0_c_RNIHS58_LC_21/in1" to pin "un16_x_cry_3_0_c_RNIHS58_LC_21/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_18/in1" to pin "un16_x_cry_1_c_RNIIC421_LC_18/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_4_c_RNI3T1D_LC_26/in1" to pin "un16_x_cry_4_c_RNI3T1D_LC_26/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_18/in2" to pin "un16_x_cry_1_c_RNIIC421_LC_18/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI4V2D_LC_28/in1" to pin "un16_x_cry_5_c_RNI4V2D_LC_28/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_LC_30/in1" to pin "un16_x_cry_6_c_RNI514D_LC_30/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_7_c_RNI635D_LC_32/in1" to pin "un16_x_cry_7_c_RNI635D_LC_32/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_33/in3" to pin "un16_x_cry_8_c_RNI_LC_33/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI756D_LC_34/in0" to pin "un16_x_cry_8_c_RNI756D_LC_34/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_3_LC_38/in1" to pin "un16_x_cry_8_c_RNI_3_LC_38/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_4_LC_39/in0" to pin "un16_x_cry_8_c_RNI_4_LC_39/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_112/in0" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_112/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_112/in1" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_112/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_0_LC_116/in1" to pin "un4_y_cry_2_c_RNIFDCB_0_LC_116/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_3_LC_38/in2" to pin "un16_x_cry_8_c_RNI_3_LC_38/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_119/in3" to pin "un4_y_cry_3_c_RNI_1_LC_119/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_0_LC_132/in0" to pin "un4_y_cry_8_c_RNILPIB_0_LC_132/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_1_LC_133/in1" to pin "un4_y_cry_8_c_RNILPIB_1_LC_133/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_LC_115/in1" to pin "un4_y_cry_2_c_RNIFDCB_LC_115/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_LC_118/in1" to pin "un4_y_cry_3_c_RNI_LC_118/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNIHHEB_LC_121/in1" to pin "un4_y_cry_4_c_RNIHHEB_LC_121/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_112/in3" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_112/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_0_LC_116/in3" to pin "un4_y_cry_2_c_RNIFDCB_0_LC_116/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_5_c_RNIIJFB_LC_126/in1" to pin "un4_y_cry_5_c_RNIIJFB_LC_126/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_6_c_RNIJLGB_LC_127/in1" to pin "un4_y_cry_6_c_RNIJLGB_LC_127/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_7_c_RNIKNHB_LC_129/in1" to pin "un4_y_cry_7_c_RNIKNHB_LC_129/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_119/in2" to pin "un4_y_cry_3_c_RNI_1_LC_119/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_1_LC_117/in1" to pin "un4_y_cry_2_c_RNIFDCB_1_LC_117/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_1_LC_113/in1" to pin "un4_y_cry_1_c_RNIEBBB_1_LC_113/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_33/in1" to pin "un16_x_cry_8_c_RNI_LC_33/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_33/in2" to pin "un16_x_cry_8_c_RNI_LC_33/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_7_LC_40/in0" to pin "un16_x_cry_8_c_RNI_7_LC_40/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_17/in0" to pin "un16_x_cry_1_c_RNI1GUP_LC_17/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_LC_15/in3" to pin "un16_x_cry_1_c_RNI0NUC_LC_15/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_LC_15/carryin" to pin "un16_x_cry_1_c_RNI0NUC_LC_15/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_9_LC_42/in1" to pin "un16_x_cry_8_c_RNI_9_LC_42/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	142
    Number of DFFs      	:	0
    Number of Carrys    	:	77

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	81
        CARRY Only       	:	16
        LUT with CARRY   	:	61
    LogicCells                  :	158/1280
    PLBs                        :	26/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 3.4 (sec)

Final Design Statistics
    Number of LUTs      	:	142
    Number of DFFs      	:	0
    Number of Carrys    	:	77
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	158/1280
    PLBs                        :	29/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/96
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 4.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 218
used logic cells: 158
Warning: LUT cascading ignored at 7,4,5
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 218
used logic cells: 158
Warning: LUT cascading ignored at 7,4,5
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_LC_9_9_0/in0" to pin "un4_y_cry_8_c_RNILPIB_LC_9_9_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_1_LC_9_6_4/in1" to pin "un4_y_cry_8_c_RNILPIB_1_LC_9_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_LC_9_9_0/in3" to pin "un4_y_cry_8_c_RNILPIB_LC_9_9_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_7_c_RNIKNHB_LC_9_8_7/in1" to pin "un4_y_cry_7_c_RNIKNHB_LC_9_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_LC_9_8_1/carryin" to pin "un4_y_cry_1_c_RNIEBBB_LC_9_8_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/in0" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_4_LC_9_6_7/in0" to pin "un16_x_cry_8_c_RNI_4_LC_9_6_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/in1" to pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNI_2_LC_9_6_5/in1" to pin "un4_y_cry_4_c_RNI_2_LC_9_6_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/in2" to pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_LC_9_8_2/in1" to pin "un4_y_cry_2_c_RNIFDCB_LC_9_8_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_0_LC_9_6_2/in0" to pin "un4_y_cry_2_c_RNIFDCB_0_LC_9_6_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_1_LC_8_6_7/in1" to pin "un4_y_cry_2_c_RNIFDCB_1_LC_8_6_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNI_2_LC_9_6_5/in0" to pin "un4_y_cry_4_c_RNI_2_LC_9_6_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/in1" to pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_0_LC_9_6_2/in1" to pin "un4_y_cry_2_c_RNIFDCB_0_LC_9_6_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/in1" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_3_LC_9_6_6/in1" to pin "un16_x_cry_8_c_RNI_3_LC_9_6_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNI_2_LC_9_6_5/in3" to pin "un4_y_cry_4_c_RNI_2_LC_9_6_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/in0" to pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/in3" to pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/in3" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_6_c_RNIJLGB_LC_9_8_6/in1" to pin "un4_y_cry_6_c_RNIJLGB_LC_9_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_5_c_RNIIJFB_LC_9_8_5/in1" to pin "un4_y_cry_5_c_RNIIJFB_LC_9_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNIHHEB_LC_9_8_4/in1" to pin "un4_y_cry_4_c_RNIHHEB_LC_9_8_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_LC_9_8_3/in1" to pin "un4_y_cry_3_c_RNI_LC_9_8_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/in2" to pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_1_LC_9_7_4/in1" to pin "un4_y_cry_1_c_RNIEBBB_1_LC_9_7_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_9_LC_7_4_5/in1" to pin "un16_x_cry_8_c_RNI_9_LC_7_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_7_3_3/in3" to pin "un16_x_cry_8_c_RNI_LC_7_3_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_9_LC_7_4_5/in0" to pin "un16_x_cry_8_c_RNI_9_LC_7_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/in3" to pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/in2" to pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_2_c_RNI1PVC_LC_6_3_2/in2" to pin "un16_x_cry_2_c_RNI1PVC_LC_6_3_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/in3" to pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_2_c_RNI1PVC_0_LC_6_4_5/in1" to pin "un16_x_cry_2_c_RNI1PVC_0_LC_6_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_8_LC_6_4_4/in1" to pin "un16_x_cry_8_c_RNI_8_LC_6_4_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_0_c_RNIHS58_LC_6_3_3/in1" to pin "un16_x_cry_3_0_c_RNIHS58_LC_6_3_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_0_c_RNIHS58_1_LC_6_4_3/in1" to pin "un16_x_cry_3_0_c_RNIHS58_1_LC_6_4_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_8_LC_6_4_4/in0" to pin "un16_x_cry_8_c_RNI_8_LC_6_4_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_7_LC_6_4_1/in0" to pin "un16_x_cry_8_c_RNI_7_LC_6_4_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_LC_6_3_1/carryin" to pin "un16_x_cry_1_c_RNI0NUC_LC_6_3_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_0_LC_7_3_4/in0" to pin "un16_x_cry_1_c_RNI0NUC_0_LC_7_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/in1" to pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI756D_LC_6_4_0/in2" to pin "un16_x_cry_8_c_RNI756D_LC_6_4_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_7_3_3/in1" to pin "un16_x_cry_8_c_RNI_LC_7_3_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_7_3_3/in1" to pin "un16_x_cry_8_c_RNI_LC_7_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_7_c_RNI635D_LC_6_3_7/in1" to pin "un16_x_cry_7_c_RNI635D_LC_6_3_7/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_7_c_RNI635D_LC_6_3_7/in1" to pin "un16_x_cry_7_c_RNI635D_LC_6_3_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_7_3_3/in2" to pin "un16_x_cry_8_c_RNI_LC_7_3_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_7_3_3/in2" to pin "un16_x_cry_8_c_RNI_LC_7_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_LC_6_3_6/in1" to pin "un16_x_cry_6_c_RNI514D_LC_6_3_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_LC_6_3_6/in1" to pin "un16_x_cry_6_c_RNI514D_LC_6_3_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/in2" to pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI4V2D_LC_6_3_5/in1" to pin "un16_x_cry_5_c_RNI4V2D_LC_6_3_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI4V2D_LC_6_3_5/in1" to pin "un16_x_cry_5_c_RNI4V2D_LC_6_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/in1" to pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_4_c_RNI3T1D_LC_6_3_4/in1" to pin "un16_x_cry_4_c_RNI3T1D_LC_6_3_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_4_c_RNI3T1D_LC_6_3_4/in1" to pin "un16_x_cry_4_c_RNI3T1D_LC_6_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI756D_LC_6_4_0/in0" to pin "un16_x_cry_8_c_RNI756D_LC_6_4_0/lcout" to break the combinatorial loop
Read device time: 4
I1209: Started routing
I1223: Total Nets : 225 
I1212: Iteration  1 :   105 unrouted : 0 seconds
I1212: Iteration  2 :     6 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_1_LC_9_7_4/in3" to pin "un4_y_cry_1_c_RNIEBBB_1_LC_9_7_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_LC_9_9_0/in3" to pin "un4_y_cry_8_c_RNILPIB_LC_9_9_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_7_c_RNIKNHB_LC_9_8_7/in1" to pin "un4_y_cry_7_c_RNIKNHB_LC_9_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/in1" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_1_LC_8_6_7/in0" to pin "un4_y_cry_2_c_RNIFDCB_1_LC_8_6_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/in0" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/in2" to pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_0_LC_9_6_2/in2" to pin "un4_y_cry_2_c_RNIFDCB_0_LC_9_6_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_4_LC_9_6_7/in0" to pin "un16_x_cry_8_c_RNI_4_LC_9_6_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/in3" to pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_0_LC_9_6_2/in3" to pin "un4_y_cry_2_c_RNIFDCB_0_LC_9_6_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNI_2_LC_9_6_5/in0" to pin "un4_y_cry_4_c_RNI_2_LC_9_6_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/in0" to pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_LC_9_8_1/carryin" to pin "un4_y_cry_1_c_RNIEBBB_LC_9_8_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/in3" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_9_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_3_LC_9_6_6/in3" to pin "un16_x_cry_8_c_RNI_3_LC_9_6_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNI_2_LC_9_6_5/in2" to pin "un4_y_cry_4_c_RNI_2_LC_9_6_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/in2" to pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_LC_9_8_2/in1" to pin "un4_y_cry_2_c_RNIFDCB_LC_9_8_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_0_LC_9_6_2/in1" to pin "un4_y_cry_2_c_RNIFDCB_0_LC_9_6_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/in1" to pin "un4_y_cry_8_c_RNILPIB_0_LC_9_6_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_6_c_RNIJLGB_LC_9_8_6/in1" to pin "un4_y_cry_6_c_RNIJLGB_LC_9_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_5_c_RNIIJFB_LC_9_8_5/in1" to pin "un4_y_cry_5_c_RNIIJFB_LC_9_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNIHHEB_LC_9_8_4/in1" to pin "un4_y_cry_4_c_RNIHHEB_LC_9_8_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_LC_9_8_3/in1" to pin "un4_y_cry_3_c_RNI_LC_9_8_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/in0" to pin "un4_y_cry_3_c_RNI_1_LC_9_6_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_1_LC_9_6_4/in3" to pin "un4_y_cry_8_c_RNILPIB_1_LC_9_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_LC_9_9_0/in0" to pin "un4_y_cry_8_c_RNILPIB_LC_9_9_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_9_LC_7_4_5/in0" to pin "un16_x_cry_8_c_RNI_9_LC_7_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_12_LC_6_4_2/in2" to pin "un16_x_cry_8_c_RNI_12_LC_6_4_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI756D_LC_6_4_0/in1" to pin "un16_x_cry_8_c_RNI756D_LC_6_4_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_LC_6_3_1/in1" to pin "un16_x_cry_1_c_RNI0NUC_LC_6_3_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_0_LC_7_3_4/in1" to pin "un16_x_cry_1_c_RNI0NUC_0_LC_7_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_7_3_3/in2" to pin "un16_x_cry_8_c_RNI_LC_7_3_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/in2" to pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/in1" to pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_9_LC_7_4_5/in3" to pin "un16_x_cry_8_c_RNI_9_LC_7_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_4_c_RNI3T1D_LC_6_3_4/in1" to pin "un16_x_cry_4_c_RNI3T1D_LC_6_3_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_4_c_RNI3T1D_LC_6_3_4/in1" to pin "un16_x_cry_4_c_RNI3T1D_LC_6_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/in3" to pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_LC_6_3_6/in1" to pin "un16_x_cry_6_c_RNI514D_LC_6_3_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_LC_6_3_6/in1" to pin "un16_x_cry_6_c_RNI514D_LC_6_3_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_7_3_3/in3" to pin "un16_x_cry_8_c_RNI_LC_7_3_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_7_3_3/in3" to pin "un16_x_cry_8_c_RNI_LC_7_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI4V2D_LC_6_3_5/in1" to pin "un16_x_cry_5_c_RNI4V2D_LC_6_3_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI4V2D_LC_6_3_5/in1" to pin "un16_x_cry_5_c_RNI4V2D_LC_6_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/in0" to pin "un16_x_cry_1_c_RNIIC421_LC_7_3_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_7_c_RNI635D_LC_6_3_7/in1" to pin "un16_x_cry_7_c_RNI635D_LC_6_3_7/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_7_c_RNI635D_LC_6_3_7/in1" to pin "un16_x_cry_7_c_RNI635D_LC_6_3_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_7_3_3/in0" to pin "un16_x_cry_8_c_RNI_LC_7_3_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_7_3_3/in0" to pin "un16_x_cry_8_c_RNI_LC_7_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_2_c_RNI1PVC_LC_6_3_2/in1" to pin "un16_x_cry_2_c_RNI1PVC_LC_6_3_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/in0" to pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_2_c_RNI1PVC_0_LC_6_4_5/in1" to pin "un16_x_cry_2_c_RNI1PVC_0_LC_6_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_0_c_RNIHS58_LC_6_3_3/in1" to pin "un16_x_cry_3_0_c_RNIHS58_LC_6_3_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_0_c_RNIHS58_1_LC_6_4_3/in0" to pin "un16_x_cry_3_0_c_RNIHS58_1_LC_6_4_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI756D_LC_6_4_0/in0" to pin "un16_x_cry_8_c_RNI756D_LC_6_4_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_7_LC_6_4_1/in3" to pin "un16_x_cry_8_c_RNI_7_LC_6_4_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/in3" to pin "un16_x_cry_1_c_RNI1GUP_LC_7_3_0/lcout" to break the combinatorial loop
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 4 (sec)
bitmap succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 229
used logic cells: 158
Warning: LUT cascading ignored at 7,4,5
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	135
    Number of DFFs      	:	0
    Number of Carrys    	:	77
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	6
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_LC_15/in1" to pin "un16_x_cry_1_c_RNI0NUC_LC_15/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_0_LC_16/in1" to pin "un16_x_cry_1_c_RNI0NUC_0_LC_16/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_17/in2" to pin "un16_x_cry_1_c_RNI1GUP_LC_17/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_2_c_RNI1PVC_LC_19/in2" to pin "un16_x_cry_2_c_RNI1PVC_LC_19/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_18/in3" to pin "un16_x_cry_1_c_RNIIC421_LC_18/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_0_c_RNIHS58_LC_21/in1" to pin "un16_x_cry_3_0_c_RNIHS58_LC_21/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_18/in1" to pin "un16_x_cry_1_c_RNIIC421_LC_18/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_4_c_RNI3T1D_LC_26/in1" to pin "un16_x_cry_4_c_RNI3T1D_LC_26/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_18/in2" to pin "un16_x_cry_1_c_RNIIC421_LC_18/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI4V2D_LC_28/in1" to pin "un16_x_cry_5_c_RNI4V2D_LC_28/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_LC_30/in1" to pin "un16_x_cry_6_c_RNI514D_LC_30/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_7_c_RNI635D_LC_32/in1" to pin "un16_x_cry_7_c_RNI635D_LC_32/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_33/in3" to pin "un16_x_cry_8_c_RNI_LC_33/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI756D_LC_34/in0" to pin "un16_x_cry_8_c_RNI756D_LC_34/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_3_LC_38/in1" to pin "un16_x_cry_8_c_RNI_3_LC_38/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_4_LC_39/in0" to pin "un16_x_cry_8_c_RNI_4_LC_39/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_112/in0" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_112/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_112/in1" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_112/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_0_LC_116/in1" to pin "un4_y_cry_2_c_RNIFDCB_0_LC_116/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_3_LC_38/in2" to pin "un16_x_cry_8_c_RNI_3_LC_38/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_119/in3" to pin "un4_y_cry_3_c_RNI_1_LC_119/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_0_LC_132/in0" to pin "un4_y_cry_8_c_RNILPIB_0_LC_132/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_1_LC_133/in1" to pin "un4_y_cry_8_c_RNILPIB_1_LC_133/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_LC_115/in1" to pin "un4_y_cry_2_c_RNIFDCB_LC_115/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_LC_118/in1" to pin "un4_y_cry_3_c_RNI_LC_118/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNIHHEB_LC_121/in1" to pin "un4_y_cry_4_c_RNIHHEB_LC_121/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_112/in3" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_112/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_0_LC_116/in3" to pin "un4_y_cry_2_c_RNIFDCB_0_LC_116/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_5_c_RNIIJFB_LC_126/in1" to pin "un4_y_cry_5_c_RNIIJFB_LC_126/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_6_c_RNIJLGB_LC_127/in1" to pin "un4_y_cry_6_c_RNIJLGB_LC_127/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_7_c_RNIKNHB_LC_129/in1" to pin "un4_y_cry_7_c_RNIKNHB_LC_129/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_119/in2" to pin "un4_y_cry_3_c_RNI_1_LC_119/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_1_LC_117/in1" to pin "un4_y_cry_2_c_RNIFDCB_1_LC_117/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_1_LC_113/in1" to pin "un4_y_cry_1_c_RNIEBBB_1_LC_113/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_33/in1" to pin "un16_x_cry_8_c_RNI_LC_33/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_33/in2" to pin "un16_x_cry_8_c_RNI_LC_33/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_7_LC_40/in0" to pin "un16_x_cry_8_c_RNI_7_LC_40/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_17/in0" to pin "un16_x_cry_1_c_RNI1GUP_LC_17/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_LC_15/in3" to pin "un16_x_cry_1_c_RNI0NUC_LC_15/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_LC_15/carryin" to pin "un16_x_cry_1_c_RNI0NUC_LC_15/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_9_LC_42/in1" to pin "un16_x_cry_8_c_RNI_9_LC_42/lcout" to break the combinatorial loop
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of LUTs      	:	142
    Number of DFFs      	:	0
    Number of Carrys    	:	77

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	81
        CARRY Only       	:	16
        LUT with CARRY   	:	61
    LogicCells                  :	158/1280
    PLBs                        :	26/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.0 (sec)

Final Design Statistics
    Number of LUTs      	:	142
    Number of DFFs      	:	0
    Number of Carrys    	:	77
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	158/1280
    PLBs                        :	26/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/96
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 5.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 204
used logic cells: 158
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 204
used logic cells: 158
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_9_LC_12_12_6/in1" to pin "un16_x_cry_8_c_RNI_9_LC_12_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI756D_LC_12_12_0/in0" to pin "un16_x_cry_8_c_RNI756D_LC_12_12_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_11_12_0/in3" to pin "un16_x_cry_8_c_RNI_LC_11_12_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_9_LC_12_12_6/in0" to pin "un16_x_cry_8_c_RNI_9_LC_12_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_12_12_5/in2" to pin "un16_x_cry_1_c_RNI1GUP_LC_12_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_8_LC_12_12_4/in1" to pin "un16_x_cry_8_c_RNI_8_LC_12_12_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_8_LC_12_12_4/in0" to pin "un16_x_cry_8_c_RNI_8_LC_12_12_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_7_LC_12_12_2/in0" to pin "un16_x_cry_8_c_RNI_7_LC_12_12_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_2_c_RNI1PVC_LC_12_11_2/carryin" to pin "un16_x_cry_2_c_RNI1PVC_LC_12_11_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_12_12_5/in3" to pin "un16_x_cry_1_c_RNI1GUP_LC_12_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_2_c_RNI1PVC_0_LC_11_12_1/in1" to pin "un16_x_cry_2_c_RNI1PVC_0_LC_11_12_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_12_12_5/in1" to pin "un16_x_cry_1_c_RNI1GUP_LC_12_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_LC_12_11_1/in1" to pin "un16_x_cry_1_c_RNI0NUC_LC_12_11_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI756D_LC_12_12_0/in2" to pin "un16_x_cry_8_c_RNI756D_LC_12_12_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_7_c_RNI635D_LC_12_11_7/in1" to pin "un16_x_cry_7_c_RNI635D_LC_12_11_7/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_7_c_RNI635D_LC_12_11_7/in1" to pin "un16_x_cry_7_c_RNI635D_LC_12_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_11_12_0/in1" to pin "un16_x_cry_8_c_RNI_LC_11_12_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_11_12_0/in1" to pin "un16_x_cry_8_c_RNI_LC_11_12_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_1_LC_12_10_4/in2" to pin "un4_y_cry_8_c_RNILPIB_1_LC_12_10_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_1_LC_12_10_4/in1" to pin "un4_y_cry_8_c_RNILPIB_1_LC_12_10_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_1_LC_12_10_4/in1" to pin "un4_y_cry_8_c_RNILPIB_1_LC_12_10_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_0_LC_12_10_3/in0" to pin "un4_y_cry_8_c_RNILPIB_0_LC_12_10_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_12_10_5/in1" to pin "un4_y_cry_3_c_RNI_1_LC_12_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_4_LC_12_10_2/in0" to pin "un16_x_cry_8_c_RNI_4_LC_12_10_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNI_2_LC_12_10_0/in2" to pin "un4_y_cry_4_c_RNI_2_LC_12_10_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_1_LC_11_10_5/in1" to pin "un4_y_cry_2_c_RNIFDCB_1_LC_11_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_LC_9_10_2/in1" to pin "un4_y_cry_2_c_RNIFDCB_LC_9_10_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_0_LC_11_10_4/in0" to pin "un4_y_cry_2_c_RNIFDCB_0_LC_11_10_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNI_2_LC_12_10_0/in0" to pin "un4_y_cry_4_c_RNI_2_LC_12_10_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_0_LC_11_10_4/in1" to pin "un4_y_cry_2_c_RNIFDCB_0_LC_11_10_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_1_LC_11_10_1/in1" to pin "un4_y_cry_1_c_RNIEBBB_1_LC_11_10_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_LC_9_10_1/in1" to pin "un4_y_cry_1_c_RNIEBBB_LC_9_10_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_11_10_0/in0" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_11_10_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNI_LC_8_9_0/in0" to pin "un4_y_cry_2_c_RNI_LC_8_9_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_7_c_RNIKNHB_LC_9_10_7/in1" to pin "un4_y_cry_7_c_RNIKNHB_LC_9_10_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_6_c_RNIJLGB_LC_9_10_6/in1" to pin "un4_y_cry_6_c_RNIJLGB_LC_9_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_5_c_RNIIJFB_LC_9_10_5/in1" to pin "un4_y_cry_5_c_RNIIJFB_LC_9_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNIHHEB_LC_9_10_4/in1" to pin "un4_y_cry_4_c_RNIHHEB_LC_9_10_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_12_10_5/in2" to pin "un4_y_cry_3_c_RNI_1_LC_12_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_LC_9_10_3/in1" to pin "un4_y_cry_3_c_RNI_LC_9_10_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_12_10_5/in0" to pin "un4_y_cry_3_c_RNI_1_LC_12_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_3_LC_12_10_1/in1" to pin "un16_x_cry_8_c_RNI_3_LC_12_10_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNI_2_LC_12_10_0/in3" to pin "un4_y_cry_4_c_RNI_2_LC_12_10_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_LC_12_11_6/in1" to pin "un16_x_cry_6_c_RNI514D_LC_12_11_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_LC_12_11_6/in1" to pin "un16_x_cry_6_c_RNI514D_LC_12_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_11_12_0/in2" to pin "un16_x_cry_8_c_RNI_LC_11_12_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_11_12_0/in2" to pin "un16_x_cry_8_c_RNI_LC_11_12_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI4V2D_LC_12_11_5/in1" to pin "un16_x_cry_5_c_RNI4V2D_LC_12_11_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI4V2D_LC_12_11_5/in1" to pin "un16_x_cry_5_c_RNI4V2D_LC_12_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_11_12_4/in2" to pin "un16_x_cry_1_c_RNIIC421_LC_11_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_4_c_RNI3T1D_LC_12_11_4/in1" to pin "un16_x_cry_4_c_RNI3T1D_LC_12_11_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_4_c_RNI3T1D_LC_12_11_4/in1" to pin "un16_x_cry_4_c_RNI3T1D_LC_12_11_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_11_12_4/in1" to pin "un16_x_cry_1_c_RNIIC421_LC_11_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_11_12_4/in3" to pin "un16_x_cry_1_c_RNIIC421_LC_11_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_0_c_RNIHS58_LC_12_11_3/in1" to pin "un16_x_cry_3_0_c_RNIHS58_LC_12_11_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_0_c_RNIHS58_1_LC_11_11_6/in1" to pin "un16_x_cry_3_0_c_RNIHS58_1_LC_11_11_6/lcout" to break the combinatorial loop
Read device time: 4
I1209: Started routing
I1223: Total Nets : 225 
I1212: Iteration  1 :    96 unrouted : 0 seconds
I1212: Iteration  2 :     9 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI756D_LC_12_12_0/in0" to pin "un16_x_cry_8_c_RNI756D_LC_12_12_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_11_12_0/in1" to pin "un16_x_cry_8_c_RNI_LC_11_12_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_11_12_4/in2" to pin "un16_x_cry_1_c_RNIIC421_LC_11_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_2_c_RNI1PVC_LC_12_11_2/carryin" to pin "un16_x_cry_2_c_RNI1PVC_LC_12_11_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_12_12_5/in1" to pin "un16_x_cry_1_c_RNI1GUP_LC_12_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_2_c_RNI1PVC_0_LC_11_12_1/in3" to pin "un16_x_cry_2_c_RNI1PVC_0_LC_11_12_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_0_LC_12_12_1/in3" to pin "un16_x_cry_1_c_RNI0NUC_0_LC_12_12_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_12_12_5/in3" to pin "un16_x_cry_1_c_RNI1GUP_LC_12_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_12_12_5/in0" to pin "un16_x_cry_1_c_RNI1GUP_LC_12_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI756D_LC_12_12_0/in1" to pin "un16_x_cry_8_c_RNI756D_LC_12_12_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_12_LC_12_12_3/in2" to pin "un16_x_cry_8_c_RNI_12_LC_12_12_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_7_LC_12_12_2/in1" to pin "un16_x_cry_8_c_RNI_7_LC_12_12_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_8_LC_12_12_4/in3" to pin "un16_x_cry_8_c_RNI_8_LC_12_12_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_9_LC_12_12_6/in3" to pin "un16_x_cry_8_c_RNI_9_LC_12_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_0_c_RNIHS58_LC_12_11_3/in1" to pin "un16_x_cry_3_0_c_RNIHS58_LC_12_11_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_0_c_RNIHS58_1_LC_11_11_6/in0" to pin "un16_x_cry_3_0_c_RNIHS58_1_LC_11_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_4_c_RNI3T1D_LC_12_11_4/in1" to pin "un16_x_cry_4_c_RNI3T1D_LC_12_11_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_4_c_RNI3T1D_LC_12_11_4/in1" to pin "un16_x_cry_4_c_RNI3T1D_LC_12_11_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_11_12_4/in0" to pin "un16_x_cry_1_c_RNIIC421_LC_11_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_LC_12_11_6/in1" to pin "un16_x_cry_6_c_RNI514D_LC_12_11_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_LC_12_11_6/in1" to pin "un16_x_cry_6_c_RNI514D_LC_12_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_1_LC_11_10_1/in0" to pin "un4_y_cry_1_c_RNIEBBB_1_LC_11_10_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_4_LC_12_10_2/in3" to pin "un16_x_cry_8_c_RNI_4_LC_12_10_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_12_10_5/in0" to pin "un4_y_cry_3_c_RNI_1_LC_12_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_LC_9_10_1/carryin" to pin "un4_y_cry_1_c_RNIEBBB_LC_9_10_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_1_LC_11_10_1/in2" to pin "un4_y_cry_1_c_RNIEBBB_1_LC_11_10_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_3_LC_12_10_1/in0" to pin "un16_x_cry_8_c_RNI_3_LC_12_10_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNI_2_LC_12_10_0/in1" to pin "un4_y_cry_4_c_RNI_2_LC_12_10_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_12_10_5/in1" to pin "un4_y_cry_3_c_RNI_1_LC_12_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_0_LC_12_10_3/in3" to pin "un4_y_cry_8_c_RNILPIB_0_LC_12_10_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_1_LC_11_10_5/in0" to pin "un4_y_cry_2_c_RNIFDCB_1_LC_11_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_LC_9_10_2/in1" to pin "un4_y_cry_2_c_RNIFDCB_LC_9_10_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_0_LC_11_10_4/in1" to pin "un4_y_cry_2_c_RNIFDCB_0_LC_11_10_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_0_LC_11_10_4/in3" to pin "un4_y_cry_2_c_RNIFDCB_0_LC_11_10_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_0_LC_12_10_3/in2" to pin "un4_y_cry_8_c_RNILPIB_0_LC_12_10_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_1_LC_12_10_4/in3" to pin "un4_y_cry_8_c_RNILPIB_1_LC_12_10_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_LC_9_11_0/in1" to pin "un4_y_cry_8_c_RNILPIB_LC_9_11_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_7_c_RNIKNHB_LC_9_10_7/in1" to pin "un4_y_cry_7_c_RNIKNHB_LC_9_10_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_6_c_RNIJLGB_LC_9_10_6/in1" to pin "un4_y_cry_6_c_RNIJLGB_LC_9_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_5_c_RNIIJFB_LC_9_10_5/in1" to pin "un4_y_cry_5_c_RNIIJFB_LC_9_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNIHHEB_LC_9_10_4/in1" to pin "un4_y_cry_4_c_RNIHHEB_LC_9_10_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_LC_9_10_3/in1" to pin "un4_y_cry_3_c_RNI_LC_9_10_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_11_12_0/in3" to pin "un16_x_cry_8_c_RNI_LC_11_12_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_11_12_0/in3" to pin "un16_x_cry_8_c_RNI_LC_11_12_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI4V2D_LC_12_11_5/in1" to pin "un16_x_cry_5_c_RNI4V2D_LC_12_11_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI4V2D_LC_12_11_5/in1" to pin "un16_x_cry_5_c_RNI4V2D_LC_12_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_11_12_4/in1" to pin "un16_x_cry_1_c_RNIIC421_LC_11_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_7_c_RNI635D_LC_12_11_7/in1" to pin "un16_x_cry_7_c_RNI635D_LC_12_11_7/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_7_c_RNI635D_LC_12_11_7/in1" to pin "un16_x_cry_7_c_RNI635D_LC_12_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_11_12_0/in0" to pin "un16_x_cry_8_c_RNI_LC_11_12_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_11_12_0/in0" to pin "un16_x_cry_8_c_RNI_LC_11_12_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_9_LC_12_12_6/in0" to pin "un16_x_cry_8_c_RNI_9_LC_12_12_6/lcout" to break the combinatorial loop
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 4 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.main 
@W: CG296 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":45:4:45:10|Incomplete sensitivity list - assuming completeness
@W: CG290 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":52:20:52:24|Referenced variable clock is not in sensitivity list
@W: CG290 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":48:16:48:28|Referenced variable clock_divider is not in sensitivity list
@W: CD434 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":61:12:61:16|Signal clock in the sensitivity list is not used in the process
@W: CG296 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":61:4:61:10|Incomplete sensitivity list - assuming completeness
@W: CG290 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":72:12:72:12|Referenced variable y is not in sensitivity list
@W: CG290 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":64:12:64:12|Referenced variable x is not in sensitivity list
Post processing for work.simplevga.main
@W: CL117 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":38:42:38:42|Latch generated from process for signal y(9 downto 0); possible missing assignment in an if or case statement.
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":91:8:91:9|Found combinational loop at x[0]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":91:8:91:9|Found combinational loop at x[1]
@W: FX105 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":91:12:91:19|Found combinational loop at un11_x
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":91:8:91:9|Found combinational loop at x[2]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":91:8:91:9|Found combinational loop at x[3]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":91:8:91:9|Found combinational loop at x[4]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":91:8:91:9|Found combinational loop at x[5]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":91:8:91:9|Found combinational loop at x[6]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":91:8:91:9|Found combinational loop at x[7]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":91:8:91:9|Found combinational loop at x[8]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":91:8:91:9|Found combinational loop at x[9]
@W: CL159 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:8:7:18|Input clock_12MHz is unused

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 37MB peak: 38MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 27 18:57:55 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view main as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view main as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 27 18:57:55 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 27 18:57:55 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view main as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view main as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 27 18:57:57 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 60MB)

Warning: Found 11 combinational loops!
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":91:12:91:19|Found combinational loop during mapping at net un11_x
1) instance un11_x (view:work.SimpleVGA(main)), output net "un11_x" in work.SimpleVGA(main)
    net        un11_x
    input  pin x[9:0]/SEL
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[7]
    net        x[7]
    input  pin un2_x[56]/I[0]
    instance   un2_x[56] (cell inv)
    output pin un2_x[56]/OUT[0]
    net        un2_x[56]
    input  pin un11_x/I[0]
    instance   un11_x (cell and)
    output pin un11_x/OUT
    net        un11_x
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":91:8:91:9|Found combinational loop during mapping at net x[0]
2) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[0]" in work.SimpleVGA(main)
    net        x[0]
    input  pin un16_x[23:32]/D0[0]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[7]
    net        un16_x[25]
    input  pin x[9:0]/A[7]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[7]
    net        x[7]
    input  pin un2_x[56]/I[0]
    instance   un2_x[56] (cell inv)
    output pin un2_x[56]/OUT[0]
    net        un2_x[56]
    input  pin un11_x/I[0]
    instance   un11_x (cell and)
    output pin un11_x/OUT
    net        un11_x
    input  pin x[9:0]/SEL
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[0]
    net        x[0]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":91:8:91:9|Found combinational loop during mapping at net x[1]
3) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[1]" in work.SimpleVGA(main)
    net        x[1]
    input  pin un16_x[23:32]/D0[1]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[1]
    net        un16_x[31]
    input  pin x[9:0]/A[1]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[1]
    net        x[1]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":91:8:91:9|Found combinational loop during mapping at net x[2]
4) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[2]" in work.SimpleVGA(main)
    net        x[2]
    input  pin un16_x[23:32]/D0[2]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[2]
    net        un16_x[30]
    input  pin x[9:0]/A[2]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[2]
    net        x[2]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":91:8:91:9|Found combinational loop during mapping at net x[3]
5) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[3]" in work.SimpleVGA(main)
    net        x[3]
    input  pin un16_x[23:32]/D0[3]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[3]
    net        un16_x[29]
    input  pin x[9:0]/A[3]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[3]
    net        x[3]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":91:8:91:9|Found combinational loop during mapping at net x[4]
6) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[4]" in work.SimpleVGA(main)
    net        x[4]
    input  pin un16_x[23:32]/D0[4]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[4]
    net        un16_x[28]
    input  pin x[9:0]/A[4]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[4]
    net        x[4]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":91:8:91:9|Found combinational loop during mapping at net x[5]
7) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[5]" in work.SimpleVGA(main)
    net        x[5]
    input  pin un16_x[23:32]/D0[5]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[5]
    net        un16_x[27]
    input  pin x[9:0]/A[5]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[5]
    net        x[5]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":91:8:91:9|Found combinational loop during mapping at net x[6]
8) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[6]" in work.SimpleVGA(main)
    net        x[6]
    input  pin un16_x[23:32]/D0[6]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[6]
    net        un16_x[26]
    input  pin x[9:0]/A[6]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[6]
    net        x[6]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":91:8:91:9|Found combinational loop during mapping at net x[7]
9) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[7]" in work.SimpleVGA(main)
    net        x[7]
    input  pin un16_x[23:32]/D0[7]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[7]
    net        un16_x[25]
    input  pin x[9:0]/A[7]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[7]
    net        x[7]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":91:8:91:9|Found combinational loop during mapping at net x[8]
10) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[8]" in work.SimpleVGA(main)
    net        x[8]
    input  pin un16_x[23:32]/D0[8]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[8]
    net        un16_x[24]
    input  pin x[9:0]/A[8]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[8]
    net        x[8]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":91:8:91:9|Found combinational loop during mapping at net x[9]
11) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[9]" in work.SimpleVGA(main)
    net        x[9]
    input  pin un16_x[23:32]/D0[9]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[9]
    net        un16_x[23]
    input  pin x[9:0]/A[9]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[9]
    net        x[9]
End of loops
@W: MT462 :"u:\simplevga_icestick\simplevga.vhdl":91:12:91:19|Net un11_x appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)



@S |Clock Summary
****************

Start      Requested     Requested     Clock      Clock          
Clock      Frequency     Period        Type       Group          
-----------------------------------------------------------------
System     260.7 MHz     3.835         system     system_clkgroup
=================================================================

@W: MT531 :"u:\simplevga_icestick\simplevga.vhdl":38:42:38:42|Found signal identified as System clock which controls 10 sequential elements including y[9:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 43MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 27 18:57:58 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 11 combinational loops!
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":91:12:91:19|Found combinational loop during mapping at net N_12
1) instance un11_x (view:work.SimpleVGA(main)), output net "N_12" in work.SimpleVGA(main)
    net        N_12
    input  pin x[9:0]/SEL
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[7]
    net        x[7]
    input  pin un2_x[56]/I[0]
    instance   un2_x[56] (cell inv)
    output pin un2_x[56]/OUT[0]
    net        un2_x[56]
    input  pin un11_x/I[0]
    instance   un11_x (cell and)
    output pin un11_x/OUT
    net        N_12
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":91:8:91:9|Found combinational loop during mapping at net x[0]
2) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[0]" in work.SimpleVGA(main)
    net        x[0]
    input  pin un16_x[23:32]/D0[0]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[7]
    net        un16_x[25]
    input  pin x[9:0]/A[7]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[7]
    net        x[7]
    input  pin un2_x[56]/I[0]
    instance   un2_x[56] (cell inv)
    output pin un2_x[56]/OUT[0]
    net        un2_x[56]
    input  pin un11_x/I[0]
    instance   un11_x (cell and)
    output pin un11_x/OUT
    net        N_12
    input  pin x[9:0]/SEL
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[0]
    net        x[0]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":91:8:91:9|Found combinational loop during mapping at net x[1]
3) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[1]" in work.SimpleVGA(main)
    net        x[1]
    input  pin un16_x[23:32]/D0[1]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[1]
    net        un16_x[31]
    input  pin x[9:0]/A[1]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[1]
    net        x[1]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":91:8:91:9|Found combinational loop during mapping at net x[2]
4) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[2]" in work.SimpleVGA(main)
    net        x[2]
    input  pin un16_x[23:32]/D0[2]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[2]
    net        un16_x[30]
    input  pin x[9:0]/A[2]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[2]
    net        x[2]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":91:8:91:9|Found combinational loop during mapping at net x[3]
5) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[3]" in work.SimpleVGA(main)
    net        x[3]
    input  pin un16_x[23:32]/D0[3]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[3]
    net        un16_x[29]
    input  pin x[9:0]/A[3]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[3]
    net        x[3]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":91:8:91:9|Found combinational loop during mapping at net x[4]
6) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[4]" in work.SimpleVGA(main)
    net        x[4]
    input  pin un16_x[23:32]/D0[4]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[4]
    net        un16_x[28]
    input  pin x[9:0]/A[4]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[4]
    net        x[4]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":91:8:91:9|Found combinational loop during mapping at net x[5]
7) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[5]" in work.SimpleVGA(main)
    net        x[5]
    input  pin un16_x[23:32]/D0[5]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[5]
    net        un16_x[27]
    input  pin x[9:0]/A[5]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[5]
    net        x[5]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":91:8:91:9|Found combinational loop during mapping at net x[6]
8) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[6]" in work.SimpleVGA(main)
    net        x[6]
    input  pin un16_x[23:32]/D0[6]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[6]
    net        un16_x[26]
    input  pin x[9:0]/A[6]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[6]
    net        x[6]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":91:8:91:9|Found combinational loop during mapping at net x[7]
9) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[7]" in work.SimpleVGA(main)
    net        x[7]
    input  pin un16_x[23:32]/D0[7]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[7]
    net        un16_x[25]
    input  pin x[9:0]/A[7]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[7]
    net        x[7]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":91:8:91:9|Found combinational loop during mapping at net x[8]
10) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[8]" in work.SimpleVGA(main)
    net        x[8]
    input  pin un16_x[23:32]/D0[8]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[8]
    net        un16_x[24]
    input  pin x[9:0]/A[8]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[8]
    net        x[8]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":91:8:91:9|Found combinational loop during mapping at net x[9]
11) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[9]" in work.SimpleVGA(main)
    net        x[9]
    input  pin un16_x[23:32]/D0[9]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[9]
    net        un16_x[23]
    input  pin x[9:0]/A[9]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[9]
    net        x[9]
End of loops
@W: MT462 :"u:\simplevga_icestick\simplevga.vhdl":91:12:91:19|Net N_12 appears to be an unidentified clock source. Assuming default frequency. 
@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 78MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":79:45:79:52|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":79:23:79:30|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -2.28ns		 132 /         0
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -2.28ns		 131 /         0
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -2.28ns		 131 /         0
------------------------------------------------------------


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 78MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 78MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

Warning: Found 27 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net un16_x_cry_8_c_RNI_13
1) instance un16_x_cry_8_c_RNI_12 (view:work.SimpleVGA(main)), output net "un16_x_cry_8_c_RNI_13" in work.SimpleVGA(main)
    net        un16_x_cry_8_c_RNI_13
    input  pin un16_x_cry_8_c_RNI_7/I0
    instance   un16_x_cry_8_c_RNI_7 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_7/O
    net        un16_x_axb_1
    input  pin un16_x_cry_8_c_RNI_12/I1
    instance   un16_x_cry_8_c_RNI_12 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_12/O
    net        un16_x_cry_8_c_RNI_13
@W: BN137 :|Found combinational loop during mapping at net N_57_4
2) instance un16_x_cry_1_c_RNIIC421 (view:work.SimpleVGA(main)), output net "N_57_4" in work.SimpleVGA(main)
    net        N_57_4
    input  pin un16_x_cry_8_c_RNI/I0
    instance   un16_x_cry_8_c_RNI (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI/O
    net        N_57_iso_i
    input  pin un16_x_cry_8_c_RNI_7/I1
    instance   un16_x_cry_8_c_RNI_7 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_7/O
    net        un16_x_axb_1
    input  pin un16_x_cry_8_c_RNI_12/I1
    instance   un16_x_cry_8_c_RNI_12 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_12/O
    net        un16_x_cry_8_c_RNI_13
    input  pin un16_x_cry_8_c_RNI_8/I0
    instance   un16_x_cry_8_c_RNI_8 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_8/O
    net        N_57_6_1
    input  pin un16_x_cry_1_c_RNI1GUP/I0
    instance   un16_x_cry_1_c_RNI1GUP (cell SB_LUT4)
    output pin un16_x_cry_1_c_RNI1GUP/O
    net        N_57_6
    input  pin un16_x_cry_1_c_RNIIC421/I0
    instance   un16_x_cry_1_c_RNIIC421 (cell SB_LUT4)
    output pin un16_x_cry_1_c_RNIIC421/O
    net        N_57_4
@W: BN137 :|Found combinational loop during mapping at net N_57_iso_i
3) instance un16_x_cry_8_c_RNI (view:work.SimpleVGA(main)), output net "N_57_iso_i" in work.SimpleVGA(main)
    net        N_57_iso_i
    input  pin un16_x_cry_7_c_RNI635D/I0
    instance   un16_x_cry_7_c_RNI635D (cell SB_LUT4)
    output pin un16_x_cry_7_c_RNI635D/O
    net        x[8]
    input  pin un16_x_cry_8_c_RNI/I1
    instance   un16_x_cry_8_c_RNI (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI/O
    net        N_57_iso_i
@W: BN137 :|Found combinational loop during mapping at net x[8]
4) instance un16_x_cry_7_c_RNI635D (view:work.SimpleVGA(main)), output net "x[8]" in work.SimpleVGA(main)
    net        x[8]
    input  pin un16_x_cry_7_c_RNI635D/I1
    instance   un16_x_cry_7_c_RNI635D (cell SB_LUT4)
    output pin un16_x_cry_7_c_RNI635D/O
    net        x[8]
@W: BN137 :|Found combinational loop during mapping at net x[0]
5) instance un16_x_cry_8_c_RNI_9 (view:work.SimpleVGA(main)), output net "x[0]" in work.SimpleVGA(main)
    net        x[0]
    input  pin un16_x_cry_8_c_RNI_9/I1
    instance   un16_x_cry_8_c_RNI_9 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_9/O
    net        x[0]
@W: BN137 :|Found combinational loop during mapping at net un16_x_axb_1
6) instance un16_x_cry_8_c_RNI_7 (view:work.SimpleVGA(main)), output net "un16_x_axb_1" in work.SimpleVGA(main)
    net        un16_x_axb_1
    input  pin un16_x_cry_1_c/I0
    instance   un16_x_cry_1_c (cell SB_CARRY)
    output pin un16_x_cry_1_c/CO
    net        un16_x_cry_1
    input  pin un16_x_cry_2_c/CI
    instance   un16_x_cry_2_c (cell SB_CARRY)
    output pin un16_x_cry_2_c/CO
    net        un16_x_cry_2
    input  pin un16_x_cry_3_0_c/CI
    instance   un16_x_cry_3_0_c (cell SB_CARRY)
    output pin un16_x_cry_3_0_c/CO
    net        un16_x_cry_3
    input  pin un16_x_cry_4_c/CI
    instance   un16_x_cry_4_c (cell SB_CARRY)
    output pin un16_x_cry_4_c/CO
    net        un16_x_cry_4
    input  pin un16_x_cry_5_c/CI
    instance   un16_x_cry_5_c (cell SB_CARRY)
    output pin un16_x_cry_5_c/CO
    net        un16_x_cry_5
    input  pin un16_x_cry_6_c/CI
    instance   un16_x_cry_6_c (cell SB_CARRY)
    output pin un16_x_cry_6_c/CO
    net        un16_x_cry_6
    input  pin un16_x_cry_7_c/CI
    instance   un16_x_cry_7_c (cell SB_CARRY)
    output pin un16_x_cry_7_c/CO
    net        un16_x_cry_7
    input  pin un16_x_cry_7_c_RNI635D/I3
    instance   un16_x_cry_7_c_RNI635D (cell SB_LUT4)
    output pin un16_x_cry_7_c_RNI635D/O
    net        x[8]
    input  pin un16_x_cry_8_c_RNI/I1
    instance   un16_x_cry_8_c_RNI (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI/O
    net        N_57_iso_i
    input  pin un16_x_cry_8_c_RNI_7/I1
    instance   un16_x_cry_8_c_RNI_7 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_7/O
    net        un16_x_axb_1
@W: BN137 :|Found combinational loop during mapping at net un16_x_axb_2
7) instance un16_x_cry_1_c_RNI0NUC_0 (view:work.SimpleVGA(main)), output net "un16_x_axb_2" in work.SimpleVGA(main)
    net        un16_x_axb_2
    input  pin un16_x_cry_1_c_RNI0NUC/I1
    instance   un16_x_cry_1_c_RNI0NUC (cell SB_LUT4)
    output pin un16_x_cry_1_c_RNI0NUC/O
    net        un16_x_cry_1_c_RNI0NUC
    input  pin un16_x_cry_1_c_RNI0NUC_0/I0
    instance   un16_x_cry_1_c_RNI0NUC_0 (cell SB_LUT4)
    output pin un16_x_cry_1_c_RNI0NUC_0/O
    net        un16_x_axb_2
@W: BN137 :|Found combinational loop during mapping at net un16_x_cry_2_c_RNI1PVC_1
8) instance un16_x_cry_2_c_RNI1PVC_0 (view:work.SimpleVGA(main)), output net "un16_x_cry_2_c_RNI1PVC_1" in work.SimpleVGA(main)
    net        un16_x_cry_2_c_RNI1PVC_1
    input  pin un16_x_cry_2_c_RNI1PVC/I2
    instance   un16_x_cry_2_c_RNI1PVC (cell SB_LUT4)
    output pin un16_x_cry_2_c_RNI1PVC/O
    net        un16_x_cry_2_c_RNI1PVC
    input  pin un16_x_cry_2_c_RNI1PVC_0/I1
    instance   un16_x_cry_2_c_RNI1PVC_0 (cell SB_LUT4)
    output pin un16_x_cry_2_c_RNI1PVC_0/O
    net        un16_x_cry_2_c_RNI1PVC_1
@W: BN137 :|Found combinational loop during mapping at net un16_x_axb_4
9) instance un16_x_cry_3_0_c_RNIHS58_1 (view:work.SimpleVGA(main)), output net "un16_x_axb_4" in work.SimpleVGA(main)
    net        un16_x_axb_4
    input  pin un16_x_cry_3_0_c_RNIHS58/I1
    instance   un16_x_cry_3_0_c_RNIHS58 (cell SB_LUT4)
    output pin un16_x_cry_3_0_c_RNIHS58/O
    net        un16_x_cry_3_0_c_RNIHS58
    input  pin un16_x_cry_3_0_c_RNIHS58_1/I1
    instance   un16_x_cry_3_0_c_RNIHS58_1 (cell SB_LUT4)
    output pin un16_x_cry_3_0_c_RNIHS58_1/O
    net        un16_x_axb_4
@W: BN137 :|Found combinational loop during mapping at net x[5]
10) instance un16_x_cry_4_c_RNI3T1D (view:work.SimpleVGA(main)), output net "x[5]" in work.SimpleVGA(main)
    net        x[5]
    input  pin un16_x_cry_4_c_RNI3T1D/I1
    instance   un16_x_cry_4_c_RNI3T1D (cell SB_LUT4)
    output pin un16_x_cry_4_c_RNI3T1D/O
    net        x[5]
@W: BN137 :|Found combinational loop during mapping at net x[6]
11) instance un16_x_cry_5_c_RNI4V2D (view:work.SimpleVGA(main)), output net "x[6]" in work.SimpleVGA(main)
    net        x[6]
    input  pin un16_x_cry_5_c_RNI4V2D/I1
    instance   un16_x_cry_5_c_RNI4V2D (cell SB_LUT4)
    output pin un16_x_cry_5_c_RNI4V2D/O
    net        x[6]
@W: BN137 :|Found combinational loop during mapping at net x[7]
12) instance un16_x_cry_6_c_RNI514D (view:work.SimpleVGA(main)), output net "x[7]" in work.SimpleVGA(main)
    net        x[7]
    input  pin un16_x_cry_6_c_RNI514D/I1
    instance   un16_x_cry_6_c_RNI514D (cell SB_LUT4)
    output pin un16_x_cry_6_c_RNI514D/O
    net        x[7]
@W: BN137 :|Found combinational loop during mapping at net x[9]
13) instance un16_x_cry_8_c_RNI756D (view:work.SimpleVGA(main)), output net "x[9]" in work.SimpleVGA(main)
    net        x[9]
    input  pin un16_x_cry_8_c_RNI756D/I0
    instance   un16_x_cry_8_c_RNI756D (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI756D/O
    net        x[9]
@W: BN137 :|Found combinational loop during mapping at net y[2]
14) instance un3_y_cry_1_c_RNID1U1_1 (view:work.SimpleVGA(main)), output net "y[2]" in work.SimpleVGA(main)
    net        y[2]
    input  pin un3_y_cry_1_c_RNID1U1_1/I1
    instance   un3_y_cry_1_c_RNID1U1_1 (cell SB_LUT4)
    output pin un3_y_cry_1_c_RNID1U1_1/O
    net        y[2]
@W: BN137 :|Found combinational loop during mapping at net y[0]
15) instance un16_x_cry_8_c_RNI_3 (view:work.SimpleVGA(main)), output net "y[0]" in work.SimpleVGA(main)
    net        y[0]
    input  pin un16_x_cry_8_c_RNI_3/I1
    instance   un16_x_cry_8_c_RNI_3 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_3/O
    net        y[0]
@W: BN137 :|Found combinational loop during mapping at net y_3[0]
16) instance un3_y_cry_4_c_RNI_2 (view:work.SimpleVGA(main)), output net "y_3[0]" in work.SimpleVGA(main)
    net        y_3[0]
    input  pin un16_x_cry_8_c_RNI_3/I2
    instance   un16_x_cry_8_c_RNI_3 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_3/O
    net        y[0]
    input  pin un3_y_cry_1_c/CI
    instance   un3_y_cry_1_c (cell SB_CARRY)
    output pin un3_y_cry_1_c/CO
    net        un3_y_cry_1
    input  pin un3_y_cry_1_c_RNID1U1/I3
    instance   un3_y_cry_1_c_RNID1U1 (cell SB_LUT4)
    output pin un3_y_cry_1_c_RNID1U1/O
    net        un3_y_cry_1_c_RNID1U1
    input  pin un3_y_cry_1_c_RNID1U1_0/I0
    instance   un3_y_cry_1_c_RNID1U1_0 (cell SB_LUT4)
    output pin un3_y_cry_1_c_RNID1U1_0/O
    net        y_3[2]
    input  pin un3_y_cry_1_c_RNID1U1_1/I2
    instance   un3_y_cry_1_c_RNID1U1_1 (cell SB_LUT4)
    output pin un3_y_cry_1_c_RNID1U1_1/O
    net        y[2]
    input  pin un3_y_cry_2_c_RNI/I0
    instance   un3_y_cry_2_c_RNI (cell SB_LUT4)
    output pin un3_y_cry_2_c_RNI/O
    net        un13_x_4
    input  pin un3_y_cry_4_c_RNI_2/I0
    instance   un3_y_cry_4_c_RNI_2 (cell SB_LUT4)
    output pin un3_y_cry_4_c_RNI_2/O
    net        y_3[0]
@W: BN137 :|Found combinational loop during mapping at net y[1]
17) instance un16_x_cry_8_c_RNI_4 (view:work.SimpleVGA(main)), output net "y[1]" in work.SimpleVGA(main)
    net        y[1]
    input  pin un16_x_cry_8_c_RNI_4/I0
    instance   un16_x_cry_8_c_RNI_4 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_4/O
    net        y[1]
@W: BN137 :|Found combinational loop during mapping at net un13_x_4
18) instance un3_y_cry_2_c_RNI (view:work.SimpleVGA(main)), output net "un13_x_4" in work.SimpleVGA(main)
    net        un13_x_4
    input  pin un3_y_cry_1_c_RNID1U1_0/I1
    instance   un3_y_cry_1_c_RNID1U1_0 (cell SB_LUT4)
    output pin un3_y_cry_1_c_RNID1U1_0/O
    net        y_3[2]
    input  pin un3_y_cry_1_c_RNID1U1_1/I2
    instance   un3_y_cry_1_c_RNID1U1_1 (cell SB_LUT4)
    output pin un3_y_cry_1_c_RNID1U1_1/O
    net        y[2]
    input  pin un3_y_cry_2_c_RNI/I0
    instance   un3_y_cry_2_c_RNI (cell SB_LUT4)
    output pin un3_y_cry_2_c_RNI/O
    net        un13_x_4
@W: BN137 :|Found combinational loop during mapping at net y[4]
19) instance un3_y_cry_3_c_RNI (view:work.SimpleVGA(main)), output net "y[4]" in work.SimpleVGA(main)
    net        y[4]
    input  pin un3_y_cry_3_c_RNI/I1
    instance   un3_y_cry_3_c_RNI (cell SB_LUT4)
    output pin un3_y_cry_3_c_RNI/O
    net        y[4]
@W: BN137 :|Found combinational loop during mapping at net y[3]
20) instance un3_y_cry_2_c_RNIE3V1_1 (view:work.SimpleVGA(main)), output net "y[3]" in work.SimpleVGA(main)
    net        y[3]
    input  pin un3_y_cry_2_c_RNIE3V1_1/I1
    instance   un3_y_cry_2_c_RNIE3V1_1 (cell SB_LUT4)
    output pin un3_y_cry_2_c_RNIE3V1_1/O
    net        y[3]
@W: BN137 :|Found combinational loop during mapping at net un13_x_5
21) instance un3_y_cry_3_c_RNI_1 (view:work.SimpleVGA(main)), output net "un13_x_5" in work.SimpleVGA(main)
    net        un13_x_5
    input  pin un3_y_cry_2_c_RNIE3V1_0/I2
    instance   un3_y_cry_2_c_RNIE3V1_0 (cell SB_LUT4)
    output pin un3_y_cry_2_c_RNIE3V1_0/O
    net        y_3[3]
    input  pin un3_y_cry_2_c_RNIE3V1_1/I2
    instance   un3_y_cry_2_c_RNIE3V1_1 (cell SB_LUT4)
    output pin un3_y_cry_2_c_RNIE3V1_1/O
    net        y[3]
    input  pin un3_y_cry_3_c/I0
    instance   un3_y_cry_3_c (cell SB_CARRY)
    output pin un3_y_cry_3_c/CO
    net        un3_y_cry_3
    input  pin un3_y_cry_3_c_RNI/I3
    instance   un3_y_cry_3_c_RNI (cell SB_LUT4)
    output pin un3_y_cry_3_c_RNI/O
    net        y[4]
    input  pin un3_y_cry_3_c_RNI_1/I2
    instance   un3_y_cry_3_c_RNI_1 (cell SB_LUT4)
    output pin un3_y_cry_3_c_RNI_1/O
    net        un13_x_5
@W: BN137 :|Found combinational loop during mapping at net y[5]
22) instance un3_y_cry_4_c_RNIG712 (view:work.SimpleVGA(main)), output net "y[5]" in work.SimpleVGA(main)
    net        y[5]
    input  pin un3_y_cry_4_c_RNIG712/I1
    instance   un3_y_cry_4_c_RNIG712 (cell SB_LUT4)
    output pin un3_y_cry_4_c_RNIG712/O
    net        y[5]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":96:21:96:25|Found combinational loop during mapping at net un3_y_cry_3
23) instance un3_y_cry_3_c (view:work.SimpleVGA(main)), output net "un3_y_cry_3" in work.SimpleVGA(main)
    net        un3_y_cry_3
    input  pin un3_y_cry_4_c/CI
    instance   un3_y_cry_4_c (cell SB_CARRY)
    output pin un3_y_cry_4_c/CO
    net        un3_y_cry_4
    input  pin un3_y_cry_4_c_RNIG712/I3
    instance   un3_y_cry_4_c_RNIG712 (cell SB_LUT4)
    output pin un3_y_cry_4_c_RNIG712/O
    net        y[5]
    input  pin un3_y_cry_4_c_RNI_0/I0
    instance   un3_y_cry_4_c_RNI_0 (cell SB_LUT4)
    output pin un3_y_cry_4_c_RNI_0/O
    net        un13_x_6
    input  pin un3_y_cry_2_c_RNIE3V1_0/I3
    instance   un3_y_cry_2_c_RNIE3V1_0 (cell SB_LUT4)
    output pin un3_y_cry_2_c_RNIE3V1_0/O
    net        y_3[3]
    input  pin un3_y_cry_2_c_RNIE3V1_1/I2
    instance   un3_y_cry_2_c_RNIE3V1_1 (cell SB_LUT4)
    output pin un3_y_cry_2_c_RNIE3V1_1/O
    net        y[3]
    input  pin un3_y_cry_3_c/I0
    instance   un3_y_cry_3_c (cell SB_CARRY)
    output pin un3_y_cry_3_c/CO
    net        un3_y_cry_3
@W: BN137 :|Found combinational loop during mapping at net y[6]
24) instance un3_y_cry_5_c_RNIH922 (view:work.SimpleVGA(main)), output net "y[6]" in work.SimpleVGA(main)
    net        y[6]
    input  pin un3_y_cry_5_c_RNIH922/I1
    instance   un3_y_cry_5_c_RNIH922 (cell SB_LUT4)
    output pin un3_y_cry_5_c_RNIH922/O
    net        y[6]
@W: BN137 :|Found combinational loop during mapping at net y[7]
25) instance un3_y_cry_6_c_RNIIB32 (view:work.SimpleVGA(main)), output net "y[7]" in work.SimpleVGA(main)
    net        y[7]
    input  pin un3_y_cry_6_c_RNIIB32/I1
    instance   un3_y_cry_6_c_RNIIB32 (cell SB_LUT4)
    output pin un3_y_cry_6_c_RNIIB32/O
    net        y[7]
@W: BN137 :|Found combinational loop during mapping at net y[8]
26) instance un3_y_cry_7_c_RNIJD42 (view:work.SimpleVGA(main)), output net "y[8]" in work.SimpleVGA(main)
    net        y[8]
    input  pin un3_y_cry_7_c_RNIJD42/I1
    instance   un3_y_cry_7_c_RNIJD42 (cell SB_LUT4)
    output pin un3_y_cry_7_c_RNIJD42/O
    net        y[8]
@W: BN137 :|Found combinational loop during mapping at net y[9]
27) instance un3_y_cry_8_c_RNIKF52_1 (view:work.SimpleVGA(main)), output net "y[9]" in work.SimpleVGA(main)
    net        y[9]
    input  pin un3_y_cry_8_c_RNIKF52_1/I1
    instance   un3_y_cry_8_c_RNIKF52_1 (cell SB_LUT4)
    output pin un3_y_cry_8_c_RNIKF52_1/O
    net        y[9]
End of loops


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Wed May 27 18:58:02 2015
#


Top view:               SimpleVGA
Requested Frequency:    236.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        77 uses
SB_LUT4         135 uses

I/O ports: 4
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

Mapping Summary:
Total  LUTs: 135 (10%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 135 = 135 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 37MB peak: 79MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Wed May 27 18:58:03 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
SimpleVGA_iCEstick_Implmnt: newer file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf detected. Need to run "Import P&R Input Files"


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	135
    Number of DFFs      	:	0
    Number of Carrys    	:	77
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	6
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_LC_15/in1" to pin "un16_x_cry_1_c_RNI0NUC_LC_15/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_0_LC_16/in1" to pin "un16_x_cry_1_c_RNI0NUC_0_LC_16/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_17/in2" to pin "un16_x_cry_1_c_RNI1GUP_LC_17/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_2_c_RNI1PVC_LC_19/in2" to pin "un16_x_cry_2_c_RNI1PVC_LC_19/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_18/in3" to pin "un16_x_cry_1_c_RNIIC421_LC_18/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_0_c_RNIHS58_LC_21/in1" to pin "un16_x_cry_3_0_c_RNIHS58_LC_21/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_18/in1" to pin "un16_x_cry_1_c_RNIIC421_LC_18/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_4_c_RNI3T1D_LC_26/in1" to pin "un16_x_cry_4_c_RNI3T1D_LC_26/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_18/in2" to pin "un16_x_cry_1_c_RNIIC421_LC_18/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI4V2D_LC_28/in1" to pin "un16_x_cry_5_c_RNI4V2D_LC_28/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_LC_30/in1" to pin "un16_x_cry_6_c_RNI514D_LC_30/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_7_c_RNI635D_LC_32/in1" to pin "un16_x_cry_7_c_RNI635D_LC_32/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_33/in3" to pin "un16_x_cry_8_c_RNI_LC_33/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI756D_LC_34/in0" to pin "un16_x_cry_8_c_RNI756D_LC_34/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_3_LC_38/in1" to pin "un16_x_cry_8_c_RNI_3_LC_38/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_4_LC_39/in0" to pin "un16_x_cry_8_c_RNI_4_LC_39/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_1_c_RNID1U1_0_LC_112/in0" to pin "un3_y_cry_1_c_RNID1U1_0_LC_112/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_1_c_RNID1U1_0_LC_112/in1" to pin "un3_y_cry_1_c_RNID1U1_0_LC_112/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_2_c_RNIE3V1_0_LC_116/in1" to pin "un3_y_cry_2_c_RNIE3V1_0_LC_116/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_3_LC_38/in2" to pin "un16_x_cry_8_c_RNI_3_LC_38/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_3_c_RNI_1_LC_119/in3" to pin "un3_y_cry_3_c_RNI_1_LC_119/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_8_c_RNIKF52_0_LC_132/in0" to pin "un3_y_cry_8_c_RNIKF52_0_LC_132/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_8_c_RNIKF52_1_LC_133/in1" to pin "un3_y_cry_8_c_RNIKF52_1_LC_133/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_2_c_RNIE3V1_LC_115/in1" to pin "un3_y_cry_2_c_RNIE3V1_LC_115/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_3_c_RNI_LC_118/in1" to pin "un3_y_cry_3_c_RNI_LC_118/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_4_c_RNIG712_LC_121/in1" to pin "un3_y_cry_4_c_RNIG712_LC_121/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_1_c_RNID1U1_0_LC_112/in3" to pin "un3_y_cry_1_c_RNID1U1_0_LC_112/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_2_c_RNIE3V1_0_LC_116/in3" to pin "un3_y_cry_2_c_RNIE3V1_0_LC_116/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_5_c_RNIH922_LC_126/in1" to pin "un3_y_cry_5_c_RNIH922_LC_126/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_6_c_RNIIB32_LC_127/in1" to pin "un3_y_cry_6_c_RNIIB32_LC_127/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_7_c_RNIJD42_LC_129/in1" to pin "un3_y_cry_7_c_RNIJD42_LC_129/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_3_c_RNI_1_LC_119/in2" to pin "un3_y_cry_3_c_RNI_1_LC_119/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_2_c_RNIE3V1_1_LC_117/in1" to pin "un3_y_cry_2_c_RNIE3V1_1_LC_117/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_1_c_RNID1U1_1_LC_113/in1" to pin "un3_y_cry_1_c_RNID1U1_1_LC_113/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_33/in1" to pin "un16_x_cry_8_c_RNI_LC_33/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_33/in2" to pin "un16_x_cry_8_c_RNI_LC_33/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_7_LC_40/in0" to pin "un16_x_cry_8_c_RNI_7_LC_40/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_17/in0" to pin "un16_x_cry_1_c_RNI1GUP_LC_17/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_LC_15/in3" to pin "un16_x_cry_1_c_RNI0NUC_LC_15/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_LC_15/carryin" to pin "un16_x_cry_1_c_RNI0NUC_LC_15/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_9_LC_42/in1" to pin "un16_x_cry_8_c_RNI_9_LC_42/lcout" to break the combinatorial loop
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of LUTs      	:	142
    Number of DFFs      	:	0
    Number of Carrys    	:	77

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	81
        CARRY Only       	:	16
        LUT with CARRY   	:	61
    LogicCells                  :	158/1280
    PLBs                        :	26/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.0 (sec)

Final Design Statistics
    Number of LUTs      	:	142
    Number of DFFs      	:	0
    Number of Carrys    	:	77
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	158/1280
    PLBs                        :	26/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/96
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 5.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 204
used logic cells: 158
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 204
used logic cells: 158
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_9_LC_12_12_6/in1" to pin "un16_x_cry_8_c_RNI_9_LC_12_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI756D_LC_12_12_0/in0" to pin "un16_x_cry_8_c_RNI756D_LC_12_12_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_11_12_0/in3" to pin "un16_x_cry_8_c_RNI_LC_11_12_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_9_LC_12_12_6/in0" to pin "un16_x_cry_8_c_RNI_9_LC_12_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_12_12_5/in2" to pin "un16_x_cry_1_c_RNI1GUP_LC_12_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_8_LC_12_12_4/in1" to pin "un16_x_cry_8_c_RNI_8_LC_12_12_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_8_LC_12_12_4/in0" to pin "un16_x_cry_8_c_RNI_8_LC_12_12_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_7_LC_12_12_2/in0" to pin "un16_x_cry_8_c_RNI_7_LC_12_12_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_2_c_RNI1PVC_LC_12_11_2/carryin" to pin "un16_x_cry_2_c_RNI1PVC_LC_12_11_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_12_12_5/in3" to pin "un16_x_cry_1_c_RNI1GUP_LC_12_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_2_c_RNI1PVC_0_LC_11_12_1/in1" to pin "un16_x_cry_2_c_RNI1PVC_0_LC_11_12_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_12_12_5/in1" to pin "un16_x_cry_1_c_RNI1GUP_LC_12_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_LC_12_11_1/in1" to pin "un16_x_cry_1_c_RNI0NUC_LC_12_11_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI756D_LC_12_12_0/in2" to pin "un16_x_cry_8_c_RNI756D_LC_12_12_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_7_c_RNI635D_LC_12_11_7/in1" to pin "un16_x_cry_7_c_RNI635D_LC_12_11_7/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_7_c_RNI635D_LC_12_11_7/in1" to pin "un16_x_cry_7_c_RNI635D_LC_12_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_11_12_0/in1" to pin "un16_x_cry_8_c_RNI_LC_11_12_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_11_12_0/in1" to pin "un16_x_cry_8_c_RNI_LC_11_12_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_8_c_RNIKF52_1_LC_12_10_4/in2" to pin "un3_y_cry_8_c_RNIKF52_1_LC_12_10_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_8_c_RNIKF52_1_LC_12_10_4/in1" to pin "un3_y_cry_8_c_RNIKF52_1_LC_12_10_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_8_c_RNIKF52_1_LC_12_10_4/in1" to pin "un3_y_cry_8_c_RNIKF52_1_LC_12_10_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_8_c_RNIKF52_0_LC_12_10_3/in0" to pin "un3_y_cry_8_c_RNIKF52_0_LC_12_10_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_3_c_RNI_1_LC_12_10_5/in1" to pin "un3_y_cry_3_c_RNI_1_LC_12_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_4_LC_12_10_2/in0" to pin "un16_x_cry_8_c_RNI_4_LC_12_10_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_4_c_RNI_2_LC_12_10_0/in2" to pin "un3_y_cry_4_c_RNI_2_LC_12_10_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_2_c_RNIE3V1_1_LC_11_10_5/in1" to pin "un3_y_cry_2_c_RNIE3V1_1_LC_11_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_2_c_RNIE3V1_LC_9_10_2/in1" to pin "un3_y_cry_2_c_RNIE3V1_LC_9_10_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_2_c_RNIE3V1_0_LC_11_10_4/in0" to pin "un3_y_cry_2_c_RNIE3V1_0_LC_11_10_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_4_c_RNI_2_LC_12_10_0/in0" to pin "un3_y_cry_4_c_RNI_2_LC_12_10_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_2_c_RNIE3V1_0_LC_11_10_4/in1" to pin "un3_y_cry_2_c_RNIE3V1_0_LC_11_10_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_1_c_RNID1U1_1_LC_11_10_1/in1" to pin "un3_y_cry_1_c_RNID1U1_1_LC_11_10_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_1_c_RNID1U1_LC_9_10_1/in1" to pin "un3_y_cry_1_c_RNID1U1_LC_9_10_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_1_c_RNID1U1_0_LC_11_10_0/in0" to pin "un3_y_cry_1_c_RNID1U1_0_LC_11_10_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_2_c_RNI_LC_8_9_0/in0" to pin "un3_y_cry_2_c_RNI_LC_8_9_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_7_c_RNIJD42_LC_9_10_7/in1" to pin "un3_y_cry_7_c_RNIJD42_LC_9_10_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_6_c_RNIIB32_LC_9_10_6/in1" to pin "un3_y_cry_6_c_RNIIB32_LC_9_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_5_c_RNIH922_LC_9_10_5/in1" to pin "un3_y_cry_5_c_RNIH922_LC_9_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_4_c_RNIG712_LC_9_10_4/in1" to pin "un3_y_cry_4_c_RNIG712_LC_9_10_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_3_c_RNI_1_LC_12_10_5/in2" to pin "un3_y_cry_3_c_RNI_1_LC_12_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_3_c_RNI_LC_9_10_3/in1" to pin "un3_y_cry_3_c_RNI_LC_9_10_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_3_c_RNI_1_LC_12_10_5/in0" to pin "un3_y_cry_3_c_RNI_1_LC_12_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_3_LC_12_10_1/in1" to pin "un16_x_cry_8_c_RNI_3_LC_12_10_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_4_c_RNI_2_LC_12_10_0/in3" to pin "un3_y_cry_4_c_RNI_2_LC_12_10_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_LC_12_11_6/in1" to pin "un16_x_cry_6_c_RNI514D_LC_12_11_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_LC_12_11_6/in1" to pin "un16_x_cry_6_c_RNI514D_LC_12_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_11_12_0/in2" to pin "un16_x_cry_8_c_RNI_LC_11_12_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_11_12_0/in2" to pin "un16_x_cry_8_c_RNI_LC_11_12_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI4V2D_LC_12_11_5/in1" to pin "un16_x_cry_5_c_RNI4V2D_LC_12_11_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI4V2D_LC_12_11_5/in1" to pin "un16_x_cry_5_c_RNI4V2D_LC_12_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_11_12_4/in2" to pin "un16_x_cry_1_c_RNIIC421_LC_11_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_4_c_RNI3T1D_LC_12_11_4/in1" to pin "un16_x_cry_4_c_RNI3T1D_LC_12_11_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_4_c_RNI3T1D_LC_12_11_4/in1" to pin "un16_x_cry_4_c_RNI3T1D_LC_12_11_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_11_12_4/in1" to pin "un16_x_cry_1_c_RNIIC421_LC_11_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_11_12_4/in3" to pin "un16_x_cry_1_c_RNIIC421_LC_11_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_0_c_RNIHS58_LC_12_11_3/in1" to pin "un16_x_cry_3_0_c_RNIHS58_LC_12_11_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_0_c_RNIHS58_1_LC_11_11_6/in1" to pin "un16_x_cry_3_0_c_RNIHS58_1_LC_11_11_6/lcout" to break the combinatorial loop
Read device time: 4
I1209: Started routing
I1223: Total Nets : 225 
I1212: Iteration  1 :    96 unrouted : 0 seconds
I1212: Iteration  2 :     9 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI756D_LC_12_12_0/in0" to pin "un16_x_cry_8_c_RNI756D_LC_12_12_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_11_12_0/in1" to pin "un16_x_cry_8_c_RNI_LC_11_12_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_11_12_4/in2" to pin "un16_x_cry_1_c_RNIIC421_LC_11_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_2_c_RNI1PVC_LC_12_11_2/carryin" to pin "un16_x_cry_2_c_RNI1PVC_LC_12_11_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_12_12_5/in1" to pin "un16_x_cry_1_c_RNI1GUP_LC_12_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_2_c_RNI1PVC_0_LC_11_12_1/in3" to pin "un16_x_cry_2_c_RNI1PVC_0_LC_11_12_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_0_LC_12_12_1/in3" to pin "un16_x_cry_1_c_RNI0NUC_0_LC_12_12_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_12_12_5/in3" to pin "un16_x_cry_1_c_RNI1GUP_LC_12_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_12_12_5/in0" to pin "un16_x_cry_1_c_RNI1GUP_LC_12_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI756D_LC_12_12_0/in1" to pin "un16_x_cry_8_c_RNI756D_LC_12_12_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_12_LC_12_12_3/in2" to pin "un16_x_cry_8_c_RNI_12_LC_12_12_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_7_LC_12_12_2/in1" to pin "un16_x_cry_8_c_RNI_7_LC_12_12_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_8_LC_12_12_4/in3" to pin "un16_x_cry_8_c_RNI_8_LC_12_12_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_9_LC_12_12_6/in3" to pin "un16_x_cry_8_c_RNI_9_LC_12_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_0_c_RNIHS58_LC_12_11_3/in1" to pin "un16_x_cry_3_0_c_RNIHS58_LC_12_11_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_0_c_RNIHS58_1_LC_11_11_6/in0" to pin "un16_x_cry_3_0_c_RNIHS58_1_LC_11_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_4_c_RNI3T1D_LC_12_11_4/in1" to pin "un16_x_cry_4_c_RNI3T1D_LC_12_11_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_4_c_RNI3T1D_LC_12_11_4/in1" to pin "un16_x_cry_4_c_RNI3T1D_LC_12_11_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_11_12_4/in0" to pin "un16_x_cry_1_c_RNIIC421_LC_11_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_LC_12_11_6/in1" to pin "un16_x_cry_6_c_RNI514D_LC_12_11_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_LC_12_11_6/in1" to pin "un16_x_cry_6_c_RNI514D_LC_12_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_1_c_RNID1U1_1_LC_11_10_1/in0" to pin "un3_y_cry_1_c_RNID1U1_1_LC_11_10_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_4_LC_12_10_2/in3" to pin "un16_x_cry_8_c_RNI_4_LC_12_10_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_3_c_RNI_1_LC_12_10_5/in0" to pin "un3_y_cry_3_c_RNI_1_LC_12_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_1_c_RNID1U1_LC_9_10_1/carryin" to pin "un3_y_cry_1_c_RNID1U1_LC_9_10_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_1_c_RNID1U1_1_LC_11_10_1/in2" to pin "un3_y_cry_1_c_RNID1U1_1_LC_11_10_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_3_LC_12_10_1/in0" to pin "un16_x_cry_8_c_RNI_3_LC_12_10_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_4_c_RNI_2_LC_12_10_0/in1" to pin "un3_y_cry_4_c_RNI_2_LC_12_10_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_3_c_RNI_1_LC_12_10_5/in1" to pin "un3_y_cry_3_c_RNI_1_LC_12_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_8_c_RNIKF52_0_LC_12_10_3/in3" to pin "un3_y_cry_8_c_RNIKF52_0_LC_12_10_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_2_c_RNIE3V1_1_LC_11_10_5/in0" to pin "un3_y_cry_2_c_RNIE3V1_1_LC_11_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_2_c_RNIE3V1_LC_9_10_2/in1" to pin "un3_y_cry_2_c_RNIE3V1_LC_9_10_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_2_c_RNIE3V1_0_LC_11_10_4/in1" to pin "un3_y_cry_2_c_RNIE3V1_0_LC_11_10_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_2_c_RNIE3V1_0_LC_11_10_4/in3" to pin "un3_y_cry_2_c_RNIE3V1_0_LC_11_10_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_8_c_RNIKF52_0_LC_12_10_3/in2" to pin "un3_y_cry_8_c_RNIKF52_0_LC_12_10_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_8_c_RNIKF52_1_LC_12_10_4/in3" to pin "un3_y_cry_8_c_RNIKF52_1_LC_12_10_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_8_c_RNIKF52_LC_9_11_0/in1" to pin "un3_y_cry_8_c_RNIKF52_LC_9_11_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_7_c_RNIJD42_LC_9_10_7/in1" to pin "un3_y_cry_7_c_RNIJD42_LC_9_10_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_6_c_RNIIB32_LC_9_10_6/in1" to pin "un3_y_cry_6_c_RNIIB32_LC_9_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_5_c_RNIH922_LC_9_10_5/in1" to pin "un3_y_cry_5_c_RNIH922_LC_9_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_4_c_RNIG712_LC_9_10_4/in1" to pin "un3_y_cry_4_c_RNIG712_LC_9_10_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_3_c_RNI_LC_9_10_3/in1" to pin "un3_y_cry_3_c_RNI_LC_9_10_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_11_12_0/in3" to pin "un16_x_cry_8_c_RNI_LC_11_12_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_11_12_0/in3" to pin "un16_x_cry_8_c_RNI_LC_11_12_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI4V2D_LC_12_11_5/in1" to pin "un16_x_cry_5_c_RNI4V2D_LC_12_11_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI4V2D_LC_12_11_5/in1" to pin "un16_x_cry_5_c_RNI4V2D_LC_12_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_11_12_4/in1" to pin "un16_x_cry_1_c_RNIIC421_LC_11_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_7_c_RNI635D_LC_12_11_7/in1" to pin "un16_x_cry_7_c_RNI635D_LC_12_11_7/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_7_c_RNI635D_LC_12_11_7/in1" to pin "un16_x_cry_7_c_RNI635D_LC_12_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_11_12_0/in0" to pin "un16_x_cry_8_c_RNI_LC_11_12_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_11_12_0/in0" to pin "un16_x_cry_8_c_RNI_LC_11_12_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_9_LC_12_12_6/in0" to pin "un16_x_cry_8_c_RNI_9_LC_12_12_6/lcout" to break the combinatorial loop
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 4 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.main 
@W: CG296 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":46:4:46:10|Incomplete sensitivity list - assuming completeness
@W: CG290 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":53:20:53:24|Referenced variable clock is not in sensitivity list
@W: CG290 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":49:16:49:28|Referenced variable clock_divider is not in sensitivity list
@W: CD434 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":64:12:64:16|Signal clock in the sensitivity list is not used in the process
@W: CG296 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":64:4:64:10|Incomplete sensitivity list - assuming completeness
@W: CG290 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":75:12:75:12|Referenced variable y is not in sensitivity list
@W: CG290 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":67:12:67:12|Referenced variable x is not in sensitivity list
Post processing for work.simplevga.main
@W: CL117 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":48:8:48:9|Latch generated from process for signal clock_divider(13 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":39:42:39:42|Latch generated from process for signal y(9 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":48:8:48:9|Latch generated from process for signal debug; possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":48:8:48:9|Latch generated from process for signal clock; possible missing assignment in an if or case statement.
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":94:8:94:9|Found combinational loop at x[0]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":94:8:94:9|Found combinational loop at x[1]
@W: FX105 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":94:12:94:19|Found combinational loop at un11_x
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":94:8:94:9|Found combinational loop at x[2]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":94:8:94:9|Found combinational loop at x[3]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":94:8:94:9|Found combinational loop at x[4]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":94:8:94:9|Found combinational loop at x[5]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":94:8:94:9|Found combinational loop at x[6]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":94:8:94:9|Found combinational loop at x[7]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":94:8:94:9|Found combinational loop at x[8]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":94:8:94:9|Found combinational loop at x[9]

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 37MB peak: 38MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 27 19:03:14 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view main as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view main as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 27 19:03:14 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 27 19:03:14 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view main as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view main as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 27 19:03:15 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 58MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 60MB)

Warning: Found 11 combinational loops!
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":94:12:94:19|Found combinational loop during mapping at net un11_x
1) instance un11_x (view:work.SimpleVGA(main)), output net "un11_x" in work.SimpleVGA(main)
    net        un11_x
    input  pin x[9:0]/SEL
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[7]
    net        x[7]
    input  pin un2_x[56]/I[0]
    instance   un2_x[56] (cell inv)
    output pin un2_x[56]/OUT[0]
    net        un2_x[56]
    input  pin un11_x/I[0]
    instance   un11_x (cell and)
    output pin un11_x/OUT
    net        un11_x
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":94:8:94:9|Found combinational loop during mapping at net x[0]
2) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[0]" in work.SimpleVGA(main)
    net        x[0]
    input  pin un16_x[23:32]/D0[0]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[7]
    net        un16_x[25]
    input  pin x[9:0]/A[7]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[7]
    net        x[7]
    input  pin un2_x[56]/I[0]
    instance   un2_x[56] (cell inv)
    output pin un2_x[56]/OUT[0]
    net        un2_x[56]
    input  pin un11_x/I[0]
    instance   un11_x (cell and)
    output pin un11_x/OUT
    net        un11_x
    input  pin x[9:0]/SEL
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[0]
    net        x[0]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":94:8:94:9|Found combinational loop during mapping at net x[1]
3) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[1]" in work.SimpleVGA(main)
    net        x[1]
    input  pin un16_x[23:32]/D0[1]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[1]
    net        un16_x[31]
    input  pin x[9:0]/A[1]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[1]
    net        x[1]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":94:8:94:9|Found combinational loop during mapping at net x[2]
4) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[2]" in work.SimpleVGA(main)
    net        x[2]
    input  pin un16_x[23:32]/D0[2]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[2]
    net        un16_x[30]
    input  pin x[9:0]/A[2]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[2]
    net        x[2]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":94:8:94:9|Found combinational loop during mapping at net x[3]
5) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[3]" in work.SimpleVGA(main)
    net        x[3]
    input  pin un16_x[23:32]/D0[3]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[3]
    net        un16_x[29]
    input  pin x[9:0]/A[3]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[3]
    net        x[3]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":94:8:94:9|Found combinational loop during mapping at net x[4]
6) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[4]" in work.SimpleVGA(main)
    net        x[4]
    input  pin un16_x[23:32]/D0[4]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[4]
    net        un16_x[28]
    input  pin x[9:0]/A[4]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[4]
    net        x[4]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":94:8:94:9|Found combinational loop during mapping at net x[5]
7) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[5]" in work.SimpleVGA(main)
    net        x[5]
    input  pin un16_x[23:32]/D0[5]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[5]
    net        un16_x[27]
    input  pin x[9:0]/A[5]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[5]
    net        x[5]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":94:8:94:9|Found combinational loop during mapping at net x[6]
8) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[6]" in work.SimpleVGA(main)
    net        x[6]
    input  pin un16_x[23:32]/D0[6]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[6]
    net        un16_x[26]
    input  pin x[9:0]/A[6]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[6]
    net        x[6]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":94:8:94:9|Found combinational loop during mapping at net x[7]
9) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[7]" in work.SimpleVGA(main)
    net        x[7]
    input  pin un16_x[23:32]/D0[7]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[7]
    net        un16_x[25]
    input  pin x[9:0]/A[7]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[7]
    net        x[7]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":94:8:94:9|Found combinational loop during mapping at net x[8]
10) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[8]" in work.SimpleVGA(main)
    net        x[8]
    input  pin un16_x[23:32]/D0[8]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[8]
    net        un16_x[24]
    input  pin x[9:0]/A[8]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[8]
    net        x[8]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":94:8:94:9|Found combinational loop during mapping at net x[9]
11) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[9]" in work.SimpleVGA(main)
    net        x[9]
    input  pin un16_x[23:32]/D0[9]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[9]
    net        un16_x[23]
    input  pin x[9:0]/A[9]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[9]
    net        x[9]
End of loops
@W: MT462 :"u:\simplevga_icestick\simplevga.vhdl":49:16:49:36|Net clock_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"u:\simplevga_icestick\simplevga.vhdl":94:12:94:19|Net un11_x appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)



@S |Clock Summary
****************

Start                     Requested     Requested     Clock        Clock                
Clock                     Frequency     Period        Type         Group                
----------------------------------------------------------------------------------------
SimpleVGA|clock_12MHz     4.1 MHz       243.049       inferred     Autoconstr_clkgroup_0
System                    260.7 MHz     3.835         system       system_clkgroup      
========================================================================================

@W: MT531 :"u:\simplevga_icestick\simplevga.vhdl":39:42:39:42|Found signal identified as System clock which controls 10 sequential elements including y[9:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"u:\simplevga_icestick\simplevga.vhdl":48:8:48:9|Found inferred clock SimpleVGA|clock_12MHz which controls 16 sequential elements including clock_divider[13:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 43MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 27 19:03:16 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 11 combinational loops!
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":94:12:94:19|Found combinational loop during mapping at net N_12
1) instance un11_x (view:work.SimpleVGA(main)), output net "N_12" in work.SimpleVGA(main)
    net        N_12
    input  pin x[9:0]/SEL
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[7]
    net        x[7]
    input  pin un2_x[56]/I[0]
    instance   un2_x[56] (cell inv)
    output pin un2_x[56]/OUT[0]
    net        un2_x[56]
    input  pin un11_x/I[0]
    instance   un11_x (cell and)
    output pin un11_x/OUT
    net        N_12
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":94:8:94:9|Found combinational loop during mapping at net x[0]
2) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[0]" in work.SimpleVGA(main)
    net        x[0]
    input  pin un16_x[23:32]/D0[0]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[7]
    net        un16_x[25]
    input  pin x[9:0]/A[7]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[7]
    net        x[7]
    input  pin un2_x[56]/I[0]
    instance   un2_x[56] (cell inv)
    output pin un2_x[56]/OUT[0]
    net        un2_x[56]
    input  pin un11_x/I[0]
    instance   un11_x (cell and)
    output pin un11_x/OUT
    net        N_12
    input  pin x[9:0]/SEL
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[0]
    net        x[0]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":94:8:94:9|Found combinational loop during mapping at net x[1]
3) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[1]" in work.SimpleVGA(main)
    net        x[1]
    input  pin un16_x[23:32]/D0[1]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[1]
    net        un16_x[31]
    input  pin x[9:0]/A[1]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[1]
    net        x[1]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":94:8:94:9|Found combinational loop during mapping at net x[2]
4) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[2]" in work.SimpleVGA(main)
    net        x[2]
    input  pin un16_x[23:32]/D0[2]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[2]
    net        un16_x[30]
    input  pin x[9:0]/A[2]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[2]
    net        x[2]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":94:8:94:9|Found combinational loop during mapping at net x[3]
5) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[3]" in work.SimpleVGA(main)
    net        x[3]
    input  pin un16_x[23:32]/D0[3]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[3]
    net        un16_x[29]
    input  pin x[9:0]/A[3]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[3]
    net        x[3]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":94:8:94:9|Found combinational loop during mapping at net x[4]
6) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[4]" in work.SimpleVGA(main)
    net        x[4]
    input  pin un16_x[23:32]/D0[4]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[4]
    net        un16_x[28]
    input  pin x[9:0]/A[4]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[4]
    net        x[4]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":94:8:94:9|Found combinational loop during mapping at net x[5]
7) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[5]" in work.SimpleVGA(main)
    net        x[5]
    input  pin un16_x[23:32]/D0[5]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[5]
    net        un16_x[27]
    input  pin x[9:0]/A[5]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[5]
    net        x[5]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":94:8:94:9|Found combinational loop during mapping at net x[6]
8) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[6]" in work.SimpleVGA(main)
    net        x[6]
    input  pin un16_x[23:32]/D0[6]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[6]
    net        un16_x[26]
    input  pin x[9:0]/A[6]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[6]
    net        x[6]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":94:8:94:9|Found combinational loop during mapping at net x[7]
9) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[7]" in work.SimpleVGA(main)
    net        x[7]
    input  pin un16_x[23:32]/D0[7]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[7]
    net        un16_x[25]
    input  pin x[9:0]/A[7]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[7]
    net        x[7]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":94:8:94:9|Found combinational loop during mapping at net x[8]
10) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[8]" in work.SimpleVGA(main)
    net        x[8]
    input  pin un16_x[23:32]/D0[8]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[8]
    net        un16_x[24]
    input  pin x[9:0]/A[8]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[8]
    net        x[8]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":94:8:94:9|Found combinational loop during mapping at net x[9]
11) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[9]" in work.SimpleVGA(main)
    net        x[9]
    input  pin un16_x[23:32]/D0[9]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[9]
    net        un16_x[23]
    input  pin x[9:0]/A[9]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[9]
    net        x[9]
End of loops
@W: MT462 :"u:\simplevga_icestick\simplevga.vhdl":94:12:94:19|Net N_12 appears to be an unidentified clock source. Assuming default frequency. 
@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 78MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":82:23:82:30|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":82:45:82:52|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 78MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -5.42ns		 170 /         0
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -2.62ns		 176 /         0
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -2.62ns		 176 /         0
------------------------------------------------------------


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 78MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 78MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 78MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 77MB peak: 78MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

Warning: Found 52 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net un16_x_cry_8_c_RNI_13
1) instance un16_x_cry_8_c_RNI_12 (view:work.SimpleVGA(main)), output net "un16_x_cry_8_c_RNI_13" in work.SimpleVGA(main)
    net        un16_x_cry_8_c_RNI_13
    input  pin un16_x_cry_8_c_RNI_7/I0
    instance   un16_x_cry_8_c_RNI_7 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_7/O
    net        un16_x_axb_1
    input  pin un16_x_cry_8_c_RNI_12/I1
    instance   un16_x_cry_8_c_RNI_12 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_12/O
    net        un16_x_cry_8_c_RNI_13
@W: BN137 :|Found combinational loop during mapping at net N_59_4
2) instance un16_x_cry_1_c_RNIIC421 (view:work.SimpleVGA(main)), output net "N_59_4" in work.SimpleVGA(main)
    net        N_59_4
    input  pin un16_x_cry_8_c_RNI/I0
    instance   un16_x_cry_8_c_RNI (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI/O
    net        N_59_iso_i
    input  pin un16_x_cry_8_c_RNI_7/I1
    instance   un16_x_cry_8_c_RNI_7 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_7/O
    net        un16_x_axb_1
    input  pin un16_x_cry_8_c_RNI_12/I1
    instance   un16_x_cry_8_c_RNI_12 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_12/O
    net        un16_x_cry_8_c_RNI_13
    input  pin un16_x_cry_8_c_RNI_8/I0
    instance   un16_x_cry_8_c_RNI_8 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_8/O
    net        N_59_6_1
    input  pin un16_x_cry_1_c_RNI1GUP/I0
    instance   un16_x_cry_1_c_RNI1GUP (cell SB_LUT4)
    output pin un16_x_cry_1_c_RNI1GUP/O
    net        N_59_6
    input  pin un16_x_cry_1_c_RNIIC421/I0
    instance   un16_x_cry_1_c_RNIIC421 (cell SB_LUT4)
    output pin un16_x_cry_1_c_RNIIC421/O
    net        N_59_4
@W: BN137 :|Found combinational loop during mapping at net N_59_iso_i
3) instance un16_x_cry_8_c_RNI (view:work.SimpleVGA(main)), output net "N_59_iso_i" in work.SimpleVGA(main)
    net        N_59_iso_i
    input  pin un16_x_cry_7_c_RNI635D/I0
    instance   un16_x_cry_7_c_RNI635D (cell SB_LUT4)
    output pin un16_x_cry_7_c_RNI635D/O
    net        x[8]
    input  pin un16_x_cry_8_c_RNI/I1
    instance   un16_x_cry_8_c_RNI (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI/O
    net        N_59_iso_i
@W: BN137 :|Found combinational loop during mapping at net x[8]
4) instance un16_x_cry_7_c_RNI635D (view:work.SimpleVGA(main)), output net "x[8]" in work.SimpleVGA(main)
    net        x[8]
    input  pin un16_x_cry_7_c_RNI635D/I1
    instance   un16_x_cry_7_c_RNI635D (cell SB_LUT4)
    output pin un16_x_cry_7_c_RNI635D/O
    net        x[8]
@W: BN137 :|Found combinational loop during mapping at net x[0]
5) instance un16_x_cry_8_c_RNI_9 (view:work.SimpleVGA(main)), output net "x[0]" in work.SimpleVGA(main)
    net        x[0]
    input  pin un16_x_cry_8_c_RNI_9/I1
    instance   un16_x_cry_8_c_RNI_9 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_9/O
    net        x[0]
@W: BN137 :|Found combinational loop during mapping at net un16_x_axb_1
6) instance un16_x_cry_8_c_RNI_7 (view:work.SimpleVGA(main)), output net "un16_x_axb_1" in work.SimpleVGA(main)
    net        un16_x_axb_1
    input  pin un16_x_cry_1_c/I0
    instance   un16_x_cry_1_c (cell SB_CARRY)
    output pin un16_x_cry_1_c/CO
    net        un16_x_cry_1
    input  pin un16_x_cry_2_c/CI
    instance   un16_x_cry_2_c (cell SB_CARRY)
    output pin un16_x_cry_2_c/CO
    net        un16_x_cry_2
    input  pin un16_x_cry_3_0_c/CI
    instance   un16_x_cry_3_0_c (cell SB_CARRY)
    output pin un16_x_cry_3_0_c/CO
    net        un16_x_cry_3
    input  pin un16_x_cry_4_c/CI
    instance   un16_x_cry_4_c (cell SB_CARRY)
    output pin un16_x_cry_4_c/CO
    net        un16_x_cry_4
    input  pin un16_x_cry_5_c/CI
    instance   un16_x_cry_5_c (cell SB_CARRY)
    output pin un16_x_cry_5_c/CO
    net        un16_x_cry_5
    input  pin un16_x_cry_6_c/CI
    instance   un16_x_cry_6_c (cell SB_CARRY)
    output pin un16_x_cry_6_c/CO
    net        un16_x_cry_6
    input  pin un16_x_cry_7_c/CI
    instance   un16_x_cry_7_c (cell SB_CARRY)
    output pin un16_x_cry_7_c/CO
    net        un16_x_cry_7
    input  pin un16_x_cry_7_c_RNI635D/I3
    instance   un16_x_cry_7_c_RNI635D (cell SB_LUT4)
    output pin un16_x_cry_7_c_RNI635D/O
    net        x[8]
    input  pin un16_x_cry_8_c_RNI/I1
    instance   un16_x_cry_8_c_RNI (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI/O
    net        N_59_iso_i
    input  pin un16_x_cry_8_c_RNI_7/I1
    instance   un16_x_cry_8_c_RNI_7 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_7/O
    net        un16_x_axb_1
@W: BN137 :|Found combinational loop during mapping at net un16_x_axb_2
7) instance un16_x_cry_1_c_RNI0NUC_0 (view:work.SimpleVGA(main)), output net "un16_x_axb_2" in work.SimpleVGA(main)
    net        un16_x_axb_2
    input  pin un16_x_cry_1_c_RNI0NUC/I1
    instance   un16_x_cry_1_c_RNI0NUC (cell SB_LUT4)
    output pin un16_x_cry_1_c_RNI0NUC/O
    net        un16_x_cry_1_c_RNI0NUC
    input  pin un16_x_cry_1_c_RNI0NUC_0/I0
    instance   un16_x_cry_1_c_RNI0NUC_0 (cell SB_LUT4)
    output pin un16_x_cry_1_c_RNI0NUC_0/O
    net        un16_x_axb_2
@W: BN137 :|Found combinational loop during mapping at net un16_x_cry_2_c_RNI1PVC_1
8) instance un16_x_cry_2_c_RNI1PVC_0 (view:work.SimpleVGA(main)), output net "un16_x_cry_2_c_RNI1PVC_1" in work.SimpleVGA(main)
    net        un16_x_cry_2_c_RNI1PVC_1
    input  pin un16_x_cry_2_c_RNI1PVC/I2
    instance   un16_x_cry_2_c_RNI1PVC (cell SB_LUT4)
    output pin un16_x_cry_2_c_RNI1PVC/O
    net        un16_x_cry_2_c_RNI1PVC
    input  pin un16_x_cry_2_c_RNI1PVC_0/I1
    instance   un16_x_cry_2_c_RNI1PVC_0 (cell SB_LUT4)
    output pin un16_x_cry_2_c_RNI1PVC_0/O
    net        un16_x_cry_2_c_RNI1PVC_1
@W: BN137 :|Found combinational loop during mapping at net un16_x_axb_4
9) instance un16_x_cry_3_0_c_RNIHS58_1 (view:work.SimpleVGA(main)), output net "un16_x_axb_4" in work.SimpleVGA(main)
    net        un16_x_axb_4
    input  pin un16_x_cry_3_0_c_RNIHS58/I1
    instance   un16_x_cry_3_0_c_RNIHS58 (cell SB_LUT4)
    output pin un16_x_cry_3_0_c_RNIHS58/O
    net        un16_x_cry_3_0_c_RNIHS58
    input  pin un16_x_cry_3_0_c_RNIHS58_1/I1
    instance   un16_x_cry_3_0_c_RNIHS58_1 (cell SB_LUT4)
    output pin un16_x_cry_3_0_c_RNIHS58_1/O
    net        un16_x_axb_4
@W: BN137 :|Found combinational loop during mapping at net x[5]
10) instance un16_x_cry_4_c_RNI3T1D (view:work.SimpleVGA(main)), output net "x[5]" in work.SimpleVGA(main)
    net        x[5]
    input  pin un16_x_cry_4_c_RNI3T1D/I1
    instance   un16_x_cry_4_c_RNI3T1D (cell SB_LUT4)
    output pin un16_x_cry_4_c_RNI3T1D/O
    net        x[5]
@W: BN137 :|Found combinational loop during mapping at net x[6]
11) instance un16_x_cry_5_c_RNI4V2D (view:work.SimpleVGA(main)), output net "x[6]" in work.SimpleVGA(main)
    net        x[6]
    input  pin un16_x_cry_5_c_RNI4V2D/I1
    instance   un16_x_cry_5_c_RNI4V2D (cell SB_LUT4)
    output pin un16_x_cry_5_c_RNI4V2D/O
    net        x[6]
@W: BN137 :|Found combinational loop during mapping at net x[7]
12) instance un16_x_cry_6_c_RNI514D (view:work.SimpleVGA(main)), output net "x[7]" in work.SimpleVGA(main)
    net        x[7]
    input  pin un16_x_cry_6_c_RNI514D/I1
    instance   un16_x_cry_6_c_RNI514D (cell SB_LUT4)
    output pin un16_x_cry_6_c_RNI514D/O
    net        x[7]
@W: BN137 :|Found combinational loop during mapping at net x[9]
13) instance un16_x_cry_8_c_RNI756D (view:work.SimpleVGA(main)), output net "x[9]" in work.SimpleVGA(main)
    net        x[9]
    input  pin un16_x_cry_8_c_RNI756D/I0
    instance   un16_x_cry_8_c_RNI756D (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI756D/O
    net        x[9]
@W: BN137 :|Found combinational loop during mapping at net y[2]
14) instance un3_y_cry_1_c_RNID1U1_1 (view:work.SimpleVGA(main)), output net "y[2]" in work.SimpleVGA(main)
    net        y[2]
    input  pin un3_y_cry_1_c_RNID1U1_1/I1
    instance   un3_y_cry_1_c_RNID1U1_1 (cell SB_LUT4)
    output pin un3_y_cry_1_c_RNID1U1_1/O
    net        y[2]
@W: BN137 :|Found combinational loop during mapping at net y[0]
15) instance un16_x_cry_8_c_RNI_3 (view:work.SimpleVGA(main)), output net "y[0]" in work.SimpleVGA(main)
    net        y[0]
    input  pin un16_x_cry_8_c_RNI_3/I1
    instance   un16_x_cry_8_c_RNI_3 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_3/O
    net        y[0]
@W: BN137 :|Found combinational loop during mapping at net y_3[0]
16) instance un3_y_cry_4_c_RNI_2 (view:work.SimpleVGA(main)), output net "y_3[0]" in work.SimpleVGA(main)
    net        y_3[0]
    input  pin un16_x_cry_8_c_RNI_3/I2
    instance   un16_x_cry_8_c_RNI_3 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_3/O
    net        y[0]
    input  pin un3_y_cry_1_c/CI
    instance   un3_y_cry_1_c (cell SB_CARRY)
    output pin un3_y_cry_1_c/CO
    net        un3_y_cry_1
    input  pin un3_y_cry_1_c_RNID1U1/I3
    instance   un3_y_cry_1_c_RNID1U1 (cell SB_LUT4)
    output pin un3_y_cry_1_c_RNID1U1/O
    net        un3_y_cry_1_c_RNID1U1
    input  pin un3_y_cry_1_c_RNID1U1_0/I0
    instance   un3_y_cry_1_c_RNID1U1_0 (cell SB_LUT4)
    output pin un3_y_cry_1_c_RNID1U1_0/O
    net        y_3[2]
    input  pin un3_y_cry_1_c_RNID1U1_1/I2
    instance   un3_y_cry_1_c_RNID1U1_1 (cell SB_LUT4)
    output pin un3_y_cry_1_c_RNID1U1_1/O
    net        y[2]
    input  pin un3_y_cry_2_c_RNI/I0
    instance   un3_y_cry_2_c_RNI (cell SB_LUT4)
    output pin un3_y_cry_2_c_RNI/O
    net        un13_x_4
    input  pin un3_y_cry_4_c_RNI_2/I0
    instance   un3_y_cry_4_c_RNI_2 (cell SB_LUT4)
    output pin un3_y_cry_4_c_RNI_2/O
    net        y_3[0]
@W: BN137 :|Found combinational loop during mapping at net y[1]
17) instance un16_x_cry_8_c_RNI_4 (view:work.SimpleVGA(main)), output net "y[1]" in work.SimpleVGA(main)
    net        y[1]
    input  pin un16_x_cry_8_c_RNI_4/I0
    instance   un16_x_cry_8_c_RNI_4 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_4/O
    net        y[1]
@W: BN137 :|Found combinational loop during mapping at net un13_x_4
18) instance un3_y_cry_2_c_RNI (view:work.SimpleVGA(main)), output net "un13_x_4" in work.SimpleVGA(main)
    net        un13_x_4
    input  pin un3_y_cry_1_c_RNID1U1_0/I1
    instance   un3_y_cry_1_c_RNID1U1_0 (cell SB_LUT4)
    output pin un3_y_cry_1_c_RNID1U1_0/O
    net        y_3[2]
    input  pin un3_y_cry_1_c_RNID1U1_1/I2
    instance   un3_y_cry_1_c_RNID1U1_1 (cell SB_LUT4)
    output pin un3_y_cry_1_c_RNID1U1_1/O
    net        y[2]
    input  pin un3_y_cry_2_c_RNI/I0
    instance   un3_y_cry_2_c_RNI (cell SB_LUT4)
    output pin un3_y_cry_2_c_RNI/O
    net        un13_x_4
@W: BN137 :|Found combinational loop during mapping at net y[4]
19) instance un3_y_cry_3_c_RNI (view:work.SimpleVGA(main)), output net "y[4]" in work.SimpleVGA(main)
    net        y[4]
    input  pin un3_y_cry_3_c_RNI/I1
    instance   un3_y_cry_3_c_RNI (cell SB_LUT4)
    output pin un3_y_cry_3_c_RNI/O
    net        y[4]
@W: BN137 :|Found combinational loop during mapping at net y[3]
20) instance un3_y_cry_2_c_RNIE3V1_1 (view:work.SimpleVGA(main)), output net "y[3]" in work.SimpleVGA(main)
    net        y[3]
    input  pin un3_y_cry_2_c_RNIE3V1_1/I1
    instance   un3_y_cry_2_c_RNIE3V1_1 (cell SB_LUT4)
    output pin un3_y_cry_2_c_RNIE3V1_1/O
    net        y[3]
@W: BN137 :|Found combinational loop during mapping at net un13_x_5
21) instance un3_y_cry_3_c_RNI_1 (view:work.SimpleVGA(main)), output net "un13_x_5" in work.SimpleVGA(main)
    net        un13_x_5
    input  pin un3_y_cry_2_c_RNIE3V1_0/I2
    instance   un3_y_cry_2_c_RNIE3V1_0 (cell SB_LUT4)
    output pin un3_y_cry_2_c_RNIE3V1_0/O
    net        y_3[3]
    input  pin un3_y_cry_2_c_RNIE3V1_1/I2
    instance   un3_y_cry_2_c_RNIE3V1_1 (cell SB_LUT4)
    output pin un3_y_cry_2_c_RNIE3V1_1/O
    net        y[3]
    input  pin un3_y_cry_3_c/I0
    instance   un3_y_cry_3_c (cell SB_CARRY)
    output pin un3_y_cry_3_c/CO
    net        un3_y_cry_3
    input  pin un3_y_cry_3_c_RNI/I3
    instance   un3_y_cry_3_c_RNI (cell SB_LUT4)
    output pin un3_y_cry_3_c_RNI/O
    net        y[4]
    input  pin un3_y_cry_3_c_RNI_1/I2
    instance   un3_y_cry_3_c_RNI_1 (cell SB_LUT4)
    output pin un3_y_cry_3_c_RNI_1/O
    net        un13_x_5
@W: BN137 :|Found combinational loop during mapping at net y[5]
22) instance un3_y_cry_4_c_RNIG712 (view:work.SimpleVGA(main)), output net "y[5]" in work.SimpleVGA(main)
    net        y[5]
    input  pin un3_y_cry_4_c_RNIG712/I1
    instance   un3_y_cry_4_c_RNIG712 (cell SB_LUT4)
    output pin un3_y_cry_4_c_RNIG712/O
    net        y[5]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":99:21:99:25|Found combinational loop during mapping at net un3_y_cry_3
23) instance un3_y_cry_3_c (view:work.SimpleVGA(main)), output net "un3_y_cry_3" in work.SimpleVGA(main)
    net        un3_y_cry_3
    input  pin un3_y_cry_4_c/CI
    instance   un3_y_cry_4_c (cell SB_CARRY)
    output pin un3_y_cry_4_c/CO
    net        un3_y_cry_4
    input  pin un3_y_cry_4_c_RNIG712/I3
    instance   un3_y_cry_4_c_RNIG712 (cell SB_LUT4)
    output pin un3_y_cry_4_c_RNIG712/O
    net        y[5]
    input  pin un3_y_cry_4_c_RNI_0/I0
    instance   un3_y_cry_4_c_RNI_0 (cell SB_LUT4)
    output pin un3_y_cry_4_c_RNI_0/O
    net        un13_x_6
    input  pin un3_y_cry_2_c_RNIE3V1_0/I3
    instance   un3_y_cry_2_c_RNIE3V1_0 (cell SB_LUT4)
    output pin un3_y_cry_2_c_RNIE3V1_0/O
    net        y_3[3]
    input  pin un3_y_cry_2_c_RNIE3V1_1/I2
    instance   un3_y_cry_2_c_RNIE3V1_1 (cell SB_LUT4)
    output pin un3_y_cry_2_c_RNIE3V1_1/O
    net        y[3]
    input  pin un3_y_cry_3_c/I0
    instance   un3_y_cry_3_c (cell SB_CARRY)
    output pin un3_y_cry_3_c/CO
    net        un3_y_cry_3
@W: BN137 :|Found combinational loop during mapping at net y[6]
24) instance un3_y_cry_5_c_RNIH922 (view:work.SimpleVGA(main)), output net "y[6]" in work.SimpleVGA(main)
    net        y[6]
    input  pin un3_y_cry_5_c_RNIH922/I1
    instance   un3_y_cry_5_c_RNIH922 (cell SB_LUT4)
    output pin un3_y_cry_5_c_RNIH922/O
    net        y[6]
@W: BN137 :|Found combinational loop during mapping at net y[7]
25) instance un3_y_cry_6_c_RNIIB32 (view:work.SimpleVGA(main)), output net "y[7]" in work.SimpleVGA(main)
    net        y[7]
    input  pin un3_y_cry_6_c_RNIIB32/I1
    instance   un3_y_cry_6_c_RNIIB32 (cell SB_LUT4)
    output pin un3_y_cry_6_c_RNIIB32/O
    net        y[7]
@W: BN137 :|Found combinational loop during mapping at net y[8]
26) instance un3_y_cry_7_c_RNIJD42 (view:work.SimpleVGA(main)), output net "y[8]" in work.SimpleVGA(main)
    net        y[8]
    input  pin un3_y_cry_7_c_RNIJD42/I1
    instance   un3_y_cry_7_c_RNIJD42 (cell SB_LUT4)
    output pin un3_y_cry_7_c_RNIJD42/O
    net        y[8]
@W: BN137 :|Found combinational loop during mapping at net y[9]
27) instance un3_y_cry_8_c_RNIKF52_1 (view:work.SimpleVGA(main)), output net "y[9]" in work.SimpleVGA(main)
    net        y[9]
    input  pin un3_y_cry_8_c_RNIKF52_1/I1
    instance   un3_y_cry_8_c_RNIKF52_1 (cell SB_LUT4)
    output pin un3_y_cry_8_c_RNIKF52_1/O
    net        y[9]
@W: BN137 :|Found combinational loop during mapping at net clock_divider[0]
28) instance clock_12MHz_ibuf_RNI2065 (view:work.SimpleVGA(main)), output net "clock_divider[0]" in work.SimpleVGA(main)
    net        clock_divider[0]
    input  pin clock_12MHz_ibuf_RNI2065/I1
    instance   clock_12MHz_ibuf_RNI2065 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI2065/O
    net        clock_divider[0]
@W: BN137 :|Found combinational loop during mapping at net clock_divider_3[0]
29) instance clock_12MHz_ibuf_RNI_5 (view:work.SimpleVGA(main)), output net "clock_divider_3[0]" in work.SimpleVGA(main)
    net        clock_divider_3[0]
    input  pin clock_12MHz_ibuf_RNI2065/I2
    instance   clock_12MHz_ibuf_RNI2065 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI2065/O
    net        clock_divider[0]
    input  pin clock_12MHz_ibuf_RNI_5/I0
    instance   clock_12MHz_ibuf_RNI_5 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI_5/O
    net        clock_divider_3[0]
@W: BN137 :|Found combinational loop during mapping at net clock_divider[8]
30) instance clock_12MHz_ibuf_RNI2065_5 (view:work.SimpleVGA(main)), output net "clock_divider[8]" in work.SimpleVGA(main)
    net        clock_divider[8]
    input  pin clock_12MHz_ibuf_RNI2065_5/I1
    instance   clock_12MHz_ibuf_RNI2065_5 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI2065_5/O
    net        clock_divider[8]
@W: BN137 :|Found combinational loop during mapping at net clock_divider[1]
31) instance clock_12MHz_ibuf_RNI2065_4 (view:work.SimpleVGA(main)), output net "clock_divider[1]" in work.SimpleVGA(main)
    net        clock_divider[1]
    input  pin clock_12MHz_ibuf_RNI2065_4/I1
    instance   clock_12MHz_ibuf_RNI2065_4 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI2065_4/O
    net        clock_divider[1]
@W: BN137 :|Found combinational loop during mapping at net un4_clock_12mhzlt11
32) instance clock_12MHz_ibuf_RNI_0 (view:work.SimpleVGA(main)), output net "un4_clock_12mhzlt11" in work.SimpleVGA(main)
    net        un4_clock_12mhzlt11
    input  pin clock_12MHz_ibuf_RNI_23/I1
    instance   clock_12MHz_ibuf_RNI_23 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI_23/O
    net        clock_divider_3[1]
    input  pin clock_12MHz_ibuf_RNI2065_4/I2
    instance   clock_12MHz_ibuf_RNI2065_4 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI2065_4/O
    net        clock_divider[1]
    input  pin un2_clock_divider_cry_1_c/I0
    instance   un2_clock_divider_cry_1_c (cell SB_CARRY)
    output pin un2_clock_divider_cry_1_c/CO
    net        un2_clock_divider_cry_1
    input  pin un2_clock_divider_cry_2_c/CI
    instance   un2_clock_divider_cry_2_c (cell SB_CARRY)
    output pin un2_clock_divider_cry_2_c/CO
    net        un2_clock_divider_cry_2
    input  pin un2_clock_divider_cry_3_c/CI
    instance   un2_clock_divider_cry_3_c (cell SB_CARRY)
    output pin un2_clock_divider_cry_3_c/CO
    net        un2_clock_divider_cry_3
    input  pin un2_clock_divider_cry_4_c/CI
    instance   un2_clock_divider_cry_4_c (cell SB_CARRY)
    output pin un2_clock_divider_cry_4_c/CO
    net        un2_clock_divider_cry_4
    input  pin un2_clock_divider_cry_5_c/CI
    instance   un2_clock_divider_cry_5_c (cell SB_CARRY)
    output pin un2_clock_divider_cry_5_c/CO
    net        un2_clock_divider_cry_5
    input  pin un2_clock_divider_cry_6_c/CI
    instance   un2_clock_divider_cry_6_c (cell SB_CARRY)
    output pin un2_clock_divider_cry_6_c/CO
    net        un2_clock_divider_cry_6
    input  pin un2_clock_divider_cry_7_c/CI
    instance   un2_clock_divider_cry_7_c (cell SB_CARRY)
    output pin un2_clock_divider_cry_7_c/CO
    net        un2_clock_divider_cry_7
    input  pin un2_clock_divider_cry_7_c_RNI/I3
    instance   un2_clock_divider_cry_7_c_RNI (cell SB_LUT4)
    output pin un2_clock_divider_cry_7_c_RNI/O
    net        un2_clock_divider_cry_7_c_RNI
    input  pin un2_clock_divider_cry_7_c_RNI_0/I0
    instance   un2_clock_divider_cry_7_c_RNI_0 (cell SB_LUT4)
    output pin un2_clock_divider_cry_7_c_RNI_0/O
    net        clock_divider_3[8]
    input  pin clock_12MHz_ibuf_RNI2065_5/I2
    instance   clock_12MHz_ibuf_RNI2065_5 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI2065_5/O
    net        clock_divider[8]
    input  pin clock_12MHz_ibuf_RNI_0/I0
    instance   clock_12MHz_ibuf_RNI_0 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI_0/O
    net        un4_clock_12mhzlt11
@W: BN137 :|Found combinational loop during mapping at net clock_divider[12]
33) instance clock_12MHz_ibuf_RNI2065_1 (view:work.SimpleVGA(main)), output net "clock_divider[12]" in work.SimpleVGA(main)
    net        clock_divider[12]
    input  pin clock_12MHz_ibuf_RNI2065_1/I1
    instance   clock_12MHz_ibuf_RNI2065_1 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI2065_1/O
    net        clock_divider[12]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":50:33:50:49|Found combinational loop during mapping at net un2_clock_divider_cry_7
34) instance un2_clock_divider_cry_7_c (view:work.SimpleVGA(main)), output net "un2_clock_divider_cry_7" in work.SimpleVGA(main)
    net        un2_clock_divider_cry_7
    input  pin un2_clock_divider_cry_8_c/CI
    instance   un2_clock_divider_cry_8_c (cell SB_CARRY)
    output pin un2_clock_divider_cry_8_c/CO
    net        un2_clock_divider_cry_8
    input  pin un2_clock_divider_cry_9_c/CI
    instance   un2_clock_divider_cry_9_c (cell SB_CARRY)
    output pin un2_clock_divider_cry_9_c/CO
    net        un2_clock_divider_cry_9
    input  pin un2_clock_divider_cry_10_c/CI
    instance   un2_clock_divider_cry_10_c (cell SB_CARRY)
    output pin un2_clock_divider_cry_10_c/CO
    net        un2_clock_divider_cry_10
    input  pin un2_clock_divider_cry_11_c/CI
    instance   un2_clock_divider_cry_11_c (cell SB_CARRY)
    output pin un2_clock_divider_cry_11_c/CO
    net        un2_clock_divider_cry_11
    input  pin un2_clock_divider_cry_11_c_RNI/I3
    instance   un2_clock_divider_cry_11_c_RNI (cell SB_LUT4)
    output pin un2_clock_divider_cry_11_c_RNI/O
    net        un2_clock_divider_cry_11_c_RNI
    input  pin un2_clock_divider_cry_11_c_RNI_0/I0
    instance   un2_clock_divider_cry_11_c_RNI_0 (cell SB_LUT4)
    output pin un2_clock_divider_cry_11_c_RNI_0/O
    net        clock_divider_3[12]
    input  pin clock_12MHz_ibuf_RNI2065_1/I2
    instance   clock_12MHz_ibuf_RNI2065_1 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI2065_1/O
    net        clock_divider[12]
    input  pin clock_12MHz_ibuf_RNI_16/I0
    instance   clock_12MHz_ibuf_RNI_16 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI_16/O
    net        un4_clock_12mhzlto13_c
    input  pin clock_12MHz_ibuf_RNI_23/I2
    instance   clock_12MHz_ibuf_RNI_23 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI_23/O
    net        clock_divider_3[1]
    input  pin clock_12MHz_ibuf_RNI2065_4/I2
    instance   clock_12MHz_ibuf_RNI2065_4 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI2065_4/O
    net        clock_divider[1]
    input  pin un2_clock_divider_cry_1_c/I0
    instance   un2_clock_divider_cry_1_c (cell SB_CARRY)
    output pin un2_clock_divider_cry_1_c/CO
    net        un2_clock_divider_cry_1
    input  pin un2_clock_divider_cry_2_c/CI
    instance   un2_clock_divider_cry_2_c (cell SB_CARRY)
    output pin un2_clock_divider_cry_2_c/CO
    net        un2_clock_divider_cry_2
    input  pin un2_clock_divider_cry_3_c/CI
    instance   un2_clock_divider_cry_3_c (cell SB_CARRY)
    output pin un2_clock_divider_cry_3_c/CO
    net        un2_clock_divider_cry_3
    input  pin un2_clock_divider_cry_4_c/CI
    instance   un2_clock_divider_cry_4_c (cell SB_CARRY)
    output pin un2_clock_divider_cry_4_c/CO
    net        un2_clock_divider_cry_4
    input  pin un2_clock_divider_cry_5_c/CI
    instance   un2_clock_divider_cry_5_c (cell SB_CARRY)
    output pin un2_clock_divider_cry_5_c/CO
    net        un2_clock_divider_cry_5
    input  pin un2_clock_divider_cry_6_c/CI
    instance   un2_clock_divider_cry_6_c (cell SB_CARRY)
    output pin un2_clock_divider_cry_6_c/CO
    net        un2_clock_divider_cry_6
    input  pin un2_clock_divider_cry_7_c/CI
    instance   un2_clock_divider_cry_7_c (cell SB_CARRY)
    output pin un2_clock_divider_cry_7_c/CO
    net        un2_clock_divider_cry_7
@W: BN137 :|Found combinational loop during mapping at net clock_divider[9]
35) instance clock_12MHz_ibuf_RNIEJ7F (view:work.SimpleVGA(main)), output net "clock_divider[9]" in work.SimpleVGA(main)
    net        clock_divider[9]
    input  pin clock_12MHz_ibuf_RNIEJ7F/I1
    instance   clock_12MHz_ibuf_RNIEJ7F (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNIEJ7F/O
    net        clock_divider[9]
@W: BN137 :|Found combinational loop during mapping at net un4_clock_12mhzlto13_c
36) instance clock_12MHz_ibuf_RNI_16 (view:work.SimpleVGA(main)), output net "un4_clock_12mhzlto13_c" in work.SimpleVGA(main)
    net        un4_clock_12mhzlto13_c
    input  pin un2_clock_divider_cry_8_c_RNICJ1A_0/I2
    instance   un2_clock_divider_cry_8_c_RNICJ1A_0 (cell SB_LUT4)
    output pin un2_clock_divider_cry_8_c_RNICJ1A_0/O
    net        clock_divider_3[9]
    input  pin clock_12MHz_ibuf_RNIEJ7F/I2
    instance   clock_12MHz_ibuf_RNIEJ7F (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNIEJ7F/O
    net        clock_divider[9]
    input  pin un2_clock_divider_cry_9_c/I0
    instance   un2_clock_divider_cry_9_c (cell SB_CARRY)
    output pin un2_clock_divider_cry_9_c/CO
    net        un2_clock_divider_cry_9
    input  pin un2_clock_divider_cry_10_c/CI
    instance   un2_clock_divider_cry_10_c (cell SB_CARRY)
    output pin un2_clock_divider_cry_10_c/CO
    net        un2_clock_divider_cry_10
    input  pin un2_clock_divider_cry_11_c/CI
    instance   un2_clock_divider_cry_11_c (cell SB_CARRY)
    output pin un2_clock_divider_cry_11_c/CO
    net        un2_clock_divider_cry_11
    input  pin un2_clock_divider_cry_11_c_RNI/I3
    instance   un2_clock_divider_cry_11_c_RNI (cell SB_LUT4)
    output pin un2_clock_divider_cry_11_c_RNI/O
    net        un2_clock_divider_cry_11_c_RNI
    input  pin un2_clock_divider_cry_11_c_RNI_0/I0
    instance   un2_clock_divider_cry_11_c_RNI_0 (cell SB_LUT4)
    output pin un2_clock_divider_cry_11_c_RNI_0/O
    net        clock_divider_3[12]
    input  pin clock_12MHz_ibuf_RNI2065_1/I2
    instance   clock_12MHz_ibuf_RNI2065_1 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI2065_1/O
    net        clock_divider[12]
    input  pin clock_12MHz_ibuf_RNI_16/I0
    instance   clock_12MHz_ibuf_RNI_16 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI_16/O
    net        un4_clock_12mhzlto13_c
@W: BN137 :|Found combinational loop during mapping at net clock_divider[10]
37) instance clock_12MHz_ibuf_RNI2065_3 (view:work.SimpleVGA(main)), output net "clock_divider[10]" in work.SimpleVGA(main)
    net        clock_divider[10]
    input  pin clock_12MHz_ibuf_RNI2065_3/I1
    instance   clock_12MHz_ibuf_RNI2065_3 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI2065_3/O
    net        clock_divider[10]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":50:33:50:49|Found combinational loop during mapping at net un2_clock_divider_cry_9
38) instance un2_clock_divider_cry_9_c (view:work.SimpleVGA(main)), output net "un2_clock_divider_cry_9" in work.SimpleVGA(main)
    net        un2_clock_divider_cry_9
    input  pin un2_clock_divider_cry_9_c_RNI/I3
    instance   un2_clock_divider_cry_9_c_RNI (cell SB_LUT4)
    output pin un2_clock_divider_cry_9_c_RNI/O
    net        un2_clock_divider_cry_9_c_RNI
    input  pin un2_clock_divider_cry_9_c_RNI_0/I0
    instance   un2_clock_divider_cry_9_c_RNI_0 (cell SB_LUT4)
    output pin un2_clock_divider_cry_9_c_RNI_0/O
    net        clock_divider_3[10]
    input  pin clock_12MHz_ibuf_RNI2065_3/I2
    instance   clock_12MHz_ibuf_RNI2065_3 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI2065_3/O
    net        clock_divider[10]
    input  pin clock_12MHz_ibuf_RNI_8/I1
    instance   clock_12MHz_ibuf_RNI_8 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI_8/O
    net        clock_12MHz_ibuf_RNI_21
    input  pin un2_clock_divider_cry_8_c_RNICJ1A_0/I3
    instance   un2_clock_divider_cry_8_c_RNICJ1A_0 (cell SB_LUT4)
    output pin un2_clock_divider_cry_8_c_RNICJ1A_0/O
    net        clock_divider_3[9]
    input  pin clock_12MHz_ibuf_RNIEJ7F/I2
    instance   clock_12MHz_ibuf_RNIEJ7F (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNIEJ7F/O
    net        clock_divider[9]
    input  pin un2_clock_divider_cry_9_c/I0
    instance   un2_clock_divider_cry_9_c (cell SB_CARRY)
    output pin un2_clock_divider_cry_9_c/CO
    net        un2_clock_divider_cry_9
@W: BN137 :|Found combinational loop during mapping at net clock_12MHz_ibuf_RNI_21
39) instance clock_12MHz_ibuf_RNI_8 (view:work.SimpleVGA(main)), output net "clock_12MHz_ibuf_RNI_21" in work.SimpleVGA(main)
    net        clock_12MHz_ibuf_RNI_21
    input  pin un2_clock_divider_cry_9_c_RNI_0/I3
    instance   un2_clock_divider_cry_9_c_RNI_0 (cell SB_LUT4)
    output pin un2_clock_divider_cry_9_c_RNI_0/O
    net        clock_divider_3[10]
    input  pin clock_12MHz_ibuf_RNI2065_3/I2
    instance   clock_12MHz_ibuf_RNI2065_3 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI2065_3/O
    net        clock_divider[10]
    input  pin clock_12MHz_ibuf_RNI_8/I1
    instance   clock_12MHz_ibuf_RNI_8 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI_8/O
    net        clock_12MHz_ibuf_RNI_21
@W: BN137 :|Found combinational loop during mapping at net clock_divider[11]
40) instance clock_12MHz_ibuf_RNI2065_2 (view:work.SimpleVGA(main)), output net "clock_divider[11]" in work.SimpleVGA(main)
    net        clock_divider[11]
    input  pin clock_12MHz_ibuf_RNI2065_2/I1
    instance   clock_12MHz_ibuf_RNI2065_2 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI2065_2/O
    net        clock_divider[11]
@W: BN137 :|Found combinational loop during mapping at net clock_divider[13]
41) instance clock_12MHz_ibuf_RNIPDL7 (view:work.SimpleVGA(main)), output net "clock_divider[13]" in work.SimpleVGA(main)
    net        clock_divider[13]
    input  pin clock_12MHz_ibuf_RNIPDL7/I1
    instance   clock_12MHz_ibuf_RNIPDL7 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNIPDL7/O
    net        clock_divider[13]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":50:33:50:49|Found combinational loop during mapping at net un2_clock_divider_cry_11
42) instance un2_clock_divider_cry_11_c (view:work.SimpleVGA(main)), output net "un2_clock_divider_cry_11" in work.SimpleVGA(main)
    net        un2_clock_divider_cry_11
    input  pin un2_clock_divider_cry_12_c/CI
    instance   un2_clock_divider_cry_12_c (cell SB_CARRY)
    output pin un2_clock_divider_cry_12_c/CO
    net        un2_clock_divider_cry_12
    input  pin un2_clock_divider_cry_12_c_RNINDF2/I3
    instance   un2_clock_divider_cry_12_c_RNINDF2 (cell SB_LUT4)
    output pin un2_clock_divider_cry_12_c_RNINDF2/O
    net        un2_clock_divider_cry_12_c_RNINDF2
    input  pin un2_clock_divider_cry_12_c_RNINDF2_0/I1
    instance   un2_clock_divider_cry_12_c_RNINDF2_0 (cell SB_LUT4)
    output pin un2_clock_divider_cry_12_c_RNINDF2_0/O
    net        clock_divider_3[13]
    input  pin clock_12MHz_ibuf_RNIPDL7/I2
    instance   clock_12MHz_ibuf_RNIPDL7 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNIPDL7/O
    net        clock_divider[13]
    input  pin clock_12MHz_ibuf_RNI_15/I1
    instance   clock_12MHz_ibuf_RNI_15 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI_15/O
    net        N_5_0
    input  pin un2_clock_divider_cry_10_c_RNI_0/I0
    instance   un2_clock_divider_cry_10_c_RNI_0 (cell SB_LUT4)
    output pin un2_clock_divider_cry_10_c_RNI_0/O
    net        clock_divider_3[11]
    input  pin clock_12MHz_ibuf_RNI2065_2/I2
    instance   clock_12MHz_ibuf_RNI2065_2 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI2065_2/O
    net        clock_divider[11]
    input  pin clock_12MHz_ibuf_RNI_8/I2
    instance   clock_12MHz_ibuf_RNI_8 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI_8/O
    net        clock_12MHz_ibuf_RNI_21
    input  pin un2_clock_divider_cry_8_c_RNICJ1A_0/I3
    instance   un2_clock_divider_cry_8_c_RNICJ1A_0 (cell SB_LUT4)
    output pin un2_clock_divider_cry_8_c_RNICJ1A_0/O
    net        clock_divider_3[9]
    input  pin clock_12MHz_ibuf_RNIEJ7F/I2
    instance   clock_12MHz_ibuf_RNIEJ7F (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNIEJ7F/O
    net        clock_divider[9]
    input  pin un2_clock_divider_cry_9_c/I0
    instance   un2_clock_divider_cry_9_c (cell SB_CARRY)
    output pin un2_clock_divider_cry_9_c/CO
    net        un2_clock_divider_cry_9
    input  pin un2_clock_divider_cry_10_c/CI
    instance   un2_clock_divider_cry_10_c (cell SB_CARRY)
    output pin un2_clock_divider_cry_10_c/CO
    net        un2_clock_divider_cry_10
    input  pin un2_clock_divider_cry_11_c/CI
    instance   un2_clock_divider_cry_11_c (cell SB_CARRY)
    output pin un2_clock_divider_cry_11_c/CO
    net        un2_clock_divider_cry_11
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":50:33:50:49|Found combinational loop during mapping at net un2_clock_divider_cry_10
43) instance un2_clock_divider_cry_10_c (view:work.SimpleVGA(main)), output net "un2_clock_divider_cry_10" in work.SimpleVGA(main)
    net        un2_clock_divider_cry_10
    input  pin un2_clock_divider_cry_10_c_RNI/I3
    instance   un2_clock_divider_cry_10_c_RNI (cell SB_LUT4)
    output pin un2_clock_divider_cry_10_c_RNI/O
    net        un2_clock_divider_cry_10_c_RNI
    input  pin un2_clock_divider_cry_10_c_RNI_0/I1
    instance   un2_clock_divider_cry_10_c_RNI_0 (cell SB_LUT4)
    output pin un2_clock_divider_cry_10_c_RNI_0/O
    net        clock_divider_3[11]
    input  pin clock_12MHz_ibuf_RNI2065_2/I2
    instance   clock_12MHz_ibuf_RNI2065_2 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI2065_2/O
    net        clock_divider[11]
    input  pin clock_12MHz_ibuf_RNI_8/I2
    instance   clock_12MHz_ibuf_RNI_8 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI_8/O
    net        clock_12MHz_ibuf_RNI_21
    input  pin un2_clock_divider_cry_8_c_RNICJ1A_0/I3
    instance   un2_clock_divider_cry_8_c_RNICJ1A_0 (cell SB_LUT4)
    output pin un2_clock_divider_cry_8_c_RNICJ1A_0/O
    net        clock_divider_3[9]
    input  pin clock_12MHz_ibuf_RNIEJ7F/I2
    instance   clock_12MHz_ibuf_RNIEJ7F (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNIEJ7F/O
    net        clock_divider[9]
    input  pin un2_clock_divider_cry_9_c/I0
    instance   un2_clock_divider_cry_9_c (cell SB_CARRY)
    output pin un2_clock_divider_cry_9_c/CO
    net        un2_clock_divider_cry_9
    input  pin un2_clock_divider_cry_10_c/CI
    instance   un2_clock_divider_cry_10_c (cell SB_CARRY)
    output pin un2_clock_divider_cry_10_c/CO
    net        un2_clock_divider_cry_10
@W: BN137 :|Found combinational loop during mapping at net clock_divider[2]
44) instance clock_12MHz_ibuf_RNI750F (view:work.SimpleVGA(main)), output net "clock_divider[2]" in work.SimpleVGA(main)
    net        clock_divider[2]
    input  pin clock_12MHz_ibuf_RNI750F/I1
    instance   clock_12MHz_ibuf_RNI750F (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI750F/O
    net        clock_divider[2]
@W: BN137 :|Found combinational loop during mapping at net clock_divider[3]
45) instance clock_12MHz_ibuf_RNI871F (view:work.SimpleVGA(main)), output net "clock_divider[3]" in work.SimpleVGA(main)
    net        clock_divider[3]
    input  pin clock_12MHz_ibuf_RNI871F/I1
    instance   clock_12MHz_ibuf_RNI871F (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI871F/O
    net        clock_divider[3]
@W: BN137 :|Found combinational loop during mapping at net clock_divider[4]
46) instance clock_12MHz_ibuf_RNI992F (view:work.SimpleVGA(main)), output net "clock_divider[4]" in work.SimpleVGA(main)
    net        clock_divider[4]
    input  pin clock_12MHz_ibuf_RNI992F/I1
    instance   clock_12MHz_ibuf_RNI992F (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI992F/O
    net        clock_divider[4]
@W: BN137 :|Found combinational loop during mapping at net clock_divider[5]
47) instance clock_12MHz_ibuf_RNIAB3F (view:work.SimpleVGA(main)), output net "clock_divider[5]" in work.SimpleVGA(main)
    net        clock_divider[5]
    input  pin clock_12MHz_ibuf_RNIAB3F/I1
    instance   clock_12MHz_ibuf_RNIAB3F (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNIAB3F/O
    net        clock_divider[5]
@W: BN137 :|Found combinational loop during mapping at net clock_divider[6]
48) instance clock_12MHz_ibuf_RNIBD4F (view:work.SimpleVGA(main)), output net "clock_divider[6]" in work.SimpleVGA(main)
    net        clock_divider[6]
    input  pin clock_12MHz_ibuf_RNIBD4F/I1
    instance   clock_12MHz_ibuf_RNIBD4F (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNIBD4F/O
    net        clock_divider[6]
@W: BN137 :|Found combinational loop during mapping at net clock_divider[7]
49) instance clock_12MHz_ibuf_RNICF5F (view:work.SimpleVGA(main)), output net "clock_divider[7]" in work.SimpleVGA(main)
    net        clock_divider[7]
    input  pin clock_12MHz_ibuf_RNICF5F/I1
    instance   clock_12MHz_ibuf_RNICF5F (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNICF5F/O
    net        clock_divider[7]
@W: BN137 :|Found combinational loop during mapping at net clock
50) instance clock_12MHz_ibuf_RNI2065_0 (view:work.SimpleVGA(main)), output net "clock" in work.SimpleVGA(main)
    net        clock
    input  pin clock_12MHz_ibuf_RNI2065_0/I1
    instance   clock_12MHz_ibuf_RNI2065_0 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI2065_0/O
    net        clock
@W: BN137 :|Found combinational loop during mapping at net clock_12MHz_ibuf_RNI
51) instance clock_12MHz_ibuf_RNI (view:work.SimpleVGA(main)), output net "clock_12MHz_ibuf_RNI" in work.SimpleVGA(main)
    net        clock_12MHz_ibuf_RNI
    input  pin clock_12MHz_ibuf_RNI2065_0/I2
    instance   clock_12MHz_ibuf_RNI2065_0 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI2065_0/O
    net        clock
    input  pin clock_12MHz_ibuf_RNI/I0
    instance   clock_12MHz_ibuf_RNI (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI/O
    net        clock_12MHz_ibuf_RNI
@W: BN137 :|Found combinational loop during mapping at net debug_c
52) instance clock_12MHz_ibuf_RNI2065_6 (view:work.SimpleVGA(main)), output net "debug_c" in work.SimpleVGA(main)
    net        debug_c
    input  pin clock_12MHz_ibuf_RNI2065_6/I3
    instance   clock_12MHz_ibuf_RNI2065_6 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI2065_6/O
    net        debug_c
End of loops
@W: MT420 |Found inferred clock SimpleVGA|clock_12MHz with period 9.30ns. Please declare a user-defined clock on object "p:clock_12MHz"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Wed May 27 19:03:22 2015
#


Top view:               SimpleVGA
Requested Frequency:    107.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: NA

                          Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock            Frequency     Frequency     Period        Period        Slack     Type         Group                
------------------------------------------------------------------------------------------------------------------------------
SimpleVGA|clock_12MHz     107.6 MHz     NA            9.296         NA            NA        inferred     Autoconstr_clkgroup_0
==============================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        89 uses
SB_LUT4         194 uses

I/O ports: 5
I/O primitives: 5
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

Mapping Summary:
Total  LUTs: 194 (15%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 194 = 194 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 37MB peak: 79MB)

Process took 0h:00m:05s realtime, 0h:00m:04s cputime
# Wed May 27 19:03:22 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 14 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 3 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	194
    Number of DFFs      	:	0
    Number of Carrys    	:	89
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	8
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "clock_12MHz_ibuf_RNI_LC_0", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "clock_12MHz_ibuf_RNI2065_LC_1", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "clock_12MHz_ibuf_RNI_2_LC_27", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_LC_1/in1" to pin "clock_12MHz_ibuf_RNI2065_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_4_LC_6/in1" to pin "clock_12MHz_ibuf_RNI2065_4_LC_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_2_LC_27/in1" to pin "clock_12MHz_ibuf_RNI_2_LC_27/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_LC_0/in0" to pin "clock_12MHz_ibuf_RNI_LC_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_0_LC_2/in1" to pin "clock_12MHz_ibuf_RNI2065_0_LC_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_6_LC_8/in3" to pin "clock_12MHz_ibuf_RNI2065_6_LC_8/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_23_LC_28/in1" to pin "clock_12MHz_ibuf_RNI_23_LC_28/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_LC_1/in2" to pin "clock_12MHz_ibuf_RNI2065_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_2_LC_4/in1" to pin "clock_12MHz_ibuf_RNI2065_2_LC_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_10_c_RNI_0_LC_80/in2" to pin "un2_clock_divider_cry_10_c_RNI_0_LC_80/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_1_LC_3/in1" to pin "clock_12MHz_ibuf_RNI2065_1_LC_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNIPDL7_LC_16/in1" to pin "clock_12MHz_ibuf_RNIPDL7_LC_16/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_14_LC_23/in1" to pin "clock_12MHz_ibuf_RNI_14_LC_23/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_10_c_RNI_0_LC_80/in0" to pin "un2_clock_divider_cry_10_c_RNI_0_LC_80/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_23_LC_28/in2" to pin "clock_12MHz_ibuf_RNI_23_LC_28/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_11_c_RNI_0_LC_82/in3" to pin "un2_clock_divider_cry_11_c_RNI_0_LC_82/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI750F_LC_9/in1" to pin "clock_12MHz_ibuf_RNI750F_LC_9/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_0_LC_17/in3" to pin "clock_12MHz_ibuf_RNI_0_LC_17/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_1_c_RNI55Q9_0_LC_86/in0" to pin "un2_clock_divider_cry_1_c_RNI55Q9_0_LC_86/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI871F_LC_10/in1" to pin "clock_12MHz_ibuf_RNI871F_LC_10/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_2_c_RNI67R9_LC_87/in1" to pin "un2_clock_divider_cry_2_c_RNI67R9_LC_87/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI992F_LC_11/in1" to pin "clock_12MHz_ibuf_RNI992F_LC_11/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_3_LC_29/in1" to pin "clock_12MHz_ibuf_RNI_3_LC_29/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_3_c_RNI79S9_LC_89/in1" to pin "un2_clock_divider_cry_3_c_RNI79S9_LC_89/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNIAB3F_LC_12/in1" to pin "clock_12MHz_ibuf_RNIAB3F_LC_12/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_0_LC_17/in2" to pin "clock_12MHz_ibuf_RNI_0_LC_17/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_4_c_RNI8BT9_LC_91/in1" to pin "un2_clock_divider_cry_4_c_RNI8BT9_LC_91/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNIBD4F_LC_13/in1" to pin "clock_12MHz_ibuf_RNIBD4F_LC_13/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_3_LC_29/in2" to pin "clock_12MHz_ibuf_RNI_3_LC_29/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_5_c_RNI9DU9_LC_93/in1" to pin "un2_clock_divider_cry_5_c_RNI9DU9_LC_93/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNICF5F_LC_14/in1" to pin "clock_12MHz_ibuf_RNICF5F_LC_14/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_3_LC_29/in3" to pin "clock_12MHz_ibuf_RNI_3_LC_29/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_6_c_RNIAFV9_LC_95/in1" to pin "un2_clock_divider_cry_6_c_RNIAFV9_LC_95/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_5_LC_7/in1" to pin "clock_12MHz_ibuf_RNI2065_5_LC_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_0_LC_17/in0" to pin "clock_12MHz_ibuf_RNI_0_LC_17/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_7_c_RNI_LC_97/in1" to pin "un2_clock_divider_cry_7_c_RNI_LC_97/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNIEJ7F_LC_15/in1" to pin "clock_12MHz_ibuf_RNIEJ7F_LC_15/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_6_LC_32/in0" to pin "clock_12MHz_ibuf_RNI_6_LC_32/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_23_LC_28/in3" to pin "clock_12MHz_ibuf_RNI_23_LC_28/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_1_c_RNI55Q9_0_LC_86/in3" to pin "un2_clock_divider_cry_1_c_RNI55Q9_0_LC_86/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_2_c_RNI67R9_0_LC_88/in3" to pin "un2_clock_divider_cry_2_c_RNI67R9_0_LC_88/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_3_c_RNI79S9_0_LC_90/in3" to pin "un2_clock_divider_cry_3_c_RNI79S9_0_LC_90/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_4_c_RNI8BT9_0_LC_92/in3" to pin "un2_clock_divider_cry_4_c_RNI8BT9_0_LC_92/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_5_c_RNI9DU9_0_LC_94/in3" to pin "un2_clock_divider_cry_5_c_RNI9DU9_0_LC_94/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_6_c_RNIAFV9_0_LC_96/in3" to pin "un2_clock_divider_cry_6_c_RNIAFV9_0_LC_96/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_7_c_RNI_0_LC_98/in3" to pin "un2_clock_divider_cry_7_c_RNI_0_LC_98/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_8_c_RNICJ1A_0_LC_100/in3" to pin "un2_clock_divider_cry_8_c_RNICJ1A_0_LC_100/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_3_LC_5/in1" to pin "clock_12MHz_ibuf_RNI2065_3_LC_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_6_LC_32/in1" to pin "clock_12MHz_ibuf_RNI_6_LC_32/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_8_LC_34/in1" to pin "clock_12MHz_ibuf_RNI_8_LC_34/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_12_c_RNINDF2_0_LC_84/in2" to pin "un2_clock_divider_cry_12_c_RNINDF2_0_LC_84/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_9_c_RNI_0_LC_102/in0" to pin "un2_clock_divider_cry_9_c_RNI_0_LC_102/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_10_c_RNI_0_LC_80/in1" to pin "un2_clock_divider_cry_10_c_RNI_0_LC_80/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_11_c_RNI_0_LC_82/in0" to pin "un2_clock_divider_cry_11_c_RNI_0_LC_82/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_12_c_RNINDF2_0_LC_84/in1" to pin "un2_clock_divider_cry_12_c_RNINDF2_0_LC_84/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_8_c_RNICJ1A_LC_99/in1" to pin "un2_clock_divider_cry_8_c_RNICJ1A_LC_99/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_17_LC_26/in1" to pin "clock_12MHz_ibuf_RNI_17_LC_26/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_6_LC_32/in3" to pin "clock_12MHz_ibuf_RNI_6_LC_32/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_LC_51/in1" to pin "un16_x_cry_1_c_RNI0NUC_LC_51/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_0_LC_52/in1" to pin "un16_x_cry_1_c_RNI0NUC_0_LC_52/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_53/in2" to pin "un16_x_cry_1_c_RNI1GUP_LC_53/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_2_c_RNI1PVC_LC_55/in2" to pin "un16_x_cry_2_c_RNI1PVC_LC_55/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_54/in3" to pin "un16_x_cry_1_c_RNIIC421_LC_54/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_0_c_RNIHS58_LC_57/in1" to pin "un16_x_cry_3_0_c_RNIHS58_LC_57/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_54/in1" to pin "un16_x_cry_1_c_RNIIC421_LC_54/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_4_c_RNI3T1D_LC_62/in1" to pin "un16_x_cry_4_c_RNI3T1D_LC_62/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_54/in2" to pin "un16_x_cry_1_c_RNIIC421_LC_54/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI4V2D_LC_64/in1" to pin "un16_x_cry_5_c_RNI4V2D_LC_64/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_LC_66/in1" to pin "un16_x_cry_6_c_RNI514D_LC_66/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_7_c_RNI635D_LC_68/in1" to pin "un16_x_cry_7_c_RNI635D_LC_68/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_69/in3" to pin "un16_x_cry_8_c_RNI_LC_69/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI756D_LC_70/in0" to pin "un16_x_cry_8_c_RNI756D_LC_70/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_3_LC_74/in1" to pin "un16_x_cry_8_c_RNI_3_LC_74/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_4_LC_75/in0" to pin "un16_x_cry_8_c_RNI_4_LC_75/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_1_c_RNID1U1_0_LC_171/in0" to pin "un3_y_cry_1_c_RNID1U1_0_LC_171/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_1_c_RNID1U1_0_LC_171/in1" to pin "un3_y_cry_1_c_RNID1U1_0_LC_171/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_2_c_RNIE3V1_0_LC_175/in1" to pin "un3_y_cry_2_c_RNIE3V1_0_LC_175/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_3_LC_74/in2" to pin "un16_x_cry_8_c_RNI_3_LC_74/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_3_c_RNI_1_LC_178/in3" to pin "un3_y_cry_3_c_RNI_1_LC_178/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_8_c_RNIKF52_0_LC_191/in0" to pin "un3_y_cry_8_c_RNIKF52_0_LC_191/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_8_c_RNIKF52_1_LC_192/in1" to pin "un3_y_cry_8_c_RNIKF52_1_LC_192/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_2_c_RNIE3V1_LC_174/in1" to pin "un3_y_cry_2_c_RNIE3V1_LC_174/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_3_c_RNI_LC_177/in1" to pin "un3_y_cry_3_c_RNI_LC_177/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_4_c_RNIG712_LC_180/in1" to pin "un3_y_cry_4_c_RNIG712_LC_180/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_1_c_RNID1U1_0_LC_171/in3" to pin "un3_y_cry_1_c_RNID1U1_0_LC_171/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_2_c_RNIE3V1_0_LC_175/in3" to pin "un3_y_cry_2_c_RNIE3V1_0_LC_175/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_5_c_RNIH922_LC_185/in1" to pin "un3_y_cry_5_c_RNIH922_LC_185/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_6_c_RNIIB32_LC_186/in1" to pin "un3_y_cry_6_c_RNIIB32_LC_186/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_7_c_RNIJD42_LC_188/in1" to pin "un3_y_cry_7_c_RNIJD42_LC_188/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_3_c_RNI_1_LC_178/in2" to pin "un3_y_cry_3_c_RNI_1_LC_178/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_2_c_RNIE3V1_1_LC_176/in1" to pin "un3_y_cry_2_c_RNIE3V1_1_LC_176/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_1_c_RNID1U1_1_LC_172/in1" to pin "un3_y_cry_1_c_RNID1U1_1_LC_172/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_69/in1" to pin "un16_x_cry_8_c_RNI_LC_69/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_69/in2" to pin "un16_x_cry_8_c_RNI_LC_69/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_7_LC_76/in0" to pin "un16_x_cry_8_c_RNI_7_LC_76/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_53/in0" to pin "un16_x_cry_1_c_RNI1GUP_LC_53/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_LC_51/in3" to pin "un16_x_cry_1_c_RNI0NUC_LC_51/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_LC_51/carryin" to pin "un16_x_cry_1_c_RNI0NUC_LC_51/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_9_LC_78/in1" to pin "un16_x_cry_8_c_RNI_9_LC_78/lcout" to break the combinatorial loop
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of LUTs      	:	203
    Number of DFFs      	:	0
    Number of Carrys    	:	89

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	131
        CARRY Only       	:	17
        LUT with CARRY   	:	72
    LogicCells                  :	220/1280
    PLBs                        :	35/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.9 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.0 (sec)

Final Design Statistics
    Number of LUTs      	:	203
    Number of DFFs      	:	0
    Number of Carrys    	:	89
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	220/1280
    PLBs                        :	35/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/96
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 6.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 282
used logic cells: 220
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 282
used logic cells: 220
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "clock_12MHz_ibuf_RNI2065_6_LC_7_11_7", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_6_LC_7_11_7/in3" to pin "clock_12MHz_ibuf_RNI2065_6_LC_7_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_0_LC_7_11_0/in2" to pin "clock_12MHz_ibuf_RNI2065_0_LC_7_11_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_0_LC_7_11_0/in1" to pin "clock_12MHz_ibuf_RNI2065_0_LC_7_11_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_0_LC_7_11_0/in1" to pin "clock_12MHz_ibuf_RNI2065_0_LC_7_11_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_1_LC_6_11_7/in1" to pin "clock_12MHz_ibuf_RNI2065_1_LC_6_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_10_c_RNI_0_LC_6_11_0/in2" to pin "un2_clock_divider_cry_10_c_RNI_0_LC_6_11_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_2_LC_6_11_1/in1" to pin "clock_12MHz_ibuf_RNI2065_2_LC_6_11_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI871F_LC_6_10_6/in1" to pin "clock_12MHz_ibuf_RNI871F_LC_6_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_15_LC_6_11_6/in1" to pin "clock_12MHz_ibuf_RNI_15_LC_6_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNIPDL7_LC_6_11_5/in1" to pin "clock_12MHz_ibuf_RNIPDL7_LC_6_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_12_c_RNINDF2_0_LC_6_11_4/in0" to pin "un2_clock_divider_cry_12_c_RNINDF2_0_LC_6_11_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_8_LC_6_10_4/in3" to pin "clock_12MHz_ibuf_RNI_8_LC_6_10_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_23_LC_4_10_4/in0" to pin "clock_12MHz_ibuf_RNI_23_LC_4_10_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_2_c_RNI67R9_LC_5_10_2/carryin" to pin "un2_clock_divider_cry_2_c_RNI67R9_LC_5_10_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_2_c_RNI67R9_0_LC_6_10_5/in0" to pin "un2_clock_divider_cry_2_c_RNI67R9_0_LC_6_10_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_1_c_RNI55Q9_0_LC_6_10_7/in0" to pin "un2_clock_divider_cry_1_c_RNI55Q9_0_LC_6_10_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_0_LC_4_10_3/in1" to pin "clock_12MHz_ibuf_RNI_0_LC_4_10_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_12_c_RNINDF2_0_LC_6_11_4/in3" to pin "un2_clock_divider_cry_12_c_RNINDF2_0_LC_6_11_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_10_c_RNI_0_LC_6_11_0/in3" to pin "un2_clock_divider_cry_10_c_RNI_0_LC_6_11_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_1_c_RNI55Q9_0_LC_6_10_7/in1" to pin "un2_clock_divider_cry_1_c_RNI55Q9_0_LC_6_10_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_2_c_RNI67R9_0_LC_6_10_5/in1" to pin "un2_clock_divider_cry_2_c_RNI67R9_0_LC_6_10_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_1_LC_6_11_7/in2" to pin "clock_12MHz_ibuf_RNI2065_1_LC_6_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_6_c_RNIAFV9_LC_5_10_6/in1" to pin "un2_clock_divider_cry_6_c_RNIAFV9_LC_5_10_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_6_c_RNIAFV9_0_LC_5_9_6/in0" to pin "un2_clock_divider_cry_6_c_RNIAFV9_0_LC_5_9_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNICF5F_LC_5_9_7/in1" to pin "clock_12MHz_ibuf_RNICF5F_LC_5_9_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_3_LC_4_10_7/in3" to pin "clock_12MHz_ibuf_RNI_3_LC_4_10_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_0_LC_4_10_3/in2" to pin "clock_12MHz_ibuf_RNI_0_LC_4_10_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_0_LC_4_10_3/in2" to pin "clock_12MHz_ibuf_RNI_0_LC_4_10_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_5_c_RNI9DU9_LC_5_10_5/in1" to pin "un2_clock_divider_cry_5_c_RNI9DU9_LC_5_10_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_5_c_RNI9DU9_0_LC_5_9_4/in0" to pin "un2_clock_divider_cry_5_c_RNI9DU9_0_LC_5_9_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNIBD4F_LC_5_9_5/in1" to pin "clock_12MHz_ibuf_RNIBD4F_LC_5_9_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_3_LC_4_10_7/in2" to pin "clock_12MHz_ibuf_RNI_3_LC_4_10_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_4_c_RNI8BT9_LC_5_10_4/in1" to pin "un2_clock_divider_cry_4_c_RNI8BT9_LC_5_10_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_4_c_RNI8BT9_0_LC_5_9_2/in0" to pin "un2_clock_divider_cry_4_c_RNI8BT9_0_LC_5_9_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNIAB3F_LC_5_9_3/in1" to pin "clock_12MHz_ibuf_RNIAB3F_LC_5_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_3_c_RNI79S9_LC_5_10_3/in1" to pin "un2_clock_divider_cry_3_c_RNI79S9_LC_5_10_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_3_c_RNI79S9_0_LC_5_9_0/in0" to pin "un2_clock_divider_cry_3_c_RNI79S9_0_LC_5_9_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI992F_LC_5_9_1/in1" to pin "clock_12MHz_ibuf_RNI992F_LC_5_9_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_3_LC_4_10_7/in1" to pin "clock_12MHz_ibuf_RNI_3_LC_4_10_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_LC_4_11_7/in1" to pin "clock_12MHz_ibuf_RNI2065_LC_4_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_5_LC_4_11_6/in0" to pin "clock_12MHz_ibuf_RNI_5_LC_4_11_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_4_LC_4_10_2/in0" to pin "clock_12MHz_ibuf_RNI_4_LC_4_10_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_8_LC_6_10_4/in1" to pin "clock_12MHz_ibuf_RNI_8_LC_6_10_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_8_LC_6_10_4/in1" to pin "clock_12MHz_ibuf_RNI_8_LC_6_10_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_12_c_RNINDF2_0_LC_6_11_4/in2" to pin "un2_clock_divider_cry_12_c_RNINDF2_0_LC_6_11_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_9_c_RNI_LC_5_11_1/in1" to pin "un2_clock_divider_cry_9_c_RNI_LC_5_11_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_9_c_RNI_0_LC_4_11_4/in0" to pin "un2_clock_divider_cry_9_c_RNI_0_LC_4_11_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_3_LC_4_11_5/in1" to pin "clock_12MHz_ibuf_RNI2065_3_LC_4_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_8_LC_6_10_4/in0" to pin "clock_12MHz_ibuf_RNI_8_LC_6_10_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_8_LC_6_10_4/in0" to pin "clock_12MHz_ibuf_RNI_8_LC_6_10_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNIEJ7F_LC_5_11_5/in1" to pin "clock_12MHz_ibuf_RNIEJ7F_LC_5_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_8_c_RNICJ1A_LC_5_11_0/in1" to pin "un2_clock_divider_cry_8_c_RNICJ1A_LC_5_11_0/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_8_c_RNICJ1A_0_LC_4_11_2/in0" to pin "un2_clock_divider_cry_8_c_RNICJ1A_0_LC_4_11_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_7_c_RNI_LC_5_10_7/in1" to pin "un2_clock_divider_cry_7_c_RNI_LC_5_10_7/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_7_c_RNI_0_LC_4_11_0/in0" to pin "un2_clock_divider_cry_7_c_RNI_0_LC_4_11_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_5_LC_4_11_1/in1" to pin "clock_12MHz_ibuf_RNI2065_5_LC_4_11_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_0_LC_4_10_3/in0" to pin "clock_12MHz_ibuf_RNI_0_LC_4_10_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_0_LC_4_10_3/in0" to pin "clock_12MHz_ibuf_RNI_0_LC_4_10_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_4_LC_4_10_5/in1" to pin "clock_12MHz_ibuf_RNI2065_4_LC_4_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI750F_LC_4_10_1/in1" to pin "clock_12MHz_ibuf_RNI750F_LC_4_10_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_2_c_RNI67R9_0_LC_6_10_5/in2" to pin "un2_clock_divider_cry_2_c_RNI67R9_0_LC_6_10_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_12_c_RNINDF2_LC_5_11_4/in0" to pin "un2_clock_divider_cry_12_c_RNINDF2_LC_5_11_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_10_c_RNI_0_LC_6_11_0/in1" to pin "un2_clock_divider_cry_10_c_RNI_0_LC_6_11_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_0_c_RNIHS58_0_LC_12_12_7/in1" to pin "un16_x_cry_3_0_c_RNIHS58_0_LC_12_12_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_12_12_6/in3" to pin "un16_x_cry_8_c_RNI_LC_12_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_1_c_RNID1U1_1_LC_9_12_6/in1" to pin "un3_y_cry_1_c_RNID1U1_1_LC_9_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_1_c_RNID1U1_1_LC_9_12_6/in2" to pin "un3_y_cry_1_c_RNID1U1_1_LC_9_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_2_c_RNIE3V1_1_LC_9_12_3/in1" to pin "un3_y_cry_2_c_RNIE3V1_1_LC_9_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_2_c_RNI_LC_9_10_0/in1" to pin "un3_y_cry_2_c_RNI_LC_9_10_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_8_c_RNIKF52_1_LC_9_12_0/in1" to pin "un3_y_cry_8_c_RNIKF52_1_LC_9_12_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_2_c_RNIE3V1_0_LC_9_12_2/in2" to pin "un3_y_cry_2_c_RNIE3V1_0_LC_9_12_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_8_c_RNIKF52_0_LC_9_12_1/in2" to pin "un3_y_cry_8_c_RNIKF52_0_LC_9_12_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_4_LC_9_11_7/in0" to pin "un16_x_cry_8_c_RNI_4_LC_9_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_3_c_RNI_1_LC_9_11_3/in1" to pin "un3_y_cry_3_c_RNI_1_LC_9_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_2_c_RNIE3V1_LC_8_11_2/carryin" to pin "un3_y_cry_2_c_RNIE3V1_LC_8_11_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_2_c_RNIE3V1_0_LC_9_12_2/in0" to pin "un3_y_cry_2_c_RNIE3V1_0_LC_9_12_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_3_LC_9_11_6/in1" to pin "un16_x_cry_8_c_RNI_3_LC_9_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_4_c_RNI_2_LC_9_11_5/in3" to pin "un3_y_cry_4_c_RNI_2_LC_9_11_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_3_c_RNI_1_LC_9_11_3/in0" to pin "un3_y_cry_3_c_RNI_1_LC_9_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_8_c_RNIKF52_LC_8_12_0/in0" to pin "un3_y_cry_8_c_RNIKF52_LC_8_12_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_2_c_RNIE3V1_0_LC_9_12_2/in3" to pin "un3_y_cry_2_c_RNIE3V1_0_LC_9_12_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_7_c_RNIJD42_LC_8_11_7/in1" to pin "un3_y_cry_7_c_RNIJD42_LC_8_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_6_c_RNIIB32_LC_8_11_6/in1" to pin "un3_y_cry_6_c_RNIIB32_LC_8_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_5_c_RNIH922_LC_8_11_5/in1" to pin "un3_y_cry_5_c_RNIH922_LC_8_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_4_c_RNIG712_LC_8_11_4/in1" to pin "un3_y_cry_4_c_RNIG712_LC_8_11_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_3_c_RNI_LC_8_11_3/in1" to pin "un3_y_cry_3_c_RNI_LC_8_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI756D_LC_11_13_0/in0" to pin "un16_x_cry_8_c_RNI756D_LC_11_13_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_12_12_6/in1" to pin "un16_x_cry_8_c_RNI_LC_12_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_7_c_RNI635D_LC_11_12_7/in1" to pin "un16_x_cry_7_c_RNI635D_LC_11_12_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_12_12_6/in2" to pin "un16_x_cry_8_c_RNI_LC_12_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_LC_11_12_6/in1" to pin "un16_x_cry_6_c_RNI514D_LC_11_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_12_12_5/in2" to pin "un16_x_cry_1_c_RNIIC421_LC_12_12_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI4V2D_LC_11_12_5/in1" to pin "un16_x_cry_5_c_RNI4V2D_LC_11_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_12_12_5/in1" to pin "un16_x_cry_1_c_RNIIC421_LC_12_12_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_4_c_RNI3T1D_LC_11_12_4/in1" to pin "un16_x_cry_4_c_RNI3T1D_LC_11_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_0_c_RNIHS58_0_LC_12_12_7/in0" to pin "un16_x_cry_3_0_c_RNIHS58_0_LC_12_12_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_0_c_RNIHS58_LC_11_12_3/in1" to pin "un16_x_cry_3_0_c_RNIHS58_LC_11_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_2_c_RNI1PVC_0_LC_11_13_6/in1" to pin "un16_x_cry_2_c_RNI1PVC_0_LC_11_13_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_12_12_5/in0" to pin "un16_x_cry_1_c_RNIIC421_LC_12_12_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_12_LC_11_13_4/in1" to pin "un16_x_cry_8_c_RNI_12_LC_11_13_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_LC_11_12_1/in1" to pin "un16_x_cry_1_c_RNI0NUC_LC_11_12_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_9_LC_11_13_3/in1" to pin "un16_x_cry_8_c_RNI_9_LC_11_13_3/lcout" to break the combinatorial loop
Read device time: 4
I1209: Started routing
I1223: Total Nets : 305 
I1212: Iteration  1 :   135 unrouted : 0 seconds
I1212: Iteration  2 :    15 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 11 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "clock_12MHz_ibuf_RNI_12_LC_7_11_4", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "clock_12MHz_ibuf_RNI_LC_7_11_1", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "un2_clock_divider_cry_12_c_RNINDF2_LC_5_11_4", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "clock_12MHz_ibuf_RNI2065_4_LC_4_10_5", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "debug_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clock_12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_4_LC_4_10_5/in2" to pin "clock_12MHz_ibuf_RNI2065_4_LC_4_10_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_4_LC_4_10_5/in3" to pin "clock_12MHz_ibuf_RNI2065_4_LC_4_10_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_4_LC_4_10_5/in3" to pin "clock_12MHz_ibuf_RNI2065_4_LC_4_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_23_LC_4_10_4/in2" to pin "clock_12MHz_ibuf_RNI_23_LC_4_10_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_LC_4_11_7/in0" to pin "clock_12MHz_ibuf_RNI2065_LC_4_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_5_LC_4_11_6/in3" to pin "clock_12MHz_ibuf_RNI_5_LC_4_11_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_2_LC_4_10_6/in0" to pin "clock_12MHz_ibuf_RNI_2_LC_4_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_0_LC_4_10_3/in2" to pin "clock_12MHz_ibuf_RNI_0_LC_4_10_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_2_LC_6_11_1/in0" to pin "clock_12MHz_ibuf_RNI2065_2_LC_6_11_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_10_c_RNI_0_LC_6_11_0/in2" to pin "un2_clock_divider_cry_10_c_RNI_0_LC_6_11_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_LC_7_11_1/in2" to pin "clock_12MHz_ibuf_RNI_LC_7_11_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_0_LC_7_11_0/in3" to pin "clock_12MHz_ibuf_RNI2065_0_LC_7_11_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_6_LC_7_11_7/in1" to pin "clock_12MHz_ibuf_RNI2065_6_LC_7_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_1_LC_6_11_7/in0" to pin "clock_12MHz_ibuf_RNI2065_1_LC_6_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_15_LC_6_11_6/in3" to pin "clock_12MHz_ibuf_RNI_15_LC_6_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_12_c_RNINDF2_0_LC_6_11_4/in2" to pin "un2_clock_divider_cry_12_c_RNINDF2_0_LC_6_11_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_11_c_RNI_0_LC_5_11_7/in2" to pin "un2_clock_divider_cry_11_c_RNI_0_LC_5_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_5_LC_4_11_6/in1" to pin "clock_12MHz_ibuf_RNI_5_LC_4_11_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_5_LC_4_11_1/in0" to pin "clock_12MHz_ibuf_RNI2065_5_LC_4_11_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_0_LC_4_10_3/in3" to pin "clock_12MHz_ibuf_RNI_0_LC_4_10_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_7_c_RNI_LC_5_10_7/in1" to pin "un2_clock_divider_cry_7_c_RNI_LC_5_10_7/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_7_c_RNI_0_LC_4_11_0/in3" to pin "un2_clock_divider_cry_7_c_RNI_0_LC_4_11_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNIEJ7F_LC_5_11_5/in0" to pin "clock_12MHz_ibuf_RNIEJ7F_LC_5_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_8_c_RNICJ1A_LC_5_11_0/in1" to pin "un2_clock_divider_cry_8_c_RNICJ1A_LC_5_11_0/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_8_c_RNICJ1A_0_LC_4_11_2/in3" to pin "un2_clock_divider_cry_8_c_RNICJ1A_0_LC_4_11_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_6_LC_6_10_1/in1" to pin "clock_12MHz_ibuf_RNI_6_LC_6_10_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI871F_LC_6_10_6/in0" to pin "clock_12MHz_ibuf_RNI871F_LC_6_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_2_c_RNI67R9_LC_5_10_2/in1" to pin "un2_clock_divider_cry_2_c_RNI67R9_LC_5_10_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_2_c_RNI67R9_0_LC_6_10_5/in3" to pin "un2_clock_divider_cry_2_c_RNI67R9_0_LC_6_10_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI750F_LC_4_10_1/in3" to pin "clock_12MHz_ibuf_RNI750F_LC_4_10_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_1_c_RNI55Q9_LC_5_10_1/in1" to pin "un2_clock_divider_cry_1_c_RNI55Q9_LC_5_10_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_1_c_RNI55Q9_0_LC_6_10_7/in2" to pin "un2_clock_divider_cry_1_c_RNI55Q9_0_LC_6_10_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_23_LC_4_10_4/in1" to pin "clock_12MHz_ibuf_RNI_23_LC_4_10_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_5_LC_4_11_6/in0" to pin "clock_12MHz_ibuf_RNI_5_LC_4_11_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_8_c_RNICJ1A_0_LC_4_11_2/in0" to pin "un2_clock_divider_cry_8_c_RNICJ1A_0_LC_4_11_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_3_LC_4_11_5/in0" to pin "clock_12MHz_ibuf_RNI2065_3_LC_4_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_9_c_RNI_LC_5_11_1/in1" to pin "un2_clock_divider_cry_9_c_RNI_LC_5_11_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_9_c_RNI_0_LC_4_11_4/in3" to pin "un2_clock_divider_cry_9_c_RNI_0_LC_4_11_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_6_LC_6_10_1/in0" to pin "clock_12MHz_ibuf_RNI_6_LC_6_10_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_8_LC_6_10_4/in3" to pin "clock_12MHz_ibuf_RNI_8_LC_6_10_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_12_c_RNINDF2_0_LC_6_11_4/in3" to pin "un2_clock_divider_cry_12_c_RNINDF2_0_LC_6_11_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI992F_LC_5_9_1/in0" to pin "clock_12MHz_ibuf_RNI992F_LC_5_9_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_3_c_RNI79S9_LC_5_10_3/in1" to pin "un2_clock_divider_cry_3_c_RNI79S9_LC_5_10_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_3_c_RNI79S9_0_LC_5_9_0/in2" to pin "un2_clock_divider_cry_3_c_RNI79S9_0_LC_5_9_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_3_LC_4_10_7/in1" to pin "clock_12MHz_ibuf_RNI_3_LC_4_10_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNIAB3F_LC_5_9_3/in0" to pin "clock_12MHz_ibuf_RNIAB3F_LC_5_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_4_c_RNI8BT9_LC_5_10_4/in1" to pin "un2_clock_divider_cry_4_c_RNI8BT9_LC_5_10_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_4_c_RNI8BT9_0_LC_5_9_2/in2" to pin "un2_clock_divider_cry_4_c_RNI8BT9_0_LC_5_9_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_0_LC_4_10_3/in1" to pin "clock_12MHz_ibuf_RNI_0_LC_4_10_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNIBD4F_LC_5_9_5/in0" to pin "clock_12MHz_ibuf_RNIBD4F_LC_5_9_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_5_c_RNI9DU9_LC_5_10_5/in1" to pin "un2_clock_divider_cry_5_c_RNI9DU9_LC_5_10_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_5_c_RNI9DU9_0_LC_5_9_4/in2" to pin "un2_clock_divider_cry_5_c_RNI9DU9_0_LC_5_9_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_3_LC_4_10_7/in0" to pin "clock_12MHz_ibuf_RNI_3_LC_4_10_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNICF5F_LC_5_9_7/in0" to pin "clock_12MHz_ibuf_RNICF5F_LC_5_9_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_6_c_RNIAFV9_LC_5_10_6/in1" to pin "un2_clock_divider_cry_6_c_RNIAFV9_LC_5_10_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_6_c_RNIAFV9_0_LC_5_9_6/in2" to pin "un2_clock_divider_cry_6_c_RNIAFV9_0_LC_5_9_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_3_LC_4_10_7/in2" to pin "clock_12MHz_ibuf_RNI_3_LC_4_10_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_23_LC_4_10_4/in0" to pin "clock_12MHz_ibuf_RNI_23_LC_4_10_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_6_LC_6_10_1/in2" to pin "clock_12MHz_ibuf_RNI_6_LC_6_10_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_11_c_RNI_LC_5_11_3/in1" to pin "un2_clock_divider_cry_11_c_RNI_LC_5_11_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_11_c_RNI_0_LC_5_11_7/in3" to pin "un2_clock_divider_cry_11_c_RNI_0_LC_5_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_10_c_RNI_LC_5_11_2/in1" to pin "un2_clock_divider_cry_10_c_RNI_LC_5_11_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_10_c_RNI_0_LC_6_11_0/in1" to pin "un2_clock_divider_cry_10_c_RNI_0_LC_6_11_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNIPDL7_LC_6_11_5/in0" to pin "clock_12MHz_ibuf_RNIPDL7_LC_6_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_clock_divider_cry_12_c_RNINDF2_LC_5_11_4/in0" to pin "un2_clock_divider_cry_12_c_RNINDF2_LC_5_11_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_0_c_RNIHS58_0_LC_12_12_7/in2" to pin "un16_x_cry_3_0_c_RNIHS58_0_LC_12_12_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI756D_LC_11_13_0/in1" to pin "un16_x_cry_8_c_RNI756D_LC_11_13_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_1_c_RNID1U1_1_LC_9_12_6/in3" to pin "un3_y_cry_1_c_RNID1U1_1_LC_9_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_4_LC_9_11_7/in3" to pin "un16_x_cry_8_c_RNI_4_LC_9_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_4_c_RNI_2_LC_9_11_5/in3" to pin "un3_y_cry_4_c_RNI_2_LC_9_11_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_1_c_RNID1U1_1_LC_9_12_6/in2" to pin "un3_y_cry_1_c_RNID1U1_1_LC_9_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_2_c_RNIE3V1_1_LC_9_12_3/in3" to pin "un3_y_cry_2_c_RNIE3V1_1_LC_9_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_2_c_RNI_LC_9_10_0/in1" to pin "un3_y_cry_2_c_RNI_LC_9_10_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_8_c_RNIKF52_1_LC_9_12_0/in3" to pin "un3_y_cry_8_c_RNIKF52_1_LC_9_12_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_3_c_RNI_1_LC_9_11_3/in1" to pin "un3_y_cry_3_c_RNI_1_LC_9_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_8_c_RNIKF52_LC_8_12_0/in1" to pin "un3_y_cry_8_c_RNIKF52_LC_8_12_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_7_c_RNIJD42_LC_8_11_7/in1" to pin "un3_y_cry_7_c_RNIJD42_LC_8_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_4_c_RNI_2_LC_9_11_5/in2" to pin "un3_y_cry_4_c_RNI_2_LC_9_11_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_2_c_RNIE3V1_0_LC_9_12_2/in0" to pin "un3_y_cry_2_c_RNIE3V1_0_LC_9_12_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_6_c_RNIIB32_LC_8_11_6/in1" to pin "un3_y_cry_6_c_RNIIB32_LC_8_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_5_c_RNIH922_LC_8_11_5/in1" to pin "un3_y_cry_5_c_RNIH922_LC_8_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_4_c_RNIG712_LC_8_11_4/in1" to pin "un3_y_cry_4_c_RNIG712_LC_8_11_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_3_c_RNI_LC_8_11_3/in1" to pin "un3_y_cry_3_c_RNI_LC_8_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_3_c_RNI_1_LC_9_11_3/in0" to pin "un3_y_cry_3_c_RNI_1_LC_9_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_2_c_RNIE3V1_0_LC_9_12_2/in1" to pin "un3_y_cry_2_c_RNIE3V1_0_LC_9_12_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_3_LC_9_11_6/in0" to pin "un16_x_cry_8_c_RNI_3_LC_9_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un3_y_cry_4_c_RNI_2_LC_9_11_5/in1" to pin "un3_y_cry_4_c_RNI_2_LC_9_11_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_12_12_6/in1" to pin "un16_x_cry_8_c_RNI_LC_12_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_7_c_RNI635D_LC_11_12_7/in1" to pin "un16_x_cry_7_c_RNI635D_LC_11_12_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_12_12_6/in3" to pin "un16_x_cry_8_c_RNI_LC_12_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_LC_11_12_6/in1" to pin "un16_x_cry_6_c_RNI514D_LC_11_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_12_12_6/in0" to pin "un16_x_cry_8_c_RNI_LC_12_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI4V2D_LC_11_12_5/in1" to pin "un16_x_cry_5_c_RNI4V2D_LC_11_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_12_12_5/in0" to pin "un16_x_cry_1_c_RNIIC421_LC_12_12_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_4_c_RNI3T1D_LC_11_12_4/in1" to pin "un16_x_cry_4_c_RNI3T1D_LC_11_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_12_12_5/in1" to pin "un16_x_cry_1_c_RNIIC421_LC_12_12_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_0_c_RNIHS58_0_LC_12_12_7/in3" to pin "un16_x_cry_3_0_c_RNIHS58_0_LC_12_12_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_0_c_RNIHS58_LC_11_12_3/in1" to pin "un16_x_cry_3_0_c_RNIHS58_LC_11_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_12_12_5/in2" to pin "un16_x_cry_1_c_RNIIC421_LC_12_12_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_2_c_RNI1PVC_LC_11_12_2/in1" to pin "un16_x_cry_2_c_RNI1PVC_LC_11_12_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_0_LC_11_11_7/in0" to pin "un16_x_cry_1_c_RNI0NUC_0_LC_11_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_7_LC_11_13_1/in0" to pin "un16_x_cry_8_c_RNI_7_LC_11_13_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_9_LC_11_13_3/in0" to pin "un16_x_cry_8_c_RNI_9_LC_11_13_3/lcout" to break the combinatorial loop
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 4 (sec)
bitmap succeed.
19:08:46
