// Seed: 1975270561
module module_0 ();
endmodule
module module_1 #(
    parameter id_3 = 32'd24,
    parameter id_6 = 32'd15
) (
    output tri0  id_0,
    output tri1  id_1,
    output tri   id_2,
    input  tri   _id_3,
    input  uwire id_4,
    output uwire id_5,
    output wire  _id_6
);
  module_0 modCall_1 ();
  logic [id_3 : id_6] id_8;
  ;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  module_0 modCall_1 ();
  output wire id_2;
  input wire id_1;
  rpmos id_4 (id_3, -1, id_3, id_2, 1'b0, id_1);
endmodule
