(kicad_pcb (version 20171130) (host pcbnew 5.1.5+dfsg1-2build2)

  (general
    (thickness 1.6)
    (drawings 15)
    (tracks 0)
    (zones 0)
    (modules 3)
    (nets 53)
  )

  (page A4)
  (layers
    (0 F.Cu signal)
    (31 B.Cu signal)
    (32 B.Adhes user)
    (33 F.Adhes user)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (41 Cmts.User user)
    (42 Eco1.User user)
    (43 Eco2.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.25)
    (trace_clearance 0.2)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.2)
    (via_size 0.8)
    (via_drill 0.4)
    (via_min_size 0.4)
    (via_min_drill 0.3)
    (uvia_size 0.3)
    (uvia_drill 0.1)
    (uvias_allowed no)
    (uvia_min_size 0.2)
    (uvia_min_drill 0.1)
    (edge_width 0.05)
    (segment_width 0.2)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.12)
    (mod_text_size 1 1)
    (mod_text_width 0.15)
    (pad_size 1.524 1.524)
    (pad_drill 0.762)
    (pad_to_mask_clearance 0.051)
    (solder_mask_min_width 0.25)
    (aux_axis_origin 0 0)
    (visible_elements FFFFFF7F)
    (pcbplotparams
      (layerselection 0x010fc_ffffffff)
      (usegerberextensions false)
      (usegerberattributes false)
      (usegerberadvancedattributes false)
      (creategerberjobfile false)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15.000000)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 1)
      (scaleselection 1)
      (outputdirectory ""))
  )

  (net 0 "")
  (net 1 "Net-(J1-Pad1)")
  (net 2 "Net-(J1-Pad3)")
  (net 3 "Net-(J1-Pad5)")
  (net 4 "Net-(J1-Pad7)")
  (net 5 "Net-(J1-Pad9)")
  (net 6 "Net-(J1-Pad11)")
  (net 7 "Net-(J1-Pad13)")
  (net 8 "Net-(J1-Pad15)")
  (net 9 "Net-(J1-Pad2)")
  (net 10 "Net-(J1-Pad17)")
  (net 11 "Net-(J1-Pad4)")
  (net 12 "Net-(J1-Pad6)")
  (net 13 "Net-(J1-Pad8)")
  (net 14 "Net-(J1-Pad10)")
  (net 15 "Net-(J1-Pad12)")
  (net 16 "Net-(J1-Pad14)")
  (net 17 "Net-(J1-Pad16)")
  (net 18 "Net-(J1-Pad19)")
  (net 19 "Net-(J1-Pad21)")
  (net 20 "Net-(J1-Pad23)")
  (net 21 "Net-(J1-Pad25)")
  (net 22 "Net-(J1-Pad27)")
  (net 23 "Net-(J1-Pad29)")
  (net 24 "Net-(J1-Pad31)")
  (net 25 "Net-(J1-Pad33)")
  (net 26 "Net-(J1-Pad35)")
  (net 27 "Net-(J1-Pad37)")
  (net 28 "Net-(J1-Pad39)")
  (net 29 "Net-(J1-Pad41)")
  (net 30 "Net-(J1-Pad43)")
  (net 31 "Net-(J1-Pad45)")
  (net 32 "Net-(J1-Pad47)")
  (net 33 "Net-(J1-Pad49)")
  (net 34 "Net-(J1-Pad51)")
  (net 35 "Net-(J1-Pad18)")
  (net 36 "Net-(J1-Pad20)")
  (net 37 "Net-(J1-Pad22)")
  (net 38 "Net-(J1-Pad24)")
  (net 39 "Net-(J1-Pad26)")
  (net 40 "Net-(J1-Pad28)")
  (net 41 "Net-(J1-Pad30)")
  (net 42 "Net-(J1-Pad32)")
  (net 43 "Net-(J1-Pad34)")
  (net 44 "Net-(J1-Pad36)")
  (net 45 "Net-(J1-Pad38)")
  (net 46 "Net-(J1-Pad40)")
  (net 47 "Net-(J1-Pad42)")
  (net 48 "Net-(J1-Pad44)")
  (net 49 "Net-(J1-Pad46)")
  (net 50 "Net-(J1-Pad48)")
  (net 51 "Net-(J1-Pad50)")
  (net 52 "Net-(J1-Pad52)")

  (net_class Default "This is the default net class."
    (clearance 0.2)
    (trace_width 0.25)
    (via_dia 0.8)
    (via_drill 0.4)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (add_net "Net-(J1-Pad1)")
    (add_net "Net-(J1-Pad10)")
    (add_net "Net-(J1-Pad11)")
    (add_net "Net-(J1-Pad12)")
    (add_net "Net-(J1-Pad13)")
    (add_net "Net-(J1-Pad14)")
    (add_net "Net-(J1-Pad15)")
    (add_net "Net-(J1-Pad16)")
    (add_net "Net-(J1-Pad17)")
    (add_net "Net-(J1-Pad18)")
    (add_net "Net-(J1-Pad19)")
    (add_net "Net-(J1-Pad2)")
    (add_net "Net-(J1-Pad20)")
    (add_net "Net-(J1-Pad21)")
    (add_net "Net-(J1-Pad22)")
    (add_net "Net-(J1-Pad23)")
    (add_net "Net-(J1-Pad24)")
    (add_net "Net-(J1-Pad25)")
    (add_net "Net-(J1-Pad26)")
    (add_net "Net-(J1-Pad27)")
    (add_net "Net-(J1-Pad28)")
    (add_net "Net-(J1-Pad29)")
    (add_net "Net-(J1-Pad3)")
    (add_net "Net-(J1-Pad30)")
    (add_net "Net-(J1-Pad31)")
    (add_net "Net-(J1-Pad32)")
    (add_net "Net-(J1-Pad33)")
    (add_net "Net-(J1-Pad34)")
    (add_net "Net-(J1-Pad35)")
    (add_net "Net-(J1-Pad36)")
    (add_net "Net-(J1-Pad37)")
    (add_net "Net-(J1-Pad38)")
    (add_net "Net-(J1-Pad39)")
    (add_net "Net-(J1-Pad4)")
    (add_net "Net-(J1-Pad40)")
    (add_net "Net-(J1-Pad41)")
    (add_net "Net-(J1-Pad42)")
    (add_net "Net-(J1-Pad43)")
    (add_net "Net-(J1-Pad44)")
    (add_net "Net-(J1-Pad45)")
    (add_net "Net-(J1-Pad46)")
    (add_net "Net-(J1-Pad47)")
    (add_net "Net-(J1-Pad48)")
    (add_net "Net-(J1-Pad49)")
    (add_net "Net-(J1-Pad5)")
    (add_net "Net-(J1-Pad50)")
    (add_net "Net-(J1-Pad51)")
    (add_net "Net-(J1-Pad52)")
    (add_net "Net-(J1-Pad6)")
    (add_net "Net-(J1-Pad7)")
    (add_net "Net-(J1-Pad8)")
    (add_net "Net-(J1-Pad9)")
  )

  (module PIN_ARRAY_1 (layer F.Cu) (tedit 54A913CF) (tstamp 602ABEFE)
    (at 163.14 77.57)
    (descr "1 pin")
    (tags "CONN DEV")
    (path /54A7DBE8)
    (fp_text reference MOUNTING_HOLE2 (at 0 -1.905) (layer F.SilkS) hide
      (effects (font (size 0.762 0.762) (thickness 0.1524)))
    )
    (fp_text value CONN_1 (at 0 -1.905) (layer F.SilkS) hide
      (effects (font (size 0.762 0.762) (thickness 0.1524)))
    )
    (fp_line (start 1.27 -1.27) (end 1.27 1.27) (layer F.SilkS) (width 0.1524))
    (fp_line (start -1.27 1.27) (end -1.27 -1.27) (layer F.SilkS) (width 0.1524))
    (fp_line (start -1.27 -1.27) (end 1.27 -1.27) (layer F.SilkS) (width 0.1524))
    (fp_line (start 1.27 1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.1524))
    (pad 1 thru_hole rect (at 0 0) (size 5.8 5.8) (drill 2.6) (layers *.Cu *.Mask F.SilkS)
      (solder_mask_margin 0.1524) (clearance 0.1524))
  )

  (module PIN_ARRAY_1 (layer F.Cu) (tedit 54A913A9) (tstamp 602ABEF6)
    (at 163.14 53.37)
    (descr "1 pin")
    (tags "CONN DEV")
    (path /54A7DBF7)
    (fp_text reference MOUNTING_HOLE1 (at 0 -1.905) (layer F.SilkS) hide
      (effects (font (size 0.762 0.762) (thickness 0.1524)))
    )
    (fp_text value CONN_1 (at 0 -1.905) (layer F.SilkS) hide
      (effects (font (size 0.762 0.762) (thickness 0.1524)))
    )
    (fp_line (start 1.27 -1.27) (end 1.27 1.27) (layer F.SilkS) (width 0.1524))
    (fp_line (start -1.27 1.27) (end -1.27 -1.27) (layer F.SilkS) (width 0.1524))
    (fp_line (start -1.27 -1.27) (end 1.27 -1.27) (layer F.SilkS) (width 0.1524))
    (fp_line (start 1.27 1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.1524))
    (pad 1 thru_hole rect (at 0 0) (size 5.8 5.8) (drill 2.6) (layers *.Cu *.Mask F.SilkS)
      (solder_mask_margin 0.1524) (clearance 0.1524))
  )

  (module mini-PCIe:miniPCIeConn locked (layer F.Cu) (tedit 54A91326) (tstamp 602D8326)
    (at 116.47678 61.6075)
    (path /602A6AB9)
    (fp_text reference J1 (at 2.5654 -3.2512 90) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value PCIE-MINI (at 2.8194 5.9182 90) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 -7.95) (size 2.3 0.6) (layers F.Cu F.Paste F.Mask)
      (net 1 "Net-(J1-Pad1)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 3 smd rect (at 0 -7.15) (size 2.3 0.6) (layers F.Cu F.Paste F.Mask)
      (net 2 "Net-(J1-Pad3)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 5 smd rect (at 0 -6.35) (size 2.3 0.6) (layers F.Cu F.Paste F.Mask)
      (net 3 "Net-(J1-Pad5)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 7 smd rect (at 0 -5.55) (size 2.3 0.6) (layers F.Cu F.Paste F.Mask)
      (net 4 "Net-(J1-Pad7)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 9 smd rect (at 0 -4.75) (size 2.3 0.6) (layers F.Cu F.Paste F.Mask)
      (net 5 "Net-(J1-Pad9)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 11 smd rect (at 0 -3.95) (size 2.3 0.6) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(J1-Pad11)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 13 smd rect (at 0 -3.15) (size 2.3 0.6) (layers F.Cu F.Paste F.Mask)
      (net 7 "Net-(J1-Pad13)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 15 smd rect (at 0 -2.35) (size 2.3 0.6) (layers F.Cu F.Paste F.Mask)
      (net 8 "Net-(J1-Pad15)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 2 smd rect (at 0 -7.55) (size 2.3 0.6) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(J1-Pad2)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 17 smd rect (at 0 1.65) (size 2.3 0.6) (layers F.Cu F.Paste F.Mask)
      (net 10 "Net-(J1-Pad17)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 4 smd rect (at 0 -6.75) (size 2.3 0.6) (layers B.Cu B.Paste B.Mask)
      (net 11 "Net-(J1-Pad4)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 6 smd rect (at 0 -5.95) (size 2.3 0.6) (layers B.Cu B.Paste B.Mask)
      (net 12 "Net-(J1-Pad6)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 8 smd rect (at 0 -5.15) (size 2.3 0.6) (layers B.Cu B.Paste B.Mask)
      (net 13 "Net-(J1-Pad8)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 10 smd rect (at 0 -4.35) (size 2.3 0.6) (layers B.Cu B.Paste B.Mask)
      (net 14 "Net-(J1-Pad10)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 12 smd rect (at 0 -3.55) (size 2.3 0.6) (layers B.Cu B.Paste B.Mask)
      (net 15 "Net-(J1-Pad12)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 14 smd rect (at 0 -2.75) (size 2.3 0.6) (layers B.Cu B.Paste B.Mask)
      (net 16 "Net-(J1-Pad14)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 16 smd rect (at 0 -1.95) (size 2.3 0.6) (layers B.Cu B.Paste B.Mask)
      (net 17 "Net-(J1-Pad16)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 19 smd rect (at 0 2.45) (size 2.3 0.6) (layers F.Cu F.Paste F.Mask)
      (net 18 "Net-(J1-Pad19)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 21 smd rect (at 0 3.25) (size 2.3 0.6) (layers F.Cu F.Paste F.Mask)
      (net 19 "Net-(J1-Pad21)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 23 smd rect (at 0 4.05) (size 2.3 0.6) (layers F.Cu F.Paste F.Mask)
      (net 20 "Net-(J1-Pad23)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 25 smd rect (at 0 4.85) (size 2.3 0.6) (layers F.Cu F.Paste F.Mask)
      (net 21 "Net-(J1-Pad25)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 27 smd rect (at 0 5.65) (size 2.3 0.6) (layers F.Cu F.Paste F.Mask)
      (net 22 "Net-(J1-Pad27)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 29 smd rect (at 0 6.45) (size 2.3 0.6) (layers F.Cu F.Paste F.Mask)
      (net 23 "Net-(J1-Pad29)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 31 smd rect (at 0 7.25) (size 2.3 0.6) (layers F.Cu F.Paste F.Mask)
      (net 24 "Net-(J1-Pad31)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 33 smd rect (at 0 8.05) (size 2.3 0.6) (layers F.Cu F.Paste F.Mask)
      (net 25 "Net-(J1-Pad33)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 35 smd rect (at 0 8.85) (size 2.3 0.6) (layers F.Cu F.Paste F.Mask)
      (net 26 "Net-(J1-Pad35)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 37 smd rect (at 0 9.65) (size 2.3 0.6) (layers F.Cu F.Paste F.Mask)
      (net 27 "Net-(J1-Pad37)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 39 smd rect (at 0 10.45) (size 2.3 0.6) (layers F.Cu F.Paste F.Mask)
      (net 28 "Net-(J1-Pad39)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 41 smd rect (at 0 11.25) (size 2.3 0.6) (layers F.Cu F.Paste F.Mask)
      (net 29 "Net-(J1-Pad41)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 43 smd rect (at 0 12.05) (size 2.3 0.6) (layers F.Cu F.Paste F.Mask)
      (net 30 "Net-(J1-Pad43)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 45 smd rect (at 0 12.85) (size 2.3 0.6) (layers F.Cu F.Paste F.Mask)
      (net 31 "Net-(J1-Pad45)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 47 smd rect (at 0 13.65) (size 2.3 0.6) (layers F.Cu F.Paste F.Mask)
      (net 32 "Net-(J1-Pad47)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 49 smd rect (at 0 14.45) (size 2.3 0.6) (layers F.Cu F.Paste F.Mask)
      (net 33 "Net-(J1-Pad49)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 51 smd rect (at 0 15.25) (size 2.3 0.6) (layers F.Cu F.Paste F.Mask)
      (net 34 "Net-(J1-Pad51)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 18 smd rect (at 0 2.05) (size 2.3 0.6) (layers B.Cu B.Paste B.Mask)
      (net 35 "Net-(J1-Pad18)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 20 smd rect (at 0 2.85) (size 2.3 0.6) (layers B.Cu B.Paste B.Mask)
      (net 36 "Net-(J1-Pad20)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 22 smd rect (at 0 3.65) (size 2.3 0.6) (layers B.Cu B.Paste B.Mask)
      (net 37 "Net-(J1-Pad22)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 24 smd rect (at 0 4.45) (size 2.3 0.6) (layers B.Cu B.Paste B.Mask)
      (net 38 "Net-(J1-Pad24)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 26 smd rect (at 0 5.25) (size 2.3 0.6) (layers B.Cu B.Paste B.Mask)
      (net 39 "Net-(J1-Pad26)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 28 smd rect (at 0 6.05) (size 2.3 0.6) (layers B.Cu B.Paste B.Mask)
      (net 40 "Net-(J1-Pad28)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 30 smd rect (at 0 6.85) (size 2.3 0.6) (layers B.Cu B.Paste B.Mask)
      (net 41 "Net-(J1-Pad30)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 32 smd rect (at 0 7.65) (size 2.3 0.6) (layers B.Cu B.Paste B.Mask)
      (net 42 "Net-(J1-Pad32)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 34 smd rect (at 0 8.45) (size 2.3 0.6) (layers B.Cu B.Paste B.Mask)
      (net 43 "Net-(J1-Pad34)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 36 smd rect (at 0 9.25) (size 2.3 0.6) (layers B.Cu B.Paste B.Mask)
      (net 44 "Net-(J1-Pad36)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 38 smd rect (at 0 10.05) (size 2.3 0.6) (layers B.Cu B.Paste B.Mask)
      (net 45 "Net-(J1-Pad38)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 40 smd rect (at 0 10.85) (size 2.3 0.6) (layers B.Cu B.Paste B.Mask)
      (net 46 "Net-(J1-Pad40)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 42 smd rect (at 0 11.65) (size 2.3 0.6) (layers B.Cu B.Paste B.Mask)
      (net 47 "Net-(J1-Pad42)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 44 smd rect (at 0 12.45) (size 2.3 0.6) (layers B.Cu B.Paste B.Mask)
      (net 48 "Net-(J1-Pad44)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 46 smd rect (at 0 13.25) (size 2.3 0.6) (layers B.Cu B.Paste B.Mask)
      (net 49 "Net-(J1-Pad46)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 48 smd rect (at 0 14.05) (size 2.3 0.6) (layers B.Cu B.Paste B.Mask)
      (net 50 "Net-(J1-Pad48)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 50 smd rect (at 0 14.85) (size 2.3 0.6) (layers B.Cu B.Paste B.Mask)
      (net 51 "Net-(J1-Pad50)") (solder_mask_margin 0.1) (clearance 0.1))
    (pad 52 smd rect (at 0 15.65) (size 2.3 0.6) (layers B.Cu B.Paste B.Mask)
      (net 52 "Net-(J1-Pad52)") (solder_mask_margin 0.1) (clearance 0.1))
  )

  (gr_arc (start 118.34 61.62) (end 118.34 60.87) (angle 90) (layer Edge.Cuts) (width 0.1) (tstamp 602ABE95))
  (gr_line (start 118.29 50.47) (end 118.29 51.82) (angle 90) (layer Edge.Cuts) (width 0.1) (tstamp 602ABE94))
  (gr_line (start 118.29 80.47) (end 118.29 79.12) (angle 90) (layer Edge.Cuts) (width 0.1) (tstamp 602ABE93))
  (gr_arc (start 117.49 79.12) (end 117.49 78.32) (angle 90) (layer Edge.Cuts) (width 0.1) (tstamp 602ABE92))
  (gr_arc (start 118.34 61.62) (end 119.09 61.62) (angle 90) (layer Edge.Cuts) (width 0.1) (tstamp 602ABE91))
  (gr_line (start 166.04 50.47) (end 166.04 80.47) (angle 90) (layer Edge.Cuts) (width 0.1) (tstamp 602ABE90))
  (gr_line (start 166.04 50.47) (end 118.29 50.47) (angle 90) (layer Edge.Cuts) (width 0.1) (tstamp 602ABE8F))
  (gr_line (start 166.04 80.47) (end 118.29 80.47) (angle 90) (layer Edge.Cuts) (width 0.1) (tstamp 602ABE8E))
  (gr_line (start 115.09 52.62) (end 115.09 60.87) (angle 90) (layer Edge.Cuts) (width 0.1) (tstamp 602ABE8D))
  (gr_line (start 115.09 78.32) (end 115.09 62.37) (angle 90) (layer Edge.Cuts) (width 0.1) (tstamp 602ABE8C))
  (gr_line (start 115.09 62.37) (end 118.34 62.37) (angle 90) (layer Edge.Cuts) (width 0.1) (tstamp 602ABE8B))
  (gr_arc (start 117.49 51.82) (end 118.29 51.82) (angle 90) (layer Edge.Cuts) (width 0.1) (tstamp 602ABE8A))
  (gr_line (start 117.49 78.32) (end 115.09 78.32) (angle 90) (layer Edge.Cuts) (width 0.1) (tstamp 602ABE89))
  (gr_line (start 117.49 52.62) (end 115.09 52.62) (angle 90) (layer Edge.Cuts) (width 0.1) (tstamp 602ABE88))
  (gr_line (start 115.09 60.87) (end 118.34 60.87) (angle 90) (layer Edge.Cuts) (width 0.1) (tstamp 602ABE87))

)
