<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>hls_xfft2real</TopModelName>
        <TargetClockPeriod>4.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.912</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1307</Best-caseLatency>
            <Average-caseLatency>1307</Average-caseLatency>
            <Worst-caseLatency>1309</Worst-caseLatency>
            <Best-caseRealTimeLatency>5.228 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>5.228 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>5.236 us</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>512</DataflowPipelineThroughput>
            <Interval-min>512</Interval-min>
            <Interval-max>512</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>10</BRAM_18K>
            <DSP>4</DSP>
            <FF>2254</FF>
            <LUT>8034</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>hls_xfft2real</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_deadlock</name>
            <Object>hls_xfft2real</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>hls_xfft2real</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>hls_xfft2real</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>hls_xfft2real</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>hls_xfft2real</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>hls_xfft2real</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>hls_xfft2real</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>din_TDATA</name>
            <Object>din</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>48</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_TVALID</name>
            <Object>din</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_TREADY</name>
            <Object>din</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_TDATA</name>
            <Object>dout</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>48</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_TVALID</name>
            <Object>dout</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_TREADY</name>
            <Object>dout</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>hls_xfft2real</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0</InstName>
                    <ModuleName>Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>90</ID>
                </Instance>
                <Instance>
                    <InstName>Loop_realfft_be_buffer_proc1_U0</InstName>
                    <ModuleName>Loop_realfft_be_buffer_proc1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>96</ID>
                    <BindInstances>i_fu_166_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Loop_realfft_be_descramble_proc2_U0</InstName>
                    <ModuleName>Loop_realfft_be_descramble_proc2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>106</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60</InstName>
                            <ModuleName>Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>60</ID>
                            <BindInstances>add_ln88_fu_221_p2 add_ln712_fu_508_p2 sub_ln712_fu_512_p2 sub_ln712_4_fu_231_p2 sub_ln712_1_fu_259_p2 ret_V_9_fu_316_p2 ret_V_6_fu_322_p2 sub_ln1201_fu_415_p2 sub_ln1201_1_fu_465_p2 ret_V_8_fu_270_p2 ret_V_7_fu_276_p2 sub_ln1201_2_fu_346_p2 sub_ln1201_3_fu_430_p2 r_V_5_fu_361_p2 sub_ln1201_4_fu_374_p2 sub_ln1201_5_fu_444_p2 sub_ln1201_6_fu_476_p2 mac_muladd_16s_15ns_31s_31_4_1_U11 mul_mul_16s_15ns_31_4_1_U9 mul_mul_16s_16s_31_4_1_U10 mac_muladd_16s_15ns_31s_31_4_1_U11 mac_mulsub_16s_16s_31s_31_4_1_U12 mac_mulsub_16s_16s_31s_31_4_1_U12 sub_ln712_2_fu_516_p2 p_r_M_real_V_1_fu_520_p2 sub_ln712_3_fu_524_p2 p_r_M_imag_V_1_fu_528_p2 sub_ln1201_7_fu_576_p2 sub_ln1201_8_fu_707_p2 sub_ln1201_9_fu_610_p2 sub_ln1201_10_fu_722_p2 sub_ln1201_11_fu_644_p2 sub_ln1201_12_fu_737_p2 sub_ln1201_13_fu_678_p2 sub_ln1201_14_fu_752_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>Loop_realfft_be_rev_real_hi_proc3_U0</InstName>
                    <ModuleName>Loop_realfft_be_rev_real_hi_proc3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>119</ID>
                    <BindInstances>add_ln116_fu_91_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Loop_realfft_be_stream_output_proc4_U0</InstName>
                    <ModuleName>Loop_realfft_be_stream_output_proc4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>126</ID>
                    <BindInstances>i_fu_98_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>real_spectrum_lo_i_U real_spectrum_hi_i_U descramble_buf_M_real_V_U descramble_buf_M_real_V_1_U descramble_buf_M_imag_V_U descramble_buf_M_imag_V_1_U real_spectrum_hi_buf_M_real_V_U real_spectrum_hi_buf_M_imag_V_U twid_rom_M_real_V_U twid_rom_M_imag_V_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.682</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>127</Best-caseLatency>
                    <Average-caseLatency>127</Average-caseLatency>
                    <Worst-caseLatency>127</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.508 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.508 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.508 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>127</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>129</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6131</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>11</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Loop_realfft_be_buffer_proc1</Name>
            <Loops>
                <realfft_be_buffer/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.823</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>511</Best-caseLatency>
                    <Average-caseLatency>511</Average-caseLatency>
                    <Worst-caseLatency>512</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.044 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.044 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.048 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>511 ~ 512</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <realfft_be_buffer>
                        <Name>realfft_be_buffer</Name>
                        <TripCount>512</TripCount>
                        <Latency>511</Latency>
                        <AbsoluteTimeLatency>2.044 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </realfft_be_buffer>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>70</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="realfft_be_buffer" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_166_p2" SOURCE="./xfft2real.h:79" URAM="0" VARIABLE="i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble</Name>
            <Loops>
                <realfft_be_descramble/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.912</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>273</Best-caseLatency>
                    <Average-caseLatency>273</Average-caseLatency>
                    <Worst-caseLatency>273</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.092 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.092 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.092 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>273</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <realfft_be_descramble>
                        <Name>realfft_be_descramble</Name>
                        <TripCount>256</TripCount>
                        <Latency>271</Latency>
                        <AbsoluteTimeLatency>1.084 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </realfft_be_descramble>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1432</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1154</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="realfft_be_descramble" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_221_p2" SOURCE="./xfft2real.h:88" URAM="0" VARIABLE="add_ln88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="realfft_be_descramble" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_fu_508_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="realfft_be_descramble" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln712_fu_512_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="sub_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="realfft_be_descramble" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln712_4_fu_231_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="sub_ln712_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="realfft_be_descramble" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln712_1_fu_259_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="sub_ln712_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="realfft_be_descramble" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_9_fu_316_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="realfft_be_descramble" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_6_fu_322_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="realfft_be_descramble" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_fu_415_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="realfft_be_descramble" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_1_fu_465_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="realfft_be_descramble" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_8_fu_270_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="realfft_be_descramble" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_7_fu_276_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="realfft_be_descramble" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_2_fu_346_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="realfft_be_descramble" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_3_fu_430_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="realfft_be_descramble" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_5_fu_361_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1306" URAM="0" VARIABLE="r_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="realfft_be_descramble" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_4_fu_374_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="realfft_be_descramble" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_5_fu_444_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="realfft_be_descramble" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_6_fu_476_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="realfft_be_descramble" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_31s_31_4_1_U11" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="r_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="realfft_be_descramble" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_15ns_31_4_1_U9" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="r_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="realfft_be_descramble" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_31_4_1_U10" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="realfft_be_descramble" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_31s_31_4_1_U11" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="realfft_be_descramble" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_31s_31_4_1_U12" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="mul_ln1246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="realfft_be_descramble" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_31s_31_4_1_U12" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="realfft_be_descramble" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln712_2_fu_516_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="sub_ln712_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="realfft_be_descramble" OPTYPE="add" PRAGMA="" RTLNAME="p_r_M_real_V_1_fu_520_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="p_r_M_real_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="realfft_be_descramble" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln712_3_fu_524_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="sub_ln712_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="realfft_be_descramble" OPTYPE="add" PRAGMA="" RTLNAME="p_r_M_imag_V_1_fu_528_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="p_r_M_imag_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="realfft_be_descramble" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_7_fu_576_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="realfft_be_descramble" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_8_fu_707_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="realfft_be_descramble" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_9_fu_610_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="realfft_be_descramble" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_10_fu_722_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="realfft_be_descramble" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_11_fu_644_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="realfft_be_descramble" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_12_fu_737_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="realfft_be_descramble" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_13_fu_678_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="realfft_be_descramble" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_14_fu_752_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201_14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_realfft_be_descramble_proc2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.912</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>277</Best-caseLatency>
                    <Average-caseLatency>277</Average-caseLatency>
                    <Worst-caseLatency>277</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.108 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.108 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.108 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>277</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1472</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1270</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Loop_realfft_be_rev_real_hi_proc3</Name>
            <Loops>
                <realfft_be_rev_real_hi/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.823</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>260</Best-caseLatency>
                    <Average-caseLatency>260</Average-caseLatency>
                    <Worst-caseLatency>260</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.040 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.040 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>260</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <realfft_be_rev_real_hi>
                        <Name>realfft_be_rev_real_hi</Name>
                        <TripCount>256</TripCount>
                        <Latency>258</Latency>
                        <AbsoluteTimeLatency>1.032 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </realfft_be_rev_real_hi>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>57</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>79</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="realfft_be_rev_real_hi" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_91_p2" SOURCE="./xfft2real.h:116" URAM="0" VARIABLE="add_ln116"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_realfft_be_stream_output_proc4</Name>
            <Loops>
                <realfft_be_stream_output/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.823</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>514</Best-caseLatency>
                    <Average-caseLatency>514</Average-caseLatency>
                    <Worst-caseLatency>515</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.056 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.056 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.060 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>512</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <realfft_be_stream_output>
                        <Name>realfft_be_stream_output</Name>
                        <TripCount>512</TripCount>
                        <Latency>514</Latency>
                        <AbsoluteTimeLatency>2.056 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </realfft_be_stream_output>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>218</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>208</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="realfft_be_stream_output" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_98_p2" SOURCE="./xfft2real.h:121" URAM="0" VARIABLE="i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hls_xfft2real</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.912</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1307</Best-caseLatency>
                    <Average-caseLatency>1307</Average-caseLatency>
                    <Worst-caseLatency>1309</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.228 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.228 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.236 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>512</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>512</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>10</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>2254</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>8036</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>15</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="real_spectrum_lo_i_U" SOURCE="" URAM="0" VARIABLE="real_spectrum_lo_i"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="real_spectrum_hi_i_U" SOURCE="" URAM="0" VARIABLE="real_spectrum_hi_i"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="descramble_buf_M_real_V_U" SOURCE="./xfft2real.h:64" URAM="0" VARIABLE="descramble_buf_M_real_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="descramble_buf_M_real_V_1_U" SOURCE="" URAM="0" VARIABLE="descramble_buf_M_real_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="descramble_buf_M_imag_V_U" SOURCE="./xfft2real.h:64" URAM="0" VARIABLE="descramble_buf_M_imag_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="descramble_buf_M_imag_V_1_U" SOURCE="" URAM="0" VARIABLE="descramble_buf_M_imag_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="real_spectrum_hi_buf_M_real_V_U" SOURCE="./xfft2real.h:67" URAM="0" VARIABLE="real_spectrum_hi_buf_M_real_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="real_spectrum_hi_buf_M_imag_V_U" SOURCE="./xfft2real.h:67" URAM="0" VARIABLE="real_spectrum_hi_buf_M_imag_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="twid_rom_M_real_V_U" SOURCE="" URAM="0" VARIABLE="twid_rom_M_real_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="twid_rom_M_imag_V_U" SOURCE="" URAM="0" VARIABLE="twid_rom_M_imag_V"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>real_spectrum_lo_i_U</Name>
            <ParentInst/>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>real_spectrum_hi_i_U</Name>
            <ParentInst/>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="din" index="0" direction="in" srcType="stream&lt;xfft_axis_t&lt;ap_fixed&lt;16, 1, AP_TRN, AP_WRAP, 0&gt; &gt;, 0&gt;&amp;" srcSize="48">
            <hwRefs>
                <hwRef type="interface" interface="din" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dout" index="1" direction="out" srcType="stream&lt;xfft_axis_t&lt;ap_fixed&lt;16, 1, AP_TRN, AP_WRAP, 0&gt; &gt;, 0&gt;&amp;" srcSize="48">
            <hwRefs>
                <hwRef type="interface" interface="dout" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">din:dout</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="din" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="48" portPrefix="din_">
            <ports>
                <port>din_TDATA</port>
                <port>din_TREADY</port>
                <port>din_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="din"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dout" type="axi4stream" busTypeName="axis" mode="master" dataWidth="48" portPrefix="dout_">
            <ports>
                <port>dout_TDATA</port>
                <port>dout_TREADY</port>
                <port>dout_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="dout"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="5">Interface, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="din">both, 48, 1, 1</column>
                    <column name="dout">both, 48, 1, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="din">in, stream&lt;xfft_axis_t&lt;ap_fixed&lt;16 1 AP_TRN AP_WRAP 0&gt; &gt; 0&gt;&amp;</column>
                    <column name="dout">out, stream&lt;xfft_axis_t&lt;ap_fixed&lt;16 1 AP_TRN AP_WRAP 0&gt; &gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="din">din, interface</column>
                    <column name="dout">dout, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="array_partition" location="./window_fn.h:52" status="valid" parentFunction="window_fn" variable="coeff_tab" isDirective="0" options="variable=coeff_tab cyclic factor=UF"/>
        <Pragma type="unroll" location="./window_fn.h:56" status="valid" parentFunction="window_fn" variable="" isDirective="0" options="factor=UF"/>
        <Pragma type="pipeline" location="./window_fn.h:57" status="valid" parentFunction="window_fn" variable="" isDirective="0" options="rewind"/>
        <Pragma type="stream" location="./xfft2real.h:68" status="valid" parentFunction="xfft2real" variable="real_spectrum_lo" isDirective="0" options="variable=real_spectrum_lo depth=8"/>
        <Pragma type="stream" location="./xfft2real.h:69" status="valid" parentFunction="xfft2real" variable="real_spectrum_hi" isDirective="0" options="variable=real_spectrum_hi depth=8"/>
        <Pragma type="array_partition" location="./xfft2real.h:70" status="valid" parentFunction="xfft2real" variable="descramble_buf" isDirective="0" options="block factor=2 variable=descramble_buf"/>
        <Pragma type="inline" location="./xfft2real.h:71" status="valid" parentFunction="xfft2real" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./xfft2real.h:80" status="valid" parentFunction="xfft2real" variable="" isDirective="0" options="rewind"/>
        <Pragma type="pipeline" location="./xfft2real.h:89" status="valid" parentFunction="xfft2real" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./xfft2real.h:117" status="valid" parentFunction="xfft2real" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./xfft2real.h:122" status="valid" parentFunction="xfft2real" variable="" isDirective="0" options="rewind"/>
        <Pragma type="interface" location="xfft2real.cpp:54" status="valid" parentFunction="hls_xfft2real" variable="dout" isDirective="0" options="axis port=dout"/>
        <Pragma type="interface" location="xfft2real.cpp:55" status="valid" parentFunction="hls_xfft2real" variable="din" isDirective="0" options="axis port=din"/>
        <Pragma type="data_pack" location="xfft2real.cpp:56" status="invalid" parentFunction="hls_xfft2real" variable="" isDirective="0" options="variable">
            <Msg msg_id="207-5503" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="dataflow" location="xfft2real.cpp:57" status="valid" parentFunction="hls_xfft2real" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

