# False sharing: two cores increment adjacent 4B counters in same cache line
0 W 0x0
1 W 0x4
0 W 0x0
1 W 0x4
0 W 0x0
1 W 0x4
0 W 0x0
1 W 0x4
0 W 0x0
1 W 0x4
