{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726304031026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726304031033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 14 14:23:50 2024 " "Processing started: Sat Sep 14 14:23:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726304031033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726304031033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SRAM_128x8 -c SRAM_128x8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SRAM_128x8 -c SRAM_128x8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726304031033 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726304031353 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726304031353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_128x8.v 3 3 " "Found 3 design units, including 3 entities, in source file sram_128x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_128x8 " "Found entity 1: SRAM_128x8" {  } { { "SRAM_128x8.v" "" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/SRAM_128x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726304036083 ""} { "Info" "ISGN_ENTITY_NAME" "2 SRAM_Cell " "Found entity 2: SRAM_Cell" {  } { { "SRAM_128x8.v" "" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/SRAM_128x8.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726304036083 ""} { "Info" "ISGN_ENTITY_NAME" "3 SRAM_Row " "Found entity 3: SRAM_Row" {  } { { "SRAM_128x8.v" "" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/SRAM_128x8.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726304036083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726304036083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_SRAM " "Found entity 1: tb_SRAM" {  } { { "tb_SRAM.v" "" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/tb_SRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726304036086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726304036086 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_SRAM " "Elaborating entity \"tb_SRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726304036108 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk tb_SRAM.v(23) " "Verilog HDL warning at tb_SRAM.v(23): assignments to clk create a combinational loop" {  } { { "tb_SRAM.v" "" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/tb_SRAM.v" 23 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1726304036119 "|tb_SRAM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test failed: expected 10101010, got ........ tb_SRAM.v(52) " "Verilog HDL Display System Task info at tb_SRAM.v(52): Test failed: expected 10101010, got ........" {  } { { "tb_SRAM.v" "" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/tb_SRAM.v" 52 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726304036119 "|tb_SRAM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test passed: Read data ........ tb_SRAM.v(54) " "Verilog HDL Display System Task info at tb_SRAM.v(54): Test passed: Read data ........" {  } { { "tb_SRAM.v" "" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/tb_SRAM.v" 54 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726304036119 "|tb_SRAM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test failed: expected 11001100, got ........ tb_SRAM.v(70) " "Verilog HDL Display System Task info at tb_SRAM.v(70): Test failed: expected 11001100, got ........" {  } { { "tb_SRAM.v" "" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/tb_SRAM.v" 70 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726304036120 "|tb_SRAM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test passed: Read data ........ tb_SRAM.v(72) " "Verilog HDL Display System Task info at tb_SRAM.v(72): Test passed: Read data ........" {  } { { "tb_SRAM.v" "" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/tb_SRAM.v" 72 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726304036120 "|tb_SRAM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test failed: expected 00110011, got ........ tb_SRAM.v(88) " "Verilog HDL Display System Task info at tb_SRAM.v(88): Test failed: expected 00110011, got ........" {  } { { "tb_SRAM.v" "" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/tb_SRAM.v" 88 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726304036120 "|tb_SRAM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test passed: Read data ........ tb_SRAM.v(90) " "Verilog HDL Display System Task info at tb_SRAM.v(90): Test passed: Read data ........" {  } { { "tb_SRAM.v" "" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/tb_SRAM.v" 90 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726304036120 "|tb_SRAM"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_SRAM.v(94) " "Verilog HDL warning at tb_SRAM.v(94): ignoring unsupported system task" {  } { { "tb_SRAM.v" "" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/tb_SRAM.v" 94 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1726304036120 "|tb_SRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_128x8 SRAM_128x8:uut " "Elaborating entity \"SRAM_128x8\" for hierarchy \"SRAM_128x8:uut\"" {  } { { "tb_SRAM.v" "uut" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/tb_SRAM.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726304036128 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out SRAM_128x8.v(18) " "Verilog HDL Always Construct warning at SRAM_128x8.v(18): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "SRAM_128x8.v" "" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/SRAM_128x8.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726304036129 "|SRAM_128x8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] SRAM_128x8.v(19) " "Inferred latch for \"data_out\[0\]\" at SRAM_128x8.v(19)" {  } { { "SRAM_128x8.v" "" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/SRAM_128x8.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726304036129 "|SRAM_128x8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] SRAM_128x8.v(19) " "Inferred latch for \"data_out\[1\]\" at SRAM_128x8.v(19)" {  } { { "SRAM_128x8.v" "" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/SRAM_128x8.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726304036129 "|SRAM_128x8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] SRAM_128x8.v(19) " "Inferred latch for \"data_out\[2\]\" at SRAM_128x8.v(19)" {  } { { "SRAM_128x8.v" "" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/SRAM_128x8.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726304036129 "|SRAM_128x8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] SRAM_128x8.v(19) " "Inferred latch for \"data_out\[3\]\" at SRAM_128x8.v(19)" {  } { { "SRAM_128x8.v" "" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/SRAM_128x8.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726304036129 "|SRAM_128x8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] SRAM_128x8.v(19) " "Inferred latch for \"data_out\[4\]\" at SRAM_128x8.v(19)" {  } { { "SRAM_128x8.v" "" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/SRAM_128x8.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726304036129 "|SRAM_128x8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] SRAM_128x8.v(19) " "Inferred latch for \"data_out\[5\]\" at SRAM_128x8.v(19)" {  } { { "SRAM_128x8.v" "" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/SRAM_128x8.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726304036129 "|SRAM_128x8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] SRAM_128x8.v(19) " "Inferred latch for \"data_out\[6\]\" at SRAM_128x8.v(19)" {  } { { "SRAM_128x8.v" "" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/SRAM_128x8.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726304036129 "|SRAM_128x8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] SRAM_128x8.v(19) " "Inferred latch for \"data_out\[7\]\" at SRAM_128x8.v(19)" {  } { { "SRAM_128x8.v" "" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/SRAM_128x8.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726304036129 "|SRAM_128x8"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "tb_SRAM.v" "clk" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/tb_SRAM.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1726304036136 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1726304036136 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1726304036315 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726304036347 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 14 14:23:56 2024 " "Processing ended: Sat Sep 14 14:23:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726304036347 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726304036347 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726304036347 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726304036347 ""}
