//A single register

module EX_MEM(
	// WB control
	input wire RegWrite_in,
	input wire MemtoReg_in,
	output reg RegWrite_out,
	output reg MemtoReg_out,
	//Memory control
	input wire MemRead_in,
	input wire MemWrite_in,
	input wire Branch_in,
	output reg MemRead_out,
	output reg MemWrite_out,
	output reg Branch_out,

	
	
	//data registers
    input wire [31:0] data_in_1,
    output reg [31:0] data_out_1,
	input wire [31:0] data_in_2,
    output reg [31:0] data_out_2,
	input wire [4:0] data_in_3,
    output reg [4:0] data_out_3,
    input wire reset,
    input wire write,
	input wire clock);

    always @(posedge clock) begin
        if (reset == 1'b1) begin //clears register
			//clear control signals
			RegWrite_out <=0;
			MemtoReg_out <=0;
			MemRead_out <=0;
			MemWrite_out <=0;
			Branch_out <=0;

		
			//clear data
            data_out_1 <= 32'h0;
			data_out_2 <= 32'h0;
			data_out_3 <= 32'h0;
        end else if (write == 1'b1) begin
				RegWrite_out <=RegWrite_in;
			MemtoReg_out <=MemtoReg_in;
			MemRead_out <=MemRead_in;
			MemWrite_out <=MemWrite_in;
			Branch_out <=Branch_in;

		
            data_out_1 <= data_in_1;
			data_out_2 <= data_in_2;
			data_out_3 <= data_in_3;
        end else begin
		
			RegWrite_out <=RegWrite_out;
			MemtoReg_out <=MemtoReg_out;
			MemRead_out <=MemRead_out;
			MemWrite_out <=MemWrite_out;
			Branch_out <=Branch_out;

			
			
            data_out_1 <= data_out_1;
			data_out_2 <= data_out_2;
			data_out_3 <= data_out_3;
        end
    end

endmodule
