library IEEE;
use IEEE.std_logic_1164.all;

-- Complemento A2

entity complemento is
	port(resta: in bit_vector(4 downto 0);
			restaComp: out bit_vector(4 downto 0);
end entity;

architecture arch of complementoo is
	signal w1,w2,w3,w4: BIT;
	
	begin
		w1 <= Ai xor Bi;
		S <= W1 xor Bin;
		-- Borrow de salida
		w2 <= not(Ai) and Bi;
		w3 <= Bin and not(Ai);
		w4 <= Bin and Bi;
		Bout <= w2 or w3 or w4;		
	
end architecture;