ncverilog: 08.10-p002: (c) Copyright 1995-2008 Cadence Design Systems, Inc.
TOOL:	ncverilog	08.10-p002: Started on Oct 14, 2010 at 13:58:16 CST
ncverilog
	ALU.v
	tb_alu.v
	+access+r
Recompiling... reason: file './ALU.v' is newer than expected.
	expected: Wed Oct 13 20:10:23 2010
	actual:   Thu Oct 14 13:59:32 2010
file: ALU.v
	module worklib.alu:v
		errors: 0, warnings: 0
file: tb_alu.v
	module worklib.t_alu:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.alu:v <0x112a084f>
			streams:   1, words:  1431
		worklib.t_alu:v <0x6a8373ff>
			streams:   3, words:  1507
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Registers:               11      11
		Scalar wires:             3       -
		Vectored wires:           5       -
		Always blocks:            1       1
		Initial blocks:           3       3
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.t_alu:v
Loading snapshot worklib.t_alu:v .................... Done
ncsim> source /usr/cad/cadence/IUS/cur/tools/inca/files/ncsimrc
ncsim> run
Simulation complete via $finish(1) at time 500 NS + 0
./tb_alu.v:59    #500 $finish;
ncsim> exit
TOOL:	ncverilog	08.10-p002: Exiting on Oct 14, 2010 at 13:58:19 CST  (total: 00:00:03)
