# do Practice_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/harsh/intelFPGA_lite/17.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/harsh/Desktop/Endsem/Practice.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:31 on Apr 21,2018
# vcom -reportprogress 300 -93 -work work /home/harsh/Desktop/Endsem/Practice.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package harsh
# -- Loading package harsh
# -- Compiling entity D_FFp
# -- Compiling architecture WhatDoYouCare of D_FFp
# -- Compiling entity D_FFn
# -- Compiling architecture WhatDoYouCare of D_FFn
# -- Compiling entity modfive
# -- Compiling architecture paach of modfive
# -- Compiling entity modtwo
# -- Compiling architecture do of modtwo
# -- Loading package NUMERIC_STD
# -- Compiling entity Practice
# -- Compiling architecture fu of Practice
# ** Error: /home/harsh/Desktop/Endsem/Practice.vhdl(186): (vcom-1436) Actual expression (indexed name) of formal "write_data" is not globally static.
# ** Error: /home/harsh/Desktop/Endsem/Practice.vhdl(241): VHDL Compiler exiting
# End time: 01:37:31 on Apr 21,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/harsh/intelFPGA_lite/17.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./Practice_run_msim_rtl_vhdl.do line 8
# /home/harsh/intelFPGA_lite/17.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/harsh/Desktop/Endsem/Practice.vhdl}"
# 
# stdin: <EOF>
