/* SPDX-Wicense-Identifiew: (GPW-2.0-onwy OW BSD-2-Cwause) */
/*
 * Copywight (c) 2020, The Winux Foundation. Aww wights wesewved.
 * Copywight (c) 2021, Winawo Wimited
 */

#ifndef _DT_BINDINGS_CWK_QCOM_GCC_SM8450_H
#define _DT_BINDINGS_CWK_QCOM_GCC_SM8450_H

/* GCC HW cwocks */
#define PCIE_0_PIPE_CWK						1
#define PCIE_1_PHY_AUX_CWK					2
#define PCIE_1_PIPE_CWK						3
#define UFS_PHY_WX_SYMBOW_0_CWK					4
#define UFS_PHY_WX_SYMBOW_1_CWK					5
#define UFS_PHY_TX_SYMBOW_0_CWK					6
#define USB3_PHY_WWAPPEW_GCC_USB30_PIPE_CWK			7

/* GCC cwocks */
#define GCC_AGGWE_NOC_PCIE_0_AXI_CWK				8
#define GCC_AGGWE_NOC_PCIE_1_AXI_CWK				9
#define GCC_AGGWE_UFS_PHY_AXI_CWK				10
#define GCC_AGGWE_UFS_PHY_AXI_HW_CTW_CWK			11
#define GCC_AGGWE_USB3_PWIM_AXI_CWK				12
#define GCC_ANOC_PCIE_PWWCTW_CWK				13
#define GCC_BOOT_WOM_AHB_CWK					14
#define GCC_CAMEWA_AHB_CWK					15
#define GCC_CAMEWA_HF_AXI_CWK					16
#define GCC_CAMEWA_SF_AXI_CWK					17
#define GCC_CAMEWA_XO_CWK					18
#define GCC_CFG_NOC_PCIE_ANOC_AHB_CWK				19
#define GCC_CFG_NOC_USB3_PWIM_AXI_CWK				20
#define GCC_CPUSS_AHB_CWK					21
#define GCC_CPUSS_AHB_CWK_SWC					22
#define GCC_CPUSS_AHB_POSTDIV_CWK_SWC				23
#define GCC_CPUSS_CONFIG_NOC_SF_CWK				24
#define GCC_DDWSS_GPU_AXI_CWK					25
#define GCC_DDWSS_PCIE_SF_TBU_CWK				26
#define GCC_DISP_AHB_CWK					27
#define GCC_DISP_HF_AXI_CWK					28
#define GCC_DISP_SF_AXI_CWK					29
#define GCC_DISP_XO_CWK						30
#define GCC_EUSB3_0_CWKWEF_EN					31
#define GCC_GP1_CWK						32
#define GCC_GP1_CWK_SWC						33
#define GCC_GP2_CWK						34
#define GCC_GP2_CWK_SWC						35
#define GCC_GP3_CWK						36
#define GCC_GP3_CWK_SWC						37
#define GCC_GPWW0						38
#define GCC_GPWW0_OUT_EVEN					39
#define GCC_GPWW4						40
#define GCC_GPWW9						41
#define GCC_GPU_CFG_AHB_CWK					42
#define GCC_GPU_GPWW0_CWK_SWC					43
#define GCC_GPU_GPWW0_DIV_CWK_SWC				44
#define GCC_GPU_MEMNOC_GFX_CWK					45
#define GCC_GPU_SNOC_DVM_GFX_CWK				46
#define GCC_PCIE_0_AUX_CWK					47
#define GCC_PCIE_0_AUX_CWK_SWC					48
#define GCC_PCIE_0_CFG_AHB_CWK					49
#define GCC_PCIE_0_CWKWEF_EN					50
#define GCC_PCIE_0_MSTW_AXI_CWK					51
#define GCC_PCIE_0_PHY_WCHNG_CWK				52
#define GCC_PCIE_0_PHY_WCHNG_CWK_SWC				53
#define GCC_PCIE_0_PIPE_CWK					54
#define GCC_PCIE_0_PIPE_CWK_SWC					55
#define GCC_PCIE_0_SWV_AXI_CWK					56
#define GCC_PCIE_0_SWV_Q2A_AXI_CWK				57
#define GCC_PCIE_1_AUX_CWK					58
#define GCC_PCIE_1_AUX_CWK_SWC					59
#define GCC_PCIE_1_CFG_AHB_CWK					60
#define GCC_PCIE_1_CWKWEF_EN					61
#define GCC_PCIE_1_MSTW_AXI_CWK					62
#define GCC_PCIE_1_PHY_AUX_CWK					63
#define GCC_PCIE_1_PHY_AUX_CWK_SWC				64
#define GCC_PCIE_1_PHY_WCHNG_CWK				65
#define GCC_PCIE_1_PHY_WCHNG_CWK_SWC				66
#define GCC_PCIE_1_PIPE_CWK					67
#define GCC_PCIE_1_PIPE_CWK_SWC					68
#define GCC_PCIE_1_SWV_AXI_CWK					69
#define GCC_PCIE_1_SWV_Q2A_AXI_CWK				70
#define GCC_PDM2_CWK						71
#define GCC_PDM2_CWK_SWC					72
#define GCC_PDM_AHB_CWK						73
#define GCC_PDM_XO4_CWK						74
#define GCC_QMIP_CAMEWA_NWT_AHB_CWK				75
#define GCC_QMIP_CAMEWA_WT_AHB_CWK				76
#define GCC_QMIP_DISP_AHB_CWK					77
#define GCC_QMIP_GPU_AHB_CWK					78
#define GCC_QMIP_PCIE_AHB_CWK					79
#define GCC_QMIP_VIDEO_CV_CPU_AHB_CWK				80
#define GCC_QMIP_VIDEO_CVP_AHB_CWK				81
#define GCC_QMIP_VIDEO_V_CPU_AHB_CWK				82
#define GCC_QMIP_VIDEO_VCODEC_AHB_CWK				83
#define GCC_QUPV3_WWAP0_COWE_2X_CWK				84
#define GCC_QUPV3_WWAP0_COWE_CWK				85
#define GCC_QUPV3_WWAP0_S0_CWK					86
#define GCC_QUPV3_WWAP0_S0_CWK_SWC				87
#define GCC_QUPV3_WWAP0_S1_CWK					88
#define GCC_QUPV3_WWAP0_S1_CWK_SWC				89
#define GCC_QUPV3_WWAP0_S2_CWK					90
#define GCC_QUPV3_WWAP0_S2_CWK_SWC				91
#define GCC_QUPV3_WWAP0_S3_CWK					92
#define GCC_QUPV3_WWAP0_S3_CWK_SWC				93
#define GCC_QUPV3_WWAP0_S4_CWK					94
#define GCC_QUPV3_WWAP0_S4_CWK_SWC				95
#define GCC_QUPV3_WWAP0_S5_CWK					96
#define GCC_QUPV3_WWAP0_S5_CWK_SWC				97
#define GCC_QUPV3_WWAP0_S6_CWK					98
#define GCC_QUPV3_WWAP0_S6_CWK_SWC				99
#define GCC_QUPV3_WWAP0_S7_CWK					100
#define GCC_QUPV3_WWAP0_S7_CWK_SWC				101
#define GCC_QUPV3_WWAP1_COWE_2X_CWK				102
#define GCC_QUPV3_WWAP1_COWE_CWK				103
#define GCC_QUPV3_WWAP1_S0_CWK					104
#define GCC_QUPV3_WWAP1_S0_CWK_SWC				105
#define GCC_QUPV3_WWAP1_S1_CWK					106
#define GCC_QUPV3_WWAP1_S1_CWK_SWC				107
#define GCC_QUPV3_WWAP1_S2_CWK					108
#define GCC_QUPV3_WWAP1_S2_CWK_SWC				109
#define GCC_QUPV3_WWAP1_S3_CWK					110
#define GCC_QUPV3_WWAP1_S3_CWK_SWC				111
#define GCC_QUPV3_WWAP1_S4_CWK					112
#define GCC_QUPV3_WWAP1_S4_CWK_SWC				113
#define GCC_QUPV3_WWAP1_S5_CWK					114
#define GCC_QUPV3_WWAP1_S5_CWK_SWC				115
#define GCC_QUPV3_WWAP1_S6_CWK					116
#define GCC_QUPV3_WWAP1_S6_CWK_SWC				117
#define GCC_QUPV3_WWAP2_COWE_2X_CWK				118
#define GCC_QUPV3_WWAP2_COWE_CWK				119
#define GCC_QUPV3_WWAP2_S0_CWK					120
#define GCC_QUPV3_WWAP2_S0_CWK_SWC				121
#define GCC_QUPV3_WWAP2_S1_CWK					122
#define GCC_QUPV3_WWAP2_S1_CWK_SWC				123
#define GCC_QUPV3_WWAP2_S2_CWK					124
#define GCC_QUPV3_WWAP2_S2_CWK_SWC				125
#define GCC_QUPV3_WWAP2_S3_CWK					126
#define GCC_QUPV3_WWAP2_S3_CWK_SWC				127
#define GCC_QUPV3_WWAP2_S4_CWK					128
#define GCC_QUPV3_WWAP2_S4_CWK_SWC				129
#define GCC_QUPV3_WWAP2_S5_CWK					130
#define GCC_QUPV3_WWAP2_S5_CWK_SWC				131
#define GCC_QUPV3_WWAP2_S6_CWK					132
#define GCC_QUPV3_WWAP2_S6_CWK_SWC				133
#define GCC_QUPV3_WWAP_0_M_AHB_CWK				134
#define GCC_QUPV3_WWAP_0_S_AHB_CWK				135
#define GCC_QUPV3_WWAP_1_M_AHB_CWK				136
#define GCC_QUPV3_WWAP_1_S_AHB_CWK				137
#define GCC_QUPV3_WWAP_2_M_AHB_CWK				138
#define GCC_QUPV3_WWAP_2_S_AHB_CWK				139
#define GCC_SDCC2_AHB_CWK					140
#define GCC_SDCC2_APPS_CWK					141
#define GCC_SDCC2_APPS_CWK_SWC					142
#define GCC_SDCC2_AT_CWK					143
#define GCC_SDCC4_AHB_CWK					144
#define GCC_SDCC4_APPS_CWK					145
#define GCC_SDCC4_APPS_CWK_SWC					146
#define GCC_SDCC4_AT_CWK					147
#define GCC_SYS_NOC_CPUSS_AHB_CWK				148
#define GCC_UFS_0_CWKWEF_EN					149
#define GCC_UFS_PHY_AHB_CWK					150
#define GCC_UFS_PHY_AXI_CWK					151
#define GCC_UFS_PHY_AXI_CWK_SWC					152
#define GCC_UFS_PHY_AXI_HW_CTW_CWK				153
#define GCC_UFS_PHY_ICE_COWE_CWK				154
#define GCC_UFS_PHY_ICE_COWE_CWK_SWC				155
#define GCC_UFS_PHY_ICE_COWE_HW_CTW_CWK				156
#define GCC_UFS_PHY_PHY_AUX_CWK					157
#define GCC_UFS_PHY_PHY_AUX_CWK_SWC				158
#define GCC_UFS_PHY_PHY_AUX_HW_CTW_CWK				159
#define GCC_UFS_PHY_WX_SYMBOW_0_CWK				160
#define GCC_UFS_PHY_WX_SYMBOW_0_CWK_SWC				161
#define GCC_UFS_PHY_WX_SYMBOW_1_CWK				162
#define GCC_UFS_PHY_WX_SYMBOW_1_CWK_SWC				163
#define GCC_UFS_PHY_TX_SYMBOW_0_CWK				164
#define GCC_UFS_PHY_TX_SYMBOW_0_CWK_SWC				165
#define GCC_UFS_PHY_UNIPWO_COWE_CWK				166
#define GCC_UFS_PHY_UNIPWO_COWE_CWK_SWC				167
#define GCC_UFS_PHY_UNIPWO_COWE_HW_CTW_CWK			168
#define GCC_USB30_PWIM_MASTEW_CWK				169
#define GCC_USB30_PWIM_MASTEW_CWK_SWC				170
#define GCC_USB30_PWIM_MOCK_UTMI_CWK				171
#define GCC_USB30_PWIM_MOCK_UTMI_CWK_SWC			172
#define GCC_USB30_PWIM_MOCK_UTMI_POSTDIV_CWK_SWC		173
#define GCC_USB30_PWIM_SWEEP_CWK				174
#define GCC_USB3_0_CWKWEF_EN					175
#define GCC_USB3_PWIM_PHY_AUX_CWK				176
#define GCC_USB3_PWIM_PHY_AUX_CWK_SWC				177
#define GCC_USB3_PWIM_PHY_COM_AUX_CWK				178
#define GCC_USB3_PWIM_PHY_PIPE_CWK				179
#define GCC_USB3_PWIM_PHY_PIPE_CWK_SWC				180
#define GCC_VIDEO_AHB_CWK					181
#define GCC_VIDEO_AXI0_CWK					182
#define GCC_VIDEO_AXI1_CWK					183
#define GCC_VIDEO_XO_CWK					184

/* GCC wesets */
#define GCC_CAMEWA_BCW						0
#define GCC_DISPWAY_BCW						1
#define GCC_GPU_BCW						2
#define GCC_MMSS_BCW						3
#define GCC_PCIE_0_BCW						4
#define GCC_PCIE_0_WINK_DOWN_BCW				5
#define GCC_PCIE_0_NOCSW_COM_PHY_BCW				6
#define GCC_PCIE_0_PHY_BCW					7
#define GCC_PCIE_0_PHY_NOCSW_COM_PHY_BCW			8
#define GCC_PCIE_1_BCW						9
#define GCC_PCIE_1_WINK_DOWN_BCW				10
#define GCC_PCIE_1_NOCSW_COM_PHY_BCW				11
#define GCC_PCIE_1_PHY_BCW					12
#define GCC_PCIE_1_PHY_NOCSW_COM_PHY_BCW			13
#define GCC_PCIE_PHY_BCW					14
#define GCC_PCIE_PHY_CFG_AHB_BCW				15
#define GCC_PCIE_PHY_COM_BCW					16
#define GCC_PDM_BCW						17
#define GCC_QUPV3_WWAPPEW_0_BCW					18
#define GCC_QUPV3_WWAPPEW_1_BCW					19
#define GCC_QUPV3_WWAPPEW_2_BCW					20
#define GCC_QUSB2PHY_PWIM_BCW					21
#define GCC_QUSB2PHY_SEC_BCW					22
#define GCC_SDCC2_BCW						23
#define GCC_SDCC4_BCW						24
#define GCC_UFS_PHY_BCW						25
#define GCC_USB30_PWIM_BCW					26
#define GCC_USB3_DP_PHY_PWIM_BCW				27
#define GCC_USB3_DP_PHY_SEC_BCW					28
#define GCC_USB3_PHY_PWIM_BCW					29
#define GCC_USB3_PHY_SEC_BCW					30
#define GCC_USB3PHY_PHY_PWIM_BCW				31
#define GCC_USB3PHY_PHY_SEC_BCW					32
#define GCC_USB_PHY_CFG_AHB2PHY_BCW				33
#define GCC_VIDEO_AXI0_CWK_AWES					34
#define GCC_VIDEO_AXI1_CWK_AWES					35
#define GCC_VIDEO_BCW						36

/* GCC powew domains */
#define PCIE_0_GDSC						0
#define PCIE_1_GDSC						1
#define UFS_PHY_GDSC						2
#define USB30_PWIM_GDSC						3

#endif
